
Vermin_Game.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000047bc  08000110  08000110  00010110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000007b8  080048cc  080048cc  000148cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08005084  08005084  00015084  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08005088  08005088  00015088  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000014  20000000  0800508c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00001164  20000014  080050a0  00020014  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  20001178  080050a0  00021178  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  00020014  2**0
                  CONTENTS, READONLY
  9 .debug_info   000184b1  00000000  00000000  0002003d  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 000034e7  00000000  00000000  000384ee  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00001060  00000000  00000000  0003b9d8  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000ef8  00000000  00000000  0003ca38  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   000082b9  00000000  00000000  0003d930  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    000050c8  00000000  00000000  00045be9  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  0004acb1  2**0
                  CONTENTS, READONLY
 16 .debug_frame  0000421c  00000000  00000000  0004ad30  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000014 	.word	0x20000014
 800012c:	00000000 	.word	0x00000000
 8000130:	080048b4 	.word	0x080048b4

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000018 	.word	0x20000018
 800014c:	080048b4 	.word	0x080048b4

08000150 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000150:	b580      	push	{r7, lr}
 8000152:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000154:	4a08      	ldr	r2, [pc, #32]	; (8000178 <HAL_Init+0x28>)
 8000156:	4b08      	ldr	r3, [pc, #32]	; (8000178 <HAL_Init+0x28>)
 8000158:	681b      	ldr	r3, [r3, #0]
 800015a:	f043 0310 	orr.w	r3, r3, #16
 800015e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000160:	2003      	movs	r0, #3
 8000162:	f000 fee9 	bl	8000f38 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000166:	2000      	movs	r0, #0
 8000168:	f004 fa92 	bl	8004690 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800016c:	f004 f9dc 	bl	8004528 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000170:	2300      	movs	r3, #0
}
 8000172:	4618      	mov	r0, r3
 8000174:	bd80      	pop	{r7, pc}
 8000176:	bf00      	nop
 8000178:	40022000 	.word	0x40022000

0800017c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800017c:	b480      	push	{r7}
 800017e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000180:	4b05      	ldr	r3, [pc, #20]	; (8000198 <HAL_IncTick+0x1c>)
 8000182:	781b      	ldrb	r3, [r3, #0]
 8000184:	461a      	mov	r2, r3
 8000186:	4b05      	ldr	r3, [pc, #20]	; (800019c <HAL_IncTick+0x20>)
 8000188:	681b      	ldr	r3, [r3, #0]
 800018a:	4413      	add	r3, r2
 800018c:	4a03      	ldr	r2, [pc, #12]	; (800019c <HAL_IncTick+0x20>)
 800018e:	6013      	str	r3, [r2, #0]
}
 8000190:	bf00      	nop
 8000192:	46bd      	mov	sp, r7
 8000194:	bc80      	pop	{r7}
 8000196:	4770      	bx	lr
 8000198:	20000000 	.word	0x20000000
 800019c:	200010a4 	.word	0x200010a4

080001a0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80001a0:	b480      	push	{r7}
 80001a2:	af00      	add	r7, sp, #0
  return uwTick;
 80001a4:	4b02      	ldr	r3, [pc, #8]	; (80001b0 <HAL_GetTick+0x10>)
 80001a6:	681b      	ldr	r3, [r3, #0]
}
 80001a8:	4618      	mov	r0, r3
 80001aa:	46bd      	mov	sp, r7
 80001ac:	bc80      	pop	{r7}
 80001ae:	4770      	bx	lr
 80001b0:	200010a4 	.word	0x200010a4

080001b4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80001b4:	b580      	push	{r7, lr}
 80001b6:	b084      	sub	sp, #16
 80001b8:	af00      	add	r7, sp, #0
 80001ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80001bc:	f7ff fff0 	bl	80001a0 <HAL_GetTick>
 80001c0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80001c2:	687b      	ldr	r3, [r7, #4]
 80001c4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80001c6:	68fb      	ldr	r3, [r7, #12]
 80001c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80001cc:	d005      	beq.n	80001da <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80001ce:	4b09      	ldr	r3, [pc, #36]	; (80001f4 <HAL_Delay+0x40>)
 80001d0:	781b      	ldrb	r3, [r3, #0]
 80001d2:	461a      	mov	r2, r3
 80001d4:	68fb      	ldr	r3, [r7, #12]
 80001d6:	4413      	add	r3, r2
 80001d8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80001da:	bf00      	nop
 80001dc:	f7ff ffe0 	bl	80001a0 <HAL_GetTick>
 80001e0:	4602      	mov	r2, r0
 80001e2:	68bb      	ldr	r3, [r7, #8]
 80001e4:	1ad2      	subs	r2, r2, r3
 80001e6:	68fb      	ldr	r3, [r7, #12]
 80001e8:	429a      	cmp	r2, r3
 80001ea:	d3f7      	bcc.n	80001dc <HAL_Delay+0x28>
  {
  }
}
 80001ec:	bf00      	nop
 80001ee:	3710      	adds	r7, #16
 80001f0:	46bd      	mov	sp, r7
 80001f2:	bd80      	pop	{r7, pc}
 80001f4:	20000000 	.word	0x20000000

080001f8 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80001f8:	b580      	push	{r7, lr}
 80001fa:	b086      	sub	sp, #24
 80001fc:	af00      	add	r7, sp, #0
 80001fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000200:	2300      	movs	r3, #0
 8000202:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8000204:	2300      	movs	r3, #0
 8000206:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8000208:	2300      	movs	r3, #0
 800020a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 800020c:	2300      	movs	r3, #0
 800020e:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8000210:	687b      	ldr	r3, [r7, #4]
 8000212:	2b00      	cmp	r3, #0
 8000214:	d101      	bne.n	800021a <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8000216:	2301      	movs	r3, #1
 8000218:	e0be      	b.n	8000398 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800021a:	687b      	ldr	r3, [r7, #4]
 800021c:	689b      	ldr	r3, [r3, #8]
 800021e:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000220:	687b      	ldr	r3, [r7, #4]
 8000222:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000224:	2b00      	cmp	r3, #0
 8000226:	d109      	bne.n	800023c <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000228:	687b      	ldr	r3, [r7, #4]
 800022a:	2200      	movs	r2, #0
 800022c:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800022e:	687b      	ldr	r3, [r7, #4]
 8000230:	2200      	movs	r2, #0
 8000232:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000236:	6878      	ldr	r0, [r7, #4]
 8000238:	f004 f9c8 	bl	80045cc <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800023c:	6878      	ldr	r0, [r7, #4]
 800023e:	f000 fc6f 	bl	8000b20 <ADC_ConversionStop_Disable>
 8000242:	4603      	mov	r3, r0
 8000244:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000246:	687b      	ldr	r3, [r7, #4]
 8000248:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800024a:	f003 0310 	and.w	r3, r3, #16
 800024e:	2b00      	cmp	r3, #0
 8000250:	f040 8099 	bne.w	8000386 <HAL_ADC_Init+0x18e>
 8000254:	7dfb      	ldrb	r3, [r7, #23]
 8000256:	2b00      	cmp	r3, #0
 8000258:	f040 8095 	bne.w	8000386 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800025c:	687b      	ldr	r3, [r7, #4]
 800025e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000260:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8000264:	f023 0302 	bic.w	r3, r3, #2
 8000268:	f043 0202 	orr.w	r2, r3, #2
 800026c:	687b      	ldr	r3, [r7, #4]
 800026e:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 8000270:	687b      	ldr	r3, [r7, #4]
 8000272:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) |
 8000274:	687b      	ldr	r3, [r7, #4]
 8000276:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 8000278:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode)   );
 800027a:	687b      	ldr	r3, [r7, #4]
 800027c:	68db      	ldr	r3, [r3, #12]
 800027e:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) |
 8000280:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 8000282:	68ba      	ldr	r2, [r7, #8]
 8000284:	4313      	orrs	r3, r2
 8000286:	60bb      	str	r3, [r7, #8]
    
    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8000288:	687b      	ldr	r3, [r7, #4]
 800028a:	689b      	ldr	r3, [r3, #8]
 800028c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000290:	d003      	beq.n	800029a <HAL_ADC_Init+0xa2>
 8000292:	687b      	ldr	r3, [r7, #4]
 8000294:	689b      	ldr	r3, [r3, #8]
 8000296:	2b01      	cmp	r3, #1
 8000298:	d102      	bne.n	80002a0 <HAL_ADC_Init+0xa8>
 800029a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800029e:	e000      	b.n	80002a2 <HAL_ADC_Init+0xaa>
 80002a0:	2300      	movs	r3, #0
 80002a2:	693a      	ldr	r2, [r7, #16]
 80002a4:	4313      	orrs	r3, r2
 80002a6:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80002a8:	687b      	ldr	r3, [r7, #4]
 80002aa:	695b      	ldr	r3, [r3, #20]
 80002ac:	2b01      	cmp	r3, #1
 80002ae:	d119      	bne.n	80002e4 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80002b0:	687b      	ldr	r3, [r7, #4]
 80002b2:	68db      	ldr	r3, [r3, #12]
 80002b4:	2b00      	cmp	r3, #0
 80002b6:	d109      	bne.n	80002cc <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80002b8:	687b      	ldr	r3, [r7, #4]
 80002ba:	699b      	ldr	r3, [r3, #24]
 80002bc:	3b01      	subs	r3, #1
 80002be:	035a      	lsls	r2, r3, #13
 80002c0:	693b      	ldr	r3, [r7, #16]
 80002c2:	4313      	orrs	r3, r2
 80002c4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80002c8:	613b      	str	r3, [r7, #16]
 80002ca:	e00b      	b.n	80002e4 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80002cc:	687b      	ldr	r3, [r7, #4]
 80002ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80002d0:	f043 0220 	orr.w	r2, r3, #32
 80002d4:	687b      	ldr	r3, [r7, #4]
 80002d6:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80002d8:	687b      	ldr	r3, [r7, #4]
 80002da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80002dc:	f043 0201 	orr.w	r2, r3, #1
 80002e0:	687b      	ldr	r3, [r7, #4]
 80002e2:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80002e4:	687b      	ldr	r3, [r7, #4]
 80002e6:	681b      	ldr	r3, [r3, #0]
 80002e8:	687a      	ldr	r2, [r7, #4]
 80002ea:	6812      	ldr	r2, [r2, #0]
 80002ec:	6852      	ldr	r2, [r2, #4]
 80002ee:	f422 4169 	bic.w	r1, r2, #59648	; 0xe900
 80002f2:	693a      	ldr	r2, [r7, #16]
 80002f4:	430a      	orrs	r2, r1
 80002f6:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 80002f8:	687b      	ldr	r3, [r7, #4]
 80002fa:	681a      	ldr	r2, [r3, #0]
 80002fc:	687b      	ldr	r3, [r7, #4]
 80002fe:	681b      	ldr	r3, [r3, #0]
 8000300:	6899      	ldr	r1, [r3, #8]
 8000302:	4b27      	ldr	r3, [pc, #156]	; (80003a0 <HAL_ADC_Init+0x1a8>)
 8000304:	400b      	ands	r3, r1
 8000306:	68b9      	ldr	r1, [r7, #8]
 8000308:	430b      	orrs	r3, r1
 800030a:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 800030c:	687b      	ldr	r3, [r7, #4]
 800030e:	689b      	ldr	r3, [r3, #8]
 8000310:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000314:	d003      	beq.n	800031e <HAL_ADC_Init+0x126>
 8000316:	687b      	ldr	r3, [r7, #4]
 8000318:	689b      	ldr	r3, [r3, #8]
 800031a:	2b01      	cmp	r3, #1
 800031c:	d104      	bne.n	8000328 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 800031e:	687b      	ldr	r3, [r7, #4]
 8000320:	691b      	ldr	r3, [r3, #16]
 8000322:	3b01      	subs	r3, #1
 8000324:	051b      	lsls	r3, r3, #20
 8000326:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8000328:	687b      	ldr	r3, [r7, #4]
 800032a:	681b      	ldr	r3, [r3, #0]
 800032c:	687a      	ldr	r2, [r7, #4]
 800032e:	6812      	ldr	r2, [r2, #0]
 8000330:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8000332:	f422 0170 	bic.w	r1, r2, #15728640	; 0xf00000
 8000336:	68fa      	ldr	r2, [r7, #12]
 8000338:	430a      	orrs	r2, r1
 800033a:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800033c:	687b      	ldr	r3, [r7, #4]
 800033e:	681b      	ldr	r3, [r3, #0]
 8000340:	689a      	ldr	r2, [r3, #8]
 8000342:	4b18      	ldr	r3, [pc, #96]	; (80003a4 <HAL_ADC_Init+0x1ac>)
 8000344:	4013      	ands	r3, r2
 8000346:	68ba      	ldr	r2, [r7, #8]
 8000348:	4293      	cmp	r3, r2
 800034a:	d10b      	bne.n	8000364 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 800034c:	687b      	ldr	r3, [r7, #4]
 800034e:	2200      	movs	r2, #0
 8000350:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8000352:	687b      	ldr	r3, [r7, #4]
 8000354:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000356:	f023 0303 	bic.w	r3, r3, #3
 800035a:	f043 0201 	orr.w	r2, r3, #1
 800035e:	687b      	ldr	r3, [r7, #4]
 8000360:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000362:	e018      	b.n	8000396 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8000364:	687b      	ldr	r3, [r7, #4]
 8000366:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000368:	f023 0312 	bic.w	r3, r3, #18
 800036c:	f043 0210 	orr.w	r2, r3, #16
 8000370:	687b      	ldr	r3, [r7, #4]
 8000372:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000374:	687b      	ldr	r3, [r7, #4]
 8000376:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000378:	f043 0201 	orr.w	r2, r3, #1
 800037c:	687b      	ldr	r3, [r7, #4]
 800037e:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8000380:	2301      	movs	r3, #1
 8000382:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000384:	e007      	b.n	8000396 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000386:	687b      	ldr	r3, [r7, #4]
 8000388:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800038a:	f043 0210 	orr.w	r2, r3, #16
 800038e:	687b      	ldr	r3, [r7, #4]
 8000390:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8000392:	2301      	movs	r3, #1
 8000394:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8000396:	7dfb      	ldrb	r3, [r7, #23]
}
 8000398:	4618      	mov	r0, r3
 800039a:	3718      	adds	r7, #24
 800039c:	46bd      	mov	sp, r7
 800039e:	bd80      	pop	{r7, pc}
 80003a0:	ffe1f7fd 	.word	0xffe1f7fd
 80003a4:	ff1f0efe 	.word	0xff1f0efe

080003a8 <HAL_ADC_Start_IT>:
  *         Each of these interruptions has its dedicated callback function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 80003a8:	b580      	push	{r7, lr}
 80003aa:	b084      	sub	sp, #16
 80003ac:	af00      	add	r7, sp, #0
 80003ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80003b0:	2300      	movs	r3, #0
 80003b2:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80003b4:	687b      	ldr	r3, [r7, #4]
 80003b6:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80003ba:	2b01      	cmp	r3, #1
 80003bc:	d101      	bne.n	80003c2 <HAL_ADC_Start_IT+0x1a>
 80003be:	2302      	movs	r3, #2
 80003c0:	e0a0      	b.n	8000504 <HAL_ADC_Start_IT+0x15c>
 80003c2:	687b      	ldr	r3, [r7, #4]
 80003c4:	2201      	movs	r2, #1
 80003c6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 80003ca:	6878      	ldr	r0, [r7, #4]
 80003cc:	f000 fb56 	bl	8000a7c <ADC_Enable>
 80003d0:	4603      	mov	r3, r0
 80003d2:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 80003d4:	7bfb      	ldrb	r3, [r7, #15]
 80003d6:	2b00      	cmp	r3, #0
 80003d8:	f040 808f 	bne.w	80004fa <HAL_ADC_Start_IT+0x152>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 80003dc:	687b      	ldr	r3, [r7, #4]
 80003de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80003e0:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80003e4:	f023 0301 	bic.w	r3, r3, #1
 80003e8:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80003ec:	687b      	ldr	r3, [r7, #4]
 80003ee:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80003f0:	687b      	ldr	r3, [r7, #4]
 80003f2:	681b      	ldr	r3, [r3, #0]
 80003f4:	4a45      	ldr	r2, [pc, #276]	; (800050c <HAL_ADC_Start_IT+0x164>)
 80003f6:	4293      	cmp	r3, r2
 80003f8:	d105      	bne.n	8000406 <HAL_ADC_Start_IT+0x5e>
 80003fa:	4b45      	ldr	r3, [pc, #276]	; (8000510 <HAL_ADC_Start_IT+0x168>)
 80003fc:	685b      	ldr	r3, [r3, #4]
 80003fe:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8000402:	2b00      	cmp	r3, #0
 8000404:	d115      	bne.n	8000432 <HAL_ADC_Start_IT+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000406:	687b      	ldr	r3, [r7, #4]
 8000408:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800040a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800040e:	687b      	ldr	r3, [r7, #4]
 8000410:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8000412:	687b      	ldr	r3, [r7, #4]
 8000414:	681b      	ldr	r3, [r3, #0]
 8000416:	685b      	ldr	r3, [r3, #4]
 8000418:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800041c:	2b00      	cmp	r3, #0
 800041e:	d026      	beq.n	800046e <HAL_ADC_Start_IT+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8000420:	687b      	ldr	r3, [r7, #4]
 8000422:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000424:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000428:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800042c:	687b      	ldr	r3, [r7, #4]
 800042e:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8000430:	e01d      	b.n	800046e <HAL_ADC_Start_IT+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000432:	687b      	ldr	r3, [r7, #4]
 8000434:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000436:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800043a:	687b      	ldr	r3, [r7, #4]
 800043c:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 800043e:	687b      	ldr	r3, [r7, #4]
 8000440:	681b      	ldr	r3, [r3, #0]
 8000442:	4a33      	ldr	r2, [pc, #204]	; (8000510 <HAL_ADC_Start_IT+0x168>)
 8000444:	4293      	cmp	r3, r2
 8000446:	d004      	beq.n	8000452 <HAL_ADC_Start_IT+0xaa>
 8000448:	687b      	ldr	r3, [r7, #4]
 800044a:	681b      	ldr	r3, [r3, #0]
 800044c:	4a2f      	ldr	r2, [pc, #188]	; (800050c <HAL_ADC_Start_IT+0x164>)
 800044e:	4293      	cmp	r3, r2
 8000450:	d10d      	bne.n	800046e <HAL_ADC_Start_IT+0xc6>
 8000452:	4b2f      	ldr	r3, [pc, #188]	; (8000510 <HAL_ADC_Start_IT+0x168>)
 8000454:	685b      	ldr	r3, [r3, #4]
 8000456:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800045a:	2b00      	cmp	r3, #0
 800045c:	d007      	beq.n	800046e <HAL_ADC_Start_IT+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800045e:	687b      	ldr	r3, [r7, #4]
 8000460:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000462:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000466:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800046a:	687b      	ldr	r3, [r7, #4]
 800046c:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800046e:	687b      	ldr	r3, [r7, #4]
 8000470:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000472:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000476:	2b00      	cmp	r3, #0
 8000478:	d006      	beq.n	8000488 <HAL_ADC_Start_IT+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800047a:	687b      	ldr	r3, [r7, #4]
 800047c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800047e:	f023 0206 	bic.w	r2, r3, #6
 8000482:	687b      	ldr	r3, [r7, #4]
 8000484:	62da      	str	r2, [r3, #44]	; 0x2c
 8000486:	e002      	b.n	800048e <HAL_ADC_Start_IT+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8000488:	687b      	ldr	r3, [r7, #4]
 800048a:	2200      	movs	r2, #0
 800048c:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800048e:	687b      	ldr	r3, [r7, #4]
 8000490:	2200      	movs	r2, #0
 8000492:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8000496:	687b      	ldr	r3, [r7, #4]
 8000498:	681b      	ldr	r3, [r3, #0]
 800049a:	f06f 0202 	mvn.w	r2, #2
 800049e:	601a      	str	r2, [r3, #0]
    
    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 80004a0:	687b      	ldr	r3, [r7, #4]
 80004a2:	681b      	ldr	r3, [r3, #0]
 80004a4:	687a      	ldr	r2, [r7, #4]
 80004a6:	6812      	ldr	r2, [r2, #0]
 80004a8:	6852      	ldr	r2, [r2, #4]
 80004aa:	f042 0220 	orr.w	r2, r2, #32
 80004ae:	605a      	str	r2, [r3, #4]
    /* If external trigger has been selected, conversion will start at next   */
    /* trigger event.                                                         */
    /* Case of multimode enabled:                                             */ 
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80004b0:	687b      	ldr	r3, [r7, #4]
 80004b2:	681b      	ldr	r3, [r3, #0]
 80004b4:	689b      	ldr	r3, [r3, #8]
 80004b6:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80004ba:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80004be:	d113      	bne.n	80004e8 <HAL_ADC_Start_IT+0x140>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80004c0:	687b      	ldr	r3, [r7, #4]
 80004c2:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80004c4:	4a11      	ldr	r2, [pc, #68]	; (800050c <HAL_ADC_Start_IT+0x164>)
 80004c6:	4293      	cmp	r3, r2
 80004c8:	d105      	bne.n	80004d6 <HAL_ADC_Start_IT+0x12e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80004ca:	4b11      	ldr	r3, [pc, #68]	; (8000510 <HAL_ADC_Start_IT+0x168>)
 80004cc:	685b      	ldr	r3, [r3, #4]
 80004ce:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80004d2:	2b00      	cmp	r3, #0
 80004d4:	d108      	bne.n	80004e8 <HAL_ADC_Start_IT+0x140>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80004d6:	687b      	ldr	r3, [r7, #4]
 80004d8:	681b      	ldr	r3, [r3, #0]
 80004da:	687a      	ldr	r2, [r7, #4]
 80004dc:	6812      	ldr	r2, [r2, #0]
 80004de:	6892      	ldr	r2, [r2, #8]
 80004e0:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 80004e4:	609a      	str	r2, [r3, #8]
 80004e6:	e00c      	b.n	8000502 <HAL_ADC_Start_IT+0x15a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80004e8:	687b      	ldr	r3, [r7, #4]
 80004ea:	681b      	ldr	r3, [r3, #0]
 80004ec:	687a      	ldr	r2, [r7, #4]
 80004ee:	6812      	ldr	r2, [r2, #0]
 80004f0:	6892      	ldr	r2, [r2, #8]
 80004f2:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80004f6:	609a      	str	r2, [r3, #8]
 80004f8:	e003      	b.n	8000502 <HAL_ADC_Start_IT+0x15a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80004fa:	687b      	ldr	r3, [r7, #4]
 80004fc:	2200      	movs	r2, #0
 80004fe:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
  
  /* Return function status */
  return tmp_hal_status;
 8000502:	7bfb      	ldrb	r3, [r7, #15]
}
 8000504:	4618      	mov	r0, r3
 8000506:	3710      	adds	r7, #16
 8000508:	46bd      	mov	sp, r7
 800050a:	bd80      	pop	{r7, pc}
 800050c:	40012800 	.word	0x40012800
 8000510:	40012400 	.word	0x40012400

08000514 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8000514:	b580      	push	{r7, lr}
 8000516:	b086      	sub	sp, #24
 8000518:	af00      	add	r7, sp, #0
 800051a:	60f8      	str	r0, [r7, #12]
 800051c:	60b9      	str	r1, [r7, #8]
 800051e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000520:	2300      	movs	r3, #0
 8000522:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8000524:	68fb      	ldr	r3, [r7, #12]
 8000526:	681b      	ldr	r3, [r3, #0]
 8000528:	4a64      	ldr	r2, [pc, #400]	; (80006bc <HAL_ADC_Start_DMA+0x1a8>)
 800052a:	4293      	cmp	r3, r2
 800052c:	d004      	beq.n	8000538 <HAL_ADC_Start_DMA+0x24>
 800052e:	68fb      	ldr	r3, [r7, #12]
 8000530:	681b      	ldr	r3, [r3, #0]
 8000532:	4a63      	ldr	r2, [pc, #396]	; (80006c0 <HAL_ADC_Start_DMA+0x1ac>)
 8000534:	4293      	cmp	r3, r2
 8000536:	d106      	bne.n	8000546 <HAL_ADC_Start_DMA+0x32>
 8000538:	4b60      	ldr	r3, [pc, #384]	; (80006bc <HAL_ADC_Start_DMA+0x1a8>)
 800053a:	685b      	ldr	r3, [r3, #4]
 800053c:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8000540:	2b00      	cmp	r3, #0
 8000542:	f040 80b3 	bne.w	80006ac <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8000546:	68fb      	ldr	r3, [r7, #12]
 8000548:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800054c:	2b01      	cmp	r3, #1
 800054e:	d101      	bne.n	8000554 <HAL_ADC_Start_DMA+0x40>
 8000550:	2302      	movs	r3, #2
 8000552:	e0ae      	b.n	80006b2 <HAL_ADC_Start_DMA+0x19e>
 8000554:	68fb      	ldr	r3, [r7, #12]
 8000556:	2201      	movs	r2, #1
 8000558:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 800055c:	68f8      	ldr	r0, [r7, #12]
 800055e:	f000 fa8d 	bl	8000a7c <ADC_Enable>
 8000562:	4603      	mov	r3, r0
 8000564:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8000566:	7dfb      	ldrb	r3, [r7, #23]
 8000568:	2b00      	cmp	r3, #0
 800056a:	f040 809a 	bne.w	80006a2 <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800056e:	68fb      	ldr	r3, [r7, #12]
 8000570:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000572:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8000576:	f023 0301 	bic.w	r3, r3, #1
 800057a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800057e:	68fb      	ldr	r3, [r7, #12]
 8000580:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8000582:	68fb      	ldr	r3, [r7, #12]
 8000584:	681b      	ldr	r3, [r3, #0]
 8000586:	4a4e      	ldr	r2, [pc, #312]	; (80006c0 <HAL_ADC_Start_DMA+0x1ac>)
 8000588:	4293      	cmp	r3, r2
 800058a:	d105      	bne.n	8000598 <HAL_ADC_Start_DMA+0x84>
 800058c:	4b4b      	ldr	r3, [pc, #300]	; (80006bc <HAL_ADC_Start_DMA+0x1a8>)
 800058e:	685b      	ldr	r3, [r3, #4]
 8000590:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8000594:	2b00      	cmp	r3, #0
 8000596:	d115      	bne.n	80005c4 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000598:	68fb      	ldr	r3, [r7, #12]
 800059a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800059c:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80005a0:	68fb      	ldr	r3, [r7, #12]
 80005a2:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80005a4:	68fb      	ldr	r3, [r7, #12]
 80005a6:	681b      	ldr	r3, [r3, #0]
 80005a8:	685b      	ldr	r3, [r3, #4]
 80005aa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80005ae:	2b00      	cmp	r3, #0
 80005b0:	d026      	beq.n	8000600 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80005b2:	68fb      	ldr	r3, [r7, #12]
 80005b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80005b6:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80005ba:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80005be:	68fb      	ldr	r3, [r7, #12]
 80005c0:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80005c2:	e01d      	b.n	8000600 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80005c4:	68fb      	ldr	r3, [r7, #12]
 80005c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80005c8:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80005cc:	68fb      	ldr	r3, [r7, #12]
 80005ce:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80005d0:	68fb      	ldr	r3, [r7, #12]
 80005d2:	681b      	ldr	r3, [r3, #0]
 80005d4:	4a39      	ldr	r2, [pc, #228]	; (80006bc <HAL_ADC_Start_DMA+0x1a8>)
 80005d6:	4293      	cmp	r3, r2
 80005d8:	d004      	beq.n	80005e4 <HAL_ADC_Start_DMA+0xd0>
 80005da:	68fb      	ldr	r3, [r7, #12]
 80005dc:	681b      	ldr	r3, [r3, #0]
 80005de:	4a38      	ldr	r2, [pc, #224]	; (80006c0 <HAL_ADC_Start_DMA+0x1ac>)
 80005e0:	4293      	cmp	r3, r2
 80005e2:	d10d      	bne.n	8000600 <HAL_ADC_Start_DMA+0xec>
 80005e4:	4b35      	ldr	r3, [pc, #212]	; (80006bc <HAL_ADC_Start_DMA+0x1a8>)
 80005e6:	685b      	ldr	r3, [r3, #4]
 80005e8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80005ec:	2b00      	cmp	r3, #0
 80005ee:	d007      	beq.n	8000600 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80005f0:	68fb      	ldr	r3, [r7, #12]
 80005f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80005f4:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80005f8:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80005fc:	68fb      	ldr	r3, [r7, #12]
 80005fe:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000600:	68fb      	ldr	r3, [r7, #12]
 8000602:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000604:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000608:	2b00      	cmp	r3, #0
 800060a:	d006      	beq.n	800061a <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800060c:	68fb      	ldr	r3, [r7, #12]
 800060e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000610:	f023 0206 	bic.w	r2, r3, #6
 8000614:	68fb      	ldr	r3, [r7, #12]
 8000616:	62da      	str	r2, [r3, #44]	; 0x2c
 8000618:	e002      	b.n	8000620 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 800061a:	68fb      	ldr	r3, [r7, #12]
 800061c:	2200      	movs	r2, #0
 800061e:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8000620:	68fb      	ldr	r3, [r7, #12]
 8000622:	2200      	movs	r2, #0
 8000624:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8000628:	68fb      	ldr	r3, [r7, #12]
 800062a:	6a1b      	ldr	r3, [r3, #32]
 800062c:	4a25      	ldr	r2, [pc, #148]	; (80006c4 <HAL_ADC_Start_DMA+0x1b0>)
 800062e:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8000630:	68fb      	ldr	r3, [r7, #12]
 8000632:	6a1b      	ldr	r3, [r3, #32]
 8000634:	4a24      	ldr	r2, [pc, #144]	; (80006c8 <HAL_ADC_Start_DMA+0x1b4>)
 8000636:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8000638:	68fb      	ldr	r3, [r7, #12]
 800063a:	6a1b      	ldr	r3, [r3, #32]
 800063c:	4a23      	ldr	r2, [pc, #140]	; (80006cc <HAL_ADC_Start_DMA+0x1b8>)
 800063e:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8000640:	68fb      	ldr	r3, [r7, #12]
 8000642:	681b      	ldr	r3, [r3, #0]
 8000644:	f06f 0202 	mvn.w	r2, #2
 8000648:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 800064a:	68fb      	ldr	r3, [r7, #12]
 800064c:	681b      	ldr	r3, [r3, #0]
 800064e:	68fa      	ldr	r2, [r7, #12]
 8000650:	6812      	ldr	r2, [r2, #0]
 8000652:	6892      	ldr	r2, [r2, #8]
 8000654:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000658:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800065a:	68fb      	ldr	r3, [r7, #12]
 800065c:	6a18      	ldr	r0, [r3, #32]
 800065e:	68fb      	ldr	r3, [r7, #12]
 8000660:	681b      	ldr	r3, [r3, #0]
 8000662:	334c      	adds	r3, #76	; 0x4c
 8000664:	4619      	mov	r1, r3
 8000666:	68ba      	ldr	r2, [r7, #8]
 8000668:	687b      	ldr	r3, [r7, #4]
 800066a:	f000 fd29 	bl	80010c0 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 800066e:	68fb      	ldr	r3, [r7, #12]
 8000670:	681b      	ldr	r3, [r3, #0]
 8000672:	689b      	ldr	r3, [r3, #8]
 8000674:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8000678:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 800067c:	d108      	bne.n	8000690 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 800067e:	68fb      	ldr	r3, [r7, #12]
 8000680:	681b      	ldr	r3, [r3, #0]
 8000682:	68fa      	ldr	r2, [r7, #12]
 8000684:	6812      	ldr	r2, [r2, #0]
 8000686:	6892      	ldr	r2, [r2, #8]
 8000688:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 800068c:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 800068e:	e00f      	b.n	80006b0 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8000690:	68fb      	ldr	r3, [r7, #12]
 8000692:	681b      	ldr	r3, [r3, #0]
 8000694:	68fa      	ldr	r2, [r7, #12]
 8000696:	6812      	ldr	r2, [r2, #0]
 8000698:	6892      	ldr	r2, [r2, #8]
 800069a:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800069e:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 80006a0:	e006      	b.n	80006b0 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80006a2:	68fb      	ldr	r3, [r7, #12]
 80006a4:	2200      	movs	r2, #0
 80006a6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    if (tmp_hal_status == HAL_OK)
 80006aa:	e001      	b.n	80006b0 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80006ac:	2301      	movs	r3, #1
 80006ae:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80006b0:	7dfb      	ldrb	r3, [r7, #23]
}
 80006b2:	4618      	mov	r0, r3
 80006b4:	3718      	adds	r7, #24
 80006b6:	46bd      	mov	sp, r7
 80006b8:	bd80      	pop	{r7, pc}
 80006ba:	bf00      	nop
 80006bc:	40012400 	.word	0x40012400
 80006c0:	40012800 	.word	0x40012800
 80006c4:	08000b95 	.word	0x08000b95
 80006c8:	08000c11 	.word	0x08000c11
 80006cc:	08000c2d 	.word	0x08000c2d

080006d0 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 80006d0:	b580      	push	{r7, lr}
 80006d2:	b082      	sub	sp, #8
 80006d4:	af00      	add	r7, sp, #0
 80006d6:	6078      	str	r0, [r7, #4]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC))
 80006d8:	687b      	ldr	r3, [r7, #4]
 80006da:	681b      	ldr	r3, [r3, #0]
 80006dc:	685b      	ldr	r3, [r3, #4]
 80006de:	f003 0320 	and.w	r3, r3, #32
 80006e2:	2b20      	cmp	r3, #32
 80006e4:	d140      	bne.n	8000768 <HAL_ADC_IRQHandler+0x98>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) )
 80006e6:	687b      	ldr	r3, [r7, #4]
 80006e8:	681b      	ldr	r3, [r3, #0]
 80006ea:	681b      	ldr	r3, [r3, #0]
 80006ec:	f003 0302 	and.w	r3, r3, #2
 80006f0:	2b02      	cmp	r3, #2
 80006f2:	d139      	bne.n	8000768 <HAL_ADC_IRQHandler+0x98>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80006f4:	687b      	ldr	r3, [r7, #4]
 80006f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80006f8:	f003 0310 	and.w	r3, r3, #16
 80006fc:	2b00      	cmp	r3, #0
 80006fe:	d105      	bne.n	800070c <HAL_ADC_IRQHandler+0x3c>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8000700:	687b      	ldr	r3, [r7, #4]
 8000702:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000704:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8000708:	687b      	ldr	r3, [r7, #4]
 800070a:	629a      	str	r2, [r3, #40]	; 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800070c:	687b      	ldr	r3, [r7, #4]
 800070e:	681b      	ldr	r3, [r3, #0]
 8000710:	689b      	ldr	r3, [r3, #8]
 8000712:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8000716:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 800071a:	d11d      	bne.n	8000758 <HAL_ADC_IRQHandler+0x88>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 800071c:	687b      	ldr	r3, [r7, #4]
 800071e:	68db      	ldr	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8000720:	2b00      	cmp	r3, #0
 8000722:	d119      	bne.n	8000758 <HAL_ADC_IRQHandler+0x88>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8000724:	687b      	ldr	r3, [r7, #4]
 8000726:	681b      	ldr	r3, [r3, #0]
 8000728:	687a      	ldr	r2, [r7, #4]
 800072a:	6812      	ldr	r2, [r2, #0]
 800072c:	6852      	ldr	r2, [r2, #4]
 800072e:	f022 0220 	bic.w	r2, r2, #32
 8000732:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8000734:	687b      	ldr	r3, [r7, #4]
 8000736:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000738:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800073c:	687b      	ldr	r3, [r7, #4]
 800073e:	629a      	str	r2, [r3, #40]	; 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000740:	687b      	ldr	r3, [r7, #4]
 8000742:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000744:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000748:	2b00      	cmp	r3, #0
 800074a:	d105      	bne.n	8000758 <HAL_ADC_IRQHandler+0x88>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800074c:	687b      	ldr	r3, [r7, #4]
 800074e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000750:	f043 0201 	orr.w	r2, r3, #1
 8000754:	687b      	ldr	r3, [r7, #4]
 8000756:	629a      	str	r2, [r3, #40]	; 0x28
        }
      }

      /* Conversion complete callback */
      HAL_ADC_ConvCpltCallback(hadc);
 8000758:	6878      	ldr	r0, [r7, #4]
 800075a:	f003 fb95 	bl	8003e88 <HAL_ADC_ConvCpltCallback>
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800075e:	687b      	ldr	r3, [r7, #4]
 8000760:	681b      	ldr	r3, [r3, #0]
 8000762:	f06f 0212 	mvn.w	r2, #18
 8000766:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC))
 8000768:	687b      	ldr	r3, [r7, #4]
 800076a:	681b      	ldr	r3, [r3, #0]
 800076c:	685b      	ldr	r3, [r3, #4]
 800076e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000772:	2b80      	cmp	r3, #128	; 0x80
 8000774:	d14f      	bne.n	8000816 <HAL_ADC_IRQHandler+0x146>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC))
 8000776:	687b      	ldr	r3, [r7, #4]
 8000778:	681b      	ldr	r3, [r3, #0]
 800077a:	681b      	ldr	r3, [r3, #0]
 800077c:	f003 0304 	and.w	r3, r3, #4
 8000780:	2b04      	cmp	r3, #4
 8000782:	d148      	bne.n	8000816 <HAL_ADC_IRQHandler+0x146>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000784:	687b      	ldr	r3, [r7, #4]
 8000786:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000788:	f003 0310 	and.w	r3, r3, #16
 800078c:	2b00      	cmp	r3, #0
 800078e:	d105      	bne.n	800079c <HAL_ADC_IRQHandler+0xcc>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8000790:	687b      	ldr	r3, [r7, #4]
 8000792:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000794:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8000798:	687b      	ldr	r3, [r7, #4]
 800079a:	629a      	str	r2, [r3, #40]	; 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 800079c:	687b      	ldr	r3, [r7, #4]
 800079e:	681b      	ldr	r3, [r3, #0]
 80007a0:	689b      	ldr	r3, [r3, #8]
 80007a2:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 80007a6:	f5b3 4fe0 	cmp.w	r3, #28672	; 0x7000
 80007aa:	d012      	beq.n	80007d2 <HAL_ADC_IRQHandler+0x102>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 80007ac:	687b      	ldr	r3, [r7, #4]
 80007ae:	681b      	ldr	r3, [r3, #0]
 80007b0:	685b      	ldr	r3, [r3, #4]
 80007b2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 80007b6:	2b00      	cmp	r3, #0
 80007b8:	d125      	bne.n	8000806 <HAL_ADC_IRQHandler+0x136>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 80007ba:	687b      	ldr	r3, [r7, #4]
 80007bc:	681b      	ldr	r3, [r3, #0]
 80007be:	689b      	ldr	r3, [r3, #8]
 80007c0:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 80007c4:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80007c8:	d11d      	bne.n	8000806 <HAL_ADC_IRQHandler+0x136>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 80007ca:	687b      	ldr	r3, [r7, #4]
 80007cc:	68db      	ldr	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 80007ce:	2b00      	cmp	r3, #0
 80007d0:	d119      	bne.n	8000806 <HAL_ADC_IRQHandler+0x136>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80007d2:	687b      	ldr	r3, [r7, #4]
 80007d4:	681b      	ldr	r3, [r3, #0]
 80007d6:	687a      	ldr	r2, [r7, #4]
 80007d8:	6812      	ldr	r2, [r2, #0]
 80007da:	6852      	ldr	r2, [r2, #4]
 80007dc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80007e0:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 80007e2:	687b      	ldr	r3, [r7, #4]
 80007e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80007e6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80007ea:	687b      	ldr	r3, [r7, #4]
 80007ec:	629a      	str	r2, [r3, #40]	; 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80007ee:	687b      	ldr	r3, [r7, #4]
 80007f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80007f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80007f6:	2b00      	cmp	r3, #0
 80007f8:	d105      	bne.n	8000806 <HAL_ADC_IRQHandler+0x136>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80007fa:	687b      	ldr	r3, [r7, #4]
 80007fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80007fe:	f043 0201 	orr.w	r2, r3, #1
 8000802:	687b      	ldr	r3, [r7, #4]
 8000804:	629a      	str	r2, [r3, #40]	; 0x28
        }
      }

      /* Conversion complete callback */ 
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8000806:	6878      	ldr	r0, [r7, #4]
 8000808:	f000 fac6 	bl	8000d98 <HAL_ADCEx_InjectedConvCpltCallback>
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 800080c:	687b      	ldr	r3, [r7, #4]
 800080e:	681b      	ldr	r3, [r3, #0]
 8000810:	f06f 020c 	mvn.w	r2, #12
 8000814:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD))
 8000816:	687b      	ldr	r3, [r7, #4]
 8000818:	681b      	ldr	r3, [r3, #0]
 800081a:	685b      	ldr	r3, [r3, #4]
 800081c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000820:	2b40      	cmp	r3, #64	; 0x40
 8000822:	d114      	bne.n	800084e <HAL_ADC_IRQHandler+0x17e>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8000824:	687b      	ldr	r3, [r7, #4]
 8000826:	681b      	ldr	r3, [r3, #0]
 8000828:	681b      	ldr	r3, [r3, #0]
 800082a:	f003 0301 	and.w	r3, r3, #1
 800082e:	2b01      	cmp	r3, #1
 8000830:	d10d      	bne.n	800084e <HAL_ADC_IRQHandler+0x17e>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8000832:	687b      	ldr	r3, [r7, #4]
 8000834:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000836:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800083a:	687b      	ldr	r3, [r7, #4]
 800083c:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Level out of window callback */ 
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 800083e:	6878      	ldr	r0, [r7, #4]
 8000840:	f000 f812 	bl	8000868 <HAL_ADC_LevelOutOfWindowCallback>
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8000844:	687b      	ldr	r3, [r7, #4]
 8000846:	681b      	ldr	r3, [r3, #0]
 8000848:	f06f 0201 	mvn.w	r2, #1
 800084c:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 800084e:	bf00      	nop
 8000850:	3708      	adds	r7, #8
 8000852:	46bd      	mov	sp, r7
 8000854:	bd80      	pop	{r7, pc}

08000856 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8000856:	b480      	push	{r7}
 8000858:	b083      	sub	sp, #12
 800085a:	af00      	add	r7, sp, #0
 800085c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 800085e:	bf00      	nop
 8000860:	370c      	adds	r7, #12
 8000862:	46bd      	mov	sp, r7
 8000864:	bc80      	pop	{r7}
 8000866:	4770      	bx	lr

08000868 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8000868:	b480      	push	{r7}
 800086a:	b083      	sub	sp, #12
 800086c:	af00      	add	r7, sp, #0
 800086e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8000870:	bf00      	nop
 8000872:	370c      	adds	r7, #12
 8000874:	46bd      	mov	sp, r7
 8000876:	bc80      	pop	{r7}
 8000878:	4770      	bx	lr

0800087a <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800087a:	b480      	push	{r7}
 800087c:	b083      	sub	sp, #12
 800087e:	af00      	add	r7, sp, #0
 8000880:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8000882:	bf00      	nop
 8000884:	370c      	adds	r7, #12
 8000886:	46bd      	mov	sp, r7
 8000888:	bc80      	pop	{r7}
 800088a:	4770      	bx	lr

0800088c <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 800088c:	b490      	push	{r4, r7}
 800088e:	b084      	sub	sp, #16
 8000890:	af00      	add	r7, sp, #0
 8000892:	6078      	str	r0, [r7, #4]
 8000894:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000896:	2300      	movs	r3, #0
 8000898:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 800089a:	2300      	movs	r3, #0
 800089c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800089e:	687b      	ldr	r3, [r7, #4]
 80008a0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80008a4:	2b01      	cmp	r3, #1
 80008a6:	d101      	bne.n	80008ac <HAL_ADC_ConfigChannel+0x20>
 80008a8:	2302      	movs	r3, #2
 80008aa:	e0dc      	b.n	8000a66 <HAL_ADC_ConfigChannel+0x1da>
 80008ac:	687b      	ldr	r3, [r7, #4]
 80008ae:	2201      	movs	r2, #1
 80008b0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80008b4:	683b      	ldr	r3, [r7, #0]
 80008b6:	685b      	ldr	r3, [r3, #4]
 80008b8:	2b06      	cmp	r3, #6
 80008ba:	d81c      	bhi.n	80008f6 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80008bc:	687b      	ldr	r3, [r7, #4]
 80008be:	6819      	ldr	r1, [r3, #0]
 80008c0:	687b      	ldr	r3, [r7, #4]
 80008c2:	681b      	ldr	r3, [r3, #0]
 80008c4:	6b58      	ldr	r0, [r3, #52]	; 0x34
 80008c6:	683b      	ldr	r3, [r7, #0]
 80008c8:	685a      	ldr	r2, [r3, #4]
 80008ca:	4613      	mov	r3, r2
 80008cc:	009b      	lsls	r3, r3, #2
 80008ce:	4413      	add	r3, r2
 80008d0:	3b05      	subs	r3, #5
 80008d2:	221f      	movs	r2, #31
 80008d4:	fa02 f303 	lsl.w	r3, r2, r3
 80008d8:	43db      	mvns	r3, r3
 80008da:	4018      	ands	r0, r3
 80008dc:	683b      	ldr	r3, [r7, #0]
 80008de:	681c      	ldr	r4, [r3, #0]
 80008e0:	683b      	ldr	r3, [r7, #0]
 80008e2:	685a      	ldr	r2, [r3, #4]
 80008e4:	4613      	mov	r3, r2
 80008e6:	009b      	lsls	r3, r3, #2
 80008e8:	4413      	add	r3, r2
 80008ea:	3b05      	subs	r3, #5
 80008ec:	fa04 f303 	lsl.w	r3, r4, r3
 80008f0:	4303      	orrs	r3, r0
 80008f2:	634b      	str	r3, [r1, #52]	; 0x34
 80008f4:	e03c      	b.n	8000970 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80008f6:	683b      	ldr	r3, [r7, #0]
 80008f8:	685b      	ldr	r3, [r3, #4]
 80008fa:	2b0c      	cmp	r3, #12
 80008fc:	d81c      	bhi.n	8000938 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80008fe:	687b      	ldr	r3, [r7, #4]
 8000900:	6819      	ldr	r1, [r3, #0]
 8000902:	687b      	ldr	r3, [r7, #4]
 8000904:	681b      	ldr	r3, [r3, #0]
 8000906:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8000908:	683b      	ldr	r3, [r7, #0]
 800090a:	685a      	ldr	r2, [r3, #4]
 800090c:	4613      	mov	r3, r2
 800090e:	009b      	lsls	r3, r3, #2
 8000910:	4413      	add	r3, r2
 8000912:	3b23      	subs	r3, #35	; 0x23
 8000914:	221f      	movs	r2, #31
 8000916:	fa02 f303 	lsl.w	r3, r2, r3
 800091a:	43db      	mvns	r3, r3
 800091c:	4018      	ands	r0, r3
 800091e:	683b      	ldr	r3, [r7, #0]
 8000920:	681c      	ldr	r4, [r3, #0]
 8000922:	683b      	ldr	r3, [r7, #0]
 8000924:	685a      	ldr	r2, [r3, #4]
 8000926:	4613      	mov	r3, r2
 8000928:	009b      	lsls	r3, r3, #2
 800092a:	4413      	add	r3, r2
 800092c:	3b23      	subs	r3, #35	; 0x23
 800092e:	fa04 f303 	lsl.w	r3, r4, r3
 8000932:	4303      	orrs	r3, r0
 8000934:	630b      	str	r3, [r1, #48]	; 0x30
 8000936:	e01b      	b.n	8000970 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8000938:	687b      	ldr	r3, [r7, #4]
 800093a:	6819      	ldr	r1, [r3, #0]
 800093c:	687b      	ldr	r3, [r7, #4]
 800093e:	681b      	ldr	r3, [r3, #0]
 8000940:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8000942:	683b      	ldr	r3, [r7, #0]
 8000944:	685a      	ldr	r2, [r3, #4]
 8000946:	4613      	mov	r3, r2
 8000948:	009b      	lsls	r3, r3, #2
 800094a:	4413      	add	r3, r2
 800094c:	3b41      	subs	r3, #65	; 0x41
 800094e:	221f      	movs	r2, #31
 8000950:	fa02 f303 	lsl.w	r3, r2, r3
 8000954:	43db      	mvns	r3, r3
 8000956:	4018      	ands	r0, r3
 8000958:	683b      	ldr	r3, [r7, #0]
 800095a:	681c      	ldr	r4, [r3, #0]
 800095c:	683b      	ldr	r3, [r7, #0]
 800095e:	685a      	ldr	r2, [r3, #4]
 8000960:	4613      	mov	r3, r2
 8000962:	009b      	lsls	r3, r3, #2
 8000964:	4413      	add	r3, r2
 8000966:	3b41      	subs	r3, #65	; 0x41
 8000968:	fa04 f303 	lsl.w	r3, r4, r3
 800096c:	4303      	orrs	r3, r0
 800096e:	62cb      	str	r3, [r1, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8000970:	683b      	ldr	r3, [r7, #0]
 8000972:	681b      	ldr	r3, [r3, #0]
 8000974:	2b09      	cmp	r3, #9
 8000976:	d91c      	bls.n	80009b2 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8000978:	687b      	ldr	r3, [r7, #4]
 800097a:	6819      	ldr	r1, [r3, #0]
 800097c:	687b      	ldr	r3, [r7, #4]
 800097e:	681b      	ldr	r3, [r3, #0]
 8000980:	68d8      	ldr	r0, [r3, #12]
 8000982:	683b      	ldr	r3, [r7, #0]
 8000984:	681a      	ldr	r2, [r3, #0]
 8000986:	4613      	mov	r3, r2
 8000988:	005b      	lsls	r3, r3, #1
 800098a:	4413      	add	r3, r2
 800098c:	3b1e      	subs	r3, #30
 800098e:	2207      	movs	r2, #7
 8000990:	fa02 f303 	lsl.w	r3, r2, r3
 8000994:	43db      	mvns	r3, r3
 8000996:	4018      	ands	r0, r3
 8000998:	683b      	ldr	r3, [r7, #0]
 800099a:	689c      	ldr	r4, [r3, #8]
 800099c:	683b      	ldr	r3, [r7, #0]
 800099e:	681a      	ldr	r2, [r3, #0]
 80009a0:	4613      	mov	r3, r2
 80009a2:	005b      	lsls	r3, r3, #1
 80009a4:	4413      	add	r3, r2
 80009a6:	3b1e      	subs	r3, #30
 80009a8:	fa04 f303 	lsl.w	r3, r4, r3
 80009ac:	4303      	orrs	r3, r0
 80009ae:	60cb      	str	r3, [r1, #12]
 80009b0:	e019      	b.n	80009e6 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80009b2:	687b      	ldr	r3, [r7, #4]
 80009b4:	6819      	ldr	r1, [r3, #0]
 80009b6:	687b      	ldr	r3, [r7, #4]
 80009b8:	681b      	ldr	r3, [r3, #0]
 80009ba:	6918      	ldr	r0, [r3, #16]
 80009bc:	683b      	ldr	r3, [r7, #0]
 80009be:	681a      	ldr	r2, [r3, #0]
 80009c0:	4613      	mov	r3, r2
 80009c2:	005b      	lsls	r3, r3, #1
 80009c4:	4413      	add	r3, r2
 80009c6:	2207      	movs	r2, #7
 80009c8:	fa02 f303 	lsl.w	r3, r2, r3
 80009cc:	43db      	mvns	r3, r3
 80009ce:	4018      	ands	r0, r3
 80009d0:	683b      	ldr	r3, [r7, #0]
 80009d2:	689c      	ldr	r4, [r3, #8]
 80009d4:	683b      	ldr	r3, [r7, #0]
 80009d6:	681a      	ldr	r2, [r3, #0]
 80009d8:	4613      	mov	r3, r2
 80009da:	005b      	lsls	r3, r3, #1
 80009dc:	4413      	add	r3, r2
 80009de:	fa04 f303 	lsl.w	r3, r4, r3
 80009e2:	4303      	orrs	r3, r0
 80009e4:	610b      	str	r3, [r1, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80009e6:	683b      	ldr	r3, [r7, #0]
 80009e8:	681b      	ldr	r3, [r3, #0]
 80009ea:	2b10      	cmp	r3, #16
 80009ec:	d003      	beq.n	80009f6 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80009ee:	683b      	ldr	r3, [r7, #0]
 80009f0:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80009f2:	2b11      	cmp	r3, #17
 80009f4:	d132      	bne.n	8000a5c <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80009f6:	687b      	ldr	r3, [r7, #4]
 80009f8:	681b      	ldr	r3, [r3, #0]
 80009fa:	4a1d      	ldr	r2, [pc, #116]	; (8000a70 <HAL_ADC_ConfigChannel+0x1e4>)
 80009fc:	4293      	cmp	r3, r2
 80009fe:	d125      	bne.n	8000a4c <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8000a00:	687b      	ldr	r3, [r7, #4]
 8000a02:	681b      	ldr	r3, [r3, #0]
 8000a04:	689b      	ldr	r3, [r3, #8]
 8000a06:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8000a0a:	2b00      	cmp	r3, #0
 8000a0c:	d126      	bne.n	8000a5c <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8000a0e:	687b      	ldr	r3, [r7, #4]
 8000a10:	681b      	ldr	r3, [r3, #0]
 8000a12:	687a      	ldr	r2, [r7, #4]
 8000a14:	6812      	ldr	r2, [r2, #0]
 8000a16:	6892      	ldr	r2, [r2, #8]
 8000a18:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8000a1c:	609a      	str	r2, [r3, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8000a1e:	683b      	ldr	r3, [r7, #0]
 8000a20:	681b      	ldr	r3, [r3, #0]
 8000a22:	2b10      	cmp	r3, #16
 8000a24:	d11a      	bne.n	8000a5c <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8000a26:	4b13      	ldr	r3, [pc, #76]	; (8000a74 <HAL_ADC_ConfigChannel+0x1e8>)
 8000a28:	681b      	ldr	r3, [r3, #0]
 8000a2a:	4a13      	ldr	r2, [pc, #76]	; (8000a78 <HAL_ADC_ConfigChannel+0x1ec>)
 8000a2c:	fba2 2303 	umull	r2, r3, r2, r3
 8000a30:	0c9a      	lsrs	r2, r3, #18
 8000a32:	4613      	mov	r3, r2
 8000a34:	009b      	lsls	r3, r3, #2
 8000a36:	4413      	add	r3, r2
 8000a38:	005b      	lsls	r3, r3, #1
 8000a3a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8000a3c:	e002      	b.n	8000a44 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8000a3e:	68bb      	ldr	r3, [r7, #8]
 8000a40:	3b01      	subs	r3, #1
 8000a42:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8000a44:	68bb      	ldr	r3, [r7, #8]
 8000a46:	2b00      	cmp	r3, #0
 8000a48:	d1f9      	bne.n	8000a3e <HAL_ADC_ConfigChannel+0x1b2>
 8000a4a:	e007      	b.n	8000a5c <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000a4c:	687b      	ldr	r3, [r7, #4]
 8000a4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000a50:	f043 0220 	orr.w	r2, r3, #32
 8000a54:	687b      	ldr	r3, [r7, #4]
 8000a56:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8000a58:	2301      	movs	r3, #1
 8000a5a:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	2200      	movs	r2, #0
 8000a60:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8000a64:	7bfb      	ldrb	r3, [r7, #15]
}
 8000a66:	4618      	mov	r0, r3
 8000a68:	3710      	adds	r7, #16
 8000a6a:	46bd      	mov	sp, r7
 8000a6c:	bc90      	pop	{r4, r7}
 8000a6e:	4770      	bx	lr
 8000a70:	40012400 	.word	0x40012400
 8000a74:	20000010 	.word	0x20000010
 8000a78:	431bde83 	.word	0x431bde83

08000a7c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8000a7c:	b580      	push	{r7, lr}
 8000a7e:	b084      	sub	sp, #16
 8000a80:	af00      	add	r7, sp, #0
 8000a82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8000a84:	2300      	movs	r3, #0
 8000a86:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8000a88:	2300      	movs	r3, #0
 8000a8a:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8000a8c:	687b      	ldr	r3, [r7, #4]
 8000a8e:	681b      	ldr	r3, [r3, #0]
 8000a90:	689b      	ldr	r3, [r3, #8]
 8000a92:	f003 0301 	and.w	r3, r3, #1
 8000a96:	2b01      	cmp	r3, #1
 8000a98:	d039      	beq.n	8000b0e <ADC_Enable+0x92>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8000a9a:	687b      	ldr	r3, [r7, #4]
 8000a9c:	681b      	ldr	r3, [r3, #0]
 8000a9e:	687a      	ldr	r2, [r7, #4]
 8000aa0:	6812      	ldr	r2, [r2, #0]
 8000aa2:	6892      	ldr	r2, [r2, #8]
 8000aa4:	f042 0201 	orr.w	r2, r2, #1
 8000aa8:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8000aaa:	4b1b      	ldr	r3, [pc, #108]	; (8000b18 <ADC_Enable+0x9c>)
 8000aac:	681b      	ldr	r3, [r3, #0]
 8000aae:	4a1b      	ldr	r2, [pc, #108]	; (8000b1c <ADC_Enable+0xa0>)
 8000ab0:	fba2 2303 	umull	r2, r3, r2, r3
 8000ab4:	0c9b      	lsrs	r3, r3, #18
 8000ab6:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8000ab8:	e002      	b.n	8000ac0 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8000aba:	68bb      	ldr	r3, [r7, #8]
 8000abc:	3b01      	subs	r3, #1
 8000abe:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8000ac0:	68bb      	ldr	r3, [r7, #8]
 8000ac2:	2b00      	cmp	r3, #0
 8000ac4:	d1f9      	bne.n	8000aba <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8000ac6:	f7ff fb6b 	bl	80001a0 <HAL_GetTick>
 8000aca:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8000acc:	e018      	b.n	8000b00 <ADC_Enable+0x84>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8000ace:	f7ff fb67 	bl	80001a0 <HAL_GetTick>
 8000ad2:	4602      	mov	r2, r0
 8000ad4:	68fb      	ldr	r3, [r7, #12]
 8000ad6:	1ad3      	subs	r3, r2, r3
 8000ad8:	2b02      	cmp	r3, #2
 8000ada:	d911      	bls.n	8000b00 <ADC_Enable+0x84>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000ae0:	f043 0210 	orr.w	r2, r3, #16
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	629a      	str	r2, [r3, #40]	; 0x28
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000aec:	f043 0201 	orr.w	r2, r3, #1
 8000af0:	687b      	ldr	r3, [r7, #4]
 8000af2:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	2200      	movs	r2, #0
 8000af8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
        return HAL_ERROR;
 8000afc:	2301      	movs	r3, #1
 8000afe:	e007      	b.n	8000b10 <ADC_Enable+0x94>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8000b00:	687b      	ldr	r3, [r7, #4]
 8000b02:	681b      	ldr	r3, [r3, #0]
 8000b04:	689b      	ldr	r3, [r3, #8]
 8000b06:	f003 0301 	and.w	r3, r3, #1
 8000b0a:	2b01      	cmp	r3, #1
 8000b0c:	d1df      	bne.n	8000ace <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8000b0e:	2300      	movs	r3, #0
}
 8000b10:	4618      	mov	r0, r3
 8000b12:	3710      	adds	r7, #16
 8000b14:	46bd      	mov	sp, r7
 8000b16:	bd80      	pop	{r7, pc}
 8000b18:	20000010 	.word	0x20000010
 8000b1c:	431bde83 	.word	0x431bde83

08000b20 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8000b20:	b580      	push	{r7, lr}
 8000b22:	b084      	sub	sp, #16
 8000b24:	af00      	add	r7, sp, #0
 8000b26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8000b28:	2300      	movs	r3, #0
 8000b2a:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	681b      	ldr	r3, [r3, #0]
 8000b30:	689b      	ldr	r3, [r3, #8]
 8000b32:	f003 0301 	and.w	r3, r3, #1
 8000b36:	2b01      	cmp	r3, #1
 8000b38:	d127      	bne.n	8000b8a <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	681b      	ldr	r3, [r3, #0]
 8000b3e:	687a      	ldr	r2, [r7, #4]
 8000b40:	6812      	ldr	r2, [r2, #0]
 8000b42:	6892      	ldr	r2, [r2, #8]
 8000b44:	f022 0201 	bic.w	r2, r2, #1
 8000b48:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8000b4a:	f7ff fb29 	bl	80001a0 <HAL_GetTick>
 8000b4e:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8000b50:	e014      	b.n	8000b7c <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8000b52:	f7ff fb25 	bl	80001a0 <HAL_GetTick>
 8000b56:	4602      	mov	r2, r0
 8000b58:	68fb      	ldr	r3, [r7, #12]
 8000b5a:	1ad3      	subs	r3, r2, r3
 8000b5c:	2b02      	cmp	r3, #2
 8000b5e:	d90d      	bls.n	8000b7c <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000b64:	f043 0210 	orr.w	r2, r3, #16
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000b6c:	687b      	ldr	r3, [r7, #4]
 8000b6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000b70:	f043 0201 	orr.w	r2, r3, #1
 8000b74:	687b      	ldr	r3, [r7, #4]
 8000b76:	62da      	str	r2, [r3, #44]	; 0x2c
        
        return HAL_ERROR;
 8000b78:	2301      	movs	r3, #1
 8000b7a:	e007      	b.n	8000b8c <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	681b      	ldr	r3, [r3, #0]
 8000b80:	689b      	ldr	r3, [r3, #8]
 8000b82:	f003 0301 	and.w	r3, r3, #1
 8000b86:	2b01      	cmp	r3, #1
 8000b88:	d0e3      	beq.n	8000b52 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8000b8a:	2300      	movs	r3, #0
}
 8000b8c:	4618      	mov	r0, r3
 8000b8e:	3710      	adds	r7, #16
 8000b90:	46bd      	mov	sp, r7
 8000b92:	bd80      	pop	{r7, pc}

08000b94 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8000b94:	b580      	push	{r7, lr}
 8000b96:	b084      	sub	sp, #16
 8000b98:	af00      	add	r7, sp, #0
 8000b9a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ba0:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8000ba2:	68fb      	ldr	r3, [r7, #12]
 8000ba4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000ba6:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8000baa:	2b00      	cmp	r3, #0
 8000bac:	d127      	bne.n	8000bfe <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8000bae:	68fb      	ldr	r3, [r7, #12]
 8000bb0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000bb2:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8000bb6:	68fb      	ldr	r3, [r7, #12]
 8000bb8:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8000bba:	68fb      	ldr	r3, [r7, #12]
 8000bbc:	681b      	ldr	r3, [r3, #0]
 8000bbe:	689b      	ldr	r3, [r3, #8]
 8000bc0:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8000bc4:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8000bc8:	d115      	bne.n	8000bf6 <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8000bca:	68fb      	ldr	r3, [r7, #12]
 8000bcc:	68db      	ldr	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8000bce:	2b00      	cmp	r3, #0
 8000bd0:	d111      	bne.n	8000bf6 <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8000bd2:	68fb      	ldr	r3, [r7, #12]
 8000bd4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000bd6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8000bda:	68fb      	ldr	r3, [r7, #12]
 8000bdc:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000bde:	68fb      	ldr	r3, [r7, #12]
 8000be0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000be2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000be6:	2b00      	cmp	r3, #0
 8000be8:	d105      	bne.n	8000bf6 <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8000bea:	68fb      	ldr	r3, [r7, #12]
 8000bec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000bee:	f043 0201 	orr.w	r2, r3, #1
 8000bf2:	68fb      	ldr	r3, [r7, #12]
 8000bf4:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* Conversion complete callback */
    HAL_ADC_ConvCpltCallback(hadc); 
 8000bf6:	68f8      	ldr	r0, [r7, #12]
 8000bf8:	f003 f946 	bl	8003e88 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8000bfc:	e004      	b.n	8000c08 <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8000bfe:	68fb      	ldr	r3, [r7, #12]
 8000c00:	6a1b      	ldr	r3, [r3, #32]
 8000c02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c04:	6878      	ldr	r0, [r7, #4]
 8000c06:	4798      	blx	r3
}
 8000c08:	bf00      	nop
 8000c0a:	3710      	adds	r7, #16
 8000c0c:	46bd      	mov	sp, r7
 8000c0e:	bd80      	pop	{r7, pc}

08000c10 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8000c10:	b580      	push	{r7, lr}
 8000c12:	b084      	sub	sp, #16
 8000c14:	af00      	add	r7, sp, #0
 8000c16:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c1c:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 8000c1e:	68f8      	ldr	r0, [r7, #12]
 8000c20:	f7ff fe19 	bl	8000856 <HAL_ADC_ConvHalfCpltCallback>
}
 8000c24:	bf00      	nop
 8000c26:	3710      	adds	r7, #16
 8000c28:	46bd      	mov	sp, r7
 8000c2a:	bd80      	pop	{r7, pc}

08000c2c <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8000c2c:	b580      	push	{r7, lr}
 8000c2e:	b084      	sub	sp, #16
 8000c30:	af00      	add	r7, sp, #0
 8000c32:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c38:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8000c3a:	68fb      	ldr	r3, [r7, #12]
 8000c3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000c3e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8000c42:	68fb      	ldr	r3, [r7, #12]
 8000c44:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8000c46:	68fb      	ldr	r3, [r7, #12]
 8000c48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000c4a:	f043 0204 	orr.w	r2, r3, #4
 8000c4e:	68fb      	ldr	r3, [r7, #12]
 8000c50:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Error callback */
  HAL_ADC_ErrorCallback(hadc); 
 8000c52:	68f8      	ldr	r0, [r7, #12]
 8000c54:	f7ff fe11 	bl	800087a <HAL_ADC_ErrorCallback>
}
 8000c58:	bf00      	nop
 8000c5a:	3710      	adds	r7, #16
 8000c5c:	46bd      	mov	sp, r7
 8000c5e:	bd80      	pop	{r7, pc}

08000c60 <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 8000c60:	b590      	push	{r4, r7, lr}
 8000c62:	b087      	sub	sp, #28
 8000c64:	af00      	add	r7, sp, #0
 8000c66:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000c68:	2300      	movs	r3, #0
 8000c6a:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 8000c6c:	2300      	movs	r3, #0
 8000c6e:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8000c76:	2b01      	cmp	r3, #1
 8000c78:	d101      	bne.n	8000c7e <HAL_ADCEx_Calibration_Start+0x1e>
 8000c7a:	2302      	movs	r3, #2
 8000c7c:	e086      	b.n	8000d8c <HAL_ADCEx_Calibration_Start+0x12c>
 8000c7e:	687b      	ldr	r3, [r7, #4]
 8000c80:	2201      	movs	r2, #1
 8000c82:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  /* 1. Calibration prerequisite:                                             */
  /*    - ADC must be disabled for at least two ADC clock cycles in disable   */
  /*      mode before ADC enable                                              */
  /* Stop potential conversion on going, on regular and injected groups       */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8000c86:	6878      	ldr	r0, [r7, #4]
 8000c88:	f7ff ff4a 	bl	8000b20 <ADC_ConversionStop_Disable>
 8000c8c:	4603      	mov	r3, r0
 8000c8e:	75fb      	strb	r3, [r7, #23]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8000c90:	7dfb      	ldrb	r3, [r7, #23]
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	d175      	bne.n	8000d82 <HAL_ADCEx_Calibration_Start+0x122>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000c9a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8000c9e:	f023 0302 	bic.w	r3, r3, #2
 8000ca2:	f043 0202 	orr.w	r2, r3, #2
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8000caa:	4b3a      	ldr	r3, [pc, #232]	; (8000d94 <HAL_ADCEx_Calibration_Start+0x134>)
 8000cac:	681c      	ldr	r4, [r3, #0]
 8000cae:	2002      	movs	r0, #2
 8000cb0:	f001 fa24 	bl	80020fc <HAL_RCCEx_GetPeriphCLKFreq>
 8000cb4:	4603      	mov	r3, r0
 8000cb6:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 8000cba:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 8000cbc:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 8000cbe:	e002      	b.n	8000cc6 <HAL_ADCEx_Calibration_Start+0x66>
    {
      wait_loop_index--;
 8000cc0:	68fb      	ldr	r3, [r7, #12]
 8000cc2:	3b01      	subs	r3, #1
 8000cc4:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 8000cc6:	68fb      	ldr	r3, [r7, #12]
 8000cc8:	2b00      	cmp	r3, #0
 8000cca:	d1f9      	bne.n	8000cc0 <HAL_ADCEx_Calibration_Start+0x60>
    }
    
    /* 2. Enable the ADC peripheral */
    ADC_Enable(hadc);
 8000ccc:	6878      	ldr	r0, [r7, #4]
 8000cce:	f7ff fed5 	bl	8000a7c <ADC_Enable>
    
    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	681b      	ldr	r3, [r3, #0]
 8000cd6:	687a      	ldr	r2, [r7, #4]
 8000cd8:	6812      	ldr	r2, [r2, #0]
 8000cda:	6892      	ldr	r2, [r2, #8]
 8000cdc:	f042 0208 	orr.w	r2, r2, #8
 8000ce0:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8000ce2:	f7ff fa5d 	bl	80001a0 <HAL_GetTick>
 8000ce6:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8000ce8:	e014      	b.n	8000d14 <HAL_ADCEx_Calibration_Start+0xb4>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8000cea:	f7ff fa59 	bl	80001a0 <HAL_GetTick>
 8000cee:	4602      	mov	r2, r0
 8000cf0:	693b      	ldr	r3, [r7, #16]
 8000cf2:	1ad3      	subs	r3, r2, r3
 8000cf4:	2b0a      	cmp	r3, #10
 8000cf6:	d90d      	bls.n	8000d14 <HAL_ADCEx_Calibration_Start+0xb4>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000cfc:	f023 0312 	bic.w	r3, r3, #18
 8000d00:	f043 0210 	orr.w	r2, r3, #16
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	629a      	str	r2, [r3, #40]	; 0x28
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        
        return HAL_ERROR;
 8000d10:	2301      	movs	r3, #1
 8000d12:	e03b      	b.n	8000d8c <HAL_ADCEx_Calibration_Start+0x12c>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	681b      	ldr	r3, [r3, #0]
 8000d18:	689b      	ldr	r3, [r3, #8]
 8000d1a:	f003 0308 	and.w	r3, r3, #8
 8000d1e:	2b00      	cmp	r3, #0
 8000d20:	d1e3      	bne.n	8000cea <HAL_ADCEx_Calibration_Start+0x8a>
      }
    }
    
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 8000d22:	687b      	ldr	r3, [r7, #4]
 8000d24:	681b      	ldr	r3, [r3, #0]
 8000d26:	687a      	ldr	r2, [r7, #4]
 8000d28:	6812      	ldr	r2, [r2, #0]
 8000d2a:	6892      	ldr	r2, [r2, #8]
 8000d2c:	f042 0204 	orr.w	r2, r2, #4
 8000d30:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8000d32:	f7ff fa35 	bl	80001a0 <HAL_GetTick>
 8000d36:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8000d38:	e014      	b.n	8000d64 <HAL_ADCEx_Calibration_Start+0x104>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8000d3a:	f7ff fa31 	bl	80001a0 <HAL_GetTick>
 8000d3e:	4602      	mov	r2, r0
 8000d40:	693b      	ldr	r3, [r7, #16]
 8000d42:	1ad3      	subs	r3, r2, r3
 8000d44:	2b0a      	cmp	r3, #10
 8000d46:	d90d      	bls.n	8000d64 <HAL_ADCEx_Calibration_Start+0x104>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000d4c:	f023 0312 	bic.w	r3, r3, #18
 8000d50:	f043 0210 	orr.w	r2, r3, #16
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	629a      	str	r2, [r3, #40]	; 0x28
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        
        return HAL_ERROR;
 8000d60:	2301      	movs	r3, #1
 8000d62:	e013      	b.n	8000d8c <HAL_ADCEx_Calibration_Start+0x12c>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	681b      	ldr	r3, [r3, #0]
 8000d68:	689b      	ldr	r3, [r3, #8]
 8000d6a:	f003 0304 	and.w	r3, r3, #4
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	d1e3      	bne.n	8000d3a <HAL_ADCEx_Calibration_Start+0xda>
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000d76:	f023 0303 	bic.w	r3, r3, #3
 8000d7a:	f043 0201 	orr.w	r2, r3, #1
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	2200      	movs	r2, #0
 8000d86:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8000d8a:	7dfb      	ldrb	r3, [r7, #23]
}
 8000d8c:	4618      	mov	r0, r3
 8000d8e:	371c      	adds	r7, #28
 8000d90:	46bd      	mov	sp, r7
 8000d92:	bd90      	pop	{r4, r7, pc}
 8000d94:	20000010 	.word	0x20000010

08000d98 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8000d98:	b480      	push	{r7}
 8000d9a:	b083      	sub	sp, #12
 8000d9c:	af00      	add	r7, sp, #0
 8000d9e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 8000da0:	bf00      	nop
 8000da2:	370c      	adds	r7, #12
 8000da4:	46bd      	mov	sp, r7
 8000da6:	bc80      	pop	{r7}
 8000da8:	4770      	bx	lr
	...

08000dac <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000dac:	b480      	push	{r7}
 8000dae:	b085      	sub	sp, #20
 8000db0:	af00      	add	r7, sp, #0
 8000db2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	f003 0307 	and.w	r3, r3, #7
 8000dba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000dbc:	4b0c      	ldr	r3, [pc, #48]	; (8000df0 <NVIC_SetPriorityGrouping+0x44>)
 8000dbe:	68db      	ldr	r3, [r3, #12]
 8000dc0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000dc2:	68ba      	ldr	r2, [r7, #8]
 8000dc4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000dc8:	4013      	ands	r3, r2
 8000dca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000dcc:	68fb      	ldr	r3, [r7, #12]
 8000dce:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000dd0:	68bb      	ldr	r3, [r7, #8]
 8000dd2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000dd4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000dd8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000ddc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000dde:	4a04      	ldr	r2, [pc, #16]	; (8000df0 <NVIC_SetPriorityGrouping+0x44>)
 8000de0:	68bb      	ldr	r3, [r7, #8]
 8000de2:	60d3      	str	r3, [r2, #12]
}
 8000de4:	bf00      	nop
 8000de6:	3714      	adds	r7, #20
 8000de8:	46bd      	mov	sp, r7
 8000dea:	bc80      	pop	{r7}
 8000dec:	4770      	bx	lr
 8000dee:	bf00      	nop
 8000df0:	e000ed00 	.word	0xe000ed00

08000df4 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8000df4:	b480      	push	{r7}
 8000df6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000df8:	4b04      	ldr	r3, [pc, #16]	; (8000e0c <NVIC_GetPriorityGrouping+0x18>)
 8000dfa:	68db      	ldr	r3, [r3, #12]
 8000dfc:	0a1b      	lsrs	r3, r3, #8
 8000dfe:	f003 0307 	and.w	r3, r3, #7
}
 8000e02:	4618      	mov	r0, r3
 8000e04:	46bd      	mov	sp, r7
 8000e06:	bc80      	pop	{r7}
 8000e08:	4770      	bx	lr
 8000e0a:	bf00      	nop
 8000e0c:	e000ed00 	.word	0xe000ed00

08000e10 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e10:	b480      	push	{r7}
 8000e12:	b083      	sub	sp, #12
 8000e14:	af00      	add	r7, sp, #0
 8000e16:	4603      	mov	r3, r0
 8000e18:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000e1a:	4908      	ldr	r1, [pc, #32]	; (8000e3c <NVIC_EnableIRQ+0x2c>)
 8000e1c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e20:	095b      	lsrs	r3, r3, #5
 8000e22:	79fa      	ldrb	r2, [r7, #7]
 8000e24:	f002 021f 	and.w	r2, r2, #31
 8000e28:	2001      	movs	r0, #1
 8000e2a:	fa00 f202 	lsl.w	r2, r0, r2
 8000e2e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000e32:	bf00      	nop
 8000e34:	370c      	adds	r7, #12
 8000e36:	46bd      	mov	sp, r7
 8000e38:	bc80      	pop	{r7}
 8000e3a:	4770      	bx	lr
 8000e3c:	e000e100 	.word	0xe000e100

08000e40 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000e40:	b480      	push	{r7}
 8000e42:	b083      	sub	sp, #12
 8000e44:	af00      	add	r7, sp, #0
 8000e46:	4603      	mov	r3, r0
 8000e48:	6039      	str	r1, [r7, #0]
 8000e4a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8000e4c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e50:	2b00      	cmp	r3, #0
 8000e52:	da0b      	bge.n	8000e6c <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e54:	490d      	ldr	r1, [pc, #52]	; (8000e8c <NVIC_SetPriority+0x4c>)
 8000e56:	79fb      	ldrb	r3, [r7, #7]
 8000e58:	f003 030f 	and.w	r3, r3, #15
 8000e5c:	3b04      	subs	r3, #4
 8000e5e:	683a      	ldr	r2, [r7, #0]
 8000e60:	b2d2      	uxtb	r2, r2
 8000e62:	0112      	lsls	r2, r2, #4
 8000e64:	b2d2      	uxtb	r2, r2
 8000e66:	440b      	add	r3, r1
 8000e68:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000e6a:	e009      	b.n	8000e80 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e6c:	4908      	ldr	r1, [pc, #32]	; (8000e90 <NVIC_SetPriority+0x50>)
 8000e6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e72:	683a      	ldr	r2, [r7, #0]
 8000e74:	b2d2      	uxtb	r2, r2
 8000e76:	0112      	lsls	r2, r2, #4
 8000e78:	b2d2      	uxtb	r2, r2
 8000e7a:	440b      	add	r3, r1
 8000e7c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000e80:	bf00      	nop
 8000e82:	370c      	adds	r7, #12
 8000e84:	46bd      	mov	sp, r7
 8000e86:	bc80      	pop	{r7}
 8000e88:	4770      	bx	lr
 8000e8a:	bf00      	nop
 8000e8c:	e000ed00 	.word	0xe000ed00
 8000e90:	e000e100 	.word	0xe000e100

08000e94 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e94:	b480      	push	{r7}
 8000e96:	b089      	sub	sp, #36	; 0x24
 8000e98:	af00      	add	r7, sp, #0
 8000e9a:	60f8      	str	r0, [r7, #12]
 8000e9c:	60b9      	str	r1, [r7, #8]
 8000e9e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000ea0:	68fb      	ldr	r3, [r7, #12]
 8000ea2:	f003 0307 	and.w	r3, r3, #7
 8000ea6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000ea8:	69fb      	ldr	r3, [r7, #28]
 8000eaa:	f1c3 0307 	rsb	r3, r3, #7
 8000eae:	2b04      	cmp	r3, #4
 8000eb0:	bf28      	it	cs
 8000eb2:	2304      	movcs	r3, #4
 8000eb4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000eb6:	69fb      	ldr	r3, [r7, #28]
 8000eb8:	3304      	adds	r3, #4
 8000eba:	2b06      	cmp	r3, #6
 8000ebc:	d902      	bls.n	8000ec4 <NVIC_EncodePriority+0x30>
 8000ebe:	69fb      	ldr	r3, [r7, #28]
 8000ec0:	3b03      	subs	r3, #3
 8000ec2:	e000      	b.n	8000ec6 <NVIC_EncodePriority+0x32>
 8000ec4:	2300      	movs	r3, #0
 8000ec6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ec8:	2201      	movs	r2, #1
 8000eca:	69bb      	ldr	r3, [r7, #24]
 8000ecc:	fa02 f303 	lsl.w	r3, r2, r3
 8000ed0:	1e5a      	subs	r2, r3, #1
 8000ed2:	68bb      	ldr	r3, [r7, #8]
 8000ed4:	401a      	ands	r2, r3
 8000ed6:	697b      	ldr	r3, [r7, #20]
 8000ed8:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000eda:	2101      	movs	r1, #1
 8000edc:	697b      	ldr	r3, [r7, #20]
 8000ede:	fa01 f303 	lsl.w	r3, r1, r3
 8000ee2:	1e59      	subs	r1, r3, #1
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ee8:	4313      	orrs	r3, r2
         );
}
 8000eea:	4618      	mov	r0, r3
 8000eec:	3724      	adds	r7, #36	; 0x24
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	bc80      	pop	{r7}
 8000ef2:	4770      	bx	lr

08000ef4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	b082      	sub	sp, #8
 8000ef8:	af00      	add	r7, sp, #0
 8000efa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	3b01      	subs	r3, #1
 8000f00:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000f04:	d301      	bcc.n	8000f0a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000f06:	2301      	movs	r3, #1
 8000f08:	e00f      	b.n	8000f2a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000f0a:	4a0a      	ldr	r2, [pc, #40]	; (8000f34 <SysTick_Config+0x40>)
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	3b01      	subs	r3, #1
 8000f10:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000f12:	210f      	movs	r1, #15
 8000f14:	f04f 30ff 	mov.w	r0, #4294967295
 8000f18:	f7ff ff92 	bl	8000e40 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000f1c:	4b05      	ldr	r3, [pc, #20]	; (8000f34 <SysTick_Config+0x40>)
 8000f1e:	2200      	movs	r2, #0
 8000f20:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000f22:	4b04      	ldr	r3, [pc, #16]	; (8000f34 <SysTick_Config+0x40>)
 8000f24:	2207      	movs	r2, #7
 8000f26:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000f28:	2300      	movs	r3, #0
}
 8000f2a:	4618      	mov	r0, r3
 8000f2c:	3708      	adds	r7, #8
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	bd80      	pop	{r7, pc}
 8000f32:	bf00      	nop
 8000f34:	e000e010 	.word	0xe000e010

08000f38 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	b082      	sub	sp, #8
 8000f3c:	af00      	add	r7, sp, #0
 8000f3e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000f40:	6878      	ldr	r0, [r7, #4]
 8000f42:	f7ff ff33 	bl	8000dac <NVIC_SetPriorityGrouping>
}
 8000f46:	bf00      	nop
 8000f48:	3708      	adds	r7, #8
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	bd80      	pop	{r7, pc}

08000f4e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000f4e:	b580      	push	{r7, lr}
 8000f50:	b086      	sub	sp, #24
 8000f52:	af00      	add	r7, sp, #0
 8000f54:	4603      	mov	r3, r0
 8000f56:	60b9      	str	r1, [r7, #8]
 8000f58:	607a      	str	r2, [r7, #4]
 8000f5a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000f5c:	2300      	movs	r3, #0
 8000f5e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000f60:	f7ff ff48 	bl	8000df4 <NVIC_GetPriorityGrouping>
 8000f64:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000f66:	687a      	ldr	r2, [r7, #4]
 8000f68:	68b9      	ldr	r1, [r7, #8]
 8000f6a:	6978      	ldr	r0, [r7, #20]
 8000f6c:	f7ff ff92 	bl	8000e94 <NVIC_EncodePriority>
 8000f70:	4602      	mov	r2, r0
 8000f72:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f76:	4611      	mov	r1, r2
 8000f78:	4618      	mov	r0, r3
 8000f7a:	f7ff ff61 	bl	8000e40 <NVIC_SetPriority>
}
 8000f7e:	bf00      	nop
 8000f80:	3718      	adds	r7, #24
 8000f82:	46bd      	mov	sp, r7
 8000f84:	bd80      	pop	{r7, pc}

08000f86 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f86:	b580      	push	{r7, lr}
 8000f88:	b082      	sub	sp, #8
 8000f8a:	af00      	add	r7, sp, #0
 8000f8c:	4603      	mov	r3, r0
 8000f8e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000f90:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f94:	4618      	mov	r0, r3
 8000f96:	f7ff ff3b 	bl	8000e10 <NVIC_EnableIRQ>
}
 8000f9a:	bf00      	nop
 8000f9c:	3708      	adds	r7, #8
 8000f9e:	46bd      	mov	sp, r7
 8000fa0:	bd80      	pop	{r7, pc}

08000fa2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000fa2:	b580      	push	{r7, lr}
 8000fa4:	b082      	sub	sp, #8
 8000fa6:	af00      	add	r7, sp, #0
 8000fa8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000faa:	6878      	ldr	r0, [r7, #4]
 8000fac:	f7ff ffa2 	bl	8000ef4 <SysTick_Config>
 8000fb0:	4603      	mov	r3, r0
}
 8000fb2:	4618      	mov	r0, r3
 8000fb4:	3708      	adds	r7, #8
 8000fb6:	46bd      	mov	sp, r7
 8000fb8:	bd80      	pop	{r7, pc}
	...

08000fbc <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8000fbc:	b480      	push	{r7}
 8000fbe:	b083      	sub	sp, #12
 8000fc0:	af00      	add	r7, sp, #0
 8000fc2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	2b04      	cmp	r3, #4
 8000fc8:	d106      	bne.n	8000fd8 <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8000fca:	4a09      	ldr	r2, [pc, #36]	; (8000ff0 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000fcc:	4b08      	ldr	r3, [pc, #32]	; (8000ff0 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000fce:	681b      	ldr	r3, [r3, #0]
 8000fd0:	f043 0304 	orr.w	r3, r3, #4
 8000fd4:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 8000fd6:	e005      	b.n	8000fe4 <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8000fd8:	4a05      	ldr	r2, [pc, #20]	; (8000ff0 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000fda:	4b05      	ldr	r3, [pc, #20]	; (8000ff0 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000fdc:	681b      	ldr	r3, [r3, #0]
 8000fde:	f023 0304 	bic.w	r3, r3, #4
 8000fe2:	6013      	str	r3, [r2, #0]
}
 8000fe4:	bf00      	nop
 8000fe6:	370c      	adds	r7, #12
 8000fe8:	46bd      	mov	sp, r7
 8000fea:	bc80      	pop	{r7}
 8000fec:	4770      	bx	lr
 8000fee:	bf00      	nop
 8000ff0:	e000e010 	.word	0xe000e010

08000ff4 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8000ff4:	b480      	push	{r7}
 8000ff6:	b085      	sub	sp, #20
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8000ffc:	2300      	movs	r3, #0
 8000ffe:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	2b00      	cmp	r3, #0
 8001004:	d101      	bne.n	800100a <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8001006:	2301      	movs	r3, #1
 8001008:	e04f      	b.n	80010aa <HAL_DMA_Init+0xb6>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	681b      	ldr	r3, [r3, #0]
 800100e:	461a      	mov	r2, r3
 8001010:	4b28      	ldr	r3, [pc, #160]	; (80010b4 <HAL_DMA_Init+0xc0>)
 8001012:	4413      	add	r3, r2
 8001014:	4a28      	ldr	r2, [pc, #160]	; (80010b8 <HAL_DMA_Init+0xc4>)
 8001016:	fba2 2303 	umull	r2, r3, r2, r3
 800101a:	091b      	lsrs	r3, r3, #4
 800101c:	009a      	lsls	r2, r3, #2
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	4a25      	ldr	r2, [pc, #148]	; (80010bc <HAL_DMA_Init+0xc8>)
 8001026:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* STM32F101xE || STM32F101xG || STM32F103xE || STM32F103xG || STM32F100xE || STM32F105xC || STM32F107xC */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	2202      	movs	r2, #2
 800102c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	681b      	ldr	r3, [r3, #0]
 8001036:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001038:	68fb      	ldr	r3, [r7, #12]
 800103a:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 800103e:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8001042:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 800104c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	68db      	ldr	r3, [r3, #12]
 8001052:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001058:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	695b      	ldr	r3, [r3, #20]
 800105e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001064:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	69db      	ldr	r3, [r3, #28]
 800106a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800106c:	68fa      	ldr	r2, [r7, #12]
 800106e:	4313      	orrs	r3, r2
 8001070:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	681b      	ldr	r3, [r3, #0]
 8001076:	68fa      	ldr	r2, [r7, #12]
 8001078:	601a      	str	r2, [r3, #0]


  /* Clean callbacks */
  hdma->XferCpltCallback = NULL;
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	2200      	movs	r2, #0
 800107e:	629a      	str	r2, [r3, #40]	; 0x28
  hdma->XferHalfCpltCallback = NULL;
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	2200      	movs	r2, #0
 8001084:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma->XferErrorCallback = NULL;
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	2200      	movs	r2, #0
 800108a:	631a      	str	r2, [r3, #48]	; 0x30
  hdma->XferAbortCallback = NULL;
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	2200      	movs	r2, #0
 8001090:	635a      	str	r2, [r3, #52]	; 0x34

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	2200      	movs	r2, #0
 8001096:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	2201      	movs	r2, #1
 800109c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	2200      	movs	r2, #0
 80010a4:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 80010a8:	2300      	movs	r3, #0
}
 80010aa:	4618      	mov	r0, r3
 80010ac:	3714      	adds	r7, #20
 80010ae:	46bd      	mov	sp, r7
 80010b0:	bc80      	pop	{r7}
 80010b2:	4770      	bx	lr
 80010b4:	bffdfff8 	.word	0xbffdfff8
 80010b8:	cccccccd 	.word	0xcccccccd
 80010bc:	40020000 	.word	0x40020000

080010c0 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b086      	sub	sp, #24
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	60f8      	str	r0, [r7, #12]
 80010c8:	60b9      	str	r1, [r7, #8]
 80010ca:	607a      	str	r2, [r7, #4]
 80010cc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80010ce:	2300      	movs	r3, #0
 80010d0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80010d2:	68fb      	ldr	r3, [r7, #12]
 80010d4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80010d8:	2b01      	cmp	r3, #1
 80010da:	d101      	bne.n	80010e0 <HAL_DMA_Start_IT+0x20>
 80010dc:	2302      	movs	r3, #2
 80010de:	e04a      	b.n	8001176 <HAL_DMA_Start_IT+0xb6>
 80010e0:	68fb      	ldr	r3, [r7, #12]
 80010e2:	2201      	movs	r2, #1
 80010e4:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80010e8:	68fb      	ldr	r3, [r7, #12]
 80010ea:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80010ee:	2b01      	cmp	r3, #1
 80010f0:	d13a      	bne.n	8001168 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80010f2:	68fb      	ldr	r3, [r7, #12]
 80010f4:	2202      	movs	r2, #2
 80010f6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80010fa:	68fb      	ldr	r3, [r7, #12]
 80010fc:	2200      	movs	r2, #0
 80010fe:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001100:	68fb      	ldr	r3, [r7, #12]
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	68fa      	ldr	r2, [r7, #12]
 8001106:	6812      	ldr	r2, [r2, #0]
 8001108:	6812      	ldr	r2, [r2, #0]
 800110a:	f022 0201 	bic.w	r2, r2, #1
 800110e:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001110:	683b      	ldr	r3, [r7, #0]
 8001112:	687a      	ldr	r2, [r7, #4]
 8001114:	68b9      	ldr	r1, [r7, #8]
 8001116:	68f8      	ldr	r0, [r7, #12]
 8001118:	f000 f944 	bl	80013a4 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 800111c:	68fb      	ldr	r3, [r7, #12]
 800111e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001120:	2b00      	cmp	r3, #0
 8001122:	d008      	beq.n	8001136 <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001124:	68fb      	ldr	r3, [r7, #12]
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	68fa      	ldr	r2, [r7, #12]
 800112a:	6812      	ldr	r2, [r2, #0]
 800112c:	6812      	ldr	r2, [r2, #0]
 800112e:	f042 020e 	orr.w	r2, r2, #14
 8001132:	601a      	str	r2, [r3, #0]
 8001134:	e00f      	b.n	8001156 <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001136:	68fb      	ldr	r3, [r7, #12]
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	68fa      	ldr	r2, [r7, #12]
 800113c:	6812      	ldr	r2, [r2, #0]
 800113e:	6812      	ldr	r2, [r2, #0]
 8001140:	f022 0204 	bic.w	r2, r2, #4
 8001144:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001146:	68fb      	ldr	r3, [r7, #12]
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	68fa      	ldr	r2, [r7, #12]
 800114c:	6812      	ldr	r2, [r2, #0]
 800114e:	6812      	ldr	r2, [r2, #0]
 8001150:	f042 020a 	orr.w	r2, r2, #10
 8001154:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001156:	68fb      	ldr	r3, [r7, #12]
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	68fa      	ldr	r2, [r7, #12]
 800115c:	6812      	ldr	r2, [r2, #0]
 800115e:	6812      	ldr	r2, [r2, #0]
 8001160:	f042 0201 	orr.w	r2, r2, #1
 8001164:	601a      	str	r2, [r3, #0]
 8001166:	e005      	b.n	8001174 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8001168:	68fb      	ldr	r3, [r7, #12]
 800116a:	2200      	movs	r2, #0
 800116c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8001170:	2302      	movs	r3, #2
 8001172:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8001174:	7dfb      	ldrb	r3, [r7, #23]
}
 8001176:	4618      	mov	r0, r3
 8001178:	3718      	adds	r7, #24
 800117a:	46bd      	mov	sp, r7
 800117c:	bd80      	pop	{r7, pc}
	...

08001180 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001180:	b580      	push	{r7, lr}
 8001182:	b084      	sub	sp, #16
 8001184:	af00      	add	r7, sp, #0
 8001186:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800119c:	2204      	movs	r2, #4
 800119e:	409a      	lsls	r2, r3
 80011a0:	68fb      	ldr	r3, [r7, #12]
 80011a2:	4013      	ands	r3, r2
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d055      	beq.n	8001254 <HAL_DMA_IRQHandler+0xd4>
 80011a8:	68bb      	ldr	r3, [r7, #8]
 80011aa:	f003 0304 	and.w	r3, r3, #4
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d050      	beq.n	8001254 <HAL_DMA_IRQHandler+0xd4>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	f003 0320 	and.w	r3, r3, #32
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d107      	bne.n	80011d0 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	687a      	ldr	r2, [r7, #4]
 80011c6:	6812      	ldr	r2, [r2, #0]
 80011c8:	6812      	ldr	r2, [r2, #0]
 80011ca:	f022 0204 	bic.w	r2, r2, #4
 80011ce:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80011d0:	4a6d      	ldr	r2, [pc, #436]	; (8001388 <HAL_DMA_IRQHandler+0x208>)
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	681b      	ldr	r3, [r3, #0]
 80011d6:	4619      	mov	r1, r3
 80011d8:	4b6c      	ldr	r3, [pc, #432]	; (800138c <HAL_DMA_IRQHandler+0x20c>)
 80011da:	4299      	cmp	r1, r3
 80011dc:	d02e      	beq.n	800123c <HAL_DMA_IRQHandler+0xbc>
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	4619      	mov	r1, r3
 80011e4:	4b6a      	ldr	r3, [pc, #424]	; (8001390 <HAL_DMA_IRQHandler+0x210>)
 80011e6:	4299      	cmp	r1, r3
 80011e8:	d026      	beq.n	8001238 <HAL_DMA_IRQHandler+0xb8>
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	681b      	ldr	r3, [r3, #0]
 80011ee:	4619      	mov	r1, r3
 80011f0:	4b68      	ldr	r3, [pc, #416]	; (8001394 <HAL_DMA_IRQHandler+0x214>)
 80011f2:	4299      	cmp	r1, r3
 80011f4:	d01d      	beq.n	8001232 <HAL_DMA_IRQHandler+0xb2>
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	4619      	mov	r1, r3
 80011fc:	4b66      	ldr	r3, [pc, #408]	; (8001398 <HAL_DMA_IRQHandler+0x218>)
 80011fe:	4299      	cmp	r1, r3
 8001200:	d014      	beq.n	800122c <HAL_DMA_IRQHandler+0xac>
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	4619      	mov	r1, r3
 8001208:	4b64      	ldr	r3, [pc, #400]	; (800139c <HAL_DMA_IRQHandler+0x21c>)
 800120a:	4299      	cmp	r1, r3
 800120c:	d00b      	beq.n	8001226 <HAL_DMA_IRQHandler+0xa6>
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	4619      	mov	r1, r3
 8001214:	4b62      	ldr	r3, [pc, #392]	; (80013a0 <HAL_DMA_IRQHandler+0x220>)
 8001216:	4299      	cmp	r1, r3
 8001218:	d102      	bne.n	8001220 <HAL_DMA_IRQHandler+0xa0>
 800121a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800121e:	e00e      	b.n	800123e <HAL_DMA_IRQHandler+0xbe>
 8001220:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8001224:	e00b      	b.n	800123e <HAL_DMA_IRQHandler+0xbe>
 8001226:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800122a:	e008      	b.n	800123e <HAL_DMA_IRQHandler+0xbe>
 800122c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001230:	e005      	b.n	800123e <HAL_DMA_IRQHandler+0xbe>
 8001232:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001236:	e002      	b.n	800123e <HAL_DMA_IRQHandler+0xbe>
 8001238:	2340      	movs	r3, #64	; 0x40
 800123a:	e000      	b.n	800123e <HAL_DMA_IRQHandler+0xbe>
 800123c:	2304      	movs	r3, #4
 800123e:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001244:	2b00      	cmp	r3, #0
 8001246:	f000 809a 	beq.w	800137e <HAL_DMA_IRQHandler+0x1fe>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800124e:	6878      	ldr	r0, [r7, #4]
 8001250:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8001252:	e094      	b.n	800137e <HAL_DMA_IRQHandler+0x1fe>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001258:	2202      	movs	r2, #2
 800125a:	409a      	lsls	r2, r3
 800125c:	68fb      	ldr	r3, [r7, #12]
 800125e:	4013      	ands	r3, r2
 8001260:	2b00      	cmp	r3, #0
 8001262:	d05c      	beq.n	800131e <HAL_DMA_IRQHandler+0x19e>
 8001264:	68bb      	ldr	r3, [r7, #8]
 8001266:	f003 0302 	and.w	r3, r3, #2
 800126a:	2b00      	cmp	r3, #0
 800126c:	d057      	beq.n	800131e <HAL_DMA_IRQHandler+0x19e>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	f003 0320 	and.w	r3, r3, #32
 8001278:	2b00      	cmp	r3, #0
 800127a:	d10b      	bne.n	8001294 <HAL_DMA_IRQHandler+0x114>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	687a      	ldr	r2, [r7, #4]
 8001282:	6812      	ldr	r2, [r2, #0]
 8001284:	6812      	ldr	r2, [r2, #0]
 8001286:	f022 020a 	bic.w	r2, r2, #10
 800128a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	2201      	movs	r2, #1
 8001290:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8001294:	4a3c      	ldr	r2, [pc, #240]	; (8001388 <HAL_DMA_IRQHandler+0x208>)
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	4619      	mov	r1, r3
 800129c:	4b3b      	ldr	r3, [pc, #236]	; (800138c <HAL_DMA_IRQHandler+0x20c>)
 800129e:	4299      	cmp	r1, r3
 80012a0:	d02e      	beq.n	8001300 <HAL_DMA_IRQHandler+0x180>
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	4619      	mov	r1, r3
 80012a8:	4b39      	ldr	r3, [pc, #228]	; (8001390 <HAL_DMA_IRQHandler+0x210>)
 80012aa:	4299      	cmp	r1, r3
 80012ac:	d026      	beq.n	80012fc <HAL_DMA_IRQHandler+0x17c>
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	4619      	mov	r1, r3
 80012b4:	4b37      	ldr	r3, [pc, #220]	; (8001394 <HAL_DMA_IRQHandler+0x214>)
 80012b6:	4299      	cmp	r1, r3
 80012b8:	d01d      	beq.n	80012f6 <HAL_DMA_IRQHandler+0x176>
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	4619      	mov	r1, r3
 80012c0:	4b35      	ldr	r3, [pc, #212]	; (8001398 <HAL_DMA_IRQHandler+0x218>)
 80012c2:	4299      	cmp	r1, r3
 80012c4:	d014      	beq.n	80012f0 <HAL_DMA_IRQHandler+0x170>
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	4619      	mov	r1, r3
 80012cc:	4b33      	ldr	r3, [pc, #204]	; (800139c <HAL_DMA_IRQHandler+0x21c>)
 80012ce:	4299      	cmp	r1, r3
 80012d0:	d00b      	beq.n	80012ea <HAL_DMA_IRQHandler+0x16a>
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	4619      	mov	r1, r3
 80012d8:	4b31      	ldr	r3, [pc, #196]	; (80013a0 <HAL_DMA_IRQHandler+0x220>)
 80012da:	4299      	cmp	r1, r3
 80012dc:	d102      	bne.n	80012e4 <HAL_DMA_IRQHandler+0x164>
 80012de:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80012e2:	e00e      	b.n	8001302 <HAL_DMA_IRQHandler+0x182>
 80012e4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80012e8:	e00b      	b.n	8001302 <HAL_DMA_IRQHandler+0x182>
 80012ea:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80012ee:	e008      	b.n	8001302 <HAL_DMA_IRQHandler+0x182>
 80012f0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80012f4:	e005      	b.n	8001302 <HAL_DMA_IRQHandler+0x182>
 80012f6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80012fa:	e002      	b.n	8001302 <HAL_DMA_IRQHandler+0x182>
 80012fc:	2320      	movs	r3, #32
 80012fe:	e000      	b.n	8001302 <HAL_DMA_IRQHandler+0x182>
 8001300:	2302      	movs	r3, #2
 8001302:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	2200      	movs	r2, #0
 8001308:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001310:	2b00      	cmp	r3, #0
 8001312:	d034      	beq.n	800137e <HAL_DMA_IRQHandler+0x1fe>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001318:	6878      	ldr	r0, [r7, #4]
 800131a:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 800131c:	e02f      	b.n	800137e <HAL_DMA_IRQHandler+0x1fe>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001322:	2208      	movs	r2, #8
 8001324:	409a      	lsls	r2, r3
 8001326:	68fb      	ldr	r3, [r7, #12]
 8001328:	4013      	ands	r3, r2
 800132a:	2b00      	cmp	r3, #0
 800132c:	d028      	beq.n	8001380 <HAL_DMA_IRQHandler+0x200>
 800132e:	68bb      	ldr	r3, [r7, #8]
 8001330:	f003 0308 	and.w	r3, r3, #8
 8001334:	2b00      	cmp	r3, #0
 8001336:	d023      	beq.n	8001380 <HAL_DMA_IRQHandler+0x200>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	687a      	ldr	r2, [r7, #4]
 800133e:	6812      	ldr	r2, [r2, #0]
 8001340:	6812      	ldr	r2, [r2, #0]
 8001342:	f022 020e 	bic.w	r2, r2, #14
 8001346:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800134c:	687a      	ldr	r2, [r7, #4]
 800134e:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001350:	2101      	movs	r1, #1
 8001352:	fa01 f202 	lsl.w	r2, r1, r2
 8001356:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	2201      	movs	r2, #1
 800135c:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	2201      	movs	r2, #1
 8001362:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	2200      	movs	r2, #0
 800136a:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001372:	2b00      	cmp	r3, #0
 8001374:	d004      	beq.n	8001380 <HAL_DMA_IRQHandler+0x200>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800137a:	6878      	ldr	r0, [r7, #4]
 800137c:	4798      	blx	r3
    }
  }
  return;
 800137e:	bf00      	nop
 8001380:	bf00      	nop
}
 8001382:	3710      	adds	r7, #16
 8001384:	46bd      	mov	sp, r7
 8001386:	bd80      	pop	{r7, pc}
 8001388:	40020000 	.word	0x40020000
 800138c:	40020008 	.word	0x40020008
 8001390:	4002001c 	.word	0x4002001c
 8001394:	40020030 	.word	0x40020030
 8001398:	40020044 	.word	0x40020044
 800139c:	40020058 	.word	0x40020058
 80013a0:	4002006c 	.word	0x4002006c

080013a4 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80013a4:	b480      	push	{r7}
 80013a6:	b085      	sub	sp, #20
 80013a8:	af00      	add	r7, sp, #0
 80013aa:	60f8      	str	r0, [r7, #12]
 80013ac:	60b9      	str	r1, [r7, #8]
 80013ae:	607a      	str	r2, [r7, #4]
 80013b0:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80013b2:	68fb      	ldr	r3, [r7, #12]
 80013b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80013b6:	68fa      	ldr	r2, [r7, #12]
 80013b8:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80013ba:	2101      	movs	r1, #1
 80013bc:	fa01 f202 	lsl.w	r2, r1, r2
 80013c0:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80013c2:	68fb      	ldr	r3, [r7, #12]
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	683a      	ldr	r2, [r7, #0]
 80013c8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80013ca:	68fb      	ldr	r3, [r7, #12]
 80013cc:	685b      	ldr	r3, [r3, #4]
 80013ce:	2b10      	cmp	r3, #16
 80013d0:	d108      	bne.n	80013e4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80013d2:	68fb      	ldr	r3, [r7, #12]
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	687a      	ldr	r2, [r7, #4]
 80013d8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80013da:	68fb      	ldr	r3, [r7, #12]
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	68ba      	ldr	r2, [r7, #8]
 80013e0:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80013e2:	e007      	b.n	80013f4 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80013e4:	68fb      	ldr	r3, [r7, #12]
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	68ba      	ldr	r2, [r7, #8]
 80013ea:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80013ec:	68fb      	ldr	r3, [r7, #12]
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	687a      	ldr	r2, [r7, #4]
 80013f2:	60da      	str	r2, [r3, #12]
}
 80013f4:	bf00      	nop
 80013f6:	3714      	adds	r7, #20
 80013f8:	46bd      	mov	sp, r7
 80013fa:	bc80      	pop	{r7}
 80013fc:	4770      	bx	lr
	...

08001400 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001400:	b480      	push	{r7}
 8001402:	b08b      	sub	sp, #44	; 0x2c
 8001404:	af00      	add	r7, sp, #0
 8001406:	6078      	str	r0, [r7, #4]
 8001408:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800140a:	2300      	movs	r3, #0
 800140c:	61fb      	str	r3, [r7, #28]
  uint32_t iocurrent = 0x00U;
 800140e:	2300      	movs	r3, #0
 8001410:	61bb      	str	r3, [r7, #24]
  uint32_t temp = 0x00U;
 8001412:	2300      	movs	r3, #0
 8001414:	617b      	str	r3, [r7, #20]
  uint32_t config = 0x00U;
 8001416:	2300      	movs	r3, #0
 8001418:	623b      	str	r3, [r7, #32]
  __IO uint32_t *configregister; /* Store the address of CRL or CRH register based on pin number */
  uint32_t registeroffset = 0U; /* offset used during computation of CNF and MODE bits placement inside CRL or CRH register */
 800141a:	2300      	movs	r3, #0
 800141c:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0U; position < GPIO_NUMBER; position++)
 800141e:	2300      	movs	r3, #0
 8001420:	627b      	str	r3, [r7, #36]	; 0x24
 8001422:	e127      	b.n	8001674 <HAL_GPIO_Init+0x274>
  {
    /* Get the IO position */
    ioposition = (0x01U << position);
 8001424:	2201      	movs	r2, #1
 8001426:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001428:	fa02 f303 	lsl.w	r3, r2, r3
 800142c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800142e:	683b      	ldr	r3, [r7, #0]
 8001430:	681a      	ldr	r2, [r3, #0]
 8001432:	69fb      	ldr	r3, [r7, #28]
 8001434:	4013      	ands	r3, r2
 8001436:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001438:	69ba      	ldr	r2, [r7, #24]
 800143a:	69fb      	ldr	r3, [r7, #28]
 800143c:	429a      	cmp	r2, r3
 800143e:	f040 8116 	bne.w	800166e <HAL_GPIO_Init+0x26e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001442:	683b      	ldr	r3, [r7, #0]
 8001444:	685b      	ldr	r3, [r3, #4]
 8001446:	2b12      	cmp	r3, #18
 8001448:	d034      	beq.n	80014b4 <HAL_GPIO_Init+0xb4>
 800144a:	2b12      	cmp	r3, #18
 800144c:	d80d      	bhi.n	800146a <HAL_GPIO_Init+0x6a>
 800144e:	2b02      	cmp	r3, #2
 8001450:	d02b      	beq.n	80014aa <HAL_GPIO_Init+0xaa>
 8001452:	2b02      	cmp	r3, #2
 8001454:	d804      	bhi.n	8001460 <HAL_GPIO_Init+0x60>
 8001456:	2b00      	cmp	r3, #0
 8001458:	d031      	beq.n	80014be <HAL_GPIO_Init+0xbe>
 800145a:	2b01      	cmp	r3, #1
 800145c:	d01c      	beq.n	8001498 <HAL_GPIO_Init+0x98>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800145e:	e048      	b.n	80014f2 <HAL_GPIO_Init+0xf2>
      switch (GPIO_Init->Mode)
 8001460:	2b03      	cmp	r3, #3
 8001462:	d043      	beq.n	80014ec <HAL_GPIO_Init+0xec>
 8001464:	2b11      	cmp	r3, #17
 8001466:	d01b      	beq.n	80014a0 <HAL_GPIO_Init+0xa0>
          break;
 8001468:	e043      	b.n	80014f2 <HAL_GPIO_Init+0xf2>
      switch (GPIO_Init->Mode)
 800146a:	4a87      	ldr	r2, [pc, #540]	; (8001688 <HAL_GPIO_Init+0x288>)
 800146c:	4293      	cmp	r3, r2
 800146e:	d026      	beq.n	80014be <HAL_GPIO_Init+0xbe>
 8001470:	4a85      	ldr	r2, [pc, #532]	; (8001688 <HAL_GPIO_Init+0x288>)
 8001472:	4293      	cmp	r3, r2
 8001474:	d806      	bhi.n	8001484 <HAL_GPIO_Init+0x84>
 8001476:	4a85      	ldr	r2, [pc, #532]	; (800168c <HAL_GPIO_Init+0x28c>)
 8001478:	4293      	cmp	r3, r2
 800147a:	d020      	beq.n	80014be <HAL_GPIO_Init+0xbe>
 800147c:	4a84      	ldr	r2, [pc, #528]	; (8001690 <HAL_GPIO_Init+0x290>)
 800147e:	4293      	cmp	r3, r2
 8001480:	d01d      	beq.n	80014be <HAL_GPIO_Init+0xbe>
          break;
 8001482:	e036      	b.n	80014f2 <HAL_GPIO_Init+0xf2>
      switch (GPIO_Init->Mode)
 8001484:	4a83      	ldr	r2, [pc, #524]	; (8001694 <HAL_GPIO_Init+0x294>)
 8001486:	4293      	cmp	r3, r2
 8001488:	d019      	beq.n	80014be <HAL_GPIO_Init+0xbe>
 800148a:	4a83      	ldr	r2, [pc, #524]	; (8001698 <HAL_GPIO_Init+0x298>)
 800148c:	4293      	cmp	r3, r2
 800148e:	d016      	beq.n	80014be <HAL_GPIO_Init+0xbe>
 8001490:	4a82      	ldr	r2, [pc, #520]	; (800169c <HAL_GPIO_Init+0x29c>)
 8001492:	4293      	cmp	r3, r2
 8001494:	d013      	beq.n	80014be <HAL_GPIO_Init+0xbe>
          break;
 8001496:	e02c      	b.n	80014f2 <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001498:	683b      	ldr	r3, [r7, #0]
 800149a:	68db      	ldr	r3, [r3, #12]
 800149c:	623b      	str	r3, [r7, #32]
          break;
 800149e:	e028      	b.n	80014f2 <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80014a0:	683b      	ldr	r3, [r7, #0]
 80014a2:	68db      	ldr	r3, [r3, #12]
 80014a4:	3304      	adds	r3, #4
 80014a6:	623b      	str	r3, [r7, #32]
          break;
 80014a8:	e023      	b.n	80014f2 <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80014aa:	683b      	ldr	r3, [r7, #0]
 80014ac:	68db      	ldr	r3, [r3, #12]
 80014ae:	3308      	adds	r3, #8
 80014b0:	623b      	str	r3, [r7, #32]
          break;
 80014b2:	e01e      	b.n	80014f2 <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80014b4:	683b      	ldr	r3, [r7, #0]
 80014b6:	68db      	ldr	r3, [r3, #12]
 80014b8:	330c      	adds	r3, #12
 80014ba:	623b      	str	r3, [r7, #32]
          break;
 80014bc:	e019      	b.n	80014f2 <HAL_GPIO_Init+0xf2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80014be:	683b      	ldr	r3, [r7, #0]
 80014c0:	689b      	ldr	r3, [r3, #8]
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d102      	bne.n	80014cc <HAL_GPIO_Init+0xcc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80014c6:	2304      	movs	r3, #4
 80014c8:	623b      	str	r3, [r7, #32]
          break;
 80014ca:	e012      	b.n	80014f2 <HAL_GPIO_Init+0xf2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80014cc:	683b      	ldr	r3, [r7, #0]
 80014ce:	689b      	ldr	r3, [r3, #8]
 80014d0:	2b01      	cmp	r3, #1
 80014d2:	d105      	bne.n	80014e0 <HAL_GPIO_Init+0xe0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80014d4:	2308      	movs	r3, #8
 80014d6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	69fa      	ldr	r2, [r7, #28]
 80014dc:	611a      	str	r2, [r3, #16]
          break;
 80014de:	e008      	b.n	80014f2 <HAL_GPIO_Init+0xf2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80014e0:	2308      	movs	r3, #8
 80014e2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	69fa      	ldr	r2, [r7, #28]
 80014e8:	615a      	str	r2, [r3, #20]
          break;
 80014ea:	e002      	b.n	80014f2 <HAL_GPIO_Init+0xf2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80014ec:	2300      	movs	r3, #0
 80014ee:	623b      	str	r3, [r7, #32]
          break;
 80014f0:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80014f2:	69bb      	ldr	r3, [r7, #24]
 80014f4:	2bff      	cmp	r3, #255	; 0xff
 80014f6:	d801      	bhi.n	80014fc <HAL_GPIO_Init+0xfc>
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	e001      	b.n	8001500 <HAL_GPIO_Init+0x100>
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	3304      	adds	r3, #4
 8001500:	60fb      	str	r3, [r7, #12]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2U) : ((position - 8U) << 2U);
 8001502:	69bb      	ldr	r3, [r7, #24]
 8001504:	2bff      	cmp	r3, #255	; 0xff
 8001506:	d802      	bhi.n	800150e <HAL_GPIO_Init+0x10e>
 8001508:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800150a:	009b      	lsls	r3, r3, #2
 800150c:	e002      	b.n	8001514 <HAL_GPIO_Init+0x114>
 800150e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001510:	3b08      	subs	r3, #8
 8001512:	009b      	lsls	r3, r3, #2
 8001514:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001516:	68fb      	ldr	r3, [r7, #12]
 8001518:	681a      	ldr	r2, [r3, #0]
 800151a:	210f      	movs	r1, #15
 800151c:	693b      	ldr	r3, [r7, #16]
 800151e:	fa01 f303 	lsl.w	r3, r1, r3
 8001522:	43db      	mvns	r3, r3
 8001524:	401a      	ands	r2, r3
 8001526:	6a39      	ldr	r1, [r7, #32]
 8001528:	693b      	ldr	r3, [r7, #16]
 800152a:	fa01 f303 	lsl.w	r3, r1, r3
 800152e:	431a      	orrs	r2, r3
 8001530:	68fb      	ldr	r3, [r7, #12]
 8001532:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001534:	683b      	ldr	r3, [r7, #0]
 8001536:	685b      	ldr	r3, [r3, #4]
 8001538:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800153c:	2b00      	cmp	r3, #0
 800153e:	f000 8096 	beq.w	800166e <HAL_GPIO_Init+0x26e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001542:	4a57      	ldr	r2, [pc, #348]	; (80016a0 <HAL_GPIO_Init+0x2a0>)
 8001544:	4b56      	ldr	r3, [pc, #344]	; (80016a0 <HAL_GPIO_Init+0x2a0>)
 8001546:	699b      	ldr	r3, [r3, #24]
 8001548:	f043 0301 	orr.w	r3, r3, #1
 800154c:	6193      	str	r3, [r2, #24]
 800154e:	4b54      	ldr	r3, [pc, #336]	; (80016a0 <HAL_GPIO_Init+0x2a0>)
 8001550:	699b      	ldr	r3, [r3, #24]
 8001552:	f003 0301 	and.w	r3, r3, #1
 8001556:	60bb      	str	r3, [r7, #8]
 8001558:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2U];
 800155a:	4a52      	ldr	r2, [pc, #328]	; (80016a4 <HAL_GPIO_Init+0x2a4>)
 800155c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800155e:	089b      	lsrs	r3, r3, #2
 8001560:	3302      	adds	r3, #2
 8001562:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001566:	617b      	str	r3, [r7, #20]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8001568:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800156a:	f003 0303 	and.w	r3, r3, #3
 800156e:	009b      	lsls	r3, r3, #2
 8001570:	220f      	movs	r2, #15
 8001572:	fa02 f303 	lsl.w	r3, r2, r3
 8001576:	43db      	mvns	r3, r3
 8001578:	697a      	ldr	r2, [r7, #20]
 800157a:	4013      	ands	r3, r2
 800157c:	617b      	str	r3, [r7, #20]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	4a49      	ldr	r2, [pc, #292]	; (80016a8 <HAL_GPIO_Init+0x2a8>)
 8001582:	4293      	cmp	r3, r2
 8001584:	d013      	beq.n	80015ae <HAL_GPIO_Init+0x1ae>
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	4a48      	ldr	r2, [pc, #288]	; (80016ac <HAL_GPIO_Init+0x2ac>)
 800158a:	4293      	cmp	r3, r2
 800158c:	d00d      	beq.n	80015aa <HAL_GPIO_Init+0x1aa>
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	4a47      	ldr	r2, [pc, #284]	; (80016b0 <HAL_GPIO_Init+0x2b0>)
 8001592:	4293      	cmp	r3, r2
 8001594:	d007      	beq.n	80015a6 <HAL_GPIO_Init+0x1a6>
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	4a46      	ldr	r2, [pc, #280]	; (80016b4 <HAL_GPIO_Init+0x2b4>)
 800159a:	4293      	cmp	r3, r2
 800159c:	d101      	bne.n	80015a2 <HAL_GPIO_Init+0x1a2>
 800159e:	2303      	movs	r3, #3
 80015a0:	e006      	b.n	80015b0 <HAL_GPIO_Init+0x1b0>
 80015a2:	2304      	movs	r3, #4
 80015a4:	e004      	b.n	80015b0 <HAL_GPIO_Init+0x1b0>
 80015a6:	2302      	movs	r3, #2
 80015a8:	e002      	b.n	80015b0 <HAL_GPIO_Init+0x1b0>
 80015aa:	2301      	movs	r3, #1
 80015ac:	e000      	b.n	80015b0 <HAL_GPIO_Init+0x1b0>
 80015ae:	2300      	movs	r3, #0
 80015b0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80015b2:	f002 0203 	and.w	r2, r2, #3
 80015b6:	0092      	lsls	r2, r2, #2
 80015b8:	4093      	lsls	r3, r2
 80015ba:	697a      	ldr	r2, [r7, #20]
 80015bc:	4313      	orrs	r3, r2
 80015be:	617b      	str	r3, [r7, #20]
        AFIO->EXTICR[position >> 2U] = temp;
 80015c0:	4938      	ldr	r1, [pc, #224]	; (80016a4 <HAL_GPIO_Init+0x2a4>)
 80015c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015c4:	089b      	lsrs	r3, r3, #2
 80015c6:	3302      	adds	r3, #2
 80015c8:	697a      	ldr	r2, [r7, #20]
 80015ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80015ce:	683b      	ldr	r3, [r7, #0]
 80015d0:	685b      	ldr	r3, [r3, #4]
 80015d2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d006      	beq.n	80015e8 <HAL_GPIO_Init+0x1e8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80015da:	4937      	ldr	r1, [pc, #220]	; (80016b8 <HAL_GPIO_Init+0x2b8>)
 80015dc:	4b36      	ldr	r3, [pc, #216]	; (80016b8 <HAL_GPIO_Init+0x2b8>)
 80015de:	681a      	ldr	r2, [r3, #0]
 80015e0:	69bb      	ldr	r3, [r7, #24]
 80015e2:	4313      	orrs	r3, r2
 80015e4:	600b      	str	r3, [r1, #0]
 80015e6:	e006      	b.n	80015f6 <HAL_GPIO_Init+0x1f6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80015e8:	4933      	ldr	r1, [pc, #204]	; (80016b8 <HAL_GPIO_Init+0x2b8>)
 80015ea:	4b33      	ldr	r3, [pc, #204]	; (80016b8 <HAL_GPIO_Init+0x2b8>)
 80015ec:	681a      	ldr	r2, [r3, #0]
 80015ee:	69bb      	ldr	r3, [r7, #24]
 80015f0:	43db      	mvns	r3, r3
 80015f2:	4013      	ands	r3, r2
 80015f4:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80015f6:	683b      	ldr	r3, [r7, #0]
 80015f8:	685b      	ldr	r3, [r3, #4]
 80015fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80015fe:	2b00      	cmp	r3, #0
 8001600:	d006      	beq.n	8001610 <HAL_GPIO_Init+0x210>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001602:	492d      	ldr	r1, [pc, #180]	; (80016b8 <HAL_GPIO_Init+0x2b8>)
 8001604:	4b2c      	ldr	r3, [pc, #176]	; (80016b8 <HAL_GPIO_Init+0x2b8>)
 8001606:	685a      	ldr	r2, [r3, #4]
 8001608:	69bb      	ldr	r3, [r7, #24]
 800160a:	4313      	orrs	r3, r2
 800160c:	604b      	str	r3, [r1, #4]
 800160e:	e006      	b.n	800161e <HAL_GPIO_Init+0x21e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001610:	4929      	ldr	r1, [pc, #164]	; (80016b8 <HAL_GPIO_Init+0x2b8>)
 8001612:	4b29      	ldr	r3, [pc, #164]	; (80016b8 <HAL_GPIO_Init+0x2b8>)
 8001614:	685a      	ldr	r2, [r3, #4]
 8001616:	69bb      	ldr	r3, [r7, #24]
 8001618:	43db      	mvns	r3, r3
 800161a:	4013      	ands	r3, r2
 800161c:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800161e:	683b      	ldr	r3, [r7, #0]
 8001620:	685b      	ldr	r3, [r3, #4]
 8001622:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001626:	2b00      	cmp	r3, #0
 8001628:	d006      	beq.n	8001638 <HAL_GPIO_Init+0x238>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800162a:	4923      	ldr	r1, [pc, #140]	; (80016b8 <HAL_GPIO_Init+0x2b8>)
 800162c:	4b22      	ldr	r3, [pc, #136]	; (80016b8 <HAL_GPIO_Init+0x2b8>)
 800162e:	689a      	ldr	r2, [r3, #8]
 8001630:	69bb      	ldr	r3, [r7, #24]
 8001632:	4313      	orrs	r3, r2
 8001634:	608b      	str	r3, [r1, #8]
 8001636:	e006      	b.n	8001646 <HAL_GPIO_Init+0x246>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001638:	491f      	ldr	r1, [pc, #124]	; (80016b8 <HAL_GPIO_Init+0x2b8>)
 800163a:	4b1f      	ldr	r3, [pc, #124]	; (80016b8 <HAL_GPIO_Init+0x2b8>)
 800163c:	689a      	ldr	r2, [r3, #8]
 800163e:	69bb      	ldr	r3, [r7, #24]
 8001640:	43db      	mvns	r3, r3
 8001642:	4013      	ands	r3, r2
 8001644:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001646:	683b      	ldr	r3, [r7, #0]
 8001648:	685b      	ldr	r3, [r3, #4]
 800164a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800164e:	2b00      	cmp	r3, #0
 8001650:	d006      	beq.n	8001660 <HAL_GPIO_Init+0x260>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001652:	4919      	ldr	r1, [pc, #100]	; (80016b8 <HAL_GPIO_Init+0x2b8>)
 8001654:	4b18      	ldr	r3, [pc, #96]	; (80016b8 <HAL_GPIO_Init+0x2b8>)
 8001656:	68da      	ldr	r2, [r3, #12]
 8001658:	69bb      	ldr	r3, [r7, #24]
 800165a:	4313      	orrs	r3, r2
 800165c:	60cb      	str	r3, [r1, #12]
 800165e:	e006      	b.n	800166e <HAL_GPIO_Init+0x26e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001660:	4915      	ldr	r1, [pc, #84]	; (80016b8 <HAL_GPIO_Init+0x2b8>)
 8001662:	4b15      	ldr	r3, [pc, #84]	; (80016b8 <HAL_GPIO_Init+0x2b8>)
 8001664:	68da      	ldr	r2, [r3, #12]
 8001666:	69bb      	ldr	r3, [r7, #24]
 8001668:	43db      	mvns	r3, r3
 800166a:	4013      	ands	r3, r2
 800166c:	60cb      	str	r3, [r1, #12]
  for (position = 0U; position < GPIO_NUMBER; position++)
 800166e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001670:	3301      	adds	r3, #1
 8001672:	627b      	str	r3, [r7, #36]	; 0x24
 8001674:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001676:	2b0f      	cmp	r3, #15
 8001678:	f67f aed4 	bls.w	8001424 <HAL_GPIO_Init+0x24>
        }
      }
    }
  }
}
 800167c:	bf00      	nop
 800167e:	372c      	adds	r7, #44	; 0x2c
 8001680:	46bd      	mov	sp, r7
 8001682:	bc80      	pop	{r7}
 8001684:	4770      	bx	lr
 8001686:	bf00      	nop
 8001688:	10210000 	.word	0x10210000
 800168c:	10110000 	.word	0x10110000
 8001690:	10120000 	.word	0x10120000
 8001694:	10310000 	.word	0x10310000
 8001698:	10320000 	.word	0x10320000
 800169c:	10220000 	.word	0x10220000
 80016a0:	40021000 	.word	0x40021000
 80016a4:	40010000 	.word	0x40010000
 80016a8:	40010800 	.word	0x40010800
 80016ac:	40010c00 	.word	0x40010c00
 80016b0:	40011000 	.word	0x40011000
 80016b4:	40011400 	.word	0x40011400
 80016b8:	40010400 	.word	0x40010400

080016bc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80016bc:	b480      	push	{r7}
 80016be:	b085      	sub	sp, #20
 80016c0:	af00      	add	r7, sp, #0
 80016c2:	6078      	str	r0, [r7, #4]
 80016c4:	460b      	mov	r3, r1
 80016c6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	689a      	ldr	r2, [r3, #8]
 80016cc:	887b      	ldrh	r3, [r7, #2]
 80016ce:	4013      	ands	r3, r2
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d002      	beq.n	80016da <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80016d4:	2301      	movs	r3, #1
 80016d6:	73fb      	strb	r3, [r7, #15]
 80016d8:	e001      	b.n	80016de <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80016da:	2300      	movs	r3, #0
 80016dc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80016de:	7bfb      	ldrb	r3, [r7, #15]
}
 80016e0:	4618      	mov	r0, r3
 80016e2:	3714      	adds	r7, #20
 80016e4:	46bd      	mov	sp, r7
 80016e6:	bc80      	pop	{r7}
 80016e8:	4770      	bx	lr

080016ea <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80016ea:	b480      	push	{r7}
 80016ec:	b083      	sub	sp, #12
 80016ee:	af00      	add	r7, sp, #0
 80016f0:	6078      	str	r0, [r7, #4]
 80016f2:	460b      	mov	r3, r1
 80016f4:	807b      	strh	r3, [r7, #2]
 80016f6:	4613      	mov	r3, r2
 80016f8:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80016fa:	787b      	ldrb	r3, [r7, #1]
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d003      	beq.n	8001708 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001700:	887a      	ldrh	r2, [r7, #2]
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001706:	e003      	b.n	8001710 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001708:	887b      	ldrh	r3, [r7, #2]
 800170a:	041a      	lsls	r2, r3, #16
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	611a      	str	r2, [r3, #16]
}
 8001710:	bf00      	nop
 8001712:	370c      	adds	r7, #12
 8001714:	46bd      	mov	sp, r7
 8001716:	bc80      	pop	{r7}
 8001718:	4770      	bx	lr
	...

0800171c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800171c:	b580      	push	{r7, lr}
 800171e:	b086      	sub	sp, #24
 8001720:	af00      	add	r7, sp, #0
 8001722:	6078      	str	r0, [r7, #4]
   uint32_t tickstart = 0U;
 8001724:	2300      	movs	r3, #0
 8001726:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	f003 0301 	and.w	r3, r3, #1
 8001730:	2b00      	cmp	r3, #0
 8001732:	f000 8087 	beq.w	8001844 <HAL_RCC_OscConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
        
    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001736:	4b92      	ldr	r3, [pc, #584]	; (8001980 <HAL_RCC_OscConfig+0x264>)
 8001738:	685b      	ldr	r3, [r3, #4]
 800173a:	f003 030c 	and.w	r3, r3, #12
 800173e:	2b04      	cmp	r3, #4
 8001740:	d00c      	beq.n	800175c <HAL_RCC_OscConfig+0x40>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001742:	4b8f      	ldr	r3, [pc, #572]	; (8001980 <HAL_RCC_OscConfig+0x264>)
 8001744:	685b      	ldr	r3, [r3, #4]
 8001746:	f003 030c 	and.w	r3, r3, #12
 800174a:	2b08      	cmp	r3, #8
 800174c:	d112      	bne.n	8001774 <HAL_RCC_OscConfig+0x58>
 800174e:	4b8c      	ldr	r3, [pc, #560]	; (8001980 <HAL_RCC_OscConfig+0x264>)
 8001750:	685b      	ldr	r3, [r3, #4]
 8001752:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001756:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800175a:	d10b      	bne.n	8001774 <HAL_RCC_OscConfig+0x58>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800175c:	4b88      	ldr	r3, [pc, #544]	; (8001980 <HAL_RCC_OscConfig+0x264>)
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001764:	2b00      	cmp	r3, #0
 8001766:	d06c      	beq.n	8001842 <HAL_RCC_OscConfig+0x126>
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	685b      	ldr	r3, [r3, #4]
 800176c:	2b00      	cmp	r3, #0
 800176e:	d168      	bne.n	8001842 <HAL_RCC_OscConfig+0x126>
      {
        return HAL_ERROR;
 8001770:	2301      	movs	r3, #1
 8001772:	e22d      	b.n	8001bd0 <HAL_RCC_OscConfig+0x4b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	685b      	ldr	r3, [r3, #4]
 8001778:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800177c:	d106      	bne.n	800178c <HAL_RCC_OscConfig+0x70>
 800177e:	4a80      	ldr	r2, [pc, #512]	; (8001980 <HAL_RCC_OscConfig+0x264>)
 8001780:	4b7f      	ldr	r3, [pc, #508]	; (8001980 <HAL_RCC_OscConfig+0x264>)
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001788:	6013      	str	r3, [r2, #0]
 800178a:	e02e      	b.n	80017ea <HAL_RCC_OscConfig+0xce>
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	685b      	ldr	r3, [r3, #4]
 8001790:	2b00      	cmp	r3, #0
 8001792:	d10c      	bne.n	80017ae <HAL_RCC_OscConfig+0x92>
 8001794:	4a7a      	ldr	r2, [pc, #488]	; (8001980 <HAL_RCC_OscConfig+0x264>)
 8001796:	4b7a      	ldr	r3, [pc, #488]	; (8001980 <HAL_RCC_OscConfig+0x264>)
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800179e:	6013      	str	r3, [r2, #0]
 80017a0:	4a77      	ldr	r2, [pc, #476]	; (8001980 <HAL_RCC_OscConfig+0x264>)
 80017a2:	4b77      	ldr	r3, [pc, #476]	; (8001980 <HAL_RCC_OscConfig+0x264>)
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80017aa:	6013      	str	r3, [r2, #0]
 80017ac:	e01d      	b.n	80017ea <HAL_RCC_OscConfig+0xce>
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	685b      	ldr	r3, [r3, #4]
 80017b2:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80017b6:	d10c      	bne.n	80017d2 <HAL_RCC_OscConfig+0xb6>
 80017b8:	4a71      	ldr	r2, [pc, #452]	; (8001980 <HAL_RCC_OscConfig+0x264>)
 80017ba:	4b71      	ldr	r3, [pc, #452]	; (8001980 <HAL_RCC_OscConfig+0x264>)
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80017c2:	6013      	str	r3, [r2, #0]
 80017c4:	4a6e      	ldr	r2, [pc, #440]	; (8001980 <HAL_RCC_OscConfig+0x264>)
 80017c6:	4b6e      	ldr	r3, [pc, #440]	; (8001980 <HAL_RCC_OscConfig+0x264>)
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80017ce:	6013      	str	r3, [r2, #0]
 80017d0:	e00b      	b.n	80017ea <HAL_RCC_OscConfig+0xce>
 80017d2:	4a6b      	ldr	r2, [pc, #428]	; (8001980 <HAL_RCC_OscConfig+0x264>)
 80017d4:	4b6a      	ldr	r3, [pc, #424]	; (8001980 <HAL_RCC_OscConfig+0x264>)
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80017dc:	6013      	str	r3, [r2, #0]
 80017de:	4a68      	ldr	r2, [pc, #416]	; (8001980 <HAL_RCC_OscConfig+0x264>)
 80017e0:	4b67      	ldr	r3, [pc, #412]	; (8001980 <HAL_RCC_OscConfig+0x264>)
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80017e8:	6013      	str	r3, [r2, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	685b      	ldr	r3, [r3, #4]
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d013      	beq.n	800181a <HAL_RCC_OscConfig+0xfe>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017f2:	f7fe fcd5 	bl	80001a0 <HAL_GetTick>
 80017f6:	6138      	str	r0, [r7, #16]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80017f8:	e008      	b.n	800180c <HAL_RCC_OscConfig+0xf0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80017fa:	f7fe fcd1 	bl	80001a0 <HAL_GetTick>
 80017fe:	4602      	mov	r2, r0
 8001800:	693b      	ldr	r3, [r7, #16]
 8001802:	1ad3      	subs	r3, r2, r3
 8001804:	2b64      	cmp	r3, #100	; 0x64
 8001806:	d901      	bls.n	800180c <HAL_RCC_OscConfig+0xf0>
          {
            return HAL_TIMEOUT;
 8001808:	2303      	movs	r3, #3
 800180a:	e1e1      	b.n	8001bd0 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800180c:	4b5c      	ldr	r3, [pc, #368]	; (8001980 <HAL_RCC_OscConfig+0x264>)
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001814:	2b00      	cmp	r3, #0
 8001816:	d0f0      	beq.n	80017fa <HAL_RCC_OscConfig+0xde>
 8001818:	e014      	b.n	8001844 <HAL_RCC_OscConfig+0x128>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800181a:	f7fe fcc1 	bl	80001a0 <HAL_GetTick>
 800181e:	6138      	str	r0, [r7, #16]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001820:	e008      	b.n	8001834 <HAL_RCC_OscConfig+0x118>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001822:	f7fe fcbd 	bl	80001a0 <HAL_GetTick>
 8001826:	4602      	mov	r2, r0
 8001828:	693b      	ldr	r3, [r7, #16]
 800182a:	1ad3      	subs	r3, r2, r3
 800182c:	2b64      	cmp	r3, #100	; 0x64
 800182e:	d901      	bls.n	8001834 <HAL_RCC_OscConfig+0x118>
          {
            return HAL_TIMEOUT;
 8001830:	2303      	movs	r3, #3
 8001832:	e1cd      	b.n	8001bd0 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001834:	4b52      	ldr	r3, [pc, #328]	; (8001980 <HAL_RCC_OscConfig+0x264>)
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800183c:	2b00      	cmp	r3, #0
 800183e:	d1f0      	bne.n	8001822 <HAL_RCC_OscConfig+0x106>
 8001840:	e000      	b.n	8001844 <HAL_RCC_OscConfig+0x128>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001842:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	f003 0302 	and.w	r3, r3, #2
 800184c:	2b00      	cmp	r3, #0
 800184e:	d063      	beq.n	8001918 <HAL_RCC_OscConfig+0x1fc>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001850:	4b4b      	ldr	r3, [pc, #300]	; (8001980 <HAL_RCC_OscConfig+0x264>)
 8001852:	685b      	ldr	r3, [r3, #4]
 8001854:	f003 030c 	and.w	r3, r3, #12
 8001858:	2b00      	cmp	r3, #0
 800185a:	d00b      	beq.n	8001874 <HAL_RCC_OscConfig+0x158>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800185c:	4b48      	ldr	r3, [pc, #288]	; (8001980 <HAL_RCC_OscConfig+0x264>)
 800185e:	685b      	ldr	r3, [r3, #4]
 8001860:	f003 030c 	and.w	r3, r3, #12
 8001864:	2b08      	cmp	r3, #8
 8001866:	d11c      	bne.n	80018a2 <HAL_RCC_OscConfig+0x186>
 8001868:	4b45      	ldr	r3, [pc, #276]	; (8001980 <HAL_RCC_OscConfig+0x264>)
 800186a:	685b      	ldr	r3, [r3, #4]
 800186c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001870:	2b00      	cmp	r3, #0
 8001872:	d116      	bne.n	80018a2 <HAL_RCC_OscConfig+0x186>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001874:	4b42      	ldr	r3, [pc, #264]	; (8001980 <HAL_RCC_OscConfig+0x264>)
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	f003 0302 	and.w	r3, r3, #2
 800187c:	2b00      	cmp	r3, #0
 800187e:	d005      	beq.n	800188c <HAL_RCC_OscConfig+0x170>
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	691b      	ldr	r3, [r3, #16]
 8001884:	2b01      	cmp	r3, #1
 8001886:	d001      	beq.n	800188c <HAL_RCC_OscConfig+0x170>
      {
        return HAL_ERROR;
 8001888:	2301      	movs	r3, #1
 800188a:	e1a1      	b.n	8001bd0 <HAL_RCC_OscConfig+0x4b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800188c:	493c      	ldr	r1, [pc, #240]	; (8001980 <HAL_RCC_OscConfig+0x264>)
 800188e:	4b3c      	ldr	r3, [pc, #240]	; (8001980 <HAL_RCC_OscConfig+0x264>)
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	695b      	ldr	r3, [r3, #20]
 800189a:	00db      	lsls	r3, r3, #3
 800189c:	4313      	orrs	r3, r2
 800189e:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80018a0:	e03a      	b.n	8001918 <HAL_RCC_OscConfig+0x1fc>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	691b      	ldr	r3, [r3, #16]
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d020      	beq.n	80018ec <HAL_RCC_OscConfig+0x1d0>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80018aa:	4b36      	ldr	r3, [pc, #216]	; (8001984 <HAL_RCC_OscConfig+0x268>)
 80018ac:	2201      	movs	r2, #1
 80018ae:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018b0:	f7fe fc76 	bl	80001a0 <HAL_GetTick>
 80018b4:	6138      	str	r0, [r7, #16]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80018b6:	e008      	b.n	80018ca <HAL_RCC_OscConfig+0x1ae>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80018b8:	f7fe fc72 	bl	80001a0 <HAL_GetTick>
 80018bc:	4602      	mov	r2, r0
 80018be:	693b      	ldr	r3, [r7, #16]
 80018c0:	1ad3      	subs	r3, r2, r3
 80018c2:	2b02      	cmp	r3, #2
 80018c4:	d901      	bls.n	80018ca <HAL_RCC_OscConfig+0x1ae>
          {
            return HAL_TIMEOUT;
 80018c6:	2303      	movs	r3, #3
 80018c8:	e182      	b.n	8001bd0 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80018ca:	4b2d      	ldr	r3, [pc, #180]	; (8001980 <HAL_RCC_OscConfig+0x264>)
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	f003 0302 	and.w	r3, r3, #2
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d0f0      	beq.n	80018b8 <HAL_RCC_OscConfig+0x19c>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80018d6:	492a      	ldr	r1, [pc, #168]	; (8001980 <HAL_RCC_OscConfig+0x264>)
 80018d8:	4b29      	ldr	r3, [pc, #164]	; (8001980 <HAL_RCC_OscConfig+0x264>)
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	695b      	ldr	r3, [r3, #20]
 80018e4:	00db      	lsls	r3, r3, #3
 80018e6:	4313      	orrs	r3, r2
 80018e8:	600b      	str	r3, [r1, #0]
 80018ea:	e015      	b.n	8001918 <HAL_RCC_OscConfig+0x1fc>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80018ec:	4b25      	ldr	r3, [pc, #148]	; (8001984 <HAL_RCC_OscConfig+0x268>)
 80018ee:	2200      	movs	r2, #0
 80018f0:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018f2:	f7fe fc55 	bl	80001a0 <HAL_GetTick>
 80018f6:	6138      	str	r0, [r7, #16]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80018f8:	e008      	b.n	800190c <HAL_RCC_OscConfig+0x1f0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80018fa:	f7fe fc51 	bl	80001a0 <HAL_GetTick>
 80018fe:	4602      	mov	r2, r0
 8001900:	693b      	ldr	r3, [r7, #16]
 8001902:	1ad3      	subs	r3, r2, r3
 8001904:	2b02      	cmp	r3, #2
 8001906:	d901      	bls.n	800190c <HAL_RCC_OscConfig+0x1f0>
          {
            return HAL_TIMEOUT;
 8001908:	2303      	movs	r3, #3
 800190a:	e161      	b.n	8001bd0 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800190c:	4b1c      	ldr	r3, [pc, #112]	; (8001980 <HAL_RCC_OscConfig+0x264>)
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	f003 0302 	and.w	r3, r3, #2
 8001914:	2b00      	cmp	r3, #0
 8001916:	d1f0      	bne.n	80018fa <HAL_RCC_OscConfig+0x1de>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	f003 0308 	and.w	r3, r3, #8
 8001920:	2b00      	cmp	r3, #0
 8001922:	d039      	beq.n	8001998 <HAL_RCC_OscConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	699b      	ldr	r3, [r3, #24]
 8001928:	2b00      	cmp	r3, #0
 800192a:	d019      	beq.n	8001960 <HAL_RCC_OscConfig+0x244>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800192c:	4b16      	ldr	r3, [pc, #88]	; (8001988 <HAL_RCC_OscConfig+0x26c>)
 800192e:	2201      	movs	r2, #1
 8001930:	601a      	str	r2, [r3, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001932:	f7fe fc35 	bl	80001a0 <HAL_GetTick>
 8001936:	6138      	str	r0, [r7, #16]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001938:	e008      	b.n	800194c <HAL_RCC_OscConfig+0x230>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800193a:	f7fe fc31 	bl	80001a0 <HAL_GetTick>
 800193e:	4602      	mov	r2, r0
 8001940:	693b      	ldr	r3, [r7, #16]
 8001942:	1ad3      	subs	r3, r2, r3
 8001944:	2b02      	cmp	r3, #2
 8001946:	d901      	bls.n	800194c <HAL_RCC_OscConfig+0x230>
        {
          return HAL_TIMEOUT;
 8001948:	2303      	movs	r3, #3
 800194a:	e141      	b.n	8001bd0 <HAL_RCC_OscConfig+0x4b4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800194c:	4b0c      	ldr	r3, [pc, #48]	; (8001980 <HAL_RCC_OscConfig+0x264>)
 800194e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001950:	f003 0302 	and.w	r3, r3, #2
 8001954:	2b00      	cmp	r3, #0
 8001956:	d0f0      	beq.n	800193a <HAL_RCC_OscConfig+0x21e>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms 
          should be added.*/
      RCC_Delay(1);
 8001958:	2001      	movs	r0, #1
 800195a:	f000 fafb 	bl	8001f54 <RCC_Delay>
 800195e:	e01b      	b.n	8001998 <HAL_RCC_OscConfig+0x27c>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001960:	4b09      	ldr	r3, [pc, #36]	; (8001988 <HAL_RCC_OscConfig+0x26c>)
 8001962:	2200      	movs	r2, #0
 8001964:	601a      	str	r2, [r3, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001966:	f7fe fc1b 	bl	80001a0 <HAL_GetTick>
 800196a:	6138      	str	r0, [r7, #16]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800196c:	e00e      	b.n	800198c <HAL_RCC_OscConfig+0x270>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800196e:	f7fe fc17 	bl	80001a0 <HAL_GetTick>
 8001972:	4602      	mov	r2, r0
 8001974:	693b      	ldr	r3, [r7, #16]
 8001976:	1ad3      	subs	r3, r2, r3
 8001978:	2b02      	cmp	r3, #2
 800197a:	d907      	bls.n	800198c <HAL_RCC_OscConfig+0x270>
        {
          return HAL_TIMEOUT;
 800197c:	2303      	movs	r3, #3
 800197e:	e127      	b.n	8001bd0 <HAL_RCC_OscConfig+0x4b4>
 8001980:	40021000 	.word	0x40021000
 8001984:	42420000 	.word	0x42420000
 8001988:	42420480 	.word	0x42420480
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800198c:	4b92      	ldr	r3, [pc, #584]	; (8001bd8 <HAL_RCC_OscConfig+0x4bc>)
 800198e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001990:	f003 0302 	and.w	r3, r3, #2
 8001994:	2b00      	cmp	r3, #0
 8001996:	d1ea      	bne.n	800196e <HAL_RCC_OscConfig+0x252>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	f003 0304 	and.w	r3, r3, #4
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	f000 80a6 	beq.w	8001af2 <HAL_RCC_OscConfig+0x3d6>
  {
    FlagStatus       pwrclkchanged = RESET;
 80019a6:	2300      	movs	r3, #0
 80019a8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80019aa:	4b8b      	ldr	r3, [pc, #556]	; (8001bd8 <HAL_RCC_OscConfig+0x4bc>)
 80019ac:	69db      	ldr	r3, [r3, #28]
 80019ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d10d      	bne.n	80019d2 <HAL_RCC_OscConfig+0x2b6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80019b6:	4a88      	ldr	r2, [pc, #544]	; (8001bd8 <HAL_RCC_OscConfig+0x4bc>)
 80019b8:	4b87      	ldr	r3, [pc, #540]	; (8001bd8 <HAL_RCC_OscConfig+0x4bc>)
 80019ba:	69db      	ldr	r3, [r3, #28]
 80019bc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80019c0:	61d3      	str	r3, [r2, #28]
 80019c2:	4b85      	ldr	r3, [pc, #532]	; (8001bd8 <HAL_RCC_OscConfig+0x4bc>)
 80019c4:	69db      	ldr	r3, [r3, #28]
 80019c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019ca:	60fb      	str	r3, [r7, #12]
 80019cc:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80019ce:	2301      	movs	r3, #1
 80019d0:	75fb      	strb	r3, [r7, #23]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80019d2:	4b82      	ldr	r3, [pc, #520]	; (8001bdc <HAL_RCC_OscConfig+0x4c0>)
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d118      	bne.n	8001a10 <HAL_RCC_OscConfig+0x2f4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80019de:	4a7f      	ldr	r2, [pc, #508]	; (8001bdc <HAL_RCC_OscConfig+0x4c0>)
 80019e0:	4b7e      	ldr	r3, [pc, #504]	; (8001bdc <HAL_RCC_OscConfig+0x4c0>)
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80019e8:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80019ea:	f7fe fbd9 	bl	80001a0 <HAL_GetTick>
 80019ee:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80019f0:	e008      	b.n	8001a04 <HAL_RCC_OscConfig+0x2e8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80019f2:	f7fe fbd5 	bl	80001a0 <HAL_GetTick>
 80019f6:	4602      	mov	r2, r0
 80019f8:	693b      	ldr	r3, [r7, #16]
 80019fa:	1ad3      	subs	r3, r2, r3
 80019fc:	2b64      	cmp	r3, #100	; 0x64
 80019fe:	d901      	bls.n	8001a04 <HAL_RCC_OscConfig+0x2e8>
        {
          return HAL_TIMEOUT;
 8001a00:	2303      	movs	r3, #3
 8001a02:	e0e5      	b.n	8001bd0 <HAL_RCC_OscConfig+0x4b4>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a04:	4b75      	ldr	r3, [pc, #468]	; (8001bdc <HAL_RCC_OscConfig+0x4c0>)
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d0f0      	beq.n	80019f2 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	68db      	ldr	r3, [r3, #12]
 8001a14:	2b01      	cmp	r3, #1
 8001a16:	d106      	bne.n	8001a26 <HAL_RCC_OscConfig+0x30a>
 8001a18:	4a6f      	ldr	r2, [pc, #444]	; (8001bd8 <HAL_RCC_OscConfig+0x4bc>)
 8001a1a:	4b6f      	ldr	r3, [pc, #444]	; (8001bd8 <HAL_RCC_OscConfig+0x4bc>)
 8001a1c:	6a1b      	ldr	r3, [r3, #32]
 8001a1e:	f043 0301 	orr.w	r3, r3, #1
 8001a22:	6213      	str	r3, [r2, #32]
 8001a24:	e02d      	b.n	8001a82 <HAL_RCC_OscConfig+0x366>
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	68db      	ldr	r3, [r3, #12]
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d10c      	bne.n	8001a48 <HAL_RCC_OscConfig+0x32c>
 8001a2e:	4a6a      	ldr	r2, [pc, #424]	; (8001bd8 <HAL_RCC_OscConfig+0x4bc>)
 8001a30:	4b69      	ldr	r3, [pc, #420]	; (8001bd8 <HAL_RCC_OscConfig+0x4bc>)
 8001a32:	6a1b      	ldr	r3, [r3, #32]
 8001a34:	f023 0301 	bic.w	r3, r3, #1
 8001a38:	6213      	str	r3, [r2, #32]
 8001a3a:	4a67      	ldr	r2, [pc, #412]	; (8001bd8 <HAL_RCC_OscConfig+0x4bc>)
 8001a3c:	4b66      	ldr	r3, [pc, #408]	; (8001bd8 <HAL_RCC_OscConfig+0x4bc>)
 8001a3e:	6a1b      	ldr	r3, [r3, #32]
 8001a40:	f023 0304 	bic.w	r3, r3, #4
 8001a44:	6213      	str	r3, [r2, #32]
 8001a46:	e01c      	b.n	8001a82 <HAL_RCC_OscConfig+0x366>
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	68db      	ldr	r3, [r3, #12]
 8001a4c:	2b05      	cmp	r3, #5
 8001a4e:	d10c      	bne.n	8001a6a <HAL_RCC_OscConfig+0x34e>
 8001a50:	4a61      	ldr	r2, [pc, #388]	; (8001bd8 <HAL_RCC_OscConfig+0x4bc>)
 8001a52:	4b61      	ldr	r3, [pc, #388]	; (8001bd8 <HAL_RCC_OscConfig+0x4bc>)
 8001a54:	6a1b      	ldr	r3, [r3, #32]
 8001a56:	f043 0304 	orr.w	r3, r3, #4
 8001a5a:	6213      	str	r3, [r2, #32]
 8001a5c:	4a5e      	ldr	r2, [pc, #376]	; (8001bd8 <HAL_RCC_OscConfig+0x4bc>)
 8001a5e:	4b5e      	ldr	r3, [pc, #376]	; (8001bd8 <HAL_RCC_OscConfig+0x4bc>)
 8001a60:	6a1b      	ldr	r3, [r3, #32]
 8001a62:	f043 0301 	orr.w	r3, r3, #1
 8001a66:	6213      	str	r3, [r2, #32]
 8001a68:	e00b      	b.n	8001a82 <HAL_RCC_OscConfig+0x366>
 8001a6a:	4a5b      	ldr	r2, [pc, #364]	; (8001bd8 <HAL_RCC_OscConfig+0x4bc>)
 8001a6c:	4b5a      	ldr	r3, [pc, #360]	; (8001bd8 <HAL_RCC_OscConfig+0x4bc>)
 8001a6e:	6a1b      	ldr	r3, [r3, #32]
 8001a70:	f023 0301 	bic.w	r3, r3, #1
 8001a74:	6213      	str	r3, [r2, #32]
 8001a76:	4a58      	ldr	r2, [pc, #352]	; (8001bd8 <HAL_RCC_OscConfig+0x4bc>)
 8001a78:	4b57      	ldr	r3, [pc, #348]	; (8001bd8 <HAL_RCC_OscConfig+0x4bc>)
 8001a7a:	6a1b      	ldr	r3, [r3, #32]
 8001a7c:	f023 0304 	bic.w	r3, r3, #4
 8001a80:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	68db      	ldr	r3, [r3, #12]
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d015      	beq.n	8001ab6 <HAL_RCC_OscConfig+0x39a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a8a:	f7fe fb89 	bl	80001a0 <HAL_GetTick>
 8001a8e:	6138      	str	r0, [r7, #16]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001a90:	e00a      	b.n	8001aa8 <HAL_RCC_OscConfig+0x38c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001a92:	f7fe fb85 	bl	80001a0 <HAL_GetTick>
 8001a96:	4602      	mov	r2, r0
 8001a98:	693b      	ldr	r3, [r7, #16]
 8001a9a:	1ad3      	subs	r3, r2, r3
 8001a9c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001aa0:	4293      	cmp	r3, r2
 8001aa2:	d901      	bls.n	8001aa8 <HAL_RCC_OscConfig+0x38c>
        {
          return HAL_TIMEOUT;
 8001aa4:	2303      	movs	r3, #3
 8001aa6:	e093      	b.n	8001bd0 <HAL_RCC_OscConfig+0x4b4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001aa8:	4b4b      	ldr	r3, [pc, #300]	; (8001bd8 <HAL_RCC_OscConfig+0x4bc>)
 8001aaa:	6a1b      	ldr	r3, [r3, #32]
 8001aac:	f003 0302 	and.w	r3, r3, #2
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d0ee      	beq.n	8001a92 <HAL_RCC_OscConfig+0x376>
 8001ab4:	e014      	b.n	8001ae0 <HAL_RCC_OscConfig+0x3c4>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ab6:	f7fe fb73 	bl	80001a0 <HAL_GetTick>
 8001aba:	6138      	str	r0, [r7, #16]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001abc:	e00a      	b.n	8001ad4 <HAL_RCC_OscConfig+0x3b8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001abe:	f7fe fb6f 	bl	80001a0 <HAL_GetTick>
 8001ac2:	4602      	mov	r2, r0
 8001ac4:	693b      	ldr	r3, [r7, #16]
 8001ac6:	1ad3      	subs	r3, r2, r3
 8001ac8:	f241 3288 	movw	r2, #5000	; 0x1388
 8001acc:	4293      	cmp	r3, r2
 8001ace:	d901      	bls.n	8001ad4 <HAL_RCC_OscConfig+0x3b8>
        {
          return HAL_TIMEOUT;
 8001ad0:	2303      	movs	r3, #3
 8001ad2:	e07d      	b.n	8001bd0 <HAL_RCC_OscConfig+0x4b4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ad4:	4b40      	ldr	r3, [pc, #256]	; (8001bd8 <HAL_RCC_OscConfig+0x4bc>)
 8001ad6:	6a1b      	ldr	r3, [r3, #32]
 8001ad8:	f003 0302 	and.w	r3, r3, #2
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d1ee      	bne.n	8001abe <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001ae0:	7dfb      	ldrb	r3, [r7, #23]
 8001ae2:	2b01      	cmp	r3, #1
 8001ae4:	d105      	bne.n	8001af2 <HAL_RCC_OscConfig+0x3d6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001ae6:	4a3c      	ldr	r2, [pc, #240]	; (8001bd8 <HAL_RCC_OscConfig+0x4bc>)
 8001ae8:	4b3b      	ldr	r3, [pc, #236]	; (8001bd8 <HAL_RCC_OscConfig+0x4bc>)
 8001aea:	69db      	ldr	r3, [r3, #28]
 8001aec:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001af0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	69db      	ldr	r3, [r3, #28]
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d069      	beq.n	8001bce <HAL_RCC_OscConfig+0x4b2>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001afa:	4b37      	ldr	r3, [pc, #220]	; (8001bd8 <HAL_RCC_OscConfig+0x4bc>)
 8001afc:	685b      	ldr	r3, [r3, #4]
 8001afe:	f003 030c 	and.w	r3, r3, #12
 8001b02:	2b08      	cmp	r3, #8
 8001b04:	d061      	beq.n	8001bca <HAL_RCC_OscConfig+0x4ae>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	69db      	ldr	r3, [r3, #28]
 8001b0a:	2b02      	cmp	r3, #2
 8001b0c:	d146      	bne.n	8001b9c <HAL_RCC_OscConfig+0x480>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b0e:	4b34      	ldr	r3, [pc, #208]	; (8001be0 <HAL_RCC_OscConfig+0x4c4>)
 8001b10:	2200      	movs	r2, #0
 8001b12:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b14:	f7fe fb44 	bl	80001a0 <HAL_GetTick>
 8001b18:	6138      	str	r0, [r7, #16]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001b1a:	e008      	b.n	8001b2e <HAL_RCC_OscConfig+0x412>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001b1c:	f7fe fb40 	bl	80001a0 <HAL_GetTick>
 8001b20:	4602      	mov	r2, r0
 8001b22:	693b      	ldr	r3, [r7, #16]
 8001b24:	1ad3      	subs	r3, r2, r3
 8001b26:	2b02      	cmp	r3, #2
 8001b28:	d901      	bls.n	8001b2e <HAL_RCC_OscConfig+0x412>
          {
            return HAL_TIMEOUT;
 8001b2a:	2303      	movs	r3, #3
 8001b2c:	e050      	b.n	8001bd0 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001b2e:	4b2a      	ldr	r3, [pc, #168]	; (8001bd8 <HAL_RCC_OscConfig+0x4bc>)
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d1f0      	bne.n	8001b1c <HAL_RCC_OscConfig+0x400>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if(RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	6a1b      	ldr	r3, [r3, #32]
 8001b3e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001b42:	d108      	bne.n	8001b56 <HAL_RCC_OscConfig+0x43a>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001b44:	4924      	ldr	r1, [pc, #144]	; (8001bd8 <HAL_RCC_OscConfig+0x4bc>)
 8001b46:	4b24      	ldr	r3, [pc, #144]	; (8001bd8 <HAL_RCC_OscConfig+0x4bc>)
 8001b48:	685b      	ldr	r3, [r3, #4]
 8001b4a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	689b      	ldr	r3, [r3, #8]
 8001b52:	4313      	orrs	r3, r2
 8001b54:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001b56:	4820      	ldr	r0, [pc, #128]	; (8001bd8 <HAL_RCC_OscConfig+0x4bc>)
 8001b58:	4b1f      	ldr	r3, [pc, #124]	; (8001bd8 <HAL_RCC_OscConfig+0x4bc>)
 8001b5a:	685b      	ldr	r3, [r3, #4]
 8001b5c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	6a19      	ldr	r1, [r3, #32]
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b68:	430b      	orrs	r3, r1
 8001b6a:	4313      	orrs	r3, r2
 8001b6c:	6043      	str	r3, [r0, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001b6e:	4b1c      	ldr	r3, [pc, #112]	; (8001be0 <HAL_RCC_OscConfig+0x4c4>)
 8001b70:	2201      	movs	r2, #1
 8001b72:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b74:	f7fe fb14 	bl	80001a0 <HAL_GetTick>
 8001b78:	6138      	str	r0, [r7, #16]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001b7a:	e008      	b.n	8001b8e <HAL_RCC_OscConfig+0x472>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001b7c:	f7fe fb10 	bl	80001a0 <HAL_GetTick>
 8001b80:	4602      	mov	r2, r0
 8001b82:	693b      	ldr	r3, [r7, #16]
 8001b84:	1ad3      	subs	r3, r2, r3
 8001b86:	2b02      	cmp	r3, #2
 8001b88:	d901      	bls.n	8001b8e <HAL_RCC_OscConfig+0x472>
          {
            return HAL_TIMEOUT;
 8001b8a:	2303      	movs	r3, #3
 8001b8c:	e020      	b.n	8001bd0 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001b8e:	4b12      	ldr	r3, [pc, #72]	; (8001bd8 <HAL_RCC_OscConfig+0x4bc>)
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d0f0      	beq.n	8001b7c <HAL_RCC_OscConfig+0x460>
 8001b9a:	e018      	b.n	8001bce <HAL_RCC_OscConfig+0x4b2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b9c:	4b10      	ldr	r3, [pc, #64]	; (8001be0 <HAL_RCC_OscConfig+0x4c4>)
 8001b9e:	2200      	movs	r2, #0
 8001ba0:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ba2:	f7fe fafd 	bl	80001a0 <HAL_GetTick>
 8001ba6:	6138      	str	r0, [r7, #16]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ba8:	e008      	b.n	8001bbc <HAL_RCC_OscConfig+0x4a0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001baa:	f7fe faf9 	bl	80001a0 <HAL_GetTick>
 8001bae:	4602      	mov	r2, r0
 8001bb0:	693b      	ldr	r3, [r7, #16]
 8001bb2:	1ad3      	subs	r3, r2, r3
 8001bb4:	2b02      	cmp	r3, #2
 8001bb6:	d901      	bls.n	8001bbc <HAL_RCC_OscConfig+0x4a0>
          {
            return HAL_TIMEOUT;
 8001bb8:	2303      	movs	r3, #3
 8001bba:	e009      	b.n	8001bd0 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001bbc:	4b06      	ldr	r3, [pc, #24]	; (8001bd8 <HAL_RCC_OscConfig+0x4bc>)
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d1f0      	bne.n	8001baa <HAL_RCC_OscConfig+0x48e>
 8001bc8:	e001      	b.n	8001bce <HAL_RCC_OscConfig+0x4b2>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8001bca:	2301      	movs	r3, #1
 8001bcc:	e000      	b.n	8001bd0 <HAL_RCC_OscConfig+0x4b4>
    }
  }
  
  return HAL_OK;
 8001bce:	2300      	movs	r3, #0
}
 8001bd0:	4618      	mov	r0, r3
 8001bd2:	3718      	adds	r7, #24
 8001bd4:	46bd      	mov	sp, r7
 8001bd6:	bd80      	pop	{r7, pc}
 8001bd8:	40021000 	.word	0x40021000
 8001bdc:	40007000 	.word	0x40007000
 8001be0:	42420060 	.word	0x42420060

08001be4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001be4:	b580      	push	{r7, lr}
 8001be6:	b084      	sub	sp, #16
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	6078      	str	r0, [r7, #4]
 8001bec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001bee:	2300      	movs	r3, #0
 8001bf0:	60fb      	str	r3, [r7, #12]
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8001bf2:	4b72      	ldr	r3, [pc, #456]	; (8001dbc <HAL_RCC_ClockConfig+0x1d8>)
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	f003 0207 	and.w	r2, r3, #7
 8001bfa:	683b      	ldr	r3, [r7, #0]
 8001bfc:	429a      	cmp	r2, r3
 8001bfe:	d210      	bcs.n	8001c22 <HAL_RCC_ClockConfig+0x3e>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c00:	496e      	ldr	r1, [pc, #440]	; (8001dbc <HAL_RCC_ClockConfig+0x1d8>)
 8001c02:	4b6e      	ldr	r3, [pc, #440]	; (8001dbc <HAL_RCC_ClockConfig+0x1d8>)
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	f023 0207 	bic.w	r2, r3, #7
 8001c0a:	683b      	ldr	r3, [r7, #0]
 8001c0c:	4313      	orrs	r3, r2
 8001c0e:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001c10:	4b6a      	ldr	r3, [pc, #424]	; (8001dbc <HAL_RCC_ClockConfig+0x1d8>)
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	f003 0207 	and.w	r2, r3, #7
 8001c18:	683b      	ldr	r3, [r7, #0]
 8001c1a:	429a      	cmp	r2, r3
 8001c1c:	d001      	beq.n	8001c22 <HAL_RCC_ClockConfig+0x3e>
    {
      return HAL_ERROR;
 8001c1e:	2301      	movs	r3, #1
 8001c20:	e0c8      	b.n	8001db4 <HAL_RCC_ClockConfig+0x1d0>
    }
  }

#endif /* FLASH_ACR_LATENCY */
  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	f003 0302 	and.w	r3, r3, #2
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d008      	beq.n	8001c40 <HAL_RCC_ClockConfig+0x5c>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001c2e:	4964      	ldr	r1, [pc, #400]	; (8001dc0 <HAL_RCC_ClockConfig+0x1dc>)
 8001c30:	4b63      	ldr	r3, [pc, #396]	; (8001dc0 <HAL_RCC_ClockConfig+0x1dc>)
 8001c32:	685b      	ldr	r3, [r3, #4]
 8001c34:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	689b      	ldr	r3, [r3, #8]
 8001c3c:	4313      	orrs	r3, r2
 8001c3e:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	f003 0301 	and.w	r3, r3, #1
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d06a      	beq.n	8001d22 <HAL_RCC_ClockConfig+0x13e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	685b      	ldr	r3, [r3, #4]
 8001c50:	2b01      	cmp	r3, #1
 8001c52:	d107      	bne.n	8001c64 <HAL_RCC_ClockConfig+0x80>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c54:	4b5a      	ldr	r3, [pc, #360]	; (8001dc0 <HAL_RCC_ClockConfig+0x1dc>)
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d115      	bne.n	8001c8c <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8001c60:	2301      	movs	r3, #1
 8001c62:	e0a7      	b.n	8001db4 <HAL_RCC_ClockConfig+0x1d0>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	685b      	ldr	r3, [r3, #4]
 8001c68:	2b02      	cmp	r3, #2
 8001c6a:	d107      	bne.n	8001c7c <HAL_RCC_ClockConfig+0x98>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c6c:	4b54      	ldr	r3, [pc, #336]	; (8001dc0 <HAL_RCC_ClockConfig+0x1dc>)
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d109      	bne.n	8001c8c <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8001c78:	2301      	movs	r3, #1
 8001c7a:	e09b      	b.n	8001db4 <HAL_RCC_ClockConfig+0x1d0>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c7c:	4b50      	ldr	r3, [pc, #320]	; (8001dc0 <HAL_RCC_ClockConfig+0x1dc>)
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	f003 0302 	and.w	r3, r3, #2
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	d101      	bne.n	8001c8c <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8001c88:	2301      	movs	r3, #1
 8001c8a:	e093      	b.n	8001db4 <HAL_RCC_ClockConfig+0x1d0>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001c8c:	494c      	ldr	r1, [pc, #304]	; (8001dc0 <HAL_RCC_ClockConfig+0x1dc>)
 8001c8e:	4b4c      	ldr	r3, [pc, #304]	; (8001dc0 <HAL_RCC_ClockConfig+0x1dc>)
 8001c90:	685b      	ldr	r3, [r3, #4]
 8001c92:	f023 0203 	bic.w	r2, r3, #3
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	685b      	ldr	r3, [r3, #4]
 8001c9a:	4313      	orrs	r3, r2
 8001c9c:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001c9e:	f7fe fa7f 	bl	80001a0 <HAL_GetTick>
 8001ca2:	60f8      	str	r0, [r7, #12]
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	685b      	ldr	r3, [r3, #4]
 8001ca8:	2b01      	cmp	r3, #1
 8001caa:	d112      	bne.n	8001cd2 <HAL_RCC_ClockConfig+0xee>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001cac:	e00a      	b.n	8001cc4 <HAL_RCC_ClockConfig+0xe0>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001cae:	f7fe fa77 	bl	80001a0 <HAL_GetTick>
 8001cb2:	4602      	mov	r2, r0
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	1ad3      	subs	r3, r2, r3
 8001cb8:	f241 3288 	movw	r2, #5000	; 0x1388
 8001cbc:	4293      	cmp	r3, r2
 8001cbe:	d901      	bls.n	8001cc4 <HAL_RCC_ClockConfig+0xe0>
        {
          return HAL_TIMEOUT;
 8001cc0:	2303      	movs	r3, #3
 8001cc2:	e077      	b.n	8001db4 <HAL_RCC_ClockConfig+0x1d0>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001cc4:	4b3e      	ldr	r3, [pc, #248]	; (8001dc0 <HAL_RCC_ClockConfig+0x1dc>)
 8001cc6:	685b      	ldr	r3, [r3, #4]
 8001cc8:	f003 030c 	and.w	r3, r3, #12
 8001ccc:	2b04      	cmp	r3, #4
 8001cce:	d1ee      	bne.n	8001cae <HAL_RCC_ClockConfig+0xca>
 8001cd0:	e027      	b.n	8001d22 <HAL_RCC_ClockConfig+0x13e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	685b      	ldr	r3, [r3, #4]
 8001cd6:	2b02      	cmp	r3, #2
 8001cd8:	d11d      	bne.n	8001d16 <HAL_RCC_ClockConfig+0x132>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001cda:	e00a      	b.n	8001cf2 <HAL_RCC_ClockConfig+0x10e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001cdc:	f7fe fa60 	bl	80001a0 <HAL_GetTick>
 8001ce0:	4602      	mov	r2, r0
 8001ce2:	68fb      	ldr	r3, [r7, #12]
 8001ce4:	1ad3      	subs	r3, r2, r3
 8001ce6:	f241 3288 	movw	r2, #5000	; 0x1388
 8001cea:	4293      	cmp	r3, r2
 8001cec:	d901      	bls.n	8001cf2 <HAL_RCC_ClockConfig+0x10e>
        {
          return HAL_TIMEOUT;
 8001cee:	2303      	movs	r3, #3
 8001cf0:	e060      	b.n	8001db4 <HAL_RCC_ClockConfig+0x1d0>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001cf2:	4b33      	ldr	r3, [pc, #204]	; (8001dc0 <HAL_RCC_ClockConfig+0x1dc>)
 8001cf4:	685b      	ldr	r3, [r3, #4]
 8001cf6:	f003 030c 	and.w	r3, r3, #12
 8001cfa:	2b08      	cmp	r3, #8
 8001cfc:	d1ee      	bne.n	8001cdc <HAL_RCC_ClockConfig+0xf8>
 8001cfe:	e010      	b.n	8001d22 <HAL_RCC_ClockConfig+0x13e>
    }
    else
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d00:	f7fe fa4e 	bl	80001a0 <HAL_GetTick>
 8001d04:	4602      	mov	r2, r0
 8001d06:	68fb      	ldr	r3, [r7, #12]
 8001d08:	1ad3      	subs	r3, r2, r3
 8001d0a:	f241 3288 	movw	r2, #5000	; 0x1388
 8001d0e:	4293      	cmp	r3, r2
 8001d10:	d901      	bls.n	8001d16 <HAL_RCC_ClockConfig+0x132>
        {
          return HAL_TIMEOUT;
 8001d12:	2303      	movs	r3, #3
 8001d14:	e04e      	b.n	8001db4 <HAL_RCC_ClockConfig+0x1d0>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001d16:	4b2a      	ldr	r3, [pc, #168]	; (8001dc0 <HAL_RCC_ClockConfig+0x1dc>)
 8001d18:	685b      	ldr	r3, [r3, #4]
 8001d1a:	f003 030c 	and.w	r3, r3, #12
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d1ee      	bne.n	8001d00 <HAL_RCC_ClockConfig+0x11c>
      }
    }      
  }    
#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8001d22:	4b26      	ldr	r3, [pc, #152]	; (8001dbc <HAL_RCC_ClockConfig+0x1d8>)
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	f003 0207 	and.w	r2, r3, #7
 8001d2a:	683b      	ldr	r3, [r7, #0]
 8001d2c:	429a      	cmp	r2, r3
 8001d2e:	d910      	bls.n	8001d52 <HAL_RCC_ClockConfig+0x16e>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d30:	4922      	ldr	r1, [pc, #136]	; (8001dbc <HAL_RCC_ClockConfig+0x1d8>)
 8001d32:	4b22      	ldr	r3, [pc, #136]	; (8001dbc <HAL_RCC_ClockConfig+0x1d8>)
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	f023 0207 	bic.w	r2, r3, #7
 8001d3a:	683b      	ldr	r3, [r7, #0]
 8001d3c:	4313      	orrs	r3, r2
 8001d3e:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001d40:	4b1e      	ldr	r3, [pc, #120]	; (8001dbc <HAL_RCC_ClockConfig+0x1d8>)
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	f003 0207 	and.w	r2, r3, #7
 8001d48:	683b      	ldr	r3, [r7, #0]
 8001d4a:	429a      	cmp	r2, r3
 8001d4c:	d001      	beq.n	8001d52 <HAL_RCC_ClockConfig+0x16e>
    {
      return HAL_ERROR;
 8001d4e:	2301      	movs	r3, #1
 8001d50:	e030      	b.n	8001db4 <HAL_RCC_ClockConfig+0x1d0>
    }
  }    
#endif /* FLASH_ACR_LATENCY */

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	f003 0304 	and.w	r3, r3, #4
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d008      	beq.n	8001d70 <HAL_RCC_ClockConfig+0x18c>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001d5e:	4918      	ldr	r1, [pc, #96]	; (8001dc0 <HAL_RCC_ClockConfig+0x1dc>)
 8001d60:	4b17      	ldr	r3, [pc, #92]	; (8001dc0 <HAL_RCC_ClockConfig+0x1dc>)
 8001d62:	685b      	ldr	r3, [r3, #4]
 8001d64:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	68db      	ldr	r3, [r3, #12]
 8001d6c:	4313      	orrs	r3, r2
 8001d6e:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	f003 0308 	and.w	r3, r3, #8
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d009      	beq.n	8001d90 <HAL_RCC_ClockConfig+0x1ac>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001d7c:	4910      	ldr	r1, [pc, #64]	; (8001dc0 <HAL_RCC_ClockConfig+0x1dc>)
 8001d7e:	4b10      	ldr	r3, [pc, #64]	; (8001dc0 <HAL_RCC_ClockConfig+0x1dc>)
 8001d80:	685b      	ldr	r3, [r3, #4]
 8001d82:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	691b      	ldr	r3, [r3, #16]
 8001d8a:	00db      	lsls	r3, r3, #3
 8001d8c:	4313      	orrs	r3, r2
 8001d8e:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001d90:	f000 f81c 	bl	8001dcc <HAL_RCC_GetSysClockFreq>
 8001d94:	4601      	mov	r1, r0
 8001d96:	4b0a      	ldr	r3, [pc, #40]	; (8001dc0 <HAL_RCC_ClockConfig+0x1dc>)
 8001d98:	685b      	ldr	r3, [r3, #4]
 8001d9a:	091b      	lsrs	r3, r3, #4
 8001d9c:	f003 030f 	and.w	r3, r3, #15
 8001da0:	4a08      	ldr	r2, [pc, #32]	; (8001dc4 <HAL_RCC_ClockConfig+0x1e0>)
 8001da2:	5cd3      	ldrb	r3, [r2, r3]
 8001da4:	fa21 f303 	lsr.w	r3, r1, r3
 8001da8:	4a07      	ldr	r2, [pc, #28]	; (8001dc8 <HAL_RCC_ClockConfig+0x1e4>)
 8001daa:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8001dac:	2000      	movs	r0, #0
 8001dae:	f002 fc6f 	bl	8004690 <HAL_InitTick>
  
  return HAL_OK;
 8001db2:	2300      	movs	r3, #0
}
 8001db4:	4618      	mov	r0, r3
 8001db6:	3710      	adds	r7, #16
 8001db8:	46bd      	mov	sp, r7
 8001dba:	bd80      	pop	{r7, pc}
 8001dbc:	40022000 	.word	0x40022000
 8001dc0:	40021000 	.word	0x40021000
 8001dc4:	0800506c 	.word	0x0800506c
 8001dc8:	20000010 	.word	0x20000010

08001dcc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001dcc:	b490      	push	{r4, r7}
 8001dce:	b08a      	sub	sp, #40	; 0x28
 8001dd0:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001dd2:	4b2a      	ldr	r3, [pc, #168]	; (8001e7c <HAL_RCC_GetSysClockFreq+0xb0>)
 8001dd4:	1d3c      	adds	r4, r7, #4
 8001dd6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001dd8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001ddc:	4b28      	ldr	r3, [pc, #160]	; (8001e80 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001dde:	881b      	ldrh	r3, [r3, #0]
 8001de0:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001de2:	2300      	movs	r3, #0
 8001de4:	61fb      	str	r3, [r7, #28]
 8001de6:	2300      	movs	r3, #0
 8001de8:	61bb      	str	r3, [r7, #24]
 8001dea:	2300      	movs	r3, #0
 8001dec:	627b      	str	r3, [r7, #36]	; 0x24
 8001dee:	2300      	movs	r3, #0
 8001df0:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001df2:	2300      	movs	r3, #0
 8001df4:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001df6:	4b23      	ldr	r3, [pc, #140]	; (8001e84 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001df8:	685b      	ldr	r3, [r3, #4]
 8001dfa:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001dfc:	69fb      	ldr	r3, [r7, #28]
 8001dfe:	f003 030c 	and.w	r3, r3, #12
 8001e02:	2b04      	cmp	r3, #4
 8001e04:	d002      	beq.n	8001e0c <HAL_RCC_GetSysClockFreq+0x40>
 8001e06:	2b08      	cmp	r3, #8
 8001e08:	d003      	beq.n	8001e12 <HAL_RCC_GetSysClockFreq+0x46>
 8001e0a:	e02d      	b.n	8001e68 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001e0c:	4b1e      	ldr	r3, [pc, #120]	; (8001e88 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001e0e:	623b      	str	r3, [r7, #32]
      break;
 8001e10:	e02d      	b.n	8001e6e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001e12:	69fb      	ldr	r3, [r7, #28]
 8001e14:	0c9b      	lsrs	r3, r3, #18
 8001e16:	f003 030f 	and.w	r3, r3, #15
 8001e1a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001e1e:	4413      	add	r3, r2
 8001e20:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001e24:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001e26:	69fb      	ldr	r3, [r7, #28]
 8001e28:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d013      	beq.n	8001e58 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001e30:	4b14      	ldr	r3, [pc, #80]	; (8001e84 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001e32:	685b      	ldr	r3, [r3, #4]
 8001e34:	0c5b      	lsrs	r3, r3, #17
 8001e36:	f003 0301 	and.w	r3, r3, #1
 8001e3a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001e3e:	4413      	add	r3, r2
 8001e40:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001e44:	61bb      	str	r3, [r7, #24]
        {
            pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001e46:	697b      	ldr	r3, [r7, #20]
 8001e48:	4a0f      	ldr	r2, [pc, #60]	; (8001e88 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001e4a:	fb02 f203 	mul.w	r2, r2, r3
 8001e4e:	69bb      	ldr	r3, [r7, #24]
 8001e50:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e54:	627b      	str	r3, [r7, #36]	; 0x24
 8001e56:	e004      	b.n	8001e62 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001e58:	697b      	ldr	r3, [r7, #20]
 8001e5a:	4a0c      	ldr	r2, [pc, #48]	; (8001e8c <HAL_RCC_GetSysClockFreq+0xc0>)
 8001e5c:	fb02 f303 	mul.w	r3, r2, r3
 8001e60:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8001e62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e64:	623b      	str	r3, [r7, #32]
      break;
 8001e66:	e002      	b.n	8001e6e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001e68:	4b07      	ldr	r3, [pc, #28]	; (8001e88 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001e6a:	623b      	str	r3, [r7, #32]
      break;
 8001e6c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001e6e:	6a3b      	ldr	r3, [r7, #32]
}
 8001e70:	4618      	mov	r0, r3
 8001e72:	3728      	adds	r7, #40	; 0x28
 8001e74:	46bd      	mov	sp, r7
 8001e76:	bc90      	pop	{r4, r7}
 8001e78:	4770      	bx	lr
 8001e7a:	bf00      	nop
 8001e7c:	080048cc 	.word	0x080048cc
 8001e80:	080048dc 	.word	0x080048dc
 8001e84:	40021000 	.word	0x40021000
 8001e88:	007a1200 	.word	0x007a1200
 8001e8c:	003d0900 	.word	0x003d0900

08001e90 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001e90:	b480      	push	{r7}
 8001e92:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001e94:	4b02      	ldr	r3, [pc, #8]	; (8001ea0 <HAL_RCC_GetHCLKFreq+0x10>)
 8001e96:	681b      	ldr	r3, [r3, #0]
}
 8001e98:	4618      	mov	r0, r3
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	bc80      	pop	{r7}
 8001e9e:	4770      	bx	lr
 8001ea0:	20000010 	.word	0x20000010

08001ea4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001ea4:	b580      	push	{r7, lr}
 8001ea6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001ea8:	f7ff fff2 	bl	8001e90 <HAL_RCC_GetHCLKFreq>
 8001eac:	4601      	mov	r1, r0
 8001eae:	4b05      	ldr	r3, [pc, #20]	; (8001ec4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001eb0:	685b      	ldr	r3, [r3, #4]
 8001eb2:	0a1b      	lsrs	r3, r3, #8
 8001eb4:	f003 0307 	and.w	r3, r3, #7
 8001eb8:	4a03      	ldr	r2, [pc, #12]	; (8001ec8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001eba:	5cd3      	ldrb	r3, [r2, r3]
 8001ebc:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8001ec0:	4618      	mov	r0, r3
 8001ec2:	bd80      	pop	{r7, pc}
 8001ec4:	40021000 	.word	0x40021000
 8001ec8:	0800507c 	.word	0x0800507c

08001ecc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001ecc:	b580      	push	{r7, lr}
 8001ece:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001ed0:	f7ff ffde 	bl	8001e90 <HAL_RCC_GetHCLKFreq>
 8001ed4:	4601      	mov	r1, r0
 8001ed6:	4b05      	ldr	r3, [pc, #20]	; (8001eec <HAL_RCC_GetPCLK2Freq+0x20>)
 8001ed8:	685b      	ldr	r3, [r3, #4]
 8001eda:	0adb      	lsrs	r3, r3, #11
 8001edc:	f003 0307 	and.w	r3, r3, #7
 8001ee0:	4a03      	ldr	r2, [pc, #12]	; (8001ef0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001ee2:	5cd3      	ldrb	r3, [r2, r3]
 8001ee4:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8001ee8:	4618      	mov	r0, r3
 8001eea:	bd80      	pop	{r7, pc}
 8001eec:	40021000 	.word	0x40021000
 8001ef0:	0800507c 	.word	0x0800507c

08001ef4 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001ef4:	b480      	push	{r7}
 8001ef6:	b083      	sub	sp, #12
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	6078      	str	r0, [r7, #4]
 8001efc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	220f      	movs	r2, #15
 8001f02:	601a      	str	r2, [r3, #0]
  
  /* Get the SYSCLK configuration --------------------------------------------*/ 
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001f04:	4b11      	ldr	r3, [pc, #68]	; (8001f4c <HAL_RCC_GetClockConfig+0x58>)
 8001f06:	685b      	ldr	r3, [r3, #4]
 8001f08:	f003 0203 	and.w	r2, r3, #3
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	605a      	str	r2, [r3, #4]
  
  /* Get the HCLK configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 8001f10:	4b0e      	ldr	r3, [pc, #56]	; (8001f4c <HAL_RCC_GetClockConfig+0x58>)
 8001f12:	685b      	ldr	r3, [r3, #4]
 8001f14:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	609a      	str	r2, [r3, #8]
  
  /* Get the APB1 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);   
 8001f1c:	4b0b      	ldr	r3, [pc, #44]	; (8001f4c <HAL_RCC_GetClockConfig+0x58>)
 8001f1e:	685b      	ldr	r3, [r3, #4]
 8001f20:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	60da      	str	r2, [r3, #12]
  
  /* Get the APB2 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8001f28:	4b08      	ldr	r3, [pc, #32]	; (8001f4c <HAL_RCC_GetClockConfig+0x58>)
 8001f2a:	685b      	ldr	r3, [r3, #4]
 8001f2c:	08db      	lsrs	r3, r3, #3
 8001f2e:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	611a      	str	r2, [r3, #16]
  
#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/   
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY); 
 8001f36:	4b06      	ldr	r3, [pc, #24]	; (8001f50 <HAL_RCC_GetClockConfig+0x5c>)
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	f003 0207 	and.w	r2, r3, #7
 8001f3e:	683b      	ldr	r3, [r7, #0]
 8001f40:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0; 
#endif
}
 8001f42:	bf00      	nop
 8001f44:	370c      	adds	r7, #12
 8001f46:	46bd      	mov	sp, r7
 8001f48:	bc80      	pop	{r7}
 8001f4a:	4770      	bx	lr
 8001f4c:	40021000 	.word	0x40021000
 8001f50:	40022000 	.word	0x40022000

08001f54 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001f54:	b480      	push	{r7}
 8001f56:	b085      	sub	sp, #20
 8001f58:	af00      	add	r7, sp, #0
 8001f5a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001f5c:	4b0a      	ldr	r3, [pc, #40]	; (8001f88 <RCC_Delay+0x34>)
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	4a0a      	ldr	r2, [pc, #40]	; (8001f8c <RCC_Delay+0x38>)
 8001f62:	fba2 2303 	umull	r2, r3, r2, r3
 8001f66:	0a5b      	lsrs	r3, r3, #9
 8001f68:	687a      	ldr	r2, [r7, #4]
 8001f6a:	fb02 f303 	mul.w	r3, r2, r3
 8001f6e:	60fb      	str	r3, [r7, #12]
  \brief   No Operation
  \details No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 8001f70:	bf00      	nop
  do 
  {
    __NOP();
  } 
  while (Delay --);
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	1e5a      	subs	r2, r3, #1
 8001f76:	60fa      	str	r2, [r7, #12]
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d1f9      	bne.n	8001f70 <RCC_Delay+0x1c>
}
 8001f7c:	bf00      	nop
 8001f7e:	3714      	adds	r7, #20
 8001f80:	46bd      	mov	sp, r7
 8001f82:	bc80      	pop	{r7}
 8001f84:	4770      	bx	lr
 8001f86:	bf00      	nop
 8001f88:	20000010 	.word	0x20000010
 8001f8c:	10624dd3 	.word	0x10624dd3

08001f90 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001f90:	b580      	push	{r7, lr}
 8001f92:	b086      	sub	sp, #24
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8001f98:	2300      	movs	r3, #0
 8001f9a:	613b      	str	r3, [r7, #16]
 8001f9c:	2300      	movs	r3, #0
 8001f9e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*------------------------------- RTC/LCD Configuration ------------------------*/ 
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	f003 0301 	and.w	r3, r3, #1
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d07d      	beq.n	80020a8 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 8001fac:	2300      	movs	r3, #0
 8001fae:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001fb0:	4b4f      	ldr	r3, [pc, #316]	; (80020f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001fb2:	69db      	ldr	r3, [r3, #28]
 8001fb4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d10d      	bne.n	8001fd8 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001fbc:	4a4c      	ldr	r2, [pc, #304]	; (80020f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001fbe:	4b4c      	ldr	r3, [pc, #304]	; (80020f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001fc0:	69db      	ldr	r3, [r3, #28]
 8001fc2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001fc6:	61d3      	str	r3, [r2, #28]
 8001fc8:	4b49      	ldr	r3, [pc, #292]	; (80020f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001fca:	69db      	ldr	r3, [r3, #28]
 8001fcc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001fd0:	60bb      	str	r3, [r7, #8]
 8001fd2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001fd4:	2301      	movs	r3, #1
 8001fd6:	75fb      	strb	r3, [r7, #23]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001fd8:	4b46      	ldr	r3, [pc, #280]	; (80020f4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d118      	bne.n	8002016 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001fe4:	4a43      	ldr	r2, [pc, #268]	; (80020f4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001fe6:	4b43      	ldr	r3, [pc, #268]	; (80020f4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001fee:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001ff0:	f7fe f8d6 	bl	80001a0 <HAL_GetTick>
 8001ff4:	6138      	str	r0, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ff6:	e008      	b.n	800200a <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001ff8:	f7fe f8d2 	bl	80001a0 <HAL_GetTick>
 8001ffc:	4602      	mov	r2, r0
 8001ffe:	693b      	ldr	r3, [r7, #16]
 8002000:	1ad3      	subs	r3, r2, r3
 8002002:	2b64      	cmp	r3, #100	; 0x64
 8002004:	d901      	bls.n	800200a <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8002006:	2303      	movs	r3, #3
 8002008:	e06d      	b.n	80020e6 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800200a:	4b3a      	ldr	r3, [pc, #232]	; (80020f4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002012:	2b00      	cmp	r3, #0
 8002014:	d0f0      	beq.n	8001ff8 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }
      
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002016:	4b36      	ldr	r3, [pc, #216]	; (80020f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002018:	6a1b      	ldr	r3, [r3, #32]
 800201a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800201e:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	2b00      	cmp	r3, #0
 8002024:	d02e      	beq.n	8002084 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	685b      	ldr	r3, [r3, #4]
 800202a:	f403 7240 	and.w	r2, r3, #768	; 0x300
 800202e:	68fb      	ldr	r3, [r7, #12]
 8002030:	429a      	cmp	r2, r3
 8002032:	d027      	beq.n	8002084 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002034:	4b2e      	ldr	r3, [pc, #184]	; (80020f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002036:	6a1b      	ldr	r3, [r3, #32]
 8002038:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800203c:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800203e:	4b2e      	ldr	r3, [pc, #184]	; (80020f8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002040:	2201      	movs	r2, #1
 8002042:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002044:	4b2c      	ldr	r3, [pc, #176]	; (80020f8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002046:	2200      	movs	r2, #0
 8002048:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800204a:	4a29      	ldr	r2, [pc, #164]	; (80020f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	f003 0301 	and.w	r3, r3, #1
 8002056:	2b00      	cmp	r3, #0
 8002058:	d014      	beq.n	8002084 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800205a:	f7fe f8a1 	bl	80001a0 <HAL_GetTick>
 800205e:	6138      	str	r0, [r7, #16]
      
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002060:	e00a      	b.n	8002078 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002062:	f7fe f89d 	bl	80001a0 <HAL_GetTick>
 8002066:	4602      	mov	r2, r0
 8002068:	693b      	ldr	r3, [r7, #16]
 800206a:	1ad3      	subs	r3, r2, r3
 800206c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002070:	4293      	cmp	r3, r2
 8002072:	d901      	bls.n	8002078 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8002074:	2303      	movs	r3, #3
 8002076:	e036      	b.n	80020e6 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002078:	4b1d      	ldr	r3, [pc, #116]	; (80020f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800207a:	6a1b      	ldr	r3, [r3, #32]
 800207c:	f003 0302 	and.w	r3, r3, #2
 8002080:	2b00      	cmp	r3, #0
 8002082:	d0ee      	beq.n	8002062 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8002084:	491a      	ldr	r1, [pc, #104]	; (80020f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002086:	4b1a      	ldr	r3, [pc, #104]	; (80020f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002088:	6a1b      	ldr	r3, [r3, #32]
 800208a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	685b      	ldr	r3, [r3, #4]
 8002092:	4313      	orrs	r3, r2
 8002094:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002096:	7dfb      	ldrb	r3, [r7, #23]
 8002098:	2b01      	cmp	r3, #1
 800209a:	d105      	bne.n	80020a8 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800209c:	4a14      	ldr	r2, [pc, #80]	; (80020f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800209e:	4b14      	ldr	r3, [pc, #80]	; (80020f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80020a0:	69db      	ldr	r3, [r3, #28]
 80020a2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80020a6:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	f003 0302 	and.w	r3, r3, #2
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d008      	beq.n	80020c6 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));
    
    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80020b4:	490e      	ldr	r1, [pc, #56]	; (80020f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80020b6:	4b0e      	ldr	r3, [pc, #56]	; (80020f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80020b8:	685b      	ldr	r3, [r3, #4]
 80020ba:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	689b      	ldr	r3, [r3, #8]
 80020c2:	4313      	orrs	r3, r2
 80020c4:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	f003 0310 	and.w	r3, r3, #16
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d008      	beq.n	80020e4 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80020d2:	4907      	ldr	r1, [pc, #28]	; (80020f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80020d4:	4b06      	ldr	r3, [pc, #24]	; (80020f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80020d6:	685b      	ldr	r3, [r3, #4]
 80020d8:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	68db      	ldr	r3, [r3, #12]
 80020e0:	4313      	orrs	r3, r2
 80020e2:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80020e4:	2300      	movs	r3, #0
}
 80020e6:	4618      	mov	r0, r3
 80020e8:	3718      	adds	r7, #24
 80020ea:	46bd      	mov	sp, r7
 80020ec:	bd80      	pop	{r7, pc}
 80020ee:	bf00      	nop
 80020f0:	40021000 	.word	0x40021000
 80020f4:	40007000 	.word	0x40007000
 80020f8:	42420440 	.word	0x42420440

080020fc <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80020fc:	b590      	push	{r4, r7, lr}
 80020fe:	b08d      	sub	sp, #52	; 0x34
 8002100:	af00      	add	r7, sp, #0
 8002102:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8002104:	4b57      	ldr	r3, [pc, #348]	; (8002264 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8002106:	f107 040c 	add.w	r4, r7, #12
 800210a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800210c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8002110:	4b55      	ldr	r3, [pc, #340]	; (8002268 <HAL_RCCEx_GetPeriphCLKFreq+0x16c>)
 8002112:	881b      	ldrh	r3, [r3, #0]
 8002114:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8002116:	2300      	movs	r3, #0
 8002118:	627b      	str	r3, [r7, #36]	; 0x24
 800211a:	2300      	movs	r3, #0
 800211c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800211e:	2300      	movs	r3, #0
 8002120:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8002122:	2300      	movs	r3, #0
 8002124:	61fb      	str	r3, [r7, #28]
 8002126:	2300      	movs	r3, #0
 8002128:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));
  
  switch (PeriphClk)
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	2b02      	cmp	r3, #2
 800212e:	f000 8084 	beq.w	800223a <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 8002132:	2b10      	cmp	r3, #16
 8002134:	d002      	beq.n	800213c <HAL_RCCEx_GetPeriphCLKFreq+0x40>
 8002136:	2b01      	cmp	r3, #1
 8002138:	d049      	beq.n	80021ce <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
  default: 
    {
      break;
 800213a:	e08d      	b.n	8002258 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
      temp_reg = RCC->CFGR;
 800213c:	4b4b      	ldr	r3, [pc, #300]	; (800226c <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 800213e:	685b      	ldr	r3, [r3, #4]
 8002140:	61fb      	str	r3, [r7, #28]
      if (HAL_IS_BIT_SET(RCC->CR,RCC_CR_PLLON))
 8002142:	4b4a      	ldr	r3, [pc, #296]	; (800226c <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800214a:	2b00      	cmp	r3, #0
 800214c:	f000 8083 	beq.w	8002256 <HAL_RCCEx_GetPeriphCLKFreq+0x15a>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002150:	69fb      	ldr	r3, [r7, #28]
 8002152:	0c9b      	lsrs	r3, r3, #18
 8002154:	f003 030f 	and.w	r3, r3, #15
 8002158:	f107 0230 	add.w	r2, r7, #48	; 0x30
 800215c:	4413      	add	r3, r2
 800215e:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8002162:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002164:	69fb      	ldr	r3, [r7, #28]
 8002166:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800216a:	2b00      	cmp	r3, #0
 800216c:	d018      	beq.n	80021a0 <HAL_RCCEx_GetPeriphCLKFreq+0xa4>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800216e:	4b3f      	ldr	r3, [pc, #252]	; (800226c <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8002170:	685b      	ldr	r3, [r3, #4]
 8002172:	0c5b      	lsrs	r3, r3, #17
 8002174:	f003 0301 	and.w	r3, r3, #1
 8002178:	f107 0230 	add.w	r2, r7, #48	; 0x30
 800217c:	4413      	add	r3, r2
 800217e:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8002182:	627b      	str	r3, [r7, #36]	; 0x24
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002184:	69fb      	ldr	r3, [r7, #28]
 8002186:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800218a:	2b00      	cmp	r3, #0
 800218c:	d00d      	beq.n	80021aa <HAL_RCCEx_GetPeriphCLKFreq+0xae>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 800218e:	4a38      	ldr	r2, [pc, #224]	; (8002270 <HAL_RCCEx_GetPeriphCLKFreq+0x174>)
 8002190:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002192:	fbb2 f3f3 	udiv	r3, r2, r3
 8002196:	6a3a      	ldr	r2, [r7, #32]
 8002198:	fb02 f303 	mul.w	r3, r2, r3
 800219c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800219e:	e004      	b.n	80021aa <HAL_RCCEx_GetPeriphCLKFreq+0xae>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80021a0:	6a3b      	ldr	r3, [r7, #32]
 80021a2:	4a34      	ldr	r2, [pc, #208]	; (8002274 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 80021a4:	fb02 f303 	mul.w	r3, r2, r3
 80021a8:	62fb      	str	r3, [r7, #44]	; 0x2c
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 80021aa:	4b30      	ldr	r3, [pc, #192]	; (800226c <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 80021ac:	685b      	ldr	r3, [r3, #4]
 80021ae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80021b2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80021b6:	d102      	bne.n	80021be <HAL_RCCEx_GetPeriphCLKFreq+0xc2>
          frequency = pllclk;
 80021b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80021ba:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 80021bc:	e04b      	b.n	8002256 <HAL_RCCEx_GetPeriphCLKFreq+0x15a>
          frequency = (pllclk * 2) / 3;
 80021be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80021c0:	005b      	lsls	r3, r3, #1
 80021c2:	4a2d      	ldr	r2, [pc, #180]	; (8002278 <HAL_RCCEx_GetPeriphCLKFreq+0x17c>)
 80021c4:	fba2 2303 	umull	r2, r3, r2, r3
 80021c8:	085b      	lsrs	r3, r3, #1
 80021ca:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 80021cc:	e043      	b.n	8002256 <HAL_RCCEx_GetPeriphCLKFreq+0x15a>
      temp_reg = RCC->BDCR;
 80021ce:	4b27      	ldr	r3, [pc, #156]	; (800226c <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 80021d0:	6a1b      	ldr	r3, [r3, #32]
 80021d2:	61fb      	str	r3, [r7, #28]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 80021d4:	69fb      	ldr	r3, [r7, #28]
 80021d6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80021da:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80021de:	d108      	bne.n	80021f2 <HAL_RCCEx_GetPeriphCLKFreq+0xf6>
 80021e0:	69fb      	ldr	r3, [r7, #28]
 80021e2:	f003 0302 	and.w	r3, r3, #2
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d003      	beq.n	80021f2 <HAL_RCCEx_GetPeriphCLKFreq+0xf6>
        frequency = LSE_VALUE;
 80021ea:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80021ee:	62bb      	str	r3, [r7, #40]	; 0x28
 80021f0:	e022      	b.n	8002238 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 80021f2:	69fb      	ldr	r3, [r7, #28]
 80021f4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80021f8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80021fc:	d109      	bne.n	8002212 <HAL_RCCEx_GetPeriphCLKFreq+0x116>
 80021fe:	4b1b      	ldr	r3, [pc, #108]	; (800226c <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8002200:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002202:	f003 0302 	and.w	r3, r3, #2
 8002206:	2b00      	cmp	r3, #0
 8002208:	d003      	beq.n	8002212 <HAL_RCCEx_GetPeriphCLKFreq+0x116>
        frequency = LSI_VALUE;
 800220a:	f649 4340 	movw	r3, #40000	; 0x9c40
 800220e:	62bb      	str	r3, [r7, #40]	; 0x28
 8002210:	e012      	b.n	8002238 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8002212:	69fb      	ldr	r3, [r7, #28]
 8002214:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002218:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800221c:	d109      	bne.n	8002232 <HAL_RCCEx_GetPeriphCLKFreq+0x136>
 800221e:	4b13      	ldr	r3, [pc, #76]	; (800226c <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002226:	2b00      	cmp	r3, #0
 8002228:	d003      	beq.n	8002232 <HAL_RCCEx_GetPeriphCLKFreq+0x136>
        frequency = HSE_VALUE / 128U;
 800222a:	f24f 4324 	movw	r3, #62500	; 0xf424
 800222e:	62bb      	str	r3, [r7, #40]	; 0x28
 8002230:	e002      	b.n	8002238 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
        frequency = 0U;
 8002232:	2300      	movs	r3, #0
 8002234:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8002236:	e00f      	b.n	8002258 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
 8002238:	e00e      	b.n	8002258 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 800223a:	f7ff fe47 	bl	8001ecc <HAL_RCC_GetPCLK2Freq>
 800223e:	4602      	mov	r2, r0
 8002240:	4b0a      	ldr	r3, [pc, #40]	; (800226c <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8002242:	685b      	ldr	r3, [r3, #4]
 8002244:	0b9b      	lsrs	r3, r3, #14
 8002246:	f003 0303 	and.w	r3, r3, #3
 800224a:	3301      	adds	r3, #1
 800224c:	005b      	lsls	r3, r3, #1
 800224e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002252:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8002254:	e000      	b.n	8002258 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
      break;
 8002256:	bf00      	nop
    }
  }
  return(frequency);
 8002258:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 800225a:	4618      	mov	r0, r3
 800225c:	3734      	adds	r7, #52	; 0x34
 800225e:	46bd      	mov	sp, r7
 8002260:	bd90      	pop	{r4, r7, pc}
 8002262:	bf00      	nop
 8002264:	080048e0 	.word	0x080048e0
 8002268:	080048f0 	.word	0x080048f0
 800226c:	40021000 	.word	0x40021000
 8002270:	007a1200 	.word	0x007a1200
 8002274:	003d0900 	.word	0x003d0900
 8002278:	aaaaaaab 	.word	0xaaaaaaab

0800227c <HAL_TIM_Base_Init>:
  *         parameters in the TIM_HandleTypeDef and create the associated handle.
  * @param  htim : TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800227c:	b580      	push	{r7, lr}
 800227e:	b082      	sub	sp, #8
 8002280:	af00      	add	r7, sp, #0
 8002282:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	2b00      	cmp	r3, #0
 8002288:	d101      	bne.n	800228e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800228a:	2301      	movs	r3, #1
 800228c:	e01d      	b.n	80022ca <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if(htim->State == HAL_TIM_STATE_RESET)
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002294:	b2db      	uxtb	r3, r3
 8002296:	2b00      	cmp	r3, #0
 8002298:	d106      	bne.n	80022a8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	2200      	movs	r2, #0
 800229e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80022a2:	6878      	ldr	r0, [r7, #4]
 80022a4:	f000 f815 	bl	80022d2 <HAL_TIM_Base_MspInit>
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	2202      	movs	r2, #2
 80022ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681a      	ldr	r2, [r3, #0]
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	3304      	adds	r3, #4
 80022b8:	4619      	mov	r1, r3
 80022ba:	4610      	mov	r0, r2
 80022bc:	f000 f958 	bl	8002570 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	2201      	movs	r2, #1
 80022c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80022c8:	2300      	movs	r3, #0
}
 80022ca:	4618      	mov	r0, r3
 80022cc:	3708      	adds	r7, #8
 80022ce:	46bd      	mov	sp, r7
 80022d0:	bd80      	pop	{r7, pc}

080022d2 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80022d2:	b480      	push	{r7}
 80022d4:	b083      	sub	sp, #12
 80022d6:	af00      	add	r7, sp, #0
 80022d8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80022da:	bf00      	nop
 80022dc:	370c      	adds	r7, #12
 80022de:	46bd      	mov	sp, r7
 80022e0:	bc80      	pop	{r7}
 80022e2:	4770      	bx	lr

080022e4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim : TIM handle
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80022e4:	b480      	push	{r7}
 80022e6:	b083      	sub	sp, #12
 80022e8:	af00      	add	r7, sp, #0
 80022ea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

   /* Enable the TIM Update interrupt */
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	687a      	ldr	r2, [r7, #4]
 80022f2:	6812      	ldr	r2, [r2, #0]
 80022f4:	68d2      	ldr	r2, [r2, #12]
 80022f6:	f042 0201 	orr.w	r2, r2, #1
 80022fa:	60da      	str	r2, [r3, #12]

   /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	687a      	ldr	r2, [r7, #4]
 8002302:	6812      	ldr	r2, [r2, #0]
 8002304:	6812      	ldr	r2, [r2, #0]
 8002306:	f042 0201 	orr.w	r2, r2, #1
 800230a:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800230c:	2300      	movs	r3, #0
}
 800230e:	4618      	mov	r0, r3
 8002310:	370c      	adds	r7, #12
 8002312:	46bd      	mov	sp, r7
 8002314:	bc80      	pop	{r7}
 8002316:	4770      	bx	lr

08002318 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim : TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002318:	b580      	push	{r7, lr}
 800231a:	b082      	sub	sp, #8
 800231c:	af00      	add	r7, sp, #0
 800231e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	691b      	ldr	r3, [r3, #16]
 8002326:	f003 0302 	and.w	r3, r3, #2
 800232a:	2b02      	cmp	r3, #2
 800232c:	d122      	bne.n	8002374 <HAL_TIM_IRQHandler+0x5c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	68db      	ldr	r3, [r3, #12]
 8002334:	f003 0302 	and.w	r3, r3, #2
 8002338:	2b02      	cmp	r3, #2
 800233a:	d11b      	bne.n	8002374 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	f06f 0202 	mvn.w	r2, #2
 8002344:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	2201      	movs	r2, #1
 800234a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	699b      	ldr	r3, [r3, #24]
 8002352:	f003 0303 	and.w	r3, r3, #3
 8002356:	2b00      	cmp	r3, #0
 8002358:	d003      	beq.n	8002362 <HAL_TIM_IRQHandler+0x4a>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 800235a:	6878      	ldr	r0, [r7, #4]
 800235c:	f000 f8ed 	bl	800253a <HAL_TIM_IC_CaptureCallback>
 8002360:	e005      	b.n	800236e <HAL_TIM_IRQHandler+0x56>
        }
        /* Output compare event */
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002362:	6878      	ldr	r0, [r7, #4]
 8002364:	f000 f8e0 	bl	8002528 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002368:	6878      	ldr	r0, [r7, #4]
 800236a:	f000 f8ef 	bl	800254c <HAL_TIM_PWM_PulseFinishedCallback>
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	2200      	movs	r2, #0
 8002372:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	691b      	ldr	r3, [r3, #16]
 800237a:	f003 0304 	and.w	r3, r3, #4
 800237e:	2b04      	cmp	r3, #4
 8002380:	d122      	bne.n	80023c8 <HAL_TIM_IRQHandler+0xb0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	68db      	ldr	r3, [r3, #12]
 8002388:	f003 0304 	and.w	r3, r3, #4
 800238c:	2b04      	cmp	r3, #4
 800238e:	d11b      	bne.n	80023c8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	f06f 0204 	mvn.w	r2, #4
 8002398:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	2202      	movs	r2, #2
 800239e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	699b      	ldr	r3, [r3, #24]
 80023a6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d003      	beq.n	80023b6 <HAL_TIM_IRQHandler+0x9e>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 80023ae:	6878      	ldr	r0, [r7, #4]
 80023b0:	f000 f8c3 	bl	800253a <HAL_TIM_IC_CaptureCallback>
 80023b4:	e005      	b.n	80023c2 <HAL_TIM_IRQHandler+0xaa>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80023b6:	6878      	ldr	r0, [r7, #4]
 80023b8:	f000 f8b6 	bl	8002528 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80023bc:	6878      	ldr	r0, [r7, #4]
 80023be:	f000 f8c5 	bl	800254c <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	2200      	movs	r2, #0
 80023c6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	691b      	ldr	r3, [r3, #16]
 80023ce:	f003 0308 	and.w	r3, r3, #8
 80023d2:	2b08      	cmp	r3, #8
 80023d4:	d122      	bne.n	800241c <HAL_TIM_IRQHandler+0x104>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	68db      	ldr	r3, [r3, #12]
 80023dc:	f003 0308 	and.w	r3, r3, #8
 80023e0:	2b08      	cmp	r3, #8
 80023e2:	d11b      	bne.n	800241c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	f06f 0208 	mvn.w	r2, #8
 80023ec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	2204      	movs	r2, #4
 80023f2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	69db      	ldr	r3, [r3, #28]
 80023fa:	f003 0303 	and.w	r3, r3, #3
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d003      	beq.n	800240a <HAL_TIM_IRQHandler+0xf2>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 8002402:	6878      	ldr	r0, [r7, #4]
 8002404:	f000 f899 	bl	800253a <HAL_TIM_IC_CaptureCallback>
 8002408:	e005      	b.n	8002416 <HAL_TIM_IRQHandler+0xfe>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800240a:	6878      	ldr	r0, [r7, #4]
 800240c:	f000 f88c 	bl	8002528 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002410:	6878      	ldr	r0, [r7, #4]
 8002412:	f000 f89b 	bl	800254c <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	2200      	movs	r2, #0
 800241a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	691b      	ldr	r3, [r3, #16]
 8002422:	f003 0310 	and.w	r3, r3, #16
 8002426:	2b10      	cmp	r3, #16
 8002428:	d122      	bne.n	8002470 <HAL_TIM_IRQHandler+0x158>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	68db      	ldr	r3, [r3, #12]
 8002430:	f003 0310 	and.w	r3, r3, #16
 8002434:	2b10      	cmp	r3, #16
 8002436:	d11b      	bne.n	8002470 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	f06f 0210 	mvn.w	r2, #16
 8002440:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	2208      	movs	r2, #8
 8002446:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	69db      	ldr	r3, [r3, #28]
 800244e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002452:	2b00      	cmp	r3, #0
 8002454:	d003      	beq.n	800245e <HAL_TIM_IRQHandler+0x146>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 8002456:	6878      	ldr	r0, [r7, #4]
 8002458:	f000 f86f 	bl	800253a <HAL_TIM_IC_CaptureCallback>
 800245c:	e005      	b.n	800246a <HAL_TIM_IRQHandler+0x152>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800245e:	6878      	ldr	r0, [r7, #4]
 8002460:	f000 f862 	bl	8002528 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002464:	6878      	ldr	r0, [r7, #4]
 8002466:	f000 f871 	bl	800254c <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	2200      	movs	r2, #0
 800246e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	691b      	ldr	r3, [r3, #16]
 8002476:	f003 0301 	and.w	r3, r3, #1
 800247a:	2b01      	cmp	r3, #1
 800247c:	d10e      	bne.n	800249c <HAL_TIM_IRQHandler+0x184>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	68db      	ldr	r3, [r3, #12]
 8002484:	f003 0301 	and.w	r3, r3, #1
 8002488:	2b01      	cmp	r3, #1
 800248a:	d107      	bne.n	800249c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	f06f 0201 	mvn.w	r2, #1
 8002494:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8002496:	6878      	ldr	r0, [r7, #4]
 8002498:	f002 f82e 	bl	80044f8 <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	691b      	ldr	r3, [r3, #16]
 80024a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80024a6:	2b80      	cmp	r3, #128	; 0x80
 80024a8:	d10e      	bne.n	80024c8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	68db      	ldr	r3, [r3, #12]
 80024b0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80024b4:	2b80      	cmp	r3, #128	; 0x80
 80024b6:	d107      	bne.n	80024c8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80024c0:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 80024c2:	6878      	ldr	r0, [r7, #4]
 80024c4:	f000 f8c3 	bl	800264e <HAL_TIMEx_BreakCallback>
    }
  }
  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	691b      	ldr	r3, [r3, #16]
 80024ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80024d2:	2b40      	cmp	r3, #64	; 0x40
 80024d4:	d10e      	bne.n	80024f4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	68db      	ldr	r3, [r3, #12]
 80024dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80024e0:	2b40      	cmp	r3, #64	; 0x40
 80024e2:	d107      	bne.n	80024f4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80024ec:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80024ee:	6878      	ldr	r0, [r7, #4]
 80024f0:	f000 f835 	bl	800255e <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	691b      	ldr	r3, [r3, #16]
 80024fa:	f003 0320 	and.w	r3, r3, #32
 80024fe:	2b20      	cmp	r3, #32
 8002500:	d10e      	bne.n	8002520 <HAL_TIM_IRQHandler+0x208>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	68db      	ldr	r3, [r3, #12]
 8002508:	f003 0320 	and.w	r3, r3, #32
 800250c:	2b20      	cmp	r3, #32
 800250e:	d107      	bne.n	8002520 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	f06f 0220 	mvn.w	r2, #32
 8002518:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 800251a:	6878      	ldr	r0, [r7, #4]
 800251c:	f000 f88e 	bl	800263c <HAL_TIMEx_CommutationCallback>
    }
  }
}
 8002520:	bf00      	nop
 8002522:	3708      	adds	r7, #8
 8002524:	46bd      	mov	sp, r7
 8002526:	bd80      	pop	{r7, pc}

08002528 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non blocking mode 
  * @param  htim : TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002528:	b480      	push	{r7}
 800252a:	b083      	sub	sp, #12
 800252c:	af00      	add	r7, sp, #0
 800252e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002530:	bf00      	nop
 8002532:	370c      	adds	r7, #12
 8002534:	46bd      	mov	sp, r7
 8002536:	bc80      	pop	{r7}
 8002538:	4770      	bx	lr

0800253a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non blocking mode 
  * @param  htim : TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800253a:	b480      	push	{r7}
 800253c:	b083      	sub	sp, #12
 800253e:	af00      	add	r7, sp, #0
 8002540:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002542:	bf00      	nop
 8002544:	370c      	adds	r7, #12
 8002546:	46bd      	mov	sp, r7
 8002548:	bc80      	pop	{r7}
 800254a:	4770      	bx	lr

0800254c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non blocking mode 
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800254c:	b480      	push	{r7}
 800254e:	b083      	sub	sp, #12
 8002550:	af00      	add	r7, sp, #0
 8002552:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002554:	bf00      	nop
 8002556:	370c      	adds	r7, #12
 8002558:	46bd      	mov	sp, r7
 800255a:	bc80      	pop	{r7}
 800255c:	4770      	bx	lr

0800255e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non blocking mode 
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800255e:	b480      	push	{r7}
 8002560:	b083      	sub	sp, #12
 8002562:	af00      	add	r7, sp, #0
 8002564:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002566:	bf00      	nop
 8002568:	370c      	adds	r7, #12
 800256a:	46bd      	mov	sp, r7
 800256c:	bc80      	pop	{r7}
 800256e:	4770      	bx	lr

08002570 <TIM_Base_SetConfig>:
  * @param  TIMx : TIM periheral
  * @param  Structure : TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002570:	b480      	push	{r7}
 8002572:	b085      	sub	sp, #20
 8002574:	af00      	add	r7, sp, #0
 8002576:	6078      	str	r0, [r7, #4]
 8002578:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1 = 0U;
 800257a:	2300      	movs	r3, #0
 800257c:	60fb      	str	r3, [r7, #12]
  tmpcr1 = TIMx->CR1;
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	4a2a      	ldr	r2, [pc, #168]	; (8002630 <TIM_Base_SetConfig+0xc0>)
 8002588:	4293      	cmp	r3, r2
 800258a:	d00b      	beq.n	80025a4 <TIM_Base_SetConfig+0x34>
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002592:	d007      	beq.n	80025a4 <TIM_Base_SetConfig+0x34>
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	4a27      	ldr	r2, [pc, #156]	; (8002634 <TIM_Base_SetConfig+0xc4>)
 8002598:	4293      	cmp	r3, r2
 800259a:	d003      	beq.n	80025a4 <TIM_Base_SetConfig+0x34>
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	4a26      	ldr	r2, [pc, #152]	; (8002638 <TIM_Base_SetConfig+0xc8>)
 80025a0:	4293      	cmp	r3, r2
 80025a2:	d108      	bne.n	80025b6 <TIM_Base_SetConfig+0x46>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80025aa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80025ac:	683b      	ldr	r3, [r7, #0]
 80025ae:	685b      	ldr	r3, [r3, #4]
 80025b0:	68fa      	ldr	r2, [r7, #12]
 80025b2:	4313      	orrs	r3, r2
 80025b4:	60fb      	str	r3, [r7, #12]
  }

  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	4a1d      	ldr	r2, [pc, #116]	; (8002630 <TIM_Base_SetConfig+0xc0>)
 80025ba:	4293      	cmp	r3, r2
 80025bc:	d00b      	beq.n	80025d6 <TIM_Base_SetConfig+0x66>
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80025c4:	d007      	beq.n	80025d6 <TIM_Base_SetConfig+0x66>
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	4a1a      	ldr	r2, [pc, #104]	; (8002634 <TIM_Base_SetConfig+0xc4>)
 80025ca:	4293      	cmp	r3, r2
 80025cc:	d003      	beq.n	80025d6 <TIM_Base_SetConfig+0x66>
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	4a19      	ldr	r2, [pc, #100]	; (8002638 <TIM_Base_SetConfig+0xc8>)
 80025d2:	4293      	cmp	r3, r2
 80025d4:	d108      	bne.n	80025e8 <TIM_Base_SetConfig+0x78>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80025dc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80025de:	683b      	ldr	r3, [r7, #0]
 80025e0:	68db      	ldr	r3, [r3, #12]
 80025e2:	68fa      	ldr	r2, [r7, #12]
 80025e4:	4313      	orrs	r3, r2
 80025e6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  tmpcr1 &= ~TIM_CR1_ARPE;
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80025ee:	60fb      	str	r3, [r7, #12]
  tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
 80025f0:	683b      	ldr	r3, [r7, #0]
 80025f2:	695b      	ldr	r3, [r3, #20]
 80025f4:	68fa      	ldr	r2, [r7, #12]
 80025f6:	4313      	orrs	r3, r2
 80025f8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	68fa      	ldr	r2, [r7, #12]
 80025fe:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002600:	683b      	ldr	r3, [r7, #0]
 8002602:	689a      	ldr	r2, [r3, #8]
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8002608:	683b      	ldr	r3, [r7, #0]
 800260a:	681a      	ldr	r2, [r3, #0]
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	4a07      	ldr	r2, [pc, #28]	; (8002630 <TIM_Base_SetConfig+0xc0>)
 8002614:	4293      	cmp	r3, r2
 8002616:	d103      	bne.n	8002620 <TIM_Base_SetConfig+0xb0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002618:	683b      	ldr	r3, [r7, #0]
 800261a:	691a      	ldr	r2, [r3, #16]
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_EGR_UG;
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	2201      	movs	r2, #1
 8002624:	615a      	str	r2, [r3, #20]
}
 8002626:	bf00      	nop
 8002628:	3714      	adds	r7, #20
 800262a:	46bd      	mov	sp, r7
 800262c:	bc80      	pop	{r7}
 800262e:	4770      	bx	lr
 8002630:	40012c00 	.word	0x40012c00
 8002634:	40000400 	.word	0x40000400
 8002638:	40000800 	.word	0x40000800

0800263c <HAL_TIMEx_CommutationCallback>:
  * @brief  Hall commutation changed callback in non blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutationCallback(TIM_HandleTypeDef *htim)
{
 800263c:	b480      	push	{r7}
 800263e:	b083      	sub	sp, #12
 8002640:	af00      	add	r7, sp, #0
 8002642:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutationCallback could be implemented in the user file
   */
}
 8002644:	bf00      	nop
 8002646:	370c      	adds	r7, #12
 8002648:	46bd      	mov	sp, r7
 800264a:	bc80      	pop	{r7}
 800264c:	4770      	bx	lr

0800264e <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800264e:	b480      	push	{r7}
 8002650:	b083      	sub	sp, #12
 8002652:	af00      	add	r7, sp, #0
 8002654:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002656:	bf00      	nop
 8002658:	370c      	adds	r7, #12
 800265a:	46bd      	mov	sp, r7
 800265c:	bc80      	pop	{r7}
 800265e:	4770      	bx	lr

08002660 <osSystickHandler>:
* @brief  Handles the tick increment
* @param  none.
* @retval none.
*/
void osSystickHandler(void)
{
 8002660:	b580      	push	{r7, lr}
 8002662:	af00      	add	r7, sp, #0

#if (INCLUDE_xTaskGetSchedulerState  == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8002664:	f001 f83a 	bl	80036dc <xTaskGetSchedulerState>
 8002668:	4603      	mov	r3, r0
 800266a:	2b01      	cmp	r3, #1
 800266c:	d001      	beq.n	8002672 <osSystickHandler+0x12>
  {
#endif  /* INCLUDE_xTaskGetSchedulerState */  
    xPortSysTickHandler();
 800266e:	f000 f9fb 	bl	8002a68 <xPortSysTickHandler>
#if (INCLUDE_xTaskGetSchedulerState  == 1 )
  }
#endif  /* INCLUDE_xTaskGetSchedulerState */  
}
 8002672:	bf00      	nop
 8002674:	bd80      	pop	{r7, pc}

08002676 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8002676:	b480      	push	{r7}
 8002678:	b083      	sub	sp, #12
 800267a:	af00      	add	r7, sp, #0
 800267c:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	f103 0208 	add.w	r2, r3, #8
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	f04f 32ff 	mov.w	r2, #4294967295
 800268e:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	f103 0208 	add.w	r2, r3, #8
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	f103 0208 	add.w	r2, r3, #8
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	2200      	movs	r2, #0
 80026a8:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80026aa:	bf00      	nop
 80026ac:	370c      	adds	r7, #12
 80026ae:	46bd      	mov	sp, r7
 80026b0:	bc80      	pop	{r7}
 80026b2:	4770      	bx	lr

080026b4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80026b4:	b480      	push	{r7}
 80026b6:	b083      	sub	sp, #12
 80026b8:	af00      	add	r7, sp, #0
 80026ba:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	2200      	movs	r2, #0
 80026c0:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80026c2:	bf00      	nop
 80026c4:	370c      	adds	r7, #12
 80026c6:	46bd      	mov	sp, r7
 80026c8:	bc80      	pop	{r7}
 80026ca:	4770      	bx	lr

080026cc <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80026cc:	b480      	push	{r7}
 80026ce:	b085      	sub	sp, #20
 80026d0:	af00      	add	r7, sp, #0
 80026d2:	6078      	str	r0, [r7, #4]
 80026d4:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	685b      	ldr	r3, [r3, #4]
 80026da:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80026dc:	683b      	ldr	r3, [r7, #0]
 80026de:	68fa      	ldr	r2, [r7, #12]
 80026e0:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	689a      	ldr	r2, [r3, #8]
 80026e6:	683b      	ldr	r3, [r7, #0]
 80026e8:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	689b      	ldr	r3, [r3, #8]
 80026ee:	683a      	ldr	r2, [r7, #0]
 80026f0:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	683a      	ldr	r2, [r7, #0]
 80026f6:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 80026f8:	683b      	ldr	r3, [r7, #0]
 80026fa:	687a      	ldr	r2, [r7, #4]
 80026fc:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	1c5a      	adds	r2, r3, #1
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	601a      	str	r2, [r3, #0]
}
 8002708:	bf00      	nop
 800270a:	3714      	adds	r7, #20
 800270c:	46bd      	mov	sp, r7
 800270e:	bc80      	pop	{r7}
 8002710:	4770      	bx	lr

08002712 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002712:	b480      	push	{r7}
 8002714:	b085      	sub	sp, #20
 8002716:	af00      	add	r7, sp, #0
 8002718:	6078      	str	r0, [r7, #4]
 800271a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800271c:	683b      	ldr	r3, [r7, #0]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8002722:	68bb      	ldr	r3, [r7, #8]
 8002724:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002728:	d103      	bne.n	8002732 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	691b      	ldr	r3, [r3, #16]
 800272e:	60fb      	str	r3, [r7, #12]
 8002730:	e00c      	b.n	800274c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	3308      	adds	r3, #8
 8002736:	60fb      	str	r3, [r7, #12]
 8002738:	e002      	b.n	8002740 <vListInsert+0x2e>
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	685b      	ldr	r3, [r3, #4]
 800273e:	60fb      	str	r3, [r7, #12]
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	685b      	ldr	r3, [r3, #4]
 8002744:	681a      	ldr	r2, [r3, #0]
 8002746:	68bb      	ldr	r3, [r7, #8]
 8002748:	429a      	cmp	r2, r3
 800274a:	d9f6      	bls.n	800273a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	685a      	ldr	r2, [r3, #4]
 8002750:	683b      	ldr	r3, [r7, #0]
 8002752:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8002754:	683b      	ldr	r3, [r7, #0]
 8002756:	685b      	ldr	r3, [r3, #4]
 8002758:	683a      	ldr	r2, [r7, #0]
 800275a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800275c:	683b      	ldr	r3, [r7, #0]
 800275e:	68fa      	ldr	r2, [r7, #12]
 8002760:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	683a      	ldr	r2, [r7, #0]
 8002766:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8002768:	683b      	ldr	r3, [r7, #0]
 800276a:	687a      	ldr	r2, [r7, #4]
 800276c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	1c5a      	adds	r2, r3, #1
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	601a      	str	r2, [r3, #0]
}
 8002778:	bf00      	nop
 800277a:	3714      	adds	r7, #20
 800277c:	46bd      	mov	sp, r7
 800277e:	bc80      	pop	{r7}
 8002780:	4770      	bx	lr

08002782 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002782:	b480      	push	{r7}
 8002784:	b085      	sub	sp, #20
 8002786:	af00      	add	r7, sp, #0
 8002788:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	691b      	ldr	r3, [r3, #16]
 800278e:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	685b      	ldr	r3, [r3, #4]
 8002794:	687a      	ldr	r2, [r7, #4]
 8002796:	6892      	ldr	r2, [r2, #8]
 8002798:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	689b      	ldr	r3, [r3, #8]
 800279e:	687a      	ldr	r2, [r7, #4]
 80027a0:	6852      	ldr	r2, [r2, #4]
 80027a2:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	685a      	ldr	r2, [r3, #4]
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	429a      	cmp	r2, r3
 80027ac:	d103      	bne.n	80027b6 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	689a      	ldr	r2, [r3, #8]
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	2200      	movs	r2, #0
 80027ba:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	1e5a      	subs	r2, r3, #1
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	681b      	ldr	r3, [r3, #0]
}
 80027ca:	4618      	mov	r0, r3
 80027cc:	3714      	adds	r7, #20
 80027ce:	46bd      	mov	sp, r7
 80027d0:	bc80      	pop	{r7}
 80027d2:	4770      	bx	lr

080027d4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80027d4:	b480      	push	{r7}
 80027d6:	b085      	sub	sp, #20
 80027d8:	af00      	add	r7, sp, #0
 80027da:	60f8      	str	r0, [r7, #12]
 80027dc:	60b9      	str	r1, [r7, #8]
 80027de:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	3b04      	subs	r3, #4
 80027e4:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80027ec:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	3b04      	subs	r3, #4
 80027f2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80027f4:	68bb      	ldr	r3, [r7, #8]
 80027f6:	f023 0201 	bic.w	r2, r3, #1
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	3b04      	subs	r3, #4
 8002802:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8002804:	4a08      	ldr	r2, [pc, #32]	; (8002828 <pxPortInitialiseStack+0x54>)
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	3b14      	subs	r3, #20
 800280e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8002810:	687a      	ldr	r2, [r7, #4]
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	3b20      	subs	r3, #32
 800281a:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800281c:	68fb      	ldr	r3, [r7, #12]
}
 800281e:	4618      	mov	r0, r3
 8002820:	3714      	adds	r7, #20
 8002822:	46bd      	mov	sp, r7
 8002824:	bc80      	pop	{r7}
 8002826:	4770      	bx	lr
 8002828:	0800282d 	.word	0x0800282d

0800282c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800282c:	b480      	push	{r7}
 800282e:	b083      	sub	sp, #12
 8002830:	af00      	add	r7, sp, #0
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8002832:	4b0c      	ldr	r3, [pc, #48]	; (8002864 <prvTaskExitError+0x38>)
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	f1b3 3fff 	cmp.w	r3, #4294967295
 800283a:	d009      	beq.n	8002850 <prvTaskExitError+0x24>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800283c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002840:	f383 8811 	msr	BASEPRI, r3
 8002844:	f3bf 8f6f 	isb	sy
 8002848:	f3bf 8f4f 	dsb	sy
 800284c:	607b      	str	r3, [r7, #4]
 800284e:	e7fe      	b.n	800284e <prvTaskExitError+0x22>
 8002850:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002854:	f383 8811 	msr	BASEPRI, r3
 8002858:	f3bf 8f6f 	isb	sy
 800285c:	f3bf 8f4f 	dsb	sy
 8002860:	603b      	str	r3, [r7, #0]
	portDISABLE_INTERRUPTS();
	for( ;; );
 8002862:	e7fe      	b.n	8002862 <prvTaskExitError+0x36>
 8002864:	20000004 	.word	0x20000004
	...

08002870 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8002870:	4b07      	ldr	r3, [pc, #28]	; (8002890 <pxCurrentTCBConst2>)
 8002872:	6819      	ldr	r1, [r3, #0]
 8002874:	6808      	ldr	r0, [r1, #0]
 8002876:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800287a:	f380 8809 	msr	PSP, r0
 800287e:	f3bf 8f6f 	isb	sy
 8002882:	f04f 0000 	mov.w	r0, #0
 8002886:	f380 8811 	msr	BASEPRI, r0
 800288a:	f04e 0e0d 	orr.w	lr, lr, #13
 800288e:	4770      	bx	lr

08002890 <pxCurrentTCBConst2>:
 8002890:	20000c50 	.word	0x20000c50
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8002894:	bf00      	nop
 8002896:	bf00      	nop

08002898 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8002898:	4806      	ldr	r0, [pc, #24]	; (80028b4 <prvPortStartFirstTask+0x1c>)
 800289a:	6800      	ldr	r0, [r0, #0]
 800289c:	6800      	ldr	r0, [r0, #0]
 800289e:	f380 8808 	msr	MSP, r0
 80028a2:	b662      	cpsie	i
 80028a4:	b661      	cpsie	f
 80028a6:	f3bf 8f4f 	dsb	sy
 80028aa:	f3bf 8f6f 	isb	sy
 80028ae:	df00      	svc	0
 80028b0:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80028b2:	bf00      	nop
 80028b4:	e000ed08 	.word	0xe000ed08

080028b8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80028b8:	b580      	push	{r7, lr}
 80028ba:	b084      	sub	sp, #16
 80028bc:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80028be:	4b28      	ldr	r3, [pc, #160]	; (8002960 <xPortStartScheduler+0xa8>)
 80028c0:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	781b      	ldrb	r3, [r3, #0]
 80028c6:	b2db      	uxtb	r3, r3
 80028c8:	60bb      	str	r3, [r7, #8]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	22ff      	movs	r2, #255	; 0xff
 80028ce:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	781b      	ldrb	r3, [r3, #0]
 80028d4:	b2db      	uxtb	r3, r3
 80028d6:	71fb      	strb	r3, [r7, #7]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80028d8:	79fb      	ldrb	r3, [r7, #7]
 80028da:	b2db      	uxtb	r3, r3
 80028dc:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80028e0:	b2da      	uxtb	r2, r3
 80028e2:	4b20      	ldr	r3, [pc, #128]	; (8002964 <xPortStartScheduler+0xac>)
 80028e4:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80028e6:	4b20      	ldr	r3, [pc, #128]	; (8002968 <xPortStartScheduler+0xb0>)
 80028e8:	2207      	movs	r2, #7
 80028ea:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80028ec:	e009      	b.n	8002902 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 80028ee:	4b1e      	ldr	r3, [pc, #120]	; (8002968 <xPortStartScheduler+0xb0>)
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	3b01      	subs	r3, #1
 80028f4:	4a1c      	ldr	r2, [pc, #112]	; (8002968 <xPortStartScheduler+0xb0>)
 80028f6:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80028f8:	79fb      	ldrb	r3, [r7, #7]
 80028fa:	b2db      	uxtb	r3, r3
 80028fc:	005b      	lsls	r3, r3, #1
 80028fe:	b2db      	uxtb	r3, r3
 8002900:	71fb      	strb	r3, [r7, #7]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8002902:	79fb      	ldrb	r3, [r7, #7]
 8002904:	b2db      	uxtb	r3, r3
 8002906:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800290a:	2b80      	cmp	r3, #128	; 0x80
 800290c:	d0ef      	beq.n	80028ee <xPortStartScheduler+0x36>
		}

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800290e:	4b16      	ldr	r3, [pc, #88]	; (8002968 <xPortStartScheduler+0xb0>)
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	021b      	lsls	r3, r3, #8
 8002914:	4a14      	ldr	r2, [pc, #80]	; (8002968 <xPortStartScheduler+0xb0>)
 8002916:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8002918:	4b13      	ldr	r3, [pc, #76]	; (8002968 <xPortStartScheduler+0xb0>)
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8002920:	4a11      	ldr	r2, [pc, #68]	; (8002968 <xPortStartScheduler+0xb0>)
 8002922:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8002924:	68bb      	ldr	r3, [r7, #8]
 8002926:	b2da      	uxtb	r2, r3
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800292c:	4a0f      	ldr	r2, [pc, #60]	; (800296c <xPortStartScheduler+0xb4>)
 800292e:	4b0f      	ldr	r3, [pc, #60]	; (800296c <xPortStartScheduler+0xb4>)
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002936:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8002938:	4a0c      	ldr	r2, [pc, #48]	; (800296c <xPortStartScheduler+0xb4>)
 800293a:	4b0c      	ldr	r3, [pc, #48]	; (800296c <xPortStartScheduler+0xb4>)
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8002942:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8002944:	f000 f8b0 	bl	8002aa8 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8002948:	4b09      	ldr	r3, [pc, #36]	; (8002970 <xPortStartScheduler+0xb8>)
 800294a:	2200      	movs	r2, #0
 800294c:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800294e:	f7ff ffa3 	bl	8002898 <prvPortStartFirstTask>

	/* Should never get here as the tasks will now be executing!  Call the task
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS. */
	prvTaskExitError();
 8002952:	f7ff ff6b 	bl	800282c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8002956:	2300      	movs	r3, #0
}
 8002958:	4618      	mov	r0, r3
 800295a:	3710      	adds	r7, #16
 800295c:	46bd      	mov	sp, r7
 800295e:	bd80      	pop	{r7, pc}
 8002960:	e000e400 	.word	0xe000e400
 8002964:	20000030 	.word	0x20000030
 8002968:	20000034 	.word	0x20000034
 800296c:	e000ed20 	.word	0xe000ed20
 8002970:	20000004 	.word	0x20000004

08002974 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8002974:	b480      	push	{r7}
 8002976:	b083      	sub	sp, #12
 8002978:	af00      	add	r7, sp, #0
 800297a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800297e:	f383 8811 	msr	BASEPRI, r3
 8002982:	f3bf 8f6f 	isb	sy
 8002986:	f3bf 8f4f 	dsb	sy
 800298a:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800298c:	4b0e      	ldr	r3, [pc, #56]	; (80029c8 <vPortEnterCritical+0x54>)
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	3301      	adds	r3, #1
 8002992:	4a0d      	ldr	r2, [pc, #52]	; (80029c8 <vPortEnterCritical+0x54>)
 8002994:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8002996:	4b0c      	ldr	r3, [pc, #48]	; (80029c8 <vPortEnterCritical+0x54>)
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	2b01      	cmp	r3, #1
 800299c:	d10e      	bne.n	80029bc <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800299e:	4b0b      	ldr	r3, [pc, #44]	; (80029cc <vPortEnterCritical+0x58>)
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	b2db      	uxtb	r3, r3
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d009      	beq.n	80029bc <vPortEnterCritical+0x48>
 80029a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80029ac:	f383 8811 	msr	BASEPRI, r3
 80029b0:	f3bf 8f6f 	isb	sy
 80029b4:	f3bf 8f4f 	dsb	sy
 80029b8:	603b      	str	r3, [r7, #0]
 80029ba:	e7fe      	b.n	80029ba <vPortEnterCritical+0x46>
	}
}
 80029bc:	bf00      	nop
 80029be:	370c      	adds	r7, #12
 80029c0:	46bd      	mov	sp, r7
 80029c2:	bc80      	pop	{r7}
 80029c4:	4770      	bx	lr
 80029c6:	bf00      	nop
 80029c8:	20000004 	.word	0x20000004
 80029cc:	e000ed04 	.word	0xe000ed04

080029d0 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80029d0:	b480      	push	{r7}
 80029d2:	b083      	sub	sp, #12
 80029d4:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80029d6:	4b10      	ldr	r3, [pc, #64]	; (8002a18 <vPortExitCritical+0x48>)
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d109      	bne.n	80029f2 <vPortExitCritical+0x22>
 80029de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80029e2:	f383 8811 	msr	BASEPRI, r3
 80029e6:	f3bf 8f6f 	isb	sy
 80029ea:	f3bf 8f4f 	dsb	sy
 80029ee:	607b      	str	r3, [r7, #4]
 80029f0:	e7fe      	b.n	80029f0 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 80029f2:	4b09      	ldr	r3, [pc, #36]	; (8002a18 <vPortExitCritical+0x48>)
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	3b01      	subs	r3, #1
 80029f8:	4a07      	ldr	r2, [pc, #28]	; (8002a18 <vPortExitCritical+0x48>)
 80029fa:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80029fc:	4b06      	ldr	r3, [pc, #24]	; (8002a18 <vPortExitCritical+0x48>)
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d104      	bne.n	8002a0e <vPortExitCritical+0x3e>
 8002a04:	2300      	movs	r3, #0
 8002a06:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8002a08:	683b      	ldr	r3, [r7, #0]
 8002a0a:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 8002a0e:	bf00      	nop
 8002a10:	370c      	adds	r7, #12
 8002a12:	46bd      	mov	sp, r7
 8002a14:	bc80      	pop	{r7}
 8002a16:	4770      	bx	lr
 8002a18:	20000004 	.word	0x20000004
 8002a1c:	00000000 	.word	0x00000000

08002a20 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8002a20:	f3ef 8009 	mrs	r0, PSP
 8002a24:	f3bf 8f6f 	isb	sy
 8002a28:	4b0d      	ldr	r3, [pc, #52]	; (8002a60 <pxCurrentTCBConst>)
 8002a2a:	681a      	ldr	r2, [r3, #0]
 8002a2c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8002a30:	6010      	str	r0, [r2, #0]
 8002a32:	e92d 4008 	stmdb	sp!, {r3, lr}
 8002a36:	f04f 0050 	mov.w	r0, #80	; 0x50
 8002a3a:	f380 8811 	msr	BASEPRI, r0
 8002a3e:	f000 fd2b 	bl	8003498 <vTaskSwitchContext>
 8002a42:	f04f 0000 	mov.w	r0, #0
 8002a46:	f380 8811 	msr	BASEPRI, r0
 8002a4a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8002a4e:	6819      	ldr	r1, [r3, #0]
 8002a50:	6808      	ldr	r0, [r1, #0]
 8002a52:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8002a56:	f380 8809 	msr	PSP, r0
 8002a5a:	f3bf 8f6f 	isb	sy
 8002a5e:	4770      	bx	lr

08002a60 <pxCurrentTCBConst>:
 8002a60:	20000c50 	.word	0x20000c50
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8002a64:	bf00      	nop
 8002a66:	bf00      	nop

08002a68 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8002a68:	b580      	push	{r7, lr}
 8002a6a:	b082      	sub	sp, #8
 8002a6c:	af00      	add	r7, sp, #0
	__asm volatile
 8002a6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a72:	f383 8811 	msr	BASEPRI, r3
 8002a76:	f3bf 8f6f 	isb	sy
 8002a7a:	f3bf 8f4f 	dsb	sy
 8002a7e:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8002a80:	f000 fc4e 	bl	8003320 <xTaskIncrementTick>
 8002a84:	4603      	mov	r3, r0
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d003      	beq.n	8002a92 <xPortSysTickHandler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8002a8a:	4b06      	ldr	r3, [pc, #24]	; (8002aa4 <xPortSysTickHandler+0x3c>)
 8002a8c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002a90:	601a      	str	r2, [r3, #0]
 8002a92:	2300      	movs	r3, #0
 8002a94:	603b      	str	r3, [r7, #0]
	__asm volatile
 8002a96:	683b      	ldr	r3, [r7, #0]
 8002a98:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 8002a9c:	bf00      	nop
 8002a9e:	3708      	adds	r7, #8
 8002aa0:	46bd      	mov	sp, r7
 8002aa2:	bd80      	pop	{r7, pc}
 8002aa4:	e000ed04 	.word	0xe000ed04

08002aa8 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8002aa8:	b480      	push	{r7}
 8002aaa:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8002aac:	4a07      	ldr	r2, [pc, #28]	; (8002acc <vPortSetupTimerInterrupt+0x24>)
 8002aae:	4b08      	ldr	r3, [pc, #32]	; (8002ad0 <vPortSetupTimerInterrupt+0x28>)
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	4908      	ldr	r1, [pc, #32]	; (8002ad4 <vPortSetupTimerInterrupt+0x2c>)
 8002ab4:	fba1 1303 	umull	r1, r3, r1, r3
 8002ab8:	099b      	lsrs	r3, r3, #6
 8002aba:	3b01      	subs	r3, #1
 8002abc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8002abe:	4b06      	ldr	r3, [pc, #24]	; (8002ad8 <vPortSetupTimerInterrupt+0x30>)
 8002ac0:	2207      	movs	r2, #7
 8002ac2:	601a      	str	r2, [r3, #0]
}
 8002ac4:	bf00      	nop
 8002ac6:	46bd      	mov	sp, r7
 8002ac8:	bc80      	pop	{r7}
 8002aca:	4770      	bx	lr
 8002acc:	e000e014 	.word	0xe000e014
 8002ad0:	20000010 	.word	0x20000010
 8002ad4:	10624dd3 	.word	0x10624dd3
 8002ad8:	e000e010 	.word	0xe000e010

08002adc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8002adc:	b580      	push	{r7, lr}
 8002ade:	b08a      	sub	sp, #40	; 0x28
 8002ae0:	af00      	add	r7, sp, #0
 8002ae2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8002ae4:	2300      	movs	r3, #0
 8002ae6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8002ae8:	f000 fb70 	bl	80031cc <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8002aec:	4b57      	ldr	r3, [pc, #348]	; (8002c4c <pvPortMalloc+0x170>)
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d101      	bne.n	8002af8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8002af4:	f000 f90c 	bl	8002d10 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8002af8:	4b55      	ldr	r3, [pc, #340]	; (8002c50 <pvPortMalloc+0x174>)
 8002afa:	681a      	ldr	r2, [r3, #0]
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	4013      	ands	r3, r2
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	f040 808c 	bne.w	8002c1e <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d01c      	beq.n	8002b46 <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 8002b0c:	2208      	movs	r2, #8
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	4413      	add	r3, r2
 8002b12:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	f003 0307 	and.w	r3, r3, #7
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d013      	beq.n	8002b46 <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	f023 0307 	bic.w	r3, r3, #7
 8002b24:	3308      	adds	r3, #8
 8002b26:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	f003 0307 	and.w	r3, r3, #7
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d009      	beq.n	8002b46 <pvPortMalloc+0x6a>
	__asm volatile
 8002b32:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b36:	f383 8811 	msr	BASEPRI, r3
 8002b3a:	f3bf 8f6f 	isb	sy
 8002b3e:	f3bf 8f4f 	dsb	sy
 8002b42:	617b      	str	r3, [r7, #20]
 8002b44:	e7fe      	b.n	8002b44 <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d068      	beq.n	8002c1e <pvPortMalloc+0x142>
 8002b4c:	4b41      	ldr	r3, [pc, #260]	; (8002c54 <pvPortMalloc+0x178>)
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	687a      	ldr	r2, [r7, #4]
 8002b52:	429a      	cmp	r2, r3
 8002b54:	d863      	bhi.n	8002c1e <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8002b56:	4b40      	ldr	r3, [pc, #256]	; (8002c58 <pvPortMalloc+0x17c>)
 8002b58:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8002b5a:	4b3f      	ldr	r3, [pc, #252]	; (8002c58 <pvPortMalloc+0x17c>)
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8002b60:	e004      	b.n	8002b6c <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 8002b62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b64:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8002b66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8002b6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b6e:	685a      	ldr	r2, [r3, #4]
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	429a      	cmp	r2, r3
 8002b74:	d203      	bcs.n	8002b7e <pvPortMalloc+0xa2>
 8002b76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d1f1      	bne.n	8002b62 <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8002b7e:	4b33      	ldr	r3, [pc, #204]	; (8002c4c <pvPortMalloc+0x170>)
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002b84:	429a      	cmp	r2, r3
 8002b86:	d04a      	beq.n	8002c1e <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8002b88:	6a3b      	ldr	r3, [r7, #32]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	2208      	movs	r2, #8
 8002b8e:	4413      	add	r3, r2
 8002b90:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8002b92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b94:	681a      	ldr	r2, [r3, #0]
 8002b96:	6a3b      	ldr	r3, [r7, #32]
 8002b98:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8002b9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b9c:	685a      	ldr	r2, [r3, #4]
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	1ad2      	subs	r2, r2, r3
 8002ba2:	2308      	movs	r3, #8
 8002ba4:	005b      	lsls	r3, r3, #1
 8002ba6:	429a      	cmp	r2, r3
 8002ba8:	d91e      	bls.n	8002be8 <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8002baa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	4413      	add	r3, r2
 8002bb0:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8002bb2:	69bb      	ldr	r3, [r7, #24]
 8002bb4:	f003 0307 	and.w	r3, r3, #7
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d009      	beq.n	8002bd0 <pvPortMalloc+0xf4>
 8002bbc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002bc0:	f383 8811 	msr	BASEPRI, r3
 8002bc4:	f3bf 8f6f 	isb	sy
 8002bc8:	f3bf 8f4f 	dsb	sy
 8002bcc:	613b      	str	r3, [r7, #16]
 8002bce:	e7fe      	b.n	8002bce <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8002bd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bd2:	685a      	ldr	r2, [r3, #4]
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	1ad2      	subs	r2, r2, r3
 8002bd8:	69bb      	ldr	r3, [r7, #24]
 8002bda:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8002bdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bde:	687a      	ldr	r2, [r7, #4]
 8002be0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8002be2:	69b8      	ldr	r0, [r7, #24]
 8002be4:	f000 f8f6 	bl	8002dd4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8002be8:	4b1a      	ldr	r3, [pc, #104]	; (8002c54 <pvPortMalloc+0x178>)
 8002bea:	681a      	ldr	r2, [r3, #0]
 8002bec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bee:	685b      	ldr	r3, [r3, #4]
 8002bf0:	1ad3      	subs	r3, r2, r3
 8002bf2:	4a18      	ldr	r2, [pc, #96]	; (8002c54 <pvPortMalloc+0x178>)
 8002bf4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8002bf6:	4b17      	ldr	r3, [pc, #92]	; (8002c54 <pvPortMalloc+0x178>)
 8002bf8:	681a      	ldr	r2, [r3, #0]
 8002bfa:	4b18      	ldr	r3, [pc, #96]	; (8002c5c <pvPortMalloc+0x180>)
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	429a      	cmp	r2, r3
 8002c00:	d203      	bcs.n	8002c0a <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8002c02:	4b14      	ldr	r3, [pc, #80]	; (8002c54 <pvPortMalloc+0x178>)
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	4a15      	ldr	r2, [pc, #84]	; (8002c5c <pvPortMalloc+0x180>)
 8002c08:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8002c0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c0c:	685a      	ldr	r2, [r3, #4]
 8002c0e:	4b10      	ldr	r3, [pc, #64]	; (8002c50 <pvPortMalloc+0x174>)
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	431a      	orrs	r2, r3
 8002c14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c16:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8002c18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c1a:	2200      	movs	r2, #0
 8002c1c:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8002c1e:	f000 fae3 	bl	80031e8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8002c22:	69fb      	ldr	r3, [r7, #28]
 8002c24:	f003 0307 	and.w	r3, r3, #7
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d009      	beq.n	8002c40 <pvPortMalloc+0x164>
 8002c2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c30:	f383 8811 	msr	BASEPRI, r3
 8002c34:	f3bf 8f6f 	isb	sy
 8002c38:	f3bf 8f4f 	dsb	sy
 8002c3c:	60fb      	str	r3, [r7, #12]
 8002c3e:	e7fe      	b.n	8002c3e <pvPortMalloc+0x162>
	return pvReturn;
 8002c40:	69fb      	ldr	r3, [r7, #28]
}
 8002c42:	4618      	mov	r0, r3
 8002c44:	3728      	adds	r7, #40	; 0x28
 8002c46:	46bd      	mov	sp, r7
 8002c48:	bd80      	pop	{r7, pc}
 8002c4a:	bf00      	nop
 8002c4c:	20000c40 	.word	0x20000c40
 8002c50:	20000c4c 	.word	0x20000c4c
 8002c54:	20000c44 	.word	0x20000c44
 8002c58:	20000c38 	.word	0x20000c38
 8002c5c:	20000c48 	.word	0x20000c48

08002c60 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8002c60:	b580      	push	{r7, lr}
 8002c62:	b086      	sub	sp, #24
 8002c64:	af00      	add	r7, sp, #0
 8002c66:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d046      	beq.n	8002d00 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8002c72:	2308      	movs	r3, #8
 8002c74:	425b      	negs	r3, r3
 8002c76:	697a      	ldr	r2, [r7, #20]
 8002c78:	4413      	add	r3, r2
 8002c7a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8002c7c:	697b      	ldr	r3, [r7, #20]
 8002c7e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8002c80:	693b      	ldr	r3, [r7, #16]
 8002c82:	685a      	ldr	r2, [r3, #4]
 8002c84:	4b20      	ldr	r3, [pc, #128]	; (8002d08 <vPortFree+0xa8>)
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	4013      	ands	r3, r2
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d109      	bne.n	8002ca2 <vPortFree+0x42>
 8002c8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c92:	f383 8811 	msr	BASEPRI, r3
 8002c96:	f3bf 8f6f 	isb	sy
 8002c9a:	f3bf 8f4f 	dsb	sy
 8002c9e:	60fb      	str	r3, [r7, #12]
 8002ca0:	e7fe      	b.n	8002ca0 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8002ca2:	693b      	ldr	r3, [r7, #16]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d009      	beq.n	8002cbe <vPortFree+0x5e>
 8002caa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002cae:	f383 8811 	msr	BASEPRI, r3
 8002cb2:	f3bf 8f6f 	isb	sy
 8002cb6:	f3bf 8f4f 	dsb	sy
 8002cba:	60bb      	str	r3, [r7, #8]
 8002cbc:	e7fe      	b.n	8002cbc <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8002cbe:	693b      	ldr	r3, [r7, #16]
 8002cc0:	685a      	ldr	r2, [r3, #4]
 8002cc2:	4b11      	ldr	r3, [pc, #68]	; (8002d08 <vPortFree+0xa8>)
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	4013      	ands	r3, r2
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d019      	beq.n	8002d00 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8002ccc:	693b      	ldr	r3, [r7, #16]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d115      	bne.n	8002d00 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8002cd4:	693b      	ldr	r3, [r7, #16]
 8002cd6:	685a      	ldr	r2, [r3, #4]
 8002cd8:	4b0b      	ldr	r3, [pc, #44]	; (8002d08 <vPortFree+0xa8>)
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	43db      	mvns	r3, r3
 8002cde:	401a      	ands	r2, r3
 8002ce0:	693b      	ldr	r3, [r7, #16]
 8002ce2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8002ce4:	f000 fa72 	bl	80031cc <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8002ce8:	693b      	ldr	r3, [r7, #16]
 8002cea:	685a      	ldr	r2, [r3, #4]
 8002cec:	4b07      	ldr	r3, [pc, #28]	; (8002d0c <vPortFree+0xac>)
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	4413      	add	r3, r2
 8002cf2:	4a06      	ldr	r2, [pc, #24]	; (8002d0c <vPortFree+0xac>)
 8002cf4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8002cf6:	6938      	ldr	r0, [r7, #16]
 8002cf8:	f000 f86c 	bl	8002dd4 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8002cfc:	f000 fa74 	bl	80031e8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8002d00:	bf00      	nop
 8002d02:	3718      	adds	r7, #24
 8002d04:	46bd      	mov	sp, r7
 8002d06:	bd80      	pop	{r7, pc}
 8002d08:	20000c4c 	.word	0x20000c4c
 8002d0c:	20000c44 	.word	0x20000c44

08002d10 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8002d10:	b480      	push	{r7}
 8002d12:	b085      	sub	sp, #20
 8002d14:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8002d16:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002d1a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8002d1c:	4b27      	ldr	r3, [pc, #156]	; (8002dbc <prvHeapInit+0xac>)
 8002d1e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	f003 0307 	and.w	r3, r3, #7
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d00c      	beq.n	8002d44 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	3307      	adds	r3, #7
 8002d2e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	f023 0307 	bic.w	r3, r3, #7
 8002d36:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8002d38:	68ba      	ldr	r2, [r7, #8]
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	1ad3      	subs	r3, r2, r3
 8002d3e:	4a1f      	ldr	r2, [pc, #124]	; (8002dbc <prvHeapInit+0xac>)
 8002d40:	4413      	add	r3, r2
 8002d42:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8002d48:	4a1d      	ldr	r2, [pc, #116]	; (8002dc0 <prvHeapInit+0xb0>)
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8002d4e:	4b1c      	ldr	r3, [pc, #112]	; (8002dc0 <prvHeapInit+0xb0>)
 8002d50:	2200      	movs	r2, #0
 8002d52:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8002d54:	687a      	ldr	r2, [r7, #4]
 8002d56:	68bb      	ldr	r3, [r7, #8]
 8002d58:	4413      	add	r3, r2
 8002d5a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8002d5c:	2208      	movs	r2, #8
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	1a9b      	subs	r3, r3, r2
 8002d62:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	f023 0307 	bic.w	r3, r3, #7
 8002d6a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	4a15      	ldr	r2, [pc, #84]	; (8002dc4 <prvHeapInit+0xb4>)
 8002d70:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8002d72:	4b14      	ldr	r3, [pc, #80]	; (8002dc4 <prvHeapInit+0xb4>)
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	2200      	movs	r2, #0
 8002d78:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8002d7a:	4b12      	ldr	r3, [pc, #72]	; (8002dc4 <prvHeapInit+0xb4>)
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	2200      	movs	r2, #0
 8002d80:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8002d86:	683b      	ldr	r3, [r7, #0]
 8002d88:	68fa      	ldr	r2, [r7, #12]
 8002d8a:	1ad2      	subs	r2, r2, r3
 8002d8c:	683b      	ldr	r3, [r7, #0]
 8002d8e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8002d90:	4b0c      	ldr	r3, [pc, #48]	; (8002dc4 <prvHeapInit+0xb4>)
 8002d92:	681a      	ldr	r2, [r3, #0]
 8002d94:	683b      	ldr	r3, [r7, #0]
 8002d96:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8002d98:	683b      	ldr	r3, [r7, #0]
 8002d9a:	685b      	ldr	r3, [r3, #4]
 8002d9c:	4a0a      	ldr	r2, [pc, #40]	; (8002dc8 <prvHeapInit+0xb8>)
 8002d9e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8002da0:	683b      	ldr	r3, [r7, #0]
 8002da2:	685b      	ldr	r3, [r3, #4]
 8002da4:	4a09      	ldr	r2, [pc, #36]	; (8002dcc <prvHeapInit+0xbc>)
 8002da6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8002da8:	4b09      	ldr	r3, [pc, #36]	; (8002dd0 <prvHeapInit+0xc0>)
 8002daa:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8002dae:	601a      	str	r2, [r3, #0]
}
 8002db0:	bf00      	nop
 8002db2:	3714      	adds	r7, #20
 8002db4:	46bd      	mov	sp, r7
 8002db6:	bc80      	pop	{r7}
 8002db8:	4770      	bx	lr
 8002dba:	bf00      	nop
 8002dbc:	20000038 	.word	0x20000038
 8002dc0:	20000c38 	.word	0x20000c38
 8002dc4:	20000c40 	.word	0x20000c40
 8002dc8:	20000c48 	.word	0x20000c48
 8002dcc:	20000c44 	.word	0x20000c44
 8002dd0:	20000c4c 	.word	0x20000c4c

08002dd4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8002dd4:	b480      	push	{r7}
 8002dd6:	b085      	sub	sp, #20
 8002dd8:	af00      	add	r7, sp, #0
 8002dda:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8002ddc:	4b27      	ldr	r3, [pc, #156]	; (8002e7c <prvInsertBlockIntoFreeList+0xa8>)
 8002dde:	60fb      	str	r3, [r7, #12]
 8002de0:	e002      	b.n	8002de8 <prvInsertBlockIntoFreeList+0x14>
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	60fb      	str	r3, [r7, #12]
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	681a      	ldr	r2, [r3, #0]
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	429a      	cmp	r2, r3
 8002df0:	d3f7      	bcc.n	8002de2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	685b      	ldr	r3, [r3, #4]
 8002dfa:	68ba      	ldr	r2, [r7, #8]
 8002dfc:	441a      	add	r2, r3
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	429a      	cmp	r2, r3
 8002e02:	d108      	bne.n	8002e16 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	685a      	ldr	r2, [r3, #4]
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	685b      	ldr	r3, [r3, #4]
 8002e0c:	441a      	add	r2, r3
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	685b      	ldr	r3, [r3, #4]
 8002e1e:	68ba      	ldr	r2, [r7, #8]
 8002e20:	441a      	add	r2, r3
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	429a      	cmp	r2, r3
 8002e28:	d118      	bne.n	8002e5c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	681a      	ldr	r2, [r3, #0]
 8002e2e:	4b14      	ldr	r3, [pc, #80]	; (8002e80 <prvInsertBlockIntoFreeList+0xac>)
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	429a      	cmp	r2, r3
 8002e34:	d00d      	beq.n	8002e52 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	685a      	ldr	r2, [r3, #4]
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	685b      	ldr	r3, [r3, #4]
 8002e40:	441a      	add	r2, r3
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	681a      	ldr	r2, [r3, #0]
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	601a      	str	r2, [r3, #0]
 8002e50:	e008      	b.n	8002e64 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8002e52:	4b0b      	ldr	r3, [pc, #44]	; (8002e80 <prvInsertBlockIntoFreeList+0xac>)
 8002e54:	681a      	ldr	r2, [r3, #0]
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	601a      	str	r2, [r3, #0]
 8002e5a:	e003      	b.n	8002e64 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	681a      	ldr	r2, [r3, #0]
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8002e64:	68fa      	ldr	r2, [r7, #12]
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	429a      	cmp	r2, r3
 8002e6a:	d002      	beq.n	8002e72 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	687a      	ldr	r2, [r7, #4]
 8002e70:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8002e72:	bf00      	nop
 8002e74:	3714      	adds	r7, #20
 8002e76:	46bd      	mov	sp, r7
 8002e78:	bc80      	pop	{r7}
 8002e7a:	4770      	bx	lr
 8002e7c:	20000c38 	.word	0x20000c38
 8002e80:	20000c40 	.word	0x20000c40

08002e84 <xTaskCreate>:
							const char * const pcName,
							const uint16_t usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8002e84:	b580      	push	{r7, lr}
 8002e86:	b08c      	sub	sp, #48	; 0x30
 8002e88:	af04      	add	r7, sp, #16
 8002e8a:	60f8      	str	r0, [r7, #12]
 8002e8c:	60b9      	str	r1, [r7, #8]
 8002e8e:	603b      	str	r3, [r7, #0]
 8002e90:	4613      	mov	r3, r2
 8002e92:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002e94:	88fb      	ldrh	r3, [r7, #6]
 8002e96:	009b      	lsls	r3, r3, #2
 8002e98:	4618      	mov	r0, r3
 8002e9a:	f7ff fe1f 	bl	8002adc <pvPortMalloc>
 8002e9e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8002ea0:	697b      	ldr	r3, [r7, #20]
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d00e      	beq.n	8002ec4 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8002ea6:	2064      	movs	r0, #100	; 0x64
 8002ea8:	f7ff fe18 	bl	8002adc <pvPortMalloc>
 8002eac:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8002eae:	69fb      	ldr	r3, [r7, #28]
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d003      	beq.n	8002ebc <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8002eb4:	69fb      	ldr	r3, [r7, #28]
 8002eb6:	697a      	ldr	r2, [r7, #20]
 8002eb8:	631a      	str	r2, [r3, #48]	; 0x30
 8002eba:	e005      	b.n	8002ec8 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8002ebc:	6978      	ldr	r0, [r7, #20]
 8002ebe:	f7ff fecf 	bl	8002c60 <vPortFree>
 8002ec2:	e001      	b.n	8002ec8 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8002ec4:	2300      	movs	r3, #0
 8002ec6:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8002ec8:	69fb      	ldr	r3, [r7, #28]
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d013      	beq.n	8002ef6 <xTaskCreate+0x72>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8002ece:	88fa      	ldrh	r2, [r7, #6]
 8002ed0:	2300      	movs	r3, #0
 8002ed2:	9303      	str	r3, [sp, #12]
 8002ed4:	69fb      	ldr	r3, [r7, #28]
 8002ed6:	9302      	str	r3, [sp, #8]
 8002ed8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002eda:	9301      	str	r3, [sp, #4]
 8002edc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ede:	9300      	str	r3, [sp, #0]
 8002ee0:	683b      	ldr	r3, [r7, #0]
 8002ee2:	68b9      	ldr	r1, [r7, #8]
 8002ee4:	68f8      	ldr	r0, [r7, #12]
 8002ee6:	f000 f80e 	bl	8002f06 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8002eea:	69f8      	ldr	r0, [r7, #28]
 8002eec:	f000 f88a 	bl	8003004 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8002ef0:	2301      	movs	r3, #1
 8002ef2:	61bb      	str	r3, [r7, #24]
 8002ef4:	e002      	b.n	8002efc <xTaskCreate+0x78>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8002ef6:	f04f 33ff 	mov.w	r3, #4294967295
 8002efa:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8002efc:	69bb      	ldr	r3, [r7, #24]
	}
 8002efe:	4618      	mov	r0, r3
 8002f00:	3720      	adds	r7, #32
 8002f02:	46bd      	mov	sp, r7
 8002f04:	bd80      	pop	{r7, pc}

08002f06 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
 8002f06:	b580      	push	{r7, lr}
 8002f08:	b088      	sub	sp, #32
 8002f0a:	af00      	add	r7, sp, #0
 8002f0c:	60f8      	str	r0, [r7, #12]
 8002f0e:	60b9      	str	r1, [r7, #8]
 8002f10:	607a      	str	r2, [r7, #4]
 8002f12:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8002f14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f16:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002f1e:	3b01      	subs	r3, #1
 8002f20:	009b      	lsls	r3, r3, #2
 8002f22:	4413      	add	r3, r2
 8002f24:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8002f26:	69bb      	ldr	r3, [r7, #24]
 8002f28:	f023 0307 	bic.w	r3, r3, #7
 8002f2c:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8002f2e:	69bb      	ldr	r3, [r7, #24]
 8002f30:	f003 0307 	and.w	r3, r3, #7
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d009      	beq.n	8002f4c <prvInitialiseNewTask+0x46>
 8002f38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f3c:	f383 8811 	msr	BASEPRI, r3
 8002f40:	f3bf 8f6f 	isb	sy
 8002f44:	f3bf 8f4f 	dsb	sy
 8002f48:	617b      	str	r3, [r7, #20]
 8002f4a:	e7fe      	b.n	8002f4a <prvInitialiseNewTask+0x44>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002f4c:	2300      	movs	r3, #0
 8002f4e:	61fb      	str	r3, [r7, #28]
 8002f50:	e012      	b.n	8002f78 <prvInitialiseNewTask+0x72>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8002f52:	68ba      	ldr	r2, [r7, #8]
 8002f54:	69fb      	ldr	r3, [r7, #28]
 8002f56:	4413      	add	r3, r2
 8002f58:	7819      	ldrb	r1, [r3, #0]
 8002f5a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002f5c:	69fb      	ldr	r3, [r7, #28]
 8002f5e:	4413      	add	r3, r2
 8002f60:	3334      	adds	r3, #52	; 0x34
 8002f62:	460a      	mov	r2, r1
 8002f64:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8002f66:	68ba      	ldr	r2, [r7, #8]
 8002f68:	69fb      	ldr	r3, [r7, #28]
 8002f6a:	4413      	add	r3, r2
 8002f6c:	781b      	ldrb	r3, [r3, #0]
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d006      	beq.n	8002f80 <prvInitialiseNewTask+0x7a>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002f72:	69fb      	ldr	r3, [r7, #28]
 8002f74:	3301      	adds	r3, #1
 8002f76:	61fb      	str	r3, [r7, #28]
 8002f78:	69fb      	ldr	r3, [r7, #28]
 8002f7a:	2b1d      	cmp	r3, #29
 8002f7c:	d9e9      	bls.n	8002f52 <prvInitialiseNewTask+0x4c>
 8002f7e:	e000      	b.n	8002f82 <prvInitialiseNewTask+0x7c>
		{
			break;
 8002f80:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8002f82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f84:	2200      	movs	r2, #0
 8002f86:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8002f8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f8c:	2b06      	cmp	r3, #6
 8002f8e:	d901      	bls.n	8002f94 <prvInitialiseNewTask+0x8e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8002f90:	2306      	movs	r3, #6
 8002f92:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8002f94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f96:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002f98:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8002f9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f9c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002f9e:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->uxMutexesHeld = 0;
 8002fa0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002fa2:	2200      	movs	r2, #0
 8002fa4:	659a      	str	r2, [r3, #88]	; 0x58
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8002fa6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002fa8:	3304      	adds	r3, #4
 8002faa:	4618      	mov	r0, r3
 8002fac:	f7ff fb82 	bl	80026b4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8002fb0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002fb2:	3318      	adds	r3, #24
 8002fb4:	4618      	mov	r0, r3
 8002fb6:	f7ff fb7d 	bl	80026b4 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8002fba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002fbc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002fbe:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002fc0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002fc2:	f1c3 0207 	rsb	r2, r3, #7
 8002fc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002fc8:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8002fca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002fcc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002fce:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8002fd0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002fd2:	2200      	movs	r2, #0
 8002fd4:	65da      	str	r2, [r3, #92]	; 0x5c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8002fd6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002fd8:	2200      	movs	r2, #0
 8002fda:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8002fde:	683a      	ldr	r2, [r7, #0]
 8002fe0:	68f9      	ldr	r1, [r7, #12]
 8002fe2:	69b8      	ldr	r0, [r7, #24]
 8002fe4:	f7ff fbf6 	bl	80027d4 <pxPortInitialiseStack>
 8002fe8:	4602      	mov	r2, r0
 8002fea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002fec:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8002fee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d002      	beq.n	8002ffa <prvInitialiseNewTask+0xf4>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8002ff4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ff6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002ff8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8002ffa:	bf00      	nop
 8002ffc:	3720      	adds	r7, #32
 8002ffe:	46bd      	mov	sp, r7
 8003000:	bd80      	pop	{r7, pc}
	...

08003004 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8003004:	b580      	push	{r7, lr}
 8003006:	b082      	sub	sp, #8
 8003008:	af00      	add	r7, sp, #0
 800300a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800300c:	f7ff fcb2 	bl	8002974 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8003010:	4b2a      	ldr	r3, [pc, #168]	; (80030bc <prvAddNewTaskToReadyList+0xb8>)
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	3301      	adds	r3, #1
 8003016:	4a29      	ldr	r2, [pc, #164]	; (80030bc <prvAddNewTaskToReadyList+0xb8>)
 8003018:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800301a:	4b29      	ldr	r3, [pc, #164]	; (80030c0 <prvAddNewTaskToReadyList+0xbc>)
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	2b00      	cmp	r3, #0
 8003020:	d109      	bne.n	8003036 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8003022:	4a27      	ldr	r2, [pc, #156]	; (80030c0 <prvAddNewTaskToReadyList+0xbc>)
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8003028:	4b24      	ldr	r3, [pc, #144]	; (80030bc <prvAddNewTaskToReadyList+0xb8>)
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	2b01      	cmp	r3, #1
 800302e:	d110      	bne.n	8003052 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8003030:	f000 faa4 	bl	800357c <prvInitialiseTaskLists>
 8003034:	e00d      	b.n	8003052 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8003036:	4b23      	ldr	r3, [pc, #140]	; (80030c4 <prvAddNewTaskToReadyList+0xc0>)
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	2b00      	cmp	r3, #0
 800303c:	d109      	bne.n	8003052 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800303e:	4b20      	ldr	r3, [pc, #128]	; (80030c0 <prvAddNewTaskToReadyList+0xbc>)
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003048:	429a      	cmp	r2, r3
 800304a:	d802      	bhi.n	8003052 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800304c:	4a1c      	ldr	r2, [pc, #112]	; (80030c0 <prvAddNewTaskToReadyList+0xbc>)
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8003052:	4b1d      	ldr	r3, [pc, #116]	; (80030c8 <prvAddNewTaskToReadyList+0xc4>)
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	3301      	adds	r3, #1
 8003058:	4a1b      	ldr	r2, [pc, #108]	; (80030c8 <prvAddNewTaskToReadyList+0xc4>)
 800305a:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003060:	2201      	movs	r2, #1
 8003062:	409a      	lsls	r2, r3
 8003064:	4b19      	ldr	r3, [pc, #100]	; (80030cc <prvAddNewTaskToReadyList+0xc8>)
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	4313      	orrs	r3, r2
 800306a:	4a18      	ldr	r2, [pc, #96]	; (80030cc <prvAddNewTaskToReadyList+0xc8>)
 800306c:	6013      	str	r3, [r2, #0]
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003072:	4613      	mov	r3, r2
 8003074:	009b      	lsls	r3, r3, #2
 8003076:	4413      	add	r3, r2
 8003078:	009b      	lsls	r3, r3, #2
 800307a:	4a15      	ldr	r2, [pc, #84]	; (80030d0 <prvAddNewTaskToReadyList+0xcc>)
 800307c:	441a      	add	r2, r3
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	3304      	adds	r3, #4
 8003082:	4619      	mov	r1, r3
 8003084:	4610      	mov	r0, r2
 8003086:	f7ff fb21 	bl	80026cc <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800308a:	f7ff fca1 	bl	80029d0 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800308e:	4b0d      	ldr	r3, [pc, #52]	; (80030c4 <prvAddNewTaskToReadyList+0xc0>)
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	2b00      	cmp	r3, #0
 8003094:	d00e      	beq.n	80030b4 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8003096:	4b0a      	ldr	r3, [pc, #40]	; (80030c0 <prvAddNewTaskToReadyList+0xbc>)
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030a0:	429a      	cmp	r2, r3
 80030a2:	d207      	bcs.n	80030b4 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80030a4:	4b0b      	ldr	r3, [pc, #44]	; (80030d4 <prvAddNewTaskToReadyList+0xd0>)
 80030a6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80030aa:	601a      	str	r2, [r3, #0]
 80030ac:	f3bf 8f4f 	dsb	sy
 80030b0:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80030b4:	bf00      	nop
 80030b6:	3708      	adds	r7, #8
 80030b8:	46bd      	mov	sp, r7
 80030ba:	bd80      	pop	{r7, pc}
 80030bc:	20000d50 	.word	0x20000d50
 80030c0:	20000c50 	.word	0x20000c50
 80030c4:	20000d5c 	.word	0x20000d5c
 80030c8:	20000d6c 	.word	0x20000d6c
 80030cc:	20000d58 	.word	0x20000d58
 80030d0:	20000c54 	.word	0x20000c54
 80030d4:	e000ed04 	.word	0xe000ed04

080030d8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80030d8:	b580      	push	{r7, lr}
 80030da:	b084      	sub	sp, #16
 80030dc:	af00      	add	r7, sp, #0
 80030de:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80030e0:	2300      	movs	r3, #0
 80030e2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d016      	beq.n	8003118 <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80030ea:	4b13      	ldr	r3, [pc, #76]	; (8003138 <vTaskDelay+0x60>)
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d009      	beq.n	8003106 <vTaskDelay+0x2e>
 80030f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80030f6:	f383 8811 	msr	BASEPRI, r3
 80030fa:	f3bf 8f6f 	isb	sy
 80030fe:	f3bf 8f4f 	dsb	sy
 8003102:	60bb      	str	r3, [r7, #8]
 8003104:	e7fe      	b.n	8003104 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 8003106:	f000 f861 	bl	80031cc <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800310a:	2100      	movs	r1, #0
 800310c:	6878      	ldr	r0, [r7, #4]
 800310e:	f000 fb03 	bl	8003718 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8003112:	f000 f869 	bl	80031e8 <xTaskResumeAll>
 8003116:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	2b00      	cmp	r3, #0
 800311c:	d107      	bne.n	800312e <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 800311e:	4b07      	ldr	r3, [pc, #28]	; (800313c <vTaskDelay+0x64>)
 8003120:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003124:	601a      	str	r2, [r3, #0]
 8003126:	f3bf 8f4f 	dsb	sy
 800312a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800312e:	bf00      	nop
 8003130:	3710      	adds	r7, #16
 8003132:	46bd      	mov	sp, r7
 8003134:	bd80      	pop	{r7, pc}
 8003136:	bf00      	nop
 8003138:	20000d78 	.word	0x20000d78
 800313c:	e000ed04 	.word	0xe000ed04

08003140 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8003140:	b580      	push	{r7, lr}
 8003142:	b086      	sub	sp, #24
 8003144:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
 8003146:	4b1b      	ldr	r3, [pc, #108]	; (80031b4 <vTaskStartScheduler+0x74>)
 8003148:	9301      	str	r3, [sp, #4]
 800314a:	2300      	movs	r3, #0
 800314c:	9300      	str	r3, [sp, #0]
 800314e:	2300      	movs	r3, #0
 8003150:	2280      	movs	r2, #128	; 0x80
 8003152:	4919      	ldr	r1, [pc, #100]	; (80031b8 <vTaskStartScheduler+0x78>)
 8003154:	4819      	ldr	r0, [pc, #100]	; (80031bc <vTaskStartScheduler+0x7c>)
 8003156:	f7ff fe95 	bl	8002e84 <xTaskCreate>
 800315a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	2b01      	cmp	r3, #1
 8003160:	d115      	bne.n	800318e <vTaskStartScheduler+0x4e>
 8003162:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003166:	f383 8811 	msr	BASEPRI, r3
 800316a:	f3bf 8f6f 	isb	sy
 800316e:	f3bf 8f4f 	dsb	sy
 8003172:	60bb      	str	r3, [r7, #8]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8003174:	4b12      	ldr	r3, [pc, #72]	; (80031c0 <vTaskStartScheduler+0x80>)
 8003176:	f04f 32ff 	mov.w	r2, #4294967295
 800317a:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800317c:	4b11      	ldr	r3, [pc, #68]	; (80031c4 <vTaskStartScheduler+0x84>)
 800317e:	2201      	movs	r2, #1
 8003180:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8003182:	4b11      	ldr	r3, [pc, #68]	; (80031c8 <vTaskStartScheduler+0x88>)
 8003184:	2200      	movs	r2, #0
 8003186:	601a      	str	r2, [r3, #0]
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8003188:	f7ff fb96 	bl	80028b8 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800318c:	e00d      	b.n	80031aa <vTaskStartScheduler+0x6a>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003194:	d109      	bne.n	80031aa <vTaskStartScheduler+0x6a>
 8003196:	f04f 0350 	mov.w	r3, #80	; 0x50
 800319a:	f383 8811 	msr	BASEPRI, r3
 800319e:	f3bf 8f6f 	isb	sy
 80031a2:	f3bf 8f4f 	dsb	sy
 80031a6:	607b      	str	r3, [r7, #4]
 80031a8:	e7fe      	b.n	80031a8 <vTaskStartScheduler+0x68>
}
 80031aa:	bf00      	nop
 80031ac:	3710      	adds	r7, #16
 80031ae:	46bd      	mov	sp, r7
 80031b0:	bd80      	pop	{r7, pc}
 80031b2:	bf00      	nop
 80031b4:	20000d74 	.word	0x20000d74
 80031b8:	080048f4 	.word	0x080048f4
 80031bc:	0800354d 	.word	0x0800354d
 80031c0:	20000d70 	.word	0x20000d70
 80031c4:	20000d5c 	.word	0x20000d5c
 80031c8:	20000d54 	.word	0x20000d54

080031cc <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80031cc:	b480      	push	{r7}
 80031ce:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 80031d0:	4b04      	ldr	r3, [pc, #16]	; (80031e4 <vTaskSuspendAll+0x18>)
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	3301      	adds	r3, #1
 80031d6:	4a03      	ldr	r2, [pc, #12]	; (80031e4 <vTaskSuspendAll+0x18>)
 80031d8:	6013      	str	r3, [r2, #0]
}
 80031da:	bf00      	nop
 80031dc:	46bd      	mov	sp, r7
 80031de:	bc80      	pop	{r7}
 80031e0:	4770      	bx	lr
 80031e2:	bf00      	nop
 80031e4:	20000d78 	.word	0x20000d78

080031e8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80031e8:	b580      	push	{r7, lr}
 80031ea:	b084      	sub	sp, #16
 80031ec:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80031ee:	2300      	movs	r3, #0
 80031f0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80031f2:	2300      	movs	r3, #0
 80031f4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80031f6:	4b41      	ldr	r3, [pc, #260]	; (80032fc <xTaskResumeAll+0x114>)
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d109      	bne.n	8003212 <xTaskResumeAll+0x2a>
 80031fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003202:	f383 8811 	msr	BASEPRI, r3
 8003206:	f3bf 8f6f 	isb	sy
 800320a:	f3bf 8f4f 	dsb	sy
 800320e:	603b      	str	r3, [r7, #0]
 8003210:	e7fe      	b.n	8003210 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8003212:	f7ff fbaf 	bl	8002974 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8003216:	4b39      	ldr	r3, [pc, #228]	; (80032fc <xTaskResumeAll+0x114>)
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	3b01      	subs	r3, #1
 800321c:	4a37      	ldr	r2, [pc, #220]	; (80032fc <xTaskResumeAll+0x114>)
 800321e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003220:	4b36      	ldr	r3, [pc, #216]	; (80032fc <xTaskResumeAll+0x114>)
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	2b00      	cmp	r3, #0
 8003226:	d161      	bne.n	80032ec <xTaskResumeAll+0x104>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8003228:	4b35      	ldr	r3, [pc, #212]	; (8003300 <xTaskResumeAll+0x118>)
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	2b00      	cmp	r3, #0
 800322e:	d05d      	beq.n	80032ec <xTaskResumeAll+0x104>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003230:	e02e      	b.n	8003290 <xTaskResumeAll+0xa8>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8003232:	4b34      	ldr	r3, [pc, #208]	; (8003304 <xTaskResumeAll+0x11c>)
 8003234:	68db      	ldr	r3, [r3, #12]
 8003236:	68db      	ldr	r3, [r3, #12]
 8003238:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	3318      	adds	r3, #24
 800323e:	4618      	mov	r0, r3
 8003240:	f7ff fa9f 	bl	8002782 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	3304      	adds	r3, #4
 8003248:	4618      	mov	r0, r3
 800324a:	f7ff fa9a 	bl	8002782 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003252:	2201      	movs	r2, #1
 8003254:	409a      	lsls	r2, r3
 8003256:	4b2c      	ldr	r3, [pc, #176]	; (8003308 <xTaskResumeAll+0x120>)
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	4313      	orrs	r3, r2
 800325c:	4a2a      	ldr	r2, [pc, #168]	; (8003308 <xTaskResumeAll+0x120>)
 800325e:	6013      	str	r3, [r2, #0]
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003264:	4613      	mov	r3, r2
 8003266:	009b      	lsls	r3, r3, #2
 8003268:	4413      	add	r3, r2
 800326a:	009b      	lsls	r3, r3, #2
 800326c:	4a27      	ldr	r2, [pc, #156]	; (800330c <xTaskResumeAll+0x124>)
 800326e:	441a      	add	r2, r3
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	3304      	adds	r3, #4
 8003274:	4619      	mov	r1, r3
 8003276:	4610      	mov	r0, r2
 8003278:	f7ff fa28 	bl	80026cc <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003280:	4b23      	ldr	r3, [pc, #140]	; (8003310 <xTaskResumeAll+0x128>)
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003286:	429a      	cmp	r2, r3
 8003288:	d302      	bcc.n	8003290 <xTaskResumeAll+0xa8>
					{
						xYieldPending = pdTRUE;
 800328a:	4b22      	ldr	r3, [pc, #136]	; (8003314 <xTaskResumeAll+0x12c>)
 800328c:	2201      	movs	r2, #1
 800328e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003290:	4b1c      	ldr	r3, [pc, #112]	; (8003304 <xTaskResumeAll+0x11c>)
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	2b00      	cmp	r3, #0
 8003296:	d1cc      	bne.n	8003232 <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	2b00      	cmp	r3, #0
 800329c:	d001      	beq.n	80032a2 <xTaskResumeAll+0xba>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800329e:	f000 f9f9 	bl	8003694 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 80032a2:	4b1d      	ldr	r3, [pc, #116]	; (8003318 <xTaskResumeAll+0x130>)
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d010      	beq.n	80032d0 <xTaskResumeAll+0xe8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80032ae:	f000 f837 	bl	8003320 <xTaskIncrementTick>
 80032b2:	4603      	mov	r3, r0
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d002      	beq.n	80032be <xTaskResumeAll+0xd6>
							{
								xYieldPending = pdTRUE;
 80032b8:	4b16      	ldr	r3, [pc, #88]	; (8003314 <xTaskResumeAll+0x12c>)
 80032ba:	2201      	movs	r2, #1
 80032bc:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	3b01      	subs	r3, #1
 80032c2:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d1f1      	bne.n	80032ae <xTaskResumeAll+0xc6>

						uxPendedTicks = 0;
 80032ca:	4b13      	ldr	r3, [pc, #76]	; (8003318 <xTaskResumeAll+0x130>)
 80032cc:	2200      	movs	r2, #0
 80032ce:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80032d0:	4b10      	ldr	r3, [pc, #64]	; (8003314 <xTaskResumeAll+0x12c>)
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d009      	beq.n	80032ec <xTaskResumeAll+0x104>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80032d8:	2301      	movs	r3, #1
 80032da:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80032dc:	4b0f      	ldr	r3, [pc, #60]	; (800331c <xTaskResumeAll+0x134>)
 80032de:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80032e2:	601a      	str	r2, [r3, #0]
 80032e4:	f3bf 8f4f 	dsb	sy
 80032e8:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80032ec:	f7ff fb70 	bl	80029d0 <vPortExitCritical>

	return xAlreadyYielded;
 80032f0:	68bb      	ldr	r3, [r7, #8]
}
 80032f2:	4618      	mov	r0, r3
 80032f4:	3710      	adds	r7, #16
 80032f6:	46bd      	mov	sp, r7
 80032f8:	bd80      	pop	{r7, pc}
 80032fa:	bf00      	nop
 80032fc:	20000d78 	.word	0x20000d78
 8003300:	20000d50 	.word	0x20000d50
 8003304:	20000d10 	.word	0x20000d10
 8003308:	20000d58 	.word	0x20000d58
 800330c:	20000c54 	.word	0x20000c54
 8003310:	20000c50 	.word	0x20000c50
 8003314:	20000d64 	.word	0x20000d64
 8003318:	20000d60 	.word	0x20000d60
 800331c:	e000ed04 	.word	0xe000ed04

08003320 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8003320:	b580      	push	{r7, lr}
 8003322:	b086      	sub	sp, #24
 8003324:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8003326:	2300      	movs	r3, #0
 8003328:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800332a:	4b50      	ldr	r3, [pc, #320]	; (800346c <xTaskIncrementTick+0x14c>)
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	2b00      	cmp	r3, #0
 8003330:	f040 808c 	bne.w	800344c <xTaskIncrementTick+0x12c>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + 1;
 8003334:	4b4e      	ldr	r3, [pc, #312]	; (8003470 <xTaskIncrementTick+0x150>)
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	3301      	adds	r3, #1
 800333a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800333c:	4a4c      	ldr	r2, [pc, #304]	; (8003470 <xTaskIncrementTick+0x150>)
 800333e:	693b      	ldr	r3, [r7, #16]
 8003340:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U )
 8003342:	693b      	ldr	r3, [r7, #16]
 8003344:	2b00      	cmp	r3, #0
 8003346:	d11f      	bne.n	8003388 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 8003348:	4b4a      	ldr	r3, [pc, #296]	; (8003474 <xTaskIncrementTick+0x154>)
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	2b00      	cmp	r3, #0
 8003350:	d009      	beq.n	8003366 <xTaskIncrementTick+0x46>
 8003352:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003356:	f383 8811 	msr	BASEPRI, r3
 800335a:	f3bf 8f6f 	isb	sy
 800335e:	f3bf 8f4f 	dsb	sy
 8003362:	603b      	str	r3, [r7, #0]
 8003364:	e7fe      	b.n	8003364 <xTaskIncrementTick+0x44>
 8003366:	4b43      	ldr	r3, [pc, #268]	; (8003474 <xTaskIncrementTick+0x154>)
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	60fb      	str	r3, [r7, #12]
 800336c:	4b42      	ldr	r3, [pc, #264]	; (8003478 <xTaskIncrementTick+0x158>)
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	4a40      	ldr	r2, [pc, #256]	; (8003474 <xTaskIncrementTick+0x154>)
 8003372:	6013      	str	r3, [r2, #0]
 8003374:	4a40      	ldr	r2, [pc, #256]	; (8003478 <xTaskIncrementTick+0x158>)
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	6013      	str	r3, [r2, #0]
 800337a:	4b40      	ldr	r3, [pc, #256]	; (800347c <xTaskIncrementTick+0x15c>)
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	3301      	adds	r3, #1
 8003380:	4a3e      	ldr	r2, [pc, #248]	; (800347c <xTaskIncrementTick+0x15c>)
 8003382:	6013      	str	r3, [r2, #0]
 8003384:	f000 f986 	bl	8003694 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8003388:	4b3d      	ldr	r3, [pc, #244]	; (8003480 <xTaskIncrementTick+0x160>)
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	693a      	ldr	r2, [r7, #16]
 800338e:	429a      	cmp	r2, r3
 8003390:	d34d      	bcc.n	800342e <xTaskIncrementTick+0x10e>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003392:	4b38      	ldr	r3, [pc, #224]	; (8003474 <xTaskIncrementTick+0x154>)
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	2b00      	cmp	r3, #0
 800339a:	d101      	bne.n	80033a0 <xTaskIncrementTick+0x80>
 800339c:	2301      	movs	r3, #1
 800339e:	e000      	b.n	80033a2 <xTaskIncrementTick+0x82>
 80033a0:	2300      	movs	r3, #0
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d004      	beq.n	80033b0 <xTaskIncrementTick+0x90>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80033a6:	4b36      	ldr	r3, [pc, #216]	; (8003480 <xTaskIncrementTick+0x160>)
 80033a8:	f04f 32ff 	mov.w	r2, #4294967295
 80033ac:	601a      	str	r2, [r3, #0]
					break;
 80033ae:	e03e      	b.n	800342e <xTaskIncrementTick+0x10e>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80033b0:	4b30      	ldr	r3, [pc, #192]	; (8003474 <xTaskIncrementTick+0x154>)
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	68db      	ldr	r3, [r3, #12]
 80033b6:	68db      	ldr	r3, [r3, #12]
 80033b8:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80033ba:	68bb      	ldr	r3, [r7, #8]
 80033bc:	685b      	ldr	r3, [r3, #4]
 80033be:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80033c0:	693a      	ldr	r2, [r7, #16]
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	429a      	cmp	r2, r3
 80033c6:	d203      	bcs.n	80033d0 <xTaskIncrementTick+0xb0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80033c8:	4a2d      	ldr	r2, [pc, #180]	; (8003480 <xTaskIncrementTick+0x160>)
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	6013      	str	r3, [r2, #0]
						break;
 80033ce:	e02e      	b.n	800342e <xTaskIncrementTick+0x10e>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80033d0:	68bb      	ldr	r3, [r7, #8]
 80033d2:	3304      	adds	r3, #4
 80033d4:	4618      	mov	r0, r3
 80033d6:	f7ff f9d4 	bl	8002782 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80033da:	68bb      	ldr	r3, [r7, #8]
 80033dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d004      	beq.n	80033ec <xTaskIncrementTick+0xcc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80033e2:	68bb      	ldr	r3, [r7, #8]
 80033e4:	3318      	adds	r3, #24
 80033e6:	4618      	mov	r0, r3
 80033e8:	f7ff f9cb 	bl	8002782 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80033ec:	68bb      	ldr	r3, [r7, #8]
 80033ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033f0:	2201      	movs	r2, #1
 80033f2:	409a      	lsls	r2, r3
 80033f4:	4b23      	ldr	r3, [pc, #140]	; (8003484 <xTaskIncrementTick+0x164>)
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	4313      	orrs	r3, r2
 80033fa:	4a22      	ldr	r2, [pc, #136]	; (8003484 <xTaskIncrementTick+0x164>)
 80033fc:	6013      	str	r3, [r2, #0]
 80033fe:	68bb      	ldr	r3, [r7, #8]
 8003400:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003402:	4613      	mov	r3, r2
 8003404:	009b      	lsls	r3, r3, #2
 8003406:	4413      	add	r3, r2
 8003408:	009b      	lsls	r3, r3, #2
 800340a:	4a1f      	ldr	r2, [pc, #124]	; (8003488 <xTaskIncrementTick+0x168>)
 800340c:	441a      	add	r2, r3
 800340e:	68bb      	ldr	r3, [r7, #8]
 8003410:	3304      	adds	r3, #4
 8003412:	4619      	mov	r1, r3
 8003414:	4610      	mov	r0, r2
 8003416:	f7ff f959 	bl	80026cc <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800341a:	68bb      	ldr	r3, [r7, #8]
 800341c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800341e:	4b1b      	ldr	r3, [pc, #108]	; (800348c <xTaskIncrementTick+0x16c>)
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003424:	429a      	cmp	r2, r3
 8003426:	d3b4      	bcc.n	8003392 <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 8003428:	2301      	movs	r3, #1
 800342a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800342c:	e7b1      	b.n	8003392 <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800342e:	4b17      	ldr	r3, [pc, #92]	; (800348c <xTaskIncrementTick+0x16c>)
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003434:	4914      	ldr	r1, [pc, #80]	; (8003488 <xTaskIncrementTick+0x168>)
 8003436:	4613      	mov	r3, r2
 8003438:	009b      	lsls	r3, r3, #2
 800343a:	4413      	add	r3, r2
 800343c:	009b      	lsls	r3, r3, #2
 800343e:	440b      	add	r3, r1
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	2b01      	cmp	r3, #1
 8003444:	d907      	bls.n	8003456 <xTaskIncrementTick+0x136>
			{
				xSwitchRequired = pdTRUE;
 8003446:	2301      	movs	r3, #1
 8003448:	617b      	str	r3, [r7, #20]
 800344a:	e004      	b.n	8003456 <xTaskIncrementTick+0x136>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800344c:	4b10      	ldr	r3, [pc, #64]	; (8003490 <xTaskIncrementTick+0x170>)
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	3301      	adds	r3, #1
 8003452:	4a0f      	ldr	r2, [pc, #60]	; (8003490 <xTaskIncrementTick+0x170>)
 8003454:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8003456:	4b0f      	ldr	r3, [pc, #60]	; (8003494 <xTaskIncrementTick+0x174>)
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	2b00      	cmp	r3, #0
 800345c:	d001      	beq.n	8003462 <xTaskIncrementTick+0x142>
		{
			xSwitchRequired = pdTRUE;
 800345e:	2301      	movs	r3, #1
 8003460:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8003462:	697b      	ldr	r3, [r7, #20]
}
 8003464:	4618      	mov	r0, r3
 8003466:	3718      	adds	r7, #24
 8003468:	46bd      	mov	sp, r7
 800346a:	bd80      	pop	{r7, pc}
 800346c:	20000d78 	.word	0x20000d78
 8003470:	20000d54 	.word	0x20000d54
 8003474:	20000d08 	.word	0x20000d08
 8003478:	20000d0c 	.word	0x20000d0c
 800347c:	20000d68 	.word	0x20000d68
 8003480:	20000d70 	.word	0x20000d70
 8003484:	20000d58 	.word	0x20000d58
 8003488:	20000c54 	.word	0x20000c54
 800348c:	20000c50 	.word	0x20000c50
 8003490:	20000d60 	.word	0x20000d60
 8003494:	20000d64 	.word	0x20000d64

08003498 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8003498:	b480      	push	{r7}
 800349a:	b087      	sub	sp, #28
 800349c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800349e:	4b26      	ldr	r3, [pc, #152]	; (8003538 <vTaskSwitchContext+0xa0>)
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d003      	beq.n	80034ae <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80034a6:	4b25      	ldr	r3, [pc, #148]	; (800353c <vTaskSwitchContext+0xa4>)
 80034a8:	2201      	movs	r2, #1
 80034aa:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80034ac:	e03e      	b.n	800352c <vTaskSwitchContext+0x94>
		xYieldPending = pdFALSE;
 80034ae:	4b23      	ldr	r3, [pc, #140]	; (800353c <vTaskSwitchContext+0xa4>)
 80034b0:	2200      	movs	r2, #0
 80034b2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 80034b4:	4b22      	ldr	r3, [pc, #136]	; (8003540 <vTaskSwitchContext+0xa8>)
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) );
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	fab3 f383 	clz	r3, r3
 80034c0:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80034c2:	7afb      	ldrb	r3, [r7, #11]
 80034c4:	f1c3 031f 	rsb	r3, r3, #31
 80034c8:	617b      	str	r3, [r7, #20]
 80034ca:	491e      	ldr	r1, [pc, #120]	; (8003544 <vTaskSwitchContext+0xac>)
 80034cc:	697a      	ldr	r2, [r7, #20]
 80034ce:	4613      	mov	r3, r2
 80034d0:	009b      	lsls	r3, r3, #2
 80034d2:	4413      	add	r3, r2
 80034d4:	009b      	lsls	r3, r3, #2
 80034d6:	440b      	add	r3, r1
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d109      	bne.n	80034f2 <vTaskSwitchContext+0x5a>
	__asm volatile
 80034de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80034e2:	f383 8811 	msr	BASEPRI, r3
 80034e6:	f3bf 8f6f 	isb	sy
 80034ea:	f3bf 8f4f 	dsb	sy
 80034ee:	607b      	str	r3, [r7, #4]
 80034f0:	e7fe      	b.n	80034f0 <vTaskSwitchContext+0x58>
 80034f2:	697a      	ldr	r2, [r7, #20]
 80034f4:	4613      	mov	r3, r2
 80034f6:	009b      	lsls	r3, r3, #2
 80034f8:	4413      	add	r3, r2
 80034fa:	009b      	lsls	r3, r3, #2
 80034fc:	4a11      	ldr	r2, [pc, #68]	; (8003544 <vTaskSwitchContext+0xac>)
 80034fe:	4413      	add	r3, r2
 8003500:	613b      	str	r3, [r7, #16]
 8003502:	693b      	ldr	r3, [r7, #16]
 8003504:	685b      	ldr	r3, [r3, #4]
 8003506:	685a      	ldr	r2, [r3, #4]
 8003508:	693b      	ldr	r3, [r7, #16]
 800350a:	605a      	str	r2, [r3, #4]
 800350c:	693b      	ldr	r3, [r7, #16]
 800350e:	685a      	ldr	r2, [r3, #4]
 8003510:	693b      	ldr	r3, [r7, #16]
 8003512:	3308      	adds	r3, #8
 8003514:	429a      	cmp	r2, r3
 8003516:	d104      	bne.n	8003522 <vTaskSwitchContext+0x8a>
 8003518:	693b      	ldr	r3, [r7, #16]
 800351a:	685b      	ldr	r3, [r3, #4]
 800351c:	685a      	ldr	r2, [r3, #4]
 800351e:	693b      	ldr	r3, [r7, #16]
 8003520:	605a      	str	r2, [r3, #4]
 8003522:	693b      	ldr	r3, [r7, #16]
 8003524:	685b      	ldr	r3, [r3, #4]
 8003526:	68db      	ldr	r3, [r3, #12]
 8003528:	4a07      	ldr	r2, [pc, #28]	; (8003548 <vTaskSwitchContext+0xb0>)
 800352a:	6013      	str	r3, [r2, #0]
}
 800352c:	bf00      	nop
 800352e:	371c      	adds	r7, #28
 8003530:	46bd      	mov	sp, r7
 8003532:	bc80      	pop	{r7}
 8003534:	4770      	bx	lr
 8003536:	bf00      	nop
 8003538:	20000d78 	.word	0x20000d78
 800353c:	20000d64 	.word	0x20000d64
 8003540:	20000d58 	.word	0x20000d58
 8003544:	20000c54 	.word	0x20000c54
 8003548:	20000c50 	.word	0x20000c50

0800354c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800354c:	b580      	push	{r7, lr}
 800354e:	b082      	sub	sp, #8
 8003550:	af00      	add	r7, sp, #0
 8003552:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8003554:	f000 f852 	bl	80035fc <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8003558:	4b06      	ldr	r3, [pc, #24]	; (8003574 <prvIdleTask+0x28>)
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	2b01      	cmp	r3, #1
 800355e:	d9f9      	bls.n	8003554 <prvIdleTask+0x8>
			{
				taskYIELD();
 8003560:	4b05      	ldr	r3, [pc, #20]	; (8003578 <prvIdleTask+0x2c>)
 8003562:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003566:	601a      	str	r2, [r3, #0]
 8003568:	f3bf 8f4f 	dsb	sy
 800356c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8003570:	e7f0      	b.n	8003554 <prvIdleTask+0x8>
 8003572:	bf00      	nop
 8003574:	20000c54 	.word	0x20000c54
 8003578:	e000ed04 	.word	0xe000ed04

0800357c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800357c:	b580      	push	{r7, lr}
 800357e:	b082      	sub	sp, #8
 8003580:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003582:	2300      	movs	r3, #0
 8003584:	607b      	str	r3, [r7, #4]
 8003586:	e00c      	b.n	80035a2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8003588:	687a      	ldr	r2, [r7, #4]
 800358a:	4613      	mov	r3, r2
 800358c:	009b      	lsls	r3, r3, #2
 800358e:	4413      	add	r3, r2
 8003590:	009b      	lsls	r3, r3, #2
 8003592:	4a12      	ldr	r2, [pc, #72]	; (80035dc <prvInitialiseTaskLists+0x60>)
 8003594:	4413      	add	r3, r2
 8003596:	4618      	mov	r0, r3
 8003598:	f7ff f86d 	bl	8002676 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	3301      	adds	r3, #1
 80035a0:	607b      	str	r3, [r7, #4]
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	2b06      	cmp	r3, #6
 80035a6:	d9ef      	bls.n	8003588 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80035a8:	480d      	ldr	r0, [pc, #52]	; (80035e0 <prvInitialiseTaskLists+0x64>)
 80035aa:	f7ff f864 	bl	8002676 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80035ae:	480d      	ldr	r0, [pc, #52]	; (80035e4 <prvInitialiseTaskLists+0x68>)
 80035b0:	f7ff f861 	bl	8002676 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80035b4:	480c      	ldr	r0, [pc, #48]	; (80035e8 <prvInitialiseTaskLists+0x6c>)
 80035b6:	f7ff f85e 	bl	8002676 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80035ba:	480c      	ldr	r0, [pc, #48]	; (80035ec <prvInitialiseTaskLists+0x70>)
 80035bc:	f7ff f85b 	bl	8002676 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80035c0:	480b      	ldr	r0, [pc, #44]	; (80035f0 <prvInitialiseTaskLists+0x74>)
 80035c2:	f7ff f858 	bl	8002676 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80035c6:	4b0b      	ldr	r3, [pc, #44]	; (80035f4 <prvInitialiseTaskLists+0x78>)
 80035c8:	4a05      	ldr	r2, [pc, #20]	; (80035e0 <prvInitialiseTaskLists+0x64>)
 80035ca:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80035cc:	4b0a      	ldr	r3, [pc, #40]	; (80035f8 <prvInitialiseTaskLists+0x7c>)
 80035ce:	4a05      	ldr	r2, [pc, #20]	; (80035e4 <prvInitialiseTaskLists+0x68>)
 80035d0:	601a      	str	r2, [r3, #0]
}
 80035d2:	bf00      	nop
 80035d4:	3708      	adds	r7, #8
 80035d6:	46bd      	mov	sp, r7
 80035d8:	bd80      	pop	{r7, pc}
 80035da:	bf00      	nop
 80035dc:	20000c54 	.word	0x20000c54
 80035e0:	20000ce0 	.word	0x20000ce0
 80035e4:	20000cf4 	.word	0x20000cf4
 80035e8:	20000d10 	.word	0x20000d10
 80035ec:	20000d24 	.word	0x20000d24
 80035f0:	20000d3c 	.word	0x20000d3c
 80035f4:	20000d08 	.word	0x20000d08
 80035f8:	20000d0c 	.word	0x20000d0c

080035fc <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80035fc:	b580      	push	{r7, lr}
 80035fe:	b082      	sub	sp, #8
 8003600:	af00      	add	r7, sp, #0
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003602:	e028      	b.n	8003656 <prvCheckTasksWaitingTermination+0x5a>
		{
			vTaskSuspendAll();
 8003604:	f7ff fde2 	bl	80031cc <vTaskSuspendAll>
			{
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 8003608:	4b17      	ldr	r3, [pc, #92]	; (8003668 <prvCheckTasksWaitingTermination+0x6c>)
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	2b00      	cmp	r3, #0
 800360e:	bf0c      	ite	eq
 8003610:	2301      	moveq	r3, #1
 8003612:	2300      	movne	r3, #0
 8003614:	b2db      	uxtb	r3, r3
 8003616:	607b      	str	r3, [r7, #4]
			}
			( void ) xTaskResumeAll();
 8003618:	f7ff fde6 	bl	80031e8 <xTaskResumeAll>

			if( xListIsEmpty == pdFALSE )
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	2b00      	cmp	r3, #0
 8003620:	d119      	bne.n	8003656 <prvCheckTasksWaitingTermination+0x5a>
			{
				TCB_t *pxTCB;

				taskENTER_CRITICAL();
 8003622:	f7ff f9a7 	bl	8002974 <vPortEnterCritical>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8003626:	4b10      	ldr	r3, [pc, #64]	; (8003668 <prvCheckTasksWaitingTermination+0x6c>)
 8003628:	68db      	ldr	r3, [r3, #12]
 800362a:	68db      	ldr	r3, [r3, #12]
 800362c:	603b      	str	r3, [r7, #0]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800362e:	683b      	ldr	r3, [r7, #0]
 8003630:	3304      	adds	r3, #4
 8003632:	4618      	mov	r0, r3
 8003634:	f7ff f8a5 	bl	8002782 <uxListRemove>
					--uxCurrentNumberOfTasks;
 8003638:	4b0c      	ldr	r3, [pc, #48]	; (800366c <prvCheckTasksWaitingTermination+0x70>)
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	3b01      	subs	r3, #1
 800363e:	4a0b      	ldr	r2, [pc, #44]	; (800366c <prvCheckTasksWaitingTermination+0x70>)
 8003640:	6013      	str	r3, [r2, #0]
					--uxDeletedTasksWaitingCleanUp;
 8003642:	4b0b      	ldr	r3, [pc, #44]	; (8003670 <prvCheckTasksWaitingTermination+0x74>)
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	3b01      	subs	r3, #1
 8003648:	4a09      	ldr	r2, [pc, #36]	; (8003670 <prvCheckTasksWaitingTermination+0x74>)
 800364a:	6013      	str	r3, [r2, #0]
				}
				taskEXIT_CRITICAL();
 800364c:	f7ff f9c0 	bl	80029d0 <vPortExitCritical>

				prvDeleteTCB( pxTCB );
 8003650:	6838      	ldr	r0, [r7, #0]
 8003652:	f000 f80f 	bl	8003674 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003656:	4b06      	ldr	r3, [pc, #24]	; (8003670 <prvCheckTasksWaitingTermination+0x74>)
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	2b00      	cmp	r3, #0
 800365c:	d1d2      	bne.n	8003604 <prvCheckTasksWaitingTermination+0x8>
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800365e:	bf00      	nop
 8003660:	3708      	adds	r7, #8
 8003662:	46bd      	mov	sp, r7
 8003664:	bd80      	pop	{r7, pc}
 8003666:	bf00      	nop
 8003668:	20000d24 	.word	0x20000d24
 800366c:	20000d50 	.word	0x20000d50
 8003670:	20000d38 	.word	0x20000d38

08003674 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8003674:	b580      	push	{r7, lr}
 8003676:	b082      	sub	sp, #8
 8003678:	af00      	add	r7, sp, #0
 800367a:	6078      	str	r0, [r7, #4]

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003680:	4618      	mov	r0, r3
 8003682:	f7ff faed 	bl	8002c60 <vPortFree>
			vPortFree( pxTCB );
 8003686:	6878      	ldr	r0, [r7, #4]
 8003688:	f7ff faea 	bl	8002c60 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	)
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800368c:	bf00      	nop
 800368e:	3708      	adds	r7, #8
 8003690:	46bd      	mov	sp, r7
 8003692:	bd80      	pop	{r7, pc}

08003694 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8003694:	b480      	push	{r7}
 8003696:	b083      	sub	sp, #12
 8003698:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800369a:	4b0e      	ldr	r3, [pc, #56]	; (80036d4 <prvResetNextTaskUnblockTime+0x40>)
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d101      	bne.n	80036a8 <prvResetNextTaskUnblockTime+0x14>
 80036a4:	2301      	movs	r3, #1
 80036a6:	e000      	b.n	80036aa <prvResetNextTaskUnblockTime+0x16>
 80036a8:	2300      	movs	r3, #0
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d004      	beq.n	80036b8 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80036ae:	4b0a      	ldr	r3, [pc, #40]	; (80036d8 <prvResetNextTaskUnblockTime+0x44>)
 80036b0:	f04f 32ff 	mov.w	r2, #4294967295
 80036b4:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80036b6:	e008      	b.n	80036ca <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80036b8:	4b06      	ldr	r3, [pc, #24]	; (80036d4 <prvResetNextTaskUnblockTime+0x40>)
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	68db      	ldr	r3, [r3, #12]
 80036be:	68db      	ldr	r3, [r3, #12]
 80036c0:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	685b      	ldr	r3, [r3, #4]
 80036c6:	4a04      	ldr	r2, [pc, #16]	; (80036d8 <prvResetNextTaskUnblockTime+0x44>)
 80036c8:	6013      	str	r3, [r2, #0]
}
 80036ca:	bf00      	nop
 80036cc:	370c      	adds	r7, #12
 80036ce:	46bd      	mov	sp, r7
 80036d0:	bc80      	pop	{r7}
 80036d2:	4770      	bx	lr
 80036d4:	20000d08 	.word	0x20000d08
 80036d8:	20000d70 	.word	0x20000d70

080036dc <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80036dc:	b480      	push	{r7}
 80036de:	b083      	sub	sp, #12
 80036e0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80036e2:	4b0b      	ldr	r3, [pc, #44]	; (8003710 <xTaskGetSchedulerState+0x34>)
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d102      	bne.n	80036f0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80036ea:	2301      	movs	r3, #1
 80036ec:	607b      	str	r3, [r7, #4]
 80036ee:	e008      	b.n	8003702 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80036f0:	4b08      	ldr	r3, [pc, #32]	; (8003714 <xTaskGetSchedulerState+0x38>)
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d102      	bne.n	80036fe <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80036f8:	2302      	movs	r3, #2
 80036fa:	607b      	str	r3, [r7, #4]
 80036fc:	e001      	b.n	8003702 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80036fe:	2300      	movs	r3, #0
 8003700:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8003702:	687b      	ldr	r3, [r7, #4]
	}
 8003704:	4618      	mov	r0, r3
 8003706:	370c      	adds	r7, #12
 8003708:	46bd      	mov	sp, r7
 800370a:	bc80      	pop	{r7}
 800370c:	4770      	bx	lr
 800370e:	bf00      	nop
 8003710:	20000d5c 	.word	0x20000d5c
 8003714:	20000d78 	.word	0x20000d78

08003718 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8003718:	b580      	push	{r7, lr}
 800371a:	b084      	sub	sp, #16
 800371c:	af00      	add	r7, sp, #0
 800371e:	6078      	str	r0, [r7, #4]
 8003720:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8003722:	4b29      	ldr	r3, [pc, #164]	; (80037c8 <prvAddCurrentTaskToDelayedList+0xb0>)
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003728:	4b28      	ldr	r3, [pc, #160]	; (80037cc <prvAddCurrentTaskToDelayedList+0xb4>)
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	3304      	adds	r3, #4
 800372e:	4618      	mov	r0, r3
 8003730:	f7ff f827 	bl	8002782 <uxListRemove>
 8003734:	4603      	mov	r3, r0
 8003736:	2b00      	cmp	r3, #0
 8003738:	d10b      	bne.n	8003752 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 800373a:	4b24      	ldr	r3, [pc, #144]	; (80037cc <prvAddCurrentTaskToDelayedList+0xb4>)
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003740:	2201      	movs	r2, #1
 8003742:	fa02 f303 	lsl.w	r3, r2, r3
 8003746:	43da      	mvns	r2, r3
 8003748:	4b21      	ldr	r3, [pc, #132]	; (80037d0 <prvAddCurrentTaskToDelayedList+0xb8>)
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	4013      	ands	r3, r2
 800374e:	4a20      	ldr	r2, [pc, #128]	; (80037d0 <prvAddCurrentTaskToDelayedList+0xb8>)
 8003750:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003758:	d10a      	bne.n	8003770 <prvAddCurrentTaskToDelayedList+0x58>
 800375a:	683b      	ldr	r3, [r7, #0]
 800375c:	2b00      	cmp	r3, #0
 800375e:	d007      	beq.n	8003770 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003760:	4b1a      	ldr	r3, [pc, #104]	; (80037cc <prvAddCurrentTaskToDelayedList+0xb4>)
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	3304      	adds	r3, #4
 8003766:	4619      	mov	r1, r3
 8003768:	481a      	ldr	r0, [pc, #104]	; (80037d4 <prvAddCurrentTaskToDelayedList+0xbc>)
 800376a:	f7fe ffaf 	bl	80026cc <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800376e:	e026      	b.n	80037be <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8003770:	68fa      	ldr	r2, [r7, #12]
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	4413      	add	r3, r2
 8003776:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8003778:	4b14      	ldr	r3, [pc, #80]	; (80037cc <prvAddCurrentTaskToDelayedList+0xb4>)
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	68ba      	ldr	r2, [r7, #8]
 800377e:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8003780:	68ba      	ldr	r2, [r7, #8]
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	429a      	cmp	r2, r3
 8003786:	d209      	bcs.n	800379c <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003788:	4b13      	ldr	r3, [pc, #76]	; (80037d8 <prvAddCurrentTaskToDelayedList+0xc0>)
 800378a:	681a      	ldr	r2, [r3, #0]
 800378c:	4b0f      	ldr	r3, [pc, #60]	; (80037cc <prvAddCurrentTaskToDelayedList+0xb4>)
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	3304      	adds	r3, #4
 8003792:	4619      	mov	r1, r3
 8003794:	4610      	mov	r0, r2
 8003796:	f7fe ffbc 	bl	8002712 <vListInsert>
}
 800379a:	e010      	b.n	80037be <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800379c:	4b0f      	ldr	r3, [pc, #60]	; (80037dc <prvAddCurrentTaskToDelayedList+0xc4>)
 800379e:	681a      	ldr	r2, [r3, #0]
 80037a0:	4b0a      	ldr	r3, [pc, #40]	; (80037cc <prvAddCurrentTaskToDelayedList+0xb4>)
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	3304      	adds	r3, #4
 80037a6:	4619      	mov	r1, r3
 80037a8:	4610      	mov	r0, r2
 80037aa:	f7fe ffb2 	bl	8002712 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80037ae:	4b0c      	ldr	r3, [pc, #48]	; (80037e0 <prvAddCurrentTaskToDelayedList+0xc8>)
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	68ba      	ldr	r2, [r7, #8]
 80037b4:	429a      	cmp	r2, r3
 80037b6:	d202      	bcs.n	80037be <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 80037b8:	4a09      	ldr	r2, [pc, #36]	; (80037e0 <prvAddCurrentTaskToDelayedList+0xc8>)
 80037ba:	68bb      	ldr	r3, [r7, #8]
 80037bc:	6013      	str	r3, [r2, #0]
}
 80037be:	bf00      	nop
 80037c0:	3710      	adds	r7, #16
 80037c2:	46bd      	mov	sp, r7
 80037c4:	bd80      	pop	{r7, pc}
 80037c6:	bf00      	nop
 80037c8:	20000d54 	.word	0x20000d54
 80037cc:	20000c50 	.word	0x20000c50
 80037d0:	20000d58 	.word	0x20000d58
 80037d4:	20000d3c 	.word	0x20000d3c
 80037d8:	20000d0c 	.word	0x20000d0c
 80037dc:	20000d08 	.word	0x20000d08
 80037e0:	20000d70 	.word	0x20000d70

080037e4 <cmd_LCD>:
//----------------------------------------------------------------------------------------------
/*	There are two memory banks in the LCD, data/RAM and commands. This
	function sets the DC pin high or low depending, and then sends the data byte */
//----------------------------------------------------------------------------------------------
void cmd_LCD(uint32_t data) 
{
 80037e4:	b580      	push	{r7, lr}
 80037e6:	b084      	sub	sp, #16
 80037e8:	af00      	add	r7, sp, #0
 80037ea:	6078      	str	r0, [r7, #4]
	uint32_t i=8;
 80037ec:	2308      	movs	r3, #8
 80037ee:	60fb      	str	r3, [r7, #12]
	
	CLR_DC();					// comando para o LCD
 80037f0:	2200      	movs	r2, #0
 80037f2:	2120      	movs	r1, #32
 80037f4:	481d      	ldr	r0, [pc, #116]	; (800386c <cmd_LCD+0x88>)
 80037f6:	f7fd ff78 	bl	80016ea <HAL_GPIO_WritePin>

	//Send the data
	CLR_CE();
 80037fa:	2200      	movs	r2, #0
 80037fc:	2140      	movs	r1, #64	; 0x40
 80037fe:	481b      	ldr	r0, [pc, #108]	; (800386c <cmd_LCD+0x88>)
 8003800:	f7fd ff73 	bl	80016ea <HAL_GPIO_WritePin>
	do								// MSB primeiro
	{	i--;
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	3b01      	subs	r3, #1
 8003808:	60fb      	str	r3, [r7, #12]
		if(tst_bit(data,i))
 800380a:	2201      	movs	r2, #1
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	fa02 f303 	lsl.w	r3, r2, r3
 8003812:	461a      	mov	r2, r3
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	4013      	ands	r3, r2
 8003818:	2b00      	cmp	r3, #0
 800381a:	d005      	beq.n	8003828 <cmd_LCD+0x44>
			SET_DIN();
 800381c:	2201      	movs	r2, #1
 800381e:	2110      	movs	r1, #16
 8003820:	4812      	ldr	r0, [pc, #72]	; (800386c <cmd_LCD+0x88>)
 8003822:	f7fd ff62 	bl	80016ea <HAL_GPIO_WritePin>
 8003826:	e004      	b.n	8003832 <cmd_LCD+0x4e>
		else
			CLR_DIN();
 8003828:	2200      	movs	r2, #0
 800382a:	2110      	movs	r1, #16
 800382c:	480f      	ldr	r0, [pc, #60]	; (800386c <cmd_LCD+0x88>)
 800382e:	f7fd ff5c 	bl	80016ea <HAL_GPIO_WritePin>
		PULSO_CLK();
 8003832:	2001      	movs	r0, #1
 8003834:	f000 faf2 	bl	8003e1c <atraso_us>
 8003838:	2201      	movs	r2, #1
 800383a:	2108      	movs	r1, #8
 800383c:	480b      	ldr	r0, [pc, #44]	; (800386c <cmd_LCD+0x88>)
 800383e:	f7fd ff54 	bl	80016ea <HAL_GPIO_WritePin>
 8003842:	2001      	movs	r0, #1
 8003844:	f000 faea 	bl	8003e1c <atraso_us>
 8003848:	2200      	movs	r2, #0
 800384a:	2108      	movs	r1, #8
 800384c:	4807      	ldr	r0, [pc, #28]	; (800386c <cmd_LCD+0x88>)
 800384e:	f7fd ff4c 	bl	80016ea <HAL_GPIO_WritePin>
		
	}while(i!=0);
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	2b00      	cmp	r3, #0
 8003856:	d1d5      	bne.n	8003804 <cmd_LCD+0x20>
	
	SET_CE();
 8003858:	2201      	movs	r2, #1
 800385a:	2140      	movs	r1, #64	; 0x40
 800385c:	4803      	ldr	r0, [pc, #12]	; (800386c <cmd_LCD+0x88>)
 800385e:	f7fd ff44 	bl	80016ea <HAL_GPIO_WritePin>
}
 8003862:	bf00      	nop
 8003864:	3710      	adds	r7, #16
 8003866:	46bd      	mov	sp, r7
 8003868:	bd80      	pop	{r7, pc}
 800386a:	bf00      	nop
 800386c:	40010800 	.word	0x40010800

08003870 <data_LCD>:
//----------------------------------------------------------------------------------------------
void data_LCD(uint32_t data)
{
 8003870:	b580      	push	{r7, lr}
 8003872:	b084      	sub	sp, #16
 8003874:	af00      	add	r7, sp, #0
 8003876:	6078      	str	r0, [r7, #4]
	uint32_t i=8;
 8003878:	2308      	movs	r3, #8
 800387a:	60fb      	str	r3, [r7, #12]
	
	SET_DC();					// dado para o LCD
 800387c:	2201      	movs	r2, #1
 800387e:	2120      	movs	r1, #32
 8003880:	481d      	ldr	r0, [pc, #116]	; (80038f8 <data_LCD+0x88>)
 8003882:	f7fd ff32 	bl	80016ea <HAL_GPIO_WritePin>

	//Send the data
	CLR_CE();
 8003886:	2200      	movs	r2, #0
 8003888:	2140      	movs	r1, #64	; 0x40
 800388a:	481b      	ldr	r0, [pc, #108]	; (80038f8 <data_LCD+0x88>)
 800388c:	f7fd ff2d 	bl	80016ea <HAL_GPIO_WritePin>
	do								// MSB primeiro
	{	i--;
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	3b01      	subs	r3, #1
 8003894:	60fb      	str	r3, [r7, #12]
		if(tst_bit(data,i))
 8003896:	2201      	movs	r2, #1
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	fa02 f303 	lsl.w	r3, r2, r3
 800389e:	461a      	mov	r2, r3
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	4013      	ands	r3, r2
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d005      	beq.n	80038b4 <data_LCD+0x44>
			SET_DIN();
 80038a8:	2201      	movs	r2, #1
 80038aa:	2110      	movs	r1, #16
 80038ac:	4812      	ldr	r0, [pc, #72]	; (80038f8 <data_LCD+0x88>)
 80038ae:	f7fd ff1c 	bl	80016ea <HAL_GPIO_WritePin>
 80038b2:	e004      	b.n	80038be <data_LCD+0x4e>
		else
			CLR_DIN();
 80038b4:	2200      	movs	r2, #0
 80038b6:	2110      	movs	r1, #16
 80038b8:	480f      	ldr	r0, [pc, #60]	; (80038f8 <data_LCD+0x88>)
 80038ba:	f7fd ff16 	bl	80016ea <HAL_GPIO_WritePin>
		PULSO_CLK();
 80038be:	2001      	movs	r0, #1
 80038c0:	f000 faac 	bl	8003e1c <atraso_us>
 80038c4:	2201      	movs	r2, #1
 80038c6:	2108      	movs	r1, #8
 80038c8:	480b      	ldr	r0, [pc, #44]	; (80038f8 <data_LCD+0x88>)
 80038ca:	f7fd ff0e 	bl	80016ea <HAL_GPIO_WritePin>
 80038ce:	2001      	movs	r0, #1
 80038d0:	f000 faa4 	bl	8003e1c <atraso_us>
 80038d4:	2200      	movs	r2, #0
 80038d6:	2108      	movs	r1, #8
 80038d8:	4807      	ldr	r0, [pc, #28]	; (80038f8 <data_LCD+0x88>)
 80038da:	f7fd ff06 	bl	80016ea <HAL_GPIO_WritePin>
		
	}while(i!=0);
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d1d5      	bne.n	8003890 <data_LCD+0x20>
	
	SET_CE();
 80038e4:	2201      	movs	r2, #1
 80038e6:	2140      	movs	r1, #64	; 0x40
 80038e8:	4803      	ldr	r0, [pc, #12]	; (80038f8 <data_LCD+0x88>)
 80038ea:	f7fd fefe 	bl	80016ea <HAL_GPIO_WritePin>
}
 80038ee:	bf00      	nop
 80038f0:	3710      	adds	r7, #16
 80038f2:	46bd      	mov	sp, r7
 80038f4:	bd80      	pop	{r7, pc}
 80038f6:	bf00      	nop
 80038f8:	40010800 	.word	0x40010800

080038fc <inic_LCD>:
//----------------------------------------------------------------------------------------------- 
void inic_LCD() 
{	
 80038fc:	b580      	push	{r7, lr}
 80038fe:	af00      	add	r7, sp, #0
	// Reset the LCD to a known state
	CLR_RST();
 8003900:	2200      	movs	r2, #0
 8003902:	2180      	movs	r1, #128	; 0x80
 8003904:	480f      	ldr	r0, [pc, #60]	; (8003944 <inic_LCD+0x48>)
 8003906:	f7fd fef0 	bl	80016ea <HAL_GPIO_WritePin>
	atraso_us(10);
 800390a:	200a      	movs	r0, #10
 800390c:	f000 fa86 	bl	8003e1c <atraso_us>
	SET_RST();
 8003910:	2201      	movs	r2, #1
 8003912:	2180      	movs	r1, #128	; 0x80
 8003914:	480b      	ldr	r0, [pc, #44]	; (8003944 <inic_LCD+0x48>)
 8003916:	f7fd fee8 	bl	80016ea <HAL_GPIO_WritePin>

	cmd_LCD(0x21);			//Tell LCD that extended commands follow
 800391a:	2021      	movs	r0, #33	; 0x21
 800391c:	f7ff ff62 	bl	80037e4 <cmd_LCD>
	cmd_LCD(0xBF);			//Set LCD Vop (Contrast): Try 0xB1(good @ 3.3V) or 0xBF if your display is too dark
 8003920:	20bf      	movs	r0, #191	; 0xbf
 8003922:	f7ff ff5f 	bl	80037e4 <cmd_LCD>
	cmd_LCD(0x04);			//Set Temp coefficent
 8003926:	2004      	movs	r0, #4
 8003928:	f7ff ff5c 	bl	80037e4 <cmd_LCD>
	cmd_LCD(0x14);			//LCD bias mode 1:48: Try 0x13 or 0x14
 800392c:	2014      	movs	r0, #20
 800392e:	f7ff ff59 	bl	80037e4 <cmd_LCD>

	cmd_LCD(0x20);			//We must send 0x20 before modifying the display control mode
 8003932:	2020      	movs	r0, #32
 8003934:	f7ff ff56 	bl	80037e4 <cmd_LCD>
	cmd_LCD(0x0C);			//Set display control, normal mode. 0x0D for inverse
 8003938:	200c      	movs	r0, #12
 800393a:	f7ff ff53 	bl	80037e4 <cmd_LCD>
}
 800393e:	bf00      	nop
 8003940:	bd80      	pop	{r7, pc}
 8003942:	bf00      	nop
 8003944:	40010800 	.word	0x40010800

08003948 <goto_XY>:
//----------------------------------------------------------------------------------------------- 
void goto_XY(uint32_t x, uint32_t y)  // 0<=x<=83  0<=y<=5
{
 8003948:	b480      	push	{r7}
 800394a:	b083      	sub	sp, #12
 800394c:	af00      	add	r7, sp, #0
 800394e:	6078      	str	r0, [r7, #4]
 8003950:	6039      	str	r1, [r7, #0]
	if(y>5)	y=5;
 8003952:	683b      	ldr	r3, [r7, #0]
 8003954:	2b05      	cmp	r3, #5
 8003956:	d901      	bls.n	800395c <goto_XY+0x14>
 8003958:	2305      	movs	r3, #5
 800395a:	603b      	str	r3, [r7, #0]
	if(x>84)	x=83;
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	2b54      	cmp	r3, #84	; 0x54
 8003960:	d901      	bls.n	8003966 <goto_XY+0x1e>
 8003962:	2353      	movs	r3, #83	; 0x53
 8003964:	607b      	str	r3, [r7, #4]
  
	indice_fb =  x + (84*y);		// indice para ser empregado no fb
 8003966:	683b      	ldr	r3, [r7, #0]
 8003968:	2254      	movs	r2, #84	; 0x54
 800396a:	fb02 f203 	mul.w	r2, r2, r3
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	4413      	add	r3, r2
 8003972:	4a03      	ldr	r2, [pc, #12]	; (8003980 <goto_XY+0x38>)
 8003974:	6013      	str	r3, [r2, #0]
}
 8003976:	bf00      	nop
 8003978:	370c      	adds	r7, #12
 800397a:	46bd      	mov	sp, r7
 800397c:	bc80      	pop	{r7}
 800397e:	4770      	bx	lr
 8003980:	20000f74 	.word	0x20000f74

08003984 <escreve2fb>:
//----------------------------------------------------------------------------------------------- 
void escreve2fb(unsigned char imagem[])				// altera o frame buffer, uso para cpia de figura
{
 8003984:	b480      	push	{r7}
 8003986:	b085      	sub	sp, #20
 8003988:	af00      	add	r7, sp, #0
 800398a:	6078      	str	r0, [r7, #4]
	uint32_t i;
	
	for(i=0; i<504; i++)
 800398c:	2300      	movs	r3, #0
 800398e:	60fb      	str	r3, [r7, #12]
 8003990:	e00b      	b.n	80039aa <escreve2fb+0x26>
		fb[i]= imagem[i];
 8003992:	687a      	ldr	r2, [r7, #4]
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	4413      	add	r3, r2
 8003998:	7819      	ldrb	r1, [r3, #0]
 800399a:	4a08      	ldr	r2, [pc, #32]	; (80039bc <escreve2fb+0x38>)
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	4413      	add	r3, r2
 80039a0:	460a      	mov	r2, r1
 80039a2:	701a      	strb	r2, [r3, #0]
	for(i=0; i<504; i++)
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	3301      	adds	r3, #1
 80039a8:	60fb      	str	r3, [r7, #12]
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	f5b3 7ffc 	cmp.w	r3, #504	; 0x1f8
 80039b0:	d3ef      	bcc.n	8003992 <escreve2fb+0xe>
}
 80039b2:	bf00      	nop
 80039b4:	3714      	adds	r7, #20
 80039b6:	46bd      	mov	sp, r7
 80039b8:	bc80      	pop	{r7}
 80039ba:	4770      	bx	lr
 80039bc:	20000d7c 	.word	0x20000d7c

080039c0 <imprime_LCD>:
//----------------------------------------------------------------------------------------------- 
void imprime_LCD()		// desenha em todo o LCD
{
 80039c0:	b580      	push	{r7, lr}
 80039c2:	b082      	sub	sp, #8
 80039c4:	af00      	add	r7, sp, #0
	uint32_t i;
	
	for (i=0 ; i < 504 ; i++)
 80039c6:	2300      	movs	r3, #0
 80039c8:	607b      	str	r3, [r7, #4]
 80039ca:	e009      	b.n	80039e0 <imprime_LCD+0x20>
		data_LCD(fb[i]);
 80039cc:	4a08      	ldr	r2, [pc, #32]	; (80039f0 <imprime_LCD+0x30>)
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	4413      	add	r3, r2
 80039d2:	781b      	ldrb	r3, [r3, #0]
 80039d4:	4618      	mov	r0, r3
 80039d6:	f7ff ff4b 	bl	8003870 <data_LCD>
	for (i=0 ; i < 504 ; i++)
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	3301      	adds	r3, #1
 80039de:	607b      	str	r3, [r7, #4]
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	f5b3 7ffc 	cmp.w	r3, #504	; 0x1f8
 80039e6:	d3f1      	bcc.n	80039cc <imprime_LCD+0xc>
}
 80039e8:	bf00      	nop
 80039ea:	3708      	adds	r7, #8
 80039ec:	46bd      	mov	sp, r7
 80039ee:	bd80      	pop	{r7, pc}
 80039f0:	20000d7c 	.word	0x20000d7c

080039f4 <limpa_LCD>:

}
//----------------------------------------------------------------------------------------------- 
//Clears the LCD by writing zeros to the entire screen
void limpa_LCD() 
{
 80039f4:	b480      	push	{r7}
 80039f6:	b083      	sub	sp, #12
 80039f8:	af00      	add	r7, sp, #0
	uint32_t i;
	
	for ( i= 0 ; i < 504 ; i++)
 80039fa:	2300      	movs	r3, #0
 80039fc:	607b      	str	r3, [r7, #4]
 80039fe:	e007      	b.n	8003a10 <limpa_LCD+0x1c>
		fb[i] = 0x00;
 8003a00:	4a08      	ldr	r2, [pc, #32]	; (8003a24 <limpa_LCD+0x30>)
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	4413      	add	r3, r2
 8003a06:	2200      	movs	r2, #0
 8003a08:	701a      	strb	r2, [r3, #0]
	for ( i= 0 ; i < 504 ; i++)
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	3301      	adds	r3, #1
 8003a0e:	607b      	str	r3, [r7, #4]
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	f5b3 7ffc 	cmp.w	r3, #504	; 0x1f8
 8003a16:	d3f3      	bcc.n	8003a00 <limpa_LCD+0xc>
}
 8003a18:	bf00      	nop
 8003a1a:	370c      	adds	r7, #12
 8003a1c:	46bd      	mov	sp, r7
 8003a1e:	bc80      	pop	{r7}
 8003a20:	4770      	bx	lr
 8003a22:	bf00      	nop
 8003a24:	20000d7c 	.word	0x20000d7c

08003a28 <desenha_pixel>:
// Desenha pixel 
//----------------------------------------------------------------------------------------------- 
void desenha_pixel(uint32_t x,				/* ponto horizontal para o pixel: 0 -> 83 (esq -> dir)	*/
				   uint32_t y,				/* ponto vertical para o pixel: 0 -> 47 (cima -> baixo)	*/
				   uint32_t propr)			/* 0 =  apaga pixel, 1 = liga pixel				*/
{
 8003a28:	b480      	push	{r7}
 8003a2a:	b087      	sub	sp, #28
 8003a2c:	af00      	add	r7, sp, #0
 8003a2e:	60f8      	str	r0, [r7, #12]
 8003a30:	60b9      	str	r1, [r7, #8]
 8003a32:	607a      	str	r2, [r7, #4]
	uint32_t i;
	
	if(x>83)	x=83;
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	2b53      	cmp	r3, #83	; 0x53
 8003a38:	d901      	bls.n	8003a3e <desenha_pixel+0x16>
 8003a3a:	2353      	movs	r3, #83	; 0x53
 8003a3c:	60fb      	str	r3, [r7, #12]
	if(y>47)	y=47;
 8003a3e:	68bb      	ldr	r3, [r7, #8]
 8003a40:	2b2f      	cmp	r3, #47	; 0x2f
 8003a42:	d901      	bls.n	8003a48 <desenha_pixel+0x20>
 8003a44:	232f      	movs	r3, #47	; 0x2f
 8003a46:	60bb      	str	r3, [r7, #8]
	
	i = x + (84*(y/8));		/* determinao do indice do byte a ser alterado [0 - 503]	*/
 8003a48:	68bb      	ldr	r3, [r7, #8]
 8003a4a:	08db      	lsrs	r3, r3, #3
 8003a4c:	2254      	movs	r2, #84	; 0x54
 8003a4e:	fb02 f203 	mul.w	r2, r2, r3
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	4413      	add	r3, r2
 8003a56:	617b      	str	r3, [r7, #20]
	
	if(propr==0)
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d116      	bne.n	8003a8c <desenha_pixel+0x64>
		clr_bit(fb[i],y%8);
 8003a5e:	4a18      	ldr	r2, [pc, #96]	; (8003ac0 <desenha_pixel+0x98>)
 8003a60:	697b      	ldr	r3, [r7, #20]
 8003a62:	4413      	add	r3, r2
 8003a64:	781b      	ldrb	r3, [r3, #0]
 8003a66:	b25a      	sxtb	r2, r3
 8003a68:	68bb      	ldr	r3, [r7, #8]
 8003a6a:	f003 0307 	and.w	r3, r3, #7
 8003a6e:	2101      	movs	r1, #1
 8003a70:	fa01 f303 	lsl.w	r3, r1, r3
 8003a74:	b25b      	sxtb	r3, r3
 8003a76:	43db      	mvns	r3, r3
 8003a78:	b25b      	sxtb	r3, r3
 8003a7a:	4013      	ands	r3, r2
 8003a7c:	b25b      	sxtb	r3, r3
 8003a7e:	b2d9      	uxtb	r1, r3
 8003a80:	4a0f      	ldr	r2, [pc, #60]	; (8003ac0 <desenha_pixel+0x98>)
 8003a82:	697b      	ldr	r3, [r7, #20]
 8003a84:	4413      	add	r3, r2
 8003a86:	460a      	mov	r2, r1
 8003a88:	701a      	strb	r2, [r3, #0]
	else
		set_bit(fb[i],y%8);
	
}
 8003a8a:	e013      	b.n	8003ab4 <desenha_pixel+0x8c>
		set_bit(fb[i],y%8);
 8003a8c:	4a0c      	ldr	r2, [pc, #48]	; (8003ac0 <desenha_pixel+0x98>)
 8003a8e:	697b      	ldr	r3, [r7, #20]
 8003a90:	4413      	add	r3, r2
 8003a92:	781b      	ldrb	r3, [r3, #0]
 8003a94:	b25a      	sxtb	r2, r3
 8003a96:	68bb      	ldr	r3, [r7, #8]
 8003a98:	f003 0307 	and.w	r3, r3, #7
 8003a9c:	2101      	movs	r1, #1
 8003a9e:	fa01 f303 	lsl.w	r3, r1, r3
 8003aa2:	b25b      	sxtb	r3, r3
 8003aa4:	4313      	orrs	r3, r2
 8003aa6:	b25b      	sxtb	r3, r3
 8003aa8:	b2d9      	uxtb	r1, r3
 8003aaa:	4a05      	ldr	r2, [pc, #20]	; (8003ac0 <desenha_pixel+0x98>)
 8003aac:	697b      	ldr	r3, [r7, #20]
 8003aae:	4413      	add	r3, r2
 8003ab0:	460a      	mov	r2, r1
 8003ab2:	701a      	strb	r2, [r3, #0]
}
 8003ab4:	bf00      	nop
 8003ab6:	371c      	adds	r7, #28
 8003ab8:	46bd      	mov	sp, r7
 8003aba:	bc80      	pop	{r7}
 8003abc:	4770      	bx	lr
 8003abe:	bf00      	nop
 8003ac0:	20000d7c 	.word	0x20000d7c

08003ac4 <desenha_fig>:
											// Caso se deseje alterar a largura e altura da figura
											//    p.x2  e  p.y2 devem ser diferentes de zero, determinando as novas medidas
											// Caso se deseje imprimir a partir de um ponto no meio da figura (se no empregados devem ser zero)
											//    p.x3 e p.y3 determinam esse ponto
				const figura_t *f)	// ponteiro para a figura definido pelo tipo figura_t
{
 8003ac4:	b590      	push	{r4, r7, lr}
 8003ac6:	b08b      	sub	sp, #44	; 0x2c
 8003ac8:	af00      	add	r7, sp, #0
 8003aca:	6078      	str	r0, [r7, #4]
 8003acc:	6039      	str	r1, [r7, #0]
	uint32_t x, y, larg, alt, i, j, ajx, ajy;
	
	x = p->x1;
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	627b      	str	r3, [r7, #36]	; 0x24
	y = p->y1;
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	685b      	ldr	r3, [r3, #4]
 8003ad8:	623b      	str	r3, [r7, #32]
	
	// corrige limites para P1
	if(x > 83)  x = 83;
 8003ada:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003adc:	2b53      	cmp	r3, #83	; 0x53
 8003ade:	d901      	bls.n	8003ae4 <desenha_fig+0x20>
 8003ae0:	2353      	movs	r3, #83	; 0x53
 8003ae2:	627b      	str	r3, [r7, #36]	; 0x24
	if(y > 47)  y = 47;
 8003ae4:	6a3b      	ldr	r3, [r7, #32]
 8003ae6:	2b2f      	cmp	r3, #47	; 0x2f
 8003ae8:	d901      	bls.n	8003aee <desenha_fig+0x2a>
 8003aea:	232f      	movs	r3, #47	; 0x2f
 8003aec:	623b      	str	r3, [r7, #32]
	
	larg = f->largura;
 8003aee:	683b      	ldr	r3, [r7, #0]
 8003af0:	781b      	ldrb	r3, [r3, #0]
 8003af2:	61fb      	str	r3, [r7, #28]
	alt = f->altura;
 8003af4:	683b      	ldr	r3, [r7, #0]
 8003af6:	785b      	ldrb	r3, [r3, #1]
 8003af8:	61bb      	str	r3, [r7, #24]
	
	// caso se deseje outra dimensao de impressao da figura que no a definida por padrao
	if((p->x2!=0) && (p->y2!=0)) 
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	689b      	ldr	r3, [r3, #8]
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d00a      	beq.n	8003b18 <desenha_fig+0x54>
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	68db      	ldr	r3, [r3, #12]
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d006      	beq.n	8003b18 <desenha_fig+0x54>
	{
		larg = p->x2;
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	689b      	ldr	r3, [r3, #8]
 8003b0e:	61fb      	str	r3, [r7, #28]
		alt = p->y2;
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	68db      	ldr	r3, [r3, #12]
 8003b14:	61bb      	str	r3, [r7, #24]
 8003b16:	e00d      	b.n	8003b34 <desenha_fig+0x70>
	}
	else if((p->x3!=0) && (p->y3!=0)) // correcao se valor maior que o permitido
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	691b      	ldr	r3, [r3, #16]
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d009      	beq.n	8003b34 <desenha_fig+0x70>
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	695b      	ldr	r3, [r3, #20]
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d005      	beq.n	8003b34 <desenha_fig+0x70>
	{
		larg = p->x3;
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	691b      	ldr	r3, [r3, #16]
 8003b2c:	61fb      	str	r3, [r7, #28]
		alt = p->y3;
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	695b      	ldr	r3, [r3, #20]
 8003b32:	61bb      	str	r3, [r7, #24]
	}
	// eventual correcao para a altura e largura
	if(larg > f->largura)
 8003b34:	683b      	ldr	r3, [r7, #0]
 8003b36:	781b      	ldrb	r3, [r3, #0]
 8003b38:	461a      	mov	r2, r3
 8003b3a:	69fb      	ldr	r3, [r7, #28]
 8003b3c:	429a      	cmp	r2, r3
 8003b3e:	d202      	bcs.n	8003b46 <desenha_fig+0x82>
		larg = f->largura;
 8003b40:	683b      	ldr	r3, [r7, #0]
 8003b42:	781b      	ldrb	r3, [r3, #0]
 8003b44:	61fb      	str	r3, [r7, #28]
	if(alt > f->altura)
 8003b46:	683b      	ldr	r3, [r7, #0]
 8003b48:	785b      	ldrb	r3, [r3, #1]
 8003b4a:	461a      	mov	r2, r3
 8003b4c:	69bb      	ldr	r3, [r7, #24]
 8003b4e:	429a      	cmp	r2, r3
 8003b50:	d202      	bcs.n	8003b58 <desenha_fig+0x94>
		alt = f->altura;		
 8003b52:	683b      	ldr	r3, [r7, #0]
 8003b54:	785b      	ldrb	r3, [r3, #1]
 8003b56:	61bb      	str	r3, [r7, #24]
		
	//corrigir dimensoes da figura para dentro da rea de impressao
	if((x+larg)>84)
 8003b58:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003b5a:	69fb      	ldr	r3, [r7, #28]
 8003b5c:	4413      	add	r3, r2
 8003b5e:	2b54      	cmp	r3, #84	; 0x54
 8003b60:	d903      	bls.n	8003b6a <desenha_fig+0xa6>
		larg = 84 - x;
 8003b62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b64:	f1c3 0354 	rsb	r3, r3, #84	; 0x54
 8003b68:	61fb      	str	r3, [r7, #28]
	if((y+alt)>48)
 8003b6a:	6a3a      	ldr	r2, [r7, #32]
 8003b6c:	69bb      	ldr	r3, [r7, #24]
 8003b6e:	4413      	add	r3, r2
 8003b70:	2b30      	cmp	r3, #48	; 0x30
 8003b72:	d903      	bls.n	8003b7c <desenha_fig+0xb8>
		alt = 48 - y;
 8003b74:	6a3b      	ldr	r3, [r7, #32]
 8003b76:	f1c3 0330 	rsb	r3, r3, #48	; 0x30
 8003b7a:	61bb      	str	r3, [r7, #24]
	
	//------------------------------------------------------------------------------------------
	if((p->x3!=0) && (p->y3!=0))
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	691b      	ldr	r3, [r3, #16]
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d047      	beq.n	8003c14 <desenha_fig+0x150>
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	695b      	ldr	r3, [r3, #20]
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d043      	beq.n	8003c14 <desenha_fig+0x150>
	{
		ajx = f->largura - larg;
 8003b8c:	683b      	ldr	r3, [r7, #0]
 8003b8e:	781b      	ldrb	r3, [r3, #0]
 8003b90:	461a      	mov	r2, r3
 8003b92:	69fb      	ldr	r3, [r7, #28]
 8003b94:	1ad3      	subs	r3, r2, r3
 8003b96:	60fb      	str	r3, [r7, #12]
		ajy = f->altura - alt;
 8003b98:	683b      	ldr	r3, [r7, #0]
 8003b9a:	785b      	ldrb	r3, [r3, #1]
 8003b9c:	461a      	mov	r2, r3
 8003b9e:	69bb      	ldr	r3, [r7, #24]
 8003ba0:	1ad3      	subs	r3, r2, r3
 8003ba2:	60bb      	str	r3, [r7, #8]
		
		for(j=0; j<alt; j++)
 8003ba4:	2300      	movs	r3, #0
 8003ba6:	613b      	str	r3, [r7, #16]
 8003ba8:	e02f      	b.n	8003c0a <desenha_fig+0x146>
		{
			for(i=0; i<larg; i++) // canto inferior direito
 8003baa:	2300      	movs	r3, #0
 8003bac:	617b      	str	r3, [r7, #20]
 8003bae:	e025      	b.n	8003bfc <desenha_fig+0x138>
			{
				desenha_pixel(x+i, y+j, tst_bit(f->pixels[i + ajx + (((j+ajy)/8)*f->largura)], (j+ajy)%8));
 8003bb0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003bb2:	697b      	ldr	r3, [r7, #20]
 8003bb4:	18d0      	adds	r0, r2, r3
 8003bb6:	6a3a      	ldr	r2, [r7, #32]
 8003bb8:	693b      	ldr	r3, [r7, #16]
 8003bba:	18d4      	adds	r4, r2, r3
 8003bbc:	697a      	ldr	r2, [r7, #20]
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	441a      	add	r2, r3
 8003bc2:	6939      	ldr	r1, [r7, #16]
 8003bc4:	68bb      	ldr	r3, [r7, #8]
 8003bc6:	440b      	add	r3, r1
 8003bc8:	08db      	lsrs	r3, r3, #3
 8003bca:	6839      	ldr	r1, [r7, #0]
 8003bcc:	7809      	ldrb	r1, [r1, #0]
 8003bce:	fb01 f303 	mul.w	r3, r1, r3
 8003bd2:	4413      	add	r3, r2
 8003bd4:	683a      	ldr	r2, [r7, #0]
 8003bd6:	4413      	add	r3, r2
 8003bd8:	789b      	ldrb	r3, [r3, #2]
 8003bda:	4619      	mov	r1, r3
 8003bdc:	693a      	ldr	r2, [r7, #16]
 8003bde:	68bb      	ldr	r3, [r7, #8]
 8003be0:	4413      	add	r3, r2
 8003be2:	f003 0307 	and.w	r3, r3, #7
 8003be6:	2201      	movs	r2, #1
 8003be8:	fa02 f303 	lsl.w	r3, r2, r3
 8003bec:	400b      	ands	r3, r1
 8003bee:	461a      	mov	r2, r3
 8003bf0:	4621      	mov	r1, r4
 8003bf2:	f7ff ff19 	bl	8003a28 <desenha_pixel>
			for(i=0; i<larg; i++) // canto inferior direito
 8003bf6:	697b      	ldr	r3, [r7, #20]
 8003bf8:	3301      	adds	r3, #1
 8003bfa:	617b      	str	r3, [r7, #20]
 8003bfc:	697a      	ldr	r2, [r7, #20]
 8003bfe:	69fb      	ldr	r3, [r7, #28]
 8003c00:	429a      	cmp	r2, r3
 8003c02:	d3d5      	bcc.n	8003bb0 <desenha_fig+0xec>
		for(j=0; j<alt; j++)
 8003c04:	693b      	ldr	r3, [r7, #16]
 8003c06:	3301      	adds	r3, #1
 8003c08:	613b      	str	r3, [r7, #16]
 8003c0a:	693a      	ldr	r2, [r7, #16]
 8003c0c:	69bb      	ldr	r3, [r7, #24]
 8003c0e:	429a      	cmp	r2, r3
 8003c10:	d3cb      	bcc.n	8003baa <desenha_fig+0xe6>
	if((p->x3!=0) && (p->y3!=0))
 8003c12:	e02f      	b.n	8003c74 <desenha_fig+0x1b0>
			}
		}
	}
	else// impressao de figura normal ou menor (com p.x2!=0 e p.y2!=0)
	{
		for(j=0; j<alt; j++)
 8003c14:	2300      	movs	r3, #0
 8003c16:	613b      	str	r3, [r7, #16]
 8003c18:	e028      	b.n	8003c6c <desenha_fig+0x1a8>
		{
			for(i=0; i<larg; i++)
 8003c1a:	2300      	movs	r3, #0
 8003c1c:	617b      	str	r3, [r7, #20]
 8003c1e:	e01e      	b.n	8003c5e <desenha_fig+0x19a>
			{
				desenha_pixel(x+i, y+j, tst_bit(f->pixels[i + ((j/8)*f->largura)], j%8));
 8003c20:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003c22:	697b      	ldr	r3, [r7, #20]
 8003c24:	18d0      	adds	r0, r2, r3
 8003c26:	6a3a      	ldr	r2, [r7, #32]
 8003c28:	693b      	ldr	r3, [r7, #16]
 8003c2a:	18d1      	adds	r1, r2, r3
 8003c2c:	693b      	ldr	r3, [r7, #16]
 8003c2e:	08db      	lsrs	r3, r3, #3
 8003c30:	683a      	ldr	r2, [r7, #0]
 8003c32:	7812      	ldrb	r2, [r2, #0]
 8003c34:	fb02 f203 	mul.w	r2, r2, r3
 8003c38:	697b      	ldr	r3, [r7, #20]
 8003c3a:	4413      	add	r3, r2
 8003c3c:	683a      	ldr	r2, [r7, #0]
 8003c3e:	4413      	add	r3, r2
 8003c40:	789b      	ldrb	r3, [r3, #2]
 8003c42:	461c      	mov	r4, r3
 8003c44:	693b      	ldr	r3, [r7, #16]
 8003c46:	f003 0307 	and.w	r3, r3, #7
 8003c4a:	2201      	movs	r2, #1
 8003c4c:	fa02 f303 	lsl.w	r3, r2, r3
 8003c50:	4023      	ands	r3, r4
 8003c52:	461a      	mov	r2, r3
 8003c54:	f7ff fee8 	bl	8003a28 <desenha_pixel>
			for(i=0; i<larg; i++)
 8003c58:	697b      	ldr	r3, [r7, #20]
 8003c5a:	3301      	adds	r3, #1
 8003c5c:	617b      	str	r3, [r7, #20]
 8003c5e:	697a      	ldr	r2, [r7, #20]
 8003c60:	69fb      	ldr	r3, [r7, #28]
 8003c62:	429a      	cmp	r2, r3
 8003c64:	d3dc      	bcc.n	8003c20 <desenha_fig+0x15c>
		for(j=0; j<alt; j++)
 8003c66:	693b      	ldr	r3, [r7, #16]
 8003c68:	3301      	adds	r3, #1
 8003c6a:	613b      	str	r3, [r7, #16]
 8003c6c:	693a      	ldr	r2, [r7, #16]
 8003c6e:	69bb      	ldr	r3, [r7, #24]
 8003c70:	429a      	cmp	r2, r3
 8003c72:	d3d2      	bcc.n	8003c1a <desenha_fig+0x156>
			}
		}
	}
	//------------------------------------------------------------------------------------------	
}
 8003c74:	bf00      	nop
 8003c76:	372c      	adds	r7, #44	; 0x2c
 8003c78:	46bd      	mov	sp, r7
 8003c7a:	bd90      	pop	{r4, r7, pc}

08003c7c <escreve_Nr_Peq>:
//----------------------------------------------------------------------------------------------
void escreve_Nr_Peq(uint32_t x, uint32_t y, int32_t valor, uint32_t quant2Print) // quant2Print = 0, imprime todos os digitos
{
 8003c7c:	b590      	push	{r4, r7, lr}
 8003c7e:	b08d      	sub	sp, #52	; 0x34
 8003c80:	af00      	add	r7, sp, #0
 8003c82:	60f8      	str	r0, [r7, #12]
 8003c84:	60b9      	str	r1, [r7, #8]
 8003c86:	607a      	str	r2, [r7, #4]
 8003c88:	603b      	str	r3, [r7, #0]
	uint32_t n=0, i, j, px=0, neg=0;
 8003c8a:	2300      	movs	r3, #0
 8003c8c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003c8e:	2300      	movs	r3, #0
 8003c90:	623b      	str	r3, [r7, #32]
 8003c92:	2300      	movs	r3, #0
 8003c94:	61fb      	str	r3, [r7, #28]
	unsigned char digitos[11];	// mximo de 10 digitos com um digito de sinal

	for(i=0; i<11; i++)
 8003c96:	2300      	movs	r3, #0
 8003c98:	62bb      	str	r3, [r7, #40]	; 0x28
 8003c9a:	e008      	b.n	8003cae <escreve_Nr_Peq+0x32>
		digitos[i] = ' ';
 8003c9c:	f107 0210 	add.w	r2, r7, #16
 8003ca0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ca2:	4413      	add	r3, r2
 8003ca4:	2220      	movs	r2, #32
 8003ca6:	701a      	strb	r2, [r3, #0]
	for(i=0; i<11; i++)
 8003ca8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003caa:	3301      	adds	r3, #1
 8003cac:	62bb      	str	r3, [r7, #40]	; 0x28
 8003cae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003cb0:	2b0a      	cmp	r3, #10
 8003cb2:	d9f3      	bls.n	8003c9c <escreve_Nr_Peq+0x20>
		
	if(valor<0)
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	da04      	bge.n	8003cc4 <escreve_Nr_Peq+0x48>
	{
		neg=1;
 8003cba:	2301      	movs	r3, #1
 8003cbc:	61fb      	str	r3, [r7, #28]
		valor = valor*-1;
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	425b      	negs	r3, r3
 8003cc2:	607b      	str	r3, [r7, #4]
	}

	do
	{
		digitos[n] = valor%10;	//pega o resto da divisao por 10
 8003cc4:	687a      	ldr	r2, [r7, #4]
 8003cc6:	4b53      	ldr	r3, [pc, #332]	; (8003e14 <escreve_Nr_Peq+0x198>)
 8003cc8:	fb83 1302 	smull	r1, r3, r3, r2
 8003ccc:	1099      	asrs	r1, r3, #2
 8003cce:	17d3      	asrs	r3, r2, #31
 8003cd0:	1ac9      	subs	r1, r1, r3
 8003cd2:	460b      	mov	r3, r1
 8003cd4:	009b      	lsls	r3, r3, #2
 8003cd6:	440b      	add	r3, r1
 8003cd8:	005b      	lsls	r3, r3, #1
 8003cda:	1ad1      	subs	r1, r2, r3
 8003cdc:	b2c9      	uxtb	r1, r1
 8003cde:	f107 0210 	add.w	r2, r7, #16
 8003ce2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003ce4:	4413      	add	r3, r2
 8003ce6:	460a      	mov	r2, r1
 8003ce8:	701a      	strb	r2, [r3, #0]
		valor /=10;						//pega o inteiro da diviso por 10
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	4a49      	ldr	r2, [pc, #292]	; (8003e14 <escreve_Nr_Peq+0x198>)
 8003cee:	fb82 1203 	smull	r1, r2, r2, r3
 8003cf2:	1092      	asrs	r2, r2, #2
 8003cf4:	17db      	asrs	r3, r3, #31
 8003cf6:	1ad3      	subs	r3, r2, r3
 8003cf8:	607b      	str	r3, [r7, #4]
		n++;
 8003cfa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003cfc:	3301      	adds	r3, #1
 8003cfe:	62fb      	str	r3, [r7, #44]	; 0x2c
		
	}while (valor!=0);
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d1de      	bne.n	8003cc4 <escreve_Nr_Peq+0x48>
	
	if(neg!=0)
 8003d06:	69fb      	ldr	r3, [r7, #28]
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d008      	beq.n	8003d1e <escreve_Nr_Peq+0xa2>
	{
		digitos[n] = '-';	// sinal de menos
 8003d0c:	f107 0210 	add.w	r2, r7, #16
 8003d10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d12:	4413      	add	r3, r2
 8003d14:	222d      	movs	r2, #45	; 0x2d
 8003d16:	701a      	strb	r2, [r3, #0]
		n++;
 8003d18:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d1a:	3301      	adds	r3, #1
 8003d1c:	62fb      	str	r3, [r7, #44]	; 0x2c
		
	}
	
	if(quant2Print != 0)
 8003d1e:	683b      	ldr	r3, [r7, #0]
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d001      	beq.n	8003d28 <escreve_Nr_Peq+0xac>
		n = quant2Print;
 8003d24:	683b      	ldr	r3, [r7, #0]
 8003d26:	62fb      	str	r3, [r7, #44]	; 0x2c
	
	do
	{
		for(i=0; i<4; i++)		// largura
 8003d28:	2300      	movs	r3, #0
 8003d2a:	62bb      	str	r3, [r7, #40]	; 0x28
 8003d2c:	e061      	b.n	8003df2 <escreve_Nr_Peq+0x176>
		{
			for(j=0; j<5; j++)	// altura
 8003d2e:	2300      	movs	r3, #0
 8003d30:	627b      	str	r3, [r7, #36]	; 0x24
 8003d32:	e058      	b.n	8003de6 <escreve_Nr_Peq+0x16a>
			{
				if(digitos[n-1] == '-')
 8003d34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d36:	3b01      	subs	r3, #1
 8003d38:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8003d3c:	4413      	add	r3, r2
 8003d3e:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8003d42:	2b2d      	cmp	r3, #45	; 0x2d
 8003d44:	d116      	bne.n	8003d74 <escreve_Nr_Peq+0xf8>
					desenha_pixel((x+i) + (4*px) , y + j,  tst_bit(nr_peq[i + 40], j));
 8003d46:	68fa      	ldr	r2, [r7, #12]
 8003d48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d4a:	441a      	add	r2, r3
 8003d4c:	6a3b      	ldr	r3, [r7, #32]
 8003d4e:	009b      	lsls	r3, r3, #2
 8003d50:	18d0      	adds	r0, r2, r3
 8003d52:	68ba      	ldr	r2, [r7, #8]
 8003d54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d56:	18d1      	adds	r1, r2, r3
 8003d58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d5a:	3328      	adds	r3, #40	; 0x28
 8003d5c:	4a2e      	ldr	r2, [pc, #184]	; (8003e18 <escreve_Nr_Peq+0x19c>)
 8003d5e:	5cd3      	ldrb	r3, [r2, r3]
 8003d60:	461c      	mov	r4, r3
 8003d62:	2201      	movs	r2, #1
 8003d64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d66:	fa02 f303 	lsl.w	r3, r2, r3
 8003d6a:	4023      	ands	r3, r4
 8003d6c:	461a      	mov	r2, r3
 8003d6e:	f7ff fe5b 	bl	8003a28 <desenha_pixel>
 8003d72:	e035      	b.n	8003de0 <escreve_Nr_Peq+0x164>
				else if(digitos[n-1] != ' ')
 8003d74:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d76:	3b01      	subs	r3, #1
 8003d78:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8003d7c:	4413      	add	r3, r2
 8003d7e:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8003d82:	2b20      	cmp	r3, #32
 8003d84:	d01f      	beq.n	8003dc6 <escreve_Nr_Peq+0x14a>
					desenha_pixel((x+i) + (4*px) , y + j,  tst_bit(nr_peq[i + (4*digitos[n-1])], j));
 8003d86:	68fa      	ldr	r2, [r7, #12]
 8003d88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d8a:	441a      	add	r2, r3
 8003d8c:	6a3b      	ldr	r3, [r7, #32]
 8003d8e:	009b      	lsls	r3, r3, #2
 8003d90:	18d0      	adds	r0, r2, r3
 8003d92:	68ba      	ldr	r2, [r7, #8]
 8003d94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d96:	18d1      	adds	r1, r2, r3
 8003d98:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d9a:	3b01      	subs	r3, #1
 8003d9c:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8003da0:	4413      	add	r3, r2
 8003da2:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8003da6:	009b      	lsls	r3, r3, #2
 8003da8:	461a      	mov	r2, r3
 8003daa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003dac:	4413      	add	r3, r2
 8003dae:	4a1a      	ldr	r2, [pc, #104]	; (8003e18 <escreve_Nr_Peq+0x19c>)
 8003db0:	5cd3      	ldrb	r3, [r2, r3]
 8003db2:	461c      	mov	r4, r3
 8003db4:	2201      	movs	r2, #1
 8003db6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003db8:	fa02 f303 	lsl.w	r3, r2, r3
 8003dbc:	4023      	ands	r3, r4
 8003dbe:	461a      	mov	r2, r3
 8003dc0:	f7ff fe32 	bl	8003a28 <desenha_pixel>
 8003dc4:	e00c      	b.n	8003de0 <escreve_Nr_Peq+0x164>
				else
					desenha_pixel((x+i) + (4*px) , y + j,  0);
 8003dc6:	68fa      	ldr	r2, [r7, #12]
 8003dc8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003dca:	441a      	add	r2, r3
 8003dcc:	6a3b      	ldr	r3, [r7, #32]
 8003dce:	009b      	lsls	r3, r3, #2
 8003dd0:	18d0      	adds	r0, r2, r3
 8003dd2:	68ba      	ldr	r2, [r7, #8]
 8003dd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dd6:	4413      	add	r3, r2
 8003dd8:	2200      	movs	r2, #0
 8003dda:	4619      	mov	r1, r3
 8003ddc:	f7ff fe24 	bl	8003a28 <desenha_pixel>
			for(j=0; j<5; j++)	// altura
 8003de0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003de2:	3301      	adds	r3, #1
 8003de4:	627b      	str	r3, [r7, #36]	; 0x24
 8003de6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003de8:	2b04      	cmp	r3, #4
 8003dea:	d9a3      	bls.n	8003d34 <escreve_Nr_Peq+0xb8>
		for(i=0; i<4; i++)		// largura
 8003dec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003dee:	3301      	adds	r3, #1
 8003df0:	62bb      	str	r3, [r7, #40]	; 0x28
 8003df2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003df4:	2b03      	cmp	r3, #3
 8003df6:	d99a      	bls.n	8003d2e <escreve_Nr_Peq+0xb2>
			}
		} 
		px++;
 8003df8:	6a3b      	ldr	r3, [r7, #32]
 8003dfa:	3301      	adds	r3, #1
 8003dfc:	623b      	str	r3, [r7, #32]
		n--;
 8003dfe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e00:	3b01      	subs	r3, #1
 8003e02:	62fb      	str	r3, [r7, #44]	; 0x2c
	} while (n!=0);
 8003e04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d18e      	bne.n	8003d28 <escreve_Nr_Peq+0xac>
}
 8003e0a:	bf00      	nop
 8003e0c:	3734      	adds	r7, #52	; 0x34
 8003e0e:	46bd      	mov	sp, r7
 8003e10:	bd90      	pop	{r4, r7, pc}
 8003e12:	bf00      	nop
 8003e14:	66666667 	.word	0x66666667
 8003e18:	08004948 	.word	0x08004948

08003e1c <atraso_us>:

#include "atraso.h"

//-----------------------------------------------------------------------------------------
void atraso_us(uint32_t valor)									//argumento passado pelo registrador r0
{
 8003e1c:	b480      	push	{r7}
 8003e1e:	b083      	sub	sp, #12
 8003e20:	af00      	add	r7, sp, #0
 8003e22:	6078      	str	r0, [r7, #4]
	asm volatile (  "movw r1, #:lower16:const_us	\n\t"
 8003e24:	f240 010c 	movw	r1, #12
 8003e28:	f2c0 0100 	movt	r1, #0
 8003e2c:	fb00 f001 	mul.w	r0, r0, r1

08003e30 <r_us>:
 8003e30:	3801      	subs	r0, #1
 8003e32:	d1fd      	bne.n	8003e30 <r_us>
					"movt r1, #:upper16:const_us	\n\t"		//r1 = fcpu/3000000 (const_us)
					"mul  r0, r0, r1				\n\t"	    //r0 = valor*(fcpu/3000000), clculo do nmero de repeties do lao
	
					"r_us:	   subs r0, r0, #1		\n\t"
					"bne  r_us						\n\t");		//2 ciclos gastos quando tomado, 1 contrrio
}
 8003e34:	bf00      	nop
 8003e36:	370c      	adds	r7, #12
 8003e38:	46bd      	mov	sp, r7
 8003e3a:	bc80      	pop	{r7}
 8003e3c:	4770      	bx	lr

08003e3e <set_missingFigures>:

typedef struct Missings{
	figura_t *missingsSquare;
}Missings_t;

void set_missingFigures(Missings_t *missing,const figura_t *figure, uint8_t i){
 8003e3e:	b480      	push	{r7}
 8003e40:	b085      	sub	sp, #20
 8003e42:	af00      	add	r7, sp, #0
 8003e44:	60f8      	str	r0, [r7, #12]
 8003e46:	60b9      	str	r1, [r7, #8]
 8003e48:	4613      	mov	r3, r2
 8003e4a:	71fb      	strb	r3, [r7, #7]
	missing->missingsSquare[i]=*figure;
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	681a      	ldr	r2, [r3, #0]
 8003e50:	79fb      	ldrb	r3, [r7, #7]
 8003e52:	005b      	lsls	r3, r3, #1
 8003e54:	441a      	add	r2, r3
 8003e56:	68bb      	ldr	r3, [r7, #8]
 8003e58:	881b      	ldrh	r3, [r3, #0]
 8003e5a:	8013      	strh	r3, [r2, #0]
}
 8003e5c:	bf00      	nop
 8003e5e:	3714      	adds	r7, #20
 8003e60:	46bd      	mov	sp, r7
 8003e62:	bc80      	pop	{r7}
 8003e64:	4770      	bx	lr

08003e66 <get_missingFigures>:

figura_t* get_missingFigures(Missings_t *missing, uint8_t i){
 8003e66:	b480      	push	{r7}
 8003e68:	b083      	sub	sp, #12
 8003e6a:	af00      	add	r7, sp, #0
 8003e6c:	6078      	str	r0, [r7, #4]
 8003e6e:	460b      	mov	r3, r1
 8003e70:	70fb      	strb	r3, [r7, #3]
	return (&missing->missingsSquare[i]);
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681a      	ldr	r2, [r3, #0]
 8003e76:	78fb      	ldrb	r3, [r7, #3]
 8003e78:	005b      	lsls	r3, r3, #1
 8003e7a:	4413      	add	r3, r2
}
 8003e7c:	4618      	mov	r0, r3
 8003e7e:	370c      	adds	r7, #12
 8003e80:	46bd      	mov	sp, r7
 8003e82:	bc80      	pop	{r7}
 8003e84:	4770      	bx	lr
	...

08003e88 <HAL_ADC_ConvCpltCallback>:
/* USER CODE END PFP */

/* USER CODE BEGIN 0 */

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003e88:	b480      	push	{r7}
 8003e8a:	b083      	sub	sp, #12
 8003e8c:	af00      	add	r7, sp, #0
 8003e8e:	6078      	str	r0, [r7, #4]
	if(hadc->Instance == ADC1)
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	4a07      	ldr	r2, [pc, #28]	; (8003eb4 <HAL_ADC_ConvCpltCallback+0x2c>)
 8003e96:	4293      	cmp	r3, r2
 8003e98:	d107      	bne.n	8003eaa <HAL_ADC_ConvCpltCallback+0x22>
	{
		ADC_VALOR[0] = adcDmaBuffer[0];
 8003e9a:	4b07      	ldr	r3, [pc, #28]	; (8003eb8 <HAL_ADC_ConvCpltCallback+0x30>)
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	4a07      	ldr	r2, [pc, #28]	; (8003ebc <HAL_ADC_ConvCpltCallback+0x34>)
 8003ea0:	6013      	str	r3, [r2, #0]
		ADC_VALOR[1] = adcDmaBuffer[1];
 8003ea2:	4b05      	ldr	r3, [pc, #20]	; (8003eb8 <HAL_ADC_ConvCpltCallback+0x30>)
 8003ea4:	685b      	ldr	r3, [r3, #4]
 8003ea6:	4a05      	ldr	r2, [pc, #20]	; (8003ebc <HAL_ADC_ConvCpltCallback+0x34>)
 8003ea8:	6053      	str	r3, [r2, #4]
	}

}
 8003eaa:	bf00      	nop
 8003eac:	370c      	adds	r7, #12
 8003eae:	46bd      	mov	sp, r7
 8003eb0:	bc80      	pop	{r7}
 8003eb2:	4770      	bx	lr
 8003eb4:	40012400 	.word	0x40012400
 8003eb8:	20001128 	.word	0x20001128
 8003ebc:	20001130 	.word	0x20001130

08003ec0 <vTask_LCD_Print>:
//---------------------------------------------------------------------------------------------------
// Tarefa para atualizar periodicamente o LCD
void vTask_LCD_Print(void *pvParameters)
{
 8003ec0:	b580      	push	{r7, lr}
 8003ec2:	b082      	sub	sp, #8
 8003ec4:	af00      	add	r7, sp, #0
 8003ec6:	6078      	str	r0, [r7, #4]
	while(1) imprime_LCD();
 8003ec8:	f7ff fd7a 	bl	80039c0 <imprime_LCD>
 8003ecc:	e7fc      	b.n	8003ec8 <vTask_LCD_Print+0x8>
	...

08003ed0 <vTask_Nr_Print>:
}
//---------------------------------------------------------------------------------------------------
// Tarefa para imprimir um numero aleatorio
void vTask_Nr_Print(void *pvParameters)
{
 8003ed0:	b480      	push	{r7}
 8003ed2:	b083      	sub	sp, #12
 8003ed4:	af00      	add	r7, sp, #0
 8003ed6:	6078      	str	r0, [r7, #4]
	//(83 - fig.largura)/2 +1 = 38
	//static uint32_t x = (83-29)/2, y = (47-19)/2;
	//static int32_t dif_eixoX, dif_eixoY;

	//p.x1 = 83-9; p.y1 = 47-8;
	p.x1 = 0; p.y1 = 0;
 8003ed8:	4b09      	ldr	r3, [pc, #36]	; (8003f00 <vTask_Nr_Print+0x30>)
 8003eda:	2200      	movs	r2, #0
 8003edc:	601a      	str	r2, [r3, #0]
 8003ede:	4b08      	ldr	r3, [pc, #32]	; (8003f00 <vTask_Nr_Print+0x30>)
 8003ee0:	2200      	movs	r2, #0
 8003ee2:	605a      	str	r2, [r3, #4]
	p.x2 = 0; p.y2 = 0;
 8003ee4:	4b06      	ldr	r3, [pc, #24]	; (8003f00 <vTask_Nr_Print+0x30>)
 8003ee6:	2200      	movs	r2, #0
 8003ee8:	609a      	str	r2, [r3, #8]
 8003eea:	4b05      	ldr	r3, [pc, #20]	; (8003f00 <vTask_Nr_Print+0x30>)
 8003eec:	2200      	movs	r2, #0
 8003eee:	60da      	str	r2, [r3, #12]
	p.x3 = 0; p.y3 = 0;
 8003ef0:	4b03      	ldr	r3, [pc, #12]	; (8003f00 <vTask_Nr_Print+0x30>)
 8003ef2:	2200      	movs	r2, #0
 8003ef4:	611a      	str	r2, [r3, #16]
 8003ef6:	4b02      	ldr	r3, [pc, #8]	; (8003f00 <vTask_Nr_Print+0x30>)
 8003ef8:	2200      	movs	r2, #0
 8003efa:	615a      	str	r2, [r3, #20]

		//string_LCD_Nr("Nr=", rand_prng, 10);			// escreve uma mensagem com um nmero

		vTaskDelay(500);
	}*/
	while(1)
 8003efc:	e7fe      	b.n	8003efc <vTask_Nr_Print+0x2c>
 8003efe:	bf00      	nop
 8003f00:	20000f80 	.word	0x20000f80

08003f04 <vTask_move_MrWatchAndGame>:
	{
	}
}

void vTask_move_MrWatchAndGame(void *pvParameters)
{
 8003f04:	b580      	push	{r7, lr}
 8003f06:	b082      	sub	sp, #8
 8003f08:	af00      	add	r7, sp, #0
 8003f0a:	6078      	str	r0, [r7, #4]
	static uint32_t x = (83-29)/2, y = (47-19)/2;  //(83 - fig.largura)/2 +1
	static int32_t dif_eixoX, dif_eixoY;

	p.x1 = 0; p.y1 = 0;
 8003f0c:	4b35      	ldr	r3, [pc, #212]	; (8003fe4 <vTask_move_MrWatchAndGame+0xe0>)
 8003f0e:	2200      	movs	r2, #0
 8003f10:	601a      	str	r2, [r3, #0]
 8003f12:	4b34      	ldr	r3, [pc, #208]	; (8003fe4 <vTask_move_MrWatchAndGame+0xe0>)
 8003f14:	2200      	movs	r2, #0
 8003f16:	605a      	str	r2, [r3, #4]
	p.x2 = 0; p.y2 = 0;
 8003f18:	4b32      	ldr	r3, [pc, #200]	; (8003fe4 <vTask_move_MrWatchAndGame+0xe0>)
 8003f1a:	2200      	movs	r2, #0
 8003f1c:	609a      	str	r2, [r3, #8]
 8003f1e:	4b31      	ldr	r3, [pc, #196]	; (8003fe4 <vTask_move_MrWatchAndGame+0xe0>)
 8003f20:	2200      	movs	r2, #0
 8003f22:	60da      	str	r2, [r3, #12]
	p.x3 = 0; p.y3 = 0;
 8003f24:	4b2f      	ldr	r3, [pc, #188]	; (8003fe4 <vTask_move_MrWatchAndGame+0xe0>)
 8003f26:	2200      	movs	r2, #0
 8003f28:	611a      	str	r2, [r3, #16]
 8003f2a:	4b2e      	ldr	r3, [pc, #184]	; (8003fe4 <vTask_move_MrWatchAndGame+0xe0>)
 8003f2c:	2200      	movs	r2, #0
 8003f2e:	615a      	str	r2, [r3, #20]

	while(1)
	{
		dif_eixoX = 2048 - media_eixoX;
 8003f30:	4b2d      	ldr	r3, [pc, #180]	; (8003fe8 <vTask_move_MrWatchAndGame+0xe4>)
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	f5c3 6300 	rsb	r3, r3, #2048	; 0x800
 8003f38:	461a      	mov	r2, r3
 8003f3a:	4b2c      	ldr	r3, [pc, #176]	; (8003fec <vTask_move_MrWatchAndGame+0xe8>)
 8003f3c:	601a      	str	r2, [r3, #0]
		dif_eixoY = 2048 - media_eixoY;
 8003f3e:	4b2c      	ldr	r3, [pc, #176]	; (8003ff0 <vTask_move_MrWatchAndGame+0xec>)
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	f5c3 6300 	rsb	r3, r3, #2048	; 0x800
 8003f46:	461a      	mov	r2, r3
 8003f48:	4b2a      	ldr	r3, [pc, #168]	; (8003ff4 <vTask_move_MrWatchAndGame+0xf0>)
 8003f4a:	601a      	str	r2, [r3, #0]

		if(dif_eixoX < -100)
 8003f4c:	4b27      	ldr	r3, [pc, #156]	; (8003fec <vTask_move_MrWatchAndGame+0xe8>)
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	f113 0f64 	cmn.w	r3, #100	; 0x64
 8003f54:	da09      	bge.n	8003f6a <vTask_move_MrWatchAndGame+0x66>
		{
			if(x>0) x--;
 8003f56:	4b28      	ldr	r3, [pc, #160]	; (8003ff8 <vTask_move_MrWatchAndGame+0xf4>)
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d012      	beq.n	8003f84 <vTask_move_MrWatchAndGame+0x80>
 8003f5e:	4b26      	ldr	r3, [pc, #152]	; (8003ff8 <vTask_move_MrWatchAndGame+0xf4>)
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	3b01      	subs	r3, #1
 8003f64:	4a24      	ldr	r2, [pc, #144]	; (8003ff8 <vTask_move_MrWatchAndGame+0xf4>)
 8003f66:	6013      	str	r3, [r2, #0]
 8003f68:	e00c      	b.n	8003f84 <vTask_move_MrWatchAndGame+0x80>
		}
		else if(dif_eixoX > 100) // 100 = Delta de tolerancia no deslocamento do eixo
 8003f6a:	4b20      	ldr	r3, [pc, #128]	; (8003fec <vTask_move_MrWatchAndGame+0xe8>)
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	2b64      	cmp	r3, #100	; 0x64
 8003f70:	dd08      	ble.n	8003f84 <vTask_move_MrWatchAndGame+0x80>
		{
			if(x<55) x++;
 8003f72:	4b21      	ldr	r3, [pc, #132]	; (8003ff8 <vTask_move_MrWatchAndGame+0xf4>)
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	2b36      	cmp	r3, #54	; 0x36
 8003f78:	d804      	bhi.n	8003f84 <vTask_move_MrWatchAndGame+0x80>
 8003f7a:	4b1f      	ldr	r3, [pc, #124]	; (8003ff8 <vTask_move_MrWatchAndGame+0xf4>)
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	3301      	adds	r3, #1
 8003f80:	4a1d      	ldr	r2, [pc, #116]	; (8003ff8 <vTask_move_MrWatchAndGame+0xf4>)
 8003f82:	6013      	str	r3, [r2, #0]
		}
		// ------------------------------------------------------------------------
		if(dif_eixoY < -100)
 8003f84:	4b1b      	ldr	r3, [pc, #108]	; (8003ff4 <vTask_move_MrWatchAndGame+0xf0>)
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	f113 0f64 	cmn.w	r3, #100	; 0x64
 8003f8c:	da09      	bge.n	8003fa2 <vTask_move_MrWatchAndGame+0x9e>
		{
			if(y<29) y++;
 8003f8e:	4b1b      	ldr	r3, [pc, #108]	; (8003ffc <vTask_move_MrWatchAndGame+0xf8>)
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	2b1c      	cmp	r3, #28
 8003f94:	d812      	bhi.n	8003fbc <vTask_move_MrWatchAndGame+0xb8>
 8003f96:	4b19      	ldr	r3, [pc, #100]	; (8003ffc <vTask_move_MrWatchAndGame+0xf8>)
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	3301      	adds	r3, #1
 8003f9c:	4a17      	ldr	r2, [pc, #92]	; (8003ffc <vTask_move_MrWatchAndGame+0xf8>)
 8003f9e:	6013      	str	r3, [r2, #0]
 8003fa0:	e00c      	b.n	8003fbc <vTask_move_MrWatchAndGame+0xb8>
		}

		else if(dif_eixoY > 100)
 8003fa2:	4b14      	ldr	r3, [pc, #80]	; (8003ff4 <vTask_move_MrWatchAndGame+0xf0>)
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	2b64      	cmp	r3, #100	; 0x64
 8003fa8:	dd08      	ble.n	8003fbc <vTask_move_MrWatchAndGame+0xb8>
		{
			if(y>0) y--;
 8003faa:	4b14      	ldr	r3, [pc, #80]	; (8003ffc <vTask_move_MrWatchAndGame+0xf8>)
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d004      	beq.n	8003fbc <vTask_move_MrWatchAndGame+0xb8>
 8003fb2:	4b12      	ldr	r3, [pc, #72]	; (8003ffc <vTask_move_MrWatchAndGame+0xf8>)
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	3b01      	subs	r3, #1
 8003fb8:	4a10      	ldr	r2, [pc, #64]	; (8003ffc <vTask_move_MrWatchAndGame+0xf8>)
 8003fba:	6013      	str	r3, [r2, #0]
		}
		// ------------------------------------------------------------------------
		p.x1 = x;  p.y1 = 2;
 8003fbc:	4b0e      	ldr	r3, [pc, #56]	; (8003ff8 <vTask_move_MrWatchAndGame+0xf4>)
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	4a08      	ldr	r2, [pc, #32]	; (8003fe4 <vTask_move_MrWatchAndGame+0xe0>)
 8003fc2:	6013      	str	r3, [r2, #0]
 8003fc4:	4b07      	ldr	r3, [pc, #28]	; (8003fe4 <vTask_move_MrWatchAndGame+0xe0>)
 8003fc6:	2202      	movs	r2, #2
 8003fc8:	605a      	str	r2, [r3, #4]

		desenha_fig(&p,&MrGameAndWatch);
 8003fca:	490d      	ldr	r1, [pc, #52]	; (8004000 <vTask_move_MrWatchAndGame+0xfc>)
 8003fcc:	4805      	ldr	r0, [pc, #20]	; (8003fe4 <vTask_move_MrWatchAndGame+0xe0>)
 8003fce:	f7ff fd79 	bl	8003ac4 <desenha_fig>
		vTaskDelay(MS(20));					// atraso para a nave no se movimentar muito rpido.
 8003fd2:	2014      	movs	r0, #20
 8003fd4:	f7ff f880 	bl	80030d8 <vTaskDelay>
		desenha_fig(&p,&delete_MrGameAndWatch);
 8003fd8:	490a      	ldr	r1, [pc, #40]	; (8004004 <vTask_move_MrWatchAndGame+0x100>)
 8003fda:	4802      	ldr	r0, [pc, #8]	; (8003fe4 <vTask_move_MrWatchAndGame+0xe0>)
 8003fdc:	f7ff fd72 	bl	8003ac4 <desenha_fig>
		dif_eixoX = 2048 - media_eixoX;
 8003fe0:	e7a6      	b.n	8003f30 <vTask_move_MrWatchAndGame+0x2c>
 8003fe2:	bf00      	nop
 8003fe4:	20000f80 	.word	0x20000f80
 8003fe8:	20000f78 	.word	0x20000f78
 8003fec:	20000f98 	.word	0x20000f98
 8003ff0:	20000f7c 	.word	0x20000f7c
 8003ff4:	20000f9c 	.word	0x20000f9c
 8003ff8:	20000008 	.word	0x20000008
 8003ffc:	2000000c 	.word	0x2000000c
 8004000:	08004f5c 	.word	0x08004f5c
 8004004:	08004fb8 	.word	0x08004fb8

08004008 <vTask_read_joystick>:
	}
}

void vTask_read_joystick(void *pvParameters)
{
 8004008:	b480      	push	{r7}
 800400a:	b087      	sub	sp, #28
 800400c:	af00      	add	r7, sp, #0
 800400e:	6078      	str	r0, [r7, #4]
	uint8_t i;
	static uint32_t x[32], y[32], k=0;
	uint32_t x_aux, y_aux;
	while(1){
		x[k] = ADC_VALOR[0];
 8004010:	4b1e      	ldr	r3, [pc, #120]	; (800408c <vTask_read_joystick+0x84>)
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	4a1e      	ldr	r2, [pc, #120]	; (8004090 <vTask_read_joystick+0x88>)
 8004016:	6812      	ldr	r2, [r2, #0]
 8004018:	491e      	ldr	r1, [pc, #120]	; (8004094 <vTask_read_joystick+0x8c>)
 800401a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		y[k] = ADC_VALOR[1];
 800401e:	4b1b      	ldr	r3, [pc, #108]	; (800408c <vTask_read_joystick+0x84>)
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	4a1b      	ldr	r2, [pc, #108]	; (8004090 <vTask_read_joystick+0x88>)
 8004024:	6852      	ldr	r2, [r2, #4]
 8004026:	491c      	ldr	r1, [pc, #112]	; (8004098 <vTask_read_joystick+0x90>)
 8004028:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		k++; if(k==32) k=0;
 800402c:	4b17      	ldr	r3, [pc, #92]	; (800408c <vTask_read_joystick+0x84>)
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	3301      	adds	r3, #1
 8004032:	4a16      	ldr	r2, [pc, #88]	; (800408c <vTask_read_joystick+0x84>)
 8004034:	6013      	str	r3, [r2, #0]
 8004036:	4b15      	ldr	r3, [pc, #84]	; (800408c <vTask_read_joystick+0x84>)
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	2b20      	cmp	r3, #32
 800403c:	d102      	bne.n	8004044 <vTask_read_joystick+0x3c>
 800403e:	4b13      	ldr	r3, [pc, #76]	; (800408c <vTask_read_joystick+0x84>)
 8004040:	2200      	movs	r2, #0
 8004042:	601a      	str	r2, [r3, #0]
		x_aux=0;
 8004044:	2300      	movs	r3, #0
 8004046:	613b      	str	r3, [r7, #16]
		y_aux=0;
 8004048:	2300      	movs	r3, #0
 800404a:	60fb      	str	r3, [r7, #12]
		for(i = 0; i<32; i++){
 800404c:	2300      	movs	r3, #0
 800404e:	75fb      	strb	r3, [r7, #23]
 8004050:	e010      	b.n	8004074 <vTask_read_joystick+0x6c>
			x_aux += x[i];
 8004052:	7dfb      	ldrb	r3, [r7, #23]
 8004054:	4a0f      	ldr	r2, [pc, #60]	; (8004094 <vTask_read_joystick+0x8c>)
 8004056:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800405a:	693a      	ldr	r2, [r7, #16]
 800405c:	4413      	add	r3, r2
 800405e:	613b      	str	r3, [r7, #16]
			y_aux += y[i];
 8004060:	7dfb      	ldrb	r3, [r7, #23]
 8004062:	4a0d      	ldr	r2, [pc, #52]	; (8004098 <vTask_read_joystick+0x90>)
 8004064:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004068:	68fa      	ldr	r2, [r7, #12]
 800406a:	4413      	add	r3, r2
 800406c:	60fb      	str	r3, [r7, #12]
		for(i = 0; i<32; i++){
 800406e:	7dfb      	ldrb	r3, [r7, #23]
 8004070:	3301      	adds	r3, #1
 8004072:	75fb      	strb	r3, [r7, #23]
 8004074:	7dfb      	ldrb	r3, [r7, #23]
 8004076:	2b1f      	cmp	r3, #31
 8004078:	d9eb      	bls.n	8004052 <vTask_read_joystick+0x4a>
		}
		media_eixoX = x_aux/32;
 800407a:	693b      	ldr	r3, [r7, #16]
 800407c:	095b      	lsrs	r3, r3, #5
 800407e:	4a07      	ldr	r2, [pc, #28]	; (800409c <vTask_read_joystick+0x94>)
 8004080:	6013      	str	r3, [r2, #0]
		media_eixoY = y_aux/32;
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	095b      	lsrs	r3, r3, #5
 8004086:	4a06      	ldr	r2, [pc, #24]	; (80040a0 <vTask_read_joystick+0x98>)
 8004088:	6013      	str	r3, [r2, #0]
		x[k] = ADC_VALOR[0];
 800408a:	e7c1      	b.n	8004010 <vTask_read_joystick+0x8>
 800408c:	20000fa0 	.word	0x20000fa0
 8004090:	20001130 	.word	0x20001130
 8004094:	20000fa4 	.word	0x20000fa4
 8004098:	20001024 	.word	0x20001024
 800409c:	20000f78 	.word	0x20000f78
 80040a0:	20000f7c 	.word	0x20000f7c

080040a4 <main>:
  * @brief  The application entry point.
  *
  * @retval None
  */
int main(void)
{
 80040a4:	b580      	push	{r7, lr}
 80040a6:	b082      	sub	sp, #8
 80040a8:	af02      	add	r7, sp, #8
  /* MCU Configuration----------------------------------------------------------*/
 player.missings = 0;
 80040aa:	4b28      	ldr	r3, [pc, #160]	; (800414c <main+0xa8>)
 80040ac:	2200      	movs	r2, #0
 80040ae:	605a      	str	r2, [r3, #4]
 player.scores = 222;
 80040b0:	4b26      	ldr	r3, [pc, #152]	; (800414c <main+0xa8>)
 80040b2:	22de      	movs	r2, #222	; 0xde
 80040b4:	601a      	str	r2, [r3, #0]
 set_missingFigures(&missings,&ZeroMole,0 );
 80040b6:	2200      	movs	r2, #0
 80040b8:	4925      	ldr	r1, [pc, #148]	; (8004150 <main+0xac>)
 80040ba:	4826      	ldr	r0, [pc, #152]	; (8004154 <main+0xb0>)
 80040bc:	f7ff febf 	bl	8003e3e <set_missingFigures>

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80040c0:	f7fc f846 	bl	8000150 <HAL_Init>

  /* Configure the system clock */
  SystemClock_Config();
 80040c4:	f000 f85c 	bl	8004180 <SystemClock_Config>


	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80040c8:	f000 f934 	bl	8004334 <MX_GPIO_Init>
	MX_DMA_Init();
 80040cc:	f000 f914 	bl	80042f8 <MX_DMA_Init>
	MX_ADC1_Init();
 80040d0:	f000 f8ba 	bl	8004248 <MX_ADC1_Init>

	/* USER CODE BEGIN 2 */
	HAL_ADCEx_Calibration_Start(&hadc1);
 80040d4:	4820      	ldr	r0, [pc, #128]	; (8004158 <main+0xb4>)
 80040d6:	f7fc fdc3 	bl	8000c60 <HAL_ADCEx_Calibration_Start>
	HAL_ADC_Start_DMA(&hadc1,(uint32_t*)adcDmaBuffer,2);
 80040da:	2202      	movs	r2, #2
 80040dc:	491f      	ldr	r1, [pc, #124]	; (800415c <main+0xb8>)
 80040de:	481e      	ldr	r0, [pc, #120]	; (8004158 <main+0xb4>)
 80040e0:	f7fc fa18 	bl	8000514 <HAL_ADC_Start_DMA>
	HAL_ADC_Start_IT(&hadc1);
 80040e4:	481c      	ldr	r0, [pc, #112]	; (8004158 <main+0xb4>)
 80040e6:	f7fc f95f 	bl	80003a8 <HAL_ADC_Start_IT>

	// inicializa LCD 5110
	inic_LCD();
 80040ea:	f7ff fc07 	bl	80038fc <inic_LCD>
	limpa_LCD();
 80040ee:	f7ff fc81 	bl	80039f4 <limpa_LCD>

	// --------------------------------------------------------------------------------------
	// inicializa tela
	Start_Game();
 80040f2:	f000 f981 	bl	80043f8 <Start_Game>

	/* USER CODE BEGIN RTOS_THREADS */
	xTaskCreate(vTask_LCD_Print, "Task 1", 100, NULL, 1,NULL);
 80040f6:	2300      	movs	r3, #0
 80040f8:	9301      	str	r3, [sp, #4]
 80040fa:	2301      	movs	r3, #1
 80040fc:	9300      	str	r3, [sp, #0]
 80040fe:	2300      	movs	r3, #0
 8004100:	2264      	movs	r2, #100	; 0x64
 8004102:	4917      	ldr	r1, [pc, #92]	; (8004160 <main+0xbc>)
 8004104:	4817      	ldr	r0, [pc, #92]	; (8004164 <main+0xc0>)
 8004106:	f7fe febd 	bl	8002e84 <xTaskCreate>
	xTaskCreate(vTask_read_joystick, "Task 2", 100, NULL, 1, NULL);
 800410a:	2300      	movs	r3, #0
 800410c:	9301      	str	r3, [sp, #4]
 800410e:	2301      	movs	r3, #1
 8004110:	9300      	str	r3, [sp, #0]
 8004112:	2300      	movs	r3, #0
 8004114:	2264      	movs	r2, #100	; 0x64
 8004116:	4914      	ldr	r1, [pc, #80]	; (8004168 <main+0xc4>)
 8004118:	4814      	ldr	r0, [pc, #80]	; (800416c <main+0xc8>)
 800411a:	f7fe feb3 	bl	8002e84 <xTaskCreate>
	xTaskCreate(vTask_Nr_Print, "Task 3", 100, NULL, 1,NULL);
 800411e:	2300      	movs	r3, #0
 8004120:	9301      	str	r3, [sp, #4]
 8004122:	2301      	movs	r3, #1
 8004124:	9300      	str	r3, [sp, #0]
 8004126:	2300      	movs	r3, #0
 8004128:	2264      	movs	r2, #100	; 0x64
 800412a:	4911      	ldr	r1, [pc, #68]	; (8004170 <main+0xcc>)
 800412c:	4811      	ldr	r0, [pc, #68]	; (8004174 <main+0xd0>)
 800412e:	f7fe fea9 	bl	8002e84 <xTaskCreate>
	xTaskCreate(vTask_move_MrWatchAndGame, "Task 4", 100, NULL, 1,NULL);
 8004132:	2300      	movs	r3, #0
 8004134:	9301      	str	r3, [sp, #4]
 8004136:	2301      	movs	r3, #1
 8004138:	9300      	str	r3, [sp, #0]
 800413a:	2300      	movs	r3, #0
 800413c:	2264      	movs	r2, #100	; 0x64
 800413e:	490e      	ldr	r1, [pc, #56]	; (8004178 <main+0xd4>)
 8004140:	480e      	ldr	r0, [pc, #56]	; (800417c <main+0xd8>)
 8004142:	f7fe fe9f 	bl	8002e84 <xTaskCreate>

	/* Start scheduler */
	vTaskStartScheduler();	// apos este comando o RTOS passa a executar as tarefas
 8004146:	f7fe fffb 	bl	8003140 <vTaskStartScheduler>

    while (1);
 800414a:	e7fe      	b.n	800414a <main+0xa6>
 800414c:	200010a8 	.word	0x200010a8
 8004150:	08005020 	.word	0x08005020
 8004154:	200010b0 	.word	0x200010b0
 8004158:	200010b4 	.word	0x200010b4
 800415c:	20001128 	.word	0x20001128
 8004160:	080048fc 	.word	0x080048fc
 8004164:	08003ec1 	.word	0x08003ec1
 8004168:	08004904 	.word	0x08004904
 800416c:	08004009 	.word	0x08004009
 8004170:	0800490c 	.word	0x0800490c
 8004174:	08003ed1 	.word	0x08003ed1
 8004178:	08004914 	.word	0x08004914
 800417c:	08003f05 	.word	0x08003f05

08004180 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004180:	b580      	push	{r7, lr}
 8004182:	b094      	sub	sp, #80	; 0x50
 8004184:	af00      	add	r7, sp, #0
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInit;

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8004186:	2301      	movs	r3, #1
 8004188:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800418a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800418e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8004190:	2300      	movs	r3, #0
 8004192:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8004194:	2301      	movs	r3, #1
 8004196:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004198:	2302      	movs	r3, #2
 800419a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800419c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80041a0:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80041a2:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80041a6:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80041a8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80041ac:	4618      	mov	r0, r3
 80041ae:	f7fd fab5 	bl	800171c <HAL_RCC_OscConfig>
 80041b2:	4603      	mov	r3, r0
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d003      	beq.n	80041c0 <SystemClock_Config+0x40>
  {
    _Error_Handler(__FILE__, __LINE__);
 80041b8:	21ea      	movs	r1, #234	; 0xea
 80041ba:	4821      	ldr	r0, [pc, #132]	; (8004240 <SystemClock_Config+0xc0>)
 80041bc:	f000 f9ae 	bl	800451c <_Error_Handler>
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80041c0:	230f      	movs	r3, #15
 80041c2:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80041c4:	2302      	movs	r3, #2
 80041c6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80041c8:	2300      	movs	r3, #0
 80041ca:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80041cc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80041d0:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80041d2:	2300      	movs	r3, #0
 80041d4:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80041d6:	f107 0314 	add.w	r3, r7, #20
 80041da:	2102      	movs	r1, #2
 80041dc:	4618      	mov	r0, r3
 80041de:	f7fd fd01 	bl	8001be4 <HAL_RCC_ClockConfig>
 80041e2:	4603      	mov	r3, r0
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d003      	beq.n	80041f0 <SystemClock_Config+0x70>
  {
    _Error_Handler(__FILE__, __LINE__);
 80041e8:	21f8      	movs	r1, #248	; 0xf8
 80041ea:	4815      	ldr	r0, [pc, #84]	; (8004240 <SystemClock_Config+0xc0>)
 80041ec:	f000 f996 	bl	800451c <_Error_Handler>
  }

  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80041f0:	2302      	movs	r3, #2
 80041f2:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 80041f4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80041f8:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80041fa:	1d3b      	adds	r3, r7, #4
 80041fc:	4618      	mov	r0, r3
 80041fe:	f7fd fec7 	bl	8001f90 <HAL_RCCEx_PeriphCLKConfig>
 8004202:	4603      	mov	r3, r0
 8004204:	2b00      	cmp	r3, #0
 8004206:	d003      	beq.n	8004210 <SystemClock_Config+0x90>
  {
    _Error_Handler(__FILE__, __LINE__);
 8004208:	21ff      	movs	r1, #255	; 0xff
 800420a:	480d      	ldr	r0, [pc, #52]	; (8004240 <SystemClock_Config+0xc0>)
 800420c:	f000 f986 	bl	800451c <_Error_Handler>
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8004210:	f7fd fe3e 	bl	8001e90 <HAL_RCC_GetHCLKFreq>
 8004214:	4602      	mov	r2, r0
 8004216:	4b0b      	ldr	r3, [pc, #44]	; (8004244 <SystemClock_Config+0xc4>)
 8004218:	fba3 2302 	umull	r2, r3, r3, r2
 800421c:	099b      	lsrs	r3, r3, #6
 800421e:	4618      	mov	r0, r3
 8004220:	f7fc febf 	bl	8000fa2 <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8004224:	2004      	movs	r0, #4
 8004226:	f7fc fec9 	bl	8000fbc <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 15, 0);
 800422a:	2200      	movs	r2, #0
 800422c:	210f      	movs	r1, #15
 800422e:	f04f 30ff 	mov.w	r0, #4294967295
 8004232:	f7fc fe8c 	bl	8000f4e <HAL_NVIC_SetPriority>
}
 8004236:	bf00      	nop
 8004238:	3750      	adds	r7, #80	; 0x50
 800423a:	46bd      	mov	sp, r7
 800423c:	bd80      	pop	{r7, pc}
 800423e:	bf00      	nop
 8004240:	0800491c 	.word	0x0800491c
 8004244:	10624dd3 	.word	0x10624dd3

08004248 <MX_ADC1_Init>:

/* ADC1 init function */
static void MX_ADC1_Init(void)
{
 8004248:	b580      	push	{r7, lr}
 800424a:	b084      	sub	sp, #16
 800424c:	af00      	add	r7, sp, #0

  ADC_ChannelConfTypeDef sConfig;

    /**Common config 
    */
  hadc1.Instance = ADC1;
 800424e:	4b27      	ldr	r3, [pc, #156]	; (80042ec <MX_ADC1_Init+0xa4>)
 8004250:	4a27      	ldr	r2, [pc, #156]	; (80042f0 <MX_ADC1_Init+0xa8>)
 8004252:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8004254:	4b25      	ldr	r3, [pc, #148]	; (80042ec <MX_ADC1_Init+0xa4>)
 8004256:	f44f 7280 	mov.w	r2, #256	; 0x100
 800425a:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800425c:	4b23      	ldr	r3, [pc, #140]	; (80042ec <MX_ADC1_Init+0xa4>)
 800425e:	2201      	movs	r2, #1
 8004260:	60da      	str	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8004262:	4b22      	ldr	r3, [pc, #136]	; (80042ec <MX_ADC1_Init+0xa4>)
 8004264:	2200      	movs	r2, #0
 8004266:	615a      	str	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8004268:	4b20      	ldr	r3, [pc, #128]	; (80042ec <MX_ADC1_Init+0xa4>)
 800426a:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 800426e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8004270:	4b1e      	ldr	r3, [pc, #120]	; (80042ec <MX_ADC1_Init+0xa4>)
 8004272:	2200      	movs	r2, #0
 8004274:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 2;
 8004276:	4b1d      	ldr	r3, [pc, #116]	; (80042ec <MX_ADC1_Init+0xa4>)
 8004278:	2202      	movs	r2, #2
 800427a:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800427c:	481b      	ldr	r0, [pc, #108]	; (80042ec <MX_ADC1_Init+0xa4>)
 800427e:	f7fb ffbb 	bl	80001f8 <HAL_ADC_Init>
 8004282:	4603      	mov	r3, r0
 8004284:	2b00      	cmp	r3, #0
 8004286:	d004      	beq.n	8004292 <MX_ADC1_Init+0x4a>
  {
    _Error_Handler(__FILE__, __LINE__);
 8004288:	f240 111f 	movw	r1, #287	; 0x11f
 800428c:	4819      	ldr	r0, [pc, #100]	; (80042f4 <MX_ADC1_Init+0xac>)
 800428e:	f000 f945 	bl	800451c <_Error_Handler>
  }

    /**Configure Regular Channel 
    */
  sConfig.Channel = ADC_CHANNEL_1;
 8004292:	2301      	movs	r3, #1
 8004294:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8004296:	2301      	movs	r3, #1
 8004298:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES5_SMPR1ALLCHANNELS;
 800429a:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
 800429e:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80042a0:	1d3b      	adds	r3, r7, #4
 80042a2:	4619      	mov	r1, r3
 80042a4:	4811      	ldr	r0, [pc, #68]	; (80042ec <MX_ADC1_Init+0xa4>)
 80042a6:	f7fc faf1 	bl	800088c <HAL_ADC_ConfigChannel>
 80042aa:	4603      	mov	r3, r0
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d004      	beq.n	80042ba <MX_ADC1_Init+0x72>
  {
    _Error_Handler(__FILE__, __LINE__);
 80042b0:	f240 1129 	movw	r1, #297	; 0x129
 80042b4:	480f      	ldr	r0, [pc, #60]	; (80042f4 <MX_ADC1_Init+0xac>)
 80042b6:	f000 f931 	bl	800451c <_Error_Handler>
  }

    /**Configure Regular Channel 
    */
  sConfig.Channel = ADC_CHANNEL_2;
 80042ba:	2302      	movs	r3, #2
 80042bc:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80042be:	2302      	movs	r3, #2
 80042c0:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES5_SMPR1ALLCHANNELS;
 80042c2:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
 80042c6:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80042c8:	1d3b      	adds	r3, r7, #4
 80042ca:	4619      	mov	r1, r3
 80042cc:	4807      	ldr	r0, [pc, #28]	; (80042ec <MX_ADC1_Init+0xa4>)
 80042ce:	f7fc fadd 	bl	800088c <HAL_ADC_ConfigChannel>
 80042d2:	4603      	mov	r3, r0
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d004      	beq.n	80042e2 <MX_ADC1_Init+0x9a>
  {
    _Error_Handler(__FILE__, __LINE__);
 80042d8:	f240 1133 	movw	r1, #307	; 0x133
 80042dc:	4805      	ldr	r0, [pc, #20]	; (80042f4 <MX_ADC1_Init+0xac>)
 80042de:	f000 f91d 	bl	800451c <_Error_Handler>
  }

}
 80042e2:	bf00      	nop
 80042e4:	3710      	adds	r7, #16
 80042e6:	46bd      	mov	sp, r7
 80042e8:	bd80      	pop	{r7, pc}
 80042ea:	bf00      	nop
 80042ec:	200010b4 	.word	0x200010b4
 80042f0:	40012400 	.word	0x40012400
 80042f4:	0800491c 	.word	0x0800491c

080042f8 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void) 
{
 80042f8:	b580      	push	{r7, lr}
 80042fa:	b082      	sub	sp, #8
 80042fc:	af00      	add	r7, sp, #0
  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80042fe:	4a0c      	ldr	r2, [pc, #48]	; (8004330 <MX_DMA_Init+0x38>)
 8004300:	4b0b      	ldr	r3, [pc, #44]	; (8004330 <MX_DMA_Init+0x38>)
 8004302:	695b      	ldr	r3, [r3, #20]
 8004304:	f043 0301 	orr.w	r3, r3, #1
 8004308:	6153      	str	r3, [r2, #20]
 800430a:	4b09      	ldr	r3, [pc, #36]	; (8004330 <MX_DMA_Init+0x38>)
 800430c:	695b      	ldr	r3, [r3, #20]
 800430e:	f003 0301 	and.w	r3, r3, #1
 8004312:	607b      	str	r3, [r7, #4]
 8004314:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 8004316:	2200      	movs	r2, #0
 8004318:	2105      	movs	r1, #5
 800431a:	200b      	movs	r0, #11
 800431c:	f7fc fe17 	bl	8000f4e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8004320:	200b      	movs	r0, #11
 8004322:	f7fc fe30 	bl	8000f86 <HAL_NVIC_EnableIRQ>

}
 8004326:	bf00      	nop
 8004328:	3708      	adds	r7, #8
 800432a:	46bd      	mov	sp, r7
 800432c:	bd80      	pop	{r7, pc}
 800432e:	bf00      	nop
 8004330:	40021000 	.word	0x40021000

08004334 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
static void MX_GPIO_Init(void)
{
 8004334:	b580      	push	{r7, lr}
 8004336:	b088      	sub	sp, #32
 8004338:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800433a:	4a2c      	ldr	r2, [pc, #176]	; (80043ec <MX_GPIO_Init+0xb8>)
 800433c:	4b2b      	ldr	r3, [pc, #172]	; (80043ec <MX_GPIO_Init+0xb8>)
 800433e:	699b      	ldr	r3, [r3, #24]
 8004340:	f043 0310 	orr.w	r3, r3, #16
 8004344:	6193      	str	r3, [r2, #24]
 8004346:	4b29      	ldr	r3, [pc, #164]	; (80043ec <MX_GPIO_Init+0xb8>)
 8004348:	699b      	ldr	r3, [r3, #24]
 800434a:	f003 0310 	and.w	r3, r3, #16
 800434e:	60fb      	str	r3, [r7, #12]
 8004350:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8004352:	4a26      	ldr	r2, [pc, #152]	; (80043ec <MX_GPIO_Init+0xb8>)
 8004354:	4b25      	ldr	r3, [pc, #148]	; (80043ec <MX_GPIO_Init+0xb8>)
 8004356:	699b      	ldr	r3, [r3, #24]
 8004358:	f043 0320 	orr.w	r3, r3, #32
 800435c:	6193      	str	r3, [r2, #24]
 800435e:	4b23      	ldr	r3, [pc, #140]	; (80043ec <MX_GPIO_Init+0xb8>)
 8004360:	699b      	ldr	r3, [r3, #24]
 8004362:	f003 0320 	and.w	r3, r3, #32
 8004366:	60bb      	str	r3, [r7, #8]
 8004368:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800436a:	4a20      	ldr	r2, [pc, #128]	; (80043ec <MX_GPIO_Init+0xb8>)
 800436c:	4b1f      	ldr	r3, [pc, #124]	; (80043ec <MX_GPIO_Init+0xb8>)
 800436e:	699b      	ldr	r3, [r3, #24]
 8004370:	f043 0304 	orr.w	r3, r3, #4
 8004374:	6193      	str	r3, [r2, #24]
 8004376:	4b1d      	ldr	r3, [pc, #116]	; (80043ec <MX_GPIO_Init+0xb8>)
 8004378:	699b      	ldr	r3, [r3, #24]
 800437a:	f003 0304 	and.w	r3, r3, #4
 800437e:	607b      	str	r3, [r7, #4]
 8004380:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8004382:	2200      	movs	r2, #0
 8004384:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004388:	4819      	ldr	r0, [pc, #100]	; (80043f0 <MX_GPIO_Init+0xbc>)
 800438a:	f7fd f9ae 	bl	80016ea <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6 
 800438e:	2200      	movs	r2, #0
 8004390:	21f8      	movs	r1, #248	; 0xf8
 8004392:	4818      	ldr	r0, [pc, #96]	; (80043f4 <MX_GPIO_Init+0xc0>)
 8004394:	f7fd f9a9 	bl	80016ea <HAL_GPIO_WritePin>
                          |GPIO_PIN_7, GPIO_PIN_RESET);

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8004398:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800439c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800439e:	2301      	movs	r3, #1
 80043a0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80043a2:	2302      	movs	r3, #2
 80043a4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80043a6:	f107 0310 	add.w	r3, r7, #16
 80043aa:	4619      	mov	r1, r3
 80043ac:	4810      	ldr	r0, [pc, #64]	; (80043f0 <MX_GPIO_Init+0xbc>)
 80043ae:	f7fd f827 	bl	8001400 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 80043b2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80043b6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80043b8:	2300      	movs	r3, #0
 80043ba:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80043bc:	2301      	movs	r3, #1
 80043be:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80043c0:	f107 0310 	add.w	r3, r7, #16
 80043c4:	4619      	mov	r1, r3
 80043c6:	480a      	ldr	r0, [pc, #40]	; (80043f0 <MX_GPIO_Init+0xbc>)
 80043c8:	f7fd f81a 	bl	8001400 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA3 PA4 PA5 PA6 
                           PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6 
 80043cc:	23f8      	movs	r3, #248	; 0xf8
 80043ce:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80043d0:	2301      	movs	r3, #1
 80043d2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80043d4:	2302      	movs	r3, #2
 80043d6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80043d8:	f107 0310 	add.w	r3, r7, #16
 80043dc:	4619      	mov	r1, r3
 80043de:	4805      	ldr	r0, [pc, #20]	; (80043f4 <MX_GPIO_Init+0xc0>)
 80043e0:	f7fd f80e 	bl	8001400 <HAL_GPIO_Init>

}
 80043e4:	bf00      	nop
 80043e6:	3720      	adds	r7, #32
 80043e8:	46bd      	mov	sp, r7
 80043ea:	bd80      	pop	{r7, pc}
 80043ec:	40021000 	.word	0x40021000
 80043f0:	40011000 	.word	0x40011000
 80043f4:	40010800 	.word	0x40010800

080043f8 <Start_Game>:

/* USER CODE BEGIN 4 */
void Start_Game(){
 80043f8:	b580      	push	{r7, lr}
 80043fa:	b088      	sub	sp, #32
 80043fc:	af00      	add	r7, sp, #0
	struct pontos_t p_line;

	goto_XY(0, 0);
 80043fe:	2100      	movs	r1, #0
 8004400:	2000      	movs	r0, #0
 8004402:	f7ff faa1 	bl	8003948 <goto_XY>
	escreve2fb((unsigned char *) GameAndWatch_start);
 8004406:	4835      	ldr	r0, [pc, #212]	; (80044dc <Start_Game+0xe4>)
 8004408:	f7ff fabc 	bl	8003984 <escreve2fb>
	imprime_LCD();
 800440c:	f7ff fad8 	bl	80039c0 <imprime_LCD>
	HAL_Delay(1000);
 8004410:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004414:	f7fb fece 	bl	80001b4 <HAL_Delay>
	limpa_LCD();
 8004418:	f7ff faec 	bl	80039f4 <limpa_LCD>
	escreve2fb((unsigned char *) start_icon);
 800441c:	4830      	ldr	r0, [pc, #192]	; (80044e0 <Start_Game+0xe8>)
 800441e:	f7ff fab1 	bl	8003984 <escreve2fb>
	imprime_LCD();
 8004422:	f7ff facd 	bl	80039c0 <imprime_LCD>

	while(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_15)); // wait to joystick be pressed
 8004426:	bf00      	nop
 8004428:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800442c:	482d      	ldr	r0, [pc, #180]	; (80044e4 <Start_Game+0xec>)
 800442e:	f7fd f945 	bl	80016bc <HAL_GPIO_ReadPin>
 8004432:	4603      	mov	r3, r0
 8004434:	2b00      	cmp	r3, #0
 8004436:	d1f7      	bne.n	8004428 <Start_Game+0x30>
	limpa_LCD();
 8004438:	f7ff fadc 	bl	80039f4 <limpa_LCD>

	escreve2fb((unsigned char *) romexterminator_all);
 800443c:	482a      	ldr	r0, [pc, #168]	; (80044e8 <Start_Game+0xf0>)
 800443e:	f7ff faa1 	bl	8003984 <escreve2fb>
	imprime_LCD();
 8004442:	f7ff fabd 	bl	80039c0 <imprime_LCD>
	HAL_Delay(1000);
 8004446:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800444a:	f7fb feb3 	bl	80001b4 <HAL_Delay>
	limpa_LCD();
 800444e:	f7ff fad1 	bl	80039f4 <limpa_LCD>

	//draw a line
	p_line.x1 = 0; p_line.y1 = 25;
 8004452:	2300      	movs	r3, #0
 8004454:	607b      	str	r3, [r7, #4]
 8004456:	2319      	movs	r3, #25
 8004458:	60bb      	str	r3, [r7, #8]
	p_line.x2 = 0; p_line.y2 = 0;
 800445a:	2300      	movs	r3, #0
 800445c:	60fb      	str	r3, [r7, #12]
 800445e:	2300      	movs	r3, #0
 8004460:	613b      	str	r3, [r7, #16]
	p_line.x3 = 0; p_line.y3 = 0;
 8004462:	2300      	movs	r3, #0
 8004464:	617b      	str	r3, [r7, #20]
 8004466:	2300      	movs	r3, #0
 8004468:	61bb      	str	r3, [r7, #24]
	desenha_fig(&p_line, &line);
 800446a:	1d3b      	adds	r3, r7, #4
 800446c:	491f      	ldr	r1, [pc, #124]	; (80044ec <Start_Game+0xf4>)
 800446e:	4618      	mov	r0, r3
 8004470:	f7ff fb28 	bl	8003ac4 <desenha_fig>

	for (uint8_t i=0; i<4; i++){
 8004474:	2300      	movs	r3, #0
 8004476:	77fb      	strb	r3, [r7, #31]
 8004478:	e00a      	b.n	8004490 <Start_Game+0x98>
		p_line.x1 = p_line.x1 + 17;
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	3311      	adds	r3, #17
 800447e:	607b      	str	r3, [r7, #4]
		desenha_fig(&p_line, &line);
 8004480:	1d3b      	adds	r3, r7, #4
 8004482:	491a      	ldr	r1, [pc, #104]	; (80044ec <Start_Game+0xf4>)
 8004484:	4618      	mov	r0, r3
 8004486:	f7ff fb1d 	bl	8003ac4 <desenha_fig>
	for (uint8_t i=0; i<4; i++){
 800448a:	7ffb      	ldrb	r3, [r7, #31]
 800448c:	3301      	adds	r3, #1
 800448e:	77fb      	strb	r3, [r7, #31]
 8004490:	7ffb      	ldrb	r3, [r7, #31]
 8004492:	2b03      	cmp	r3, #3
 8004494:	d9f1      	bls.n	800447a <Start_Game+0x82>
	}
	p_line.x1 = 0; p_line.y1 = 47-7;
 8004496:	2300      	movs	r3, #0
 8004498:	607b      	str	r3, [r7, #4]
 800449a:	2328      	movs	r3, #40	; 0x28
 800449c:	60bb      	str	r3, [r7, #8]
	p_line.x2 = 0; p_line.y2 = 0;
 800449e:	2300      	movs	r3, #0
 80044a0:	60fb      	str	r3, [r7, #12]
 80044a2:	2300      	movs	r3, #0
 80044a4:	613b      	str	r3, [r7, #16]
	p_line.x3 = 0; p_line.y3 = 0;
 80044a6:	2300      	movs	r3, #0
 80044a8:	617b      	str	r3, [r7, #20]
 80044aa:	2300      	movs	r3, #0
 80044ac:	61bb      	str	r3, [r7, #24]
	desenha_fig(&p_line, (figura_t*)get_missingFigures(&missings, 0));
 80044ae:	2100      	movs	r1, #0
 80044b0:	480f      	ldr	r0, [pc, #60]	; (80044f0 <Start_Game+0xf8>)
 80044b2:	f7ff fcd8 	bl	8003e66 <get_missingFigures>
 80044b6:	4602      	mov	r2, r0
 80044b8:	1d3b      	adds	r3, r7, #4
 80044ba:	4611      	mov	r1, r2
 80044bc:	4618      	mov	r0, r3
 80044be:	f7ff fb01 	bl	8003ac4 <desenha_fig>

	escreve_Nr_Peq(36,42,player.scores, 3);
 80044c2:	4b0c      	ldr	r3, [pc, #48]	; (80044f4 <Start_Game+0xfc>)
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	461a      	mov	r2, r3
 80044c8:	2303      	movs	r3, #3
 80044ca:	212a      	movs	r1, #42	; 0x2a
 80044cc:	2024      	movs	r0, #36	; 0x24
 80044ce:	f7ff fbd5 	bl	8003c7c <escreve_Nr_Peq>


}
 80044d2:	bf00      	nop
 80044d4:	3720      	adds	r7, #32
 80044d6:	46bd      	mov	sp, r7
 80044d8:	bd80      	pop	{r7, pc}
 80044da:	bf00      	nop
 80044dc:	08004974 	.word	0x08004974
 80044e0:	08004b6c 	.word	0x08004b6c
 80044e4:	40011000 	.word	0x40011000
 80044e8:	08004d64 	.word	0x08004d64
 80044ec:	08005014 	.word	0x08005014
 80044f0:	200010b0 	.word	0x200010b0
 80044f4:	200010a8 	.word	0x200010a8

080044f8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80044f8:	b580      	push	{r7, lr}
 80044fa:	b082      	sub	sp, #8
 80044fc:	af00      	add	r7, sp, #0
 80044fe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM4) {
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	4a04      	ldr	r2, [pc, #16]	; (8004518 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8004506:	4293      	cmp	r3, r2
 8004508:	d101      	bne.n	800450e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800450a:	f7fb fe37 	bl	800017c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800450e:	bf00      	nop
 8004510:	3708      	adds	r7, #8
 8004512:	46bd      	mov	sp, r7
 8004514:	bd80      	pop	{r7, pc}
 8004516:	bf00      	nop
 8004518:	40000800 	.word	0x40000800

0800451c <_Error_Handler>:
  * @param  file: The file name as string.
  * @param  line: The line in file as a number.
  * @retval None
  */
void _Error_Handler(char *file, int line)
{
 800451c:	b480      	push	{r7}
 800451e:	b083      	sub	sp, #12
 8004520:	af00      	add	r7, sp, #0
 8004522:	6078      	str	r0, [r7, #4]
 8004524:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  while(1)
 8004526:	e7fe      	b.n	8004526 <_Error_Handler+0xa>

08004528 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004528:	b580      	push	{r7, lr}
 800452a:	b082      	sub	sp, #8
 800452c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800452e:	4a25      	ldr	r2, [pc, #148]	; (80045c4 <HAL_MspInit+0x9c>)
 8004530:	4b24      	ldr	r3, [pc, #144]	; (80045c4 <HAL_MspInit+0x9c>)
 8004532:	699b      	ldr	r3, [r3, #24]
 8004534:	f043 0301 	orr.w	r3, r3, #1
 8004538:	6193      	str	r3, [r2, #24]
 800453a:	4b22      	ldr	r3, [pc, #136]	; (80045c4 <HAL_MspInit+0x9c>)
 800453c:	699b      	ldr	r3, [r3, #24]
 800453e:	f003 0301 	and.w	r3, r3, #1
 8004542:	603b      	str	r3, [r7, #0]
 8004544:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004546:	2003      	movs	r0, #3
 8004548:	f7fc fcf6 	bl	8000f38 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 800454c:	2200      	movs	r2, #0
 800454e:	2100      	movs	r1, #0
 8004550:	f06f 000b 	mvn.w	r0, #11
 8004554:	f7fc fcfb 	bl	8000f4e <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8004558:	2200      	movs	r2, #0
 800455a:	2100      	movs	r1, #0
 800455c:	f06f 000a 	mvn.w	r0, #10
 8004560:	f7fc fcf5 	bl	8000f4e <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8004564:	2200      	movs	r2, #0
 8004566:	2100      	movs	r1, #0
 8004568:	f06f 0009 	mvn.w	r0, #9
 800456c:	f7fc fcef 	bl	8000f4e <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 8004570:	2200      	movs	r2, #0
 8004572:	2100      	movs	r1, #0
 8004574:	f06f 0004 	mvn.w	r0, #4
 8004578:	f7fc fce9 	bl	8000f4e <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 800457c:	2200      	movs	r2, #0
 800457e:	2100      	movs	r1, #0
 8004580:	f06f 0003 	mvn.w	r0, #3
 8004584:	f7fc fce3 	bl	8000f4e <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8004588:	2200      	movs	r2, #0
 800458a:	210f      	movs	r1, #15
 800458c:	f06f 0001 	mvn.w	r0, #1
 8004590:	f7fc fcdd 	bl	8000f4e <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 15, 0);
 8004594:	2200      	movs	r2, #0
 8004596:	210f      	movs	r1, #15
 8004598:	f04f 30ff 	mov.w	r0, #4294967295
 800459c:	f7fc fcd7 	bl	8000f4e <HAL_NVIC_SetPriority>

    /**NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
    */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80045a0:	4b09      	ldr	r3, [pc, #36]	; (80045c8 <HAL_MspInit+0xa0>)
 80045a2:	685b      	ldr	r3, [r3, #4]
 80045a4:	607b      	str	r3, [r7, #4]
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80045ac:	607b      	str	r3, [r7, #4]
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80045b4:	607b      	str	r3, [r7, #4]
 80045b6:	4a04      	ldr	r2, [pc, #16]	; (80045c8 <HAL_MspInit+0xa0>)
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80045bc:	bf00      	nop
 80045be:	3708      	adds	r7, #8
 80045c0:	46bd      	mov	sp, r7
 80045c2:	bd80      	pop	{r7, pc}
 80045c4:	40021000 	.word	0x40021000
 80045c8:	40010000 	.word	0x40010000

080045cc <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80045cc:	b580      	push	{r7, lr}
 80045ce:	b088      	sub	sp, #32
 80045d0:	af00      	add	r7, sp, #0
 80045d2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hadc->Instance==ADC1)
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	4a27      	ldr	r2, [pc, #156]	; (8004678 <HAL_ADC_MspInit+0xac>)
 80045da:	4293      	cmp	r3, r2
 80045dc:	d147      	bne.n	800466e <HAL_ADC_MspInit+0xa2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80045de:	4a27      	ldr	r2, [pc, #156]	; (800467c <HAL_ADC_MspInit+0xb0>)
 80045e0:	4b26      	ldr	r3, [pc, #152]	; (800467c <HAL_ADC_MspInit+0xb0>)
 80045e2:	699b      	ldr	r3, [r3, #24]
 80045e4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80045e8:	6193      	str	r3, [r2, #24]
 80045ea:	4b24      	ldr	r3, [pc, #144]	; (800467c <HAL_ADC_MspInit+0xb0>)
 80045ec:	699b      	ldr	r3, [r3, #24]
 80045ee:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80045f2:	60fb      	str	r3, [r7, #12]
 80045f4:	68fb      	ldr	r3, [r7, #12]
  
    /**ADC1 GPIO Configuration    
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 80045f6:	2306      	movs	r3, #6
 80045f8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80045fa:	2303      	movs	r3, #3
 80045fc:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80045fe:	f107 0310 	add.w	r3, r7, #16
 8004602:	4619      	mov	r1, r3
 8004604:	481e      	ldr	r0, [pc, #120]	; (8004680 <HAL_ADC_MspInit+0xb4>)
 8004606:	f7fc fefb 	bl	8001400 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 800460a:	4b1e      	ldr	r3, [pc, #120]	; (8004684 <HAL_ADC_MspInit+0xb8>)
 800460c:	4a1e      	ldr	r2, [pc, #120]	; (8004688 <HAL_ADC_MspInit+0xbc>)
 800460e:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004610:	4b1c      	ldr	r3, [pc, #112]	; (8004684 <HAL_ADC_MspInit+0xb8>)
 8004612:	2200      	movs	r2, #0
 8004614:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8004616:	4b1b      	ldr	r3, [pc, #108]	; (8004684 <HAL_ADC_MspInit+0xb8>)
 8004618:	2200      	movs	r2, #0
 800461a:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800461c:	4b19      	ldr	r3, [pc, #100]	; (8004684 <HAL_ADC_MspInit+0xb8>)
 800461e:	2280      	movs	r2, #128	; 0x80
 8004620:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8004622:	4b18      	ldr	r3, [pc, #96]	; (8004684 <HAL_ADC_MspInit+0xb8>)
 8004624:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004628:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800462a:	4b16      	ldr	r3, [pc, #88]	; (8004684 <HAL_ADC_MspInit+0xb8>)
 800462c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004630:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8004632:	4b14      	ldr	r3, [pc, #80]	; (8004684 <HAL_ADC_MspInit+0xb8>)
 8004634:	2220      	movs	r2, #32
 8004636:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8004638:	4b12      	ldr	r3, [pc, #72]	; (8004684 <HAL_ADC_MspInit+0xb8>)
 800463a:	2200      	movs	r2, #0
 800463c:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800463e:	4811      	ldr	r0, [pc, #68]	; (8004684 <HAL_ADC_MspInit+0xb8>)
 8004640:	f7fc fcd8 	bl	8000ff4 <HAL_DMA_Init>
 8004644:	4603      	mov	r3, r0
 8004646:	2b00      	cmp	r3, #0
 8004648:	d003      	beq.n	8004652 <HAL_ADC_MspInit+0x86>
    {
      _Error_Handler(__FILE__, __LINE__);
 800464a:	2180      	movs	r1, #128	; 0x80
 800464c:	480f      	ldr	r0, [pc, #60]	; (800468c <HAL_ADC_MspInit+0xc0>)
 800464e:	f7ff ff65 	bl	800451c <_Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	4a0b      	ldr	r2, [pc, #44]	; (8004684 <HAL_ADC_MspInit+0xb8>)
 8004656:	621a      	str	r2, [r3, #32]
 8004658:	4a0a      	ldr	r2, [pc, #40]	; (8004684 <HAL_ADC_MspInit+0xb8>)
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	6253      	str	r3, [r2, #36]	; 0x24

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 5, 0);
 800465e:	2200      	movs	r2, #0
 8004660:	2105      	movs	r1, #5
 8004662:	2012      	movs	r0, #18
 8004664:	f7fc fc73 	bl	8000f4e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8004668:	2012      	movs	r0, #18
 800466a:	f7fc fc8c 	bl	8000f86 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800466e:	bf00      	nop
 8004670:	3720      	adds	r7, #32
 8004672:	46bd      	mov	sp, r7
 8004674:	bd80      	pop	{r7, pc}
 8004676:	bf00      	nop
 8004678:	40012400 	.word	0x40012400
 800467c:	40021000 	.word	0x40021000
 8004680:	40010800 	.word	0x40010800
 8004684:	200010e4 	.word	0x200010e4
 8004688:	40020008 	.word	0x40020008
 800468c:	0800492c 	.word	0x0800492c

08004690 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priorty.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004690:	b580      	push	{r7, lr}
 8004692:	b08c      	sub	sp, #48	; 0x30
 8004694:	af00      	add	r7, sp, #0
 8004696:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8004698:	2300      	movs	r3, #0
 800469a:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 800469c:	2300      	movs	r3, #0
 800469e:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  
  /*Configure the TIM4 IRQ priority */
  HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority ,0); 
 80046a0:	2200      	movs	r2, #0
 80046a2:	6879      	ldr	r1, [r7, #4]
 80046a4:	201e      	movs	r0, #30
 80046a6:	f7fc fc52 	bl	8000f4e <HAL_NVIC_SetPriority>
  
  /* Enable the TIM4 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM4_IRQn); 
 80046aa:	201e      	movs	r0, #30
 80046ac:	f7fc fc6b 	bl	8000f86 <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM4 clock */
  __HAL_RCC_TIM4_CLK_ENABLE();
 80046b0:	4a1f      	ldr	r2, [pc, #124]	; (8004730 <HAL_InitTick+0xa0>)
 80046b2:	4b1f      	ldr	r3, [pc, #124]	; (8004730 <HAL_InitTick+0xa0>)
 80046b4:	69db      	ldr	r3, [r3, #28]
 80046b6:	f043 0304 	orr.w	r3, r3, #4
 80046ba:	61d3      	str	r3, [r2, #28]
 80046bc:	4b1c      	ldr	r3, [pc, #112]	; (8004730 <HAL_InitTick+0xa0>)
 80046be:	69db      	ldr	r3, [r3, #28]
 80046c0:	f003 0304 	and.w	r3, r3, #4
 80046c4:	60fb      	str	r3, [r7, #12]
 80046c6:	68fb      	ldr	r3, [r7, #12]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80046c8:	f107 0210 	add.w	r2, r7, #16
 80046cc:	f107 0314 	add.w	r3, r7, #20
 80046d0:	4611      	mov	r1, r2
 80046d2:	4618      	mov	r0, r3
 80046d4:	f7fd fc0e 	bl	8001ef4 <HAL_RCC_GetClockConfig>
  
  /* Compute TIM4 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 80046d8:	f7fd fbe4 	bl	8001ea4 <HAL_RCC_GetPCLK1Freq>
 80046dc:	4603      	mov	r3, r0
 80046de:	005b      	lsls	r3, r3, #1
 80046e0:	62fb      	str	r3, [r7, #44]	; 0x2c
   
  /* Compute the prescaler value to have TIM4 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 80046e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80046e4:	4a13      	ldr	r2, [pc, #76]	; (8004734 <HAL_InitTick+0xa4>)
 80046e6:	fba2 2303 	umull	r2, r3, r2, r3
 80046ea:	0c9b      	lsrs	r3, r3, #18
 80046ec:	3b01      	subs	r3, #1
 80046ee:	62bb      	str	r3, [r7, #40]	; 0x28
  
  /* Initialize TIM4 */
  htim4.Instance = TIM4;
 80046f0:	4b11      	ldr	r3, [pc, #68]	; (8004738 <HAL_InitTick+0xa8>)
 80046f2:	4a12      	ldr	r2, [pc, #72]	; (800473c <HAL_InitTick+0xac>)
 80046f4:	601a      	str	r2, [r3, #0]
  + Period = [(TIM4CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim4.Init.Period = (1000000 / 1000) - 1;
 80046f6:	4b10      	ldr	r3, [pc, #64]	; (8004738 <HAL_InitTick+0xa8>)
 80046f8:	f240 32e7 	movw	r2, #999	; 0x3e7
 80046fc:	60da      	str	r2, [r3, #12]
  htim4.Init.Prescaler = uwPrescalerValue;
 80046fe:	4a0e      	ldr	r2, [pc, #56]	; (8004738 <HAL_InitTick+0xa8>)
 8004700:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004702:	6053      	str	r3, [r2, #4]
  htim4.Init.ClockDivision = 0;
 8004704:	4b0c      	ldr	r3, [pc, #48]	; (8004738 <HAL_InitTick+0xa8>)
 8004706:	2200      	movs	r2, #0
 8004708:	611a      	str	r2, [r3, #16]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800470a:	4b0b      	ldr	r3, [pc, #44]	; (8004738 <HAL_InitTick+0xa8>)
 800470c:	2200      	movs	r2, #0
 800470e:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim4) == HAL_OK)
 8004710:	4809      	ldr	r0, [pc, #36]	; (8004738 <HAL_InitTick+0xa8>)
 8004712:	f7fd fdb3 	bl	800227c <HAL_TIM_Base_Init>
 8004716:	4603      	mov	r3, r0
 8004718:	2b00      	cmp	r3, #0
 800471a:	d104      	bne.n	8004726 <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim4);
 800471c:	4806      	ldr	r0, [pc, #24]	; (8004738 <HAL_InitTick+0xa8>)
 800471e:	f7fd fde1 	bl	80022e4 <HAL_TIM_Base_Start_IT>
 8004722:	4603      	mov	r3, r0
 8004724:	e000      	b.n	8004728 <HAL_InitTick+0x98>
  }
  
  /* Return function status */
  return HAL_ERROR;
 8004726:	2301      	movs	r3, #1
}
 8004728:	4618      	mov	r0, r3
 800472a:	3730      	adds	r7, #48	; 0x30
 800472c:	46bd      	mov	sp, r7
 800472e:	bd80      	pop	{r7, pc}
 8004730:	40021000 	.word	0x40021000
 8004734:	431bde83 	.word	0x431bde83
 8004738:	20001138 	.word	0x20001138
 800473c:	40000800 	.word	0x40000800

08004740 <NMI_Handler>:

/**
* @brief This function handles Non maskable interrupt.
*/
void NMI_Handler(void)
{
 8004740:	b480      	push	{r7}
 8004742:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8004744:	bf00      	nop
 8004746:	46bd      	mov	sp, r7
 8004748:	bc80      	pop	{r7}
 800474a:	4770      	bx	lr

0800474c <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 800474c:	b480      	push	{r7}
 800474e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004750:	e7fe      	b.n	8004750 <HardFault_Handler+0x4>

08004752 <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 8004752:	b480      	push	{r7}
 8004754:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004756:	e7fe      	b.n	8004756 <MemManage_Handler+0x4>

08004758 <BusFault_Handler>:

/**
* @brief This function handles Prefetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 8004758:	b480      	push	{r7}
 800475a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800475c:	e7fe      	b.n	800475c <BusFault_Handler+0x4>

0800475e <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 800475e:	b480      	push	{r7}
 8004760:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004762:	e7fe      	b.n	8004762 <UsageFault_Handler+0x4>

08004764 <DebugMon_Handler>:

/**
* @brief This function handles Debug monitor.
*/
void DebugMon_Handler(void)
{
 8004764:	b480      	push	{r7}
 8004766:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004768:	bf00      	nop
 800476a:	46bd      	mov	sp, r7
 800476c:	bc80      	pop	{r7}
 800476e:	4770      	bx	lr

08004770 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8004770:	b580      	push	{r7, lr}
 8004772:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  osSystickHandler();
 8004774:	f7fd ff74 	bl	8002660 <osSystickHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004778:	bf00      	nop
 800477a:	bd80      	pop	{r7, pc}

0800477c <DMA1_Channel1_IRQHandler>:

/**
* @brief This function handles DMA1 channel1 global interrupt.
*/
void DMA1_Channel1_IRQHandler(void)
{
 800477c:	b580      	push	{r7, lr}
 800477e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8004780:	4802      	ldr	r0, [pc, #8]	; (800478c <DMA1_Channel1_IRQHandler+0x10>)
 8004782:	f7fc fcfd 	bl	8001180 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8004786:	bf00      	nop
 8004788:	bd80      	pop	{r7, pc}
 800478a:	bf00      	nop
 800478c:	200010e4 	.word	0x200010e4

08004790 <ADC1_2_IRQHandler>:

/**
* @brief This function handles ADC1 and ADC2 global interrupts.
*/
void ADC1_2_IRQHandler(void)
{
 8004790:	b580      	push	{r7, lr}
 8004792:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8004794:	4802      	ldr	r0, [pc, #8]	; (80047a0 <ADC1_2_IRQHandler+0x10>)
 8004796:	f7fb ff9b 	bl	80006d0 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 800479a:	bf00      	nop
 800479c:	bd80      	pop	{r7, pc}
 800479e:	bf00      	nop
 80047a0:	200010b4 	.word	0x200010b4

080047a4 <TIM4_IRQHandler>:

/**
* @brief This function handles TIM4 global interrupt.
*/
void TIM4_IRQHandler(void)
{
 80047a4:	b580      	push	{r7, lr}
 80047a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80047a8:	4802      	ldr	r0, [pc, #8]	; (80047b4 <TIM4_IRQHandler+0x10>)
 80047aa:	f7fd fdb5 	bl	8002318 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80047ae:	bf00      	nop
 80047b0:	bd80      	pop	{r7, pc}
 80047b2:	bf00      	nop
 80047b4:	20001138 	.word	0x20001138

080047b8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80047b8:	b480      	push	{r7}
 80047ba:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 80047bc:	4a15      	ldr	r2, [pc, #84]	; (8004814 <SystemInit+0x5c>)
 80047be:	4b15      	ldr	r3, [pc, #84]	; (8004814 <SystemInit+0x5c>)
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	f043 0301 	orr.w	r3, r3, #1
 80047c6:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 80047c8:	4912      	ldr	r1, [pc, #72]	; (8004814 <SystemInit+0x5c>)
 80047ca:	4b12      	ldr	r3, [pc, #72]	; (8004814 <SystemInit+0x5c>)
 80047cc:	685a      	ldr	r2, [r3, #4]
 80047ce:	4b12      	ldr	r3, [pc, #72]	; (8004818 <SystemInit+0x60>)
 80047d0:	4013      	ands	r3, r2
 80047d2:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 80047d4:	4a0f      	ldr	r2, [pc, #60]	; (8004814 <SystemInit+0x5c>)
 80047d6:	4b0f      	ldr	r3, [pc, #60]	; (8004814 <SystemInit+0x5c>)
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80047de:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80047e2:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80047e4:	4a0b      	ldr	r2, [pc, #44]	; (8004814 <SystemInit+0x5c>)
 80047e6:	4b0b      	ldr	r3, [pc, #44]	; (8004814 <SystemInit+0x5c>)
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80047ee:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 80047f0:	4a08      	ldr	r2, [pc, #32]	; (8004814 <SystemInit+0x5c>)
 80047f2:	4b08      	ldr	r3, [pc, #32]	; (8004814 <SystemInit+0x5c>)
 80047f4:	685b      	ldr	r3, [r3, #4]
 80047f6:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 80047fa:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 80047fc:	4b05      	ldr	r3, [pc, #20]	; (8004814 <SystemInit+0x5c>)
 80047fe:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8004802:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8004804:	4b05      	ldr	r3, [pc, #20]	; (800481c <SystemInit+0x64>)
 8004806:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800480a:	609a      	str	r2, [r3, #8]
#endif 
}
 800480c:	bf00      	nop
 800480e:	46bd      	mov	sp, r7
 8004810:	bc80      	pop	{r7}
 8004812:	4770      	bx	lr
 8004814:	40021000 	.word	0x40021000
 8004818:	f8ff0000 	.word	0xf8ff0000
 800481c:	e000ed00 	.word	0xe000ed00

08004820 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8004820:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8004822:	e003      	b.n	800482c <LoopCopyDataInit>

08004824 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8004824:	4b0b      	ldr	r3, [pc, #44]	; (8004854 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8004826:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8004828:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 800482a:	3104      	adds	r1, #4

0800482c <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 800482c:	480a      	ldr	r0, [pc, #40]	; (8004858 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 800482e:	4b0b      	ldr	r3, [pc, #44]	; (800485c <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8004830:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8004832:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8004834:	d3f6      	bcc.n	8004824 <CopyDataInit>
  ldr r2, =_sbss
 8004836:	4a0a      	ldr	r2, [pc, #40]	; (8004860 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8004838:	e002      	b.n	8004840 <LoopFillZerobss>

0800483a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800483a:	2300      	movs	r3, #0
  str r3, [r2], #4
 800483c:	f842 3b04 	str.w	r3, [r2], #4

08004840 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8004840:	4b08      	ldr	r3, [pc, #32]	; (8004864 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8004842:	429a      	cmp	r2, r3
  bcc FillZerobss
 8004844:	d3f9      	bcc.n	800483a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8004846:	f7ff ffb7 	bl	80047b8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800484a:	f000 f80f 	bl	800486c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800484e:	f7ff fc29 	bl	80040a4 <main>
  bx lr
 8004852:	4770      	bx	lr
  ldr r3, =_sidata
 8004854:	0800508c 	.word	0x0800508c
  ldr r0, =_sdata
 8004858:	20000000 	.word	0x20000000
  ldr r3, =_edata
 800485c:	20000014 	.word	0x20000014
  ldr r2, =_sbss
 8004860:	20000014 	.word	0x20000014
  ldr r3, = _ebss
 8004864:	20001178 	.word	0x20001178

08004868 <CAN1_RX1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8004868:	e7fe      	b.n	8004868 <CAN1_RX1_IRQHandler>
	...

0800486c <__libc_init_array>:
 800486c:	b570      	push	{r4, r5, r6, lr}
 800486e:	2500      	movs	r5, #0
 8004870:	4e0c      	ldr	r6, [pc, #48]	; (80048a4 <__libc_init_array+0x38>)
 8004872:	4c0d      	ldr	r4, [pc, #52]	; (80048a8 <__libc_init_array+0x3c>)
 8004874:	1ba4      	subs	r4, r4, r6
 8004876:	10a4      	asrs	r4, r4, #2
 8004878:	42a5      	cmp	r5, r4
 800487a:	d109      	bne.n	8004890 <__libc_init_array+0x24>
 800487c:	f000 f81a 	bl	80048b4 <_init>
 8004880:	2500      	movs	r5, #0
 8004882:	4e0a      	ldr	r6, [pc, #40]	; (80048ac <__libc_init_array+0x40>)
 8004884:	4c0a      	ldr	r4, [pc, #40]	; (80048b0 <__libc_init_array+0x44>)
 8004886:	1ba4      	subs	r4, r4, r6
 8004888:	10a4      	asrs	r4, r4, #2
 800488a:	42a5      	cmp	r5, r4
 800488c:	d105      	bne.n	800489a <__libc_init_array+0x2e>
 800488e:	bd70      	pop	{r4, r5, r6, pc}
 8004890:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004894:	4798      	blx	r3
 8004896:	3501      	adds	r5, #1
 8004898:	e7ee      	b.n	8004878 <__libc_init_array+0xc>
 800489a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800489e:	4798      	blx	r3
 80048a0:	3501      	adds	r5, #1
 80048a2:	e7f2      	b.n	800488a <__libc_init_array+0x1e>
 80048a4:	08005084 	.word	0x08005084
 80048a8:	08005084 	.word	0x08005084
 80048ac:	08005084 	.word	0x08005084
 80048b0:	08005088 	.word	0x08005088

080048b4 <_init>:
 80048b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80048b6:	bf00      	nop
 80048b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80048ba:	bc08      	pop	{r3}
 80048bc:	469e      	mov	lr, r3
 80048be:	4770      	bx	lr

080048c0 <_fini>:
 80048c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80048c2:	bf00      	nop
 80048c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80048c6:	bc08      	pop	{r3}
 80048c8:	469e      	mov	lr, r3
 80048ca:	4770      	bx	lr
