
407vet6sdio.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000afe8  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0002b1bc  0800b178  0800b178  0000c178  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08036334  08036334  00038068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08036334  08036334  00037334  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0803633c  0803633c  00038068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0803633c  0803633c  0003733c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08036340  08036340  00037340  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08036344  00038000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00038068  2**0
                  CONTENTS
 10 .bss          0000061c  20000068  20000068  00038068  2**2
                  ALLOC
 11 ._user_heap_stack 0000a004  20000684  20000684  00038068  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00038068  2**0
                  CONTENTS, READONLY
 13 .debug_info   00015966  00000000  00000000  00038098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003c75  00000000  00000000  0004d9fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000011c0  00000000  00000000  00051678  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000d6b  00000000  00000000  00052838  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00025638  00000000  00000000  000535a3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001b11e  00000000  00000000  00078bdb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000ce4ae  00000000  00000000  00093cf9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001621a7  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004dfc  00000000  00000000  001621ec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000048  00000000  00000000  00166fe8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000068 	.word	0x20000068
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800b160 	.word	0x0800b160

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000006c 	.word	0x2000006c
 80001cc:	0800b160 	.word	0x0800b160

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b988 	b.w	8000598 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	468e      	mov	lr, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	4688      	mov	r8, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d962      	bls.n	800037c <__udivmoddi4+0xdc>
 80002b6:	fab2 f682 	clz	r6, r2
 80002ba:	b14e      	cbz	r6, 80002d0 <__udivmoddi4+0x30>
 80002bc:	f1c6 0320 	rsb	r3, r6, #32
 80002c0:	fa01 f806 	lsl.w	r8, r1, r6
 80002c4:	fa20 f303 	lsr.w	r3, r0, r3
 80002c8:	40b7      	lsls	r7, r6
 80002ca:	ea43 0808 	orr.w	r8, r3, r8
 80002ce:	40b4      	lsls	r4, r6
 80002d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002d4:	fa1f fc87 	uxth.w	ip, r7
 80002d8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002dc:	0c23      	lsrs	r3, r4, #16
 80002de:	fb0e 8811 	mls	r8, lr, r1, r8
 80002e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e6:	fb01 f20c 	mul.w	r2, r1, ip
 80002ea:	429a      	cmp	r2, r3
 80002ec:	d909      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ee:	18fb      	adds	r3, r7, r3
 80002f0:	f101 30ff 	add.w	r0, r1, #4294967295
 80002f4:	f080 80ea 	bcs.w	80004cc <__udivmoddi4+0x22c>
 80002f8:	429a      	cmp	r2, r3
 80002fa:	f240 80e7 	bls.w	80004cc <__udivmoddi4+0x22c>
 80002fe:	3902      	subs	r1, #2
 8000300:	443b      	add	r3, r7
 8000302:	1a9a      	subs	r2, r3, r2
 8000304:	b2a3      	uxth	r3, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000312:	fb00 fc0c 	mul.w	ip, r0, ip
 8000316:	459c      	cmp	ip, r3
 8000318:	d909      	bls.n	800032e <__udivmoddi4+0x8e>
 800031a:	18fb      	adds	r3, r7, r3
 800031c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000320:	f080 80d6 	bcs.w	80004d0 <__udivmoddi4+0x230>
 8000324:	459c      	cmp	ip, r3
 8000326:	f240 80d3 	bls.w	80004d0 <__udivmoddi4+0x230>
 800032a:	443b      	add	r3, r7
 800032c:	3802      	subs	r0, #2
 800032e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000332:	eba3 030c 	sub.w	r3, r3, ip
 8000336:	2100      	movs	r1, #0
 8000338:	b11d      	cbz	r5, 8000342 <__udivmoddi4+0xa2>
 800033a:	40f3      	lsrs	r3, r6
 800033c:	2200      	movs	r2, #0
 800033e:	e9c5 3200 	strd	r3, r2, [r5]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d905      	bls.n	8000356 <__udivmoddi4+0xb6>
 800034a:	b10d      	cbz	r5, 8000350 <__udivmoddi4+0xb0>
 800034c:	e9c5 0100 	strd	r0, r1, [r5]
 8000350:	2100      	movs	r1, #0
 8000352:	4608      	mov	r0, r1
 8000354:	e7f5      	b.n	8000342 <__udivmoddi4+0xa2>
 8000356:	fab3 f183 	clz	r1, r3
 800035a:	2900      	cmp	r1, #0
 800035c:	d146      	bne.n	80003ec <__udivmoddi4+0x14c>
 800035e:	4573      	cmp	r3, lr
 8000360:	d302      	bcc.n	8000368 <__udivmoddi4+0xc8>
 8000362:	4282      	cmp	r2, r0
 8000364:	f200 8105 	bhi.w	8000572 <__udivmoddi4+0x2d2>
 8000368:	1a84      	subs	r4, r0, r2
 800036a:	eb6e 0203 	sbc.w	r2, lr, r3
 800036e:	2001      	movs	r0, #1
 8000370:	4690      	mov	r8, r2
 8000372:	2d00      	cmp	r5, #0
 8000374:	d0e5      	beq.n	8000342 <__udivmoddi4+0xa2>
 8000376:	e9c5 4800 	strd	r4, r8, [r5]
 800037a:	e7e2      	b.n	8000342 <__udivmoddi4+0xa2>
 800037c:	2a00      	cmp	r2, #0
 800037e:	f000 8090 	beq.w	80004a2 <__udivmoddi4+0x202>
 8000382:	fab2 f682 	clz	r6, r2
 8000386:	2e00      	cmp	r6, #0
 8000388:	f040 80a4 	bne.w	80004d4 <__udivmoddi4+0x234>
 800038c:	1a8a      	subs	r2, r1, r2
 800038e:	0c03      	lsrs	r3, r0, #16
 8000390:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000394:	b280      	uxth	r0, r0
 8000396:	b2bc      	uxth	r4, r7
 8000398:	2101      	movs	r1, #1
 800039a:	fbb2 fcfe 	udiv	ip, r2, lr
 800039e:	fb0e 221c 	mls	r2, lr, ip, r2
 80003a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003a6:	fb04 f20c 	mul.w	r2, r4, ip
 80003aa:	429a      	cmp	r2, r3
 80003ac:	d907      	bls.n	80003be <__udivmoddi4+0x11e>
 80003ae:	18fb      	adds	r3, r7, r3
 80003b0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003b4:	d202      	bcs.n	80003bc <__udivmoddi4+0x11c>
 80003b6:	429a      	cmp	r2, r3
 80003b8:	f200 80e0 	bhi.w	800057c <__udivmoddi4+0x2dc>
 80003bc:	46c4      	mov	ip, r8
 80003be:	1a9b      	subs	r3, r3, r2
 80003c0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003c4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003c8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003cc:	fb02 f404 	mul.w	r4, r2, r4
 80003d0:	429c      	cmp	r4, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x144>
 80003d4:	18fb      	adds	r3, r7, r3
 80003d6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x142>
 80003dc:	429c      	cmp	r4, r3
 80003de:	f200 80ca 	bhi.w	8000576 <__udivmoddi4+0x2d6>
 80003e2:	4602      	mov	r2, r0
 80003e4:	1b1b      	subs	r3, r3, r4
 80003e6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003ea:	e7a5      	b.n	8000338 <__udivmoddi4+0x98>
 80003ec:	f1c1 0620 	rsb	r6, r1, #32
 80003f0:	408b      	lsls	r3, r1
 80003f2:	fa22 f706 	lsr.w	r7, r2, r6
 80003f6:	431f      	orrs	r7, r3
 80003f8:	fa0e f401 	lsl.w	r4, lr, r1
 80003fc:	fa20 f306 	lsr.w	r3, r0, r6
 8000400:	fa2e fe06 	lsr.w	lr, lr, r6
 8000404:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000408:	4323      	orrs	r3, r4
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	fa1f fc87 	uxth.w	ip, r7
 8000412:	fbbe f0f9 	udiv	r0, lr, r9
 8000416:	0c1c      	lsrs	r4, r3, #16
 8000418:	fb09 ee10 	mls	lr, r9, r0, lr
 800041c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000420:	fb00 fe0c 	mul.w	lr, r0, ip
 8000424:	45a6      	cmp	lr, r4
 8000426:	fa02 f201 	lsl.w	r2, r2, r1
 800042a:	d909      	bls.n	8000440 <__udivmoddi4+0x1a0>
 800042c:	193c      	adds	r4, r7, r4
 800042e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000432:	f080 809c 	bcs.w	800056e <__udivmoddi4+0x2ce>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f240 8099 	bls.w	800056e <__udivmoddi4+0x2ce>
 800043c:	3802      	subs	r0, #2
 800043e:	443c      	add	r4, r7
 8000440:	eba4 040e 	sub.w	r4, r4, lr
 8000444:	fa1f fe83 	uxth.w	lr, r3
 8000448:	fbb4 f3f9 	udiv	r3, r4, r9
 800044c:	fb09 4413 	mls	r4, r9, r3, r4
 8000450:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000454:	fb03 fc0c 	mul.w	ip, r3, ip
 8000458:	45a4      	cmp	ip, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x1ce>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000462:	f080 8082 	bcs.w	800056a <__udivmoddi4+0x2ca>
 8000466:	45a4      	cmp	ip, r4
 8000468:	d97f      	bls.n	800056a <__udivmoddi4+0x2ca>
 800046a:	3b02      	subs	r3, #2
 800046c:	443c      	add	r4, r7
 800046e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000472:	eba4 040c 	sub.w	r4, r4, ip
 8000476:	fba0 ec02 	umull	lr, ip, r0, r2
 800047a:	4564      	cmp	r4, ip
 800047c:	4673      	mov	r3, lr
 800047e:	46e1      	mov	r9, ip
 8000480:	d362      	bcc.n	8000548 <__udivmoddi4+0x2a8>
 8000482:	d05f      	beq.n	8000544 <__udivmoddi4+0x2a4>
 8000484:	b15d      	cbz	r5, 800049e <__udivmoddi4+0x1fe>
 8000486:	ebb8 0203 	subs.w	r2, r8, r3
 800048a:	eb64 0409 	sbc.w	r4, r4, r9
 800048e:	fa04 f606 	lsl.w	r6, r4, r6
 8000492:	fa22 f301 	lsr.w	r3, r2, r1
 8000496:	431e      	orrs	r6, r3
 8000498:	40cc      	lsrs	r4, r1
 800049a:	e9c5 6400 	strd	r6, r4, [r5]
 800049e:	2100      	movs	r1, #0
 80004a0:	e74f      	b.n	8000342 <__udivmoddi4+0xa2>
 80004a2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004a6:	0c01      	lsrs	r1, r0, #16
 80004a8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ac:	b280      	uxth	r0, r0
 80004ae:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004b2:	463b      	mov	r3, r7
 80004b4:	4638      	mov	r0, r7
 80004b6:	463c      	mov	r4, r7
 80004b8:	46b8      	mov	r8, r7
 80004ba:	46be      	mov	lr, r7
 80004bc:	2620      	movs	r6, #32
 80004be:	fbb1 f1f7 	udiv	r1, r1, r7
 80004c2:	eba2 0208 	sub.w	r2, r2, r8
 80004c6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ca:	e766      	b.n	800039a <__udivmoddi4+0xfa>
 80004cc:	4601      	mov	r1, r0
 80004ce:	e718      	b.n	8000302 <__udivmoddi4+0x62>
 80004d0:	4610      	mov	r0, r2
 80004d2:	e72c      	b.n	800032e <__udivmoddi4+0x8e>
 80004d4:	f1c6 0220 	rsb	r2, r6, #32
 80004d8:	fa2e f302 	lsr.w	r3, lr, r2
 80004dc:	40b7      	lsls	r7, r6
 80004de:	40b1      	lsls	r1, r6
 80004e0:	fa20 f202 	lsr.w	r2, r0, r2
 80004e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e8:	430a      	orrs	r2, r1
 80004ea:	fbb3 f8fe 	udiv	r8, r3, lr
 80004ee:	b2bc      	uxth	r4, r7
 80004f0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb08 f904 	mul.w	r9, r8, r4
 80004fe:	40b0      	lsls	r0, r6
 8000500:	4589      	cmp	r9, r1
 8000502:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000506:	b280      	uxth	r0, r0
 8000508:	d93e      	bls.n	8000588 <__udivmoddi4+0x2e8>
 800050a:	1879      	adds	r1, r7, r1
 800050c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000510:	d201      	bcs.n	8000516 <__udivmoddi4+0x276>
 8000512:	4589      	cmp	r9, r1
 8000514:	d81f      	bhi.n	8000556 <__udivmoddi4+0x2b6>
 8000516:	eba1 0109 	sub.w	r1, r1, r9
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	fb0e 1119 	mls	r1, lr, r9, r1
 8000526:	b292      	uxth	r2, r2
 8000528:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800052c:	4542      	cmp	r2, r8
 800052e:	d229      	bcs.n	8000584 <__udivmoddi4+0x2e4>
 8000530:	18ba      	adds	r2, r7, r2
 8000532:	f109 31ff 	add.w	r1, r9, #4294967295
 8000536:	d2c4      	bcs.n	80004c2 <__udivmoddi4+0x222>
 8000538:	4542      	cmp	r2, r8
 800053a:	d2c2      	bcs.n	80004c2 <__udivmoddi4+0x222>
 800053c:	f1a9 0102 	sub.w	r1, r9, #2
 8000540:	443a      	add	r2, r7
 8000542:	e7be      	b.n	80004c2 <__udivmoddi4+0x222>
 8000544:	45f0      	cmp	r8, lr
 8000546:	d29d      	bcs.n	8000484 <__udivmoddi4+0x1e4>
 8000548:	ebbe 0302 	subs.w	r3, lr, r2
 800054c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000550:	3801      	subs	r0, #1
 8000552:	46e1      	mov	r9, ip
 8000554:	e796      	b.n	8000484 <__udivmoddi4+0x1e4>
 8000556:	eba7 0909 	sub.w	r9, r7, r9
 800055a:	4449      	add	r1, r9
 800055c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000560:	fbb1 f9fe 	udiv	r9, r1, lr
 8000564:	fb09 f804 	mul.w	r8, r9, r4
 8000568:	e7db      	b.n	8000522 <__udivmoddi4+0x282>
 800056a:	4673      	mov	r3, lr
 800056c:	e77f      	b.n	800046e <__udivmoddi4+0x1ce>
 800056e:	4650      	mov	r0, sl
 8000570:	e766      	b.n	8000440 <__udivmoddi4+0x1a0>
 8000572:	4608      	mov	r0, r1
 8000574:	e6fd      	b.n	8000372 <__udivmoddi4+0xd2>
 8000576:	443b      	add	r3, r7
 8000578:	3a02      	subs	r2, #2
 800057a:	e733      	b.n	80003e4 <__udivmoddi4+0x144>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	443b      	add	r3, r7
 8000582:	e71c      	b.n	80003be <__udivmoddi4+0x11e>
 8000584:	4649      	mov	r1, r9
 8000586:	e79c      	b.n	80004c2 <__udivmoddi4+0x222>
 8000588:	eba1 0109 	sub.w	r1, r1, r9
 800058c:	46c4      	mov	ip, r8
 800058e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000592:	fb09 f804 	mul.w	r8, r9, r4
 8000596:	e7c4      	b.n	8000522 <__udivmoddi4+0x282>

08000598 <__aeabi_idiv0>:
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop

0800059c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 800059c:	b580      	push	{r7, lr}
 800059e:	b082      	sub	sp, #8
 80005a0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80005a2:	2300      	movs	r3, #0
 80005a4:	607b      	str	r3, [r7, #4]
 80005a6:	4b1b      	ldr	r3, [pc, #108]	@ (8000614 <MX_DMA_Init+0x78>)
 80005a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005aa:	4a1a      	ldr	r2, [pc, #104]	@ (8000614 <MX_DMA_Init+0x78>)
 80005ac:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80005b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80005b2:	4b18      	ldr	r3, [pc, #96]	@ (8000614 <MX_DMA_Init+0x78>)
 80005b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005b6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80005ba:	607b      	str	r3, [r7, #4]
 80005bc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80005be:	2300      	movs	r3, #0
 80005c0:	603b      	str	r3, [r7, #0]
 80005c2:	4b14      	ldr	r3, [pc, #80]	@ (8000614 <MX_DMA_Init+0x78>)
 80005c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005c6:	4a13      	ldr	r2, [pc, #76]	@ (8000614 <MX_DMA_Init+0x78>)
 80005c8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80005cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80005ce:	4b11      	ldr	r3, [pc, #68]	@ (8000614 <MX_DMA_Init+0x78>)
 80005d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005d2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80005d6:	603b      	str	r3, [r7, #0]
 80005d8:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 80005da:	2200      	movs	r2, #0
 80005dc:	2100      	movs	r1, #0
 80005de:	200f      	movs	r0, #15
 80005e0:	f001 f8b5 	bl	800174e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 80005e4:	200f      	movs	r0, #15
 80005e6:	f001 f8ce 	bl	8001786 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 80005ea:	2200      	movs	r2, #0
 80005ec:	2100      	movs	r1, #0
 80005ee:	203b      	movs	r0, #59	@ 0x3b
 80005f0:	f001 f8ad 	bl	800174e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 80005f4:	203b      	movs	r0, #59	@ 0x3b
 80005f6:	f001 f8c6 	bl	8001786 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 0, 0);
 80005fa:	2200      	movs	r2, #0
 80005fc:	2100      	movs	r1, #0
 80005fe:	2045      	movs	r0, #69	@ 0x45
 8000600:	f001 f8a5 	bl	800174e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8000604:	2045      	movs	r0, #69	@ 0x45
 8000606:	f001 f8be 	bl	8001786 <HAL_NVIC_EnableIRQ>

}
 800060a:	bf00      	nop
 800060c:	3708      	adds	r7, #8
 800060e:	46bd      	mov	sp, r7
 8000610:	bd80      	pop	{r7, pc}
 8000612:	bf00      	nop
 8000614:	40023800 	.word	0x40023800

08000618 <HAL_I2S_TxCpltCallback>:

#include "filemanager.h"

#define BUFFER_SIZE 2048

void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s) {
 8000618:	b480      	push	{r7}
 800061a:	b083      	sub	sp, #12
 800061c:	af00      	add	r7, sp, #0
 800061e:	6078      	str	r0, [r7, #4]

	//printf("HAL_I2S_TxCpltCallback\r\n");
}
 8000620:	bf00      	nop
 8000622:	370c      	adds	r7, #12
 8000624:	46bd      	mov	sp, r7
 8000626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800062a:	4770      	bx	lr

0800062c <initFileManager>:



uint8_t initFileManager() {
 800062c:	b580      	push	{r7, lr}
 800062e:	b082      	sub	sp, #8
 8000630:	af00      	add	r7, sp, #0

	FRESULT retSD = f_mount(&SDFatFS, (TCHAR const*) SDPath, 1);
 8000632:	2201      	movs	r2, #1
 8000634:	4911      	ldr	r1, [pc, #68]	@ (800067c <initFileManager+0x50>)
 8000636:	4812      	ldr	r0, [pc, #72]	@ (8000680 <initFileManager+0x54>)
 8000638:	f008 fc72 	bl	8008f20 <f_mount>
 800063c:	4603      	mov	r3, r0
 800063e:	71fb      	strb	r3, [r7, #7]
	printf("%u\r\n", retSD);
 8000640:	79fb      	ldrb	r3, [r7, #7]
 8000642:	4619      	mov	r1, r3
 8000644:	480f      	ldr	r0, [pc, #60]	@ (8000684 <initFileManager+0x58>)
 8000646:	f009 feb1 	bl	800a3ac <iprintf>
	printf("Compilation Date: %s %s\n", __DATE__, __TIME__);
 800064a:	4a0f      	ldr	r2, [pc, #60]	@ (8000688 <initFileManager+0x5c>)
 800064c:	490f      	ldr	r1, [pc, #60]	@ (800068c <initFileManager+0x60>)
 800064e:	4810      	ldr	r0, [pc, #64]	@ (8000690 <initFileManager+0x64>)
 8000650:	f009 feac 	bl	800a3ac <iprintf>
	// mount SD card
	//   int retSD = f_mount(&SDFatFS, (TCHAR const *)SDPath, 1);
	if (retSD == FR_OK) {
 8000654:	79fb      	ldrb	r3, [r7, #7]
 8000656:	2b00      	cmp	r3, #0
 8000658:	d106      	bne.n	8000668 <initFileManager+0x3c>

		//
		SDCard_ShowInfo();
 800065a:	f000 f895 	bl	8000788 <SDCard_ShowInfo>
		ListFiles("/");
 800065e:	480d      	ldr	r0, [pc, #52]	@ (8000694 <initFileManager+0x68>)
 8000660:	f000 f81c 	bl	800069c <ListFiles>
		return 1;
 8000664:	2301      	movs	r3, #1
 8000666:	e005      	b.n	8000674 <initFileManager+0x48>

	} else {
		printf("!! SDcard mount filesystem error。(%d)\r\n", retSD);
 8000668:	79fb      	ldrb	r3, [r7, #7]
 800066a:	4619      	mov	r1, r3
 800066c:	480a      	ldr	r0, [pc, #40]	@ (8000698 <initFileManager+0x6c>)
 800066e:	f009 fe9d 	bl	800a3ac <iprintf>
		return 0;
 8000672:	2300      	movs	r3, #0
	}
	// 不带fatfs调试函数

}
 8000674:	4618      	mov	r0, r3
 8000676:	3708      	adds	r7, #8
 8000678:	46bd      	mov	sp, r7
 800067a:	bd80      	pop	{r7, pc}
 800067c:	200002c4 	.word	0x200002c4
 8000680:	200002c8 	.word	0x200002c8
 8000684:	0800b178 	.word	0x0800b178
 8000688:	0800b180 	.word	0x0800b180
 800068c:	0800b18c 	.word	0x0800b18c
 8000690:	0800b198 	.word	0x0800b198
 8000694:	0800b1b4 	.word	0x0800b1b4
 8000698:	0800b1b8 	.word	0x0800b1b8

0800069c <ListFiles>:
		}
	}
	printf("\r\n"); // 最后补一个换行
}

void ListFiles(const TCHAR *path) {
 800069c:	b580      	push	{r7, lr}
 800069e:	b0d6      	sub	sp, #344	@ 0x158
 80006a0:	af00      	add	r7, sp, #0
 80006a2:	f507 73ac 	add.w	r3, r7, #344	@ 0x158
 80006a6:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 80006aa:	6018      	str	r0, [r3, #0]
	FRESULT res;
	DIR dir;               // 目录对象
	FILINFO fno;           // 文件信息结构体

	// 打开目录
	res = f_opendir(&dir, path);
 80006ac:	f507 73ac 	add.w	r3, r7, #344	@ 0x158
 80006b0:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 80006b4:	f507 7290 	add.w	r2, r7, #288	@ 0x120
 80006b8:	6819      	ldr	r1, [r3, #0]
 80006ba:	4610      	mov	r0, r2
 80006bc:	f009 fb19 	bl	8009cf2 <f_opendir>
 80006c0:	4603      	mov	r3, r0
 80006c2:	f887 3157 	strb.w	r3, [r7, #343]	@ 0x157
	if (res != FR_OK) {
 80006c6:	f897 3157 	ldrb.w	r3, [r7, #343]	@ 0x157
 80006ca:	2b00      	cmp	r3, #0
 80006cc:	d006      	beq.n	80006dc <ListFiles+0x40>
		printf("open dir failed err: %d\r\n", res);
 80006ce:	f897 3157 	ldrb.w	r3, [r7, #343]	@ 0x157
 80006d2:	4619      	mov	r1, r3
 80006d4:	4826      	ldr	r0, [pc, #152]	@ (8000770 <ListFiles+0xd4>)
 80006d6:	f009 fe69 	bl	800a3ac <iprintf>
 80006da:	e045      	b.n	8000768 <ListFiles+0xcc>
		return;
	}

	printf("\r\ndir %s file list : \r\n", path);
 80006dc:	f507 73ac 	add.w	r3, r7, #344	@ 0x158
 80006e0:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 80006e4:	6819      	ldr	r1, [r3, #0]
 80006e6:	4823      	ldr	r0, [pc, #140]	@ (8000774 <ListFiles+0xd8>)
 80006e8:	f009 fe60 	bl	800a3ac <iprintf>
	printf("----------------------------------------\r\n");
 80006ec:	4822      	ldr	r0, [pc, #136]	@ (8000778 <ListFiles+0xdc>)
 80006ee:	f009 fec5 	bl	800a47c <puts>

	// 循环读取目录项（f_readdir返回FR_OK且fno.fname不为空时继续）
	while (f_readdir(&dir, &fno) == FR_OK && fno.fname[0] != 0) {
 80006f2:	e01c      	b.n	800072e <ListFiles+0x92>
		// 判断是否为子目录（文件名以'/'结尾，或fno.fattrib包含AM_DIR属性）
		if (fno.fattrib & AM_DIR) {
 80006f4:	f507 73ac 	add.w	r3, r7, #344	@ 0x158
 80006f8:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 80006fc:	7a1b      	ldrb	r3, [r3, #8]
 80006fe:	f003 0310 	and.w	r3, r3, #16
 8000702:	2b00      	cmp	r3, #0
 8000704:	d007      	beq.n	8000716 <ListFiles+0x7a>
			printf(" [dir]  %s\r\n", fno.fname);  // 子目录
 8000706:	f107 0308 	add.w	r3, r7, #8
 800070a:	3316      	adds	r3, #22
 800070c:	4619      	mov	r1, r3
 800070e:	481b      	ldr	r0, [pc, #108]	@ (800077c <ListFiles+0xe0>)
 8000710:	f009 fe4c 	bl	800a3ac <iprintf>
 8000714:	e00b      	b.n	800072e <ListFiles+0x92>
		} else {
			// 普通文件：输出文件名和大小（单位：字节）
			printf(" [file]  %s  (size: %ld bytes)\r\n", fno.fname, fno.fsize);
 8000716:	f507 73ac 	add.w	r3, r7, #344	@ 0x158
 800071a:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 800071e:	681a      	ldr	r2, [r3, #0]
 8000720:	f107 0308 	add.w	r3, r7, #8
 8000724:	3316      	adds	r3, #22
 8000726:	4619      	mov	r1, r3
 8000728:	4815      	ldr	r0, [pc, #84]	@ (8000780 <ListFiles+0xe4>)
 800072a:	f009 fe3f 	bl	800a3ac <iprintf>
	while (f_readdir(&dir, &fno) == FR_OK && fno.fname[0] != 0) {
 800072e:	f107 0208 	add.w	r2, r7, #8
 8000732:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000736:	4611      	mov	r1, r2
 8000738:	4618      	mov	r0, r3
 800073a:	f009 fbbd 	bl	8009eb8 <f_readdir>
 800073e:	4603      	mov	r3, r0
 8000740:	2b00      	cmp	r3, #0
 8000742:	d106      	bne.n	8000752 <ListFiles+0xb6>
 8000744:	f507 73ac 	add.w	r3, r7, #344	@ 0x158
 8000748:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 800074c:	7d9b      	ldrb	r3, [r3, #22]
 800074e:	2b00      	cmp	r3, #0
 8000750:	d1d0      	bne.n	80006f4 <ListFiles+0x58>
		}
	}

	printf("----------------------------------------\r\n");
 8000752:	4809      	ldr	r0, [pc, #36]	@ (8000778 <ListFiles+0xdc>)
 8000754:	f009 fe92 	bl	800a47c <puts>
	printf("dir search success\r\n");
 8000758:	480a      	ldr	r0, [pc, #40]	@ (8000784 <ListFiles+0xe8>)
 800075a:	f009 fe8f 	bl	800a47c <puts>

	// 关闭目录
	f_closedir(&dir);
 800075e:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000762:	4618      	mov	r0, r3
 8000764:	f009 fb82 	bl	8009e6c <f_closedir>
}
 8000768:	f507 77ac 	add.w	r7, r7, #344	@ 0x158
 800076c:	46bd      	mov	sp, r7
 800076e:	bd80      	pop	{r7, pc}
 8000770:	0800b1f0 	.word	0x0800b1f0
 8000774:	0800b20c 	.word	0x0800b20c
 8000778:	0800b224 	.word	0x0800b224
 800077c:	0800b250 	.word	0x0800b250
 8000780:	0800b260 	.word	0x0800b260
 8000784:	0800b284 	.word	0x0800b284

08000788 <SDCard_ShowInfo>:

void SDCard_ShowInfo(void) {
 8000788:	b580      	push	{r7, lr}
 800078a:	b08a      	sub	sp, #40	@ 0x28
 800078c:	af00      	add	r7, sp, #0
	// SD卡信息结构体变量
	HAL_SD_CardInfoTypeDef cardInfo;
	HAL_StatusTypeDef res = HAL_SD_GetCardInfo(&hsd, &cardInfo);
 800078e:	1d3b      	adds	r3, r7, #4
 8000790:	4619      	mov	r1, r3
 8000792:	4821      	ldr	r0, [pc, #132]	@ (8000818 <SDCard_ShowInfo+0x90>)
 8000794:	f003 fe54 	bl	8004440 <HAL_SD_GetCardInfo>
 8000798:	4603      	mov	r3, r0
 800079a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	if (res != HAL_OK) {
 800079e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80007a2:	2b00      	cmp	r3, #0
 80007a4:	d003      	beq.n	80007ae <SDCard_ShowInfo+0x26>
		printf("HAL_SD_GetCardInfo() error\r\n");
 80007a6:	481d      	ldr	r0, [pc, #116]	@ (800081c <SDCard_ShowInfo+0x94>)
 80007a8:	f009 fe68 	bl	800a47c <puts>
 80007ac:	e030      	b.n	8000810 <SDCard_ShowInfo+0x88>
		return;
	}
	printf("\r\n*** HAL_SD_GetCardInfo() info ***\r\n");
 80007ae:	481c      	ldr	r0, [pc, #112]	@ (8000820 <SDCard_ShowInfo+0x98>)
 80007b0:	f009 fe64 	bl	800a47c <puts>
	printf("Card Type= %ld\r\n", cardInfo.CardType);
 80007b4:	687b      	ldr	r3, [r7, #4]
 80007b6:	4619      	mov	r1, r3
 80007b8:	481a      	ldr	r0, [pc, #104]	@ (8000824 <SDCard_ShowInfo+0x9c>)
 80007ba:	f009 fdf7 	bl	800a3ac <iprintf>
	printf("Card Version= %ld\r\n", cardInfo.CardVersion);
 80007be:	68bb      	ldr	r3, [r7, #8]
 80007c0:	4619      	mov	r1, r3
 80007c2:	4819      	ldr	r0, [pc, #100]	@ (8000828 <SDCard_ShowInfo+0xa0>)
 80007c4:	f009 fdf2 	bl	800a3ac <iprintf>
	printf("Card Class= %ld\r\n", cardInfo.Class);
 80007c8:	68fb      	ldr	r3, [r7, #12]
 80007ca:	4619      	mov	r1, r3
 80007cc:	4817      	ldr	r0, [pc, #92]	@ (800082c <SDCard_ShowInfo+0xa4>)
 80007ce:	f009 fded 	bl	800a3ac <iprintf>
	printf("Relative Card Address= %ld\r\n", cardInfo.RelCardAdd);
 80007d2:	693b      	ldr	r3, [r7, #16]
 80007d4:	4619      	mov	r1, r3
 80007d6:	4816      	ldr	r0, [pc, #88]	@ (8000830 <SDCard_ShowInfo+0xa8>)
 80007d8:	f009 fde8 	bl	800a3ac <iprintf>
	printf("Block Count= %ld\r\n", cardInfo.BlockNbr);
 80007dc:	697b      	ldr	r3, [r7, #20]
 80007de:	4619      	mov	r1, r3
 80007e0:	4814      	ldr	r0, [pc, #80]	@ (8000834 <SDCard_ShowInfo+0xac>)
 80007e2:	f009 fde3 	bl	800a3ac <iprintf>
	printf("Block Size(Bytes)= %ld\r\n", cardInfo.BlockSize);
 80007e6:	69bb      	ldr	r3, [r7, #24]
 80007e8:	4619      	mov	r1, r3
 80007ea:	4813      	ldr	r0, [pc, #76]	@ (8000838 <SDCard_ShowInfo+0xb0>)
 80007ec:	f009 fdde 	bl	800a3ac <iprintf>
	printf("LogiBlockCount= %ld\r\n", cardInfo.LogBlockNbr);
 80007f0:	69fb      	ldr	r3, [r7, #28]
 80007f2:	4619      	mov	r1, r3
 80007f4:	4811      	ldr	r0, [pc, #68]	@ (800083c <SDCard_ShowInfo+0xb4>)
 80007f6:	f009 fdd9 	bl	800a3ac <iprintf>
	printf("LogiBlockSize(Bytes)= %ld\r\n", cardInfo.LogBlockSize);
 80007fa:	6a3b      	ldr	r3, [r7, #32]
 80007fc:	4619      	mov	r1, r3
 80007fe:	4810      	ldr	r0, [pc, #64]	@ (8000840 <SDCard_ShowInfo+0xb8>)
 8000800:	f009 fdd4 	bl	800a3ac <iprintf>
	printf("SD Card Capacity(MB)= %ld\r\n", cardInfo.BlockNbr >> 1 >> 10);
 8000804:	697b      	ldr	r3, [r7, #20]
 8000806:	0adb      	lsrs	r3, r3, #11
 8000808:	4619      	mov	r1, r3
 800080a:	480e      	ldr	r0, [pc, #56]	@ (8000844 <SDCard_ShowInfo+0xbc>)
 800080c:	f009 fdce 	bl	800a3ac <iprintf>
}
 8000810:	3728      	adds	r7, #40	@ 0x28
 8000812:	46bd      	mov	sp, r7
 8000814:	bd80      	pop	{r7, pc}
 8000816:	bf00      	nop
 8000818:	2000012c 	.word	0x2000012c
 800081c:	0800b298 	.word	0x0800b298
 8000820:	0800b2b4 	.word	0x0800b2b4
 8000824:	0800b2dc 	.word	0x0800b2dc
 8000828:	0800b2f0 	.word	0x0800b2f0
 800082c:	0800b304 	.word	0x0800b304
 8000830:	0800b318 	.word	0x0800b318
 8000834:	0800b338 	.word	0x0800b338
 8000838:	0800b34c 	.word	0x0800b34c
 800083c:	0800b368 	.word	0x0800b368
 8000840:	0800b380 	.word	0x0800b380
 8000844:	0800b39c 	.word	0x0800b39c

08000848 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000848:	b580      	push	{r7, lr}
 800084a:	b08a      	sub	sp, #40	@ 0x28
 800084c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800084e:	f107 0314 	add.w	r3, r7, #20
 8000852:	2200      	movs	r2, #0
 8000854:	601a      	str	r2, [r3, #0]
 8000856:	605a      	str	r2, [r3, #4]
 8000858:	609a      	str	r2, [r3, #8]
 800085a:	60da      	str	r2, [r3, #12]
 800085c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800085e:	2300      	movs	r3, #0
 8000860:	613b      	str	r3, [r7, #16]
 8000862:	4b2a      	ldr	r3, [pc, #168]	@ (800090c <MX_GPIO_Init+0xc4>)
 8000864:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000866:	4a29      	ldr	r2, [pc, #164]	@ (800090c <MX_GPIO_Init+0xc4>)
 8000868:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800086c:	6313      	str	r3, [r2, #48]	@ 0x30
 800086e:	4b27      	ldr	r3, [pc, #156]	@ (800090c <MX_GPIO_Init+0xc4>)
 8000870:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000872:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000876:	613b      	str	r3, [r7, #16]
 8000878:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800087a:	2300      	movs	r3, #0
 800087c:	60fb      	str	r3, [r7, #12]
 800087e:	4b23      	ldr	r3, [pc, #140]	@ (800090c <MX_GPIO_Init+0xc4>)
 8000880:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000882:	4a22      	ldr	r2, [pc, #136]	@ (800090c <MX_GPIO_Init+0xc4>)
 8000884:	f043 0304 	orr.w	r3, r3, #4
 8000888:	6313      	str	r3, [r2, #48]	@ 0x30
 800088a:	4b20      	ldr	r3, [pc, #128]	@ (800090c <MX_GPIO_Init+0xc4>)
 800088c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800088e:	f003 0304 	and.w	r3, r3, #4
 8000892:	60fb      	str	r3, [r7, #12]
 8000894:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000896:	2300      	movs	r3, #0
 8000898:	60bb      	str	r3, [r7, #8]
 800089a:	4b1c      	ldr	r3, [pc, #112]	@ (800090c <MX_GPIO_Init+0xc4>)
 800089c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800089e:	4a1b      	ldr	r2, [pc, #108]	@ (800090c <MX_GPIO_Init+0xc4>)
 80008a0:	f043 0302 	orr.w	r3, r3, #2
 80008a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80008a6:	4b19      	ldr	r3, [pc, #100]	@ (800090c <MX_GPIO_Init+0xc4>)
 80008a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008aa:	f003 0302 	and.w	r3, r3, #2
 80008ae:	60bb      	str	r3, [r7, #8]
 80008b0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80008b2:	2300      	movs	r3, #0
 80008b4:	607b      	str	r3, [r7, #4]
 80008b6:	4b15      	ldr	r3, [pc, #84]	@ (800090c <MX_GPIO_Init+0xc4>)
 80008b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008ba:	4a14      	ldr	r2, [pc, #80]	@ (800090c <MX_GPIO_Init+0xc4>)
 80008bc:	f043 0308 	orr.w	r3, r3, #8
 80008c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80008c2:	4b12      	ldr	r3, [pc, #72]	@ (800090c <MX_GPIO_Init+0xc4>)
 80008c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008c6:	f003 0308 	and.w	r3, r3, #8
 80008ca:	607b      	str	r3, [r7, #4]
 80008cc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80008ce:	2300      	movs	r3, #0
 80008d0:	603b      	str	r3, [r7, #0]
 80008d2:	4b0e      	ldr	r3, [pc, #56]	@ (800090c <MX_GPIO_Init+0xc4>)
 80008d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008d6:	4a0d      	ldr	r2, [pc, #52]	@ (800090c <MX_GPIO_Init+0xc4>)
 80008d8:	f043 0301 	orr.w	r3, r3, #1
 80008dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80008de:	4b0b      	ldr	r3, [pc, #44]	@ (800090c <MX_GPIO_Init+0xc4>)
 80008e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008e2:	f003 0301 	and.w	r3, r3, #1
 80008e6:	603b      	str	r3, [r7, #0]
 80008e8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pins : PD15 PD3 */
  GPIO_InitStruct.Pin = GPIO_PIN_15|GPIO_PIN_3;
 80008ea:	f248 0308 	movw	r3, #32776	@ 0x8008
 80008ee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80008f0:	2300      	movs	r3, #0
 80008f2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80008f4:	2301      	movs	r3, #1
 80008f6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80008f8:	f107 0314 	add.w	r3, r7, #20
 80008fc:	4619      	mov	r1, r3
 80008fe:	4804      	ldr	r0, [pc, #16]	@ (8000910 <MX_GPIO_Init+0xc8>)
 8000900:	f001 fafa 	bl	8001ef8 <HAL_GPIO_Init>

}
 8000904:	bf00      	nop
 8000906:	3728      	adds	r7, #40	@ 0x28
 8000908:	46bd      	mov	sp, r7
 800090a:	bd80      	pop	{r7, pc}
 800090c:	40023800 	.word	0x40023800
 8000910:	40020c00 	.word	0x40020c00

08000914 <MX_I2S2_Init>:
I2S_HandleTypeDef hi2s2;
DMA_HandleTypeDef hdma_spi2_tx;

/* I2S2 init function */
void MX_I2S2_Init(void)
{
 8000914:	b580      	push	{r7, lr}
 8000916:	af00      	add	r7, sp, #0
  /* USER CODE END I2S2_Init 0 */

  /* USER CODE BEGIN I2S2_Init 1 */

  /* USER CODE END I2S2_Init 1 */
  hi2s2.Instance = SPI2;
 8000918:	4b13      	ldr	r3, [pc, #76]	@ (8000968 <MX_I2S2_Init+0x54>)
 800091a:	4a14      	ldr	r2, [pc, #80]	@ (800096c <MX_I2S2_Init+0x58>)
 800091c:	601a      	str	r2, [r3, #0]
  hi2s2.Init.Mode = I2S_MODE_MASTER_TX;
 800091e:	4b12      	ldr	r3, [pc, #72]	@ (8000968 <MX_I2S2_Init+0x54>)
 8000920:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000924:	605a      	str	r2, [r3, #4]
  hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 8000926:	4b10      	ldr	r3, [pc, #64]	@ (8000968 <MX_I2S2_Init+0x54>)
 8000928:	2200      	movs	r2, #0
 800092a:	609a      	str	r2, [r3, #8]
  hi2s2.Init.DataFormat = I2S_DATAFORMAT_16B;
 800092c:	4b0e      	ldr	r3, [pc, #56]	@ (8000968 <MX_I2S2_Init+0x54>)
 800092e:	2200      	movs	r2, #0
 8000930:	60da      	str	r2, [r3, #12]
  hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 8000932:	4b0d      	ldr	r3, [pc, #52]	@ (8000968 <MX_I2S2_Init+0x54>)
 8000934:	2200      	movs	r2, #0
 8000936:	611a      	str	r2, [r3, #16]
  hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 8000938:	4b0b      	ldr	r3, [pc, #44]	@ (8000968 <MX_I2S2_Init+0x54>)
 800093a:	f64a 4244 	movw	r2, #44100	@ 0xac44
 800093e:	615a      	str	r2, [r3, #20]
  hi2s2.Init.CPOL = I2S_CPOL_LOW;
 8000940:	4b09      	ldr	r3, [pc, #36]	@ (8000968 <MX_I2S2_Init+0x54>)
 8000942:	2200      	movs	r2, #0
 8000944:	619a      	str	r2, [r3, #24]
  hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 8000946:	4b08      	ldr	r3, [pc, #32]	@ (8000968 <MX_I2S2_Init+0x54>)
 8000948:	2200      	movs	r2, #0
 800094a:	61da      	str	r2, [r3, #28]
  hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 800094c:	4b06      	ldr	r3, [pc, #24]	@ (8000968 <MX_I2S2_Init+0x54>)
 800094e:	2200      	movs	r2, #0
 8000950:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 8000952:	4805      	ldr	r0, [pc, #20]	@ (8000968 <MX_I2S2_Init+0x54>)
 8000954:	f001 fc84 	bl	8002260 <HAL_I2S_Init>
 8000958:	4603      	mov	r3, r0
 800095a:	2b00      	cmp	r3, #0
 800095c:	d001      	beq.n	8000962 <MX_I2S2_Init+0x4e>
  {
    Error_Handler();
 800095e:	f000 fa8f 	bl	8000e80 <Error_Handler>
  }
  /* USER CODE BEGIN I2S2_Init 2 */

  /* USER CODE END I2S2_Init 2 */

}
 8000962:	bf00      	nop
 8000964:	bd80      	pop	{r7, pc}
 8000966:	bf00      	nop
 8000968:	20000084 	.word	0x20000084
 800096c:	40003800 	.word	0x40003800

08000970 <HAL_I2S_MspInit>:

void HAL_I2S_MspInit(I2S_HandleTypeDef* i2sHandle)
{
 8000970:	b580      	push	{r7, lr}
 8000972:	b08e      	sub	sp, #56	@ 0x38
 8000974:	af00      	add	r7, sp, #0
 8000976:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000978:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800097c:	2200      	movs	r2, #0
 800097e:	601a      	str	r2, [r3, #0]
 8000980:	605a      	str	r2, [r3, #4]
 8000982:	609a      	str	r2, [r3, #8]
 8000984:	60da      	str	r2, [r3, #12]
 8000986:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000988:	f107 0314 	add.w	r3, r7, #20
 800098c:	2200      	movs	r2, #0
 800098e:	601a      	str	r2, [r3, #0]
 8000990:	605a      	str	r2, [r3, #4]
 8000992:	609a      	str	r2, [r3, #8]
 8000994:	60da      	str	r2, [r3, #12]
  if(i2sHandle->Instance==SPI2)
 8000996:	687b      	ldr	r3, [r7, #4]
 8000998:	681b      	ldr	r3, [r3, #0]
 800099a:	4a4d      	ldr	r2, [pc, #308]	@ (8000ad0 <HAL_I2S_MspInit+0x160>)
 800099c:	4293      	cmp	r3, r2
 800099e:	f040 8093 	bne.w	8000ac8 <HAL_I2S_MspInit+0x158>

  /* USER CODE END SPI2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 80009a2:	2301      	movs	r3, #1
 80009a4:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 80009a6:	23c0      	movs	r3, #192	@ 0xc0
 80009a8:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 80009aa:	2302      	movs	r3, #2
 80009ac:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80009ae:	f107 0314 	add.w	r3, r7, #20
 80009b2:	4618      	mov	r0, r3
 80009b4:	f002 fe5e 	bl	8003674 <HAL_RCCEx_PeriphCLKConfig>
 80009b8:	4603      	mov	r3, r0
 80009ba:	2b00      	cmp	r3, #0
 80009bc:	d001      	beq.n	80009c2 <HAL_I2S_MspInit+0x52>
    {
      Error_Handler();
 80009be:	f000 fa5f 	bl	8000e80 <Error_Handler>
    }

    /* I2S2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80009c2:	2300      	movs	r3, #0
 80009c4:	613b      	str	r3, [r7, #16]
 80009c6:	4b43      	ldr	r3, [pc, #268]	@ (8000ad4 <HAL_I2S_MspInit+0x164>)
 80009c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009ca:	4a42      	ldr	r2, [pc, #264]	@ (8000ad4 <HAL_I2S_MspInit+0x164>)
 80009cc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80009d0:	6413      	str	r3, [r2, #64]	@ 0x40
 80009d2:	4b40      	ldr	r3, [pc, #256]	@ (8000ad4 <HAL_I2S_MspInit+0x164>)
 80009d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009d6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80009da:	613b      	str	r3, [r7, #16]
 80009dc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80009de:	2300      	movs	r3, #0
 80009e0:	60fb      	str	r3, [r7, #12]
 80009e2:	4b3c      	ldr	r3, [pc, #240]	@ (8000ad4 <HAL_I2S_MspInit+0x164>)
 80009e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009e6:	4a3b      	ldr	r2, [pc, #236]	@ (8000ad4 <HAL_I2S_MspInit+0x164>)
 80009e8:	f043 0304 	orr.w	r3, r3, #4
 80009ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80009ee:	4b39      	ldr	r3, [pc, #228]	@ (8000ad4 <HAL_I2S_MspInit+0x164>)
 80009f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009f2:	f003 0304 	and.w	r3, r3, #4
 80009f6:	60fb      	str	r3, [r7, #12]
 80009f8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80009fa:	2300      	movs	r3, #0
 80009fc:	60bb      	str	r3, [r7, #8]
 80009fe:	4b35      	ldr	r3, [pc, #212]	@ (8000ad4 <HAL_I2S_MspInit+0x164>)
 8000a00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a02:	4a34      	ldr	r2, [pc, #208]	@ (8000ad4 <HAL_I2S_MspInit+0x164>)
 8000a04:	f043 0302 	orr.w	r3, r3, #2
 8000a08:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a0a:	4b32      	ldr	r3, [pc, #200]	@ (8000ad4 <HAL_I2S_MspInit+0x164>)
 8000a0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a0e:	f003 0302 	and.w	r3, r3, #2
 8000a12:	60bb      	str	r3, [r7, #8]
 8000a14:	68bb      	ldr	r3, [r7, #8]
    /**I2S2 GPIO Configuration
    PC3     ------> I2S2_SD
    PB10     ------> I2S2_CK
    PB12     ------> I2S2_WS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000a16:	2308      	movs	r3, #8
 8000a18:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a1a:	2302      	movs	r3, #2
 8000a1c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a1e:	2300      	movs	r3, #0
 8000a20:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a22:	2300      	movs	r3, #0
 8000a24:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000a26:	2305      	movs	r3, #5
 8000a28:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a2a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000a2e:	4619      	mov	r1, r3
 8000a30:	4829      	ldr	r0, [pc, #164]	@ (8000ad8 <HAL_I2S_MspInit+0x168>)
 8000a32:	f001 fa61 	bl	8001ef8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12;
 8000a36:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000a3a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a3c:	2302      	movs	r3, #2
 8000a3e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a40:	2300      	movs	r3, #0
 8000a42:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a44:	2300      	movs	r3, #0
 8000a46:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000a48:	2305      	movs	r3, #5
 8000a4a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a4c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000a50:	4619      	mov	r1, r3
 8000a52:	4822      	ldr	r0, [pc, #136]	@ (8000adc <HAL_I2S_MspInit+0x16c>)
 8000a54:	f001 fa50 	bl	8001ef8 <HAL_GPIO_Init>

    /* I2S2 DMA Init */
    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Stream4;
 8000a58:	4b21      	ldr	r3, [pc, #132]	@ (8000ae0 <HAL_I2S_MspInit+0x170>)
 8000a5a:	4a22      	ldr	r2, [pc, #136]	@ (8000ae4 <HAL_I2S_MspInit+0x174>)
 8000a5c:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Channel = DMA_CHANNEL_0;
 8000a5e:	4b20      	ldr	r3, [pc, #128]	@ (8000ae0 <HAL_I2S_MspInit+0x170>)
 8000a60:	2200      	movs	r2, #0
 8000a62:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000a64:	4b1e      	ldr	r3, [pc, #120]	@ (8000ae0 <HAL_I2S_MspInit+0x170>)
 8000a66:	2240      	movs	r2, #64	@ 0x40
 8000a68:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000a6a:	4b1d      	ldr	r3, [pc, #116]	@ (8000ae0 <HAL_I2S_MspInit+0x170>)
 8000a6c:	2200      	movs	r2, #0
 8000a6e:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000a70:	4b1b      	ldr	r3, [pc, #108]	@ (8000ae0 <HAL_I2S_MspInit+0x170>)
 8000a72:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000a76:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000a78:	4b19      	ldr	r3, [pc, #100]	@ (8000ae0 <HAL_I2S_MspInit+0x170>)
 8000a7a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000a7e:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000a80:	4b17      	ldr	r3, [pc, #92]	@ (8000ae0 <HAL_I2S_MspInit+0x170>)
 8000a82:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000a86:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 8000a88:	4b15      	ldr	r3, [pc, #84]	@ (8000ae0 <HAL_I2S_MspInit+0x170>)
 8000a8a:	2200      	movs	r2, #0
 8000a8c:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8000a8e:	4b14      	ldr	r3, [pc, #80]	@ (8000ae0 <HAL_I2S_MspInit+0x170>)
 8000a90:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000a94:	621a      	str	r2, [r3, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000a96:	4b12      	ldr	r3, [pc, #72]	@ (8000ae0 <HAL_I2S_MspInit+0x170>)
 8000a98:	2200      	movs	r2, #0
 8000a9a:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8000a9c:	4810      	ldr	r0, [pc, #64]	@ (8000ae0 <HAL_I2S_MspInit+0x170>)
 8000a9e:	f000 fe8d 	bl	80017bc <HAL_DMA_Init>
 8000aa2:	4603      	mov	r3, r0
 8000aa4:	2b00      	cmp	r3, #0
 8000aa6:	d001      	beq.n	8000aac <HAL_I2S_MspInit+0x13c>
    {
      Error_Handler();
 8000aa8:	f000 f9ea 	bl	8000e80 <Error_Handler>
    }

    __HAL_LINKDMA(i2sHandle,hdmatx,hdma_spi2_tx);
 8000aac:	687b      	ldr	r3, [r7, #4]
 8000aae:	4a0c      	ldr	r2, [pc, #48]	@ (8000ae0 <HAL_I2S_MspInit+0x170>)
 8000ab0:	639a      	str	r2, [r3, #56]	@ 0x38
 8000ab2:	4a0b      	ldr	r2, [pc, #44]	@ (8000ae0 <HAL_I2S_MspInit+0x170>)
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	6393      	str	r3, [r2, #56]	@ 0x38

    /* I2S2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 5, 0);
 8000ab8:	2200      	movs	r2, #0
 8000aba:	2105      	movs	r1, #5
 8000abc:	2024      	movs	r0, #36	@ 0x24
 8000abe:	f000 fe46 	bl	800174e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8000ac2:	2024      	movs	r0, #36	@ 0x24
 8000ac4:	f000 fe5f 	bl	8001786 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8000ac8:	bf00      	nop
 8000aca:	3738      	adds	r7, #56	@ 0x38
 8000acc:	46bd      	mov	sp, r7
 8000ace:	bd80      	pop	{r7, pc}
 8000ad0:	40003800 	.word	0x40003800
 8000ad4:	40023800 	.word	0x40023800
 8000ad8:	40020800 	.word	0x40020800
 8000adc:	40020400 	.word	0x40020400
 8000ae0:	200000cc 	.word	0x200000cc
 8000ae4:	40026070 	.word	0x40026070

08000ae8 <__io_putchar>:
	uint8_t buffer2[2048];   // 双缓冲区
	uint8_t current_buffer;  // 当前使用的缓冲区
	uint8_t playing;         // 播放状态
} AudioPlayer;

int __io_putchar(int ch) {
 8000ae8:	b580      	push	{r7, lr}
 8000aea:	b082      	sub	sp, #8
 8000aec:	af00      	add	r7, sp, #0
 8000aee:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t*) &ch, 1, 0xFFFFFFFF);
 8000af0:	1d39      	adds	r1, r7, #4
 8000af2:	f04f 33ff 	mov.w	r3, #4294967295
 8000af6:	2201      	movs	r2, #1
 8000af8:	4803      	ldr	r0, [pc, #12]	@ (8000b08 <__io_putchar+0x20>)
 8000afa:	f004 fa7f 	bl	8004ffc <HAL_UART_Transmit>
	return ch;
 8000afe:	687b      	ldr	r3, [r7, #4]
}
 8000b00:	4618      	mov	r0, r3
 8000b02:	3708      	adds	r7, #8
 8000b04:	46bd      	mov	sp, r7
 8000b06:	bd80      	pop	{r7, pc}
 8000b08:	20000274 	.word	0x20000274

08000b0c <__io_getchar>:

int __io_getchar(void) {
 8000b0c:	b580      	push	{r7, lr}
 8000b0e:	b082      	sub	sp, #8
 8000b10:	af00      	add	r7, sp, #0
	char rxChar;
	while (HAL_UART_Receive(&huart1, (uint8_t*) &rxChar, 1, 0xFFFFFFFF)
 8000b12:	bf00      	nop
 8000b14:	1df9      	adds	r1, r7, #7
 8000b16:	f04f 33ff 	mov.w	r3, #4294967295
 8000b1a:	2201      	movs	r2, #1
 8000b1c:	4805      	ldr	r0, [pc, #20]	@ (8000b34 <__io_getchar+0x28>)
 8000b1e:	f004 faf8 	bl	8005112 <HAL_UART_Receive>
 8000b22:	4603      	mov	r3, r0
			== HAL_TIMEOUT)
 8000b24:	2b03      	cmp	r3, #3
 8000b26:	d0f5      	beq.n	8000b14 <__io_getchar+0x8>
		;
	return rxChar;
 8000b28:	79fb      	ldrb	r3, [r7, #7]
}
 8000b2a:	4618      	mov	r0, r3
 8000b2c:	3708      	adds	r7, #8
 8000b2e:	46bd      	mov	sp, r7
 8000b30:	bd80      	pop	{r7, pc}
 8000b32:	bf00      	nop
 8000b34:	20000274 	.word	0x20000274

08000b38 <testRead>:
void WavPlay(AudioPlayer *player);
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void testRead() {
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	f5ad 6d27 	sub.w	sp, sp, #2672	@ 0xa70
 8000b3e:	af00      	add	r7, sp, #0

	   FRESULT res;
	    FIL file;
	    UINT bytesRead;
	    uint8_t buffer[BUFFER_SIZE];  // 读取缓冲区
	    uint32_t totalRead = 0;
 8000b40:	2300      	movs	r3, #0
 8000b42:	f8c7 3a6c 	str.w	r3, [r7, #2668]	@ 0xa6c
	    const char *filename = "1.wav";
 8000b46:	4b7e      	ldr	r3, [pc, #504]	@ (8000d40 <testRead+0x208>)
 8000b48:	f8c7 3a68 	str.w	r3, [r7, #2664]	@ 0xa68
	    WavHeader wavHeader;          // 新增：用于解析WAV头部
	    uint8_t sample_bytes = 2;     // 默认16位采样（2字节），后续会更新
 8000b4c:	2302      	movs	r3, #2
 8000b4e:	f887 3a67 	strb.w	r3, [r7, #2663]	@ 0xa67

	    // 1. 打开文件
	    res = f_open(&file, filename, FA_READ);
 8000b52:	f607 0334 	addw	r3, r7, #2100	@ 0x834
 8000b56:	2201      	movs	r2, #1
 8000b58:	f8d7 1a68 	ldr.w	r1, [r7, #2664]	@ 0xa68
 8000b5c:	4618      	mov	r0, r3
 8000b5e:	f008 fa25 	bl	8008fac <f_open>
 8000b62:	4603      	mov	r3, r0
 8000b64:	f887 3a66 	strb.w	r3, [r7, #2662]	@ 0xa66
	    if (res != FR_OK) {
 8000b68:	f897 3a66 	ldrb.w	r3, [r7, #2662]	@ 0xa66
 8000b6c:	2b00      	cmp	r3, #0
 8000b6e:	d008      	beq.n	8000b82 <testRead+0x4a>
	        printf("open %s failed error code: %d\r\n", filename, res);
 8000b70:	f897 3a66 	ldrb.w	r3, [r7, #2662]	@ 0xa66
 8000b74:	461a      	mov	r2, r3
 8000b76:	f8d7 1a68 	ldr.w	r1, [r7, #2664]	@ 0xa68
 8000b7a:	4872      	ldr	r0, [pc, #456]	@ (8000d44 <testRead+0x20c>)
 8000b7c:	f009 fc16 	bl	800a3ac <iprintf>
	        return;
 8000b80:	e0d9      	b.n	8000d36 <testRead+0x1fe>
	    }

	    // 2. 解析WAV头部（关键：获取采样位数）
	    res = f_read(&file, &wavHeader, sizeof(WavHeader), &bytesRead);
 8000b82:	f507 6303 	add.w	r3, r7, #2096	@ 0x830
 8000b86:	f107 010c 	add.w	r1, r7, #12
 8000b8a:	f607 0034 	addw	r0, r7, #2100	@ 0x834
 8000b8e:	2224      	movs	r2, #36	@ 0x24
 8000b90:	f008 fcbf 	bl	8009512 <f_read>
 8000b94:	4603      	mov	r3, r0
 8000b96:	f887 3a66 	strb.w	r3, [r7, #2662]	@ 0xa66
	    if (res != FR_OK || bytesRead != sizeof(WavHeader)) {
 8000b9a:	f897 3a66 	ldrb.w	r3, [r7, #2662]	@ 0xa66
 8000b9e:	2b00      	cmp	r3, #0
 8000ba0:	d106      	bne.n	8000bb0 <testRead+0x78>
 8000ba2:	f507 6327 	add.w	r3, r7, #2672	@ 0xa70
 8000ba6:	f5a3 7310 	sub.w	r3, r3, #576	@ 0x240
 8000baa:	681b      	ldr	r3, [r3, #0]
 8000bac:	2b24      	cmp	r3, #36	@ 0x24
 8000bae:	d00b      	beq.n	8000bc8 <testRead+0x90>
	        printf("read WAV header failed! code: %d\r\n", res);
 8000bb0:	f897 3a66 	ldrb.w	r3, [r7, #2662]	@ 0xa66
 8000bb4:	4619      	mov	r1, r3
 8000bb6:	4864      	ldr	r0, [pc, #400]	@ (8000d48 <testRead+0x210>)
 8000bb8:	f009 fbf8 	bl	800a3ac <iprintf>
	        f_close(&file); // 修复：用f_close关闭文件
 8000bbc:	f607 0334 	addw	r3, r7, #2100	@ 0x834
 8000bc0:	4618      	mov	r0, r3
 8000bc2:	f008 fe63 	bl	800988c <f_close>
	        return;
 8000bc6:	e0b6      	b.n	8000d36 <testRead+0x1fe>
	    }
	    // 验证PCM格式
	    if (memcmp(wavHeader.riff, "RIFF", 4) != 0 || memcmp(wavHeader.wave, "WAVE", 4) != 0 || wavHeader.audio_format != 1) {
 8000bc8:	f107 030c 	add.w	r3, r7, #12
 8000bcc:	2204      	movs	r2, #4
 8000bce:	495f      	ldr	r1, [pc, #380]	@ (8000d4c <testRead+0x214>)
 8000bd0:	4618      	mov	r0, r3
 8000bd2:	f009 fd33 	bl	800a63c <memcmp>
 8000bd6:	4603      	mov	r3, r0
 8000bd8:	2b00      	cmp	r3, #0
 8000bda:	d111      	bne.n	8000c00 <testRead+0xc8>
 8000bdc:	f107 030c 	add.w	r3, r7, #12
 8000be0:	3308      	adds	r3, #8
 8000be2:	2204      	movs	r2, #4
 8000be4:	495a      	ldr	r1, [pc, #360]	@ (8000d50 <testRead+0x218>)
 8000be6:	4618      	mov	r0, r3
 8000be8:	f009 fd28 	bl	800a63c <memcmp>
 8000bec:	4603      	mov	r3, r0
 8000bee:	2b00      	cmp	r3, #0
 8000bf0:	d106      	bne.n	8000c00 <testRead+0xc8>
 8000bf2:	f507 6327 	add.w	r3, r7, #2672	@ 0xa70
 8000bf6:	f6a3 2364 	subw	r3, r3, #2660	@ 0xa64
 8000bfa:	8a9b      	ldrh	r3, [r3, #20]
 8000bfc:	2b01      	cmp	r3, #1
 8000bfe:	d008      	beq.n	8000c12 <testRead+0xda>
	        printf("not PCM WAV file!\r\n");
 8000c00:	4854      	ldr	r0, [pc, #336]	@ (8000d54 <testRead+0x21c>)
 8000c02:	f009 fc3b 	bl	800a47c <puts>
	        f_close(&file);
 8000c06:	f607 0334 	addw	r3, r7, #2100	@ 0x834
 8000c0a:	4618      	mov	r0, r3
 8000c0c:	f008 fe3e 	bl	800988c <f_close>
	        return;
 8000c10:	e091      	b.n	8000d36 <testRead+0x1fe>
	    }
	    // 更新每个采样的字节数（修复传输长度计算依据）
	    sample_bytes = wavHeader.bits_per_sample / 8;
 8000c12:	f507 6327 	add.w	r3, r7, #2672	@ 0xa70
 8000c16:	f6a3 2364 	subw	r3, r3, #2660	@ 0xa64
 8000c1a:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 8000c1c:	08db      	lsrs	r3, r3, #3
 8000c1e:	b29b      	uxth	r3, r3
 8000c20:	f887 3a67 	strb.w	r3, [r7, #2663]	@ 0xa67
	    printf("WAV info: sample rate=%d, bits=%d, sample bytes=%d\r\n",
 8000c24:	f507 6327 	add.w	r3, r7, #2672	@ 0xa70
 8000c28:	f6a3 2364 	subw	r3, r3, #2660	@ 0xa64
 8000c2c:	6999      	ldr	r1, [r3, #24]
	           wavHeader.sample_rate, wavHeader.bits_per_sample, sample_bytes);
 8000c2e:	f507 6327 	add.w	r3, r7, #2672	@ 0xa70
 8000c32:	f6a3 2364 	subw	r3, r3, #2660	@ 0xa64
 8000c36:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
	    printf("WAV info: sample rate=%d, bits=%d, sample bytes=%d\r\n",
 8000c38:	461a      	mov	r2, r3
 8000c3a:	f897 3a67 	ldrb.w	r3, [r7, #2663]	@ 0xa67
 8000c3e:	4846      	ldr	r0, [pc, #280]	@ (8000d58 <testRead+0x220>)
 8000c40:	f009 fbb4 	bl	800a3ac <iprintf>

	    // 3. 查找WAV数据块（跳过头部扩展信息，关键：避免读取无效数据）
	    uint8_t chunk_id[4];
	    uint32_t chunk_size;
	    while (1) {
	        res = f_read(&file, chunk_id, 4, &bytesRead);
 8000c44:	f507 6303 	add.w	r3, r7, #2096	@ 0x830
 8000c48:	f107 0108 	add.w	r1, r7, #8
 8000c4c:	f607 0034 	addw	r0, r7, #2100	@ 0x834
 8000c50:	2204      	movs	r2, #4
 8000c52:	f008 fc5e 	bl	8009512 <f_read>
 8000c56:	4603      	mov	r3, r0
 8000c58:	f887 3a66 	strb.w	r3, [r7, #2662]	@ 0xa66
	        if (res != FR_OK || bytesRead != 4) break;
 8000c5c:	f897 3a66 	ldrb.w	r3, [r7, #2662]	@ 0xa66
 8000c60:	2b00      	cmp	r3, #0
 8000c62:	d144      	bne.n	8000cee <testRead+0x1b6>
 8000c64:	f507 6327 	add.w	r3, r7, #2672	@ 0xa70
 8000c68:	f5a3 7310 	sub.w	r3, r3, #576	@ 0x240
 8000c6c:	681b      	ldr	r3, [r3, #0]
 8000c6e:	2b04      	cmp	r3, #4
 8000c70:	d13d      	bne.n	8000cee <testRead+0x1b6>
	        res = f_read(&file, &chunk_size, 4, &bytesRead);
 8000c72:	f507 6303 	add.w	r3, r7, #2096	@ 0x830
 8000c76:	1d39      	adds	r1, r7, #4
 8000c78:	f607 0034 	addw	r0, r7, #2100	@ 0x834
 8000c7c:	2204      	movs	r2, #4
 8000c7e:	f008 fc48 	bl	8009512 <f_read>
 8000c82:	4603      	mov	r3, r0
 8000c84:	f887 3a66 	strb.w	r3, [r7, #2662]	@ 0xa66
	        if (res != FR_OK || bytesRead != 4) break;
 8000c88:	f897 3a66 	ldrb.w	r3, [r7, #2662]	@ 0xa66
 8000c8c:	2b00      	cmp	r3, #0
 8000c8e:	d12e      	bne.n	8000cee <testRead+0x1b6>
 8000c90:	f507 6327 	add.w	r3, r7, #2672	@ 0xa70
 8000c94:	f5a3 7310 	sub.w	r3, r3, #576	@ 0x240
 8000c98:	681b      	ldr	r3, [r3, #0]
 8000c9a:	2b04      	cmp	r3, #4
 8000c9c:	d127      	bne.n	8000cee <testRead+0x1b6>
	        // 找到data块，跳出循环（后续读取的就是音频数据）
	        if (memcmp(chunk_id, "data", 4) == 0) {
 8000c9e:	f107 0308 	add.w	r3, r7, #8
 8000ca2:	2204      	movs	r2, #4
 8000ca4:	492d      	ldr	r1, [pc, #180]	@ (8000d5c <testRead+0x224>)
 8000ca6:	4618      	mov	r0, r3
 8000ca8:	f009 fcc8 	bl	800a63c <memcmp>
 8000cac:	4603      	mov	r3, r0
 8000cae:	2b00      	cmp	r3, #0
 8000cb0:	d10a      	bne.n	8000cc8 <testRead+0x190>
	            printf("find data block, size=%ld bytes\r\n", chunk_size);
 8000cb2:	f507 6327 	add.w	r3, r7, #2672	@ 0xa70
 8000cb6:	f6a3 236c 	subw	r3, r3, #2668	@ 0xa6c
 8000cba:	681b      	ldr	r3, [r3, #0]
 8000cbc:	4619      	mov	r1, r3
 8000cbe:	4828      	ldr	r0, [pc, #160]	@ (8000d60 <testRead+0x228>)
 8000cc0:	f009 fb74 	bl	800a3ac <iprintf>
	            break;
 8000cc4:	bf00      	nop
 8000cc6:	e012      	b.n	8000cee <testRead+0x1b6>
	        }
	        // 跳过非data块（如LIST块）
	        f_lseek(&file, f_tell(&file) + chunk_size);
 8000cc8:	f507 6327 	add.w	r3, r7, #2672	@ 0xa70
 8000ccc:	f5a3 730f 	sub.w	r3, r3, #572	@ 0x23c
 8000cd0:	699a      	ldr	r2, [r3, #24]
 8000cd2:	f507 6327 	add.w	r3, r7, #2672	@ 0xa70
 8000cd6:	f6a3 236c 	subw	r3, r3, #2668	@ 0xa6c
 8000cda:	681b      	ldr	r3, [r3, #0]
 8000cdc:	441a      	add	r2, r3
 8000cde:	f607 0334 	addw	r3, r7, #2100	@ 0x834
 8000ce2:	4611      	mov	r1, r2
 8000ce4:	4618      	mov	r0, r3
 8000ce6:	f008 fdfb 	bl	80098e0 <f_lseek>
	        res = f_read(&file, chunk_id, 4, &bytesRead);
 8000cea:	e7ab      	b.n	8000c44 <testRead+0x10c>

	    // 4. 循环读取并播放音频数据
	    while (1) {
	        // 等待I2S空闲（避免DMA冲突）
	        while (HAL_I2S_GetState(&hi2s2) == HAL_I2S_STATE_BUSY_TX) {
	            continue;
 8000cec:	bf00      	nop
	        while (HAL_I2S_GetState(&hi2s2) == HAL_I2S_STATE_BUSY_TX) {
 8000cee:	481d      	ldr	r0, [pc, #116]	@ (8000d64 <testRead+0x22c>)
 8000cf0:	f001 fcc4 	bl	800267c <HAL_I2S_GetState>
 8000cf4:	4603      	mov	r3, r0
 8000cf6:	2b03      	cmp	r3, #3
 8000cf8:	d0f8      	beq.n	8000cec <testRead+0x1b4>
	        }

	        // 读取数据（用实际需要的字节数，而非固定BUFFER_SIZE）
	        res = f_read(&file, buffer, BUFFER_SIZE, &bytesRead);
 8000cfa:	f507 6303 	add.w	r3, r7, #2096	@ 0x830
 8000cfe:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 8000d02:	f607 0034 	addw	r0, r7, #2100	@ 0x834
 8000d06:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000d0a:	f008 fc02 	bl	8009512 <f_read>
 8000d0e:	4603      	mov	r3, r0
 8000d10:	f887 3a66 	strb.w	r3, [r7, #2662]	@ 0xa66
	        //totalRead += bytesRead;
	        //printf("read %d bytes, total=%ld\r\n", bytesRead, totalRead);

	        // 启动I2S DMA播放（修复：按采样位数计算传输个数）

	        HAL_I2S_Transmit_DMA(&hi2s2, (uint16_t*)buffer, bytesRead / sample_bytes);
 8000d14:	f507 6327 	add.w	r3, r7, #2672	@ 0xa70
 8000d18:	f5a3 7310 	sub.w	r3, r3, #576	@ 0x240
 8000d1c:	681a      	ldr	r2, [r3, #0]
 8000d1e:	f897 3a67 	ldrb.w	r3, [r7, #2663]	@ 0xa67
 8000d22:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d26:	b29a      	uxth	r2, r3
 8000d28:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000d2c:	4619      	mov	r1, r3
 8000d2e:	480d      	ldr	r0, [pc, #52]	@ (8000d64 <testRead+0x22c>)
 8000d30:	f001 fbd6 	bl	80024e0 <HAL_I2S_Transmit_DMA>
	        while (HAL_I2S_GetState(&hi2s2) == HAL_I2S_STATE_BUSY_TX) {
 8000d34:	e7db      	b.n	8000cee <testRead+0x1b6>
	    }

	    // 5. 关闭文件（修复：用f_close）
	    f_close(&file);

}
 8000d36:	f507 6727 	add.w	r7, r7, #2672	@ 0xa70
 8000d3a:	46bd      	mov	sp, r7
 8000d3c:	bd80      	pop	{r7, pc}
 8000d3e:	bf00      	nop
 8000d40:	0800b478 	.word	0x0800b478
 8000d44:	0800b480 	.word	0x0800b480
 8000d48:	0800b4a0 	.word	0x0800b4a0
 8000d4c:	0800b4c4 	.word	0x0800b4c4
 8000d50:	0800b4cc 	.word	0x0800b4cc
 8000d54:	0800b4d4 	.word	0x0800b4d4
 8000d58:	0800b4e8 	.word	0x0800b4e8
 8000d5c:	0800b520 	.word	0x0800b520
 8000d60:	0800b528 	.word	0x0800b528
 8000d64:	20000084 	.word	0x20000084

08000d68 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000d68:	b580      	push	{r7, lr}
 8000d6a:	b08a      	sub	sp, #40	@ 0x28
 8000d6c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000d6e:	f000 fb7d 	bl	800146c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000d72:	f000 f81b 	bl	8000dac <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000d76:	f7ff fd67 	bl	8000848 <MX_GPIO_Init>
  MX_DMA_Init();
 8000d7a:	f7ff fc0f 	bl	800059c <MX_DMA_Init>
  MX_SDIO_SD_Init();
 8000d7e:	f000 f885 	bl	8000e8c <MX_SDIO_SD_Init>
  MX_USART1_UART_Init();
 8000d82:	f000 fad7 	bl	8001334 <MX_USART1_UART_Init>
  MX_FATFS_Init();
 8000d86:	f005 faff 	bl	8006388 <MX_FATFS_Init>
  MX_I2S2_Init();
 8000d8a:	f7ff fdc3 	bl	8000914 <MX_I2S2_Init>
  /* USER CODE BEGIN 2 */
	printf("system init success，read play WAV file...\r\n");
 8000d8e:	4806      	ldr	r0, [pc, #24]	@ (8000da8 <main+0x40>)
 8000d90:	f009 fb74 	bl	800a47c <puts>
	initFileManager();
 8000d94:	f7ff fc4a 	bl	800062c <initFileManager>
	testRead();
 8000d98:	f7ff fece 	bl	8000b38 <testRead>
	while (1) {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
		// 可以在这里添加其他处理逻辑
		HAL_Delay(1000);
 8000d9c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000da0:	f000 fbd6 	bl	8001550 <HAL_Delay>
 8000da4:	e7fa      	b.n	8000d9c <main+0x34>
 8000da6:	bf00      	nop
 8000da8:	0800b68c 	.word	0x0800b68c

08000dac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000dac:	b580      	push	{r7, lr}
 8000dae:	b094      	sub	sp, #80	@ 0x50
 8000db0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000db2:	f107 0320 	add.w	r3, r7, #32
 8000db6:	2230      	movs	r2, #48	@ 0x30
 8000db8:	2100      	movs	r1, #0
 8000dba:	4618      	mov	r0, r3
 8000dbc:	f009 fc4e 	bl	800a65c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000dc0:	f107 030c 	add.w	r3, r7, #12
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	601a      	str	r2, [r3, #0]
 8000dc8:	605a      	str	r2, [r3, #4]
 8000dca:	609a      	str	r2, [r3, #8]
 8000dcc:	60da      	str	r2, [r3, #12]
 8000dce:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000dd0:	2300      	movs	r3, #0
 8000dd2:	60bb      	str	r3, [r7, #8]
 8000dd4:	4b28      	ldr	r3, [pc, #160]	@ (8000e78 <SystemClock_Config+0xcc>)
 8000dd6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000dd8:	4a27      	ldr	r2, [pc, #156]	@ (8000e78 <SystemClock_Config+0xcc>)
 8000dda:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000dde:	6413      	str	r3, [r2, #64]	@ 0x40
 8000de0:	4b25      	ldr	r3, [pc, #148]	@ (8000e78 <SystemClock_Config+0xcc>)
 8000de2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000de4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000de8:	60bb      	str	r3, [r7, #8]
 8000dea:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000dec:	2300      	movs	r3, #0
 8000dee:	607b      	str	r3, [r7, #4]
 8000df0:	4b22      	ldr	r3, [pc, #136]	@ (8000e7c <SystemClock_Config+0xd0>)
 8000df2:	681b      	ldr	r3, [r3, #0]
 8000df4:	4a21      	ldr	r2, [pc, #132]	@ (8000e7c <SystemClock_Config+0xd0>)
 8000df6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000dfa:	6013      	str	r3, [r2, #0]
 8000dfc:	4b1f      	ldr	r3, [pc, #124]	@ (8000e7c <SystemClock_Config+0xd0>)
 8000dfe:	681b      	ldr	r3, [r3, #0]
 8000e00:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000e04:	607b      	str	r3, [r7, #4]
 8000e06:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000e08:	2302      	movs	r3, #2
 8000e0a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000e0c:	2301      	movs	r3, #1
 8000e0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000e10:	2310      	movs	r3, #16
 8000e12:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e14:	2302      	movs	r3, #2
 8000e16:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000e18:	2300      	movs	r3, #0
 8000e1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000e1c:	2308      	movs	r3, #8
 8000e1e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8000e20:	23a8      	movs	r3, #168	@ 0xa8
 8000e22:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000e24:	2302      	movs	r3, #2
 8000e26:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000e28:	2307      	movs	r3, #7
 8000e2a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e2c:	f107 0320 	add.w	r3, r7, #32
 8000e30:	4618      	mov	r0, r3
 8000e32:	f001 ffc7 	bl	8002dc4 <HAL_RCC_OscConfig>
 8000e36:	4603      	mov	r3, r0
 8000e38:	2b00      	cmp	r3, #0
 8000e3a:	d001      	beq.n	8000e40 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000e3c:	f000 f820 	bl	8000e80 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e40:	230f      	movs	r3, #15
 8000e42:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000e44:	2302      	movs	r3, #2
 8000e46:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e48:	2300      	movs	r3, #0
 8000e4a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000e4c:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000e50:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000e52:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000e56:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000e58:	f107 030c 	add.w	r3, r7, #12
 8000e5c:	2105      	movs	r1, #5
 8000e5e:	4618      	mov	r0, r3
 8000e60:	f002 fa28 	bl	80032b4 <HAL_RCC_ClockConfig>
 8000e64:	4603      	mov	r3, r0
 8000e66:	2b00      	cmp	r3, #0
 8000e68:	d001      	beq.n	8000e6e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000e6a:	f000 f809 	bl	8000e80 <Error_Handler>
  }
}
 8000e6e:	bf00      	nop
 8000e70:	3750      	adds	r7, #80	@ 0x50
 8000e72:	46bd      	mov	sp, r7
 8000e74:	bd80      	pop	{r7, pc}
 8000e76:	bf00      	nop
 8000e78:	40023800 	.word	0x40023800
 8000e7c:	40007000 	.word	0x40007000

08000e80 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e80:	b480      	push	{r7}
 8000e82:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e84:	b672      	cpsid	i
}
 8000e86:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8000e88:	bf00      	nop
 8000e8a:	e7fd      	b.n	8000e88 <Error_Handler+0x8>

08000e8c <MX_SDIO_SD_Init>:
DMA_HandleTypeDef hdma_sdio_tx;

/* SDIO init function */

void MX_SDIO_SD_Init(void)
{
 8000e8c:	b480      	push	{r7}
 8000e8e:	af00      	add	r7, sp, #0
  /* USER CODE END SDIO_Init 0 */

  /* USER CODE BEGIN SDIO_Init 1 */

  /* USER CODE END SDIO_Init 1 */
  hsd.Instance = SDIO;
 8000e90:	4b0e      	ldr	r3, [pc, #56]	@ (8000ecc <MX_SDIO_SD_Init+0x40>)
 8000e92:	4a0f      	ldr	r2, [pc, #60]	@ (8000ed0 <MX_SDIO_SD_Init+0x44>)
 8000e94:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 8000e96:	4b0d      	ldr	r3, [pc, #52]	@ (8000ecc <MX_SDIO_SD_Init+0x40>)
 8000e98:	2200      	movs	r2, #0
 8000e9a:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 8000e9c:	4b0b      	ldr	r3, [pc, #44]	@ (8000ecc <MX_SDIO_SD_Init+0x40>)
 8000e9e:	2200      	movs	r2, #0
 8000ea0:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8000ea2:	4b0a      	ldr	r3, [pc, #40]	@ (8000ecc <MX_SDIO_SD_Init+0x40>)
 8000ea4:	2200      	movs	r2, #0
 8000ea6:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_4B;
 8000ea8:	4b08      	ldr	r3, [pc, #32]	@ (8000ecc <MX_SDIO_SD_Init+0x40>)
 8000eaa:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000eae:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8000eb0:	4b06      	ldr	r3, [pc, #24]	@ (8000ecc <MX_SDIO_SD_Init+0x40>)
 8000eb2:	2200      	movs	r2, #0
 8000eb4:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = 5;
 8000eb6:	4b05      	ldr	r3, [pc, #20]	@ (8000ecc <MX_SDIO_SD_Init+0x40>)
 8000eb8:	2205      	movs	r2, #5
 8000eba:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDIO_Init 2 */
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 8000ebc:	4b03      	ldr	r3, [pc, #12]	@ (8000ecc <MX_SDIO_SD_Init+0x40>)
 8000ebe:	2200      	movs	r2, #0
 8000ec0:	611a      	str	r2, [r3, #16]
  /* USER CODE END SDIO_Init 2 */

}
 8000ec2:	bf00      	nop
 8000ec4:	46bd      	mov	sp, r7
 8000ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eca:	4770      	bx	lr
 8000ecc:	2000012c 	.word	0x2000012c
 8000ed0:	40012c00 	.word	0x40012c00

08000ed4 <HAL_SD_MspInit>:

void HAL_SD_MspInit(SD_HandleTypeDef* sdHandle)
{
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	b08a      	sub	sp, #40	@ 0x28
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000edc:	f107 0314 	add.w	r3, r7, #20
 8000ee0:	2200      	movs	r2, #0
 8000ee2:	601a      	str	r2, [r3, #0]
 8000ee4:	605a      	str	r2, [r3, #4]
 8000ee6:	609a      	str	r2, [r3, #8]
 8000ee8:	60da      	str	r2, [r3, #12]
 8000eea:	611a      	str	r2, [r3, #16]
  if(sdHandle->Instance==SDIO)
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	681b      	ldr	r3, [r3, #0]
 8000ef0:	4a68      	ldr	r2, [pc, #416]	@ (8001094 <HAL_SD_MspInit+0x1c0>)
 8000ef2:	4293      	cmp	r3, r2
 8000ef4:	f040 80c9 	bne.w	800108a <HAL_SD_MspInit+0x1b6>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* SDIO clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 8000ef8:	2300      	movs	r3, #0
 8000efa:	613b      	str	r3, [r7, #16]
 8000efc:	4b66      	ldr	r3, [pc, #408]	@ (8001098 <HAL_SD_MspInit+0x1c4>)
 8000efe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f00:	4a65      	ldr	r2, [pc, #404]	@ (8001098 <HAL_SD_MspInit+0x1c4>)
 8000f02:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000f06:	6453      	str	r3, [r2, #68]	@ 0x44
 8000f08:	4b63      	ldr	r3, [pc, #396]	@ (8001098 <HAL_SD_MspInit+0x1c4>)
 8000f0a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f0c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000f10:	613b      	str	r3, [r7, #16]
 8000f12:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f14:	2300      	movs	r3, #0
 8000f16:	60fb      	str	r3, [r7, #12]
 8000f18:	4b5f      	ldr	r3, [pc, #380]	@ (8001098 <HAL_SD_MspInit+0x1c4>)
 8000f1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f1c:	4a5e      	ldr	r2, [pc, #376]	@ (8001098 <HAL_SD_MspInit+0x1c4>)
 8000f1e:	f043 0304 	orr.w	r3, r3, #4
 8000f22:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f24:	4b5c      	ldr	r3, [pc, #368]	@ (8001098 <HAL_SD_MspInit+0x1c4>)
 8000f26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f28:	f003 0304 	and.w	r3, r3, #4
 8000f2c:	60fb      	str	r3, [r7, #12]
 8000f2e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000f30:	2300      	movs	r3, #0
 8000f32:	60bb      	str	r3, [r7, #8]
 8000f34:	4b58      	ldr	r3, [pc, #352]	@ (8001098 <HAL_SD_MspInit+0x1c4>)
 8000f36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f38:	4a57      	ldr	r2, [pc, #348]	@ (8001098 <HAL_SD_MspInit+0x1c4>)
 8000f3a:	f043 0308 	orr.w	r3, r3, #8
 8000f3e:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f40:	4b55      	ldr	r3, [pc, #340]	@ (8001098 <HAL_SD_MspInit+0x1c4>)
 8000f42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f44:	f003 0308 	and.w	r3, r3, #8
 8000f48:	60bb      	str	r3, [r7, #8]
 8000f4a:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> SDIO_D2
    PC11     ------> SDIO_D3
    PC12     ------> SDIO_CK
    PD2     ------> SDIO_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8000f4c:	f44f 53f8 	mov.w	r3, #7936	@ 0x1f00
 8000f50:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f52:	2302      	movs	r3, #2
 8000f54:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f56:	2300      	movs	r3, #0
 8000f58:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f5a:	2303      	movs	r3, #3
 8000f5c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8000f5e:	230c      	movs	r3, #12
 8000f60:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f62:	f107 0314 	add.w	r3, r7, #20
 8000f66:	4619      	mov	r1, r3
 8000f68:	484c      	ldr	r0, [pc, #304]	@ (800109c <HAL_SD_MspInit+0x1c8>)
 8000f6a:	f000 ffc5 	bl	8001ef8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000f6e:	2304      	movs	r3, #4
 8000f70:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f72:	2302      	movs	r3, #2
 8000f74:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f76:	2300      	movs	r3, #0
 8000f78:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f7a:	2303      	movs	r3, #3
 8000f7c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8000f7e:	230c      	movs	r3, #12
 8000f80:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000f82:	f107 0314 	add.w	r3, r7, #20
 8000f86:	4619      	mov	r1, r3
 8000f88:	4845      	ldr	r0, [pc, #276]	@ (80010a0 <HAL_SD_MspInit+0x1cc>)
 8000f8a:	f000 ffb5 	bl	8001ef8 <HAL_GPIO_Init>

    /* SDIO DMA Init */
    /* SDIO_RX Init */
    hdma_sdio_rx.Instance = DMA2_Stream3;
 8000f8e:	4b45      	ldr	r3, [pc, #276]	@ (80010a4 <HAL_SD_MspInit+0x1d0>)
 8000f90:	4a45      	ldr	r2, [pc, #276]	@ (80010a8 <HAL_SD_MspInit+0x1d4>)
 8000f92:	601a      	str	r2, [r3, #0]
    hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 8000f94:	4b43      	ldr	r3, [pc, #268]	@ (80010a4 <HAL_SD_MspInit+0x1d0>)
 8000f96:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8000f9a:	605a      	str	r2, [r3, #4]
    hdma_sdio_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000f9c:	4b41      	ldr	r3, [pc, #260]	@ (80010a4 <HAL_SD_MspInit+0x1d0>)
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	609a      	str	r2, [r3, #8]
    hdma_sdio_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000fa2:	4b40      	ldr	r3, [pc, #256]	@ (80010a4 <HAL_SD_MspInit+0x1d0>)
 8000fa4:	2200      	movs	r2, #0
 8000fa6:	60da      	str	r2, [r3, #12]
    hdma_sdio_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000fa8:	4b3e      	ldr	r3, [pc, #248]	@ (80010a4 <HAL_SD_MspInit+0x1d0>)
 8000faa:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000fae:	611a      	str	r2, [r3, #16]
    hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000fb0:	4b3c      	ldr	r3, [pc, #240]	@ (80010a4 <HAL_SD_MspInit+0x1d0>)
 8000fb2:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000fb6:	615a      	str	r2, [r3, #20]
    hdma_sdio_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000fb8:	4b3a      	ldr	r3, [pc, #232]	@ (80010a4 <HAL_SD_MspInit+0x1d0>)
 8000fba:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000fbe:	619a      	str	r2, [r3, #24]
    hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
 8000fc0:	4b38      	ldr	r3, [pc, #224]	@ (80010a4 <HAL_SD_MspInit+0x1d0>)
 8000fc2:	2220      	movs	r2, #32
 8000fc4:	61da      	str	r2, [r3, #28]
    hdma_sdio_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000fc6:	4b37      	ldr	r3, [pc, #220]	@ (80010a4 <HAL_SD_MspInit+0x1d0>)
 8000fc8:	2200      	movs	r2, #0
 8000fca:	621a      	str	r2, [r3, #32]
    hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8000fcc:	4b35      	ldr	r3, [pc, #212]	@ (80010a4 <HAL_SD_MspInit+0x1d0>)
 8000fce:	2204      	movs	r2, #4
 8000fd0:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sdio_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8000fd2:	4b34      	ldr	r3, [pc, #208]	@ (80010a4 <HAL_SD_MspInit+0x1d0>)
 8000fd4:	2203      	movs	r2, #3
 8000fd6:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sdio_rx.Init.MemBurst = DMA_MBURST_INC4;
 8000fd8:	4b32      	ldr	r3, [pc, #200]	@ (80010a4 <HAL_SD_MspInit+0x1d0>)
 8000fda:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8000fde:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 8000fe0:	4b30      	ldr	r3, [pc, #192]	@ (80010a4 <HAL_SD_MspInit+0x1d0>)
 8000fe2:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8000fe6:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 8000fe8:	482e      	ldr	r0, [pc, #184]	@ (80010a4 <HAL_SD_MspInit+0x1d0>)
 8000fea:	f000 fbe7 	bl	80017bc <HAL_DMA_Init>
 8000fee:	4603      	mov	r3, r0
 8000ff0:	2b00      	cmp	r3, #0
 8000ff2:	d001      	beq.n	8000ff8 <HAL_SD_MspInit+0x124>
    {
      Error_Handler();
 8000ff4:	f7ff ff44 	bl	8000e80 <Error_Handler>
    }

    __HAL_LINKDMA(sdHandle,hdmarx,hdma_sdio_rx);
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	4a2a      	ldr	r2, [pc, #168]	@ (80010a4 <HAL_SD_MspInit+0x1d0>)
 8000ffc:	641a      	str	r2, [r3, #64]	@ 0x40
 8000ffe:	4a29      	ldr	r2, [pc, #164]	@ (80010a4 <HAL_SD_MspInit+0x1d0>)
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SDIO_TX Init */
    hdma_sdio_tx.Instance = DMA2_Stream6;
 8001004:	4b29      	ldr	r3, [pc, #164]	@ (80010ac <HAL_SD_MspInit+0x1d8>)
 8001006:	4a2a      	ldr	r2, [pc, #168]	@ (80010b0 <HAL_SD_MspInit+0x1dc>)
 8001008:	601a      	str	r2, [r3, #0]
    hdma_sdio_tx.Init.Channel = DMA_CHANNEL_4;
 800100a:	4b28      	ldr	r3, [pc, #160]	@ (80010ac <HAL_SD_MspInit+0x1d8>)
 800100c:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001010:	605a      	str	r2, [r3, #4]
    hdma_sdio_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001012:	4b26      	ldr	r3, [pc, #152]	@ (80010ac <HAL_SD_MspInit+0x1d8>)
 8001014:	2240      	movs	r2, #64	@ 0x40
 8001016:	609a      	str	r2, [r3, #8]
    hdma_sdio_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001018:	4b24      	ldr	r3, [pc, #144]	@ (80010ac <HAL_SD_MspInit+0x1d8>)
 800101a:	2200      	movs	r2, #0
 800101c:	60da      	str	r2, [r3, #12]
    hdma_sdio_tx.Init.MemInc = DMA_MINC_ENABLE;
 800101e:	4b23      	ldr	r3, [pc, #140]	@ (80010ac <HAL_SD_MspInit+0x1d8>)
 8001020:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001024:	611a      	str	r2, [r3, #16]
    hdma_sdio_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001026:	4b21      	ldr	r3, [pc, #132]	@ (80010ac <HAL_SD_MspInit+0x1d8>)
 8001028:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800102c:	615a      	str	r2, [r3, #20]
    hdma_sdio_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800102e:	4b1f      	ldr	r3, [pc, #124]	@ (80010ac <HAL_SD_MspInit+0x1d8>)
 8001030:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001034:	619a      	str	r2, [r3, #24]
    hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
 8001036:	4b1d      	ldr	r3, [pc, #116]	@ (80010ac <HAL_SD_MspInit+0x1d8>)
 8001038:	2220      	movs	r2, #32
 800103a:	61da      	str	r2, [r3, #28]
    hdma_sdio_tx.Init.Priority = DMA_PRIORITY_LOW;
 800103c:	4b1b      	ldr	r3, [pc, #108]	@ (80010ac <HAL_SD_MspInit+0x1d8>)
 800103e:	2200      	movs	r2, #0
 8001040:	621a      	str	r2, [r3, #32]
    hdma_sdio_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8001042:	4b1a      	ldr	r3, [pc, #104]	@ (80010ac <HAL_SD_MspInit+0x1d8>)
 8001044:	2204      	movs	r2, #4
 8001046:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sdio_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8001048:	4b18      	ldr	r3, [pc, #96]	@ (80010ac <HAL_SD_MspInit+0x1d8>)
 800104a:	2203      	movs	r2, #3
 800104c:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sdio_tx.Init.MemBurst = DMA_MBURST_INC4;
 800104e:	4b17      	ldr	r3, [pc, #92]	@ (80010ac <HAL_SD_MspInit+0x1d8>)
 8001050:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8001054:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 8001056:	4b15      	ldr	r3, [pc, #84]	@ (80010ac <HAL_SD_MspInit+0x1d8>)
 8001058:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 800105c:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_sdio_tx) != HAL_OK)
 800105e:	4813      	ldr	r0, [pc, #76]	@ (80010ac <HAL_SD_MspInit+0x1d8>)
 8001060:	f000 fbac 	bl	80017bc <HAL_DMA_Init>
 8001064:	4603      	mov	r3, r0
 8001066:	2b00      	cmp	r3, #0
 8001068:	d001      	beq.n	800106e <HAL_SD_MspInit+0x19a>
    {
      Error_Handler();
 800106a:	f7ff ff09 	bl	8000e80 <Error_Handler>
    }

    __HAL_LINKDMA(sdHandle,hdmatx,hdma_sdio_tx);
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	4a0e      	ldr	r2, [pc, #56]	@ (80010ac <HAL_SD_MspInit+0x1d8>)
 8001072:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001074:	4a0d      	ldr	r2, [pc, #52]	@ (80010ac <HAL_SD_MspInit+0x1d8>)
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SDIO interrupt Init */
    HAL_NVIC_SetPriority(SDIO_IRQn, 3, 0);
 800107a:	2200      	movs	r2, #0
 800107c:	2103      	movs	r1, #3
 800107e:	2031      	movs	r0, #49	@ 0x31
 8001080:	f000 fb65 	bl	800174e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDIO_IRQn);
 8001084:	2031      	movs	r0, #49	@ 0x31
 8001086:	f000 fb7e 	bl	8001786 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }
}
 800108a:	bf00      	nop
 800108c:	3728      	adds	r7, #40	@ 0x28
 800108e:	46bd      	mov	sp, r7
 8001090:	bd80      	pop	{r7, pc}
 8001092:	bf00      	nop
 8001094:	40012c00 	.word	0x40012c00
 8001098:	40023800 	.word	0x40023800
 800109c:	40020800 	.word	0x40020800
 80010a0:	40020c00 	.word	0x40020c00
 80010a4:	200001b0 	.word	0x200001b0
 80010a8:	40026458 	.word	0x40026458
 80010ac:	20000210 	.word	0x20000210
 80010b0:	400264a0 	.word	0x400264a0

080010b4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80010b4:	b480      	push	{r7}
 80010b6:	b083      	sub	sp, #12
 80010b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010ba:	2300      	movs	r3, #0
 80010bc:	607b      	str	r3, [r7, #4]
 80010be:	4b10      	ldr	r3, [pc, #64]	@ (8001100 <HAL_MspInit+0x4c>)
 80010c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80010c2:	4a0f      	ldr	r2, [pc, #60]	@ (8001100 <HAL_MspInit+0x4c>)
 80010c4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80010c8:	6453      	str	r3, [r2, #68]	@ 0x44
 80010ca:	4b0d      	ldr	r3, [pc, #52]	@ (8001100 <HAL_MspInit+0x4c>)
 80010cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80010ce:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80010d2:	607b      	str	r3, [r7, #4]
 80010d4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80010d6:	2300      	movs	r3, #0
 80010d8:	603b      	str	r3, [r7, #0]
 80010da:	4b09      	ldr	r3, [pc, #36]	@ (8001100 <HAL_MspInit+0x4c>)
 80010dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010de:	4a08      	ldr	r2, [pc, #32]	@ (8001100 <HAL_MspInit+0x4c>)
 80010e0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80010e4:	6413      	str	r3, [r2, #64]	@ 0x40
 80010e6:	4b06      	ldr	r3, [pc, #24]	@ (8001100 <HAL_MspInit+0x4c>)
 80010e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010ea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80010ee:	603b      	str	r3, [r7, #0]
 80010f0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80010f2:	bf00      	nop
 80010f4:	370c      	adds	r7, #12
 80010f6:	46bd      	mov	sp, r7
 80010f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010fc:	4770      	bx	lr
 80010fe:	bf00      	nop
 8001100:	40023800 	.word	0x40023800

08001104 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001104:	b480      	push	{r7}
 8001106:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001108:	bf00      	nop
 800110a:	e7fd      	b.n	8001108 <NMI_Handler+0x4>

0800110c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800110c:	b480      	push	{r7}
 800110e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001110:	bf00      	nop
 8001112:	e7fd      	b.n	8001110 <HardFault_Handler+0x4>

08001114 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001114:	b480      	push	{r7}
 8001116:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001118:	bf00      	nop
 800111a:	e7fd      	b.n	8001118 <MemManage_Handler+0x4>

0800111c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800111c:	b480      	push	{r7}
 800111e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001120:	bf00      	nop
 8001122:	e7fd      	b.n	8001120 <BusFault_Handler+0x4>

08001124 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001124:	b480      	push	{r7}
 8001126:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001128:	bf00      	nop
 800112a:	e7fd      	b.n	8001128 <UsageFault_Handler+0x4>

0800112c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800112c:	b480      	push	{r7}
 800112e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001130:	bf00      	nop
 8001132:	46bd      	mov	sp, r7
 8001134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001138:	4770      	bx	lr

0800113a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800113a:	b480      	push	{r7}
 800113c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800113e:	bf00      	nop
 8001140:	46bd      	mov	sp, r7
 8001142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001146:	4770      	bx	lr

08001148 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001148:	b480      	push	{r7}
 800114a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800114c:	bf00      	nop
 800114e:	46bd      	mov	sp, r7
 8001150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001154:	4770      	bx	lr

08001156 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001156:	b580      	push	{r7, lr}
 8001158:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800115a:	f000 f9d9 	bl	8001510 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800115e:	bf00      	nop
 8001160:	bd80      	pop	{r7, pc}
	...

08001164 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 8001164:	b580      	push	{r7, lr}
 8001166:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8001168:	4802      	ldr	r0, [pc, #8]	@ (8001174 <DMA1_Stream4_IRQHandler+0x10>)
 800116a:	f000 fc4f 	bl	8001a0c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 800116e:	bf00      	nop
 8001170:	bd80      	pop	{r7, pc}
 8001172:	bf00      	nop
 8001174:	200000cc 	.word	0x200000cc

08001178 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8001178:	b580      	push	{r7, lr}
 800117a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_I2S_IRQHandler(&hi2s2);
 800117c:	4802      	ldr	r0, [pc, #8]	@ (8001188 <SPI2_IRQHandler+0x10>)
 800117e:	f001 fa53 	bl	8002628 <HAL_I2S_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8001182:	bf00      	nop
 8001184:	bd80      	pop	{r7, pc}
 8001186:	bf00      	nop
 8001188:	20000084 	.word	0x20000084

0800118c <SDIO_IRQHandler>:

/**
  * @brief This function handles SDIO global interrupt.
  */
void SDIO_IRQHandler(void)
{
 800118c:	b580      	push	{r7, lr}
 800118e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDIO_IRQn 0 */

  /* USER CODE END SDIO_IRQn 0 */
  HAL_SD_IRQHandler(&hsd);
 8001190:	4802      	ldr	r0, [pc, #8]	@ (800119c <SDIO_IRQHandler+0x10>)
 8001192:	f002 fe21 	bl	8003dd8 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDIO_IRQn 1 */

  /* USER CODE END SDIO_IRQn 1 */
}
 8001196:	bf00      	nop
 8001198:	bd80      	pop	{r7, pc}
 800119a:	bf00      	nop
 800119c:	2000012c 	.word	0x2000012c

080011a0 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_rx);
 80011a4:	4802      	ldr	r0, [pc, #8]	@ (80011b0 <DMA2_Stream3_IRQHandler+0x10>)
 80011a6:	f000 fc31 	bl	8001a0c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 80011aa:	bf00      	nop
 80011ac:	bd80      	pop	{r7, pc}
 80011ae:	bf00      	nop
 80011b0:	200001b0 	.word	0x200001b0

080011b4 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_tx);
 80011b8:	4802      	ldr	r0, [pc, #8]	@ (80011c4 <DMA2_Stream6_IRQHandler+0x10>)
 80011ba:	f000 fc27 	bl	8001a0c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 80011be:	bf00      	nop
 80011c0:	bd80      	pop	{r7, pc}
 80011c2:	bf00      	nop
 80011c4:	20000210 	.word	0x20000210

080011c8 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	b086      	sub	sp, #24
 80011cc:	af00      	add	r7, sp, #0
 80011ce:	60f8      	str	r0, [r7, #12]
 80011d0:	60b9      	str	r1, [r7, #8]
 80011d2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80011d4:	2300      	movs	r3, #0
 80011d6:	617b      	str	r3, [r7, #20]
 80011d8:	e00a      	b.n	80011f0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80011da:	f7ff fc97 	bl	8000b0c <__io_getchar>
 80011de:	4601      	mov	r1, r0
 80011e0:	68bb      	ldr	r3, [r7, #8]
 80011e2:	1c5a      	adds	r2, r3, #1
 80011e4:	60ba      	str	r2, [r7, #8]
 80011e6:	b2ca      	uxtb	r2, r1
 80011e8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80011ea:	697b      	ldr	r3, [r7, #20]
 80011ec:	3301      	adds	r3, #1
 80011ee:	617b      	str	r3, [r7, #20]
 80011f0:	697a      	ldr	r2, [r7, #20]
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	429a      	cmp	r2, r3
 80011f6:	dbf0      	blt.n	80011da <_read+0x12>
  }

  return len;
 80011f8:	687b      	ldr	r3, [r7, #4]
}
 80011fa:	4618      	mov	r0, r3
 80011fc:	3718      	adds	r7, #24
 80011fe:	46bd      	mov	sp, r7
 8001200:	bd80      	pop	{r7, pc}

08001202 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001202:	b580      	push	{r7, lr}
 8001204:	b086      	sub	sp, #24
 8001206:	af00      	add	r7, sp, #0
 8001208:	60f8      	str	r0, [r7, #12]
 800120a:	60b9      	str	r1, [r7, #8]
 800120c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800120e:	2300      	movs	r3, #0
 8001210:	617b      	str	r3, [r7, #20]
 8001212:	e009      	b.n	8001228 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001214:	68bb      	ldr	r3, [r7, #8]
 8001216:	1c5a      	adds	r2, r3, #1
 8001218:	60ba      	str	r2, [r7, #8]
 800121a:	781b      	ldrb	r3, [r3, #0]
 800121c:	4618      	mov	r0, r3
 800121e:	f7ff fc63 	bl	8000ae8 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001222:	697b      	ldr	r3, [r7, #20]
 8001224:	3301      	adds	r3, #1
 8001226:	617b      	str	r3, [r7, #20]
 8001228:	697a      	ldr	r2, [r7, #20]
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	429a      	cmp	r2, r3
 800122e:	dbf1      	blt.n	8001214 <_write+0x12>
  }
  return len;
 8001230:	687b      	ldr	r3, [r7, #4]
}
 8001232:	4618      	mov	r0, r3
 8001234:	3718      	adds	r7, #24
 8001236:	46bd      	mov	sp, r7
 8001238:	bd80      	pop	{r7, pc}

0800123a <_close>:

int _close(int file)
{
 800123a:	b480      	push	{r7}
 800123c:	b083      	sub	sp, #12
 800123e:	af00      	add	r7, sp, #0
 8001240:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001242:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001246:	4618      	mov	r0, r3
 8001248:	370c      	adds	r7, #12
 800124a:	46bd      	mov	sp, r7
 800124c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001250:	4770      	bx	lr

08001252 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001252:	b480      	push	{r7}
 8001254:	b083      	sub	sp, #12
 8001256:	af00      	add	r7, sp, #0
 8001258:	6078      	str	r0, [r7, #4]
 800125a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800125c:	683b      	ldr	r3, [r7, #0]
 800125e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001262:	605a      	str	r2, [r3, #4]
  return 0;
 8001264:	2300      	movs	r3, #0
}
 8001266:	4618      	mov	r0, r3
 8001268:	370c      	adds	r7, #12
 800126a:	46bd      	mov	sp, r7
 800126c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001270:	4770      	bx	lr

08001272 <_isatty>:

int _isatty(int file)
{
 8001272:	b480      	push	{r7}
 8001274:	b083      	sub	sp, #12
 8001276:	af00      	add	r7, sp, #0
 8001278:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800127a:	2301      	movs	r3, #1
}
 800127c:	4618      	mov	r0, r3
 800127e:	370c      	adds	r7, #12
 8001280:	46bd      	mov	sp, r7
 8001282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001286:	4770      	bx	lr

08001288 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001288:	b480      	push	{r7}
 800128a:	b085      	sub	sp, #20
 800128c:	af00      	add	r7, sp, #0
 800128e:	60f8      	str	r0, [r7, #12]
 8001290:	60b9      	str	r1, [r7, #8]
 8001292:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001294:	2300      	movs	r3, #0
}
 8001296:	4618      	mov	r0, r3
 8001298:	3714      	adds	r7, #20
 800129a:	46bd      	mov	sp, r7
 800129c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a0:	4770      	bx	lr
	...

080012a4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80012a4:	b580      	push	{r7, lr}
 80012a6:	b086      	sub	sp, #24
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80012ac:	4a14      	ldr	r2, [pc, #80]	@ (8001300 <_sbrk+0x5c>)
 80012ae:	4b15      	ldr	r3, [pc, #84]	@ (8001304 <_sbrk+0x60>)
 80012b0:	1ad3      	subs	r3, r2, r3
 80012b2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80012b4:	697b      	ldr	r3, [r7, #20]
 80012b6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80012b8:	4b13      	ldr	r3, [pc, #76]	@ (8001308 <_sbrk+0x64>)
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d102      	bne.n	80012c6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80012c0:	4b11      	ldr	r3, [pc, #68]	@ (8001308 <_sbrk+0x64>)
 80012c2:	4a12      	ldr	r2, [pc, #72]	@ (800130c <_sbrk+0x68>)
 80012c4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80012c6:	4b10      	ldr	r3, [pc, #64]	@ (8001308 <_sbrk+0x64>)
 80012c8:	681a      	ldr	r2, [r3, #0]
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	4413      	add	r3, r2
 80012ce:	693a      	ldr	r2, [r7, #16]
 80012d0:	429a      	cmp	r2, r3
 80012d2:	d207      	bcs.n	80012e4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80012d4:	f009 fa10 	bl	800a6f8 <__errno>
 80012d8:	4603      	mov	r3, r0
 80012da:	220c      	movs	r2, #12
 80012dc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80012de:	f04f 33ff 	mov.w	r3, #4294967295
 80012e2:	e009      	b.n	80012f8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80012e4:	4b08      	ldr	r3, [pc, #32]	@ (8001308 <_sbrk+0x64>)
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80012ea:	4b07      	ldr	r3, [pc, #28]	@ (8001308 <_sbrk+0x64>)
 80012ec:	681a      	ldr	r2, [r3, #0]
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	4413      	add	r3, r2
 80012f2:	4a05      	ldr	r2, [pc, #20]	@ (8001308 <_sbrk+0x64>)
 80012f4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80012f6:	68fb      	ldr	r3, [r7, #12]
}
 80012f8:	4618      	mov	r0, r3
 80012fa:	3718      	adds	r7, #24
 80012fc:	46bd      	mov	sp, r7
 80012fe:	bd80      	pop	{r7, pc}
 8001300:	20020000 	.word	0x20020000
 8001304:	00006000 	.word	0x00006000
 8001308:	20000270 	.word	0x20000270
 800130c:	20000688 	.word	0x20000688

08001310 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001310:	b480      	push	{r7}
 8001312:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001314:	4b06      	ldr	r3, [pc, #24]	@ (8001330 <SystemInit+0x20>)
 8001316:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800131a:	4a05      	ldr	r2, [pc, #20]	@ (8001330 <SystemInit+0x20>)
 800131c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001320:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001324:	bf00      	nop
 8001326:	46bd      	mov	sp, r7
 8001328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800132c:	4770      	bx	lr
 800132e:	bf00      	nop
 8001330:	e000ed00 	.word	0xe000ed00

08001334 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001338:	4b11      	ldr	r3, [pc, #68]	@ (8001380 <MX_USART1_UART_Init+0x4c>)
 800133a:	4a12      	ldr	r2, [pc, #72]	@ (8001384 <MX_USART1_UART_Init+0x50>)
 800133c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800133e:	4b10      	ldr	r3, [pc, #64]	@ (8001380 <MX_USART1_UART_Init+0x4c>)
 8001340:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001344:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001346:	4b0e      	ldr	r3, [pc, #56]	@ (8001380 <MX_USART1_UART_Init+0x4c>)
 8001348:	2200      	movs	r2, #0
 800134a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800134c:	4b0c      	ldr	r3, [pc, #48]	@ (8001380 <MX_USART1_UART_Init+0x4c>)
 800134e:	2200      	movs	r2, #0
 8001350:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001352:	4b0b      	ldr	r3, [pc, #44]	@ (8001380 <MX_USART1_UART_Init+0x4c>)
 8001354:	2200      	movs	r2, #0
 8001356:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001358:	4b09      	ldr	r3, [pc, #36]	@ (8001380 <MX_USART1_UART_Init+0x4c>)
 800135a:	220c      	movs	r2, #12
 800135c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800135e:	4b08      	ldr	r3, [pc, #32]	@ (8001380 <MX_USART1_UART_Init+0x4c>)
 8001360:	2200      	movs	r2, #0
 8001362:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001364:	4b06      	ldr	r3, [pc, #24]	@ (8001380 <MX_USART1_UART_Init+0x4c>)
 8001366:	2200      	movs	r2, #0
 8001368:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800136a:	4805      	ldr	r0, [pc, #20]	@ (8001380 <MX_USART1_UART_Init+0x4c>)
 800136c:	f003 fdf6 	bl	8004f5c <HAL_UART_Init>
 8001370:	4603      	mov	r3, r0
 8001372:	2b00      	cmp	r3, #0
 8001374:	d001      	beq.n	800137a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001376:	f7ff fd83 	bl	8000e80 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800137a:	bf00      	nop
 800137c:	bd80      	pop	{r7, pc}
 800137e:	bf00      	nop
 8001380:	20000274 	.word	0x20000274
 8001384:	40011000 	.word	0x40011000

08001388 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001388:	b580      	push	{r7, lr}
 800138a:	b08a      	sub	sp, #40	@ 0x28
 800138c:	af00      	add	r7, sp, #0
 800138e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001390:	f107 0314 	add.w	r3, r7, #20
 8001394:	2200      	movs	r2, #0
 8001396:	601a      	str	r2, [r3, #0]
 8001398:	605a      	str	r2, [r3, #4]
 800139a:	609a      	str	r2, [r3, #8]
 800139c:	60da      	str	r2, [r3, #12]
 800139e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	4a19      	ldr	r2, [pc, #100]	@ (800140c <HAL_UART_MspInit+0x84>)
 80013a6:	4293      	cmp	r3, r2
 80013a8:	d12c      	bne.n	8001404 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80013aa:	2300      	movs	r3, #0
 80013ac:	613b      	str	r3, [r7, #16]
 80013ae:	4b18      	ldr	r3, [pc, #96]	@ (8001410 <HAL_UART_MspInit+0x88>)
 80013b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013b2:	4a17      	ldr	r2, [pc, #92]	@ (8001410 <HAL_UART_MspInit+0x88>)
 80013b4:	f043 0310 	orr.w	r3, r3, #16
 80013b8:	6453      	str	r3, [r2, #68]	@ 0x44
 80013ba:	4b15      	ldr	r3, [pc, #84]	@ (8001410 <HAL_UART_MspInit+0x88>)
 80013bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013be:	f003 0310 	and.w	r3, r3, #16
 80013c2:	613b      	str	r3, [r7, #16]
 80013c4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80013c6:	2300      	movs	r3, #0
 80013c8:	60fb      	str	r3, [r7, #12]
 80013ca:	4b11      	ldr	r3, [pc, #68]	@ (8001410 <HAL_UART_MspInit+0x88>)
 80013cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013ce:	4a10      	ldr	r2, [pc, #64]	@ (8001410 <HAL_UART_MspInit+0x88>)
 80013d0:	f043 0301 	orr.w	r3, r3, #1
 80013d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80013d6:	4b0e      	ldr	r3, [pc, #56]	@ (8001410 <HAL_UART_MspInit+0x88>)
 80013d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013da:	f003 0301 	and.w	r3, r3, #1
 80013de:	60fb      	str	r3, [r7, #12]
 80013e0:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80013e2:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80013e6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013e8:	2302      	movs	r3, #2
 80013ea:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013ec:	2300      	movs	r3, #0
 80013ee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013f0:	2303      	movs	r3, #3
 80013f2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80013f4:	2307      	movs	r3, #7
 80013f6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013f8:	f107 0314 	add.w	r3, r7, #20
 80013fc:	4619      	mov	r1, r3
 80013fe:	4805      	ldr	r0, [pc, #20]	@ (8001414 <HAL_UART_MspInit+0x8c>)
 8001400:	f000 fd7a 	bl	8001ef8 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8001404:	bf00      	nop
 8001406:	3728      	adds	r7, #40	@ 0x28
 8001408:	46bd      	mov	sp, r7
 800140a:	bd80      	pop	{r7, pc}
 800140c:	40011000 	.word	0x40011000
 8001410:	40023800 	.word	0x40023800
 8001414:	40020000 	.word	0x40020000

08001418 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001418:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001450 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 800141c:	f7ff ff78 	bl	8001310 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001420:	480c      	ldr	r0, [pc, #48]	@ (8001454 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001422:	490d      	ldr	r1, [pc, #52]	@ (8001458 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001424:	4a0d      	ldr	r2, [pc, #52]	@ (800145c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001426:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001428:	e002      	b.n	8001430 <LoopCopyDataInit>

0800142a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800142a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800142c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800142e:	3304      	adds	r3, #4

08001430 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001430:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001432:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001434:	d3f9      	bcc.n	800142a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001436:	4a0a      	ldr	r2, [pc, #40]	@ (8001460 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001438:	4c0a      	ldr	r4, [pc, #40]	@ (8001464 <LoopFillZerobss+0x22>)
  movs r3, #0
 800143a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800143c:	e001      	b.n	8001442 <LoopFillZerobss>

0800143e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800143e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001440:	3204      	adds	r2, #4

08001442 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001442:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001444:	d3fb      	bcc.n	800143e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001446:	f009 f95d 	bl	800a704 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800144a:	f7ff fc8d 	bl	8000d68 <main>
  bx  lr    
 800144e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001450:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001454:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001458:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 800145c:	08036344 	.word	0x08036344
  ldr r2, =_sbss
 8001460:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8001464:	20000684 	.word	0x20000684

08001468 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001468:	e7fe      	b.n	8001468 <ADC_IRQHandler>
	...

0800146c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800146c:	b580      	push	{r7, lr}
 800146e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001470:	4b0e      	ldr	r3, [pc, #56]	@ (80014ac <HAL_Init+0x40>)
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	4a0d      	ldr	r2, [pc, #52]	@ (80014ac <HAL_Init+0x40>)
 8001476:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800147a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800147c:	4b0b      	ldr	r3, [pc, #44]	@ (80014ac <HAL_Init+0x40>)
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	4a0a      	ldr	r2, [pc, #40]	@ (80014ac <HAL_Init+0x40>)
 8001482:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001486:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001488:	4b08      	ldr	r3, [pc, #32]	@ (80014ac <HAL_Init+0x40>)
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	4a07      	ldr	r2, [pc, #28]	@ (80014ac <HAL_Init+0x40>)
 800148e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001492:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001494:	2003      	movs	r0, #3
 8001496:	f000 f94f 	bl	8001738 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800149a:	200f      	movs	r0, #15
 800149c:	f000 f808 	bl	80014b0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80014a0:	f7ff fe08 	bl	80010b4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80014a4:	2300      	movs	r3, #0
}
 80014a6:	4618      	mov	r0, r3
 80014a8:	bd80      	pop	{r7, pc}
 80014aa:	bf00      	nop
 80014ac:	40023c00 	.word	0x40023c00

080014b0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80014b0:	b580      	push	{r7, lr}
 80014b2:	b082      	sub	sp, #8
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80014b8:	4b12      	ldr	r3, [pc, #72]	@ (8001504 <HAL_InitTick+0x54>)
 80014ba:	681a      	ldr	r2, [r3, #0]
 80014bc:	4b12      	ldr	r3, [pc, #72]	@ (8001508 <HAL_InitTick+0x58>)
 80014be:	781b      	ldrb	r3, [r3, #0]
 80014c0:	4619      	mov	r1, r3
 80014c2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80014c6:	fbb3 f3f1 	udiv	r3, r3, r1
 80014ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80014ce:	4618      	mov	r0, r3
 80014d0:	f000 f967 	bl	80017a2 <HAL_SYSTICK_Config>
 80014d4:	4603      	mov	r3, r0
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d001      	beq.n	80014de <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80014da:	2301      	movs	r3, #1
 80014dc:	e00e      	b.n	80014fc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	2b0f      	cmp	r3, #15
 80014e2:	d80a      	bhi.n	80014fa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80014e4:	2200      	movs	r2, #0
 80014e6:	6879      	ldr	r1, [r7, #4]
 80014e8:	f04f 30ff 	mov.w	r0, #4294967295
 80014ec:	f000 f92f 	bl	800174e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80014f0:	4a06      	ldr	r2, [pc, #24]	@ (800150c <HAL_InitTick+0x5c>)
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80014f6:	2300      	movs	r3, #0
 80014f8:	e000      	b.n	80014fc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80014fa:	2301      	movs	r3, #1
}
 80014fc:	4618      	mov	r0, r3
 80014fe:	3708      	adds	r7, #8
 8001500:	46bd      	mov	sp, r7
 8001502:	bd80      	pop	{r7, pc}
 8001504:	20000000 	.word	0x20000000
 8001508:	20000008 	.word	0x20000008
 800150c:	20000004 	.word	0x20000004

08001510 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001510:	b480      	push	{r7}
 8001512:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001514:	4b06      	ldr	r3, [pc, #24]	@ (8001530 <HAL_IncTick+0x20>)
 8001516:	781b      	ldrb	r3, [r3, #0]
 8001518:	461a      	mov	r2, r3
 800151a:	4b06      	ldr	r3, [pc, #24]	@ (8001534 <HAL_IncTick+0x24>)
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	4413      	add	r3, r2
 8001520:	4a04      	ldr	r2, [pc, #16]	@ (8001534 <HAL_IncTick+0x24>)
 8001522:	6013      	str	r3, [r2, #0]
}
 8001524:	bf00      	nop
 8001526:	46bd      	mov	sp, r7
 8001528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800152c:	4770      	bx	lr
 800152e:	bf00      	nop
 8001530:	20000008 	.word	0x20000008
 8001534:	200002bc 	.word	0x200002bc

08001538 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001538:	b480      	push	{r7}
 800153a:	af00      	add	r7, sp, #0
  return uwTick;
 800153c:	4b03      	ldr	r3, [pc, #12]	@ (800154c <HAL_GetTick+0x14>)
 800153e:	681b      	ldr	r3, [r3, #0]
}
 8001540:	4618      	mov	r0, r3
 8001542:	46bd      	mov	sp, r7
 8001544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001548:	4770      	bx	lr
 800154a:	bf00      	nop
 800154c:	200002bc 	.word	0x200002bc

08001550 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001550:	b580      	push	{r7, lr}
 8001552:	b084      	sub	sp, #16
 8001554:	af00      	add	r7, sp, #0
 8001556:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001558:	f7ff ffee 	bl	8001538 <HAL_GetTick>
 800155c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001562:	68fb      	ldr	r3, [r7, #12]
 8001564:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001568:	d005      	beq.n	8001576 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800156a:	4b0a      	ldr	r3, [pc, #40]	@ (8001594 <HAL_Delay+0x44>)
 800156c:	781b      	ldrb	r3, [r3, #0]
 800156e:	461a      	mov	r2, r3
 8001570:	68fb      	ldr	r3, [r7, #12]
 8001572:	4413      	add	r3, r2
 8001574:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001576:	bf00      	nop
 8001578:	f7ff ffde 	bl	8001538 <HAL_GetTick>
 800157c:	4602      	mov	r2, r0
 800157e:	68bb      	ldr	r3, [r7, #8]
 8001580:	1ad3      	subs	r3, r2, r3
 8001582:	68fa      	ldr	r2, [r7, #12]
 8001584:	429a      	cmp	r2, r3
 8001586:	d8f7      	bhi.n	8001578 <HAL_Delay+0x28>
  {
  }
}
 8001588:	bf00      	nop
 800158a:	bf00      	nop
 800158c:	3710      	adds	r7, #16
 800158e:	46bd      	mov	sp, r7
 8001590:	bd80      	pop	{r7, pc}
 8001592:	bf00      	nop
 8001594:	20000008 	.word	0x20000008

08001598 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001598:	b480      	push	{r7}
 800159a:	b085      	sub	sp, #20
 800159c:	af00      	add	r7, sp, #0
 800159e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	f003 0307 	and.w	r3, r3, #7
 80015a6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80015a8:	4b0c      	ldr	r3, [pc, #48]	@ (80015dc <__NVIC_SetPriorityGrouping+0x44>)
 80015aa:	68db      	ldr	r3, [r3, #12]
 80015ac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80015ae:	68ba      	ldr	r2, [r7, #8]
 80015b0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80015b4:	4013      	ands	r3, r2
 80015b6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80015b8:	68fb      	ldr	r3, [r7, #12]
 80015ba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80015bc:	68bb      	ldr	r3, [r7, #8]
 80015be:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80015c0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80015c4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80015c8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80015ca:	4a04      	ldr	r2, [pc, #16]	@ (80015dc <__NVIC_SetPriorityGrouping+0x44>)
 80015cc:	68bb      	ldr	r3, [r7, #8]
 80015ce:	60d3      	str	r3, [r2, #12]
}
 80015d0:	bf00      	nop
 80015d2:	3714      	adds	r7, #20
 80015d4:	46bd      	mov	sp, r7
 80015d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015da:	4770      	bx	lr
 80015dc:	e000ed00 	.word	0xe000ed00

080015e0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80015e0:	b480      	push	{r7}
 80015e2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80015e4:	4b04      	ldr	r3, [pc, #16]	@ (80015f8 <__NVIC_GetPriorityGrouping+0x18>)
 80015e6:	68db      	ldr	r3, [r3, #12]
 80015e8:	0a1b      	lsrs	r3, r3, #8
 80015ea:	f003 0307 	and.w	r3, r3, #7
}
 80015ee:	4618      	mov	r0, r3
 80015f0:	46bd      	mov	sp, r7
 80015f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f6:	4770      	bx	lr
 80015f8:	e000ed00 	.word	0xe000ed00

080015fc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80015fc:	b480      	push	{r7}
 80015fe:	b083      	sub	sp, #12
 8001600:	af00      	add	r7, sp, #0
 8001602:	4603      	mov	r3, r0
 8001604:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001606:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800160a:	2b00      	cmp	r3, #0
 800160c:	db0b      	blt.n	8001626 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800160e:	79fb      	ldrb	r3, [r7, #7]
 8001610:	f003 021f 	and.w	r2, r3, #31
 8001614:	4907      	ldr	r1, [pc, #28]	@ (8001634 <__NVIC_EnableIRQ+0x38>)
 8001616:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800161a:	095b      	lsrs	r3, r3, #5
 800161c:	2001      	movs	r0, #1
 800161e:	fa00 f202 	lsl.w	r2, r0, r2
 8001622:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001626:	bf00      	nop
 8001628:	370c      	adds	r7, #12
 800162a:	46bd      	mov	sp, r7
 800162c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001630:	4770      	bx	lr
 8001632:	bf00      	nop
 8001634:	e000e100 	.word	0xe000e100

08001638 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001638:	b480      	push	{r7}
 800163a:	b083      	sub	sp, #12
 800163c:	af00      	add	r7, sp, #0
 800163e:	4603      	mov	r3, r0
 8001640:	6039      	str	r1, [r7, #0]
 8001642:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001644:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001648:	2b00      	cmp	r3, #0
 800164a:	db0a      	blt.n	8001662 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800164c:	683b      	ldr	r3, [r7, #0]
 800164e:	b2da      	uxtb	r2, r3
 8001650:	490c      	ldr	r1, [pc, #48]	@ (8001684 <__NVIC_SetPriority+0x4c>)
 8001652:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001656:	0112      	lsls	r2, r2, #4
 8001658:	b2d2      	uxtb	r2, r2
 800165a:	440b      	add	r3, r1
 800165c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001660:	e00a      	b.n	8001678 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001662:	683b      	ldr	r3, [r7, #0]
 8001664:	b2da      	uxtb	r2, r3
 8001666:	4908      	ldr	r1, [pc, #32]	@ (8001688 <__NVIC_SetPriority+0x50>)
 8001668:	79fb      	ldrb	r3, [r7, #7]
 800166a:	f003 030f 	and.w	r3, r3, #15
 800166e:	3b04      	subs	r3, #4
 8001670:	0112      	lsls	r2, r2, #4
 8001672:	b2d2      	uxtb	r2, r2
 8001674:	440b      	add	r3, r1
 8001676:	761a      	strb	r2, [r3, #24]
}
 8001678:	bf00      	nop
 800167a:	370c      	adds	r7, #12
 800167c:	46bd      	mov	sp, r7
 800167e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001682:	4770      	bx	lr
 8001684:	e000e100 	.word	0xe000e100
 8001688:	e000ed00 	.word	0xe000ed00

0800168c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800168c:	b480      	push	{r7}
 800168e:	b089      	sub	sp, #36	@ 0x24
 8001690:	af00      	add	r7, sp, #0
 8001692:	60f8      	str	r0, [r7, #12]
 8001694:	60b9      	str	r1, [r7, #8]
 8001696:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001698:	68fb      	ldr	r3, [r7, #12]
 800169a:	f003 0307 	and.w	r3, r3, #7
 800169e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80016a0:	69fb      	ldr	r3, [r7, #28]
 80016a2:	f1c3 0307 	rsb	r3, r3, #7
 80016a6:	2b04      	cmp	r3, #4
 80016a8:	bf28      	it	cs
 80016aa:	2304      	movcs	r3, #4
 80016ac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80016ae:	69fb      	ldr	r3, [r7, #28]
 80016b0:	3304      	adds	r3, #4
 80016b2:	2b06      	cmp	r3, #6
 80016b4:	d902      	bls.n	80016bc <NVIC_EncodePriority+0x30>
 80016b6:	69fb      	ldr	r3, [r7, #28]
 80016b8:	3b03      	subs	r3, #3
 80016ba:	e000      	b.n	80016be <NVIC_EncodePriority+0x32>
 80016bc:	2300      	movs	r3, #0
 80016be:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016c0:	f04f 32ff 	mov.w	r2, #4294967295
 80016c4:	69bb      	ldr	r3, [r7, #24]
 80016c6:	fa02 f303 	lsl.w	r3, r2, r3
 80016ca:	43da      	mvns	r2, r3
 80016cc:	68bb      	ldr	r3, [r7, #8]
 80016ce:	401a      	ands	r2, r3
 80016d0:	697b      	ldr	r3, [r7, #20]
 80016d2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80016d4:	f04f 31ff 	mov.w	r1, #4294967295
 80016d8:	697b      	ldr	r3, [r7, #20]
 80016da:	fa01 f303 	lsl.w	r3, r1, r3
 80016de:	43d9      	mvns	r1, r3
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016e4:	4313      	orrs	r3, r2
         );
}
 80016e6:	4618      	mov	r0, r3
 80016e8:	3724      	adds	r7, #36	@ 0x24
 80016ea:	46bd      	mov	sp, r7
 80016ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f0:	4770      	bx	lr
	...

080016f4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80016f4:	b580      	push	{r7, lr}
 80016f6:	b082      	sub	sp, #8
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	3b01      	subs	r3, #1
 8001700:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001704:	d301      	bcc.n	800170a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001706:	2301      	movs	r3, #1
 8001708:	e00f      	b.n	800172a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800170a:	4a0a      	ldr	r2, [pc, #40]	@ (8001734 <SysTick_Config+0x40>)
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	3b01      	subs	r3, #1
 8001710:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001712:	210f      	movs	r1, #15
 8001714:	f04f 30ff 	mov.w	r0, #4294967295
 8001718:	f7ff ff8e 	bl	8001638 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800171c:	4b05      	ldr	r3, [pc, #20]	@ (8001734 <SysTick_Config+0x40>)
 800171e:	2200      	movs	r2, #0
 8001720:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001722:	4b04      	ldr	r3, [pc, #16]	@ (8001734 <SysTick_Config+0x40>)
 8001724:	2207      	movs	r2, #7
 8001726:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001728:	2300      	movs	r3, #0
}
 800172a:	4618      	mov	r0, r3
 800172c:	3708      	adds	r7, #8
 800172e:	46bd      	mov	sp, r7
 8001730:	bd80      	pop	{r7, pc}
 8001732:	bf00      	nop
 8001734:	e000e010 	.word	0xe000e010

08001738 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001738:	b580      	push	{r7, lr}
 800173a:	b082      	sub	sp, #8
 800173c:	af00      	add	r7, sp, #0
 800173e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001740:	6878      	ldr	r0, [r7, #4]
 8001742:	f7ff ff29 	bl	8001598 <__NVIC_SetPriorityGrouping>
}
 8001746:	bf00      	nop
 8001748:	3708      	adds	r7, #8
 800174a:	46bd      	mov	sp, r7
 800174c:	bd80      	pop	{r7, pc}

0800174e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800174e:	b580      	push	{r7, lr}
 8001750:	b086      	sub	sp, #24
 8001752:	af00      	add	r7, sp, #0
 8001754:	4603      	mov	r3, r0
 8001756:	60b9      	str	r1, [r7, #8]
 8001758:	607a      	str	r2, [r7, #4]
 800175a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800175c:	2300      	movs	r3, #0
 800175e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001760:	f7ff ff3e 	bl	80015e0 <__NVIC_GetPriorityGrouping>
 8001764:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001766:	687a      	ldr	r2, [r7, #4]
 8001768:	68b9      	ldr	r1, [r7, #8]
 800176a:	6978      	ldr	r0, [r7, #20]
 800176c:	f7ff ff8e 	bl	800168c <NVIC_EncodePriority>
 8001770:	4602      	mov	r2, r0
 8001772:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001776:	4611      	mov	r1, r2
 8001778:	4618      	mov	r0, r3
 800177a:	f7ff ff5d 	bl	8001638 <__NVIC_SetPriority>
}
 800177e:	bf00      	nop
 8001780:	3718      	adds	r7, #24
 8001782:	46bd      	mov	sp, r7
 8001784:	bd80      	pop	{r7, pc}

08001786 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001786:	b580      	push	{r7, lr}
 8001788:	b082      	sub	sp, #8
 800178a:	af00      	add	r7, sp, #0
 800178c:	4603      	mov	r3, r0
 800178e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001790:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001794:	4618      	mov	r0, r3
 8001796:	f7ff ff31 	bl	80015fc <__NVIC_EnableIRQ>
}
 800179a:	bf00      	nop
 800179c:	3708      	adds	r7, #8
 800179e:	46bd      	mov	sp, r7
 80017a0:	bd80      	pop	{r7, pc}

080017a2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80017a2:	b580      	push	{r7, lr}
 80017a4:	b082      	sub	sp, #8
 80017a6:	af00      	add	r7, sp, #0
 80017a8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80017aa:	6878      	ldr	r0, [r7, #4]
 80017ac:	f7ff ffa2 	bl	80016f4 <SysTick_Config>
 80017b0:	4603      	mov	r3, r0
}
 80017b2:	4618      	mov	r0, r3
 80017b4:	3708      	adds	r7, #8
 80017b6:	46bd      	mov	sp, r7
 80017b8:	bd80      	pop	{r7, pc}
	...

080017bc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80017bc:	b580      	push	{r7, lr}
 80017be:	b086      	sub	sp, #24
 80017c0:	af00      	add	r7, sp, #0
 80017c2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80017c4:	2300      	movs	r3, #0
 80017c6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80017c8:	f7ff feb6 	bl	8001538 <HAL_GetTick>
 80017cc:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d101      	bne.n	80017d8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80017d4:	2301      	movs	r3, #1
 80017d6:	e099      	b.n	800190c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	2202      	movs	r2, #2
 80017dc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	2200      	movs	r2, #0
 80017e4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	681a      	ldr	r2, [r3, #0]
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	f022 0201 	bic.w	r2, r2, #1
 80017f6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80017f8:	e00f      	b.n	800181a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80017fa:	f7ff fe9d 	bl	8001538 <HAL_GetTick>
 80017fe:	4602      	mov	r2, r0
 8001800:	693b      	ldr	r3, [r7, #16]
 8001802:	1ad3      	subs	r3, r2, r3
 8001804:	2b05      	cmp	r3, #5
 8001806:	d908      	bls.n	800181a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	2220      	movs	r2, #32
 800180c:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	2203      	movs	r2, #3
 8001812:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8001816:	2303      	movs	r3, #3
 8001818:	e078      	b.n	800190c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	f003 0301 	and.w	r3, r3, #1
 8001824:	2b00      	cmp	r3, #0
 8001826:	d1e8      	bne.n	80017fa <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001830:	697a      	ldr	r2, [r7, #20]
 8001832:	4b38      	ldr	r3, [pc, #224]	@ (8001914 <HAL_DMA_Init+0x158>)
 8001834:	4013      	ands	r3, r2
 8001836:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	685a      	ldr	r2, [r3, #4]
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	689b      	ldr	r3, [r3, #8]
 8001840:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001846:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	691b      	ldr	r3, [r3, #16]
 800184c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001852:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	699b      	ldr	r3, [r3, #24]
 8001858:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800185e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	6a1b      	ldr	r3, [r3, #32]
 8001864:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001866:	697a      	ldr	r2, [r7, #20]
 8001868:	4313      	orrs	r3, r2
 800186a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001870:	2b04      	cmp	r3, #4
 8001872:	d107      	bne.n	8001884 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800187c:	4313      	orrs	r3, r2
 800187e:	697a      	ldr	r2, [r7, #20]
 8001880:	4313      	orrs	r3, r2
 8001882:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	697a      	ldr	r2, [r7, #20]
 800188a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	695b      	ldr	r3, [r3, #20]
 8001892:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001894:	697b      	ldr	r3, [r7, #20]
 8001896:	f023 0307 	bic.w	r3, r3, #7
 800189a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80018a0:	697a      	ldr	r2, [r7, #20]
 80018a2:	4313      	orrs	r3, r2
 80018a4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80018aa:	2b04      	cmp	r3, #4
 80018ac:	d117      	bne.n	80018de <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80018b2:	697a      	ldr	r2, [r7, #20]
 80018b4:	4313      	orrs	r3, r2
 80018b6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d00e      	beq.n	80018de <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80018c0:	6878      	ldr	r0, [r7, #4]
 80018c2:	f000 fa9d 	bl	8001e00 <DMA_CheckFifoParam>
 80018c6:	4603      	mov	r3, r0
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d008      	beq.n	80018de <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	2240      	movs	r2, #64	@ 0x40
 80018d0:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	2201      	movs	r2, #1
 80018d6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 80018da:	2301      	movs	r3, #1
 80018dc:	e016      	b.n	800190c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	697a      	ldr	r2, [r7, #20]
 80018e4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80018e6:	6878      	ldr	r0, [r7, #4]
 80018e8:	f000 fa54 	bl	8001d94 <DMA_CalcBaseAndBitshift>
 80018ec:	4603      	mov	r3, r0
 80018ee:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80018f4:	223f      	movs	r2, #63	@ 0x3f
 80018f6:	409a      	lsls	r2, r3
 80018f8:	68fb      	ldr	r3, [r7, #12]
 80018fa:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	2200      	movs	r2, #0
 8001900:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	2201      	movs	r2, #1
 8001906:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800190a:	2300      	movs	r3, #0
}
 800190c:	4618      	mov	r0, r3
 800190e:	3718      	adds	r7, #24
 8001910:	46bd      	mov	sp, r7
 8001912:	bd80      	pop	{r7, pc}
 8001914:	f010803f 	.word	0xf010803f

08001918 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001918:	b580      	push	{r7, lr}
 800191a:	b086      	sub	sp, #24
 800191c:	af00      	add	r7, sp, #0
 800191e:	60f8      	str	r0, [r7, #12]
 8001920:	60b9      	str	r1, [r7, #8]
 8001922:	607a      	str	r2, [r7, #4]
 8001924:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001926:	2300      	movs	r3, #0
 8001928:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800192a:	68fb      	ldr	r3, [r7, #12]
 800192c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800192e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001930:	68fb      	ldr	r3, [r7, #12]
 8001932:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8001936:	2b01      	cmp	r3, #1
 8001938:	d101      	bne.n	800193e <HAL_DMA_Start_IT+0x26>
 800193a:	2302      	movs	r3, #2
 800193c:	e040      	b.n	80019c0 <HAL_DMA_Start_IT+0xa8>
 800193e:	68fb      	ldr	r3, [r7, #12]
 8001940:	2201      	movs	r2, #1
 8001942:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001946:	68fb      	ldr	r3, [r7, #12]
 8001948:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800194c:	b2db      	uxtb	r3, r3
 800194e:	2b01      	cmp	r3, #1
 8001950:	d12f      	bne.n	80019b2 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001952:	68fb      	ldr	r3, [r7, #12]
 8001954:	2202      	movs	r2, #2
 8001956:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800195a:	68fb      	ldr	r3, [r7, #12]
 800195c:	2200      	movs	r2, #0
 800195e:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001960:	683b      	ldr	r3, [r7, #0]
 8001962:	687a      	ldr	r2, [r7, #4]
 8001964:	68b9      	ldr	r1, [r7, #8]
 8001966:	68f8      	ldr	r0, [r7, #12]
 8001968:	f000 f9e6 	bl	8001d38 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800196c:	68fb      	ldr	r3, [r7, #12]
 800196e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001970:	223f      	movs	r2, #63	@ 0x3f
 8001972:	409a      	lsls	r2, r3
 8001974:	693b      	ldr	r3, [r7, #16]
 8001976:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001978:	68fb      	ldr	r3, [r7, #12]
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	681a      	ldr	r2, [r3, #0]
 800197e:	68fb      	ldr	r3, [r7, #12]
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	f042 0216 	orr.w	r2, r2, #22
 8001986:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8001988:	68fb      	ldr	r3, [r7, #12]
 800198a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800198c:	2b00      	cmp	r3, #0
 800198e:	d007      	beq.n	80019a0 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8001990:	68fb      	ldr	r3, [r7, #12]
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	681a      	ldr	r2, [r3, #0]
 8001996:	68fb      	ldr	r3, [r7, #12]
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	f042 0208 	orr.w	r2, r2, #8
 800199e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80019a0:	68fb      	ldr	r3, [r7, #12]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	681a      	ldr	r2, [r3, #0]
 80019a6:	68fb      	ldr	r3, [r7, #12]
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	f042 0201 	orr.w	r2, r2, #1
 80019ae:	601a      	str	r2, [r3, #0]
 80019b0:	e005      	b.n	80019be <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80019b2:	68fb      	ldr	r3, [r7, #12]
 80019b4:	2200      	movs	r2, #0
 80019b6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80019ba:	2302      	movs	r3, #2
 80019bc:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80019be:	7dfb      	ldrb	r3, [r7, #23]
}
 80019c0:	4618      	mov	r0, r3
 80019c2:	3718      	adds	r7, #24
 80019c4:	46bd      	mov	sp, r7
 80019c6:	bd80      	pop	{r7, pc}

080019c8 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80019c8:	b480      	push	{r7}
 80019ca:	b083      	sub	sp, #12
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80019d6:	b2db      	uxtb	r3, r3
 80019d8:	2b02      	cmp	r3, #2
 80019da:	d004      	beq.n	80019e6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	2280      	movs	r2, #128	@ 0x80
 80019e0:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80019e2:	2301      	movs	r3, #1
 80019e4:	e00c      	b.n	8001a00 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	2205      	movs	r2, #5
 80019ea:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	681a      	ldr	r2, [r3, #0]
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	f022 0201 	bic.w	r2, r2, #1
 80019fc:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80019fe:	2300      	movs	r3, #0
}
 8001a00:	4618      	mov	r0, r3
 8001a02:	370c      	adds	r7, #12
 8001a04:	46bd      	mov	sp, r7
 8001a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a0a:	4770      	bx	lr

08001a0c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	b086      	sub	sp, #24
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8001a14:	2300      	movs	r3, #0
 8001a16:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001a18:	4b8e      	ldr	r3, [pc, #568]	@ (8001c54 <HAL_DMA_IRQHandler+0x248>)
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	4a8e      	ldr	r2, [pc, #568]	@ (8001c58 <HAL_DMA_IRQHandler+0x24c>)
 8001a1e:	fba2 2303 	umull	r2, r3, r2, r3
 8001a22:	0a9b      	lsrs	r3, r3, #10
 8001a24:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a2a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001a2c:	693b      	ldr	r3, [r7, #16]
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a36:	2208      	movs	r2, #8
 8001a38:	409a      	lsls	r2, r3
 8001a3a:	68fb      	ldr	r3, [r7, #12]
 8001a3c:	4013      	ands	r3, r2
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d01a      	beq.n	8001a78 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	f003 0304 	and.w	r3, r3, #4
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d013      	beq.n	8001a78 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	681a      	ldr	r2, [r3, #0]
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	f022 0204 	bic.w	r2, r2, #4
 8001a5e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a64:	2208      	movs	r2, #8
 8001a66:	409a      	lsls	r2, r3
 8001a68:	693b      	ldr	r3, [r7, #16]
 8001a6a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001a70:	f043 0201 	orr.w	r2, r3, #1
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a7c:	2201      	movs	r2, #1
 8001a7e:	409a      	lsls	r2, r3
 8001a80:	68fb      	ldr	r3, [r7, #12]
 8001a82:	4013      	ands	r3, r2
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	d012      	beq.n	8001aae <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	695b      	ldr	r3, [r3, #20]
 8001a8e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d00b      	beq.n	8001aae <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a9a:	2201      	movs	r2, #1
 8001a9c:	409a      	lsls	r2, r3
 8001a9e:	693b      	ldr	r3, [r7, #16]
 8001aa0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001aa6:	f043 0202 	orr.w	r2, r3, #2
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ab2:	2204      	movs	r2, #4
 8001ab4:	409a      	lsls	r2, r3
 8001ab6:	68fb      	ldr	r3, [r7, #12]
 8001ab8:	4013      	ands	r3, r2
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d012      	beq.n	8001ae4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	f003 0302 	and.w	r3, r3, #2
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d00b      	beq.n	8001ae4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ad0:	2204      	movs	r2, #4
 8001ad2:	409a      	lsls	r2, r3
 8001ad4:	693b      	ldr	r3, [r7, #16]
 8001ad6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001adc:	f043 0204 	orr.w	r2, r3, #4
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ae8:	2210      	movs	r2, #16
 8001aea:	409a      	lsls	r2, r3
 8001aec:	68fb      	ldr	r3, [r7, #12]
 8001aee:	4013      	ands	r3, r2
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d043      	beq.n	8001b7c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	f003 0308 	and.w	r3, r3, #8
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d03c      	beq.n	8001b7c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b06:	2210      	movs	r2, #16
 8001b08:	409a      	lsls	r2, r3
 8001b0a:	693b      	ldr	r3, [r7, #16]
 8001b0c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d018      	beq.n	8001b4e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d108      	bne.n	8001b3c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d024      	beq.n	8001b7c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b36:	6878      	ldr	r0, [r7, #4]
 8001b38:	4798      	blx	r3
 8001b3a:	e01f      	b.n	8001b7c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d01b      	beq.n	8001b7c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001b48:	6878      	ldr	r0, [r7, #4]
 8001b4a:	4798      	blx	r3
 8001b4c:	e016      	b.n	8001b7c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d107      	bne.n	8001b6c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	681a      	ldr	r2, [r3, #0]
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	f022 0208 	bic.w	r2, r2, #8
 8001b6a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d003      	beq.n	8001b7c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b78:	6878      	ldr	r0, [r7, #4]
 8001b7a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b80:	2220      	movs	r2, #32
 8001b82:	409a      	lsls	r2, r3
 8001b84:	68fb      	ldr	r3, [r7, #12]
 8001b86:	4013      	ands	r3, r2
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	f000 808f 	beq.w	8001cac <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	f003 0310 	and.w	r3, r3, #16
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	f000 8087 	beq.w	8001cac <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ba2:	2220      	movs	r2, #32
 8001ba4:	409a      	lsls	r2, r3
 8001ba6:	693b      	ldr	r3, [r7, #16]
 8001ba8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001bb0:	b2db      	uxtb	r3, r3
 8001bb2:	2b05      	cmp	r3, #5
 8001bb4:	d136      	bne.n	8001c24 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	681a      	ldr	r2, [r3, #0]
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	f022 0216 	bic.w	r2, r2, #22
 8001bc4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	695a      	ldr	r2, [r3, #20]
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001bd4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d103      	bne.n	8001be6 <HAL_DMA_IRQHandler+0x1da>
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d007      	beq.n	8001bf6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	681a      	ldr	r2, [r3, #0]
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	f022 0208 	bic.w	r2, r2, #8
 8001bf4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001bfa:	223f      	movs	r2, #63	@ 0x3f
 8001bfc:	409a      	lsls	r2, r3
 8001bfe:	693b      	ldr	r3, [r7, #16]
 8001c00:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	2201      	movs	r2, #1
 8001c06:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	2200      	movs	r2, #0
 8001c0e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d07e      	beq.n	8001d18 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001c1e:	6878      	ldr	r0, [r7, #4]
 8001c20:	4798      	blx	r3
        }
        return;
 8001c22:	e079      	b.n	8001d18 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d01d      	beq.n	8001c6e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d10d      	bne.n	8001c5c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d031      	beq.n	8001cac <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c4c:	6878      	ldr	r0, [r7, #4]
 8001c4e:	4798      	blx	r3
 8001c50:	e02c      	b.n	8001cac <HAL_DMA_IRQHandler+0x2a0>
 8001c52:	bf00      	nop
 8001c54:	20000000 	.word	0x20000000
 8001c58:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d023      	beq.n	8001cac <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001c68:	6878      	ldr	r0, [r7, #4]
 8001c6a:	4798      	blx	r3
 8001c6c:	e01e      	b.n	8001cac <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d10f      	bne.n	8001c9c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	681a      	ldr	r2, [r3, #0]
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	f022 0210 	bic.w	r2, r2, #16
 8001c8a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	2201      	movs	r2, #1
 8001c90:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	2200      	movs	r2, #0
 8001c98:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	d003      	beq.n	8001cac <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001ca8:	6878      	ldr	r0, [r7, #4]
 8001caa:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d032      	beq.n	8001d1a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001cb8:	f003 0301 	and.w	r3, r3, #1
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d022      	beq.n	8001d06 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	2205      	movs	r2, #5
 8001cc4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	681a      	ldr	r2, [r3, #0]
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	f022 0201 	bic.w	r2, r2, #1
 8001cd6:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8001cd8:	68bb      	ldr	r3, [r7, #8]
 8001cda:	3301      	adds	r3, #1
 8001cdc:	60bb      	str	r3, [r7, #8]
 8001cde:	697a      	ldr	r2, [r7, #20]
 8001ce0:	429a      	cmp	r2, r3
 8001ce2:	d307      	bcc.n	8001cf4 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	f003 0301 	and.w	r3, r3, #1
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d1f2      	bne.n	8001cd8 <HAL_DMA_IRQHandler+0x2cc>
 8001cf2:	e000      	b.n	8001cf6 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8001cf4:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	2201      	movs	r2, #1
 8001cfa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	2200      	movs	r2, #0
 8001d02:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d005      	beq.n	8001d1a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d12:	6878      	ldr	r0, [r7, #4]
 8001d14:	4798      	blx	r3
 8001d16:	e000      	b.n	8001d1a <HAL_DMA_IRQHandler+0x30e>
        return;
 8001d18:	bf00      	nop
    }
  }
}
 8001d1a:	3718      	adds	r7, #24
 8001d1c:	46bd      	mov	sp, r7
 8001d1e:	bd80      	pop	{r7, pc}

08001d20 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8001d20:	b480      	push	{r7}
 8001d22:	b083      	sub	sp, #12
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 8001d2c:	4618      	mov	r0, r3
 8001d2e:	370c      	adds	r7, #12
 8001d30:	46bd      	mov	sp, r7
 8001d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d36:	4770      	bx	lr

08001d38 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001d38:	b480      	push	{r7}
 8001d3a:	b085      	sub	sp, #20
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	60f8      	str	r0, [r7, #12]
 8001d40:	60b9      	str	r1, [r7, #8]
 8001d42:	607a      	str	r2, [r7, #4]
 8001d44:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8001d46:	68fb      	ldr	r3, [r7, #12]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	681a      	ldr	r2, [r3, #0]
 8001d4c:	68fb      	ldr	r3, [r7, #12]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8001d54:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8001d56:	68fb      	ldr	r3, [r7, #12]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	683a      	ldr	r2, [r7, #0]
 8001d5c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	689b      	ldr	r3, [r3, #8]
 8001d62:	2b40      	cmp	r3, #64	@ 0x40
 8001d64:	d108      	bne.n	8001d78 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8001d66:	68fb      	ldr	r3, [r7, #12]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	687a      	ldr	r2, [r7, #4]
 8001d6c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8001d6e:	68fb      	ldr	r3, [r7, #12]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	68ba      	ldr	r2, [r7, #8]
 8001d74:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8001d76:	e007      	b.n	8001d88 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8001d78:	68fb      	ldr	r3, [r7, #12]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	68ba      	ldr	r2, [r7, #8]
 8001d7e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8001d80:	68fb      	ldr	r3, [r7, #12]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	687a      	ldr	r2, [r7, #4]
 8001d86:	60da      	str	r2, [r3, #12]
}
 8001d88:	bf00      	nop
 8001d8a:	3714      	adds	r7, #20
 8001d8c:	46bd      	mov	sp, r7
 8001d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d92:	4770      	bx	lr

08001d94 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001d94:	b480      	push	{r7}
 8001d96:	b085      	sub	sp, #20
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	b2db      	uxtb	r3, r3
 8001da2:	3b10      	subs	r3, #16
 8001da4:	4a14      	ldr	r2, [pc, #80]	@ (8001df8 <DMA_CalcBaseAndBitshift+0x64>)
 8001da6:	fba2 2303 	umull	r2, r3, r2, r3
 8001daa:	091b      	lsrs	r3, r3, #4
 8001dac:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001dae:	4a13      	ldr	r2, [pc, #76]	@ (8001dfc <DMA_CalcBaseAndBitshift+0x68>)
 8001db0:	68fb      	ldr	r3, [r7, #12]
 8001db2:	4413      	add	r3, r2
 8001db4:	781b      	ldrb	r3, [r3, #0]
 8001db6:	461a      	mov	r2, r3
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8001dbc:	68fb      	ldr	r3, [r7, #12]
 8001dbe:	2b03      	cmp	r3, #3
 8001dc0:	d909      	bls.n	8001dd6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8001dca:	f023 0303 	bic.w	r3, r3, #3
 8001dce:	1d1a      	adds	r2, r3, #4
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	659a      	str	r2, [r3, #88]	@ 0x58
 8001dd4:	e007      	b.n	8001de6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8001dde:	f023 0303 	bic.w	r3, r3, #3
 8001de2:	687a      	ldr	r2, [r7, #4]
 8001de4:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8001dea:	4618      	mov	r0, r3
 8001dec:	3714      	adds	r7, #20
 8001dee:	46bd      	mov	sp, r7
 8001df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df4:	4770      	bx	lr
 8001df6:	bf00      	nop
 8001df8:	aaaaaaab 	.word	0xaaaaaaab
 8001dfc:	0800b71c 	.word	0x0800b71c

08001e00 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8001e00:	b480      	push	{r7}
 8001e02:	b085      	sub	sp, #20
 8001e04:	af00      	add	r7, sp, #0
 8001e06:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001e08:	2300      	movs	r3, #0
 8001e0a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e10:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	699b      	ldr	r3, [r3, #24]
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d11f      	bne.n	8001e5a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8001e1a:	68bb      	ldr	r3, [r7, #8]
 8001e1c:	2b03      	cmp	r3, #3
 8001e1e:	d856      	bhi.n	8001ece <DMA_CheckFifoParam+0xce>
 8001e20:	a201      	add	r2, pc, #4	@ (adr r2, 8001e28 <DMA_CheckFifoParam+0x28>)
 8001e22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e26:	bf00      	nop
 8001e28:	08001e39 	.word	0x08001e39
 8001e2c:	08001e4b 	.word	0x08001e4b
 8001e30:	08001e39 	.word	0x08001e39
 8001e34:	08001ecf 	.word	0x08001ecf
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e3c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d046      	beq.n	8001ed2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8001e44:	2301      	movs	r3, #1
 8001e46:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001e48:	e043      	b.n	8001ed2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e4e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8001e52:	d140      	bne.n	8001ed6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8001e54:	2301      	movs	r3, #1
 8001e56:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001e58:	e03d      	b.n	8001ed6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	699b      	ldr	r3, [r3, #24]
 8001e5e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001e62:	d121      	bne.n	8001ea8 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8001e64:	68bb      	ldr	r3, [r7, #8]
 8001e66:	2b03      	cmp	r3, #3
 8001e68:	d837      	bhi.n	8001eda <DMA_CheckFifoParam+0xda>
 8001e6a:	a201      	add	r2, pc, #4	@ (adr r2, 8001e70 <DMA_CheckFifoParam+0x70>)
 8001e6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e70:	08001e81 	.word	0x08001e81
 8001e74:	08001e87 	.word	0x08001e87
 8001e78:	08001e81 	.word	0x08001e81
 8001e7c:	08001e99 	.word	0x08001e99
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8001e80:	2301      	movs	r3, #1
 8001e82:	73fb      	strb	r3, [r7, #15]
      break;
 8001e84:	e030      	b.n	8001ee8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e8a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d025      	beq.n	8001ede <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8001e92:	2301      	movs	r3, #1
 8001e94:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001e96:	e022      	b.n	8001ede <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e9c:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8001ea0:	d11f      	bne.n	8001ee2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8001ea2:	2301      	movs	r3, #1
 8001ea4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8001ea6:	e01c      	b.n	8001ee2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8001ea8:	68bb      	ldr	r3, [r7, #8]
 8001eaa:	2b02      	cmp	r3, #2
 8001eac:	d903      	bls.n	8001eb6 <DMA_CheckFifoParam+0xb6>
 8001eae:	68bb      	ldr	r3, [r7, #8]
 8001eb0:	2b03      	cmp	r3, #3
 8001eb2:	d003      	beq.n	8001ebc <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8001eb4:	e018      	b.n	8001ee8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8001eb6:	2301      	movs	r3, #1
 8001eb8:	73fb      	strb	r3, [r7, #15]
      break;
 8001eba:	e015      	b.n	8001ee8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ec0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d00e      	beq.n	8001ee6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8001ec8:	2301      	movs	r3, #1
 8001eca:	73fb      	strb	r3, [r7, #15]
      break;
 8001ecc:	e00b      	b.n	8001ee6 <DMA_CheckFifoParam+0xe6>
      break;
 8001ece:	bf00      	nop
 8001ed0:	e00a      	b.n	8001ee8 <DMA_CheckFifoParam+0xe8>
      break;
 8001ed2:	bf00      	nop
 8001ed4:	e008      	b.n	8001ee8 <DMA_CheckFifoParam+0xe8>
      break;
 8001ed6:	bf00      	nop
 8001ed8:	e006      	b.n	8001ee8 <DMA_CheckFifoParam+0xe8>
      break;
 8001eda:	bf00      	nop
 8001edc:	e004      	b.n	8001ee8 <DMA_CheckFifoParam+0xe8>
      break;
 8001ede:	bf00      	nop
 8001ee0:	e002      	b.n	8001ee8 <DMA_CheckFifoParam+0xe8>
      break;   
 8001ee2:	bf00      	nop
 8001ee4:	e000      	b.n	8001ee8 <DMA_CheckFifoParam+0xe8>
      break;
 8001ee6:	bf00      	nop
    }
  } 
  
  return status; 
 8001ee8:	7bfb      	ldrb	r3, [r7, #15]
}
 8001eea:	4618      	mov	r0, r3
 8001eec:	3714      	adds	r7, #20
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef4:	4770      	bx	lr
 8001ef6:	bf00      	nop

08001ef8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001ef8:	b480      	push	{r7}
 8001efa:	b089      	sub	sp, #36	@ 0x24
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	6078      	str	r0, [r7, #4]
 8001f00:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001f02:	2300      	movs	r3, #0
 8001f04:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001f06:	2300      	movs	r3, #0
 8001f08:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001f0a:	2300      	movs	r3, #0
 8001f0c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001f0e:	2300      	movs	r3, #0
 8001f10:	61fb      	str	r3, [r7, #28]
 8001f12:	e16b      	b.n	80021ec <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001f14:	2201      	movs	r2, #1
 8001f16:	69fb      	ldr	r3, [r7, #28]
 8001f18:	fa02 f303 	lsl.w	r3, r2, r3
 8001f1c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001f1e:	683b      	ldr	r3, [r7, #0]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	697a      	ldr	r2, [r7, #20]
 8001f24:	4013      	ands	r3, r2
 8001f26:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001f28:	693a      	ldr	r2, [r7, #16]
 8001f2a:	697b      	ldr	r3, [r7, #20]
 8001f2c:	429a      	cmp	r2, r3
 8001f2e:	f040 815a 	bne.w	80021e6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001f32:	683b      	ldr	r3, [r7, #0]
 8001f34:	685b      	ldr	r3, [r3, #4]
 8001f36:	f003 0303 	and.w	r3, r3, #3
 8001f3a:	2b01      	cmp	r3, #1
 8001f3c:	d005      	beq.n	8001f4a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001f3e:	683b      	ldr	r3, [r7, #0]
 8001f40:	685b      	ldr	r3, [r3, #4]
 8001f42:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001f46:	2b02      	cmp	r3, #2
 8001f48:	d130      	bne.n	8001fac <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	689b      	ldr	r3, [r3, #8]
 8001f4e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001f50:	69fb      	ldr	r3, [r7, #28]
 8001f52:	005b      	lsls	r3, r3, #1
 8001f54:	2203      	movs	r2, #3
 8001f56:	fa02 f303 	lsl.w	r3, r2, r3
 8001f5a:	43db      	mvns	r3, r3
 8001f5c:	69ba      	ldr	r2, [r7, #24]
 8001f5e:	4013      	ands	r3, r2
 8001f60:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001f62:	683b      	ldr	r3, [r7, #0]
 8001f64:	68da      	ldr	r2, [r3, #12]
 8001f66:	69fb      	ldr	r3, [r7, #28]
 8001f68:	005b      	lsls	r3, r3, #1
 8001f6a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f6e:	69ba      	ldr	r2, [r7, #24]
 8001f70:	4313      	orrs	r3, r2
 8001f72:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	69ba      	ldr	r2, [r7, #24]
 8001f78:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	685b      	ldr	r3, [r3, #4]
 8001f7e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001f80:	2201      	movs	r2, #1
 8001f82:	69fb      	ldr	r3, [r7, #28]
 8001f84:	fa02 f303 	lsl.w	r3, r2, r3
 8001f88:	43db      	mvns	r3, r3
 8001f8a:	69ba      	ldr	r2, [r7, #24]
 8001f8c:	4013      	ands	r3, r2
 8001f8e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001f90:	683b      	ldr	r3, [r7, #0]
 8001f92:	685b      	ldr	r3, [r3, #4]
 8001f94:	091b      	lsrs	r3, r3, #4
 8001f96:	f003 0201 	and.w	r2, r3, #1
 8001f9a:	69fb      	ldr	r3, [r7, #28]
 8001f9c:	fa02 f303 	lsl.w	r3, r2, r3
 8001fa0:	69ba      	ldr	r2, [r7, #24]
 8001fa2:	4313      	orrs	r3, r2
 8001fa4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	69ba      	ldr	r2, [r7, #24]
 8001faa:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001fac:	683b      	ldr	r3, [r7, #0]
 8001fae:	685b      	ldr	r3, [r3, #4]
 8001fb0:	f003 0303 	and.w	r3, r3, #3
 8001fb4:	2b03      	cmp	r3, #3
 8001fb6:	d017      	beq.n	8001fe8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	68db      	ldr	r3, [r3, #12]
 8001fbc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001fbe:	69fb      	ldr	r3, [r7, #28]
 8001fc0:	005b      	lsls	r3, r3, #1
 8001fc2:	2203      	movs	r2, #3
 8001fc4:	fa02 f303 	lsl.w	r3, r2, r3
 8001fc8:	43db      	mvns	r3, r3
 8001fca:	69ba      	ldr	r2, [r7, #24]
 8001fcc:	4013      	ands	r3, r2
 8001fce:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001fd0:	683b      	ldr	r3, [r7, #0]
 8001fd2:	689a      	ldr	r2, [r3, #8]
 8001fd4:	69fb      	ldr	r3, [r7, #28]
 8001fd6:	005b      	lsls	r3, r3, #1
 8001fd8:	fa02 f303 	lsl.w	r3, r2, r3
 8001fdc:	69ba      	ldr	r2, [r7, #24]
 8001fde:	4313      	orrs	r3, r2
 8001fe0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	69ba      	ldr	r2, [r7, #24]
 8001fe6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001fe8:	683b      	ldr	r3, [r7, #0]
 8001fea:	685b      	ldr	r3, [r3, #4]
 8001fec:	f003 0303 	and.w	r3, r3, #3
 8001ff0:	2b02      	cmp	r3, #2
 8001ff2:	d123      	bne.n	800203c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001ff4:	69fb      	ldr	r3, [r7, #28]
 8001ff6:	08da      	lsrs	r2, r3, #3
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	3208      	adds	r2, #8
 8001ffc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002000:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002002:	69fb      	ldr	r3, [r7, #28]
 8002004:	f003 0307 	and.w	r3, r3, #7
 8002008:	009b      	lsls	r3, r3, #2
 800200a:	220f      	movs	r2, #15
 800200c:	fa02 f303 	lsl.w	r3, r2, r3
 8002010:	43db      	mvns	r3, r3
 8002012:	69ba      	ldr	r2, [r7, #24]
 8002014:	4013      	ands	r3, r2
 8002016:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002018:	683b      	ldr	r3, [r7, #0]
 800201a:	691a      	ldr	r2, [r3, #16]
 800201c:	69fb      	ldr	r3, [r7, #28]
 800201e:	f003 0307 	and.w	r3, r3, #7
 8002022:	009b      	lsls	r3, r3, #2
 8002024:	fa02 f303 	lsl.w	r3, r2, r3
 8002028:	69ba      	ldr	r2, [r7, #24]
 800202a:	4313      	orrs	r3, r2
 800202c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800202e:	69fb      	ldr	r3, [r7, #28]
 8002030:	08da      	lsrs	r2, r3, #3
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	3208      	adds	r2, #8
 8002036:	69b9      	ldr	r1, [r7, #24]
 8002038:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002042:	69fb      	ldr	r3, [r7, #28]
 8002044:	005b      	lsls	r3, r3, #1
 8002046:	2203      	movs	r2, #3
 8002048:	fa02 f303 	lsl.w	r3, r2, r3
 800204c:	43db      	mvns	r3, r3
 800204e:	69ba      	ldr	r2, [r7, #24]
 8002050:	4013      	ands	r3, r2
 8002052:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002054:	683b      	ldr	r3, [r7, #0]
 8002056:	685b      	ldr	r3, [r3, #4]
 8002058:	f003 0203 	and.w	r2, r3, #3
 800205c:	69fb      	ldr	r3, [r7, #28]
 800205e:	005b      	lsls	r3, r3, #1
 8002060:	fa02 f303 	lsl.w	r3, r2, r3
 8002064:	69ba      	ldr	r2, [r7, #24]
 8002066:	4313      	orrs	r3, r2
 8002068:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	69ba      	ldr	r2, [r7, #24]
 800206e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002070:	683b      	ldr	r3, [r7, #0]
 8002072:	685b      	ldr	r3, [r3, #4]
 8002074:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002078:	2b00      	cmp	r3, #0
 800207a:	f000 80b4 	beq.w	80021e6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800207e:	2300      	movs	r3, #0
 8002080:	60fb      	str	r3, [r7, #12]
 8002082:	4b60      	ldr	r3, [pc, #384]	@ (8002204 <HAL_GPIO_Init+0x30c>)
 8002084:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002086:	4a5f      	ldr	r2, [pc, #380]	@ (8002204 <HAL_GPIO_Init+0x30c>)
 8002088:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800208c:	6453      	str	r3, [r2, #68]	@ 0x44
 800208e:	4b5d      	ldr	r3, [pc, #372]	@ (8002204 <HAL_GPIO_Init+0x30c>)
 8002090:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002092:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002096:	60fb      	str	r3, [r7, #12]
 8002098:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800209a:	4a5b      	ldr	r2, [pc, #364]	@ (8002208 <HAL_GPIO_Init+0x310>)
 800209c:	69fb      	ldr	r3, [r7, #28]
 800209e:	089b      	lsrs	r3, r3, #2
 80020a0:	3302      	adds	r3, #2
 80020a2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80020a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80020a8:	69fb      	ldr	r3, [r7, #28]
 80020aa:	f003 0303 	and.w	r3, r3, #3
 80020ae:	009b      	lsls	r3, r3, #2
 80020b0:	220f      	movs	r2, #15
 80020b2:	fa02 f303 	lsl.w	r3, r2, r3
 80020b6:	43db      	mvns	r3, r3
 80020b8:	69ba      	ldr	r2, [r7, #24]
 80020ba:	4013      	ands	r3, r2
 80020bc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	4a52      	ldr	r2, [pc, #328]	@ (800220c <HAL_GPIO_Init+0x314>)
 80020c2:	4293      	cmp	r3, r2
 80020c4:	d02b      	beq.n	800211e <HAL_GPIO_Init+0x226>
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	4a51      	ldr	r2, [pc, #324]	@ (8002210 <HAL_GPIO_Init+0x318>)
 80020ca:	4293      	cmp	r3, r2
 80020cc:	d025      	beq.n	800211a <HAL_GPIO_Init+0x222>
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	4a50      	ldr	r2, [pc, #320]	@ (8002214 <HAL_GPIO_Init+0x31c>)
 80020d2:	4293      	cmp	r3, r2
 80020d4:	d01f      	beq.n	8002116 <HAL_GPIO_Init+0x21e>
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	4a4f      	ldr	r2, [pc, #316]	@ (8002218 <HAL_GPIO_Init+0x320>)
 80020da:	4293      	cmp	r3, r2
 80020dc:	d019      	beq.n	8002112 <HAL_GPIO_Init+0x21a>
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	4a4e      	ldr	r2, [pc, #312]	@ (800221c <HAL_GPIO_Init+0x324>)
 80020e2:	4293      	cmp	r3, r2
 80020e4:	d013      	beq.n	800210e <HAL_GPIO_Init+0x216>
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	4a4d      	ldr	r2, [pc, #308]	@ (8002220 <HAL_GPIO_Init+0x328>)
 80020ea:	4293      	cmp	r3, r2
 80020ec:	d00d      	beq.n	800210a <HAL_GPIO_Init+0x212>
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	4a4c      	ldr	r2, [pc, #304]	@ (8002224 <HAL_GPIO_Init+0x32c>)
 80020f2:	4293      	cmp	r3, r2
 80020f4:	d007      	beq.n	8002106 <HAL_GPIO_Init+0x20e>
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	4a4b      	ldr	r2, [pc, #300]	@ (8002228 <HAL_GPIO_Init+0x330>)
 80020fa:	4293      	cmp	r3, r2
 80020fc:	d101      	bne.n	8002102 <HAL_GPIO_Init+0x20a>
 80020fe:	2307      	movs	r3, #7
 8002100:	e00e      	b.n	8002120 <HAL_GPIO_Init+0x228>
 8002102:	2308      	movs	r3, #8
 8002104:	e00c      	b.n	8002120 <HAL_GPIO_Init+0x228>
 8002106:	2306      	movs	r3, #6
 8002108:	e00a      	b.n	8002120 <HAL_GPIO_Init+0x228>
 800210a:	2305      	movs	r3, #5
 800210c:	e008      	b.n	8002120 <HAL_GPIO_Init+0x228>
 800210e:	2304      	movs	r3, #4
 8002110:	e006      	b.n	8002120 <HAL_GPIO_Init+0x228>
 8002112:	2303      	movs	r3, #3
 8002114:	e004      	b.n	8002120 <HAL_GPIO_Init+0x228>
 8002116:	2302      	movs	r3, #2
 8002118:	e002      	b.n	8002120 <HAL_GPIO_Init+0x228>
 800211a:	2301      	movs	r3, #1
 800211c:	e000      	b.n	8002120 <HAL_GPIO_Init+0x228>
 800211e:	2300      	movs	r3, #0
 8002120:	69fa      	ldr	r2, [r7, #28]
 8002122:	f002 0203 	and.w	r2, r2, #3
 8002126:	0092      	lsls	r2, r2, #2
 8002128:	4093      	lsls	r3, r2
 800212a:	69ba      	ldr	r2, [r7, #24]
 800212c:	4313      	orrs	r3, r2
 800212e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002130:	4935      	ldr	r1, [pc, #212]	@ (8002208 <HAL_GPIO_Init+0x310>)
 8002132:	69fb      	ldr	r3, [r7, #28]
 8002134:	089b      	lsrs	r3, r3, #2
 8002136:	3302      	adds	r3, #2
 8002138:	69ba      	ldr	r2, [r7, #24]
 800213a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800213e:	4b3b      	ldr	r3, [pc, #236]	@ (800222c <HAL_GPIO_Init+0x334>)
 8002140:	689b      	ldr	r3, [r3, #8]
 8002142:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002144:	693b      	ldr	r3, [r7, #16]
 8002146:	43db      	mvns	r3, r3
 8002148:	69ba      	ldr	r2, [r7, #24]
 800214a:	4013      	ands	r3, r2
 800214c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800214e:	683b      	ldr	r3, [r7, #0]
 8002150:	685b      	ldr	r3, [r3, #4]
 8002152:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002156:	2b00      	cmp	r3, #0
 8002158:	d003      	beq.n	8002162 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800215a:	69ba      	ldr	r2, [r7, #24]
 800215c:	693b      	ldr	r3, [r7, #16]
 800215e:	4313      	orrs	r3, r2
 8002160:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002162:	4a32      	ldr	r2, [pc, #200]	@ (800222c <HAL_GPIO_Init+0x334>)
 8002164:	69bb      	ldr	r3, [r7, #24]
 8002166:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002168:	4b30      	ldr	r3, [pc, #192]	@ (800222c <HAL_GPIO_Init+0x334>)
 800216a:	68db      	ldr	r3, [r3, #12]
 800216c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800216e:	693b      	ldr	r3, [r7, #16]
 8002170:	43db      	mvns	r3, r3
 8002172:	69ba      	ldr	r2, [r7, #24]
 8002174:	4013      	ands	r3, r2
 8002176:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002178:	683b      	ldr	r3, [r7, #0]
 800217a:	685b      	ldr	r3, [r3, #4]
 800217c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002180:	2b00      	cmp	r3, #0
 8002182:	d003      	beq.n	800218c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002184:	69ba      	ldr	r2, [r7, #24]
 8002186:	693b      	ldr	r3, [r7, #16]
 8002188:	4313      	orrs	r3, r2
 800218a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800218c:	4a27      	ldr	r2, [pc, #156]	@ (800222c <HAL_GPIO_Init+0x334>)
 800218e:	69bb      	ldr	r3, [r7, #24]
 8002190:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002192:	4b26      	ldr	r3, [pc, #152]	@ (800222c <HAL_GPIO_Init+0x334>)
 8002194:	685b      	ldr	r3, [r3, #4]
 8002196:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002198:	693b      	ldr	r3, [r7, #16]
 800219a:	43db      	mvns	r3, r3
 800219c:	69ba      	ldr	r2, [r7, #24]
 800219e:	4013      	ands	r3, r2
 80021a0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80021a2:	683b      	ldr	r3, [r7, #0]
 80021a4:	685b      	ldr	r3, [r3, #4]
 80021a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d003      	beq.n	80021b6 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80021ae:	69ba      	ldr	r2, [r7, #24]
 80021b0:	693b      	ldr	r3, [r7, #16]
 80021b2:	4313      	orrs	r3, r2
 80021b4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80021b6:	4a1d      	ldr	r2, [pc, #116]	@ (800222c <HAL_GPIO_Init+0x334>)
 80021b8:	69bb      	ldr	r3, [r7, #24]
 80021ba:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80021bc:	4b1b      	ldr	r3, [pc, #108]	@ (800222c <HAL_GPIO_Init+0x334>)
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80021c2:	693b      	ldr	r3, [r7, #16]
 80021c4:	43db      	mvns	r3, r3
 80021c6:	69ba      	ldr	r2, [r7, #24]
 80021c8:	4013      	ands	r3, r2
 80021ca:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80021cc:	683b      	ldr	r3, [r7, #0]
 80021ce:	685b      	ldr	r3, [r3, #4]
 80021d0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d003      	beq.n	80021e0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80021d8:	69ba      	ldr	r2, [r7, #24]
 80021da:	693b      	ldr	r3, [r7, #16]
 80021dc:	4313      	orrs	r3, r2
 80021de:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80021e0:	4a12      	ldr	r2, [pc, #72]	@ (800222c <HAL_GPIO_Init+0x334>)
 80021e2:	69bb      	ldr	r3, [r7, #24]
 80021e4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80021e6:	69fb      	ldr	r3, [r7, #28]
 80021e8:	3301      	adds	r3, #1
 80021ea:	61fb      	str	r3, [r7, #28]
 80021ec:	69fb      	ldr	r3, [r7, #28]
 80021ee:	2b0f      	cmp	r3, #15
 80021f0:	f67f ae90 	bls.w	8001f14 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80021f4:	bf00      	nop
 80021f6:	bf00      	nop
 80021f8:	3724      	adds	r7, #36	@ 0x24
 80021fa:	46bd      	mov	sp, r7
 80021fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002200:	4770      	bx	lr
 8002202:	bf00      	nop
 8002204:	40023800 	.word	0x40023800
 8002208:	40013800 	.word	0x40013800
 800220c:	40020000 	.word	0x40020000
 8002210:	40020400 	.word	0x40020400
 8002214:	40020800 	.word	0x40020800
 8002218:	40020c00 	.word	0x40020c00
 800221c:	40021000 	.word	0x40021000
 8002220:	40021400 	.word	0x40021400
 8002224:	40021800 	.word	0x40021800
 8002228:	40021c00 	.word	0x40021c00
 800222c:	40013c00 	.word	0x40013c00

08002230 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002230:	b480      	push	{r7}
 8002232:	b085      	sub	sp, #20
 8002234:	af00      	add	r7, sp, #0
 8002236:	6078      	str	r0, [r7, #4]
 8002238:	460b      	mov	r3, r1
 800223a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	691a      	ldr	r2, [r3, #16]
 8002240:	887b      	ldrh	r3, [r7, #2]
 8002242:	4013      	ands	r3, r2
 8002244:	2b00      	cmp	r3, #0
 8002246:	d002      	beq.n	800224e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002248:	2301      	movs	r3, #1
 800224a:	73fb      	strb	r3, [r7, #15]
 800224c:	e001      	b.n	8002252 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800224e:	2300      	movs	r3, #0
 8002250:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002252:	7bfb      	ldrb	r3, [r7, #15]
}
 8002254:	4618      	mov	r0, r3
 8002256:	3714      	adds	r7, #20
 8002258:	46bd      	mov	sp, r7
 800225a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800225e:	4770      	bx	lr

08002260 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8002260:	b580      	push	{r7, lr}
 8002262:	b088      	sub	sp, #32
 8002264:	af00      	add	r7, sp, #0
 8002266:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	2b00      	cmp	r3, #0
 800226c:	d101      	bne.n	8002272 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 800226e:	2301      	movs	r3, #1
 8002270:	e128      	b.n	80024c4 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002278:	b2db      	uxtb	r3, r3
 800227a:	2b00      	cmp	r3, #0
 800227c:	d109      	bne.n	8002292 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	2200      	movs	r2, #0
 8002282:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	4a90      	ldr	r2, [pc, #576]	@ (80024cc <HAL_I2S_Init+0x26c>)
 800228a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 800228c:	6878      	ldr	r0, [r7, #4]
 800228e:	f7fe fb6f 	bl	8000970 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	2202      	movs	r2, #2
 8002296:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	69db      	ldr	r3, [r3, #28]
 80022a0:	687a      	ldr	r2, [r7, #4]
 80022a2:	6812      	ldr	r2, [r2, #0]
 80022a4:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 80022a8:	f023 030f 	bic.w	r3, r3, #15
 80022ac:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	2202      	movs	r2, #2
 80022b4:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	695b      	ldr	r3, [r3, #20]
 80022ba:	2b02      	cmp	r3, #2
 80022bc:	d060      	beq.n	8002380 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	68db      	ldr	r3, [r3, #12]
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d102      	bne.n	80022cc <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 80022c6:	2310      	movs	r3, #16
 80022c8:	617b      	str	r3, [r7, #20]
 80022ca:	e001      	b.n	80022d0 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 80022cc:	2320      	movs	r3, #32
 80022ce:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	689b      	ldr	r3, [r3, #8]
 80022d4:	2b20      	cmp	r3, #32
 80022d6:	d802      	bhi.n	80022de <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 80022d8:	697b      	ldr	r3, [r7, #20]
 80022da:	005b      	lsls	r3, r3, #1
 80022dc:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 80022de:	2001      	movs	r0, #1
 80022e0:	f001 faaa 	bl	8003838 <HAL_RCCEx_GetPeriphCLKFreq>
 80022e4:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	691b      	ldr	r3, [r3, #16]
 80022ea:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80022ee:	d125      	bne.n	800233c <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	68db      	ldr	r3, [r3, #12]
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d010      	beq.n	800231a <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80022f8:	697b      	ldr	r3, [r7, #20]
 80022fa:	009b      	lsls	r3, r3, #2
 80022fc:	68fa      	ldr	r2, [r7, #12]
 80022fe:	fbb2 f2f3 	udiv	r2, r2, r3
 8002302:	4613      	mov	r3, r2
 8002304:	009b      	lsls	r3, r3, #2
 8002306:	4413      	add	r3, r2
 8002308:	005b      	lsls	r3, r3, #1
 800230a:	461a      	mov	r2, r3
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	695b      	ldr	r3, [r3, #20]
 8002310:	fbb2 f3f3 	udiv	r3, r2, r3
 8002314:	3305      	adds	r3, #5
 8002316:	613b      	str	r3, [r7, #16]
 8002318:	e01f      	b.n	800235a <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800231a:	697b      	ldr	r3, [r7, #20]
 800231c:	00db      	lsls	r3, r3, #3
 800231e:	68fa      	ldr	r2, [r7, #12]
 8002320:	fbb2 f2f3 	udiv	r2, r2, r3
 8002324:	4613      	mov	r3, r2
 8002326:	009b      	lsls	r3, r3, #2
 8002328:	4413      	add	r3, r2
 800232a:	005b      	lsls	r3, r3, #1
 800232c:	461a      	mov	r2, r3
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	695b      	ldr	r3, [r3, #20]
 8002332:	fbb2 f3f3 	udiv	r3, r2, r3
 8002336:	3305      	adds	r3, #5
 8002338:	613b      	str	r3, [r7, #16]
 800233a:	e00e      	b.n	800235a <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800233c:	68fa      	ldr	r2, [r7, #12]
 800233e:	697b      	ldr	r3, [r7, #20]
 8002340:	fbb2 f2f3 	udiv	r2, r2, r3
 8002344:	4613      	mov	r3, r2
 8002346:	009b      	lsls	r3, r3, #2
 8002348:	4413      	add	r3, r2
 800234a:	005b      	lsls	r3, r3, #1
 800234c:	461a      	mov	r2, r3
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	695b      	ldr	r3, [r3, #20]
 8002352:	fbb2 f3f3 	udiv	r3, r2, r3
 8002356:	3305      	adds	r3, #5
 8002358:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 800235a:	693b      	ldr	r3, [r7, #16]
 800235c:	4a5c      	ldr	r2, [pc, #368]	@ (80024d0 <HAL_I2S_Init+0x270>)
 800235e:	fba2 2303 	umull	r2, r3, r2, r3
 8002362:	08db      	lsrs	r3, r3, #3
 8002364:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8002366:	693b      	ldr	r3, [r7, #16]
 8002368:	f003 0301 	and.w	r3, r3, #1
 800236c:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 800236e:	693a      	ldr	r2, [r7, #16]
 8002370:	69bb      	ldr	r3, [r7, #24]
 8002372:	1ad3      	subs	r3, r2, r3
 8002374:	085b      	lsrs	r3, r3, #1
 8002376:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8002378:	69bb      	ldr	r3, [r7, #24]
 800237a:	021b      	lsls	r3, r3, #8
 800237c:	61bb      	str	r3, [r7, #24]
 800237e:	e003      	b.n	8002388 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8002380:	2302      	movs	r3, #2
 8002382:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8002384:	2300      	movs	r3, #0
 8002386:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8002388:	69fb      	ldr	r3, [r7, #28]
 800238a:	2b01      	cmp	r3, #1
 800238c:	d902      	bls.n	8002394 <HAL_I2S_Init+0x134>
 800238e:	69fb      	ldr	r3, [r7, #28]
 8002390:	2bff      	cmp	r3, #255	@ 0xff
 8002392:	d907      	bls.n	80023a4 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002398:	f043 0210 	orr.w	r2, r3, #16
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 80023a0:	2301      	movs	r3, #1
 80023a2:	e08f      	b.n	80024c4 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	691a      	ldr	r2, [r3, #16]
 80023a8:	69bb      	ldr	r3, [r7, #24]
 80023aa:	ea42 0103 	orr.w	r1, r2, r3
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	69fa      	ldr	r2, [r7, #28]
 80023b4:	430a      	orrs	r2, r1
 80023b6:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	69db      	ldr	r3, [r3, #28]
 80023be:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 80023c2:	f023 030f 	bic.w	r3, r3, #15
 80023c6:	687a      	ldr	r2, [r7, #4]
 80023c8:	6851      	ldr	r1, [r2, #4]
 80023ca:	687a      	ldr	r2, [r7, #4]
 80023cc:	6892      	ldr	r2, [r2, #8]
 80023ce:	4311      	orrs	r1, r2
 80023d0:	687a      	ldr	r2, [r7, #4]
 80023d2:	68d2      	ldr	r2, [r2, #12]
 80023d4:	4311      	orrs	r1, r2
 80023d6:	687a      	ldr	r2, [r7, #4]
 80023d8:	6992      	ldr	r2, [r2, #24]
 80023da:	430a      	orrs	r2, r1
 80023dc:	431a      	orrs	r2, r3
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80023e6:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	6a1b      	ldr	r3, [r3, #32]
 80023ec:	2b01      	cmp	r3, #1
 80023ee:	d161      	bne.n	80024b4 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	4a38      	ldr	r2, [pc, #224]	@ (80024d4 <HAL_I2S_Init+0x274>)
 80023f4:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	4a37      	ldr	r2, [pc, #220]	@ (80024d8 <HAL_I2S_Init+0x278>)
 80023fc:	4293      	cmp	r3, r2
 80023fe:	d101      	bne.n	8002404 <HAL_I2S_Init+0x1a4>
 8002400:	4b36      	ldr	r3, [pc, #216]	@ (80024dc <HAL_I2S_Init+0x27c>)
 8002402:	e001      	b.n	8002408 <HAL_I2S_Init+0x1a8>
 8002404:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002408:	69db      	ldr	r3, [r3, #28]
 800240a:	687a      	ldr	r2, [r7, #4]
 800240c:	6812      	ldr	r2, [r2, #0]
 800240e:	4932      	ldr	r1, [pc, #200]	@ (80024d8 <HAL_I2S_Init+0x278>)
 8002410:	428a      	cmp	r2, r1
 8002412:	d101      	bne.n	8002418 <HAL_I2S_Init+0x1b8>
 8002414:	4a31      	ldr	r2, [pc, #196]	@ (80024dc <HAL_I2S_Init+0x27c>)
 8002416:	e001      	b.n	800241c <HAL_I2S_Init+0x1bc>
 8002418:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 800241c:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8002420:	f023 030f 	bic.w	r3, r3, #15
 8002424:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	4a2b      	ldr	r2, [pc, #172]	@ (80024d8 <HAL_I2S_Init+0x278>)
 800242c:	4293      	cmp	r3, r2
 800242e:	d101      	bne.n	8002434 <HAL_I2S_Init+0x1d4>
 8002430:	4b2a      	ldr	r3, [pc, #168]	@ (80024dc <HAL_I2S_Init+0x27c>)
 8002432:	e001      	b.n	8002438 <HAL_I2S_Init+0x1d8>
 8002434:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002438:	2202      	movs	r2, #2
 800243a:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	4a25      	ldr	r2, [pc, #148]	@ (80024d8 <HAL_I2S_Init+0x278>)
 8002442:	4293      	cmp	r3, r2
 8002444:	d101      	bne.n	800244a <HAL_I2S_Init+0x1ea>
 8002446:	4b25      	ldr	r3, [pc, #148]	@ (80024dc <HAL_I2S_Init+0x27c>)
 8002448:	e001      	b.n	800244e <HAL_I2S_Init+0x1ee>
 800244a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800244e:	69db      	ldr	r3, [r3, #28]
 8002450:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	685b      	ldr	r3, [r3, #4]
 8002456:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800245a:	d003      	beq.n	8002464 <HAL_I2S_Init+0x204>
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	685b      	ldr	r3, [r3, #4]
 8002460:	2b00      	cmp	r3, #0
 8002462:	d103      	bne.n	800246c <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8002464:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002468:	613b      	str	r3, [r7, #16]
 800246a:	e001      	b.n	8002470 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 800246c:	2300      	movs	r3, #0
 800246e:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8002470:	693b      	ldr	r3, [r7, #16]
 8002472:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	689b      	ldr	r3, [r3, #8]
 8002478:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 800247a:	4313      	orrs	r3, r2
 800247c:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	68db      	ldr	r3, [r3, #12]
 8002482:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8002484:	4313      	orrs	r3, r2
 8002486:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	699b      	ldr	r3, [r3, #24]
 800248c:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 800248e:	4313      	orrs	r3, r2
 8002490:	b29a      	uxth	r2, r3
 8002492:	897b      	ldrh	r3, [r7, #10]
 8002494:	4313      	orrs	r3, r2
 8002496:	b29b      	uxth	r3, r3
 8002498:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800249c:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	4a0d      	ldr	r2, [pc, #52]	@ (80024d8 <HAL_I2S_Init+0x278>)
 80024a4:	4293      	cmp	r3, r2
 80024a6:	d101      	bne.n	80024ac <HAL_I2S_Init+0x24c>
 80024a8:	4b0c      	ldr	r3, [pc, #48]	@ (80024dc <HAL_I2S_Init+0x27c>)
 80024aa:	e001      	b.n	80024b0 <HAL_I2S_Init+0x250>
 80024ac:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80024b0:	897a      	ldrh	r2, [r7, #10]
 80024b2:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	2200      	movs	r2, #0
 80024b8:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	2201      	movs	r2, #1
 80024be:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 80024c2:	2300      	movs	r3, #0
}
 80024c4:	4618      	mov	r0, r3
 80024c6:	3720      	adds	r7, #32
 80024c8:	46bd      	mov	sp, r7
 80024ca:	bd80      	pop	{r7, pc}
 80024cc:	080027fd 	.word	0x080027fd
 80024d0:	cccccccd 	.word	0xcccccccd
 80024d4:	08002911 	.word	0x08002911
 80024d8:	40003800 	.word	0x40003800
 80024dc:	40003400 	.word	0x40003400

080024e0 <HAL_I2S_Transmit_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Transmit_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 80024e0:	b580      	push	{r7, lr}
 80024e2:	b086      	sub	sp, #24
 80024e4:	af00      	add	r7, sp, #0
 80024e6:	60f8      	str	r0, [r7, #12]
 80024e8:	60b9      	str	r1, [r7, #8]
 80024ea:	4613      	mov	r3, r2
 80024ec:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 80024ee:	68bb      	ldr	r3, [r7, #8]
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d002      	beq.n	80024fa <HAL_I2S_Transmit_DMA+0x1a>
 80024f4:	88fb      	ldrh	r3, [r7, #6]
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d101      	bne.n	80024fe <HAL_I2S_Transmit_DMA+0x1e>
  {
    return  HAL_ERROR;
 80024fa:	2301      	movs	r3, #1
 80024fc:	e08a      	b.n	8002614 <HAL_I2S_Transmit_DMA+0x134>
  }

  if (hi2s->State != HAL_I2S_STATE_READY)
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002504:	b2db      	uxtb	r3, r3
 8002506:	2b01      	cmp	r3, #1
 8002508:	d001      	beq.n	800250e <HAL_I2S_Transmit_DMA+0x2e>
  {
    return HAL_BUSY;
 800250a:	2302      	movs	r3, #2
 800250c:	e082      	b.n	8002614 <HAL_I2S_Transmit_DMA+0x134>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002514:	b2db      	uxtb	r3, r3
 8002516:	2b01      	cmp	r3, #1
 8002518:	d101      	bne.n	800251e <HAL_I2S_Transmit_DMA+0x3e>
 800251a:	2302      	movs	r3, #2
 800251c:	e07a      	b.n	8002614 <HAL_I2S_Transmit_DMA+0x134>
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	2201      	movs	r2, #1
 8002522:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_TX;
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	2203      	movs	r2, #3
 800252a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 800252e:	68fb      	ldr	r3, [r7, #12]
 8002530:	2200      	movs	r2, #0
 8002532:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->pTxBuffPtr = pData;
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	68ba      	ldr	r2, [r7, #8]
 8002538:	625a      	str	r2, [r3, #36]	@ 0x24

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	69db      	ldr	r3, [r3, #28]
 8002540:	f003 0307 	and.w	r3, r3, #7
 8002544:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 8002546:	697b      	ldr	r3, [r7, #20]
 8002548:	2b03      	cmp	r3, #3
 800254a:	d002      	beq.n	8002552 <HAL_I2S_Transmit_DMA+0x72>
 800254c:	697b      	ldr	r3, [r7, #20]
 800254e:	2b05      	cmp	r3, #5
 8002550:	d10a      	bne.n	8002568 <HAL_I2S_Transmit_DMA+0x88>
  {
    hi2s->TxXferSize = (Size << 1U);
 8002552:	88fb      	ldrh	r3, [r7, #6]
 8002554:	005b      	lsls	r3, r3, #1
 8002556:	b29a      	uxth	r2, r3
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2s->TxXferCount = (Size << 1U);
 800255c:	88fb      	ldrh	r3, [r7, #6]
 800255e:	005b      	lsls	r3, r3, #1
 8002560:	b29a      	uxth	r2, r3
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002566:	e005      	b.n	8002574 <HAL_I2S_Transmit_DMA+0x94>
  }
  else
  {
    hi2s->TxXferSize = Size;
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	88fa      	ldrh	r2, [r7, #6]
 800256c:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2s->TxXferCount = Size;
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	88fa      	ldrh	r2, [r7, #6]
 8002572:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }

  /* Set the I2S Tx DMA Half transfer complete callback */
  hi2s->hdmatx->XferHalfCpltCallback = I2S_DMATxHalfCplt;
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002578:	4a28      	ldr	r2, [pc, #160]	@ (800261c <HAL_I2S_Transmit_DMA+0x13c>)
 800257a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the I2S Tx DMA transfer complete callback */
  hi2s->hdmatx->XferCpltCallback = I2S_DMATxCplt;
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002580:	4a27      	ldr	r2, [pc, #156]	@ (8002620 <HAL_I2S_Transmit_DMA+0x140>)
 8002582:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hi2s->hdmatx->XferErrorCallback = I2S_DMAError;
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002588:	4a26      	ldr	r2, [pc, #152]	@ (8002624 <HAL_I2S_Transmit_DMA+0x144>)
 800258a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	6b98      	ldr	r0, [r3, #56]	@ 0x38
                                 (uint32_t)hi2s->pTxBuffPtr,
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8002594:	4619      	mov	r1, r3
                                 (uint32_t)&hi2s->Instance->DR,
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	330c      	adds	r3, #12
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 800259c:	461a      	mov	r2, r3
                                 hi2s->TxXferSize))
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80025a2:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 80025a4:	f7ff f9b8 	bl	8001918 <HAL_DMA_Start_IT>
 80025a8:	4603      	mov	r3, r0
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d00f      	beq.n	80025ce <HAL_I2S_Transmit_DMA+0xee>
  {
    /* Update SPI error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025b2:	f043 0208 	orr.w	r2, r3, #8
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	2201      	movs	r2, #1
 80025be:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    __HAL_UNLOCK(hi2s);
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	2200      	movs	r2, #0
 80025c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    return HAL_ERROR;
 80025ca:	2301      	movs	r3, #1
 80025cc:	e022      	b.n	8002614 <HAL_I2S_Transmit_DMA+0x134>
  }

  __HAL_UNLOCK(hi2s);
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	2200      	movs	r2, #0
 80025d2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if the I2S Tx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_TXDMAEN))
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	685b      	ldr	r3, [r3, #4]
 80025dc:	f003 0302 	and.w	r3, r3, #2
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d107      	bne.n	80025f4 <HAL_I2S_Transmit_DMA+0x114>
  {
    /* Enable Tx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	685a      	ldr	r2, [r3, #4]
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	f042 0202 	orr.w	r2, r2, #2
 80025f2:	605a      	str	r2, [r3, #4]
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	69db      	ldr	r3, [r3, #28]
 80025fa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d107      	bne.n	8002612 <HAL_I2S_Transmit_DMA+0x132>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	69da      	ldr	r2, [r3, #28]
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8002610:	61da      	str	r2, [r3, #28]
  }

  return HAL_OK;
 8002612:	2300      	movs	r3, #0
}
 8002614:	4618      	mov	r0, r3
 8002616:	3718      	adds	r7, #24
 8002618:	46bd      	mov	sp, r7
 800261a:	bd80      	pop	{r7, pc}
 800261c:	080026db 	.word	0x080026db
 8002620:	08002699 	.word	0x08002699
 8002624:	080026f7 	.word	0x080026f7

08002628 <HAL_I2S_IRQHandler>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
void HAL_I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8002628:	b580      	push	{r7, lr}
 800262a:	b082      	sub	sp, #8
 800262c:	af00      	add	r7, sp, #0
 800262e:	6078      	str	r0, [r7, #4]
  /* Call the IrqHandler ISR set during HAL_I2S_INIT */
  hi2s->IrqHandlerISR(hi2s);
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002634:	6878      	ldr	r0, [r7, #4]
 8002636:	4798      	blx	r3
}
 8002638:	bf00      	nop
 800263a:	3708      	adds	r7, #8
 800263c:	46bd      	mov	sp, r7
 800263e:	bd80      	pop	{r7, pc}

08002640 <HAL_I2S_TxHalfCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxHalfCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8002640:	b480      	push	{r7}
 8002642:	b083      	sub	sp, #12
 8002644:	af00      	add	r7, sp, #0
 8002646:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxHalfCpltCallback could be implemented in the user file
   */
}
 8002648:	bf00      	nop
 800264a:	370c      	adds	r7, #12
 800264c:	46bd      	mov	sp, r7
 800264e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002652:	4770      	bx	lr

08002654 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8002654:	b480      	push	{r7}
 8002656:	b083      	sub	sp, #12
 8002658:	af00      	add	r7, sp, #0
 800265a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 800265c:	bf00      	nop
 800265e:	370c      	adds	r7, #12
 8002660:	46bd      	mov	sp, r7
 8002662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002666:	4770      	bx	lr

08002668 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8002668:	b480      	push	{r7}
 800266a:	b083      	sub	sp, #12
 800266c:	af00      	add	r7, sp, #0
 800266e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8002670:	bf00      	nop
 8002672:	370c      	adds	r7, #12
 8002674:	46bd      	mov	sp, r7
 8002676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800267a:	4770      	bx	lr

0800267c <HAL_I2S_GetState>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL state
  */
HAL_I2S_StateTypeDef HAL_I2S_GetState(const I2S_HandleTypeDef *hi2s)
{
 800267c:	b480      	push	{r7}
 800267e:	b083      	sub	sp, #12
 8002680:	af00      	add	r7, sp, #0
 8002682:	6078      	str	r0, [r7, #4]
  return hi2s->State;
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800268a:	b2db      	uxtb	r3, r3
}
 800268c:	4618      	mov	r0, r3
 800268e:	370c      	adds	r7, #12
 8002690:	46bd      	mov	sp, r7
 8002692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002696:	4770      	bx	lr

08002698 <I2S_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 8002698:	b580      	push	{r7, lr}
 800269a:	b084      	sub	sp, #16
 800269c:	af00      	add	r7, sp, #0
 800269e:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80026a4:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	69db      	ldr	r3, [r3, #28]
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d10e      	bne.n	80026cc <I2S_DMATxCplt+0x34>
  {
    /* Disable Tx DMA Request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	685a      	ldr	r2, [r3, #4]
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	f022 0202 	bic.w	r2, r2, #2
 80026bc:	605a      	str	r2, [r3, #4]

    hi2s->TxXferCount = 0U;
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	2200      	movs	r2, #0
 80026c2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2s->State = HAL_I2S_STATE_READY;
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	2201      	movs	r2, #1
 80026c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }
  /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxCpltCallback(hi2s);
#else
  HAL_I2S_TxCpltCallback(hi2s);
 80026cc:	68f8      	ldr	r0, [r7, #12]
 80026ce:	f7fd ffa3 	bl	8000618 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 80026d2:	bf00      	nop
 80026d4:	3710      	adds	r7, #16
 80026d6:	46bd      	mov	sp, r7
 80026d8:	bd80      	pop	{r7, pc}

080026da <I2S_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80026da:	b580      	push	{r7, lr}
 80026dc:	b084      	sub	sp, #16
 80026de:	af00      	add	r7, sp, #0
 80026e0:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80026e6:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxHalfCpltCallback(hi2s);
#else
  HAL_I2S_TxHalfCpltCallback(hi2s);
 80026e8:	68f8      	ldr	r0, [r7, #12]
 80026ea:	f7ff ffa9 	bl	8002640 <HAL_I2S_TxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 80026ee:	bf00      	nop
 80026f0:	3710      	adds	r7, #16
 80026f2:	46bd      	mov	sp, r7
 80026f4:	bd80      	pop	{r7, pc}

080026f6 <I2S_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMAError(DMA_HandleTypeDef *hdma)
{
 80026f6:	b580      	push	{r7, lr}
 80026f8:	b084      	sub	sp, #16
 80026fa:	af00      	add	r7, sp, #0
 80026fc:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002702:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	685a      	ldr	r2, [r3, #4]
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	f022 0203 	bic.w	r2, r2, #3
 8002712:	605a      	str	r2, [r3, #4]
  hi2s->TxXferCount = 0U;
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	2200      	movs	r2, #0
 8002718:	855a      	strh	r2, [r3, #42]	@ 0x2a
  hi2s->RxXferCount = 0U;
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	2200      	movs	r2, #0
 800271e:	865a      	strh	r2, [r3, #50]	@ 0x32

  hi2s->State = HAL_I2S_STATE_READY;
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	2201      	movs	r2, #1
 8002724:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800272c:	f043 0208 	orr.w	r2, r3, #8
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 8002734:	68f8      	ldr	r0, [r7, #12]
 8002736:	f7ff ff97 	bl	8002668 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 800273a:	bf00      	nop
 800273c:	3710      	adds	r7, #16
 800273e:	46bd      	mov	sp, r7
 8002740:	bd80      	pop	{r7, pc}

08002742 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8002742:	b580      	push	{r7, lr}
 8002744:	b082      	sub	sp, #8
 8002746:	af00      	add	r7, sp, #0
 8002748:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800274e:	881a      	ldrh	r2, [r3, #0]
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800275a:	1c9a      	adds	r2, r3, #2
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002764:	b29b      	uxth	r3, r3
 8002766:	3b01      	subs	r3, #1
 8002768:	b29a      	uxth	r2, r3
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002772:	b29b      	uxth	r3, r3
 8002774:	2b00      	cmp	r3, #0
 8002776:	d10e      	bne.n	8002796 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	685a      	ldr	r2, [r3, #4]
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8002786:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	2201      	movs	r2, #1
 800278c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8002790:	6878      	ldr	r0, [r7, #4]
 8002792:	f7fd ff41 	bl	8000618 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8002796:	bf00      	nop
 8002798:	3708      	adds	r7, #8
 800279a:	46bd      	mov	sp, r7
 800279c:	bd80      	pop	{r7, pc}

0800279e <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 800279e:	b580      	push	{r7, lr}
 80027a0:	b082      	sub	sp, #8
 80027a2:	af00      	add	r7, sp, #0
 80027a4:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	68da      	ldr	r2, [r3, #12]
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027b0:	b292      	uxth	r2, r2
 80027b2:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027b8:	1c9a      	adds	r2, r3, #2
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80027c2:	b29b      	uxth	r3, r3
 80027c4:	3b01      	subs	r3, #1
 80027c6:	b29a      	uxth	r2, r3
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80027d0:	b29b      	uxth	r3, r3
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d10e      	bne.n	80027f4 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	685a      	ldr	r2, [r3, #4]
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80027e4:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	2201      	movs	r2, #1
 80027ea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 80027ee:	6878      	ldr	r0, [r7, #4]
 80027f0:	f7ff ff30 	bl	8002654 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 80027f4:	bf00      	nop
 80027f6:	3708      	adds	r7, #8
 80027f8:	46bd      	mov	sp, r7
 80027fa:	bd80      	pop	{r7, pc}

080027fc <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80027fc:	b580      	push	{r7, lr}
 80027fe:	b086      	sub	sp, #24
 8002800:	af00      	add	r7, sp, #0
 8002802:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	689b      	ldr	r3, [r3, #8]
 800280a:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002812:	b2db      	uxtb	r3, r3
 8002814:	2b04      	cmp	r3, #4
 8002816:	d13a      	bne.n	800288e <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8002818:	697b      	ldr	r3, [r7, #20]
 800281a:	f003 0301 	and.w	r3, r3, #1
 800281e:	2b01      	cmp	r3, #1
 8002820:	d109      	bne.n	8002836 <I2S_IRQHandler+0x3a>
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	685b      	ldr	r3, [r3, #4]
 8002828:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800282c:	2b40      	cmp	r3, #64	@ 0x40
 800282e:	d102      	bne.n	8002836 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8002830:	6878      	ldr	r0, [r7, #4]
 8002832:	f7ff ffb4 	bl	800279e <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8002836:	697b      	ldr	r3, [r7, #20]
 8002838:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800283c:	2b40      	cmp	r3, #64	@ 0x40
 800283e:	d126      	bne.n	800288e <I2S_IRQHandler+0x92>
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	685b      	ldr	r3, [r3, #4]
 8002846:	f003 0320 	and.w	r3, r3, #32
 800284a:	2b20      	cmp	r3, #32
 800284c:	d11f      	bne.n	800288e <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	685a      	ldr	r2, [r3, #4]
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800285c:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 800285e:	2300      	movs	r3, #0
 8002860:	613b      	str	r3, [r7, #16]
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	68db      	ldr	r3, [r3, #12]
 8002868:	613b      	str	r3, [r7, #16]
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	689b      	ldr	r3, [r3, #8]
 8002870:	613b      	str	r3, [r7, #16]
 8002872:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	2201      	movs	r2, #1
 8002878:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002880:	f043 0202 	orr.w	r2, r3, #2
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002888:	6878      	ldr	r0, [r7, #4]
 800288a:	f7ff feed 	bl	8002668 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002894:	b2db      	uxtb	r3, r3
 8002896:	2b03      	cmp	r3, #3
 8002898:	d136      	bne.n	8002908 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 800289a:	697b      	ldr	r3, [r7, #20]
 800289c:	f003 0302 	and.w	r3, r3, #2
 80028a0:	2b02      	cmp	r3, #2
 80028a2:	d109      	bne.n	80028b8 <I2S_IRQHandler+0xbc>
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	685b      	ldr	r3, [r3, #4]
 80028aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80028ae:	2b80      	cmp	r3, #128	@ 0x80
 80028b0:	d102      	bne.n	80028b8 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 80028b2:	6878      	ldr	r0, [r7, #4]
 80028b4:	f7ff ff45 	bl	8002742 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80028b8:	697b      	ldr	r3, [r7, #20]
 80028ba:	f003 0308 	and.w	r3, r3, #8
 80028be:	2b08      	cmp	r3, #8
 80028c0:	d122      	bne.n	8002908 <I2S_IRQHandler+0x10c>
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	685b      	ldr	r3, [r3, #4]
 80028c8:	f003 0320 	and.w	r3, r3, #32
 80028cc:	2b20      	cmp	r3, #32
 80028ce:	d11b      	bne.n	8002908 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	685a      	ldr	r2, [r3, #4]
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80028de:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 80028e0:	2300      	movs	r3, #0
 80028e2:	60fb      	str	r3, [r7, #12]
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	689b      	ldr	r3, [r3, #8]
 80028ea:	60fb      	str	r3, [r7, #12]
 80028ec:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	2201      	movs	r2, #1
 80028f2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028fa:	f043 0204 	orr.w	r2, r3, #4
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002902:	6878      	ldr	r0, [r7, #4]
 8002904:	f7ff feb0 	bl	8002668 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002908:	bf00      	nop
 800290a:	3718      	adds	r7, #24
 800290c:	46bd      	mov	sp, r7
 800290e:	bd80      	pop	{r7, pc}

08002910 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8002910:	b580      	push	{r7, lr}
 8002912:	b088      	sub	sp, #32
 8002914:	af00      	add	r7, sp, #0
 8002916:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	689b      	ldr	r3, [r3, #8]
 800291e:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	4a92      	ldr	r2, [pc, #584]	@ (8002b70 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002926:	4293      	cmp	r3, r2
 8002928:	d101      	bne.n	800292e <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 800292a:	4b92      	ldr	r3, [pc, #584]	@ (8002b74 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800292c:	e001      	b.n	8002932 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 800292e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002932:	689b      	ldr	r3, [r3, #8]
 8002934:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	685b      	ldr	r3, [r3, #4]
 800293c:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	4a8b      	ldr	r2, [pc, #556]	@ (8002b70 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002944:	4293      	cmp	r3, r2
 8002946:	d101      	bne.n	800294c <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8002948:	4b8a      	ldr	r3, [pc, #552]	@ (8002b74 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800294a:	e001      	b.n	8002950 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 800294c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002950:	685b      	ldr	r3, [r3, #4]
 8002952:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	685b      	ldr	r3, [r3, #4]
 8002958:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800295c:	d004      	beq.n	8002968 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	685b      	ldr	r3, [r3, #4]
 8002962:	2b00      	cmp	r3, #0
 8002964:	f040 8099 	bne.w	8002a9a <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8002968:	69fb      	ldr	r3, [r7, #28]
 800296a:	f003 0302 	and.w	r3, r3, #2
 800296e:	2b02      	cmp	r3, #2
 8002970:	d107      	bne.n	8002982 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8002972:	697b      	ldr	r3, [r7, #20]
 8002974:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002978:	2b00      	cmp	r3, #0
 800297a:	d002      	beq.n	8002982 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 800297c:	6878      	ldr	r0, [r7, #4]
 800297e:	f000 f925 	bl	8002bcc <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8002982:	69bb      	ldr	r3, [r7, #24]
 8002984:	f003 0301 	and.w	r3, r3, #1
 8002988:	2b01      	cmp	r3, #1
 800298a:	d107      	bne.n	800299c <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 800298c:	693b      	ldr	r3, [r7, #16]
 800298e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002992:	2b00      	cmp	r3, #0
 8002994:	d002      	beq.n	800299c <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8002996:	6878      	ldr	r0, [r7, #4]
 8002998:	f000 f9c8 	bl	8002d2c <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 800299c:	69bb      	ldr	r3, [r7, #24]
 800299e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80029a2:	2b40      	cmp	r3, #64	@ 0x40
 80029a4:	d13a      	bne.n	8002a1c <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 80029a6:	693b      	ldr	r3, [r7, #16]
 80029a8:	f003 0320 	and.w	r3, r3, #32
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d035      	beq.n	8002a1c <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	4a6e      	ldr	r2, [pc, #440]	@ (8002b70 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80029b6:	4293      	cmp	r3, r2
 80029b8:	d101      	bne.n	80029be <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 80029ba:	4b6e      	ldr	r3, [pc, #440]	@ (8002b74 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80029bc:	e001      	b.n	80029c2 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 80029be:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80029c2:	685a      	ldr	r2, [r3, #4]
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	4969      	ldr	r1, [pc, #420]	@ (8002b70 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80029ca:	428b      	cmp	r3, r1
 80029cc:	d101      	bne.n	80029d2 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 80029ce:	4b69      	ldr	r3, [pc, #420]	@ (8002b74 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80029d0:	e001      	b.n	80029d6 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 80029d2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80029d6:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80029da:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	685a      	ldr	r2, [r3, #4]
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80029ea:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80029ec:	2300      	movs	r3, #0
 80029ee:	60fb      	str	r3, [r7, #12]
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	68db      	ldr	r3, [r3, #12]
 80029f6:	60fb      	str	r3, [r7, #12]
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	689b      	ldr	r3, [r3, #8]
 80029fe:	60fb      	str	r3, [r7, #12]
 8002a00:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	2201      	movs	r2, #1
 8002a06:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a0e:	f043 0202 	orr.w	r2, r3, #2
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002a16:	6878      	ldr	r0, [r7, #4]
 8002a18:	f7ff fe26 	bl	8002668 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8002a1c:	69fb      	ldr	r3, [r7, #28]
 8002a1e:	f003 0308 	and.w	r3, r3, #8
 8002a22:	2b08      	cmp	r3, #8
 8002a24:	f040 80c3 	bne.w	8002bae <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 8002a28:	697b      	ldr	r3, [r7, #20]
 8002a2a:	f003 0320 	and.w	r3, r3, #32
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	f000 80bd 	beq.w	8002bae <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	685a      	ldr	r2, [r3, #4]
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8002a42:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	4a49      	ldr	r2, [pc, #292]	@ (8002b70 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002a4a:	4293      	cmp	r3, r2
 8002a4c:	d101      	bne.n	8002a52 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8002a4e:	4b49      	ldr	r3, [pc, #292]	@ (8002b74 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002a50:	e001      	b.n	8002a56 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8002a52:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002a56:	685a      	ldr	r2, [r3, #4]
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	4944      	ldr	r1, [pc, #272]	@ (8002b70 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002a5e:	428b      	cmp	r3, r1
 8002a60:	d101      	bne.n	8002a66 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8002a62:	4b44      	ldr	r3, [pc, #272]	@ (8002b74 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002a64:	e001      	b.n	8002a6a <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8002a66:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002a6a:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002a6e:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8002a70:	2300      	movs	r3, #0
 8002a72:	60bb      	str	r3, [r7, #8]
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	689b      	ldr	r3, [r3, #8]
 8002a7a:	60bb      	str	r3, [r7, #8]
 8002a7c:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	2201      	movs	r2, #1
 8002a82:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a8a:	f043 0204 	orr.w	r2, r3, #4
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002a92:	6878      	ldr	r0, [r7, #4]
 8002a94:	f7ff fde8 	bl	8002668 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8002a98:	e089      	b.n	8002bae <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8002a9a:	69bb      	ldr	r3, [r7, #24]
 8002a9c:	f003 0302 	and.w	r3, r3, #2
 8002aa0:	2b02      	cmp	r3, #2
 8002aa2:	d107      	bne.n	8002ab4 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8002aa4:	693b      	ldr	r3, [r7, #16]
 8002aa6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d002      	beq.n	8002ab4 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8002aae:	6878      	ldr	r0, [r7, #4]
 8002ab0:	f000 f8be 	bl	8002c30 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8002ab4:	69fb      	ldr	r3, [r7, #28]
 8002ab6:	f003 0301 	and.w	r3, r3, #1
 8002aba:	2b01      	cmp	r3, #1
 8002abc:	d107      	bne.n	8002ace <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8002abe:	697b      	ldr	r3, [r7, #20]
 8002ac0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d002      	beq.n	8002ace <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8002ac8:	6878      	ldr	r0, [r7, #4]
 8002aca:	f000 f8fd 	bl	8002cc8 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8002ace:	69fb      	ldr	r3, [r7, #28]
 8002ad0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002ad4:	2b40      	cmp	r3, #64	@ 0x40
 8002ad6:	d12f      	bne.n	8002b38 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8002ad8:	697b      	ldr	r3, [r7, #20]
 8002ada:	f003 0320 	and.w	r3, r3, #32
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d02a      	beq.n	8002b38 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	685a      	ldr	r2, [r3, #4]
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002af0:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	4a1e      	ldr	r2, [pc, #120]	@ (8002b70 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002af8:	4293      	cmp	r3, r2
 8002afa:	d101      	bne.n	8002b00 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8002afc:	4b1d      	ldr	r3, [pc, #116]	@ (8002b74 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002afe:	e001      	b.n	8002b04 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8002b00:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002b04:	685a      	ldr	r2, [r3, #4]
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	4919      	ldr	r1, [pc, #100]	@ (8002b70 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002b0c:	428b      	cmp	r3, r1
 8002b0e:	d101      	bne.n	8002b14 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8002b10:	4b18      	ldr	r3, [pc, #96]	@ (8002b74 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002b12:	e001      	b.n	8002b18 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8002b14:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002b18:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8002b1c:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	2201      	movs	r2, #1
 8002b22:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b2a:	f043 0202 	orr.w	r2, r3, #2
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002b32:	6878      	ldr	r0, [r7, #4]
 8002b34:	f7ff fd98 	bl	8002668 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8002b38:	69bb      	ldr	r3, [r7, #24]
 8002b3a:	f003 0308 	and.w	r3, r3, #8
 8002b3e:	2b08      	cmp	r3, #8
 8002b40:	d136      	bne.n	8002bb0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 8002b42:	693b      	ldr	r3, [r7, #16]
 8002b44:	f003 0320 	and.w	r3, r3, #32
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d031      	beq.n	8002bb0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	4a07      	ldr	r2, [pc, #28]	@ (8002b70 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002b52:	4293      	cmp	r3, r2
 8002b54:	d101      	bne.n	8002b5a <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8002b56:	4b07      	ldr	r3, [pc, #28]	@ (8002b74 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002b58:	e001      	b.n	8002b5e <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8002b5a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002b5e:	685a      	ldr	r2, [r3, #4]
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	4902      	ldr	r1, [pc, #8]	@ (8002b70 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002b66:	428b      	cmp	r3, r1
 8002b68:	d106      	bne.n	8002b78 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 8002b6a:	4b02      	ldr	r3, [pc, #8]	@ (8002b74 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002b6c:	e006      	b.n	8002b7c <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 8002b6e:	bf00      	nop
 8002b70:	40003800 	.word	0x40003800
 8002b74:	40003400 	.word	0x40003400
 8002b78:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002b7c:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8002b80:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	685a      	ldr	r2, [r3, #4]
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002b90:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	2201      	movs	r2, #1
 8002b96:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b9e:	f043 0204 	orr.w	r2, r3, #4
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002ba6:	6878      	ldr	r0, [r7, #4]
 8002ba8:	f7ff fd5e 	bl	8002668 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002bac:	e000      	b.n	8002bb0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8002bae:	bf00      	nop
}
 8002bb0:	bf00      	nop
 8002bb2:	3720      	adds	r7, #32
 8002bb4:	46bd      	mov	sp, r7
 8002bb6:	bd80      	pop	{r7, pc}

08002bb8 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8002bb8:	b480      	push	{r7}
 8002bba:	b083      	sub	sp, #12
 8002bbc:	af00      	add	r7, sp, #0
 8002bbe:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8002bc0:	bf00      	nop
 8002bc2:	370c      	adds	r7, #12
 8002bc4:	46bd      	mov	sp, r7
 8002bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bca:	4770      	bx	lr

08002bcc <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8002bcc:	b580      	push	{r7, lr}
 8002bce:	b082      	sub	sp, #8
 8002bd0:	af00      	add	r7, sp, #0
 8002bd2:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bd8:	1c99      	adds	r1, r3, #2
 8002bda:	687a      	ldr	r2, [r7, #4]
 8002bdc:	6251      	str	r1, [r2, #36]	@ 0x24
 8002bde:	881a      	ldrh	r2, [r3, #0]
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002bea:	b29b      	uxth	r3, r3
 8002bec:	3b01      	subs	r3, #1
 8002bee:	b29a      	uxth	r2, r3
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002bf8:	b29b      	uxth	r3, r3
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d113      	bne.n	8002c26 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	685a      	ldr	r2, [r3, #4]
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8002c0c:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8002c12:	b29b      	uxth	r3, r3
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d106      	bne.n	8002c26 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	2201      	movs	r2, #1
 8002c1c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8002c20:	6878      	ldr	r0, [r7, #4]
 8002c22:	f7ff ffc9 	bl	8002bb8 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002c26:	bf00      	nop
 8002c28:	3708      	adds	r7, #8
 8002c2a:	46bd      	mov	sp, r7
 8002c2c:	bd80      	pop	{r7, pc}
	...

08002c30 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8002c30:	b580      	push	{r7, lr}
 8002c32:	b082      	sub	sp, #8
 8002c34:	af00      	add	r7, sp, #0
 8002c36:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c3c:	1c99      	adds	r1, r3, #2
 8002c3e:	687a      	ldr	r2, [r7, #4]
 8002c40:	6251      	str	r1, [r2, #36]	@ 0x24
 8002c42:	8819      	ldrh	r1, [r3, #0]
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	4a1d      	ldr	r2, [pc, #116]	@ (8002cc0 <I2SEx_TxISR_I2SExt+0x90>)
 8002c4a:	4293      	cmp	r3, r2
 8002c4c:	d101      	bne.n	8002c52 <I2SEx_TxISR_I2SExt+0x22>
 8002c4e:	4b1d      	ldr	r3, [pc, #116]	@ (8002cc4 <I2SEx_TxISR_I2SExt+0x94>)
 8002c50:	e001      	b.n	8002c56 <I2SEx_TxISR_I2SExt+0x26>
 8002c52:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002c56:	460a      	mov	r2, r1
 8002c58:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c5e:	b29b      	uxth	r3, r3
 8002c60:	3b01      	subs	r3, #1
 8002c62:	b29a      	uxth	r2, r3
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c6c:	b29b      	uxth	r3, r3
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d121      	bne.n	8002cb6 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	4a12      	ldr	r2, [pc, #72]	@ (8002cc0 <I2SEx_TxISR_I2SExt+0x90>)
 8002c78:	4293      	cmp	r3, r2
 8002c7a:	d101      	bne.n	8002c80 <I2SEx_TxISR_I2SExt+0x50>
 8002c7c:	4b11      	ldr	r3, [pc, #68]	@ (8002cc4 <I2SEx_TxISR_I2SExt+0x94>)
 8002c7e:	e001      	b.n	8002c84 <I2SEx_TxISR_I2SExt+0x54>
 8002c80:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002c84:	685a      	ldr	r2, [r3, #4]
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	490d      	ldr	r1, [pc, #52]	@ (8002cc0 <I2SEx_TxISR_I2SExt+0x90>)
 8002c8c:	428b      	cmp	r3, r1
 8002c8e:	d101      	bne.n	8002c94 <I2SEx_TxISR_I2SExt+0x64>
 8002c90:	4b0c      	ldr	r3, [pc, #48]	@ (8002cc4 <I2SEx_TxISR_I2SExt+0x94>)
 8002c92:	e001      	b.n	8002c98 <I2SEx_TxISR_I2SExt+0x68>
 8002c94:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002c98:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8002c9c:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8002ca2:	b29b      	uxth	r3, r3
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d106      	bne.n	8002cb6 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	2201      	movs	r2, #1
 8002cac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8002cb0:	6878      	ldr	r0, [r7, #4]
 8002cb2:	f7ff ff81 	bl	8002bb8 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002cb6:	bf00      	nop
 8002cb8:	3708      	adds	r7, #8
 8002cba:	46bd      	mov	sp, r7
 8002cbc:	bd80      	pop	{r7, pc}
 8002cbe:	bf00      	nop
 8002cc0:	40003800 	.word	0x40003800
 8002cc4:	40003400 	.word	0x40003400

08002cc8 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8002cc8:	b580      	push	{r7, lr}
 8002cca:	b082      	sub	sp, #8
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	68d8      	ldr	r0, [r3, #12]
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002cda:	1c99      	adds	r1, r3, #2
 8002cdc:	687a      	ldr	r2, [r7, #4]
 8002cde:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8002ce0:	b282      	uxth	r2, r0
 8002ce2:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8002ce8:	b29b      	uxth	r3, r3
 8002cea:	3b01      	subs	r3, #1
 8002cec:	b29a      	uxth	r2, r3
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8002cf6:	b29b      	uxth	r3, r3
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d113      	bne.n	8002d24 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	685a      	ldr	r2, [r3, #4]
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002d0a:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d10:	b29b      	uxth	r3, r3
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d106      	bne.n	8002d24 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	2201      	movs	r2, #1
 8002d1a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8002d1e:	6878      	ldr	r0, [r7, #4]
 8002d20:	f7ff ff4a 	bl	8002bb8 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002d24:	bf00      	nop
 8002d26:	3708      	adds	r7, #8
 8002d28:	46bd      	mov	sp, r7
 8002d2a:	bd80      	pop	{r7, pc}

08002d2c <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8002d2c:	b580      	push	{r7, lr}
 8002d2e:	b082      	sub	sp, #8
 8002d30:	af00      	add	r7, sp, #0
 8002d32:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	4a20      	ldr	r2, [pc, #128]	@ (8002dbc <I2SEx_RxISR_I2SExt+0x90>)
 8002d3a:	4293      	cmp	r3, r2
 8002d3c:	d101      	bne.n	8002d42 <I2SEx_RxISR_I2SExt+0x16>
 8002d3e:	4b20      	ldr	r3, [pc, #128]	@ (8002dc0 <I2SEx_RxISR_I2SExt+0x94>)
 8002d40:	e001      	b.n	8002d46 <I2SEx_RxISR_I2SExt+0x1a>
 8002d42:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002d46:	68d8      	ldr	r0, [r3, #12]
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d4c:	1c99      	adds	r1, r3, #2
 8002d4e:	687a      	ldr	r2, [r7, #4]
 8002d50:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8002d52:	b282      	uxth	r2, r0
 8002d54:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8002d5a:	b29b      	uxth	r3, r3
 8002d5c:	3b01      	subs	r3, #1
 8002d5e:	b29a      	uxth	r2, r3
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8002d68:	b29b      	uxth	r3, r3
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d121      	bne.n	8002db2 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	4a12      	ldr	r2, [pc, #72]	@ (8002dbc <I2SEx_RxISR_I2SExt+0x90>)
 8002d74:	4293      	cmp	r3, r2
 8002d76:	d101      	bne.n	8002d7c <I2SEx_RxISR_I2SExt+0x50>
 8002d78:	4b11      	ldr	r3, [pc, #68]	@ (8002dc0 <I2SEx_RxISR_I2SExt+0x94>)
 8002d7a:	e001      	b.n	8002d80 <I2SEx_RxISR_I2SExt+0x54>
 8002d7c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002d80:	685a      	ldr	r2, [r3, #4]
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	490d      	ldr	r1, [pc, #52]	@ (8002dbc <I2SEx_RxISR_I2SExt+0x90>)
 8002d88:	428b      	cmp	r3, r1
 8002d8a:	d101      	bne.n	8002d90 <I2SEx_RxISR_I2SExt+0x64>
 8002d8c:	4b0c      	ldr	r3, [pc, #48]	@ (8002dc0 <I2SEx_RxISR_I2SExt+0x94>)
 8002d8e:	e001      	b.n	8002d94 <I2SEx_RxISR_I2SExt+0x68>
 8002d90:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002d94:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002d98:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d9e:	b29b      	uxth	r3, r3
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d106      	bne.n	8002db2 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	2201      	movs	r2, #1
 8002da8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8002dac:	6878      	ldr	r0, [r7, #4]
 8002dae:	f7ff ff03 	bl	8002bb8 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002db2:	bf00      	nop
 8002db4:	3708      	adds	r7, #8
 8002db6:	46bd      	mov	sp, r7
 8002db8:	bd80      	pop	{r7, pc}
 8002dba:	bf00      	nop
 8002dbc:	40003800 	.word	0x40003800
 8002dc0:	40003400 	.word	0x40003400

08002dc4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002dc4:	b580      	push	{r7, lr}
 8002dc6:	b086      	sub	sp, #24
 8002dc8:	af00      	add	r7, sp, #0
 8002dca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d101      	bne.n	8002dd6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002dd2:	2301      	movs	r3, #1
 8002dd4:	e267      	b.n	80032a6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	f003 0301 	and.w	r3, r3, #1
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d075      	beq.n	8002ece <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002de2:	4b88      	ldr	r3, [pc, #544]	@ (8003004 <HAL_RCC_OscConfig+0x240>)
 8002de4:	689b      	ldr	r3, [r3, #8]
 8002de6:	f003 030c 	and.w	r3, r3, #12
 8002dea:	2b04      	cmp	r3, #4
 8002dec:	d00c      	beq.n	8002e08 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002dee:	4b85      	ldr	r3, [pc, #532]	@ (8003004 <HAL_RCC_OscConfig+0x240>)
 8002df0:	689b      	ldr	r3, [r3, #8]
 8002df2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002df6:	2b08      	cmp	r3, #8
 8002df8:	d112      	bne.n	8002e20 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002dfa:	4b82      	ldr	r3, [pc, #520]	@ (8003004 <HAL_RCC_OscConfig+0x240>)
 8002dfc:	685b      	ldr	r3, [r3, #4]
 8002dfe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002e02:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002e06:	d10b      	bne.n	8002e20 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e08:	4b7e      	ldr	r3, [pc, #504]	@ (8003004 <HAL_RCC_OscConfig+0x240>)
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d05b      	beq.n	8002ecc <HAL_RCC_OscConfig+0x108>
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	685b      	ldr	r3, [r3, #4]
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d157      	bne.n	8002ecc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002e1c:	2301      	movs	r3, #1
 8002e1e:	e242      	b.n	80032a6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	685b      	ldr	r3, [r3, #4]
 8002e24:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002e28:	d106      	bne.n	8002e38 <HAL_RCC_OscConfig+0x74>
 8002e2a:	4b76      	ldr	r3, [pc, #472]	@ (8003004 <HAL_RCC_OscConfig+0x240>)
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	4a75      	ldr	r2, [pc, #468]	@ (8003004 <HAL_RCC_OscConfig+0x240>)
 8002e30:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002e34:	6013      	str	r3, [r2, #0]
 8002e36:	e01d      	b.n	8002e74 <HAL_RCC_OscConfig+0xb0>
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	685b      	ldr	r3, [r3, #4]
 8002e3c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002e40:	d10c      	bne.n	8002e5c <HAL_RCC_OscConfig+0x98>
 8002e42:	4b70      	ldr	r3, [pc, #448]	@ (8003004 <HAL_RCC_OscConfig+0x240>)
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	4a6f      	ldr	r2, [pc, #444]	@ (8003004 <HAL_RCC_OscConfig+0x240>)
 8002e48:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002e4c:	6013      	str	r3, [r2, #0]
 8002e4e:	4b6d      	ldr	r3, [pc, #436]	@ (8003004 <HAL_RCC_OscConfig+0x240>)
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	4a6c      	ldr	r2, [pc, #432]	@ (8003004 <HAL_RCC_OscConfig+0x240>)
 8002e54:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002e58:	6013      	str	r3, [r2, #0]
 8002e5a:	e00b      	b.n	8002e74 <HAL_RCC_OscConfig+0xb0>
 8002e5c:	4b69      	ldr	r3, [pc, #420]	@ (8003004 <HAL_RCC_OscConfig+0x240>)
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	4a68      	ldr	r2, [pc, #416]	@ (8003004 <HAL_RCC_OscConfig+0x240>)
 8002e62:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002e66:	6013      	str	r3, [r2, #0]
 8002e68:	4b66      	ldr	r3, [pc, #408]	@ (8003004 <HAL_RCC_OscConfig+0x240>)
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	4a65      	ldr	r2, [pc, #404]	@ (8003004 <HAL_RCC_OscConfig+0x240>)
 8002e6e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002e72:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	685b      	ldr	r3, [r3, #4]
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d013      	beq.n	8002ea4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e7c:	f7fe fb5c 	bl	8001538 <HAL_GetTick>
 8002e80:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002e82:	e008      	b.n	8002e96 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002e84:	f7fe fb58 	bl	8001538 <HAL_GetTick>
 8002e88:	4602      	mov	r2, r0
 8002e8a:	693b      	ldr	r3, [r7, #16]
 8002e8c:	1ad3      	subs	r3, r2, r3
 8002e8e:	2b64      	cmp	r3, #100	@ 0x64
 8002e90:	d901      	bls.n	8002e96 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002e92:	2303      	movs	r3, #3
 8002e94:	e207      	b.n	80032a6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002e96:	4b5b      	ldr	r3, [pc, #364]	@ (8003004 <HAL_RCC_OscConfig+0x240>)
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d0f0      	beq.n	8002e84 <HAL_RCC_OscConfig+0xc0>
 8002ea2:	e014      	b.n	8002ece <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ea4:	f7fe fb48 	bl	8001538 <HAL_GetTick>
 8002ea8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002eaa:	e008      	b.n	8002ebe <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002eac:	f7fe fb44 	bl	8001538 <HAL_GetTick>
 8002eb0:	4602      	mov	r2, r0
 8002eb2:	693b      	ldr	r3, [r7, #16]
 8002eb4:	1ad3      	subs	r3, r2, r3
 8002eb6:	2b64      	cmp	r3, #100	@ 0x64
 8002eb8:	d901      	bls.n	8002ebe <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002eba:	2303      	movs	r3, #3
 8002ebc:	e1f3      	b.n	80032a6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002ebe:	4b51      	ldr	r3, [pc, #324]	@ (8003004 <HAL_RCC_OscConfig+0x240>)
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d1f0      	bne.n	8002eac <HAL_RCC_OscConfig+0xe8>
 8002eca:	e000      	b.n	8002ece <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ecc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	f003 0302 	and.w	r3, r3, #2
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d063      	beq.n	8002fa2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002eda:	4b4a      	ldr	r3, [pc, #296]	@ (8003004 <HAL_RCC_OscConfig+0x240>)
 8002edc:	689b      	ldr	r3, [r3, #8]
 8002ede:	f003 030c 	and.w	r3, r3, #12
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d00b      	beq.n	8002efe <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002ee6:	4b47      	ldr	r3, [pc, #284]	@ (8003004 <HAL_RCC_OscConfig+0x240>)
 8002ee8:	689b      	ldr	r3, [r3, #8]
 8002eea:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002eee:	2b08      	cmp	r3, #8
 8002ef0:	d11c      	bne.n	8002f2c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002ef2:	4b44      	ldr	r3, [pc, #272]	@ (8003004 <HAL_RCC_OscConfig+0x240>)
 8002ef4:	685b      	ldr	r3, [r3, #4]
 8002ef6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d116      	bne.n	8002f2c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002efe:	4b41      	ldr	r3, [pc, #260]	@ (8003004 <HAL_RCC_OscConfig+0x240>)
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	f003 0302 	and.w	r3, r3, #2
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d005      	beq.n	8002f16 <HAL_RCC_OscConfig+0x152>
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	68db      	ldr	r3, [r3, #12]
 8002f0e:	2b01      	cmp	r3, #1
 8002f10:	d001      	beq.n	8002f16 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002f12:	2301      	movs	r3, #1
 8002f14:	e1c7      	b.n	80032a6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f16:	4b3b      	ldr	r3, [pc, #236]	@ (8003004 <HAL_RCC_OscConfig+0x240>)
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	691b      	ldr	r3, [r3, #16]
 8002f22:	00db      	lsls	r3, r3, #3
 8002f24:	4937      	ldr	r1, [pc, #220]	@ (8003004 <HAL_RCC_OscConfig+0x240>)
 8002f26:	4313      	orrs	r3, r2
 8002f28:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002f2a:	e03a      	b.n	8002fa2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	68db      	ldr	r3, [r3, #12]
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d020      	beq.n	8002f76 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002f34:	4b34      	ldr	r3, [pc, #208]	@ (8003008 <HAL_RCC_OscConfig+0x244>)
 8002f36:	2201      	movs	r2, #1
 8002f38:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f3a:	f7fe fafd 	bl	8001538 <HAL_GetTick>
 8002f3e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f40:	e008      	b.n	8002f54 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002f42:	f7fe faf9 	bl	8001538 <HAL_GetTick>
 8002f46:	4602      	mov	r2, r0
 8002f48:	693b      	ldr	r3, [r7, #16]
 8002f4a:	1ad3      	subs	r3, r2, r3
 8002f4c:	2b02      	cmp	r3, #2
 8002f4e:	d901      	bls.n	8002f54 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002f50:	2303      	movs	r3, #3
 8002f52:	e1a8      	b.n	80032a6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f54:	4b2b      	ldr	r3, [pc, #172]	@ (8003004 <HAL_RCC_OscConfig+0x240>)
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	f003 0302 	and.w	r3, r3, #2
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d0f0      	beq.n	8002f42 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f60:	4b28      	ldr	r3, [pc, #160]	@ (8003004 <HAL_RCC_OscConfig+0x240>)
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	691b      	ldr	r3, [r3, #16]
 8002f6c:	00db      	lsls	r3, r3, #3
 8002f6e:	4925      	ldr	r1, [pc, #148]	@ (8003004 <HAL_RCC_OscConfig+0x240>)
 8002f70:	4313      	orrs	r3, r2
 8002f72:	600b      	str	r3, [r1, #0]
 8002f74:	e015      	b.n	8002fa2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002f76:	4b24      	ldr	r3, [pc, #144]	@ (8003008 <HAL_RCC_OscConfig+0x244>)
 8002f78:	2200      	movs	r2, #0
 8002f7a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f7c:	f7fe fadc 	bl	8001538 <HAL_GetTick>
 8002f80:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002f82:	e008      	b.n	8002f96 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002f84:	f7fe fad8 	bl	8001538 <HAL_GetTick>
 8002f88:	4602      	mov	r2, r0
 8002f8a:	693b      	ldr	r3, [r7, #16]
 8002f8c:	1ad3      	subs	r3, r2, r3
 8002f8e:	2b02      	cmp	r3, #2
 8002f90:	d901      	bls.n	8002f96 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002f92:	2303      	movs	r3, #3
 8002f94:	e187      	b.n	80032a6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002f96:	4b1b      	ldr	r3, [pc, #108]	@ (8003004 <HAL_RCC_OscConfig+0x240>)
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	f003 0302 	and.w	r3, r3, #2
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d1f0      	bne.n	8002f84 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	f003 0308 	and.w	r3, r3, #8
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d036      	beq.n	800301c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	695b      	ldr	r3, [r3, #20]
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d016      	beq.n	8002fe4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002fb6:	4b15      	ldr	r3, [pc, #84]	@ (800300c <HAL_RCC_OscConfig+0x248>)
 8002fb8:	2201      	movs	r2, #1
 8002fba:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002fbc:	f7fe fabc 	bl	8001538 <HAL_GetTick>
 8002fc0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002fc2:	e008      	b.n	8002fd6 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002fc4:	f7fe fab8 	bl	8001538 <HAL_GetTick>
 8002fc8:	4602      	mov	r2, r0
 8002fca:	693b      	ldr	r3, [r7, #16]
 8002fcc:	1ad3      	subs	r3, r2, r3
 8002fce:	2b02      	cmp	r3, #2
 8002fd0:	d901      	bls.n	8002fd6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002fd2:	2303      	movs	r3, #3
 8002fd4:	e167      	b.n	80032a6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002fd6:	4b0b      	ldr	r3, [pc, #44]	@ (8003004 <HAL_RCC_OscConfig+0x240>)
 8002fd8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002fda:	f003 0302 	and.w	r3, r3, #2
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d0f0      	beq.n	8002fc4 <HAL_RCC_OscConfig+0x200>
 8002fe2:	e01b      	b.n	800301c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002fe4:	4b09      	ldr	r3, [pc, #36]	@ (800300c <HAL_RCC_OscConfig+0x248>)
 8002fe6:	2200      	movs	r2, #0
 8002fe8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002fea:	f7fe faa5 	bl	8001538 <HAL_GetTick>
 8002fee:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002ff0:	e00e      	b.n	8003010 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002ff2:	f7fe faa1 	bl	8001538 <HAL_GetTick>
 8002ff6:	4602      	mov	r2, r0
 8002ff8:	693b      	ldr	r3, [r7, #16]
 8002ffa:	1ad3      	subs	r3, r2, r3
 8002ffc:	2b02      	cmp	r3, #2
 8002ffe:	d907      	bls.n	8003010 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003000:	2303      	movs	r3, #3
 8003002:	e150      	b.n	80032a6 <HAL_RCC_OscConfig+0x4e2>
 8003004:	40023800 	.word	0x40023800
 8003008:	42470000 	.word	0x42470000
 800300c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003010:	4b88      	ldr	r3, [pc, #544]	@ (8003234 <HAL_RCC_OscConfig+0x470>)
 8003012:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003014:	f003 0302 	and.w	r3, r3, #2
 8003018:	2b00      	cmp	r3, #0
 800301a:	d1ea      	bne.n	8002ff2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	f003 0304 	and.w	r3, r3, #4
 8003024:	2b00      	cmp	r3, #0
 8003026:	f000 8097 	beq.w	8003158 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800302a:	2300      	movs	r3, #0
 800302c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800302e:	4b81      	ldr	r3, [pc, #516]	@ (8003234 <HAL_RCC_OscConfig+0x470>)
 8003030:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003032:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003036:	2b00      	cmp	r3, #0
 8003038:	d10f      	bne.n	800305a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800303a:	2300      	movs	r3, #0
 800303c:	60bb      	str	r3, [r7, #8]
 800303e:	4b7d      	ldr	r3, [pc, #500]	@ (8003234 <HAL_RCC_OscConfig+0x470>)
 8003040:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003042:	4a7c      	ldr	r2, [pc, #496]	@ (8003234 <HAL_RCC_OscConfig+0x470>)
 8003044:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003048:	6413      	str	r3, [r2, #64]	@ 0x40
 800304a:	4b7a      	ldr	r3, [pc, #488]	@ (8003234 <HAL_RCC_OscConfig+0x470>)
 800304c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800304e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003052:	60bb      	str	r3, [r7, #8]
 8003054:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003056:	2301      	movs	r3, #1
 8003058:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800305a:	4b77      	ldr	r3, [pc, #476]	@ (8003238 <HAL_RCC_OscConfig+0x474>)
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003062:	2b00      	cmp	r3, #0
 8003064:	d118      	bne.n	8003098 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003066:	4b74      	ldr	r3, [pc, #464]	@ (8003238 <HAL_RCC_OscConfig+0x474>)
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	4a73      	ldr	r2, [pc, #460]	@ (8003238 <HAL_RCC_OscConfig+0x474>)
 800306c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003070:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003072:	f7fe fa61 	bl	8001538 <HAL_GetTick>
 8003076:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003078:	e008      	b.n	800308c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800307a:	f7fe fa5d 	bl	8001538 <HAL_GetTick>
 800307e:	4602      	mov	r2, r0
 8003080:	693b      	ldr	r3, [r7, #16]
 8003082:	1ad3      	subs	r3, r2, r3
 8003084:	2b02      	cmp	r3, #2
 8003086:	d901      	bls.n	800308c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003088:	2303      	movs	r3, #3
 800308a:	e10c      	b.n	80032a6 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800308c:	4b6a      	ldr	r3, [pc, #424]	@ (8003238 <HAL_RCC_OscConfig+0x474>)
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003094:	2b00      	cmp	r3, #0
 8003096:	d0f0      	beq.n	800307a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	689b      	ldr	r3, [r3, #8]
 800309c:	2b01      	cmp	r3, #1
 800309e:	d106      	bne.n	80030ae <HAL_RCC_OscConfig+0x2ea>
 80030a0:	4b64      	ldr	r3, [pc, #400]	@ (8003234 <HAL_RCC_OscConfig+0x470>)
 80030a2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80030a4:	4a63      	ldr	r2, [pc, #396]	@ (8003234 <HAL_RCC_OscConfig+0x470>)
 80030a6:	f043 0301 	orr.w	r3, r3, #1
 80030aa:	6713      	str	r3, [r2, #112]	@ 0x70
 80030ac:	e01c      	b.n	80030e8 <HAL_RCC_OscConfig+0x324>
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	689b      	ldr	r3, [r3, #8]
 80030b2:	2b05      	cmp	r3, #5
 80030b4:	d10c      	bne.n	80030d0 <HAL_RCC_OscConfig+0x30c>
 80030b6:	4b5f      	ldr	r3, [pc, #380]	@ (8003234 <HAL_RCC_OscConfig+0x470>)
 80030b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80030ba:	4a5e      	ldr	r2, [pc, #376]	@ (8003234 <HAL_RCC_OscConfig+0x470>)
 80030bc:	f043 0304 	orr.w	r3, r3, #4
 80030c0:	6713      	str	r3, [r2, #112]	@ 0x70
 80030c2:	4b5c      	ldr	r3, [pc, #368]	@ (8003234 <HAL_RCC_OscConfig+0x470>)
 80030c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80030c6:	4a5b      	ldr	r2, [pc, #364]	@ (8003234 <HAL_RCC_OscConfig+0x470>)
 80030c8:	f043 0301 	orr.w	r3, r3, #1
 80030cc:	6713      	str	r3, [r2, #112]	@ 0x70
 80030ce:	e00b      	b.n	80030e8 <HAL_RCC_OscConfig+0x324>
 80030d0:	4b58      	ldr	r3, [pc, #352]	@ (8003234 <HAL_RCC_OscConfig+0x470>)
 80030d2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80030d4:	4a57      	ldr	r2, [pc, #348]	@ (8003234 <HAL_RCC_OscConfig+0x470>)
 80030d6:	f023 0301 	bic.w	r3, r3, #1
 80030da:	6713      	str	r3, [r2, #112]	@ 0x70
 80030dc:	4b55      	ldr	r3, [pc, #340]	@ (8003234 <HAL_RCC_OscConfig+0x470>)
 80030de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80030e0:	4a54      	ldr	r2, [pc, #336]	@ (8003234 <HAL_RCC_OscConfig+0x470>)
 80030e2:	f023 0304 	bic.w	r3, r3, #4
 80030e6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	689b      	ldr	r3, [r3, #8]
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d015      	beq.n	800311c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80030f0:	f7fe fa22 	bl	8001538 <HAL_GetTick>
 80030f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80030f6:	e00a      	b.n	800310e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80030f8:	f7fe fa1e 	bl	8001538 <HAL_GetTick>
 80030fc:	4602      	mov	r2, r0
 80030fe:	693b      	ldr	r3, [r7, #16]
 8003100:	1ad3      	subs	r3, r2, r3
 8003102:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003106:	4293      	cmp	r3, r2
 8003108:	d901      	bls.n	800310e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800310a:	2303      	movs	r3, #3
 800310c:	e0cb      	b.n	80032a6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800310e:	4b49      	ldr	r3, [pc, #292]	@ (8003234 <HAL_RCC_OscConfig+0x470>)
 8003110:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003112:	f003 0302 	and.w	r3, r3, #2
 8003116:	2b00      	cmp	r3, #0
 8003118:	d0ee      	beq.n	80030f8 <HAL_RCC_OscConfig+0x334>
 800311a:	e014      	b.n	8003146 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800311c:	f7fe fa0c 	bl	8001538 <HAL_GetTick>
 8003120:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003122:	e00a      	b.n	800313a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003124:	f7fe fa08 	bl	8001538 <HAL_GetTick>
 8003128:	4602      	mov	r2, r0
 800312a:	693b      	ldr	r3, [r7, #16]
 800312c:	1ad3      	subs	r3, r2, r3
 800312e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003132:	4293      	cmp	r3, r2
 8003134:	d901      	bls.n	800313a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003136:	2303      	movs	r3, #3
 8003138:	e0b5      	b.n	80032a6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800313a:	4b3e      	ldr	r3, [pc, #248]	@ (8003234 <HAL_RCC_OscConfig+0x470>)
 800313c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800313e:	f003 0302 	and.w	r3, r3, #2
 8003142:	2b00      	cmp	r3, #0
 8003144:	d1ee      	bne.n	8003124 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003146:	7dfb      	ldrb	r3, [r7, #23]
 8003148:	2b01      	cmp	r3, #1
 800314a:	d105      	bne.n	8003158 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800314c:	4b39      	ldr	r3, [pc, #228]	@ (8003234 <HAL_RCC_OscConfig+0x470>)
 800314e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003150:	4a38      	ldr	r2, [pc, #224]	@ (8003234 <HAL_RCC_OscConfig+0x470>)
 8003152:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003156:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	699b      	ldr	r3, [r3, #24]
 800315c:	2b00      	cmp	r3, #0
 800315e:	f000 80a1 	beq.w	80032a4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003162:	4b34      	ldr	r3, [pc, #208]	@ (8003234 <HAL_RCC_OscConfig+0x470>)
 8003164:	689b      	ldr	r3, [r3, #8]
 8003166:	f003 030c 	and.w	r3, r3, #12
 800316a:	2b08      	cmp	r3, #8
 800316c:	d05c      	beq.n	8003228 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	699b      	ldr	r3, [r3, #24]
 8003172:	2b02      	cmp	r3, #2
 8003174:	d141      	bne.n	80031fa <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003176:	4b31      	ldr	r3, [pc, #196]	@ (800323c <HAL_RCC_OscConfig+0x478>)
 8003178:	2200      	movs	r2, #0
 800317a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800317c:	f7fe f9dc 	bl	8001538 <HAL_GetTick>
 8003180:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003182:	e008      	b.n	8003196 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003184:	f7fe f9d8 	bl	8001538 <HAL_GetTick>
 8003188:	4602      	mov	r2, r0
 800318a:	693b      	ldr	r3, [r7, #16]
 800318c:	1ad3      	subs	r3, r2, r3
 800318e:	2b02      	cmp	r3, #2
 8003190:	d901      	bls.n	8003196 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003192:	2303      	movs	r3, #3
 8003194:	e087      	b.n	80032a6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003196:	4b27      	ldr	r3, [pc, #156]	@ (8003234 <HAL_RCC_OscConfig+0x470>)
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d1f0      	bne.n	8003184 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	69da      	ldr	r2, [r3, #28]
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	6a1b      	ldr	r3, [r3, #32]
 80031aa:	431a      	orrs	r2, r3
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031b0:	019b      	lsls	r3, r3, #6
 80031b2:	431a      	orrs	r2, r3
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031b8:	085b      	lsrs	r3, r3, #1
 80031ba:	3b01      	subs	r3, #1
 80031bc:	041b      	lsls	r3, r3, #16
 80031be:	431a      	orrs	r2, r3
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031c4:	061b      	lsls	r3, r3, #24
 80031c6:	491b      	ldr	r1, [pc, #108]	@ (8003234 <HAL_RCC_OscConfig+0x470>)
 80031c8:	4313      	orrs	r3, r2
 80031ca:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80031cc:	4b1b      	ldr	r3, [pc, #108]	@ (800323c <HAL_RCC_OscConfig+0x478>)
 80031ce:	2201      	movs	r2, #1
 80031d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031d2:	f7fe f9b1 	bl	8001538 <HAL_GetTick>
 80031d6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80031d8:	e008      	b.n	80031ec <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80031da:	f7fe f9ad 	bl	8001538 <HAL_GetTick>
 80031de:	4602      	mov	r2, r0
 80031e0:	693b      	ldr	r3, [r7, #16]
 80031e2:	1ad3      	subs	r3, r2, r3
 80031e4:	2b02      	cmp	r3, #2
 80031e6:	d901      	bls.n	80031ec <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80031e8:	2303      	movs	r3, #3
 80031ea:	e05c      	b.n	80032a6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80031ec:	4b11      	ldr	r3, [pc, #68]	@ (8003234 <HAL_RCC_OscConfig+0x470>)
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d0f0      	beq.n	80031da <HAL_RCC_OscConfig+0x416>
 80031f8:	e054      	b.n	80032a4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80031fa:	4b10      	ldr	r3, [pc, #64]	@ (800323c <HAL_RCC_OscConfig+0x478>)
 80031fc:	2200      	movs	r2, #0
 80031fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003200:	f7fe f99a 	bl	8001538 <HAL_GetTick>
 8003204:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003206:	e008      	b.n	800321a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003208:	f7fe f996 	bl	8001538 <HAL_GetTick>
 800320c:	4602      	mov	r2, r0
 800320e:	693b      	ldr	r3, [r7, #16]
 8003210:	1ad3      	subs	r3, r2, r3
 8003212:	2b02      	cmp	r3, #2
 8003214:	d901      	bls.n	800321a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003216:	2303      	movs	r3, #3
 8003218:	e045      	b.n	80032a6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800321a:	4b06      	ldr	r3, [pc, #24]	@ (8003234 <HAL_RCC_OscConfig+0x470>)
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003222:	2b00      	cmp	r3, #0
 8003224:	d1f0      	bne.n	8003208 <HAL_RCC_OscConfig+0x444>
 8003226:	e03d      	b.n	80032a4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	699b      	ldr	r3, [r3, #24]
 800322c:	2b01      	cmp	r3, #1
 800322e:	d107      	bne.n	8003240 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003230:	2301      	movs	r3, #1
 8003232:	e038      	b.n	80032a6 <HAL_RCC_OscConfig+0x4e2>
 8003234:	40023800 	.word	0x40023800
 8003238:	40007000 	.word	0x40007000
 800323c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003240:	4b1b      	ldr	r3, [pc, #108]	@ (80032b0 <HAL_RCC_OscConfig+0x4ec>)
 8003242:	685b      	ldr	r3, [r3, #4]
 8003244:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	699b      	ldr	r3, [r3, #24]
 800324a:	2b01      	cmp	r3, #1
 800324c:	d028      	beq.n	80032a0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003258:	429a      	cmp	r2, r3
 800325a:	d121      	bne.n	80032a0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003266:	429a      	cmp	r2, r3
 8003268:	d11a      	bne.n	80032a0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800326a:	68fa      	ldr	r2, [r7, #12]
 800326c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003270:	4013      	ands	r3, r2
 8003272:	687a      	ldr	r2, [r7, #4]
 8003274:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003276:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003278:	4293      	cmp	r3, r2
 800327a:	d111      	bne.n	80032a0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003286:	085b      	lsrs	r3, r3, #1
 8003288:	3b01      	subs	r3, #1
 800328a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800328c:	429a      	cmp	r2, r3
 800328e:	d107      	bne.n	80032a0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800329a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800329c:	429a      	cmp	r2, r3
 800329e:	d001      	beq.n	80032a4 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80032a0:	2301      	movs	r3, #1
 80032a2:	e000      	b.n	80032a6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80032a4:	2300      	movs	r3, #0
}
 80032a6:	4618      	mov	r0, r3
 80032a8:	3718      	adds	r7, #24
 80032aa:	46bd      	mov	sp, r7
 80032ac:	bd80      	pop	{r7, pc}
 80032ae:	bf00      	nop
 80032b0:	40023800 	.word	0x40023800

080032b4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80032b4:	b580      	push	{r7, lr}
 80032b6:	b084      	sub	sp, #16
 80032b8:	af00      	add	r7, sp, #0
 80032ba:	6078      	str	r0, [r7, #4]
 80032bc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d101      	bne.n	80032c8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80032c4:	2301      	movs	r3, #1
 80032c6:	e0cc      	b.n	8003462 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80032c8:	4b68      	ldr	r3, [pc, #416]	@ (800346c <HAL_RCC_ClockConfig+0x1b8>)
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	f003 0307 	and.w	r3, r3, #7
 80032d0:	683a      	ldr	r2, [r7, #0]
 80032d2:	429a      	cmp	r2, r3
 80032d4:	d90c      	bls.n	80032f0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80032d6:	4b65      	ldr	r3, [pc, #404]	@ (800346c <HAL_RCC_ClockConfig+0x1b8>)
 80032d8:	683a      	ldr	r2, [r7, #0]
 80032da:	b2d2      	uxtb	r2, r2
 80032dc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80032de:	4b63      	ldr	r3, [pc, #396]	@ (800346c <HAL_RCC_ClockConfig+0x1b8>)
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	f003 0307 	and.w	r3, r3, #7
 80032e6:	683a      	ldr	r2, [r7, #0]
 80032e8:	429a      	cmp	r2, r3
 80032ea:	d001      	beq.n	80032f0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80032ec:	2301      	movs	r3, #1
 80032ee:	e0b8      	b.n	8003462 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	f003 0302 	and.w	r3, r3, #2
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d020      	beq.n	800333e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	f003 0304 	and.w	r3, r3, #4
 8003304:	2b00      	cmp	r3, #0
 8003306:	d005      	beq.n	8003314 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003308:	4b59      	ldr	r3, [pc, #356]	@ (8003470 <HAL_RCC_ClockConfig+0x1bc>)
 800330a:	689b      	ldr	r3, [r3, #8]
 800330c:	4a58      	ldr	r2, [pc, #352]	@ (8003470 <HAL_RCC_ClockConfig+0x1bc>)
 800330e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003312:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	f003 0308 	and.w	r3, r3, #8
 800331c:	2b00      	cmp	r3, #0
 800331e:	d005      	beq.n	800332c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003320:	4b53      	ldr	r3, [pc, #332]	@ (8003470 <HAL_RCC_ClockConfig+0x1bc>)
 8003322:	689b      	ldr	r3, [r3, #8]
 8003324:	4a52      	ldr	r2, [pc, #328]	@ (8003470 <HAL_RCC_ClockConfig+0x1bc>)
 8003326:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800332a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800332c:	4b50      	ldr	r3, [pc, #320]	@ (8003470 <HAL_RCC_ClockConfig+0x1bc>)
 800332e:	689b      	ldr	r3, [r3, #8]
 8003330:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	689b      	ldr	r3, [r3, #8]
 8003338:	494d      	ldr	r1, [pc, #308]	@ (8003470 <HAL_RCC_ClockConfig+0x1bc>)
 800333a:	4313      	orrs	r3, r2
 800333c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	f003 0301 	and.w	r3, r3, #1
 8003346:	2b00      	cmp	r3, #0
 8003348:	d044      	beq.n	80033d4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	685b      	ldr	r3, [r3, #4]
 800334e:	2b01      	cmp	r3, #1
 8003350:	d107      	bne.n	8003362 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003352:	4b47      	ldr	r3, [pc, #284]	@ (8003470 <HAL_RCC_ClockConfig+0x1bc>)
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800335a:	2b00      	cmp	r3, #0
 800335c:	d119      	bne.n	8003392 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800335e:	2301      	movs	r3, #1
 8003360:	e07f      	b.n	8003462 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	685b      	ldr	r3, [r3, #4]
 8003366:	2b02      	cmp	r3, #2
 8003368:	d003      	beq.n	8003372 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800336e:	2b03      	cmp	r3, #3
 8003370:	d107      	bne.n	8003382 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003372:	4b3f      	ldr	r3, [pc, #252]	@ (8003470 <HAL_RCC_ClockConfig+0x1bc>)
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800337a:	2b00      	cmp	r3, #0
 800337c:	d109      	bne.n	8003392 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800337e:	2301      	movs	r3, #1
 8003380:	e06f      	b.n	8003462 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003382:	4b3b      	ldr	r3, [pc, #236]	@ (8003470 <HAL_RCC_ClockConfig+0x1bc>)
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	f003 0302 	and.w	r3, r3, #2
 800338a:	2b00      	cmp	r3, #0
 800338c:	d101      	bne.n	8003392 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800338e:	2301      	movs	r3, #1
 8003390:	e067      	b.n	8003462 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003392:	4b37      	ldr	r3, [pc, #220]	@ (8003470 <HAL_RCC_ClockConfig+0x1bc>)
 8003394:	689b      	ldr	r3, [r3, #8]
 8003396:	f023 0203 	bic.w	r2, r3, #3
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	685b      	ldr	r3, [r3, #4]
 800339e:	4934      	ldr	r1, [pc, #208]	@ (8003470 <HAL_RCC_ClockConfig+0x1bc>)
 80033a0:	4313      	orrs	r3, r2
 80033a2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80033a4:	f7fe f8c8 	bl	8001538 <HAL_GetTick>
 80033a8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80033aa:	e00a      	b.n	80033c2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80033ac:	f7fe f8c4 	bl	8001538 <HAL_GetTick>
 80033b0:	4602      	mov	r2, r0
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	1ad3      	subs	r3, r2, r3
 80033b6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80033ba:	4293      	cmp	r3, r2
 80033bc:	d901      	bls.n	80033c2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80033be:	2303      	movs	r3, #3
 80033c0:	e04f      	b.n	8003462 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80033c2:	4b2b      	ldr	r3, [pc, #172]	@ (8003470 <HAL_RCC_ClockConfig+0x1bc>)
 80033c4:	689b      	ldr	r3, [r3, #8]
 80033c6:	f003 020c 	and.w	r2, r3, #12
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	685b      	ldr	r3, [r3, #4]
 80033ce:	009b      	lsls	r3, r3, #2
 80033d0:	429a      	cmp	r2, r3
 80033d2:	d1eb      	bne.n	80033ac <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80033d4:	4b25      	ldr	r3, [pc, #148]	@ (800346c <HAL_RCC_ClockConfig+0x1b8>)
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	f003 0307 	and.w	r3, r3, #7
 80033dc:	683a      	ldr	r2, [r7, #0]
 80033de:	429a      	cmp	r2, r3
 80033e0:	d20c      	bcs.n	80033fc <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80033e2:	4b22      	ldr	r3, [pc, #136]	@ (800346c <HAL_RCC_ClockConfig+0x1b8>)
 80033e4:	683a      	ldr	r2, [r7, #0]
 80033e6:	b2d2      	uxtb	r2, r2
 80033e8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80033ea:	4b20      	ldr	r3, [pc, #128]	@ (800346c <HAL_RCC_ClockConfig+0x1b8>)
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	f003 0307 	and.w	r3, r3, #7
 80033f2:	683a      	ldr	r2, [r7, #0]
 80033f4:	429a      	cmp	r2, r3
 80033f6:	d001      	beq.n	80033fc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80033f8:	2301      	movs	r3, #1
 80033fa:	e032      	b.n	8003462 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	f003 0304 	and.w	r3, r3, #4
 8003404:	2b00      	cmp	r3, #0
 8003406:	d008      	beq.n	800341a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003408:	4b19      	ldr	r3, [pc, #100]	@ (8003470 <HAL_RCC_ClockConfig+0x1bc>)
 800340a:	689b      	ldr	r3, [r3, #8]
 800340c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	68db      	ldr	r3, [r3, #12]
 8003414:	4916      	ldr	r1, [pc, #88]	@ (8003470 <HAL_RCC_ClockConfig+0x1bc>)
 8003416:	4313      	orrs	r3, r2
 8003418:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	f003 0308 	and.w	r3, r3, #8
 8003422:	2b00      	cmp	r3, #0
 8003424:	d009      	beq.n	800343a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003426:	4b12      	ldr	r3, [pc, #72]	@ (8003470 <HAL_RCC_ClockConfig+0x1bc>)
 8003428:	689b      	ldr	r3, [r3, #8]
 800342a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	691b      	ldr	r3, [r3, #16]
 8003432:	00db      	lsls	r3, r3, #3
 8003434:	490e      	ldr	r1, [pc, #56]	@ (8003470 <HAL_RCC_ClockConfig+0x1bc>)
 8003436:	4313      	orrs	r3, r2
 8003438:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800343a:	f000 f821 	bl	8003480 <HAL_RCC_GetSysClockFreq>
 800343e:	4602      	mov	r2, r0
 8003440:	4b0b      	ldr	r3, [pc, #44]	@ (8003470 <HAL_RCC_ClockConfig+0x1bc>)
 8003442:	689b      	ldr	r3, [r3, #8]
 8003444:	091b      	lsrs	r3, r3, #4
 8003446:	f003 030f 	and.w	r3, r3, #15
 800344a:	490a      	ldr	r1, [pc, #40]	@ (8003474 <HAL_RCC_ClockConfig+0x1c0>)
 800344c:	5ccb      	ldrb	r3, [r1, r3]
 800344e:	fa22 f303 	lsr.w	r3, r2, r3
 8003452:	4a09      	ldr	r2, [pc, #36]	@ (8003478 <HAL_RCC_ClockConfig+0x1c4>)
 8003454:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003456:	4b09      	ldr	r3, [pc, #36]	@ (800347c <HAL_RCC_ClockConfig+0x1c8>)
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	4618      	mov	r0, r3
 800345c:	f7fe f828 	bl	80014b0 <HAL_InitTick>

  return HAL_OK;
 8003460:	2300      	movs	r3, #0
}
 8003462:	4618      	mov	r0, r3
 8003464:	3710      	adds	r7, #16
 8003466:	46bd      	mov	sp, r7
 8003468:	bd80      	pop	{r7, pc}
 800346a:	bf00      	nop
 800346c:	40023c00 	.word	0x40023c00
 8003470:	40023800 	.word	0x40023800
 8003474:	0800b704 	.word	0x0800b704
 8003478:	20000000 	.word	0x20000000
 800347c:	20000004 	.word	0x20000004

08003480 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003480:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003484:	b090      	sub	sp, #64	@ 0x40
 8003486:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003488:	2300      	movs	r3, #0
 800348a:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 800348c:	2300      	movs	r3, #0
 800348e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8003490:	2300      	movs	r3, #0
 8003492:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8003494:	2300      	movs	r3, #0
 8003496:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003498:	4b59      	ldr	r3, [pc, #356]	@ (8003600 <HAL_RCC_GetSysClockFreq+0x180>)
 800349a:	689b      	ldr	r3, [r3, #8]
 800349c:	f003 030c 	and.w	r3, r3, #12
 80034a0:	2b08      	cmp	r3, #8
 80034a2:	d00d      	beq.n	80034c0 <HAL_RCC_GetSysClockFreq+0x40>
 80034a4:	2b08      	cmp	r3, #8
 80034a6:	f200 80a1 	bhi.w	80035ec <HAL_RCC_GetSysClockFreq+0x16c>
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d002      	beq.n	80034b4 <HAL_RCC_GetSysClockFreq+0x34>
 80034ae:	2b04      	cmp	r3, #4
 80034b0:	d003      	beq.n	80034ba <HAL_RCC_GetSysClockFreq+0x3a>
 80034b2:	e09b      	b.n	80035ec <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80034b4:	4b53      	ldr	r3, [pc, #332]	@ (8003604 <HAL_RCC_GetSysClockFreq+0x184>)
 80034b6:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80034b8:	e09b      	b.n	80035f2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80034ba:	4b53      	ldr	r3, [pc, #332]	@ (8003608 <HAL_RCC_GetSysClockFreq+0x188>)
 80034bc:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80034be:	e098      	b.n	80035f2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80034c0:	4b4f      	ldr	r3, [pc, #316]	@ (8003600 <HAL_RCC_GetSysClockFreq+0x180>)
 80034c2:	685b      	ldr	r3, [r3, #4]
 80034c4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80034c8:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80034ca:	4b4d      	ldr	r3, [pc, #308]	@ (8003600 <HAL_RCC_GetSysClockFreq+0x180>)
 80034cc:	685b      	ldr	r3, [r3, #4]
 80034ce:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d028      	beq.n	8003528 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80034d6:	4b4a      	ldr	r3, [pc, #296]	@ (8003600 <HAL_RCC_GetSysClockFreq+0x180>)
 80034d8:	685b      	ldr	r3, [r3, #4]
 80034da:	099b      	lsrs	r3, r3, #6
 80034dc:	2200      	movs	r2, #0
 80034de:	623b      	str	r3, [r7, #32]
 80034e0:	627a      	str	r2, [r7, #36]	@ 0x24
 80034e2:	6a3b      	ldr	r3, [r7, #32]
 80034e4:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80034e8:	2100      	movs	r1, #0
 80034ea:	4b47      	ldr	r3, [pc, #284]	@ (8003608 <HAL_RCC_GetSysClockFreq+0x188>)
 80034ec:	fb03 f201 	mul.w	r2, r3, r1
 80034f0:	2300      	movs	r3, #0
 80034f2:	fb00 f303 	mul.w	r3, r0, r3
 80034f6:	4413      	add	r3, r2
 80034f8:	4a43      	ldr	r2, [pc, #268]	@ (8003608 <HAL_RCC_GetSysClockFreq+0x188>)
 80034fa:	fba0 1202 	umull	r1, r2, r0, r2
 80034fe:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003500:	460a      	mov	r2, r1
 8003502:	62ba      	str	r2, [r7, #40]	@ 0x28
 8003504:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003506:	4413      	add	r3, r2
 8003508:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800350a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800350c:	2200      	movs	r2, #0
 800350e:	61bb      	str	r3, [r7, #24]
 8003510:	61fa      	str	r2, [r7, #28]
 8003512:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003516:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800351a:	f7fc fea9 	bl	8000270 <__aeabi_uldivmod>
 800351e:	4602      	mov	r2, r0
 8003520:	460b      	mov	r3, r1
 8003522:	4613      	mov	r3, r2
 8003524:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003526:	e053      	b.n	80035d0 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003528:	4b35      	ldr	r3, [pc, #212]	@ (8003600 <HAL_RCC_GetSysClockFreq+0x180>)
 800352a:	685b      	ldr	r3, [r3, #4]
 800352c:	099b      	lsrs	r3, r3, #6
 800352e:	2200      	movs	r2, #0
 8003530:	613b      	str	r3, [r7, #16]
 8003532:	617a      	str	r2, [r7, #20]
 8003534:	693b      	ldr	r3, [r7, #16]
 8003536:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800353a:	f04f 0b00 	mov.w	fp, #0
 800353e:	4652      	mov	r2, sl
 8003540:	465b      	mov	r3, fp
 8003542:	f04f 0000 	mov.w	r0, #0
 8003546:	f04f 0100 	mov.w	r1, #0
 800354a:	0159      	lsls	r1, r3, #5
 800354c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003550:	0150      	lsls	r0, r2, #5
 8003552:	4602      	mov	r2, r0
 8003554:	460b      	mov	r3, r1
 8003556:	ebb2 080a 	subs.w	r8, r2, sl
 800355a:	eb63 090b 	sbc.w	r9, r3, fp
 800355e:	f04f 0200 	mov.w	r2, #0
 8003562:	f04f 0300 	mov.w	r3, #0
 8003566:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800356a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800356e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8003572:	ebb2 0408 	subs.w	r4, r2, r8
 8003576:	eb63 0509 	sbc.w	r5, r3, r9
 800357a:	f04f 0200 	mov.w	r2, #0
 800357e:	f04f 0300 	mov.w	r3, #0
 8003582:	00eb      	lsls	r3, r5, #3
 8003584:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003588:	00e2      	lsls	r2, r4, #3
 800358a:	4614      	mov	r4, r2
 800358c:	461d      	mov	r5, r3
 800358e:	eb14 030a 	adds.w	r3, r4, sl
 8003592:	603b      	str	r3, [r7, #0]
 8003594:	eb45 030b 	adc.w	r3, r5, fp
 8003598:	607b      	str	r3, [r7, #4]
 800359a:	f04f 0200 	mov.w	r2, #0
 800359e:	f04f 0300 	mov.w	r3, #0
 80035a2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80035a6:	4629      	mov	r1, r5
 80035a8:	028b      	lsls	r3, r1, #10
 80035aa:	4621      	mov	r1, r4
 80035ac:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80035b0:	4621      	mov	r1, r4
 80035b2:	028a      	lsls	r2, r1, #10
 80035b4:	4610      	mov	r0, r2
 80035b6:	4619      	mov	r1, r3
 80035b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80035ba:	2200      	movs	r2, #0
 80035bc:	60bb      	str	r3, [r7, #8]
 80035be:	60fa      	str	r2, [r7, #12]
 80035c0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80035c4:	f7fc fe54 	bl	8000270 <__aeabi_uldivmod>
 80035c8:	4602      	mov	r2, r0
 80035ca:	460b      	mov	r3, r1
 80035cc:	4613      	mov	r3, r2
 80035ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80035d0:	4b0b      	ldr	r3, [pc, #44]	@ (8003600 <HAL_RCC_GetSysClockFreq+0x180>)
 80035d2:	685b      	ldr	r3, [r3, #4]
 80035d4:	0c1b      	lsrs	r3, r3, #16
 80035d6:	f003 0303 	and.w	r3, r3, #3
 80035da:	3301      	adds	r3, #1
 80035dc:	005b      	lsls	r3, r3, #1
 80035de:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 80035e0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80035e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80035e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80035e8:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80035ea:	e002      	b.n	80035f2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80035ec:	4b05      	ldr	r3, [pc, #20]	@ (8003604 <HAL_RCC_GetSysClockFreq+0x184>)
 80035ee:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80035f0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80035f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 80035f4:	4618      	mov	r0, r3
 80035f6:	3740      	adds	r7, #64	@ 0x40
 80035f8:	46bd      	mov	sp, r7
 80035fa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80035fe:	bf00      	nop
 8003600:	40023800 	.word	0x40023800
 8003604:	00f42400 	.word	0x00f42400
 8003608:	017d7840 	.word	0x017d7840

0800360c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800360c:	b480      	push	{r7}
 800360e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003610:	4b03      	ldr	r3, [pc, #12]	@ (8003620 <HAL_RCC_GetHCLKFreq+0x14>)
 8003612:	681b      	ldr	r3, [r3, #0]
}
 8003614:	4618      	mov	r0, r3
 8003616:	46bd      	mov	sp, r7
 8003618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800361c:	4770      	bx	lr
 800361e:	bf00      	nop
 8003620:	20000000 	.word	0x20000000

08003624 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003624:	b580      	push	{r7, lr}
 8003626:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003628:	f7ff fff0 	bl	800360c <HAL_RCC_GetHCLKFreq>
 800362c:	4602      	mov	r2, r0
 800362e:	4b05      	ldr	r3, [pc, #20]	@ (8003644 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003630:	689b      	ldr	r3, [r3, #8]
 8003632:	0a9b      	lsrs	r3, r3, #10
 8003634:	f003 0307 	and.w	r3, r3, #7
 8003638:	4903      	ldr	r1, [pc, #12]	@ (8003648 <HAL_RCC_GetPCLK1Freq+0x24>)
 800363a:	5ccb      	ldrb	r3, [r1, r3]
 800363c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003640:	4618      	mov	r0, r3
 8003642:	bd80      	pop	{r7, pc}
 8003644:	40023800 	.word	0x40023800
 8003648:	0800b714 	.word	0x0800b714

0800364c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800364c:	b580      	push	{r7, lr}
 800364e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003650:	f7ff ffdc 	bl	800360c <HAL_RCC_GetHCLKFreq>
 8003654:	4602      	mov	r2, r0
 8003656:	4b05      	ldr	r3, [pc, #20]	@ (800366c <HAL_RCC_GetPCLK2Freq+0x20>)
 8003658:	689b      	ldr	r3, [r3, #8]
 800365a:	0b5b      	lsrs	r3, r3, #13
 800365c:	f003 0307 	and.w	r3, r3, #7
 8003660:	4903      	ldr	r1, [pc, #12]	@ (8003670 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003662:	5ccb      	ldrb	r3, [r1, r3]
 8003664:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003668:	4618      	mov	r0, r3
 800366a:	bd80      	pop	{r7, pc}
 800366c:	40023800 	.word	0x40023800
 8003670:	0800b714 	.word	0x0800b714

08003674 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003674:	b580      	push	{r7, lr}
 8003676:	b086      	sub	sp, #24
 8003678:	af00      	add	r7, sp, #0
 800367a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800367c:	2300      	movs	r3, #0
 800367e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8003680:	2300      	movs	r3, #0
 8003682:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	f003 0301 	and.w	r3, r3, #1
 800368c:	2b00      	cmp	r3, #0
 800368e:	d105      	bne.n	800369c <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8003698:	2b00      	cmp	r3, #0
 800369a:	d035      	beq.n	8003708 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800369c:	4b62      	ldr	r3, [pc, #392]	@ (8003828 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800369e:	2200      	movs	r2, #0
 80036a0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80036a2:	f7fd ff49 	bl	8001538 <HAL_GetTick>
 80036a6:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80036a8:	e008      	b.n	80036bc <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80036aa:	f7fd ff45 	bl	8001538 <HAL_GetTick>
 80036ae:	4602      	mov	r2, r0
 80036b0:	697b      	ldr	r3, [r7, #20]
 80036b2:	1ad3      	subs	r3, r2, r3
 80036b4:	2b02      	cmp	r3, #2
 80036b6:	d901      	bls.n	80036bc <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80036b8:	2303      	movs	r3, #3
 80036ba:	e0b0      	b.n	800381e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80036bc:	4b5b      	ldr	r3, [pc, #364]	@ (800382c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d1f0      	bne.n	80036aa <HAL_RCCEx_PeriphCLKConfig+0x36>
                                   PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	685b      	ldr	r3, [r3, #4]
 80036cc:	019a      	lsls	r2, r3, #6
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	689b      	ldr	r3, [r3, #8]
 80036d2:	071b      	lsls	r3, r3, #28
 80036d4:	4955      	ldr	r1, [pc, #340]	@ (800382c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80036d6:	4313      	orrs	r3, r2
 80036d8:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80036dc:	4b52      	ldr	r3, [pc, #328]	@ (8003828 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 80036de:	2201      	movs	r2, #1
 80036e0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80036e2:	f7fd ff29 	bl	8001538 <HAL_GetTick>
 80036e6:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80036e8:	e008      	b.n	80036fc <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80036ea:	f7fd ff25 	bl	8001538 <HAL_GetTick>
 80036ee:	4602      	mov	r2, r0
 80036f0:	697b      	ldr	r3, [r7, #20]
 80036f2:	1ad3      	subs	r3, r2, r3
 80036f4:	2b02      	cmp	r3, #2
 80036f6:	d901      	bls.n	80036fc <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80036f8:	2303      	movs	r3, #3
 80036fa:	e090      	b.n	800381e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80036fc:	4b4b      	ldr	r3, [pc, #300]	@ (800382c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003704:	2b00      	cmp	r3, #0
 8003706:	d0f0      	beq.n	80036ea <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	f003 0302 	and.w	r3, r3, #2
 8003710:	2b00      	cmp	r3, #0
 8003712:	f000 8083 	beq.w	800381c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8003716:	2300      	movs	r3, #0
 8003718:	60fb      	str	r3, [r7, #12]
 800371a:	4b44      	ldr	r3, [pc, #272]	@ (800382c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800371c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800371e:	4a43      	ldr	r2, [pc, #268]	@ (800382c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003720:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003724:	6413      	str	r3, [r2, #64]	@ 0x40
 8003726:	4b41      	ldr	r3, [pc, #260]	@ (800382c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003728:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800372a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800372e:	60fb      	str	r3, [r7, #12]
 8003730:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8003732:	4b3f      	ldr	r3, [pc, #252]	@ (8003830 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	4a3e      	ldr	r2, [pc, #248]	@ (8003830 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003738:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800373c:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800373e:	f7fd fefb 	bl	8001538 <HAL_GetTick>
 8003742:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8003744:	e008      	b.n	8003758 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003746:	f7fd fef7 	bl	8001538 <HAL_GetTick>
 800374a:	4602      	mov	r2, r0
 800374c:	697b      	ldr	r3, [r7, #20]
 800374e:	1ad3      	subs	r3, r2, r3
 8003750:	2b02      	cmp	r3, #2
 8003752:	d901      	bls.n	8003758 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8003754:	2303      	movs	r3, #3
 8003756:	e062      	b.n	800381e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8003758:	4b35      	ldr	r3, [pc, #212]	@ (8003830 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003760:	2b00      	cmp	r3, #0
 8003762:	d0f0      	beq.n	8003746 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003764:	4b31      	ldr	r3, [pc, #196]	@ (800382c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003766:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003768:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800376c:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800376e:	693b      	ldr	r3, [r7, #16]
 8003770:	2b00      	cmp	r3, #0
 8003772:	d02f      	beq.n	80037d4 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	68db      	ldr	r3, [r3, #12]
 8003778:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800377c:	693a      	ldr	r2, [r7, #16]
 800377e:	429a      	cmp	r2, r3
 8003780:	d028      	beq.n	80037d4 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003782:	4b2a      	ldr	r3, [pc, #168]	@ (800382c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003784:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003786:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800378a:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800378c:	4b29      	ldr	r3, [pc, #164]	@ (8003834 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800378e:	2201      	movs	r2, #1
 8003790:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003792:	4b28      	ldr	r3, [pc, #160]	@ (8003834 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8003794:	2200      	movs	r2, #0
 8003796:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8003798:	4a24      	ldr	r2, [pc, #144]	@ (800382c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800379a:	693b      	ldr	r3, [r7, #16]
 800379c:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800379e:	4b23      	ldr	r3, [pc, #140]	@ (800382c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80037a0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80037a2:	f003 0301 	and.w	r3, r3, #1
 80037a6:	2b01      	cmp	r3, #1
 80037a8:	d114      	bne.n	80037d4 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80037aa:	f7fd fec5 	bl	8001538 <HAL_GetTick>
 80037ae:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80037b0:	e00a      	b.n	80037c8 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80037b2:	f7fd fec1 	bl	8001538 <HAL_GetTick>
 80037b6:	4602      	mov	r2, r0
 80037b8:	697b      	ldr	r3, [r7, #20]
 80037ba:	1ad3      	subs	r3, r2, r3
 80037bc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80037c0:	4293      	cmp	r3, r2
 80037c2:	d901      	bls.n	80037c8 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 80037c4:	2303      	movs	r3, #3
 80037c6:	e02a      	b.n	800381e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80037c8:	4b18      	ldr	r3, [pc, #96]	@ (800382c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80037ca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80037cc:	f003 0302 	and.w	r3, r3, #2
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d0ee      	beq.n	80037b2 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	68db      	ldr	r3, [r3, #12]
 80037d8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80037dc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80037e0:	d10d      	bne.n	80037fe <HAL_RCCEx_PeriphCLKConfig+0x18a>
 80037e2:	4b12      	ldr	r3, [pc, #72]	@ (800382c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80037e4:	689b      	ldr	r3, [r3, #8]
 80037e6:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	68db      	ldr	r3, [r3, #12]
 80037ee:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 80037f2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80037f6:	490d      	ldr	r1, [pc, #52]	@ (800382c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80037f8:	4313      	orrs	r3, r2
 80037fa:	608b      	str	r3, [r1, #8]
 80037fc:	e005      	b.n	800380a <HAL_RCCEx_PeriphCLKConfig+0x196>
 80037fe:	4b0b      	ldr	r3, [pc, #44]	@ (800382c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003800:	689b      	ldr	r3, [r3, #8]
 8003802:	4a0a      	ldr	r2, [pc, #40]	@ (800382c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003804:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8003808:	6093      	str	r3, [r2, #8]
 800380a:	4b08      	ldr	r3, [pc, #32]	@ (800382c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800380c:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	68db      	ldr	r3, [r3, #12]
 8003812:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003816:	4905      	ldr	r1, [pc, #20]	@ (800382c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003818:	4313      	orrs	r3, r2
 800381a:	670b      	str	r3, [r1, #112]	@ 0x70
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 800381c:	2300      	movs	r3, #0
}
 800381e:	4618      	mov	r0, r3
 8003820:	3718      	adds	r7, #24
 8003822:	46bd      	mov	sp, r7
 8003824:	bd80      	pop	{r7, pc}
 8003826:	bf00      	nop
 8003828:	42470068 	.word	0x42470068
 800382c:	40023800 	.word	0x40023800
 8003830:	40007000 	.word	0x40007000
 8003834:	42470e40 	.word	0x42470e40

08003838 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8003838:	b480      	push	{r7}
 800383a:	b087      	sub	sp, #28
 800383c:	af00      	add	r7, sp, #0
 800383e:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8003840:	2300      	movs	r3, #0
 8003842:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8003844:	2300      	movs	r3, #0
 8003846:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8003848:	2300      	movs	r3, #0
 800384a:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 800384c:	2300      	movs	r3, #0
 800384e:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	2b01      	cmp	r3, #1
 8003854:	d13f      	bne.n	80038d6 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
  {
    case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8003856:	4b24      	ldr	r3, [pc, #144]	@ (80038e8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8003858:	689b      	ldr	r3, [r3, #8]
 800385a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800385e:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	2b00      	cmp	r3, #0
 8003864:	d006      	beq.n	8003874 <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800386c:	d12f      	bne.n	80038ce <HAL_RCCEx_GetPeriphCLKFreq+0x96>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 800386e:	4b1f      	ldr	r3, [pc, #124]	@ (80038ec <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8003870:	617b      	str	r3, [r7, #20]
          break;
 8003872:	e02f      	b.n	80038d4 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8003874:	4b1c      	ldr	r3, [pc, #112]	@ (80038e8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8003876:	685b      	ldr	r3, [r3, #4]
 8003878:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800387c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003880:	d108      	bne.n	8003894 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8003882:	4b19      	ldr	r3, [pc, #100]	@ (80038e8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8003884:	685b      	ldr	r3, [r3, #4]
 8003886:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800388a:	4a19      	ldr	r2, [pc, #100]	@ (80038f0 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 800388c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003890:	613b      	str	r3, [r7, #16]
 8003892:	e007      	b.n	80038a4 <HAL_RCCEx_GetPeriphCLKFreq+0x6c>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8003894:	4b14      	ldr	r3, [pc, #80]	@ (80038e8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8003896:	685b      	ldr	r3, [r3, #4]
 8003898:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800389c:	4a15      	ldr	r2, [pc, #84]	@ (80038f4 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 800389e:	fbb2 f3f3 	udiv	r3, r2, r3
 80038a2:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 80038a4:	4b10      	ldr	r3, [pc, #64]	@ (80038e8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80038a6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80038aa:	099b      	lsrs	r3, r3, #6
 80038ac:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80038b0:	693b      	ldr	r3, [r7, #16]
 80038b2:	fb02 f303 	mul.w	r3, r2, r3
 80038b6:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 80038b8:	4b0b      	ldr	r3, [pc, #44]	@ (80038e8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80038ba:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80038be:	0f1b      	lsrs	r3, r3, #28
 80038c0:	f003 0307 	and.w	r3, r3, #7
 80038c4:	68ba      	ldr	r2, [r7, #8]
 80038c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80038ca:	617b      	str	r3, [r7, #20]
          break;
 80038cc:	e002      	b.n	80038d4 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 80038ce:	2300      	movs	r3, #0
 80038d0:	617b      	str	r3, [r7, #20]
          break;
 80038d2:	bf00      	nop
        }
      }
      break;
 80038d4:	e000      	b.n	80038d8 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
    }
    default:
    {
      break;
 80038d6:	bf00      	nop
    }
  }
  return frequency;
 80038d8:	697b      	ldr	r3, [r7, #20]
}
 80038da:	4618      	mov	r0, r3
 80038dc:	371c      	adds	r7, #28
 80038de:	46bd      	mov	sp, r7
 80038e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e4:	4770      	bx	lr
 80038e6:	bf00      	nop
 80038e8:	40023800 	.word	0x40023800
 80038ec:	00bb8000 	.word	0x00bb8000
 80038f0:	017d7840 	.word	0x017d7840
 80038f4:	00f42400 	.word	0x00f42400

080038f8 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 80038f8:	b580      	push	{r7, lr}
 80038fa:	b082      	sub	sp, #8
 80038fc:	af00      	add	r7, sp, #0
 80038fe:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	2b00      	cmp	r3, #0
 8003904:	d101      	bne.n	800390a <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 8003906:	2301      	movs	r3, #1
 8003908:	e022      	b.n	8003950 <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8003910:	b2db      	uxtb	r3, r3
 8003912:	2b00      	cmp	r3, #0
 8003914:	d105      	bne.n	8003922 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	2200      	movs	r2, #0
 800391a:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 800391c:	6878      	ldr	r0, [r7, #4]
 800391e:	f7fd fad9 	bl	8000ed4 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	2203      	movs	r2, #3
 8003926:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 800392a:	6878      	ldr	r0, [r7, #4]
 800392c:	f000 f814 	bl	8003958 <HAL_SD_InitCard>
 8003930:	4603      	mov	r3, r0
 8003932:	2b00      	cmp	r3, #0
 8003934:	d001      	beq.n	800393a <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 8003936:	2301      	movs	r3, #1
 8003938:	e00a      	b.n	8003950 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	2200      	movs	r2, #0
 800393e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	2200      	movs	r2, #0
 8003944:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	2201      	movs	r2, #1
 800394a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800394e:	2300      	movs	r3, #0
}
 8003950:	4618      	mov	r0, r3
 8003952:	3708      	adds	r7, #8
 8003954:	46bd      	mov	sp, r7
 8003956:	bd80      	pop	{r7, pc}

08003958 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8003958:	b5b0      	push	{r4, r5, r7, lr}
 800395a:	b08e      	sub	sp, #56	@ 0x38
 800395c:	af04      	add	r7, sp, #16
 800395e:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 8003960:	2300      	movs	r3, #0
 8003962:	60fb      	str	r3, [r7, #12]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 8003964:	2300      	movs	r3, #0
 8003966:	613b      	str	r3, [r7, #16]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8003968:	2300      	movs	r3, #0
 800396a:	617b      	str	r3, [r7, #20]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 800396c:	2300      	movs	r3, #0
 800396e:	61bb      	str	r3, [r7, #24]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8003970:	2300      	movs	r3, #0
 8003972:	61fb      	str	r3, [r7, #28]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 8003974:	2376      	movs	r3, #118	@ 0x76
 8003976:	623b      	str	r3, [r7, #32]

  /* Initialize SDIO peripheral interface with default configuration */
  SDIO_Init(hsd->Instance, Init);
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681d      	ldr	r5, [r3, #0]
 800397c:	466c      	mov	r4, sp
 800397e:	f107 0318 	add.w	r3, r7, #24
 8003982:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8003986:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800398a:	f107 030c 	add.w	r3, r7, #12
 800398e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003990:	4628      	mov	r0, r5
 8003992:	f001 ff85 	bl	80058a0 <SDIO_Init>

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 8003996:	4b2a      	ldr	r3, [pc, #168]	@ (8003a40 <HAL_SD_InitCard+0xe8>)
 8003998:	2200      	movs	r2, #0
 800399a:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	4618      	mov	r0, r3
 80039a2:	f001 ffc6 	bl	8005932 <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 80039a6:	4b26      	ldr	r3, [pc, #152]	@ (8003a40 <HAL_SD_InitCard+0xe8>)
 80039a8:	2201      	movs	r2, #1
 80039aa:	601a      	str	r2, [r3, #0]

  /* Required power up waiting time before starting the SD initialization  sequence */
  HAL_Delay(2);
 80039ac:	2002      	movs	r0, #2
 80039ae:	f7fd fdcf 	bl	8001550 <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 80039b2:	6878      	ldr	r0, [r7, #4]
 80039b4:	f001 f806 	bl	80049c4 <SD_PowerON>
 80039b8:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 80039ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d00b      	beq.n	80039d8 <HAL_SD_InitCard+0x80>
  {
    hsd->State = HAL_SD_STATE_READY;
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	2201      	movs	r2, #1
 80039c4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80039cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039ce:	431a      	orrs	r2, r3
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 80039d4:	2301      	movs	r3, #1
 80039d6:	e02e      	b.n	8003a36 <HAL_SD_InitCard+0xde>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 80039d8:	6878      	ldr	r0, [r7, #4]
 80039da:	f000 ff25 	bl	8004828 <SD_InitCard>
 80039de:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 80039e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d00b      	beq.n	80039fe <HAL_SD_InitCard+0xa6>
  {
    hsd->State = HAL_SD_STATE_READY;
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	2201      	movs	r2, #1
 80039ea:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80039f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039f4:	431a      	orrs	r2, r3
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 80039fa:	2301      	movs	r3, #1
 80039fc:	e01b      	b.n	8003a36 <HAL_SD_InitCard+0xde>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8003a06:	4618      	mov	r0, r3
 8003a08:	f002 f825 	bl	8005a56 <SDMMC_CmdBlockLength>
 8003a0c:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 8003a0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d00f      	beq.n	8003a34 <HAL_SD_InitCard+0xdc>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	4a0a      	ldr	r2, [pc, #40]	@ (8003a44 <HAL_SD_InitCard+0xec>)
 8003a1a:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003a20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a22:	431a      	orrs	r2, r3
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	2201      	movs	r2, #1
 8003a2c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8003a30:	2301      	movs	r3, #1
 8003a32:	e000      	b.n	8003a36 <HAL_SD_InitCard+0xde>
  }

  return HAL_OK;
 8003a34:	2300      	movs	r3, #0
}
 8003a36:	4618      	mov	r0, r3
 8003a38:	3728      	adds	r7, #40	@ 0x28
 8003a3a:	46bd      	mov	sp, r7
 8003a3c:	bdb0      	pop	{r4, r5, r7, pc}
 8003a3e:	bf00      	nop
 8003a40:	422580a0 	.word	0x422580a0
 8003a44:	004005ff 	.word	0x004005ff

08003a48 <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd: Block Address from where data is to be read
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 8003a48:	b580      	push	{r7, lr}
 8003a4a:	b08c      	sub	sp, #48	@ 0x30
 8003a4c:	af00      	add	r7, sp, #0
 8003a4e:	60f8      	str	r0, [r7, #12]
 8003a50:	60b9      	str	r1, [r7, #8]
 8003a52:	607a      	str	r2, [r7, #4]
 8003a54:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	62bb      	str	r3, [r7, #40]	@ 0x28

  if(NULL == pData)
 8003a5a:	68bb      	ldr	r3, [r7, #8]
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d107      	bne.n	8003a70 <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a64:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8003a6c:	2301      	movs	r3, #1
 8003a6e:	e0c0      	b.n	8003bf2 <HAL_SD_ReadBlocks_DMA+0x1aa>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8003a76:	b2db      	uxtb	r3, r3
 8003a78:	2b01      	cmp	r3, #1
 8003a7a:	f040 80b9 	bne.w	8003bf0 <HAL_SD_ReadBlocks_DMA+0x1a8>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	2200      	movs	r2, #0
 8003a82:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8003a84:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003a86:	683b      	ldr	r3, [r7, #0]
 8003a88:	441a      	add	r2, r3
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a8e:	429a      	cmp	r2, r3
 8003a90:	d907      	bls.n	8003aa2 <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a96:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 8003a9e:	2301      	movs	r3, #1
 8003aa0:	e0a7      	b.n	8003bf2 <HAL_SD_ReadBlocks_DMA+0x1aa>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	2203      	movs	r2, #3
 8003aa6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	2200      	movs	r2, #0
 8003ab0:	62da      	str	r2, [r3, #44]	@ 0x2c

#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND | SDIO_IT_STBITERR));
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ab8:	68fa      	ldr	r2, [r7, #12]
 8003aba:	6812      	ldr	r2, [r2, #0]
 8003abc:	f443 734a 	orr.w	r3, r3, #808	@ 0x328
 8003ac0:	f043 0302 	orr.w	r3, r3, #2
 8003ac4:	63d3      	str	r3, [r2, #60]	@ 0x3c
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003aca:	4a4c      	ldr	r2, [pc, #304]	@ (8003bfc <HAL_SD_ReadBlocks_DMA+0x1b4>)
 8003acc:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ad2:	4a4b      	ldr	r2, [pc, #300]	@ (8003c00 <HAL_SD_ReadBlocks_DMA+0x1b8>)
 8003ad4:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmarx->XferAbortCallback = NULL;
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ada:	2200      	movs	r2, #0
 8003adc:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Force DMA Direction */
    hsd->hdmarx->Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ae2:	2200      	movs	r2, #0
 8003ae4:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmarx->Instance->CR, DMA_SxCR_DIR, hsd->hdmarx->Init.Direction);
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003af6:	689a      	ldr	r2, [r3, #8]
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	430a      	orrs	r2, r1
 8003b00:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	3380      	adds	r3, #128	@ 0x80
 8003b0c:	4619      	mov	r1, r3
 8003b0e:	68ba      	ldr	r2, [r7, #8]
 8003b10:	683b      	ldr	r3, [r7, #0]
 8003b12:	025b      	lsls	r3, r3, #9
 8003b14:	089b      	lsrs	r3, r3, #2
 8003b16:	f7fd feff 	bl	8001918 <HAL_DMA_Start_IT>
 8003b1a:	4603      	mov	r3, r0
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d017      	beq.n	8003b50 <HAL_SD_ReadBlocks_DMA+0x108>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	f422 7295 	bic.w	r2, r2, #298	@ 0x12a
 8003b2e:	63da      	str	r2, [r3, #60]	@ 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	4a33      	ldr	r2, [pc, #204]	@ (8003c04 <HAL_SD_ReadBlocks_DMA+0x1bc>)
 8003b36:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b3c:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	2201      	movs	r2, #1
 8003b48:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 8003b4c:	2301      	movs	r3, #1
 8003b4e:	e050      	b.n	8003bf2 <HAL_SD_ReadBlocks_DMA+0x1aa>
    }
    else
    {
      /* Enable SD DMA transfer */
      __HAL_SD_DMA_ENABLE(hsd);
 8003b50:	4b2d      	ldr	r3, [pc, #180]	@ (8003c08 <HAL_SD_ReadBlocks_DMA+0x1c0>)
 8003b52:	2201      	movs	r2, #1
 8003b54:	601a      	str	r2, [r3, #0]

      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b5a:	2b01      	cmp	r3, #1
 8003b5c:	d002      	beq.n	8003b64 <HAL_SD_ReadBlocks_DMA+0x11c>
      {
        add *= 512U;
 8003b5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b60:	025b      	lsls	r3, r3, #9
 8003b62:	62bb      	str	r3, [r7, #40]	@ 0x28
      }

      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8003b64:	f04f 33ff 	mov.w	r3, #4294967295
 8003b68:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8003b6a:	683b      	ldr	r3, [r7, #0]
 8003b6c:	025b      	lsls	r3, r3, #9
 8003b6e:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8003b70:	2390      	movs	r3, #144	@ 0x90
 8003b72:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8003b74:	2302      	movs	r3, #2
 8003b76:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8003b78:	2300      	movs	r3, #0
 8003b7a:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 8003b7c:	2301      	movs	r3, #1
 8003b7e:	627b      	str	r3, [r7, #36]	@ 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	f107 0210 	add.w	r2, r7, #16
 8003b88:	4611      	mov	r1, r2
 8003b8a:	4618      	mov	r0, r3
 8003b8c:	f001 ff37 	bl	80059fe <SDIO_ConfigData>

      /* Read Blocks in DMA mode */
      if(NumberOfBlocks > 1U)
 8003b90:	683b      	ldr	r3, [r7, #0]
 8003b92:	2b01      	cmp	r3, #1
 8003b94:	d90a      	bls.n	8003bac <HAL_SD_ReadBlocks_DMA+0x164>
      {
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	2282      	movs	r2, #130	@ 0x82
 8003b9a:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Read Multi Block command */
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003ba2:	4618      	mov	r0, r3
 8003ba4:	f001 ff9b 	bl	8005ade <SDMMC_CmdReadMultiBlock>
 8003ba8:	62f8      	str	r0, [r7, #44]	@ 0x2c
 8003baa:	e009      	b.n	8003bc0 <HAL_SD_ReadBlocks_DMA+0x178>
      }
      else
      {
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	2281      	movs	r2, #129	@ 0x81
 8003bb0:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Read Single Block command */
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003bb8:	4618      	mov	r0, r3
 8003bba:	f001 ff6e 	bl	8005a9a <SDMMC_CmdReadSingleBlock>
 8003bbe:	62f8      	str	r0, [r7, #44]	@ 0x2c
      }
      if(errorstate != HAL_SD_ERROR_NONE)
 8003bc0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d012      	beq.n	8003bec <HAL_SD_ReadBlocks_DMA+0x1a4>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	4a0e      	ldr	r2, [pc, #56]	@ (8003c04 <HAL_SD_ReadBlocks_DMA+0x1bc>)
 8003bcc:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= errorstate;
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003bd2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003bd4:	431a      	orrs	r2, r3
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	2201      	movs	r2, #1
 8003bde:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	2200      	movs	r2, #0
 8003be6:	631a      	str	r2, [r3, #48]	@ 0x30
        return HAL_ERROR;
 8003be8:	2301      	movs	r3, #1
 8003bea:	e002      	b.n	8003bf2 <HAL_SD_ReadBlocks_DMA+0x1aa>
      }

      return HAL_OK;
 8003bec:	2300      	movs	r3, #0
 8003bee:	e000      	b.n	8003bf2 <HAL_SD_ReadBlocks_DMA+0x1aa>
    }
  }
  else
  {
    return HAL_BUSY;
 8003bf0:	2302      	movs	r3, #2
  }
}
 8003bf2:	4618      	mov	r0, r3
 8003bf4:	3730      	adds	r7, #48	@ 0x30
 8003bf6:	46bd      	mov	sp, r7
 8003bf8:	bd80      	pop	{r7, pc}
 8003bfa:	bf00      	nop
 8003bfc:	08004637 	.word	0x08004637
 8003c00:	080046a9 	.word	0x080046a9
 8003c04:	004005ff 	.word	0x004005ff
 8003c08:	4225858c 	.word	0x4225858c

08003c0c <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd: Block Address where data will be written
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 8003c0c:	b580      	push	{r7, lr}
 8003c0e:	b08c      	sub	sp, #48	@ 0x30
 8003c10:	af00      	add	r7, sp, #0
 8003c12:	60f8      	str	r0, [r7, #12]
 8003c14:	60b9      	str	r1, [r7, #8]
 8003c16:	607a      	str	r2, [r7, #4]
 8003c18:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	62bb      	str	r3, [r7, #40]	@ 0x28

  if(NULL == pData)
 8003c1e:	68bb      	ldr	r3, [r7, #8]
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d107      	bne.n	8003c34 <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c28:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8003c30:	2301      	movs	r3, #1
 8003c32:	e0c5      	b.n	8003dc0 <HAL_SD_WriteBlocks_DMA+0x1b4>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8003c3a:	b2db      	uxtb	r3, r3
 8003c3c:	2b01      	cmp	r3, #1
 8003c3e:	f040 80be 	bne.w	8003dbe <HAL_SD_WriteBlocks_DMA+0x1b2>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	2200      	movs	r2, #0
 8003c46:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8003c48:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003c4a:	683b      	ldr	r3, [r7, #0]
 8003c4c:	441a      	add	r2, r3
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c52:	429a      	cmp	r2, r3
 8003c54:	d907      	bls.n	8003c66 <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c5a:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 8003c62:	2301      	movs	r3, #1
 8003c64:	e0ac      	b.n	8003dc0 <HAL_SD_WriteBlocks_DMA+0x1b4>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	2203      	movs	r2, #3
 8003c6a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	2200      	movs	r2, #0
 8003c74:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Enable SD Error interrupts */
#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c7c:	68fa      	ldr	r2, [r7, #12]
 8003c7e:	6812      	ldr	r2, [r2, #0]
 8003c80:	f443 7306 	orr.w	r3, r3, #536	@ 0x218
 8003c84:	f043 0302 	orr.w	r3, r3, #2
 8003c88:	63d3      	str	r3, [r2, #60]	@ 0x3c
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c8e:	4a4e      	ldr	r2, [pc, #312]	@ (8003dc8 <HAL_SD_WriteBlocks_DMA+0x1bc>)
 8003c90:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c96:	4a4d      	ldr	r2, [pc, #308]	@ (8003dcc <HAL_SD_WriteBlocks_DMA+0x1c0>)
 8003c98:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c9e:	2200      	movs	r2, #0
 8003ca0:	651a      	str	r2, [r3, #80]	@ 0x50

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ca6:	2b01      	cmp	r3, #1
 8003ca8:	d002      	beq.n	8003cb0 <HAL_SD_WriteBlocks_DMA+0xa4>
    {
      add *= 512U;
 8003caa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003cac:	025b      	lsls	r3, r3, #9
 8003cae:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 8003cb0:	683b      	ldr	r3, [r7, #0]
 8003cb2:	2b01      	cmp	r3, #1
 8003cb4:	d90a      	bls.n	8003ccc <HAL_SD_WriteBlocks_DMA+0xc0>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	22a0      	movs	r2, #160	@ 0xa0
 8003cba:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003cc2:	4618      	mov	r0, r3
 8003cc4:	f001 ff4f 	bl	8005b66 <SDMMC_CmdWriteMultiBlock>
 8003cc8:	62f8      	str	r0, [r7, #44]	@ 0x2c
 8003cca:	e009      	b.n	8003ce0 <HAL_SD_WriteBlocks_DMA+0xd4>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	2290      	movs	r2, #144	@ 0x90
 8003cd0:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003cd8:	4618      	mov	r0, r3
 8003cda:	f001 ff22 	bl	8005b22 <SDMMC_CmdWriteSingleBlock>
 8003cde:	62f8      	str	r0, [r7, #44]	@ 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8003ce0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d012      	beq.n	8003d0c <HAL_SD_WriteBlocks_DMA+0x100>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	4a39      	ldr	r2, [pc, #228]	@ (8003dd0 <HAL_SD_WriteBlocks_DMA+0x1c4>)
 8003cec:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003cf2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003cf4:	431a      	orrs	r2, r3
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	2201      	movs	r2, #1
 8003cfe:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	2200      	movs	r2, #0
 8003d06:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8003d08:	2301      	movs	r3, #1
 8003d0a:	e059      	b.n	8003dc0 <HAL_SD_WriteBlocks_DMA+0x1b4>
    }

    /* Enable SDIO DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 8003d0c:	4b31      	ldr	r3, [pc, #196]	@ (8003dd4 <HAL_SD_WriteBlocks_DMA+0x1c8>)
 8003d0e:	2201      	movs	r2, #1
 8003d10:	601a      	str	r2, [r3, #0]

    /* Force DMA Direction */
    hsd->hdmatx->Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d16:	2240      	movs	r2, #64	@ 0x40
 8003d18:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmatx->Instance->CR, DMA_SxCR_DIR, hsd->hdmatx->Init.Direction);
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d2a:	689a      	ldr	r2, [r3, #8]
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	430a      	orrs	r2, r1
 8003d34:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8003d3a:	68b9      	ldr	r1, [r7, #8]
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	3380      	adds	r3, #128	@ 0x80
 8003d42:	461a      	mov	r2, r3
 8003d44:	683b      	ldr	r3, [r7, #0]
 8003d46:	025b      	lsls	r3, r3, #9
 8003d48:	089b      	lsrs	r3, r3, #2
 8003d4a:	f7fd fde5 	bl	8001918 <HAL_DMA_Start_IT>
 8003d4e:	4603      	mov	r3, r0
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d01c      	beq.n	8003d8e <HAL_SD_WriteBlocks_DMA+0x182>
    {
#if defined(SDIO_STA_STBITERR)
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d5a:	68fa      	ldr	r2, [r7, #12]
 8003d5c:	6812      	ldr	r2, [r2, #0]
 8003d5e:	f423 7306 	bic.w	r3, r3, #536	@ 0x218
 8003d62:	f023 0302 	bic.w	r3, r3, #2
 8003d66:	63d3      	str	r3, [r2, #60]	@ 0x3c
#else /* SDIO_STA_STBITERR not defined */
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
#endif /* SDIO_STA_STBITERR */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	4a18      	ldr	r2, [pc, #96]	@ (8003dd0 <HAL_SD_WriteBlocks_DMA+0x1c4>)
 8003d6e:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d74:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	2201      	movs	r2, #1
 8003d80:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	2200      	movs	r2, #0
 8003d88:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8003d8a:	2301      	movs	r3, #1
 8003d8c:	e018      	b.n	8003dc0 <HAL_SD_WriteBlocks_DMA+0x1b4>
    }
    else
    {
      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8003d8e:	f04f 33ff 	mov.w	r3, #4294967295
 8003d92:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8003d94:	683b      	ldr	r3, [r7, #0]
 8003d96:	025b      	lsls	r3, r3, #9
 8003d98:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8003d9a:	2390      	movs	r3, #144	@ 0x90
 8003d9c:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 8003d9e:	2300      	movs	r3, #0
 8003da0:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8003da2:	2300      	movs	r3, #0
 8003da4:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 8003da6:	2301      	movs	r3, #1
 8003da8:	627b      	str	r3, [r7, #36]	@ 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	f107 0210 	add.w	r2, r7, #16
 8003db2:	4611      	mov	r1, r2
 8003db4:	4618      	mov	r0, r3
 8003db6:	f001 fe22 	bl	80059fe <SDIO_ConfigData>

      return HAL_OK;
 8003dba:	2300      	movs	r3, #0
 8003dbc:	e000      	b.n	8003dc0 <HAL_SD_WriteBlocks_DMA+0x1b4>
    }
  }
  else
  {
    return HAL_BUSY;
 8003dbe:	2302      	movs	r3, #2
  }
}
 8003dc0:	4618      	mov	r0, r3
 8003dc2:	3730      	adds	r7, #48	@ 0x30
 8003dc4:	46bd      	mov	sp, r7
 8003dc6:	bd80      	pop	{r7, pc}
 8003dc8:	0800460d 	.word	0x0800460d
 8003dcc:	080046a9 	.word	0x080046a9
 8003dd0:	004005ff 	.word	0x004005ff
 8003dd4:	4225858c 	.word	0x4225858c

08003dd8 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 8003dd8:	b580      	push	{r7, lr}
 8003dda:	b084      	sub	sp, #16
 8003ddc:	af00      	add	r7, sp, #0
 8003dde:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003de4:	60fb      	str	r3, [r7, #12]

  /* Check for SDIO interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003dec:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d008      	beq.n	8003e06 <HAL_SD_IRQHandler+0x2e>
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	f003 0308 	and.w	r3, r3, #8
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d003      	beq.n	8003e06 <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 8003dfe:	6878      	ldr	r0, [r7, #4]
 8003e00:	f001 f806 	bl	8004e10 <SD_Read_IT>
 8003e04:	e165      	b.n	80040d2 <HAL_SD_IRQHandler+0x2fa>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) != RESET)
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003e0c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	f000 808f 	beq.w	8003f34 <HAL_SD_IRQHandler+0x15c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DATAEND);
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003e1e:	639a      	str	r2, [r3, #56]	@ 0x38

#if defined(SDIO_STA_STBITERR)
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e26:	687a      	ldr	r2, [r7, #4]
 8003e28:	6812      	ldr	r2, [r2, #0]
 8003e2a:	f423 4343 	bic.w	r3, r3, #49920	@ 0xc300
 8003e2e:	f023 033a 	bic.w	r3, r3, #58	@ 0x3a
 8003e32:	63d3      	str	r3, [r2, #60]	@ 0x3c
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF);
#endif /* SDIO_STA_STBITERR */

    hsd->Instance->DCTRL &= ~(SDIO_DCTRL_DTEN);
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	f022 0201 	bic.w	r2, r2, #1
 8003e42:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    if((context & SD_CONTEXT_IT) != 0U)
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	f003 0308 	and.w	r3, r3, #8
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d039      	beq.n	8003ec2 <HAL_SD_IRQHandler+0xea>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	f003 0302 	and.w	r3, r3, #2
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d104      	bne.n	8003e62 <HAL_SD_IRQHandler+0x8a>
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	f003 0320 	and.w	r3, r3, #32
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d011      	beq.n	8003e86 <HAL_SD_IRQHandler+0xae>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	4618      	mov	r0, r3
 8003e68:	f001 fea0 	bl	8005bac <SDMMC_CmdStopTransfer>
 8003e6c:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8003e6e:	68bb      	ldr	r3, [r7, #8]
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d008      	beq.n	8003e86 <HAL_SD_IRQHandler+0xae>
        {
          hsd->ErrorCode |= errorstate;
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003e78:	68bb      	ldr	r3, [r7, #8]
 8003e7a:	431a      	orrs	r2, r3
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	639a      	str	r2, [r3, #56]	@ 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 8003e80:	6878      	ldr	r0, [r7, #4]
 8003e82:	f000 f92f 	bl	80040e4 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	f240 523a 	movw	r2, #1338	@ 0x53a
 8003e8e:	639a      	str	r2, [r3, #56]	@ 0x38

      hsd->State = HAL_SD_STATE_READY;
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	2201      	movs	r2, #1
 8003e94:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	2200      	movs	r2, #0
 8003e9c:	631a      	str	r2, [r3, #48]	@ 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	f003 0301 	and.w	r3, r3, #1
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d104      	bne.n	8003eb2 <HAL_SD_IRQHandler+0xda>
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	f003 0302 	and.w	r3, r3, #2
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d003      	beq.n	8003eba <HAL_SD_IRQHandler+0xe2>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 8003eb2:	6878      	ldr	r0, [r7, #4]
 8003eb4:	f002 fb0e 	bl	80064d4 <HAL_SD_RxCpltCallback>
 8003eb8:	e10b      	b.n	80040d2 <HAL_SD_IRQHandler+0x2fa>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 8003eba:	6878      	ldr	r0, [r7, #4]
 8003ebc:	f002 fb00 	bl	80064c0 <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8003ec0:	e107      	b.n	80040d2 <HAL_SD_IRQHandler+0x2fa>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	f000 8102 	beq.w	80040d2 <HAL_SD_IRQHandler+0x2fa>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	f003 0320 	and.w	r3, r3, #32
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d011      	beq.n	8003efc <HAL_SD_IRQHandler+0x124>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	4618      	mov	r0, r3
 8003ede:	f001 fe65 	bl	8005bac <SDMMC_CmdStopTransfer>
 8003ee2:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8003ee4:	68bb      	ldr	r3, [r7, #8]
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d008      	beq.n	8003efc <HAL_SD_IRQHandler+0x124>
          hsd->ErrorCode |= errorstate;
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003eee:	68bb      	ldr	r3, [r7, #8]
 8003ef0:	431a      	orrs	r2, r3
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	639a      	str	r2, [r3, #56]	@ 0x38
          HAL_SD_ErrorCallback(hsd);
 8003ef6:	6878      	ldr	r0, [r7, #4]
 8003ef8:	f000 f8f4 	bl	80040e4 <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	f003 0301 	and.w	r3, r3, #1
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	f040 80e5 	bne.w	80040d2 <HAL_SD_IRQHandler+0x2fa>
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	f003 0302 	and.w	r3, r3, #2
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	f040 80df 	bne.w	80040d2 <HAL_SD_IRQHandler+0x2fa>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	f022 0208 	bic.w	r2, r2, #8
 8003f22:	62da      	str	r2, [r3, #44]	@ 0x2c
        hsd->State = HAL_SD_STATE_READY;
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	2201      	movs	r2, #1
 8003f28:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        HAL_SD_TxCpltCallback(hsd);
 8003f2c:	6878      	ldr	r0, [r7, #4]
 8003f2e:	f002 fac7 	bl	80064c0 <HAL_SD_TxCpltCallback>
}
 8003f32:	e0ce      	b.n	80040d2 <HAL_SD_IRQHandler+0x2fa>
  else if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003f3a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d008      	beq.n	8003f54 <HAL_SD_IRQHandler+0x17c>
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	f003 0308 	and.w	r3, r3, #8
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d003      	beq.n	8003f54 <HAL_SD_IRQHandler+0x17c>
    SD_Write_IT(hsd);
 8003f4c:	6878      	ldr	r0, [r7, #4]
 8003f4e:	f000 ffb0 	bl	8004eb2 <SD_Write_IT>
 8003f52:	e0be      	b.n	80040d2 <HAL_SD_IRQHandler+0x2fa>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_RXOVERR | SDIO_FLAG_TXUNDERR | SDIO_FLAG_STBITERR) != RESET)
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003f5a:	f240 233a 	movw	r3, #570	@ 0x23a
 8003f5e:	4013      	ands	r3, r2
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	f000 80b6 	beq.w	80040d2 <HAL_SD_IRQHandler+0x2fa>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL) != RESET)
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003f6c:	f003 0302 	and.w	r3, r3, #2
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d005      	beq.n	8003f80 <HAL_SD_IRQHandler+0x1a8>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f78:	f043 0202 	orr.w	r2, r3, #2
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) != RESET)
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003f86:	f003 0308 	and.w	r3, r3, #8
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d005      	beq.n	8003f9a <HAL_SD_IRQHandler+0x1c2>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f92:	f043 0208 	orr.w	r2, r3, #8
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR) != RESET)
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003fa0:	f003 0320 	and.w	r3, r3, #32
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d005      	beq.n	8003fb4 <HAL_SD_IRQHandler+0x1dc>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003fac:	f043 0220 	orr.w	r2, r3, #32
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR) != RESET)
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003fba:	f003 0310 	and.w	r3, r3, #16
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d005      	beq.n	8003fce <HAL_SD_IRQHandler+0x1f6>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003fc6:	f043 0210 	orr.w	r2, r3, #16
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_STBITERR) != RESET)
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003fd4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d005      	beq.n	8003fe8 <HAL_SD_IRQHandler+0x210>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003fe0:	f043 0208 	orr.w	r2, r3, #8
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS | SDIO_FLAG_STBITERR);
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	f240 723a 	movw	r2, #1850	@ 0x73a
 8003ff0:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ff8:	687a      	ldr	r2, [r7, #4]
 8003ffa:	6812      	ldr	r2, [r2, #0]
 8003ffc:	f423 734e 	bic.w	r3, r3, #824	@ 0x338
 8004000:	f023 0302 	bic.w	r3, r3, #2
 8004004:	63d3      	str	r3, [r2, #60]	@ 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	4618      	mov	r0, r3
 800400c:	f001 fdce 	bl	8005bac <SDMMC_CmdStopTransfer>
 8004010:	4602      	mov	r2, r0
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004016:	431a      	orrs	r2, r3
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	639a      	str	r2, [r3, #56]	@ 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	f003 0308 	and.w	r3, r3, #8
 8004022:	2b00      	cmp	r3, #0
 8004024:	d00a      	beq.n	800403c <HAL_SD_IRQHandler+0x264>
      hsd->State = HAL_SD_STATE_READY;
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	2201      	movs	r2, #1
 800402a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	2200      	movs	r2, #0
 8004032:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_SD_ErrorCallback(hsd);
 8004034:	6878      	ldr	r0, [r7, #4]
 8004036:	f000 f855 	bl	80040e4 <HAL_SD_ErrorCallback>
}
 800403a:	e04a      	b.n	80040d2 <HAL_SD_IRQHandler+0x2fa>
    else if((context & SD_CONTEXT_DMA) != 0U)
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004042:	2b00      	cmp	r3, #0
 8004044:	d045      	beq.n	80040d2 <HAL_SD_IRQHandler+0x2fa>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	f003 0310 	and.w	r3, r3, #16
 800404c:	2b00      	cmp	r3, #0
 800404e:	d104      	bne.n	800405a <HAL_SD_IRQHandler+0x282>
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	f003 0320 	and.w	r3, r3, #32
 8004056:	2b00      	cmp	r3, #0
 8004058:	d011      	beq.n	800407e <HAL_SD_IRQHandler+0x2a6>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800405e:	4a1f      	ldr	r2, [pc, #124]	@ (80040dc <HAL_SD_IRQHandler+0x304>)
 8004060:	651a      	str	r2, [r3, #80]	@ 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004066:	4618      	mov	r0, r3
 8004068:	f7fd fcae 	bl	80019c8 <HAL_DMA_Abort_IT>
 800406c:	4603      	mov	r3, r0
 800406e:	2b00      	cmp	r3, #0
 8004070:	d02f      	beq.n	80040d2 <HAL_SD_IRQHandler+0x2fa>
          SD_DMATxAbort(hsd->hdmatx);
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004076:	4618      	mov	r0, r3
 8004078:	f000 fb68 	bl	800474c <SD_DMATxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 800407c:	e029      	b.n	80040d2 <HAL_SD_IRQHandler+0x2fa>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	f003 0301 	and.w	r3, r3, #1
 8004084:	2b00      	cmp	r3, #0
 8004086:	d104      	bne.n	8004092 <HAL_SD_IRQHandler+0x2ba>
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	f003 0302 	and.w	r3, r3, #2
 800408e:	2b00      	cmp	r3, #0
 8004090:	d011      	beq.n	80040b6 <HAL_SD_IRQHandler+0x2de>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004096:	4a12      	ldr	r2, [pc, #72]	@ (80040e0 <HAL_SD_IRQHandler+0x308>)
 8004098:	651a      	str	r2, [r3, #80]	@ 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800409e:	4618      	mov	r0, r3
 80040a0:	f7fd fc92 	bl	80019c8 <HAL_DMA_Abort_IT>
 80040a4:	4603      	mov	r3, r0
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d013      	beq.n	80040d2 <HAL_SD_IRQHandler+0x2fa>
          SD_DMARxAbort(hsd->hdmarx);
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040ae:	4618      	mov	r0, r3
 80040b0:	f000 fb83 	bl	80047ba <SD_DMARxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 80040b4:	e00d      	b.n	80040d2 <HAL_SD_IRQHandler+0x2fa>
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	2200      	movs	r2, #0
 80040ba:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	2201      	movs	r2, #1
 80040c0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	2200      	movs	r2, #0
 80040c8:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_SD_AbortCallback(hsd);
 80040ca:	6878      	ldr	r0, [r7, #4]
 80040cc:	f002 f9ee 	bl	80064ac <HAL_SD_AbortCallback>
}
 80040d0:	e7ff      	b.n	80040d2 <HAL_SD_IRQHandler+0x2fa>
 80040d2:	bf00      	nop
 80040d4:	3710      	adds	r7, #16
 80040d6:	46bd      	mov	sp, r7
 80040d8:	bd80      	pop	{r7, pc}
 80040da:	bf00      	nop
 80040dc:	0800474d 	.word	0x0800474d
 80040e0:	080047bb 	.word	0x080047bb

080040e4 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 80040e4:	b480      	push	{r7}
 80040e6:	b083      	sub	sp, #12
 80040e8:	af00      	add	r7, sp, #0
 80040ea:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 80040ec:	bf00      	nop
 80040ee:	370c      	adds	r7, #12
 80040f0:	46bd      	mov	sp, r7
 80040f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040f6:	4770      	bx	lr

080040f8 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 80040f8:	b480      	push	{r7}
 80040fa:	b083      	sub	sp, #12
 80040fc:	af00      	add	r7, sp, #0
 80040fe:	6078      	str	r0, [r7, #4]
 8004100:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004106:	0f9b      	lsrs	r3, r3, #30
 8004108:	b2da      	uxtb	r2, r3
 800410a:	683b      	ldr	r3, [r7, #0]
 800410c:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004112:	0e9b      	lsrs	r3, r3, #26
 8004114:	b2db      	uxtb	r3, r3
 8004116:	f003 030f 	and.w	r3, r3, #15
 800411a:	b2da      	uxtb	r2, r3
 800411c:	683b      	ldr	r3, [r7, #0]
 800411e:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004124:	0e1b      	lsrs	r3, r3, #24
 8004126:	b2db      	uxtb	r3, r3
 8004128:	f003 0303 	and.w	r3, r3, #3
 800412c:	b2da      	uxtb	r2, r3
 800412e:	683b      	ldr	r3, [r7, #0]
 8004130:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004136:	0c1b      	lsrs	r3, r3, #16
 8004138:	b2da      	uxtb	r2, r3
 800413a:	683b      	ldr	r3, [r7, #0]
 800413c:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004142:	0a1b      	lsrs	r3, r3, #8
 8004144:	b2da      	uxtb	r2, r3
 8004146:	683b      	ldr	r3, [r7, #0]
 8004148:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800414e:	b2da      	uxtb	r2, r3
 8004150:	683b      	ldr	r3, [r7, #0]
 8004152:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004158:	0d1b      	lsrs	r3, r3, #20
 800415a:	b29a      	uxth	r2, r3
 800415c:	683b      	ldr	r3, [r7, #0]
 800415e:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004164:	0c1b      	lsrs	r3, r3, #16
 8004166:	b2db      	uxtb	r3, r3
 8004168:	f003 030f 	and.w	r3, r3, #15
 800416c:	b2da      	uxtb	r2, r3
 800416e:	683b      	ldr	r3, [r7, #0]
 8004170:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004176:	0bdb      	lsrs	r3, r3, #15
 8004178:	b2db      	uxtb	r3, r3
 800417a:	f003 0301 	and.w	r3, r3, #1
 800417e:	b2da      	uxtb	r2, r3
 8004180:	683b      	ldr	r3, [r7, #0]
 8004182:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004188:	0b9b      	lsrs	r3, r3, #14
 800418a:	b2db      	uxtb	r3, r3
 800418c:	f003 0301 	and.w	r3, r3, #1
 8004190:	b2da      	uxtb	r2, r3
 8004192:	683b      	ldr	r3, [r7, #0]
 8004194:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800419a:	0b5b      	lsrs	r3, r3, #13
 800419c:	b2db      	uxtb	r3, r3
 800419e:	f003 0301 	and.w	r3, r3, #1
 80041a2:	b2da      	uxtb	r2, r3
 80041a4:	683b      	ldr	r3, [r7, #0]
 80041a6:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80041ac:	0b1b      	lsrs	r3, r3, #12
 80041ae:	b2db      	uxtb	r3, r3
 80041b0:	f003 0301 	and.w	r3, r3, #1
 80041b4:	b2da      	uxtb	r2, r3
 80041b6:	683b      	ldr	r3, [r7, #0]
 80041b8:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 80041ba:	683b      	ldr	r3, [r7, #0]
 80041bc:	2200      	movs	r2, #0
 80041be:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d163      	bne.n	8004290 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80041cc:	009a      	lsls	r2, r3, #2
 80041ce:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80041d2:	4013      	ands	r3, r2
 80041d4:	687a      	ldr	r2, [r7, #4]
 80041d6:	6ed2      	ldr	r2, [r2, #108]	@ 0x6c
 80041d8:	0f92      	lsrs	r2, r2, #30
 80041da:	431a      	orrs	r2, r3
 80041dc:	683b      	ldr	r3, [r7, #0]
 80041de:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80041e4:	0edb      	lsrs	r3, r3, #27
 80041e6:	b2db      	uxtb	r3, r3
 80041e8:	f003 0307 	and.w	r3, r3, #7
 80041ec:	b2da      	uxtb	r2, r3
 80041ee:	683b      	ldr	r3, [r7, #0]
 80041f0:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80041f6:	0e1b      	lsrs	r3, r3, #24
 80041f8:	b2db      	uxtb	r3, r3
 80041fa:	f003 0307 	and.w	r3, r3, #7
 80041fe:	b2da      	uxtb	r2, r3
 8004200:	683b      	ldr	r3, [r7, #0]
 8004202:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004208:	0d5b      	lsrs	r3, r3, #21
 800420a:	b2db      	uxtb	r3, r3
 800420c:	f003 0307 	and.w	r3, r3, #7
 8004210:	b2da      	uxtb	r2, r3
 8004212:	683b      	ldr	r3, [r7, #0]
 8004214:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800421a:	0c9b      	lsrs	r3, r3, #18
 800421c:	b2db      	uxtb	r3, r3
 800421e:	f003 0307 	and.w	r3, r3, #7
 8004222:	b2da      	uxtb	r2, r3
 8004224:	683b      	ldr	r3, [r7, #0]
 8004226:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800422c:	0bdb      	lsrs	r3, r3, #15
 800422e:	b2db      	uxtb	r3, r3
 8004230:	f003 0307 	and.w	r3, r3, #7
 8004234:	b2da      	uxtb	r2, r3
 8004236:	683b      	ldr	r3, [r7, #0]
 8004238:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 800423a:	683b      	ldr	r3, [r7, #0]
 800423c:	691b      	ldr	r3, [r3, #16]
 800423e:	1c5a      	adds	r2, r3, #1
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8004244:	683b      	ldr	r3, [r7, #0]
 8004246:	7e1b      	ldrb	r3, [r3, #24]
 8004248:	b2db      	uxtb	r3, r3
 800424a:	f003 0307 	and.w	r3, r3, #7
 800424e:	3302      	adds	r3, #2
 8004250:	2201      	movs	r2, #1
 8004252:	fa02 f303 	lsl.w	r3, r2, r3
 8004256:	687a      	ldr	r2, [r7, #4]
 8004258:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 800425a:	fb03 f202 	mul.w	r2, r3, r2
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8004262:	683b      	ldr	r3, [r7, #0]
 8004264:	7a1b      	ldrb	r3, [r3, #8]
 8004266:	b2db      	uxtb	r3, r3
 8004268:	f003 030f 	and.w	r3, r3, #15
 800426c:	2201      	movs	r2, #1
 800426e:	409a      	lsls	r2, r3
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	659a      	str	r2, [r3, #88]	@ 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004278:	687a      	ldr	r2, [r7, #4]
 800427a:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 800427c:	0a52      	lsrs	r2, r2, #9
 800427e:	fb03 f202 	mul.w	r2, r3, r2
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800428c:	661a      	str	r2, [r3, #96]	@ 0x60
 800428e:	e031      	b.n	80042f4 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004294:	2b01      	cmp	r3, #1
 8004296:	d11d      	bne.n	80042d4 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800429c:	041b      	lsls	r3, r3, #16
 800429e:	f403 127c 	and.w	r2, r3, #4128768	@ 0x3f0000
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80042a6:	0c1b      	lsrs	r3, r3, #16
 80042a8:	431a      	orrs	r2, r3
 80042aa:	683b      	ldr	r3, [r7, #0]
 80042ac:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 80042ae:	683b      	ldr	r3, [r7, #0]
 80042b0:	691b      	ldr	r3, [r3, #16]
 80042b2:	3301      	adds	r3, #1
 80042b4:	029a      	lsls	r2, r3, #10
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.BlockSize = 512U;
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80042c8:	659a      	str	r2, [r3, #88]	@ 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	661a      	str	r2, [r3, #96]	@ 0x60
 80042d2:	e00f      	b.n	80042f4 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	4a58      	ldr	r2, [pc, #352]	@ (800443c <HAL_SD_GetCardCSD+0x344>)
 80042da:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042e0:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	2201      	movs	r2, #1
 80042ec:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 80042f0:	2301      	movs	r3, #1
 80042f2:	e09d      	b.n	8004430 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80042f8:	0b9b      	lsrs	r3, r3, #14
 80042fa:	b2db      	uxtb	r3, r3
 80042fc:	f003 0301 	and.w	r3, r3, #1
 8004300:	b2da      	uxtb	r2, r3
 8004302:	683b      	ldr	r3, [r7, #0]
 8004304:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800430a:	09db      	lsrs	r3, r3, #7
 800430c:	b2db      	uxtb	r3, r3
 800430e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004312:	b2da      	uxtb	r2, r3
 8004314:	683b      	ldr	r3, [r7, #0]
 8004316:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800431c:	b2db      	uxtb	r3, r3
 800431e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004322:	b2da      	uxtb	r2, r3
 8004324:	683b      	ldr	r3, [r7, #0]
 8004326:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800432c:	0fdb      	lsrs	r3, r3, #31
 800432e:	b2da      	uxtb	r2, r3
 8004330:	683b      	ldr	r3, [r7, #0]
 8004332:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004338:	0f5b      	lsrs	r3, r3, #29
 800433a:	b2db      	uxtb	r3, r3
 800433c:	f003 0303 	and.w	r3, r3, #3
 8004340:	b2da      	uxtb	r2, r3
 8004342:	683b      	ldr	r3, [r7, #0]
 8004344:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800434a:	0e9b      	lsrs	r3, r3, #26
 800434c:	b2db      	uxtb	r3, r3
 800434e:	f003 0307 	and.w	r3, r3, #7
 8004352:	b2da      	uxtb	r2, r3
 8004354:	683b      	ldr	r3, [r7, #0]
 8004356:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800435c:	0d9b      	lsrs	r3, r3, #22
 800435e:	b2db      	uxtb	r3, r3
 8004360:	f003 030f 	and.w	r3, r3, #15
 8004364:	b2da      	uxtb	r2, r3
 8004366:	683b      	ldr	r3, [r7, #0]
 8004368:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800436e:	0d5b      	lsrs	r3, r3, #21
 8004370:	b2db      	uxtb	r3, r3
 8004372:	f003 0301 	and.w	r3, r3, #1
 8004376:	b2da      	uxtb	r2, r3
 8004378:	683b      	ldr	r3, [r7, #0]
 800437a:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 800437e:	683b      	ldr	r3, [r7, #0]
 8004380:	2200      	movs	r2, #0
 8004382:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800438a:	0c1b      	lsrs	r3, r3, #16
 800438c:	b2db      	uxtb	r3, r3
 800438e:	f003 0301 	and.w	r3, r3, #1
 8004392:	b2da      	uxtb	r2, r3
 8004394:	683b      	ldr	r3, [r7, #0]
 8004396:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800439e:	0bdb      	lsrs	r3, r3, #15
 80043a0:	b2db      	uxtb	r3, r3
 80043a2:	f003 0301 	and.w	r3, r3, #1
 80043a6:	b2da      	uxtb	r2, r3
 80043a8:	683b      	ldr	r3, [r7, #0]
 80043aa:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80043b2:	0b9b      	lsrs	r3, r3, #14
 80043b4:	b2db      	uxtb	r3, r3
 80043b6:	f003 0301 	and.w	r3, r3, #1
 80043ba:	b2da      	uxtb	r2, r3
 80043bc:	683b      	ldr	r3, [r7, #0]
 80043be:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80043c6:	0b5b      	lsrs	r3, r3, #13
 80043c8:	b2db      	uxtb	r3, r3
 80043ca:	f003 0301 	and.w	r3, r3, #1
 80043ce:	b2da      	uxtb	r2, r3
 80043d0:	683b      	ldr	r3, [r7, #0]
 80043d2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80043da:	0b1b      	lsrs	r3, r3, #12
 80043dc:	b2db      	uxtb	r3, r3
 80043de:	f003 0301 	and.w	r3, r3, #1
 80043e2:	b2da      	uxtb	r2, r3
 80043e4:	683b      	ldr	r3, [r7, #0]
 80043e6:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80043ee:	0a9b      	lsrs	r3, r3, #10
 80043f0:	b2db      	uxtb	r3, r3
 80043f2:	f003 0303 	and.w	r3, r3, #3
 80043f6:	b2da      	uxtb	r2, r3
 80043f8:	683b      	ldr	r3, [r7, #0]
 80043fa:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004402:	0a1b      	lsrs	r3, r3, #8
 8004404:	b2db      	uxtb	r3, r3
 8004406:	f003 0303 	and.w	r3, r3, #3
 800440a:	b2da      	uxtb	r2, r3
 800440c:	683b      	ldr	r3, [r7, #0]
 800440e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004416:	085b      	lsrs	r3, r3, #1
 8004418:	b2db      	uxtb	r3, r3
 800441a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800441e:	b2da      	uxtb	r2, r3
 8004420:	683b      	ldr	r3, [r7, #0]
 8004422:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

  pCSD->Reserved4 = 1;
 8004426:	683b      	ldr	r3, [r7, #0]
 8004428:	2201      	movs	r2, #1
 800442a:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

  return HAL_OK;
 800442e:	2300      	movs	r3, #0
}
 8004430:	4618      	mov	r0, r3
 8004432:	370c      	adds	r7, #12
 8004434:	46bd      	mov	sp, r7
 8004436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800443a:	4770      	bx	lr
 800443c:	004005ff 	.word	0x004005ff

08004440 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 8004440:	b480      	push	{r7}
 8004442:	b083      	sub	sp, #12
 8004444:	af00      	add	r7, sp, #0
 8004446:	6078      	str	r0, [r7, #4]
 8004448:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800444e:	683b      	ldr	r3, [r7, #0]
 8004450:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004456:	683b      	ldr	r3, [r7, #0]
 8004458:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800445e:	683b      	ldr	r3, [r7, #0]
 8004460:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004466:	683b      	ldr	r3, [r7, #0]
 8004468:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800446e:	683b      	ldr	r3, [r7, #0]
 8004470:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8004476:	683b      	ldr	r3, [r7, #0]
 8004478:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800447e:	683b      	ldr	r3, [r7, #0]
 8004480:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8004486:	683b      	ldr	r3, [r7, #0]
 8004488:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 800448a:	2300      	movs	r3, #0
}
 800448c:	4618      	mov	r0, r3
 800448e:	370c      	adds	r7, #12
 8004490:	46bd      	mov	sp, r7
 8004492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004496:	4770      	bx	lr

08004498 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDIO_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDIO_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 8004498:	b5b0      	push	{r4, r5, r7, lr}
 800449a:	b08e      	sub	sp, #56	@ 0x38
 800449c:	af04      	add	r7, sp, #16
 800449e:	6078      	str	r0, [r7, #4]
 80044a0:	6039      	str	r1, [r7, #0]
  SDIO_InitTypeDef Init;
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 80044a2:	2300      	movs	r3, #0
 80044a4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /* Check the parameters */
  assert_param(IS_SDIO_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	2203      	movs	r2, #3
 80044ac:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80044b4:	2b03      	cmp	r3, #3
 80044b6:	d02e      	beq.n	8004516 <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if(WideMode == SDIO_BUS_WIDE_8B)
 80044b8:	683b      	ldr	r3, [r7, #0]
 80044ba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80044be:	d106      	bne.n	80044ce <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044c4:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	639a      	str	r2, [r3, #56]	@ 0x38
 80044cc:	e029      	b.n	8004522 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDIO_BUS_WIDE_4B)
 80044ce:	683b      	ldr	r3, [r7, #0]
 80044d0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80044d4:	d10a      	bne.n	80044ec <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 80044d6:	6878      	ldr	r0, [r7, #4]
 80044d8:	f000 fb2a 	bl	8004b30 <SD_WideBus_Enable>
 80044dc:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80044e2:	6a3b      	ldr	r3, [r7, #32]
 80044e4:	431a      	orrs	r2, r3
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	639a      	str	r2, [r3, #56]	@ 0x38
 80044ea:	e01a      	b.n	8004522 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDIO_BUS_WIDE_1B)
 80044ec:	683b      	ldr	r3, [r7, #0]
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d10a      	bne.n	8004508 <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 80044f2:	6878      	ldr	r0, [r7, #4]
 80044f4:	f000 fb67 	bl	8004bc6 <SD_WideBus_Disable>
 80044f8:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80044fe:	6a3b      	ldr	r3, [r7, #32]
 8004500:	431a      	orrs	r2, r3
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	639a      	str	r2, [r3, #56]	@ 0x38
 8004506:	e00c      	b.n	8004522 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800450c:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	639a      	str	r2, [r3, #56]	@ 0x38
 8004514:	e005      	b.n	8004522 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800451a:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004526:	2b00      	cmp	r3, #0
 8004528:	d00b      	beq.n	8004542 <HAL_SD_ConfigWideBusOperation+0xaa>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	4a26      	ldr	r2, [pc, #152]	@ (80045c8 <HAL_SD_ConfigWideBusOperation+0x130>)
 8004530:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	2201      	movs	r2, #1
 8004536:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    status = HAL_ERROR;
 800453a:	2301      	movs	r3, #1
 800453c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8004540:	e01f      	b.n	8004582 <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDIO peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	685b      	ldr	r3, [r3, #4]
 8004546:	60bb      	str	r3, [r7, #8]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	689b      	ldr	r3, [r3, #8]
 800454c:	60fb      	str	r3, [r7, #12]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	68db      	ldr	r3, [r3, #12]
 8004552:	613b      	str	r3, [r7, #16]
    Init.BusWide             = WideMode;
 8004554:	683b      	ldr	r3, [r7, #0]
 8004556:	617b      	str	r3, [r7, #20]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	695b      	ldr	r3, [r3, #20]
 800455c:	61bb      	str	r3, [r7, #24]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	699b      	ldr	r3, [r3, #24]
 8004562:	61fb      	str	r3, [r7, #28]
    (void)SDIO_Init(hsd->Instance, Init);
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681d      	ldr	r5, [r3, #0]
 8004568:	466c      	mov	r4, sp
 800456a:	f107 0314 	add.w	r3, r7, #20
 800456e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8004572:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8004576:	f107 0308 	add.w	r3, r7, #8
 800457a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800457c:	4628      	mov	r0, r5
 800457e:	f001 f98f 	bl	80058a0 <SDIO_Init>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800458a:	4618      	mov	r0, r3
 800458c:	f001 fa63 	bl	8005a56 <SDMMC_CmdBlockLength>
 8004590:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8004592:	6a3b      	ldr	r3, [r7, #32]
 8004594:	2b00      	cmp	r3, #0
 8004596:	d00c      	beq.n	80045b2 <HAL_SD_ConfigWideBusOperation+0x11a>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	4a0a      	ldr	r2, [pc, #40]	@ (80045c8 <HAL_SD_ConfigWideBusOperation+0x130>)
 800459e:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80045a4:	6a3b      	ldr	r3, [r7, #32]
 80045a6:	431a      	orrs	r2, r3
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	639a      	str	r2, [r3, #56]	@ 0x38
    status = HAL_ERROR;
 80045ac:	2301      	movs	r3, #1
 80045ae:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	2201      	movs	r2, #1
 80045b6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return status;
 80045ba:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80045be:	4618      	mov	r0, r3
 80045c0:	3728      	adds	r7, #40	@ 0x28
 80045c2:	46bd      	mov	sp, r7
 80045c4:	bdb0      	pop	{r4, r5, r7, pc}
 80045c6:	bf00      	nop
 80045c8:	004005ff 	.word	0x004005ff

080045cc <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 80045cc:	b580      	push	{r7, lr}
 80045ce:	b086      	sub	sp, #24
 80045d0:	af00      	add	r7, sp, #0
 80045d2:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 80045d4:	2300      	movs	r3, #0
 80045d6:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 80045d8:	f107 030c 	add.w	r3, r7, #12
 80045dc:	4619      	mov	r1, r3
 80045de:	6878      	ldr	r0, [r7, #4]
 80045e0:	f000 fa7e 	bl	8004ae0 <SD_SendStatus>
 80045e4:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 80045e6:	697b      	ldr	r3, [r7, #20]
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d005      	beq.n	80045f8 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80045f0:	697b      	ldr	r3, [r7, #20]
 80045f2:	431a      	orrs	r2, r3
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	0a5b      	lsrs	r3, r3, #9
 80045fc:	f003 030f 	and.w	r3, r3, #15
 8004600:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 8004602:	693b      	ldr	r3, [r7, #16]
}
 8004604:	4618      	mov	r0, r3
 8004606:	3718      	adds	r7, #24
 8004608:	46bd      	mov	sp, r7
 800460a:	bd80      	pop	{r7, pc}

0800460c <SD_DMATransmitCplt>:
  * @brief  DMA SD transmit process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800460c:	b480      	push	{r7}
 800460e:	b085      	sub	sp, #20
 8004610:	af00      	add	r7, sp, #0
 8004612:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004618:	60fb      	str	r3, [r7, #12]

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DATAEND));
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004628:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 800462a:	bf00      	nop
 800462c:	3714      	adds	r7, #20
 800462e:	46bd      	mov	sp, r7
 8004630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004634:	4770      	bx	lr

08004636 <SD_DMAReceiveCplt>:
  * @brief  DMA SD receive process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004636:	b580      	push	{r7, lr}
 8004638:	b084      	sub	sp, #16
 800463a:	af00      	add	r7, sp, #0
 800463c:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004642:	60fb      	str	r3, [r7, #12]
  uint32_t errorstate;

  /* Send stop command in multiblock write */
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004648:	2b82      	cmp	r3, #130	@ 0x82
 800464a:	d111      	bne.n	8004670 <SD_DMAReceiveCplt+0x3a>
  {
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	4618      	mov	r0, r3
 8004652:	f001 faab 	bl	8005bac <SDMMC_CmdStopTransfer>
 8004656:	60b8      	str	r0, [r7, #8]
    if(errorstate != HAL_SD_ERROR_NONE)
 8004658:	68bb      	ldr	r3, [r7, #8]
 800465a:	2b00      	cmp	r3, #0
 800465c:	d008      	beq.n	8004670 <SD_DMAReceiveCplt+0x3a>
    {
      hsd->ErrorCode |= errorstate;
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004662:	68bb      	ldr	r3, [r7, #8]
 8004664:	431a      	orrs	r2, r3
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	639a      	str	r2, [r3, #56]	@ 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
      hsd->ErrorCallback(hsd);
#else
      HAL_SD_ErrorCallback(hsd);
 800466a:	68f8      	ldr	r0, [r7, #12]
 800466c:	f7ff fd3a 	bl	80040e4 <HAL_SD_ErrorCallback>
    }
  }

  /* Disable the DMA transfer for transmit request by setting the DMAEN bit
  in the SD DCTRL register */
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	f022 0208 	bic.w	r2, r2, #8
 800467e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Clear all the static flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	f240 523a 	movw	r2, #1338	@ 0x53a
 8004688:	639a      	str	r2, [r3, #56]	@ 0x38

  hsd->State = HAL_SD_STATE_READY;
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	2201      	movs	r2, #1
 800468e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	2200      	movs	r2, #0
 8004696:	631a      	str	r2, [r3, #48]	@ 0x30

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->RxCpltCallback(hsd);
#else
  HAL_SD_RxCpltCallback(hsd);
 8004698:	68f8      	ldr	r0, [r7, #12]
 800469a:	f001 ff1b 	bl	80064d4 <HAL_SD_RxCpltCallback>
#endif
}
 800469e:	bf00      	nop
 80046a0:	3710      	adds	r7, #16
 80046a2:	46bd      	mov	sp, r7
 80046a4:	bd80      	pop	{r7, pc}
	...

080046a8 <SD_DMAError>:
  * @brief  DMA SD communication error callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAError(DMA_HandleTypeDef *hdma)
{
 80046a8:	b580      	push	{r7, lr}
 80046aa:	b086      	sub	sp, #24
 80046ac:	af00      	add	r7, sp, #0
 80046ae:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046b4:	617b      	str	r3, [r7, #20]
  HAL_SD_CardStateTypeDef CardState;
  uint32_t RxErrorCode, TxErrorCode;

  /* if DMA error is FIFO error ignore it */
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 80046b6:	6878      	ldr	r0, [r7, #4]
 80046b8:	f7fd fb32 	bl	8001d20 <HAL_DMA_GetError>
 80046bc:	4603      	mov	r3, r0
 80046be:	2b02      	cmp	r3, #2
 80046c0:	d03e      	beq.n	8004740 <SD_DMAError+0x98>
  {
    RxErrorCode = hsd->hdmarx->ErrorCode;
 80046c2:	697b      	ldr	r3, [r7, #20]
 80046c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80046c8:	613b      	str	r3, [r7, #16]
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 80046ca:	697b      	ldr	r3, [r7, #20]
 80046cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80046ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80046d0:	60fb      	str	r3, [r7, #12]
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 80046d2:	693b      	ldr	r3, [r7, #16]
 80046d4:	2b01      	cmp	r3, #1
 80046d6:	d002      	beq.n	80046de <SD_DMAError+0x36>
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	2b01      	cmp	r3, #1
 80046dc:	d12d      	bne.n	800473a <SD_DMAError+0x92>
    {
      /* Clear All flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80046de:	697b      	ldr	r3, [r7, #20]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	4a19      	ldr	r2, [pc, #100]	@ (8004748 <SD_DMAError+0xa0>)
 80046e4:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Disable All interrupts */
      __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 80046e6:	697b      	ldr	r3, [r7, #20]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80046ec:	697b      	ldr	r3, [r7, #20]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	f422 729d 	bic.w	r2, r2, #314	@ 0x13a
 80046f4:	63da      	str	r2, [r3, #60]	@ 0x3c
        SDIO_IT_TXUNDERR| SDIO_IT_RXOVERR);

      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 80046f6:	697b      	ldr	r3, [r7, #20]
 80046f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046fa:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80046fe:	697b      	ldr	r3, [r7, #20]
 8004700:	639a      	str	r2, [r3, #56]	@ 0x38
      CardState = HAL_SD_GetCardState(hsd);
 8004702:	6978      	ldr	r0, [r7, #20]
 8004704:	f7ff ff62 	bl	80045cc <HAL_SD_GetCardState>
 8004708:	60b8      	str	r0, [r7, #8]
      if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800470a:	68bb      	ldr	r3, [r7, #8]
 800470c:	2b06      	cmp	r3, #6
 800470e:	d002      	beq.n	8004716 <SD_DMAError+0x6e>
 8004710:	68bb      	ldr	r3, [r7, #8]
 8004712:	2b05      	cmp	r3, #5
 8004714:	d10a      	bne.n	800472c <SD_DMAError+0x84>
      {
        hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8004716:	697b      	ldr	r3, [r7, #20]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	4618      	mov	r0, r3
 800471c:	f001 fa46 	bl	8005bac <SDMMC_CmdStopTransfer>
 8004720:	4602      	mov	r2, r0
 8004722:	697b      	ldr	r3, [r7, #20]
 8004724:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004726:	431a      	orrs	r2, r3
 8004728:	697b      	ldr	r3, [r7, #20]
 800472a:	639a      	str	r2, [r3, #56]	@ 0x38
      }

      hsd->State= HAL_SD_STATE_READY;
 800472c:	697b      	ldr	r3, [r7, #20]
 800472e:	2201      	movs	r2, #1
 8004730:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8004734:	697b      	ldr	r3, [r7, #20]
 8004736:	2200      	movs	r2, #0
 8004738:	631a      	str	r2, [r3, #48]	@ 0x30
    }

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
 800473a:	6978      	ldr	r0, [r7, #20]
 800473c:	f7ff fcd2 	bl	80040e4 <HAL_SD_ErrorCallback>
#endif
  }
}
 8004740:	bf00      	nop
 8004742:	3718      	adds	r7, #24
 8004744:	46bd      	mov	sp, r7
 8004746:	bd80      	pop	{r7, pc}
 8004748:	004005ff 	.word	0x004005ff

0800474c <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)
{
 800474c:	b580      	push	{r7, lr}
 800474e:	b084      	sub	sp, #16
 8004750:	af00      	add	r7, sp, #0
 8004752:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004758:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	f240 523a 	movw	r2, #1338	@ 0x53a
 8004762:	639a      	str	r2, [r3, #56]	@ 0x38

  CardState = HAL_SD_GetCardState(hsd);
 8004764:	68f8      	ldr	r0, [r7, #12]
 8004766:	f7ff ff31 	bl	80045cc <HAL_SD_GetCardState>
 800476a:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	2201      	movs	r2, #1
 8004770:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	2200      	movs	r2, #0
 8004778:	631a      	str	r2, [r3, #48]	@ 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800477a:	68bb      	ldr	r3, [r7, #8]
 800477c:	2b06      	cmp	r3, #6
 800477e:	d002      	beq.n	8004786 <SD_DMATxAbort+0x3a>
 8004780:	68bb      	ldr	r3, [r7, #8]
 8004782:	2b05      	cmp	r3, #5
 8004784:	d10a      	bne.n	800479c <SD_DMATxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	4618      	mov	r0, r3
 800478c:	f001 fa0e 	bl	8005bac <SDMMC_CmdStopTransfer>
 8004790:	4602      	mov	r2, r0
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004796:	431a      	orrs	r2, r3
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d103      	bne.n	80047ac <SD_DMATxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 80047a4:	68f8      	ldr	r0, [r7, #12]
 80047a6:	f001 fe81 	bl	80064ac <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 80047aa:	e002      	b.n	80047b2 <SD_DMATxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 80047ac:	68f8      	ldr	r0, [r7, #12]
 80047ae:	f7ff fc99 	bl	80040e4 <HAL_SD_ErrorCallback>
}
 80047b2:	bf00      	nop
 80047b4:	3710      	adds	r7, #16
 80047b6:	46bd      	mov	sp, r7
 80047b8:	bd80      	pop	{r7, pc}

080047ba <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)
{
 80047ba:	b580      	push	{r7, lr}
 80047bc:	b084      	sub	sp, #16
 80047be:	af00      	add	r7, sp, #0
 80047c0:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047c6:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	f240 523a 	movw	r2, #1338	@ 0x53a
 80047d0:	639a      	str	r2, [r3, #56]	@ 0x38

  CardState = HAL_SD_GetCardState(hsd);
 80047d2:	68f8      	ldr	r0, [r7, #12]
 80047d4:	f7ff fefa 	bl	80045cc <HAL_SD_GetCardState>
 80047d8:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	2201      	movs	r2, #1
 80047de:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	2200      	movs	r2, #0
 80047e6:	631a      	str	r2, [r3, #48]	@ 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 80047e8:	68bb      	ldr	r3, [r7, #8]
 80047ea:	2b06      	cmp	r3, #6
 80047ec:	d002      	beq.n	80047f4 <SD_DMARxAbort+0x3a>
 80047ee:	68bb      	ldr	r3, [r7, #8]
 80047f0:	2b05      	cmp	r3, #5
 80047f2:	d10a      	bne.n	800480a <SD_DMARxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	4618      	mov	r0, r3
 80047fa:	f001 f9d7 	bl	8005bac <SDMMC_CmdStopTransfer>
 80047fe:	4602      	mov	r2, r0
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004804:	431a      	orrs	r2, r3
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800480e:	2b00      	cmp	r3, #0
 8004810:	d103      	bne.n	800481a <SD_DMARxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8004812:	68f8      	ldr	r0, [r7, #12]
 8004814:	f001 fe4a 	bl	80064ac <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 8004818:	e002      	b.n	8004820 <SD_DMARxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 800481a:	68f8      	ldr	r0, [r7, #12]
 800481c:	f7ff fc62 	bl	80040e4 <HAL_SD_ErrorCallback>
}
 8004820:	bf00      	nop
 8004822:	3710      	adds	r7, #16
 8004824:	46bd      	mov	sp, r7
 8004826:	bd80      	pop	{r7, pc}

08004828 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 8004828:	b5b0      	push	{r4, r5, r7, lr}
 800482a:	b094      	sub	sp, #80	@ 0x50
 800482c:	af04      	add	r7, sp, #16
 800482e:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 8004830:	2301      	movs	r3, #1
 8004832:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	4618      	mov	r0, r3
 800483a:	f001 f888 	bl	800594e <SDIO_GetPowerState>
 800483e:	4603      	mov	r3, r0
 8004840:	2b00      	cmp	r3, #0
 8004842:	d102      	bne.n	800484a <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8004844:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8004848:	e0b8      	b.n	80049bc <SD_InitCard+0x194>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800484e:	2b03      	cmp	r3, #3
 8004850:	d02f      	beq.n	80048b2 <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	4618      	mov	r0, r3
 8004858:	f001 fab2 	bl	8005dc0 <SDMMC_CmdSendCID>
 800485c:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800485e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004860:	2b00      	cmp	r3, #0
 8004862:	d001      	beq.n	8004868 <SD_InitCard+0x40>
    {
      return errorstate;
 8004864:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004866:	e0a9      	b.n	80049bc <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	2100      	movs	r1, #0
 800486e:	4618      	mov	r0, r3
 8004870:	f001 f8b2 	bl	80059d8 <SDIO_GetResponse>
 8004874:	4602      	mov	r2, r0
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	675a      	str	r2, [r3, #116]	@ 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	2104      	movs	r1, #4
 8004880:	4618      	mov	r0, r3
 8004882:	f001 f8a9 	bl	80059d8 <SDIO_GetResponse>
 8004886:	4602      	mov	r2, r0
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	679a      	str	r2, [r3, #120]	@ 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	2108      	movs	r1, #8
 8004892:	4618      	mov	r0, r3
 8004894:	f001 f8a0 	bl	80059d8 <SDIO_GetResponse>
 8004898:	4602      	mov	r2, r0
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	67da      	str	r2, [r3, #124]	@ 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	210c      	movs	r1, #12
 80048a4:	4618      	mov	r0, r3
 80048a6:	f001 f897 	bl	80059d8 <SDIO_GetResponse>
 80048aa:	4602      	mov	r2, r0
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80048b6:	2b03      	cmp	r3, #3
 80048b8:	d00d      	beq.n	80048d6 <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	f107 020e 	add.w	r2, r7, #14
 80048c2:	4611      	mov	r1, r2
 80048c4:	4618      	mov	r0, r3
 80048c6:	f001 fab8 	bl	8005e3a <SDMMC_CmdSetRelAdd>
 80048ca:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 80048cc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d001      	beq.n	80048d6 <SD_InitCard+0xae>
    {
      return errorstate;
 80048d2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80048d4:	e072      	b.n	80049bc <SD_InitCard+0x194>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80048da:	2b03      	cmp	r3, #3
 80048dc:	d036      	beq.n	800494c <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 80048de:	89fb      	ldrh	r3, [r7, #14]
 80048e0:	461a      	mov	r2, r3
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681a      	ldr	r2, [r3, #0]
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80048ee:	041b      	lsls	r3, r3, #16
 80048f0:	4619      	mov	r1, r3
 80048f2:	4610      	mov	r0, r2
 80048f4:	f001 fa82 	bl	8005dfc <SDMMC_CmdSendCSD>
 80048f8:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 80048fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d001      	beq.n	8004904 <SD_InitCard+0xdc>
    {
      return errorstate;
 8004900:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004902:	e05b      	b.n	80049bc <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	2100      	movs	r1, #0
 800490a:	4618      	mov	r0, r3
 800490c:	f001 f864 	bl	80059d8 <SDIO_GetResponse>
 8004910:	4602      	mov	r2, r0
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	665a      	str	r2, [r3, #100]	@ 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	2104      	movs	r1, #4
 800491c:	4618      	mov	r0, r3
 800491e:	f001 f85b 	bl	80059d8 <SDIO_GetResponse>
 8004922:	4602      	mov	r2, r0
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	669a      	str	r2, [r3, #104]	@ 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	2108      	movs	r1, #8
 800492e:	4618      	mov	r0, r3
 8004930:	f001 f852 	bl	80059d8 <SDIO_GetResponse>
 8004934:	4602      	mov	r2, r0
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	66da      	str	r2, [r3, #108]	@ 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	210c      	movs	r1, #12
 8004940:	4618      	mov	r0, r3
 8004942:	f001 f849 	bl	80059d8 <SDIO_GetResponse>
 8004946:	4602      	mov	r2, r0
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	671a      	str	r2, [r3, #112]	@ 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	2104      	movs	r1, #4
 8004952:	4618      	mov	r0, r3
 8004954:	f001 f840 	bl	80059d8 <SDIO_GetResponse>
 8004958:	4603      	mov	r3, r0
 800495a:	0d1a      	lsrs	r2, r3, #20
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8004960:	f107 0310 	add.w	r3, r7, #16
 8004964:	4619      	mov	r1, r3
 8004966:	6878      	ldr	r0, [r7, #4]
 8004968:	f7ff fbc6 	bl	80040f8 <HAL_SD_GetCardCSD>
 800496c:	4603      	mov	r3, r0
 800496e:	2b00      	cmp	r3, #0
 8004970:	d002      	beq.n	8004978 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8004972:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8004976:	e021      	b.n	80049bc <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	6819      	ldr	r1, [r3, #0]
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004980:	041b      	lsls	r3, r3, #16
 8004982:	2200      	movs	r2, #0
 8004984:	461c      	mov	r4, r3
 8004986:	4615      	mov	r5, r2
 8004988:	4622      	mov	r2, r4
 800498a:	462b      	mov	r3, r5
 800498c:	4608      	mov	r0, r1
 800498e:	f001 f92f 	bl	8005bf0 <SDMMC_CmdSelDesel>
 8004992:	63f8      	str	r0, [r7, #60]	@ 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 8004994:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004996:	2b00      	cmp	r3, #0
 8004998:	d001      	beq.n	800499e <SD_InitCard+0x176>
  {
    return errorstate;
 800499a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800499c:	e00e      	b.n	80049bc <SD_InitCard+0x194>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681d      	ldr	r5, [r3, #0]
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	466c      	mov	r4, sp
 80049a6:	f103 0210 	add.w	r2, r3, #16
 80049aa:	ca07      	ldmia	r2, {r0, r1, r2}
 80049ac:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80049b0:	3304      	adds	r3, #4
 80049b2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80049b4:	4628      	mov	r0, r5
 80049b6:	f000 ff73 	bl	80058a0 <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 80049ba:	2300      	movs	r3, #0
}
 80049bc:	4618      	mov	r0, r3
 80049be:	3740      	adds	r7, #64	@ 0x40
 80049c0:	46bd      	mov	sp, r7
 80049c2:	bdb0      	pop	{r4, r5, r7, pc}

080049c4 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 80049c4:	b580      	push	{r7, lr}
 80049c6:	b086      	sub	sp, #24
 80049c8:	af00      	add	r7, sp, #0
 80049ca:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80049cc:	2300      	movs	r3, #0
 80049ce:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 80049d0:	2300      	movs	r3, #0
 80049d2:	617b      	str	r3, [r7, #20]
 80049d4:	2300      	movs	r3, #0
 80049d6:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	4618      	mov	r0, r3
 80049de:	f001 f92a 	bl	8005c36 <SDMMC_CmdGoIdleState>
 80049e2:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d001      	beq.n	80049ee <SD_PowerON+0x2a>
  {
    return errorstate;
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	e072      	b.n	8004ad4 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	4618      	mov	r0, r3
 80049f4:	f001 f93d 	bl	8005c72 <SDMMC_CmdOperCond>
 80049f8:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d00d      	beq.n	8004a1c <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	2200      	movs	r2, #0
 8004a04:	649a      	str	r2, [r3, #72]	@ 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	4618      	mov	r0, r3
 8004a0c:	f001 f913 	bl	8005c36 <SDMMC_CmdGoIdleState>
 8004a10:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d004      	beq.n	8004a22 <SD_PowerON+0x5e>
    {
      return errorstate;
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	e05b      	b.n	8004ad4 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	2201      	movs	r2, #1
 8004a20:	649a      	str	r2, [r3, #72]	@ 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004a26:	2b01      	cmp	r3, #1
 8004a28:	d137      	bne.n	8004a9a <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	2100      	movs	r1, #0
 8004a30:	4618      	mov	r0, r3
 8004a32:	f001 f93d 	bl	8005cb0 <SDMMC_CmdAppCommand>
 8004a36:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d02d      	beq.n	8004a9a <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8004a3e:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8004a42:	e047      	b.n	8004ad4 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	2100      	movs	r1, #0
 8004a4a:	4618      	mov	r0, r3
 8004a4c:	f001 f930 	bl	8005cb0 <SDMMC_CmdAppCommand>
 8004a50:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d001      	beq.n	8004a5c <SD_PowerON+0x98>
    {
      return errorstate;
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	e03b      	b.n	8004ad4 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	491e      	ldr	r1, [pc, #120]	@ (8004adc <SD_PowerON+0x118>)
 8004a62:	4618      	mov	r0, r3
 8004a64:	f001 f946 	bl	8005cf4 <SDMMC_CmdAppOperCommand>
 8004a68:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d002      	beq.n	8004a76 <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8004a70:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8004a74:	e02e      	b.n	8004ad4 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	2100      	movs	r1, #0
 8004a7c:	4618      	mov	r0, r3
 8004a7e:	f000 ffab 	bl	80059d8 <SDIO_GetResponse>
 8004a82:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8004a84:	697b      	ldr	r3, [r7, #20]
 8004a86:	0fdb      	lsrs	r3, r3, #31
 8004a88:	2b01      	cmp	r3, #1
 8004a8a:	d101      	bne.n	8004a90 <SD_PowerON+0xcc>
 8004a8c:	2301      	movs	r3, #1
 8004a8e:	e000      	b.n	8004a92 <SD_PowerON+0xce>
 8004a90:	2300      	movs	r3, #0
 8004a92:	613b      	str	r3, [r7, #16]

    count++;
 8004a94:	68bb      	ldr	r3, [r7, #8]
 8004a96:	3301      	adds	r3, #1
 8004a98:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 8004a9a:	68bb      	ldr	r3, [r7, #8]
 8004a9c:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8004aa0:	4293      	cmp	r3, r2
 8004aa2:	d802      	bhi.n	8004aaa <SD_PowerON+0xe6>
 8004aa4:	693b      	ldr	r3, [r7, #16]
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d0cc      	beq.n	8004a44 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 8004aaa:	68bb      	ldr	r3, [r7, #8]
 8004aac:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8004ab0:	4293      	cmp	r3, r2
 8004ab2:	d902      	bls.n	8004aba <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8004ab4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004ab8:	e00c      	b.n	8004ad4 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 8004aba:	697b      	ldr	r3, [r7, #20]
 8004abc:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d003      	beq.n	8004acc <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	2201      	movs	r2, #1
 8004ac8:	645a      	str	r2, [r3, #68]	@ 0x44
 8004aca:	e002      	b.n	8004ad2 <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	2200      	movs	r2, #0
 8004ad0:	645a      	str	r2, [r3, #68]	@ 0x44
  }


  return HAL_SD_ERROR_NONE;
 8004ad2:	2300      	movs	r3, #0
}
 8004ad4:	4618      	mov	r0, r3
 8004ad6:	3718      	adds	r7, #24
 8004ad8:	46bd      	mov	sp, r7
 8004ada:	bd80      	pop	{r7, pc}
 8004adc:	c1100000 	.word	0xc1100000

08004ae0 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 8004ae0:	b580      	push	{r7, lr}
 8004ae2:	b084      	sub	sp, #16
 8004ae4:	af00      	add	r7, sp, #0
 8004ae6:	6078      	str	r0, [r7, #4]
 8004ae8:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 8004aea:	683b      	ldr	r3, [r7, #0]
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d102      	bne.n	8004af6 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 8004af0:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8004af4:	e018      	b.n	8004b28 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	681a      	ldr	r2, [r3, #0]
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004afe:	041b      	lsls	r3, r3, #16
 8004b00:	4619      	mov	r1, r3
 8004b02:	4610      	mov	r0, r2
 8004b04:	f001 f9ba 	bl	8005e7c <SDMMC_CmdSendStatus>
 8004b08:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d001      	beq.n	8004b14 <SD_SendStatus+0x34>
  {
    return errorstate;
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	e009      	b.n	8004b28 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	2100      	movs	r1, #0
 8004b1a:	4618      	mov	r0, r3
 8004b1c:	f000 ff5c 	bl	80059d8 <SDIO_GetResponse>
 8004b20:	4602      	mov	r2, r0
 8004b22:	683b      	ldr	r3, [r7, #0]
 8004b24:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 8004b26:	2300      	movs	r3, #0
}
 8004b28:	4618      	mov	r0, r3
 8004b2a:	3710      	adds	r7, #16
 8004b2c:	46bd      	mov	sp, r7
 8004b2e:	bd80      	pop	{r7, pc}

08004b30 <SD_WideBus_Enable>:
  * @brief  Enables the SDIO wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 8004b30:	b580      	push	{r7, lr}
 8004b32:	b086      	sub	sp, #24
 8004b34:	af00      	add	r7, sp, #0
 8004b36:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 8004b38:	2300      	movs	r3, #0
 8004b3a:	60fb      	str	r3, [r7, #12]
 8004b3c:	2300      	movs	r3, #0
 8004b3e:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	2100      	movs	r1, #0
 8004b46:	4618      	mov	r0, r3
 8004b48:	f000 ff46 	bl	80059d8 <SDIO_GetResponse>
 8004b4c:	4603      	mov	r3, r0
 8004b4e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004b52:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004b56:	d102      	bne.n	8004b5e <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8004b58:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8004b5c:	e02f      	b.n	8004bbe <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8004b5e:	f107 030c 	add.w	r3, r7, #12
 8004b62:	4619      	mov	r1, r3
 8004b64:	6878      	ldr	r0, [r7, #4]
 8004b66:	f000 f879 	bl	8004c5c <SD_FindSCR>
 8004b6a:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8004b6c:	697b      	ldr	r3, [r7, #20]
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d001      	beq.n	8004b76 <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 8004b72:	697b      	ldr	r3, [r7, #20]
 8004b74:	e023      	b.n	8004bbe <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8004b76:	693b      	ldr	r3, [r7, #16]
 8004b78:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d01c      	beq.n	8004bba <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681a      	ldr	r2, [r3, #0]
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004b88:	041b      	lsls	r3, r3, #16
 8004b8a:	4619      	mov	r1, r3
 8004b8c:	4610      	mov	r0, r2
 8004b8e:	f001 f88f 	bl	8005cb0 <SDMMC_CmdAppCommand>
 8004b92:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8004b94:	697b      	ldr	r3, [r7, #20]
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d001      	beq.n	8004b9e <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 8004b9a:	697b      	ldr	r3, [r7, #20]
 8004b9c:	e00f      	b.n	8004bbe <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	2102      	movs	r1, #2
 8004ba4:	4618      	mov	r0, r3
 8004ba6:	f001 f8c8 	bl	8005d3a <SDMMC_CmdBusWidth>
 8004baa:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8004bac:	697b      	ldr	r3, [r7, #20]
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d001      	beq.n	8004bb6 <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 8004bb2:	697b      	ldr	r3, [r7, #20]
 8004bb4:	e003      	b.n	8004bbe <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8004bb6:	2300      	movs	r3, #0
 8004bb8:	e001      	b.n	8004bbe <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8004bba:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 8004bbe:	4618      	mov	r0, r3
 8004bc0:	3718      	adds	r7, #24
 8004bc2:	46bd      	mov	sp, r7
 8004bc4:	bd80      	pop	{r7, pc}

08004bc6 <SD_WideBus_Disable>:
  * @brief  Disables the SDIO wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 8004bc6:	b580      	push	{r7, lr}
 8004bc8:	b086      	sub	sp, #24
 8004bca:	af00      	add	r7, sp, #0
 8004bcc:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 8004bce:	2300      	movs	r3, #0
 8004bd0:	60fb      	str	r3, [r7, #12]
 8004bd2:	2300      	movs	r3, #0
 8004bd4:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	2100      	movs	r1, #0
 8004bdc:	4618      	mov	r0, r3
 8004bde:	f000 fefb 	bl	80059d8 <SDIO_GetResponse>
 8004be2:	4603      	mov	r3, r0
 8004be4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004be8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004bec:	d102      	bne.n	8004bf4 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8004bee:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8004bf2:	e02f      	b.n	8004c54 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8004bf4:	f107 030c 	add.w	r3, r7, #12
 8004bf8:	4619      	mov	r1, r3
 8004bfa:	6878      	ldr	r0, [r7, #4]
 8004bfc:	f000 f82e 	bl	8004c5c <SD_FindSCR>
 8004c00:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8004c02:	697b      	ldr	r3, [r7, #20]
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d001      	beq.n	8004c0c <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 8004c08:	697b      	ldr	r3, [r7, #20]
 8004c0a:	e023      	b.n	8004c54 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8004c0c:	693b      	ldr	r3, [r7, #16]
 8004c0e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d01c      	beq.n	8004c50 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	681a      	ldr	r2, [r3, #0]
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004c1e:	041b      	lsls	r3, r3, #16
 8004c20:	4619      	mov	r1, r3
 8004c22:	4610      	mov	r0, r2
 8004c24:	f001 f844 	bl	8005cb0 <SDMMC_CmdAppCommand>
 8004c28:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8004c2a:	697b      	ldr	r3, [r7, #20]
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d001      	beq.n	8004c34 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 8004c30:	697b      	ldr	r3, [r7, #20]
 8004c32:	e00f      	b.n	8004c54 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	2100      	movs	r1, #0
 8004c3a:	4618      	mov	r0, r3
 8004c3c:	f001 f87d 	bl	8005d3a <SDMMC_CmdBusWidth>
 8004c40:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8004c42:	697b      	ldr	r3, [r7, #20]
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d001      	beq.n	8004c4c <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 8004c48:	697b      	ldr	r3, [r7, #20]
 8004c4a:	e003      	b.n	8004c54 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8004c4c:	2300      	movs	r3, #0
 8004c4e:	e001      	b.n	8004c54 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8004c50:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 8004c54:	4618      	mov	r0, r3
 8004c56:	3718      	adds	r7, #24
 8004c58:	46bd      	mov	sp, r7
 8004c5a:	bd80      	pop	{r7, pc}

08004c5c <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 8004c5c:	b590      	push	{r4, r7, lr}
 8004c5e:	b08f      	sub	sp, #60	@ 0x3c
 8004c60:	af00      	add	r7, sp, #0
 8004c62:	6078      	str	r0, [r7, #4]
 8004c64:	6039      	str	r1, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8004c66:	f7fc fc67 	bl	8001538 <HAL_GetTick>
 8004c6a:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t index = 0U;
 8004c6c:	2300      	movs	r3, #0
 8004c6e:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 8004c70:	2300      	movs	r3, #0
 8004c72:	60bb      	str	r3, [r7, #8]
 8004c74:	2300      	movs	r3, #0
 8004c76:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 8004c78:	683b      	ldr	r3, [r7, #0]
 8004c7a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	2108      	movs	r1, #8
 8004c82:	4618      	mov	r0, r3
 8004c84:	f000 fee7 	bl	8005a56 <SDMMC_CmdBlockLength>
 8004c88:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8004c8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d001      	beq.n	8004c94 <SD_FindSCR+0x38>
  {
    return errorstate;
 8004c90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c92:	e0b9      	b.n	8004e08 <SD_FindSCR+0x1ac>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681a      	ldr	r2, [r3, #0]
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004c9c:	041b      	lsls	r3, r3, #16
 8004c9e:	4619      	mov	r1, r3
 8004ca0:	4610      	mov	r0, r2
 8004ca2:	f001 f805 	bl	8005cb0 <SDMMC_CmdAppCommand>
 8004ca6:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8004ca8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d001      	beq.n	8004cb2 <SD_FindSCR+0x56>
  {
    return errorstate;
 8004cae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004cb0:	e0aa      	b.n	8004e08 <SD_FindSCR+0x1ac>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8004cb2:	f04f 33ff 	mov.w	r3, #4294967295
 8004cb6:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 8004cb8:	2308      	movs	r3, #8
 8004cba:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
 8004cbc:	2330      	movs	r3, #48	@ 0x30
 8004cbe:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8004cc0:	2302      	movs	r3, #2
 8004cc2:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8004cc4:	2300      	movs	r3, #0
 8004cc6:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDIO_DPSM_ENABLE;
 8004cc8:	2301      	movs	r3, #1
 8004cca:	627b      	str	r3, [r7, #36]	@ 0x24
  (void)SDIO_ConfigData(hsd->Instance, &config);
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	f107 0210 	add.w	r2, r7, #16
 8004cd4:	4611      	mov	r1, r2
 8004cd6:	4618      	mov	r0, r3
 8004cd8:	f000 fe91 	bl	80059fe <SDIO_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	4618      	mov	r0, r3
 8004ce2:	f001 f84c 	bl	8005d7e <SDMMC_CmdSendSCR>
 8004ce6:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8004ce8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d02a      	beq.n	8004d44 <SD_FindSCR+0xe8>
  {
    return errorstate;
 8004cee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004cf0:	e08a      	b.n	8004e08 <SD_FindSCR+0x1ac>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004cf8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d00f      	beq.n	8004d20 <SD_FindSCR+0xc4>
    {
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	6819      	ldr	r1, [r3, #0]
 8004d04:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004d06:	009b      	lsls	r3, r3, #2
 8004d08:	f107 0208 	add.w	r2, r7, #8
 8004d0c:	18d4      	adds	r4, r2, r3
 8004d0e:	4608      	mov	r0, r1
 8004d10:	f000 fdf1 	bl	80058f6 <SDIO_ReadFIFO>
 8004d14:	4603      	mov	r3, r0
 8004d16:	6023      	str	r3, [r4, #0]
      index++;
 8004d18:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004d1a:	3301      	adds	r3, #1
 8004d1c:	637b      	str	r3, [r7, #52]	@ 0x34
 8004d1e:	e006      	b.n	8004d2e <SD_FindSCR+0xd2>
    }
    else if(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXACT))
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004d26:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d012      	beq.n	8004d54 <SD_FindSCR+0xf8>
    {
      break;
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 8004d2e:	f7fc fc03 	bl	8001538 <HAL_GetTick>
 8004d32:	4602      	mov	r2, r0
 8004d34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d36:	1ad3      	subs	r3, r2, r3
 8004d38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d3c:	d102      	bne.n	8004d44 <SD_FindSCR+0xe8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 8004d3e:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8004d42:	e061      	b.n	8004e08 <SD_FindSCR+0x1ac>
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT))
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004d4a:	f003 032a 	and.w	r3, r3, #42	@ 0x2a
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d0cf      	beq.n	8004cf2 <SD_FindSCR+0x96>
 8004d52:	e000      	b.n	8004d56 <SD_FindSCR+0xfa>
      break;
 8004d54:	bf00      	nop
    }
  }

#if defined(SDIO_STA_STBITERR)
  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) || (__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_STBITERR)))
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004d5c:	f003 0308 	and.w	r3, r3, #8
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d106      	bne.n	8004d72 <SD_FindSCR+0x116>
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004d6a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d005      	beq.n	8004d7e <SD_FindSCR+0x122>
#else /* SDIO_STA_STBITERR not defined */
  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
#endif /* SDIO_STA_STBITERR */
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	2208      	movs	r2, #8
 8004d78:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 8004d7a:	2308      	movs	r3, #8
 8004d7c:	e044      	b.n	8004e08 <SD_FindSCR+0x1ac>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004d84:	f003 0302 	and.w	r3, r3, #2
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	d005      	beq.n	8004d98 <SD_FindSCR+0x13c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	2202      	movs	r2, #2
 8004d92:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 8004d94:	2302      	movs	r3, #2
 8004d96:	e037      	b.n	8004e08 <SD_FindSCR+0x1ac>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004d9e:	f003 0320 	and.w	r3, r3, #32
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d005      	beq.n	8004db2 <SD_FindSCR+0x156>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	2220      	movs	r2, #32
 8004dac:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 8004dae:	2320      	movs	r3, #32
 8004db0:	e02a      	b.n	8004e08 <SD_FindSCR+0x1ac>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	f240 523a 	movw	r2, #1338	@ 0x53a
 8004dba:	639a      	str	r2, [r3, #56]	@ 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	061a      	lsls	r2, r3, #24
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	021b      	lsls	r3, r3, #8
 8004dc4:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8004dc8:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	0a1b      	lsrs	r3, r3, #8
 8004dce:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8004dd2:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	0e1b      	lsrs	r3, r3, #24
 8004dd8:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8004dda:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004ddc:	601a      	str	r2, [r3, #0]
    scr++;
 8004dde:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004de0:	3304      	adds	r3, #4
 8004de2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8004de4:	68bb      	ldr	r3, [r7, #8]
 8004de6:	061a      	lsls	r2, r3, #24
 8004de8:	68bb      	ldr	r3, [r7, #8]
 8004dea:	021b      	lsls	r3, r3, #8
 8004dec:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8004df0:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8004df2:	68bb      	ldr	r3, [r7, #8]
 8004df4:	0a1b      	lsrs	r3, r3, #8
 8004df6:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8004dfa:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8004dfc:	68bb      	ldr	r3, [r7, #8]
 8004dfe:	0e1b      	lsrs	r3, r3, #24
 8004e00:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8004e02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004e04:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 8004e06:	2300      	movs	r3, #0
}
 8004e08:	4618      	mov	r0, r3
 8004e0a:	373c      	adds	r7, #60	@ 0x3c
 8004e0c:	46bd      	mov	sp, r7
 8004e0e:	bd90      	pop	{r4, r7, pc}

08004e10 <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 8004e10:	b580      	push	{r7, lr}
 8004e12:	b086      	sub	sp, #24
 8004e14:	af00      	add	r7, sp, #0
 8004e16:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e1c:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e22:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 8004e24:	693b      	ldr	r3, [r7, #16]
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d03f      	beq.n	8004eaa <SD_Read_IT+0x9a>
  {
    /* Read data from SDIO Rx FIFO */
    for(count = 0U; count < 8U; count++)
 8004e2a:	2300      	movs	r3, #0
 8004e2c:	617b      	str	r3, [r7, #20]
 8004e2e:	e033      	b.n	8004e98 <SD_Read_IT+0x88>
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	4618      	mov	r0, r3
 8004e36:	f000 fd5e 	bl	80058f6 <SDIO_ReadFIFO>
 8004e3a:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 8004e3c:	68bb      	ldr	r3, [r7, #8]
 8004e3e:	b2da      	uxtb	r2, r3
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	701a      	strb	r2, [r3, #0]
      tmp++;
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	3301      	adds	r3, #1
 8004e48:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8004e4a:	693b      	ldr	r3, [r7, #16]
 8004e4c:	3b01      	subs	r3, #1
 8004e4e:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 8004e50:	68bb      	ldr	r3, [r7, #8]
 8004e52:	0a1b      	lsrs	r3, r3, #8
 8004e54:	b2da      	uxtb	r2, r3
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	701a      	strb	r2, [r3, #0]
      tmp++;
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	3301      	adds	r3, #1
 8004e5e:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8004e60:	693b      	ldr	r3, [r7, #16]
 8004e62:	3b01      	subs	r3, #1
 8004e64:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 8004e66:	68bb      	ldr	r3, [r7, #8]
 8004e68:	0c1b      	lsrs	r3, r3, #16
 8004e6a:	b2da      	uxtb	r2, r3
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	701a      	strb	r2, [r3, #0]
      tmp++;
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	3301      	adds	r3, #1
 8004e74:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8004e76:	693b      	ldr	r3, [r7, #16]
 8004e78:	3b01      	subs	r3, #1
 8004e7a:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 8004e7c:	68bb      	ldr	r3, [r7, #8]
 8004e7e:	0e1b      	lsrs	r3, r3, #24
 8004e80:	b2da      	uxtb	r2, r3
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	701a      	strb	r2, [r3, #0]
      tmp++;
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	3301      	adds	r3, #1
 8004e8a:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8004e8c:	693b      	ldr	r3, [r7, #16]
 8004e8e:	3b01      	subs	r3, #1
 8004e90:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 8004e92:	697b      	ldr	r3, [r7, #20]
 8004e94:	3301      	adds	r3, #1
 8004e96:	617b      	str	r3, [r7, #20]
 8004e98:	697b      	ldr	r3, [r7, #20]
 8004e9a:	2b07      	cmp	r3, #7
 8004e9c:	d9c8      	bls.n	8004e30 <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	68fa      	ldr	r2, [r7, #12]
 8004ea2:	629a      	str	r2, [r3, #40]	@ 0x28
    hsd->RxXferSize = dataremaining;
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	693a      	ldr	r2, [r7, #16]
 8004ea8:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
}
 8004eaa:	bf00      	nop
 8004eac:	3718      	adds	r7, #24
 8004eae:	46bd      	mov	sp, r7
 8004eb0:	bd80      	pop	{r7, pc}

08004eb2 <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 8004eb2:	b580      	push	{r7, lr}
 8004eb4:	b086      	sub	sp, #24
 8004eb6:	af00      	add	r7, sp, #0
 8004eb8:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	6a1b      	ldr	r3, [r3, #32]
 8004ebe:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ec4:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 8004ec6:	693b      	ldr	r3, [r7, #16]
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d043      	beq.n	8004f54 <SD_Write_IT+0xa2>
  {
    /* Write data to SDIO Tx FIFO */
    for(count = 0U; count < 8U; count++)
 8004ecc:	2300      	movs	r3, #0
 8004ece:	617b      	str	r3, [r7, #20]
 8004ed0:	e037      	b.n	8004f42 <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	781b      	ldrb	r3, [r3, #0]
 8004ed6:	60bb      	str	r3, [r7, #8]
      tmp++;
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	3301      	adds	r3, #1
 8004edc:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8004ede:	693b      	ldr	r3, [r7, #16]
 8004ee0:	3b01      	subs	r3, #1
 8004ee2:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	781b      	ldrb	r3, [r3, #0]
 8004ee8:	021a      	lsls	r2, r3, #8
 8004eea:	68bb      	ldr	r3, [r7, #8]
 8004eec:	4313      	orrs	r3, r2
 8004eee:	60bb      	str	r3, [r7, #8]
      tmp++;
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	3301      	adds	r3, #1
 8004ef4:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8004ef6:	693b      	ldr	r3, [r7, #16]
 8004ef8:	3b01      	subs	r3, #1
 8004efa:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	781b      	ldrb	r3, [r3, #0]
 8004f00:	041a      	lsls	r2, r3, #16
 8004f02:	68bb      	ldr	r3, [r7, #8]
 8004f04:	4313      	orrs	r3, r2
 8004f06:	60bb      	str	r3, [r7, #8]
      tmp++;
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	3301      	adds	r3, #1
 8004f0c:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8004f0e:	693b      	ldr	r3, [r7, #16]
 8004f10:	3b01      	subs	r3, #1
 8004f12:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	781b      	ldrb	r3, [r3, #0]
 8004f18:	061a      	lsls	r2, r3, #24
 8004f1a:	68bb      	ldr	r3, [r7, #8]
 8004f1c:	4313      	orrs	r3, r2
 8004f1e:	60bb      	str	r3, [r7, #8]
      tmp++;
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	3301      	adds	r3, #1
 8004f24:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8004f26:	693b      	ldr	r3, [r7, #16]
 8004f28:	3b01      	subs	r3, #1
 8004f2a:	613b      	str	r3, [r7, #16]
      (void)SDIO_WriteFIFO(hsd->Instance, &data);
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	f107 0208 	add.w	r2, r7, #8
 8004f34:	4611      	mov	r1, r2
 8004f36:	4618      	mov	r0, r3
 8004f38:	f000 fcea 	bl	8005910 <SDIO_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 8004f3c:	697b      	ldr	r3, [r7, #20]
 8004f3e:	3301      	adds	r3, #1
 8004f40:	617b      	str	r3, [r7, #20]
 8004f42:	697b      	ldr	r3, [r7, #20]
 8004f44:	2b07      	cmp	r3, #7
 8004f46:	d9c4      	bls.n	8004ed2 <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	68fa      	ldr	r2, [r7, #12]
 8004f4c:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	693a      	ldr	r2, [r7, #16]
 8004f52:	625a      	str	r2, [r3, #36]	@ 0x24
  }
}
 8004f54:	bf00      	nop
 8004f56:	3718      	adds	r7, #24
 8004f58:	46bd      	mov	sp, r7
 8004f5a:	bd80      	pop	{r7, pc}

08004f5c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004f5c:	b580      	push	{r7, lr}
 8004f5e:	b082      	sub	sp, #8
 8004f60:	af00      	add	r7, sp, #0
 8004f62:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d101      	bne.n	8004f6e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004f6a:	2301      	movs	r3, #1
 8004f6c:	e042      	b.n	8004ff4 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004f74:	b2db      	uxtb	r3, r3
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d106      	bne.n	8004f88 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	2200      	movs	r2, #0
 8004f7e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004f82:	6878      	ldr	r0, [r7, #4]
 8004f84:	f7fc fa00 	bl	8001388 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	2224      	movs	r2, #36	@ 0x24
 8004f8c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	68da      	ldr	r2, [r3, #12]
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004f9e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004fa0:	6878      	ldr	r0, [r7, #4]
 8004fa2:	f000 fa09 	bl	80053b8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	691a      	ldr	r2, [r3, #16]
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004fb4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	695a      	ldr	r2, [r3, #20]
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004fc4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	68da      	ldr	r2, [r3, #12]
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004fd4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	2200      	movs	r2, #0
 8004fda:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	2220      	movs	r2, #32
 8004fe0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	2220      	movs	r2, #32
 8004fe8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	2200      	movs	r2, #0
 8004ff0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004ff2:	2300      	movs	r3, #0
}
 8004ff4:	4618      	mov	r0, r3
 8004ff6:	3708      	adds	r7, #8
 8004ff8:	46bd      	mov	sp, r7
 8004ffa:	bd80      	pop	{r7, pc}

08004ffc <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004ffc:	b580      	push	{r7, lr}
 8004ffe:	b08a      	sub	sp, #40	@ 0x28
 8005000:	af02      	add	r7, sp, #8
 8005002:	60f8      	str	r0, [r7, #12]
 8005004:	60b9      	str	r1, [r7, #8]
 8005006:	603b      	str	r3, [r7, #0]
 8005008:	4613      	mov	r3, r2
 800500a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800500c:	2300      	movs	r3, #0
 800500e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005016:	b2db      	uxtb	r3, r3
 8005018:	2b20      	cmp	r3, #32
 800501a:	d175      	bne.n	8005108 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800501c:	68bb      	ldr	r3, [r7, #8]
 800501e:	2b00      	cmp	r3, #0
 8005020:	d002      	beq.n	8005028 <HAL_UART_Transmit+0x2c>
 8005022:	88fb      	ldrh	r3, [r7, #6]
 8005024:	2b00      	cmp	r3, #0
 8005026:	d101      	bne.n	800502c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005028:	2301      	movs	r3, #1
 800502a:	e06e      	b.n	800510a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	2200      	movs	r2, #0
 8005030:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	2221      	movs	r2, #33	@ 0x21
 8005036:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800503a:	f7fc fa7d 	bl	8001538 <HAL_GetTick>
 800503e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	88fa      	ldrh	r2, [r7, #6]
 8005044:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	88fa      	ldrh	r2, [r7, #6]
 800504a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	689b      	ldr	r3, [r3, #8]
 8005050:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005054:	d108      	bne.n	8005068 <HAL_UART_Transmit+0x6c>
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	691b      	ldr	r3, [r3, #16]
 800505a:	2b00      	cmp	r3, #0
 800505c:	d104      	bne.n	8005068 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800505e:	2300      	movs	r3, #0
 8005060:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005062:	68bb      	ldr	r3, [r7, #8]
 8005064:	61bb      	str	r3, [r7, #24]
 8005066:	e003      	b.n	8005070 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005068:	68bb      	ldr	r3, [r7, #8]
 800506a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800506c:	2300      	movs	r3, #0
 800506e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005070:	e02e      	b.n	80050d0 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005072:	683b      	ldr	r3, [r7, #0]
 8005074:	9300      	str	r3, [sp, #0]
 8005076:	697b      	ldr	r3, [r7, #20]
 8005078:	2200      	movs	r2, #0
 800507a:	2180      	movs	r1, #128	@ 0x80
 800507c:	68f8      	ldr	r0, [r7, #12]
 800507e:	f000 f8df 	bl	8005240 <UART_WaitOnFlagUntilTimeout>
 8005082:	4603      	mov	r3, r0
 8005084:	2b00      	cmp	r3, #0
 8005086:	d005      	beq.n	8005094 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	2220      	movs	r2, #32
 800508c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8005090:	2303      	movs	r3, #3
 8005092:	e03a      	b.n	800510a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8005094:	69fb      	ldr	r3, [r7, #28]
 8005096:	2b00      	cmp	r3, #0
 8005098:	d10b      	bne.n	80050b2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800509a:	69bb      	ldr	r3, [r7, #24]
 800509c:	881b      	ldrh	r3, [r3, #0]
 800509e:	461a      	mov	r2, r3
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80050a8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80050aa:	69bb      	ldr	r3, [r7, #24]
 80050ac:	3302      	adds	r3, #2
 80050ae:	61bb      	str	r3, [r7, #24]
 80050b0:	e007      	b.n	80050c2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80050b2:	69fb      	ldr	r3, [r7, #28]
 80050b4:	781a      	ldrb	r2, [r3, #0]
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80050bc:	69fb      	ldr	r3, [r7, #28]
 80050be:	3301      	adds	r3, #1
 80050c0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80050c6:	b29b      	uxth	r3, r3
 80050c8:	3b01      	subs	r3, #1
 80050ca:	b29a      	uxth	r2, r3
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80050d4:	b29b      	uxth	r3, r3
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d1cb      	bne.n	8005072 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80050da:	683b      	ldr	r3, [r7, #0]
 80050dc:	9300      	str	r3, [sp, #0]
 80050de:	697b      	ldr	r3, [r7, #20]
 80050e0:	2200      	movs	r2, #0
 80050e2:	2140      	movs	r1, #64	@ 0x40
 80050e4:	68f8      	ldr	r0, [r7, #12]
 80050e6:	f000 f8ab 	bl	8005240 <UART_WaitOnFlagUntilTimeout>
 80050ea:	4603      	mov	r3, r0
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d005      	beq.n	80050fc <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	2220      	movs	r2, #32
 80050f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80050f8:	2303      	movs	r3, #3
 80050fa:	e006      	b.n	800510a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	2220      	movs	r2, #32
 8005100:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8005104:	2300      	movs	r3, #0
 8005106:	e000      	b.n	800510a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8005108:	2302      	movs	r3, #2
  }
}
 800510a:	4618      	mov	r0, r3
 800510c:	3720      	adds	r7, #32
 800510e:	46bd      	mov	sp, r7
 8005110:	bd80      	pop	{r7, pc}

08005112 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005112:	b580      	push	{r7, lr}
 8005114:	b08a      	sub	sp, #40	@ 0x28
 8005116:	af02      	add	r7, sp, #8
 8005118:	60f8      	str	r0, [r7, #12]
 800511a:	60b9      	str	r1, [r7, #8]
 800511c:	603b      	str	r3, [r7, #0]
 800511e:	4613      	mov	r3, r2
 8005120:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005122:	2300      	movs	r3, #0
 8005124:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800512c:	b2db      	uxtb	r3, r3
 800512e:	2b20      	cmp	r3, #32
 8005130:	f040 8081 	bne.w	8005236 <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 8005134:	68bb      	ldr	r3, [r7, #8]
 8005136:	2b00      	cmp	r3, #0
 8005138:	d002      	beq.n	8005140 <HAL_UART_Receive+0x2e>
 800513a:	88fb      	ldrh	r3, [r7, #6]
 800513c:	2b00      	cmp	r3, #0
 800513e:	d101      	bne.n	8005144 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8005140:	2301      	movs	r3, #1
 8005142:	e079      	b.n	8005238 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	2200      	movs	r2, #0
 8005148:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	2222      	movs	r2, #34	@ 0x22
 800514e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	2200      	movs	r2, #0
 8005156:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005158:	f7fc f9ee 	bl	8001538 <HAL_GetTick>
 800515c:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	88fa      	ldrh	r2, [r7, #6]
 8005162:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	88fa      	ldrh	r2, [r7, #6]
 8005168:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	689b      	ldr	r3, [r3, #8]
 800516e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005172:	d108      	bne.n	8005186 <HAL_UART_Receive+0x74>
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	691b      	ldr	r3, [r3, #16]
 8005178:	2b00      	cmp	r3, #0
 800517a:	d104      	bne.n	8005186 <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 800517c:	2300      	movs	r3, #0
 800517e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005180:	68bb      	ldr	r3, [r7, #8]
 8005182:	61bb      	str	r3, [r7, #24]
 8005184:	e003      	b.n	800518e <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 8005186:	68bb      	ldr	r3, [r7, #8]
 8005188:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800518a:	2300      	movs	r3, #0
 800518c:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 800518e:	e047      	b.n	8005220 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8005190:	683b      	ldr	r3, [r7, #0]
 8005192:	9300      	str	r3, [sp, #0]
 8005194:	697b      	ldr	r3, [r7, #20]
 8005196:	2200      	movs	r2, #0
 8005198:	2120      	movs	r1, #32
 800519a:	68f8      	ldr	r0, [r7, #12]
 800519c:	f000 f850 	bl	8005240 <UART_WaitOnFlagUntilTimeout>
 80051a0:	4603      	mov	r3, r0
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d005      	beq.n	80051b2 <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	2220      	movs	r2, #32
 80051aa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 80051ae:	2303      	movs	r3, #3
 80051b0:	e042      	b.n	8005238 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 80051b2:	69fb      	ldr	r3, [r7, #28]
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d10c      	bne.n	80051d2 <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	685b      	ldr	r3, [r3, #4]
 80051be:	b29b      	uxth	r3, r3
 80051c0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80051c4:	b29a      	uxth	r2, r3
 80051c6:	69bb      	ldr	r3, [r7, #24]
 80051c8:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80051ca:	69bb      	ldr	r3, [r7, #24]
 80051cc:	3302      	adds	r3, #2
 80051ce:	61bb      	str	r3, [r7, #24]
 80051d0:	e01f      	b.n	8005212 <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	689b      	ldr	r3, [r3, #8]
 80051d6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80051da:	d007      	beq.n	80051ec <HAL_UART_Receive+0xda>
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	689b      	ldr	r3, [r3, #8]
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d10a      	bne.n	80051fa <HAL_UART_Receive+0xe8>
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	691b      	ldr	r3, [r3, #16]
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d106      	bne.n	80051fa <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	685b      	ldr	r3, [r3, #4]
 80051f2:	b2da      	uxtb	r2, r3
 80051f4:	69fb      	ldr	r3, [r7, #28]
 80051f6:	701a      	strb	r2, [r3, #0]
 80051f8:	e008      	b.n	800520c <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	685b      	ldr	r3, [r3, #4]
 8005200:	b2db      	uxtb	r3, r3
 8005202:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005206:	b2da      	uxtb	r2, r3
 8005208:	69fb      	ldr	r3, [r7, #28]
 800520a:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 800520c:	69fb      	ldr	r3, [r7, #28]
 800520e:	3301      	adds	r3, #1
 8005210:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005216:	b29b      	uxth	r3, r3
 8005218:	3b01      	subs	r3, #1
 800521a:	b29a      	uxth	r2, r3
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005224:	b29b      	uxth	r3, r3
 8005226:	2b00      	cmp	r3, #0
 8005228:	d1b2      	bne.n	8005190 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	2220      	movs	r2, #32
 800522e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 8005232:	2300      	movs	r3, #0
 8005234:	e000      	b.n	8005238 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 8005236:	2302      	movs	r3, #2
  }
}
 8005238:	4618      	mov	r0, r3
 800523a:	3720      	adds	r7, #32
 800523c:	46bd      	mov	sp, r7
 800523e:	bd80      	pop	{r7, pc}

08005240 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005240:	b580      	push	{r7, lr}
 8005242:	b086      	sub	sp, #24
 8005244:	af00      	add	r7, sp, #0
 8005246:	60f8      	str	r0, [r7, #12]
 8005248:	60b9      	str	r1, [r7, #8]
 800524a:	603b      	str	r3, [r7, #0]
 800524c:	4613      	mov	r3, r2
 800524e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005250:	e03b      	b.n	80052ca <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005252:	6a3b      	ldr	r3, [r7, #32]
 8005254:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005258:	d037      	beq.n	80052ca <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800525a:	f7fc f96d 	bl	8001538 <HAL_GetTick>
 800525e:	4602      	mov	r2, r0
 8005260:	683b      	ldr	r3, [r7, #0]
 8005262:	1ad3      	subs	r3, r2, r3
 8005264:	6a3a      	ldr	r2, [r7, #32]
 8005266:	429a      	cmp	r2, r3
 8005268:	d302      	bcc.n	8005270 <UART_WaitOnFlagUntilTimeout+0x30>
 800526a:	6a3b      	ldr	r3, [r7, #32]
 800526c:	2b00      	cmp	r3, #0
 800526e:	d101      	bne.n	8005274 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005270:	2303      	movs	r3, #3
 8005272:	e03a      	b.n	80052ea <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	68db      	ldr	r3, [r3, #12]
 800527a:	f003 0304 	and.w	r3, r3, #4
 800527e:	2b00      	cmp	r3, #0
 8005280:	d023      	beq.n	80052ca <UART_WaitOnFlagUntilTimeout+0x8a>
 8005282:	68bb      	ldr	r3, [r7, #8]
 8005284:	2b80      	cmp	r3, #128	@ 0x80
 8005286:	d020      	beq.n	80052ca <UART_WaitOnFlagUntilTimeout+0x8a>
 8005288:	68bb      	ldr	r3, [r7, #8]
 800528a:	2b40      	cmp	r3, #64	@ 0x40
 800528c:	d01d      	beq.n	80052ca <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	f003 0308 	and.w	r3, r3, #8
 8005298:	2b08      	cmp	r3, #8
 800529a:	d116      	bne.n	80052ca <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800529c:	2300      	movs	r3, #0
 800529e:	617b      	str	r3, [r7, #20]
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	617b      	str	r3, [r7, #20]
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	685b      	ldr	r3, [r3, #4]
 80052ae:	617b      	str	r3, [r7, #20]
 80052b0:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80052b2:	68f8      	ldr	r0, [r7, #12]
 80052b4:	f000 f81d 	bl	80052f2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	2208      	movs	r2, #8
 80052bc:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	2200      	movs	r2, #0
 80052c2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80052c6:	2301      	movs	r3, #1
 80052c8:	e00f      	b.n	80052ea <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	681a      	ldr	r2, [r3, #0]
 80052d0:	68bb      	ldr	r3, [r7, #8]
 80052d2:	4013      	ands	r3, r2
 80052d4:	68ba      	ldr	r2, [r7, #8]
 80052d6:	429a      	cmp	r2, r3
 80052d8:	bf0c      	ite	eq
 80052da:	2301      	moveq	r3, #1
 80052dc:	2300      	movne	r3, #0
 80052de:	b2db      	uxtb	r3, r3
 80052e0:	461a      	mov	r2, r3
 80052e2:	79fb      	ldrb	r3, [r7, #7]
 80052e4:	429a      	cmp	r2, r3
 80052e6:	d0b4      	beq.n	8005252 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80052e8:	2300      	movs	r3, #0
}
 80052ea:	4618      	mov	r0, r3
 80052ec:	3718      	adds	r7, #24
 80052ee:	46bd      	mov	sp, r7
 80052f0:	bd80      	pop	{r7, pc}

080052f2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80052f2:	b480      	push	{r7}
 80052f4:	b095      	sub	sp, #84	@ 0x54
 80052f6:	af00      	add	r7, sp, #0
 80052f8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	330c      	adds	r3, #12
 8005300:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005302:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005304:	e853 3f00 	ldrex	r3, [r3]
 8005308:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800530a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800530c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005310:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	330c      	adds	r3, #12
 8005318:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800531a:	643a      	str	r2, [r7, #64]	@ 0x40
 800531c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800531e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005320:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005322:	e841 2300 	strex	r3, r2, [r1]
 8005326:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005328:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800532a:	2b00      	cmp	r3, #0
 800532c:	d1e5      	bne.n	80052fa <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	3314      	adds	r3, #20
 8005334:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005336:	6a3b      	ldr	r3, [r7, #32]
 8005338:	e853 3f00 	ldrex	r3, [r3]
 800533c:	61fb      	str	r3, [r7, #28]
   return(result);
 800533e:	69fb      	ldr	r3, [r7, #28]
 8005340:	f023 0301 	bic.w	r3, r3, #1
 8005344:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	3314      	adds	r3, #20
 800534c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800534e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005350:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005352:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005354:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005356:	e841 2300 	strex	r3, r2, [r1]
 800535a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800535c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800535e:	2b00      	cmp	r3, #0
 8005360:	d1e5      	bne.n	800532e <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005366:	2b01      	cmp	r3, #1
 8005368:	d119      	bne.n	800539e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	330c      	adds	r3, #12
 8005370:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	e853 3f00 	ldrex	r3, [r3]
 8005378:	60bb      	str	r3, [r7, #8]
   return(result);
 800537a:	68bb      	ldr	r3, [r7, #8]
 800537c:	f023 0310 	bic.w	r3, r3, #16
 8005380:	647b      	str	r3, [r7, #68]	@ 0x44
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	330c      	adds	r3, #12
 8005388:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800538a:	61ba      	str	r2, [r7, #24]
 800538c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800538e:	6979      	ldr	r1, [r7, #20]
 8005390:	69ba      	ldr	r2, [r7, #24]
 8005392:	e841 2300 	strex	r3, r2, [r1]
 8005396:	613b      	str	r3, [r7, #16]
   return(result);
 8005398:	693b      	ldr	r3, [r7, #16]
 800539a:	2b00      	cmp	r3, #0
 800539c:	d1e5      	bne.n	800536a <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	2220      	movs	r2, #32
 80053a2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	2200      	movs	r2, #0
 80053aa:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80053ac:	bf00      	nop
 80053ae:	3754      	adds	r7, #84	@ 0x54
 80053b0:	46bd      	mov	sp, r7
 80053b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053b6:	4770      	bx	lr

080053b8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80053b8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80053bc:	b0c0      	sub	sp, #256	@ 0x100
 80053be:	af00      	add	r7, sp, #0
 80053c0:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80053c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	691b      	ldr	r3, [r3, #16]
 80053cc:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80053d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80053d4:	68d9      	ldr	r1, [r3, #12]
 80053d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80053da:	681a      	ldr	r2, [r3, #0]
 80053dc:	ea40 0301 	orr.w	r3, r0, r1
 80053e0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80053e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80053e6:	689a      	ldr	r2, [r3, #8]
 80053e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80053ec:	691b      	ldr	r3, [r3, #16]
 80053ee:	431a      	orrs	r2, r3
 80053f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80053f4:	695b      	ldr	r3, [r3, #20]
 80053f6:	431a      	orrs	r2, r3
 80053f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80053fc:	69db      	ldr	r3, [r3, #28]
 80053fe:	4313      	orrs	r3, r2
 8005400:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005404:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	68db      	ldr	r3, [r3, #12]
 800540c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8005410:	f021 010c 	bic.w	r1, r1, #12
 8005414:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005418:	681a      	ldr	r2, [r3, #0]
 800541a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800541e:	430b      	orrs	r3, r1
 8005420:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005422:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	695b      	ldr	r3, [r3, #20]
 800542a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800542e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005432:	6999      	ldr	r1, [r3, #24]
 8005434:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005438:	681a      	ldr	r2, [r3, #0]
 800543a:	ea40 0301 	orr.w	r3, r0, r1
 800543e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005440:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005444:	681a      	ldr	r2, [r3, #0]
 8005446:	4b8f      	ldr	r3, [pc, #572]	@ (8005684 <UART_SetConfig+0x2cc>)
 8005448:	429a      	cmp	r2, r3
 800544a:	d005      	beq.n	8005458 <UART_SetConfig+0xa0>
 800544c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005450:	681a      	ldr	r2, [r3, #0]
 8005452:	4b8d      	ldr	r3, [pc, #564]	@ (8005688 <UART_SetConfig+0x2d0>)
 8005454:	429a      	cmp	r2, r3
 8005456:	d104      	bne.n	8005462 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005458:	f7fe f8f8 	bl	800364c <HAL_RCC_GetPCLK2Freq>
 800545c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8005460:	e003      	b.n	800546a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005462:	f7fe f8df 	bl	8003624 <HAL_RCC_GetPCLK1Freq>
 8005466:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800546a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800546e:	69db      	ldr	r3, [r3, #28]
 8005470:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005474:	f040 810c 	bne.w	8005690 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005478:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800547c:	2200      	movs	r2, #0
 800547e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005482:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8005486:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800548a:	4622      	mov	r2, r4
 800548c:	462b      	mov	r3, r5
 800548e:	1891      	adds	r1, r2, r2
 8005490:	65b9      	str	r1, [r7, #88]	@ 0x58
 8005492:	415b      	adcs	r3, r3
 8005494:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005496:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800549a:	4621      	mov	r1, r4
 800549c:	eb12 0801 	adds.w	r8, r2, r1
 80054a0:	4629      	mov	r1, r5
 80054a2:	eb43 0901 	adc.w	r9, r3, r1
 80054a6:	f04f 0200 	mov.w	r2, #0
 80054aa:	f04f 0300 	mov.w	r3, #0
 80054ae:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80054b2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80054b6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80054ba:	4690      	mov	r8, r2
 80054bc:	4699      	mov	r9, r3
 80054be:	4623      	mov	r3, r4
 80054c0:	eb18 0303 	adds.w	r3, r8, r3
 80054c4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80054c8:	462b      	mov	r3, r5
 80054ca:	eb49 0303 	adc.w	r3, r9, r3
 80054ce:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80054d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80054d6:	685b      	ldr	r3, [r3, #4]
 80054d8:	2200      	movs	r2, #0
 80054da:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80054de:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80054e2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80054e6:	460b      	mov	r3, r1
 80054e8:	18db      	adds	r3, r3, r3
 80054ea:	653b      	str	r3, [r7, #80]	@ 0x50
 80054ec:	4613      	mov	r3, r2
 80054ee:	eb42 0303 	adc.w	r3, r2, r3
 80054f2:	657b      	str	r3, [r7, #84]	@ 0x54
 80054f4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80054f8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80054fc:	f7fa feb8 	bl	8000270 <__aeabi_uldivmod>
 8005500:	4602      	mov	r2, r0
 8005502:	460b      	mov	r3, r1
 8005504:	4b61      	ldr	r3, [pc, #388]	@ (800568c <UART_SetConfig+0x2d4>)
 8005506:	fba3 2302 	umull	r2, r3, r3, r2
 800550a:	095b      	lsrs	r3, r3, #5
 800550c:	011c      	lsls	r4, r3, #4
 800550e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005512:	2200      	movs	r2, #0
 8005514:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005518:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800551c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8005520:	4642      	mov	r2, r8
 8005522:	464b      	mov	r3, r9
 8005524:	1891      	adds	r1, r2, r2
 8005526:	64b9      	str	r1, [r7, #72]	@ 0x48
 8005528:	415b      	adcs	r3, r3
 800552a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800552c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005530:	4641      	mov	r1, r8
 8005532:	eb12 0a01 	adds.w	sl, r2, r1
 8005536:	4649      	mov	r1, r9
 8005538:	eb43 0b01 	adc.w	fp, r3, r1
 800553c:	f04f 0200 	mov.w	r2, #0
 8005540:	f04f 0300 	mov.w	r3, #0
 8005544:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005548:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800554c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005550:	4692      	mov	sl, r2
 8005552:	469b      	mov	fp, r3
 8005554:	4643      	mov	r3, r8
 8005556:	eb1a 0303 	adds.w	r3, sl, r3
 800555a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800555e:	464b      	mov	r3, r9
 8005560:	eb4b 0303 	adc.w	r3, fp, r3
 8005564:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005568:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800556c:	685b      	ldr	r3, [r3, #4]
 800556e:	2200      	movs	r2, #0
 8005570:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005574:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8005578:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800557c:	460b      	mov	r3, r1
 800557e:	18db      	adds	r3, r3, r3
 8005580:	643b      	str	r3, [r7, #64]	@ 0x40
 8005582:	4613      	mov	r3, r2
 8005584:	eb42 0303 	adc.w	r3, r2, r3
 8005588:	647b      	str	r3, [r7, #68]	@ 0x44
 800558a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800558e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8005592:	f7fa fe6d 	bl	8000270 <__aeabi_uldivmod>
 8005596:	4602      	mov	r2, r0
 8005598:	460b      	mov	r3, r1
 800559a:	4611      	mov	r1, r2
 800559c:	4b3b      	ldr	r3, [pc, #236]	@ (800568c <UART_SetConfig+0x2d4>)
 800559e:	fba3 2301 	umull	r2, r3, r3, r1
 80055a2:	095b      	lsrs	r3, r3, #5
 80055a4:	2264      	movs	r2, #100	@ 0x64
 80055a6:	fb02 f303 	mul.w	r3, r2, r3
 80055aa:	1acb      	subs	r3, r1, r3
 80055ac:	00db      	lsls	r3, r3, #3
 80055ae:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80055b2:	4b36      	ldr	r3, [pc, #216]	@ (800568c <UART_SetConfig+0x2d4>)
 80055b4:	fba3 2302 	umull	r2, r3, r3, r2
 80055b8:	095b      	lsrs	r3, r3, #5
 80055ba:	005b      	lsls	r3, r3, #1
 80055bc:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80055c0:	441c      	add	r4, r3
 80055c2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80055c6:	2200      	movs	r2, #0
 80055c8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80055cc:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80055d0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80055d4:	4642      	mov	r2, r8
 80055d6:	464b      	mov	r3, r9
 80055d8:	1891      	adds	r1, r2, r2
 80055da:	63b9      	str	r1, [r7, #56]	@ 0x38
 80055dc:	415b      	adcs	r3, r3
 80055de:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80055e0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80055e4:	4641      	mov	r1, r8
 80055e6:	1851      	adds	r1, r2, r1
 80055e8:	6339      	str	r1, [r7, #48]	@ 0x30
 80055ea:	4649      	mov	r1, r9
 80055ec:	414b      	adcs	r3, r1
 80055ee:	637b      	str	r3, [r7, #52]	@ 0x34
 80055f0:	f04f 0200 	mov.w	r2, #0
 80055f4:	f04f 0300 	mov.w	r3, #0
 80055f8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80055fc:	4659      	mov	r1, fp
 80055fe:	00cb      	lsls	r3, r1, #3
 8005600:	4651      	mov	r1, sl
 8005602:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005606:	4651      	mov	r1, sl
 8005608:	00ca      	lsls	r2, r1, #3
 800560a:	4610      	mov	r0, r2
 800560c:	4619      	mov	r1, r3
 800560e:	4603      	mov	r3, r0
 8005610:	4642      	mov	r2, r8
 8005612:	189b      	adds	r3, r3, r2
 8005614:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005618:	464b      	mov	r3, r9
 800561a:	460a      	mov	r2, r1
 800561c:	eb42 0303 	adc.w	r3, r2, r3
 8005620:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005624:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005628:	685b      	ldr	r3, [r3, #4]
 800562a:	2200      	movs	r2, #0
 800562c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005630:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8005634:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005638:	460b      	mov	r3, r1
 800563a:	18db      	adds	r3, r3, r3
 800563c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800563e:	4613      	mov	r3, r2
 8005640:	eb42 0303 	adc.w	r3, r2, r3
 8005644:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005646:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800564a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800564e:	f7fa fe0f 	bl	8000270 <__aeabi_uldivmod>
 8005652:	4602      	mov	r2, r0
 8005654:	460b      	mov	r3, r1
 8005656:	4b0d      	ldr	r3, [pc, #52]	@ (800568c <UART_SetConfig+0x2d4>)
 8005658:	fba3 1302 	umull	r1, r3, r3, r2
 800565c:	095b      	lsrs	r3, r3, #5
 800565e:	2164      	movs	r1, #100	@ 0x64
 8005660:	fb01 f303 	mul.w	r3, r1, r3
 8005664:	1ad3      	subs	r3, r2, r3
 8005666:	00db      	lsls	r3, r3, #3
 8005668:	3332      	adds	r3, #50	@ 0x32
 800566a:	4a08      	ldr	r2, [pc, #32]	@ (800568c <UART_SetConfig+0x2d4>)
 800566c:	fba2 2303 	umull	r2, r3, r2, r3
 8005670:	095b      	lsrs	r3, r3, #5
 8005672:	f003 0207 	and.w	r2, r3, #7
 8005676:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	4422      	add	r2, r4
 800567e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005680:	e106      	b.n	8005890 <UART_SetConfig+0x4d8>
 8005682:	bf00      	nop
 8005684:	40011000 	.word	0x40011000
 8005688:	40011400 	.word	0x40011400
 800568c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005690:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005694:	2200      	movs	r2, #0
 8005696:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800569a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800569e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80056a2:	4642      	mov	r2, r8
 80056a4:	464b      	mov	r3, r9
 80056a6:	1891      	adds	r1, r2, r2
 80056a8:	6239      	str	r1, [r7, #32]
 80056aa:	415b      	adcs	r3, r3
 80056ac:	627b      	str	r3, [r7, #36]	@ 0x24
 80056ae:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80056b2:	4641      	mov	r1, r8
 80056b4:	1854      	adds	r4, r2, r1
 80056b6:	4649      	mov	r1, r9
 80056b8:	eb43 0501 	adc.w	r5, r3, r1
 80056bc:	f04f 0200 	mov.w	r2, #0
 80056c0:	f04f 0300 	mov.w	r3, #0
 80056c4:	00eb      	lsls	r3, r5, #3
 80056c6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80056ca:	00e2      	lsls	r2, r4, #3
 80056cc:	4614      	mov	r4, r2
 80056ce:	461d      	mov	r5, r3
 80056d0:	4643      	mov	r3, r8
 80056d2:	18e3      	adds	r3, r4, r3
 80056d4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80056d8:	464b      	mov	r3, r9
 80056da:	eb45 0303 	adc.w	r3, r5, r3
 80056de:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80056e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80056e6:	685b      	ldr	r3, [r3, #4]
 80056e8:	2200      	movs	r2, #0
 80056ea:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80056ee:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80056f2:	f04f 0200 	mov.w	r2, #0
 80056f6:	f04f 0300 	mov.w	r3, #0
 80056fa:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80056fe:	4629      	mov	r1, r5
 8005700:	008b      	lsls	r3, r1, #2
 8005702:	4621      	mov	r1, r4
 8005704:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005708:	4621      	mov	r1, r4
 800570a:	008a      	lsls	r2, r1, #2
 800570c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8005710:	f7fa fdae 	bl	8000270 <__aeabi_uldivmod>
 8005714:	4602      	mov	r2, r0
 8005716:	460b      	mov	r3, r1
 8005718:	4b60      	ldr	r3, [pc, #384]	@ (800589c <UART_SetConfig+0x4e4>)
 800571a:	fba3 2302 	umull	r2, r3, r3, r2
 800571e:	095b      	lsrs	r3, r3, #5
 8005720:	011c      	lsls	r4, r3, #4
 8005722:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005726:	2200      	movs	r2, #0
 8005728:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800572c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005730:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8005734:	4642      	mov	r2, r8
 8005736:	464b      	mov	r3, r9
 8005738:	1891      	adds	r1, r2, r2
 800573a:	61b9      	str	r1, [r7, #24]
 800573c:	415b      	adcs	r3, r3
 800573e:	61fb      	str	r3, [r7, #28]
 8005740:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005744:	4641      	mov	r1, r8
 8005746:	1851      	adds	r1, r2, r1
 8005748:	6139      	str	r1, [r7, #16]
 800574a:	4649      	mov	r1, r9
 800574c:	414b      	adcs	r3, r1
 800574e:	617b      	str	r3, [r7, #20]
 8005750:	f04f 0200 	mov.w	r2, #0
 8005754:	f04f 0300 	mov.w	r3, #0
 8005758:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800575c:	4659      	mov	r1, fp
 800575e:	00cb      	lsls	r3, r1, #3
 8005760:	4651      	mov	r1, sl
 8005762:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005766:	4651      	mov	r1, sl
 8005768:	00ca      	lsls	r2, r1, #3
 800576a:	4610      	mov	r0, r2
 800576c:	4619      	mov	r1, r3
 800576e:	4603      	mov	r3, r0
 8005770:	4642      	mov	r2, r8
 8005772:	189b      	adds	r3, r3, r2
 8005774:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005778:	464b      	mov	r3, r9
 800577a:	460a      	mov	r2, r1
 800577c:	eb42 0303 	adc.w	r3, r2, r3
 8005780:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005784:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005788:	685b      	ldr	r3, [r3, #4]
 800578a:	2200      	movs	r2, #0
 800578c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800578e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005790:	f04f 0200 	mov.w	r2, #0
 8005794:	f04f 0300 	mov.w	r3, #0
 8005798:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800579c:	4649      	mov	r1, r9
 800579e:	008b      	lsls	r3, r1, #2
 80057a0:	4641      	mov	r1, r8
 80057a2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80057a6:	4641      	mov	r1, r8
 80057a8:	008a      	lsls	r2, r1, #2
 80057aa:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80057ae:	f7fa fd5f 	bl	8000270 <__aeabi_uldivmod>
 80057b2:	4602      	mov	r2, r0
 80057b4:	460b      	mov	r3, r1
 80057b6:	4611      	mov	r1, r2
 80057b8:	4b38      	ldr	r3, [pc, #224]	@ (800589c <UART_SetConfig+0x4e4>)
 80057ba:	fba3 2301 	umull	r2, r3, r3, r1
 80057be:	095b      	lsrs	r3, r3, #5
 80057c0:	2264      	movs	r2, #100	@ 0x64
 80057c2:	fb02 f303 	mul.w	r3, r2, r3
 80057c6:	1acb      	subs	r3, r1, r3
 80057c8:	011b      	lsls	r3, r3, #4
 80057ca:	3332      	adds	r3, #50	@ 0x32
 80057cc:	4a33      	ldr	r2, [pc, #204]	@ (800589c <UART_SetConfig+0x4e4>)
 80057ce:	fba2 2303 	umull	r2, r3, r2, r3
 80057d2:	095b      	lsrs	r3, r3, #5
 80057d4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80057d8:	441c      	add	r4, r3
 80057da:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80057de:	2200      	movs	r2, #0
 80057e0:	673b      	str	r3, [r7, #112]	@ 0x70
 80057e2:	677a      	str	r2, [r7, #116]	@ 0x74
 80057e4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80057e8:	4642      	mov	r2, r8
 80057ea:	464b      	mov	r3, r9
 80057ec:	1891      	adds	r1, r2, r2
 80057ee:	60b9      	str	r1, [r7, #8]
 80057f0:	415b      	adcs	r3, r3
 80057f2:	60fb      	str	r3, [r7, #12]
 80057f4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80057f8:	4641      	mov	r1, r8
 80057fa:	1851      	adds	r1, r2, r1
 80057fc:	6039      	str	r1, [r7, #0]
 80057fe:	4649      	mov	r1, r9
 8005800:	414b      	adcs	r3, r1
 8005802:	607b      	str	r3, [r7, #4]
 8005804:	f04f 0200 	mov.w	r2, #0
 8005808:	f04f 0300 	mov.w	r3, #0
 800580c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005810:	4659      	mov	r1, fp
 8005812:	00cb      	lsls	r3, r1, #3
 8005814:	4651      	mov	r1, sl
 8005816:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800581a:	4651      	mov	r1, sl
 800581c:	00ca      	lsls	r2, r1, #3
 800581e:	4610      	mov	r0, r2
 8005820:	4619      	mov	r1, r3
 8005822:	4603      	mov	r3, r0
 8005824:	4642      	mov	r2, r8
 8005826:	189b      	adds	r3, r3, r2
 8005828:	66bb      	str	r3, [r7, #104]	@ 0x68
 800582a:	464b      	mov	r3, r9
 800582c:	460a      	mov	r2, r1
 800582e:	eb42 0303 	adc.w	r3, r2, r3
 8005832:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005834:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005838:	685b      	ldr	r3, [r3, #4]
 800583a:	2200      	movs	r2, #0
 800583c:	663b      	str	r3, [r7, #96]	@ 0x60
 800583e:	667a      	str	r2, [r7, #100]	@ 0x64
 8005840:	f04f 0200 	mov.w	r2, #0
 8005844:	f04f 0300 	mov.w	r3, #0
 8005848:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800584c:	4649      	mov	r1, r9
 800584e:	008b      	lsls	r3, r1, #2
 8005850:	4641      	mov	r1, r8
 8005852:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005856:	4641      	mov	r1, r8
 8005858:	008a      	lsls	r2, r1, #2
 800585a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800585e:	f7fa fd07 	bl	8000270 <__aeabi_uldivmod>
 8005862:	4602      	mov	r2, r0
 8005864:	460b      	mov	r3, r1
 8005866:	4b0d      	ldr	r3, [pc, #52]	@ (800589c <UART_SetConfig+0x4e4>)
 8005868:	fba3 1302 	umull	r1, r3, r3, r2
 800586c:	095b      	lsrs	r3, r3, #5
 800586e:	2164      	movs	r1, #100	@ 0x64
 8005870:	fb01 f303 	mul.w	r3, r1, r3
 8005874:	1ad3      	subs	r3, r2, r3
 8005876:	011b      	lsls	r3, r3, #4
 8005878:	3332      	adds	r3, #50	@ 0x32
 800587a:	4a08      	ldr	r2, [pc, #32]	@ (800589c <UART_SetConfig+0x4e4>)
 800587c:	fba2 2303 	umull	r2, r3, r2, r3
 8005880:	095b      	lsrs	r3, r3, #5
 8005882:	f003 020f 	and.w	r2, r3, #15
 8005886:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	4422      	add	r2, r4
 800588e:	609a      	str	r2, [r3, #8]
}
 8005890:	bf00      	nop
 8005892:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8005896:	46bd      	mov	sp, r7
 8005898:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800589c:	51eb851f 	.word	0x51eb851f

080058a0 <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 80058a0:	b084      	sub	sp, #16
 80058a2:	b480      	push	{r7}
 80058a4:	b085      	sub	sp, #20
 80058a6:	af00      	add	r7, sp, #0
 80058a8:	6078      	str	r0, [r7, #4]
 80058aa:	f107 001c 	add.w	r0, r7, #28
 80058ae:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 80058b2:	2300      	movs	r3, #0
 80058b4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 80058b6:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 80058b8:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 80058ba:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 80058bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
             Init.ClockBypass         |\
 80058be:	431a      	orrs	r2, r3
             Init.BusWide             |\
 80058c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
             Init.ClockPowerSave      |\
 80058c2:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 80058c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
             Init.BusWide             |\
 80058c6:	431a      	orrs	r2, r3
             Init.ClockDiv
 80058c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
             Init.HardwareFlowControl |\
 80058ca:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 80058cc:	68fa      	ldr	r2, [r7, #12]
 80058ce:	4313      	orrs	r3, r2
 80058d0:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	685b      	ldr	r3, [r3, #4]
 80058d6:	f423 43fd 	bic.w	r3, r3, #32384	@ 0x7e80
 80058da:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80058de:	68fa      	ldr	r2, [r7, #12]
 80058e0:	431a      	orrs	r2, r3
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 80058e6:	2300      	movs	r3, #0
}
 80058e8:	4618      	mov	r0, r3
 80058ea:	3714      	adds	r7, #20
 80058ec:	46bd      	mov	sp, r7
 80058ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058f2:	b004      	add	sp, #16
 80058f4:	4770      	bx	lr

080058f6 <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 80058f6:	b480      	push	{r7}
 80058f8:	b083      	sub	sp, #12
 80058fa:	af00      	add	r7, sp, #0
 80058fc:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
}
 8005904:	4618      	mov	r0, r3
 8005906:	370c      	adds	r7, #12
 8005908:	46bd      	mov	sp, r7
 800590a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800590e:	4770      	bx	lr

08005910 <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 8005910:	b480      	push	{r7}
 8005912:	b083      	sub	sp, #12
 8005914:	af00      	add	r7, sp, #0
 8005916:	6078      	str	r0, [r7, #4]
 8005918:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 800591a:	683b      	ldr	r3, [r7, #0]
 800591c:	681a      	ldr	r2, [r3, #0]
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 8005924:	2300      	movs	r3, #0
}
 8005926:	4618      	mov	r0, r3
 8005928:	370c      	adds	r7, #12
 800592a:	46bd      	mov	sp, r7
 800592c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005930:	4770      	bx	lr

08005932 <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 8005932:	b480      	push	{r7}
 8005934:	b083      	sub	sp, #12
 8005936:	af00      	add	r7, sp, #0
 8005938:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	2203      	movs	r2, #3
 800593e:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8005940:	2300      	movs	r3, #0
}
 8005942:	4618      	mov	r0, r3
 8005944:	370c      	adds	r7, #12
 8005946:	46bd      	mov	sp, r7
 8005948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800594c:	4770      	bx	lr

0800594e <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 800594e:	b480      	push	{r7}
 8005950:	b083      	sub	sp, #12
 8005952:	af00      	add	r7, sp, #0
 8005954:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	f003 0303 	and.w	r3, r3, #3
}
 800595e:	4618      	mov	r0, r3
 8005960:	370c      	adds	r7, #12
 8005962:	46bd      	mov	sp, r7
 8005964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005968:	4770      	bx	lr

0800596a <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 800596a:	b480      	push	{r7}
 800596c:	b085      	sub	sp, #20
 800596e:	af00      	add	r7, sp, #0
 8005970:	6078      	str	r0, [r7, #4]
 8005972:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8005974:	2300      	movs	r3, #0
 8005976:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 8005978:	683b      	ldr	r3, [r7, #0]
 800597a:	681a      	ldr	r2, [r3, #0]
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8005980:	683b      	ldr	r3, [r7, #0]
 8005982:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 8005984:	683b      	ldr	r3, [r7, #0]
 8005986:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8005988:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 800598a:	683b      	ldr	r3, [r7, #0]
 800598c:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 800598e:	431a      	orrs	r2, r3
                       Command->CPSM);
 8005990:	683b      	ldr	r3, [r7, #0]
 8005992:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 8005994:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8005996:	68fa      	ldr	r2, [r7, #12]
 8005998:	4313      	orrs	r3, r2
 800599a:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	68db      	ldr	r3, [r3, #12]
 80059a0:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 80059a4:	f023 030f 	bic.w	r3, r3, #15
 80059a8:	68fa      	ldr	r2, [r7, #12]
 80059aa:	431a      	orrs	r2, r3
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 80059b0:	2300      	movs	r3, #0
}
 80059b2:	4618      	mov	r0, r3
 80059b4:	3714      	adds	r7, #20
 80059b6:	46bd      	mov	sp, r7
 80059b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059bc:	4770      	bx	lr

080059be <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 80059be:	b480      	push	{r7}
 80059c0:	b083      	sub	sp, #12
 80059c2:	af00      	add	r7, sp, #0
 80059c4:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	691b      	ldr	r3, [r3, #16]
 80059ca:	b2db      	uxtb	r3, r3
}
 80059cc:	4618      	mov	r0, r3
 80059ce:	370c      	adds	r7, #12
 80059d0:	46bd      	mov	sp, r7
 80059d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059d6:	4770      	bx	lr

080059d8 <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 80059d8:	b480      	push	{r7}
 80059da:	b085      	sub	sp, #20
 80059dc:	af00      	add	r7, sp, #0
 80059de:	6078      	str	r0, [r7, #4]
 80059e0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	3314      	adds	r3, #20
 80059e6:	461a      	mov	r2, r3
 80059e8:	683b      	ldr	r3, [r7, #0]
 80059ea:	4413      	add	r3, r2
 80059ec:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	681b      	ldr	r3, [r3, #0]
}  
 80059f2:	4618      	mov	r0, r3
 80059f4:	3714      	adds	r7, #20
 80059f6:	46bd      	mov	sp, r7
 80059f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059fc:	4770      	bx	lr

080059fe <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 80059fe:	b480      	push	{r7}
 8005a00:	b085      	sub	sp, #20
 8005a02:	af00      	add	r7, sp, #0
 8005a04:	6078      	str	r0, [r7, #4]
 8005a06:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8005a08:	2300      	movs	r3, #0
 8005a0a:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 8005a0c:	683b      	ldr	r3, [r7, #0]
 8005a0e:	681a      	ldr	r2, [r3, #0]
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 8005a14:	683b      	ldr	r3, [r7, #0]
 8005a16:	685a      	ldr	r2, [r3, #4]
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8005a1c:	683b      	ldr	r3, [r7, #0]
 8005a1e:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 8005a20:	683b      	ldr	r3, [r7, #0]
 8005a22:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8005a24:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 8005a26:	683b      	ldr	r3, [r7, #0]
 8005a28:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 8005a2a:	431a      	orrs	r2, r3
                       Data->DPSM);
 8005a2c:	683b      	ldr	r3, [r7, #0]
 8005a2e:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 8005a30:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8005a32:	68fa      	ldr	r2, [r7, #12]
 8005a34:	4313      	orrs	r3, r2
 8005a36:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a3c:	f023 02f7 	bic.w	r2, r3, #247	@ 0xf7
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	431a      	orrs	r2, r3
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	62da      	str	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 8005a48:	2300      	movs	r3, #0

}
 8005a4a:	4618      	mov	r0, r3
 8005a4c:	3714      	adds	r7, #20
 8005a4e:	46bd      	mov	sp, r7
 8005a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a54:	4770      	bx	lr

08005a56 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 8005a56:	b580      	push	{r7, lr}
 8005a58:	b088      	sub	sp, #32
 8005a5a:	af00      	add	r7, sp, #0
 8005a5c:	6078      	str	r0, [r7, #4]
 8005a5e:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 8005a60:	683b      	ldr	r3, [r7, #0]
 8005a62:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 8005a64:	2310      	movs	r3, #16
 8005a66:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8005a68:	2340      	movs	r3, #64	@ 0x40
 8005a6a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8005a6c:	2300      	movs	r3, #0
 8005a6e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8005a70:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005a74:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8005a76:	f107 0308 	add.w	r3, r7, #8
 8005a7a:	4619      	mov	r1, r3
 8005a7c:	6878      	ldr	r0, [r7, #4]
 8005a7e:	f7ff ff74 	bl	800596a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 8005a82:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005a86:	2110      	movs	r1, #16
 8005a88:	6878      	ldr	r0, [r7, #4]
 8005a8a:	f000 fa19 	bl	8005ec0 <SDMMC_GetCmdResp1>
 8005a8e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8005a90:	69fb      	ldr	r3, [r7, #28]
}
 8005a92:	4618      	mov	r0, r3
 8005a94:	3720      	adds	r7, #32
 8005a96:	46bd      	mov	sp, r7
 8005a98:	bd80      	pop	{r7, pc}

08005a9a <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 8005a9a:	b580      	push	{r7, lr}
 8005a9c:	b088      	sub	sp, #32
 8005a9e:	af00      	add	r7, sp, #0
 8005aa0:	6078      	str	r0, [r7, #4]
 8005aa2:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8005aa4:	683b      	ldr	r3, [r7, #0]
 8005aa6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 8005aa8:	2311      	movs	r3, #17
 8005aaa:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8005aac:	2340      	movs	r3, #64	@ 0x40
 8005aae:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8005ab0:	2300      	movs	r3, #0
 8005ab2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8005ab4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005ab8:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8005aba:	f107 0308 	add.w	r3, r7, #8
 8005abe:	4619      	mov	r1, r3
 8005ac0:	6878      	ldr	r0, [r7, #4]
 8005ac2:	f7ff ff52 	bl	800596a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8005ac6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005aca:	2111      	movs	r1, #17
 8005acc:	6878      	ldr	r0, [r7, #4]
 8005ace:	f000 f9f7 	bl	8005ec0 <SDMMC_GetCmdResp1>
 8005ad2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8005ad4:	69fb      	ldr	r3, [r7, #28]
}
 8005ad6:	4618      	mov	r0, r3
 8005ad8:	3720      	adds	r7, #32
 8005ada:	46bd      	mov	sp, r7
 8005adc:	bd80      	pop	{r7, pc}

08005ade <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 8005ade:	b580      	push	{r7, lr}
 8005ae0:	b088      	sub	sp, #32
 8005ae2:	af00      	add	r7, sp, #0
 8005ae4:	6078      	str	r0, [r7, #4]
 8005ae6:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8005ae8:	683b      	ldr	r3, [r7, #0]
 8005aea:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 8005aec:	2312      	movs	r3, #18
 8005aee:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8005af0:	2340      	movs	r3, #64	@ 0x40
 8005af2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8005af4:	2300      	movs	r3, #0
 8005af6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8005af8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005afc:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8005afe:	f107 0308 	add.w	r3, r7, #8
 8005b02:	4619      	mov	r1, r3
 8005b04:	6878      	ldr	r0, [r7, #4]
 8005b06:	f7ff ff30 	bl	800596a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8005b0a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005b0e:	2112      	movs	r1, #18
 8005b10:	6878      	ldr	r0, [r7, #4]
 8005b12:	f000 f9d5 	bl	8005ec0 <SDMMC_GetCmdResp1>
 8005b16:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8005b18:	69fb      	ldr	r3, [r7, #28]
}
 8005b1a:	4618      	mov	r0, r3
 8005b1c:	3720      	adds	r7, #32
 8005b1e:	46bd      	mov	sp, r7
 8005b20:	bd80      	pop	{r7, pc}

08005b22 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 8005b22:	b580      	push	{r7, lr}
 8005b24:	b088      	sub	sp, #32
 8005b26:	af00      	add	r7, sp, #0
 8005b28:	6078      	str	r0, [r7, #4]
 8005b2a:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8005b2c:	683b      	ldr	r3, [r7, #0]
 8005b2e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 8005b30:	2318      	movs	r3, #24
 8005b32:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8005b34:	2340      	movs	r3, #64	@ 0x40
 8005b36:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8005b38:	2300      	movs	r3, #0
 8005b3a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8005b3c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005b40:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8005b42:	f107 0308 	add.w	r3, r7, #8
 8005b46:	4619      	mov	r1, r3
 8005b48:	6878      	ldr	r0, [r7, #4]
 8005b4a:	f7ff ff0e 	bl	800596a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8005b4e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005b52:	2118      	movs	r1, #24
 8005b54:	6878      	ldr	r0, [r7, #4]
 8005b56:	f000 f9b3 	bl	8005ec0 <SDMMC_GetCmdResp1>
 8005b5a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8005b5c:	69fb      	ldr	r3, [r7, #28]
}
 8005b5e:	4618      	mov	r0, r3
 8005b60:	3720      	adds	r7, #32
 8005b62:	46bd      	mov	sp, r7
 8005b64:	bd80      	pop	{r7, pc}

08005b66 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 8005b66:	b580      	push	{r7, lr}
 8005b68:	b088      	sub	sp, #32
 8005b6a:	af00      	add	r7, sp, #0
 8005b6c:	6078      	str	r0, [r7, #4]
 8005b6e:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8005b70:	683b      	ldr	r3, [r7, #0]
 8005b72:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 8005b74:	2319      	movs	r3, #25
 8005b76:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8005b78:	2340      	movs	r3, #64	@ 0x40
 8005b7a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8005b7c:	2300      	movs	r3, #0
 8005b7e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8005b80:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005b84:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8005b86:	f107 0308 	add.w	r3, r7, #8
 8005b8a:	4619      	mov	r1, r3
 8005b8c:	6878      	ldr	r0, [r7, #4]
 8005b8e:	f7ff feec 	bl	800596a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8005b92:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005b96:	2119      	movs	r1, #25
 8005b98:	6878      	ldr	r0, [r7, #4]
 8005b9a:	f000 f991 	bl	8005ec0 <SDMMC_GetCmdResp1>
 8005b9e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8005ba0:	69fb      	ldr	r3, [r7, #28]
}
 8005ba2:	4618      	mov	r0, r3
 8005ba4:	3720      	adds	r7, #32
 8005ba6:	46bd      	mov	sp, r7
 8005ba8:	bd80      	pop	{r7, pc}
	...

08005bac <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 8005bac:	b580      	push	{r7, lr}
 8005bae:	b088      	sub	sp, #32
 8005bb0:	af00      	add	r7, sp, #0
 8005bb2:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 8005bb4:	2300      	movs	r3, #0
 8005bb6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 8005bb8:	230c      	movs	r3, #12
 8005bba:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8005bbc:	2340      	movs	r3, #64	@ 0x40
 8005bbe:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8005bc0:	2300      	movs	r3, #0
 8005bc2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8005bc4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005bc8:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8005bca:	f107 0308 	add.w	r3, r7, #8
 8005bce:	4619      	mov	r1, r3
 8005bd0:	6878      	ldr	r0, [r7, #4]
 8005bd2:	f7ff feca 	bl	800596a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 8005bd6:	4a05      	ldr	r2, [pc, #20]	@ (8005bec <SDMMC_CmdStopTransfer+0x40>)
 8005bd8:	210c      	movs	r1, #12
 8005bda:	6878      	ldr	r0, [r7, #4]
 8005bdc:	f000 f970 	bl	8005ec0 <SDMMC_GetCmdResp1>
 8005be0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8005be2:	69fb      	ldr	r3, [r7, #28]
}
 8005be4:	4618      	mov	r0, r3
 8005be6:	3720      	adds	r7, #32
 8005be8:	46bd      	mov	sp, r7
 8005bea:	bd80      	pop	{r7, pc}
 8005bec:	05f5e100 	.word	0x05f5e100

08005bf0 <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 8005bf0:	b580      	push	{r7, lr}
 8005bf2:	b08a      	sub	sp, #40	@ 0x28
 8005bf4:	af00      	add	r7, sp, #0
 8005bf6:	60f8      	str	r0, [r7, #12]
 8005bf8:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8005bfc:	683b      	ldr	r3, [r7, #0]
 8005bfe:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8005c00:	2307      	movs	r3, #7
 8005c02:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8005c04:	2340      	movs	r3, #64	@ 0x40
 8005c06:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8005c08:	2300      	movs	r3, #0
 8005c0a:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8005c0c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005c10:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8005c12:	f107 0310 	add.w	r3, r7, #16
 8005c16:	4619      	mov	r1, r3
 8005c18:	68f8      	ldr	r0, [r7, #12]
 8005c1a:	f7ff fea6 	bl	800596a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 8005c1e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005c22:	2107      	movs	r1, #7
 8005c24:	68f8      	ldr	r0, [r7, #12]
 8005c26:	f000 f94b 	bl	8005ec0 <SDMMC_GetCmdResp1>
 8005c2a:	6278      	str	r0, [r7, #36]	@ 0x24

  return errorstate;
 8005c2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8005c2e:	4618      	mov	r0, r3
 8005c30:	3728      	adds	r7, #40	@ 0x28
 8005c32:	46bd      	mov	sp, r7
 8005c34:	bd80      	pop	{r7, pc}

08005c36 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 8005c36:	b580      	push	{r7, lr}
 8005c38:	b088      	sub	sp, #32
 8005c3a:	af00      	add	r7, sp, #0
 8005c3c:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 8005c3e:	2300      	movs	r3, #0
 8005c40:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 8005c42:	2300      	movs	r3, #0
 8005c44:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 8005c46:	2300      	movs	r3, #0
 8005c48:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8005c4a:	2300      	movs	r3, #0
 8005c4c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8005c4e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005c52:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8005c54:	f107 0308 	add.w	r3, r7, #8
 8005c58:	4619      	mov	r1, r3
 8005c5a:	6878      	ldr	r0, [r7, #4]
 8005c5c:	f7ff fe85 	bl	800596a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 8005c60:	6878      	ldr	r0, [r7, #4]
 8005c62:	f000 fb65 	bl	8006330 <SDMMC_GetCmdError>
 8005c66:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8005c68:	69fb      	ldr	r3, [r7, #28]
}
 8005c6a:	4618      	mov	r0, r3
 8005c6c:	3720      	adds	r7, #32
 8005c6e:	46bd      	mov	sp, r7
 8005c70:	bd80      	pop	{r7, pc}

08005c72 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 8005c72:	b580      	push	{r7, lr}
 8005c74:	b088      	sub	sp, #32
 8005c76:	af00      	add	r7, sp, #0
 8005c78:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 8005c7a:	f44f 73d5 	mov.w	r3, #426	@ 0x1aa
 8005c7e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8005c80:	2308      	movs	r3, #8
 8005c82:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8005c84:	2340      	movs	r3, #64	@ 0x40
 8005c86:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8005c88:	2300      	movs	r3, #0
 8005c8a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8005c8c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005c90:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8005c92:	f107 0308 	add.w	r3, r7, #8
 8005c96:	4619      	mov	r1, r3
 8005c98:	6878      	ldr	r0, [r7, #4]
 8005c9a:	f7ff fe66 	bl	800596a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 8005c9e:	6878      	ldr	r0, [r7, #4]
 8005ca0:	f000 faf8 	bl	8006294 <SDMMC_GetCmdResp7>
 8005ca4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8005ca6:	69fb      	ldr	r3, [r7, #28]
}
 8005ca8:	4618      	mov	r0, r3
 8005caa:	3720      	adds	r7, #32
 8005cac:	46bd      	mov	sp, r7
 8005cae:	bd80      	pop	{r7, pc}

08005cb0 <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8005cb0:	b580      	push	{r7, lr}
 8005cb2:	b088      	sub	sp, #32
 8005cb4:	af00      	add	r7, sp, #0
 8005cb6:	6078      	str	r0, [r7, #4]
 8005cb8:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8005cba:	683b      	ldr	r3, [r7, #0]
 8005cbc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 8005cbe:	2337      	movs	r3, #55	@ 0x37
 8005cc0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8005cc2:	2340      	movs	r3, #64	@ 0x40
 8005cc4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8005cc6:	2300      	movs	r3, #0
 8005cc8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8005cca:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005cce:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8005cd0:	f107 0308 	add.w	r3, r7, #8
 8005cd4:	4619      	mov	r1, r3
 8005cd6:	6878      	ldr	r0, [r7, #4]
 8005cd8:	f7ff fe47 	bl	800596a <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 8005cdc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005ce0:	2137      	movs	r1, #55	@ 0x37
 8005ce2:	6878      	ldr	r0, [r7, #4]
 8005ce4:	f000 f8ec 	bl	8005ec0 <SDMMC_GetCmdResp1>
 8005ce8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8005cea:	69fb      	ldr	r3, [r7, #28]
}
 8005cec:	4618      	mov	r0, r3
 8005cee:	3720      	adds	r7, #32
 8005cf0:	46bd      	mov	sp, r7
 8005cf2:	bd80      	pop	{r7, pc}

08005cf4 <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8005cf4:	b580      	push	{r7, lr}
 8005cf6:	b088      	sub	sp, #32
 8005cf8:	af00      	add	r7, sp, #0
 8005cfa:	6078      	str	r0, [r7, #4]
 8005cfc:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 8005cfe:	683b      	ldr	r3, [r7, #0]
 8005d00:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8005d04:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005d08:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 8005d0a:	2329      	movs	r3, #41	@ 0x29
 8005d0c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8005d0e:	2340      	movs	r3, #64	@ 0x40
 8005d10:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8005d12:	2300      	movs	r3, #0
 8005d14:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8005d16:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005d1a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8005d1c:	f107 0308 	add.w	r3, r7, #8
 8005d20:	4619      	mov	r1, r3
 8005d22:	6878      	ldr	r0, [r7, #4]
 8005d24:	f7ff fe21 	bl	800596a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 8005d28:	6878      	ldr	r0, [r7, #4]
 8005d2a:	f000 f9ff 	bl	800612c <SDMMC_GetCmdResp3>
 8005d2e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8005d30:	69fb      	ldr	r3, [r7, #28]
}
 8005d32:	4618      	mov	r0, r3
 8005d34:	3720      	adds	r7, #32
 8005d36:	46bd      	mov	sp, r7
 8005d38:	bd80      	pop	{r7, pc}

08005d3a <SDMMC_CmdBusWidth>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDIO_TypeDef *SDIOx, uint32_t BusWidth)
{
 8005d3a:	b580      	push	{r7, lr}
 8005d3c:	b088      	sub	sp, #32
 8005d3e:	af00      	add	r7, sp, #0
 8005d40:	6078      	str	r0, [r7, #4]
 8005d42:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 8005d44:	683b      	ldr	r3, [r7, #0]
 8005d46:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 8005d48:	2306      	movs	r3, #6
 8005d4a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8005d4c:	2340      	movs	r3, #64	@ 0x40
 8005d4e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8005d50:	2300      	movs	r3, #0
 8005d52:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8005d54:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005d58:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8005d5a:	f107 0308 	add.w	r3, r7, #8
 8005d5e:	4619      	mov	r1, r3
 8005d60:	6878      	ldr	r0, [r7, #4]
 8005d62:	f7ff fe02 	bl	800596a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDIO_CMDTIMEOUT);
 8005d66:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005d6a:	2106      	movs	r1, #6
 8005d6c:	6878      	ldr	r0, [r7, #4]
 8005d6e:	f000 f8a7 	bl	8005ec0 <SDMMC_GetCmdResp1>
 8005d72:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8005d74:	69fb      	ldr	r3, [r7, #28]
}
 8005d76:	4618      	mov	r0, r3
 8005d78:	3720      	adds	r7, #32
 8005d7a:	46bd      	mov	sp, r7
 8005d7c:	bd80      	pop	{r7, pc}

08005d7e <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDIO_TypeDef *SDIOx)
{
 8005d7e:	b580      	push	{r7, lr}
 8005d80:	b088      	sub	sp, #32
 8005d82:	af00      	add	r7, sp, #0
 8005d84:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 8005d86:	2300      	movs	r3, #0
 8005d88:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 8005d8a:	2333      	movs	r3, #51	@ 0x33
 8005d8c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8005d8e:	2340      	movs	r3, #64	@ 0x40
 8005d90:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8005d92:	2300      	movs	r3, #0
 8005d94:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8005d96:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005d9a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8005d9c:	f107 0308 	add.w	r3, r7, #8
 8005da0:	4619      	mov	r1, r3
 8005da2:	6878      	ldr	r0, [r7, #4]
 8005da4:	f7ff fde1 	bl	800596a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 8005da8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005dac:	2133      	movs	r1, #51	@ 0x33
 8005dae:	6878      	ldr	r0, [r7, #4]
 8005db0:	f000 f886 	bl	8005ec0 <SDMMC_GetCmdResp1>
 8005db4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8005db6:	69fb      	ldr	r3, [r7, #28]
}
 8005db8:	4618      	mov	r0, r3
 8005dba:	3720      	adds	r7, #32
 8005dbc:	46bd      	mov	sp, r7
 8005dbe:	bd80      	pop	{r7, pc}

08005dc0 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 8005dc0:	b580      	push	{r7, lr}
 8005dc2:	b088      	sub	sp, #32
 8005dc4:	af00      	add	r7, sp, #0
 8005dc6:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 8005dc8:	2300      	movs	r3, #0
 8005dca:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8005dcc:	2302      	movs	r3, #2
 8005dce:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8005dd0:	23c0      	movs	r3, #192	@ 0xc0
 8005dd2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8005dd4:	2300      	movs	r3, #0
 8005dd6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8005dd8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005ddc:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8005dde:	f107 0308 	add.w	r3, r7, #8
 8005de2:	4619      	mov	r1, r3
 8005de4:	6878      	ldr	r0, [r7, #4]
 8005de6:	f7ff fdc0 	bl	800596a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8005dea:	6878      	ldr	r0, [r7, #4]
 8005dec:	f000 f956 	bl	800609c <SDMMC_GetCmdResp2>
 8005df0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8005df2:	69fb      	ldr	r3, [r7, #28]
}
 8005df4:	4618      	mov	r0, r3
 8005df6:	3720      	adds	r7, #32
 8005df8:	46bd      	mov	sp, r7
 8005dfa:	bd80      	pop	{r7, pc}

08005dfc <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8005dfc:	b580      	push	{r7, lr}
 8005dfe:	b088      	sub	sp, #32
 8005e00:	af00      	add	r7, sp, #0
 8005e02:	6078      	str	r0, [r7, #4]
 8005e04:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 8005e06:	683b      	ldr	r3, [r7, #0]
 8005e08:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 8005e0a:	2309      	movs	r3, #9
 8005e0c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8005e0e:	23c0      	movs	r3, #192	@ 0xc0
 8005e10:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8005e12:	2300      	movs	r3, #0
 8005e14:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8005e16:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005e1a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8005e1c:	f107 0308 	add.w	r3, r7, #8
 8005e20:	4619      	mov	r1, r3
 8005e22:	6878      	ldr	r0, [r7, #4]
 8005e24:	f7ff fda1 	bl	800596a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8005e28:	6878      	ldr	r0, [r7, #4]
 8005e2a:	f000 f937 	bl	800609c <SDMMC_GetCmdResp2>
 8005e2e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8005e30:	69fb      	ldr	r3, [r7, #28]
}
 8005e32:	4618      	mov	r0, r3
 8005e34:	3720      	adds	r7, #32
 8005e36:	46bd      	mov	sp, r7
 8005e38:	bd80      	pop	{r7, pc}

08005e3a <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 8005e3a:	b580      	push	{r7, lr}
 8005e3c:	b088      	sub	sp, #32
 8005e3e:	af00      	add	r7, sp, #0
 8005e40:	6078      	str	r0, [r7, #4]
 8005e42:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 8005e44:	2300      	movs	r3, #0
 8005e46:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8005e48:	2303      	movs	r3, #3
 8005e4a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8005e4c:	2340      	movs	r3, #64	@ 0x40
 8005e4e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8005e50:	2300      	movs	r3, #0
 8005e52:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8005e54:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005e58:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8005e5a:	f107 0308 	add.w	r3, r7, #8
 8005e5e:	4619      	mov	r1, r3
 8005e60:	6878      	ldr	r0, [r7, #4]
 8005e62:	f7ff fd82 	bl	800596a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 8005e66:	683a      	ldr	r2, [r7, #0]
 8005e68:	2103      	movs	r1, #3
 8005e6a:	6878      	ldr	r0, [r7, #4]
 8005e6c:	f000 f99c 	bl	80061a8 <SDMMC_GetCmdResp6>
 8005e70:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8005e72:	69fb      	ldr	r3, [r7, #28]
}
 8005e74:	4618      	mov	r0, r3
 8005e76:	3720      	adds	r7, #32
 8005e78:	46bd      	mov	sp, r7
 8005e7a:	bd80      	pop	{r7, pc}

08005e7c <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8005e7c:	b580      	push	{r7, lr}
 8005e7e:	b088      	sub	sp, #32
 8005e80:	af00      	add	r7, sp, #0
 8005e82:	6078      	str	r0, [r7, #4]
 8005e84:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 8005e86:	683b      	ldr	r3, [r7, #0]
 8005e88:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 8005e8a:	230d      	movs	r3, #13
 8005e8c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8005e8e:	2340      	movs	r3, #64	@ 0x40
 8005e90:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8005e92:	2300      	movs	r3, #0
 8005e94:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8005e96:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005e9a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8005e9c:	f107 0308 	add.w	r3, r7, #8
 8005ea0:	4619      	mov	r1, r3
 8005ea2:	6878      	ldr	r0, [r7, #4]
 8005ea4:	f7ff fd61 	bl	800596a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 8005ea8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005eac:	210d      	movs	r1, #13
 8005eae:	6878      	ldr	r0, [r7, #4]
 8005eb0:	f000 f806 	bl	8005ec0 <SDMMC_GetCmdResp1>
 8005eb4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8005eb6:	69fb      	ldr	r3, [r7, #28]
}
 8005eb8:	4618      	mov	r0, r3
 8005eba:	3720      	adds	r7, #32
 8005ebc:	46bd      	mov	sp, r7
 8005ebe:	bd80      	pop	{r7, pc}

08005ec0 <SDMMC_GetCmdResp1>:
  * @param  SDIOx Pointer to SDMMC register base
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 8005ec0:	b580      	push	{r7, lr}
 8005ec2:	b088      	sub	sp, #32
 8005ec4:	af00      	add	r7, sp, #0
 8005ec6:	60f8      	str	r0, [r7, #12]
 8005ec8:	460b      	mov	r3, r1
 8005eca:	607a      	str	r2, [r7, #4]
 8005ecc:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8005ece:	4b70      	ldr	r3, [pc, #448]	@ (8006090 <SDMMC_GetCmdResp1+0x1d0>)
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	4a70      	ldr	r2, [pc, #448]	@ (8006094 <SDMMC_GetCmdResp1+0x1d4>)
 8005ed4:	fba2 2303 	umull	r2, r3, r2, r3
 8005ed8:	0a5a      	lsrs	r2, r3, #9
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	fb02 f303 	mul.w	r3, r2, r3
 8005ee0:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 8005ee2:	69fb      	ldr	r3, [r7, #28]
 8005ee4:	1e5a      	subs	r2, r3, #1
 8005ee6:	61fa      	str	r2, [r7, #28]
 8005ee8:	2b00      	cmp	r3, #0
 8005eea:	d102      	bne.n	8005ef2 <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 8005eec:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8005ef0:	e0c9      	b.n	8006086 <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDIOx->STA;
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005ef6:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8005ef8:	69bb      	ldr	r3, [r7, #24]
 8005efa:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d0ef      	beq.n	8005ee2 <SDMMC_GetCmdResp1+0x22>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8005f02:	69bb      	ldr	r3, [r7, #24]
 8005f04:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8005f08:	2b00      	cmp	r3, #0
 8005f0a:	d1ea      	bne.n	8005ee2 <SDMMC_GetCmdResp1+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005f10:	f003 0304 	and.w	r3, r3, #4
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d004      	beq.n	8005f22 <SDMMC_GetCmdResp1+0x62>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	2204      	movs	r2, #4
 8005f1c:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8005f1e:	2304      	movs	r3, #4
 8005f20:	e0b1      	b.n	8006086 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005f26:	f003 0301 	and.w	r3, r3, #1
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	d004      	beq.n	8005f38 <SDMMC_GetCmdResp1+0x78>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	2201      	movs	r2, #1
 8005f32:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8005f34:	2301      	movs	r3, #1
 8005f36:	e0a6      	b.n	8006086 <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	22c5      	movs	r2, #197	@ 0xc5
 8005f3c:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8005f3e:	68f8      	ldr	r0, [r7, #12]
 8005f40:	f7ff fd3d 	bl	80059be <SDIO_GetCommandResponse>
 8005f44:	4603      	mov	r3, r0
 8005f46:	461a      	mov	r2, r3
 8005f48:	7afb      	ldrb	r3, [r7, #11]
 8005f4a:	4293      	cmp	r3, r2
 8005f4c:	d001      	beq.n	8005f52 <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8005f4e:	2301      	movs	r3, #1
 8005f50:	e099      	b.n	8006086 <SDMMC_GetCmdResp1+0x1c6>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8005f52:	2100      	movs	r1, #0
 8005f54:	68f8      	ldr	r0, [r7, #12]
 8005f56:	f7ff fd3f 	bl	80059d8 <SDIO_GetResponse>
 8005f5a:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8005f5c:	697a      	ldr	r2, [r7, #20]
 8005f5e:	4b4e      	ldr	r3, [pc, #312]	@ (8006098 <SDMMC_GetCmdResp1+0x1d8>)
 8005f60:	4013      	ands	r3, r2
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d101      	bne.n	8005f6a <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 8005f66:	2300      	movs	r3, #0
 8005f68:	e08d      	b.n	8006086 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 8005f6a:	697b      	ldr	r3, [r7, #20]
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	da02      	bge.n	8005f76 <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8005f70:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005f74:	e087      	b.n	8006086 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 8005f76:	697b      	ldr	r3, [r7, #20]
 8005f78:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8005f7c:	2b00      	cmp	r3, #0
 8005f7e:	d001      	beq.n	8005f84 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8005f80:	2340      	movs	r3, #64	@ 0x40
 8005f82:	e080      	b.n	8006086 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8005f84:	697b      	ldr	r3, [r7, #20]
 8005f86:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	d001      	beq.n	8005f92 <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 8005f8e:	2380      	movs	r3, #128	@ 0x80
 8005f90:	e079      	b.n	8006086 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 8005f92:	697b      	ldr	r3, [r7, #20]
 8005f94:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	d002      	beq.n	8005fa2 <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8005f9c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005fa0:	e071      	b.n	8006086 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 8005fa2:	697b      	ldr	r3, [r7, #20]
 8005fa4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	d002      	beq.n	8005fb2 <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8005fac:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005fb0:	e069      	b.n	8006086 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 8005fb2:	697b      	ldr	r3, [r7, #20]
 8005fb4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	d002      	beq.n	8005fc2 <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8005fbc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005fc0:	e061      	b.n	8006086 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 8005fc2:	697b      	ldr	r3, [r7, #20]
 8005fc4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d002      	beq.n	8005fd2 <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8005fcc:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8005fd0:	e059      	b.n	8006086 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8005fd2:	697b      	ldr	r3, [r7, #20]
 8005fd4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d002      	beq.n	8005fe2 <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8005fdc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005fe0:	e051      	b.n	8006086 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8005fe2:	697b      	ldr	r3, [r7, #20]
 8005fe4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	d002      	beq.n	8005ff2 <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8005fec:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8005ff0:	e049      	b.n	8006086 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8005ff2:	697b      	ldr	r3, [r7, #20]
 8005ff4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d002      	beq.n	8006002 <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8005ffc:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8006000:	e041      	b.n	8006086 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 8006002:	697b      	ldr	r3, [r7, #20]
 8006004:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006008:	2b00      	cmp	r3, #0
 800600a:	d002      	beq.n	8006012 <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 800600c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006010:	e039      	b.n	8006086 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 8006012:	697b      	ldr	r3, [r7, #20]
 8006014:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006018:	2b00      	cmp	r3, #0
 800601a:	d002      	beq.n	8006022 <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800601c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8006020:	e031      	b.n	8006086 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8006022:	697b      	ldr	r3, [r7, #20]
 8006024:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006028:	2b00      	cmp	r3, #0
 800602a:	d002      	beq.n	8006032 <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800602c:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8006030:	e029      	b.n	8006086 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8006032:	697b      	ldr	r3, [r7, #20]
 8006034:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006038:	2b00      	cmp	r3, #0
 800603a:	d002      	beq.n	8006042 <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800603c:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8006040:	e021      	b.n	8006086 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8006042:	697b      	ldr	r3, [r7, #20]
 8006044:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006048:	2b00      	cmp	r3, #0
 800604a:	d002      	beq.n	8006052 <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800604c:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8006050:	e019      	b.n	8006086 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8006052:	697b      	ldr	r3, [r7, #20]
 8006054:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006058:	2b00      	cmp	r3, #0
 800605a:	d002      	beq.n	8006062 <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800605c:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8006060:	e011      	b.n	8006086 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 8006062:	697b      	ldr	r3, [r7, #20]
 8006064:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006068:	2b00      	cmp	r3, #0
 800606a:	d002      	beq.n	8006072 <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 800606c:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8006070:	e009      	b.n	8006086 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 8006072:	697b      	ldr	r3, [r7, #20]
 8006074:	f003 0308 	and.w	r3, r3, #8
 8006078:	2b00      	cmp	r3, #0
 800607a:	d002      	beq.n	8006082 <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800607c:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 8006080:	e001      	b.n	8006086 <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8006082:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 8006086:	4618      	mov	r0, r3
 8006088:	3720      	adds	r7, #32
 800608a:	46bd      	mov	sp, r7
 800608c:	bd80      	pop	{r7, pc}
 800608e:	bf00      	nop
 8006090:	20000000 	.word	0x20000000
 8006094:	10624dd3 	.word	0x10624dd3
 8006098:	fdffe008 	.word	0xfdffe008

0800609c <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 800609c:	b480      	push	{r7}
 800609e:	b085      	sub	sp, #20
 80060a0:	af00      	add	r7, sp, #0
 80060a2:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80060a4:	4b1f      	ldr	r3, [pc, #124]	@ (8006124 <SDMMC_GetCmdResp2+0x88>)
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	4a1f      	ldr	r2, [pc, #124]	@ (8006128 <SDMMC_GetCmdResp2+0x8c>)
 80060aa:	fba2 2303 	umull	r2, r3, r2, r3
 80060ae:	0a5b      	lsrs	r3, r3, #9
 80060b0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80060b4:	fb02 f303 	mul.w	r3, r2, r3
 80060b8:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	1e5a      	subs	r2, r3, #1
 80060be:	60fa      	str	r2, [r7, #12]
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	d102      	bne.n	80060ca <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 80060c4:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80060c8:	e026      	b.n	8006118 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDIOx->STA;
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80060ce:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80060d0:	68bb      	ldr	r3, [r7, #8]
 80060d2:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 80060d6:	2b00      	cmp	r3, #0
 80060d8:	d0ef      	beq.n	80060ba <SDMMC_GetCmdResp2+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 80060da:	68bb      	ldr	r3, [r7, #8]
 80060dc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	d1ea      	bne.n	80060ba <SDMMC_GetCmdResp2+0x1e>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80060e8:	f003 0304 	and.w	r3, r3, #4
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	d004      	beq.n	80060fa <SDMMC_GetCmdResp2+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	2204      	movs	r2, #4
 80060f4:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80060f6:	2304      	movs	r3, #4
 80060f8:	e00e      	b.n	8006118 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80060fe:	f003 0301 	and.w	r3, r3, #1
 8006102:	2b00      	cmp	r3, #0
 8006104:	d004      	beq.n	8006110 <SDMMC_GetCmdResp2+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	2201      	movs	r2, #1
 800610a:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800610c:	2301      	movs	r3, #1
 800610e:	e003      	b.n	8006118 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	22c5      	movs	r2, #197	@ 0xc5
 8006114:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 8006116:	2300      	movs	r3, #0
}
 8006118:	4618      	mov	r0, r3
 800611a:	3714      	adds	r7, #20
 800611c:	46bd      	mov	sp, r7
 800611e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006122:	4770      	bx	lr
 8006124:	20000000 	.word	0x20000000
 8006128:	10624dd3 	.word	0x10624dd3

0800612c <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 800612c:	b480      	push	{r7}
 800612e:	b085      	sub	sp, #20
 8006130:	af00      	add	r7, sp, #0
 8006132:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8006134:	4b1a      	ldr	r3, [pc, #104]	@ (80061a0 <SDMMC_GetCmdResp3+0x74>)
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	4a1a      	ldr	r2, [pc, #104]	@ (80061a4 <SDMMC_GetCmdResp3+0x78>)
 800613a:	fba2 2303 	umull	r2, r3, r2, r3
 800613e:	0a5b      	lsrs	r3, r3, #9
 8006140:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006144:	fb02 f303 	mul.w	r3, r2, r3
 8006148:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	1e5a      	subs	r2, r3, #1
 800614e:	60fa      	str	r2, [r7, #12]
 8006150:	2b00      	cmp	r3, #0
 8006152:	d102      	bne.n	800615a <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8006154:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8006158:	e01b      	b.n	8006192 <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDIOx->STA;
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800615e:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8006160:	68bb      	ldr	r3, [r7, #8]
 8006162:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8006166:	2b00      	cmp	r3, #0
 8006168:	d0ef      	beq.n	800614a <SDMMC_GetCmdResp3+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800616a:	68bb      	ldr	r3, [r7, #8]
 800616c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8006170:	2b00      	cmp	r3, #0
 8006172:	d1ea      	bne.n	800614a <SDMMC_GetCmdResp3+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006178:	f003 0304 	and.w	r3, r3, #4
 800617c:	2b00      	cmp	r3, #0
 800617e:	d004      	beq.n	800618a <SDMMC_GetCmdResp3+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	2204      	movs	r2, #4
 8006184:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8006186:	2304      	movs	r3, #4
 8006188:	e003      	b.n	8006192 <SDMMC_GetCmdResp3+0x66>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	22c5      	movs	r2, #197	@ 0xc5
 800618e:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8006190:	2300      	movs	r3, #0
}
 8006192:	4618      	mov	r0, r3
 8006194:	3714      	adds	r7, #20
 8006196:	46bd      	mov	sp, r7
 8006198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800619c:	4770      	bx	lr
 800619e:	bf00      	nop
 80061a0:	20000000 	.word	0x20000000
 80061a4:	10624dd3 	.word	0x10624dd3

080061a8 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 80061a8:	b580      	push	{r7, lr}
 80061aa:	b088      	sub	sp, #32
 80061ac:	af00      	add	r7, sp, #0
 80061ae:	60f8      	str	r0, [r7, #12]
 80061b0:	460b      	mov	r3, r1
 80061b2:	607a      	str	r2, [r7, #4]
 80061b4:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80061b6:	4b35      	ldr	r3, [pc, #212]	@ (800628c <SDMMC_GetCmdResp6+0xe4>)
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	4a35      	ldr	r2, [pc, #212]	@ (8006290 <SDMMC_GetCmdResp6+0xe8>)
 80061bc:	fba2 2303 	umull	r2, r3, r2, r3
 80061c0:	0a5b      	lsrs	r3, r3, #9
 80061c2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80061c6:	fb02 f303 	mul.w	r3, r2, r3
 80061ca:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 80061cc:	69fb      	ldr	r3, [r7, #28]
 80061ce:	1e5a      	subs	r2, r3, #1
 80061d0:	61fa      	str	r2, [r7, #28]
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d102      	bne.n	80061dc <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 80061d6:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80061da:	e052      	b.n	8006282 <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDIOx->STA;
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80061e0:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80061e2:	69bb      	ldr	r3, [r7, #24]
 80061e4:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 80061e8:	2b00      	cmp	r3, #0
 80061ea:	d0ef      	beq.n	80061cc <SDMMC_GetCmdResp6+0x24>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 80061ec:	69bb      	ldr	r3, [r7, #24]
 80061ee:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80061f2:	2b00      	cmp	r3, #0
 80061f4:	d1ea      	bne.n	80061cc <SDMMC_GetCmdResp6+0x24>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80061fa:	f003 0304 	and.w	r3, r3, #4
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d004      	beq.n	800620c <SDMMC_GetCmdResp6+0x64>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	2204      	movs	r2, #4
 8006206:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8006208:	2304      	movs	r3, #4
 800620a:	e03a      	b.n	8006282 <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006210:	f003 0301 	and.w	r3, r3, #1
 8006214:	2b00      	cmp	r3, #0
 8006216:	d004      	beq.n	8006222 <SDMMC_GetCmdResp6+0x7a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	2201      	movs	r2, #1
 800621c:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800621e:	2301      	movs	r3, #1
 8006220:	e02f      	b.n	8006282 <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8006222:	68f8      	ldr	r0, [r7, #12]
 8006224:	f7ff fbcb 	bl	80059be <SDIO_GetCommandResponse>
 8006228:	4603      	mov	r3, r0
 800622a:	461a      	mov	r2, r3
 800622c:	7afb      	ldrb	r3, [r7, #11]
 800622e:	4293      	cmp	r3, r2
 8006230:	d001      	beq.n	8006236 <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8006232:	2301      	movs	r3, #1
 8006234:	e025      	b.n	8006282 <SDMMC_GetCmdResp6+0xda>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	22c5      	movs	r2, #197	@ 0xc5
 800623a:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800623c:	2100      	movs	r1, #0
 800623e:	68f8      	ldr	r0, [r7, #12]
 8006240:	f7ff fbca 	bl	80059d8 <SDIO_GetResponse>
 8006244:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 8006246:	697b      	ldr	r3, [r7, #20]
 8006248:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 800624c:	2b00      	cmp	r3, #0
 800624e:	d106      	bne.n	800625e <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 8006250:	697b      	ldr	r3, [r7, #20]
 8006252:	0c1b      	lsrs	r3, r3, #16
 8006254:	b29a      	uxth	r2, r3
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 800625a:	2300      	movs	r3, #0
 800625c:	e011      	b.n	8006282 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800625e:	697b      	ldr	r3, [r7, #20]
 8006260:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006264:	2b00      	cmp	r3, #0
 8006266:	d002      	beq.n	800626e <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8006268:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800626c:	e009      	b.n	8006282 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 800626e:	697b      	ldr	r3, [r7, #20]
 8006270:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006274:	2b00      	cmp	r3, #0
 8006276:	d002      	beq.n	800627e <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8006278:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800627c:	e001      	b.n	8006282 <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800627e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 8006282:	4618      	mov	r0, r3
 8006284:	3720      	adds	r7, #32
 8006286:	46bd      	mov	sp, r7
 8006288:	bd80      	pop	{r7, pc}
 800628a:	bf00      	nop
 800628c:	20000000 	.word	0x20000000
 8006290:	10624dd3 	.word	0x10624dd3

08006294 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 8006294:	b480      	push	{r7}
 8006296:	b085      	sub	sp, #20
 8006298:	af00      	add	r7, sp, #0
 800629a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800629c:	4b22      	ldr	r3, [pc, #136]	@ (8006328 <SDMMC_GetCmdResp7+0x94>)
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	4a22      	ldr	r2, [pc, #136]	@ (800632c <SDMMC_GetCmdResp7+0x98>)
 80062a2:	fba2 2303 	umull	r2, r3, r2, r3
 80062a6:	0a5b      	lsrs	r3, r3, #9
 80062a8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80062ac:	fb02 f303 	mul.w	r3, r2, r3
 80062b0:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	1e5a      	subs	r2, r3, #1
 80062b6:	60fa      	str	r2, [r7, #12]
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	d102      	bne.n	80062c2 <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 80062bc:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80062c0:	e02c      	b.n	800631c <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDIOx->STA;
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80062c6:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80062c8:	68bb      	ldr	r3, [r7, #8]
 80062ca:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	d0ef      	beq.n	80062b2 <SDMMC_GetCmdResp7+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 80062d2:	68bb      	ldr	r3, [r7, #8]
 80062d4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80062d8:	2b00      	cmp	r3, #0
 80062da:	d1ea      	bne.n	80062b2 <SDMMC_GetCmdResp7+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80062e0:	f003 0304 	and.w	r3, r3, #4
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	d004      	beq.n	80062f2 <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	2204      	movs	r2, #4
 80062ec:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80062ee:	2304      	movs	r3, #4
 80062f0:	e014      	b.n	800631c <SDMMC_GetCmdResp7+0x88>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80062f6:	f003 0301 	and.w	r3, r3, #1
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d004      	beq.n	8006308 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	2201      	movs	r2, #1
 8006302:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8006304:	2301      	movs	r3, #1
 8006306:	e009      	b.n	800631c <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800630c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006310:	2b00      	cmp	r3, #0
 8006312:	d002      	beq.n	800631a <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	2240      	movs	r2, #64	@ 0x40
 8006318:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800631a:	2300      	movs	r3, #0
  
}
 800631c:	4618      	mov	r0, r3
 800631e:	3714      	adds	r7, #20
 8006320:	46bd      	mov	sp, r7
 8006322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006326:	4770      	bx	lr
 8006328:	20000000 	.word	0x20000000
 800632c:	10624dd3 	.word	0x10624dd3

08006330 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 8006330:	b480      	push	{r7}
 8006332:	b085      	sub	sp, #20
 8006334:	af00      	add	r7, sp, #0
 8006336:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8006338:	4b11      	ldr	r3, [pc, #68]	@ (8006380 <SDMMC_GetCmdError+0x50>)
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	4a11      	ldr	r2, [pc, #68]	@ (8006384 <SDMMC_GetCmdError+0x54>)
 800633e:	fba2 2303 	umull	r2, r3, r2, r3
 8006342:	0a5b      	lsrs	r3, r3, #9
 8006344:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006348:	fb02 f303 	mul.w	r3, r2, r3
 800634c:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	1e5a      	subs	r2, r3, #1
 8006352:	60fa      	str	r2, [r7, #12]
 8006354:	2b00      	cmp	r3, #0
 8006356:	d102      	bne.n	800635e <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8006358:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800635c:	e009      	b.n	8006372 <SDMMC_GetCmdError+0x42>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006362:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006366:	2b00      	cmp	r3, #0
 8006368:	d0f1      	beq.n	800634e <SDMMC_GetCmdError+0x1e>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	22c5      	movs	r2, #197	@ 0xc5
 800636e:	639a      	str	r2, [r3, #56]	@ 0x38
  
  return SDMMC_ERROR_NONE;
 8006370:	2300      	movs	r3, #0
}
 8006372:	4618      	mov	r0, r3
 8006374:	3714      	adds	r7, #20
 8006376:	46bd      	mov	sp, r7
 8006378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800637c:	4770      	bx	lr
 800637e:	bf00      	nop
 8006380:	20000000 	.word	0x20000000
 8006384:	10624dd3 	.word	0x10624dd3

08006388 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8006388:	b580      	push	{r7, lr}
 800638a:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 800638c:	4904      	ldr	r1, [pc, #16]	@ (80063a0 <MX_FATFS_Init+0x18>)
 800638e:	4805      	ldr	r0, [pc, #20]	@ (80063a4 <MX_FATFS_Init+0x1c>)
 8006390:	f003 fe52 	bl	800a038 <FATFS_LinkDriver>
 8006394:	4603      	mov	r3, r0
 8006396:	461a      	mov	r2, r3
 8006398:	4b03      	ldr	r3, [pc, #12]	@ (80063a8 <MX_FATFS_Init+0x20>)
 800639a:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800639c:	bf00      	nop
 800639e:	bd80      	pop	{r7, pc}
 80063a0:	200002c4 	.word	0x200002c4
 80063a4:	0800b724 	.word	0x0800b724
 80063a8:	200002c0 	.word	0x200002c0

080063ac <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 80063ac:	b480      	push	{r7}
 80063ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 80063b0:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 80063b2:	4618      	mov	r0, r3
 80063b4:	46bd      	mov	sp, r7
 80063b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ba:	4770      	bx	lr

080063bc <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 80063bc:	b580      	push	{r7, lr}
 80063be:	b082      	sub	sp, #8
 80063c0:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 80063c2:	2300      	movs	r3, #0
 80063c4:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 80063c6:	f000 f896 	bl	80064f6 <BSP_SD_IsDetected>
 80063ca:	4603      	mov	r3, r0
 80063cc:	2b01      	cmp	r3, #1
 80063ce:	d001      	beq.n	80063d4 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 80063d0:	2301      	movs	r3, #1
 80063d2:	e012      	b.n	80063fa <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 80063d4:	480b      	ldr	r0, [pc, #44]	@ (8006404 <BSP_SD_Init+0x48>)
 80063d6:	f7fd fa8f 	bl	80038f8 <HAL_SD_Init>
 80063da:	4603      	mov	r3, r0
 80063dc:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 80063de:	79fb      	ldrb	r3, [r7, #7]
 80063e0:	2b00      	cmp	r3, #0
 80063e2:	d109      	bne.n	80063f8 <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 80063e4:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80063e8:	4806      	ldr	r0, [pc, #24]	@ (8006404 <BSP_SD_Init+0x48>)
 80063ea:	f7fe f855 	bl	8004498 <HAL_SD_ConfigWideBusOperation>
 80063ee:	4603      	mov	r3, r0
 80063f0:	2b00      	cmp	r3, #0
 80063f2:	d001      	beq.n	80063f8 <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 80063f4:	2301      	movs	r3, #1
 80063f6:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 80063f8:	79fb      	ldrb	r3, [r7, #7]
}
 80063fa:	4618      	mov	r0, r3
 80063fc:	3708      	adds	r7, #8
 80063fe:	46bd      	mov	sp, r7
 8006400:	bd80      	pop	{r7, pc}
 8006402:	bf00      	nop
 8006404:	2000012c 	.word	0x2000012c

08006408 <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 8006408:	b580      	push	{r7, lr}
 800640a:	b086      	sub	sp, #24
 800640c:	af00      	add	r7, sp, #0
 800640e:	60f8      	str	r0, [r7, #12]
 8006410:	60b9      	str	r1, [r7, #8]
 8006412:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 8006414:	2300      	movs	r3, #0
 8006416:	75fb      	strb	r3, [r7, #23]

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	68ba      	ldr	r2, [r7, #8]
 800641c:	68f9      	ldr	r1, [r7, #12]
 800641e:	4806      	ldr	r0, [pc, #24]	@ (8006438 <BSP_SD_ReadBlocks_DMA+0x30>)
 8006420:	f7fd fb12 	bl	8003a48 <HAL_SD_ReadBlocks_DMA>
 8006424:	4603      	mov	r3, r0
 8006426:	2b00      	cmp	r3, #0
 8006428:	d001      	beq.n	800642e <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800642a:	2301      	movs	r3, #1
 800642c:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800642e:	7dfb      	ldrb	r3, [r7, #23]
}
 8006430:	4618      	mov	r0, r3
 8006432:	3718      	adds	r7, #24
 8006434:	46bd      	mov	sp, r7
 8006436:	bd80      	pop	{r7, pc}
 8006438:	2000012c 	.word	0x2000012c

0800643c <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 800643c:	b580      	push	{r7, lr}
 800643e:	b086      	sub	sp, #24
 8006440:	af00      	add	r7, sp, #0
 8006442:	60f8      	str	r0, [r7, #12]
 8006444:	60b9      	str	r1, [r7, #8]
 8006446:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 8006448:	2300      	movs	r3, #0
 800644a:	75fb      	strb	r3, [r7, #23]

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	68ba      	ldr	r2, [r7, #8]
 8006450:	68f9      	ldr	r1, [r7, #12]
 8006452:	4806      	ldr	r0, [pc, #24]	@ (800646c <BSP_SD_WriteBlocks_DMA+0x30>)
 8006454:	f7fd fbda 	bl	8003c0c <HAL_SD_WriteBlocks_DMA>
 8006458:	4603      	mov	r3, r0
 800645a:	2b00      	cmp	r3, #0
 800645c:	d001      	beq.n	8006462 <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800645e:	2301      	movs	r3, #1
 8006460:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 8006462:	7dfb      	ldrb	r3, [r7, #23]
}
 8006464:	4618      	mov	r0, r3
 8006466:	3718      	adds	r7, #24
 8006468:	46bd      	mov	sp, r7
 800646a:	bd80      	pop	{r7, pc}
 800646c:	2000012c 	.word	0x2000012c

08006470 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 8006470:	b580      	push	{r7, lr}
 8006472:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 8006474:	4805      	ldr	r0, [pc, #20]	@ (800648c <BSP_SD_GetCardState+0x1c>)
 8006476:	f7fe f8a9 	bl	80045cc <HAL_SD_GetCardState>
 800647a:	4603      	mov	r3, r0
 800647c:	2b04      	cmp	r3, #4
 800647e:	bf14      	ite	ne
 8006480:	2301      	movne	r3, #1
 8006482:	2300      	moveq	r3, #0
 8006484:	b2db      	uxtb	r3, r3
}
 8006486:	4618      	mov	r0, r3
 8006488:	bd80      	pop	{r7, pc}
 800648a:	bf00      	nop
 800648c:	2000012c 	.word	0x2000012c

08006490 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 8006490:	b580      	push	{r7, lr}
 8006492:	b082      	sub	sp, #8
 8006494:	af00      	add	r7, sp, #0
 8006496:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 8006498:	6879      	ldr	r1, [r7, #4]
 800649a:	4803      	ldr	r0, [pc, #12]	@ (80064a8 <BSP_SD_GetCardInfo+0x18>)
 800649c:	f7fd ffd0 	bl	8004440 <HAL_SD_GetCardInfo>
}
 80064a0:	bf00      	nop
 80064a2:	3708      	adds	r7, #8
 80064a4:	46bd      	mov	sp, r7
 80064a6:	bd80      	pop	{r7, pc}
 80064a8:	2000012c 	.word	0x2000012c

080064ac <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 80064ac:	b580      	push	{r7, lr}
 80064ae:	b082      	sub	sp, #8
 80064b0:	af00      	add	r7, sp, #0
 80064b2:	6078      	str	r0, [r7, #4]
  BSP_SD_AbortCallback();
 80064b4:	f000 f818 	bl	80064e8 <BSP_SD_AbortCallback>
}
 80064b8:	bf00      	nop
 80064ba:	3708      	adds	r7, #8
 80064bc:	46bd      	mov	sp, r7
 80064be:	bd80      	pop	{r7, pc}

080064c0 <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 80064c0:	b580      	push	{r7, lr}
 80064c2:	b082      	sub	sp, #8
 80064c4:	af00      	add	r7, sp, #0
 80064c6:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 80064c8:	f000 f9a8 	bl	800681c <BSP_SD_WriteCpltCallback>
}
 80064cc:	bf00      	nop
 80064ce:	3708      	adds	r7, #8
 80064d0:	46bd      	mov	sp, r7
 80064d2:	bd80      	pop	{r7, pc}

080064d4 <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 80064d4:	b580      	push	{r7, lr}
 80064d6:	b082      	sub	sp, #8
 80064d8:	af00      	add	r7, sp, #0
 80064da:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 80064dc:	f000 f9aa 	bl	8006834 <BSP_SD_ReadCpltCallback>
}
 80064e0:	bf00      	nop
 80064e2:	3708      	adds	r7, #8
 80064e4:	46bd      	mov	sp, r7
 80064e6:	bd80      	pop	{r7, pc}

080064e8 <BSP_SD_AbortCallback>:
  * @brief BSP SD Abort callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_AbortCallback(void)
{
 80064e8:	b480      	push	{r7}
 80064ea:	af00      	add	r7, sp, #0

}
 80064ec:	bf00      	nop
 80064ee:	46bd      	mov	sp, r7
 80064f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064f4:	4770      	bx	lr

080064f6 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 80064f6:	b580      	push	{r7, lr}
 80064f8:	b082      	sub	sp, #8
 80064fa:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 80064fc:	2301      	movs	r3, #1
 80064fe:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 8006500:	f000 f80c 	bl	800651c <BSP_PlatformIsDetected>
 8006504:	4603      	mov	r3, r0
 8006506:	2b00      	cmp	r3, #0
 8006508:	d101      	bne.n	800650e <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 800650a:	2300      	movs	r3, #0
 800650c:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 800650e:	79fb      	ldrb	r3, [r7, #7]
 8006510:	b2db      	uxtb	r3, r3
}
 8006512:	4618      	mov	r0, r3
 8006514:	3708      	adds	r7, #8
 8006516:	46bd      	mov	sp, r7
 8006518:	bd80      	pop	{r7, pc}
	...

0800651c <BSP_PlatformIsDetected>:
  ******************************************************************************
*/
/* USER CODE END Header */
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 800651c:	b580      	push	{r7, lr}
 800651e:	b082      	sub	sp, #8
 8006520:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 8006522:	2301      	movs	r3, #1
 8006524:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 8006526:	2108      	movs	r1, #8
 8006528:	4806      	ldr	r0, [pc, #24]	@ (8006544 <BSP_PlatformIsDetected+0x28>)
 800652a:	f7fb fe81 	bl	8002230 <HAL_GPIO_ReadPin>
 800652e:	4603      	mov	r3, r0
 8006530:	2b00      	cmp	r3, #0
 8006532:	d001      	beq.n	8006538 <BSP_PlatformIsDetected+0x1c>
    {
        status = SD_NOT_PRESENT;
 8006534:	2300      	movs	r3, #0
 8006536:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 8006538:	79fb      	ldrb	r3, [r7, #7]
}
 800653a:	4618      	mov	r0, r3
 800653c:	3708      	adds	r7, #8
 800653e:	46bd      	mov	sp, r7
 8006540:	bd80      	pop	{r7, pc}
 8006542:	bf00      	nop
 8006544:	40020c00 	.word	0x40020c00

08006548 <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 8006548:	b580      	push	{r7, lr}
 800654a:	b084      	sub	sp, #16
 800654c:	af00      	add	r7, sp, #0
 800654e:	6078      	str	r0, [r7, #4]
  uint32_t timer = HAL_GetTick();
 8006550:	f7fa fff2 	bl	8001538 <HAL_GetTick>
 8006554:	60f8      	str	r0, [r7, #12]
  /* block until SDIO IP is ready again or a timeout occur */
  while(HAL_GetTick() - timer < timeout)
 8006556:	e006      	b.n	8006566 <SD_CheckStatusWithTimeout+0x1e>
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8006558:	f7ff ff8a 	bl	8006470 <BSP_SD_GetCardState>
 800655c:	4603      	mov	r3, r0
 800655e:	2b00      	cmp	r3, #0
 8006560:	d101      	bne.n	8006566 <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 8006562:	2300      	movs	r3, #0
 8006564:	e009      	b.n	800657a <SD_CheckStatusWithTimeout+0x32>
  while(HAL_GetTick() - timer < timeout)
 8006566:	f7fa ffe7 	bl	8001538 <HAL_GetTick>
 800656a:	4602      	mov	r2, r0
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	1ad3      	subs	r3, r2, r3
 8006570:	687a      	ldr	r2, [r7, #4]
 8006572:	429a      	cmp	r2, r3
 8006574:	d8f0      	bhi.n	8006558 <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 8006576:	f04f 33ff 	mov.w	r3, #4294967295
}
 800657a:	4618      	mov	r0, r3
 800657c:	3710      	adds	r7, #16
 800657e:	46bd      	mov	sp, r7
 8006580:	bd80      	pop	{r7, pc}
	...

08006584 <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 8006584:	b580      	push	{r7, lr}
 8006586:	b082      	sub	sp, #8
 8006588:	af00      	add	r7, sp, #0
 800658a:	4603      	mov	r3, r0
 800658c:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800658e:	4b0b      	ldr	r3, [pc, #44]	@ (80065bc <SD_CheckStatus+0x38>)
 8006590:	2201      	movs	r2, #1
 8006592:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 8006594:	f7ff ff6c 	bl	8006470 <BSP_SD_GetCardState>
 8006598:	4603      	mov	r3, r0
 800659a:	2b00      	cmp	r3, #0
 800659c:	d107      	bne.n	80065ae <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 800659e:	4b07      	ldr	r3, [pc, #28]	@ (80065bc <SD_CheckStatus+0x38>)
 80065a0:	781b      	ldrb	r3, [r3, #0]
 80065a2:	b2db      	uxtb	r3, r3
 80065a4:	f023 0301 	bic.w	r3, r3, #1
 80065a8:	b2da      	uxtb	r2, r3
 80065aa:	4b04      	ldr	r3, [pc, #16]	@ (80065bc <SD_CheckStatus+0x38>)
 80065ac:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 80065ae:	4b03      	ldr	r3, [pc, #12]	@ (80065bc <SD_CheckStatus+0x38>)
 80065b0:	781b      	ldrb	r3, [r3, #0]
 80065b2:	b2db      	uxtb	r3, r3
}
 80065b4:	4618      	mov	r0, r3
 80065b6:	3708      	adds	r7, #8
 80065b8:	46bd      	mov	sp, r7
 80065ba:	bd80      	pop	{r7, pc}
 80065bc:	20000009 	.word	0x20000009

080065c0 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 80065c0:	b580      	push	{r7, lr}
 80065c2:	b082      	sub	sp, #8
 80065c4:	af00      	add	r7, sp, #0
 80065c6:	4603      	mov	r3, r0
 80065c8:	71fb      	strb	r3, [r7, #7]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 80065ca:	f7ff fef7 	bl	80063bc <BSP_SD_Init>
 80065ce:	4603      	mov	r3, r0
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	d107      	bne.n	80065e4 <SD_initialize+0x24>
  {
    Stat = SD_CheckStatus(lun);
 80065d4:	79fb      	ldrb	r3, [r7, #7]
 80065d6:	4618      	mov	r0, r3
 80065d8:	f7ff ffd4 	bl	8006584 <SD_CheckStatus>
 80065dc:	4603      	mov	r3, r0
 80065de:	461a      	mov	r2, r3
 80065e0:	4b04      	ldr	r3, [pc, #16]	@ (80065f4 <SD_initialize+0x34>)
 80065e2:	701a      	strb	r2, [r3, #0]

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 80065e4:	4b03      	ldr	r3, [pc, #12]	@ (80065f4 <SD_initialize+0x34>)
 80065e6:	781b      	ldrb	r3, [r3, #0]
 80065e8:	b2db      	uxtb	r3, r3
}
 80065ea:	4618      	mov	r0, r3
 80065ec:	3708      	adds	r7, #8
 80065ee:	46bd      	mov	sp, r7
 80065f0:	bd80      	pop	{r7, pc}
 80065f2:	bf00      	nop
 80065f4:	20000009 	.word	0x20000009

080065f8 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 80065f8:	b580      	push	{r7, lr}
 80065fa:	b082      	sub	sp, #8
 80065fc:	af00      	add	r7, sp, #0
 80065fe:	4603      	mov	r3, r0
 8006600:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 8006602:	79fb      	ldrb	r3, [r7, #7]
 8006604:	4618      	mov	r0, r3
 8006606:	f7ff ffbd 	bl	8006584 <SD_CheckStatus>
 800660a:	4603      	mov	r3, r0
}
 800660c:	4618      	mov	r0, r3
 800660e:	3708      	adds	r7, #8
 8006610:	46bd      	mov	sp, r7
 8006612:	bd80      	pop	{r7, pc}

08006614 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 8006614:	b580      	push	{r7, lr}
 8006616:	b086      	sub	sp, #24
 8006618:	af00      	add	r7, sp, #0
 800661a:	60b9      	str	r1, [r7, #8]
 800661c:	607a      	str	r2, [r7, #4]
 800661e:	603b      	str	r3, [r7, #0]
 8006620:	4603      	mov	r3, r0
 8006622:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8006624:	2301      	movs	r3, #1
 8006626:	75fb      	strb	r3, [r7, #23]

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 8006628:	f247 5030 	movw	r0, #30000	@ 0x7530
 800662c:	f7ff ff8c 	bl	8006548 <SD_CheckStatusWithTimeout>
 8006630:	4603      	mov	r3, r0
 8006632:	2b00      	cmp	r3, #0
 8006634:	da01      	bge.n	800663a <SD_read+0x26>
  {
    return res;
 8006636:	7dfb      	ldrb	r3, [r7, #23]
 8006638:	e03b      	b.n	80066b2 <SD_read+0x9e>

#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    if(BSP_SD_ReadBlocks_DMA((uint32_t*)buff,
 800663a:	683a      	ldr	r2, [r7, #0]
 800663c:	6879      	ldr	r1, [r7, #4]
 800663e:	68b8      	ldr	r0, [r7, #8]
 8006640:	f7ff fee2 	bl	8006408 <BSP_SD_ReadBlocks_DMA>
 8006644:	4603      	mov	r3, r0
 8006646:	2b00      	cmp	r3, #0
 8006648:	d132      	bne.n	80066b0 <SD_read+0x9c>
                             (uint32_t) (sector),
                             count) == MSD_OK)
    {
      ReadStatus = 0;
 800664a:	4b1c      	ldr	r3, [pc, #112]	@ (80066bc <SD_read+0xa8>)
 800664c:	2200      	movs	r2, #0
 800664e:	601a      	str	r2, [r3, #0]
      /* Wait that the reading process is completed or a timeout occurs */
      timeout = HAL_GetTick();
 8006650:	f7fa ff72 	bl	8001538 <HAL_GetTick>
 8006654:	6138      	str	r0, [r7, #16]
      while((ReadStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 8006656:	bf00      	nop
 8006658:	4b18      	ldr	r3, [pc, #96]	@ (80066bc <SD_read+0xa8>)
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	2b00      	cmp	r3, #0
 800665e:	d108      	bne.n	8006672 <SD_read+0x5e>
 8006660:	f7fa ff6a 	bl	8001538 <HAL_GetTick>
 8006664:	4602      	mov	r2, r0
 8006666:	693b      	ldr	r3, [r7, #16]
 8006668:	1ad3      	subs	r3, r2, r3
 800666a:	f247 522f 	movw	r2, #29999	@ 0x752f
 800666e:	4293      	cmp	r3, r2
 8006670:	d9f2      	bls.n	8006658 <SD_read+0x44>
      {
      }
      /* in case of a timeout return error */
      if (ReadStatus == 0)
 8006672:	4b12      	ldr	r3, [pc, #72]	@ (80066bc <SD_read+0xa8>)
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	2b00      	cmp	r3, #0
 8006678:	d102      	bne.n	8006680 <SD_read+0x6c>
      {
        res = RES_ERROR;
 800667a:	2301      	movs	r3, #1
 800667c:	75fb      	strb	r3, [r7, #23]
 800667e:	e017      	b.n	80066b0 <SD_read+0x9c>
      }
      else
      {
        ReadStatus = 0;
 8006680:	4b0e      	ldr	r3, [pc, #56]	@ (80066bc <SD_read+0xa8>)
 8006682:	2200      	movs	r2, #0
 8006684:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 8006686:	f7fa ff57 	bl	8001538 <HAL_GetTick>
 800668a:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800668c:	e007      	b.n	800669e <SD_read+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800668e:	f7ff feef 	bl	8006470 <BSP_SD_GetCardState>
 8006692:	4603      	mov	r3, r0
 8006694:	2b00      	cmp	r3, #0
 8006696:	d102      	bne.n	800669e <SD_read+0x8a>
          {
            res = RES_OK;
 8006698:	2300      	movs	r3, #0
 800669a:	75fb      	strb	r3, [r7, #23]
            adjust the address and the D-Cache size to invalidate accordingly.
            */
            alignedAddr = (uint32_t)buff & ~0x1F;
            SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
            break;
 800669c:	e008      	b.n	80066b0 <SD_read+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800669e:	f7fa ff4b 	bl	8001538 <HAL_GetTick>
 80066a2:	4602      	mov	r2, r0
 80066a4:	693b      	ldr	r3, [r7, #16]
 80066a6:	1ad3      	subs	r3, r2, r3
 80066a8:	f247 522f 	movw	r2, #29999	@ 0x752f
 80066ac:	4293      	cmp	r3, r2
 80066ae:	d9ee      	bls.n	800668e <SD_read+0x7a>
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif

  return res;
 80066b0:	7dfb      	ldrb	r3, [r7, #23]
}
 80066b2:	4618      	mov	r0, r3
 80066b4:	3718      	adds	r7, #24
 80066b6:	46bd      	mov	sp, r7
 80066b8:	bd80      	pop	{r7, pc}
 80066ba:	bf00      	nop
 80066bc:	20000500 	.word	0x20000500

080066c0 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 80066c0:	b580      	push	{r7, lr}
 80066c2:	b086      	sub	sp, #24
 80066c4:	af00      	add	r7, sp, #0
 80066c6:	60b9      	str	r1, [r7, #8]
 80066c8:	607a      	str	r2, [r7, #4]
 80066ca:	603b      	str	r3, [r7, #0]
 80066cc:	4603      	mov	r3, r0
 80066ce:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 80066d0:	2301      	movs	r3, #1
 80066d2:	75fb      	strb	r3, [r7, #23]
#if defined(ENABLE_SCRATCH_BUFFER)
  uint8_t ret;
  int i;
#endif

   WriteStatus = 0;
 80066d4:	4b24      	ldr	r3, [pc, #144]	@ (8006768 <SD_write+0xa8>)
 80066d6:	2200      	movs	r2, #0
 80066d8:	601a      	str	r2, [r3, #0]
#if (ENABLE_SD_DMA_CACHE_MAINTENANCE == 1)
  uint32_t alignedAddr;
#endif

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 80066da:	f247 5030 	movw	r0, #30000	@ 0x7530
 80066de:	f7ff ff33 	bl	8006548 <SD_CheckStatusWithTimeout>
 80066e2:	4603      	mov	r3, r0
 80066e4:	2b00      	cmp	r3, #0
 80066e6:	da01      	bge.n	80066ec <SD_write+0x2c>
  {
    return res;
 80066e8:	7dfb      	ldrb	r3, [r7, #23]
 80066ea:	e038      	b.n	800675e <SD_write+0x9e>
    */
    alignedAddr = (uint32_t)buff &  ~0x1F;
    SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

    if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 80066ec:	683a      	ldr	r2, [r7, #0]
 80066ee:	6879      	ldr	r1, [r7, #4]
 80066f0:	68b8      	ldr	r0, [r7, #8]
 80066f2:	f7ff fea3 	bl	800643c <BSP_SD_WriteBlocks_DMA>
 80066f6:	4603      	mov	r3, r0
 80066f8:	2b00      	cmp	r3, #0
 80066fa:	d12f      	bne.n	800675c <SD_write+0x9c>
                              (uint32_t)(sector),
                              count) == MSD_OK)
    {
      /* Wait that writing process is completed or a timeout occurs */

      timeout = HAL_GetTick();
 80066fc:	f7fa ff1c 	bl	8001538 <HAL_GetTick>
 8006700:	6138      	str	r0, [r7, #16]
      while((WriteStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 8006702:	bf00      	nop
 8006704:	4b18      	ldr	r3, [pc, #96]	@ (8006768 <SD_write+0xa8>)
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	2b00      	cmp	r3, #0
 800670a:	d108      	bne.n	800671e <SD_write+0x5e>
 800670c:	f7fa ff14 	bl	8001538 <HAL_GetTick>
 8006710:	4602      	mov	r2, r0
 8006712:	693b      	ldr	r3, [r7, #16]
 8006714:	1ad3      	subs	r3, r2, r3
 8006716:	f247 522f 	movw	r2, #29999	@ 0x752f
 800671a:	4293      	cmp	r3, r2
 800671c:	d9f2      	bls.n	8006704 <SD_write+0x44>
      {
      }
      /* in case of a timeout return error */
      if (WriteStatus == 0)
 800671e:	4b12      	ldr	r3, [pc, #72]	@ (8006768 <SD_write+0xa8>)
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	2b00      	cmp	r3, #0
 8006724:	d102      	bne.n	800672c <SD_write+0x6c>
      {
        res = RES_ERROR;
 8006726:	2301      	movs	r3, #1
 8006728:	75fb      	strb	r3, [r7, #23]
 800672a:	e017      	b.n	800675c <SD_write+0x9c>
      }
      else
      {
        WriteStatus = 0;
 800672c:	4b0e      	ldr	r3, [pc, #56]	@ (8006768 <SD_write+0xa8>)
 800672e:	2200      	movs	r2, #0
 8006730:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 8006732:	f7fa ff01 	bl	8001538 <HAL_GetTick>
 8006736:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 8006738:	e007      	b.n	800674a <SD_write+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800673a:	f7ff fe99 	bl	8006470 <BSP_SD_GetCardState>
 800673e:	4603      	mov	r3, r0
 8006740:	2b00      	cmp	r3, #0
 8006742:	d102      	bne.n	800674a <SD_write+0x8a>
          {
            res = RES_OK;
 8006744:	2300      	movs	r3, #0
 8006746:	75fb      	strb	r3, [r7, #23]
            break;
 8006748:	e008      	b.n	800675c <SD_write+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800674a:	f7fa fef5 	bl	8001538 <HAL_GetTick>
 800674e:	4602      	mov	r2, r0
 8006750:	693b      	ldr	r3, [r7, #16]
 8006752:	1ad3      	subs	r3, r2, r3
 8006754:	f247 522f 	movw	r2, #29999	@ 0x752f
 8006758:	4293      	cmp	r3, r2
 800675a:	d9ee      	bls.n	800673a <SD_write+0x7a>
      }
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif
  return res;
 800675c:	7dfb      	ldrb	r3, [r7, #23]
}
 800675e:	4618      	mov	r0, r3
 8006760:	3718      	adds	r7, #24
 8006762:	46bd      	mov	sp, r7
 8006764:	bd80      	pop	{r7, pc}
 8006766:	bf00      	nop
 8006768:	200004fc 	.word	0x200004fc

0800676c <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800676c:	b580      	push	{r7, lr}
 800676e:	b08c      	sub	sp, #48	@ 0x30
 8006770:	af00      	add	r7, sp, #0
 8006772:	4603      	mov	r3, r0
 8006774:	603a      	str	r2, [r7, #0]
 8006776:	71fb      	strb	r3, [r7, #7]
 8006778:	460b      	mov	r3, r1
 800677a:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800677c:	2301      	movs	r3, #1
 800677e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8006782:	4b25      	ldr	r3, [pc, #148]	@ (8006818 <SD_ioctl+0xac>)
 8006784:	781b      	ldrb	r3, [r3, #0]
 8006786:	b2db      	uxtb	r3, r3
 8006788:	f003 0301 	and.w	r3, r3, #1
 800678c:	2b00      	cmp	r3, #0
 800678e:	d001      	beq.n	8006794 <SD_ioctl+0x28>
 8006790:	2303      	movs	r3, #3
 8006792:	e03c      	b.n	800680e <SD_ioctl+0xa2>

  switch (cmd)
 8006794:	79bb      	ldrb	r3, [r7, #6]
 8006796:	2b03      	cmp	r3, #3
 8006798:	d834      	bhi.n	8006804 <SD_ioctl+0x98>
 800679a:	a201      	add	r2, pc, #4	@ (adr r2, 80067a0 <SD_ioctl+0x34>)
 800679c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80067a0:	080067b1 	.word	0x080067b1
 80067a4:	080067b9 	.word	0x080067b9
 80067a8:	080067d1 	.word	0x080067d1
 80067ac:	080067eb 	.word	0x080067eb
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 80067b0:	2300      	movs	r3, #0
 80067b2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 80067b6:	e028      	b.n	800680a <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 80067b8:	f107 030c 	add.w	r3, r7, #12
 80067bc:	4618      	mov	r0, r3
 80067be:	f7ff fe67 	bl	8006490 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 80067c2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80067c4:	683b      	ldr	r3, [r7, #0]
 80067c6:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 80067c8:	2300      	movs	r3, #0
 80067ca:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 80067ce:	e01c      	b.n	800680a <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 80067d0:	f107 030c 	add.w	r3, r7, #12
 80067d4:	4618      	mov	r0, r3
 80067d6:	f7ff fe5b 	bl	8006490 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 80067da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80067dc:	b29a      	uxth	r2, r3
 80067de:	683b      	ldr	r3, [r7, #0]
 80067e0:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 80067e2:	2300      	movs	r3, #0
 80067e4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 80067e8:	e00f      	b.n	800680a <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 80067ea:	f107 030c 	add.w	r3, r7, #12
 80067ee:	4618      	mov	r0, r3
 80067f0:	f7ff fe4e 	bl	8006490 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 80067f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80067f6:	0a5a      	lsrs	r2, r3, #9
 80067f8:	683b      	ldr	r3, [r7, #0]
 80067fa:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 80067fc:	2300      	movs	r3, #0
 80067fe:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 8006802:	e002      	b.n	800680a <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 8006804:	2304      	movs	r3, #4
 8006806:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  return res;
 800680a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800680e:	4618      	mov	r0, r3
 8006810:	3730      	adds	r7, #48	@ 0x30
 8006812:	46bd      	mov	sp, r7
 8006814:	bd80      	pop	{r7, pc}
 8006816:	bf00      	nop
 8006818:	20000009 	.word	0x20000009

0800681c <BSP_SD_WriteCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_WriteCpltCallback(void)
{
 800681c:	b480      	push	{r7}
 800681e:	af00      	add	r7, sp, #0

  WriteStatus = 1;
 8006820:	4b03      	ldr	r3, [pc, #12]	@ (8006830 <BSP_SD_WriteCpltCallback+0x14>)
 8006822:	2201      	movs	r2, #1
 8006824:	601a      	str	r2, [r3, #0]
}
 8006826:	bf00      	nop
 8006828:	46bd      	mov	sp, r7
 800682a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800682e:	4770      	bx	lr
 8006830:	200004fc 	.word	0x200004fc

08006834 <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 8006834:	b480      	push	{r7}
 8006836:	af00      	add	r7, sp, #0
  ReadStatus = 1;
 8006838:	4b03      	ldr	r3, [pc, #12]	@ (8006848 <BSP_SD_ReadCpltCallback+0x14>)
 800683a:	2201      	movs	r2, #1
 800683c:	601a      	str	r2, [r3, #0]
}
 800683e:	bf00      	nop
 8006840:	46bd      	mov	sp, r7
 8006842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006846:	4770      	bx	lr
 8006848:	20000500 	.word	0x20000500

0800684c <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800684c:	b580      	push	{r7, lr}
 800684e:	b084      	sub	sp, #16
 8006850:	af00      	add	r7, sp, #0
 8006852:	4603      	mov	r3, r0
 8006854:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8006856:	79fb      	ldrb	r3, [r7, #7]
 8006858:	4a08      	ldr	r2, [pc, #32]	@ (800687c <disk_status+0x30>)
 800685a:	009b      	lsls	r3, r3, #2
 800685c:	4413      	add	r3, r2
 800685e:	685b      	ldr	r3, [r3, #4]
 8006860:	685b      	ldr	r3, [r3, #4]
 8006862:	79fa      	ldrb	r2, [r7, #7]
 8006864:	4905      	ldr	r1, [pc, #20]	@ (800687c <disk_status+0x30>)
 8006866:	440a      	add	r2, r1
 8006868:	7a12      	ldrb	r2, [r2, #8]
 800686a:	4610      	mov	r0, r2
 800686c:	4798      	blx	r3
 800686e:	4603      	mov	r3, r0
 8006870:	73fb      	strb	r3, [r7, #15]
  return stat;
 8006872:	7bfb      	ldrb	r3, [r7, #15]
}
 8006874:	4618      	mov	r0, r3
 8006876:	3710      	adds	r7, #16
 8006878:	46bd      	mov	sp, r7
 800687a:	bd80      	pop	{r7, pc}
 800687c:	2000052c 	.word	0x2000052c

08006880 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8006880:	b580      	push	{r7, lr}
 8006882:	b084      	sub	sp, #16
 8006884:	af00      	add	r7, sp, #0
 8006886:	4603      	mov	r3, r0
 8006888:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800688a:	2300      	movs	r3, #0
 800688c:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800688e:	79fb      	ldrb	r3, [r7, #7]
 8006890:	4a0e      	ldr	r2, [pc, #56]	@ (80068cc <disk_initialize+0x4c>)
 8006892:	5cd3      	ldrb	r3, [r2, r3]
 8006894:	2b00      	cmp	r3, #0
 8006896:	d114      	bne.n	80068c2 <disk_initialize+0x42>
  {
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8006898:	79fb      	ldrb	r3, [r7, #7]
 800689a:	4a0c      	ldr	r2, [pc, #48]	@ (80068cc <disk_initialize+0x4c>)
 800689c:	009b      	lsls	r3, r3, #2
 800689e:	4413      	add	r3, r2
 80068a0:	685b      	ldr	r3, [r3, #4]
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	79fa      	ldrb	r2, [r7, #7]
 80068a6:	4909      	ldr	r1, [pc, #36]	@ (80068cc <disk_initialize+0x4c>)
 80068a8:	440a      	add	r2, r1
 80068aa:	7a12      	ldrb	r2, [r2, #8]
 80068ac:	4610      	mov	r0, r2
 80068ae:	4798      	blx	r3
 80068b0:	4603      	mov	r3, r0
 80068b2:	73fb      	strb	r3, [r7, #15]
    if(stat == RES_OK)
 80068b4:	7bfb      	ldrb	r3, [r7, #15]
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	d103      	bne.n	80068c2 <disk_initialize+0x42>
    {
      disk.is_initialized[pdrv] = 1;
 80068ba:	79fb      	ldrb	r3, [r7, #7]
 80068bc:	4a03      	ldr	r2, [pc, #12]	@ (80068cc <disk_initialize+0x4c>)
 80068be:	2101      	movs	r1, #1
 80068c0:	54d1      	strb	r1, [r2, r3]
    }
  }
  return stat;
 80068c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80068c4:	4618      	mov	r0, r3
 80068c6:	3710      	adds	r7, #16
 80068c8:	46bd      	mov	sp, r7
 80068ca:	bd80      	pop	{r7, pc}
 80068cc:	2000052c 	.word	0x2000052c

080068d0 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 80068d0:	b590      	push	{r4, r7, lr}
 80068d2:	b087      	sub	sp, #28
 80068d4:	af00      	add	r7, sp, #0
 80068d6:	60b9      	str	r1, [r7, #8]
 80068d8:	607a      	str	r2, [r7, #4]
 80068da:	603b      	str	r3, [r7, #0]
 80068dc:	4603      	mov	r3, r0
 80068de:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 80068e0:	7bfb      	ldrb	r3, [r7, #15]
 80068e2:	4a0a      	ldr	r2, [pc, #40]	@ (800690c <disk_read+0x3c>)
 80068e4:	009b      	lsls	r3, r3, #2
 80068e6:	4413      	add	r3, r2
 80068e8:	685b      	ldr	r3, [r3, #4]
 80068ea:	689c      	ldr	r4, [r3, #8]
 80068ec:	7bfb      	ldrb	r3, [r7, #15]
 80068ee:	4a07      	ldr	r2, [pc, #28]	@ (800690c <disk_read+0x3c>)
 80068f0:	4413      	add	r3, r2
 80068f2:	7a18      	ldrb	r0, [r3, #8]
 80068f4:	683b      	ldr	r3, [r7, #0]
 80068f6:	687a      	ldr	r2, [r7, #4]
 80068f8:	68b9      	ldr	r1, [r7, #8]
 80068fa:	47a0      	blx	r4
 80068fc:	4603      	mov	r3, r0
 80068fe:	75fb      	strb	r3, [r7, #23]
  return res;
 8006900:	7dfb      	ldrb	r3, [r7, #23]
}
 8006902:	4618      	mov	r0, r3
 8006904:	371c      	adds	r7, #28
 8006906:	46bd      	mov	sp, r7
 8006908:	bd90      	pop	{r4, r7, pc}
 800690a:	bf00      	nop
 800690c:	2000052c 	.word	0x2000052c

08006910 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8006910:	b590      	push	{r4, r7, lr}
 8006912:	b087      	sub	sp, #28
 8006914:	af00      	add	r7, sp, #0
 8006916:	60b9      	str	r1, [r7, #8]
 8006918:	607a      	str	r2, [r7, #4]
 800691a:	603b      	str	r3, [r7, #0]
 800691c:	4603      	mov	r3, r0
 800691e:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8006920:	7bfb      	ldrb	r3, [r7, #15]
 8006922:	4a0a      	ldr	r2, [pc, #40]	@ (800694c <disk_write+0x3c>)
 8006924:	009b      	lsls	r3, r3, #2
 8006926:	4413      	add	r3, r2
 8006928:	685b      	ldr	r3, [r3, #4]
 800692a:	68dc      	ldr	r4, [r3, #12]
 800692c:	7bfb      	ldrb	r3, [r7, #15]
 800692e:	4a07      	ldr	r2, [pc, #28]	@ (800694c <disk_write+0x3c>)
 8006930:	4413      	add	r3, r2
 8006932:	7a18      	ldrb	r0, [r3, #8]
 8006934:	683b      	ldr	r3, [r7, #0]
 8006936:	687a      	ldr	r2, [r7, #4]
 8006938:	68b9      	ldr	r1, [r7, #8]
 800693a:	47a0      	blx	r4
 800693c:	4603      	mov	r3, r0
 800693e:	75fb      	strb	r3, [r7, #23]
  return res;
 8006940:	7dfb      	ldrb	r3, [r7, #23]
}
 8006942:	4618      	mov	r0, r3
 8006944:	371c      	adds	r7, #28
 8006946:	46bd      	mov	sp, r7
 8006948:	bd90      	pop	{r4, r7, pc}
 800694a:	bf00      	nop
 800694c:	2000052c 	.word	0x2000052c

08006950 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8006950:	b580      	push	{r7, lr}
 8006952:	b084      	sub	sp, #16
 8006954:	af00      	add	r7, sp, #0
 8006956:	4603      	mov	r3, r0
 8006958:	603a      	str	r2, [r7, #0]
 800695a:	71fb      	strb	r3, [r7, #7]
 800695c:	460b      	mov	r3, r1
 800695e:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8006960:	79fb      	ldrb	r3, [r7, #7]
 8006962:	4a09      	ldr	r2, [pc, #36]	@ (8006988 <disk_ioctl+0x38>)
 8006964:	009b      	lsls	r3, r3, #2
 8006966:	4413      	add	r3, r2
 8006968:	685b      	ldr	r3, [r3, #4]
 800696a:	691b      	ldr	r3, [r3, #16]
 800696c:	79fa      	ldrb	r2, [r7, #7]
 800696e:	4906      	ldr	r1, [pc, #24]	@ (8006988 <disk_ioctl+0x38>)
 8006970:	440a      	add	r2, r1
 8006972:	7a10      	ldrb	r0, [r2, #8]
 8006974:	79b9      	ldrb	r1, [r7, #6]
 8006976:	683a      	ldr	r2, [r7, #0]
 8006978:	4798      	blx	r3
 800697a:	4603      	mov	r3, r0
 800697c:	73fb      	strb	r3, [r7, #15]
  return res;
 800697e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006980:	4618      	mov	r0, r3
 8006982:	3710      	adds	r7, #16
 8006984:	46bd      	mov	sp, r7
 8006986:	bd80      	pop	{r7, pc}
 8006988:	2000052c 	.word	0x2000052c

0800698c <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800698c:	b480      	push	{r7}
 800698e:	b085      	sub	sp, #20
 8006990:	af00      	add	r7, sp, #0
 8006992:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	3301      	adds	r3, #1
 8006998:	781b      	ldrb	r3, [r3, #0]
 800699a:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800699c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80069a0:	021b      	lsls	r3, r3, #8
 80069a2:	b21a      	sxth	r2, r3
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	781b      	ldrb	r3, [r3, #0]
 80069a8:	b21b      	sxth	r3, r3
 80069aa:	4313      	orrs	r3, r2
 80069ac:	b21b      	sxth	r3, r3
 80069ae:	81fb      	strh	r3, [r7, #14]
	return rv;
 80069b0:	89fb      	ldrh	r3, [r7, #14]
}
 80069b2:	4618      	mov	r0, r3
 80069b4:	3714      	adds	r7, #20
 80069b6:	46bd      	mov	sp, r7
 80069b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069bc:	4770      	bx	lr

080069be <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 80069be:	b480      	push	{r7}
 80069c0:	b085      	sub	sp, #20
 80069c2:	af00      	add	r7, sp, #0
 80069c4:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	3303      	adds	r3, #3
 80069ca:	781b      	ldrb	r3, [r3, #0]
 80069cc:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	021b      	lsls	r3, r3, #8
 80069d2:	687a      	ldr	r2, [r7, #4]
 80069d4:	3202      	adds	r2, #2
 80069d6:	7812      	ldrb	r2, [r2, #0]
 80069d8:	4313      	orrs	r3, r2
 80069da:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	021b      	lsls	r3, r3, #8
 80069e0:	687a      	ldr	r2, [r7, #4]
 80069e2:	3201      	adds	r2, #1
 80069e4:	7812      	ldrb	r2, [r2, #0]
 80069e6:	4313      	orrs	r3, r2
 80069e8:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	021b      	lsls	r3, r3, #8
 80069ee:	687a      	ldr	r2, [r7, #4]
 80069f0:	7812      	ldrb	r2, [r2, #0]
 80069f2:	4313      	orrs	r3, r2
 80069f4:	60fb      	str	r3, [r7, #12]
	return rv;
 80069f6:	68fb      	ldr	r3, [r7, #12]
}
 80069f8:	4618      	mov	r0, r3
 80069fa:	3714      	adds	r7, #20
 80069fc:	46bd      	mov	sp, r7
 80069fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a02:	4770      	bx	lr

08006a04 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 8006a04:	b480      	push	{r7}
 8006a06:	b083      	sub	sp, #12
 8006a08:	af00      	add	r7, sp, #0
 8006a0a:	6078      	str	r0, [r7, #4]
 8006a0c:	460b      	mov	r3, r1
 8006a0e:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	1c5a      	adds	r2, r3, #1
 8006a14:	607a      	str	r2, [r7, #4]
 8006a16:	887a      	ldrh	r2, [r7, #2]
 8006a18:	b2d2      	uxtb	r2, r2
 8006a1a:	701a      	strb	r2, [r3, #0]
 8006a1c:	887b      	ldrh	r3, [r7, #2]
 8006a1e:	0a1b      	lsrs	r3, r3, #8
 8006a20:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	1c5a      	adds	r2, r3, #1
 8006a26:	607a      	str	r2, [r7, #4]
 8006a28:	887a      	ldrh	r2, [r7, #2]
 8006a2a:	b2d2      	uxtb	r2, r2
 8006a2c:	701a      	strb	r2, [r3, #0]
}
 8006a2e:	bf00      	nop
 8006a30:	370c      	adds	r7, #12
 8006a32:	46bd      	mov	sp, r7
 8006a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a38:	4770      	bx	lr

08006a3a <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 8006a3a:	b480      	push	{r7}
 8006a3c:	b083      	sub	sp, #12
 8006a3e:	af00      	add	r7, sp, #0
 8006a40:	6078      	str	r0, [r7, #4]
 8006a42:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	1c5a      	adds	r2, r3, #1
 8006a48:	607a      	str	r2, [r7, #4]
 8006a4a:	683a      	ldr	r2, [r7, #0]
 8006a4c:	b2d2      	uxtb	r2, r2
 8006a4e:	701a      	strb	r2, [r3, #0]
 8006a50:	683b      	ldr	r3, [r7, #0]
 8006a52:	0a1b      	lsrs	r3, r3, #8
 8006a54:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	1c5a      	adds	r2, r3, #1
 8006a5a:	607a      	str	r2, [r7, #4]
 8006a5c:	683a      	ldr	r2, [r7, #0]
 8006a5e:	b2d2      	uxtb	r2, r2
 8006a60:	701a      	strb	r2, [r3, #0]
 8006a62:	683b      	ldr	r3, [r7, #0]
 8006a64:	0a1b      	lsrs	r3, r3, #8
 8006a66:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	1c5a      	adds	r2, r3, #1
 8006a6c:	607a      	str	r2, [r7, #4]
 8006a6e:	683a      	ldr	r2, [r7, #0]
 8006a70:	b2d2      	uxtb	r2, r2
 8006a72:	701a      	strb	r2, [r3, #0]
 8006a74:	683b      	ldr	r3, [r7, #0]
 8006a76:	0a1b      	lsrs	r3, r3, #8
 8006a78:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	1c5a      	adds	r2, r3, #1
 8006a7e:	607a      	str	r2, [r7, #4]
 8006a80:	683a      	ldr	r2, [r7, #0]
 8006a82:	b2d2      	uxtb	r2, r2
 8006a84:	701a      	strb	r2, [r3, #0]
}
 8006a86:	bf00      	nop
 8006a88:	370c      	adds	r7, #12
 8006a8a:	46bd      	mov	sp, r7
 8006a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a90:	4770      	bx	lr

08006a92 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8006a92:	b480      	push	{r7}
 8006a94:	b087      	sub	sp, #28
 8006a96:	af00      	add	r7, sp, #0
 8006a98:	60f8      	str	r0, [r7, #12]
 8006a9a:	60b9      	str	r1, [r7, #8]
 8006a9c:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8006aa2:	68bb      	ldr	r3, [r7, #8]
 8006aa4:	613b      	str	r3, [r7, #16]

	if (cnt) {
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	2b00      	cmp	r3, #0
 8006aaa:	d00d      	beq.n	8006ac8 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 8006aac:	693a      	ldr	r2, [r7, #16]
 8006aae:	1c53      	adds	r3, r2, #1
 8006ab0:	613b      	str	r3, [r7, #16]
 8006ab2:	697b      	ldr	r3, [r7, #20]
 8006ab4:	1c59      	adds	r1, r3, #1
 8006ab6:	6179      	str	r1, [r7, #20]
 8006ab8:	7812      	ldrb	r2, [r2, #0]
 8006aba:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	3b01      	subs	r3, #1
 8006ac0:	607b      	str	r3, [r7, #4]
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	2b00      	cmp	r3, #0
 8006ac6:	d1f1      	bne.n	8006aac <mem_cpy+0x1a>
	}
}
 8006ac8:	bf00      	nop
 8006aca:	371c      	adds	r7, #28
 8006acc:	46bd      	mov	sp, r7
 8006ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ad2:	4770      	bx	lr

08006ad4 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 8006ad4:	b480      	push	{r7}
 8006ad6:	b087      	sub	sp, #28
 8006ad8:	af00      	add	r7, sp, #0
 8006ada:	60f8      	str	r0, [r7, #12]
 8006adc:	60b9      	str	r1, [r7, #8]
 8006ade:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 8006ae4:	697b      	ldr	r3, [r7, #20]
 8006ae6:	1c5a      	adds	r2, r3, #1
 8006ae8:	617a      	str	r2, [r7, #20]
 8006aea:	68ba      	ldr	r2, [r7, #8]
 8006aec:	b2d2      	uxtb	r2, r2
 8006aee:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	3b01      	subs	r3, #1
 8006af4:	607b      	str	r3, [r7, #4]
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	2b00      	cmp	r3, #0
 8006afa:	d1f3      	bne.n	8006ae4 <mem_set+0x10>
}
 8006afc:	bf00      	nop
 8006afe:	bf00      	nop
 8006b00:	371c      	adds	r7, #28
 8006b02:	46bd      	mov	sp, r7
 8006b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b08:	4770      	bx	lr

08006b0a <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 8006b0a:	b480      	push	{r7}
 8006b0c:	b089      	sub	sp, #36	@ 0x24
 8006b0e:	af00      	add	r7, sp, #0
 8006b10:	60f8      	str	r0, [r7, #12]
 8006b12:	60b9      	str	r1, [r7, #8]
 8006b14:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	61fb      	str	r3, [r7, #28]
 8006b1a:	68bb      	ldr	r3, [r7, #8]
 8006b1c:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8006b1e:	2300      	movs	r3, #0
 8006b20:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 8006b22:	69fb      	ldr	r3, [r7, #28]
 8006b24:	1c5a      	adds	r2, r3, #1
 8006b26:	61fa      	str	r2, [r7, #28]
 8006b28:	781b      	ldrb	r3, [r3, #0]
 8006b2a:	4619      	mov	r1, r3
 8006b2c:	69bb      	ldr	r3, [r7, #24]
 8006b2e:	1c5a      	adds	r2, r3, #1
 8006b30:	61ba      	str	r2, [r7, #24]
 8006b32:	781b      	ldrb	r3, [r3, #0]
 8006b34:	1acb      	subs	r3, r1, r3
 8006b36:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	3b01      	subs	r3, #1
 8006b3c:	607b      	str	r3, [r7, #4]
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	d002      	beq.n	8006b4a <mem_cmp+0x40>
 8006b44:	697b      	ldr	r3, [r7, #20]
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	d0eb      	beq.n	8006b22 <mem_cmp+0x18>

	return r;
 8006b4a:	697b      	ldr	r3, [r7, #20]
}
 8006b4c:	4618      	mov	r0, r3
 8006b4e:	3724      	adds	r7, #36	@ 0x24
 8006b50:	46bd      	mov	sp, r7
 8006b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b56:	4770      	bx	lr

08006b58 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 8006b58:	b480      	push	{r7}
 8006b5a:	b083      	sub	sp, #12
 8006b5c:	af00      	add	r7, sp, #0
 8006b5e:	6078      	str	r0, [r7, #4]
 8006b60:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8006b62:	e002      	b.n	8006b6a <chk_chr+0x12>
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	3301      	adds	r3, #1
 8006b68:	607b      	str	r3, [r7, #4]
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	781b      	ldrb	r3, [r3, #0]
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	d005      	beq.n	8006b7e <chk_chr+0x26>
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	781b      	ldrb	r3, [r3, #0]
 8006b76:	461a      	mov	r2, r3
 8006b78:	683b      	ldr	r3, [r7, #0]
 8006b7a:	4293      	cmp	r3, r2
 8006b7c:	d1f2      	bne.n	8006b64 <chk_chr+0xc>
	return *str;
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	781b      	ldrb	r3, [r3, #0]
}
 8006b82:	4618      	mov	r0, r3
 8006b84:	370c      	adds	r7, #12
 8006b86:	46bd      	mov	sp, r7
 8006b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b8c:	4770      	bx	lr
	...

08006b90 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8006b90:	b480      	push	{r7}
 8006b92:	b085      	sub	sp, #20
 8006b94:	af00      	add	r7, sp, #0
 8006b96:	6078      	str	r0, [r7, #4]
 8006b98:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8006b9a:	2300      	movs	r3, #0
 8006b9c:	60bb      	str	r3, [r7, #8]
 8006b9e:	68bb      	ldr	r3, [r7, #8]
 8006ba0:	60fb      	str	r3, [r7, #12]
 8006ba2:	e029      	b.n	8006bf8 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8006ba4:	4a27      	ldr	r2, [pc, #156]	@ (8006c44 <chk_lock+0xb4>)
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	011b      	lsls	r3, r3, #4
 8006baa:	4413      	add	r3, r2
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	2b00      	cmp	r3, #0
 8006bb0:	d01d      	beq.n	8006bee <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8006bb2:	4a24      	ldr	r2, [pc, #144]	@ (8006c44 <chk_lock+0xb4>)
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	011b      	lsls	r3, r3, #4
 8006bb8:	4413      	add	r3, r2
 8006bba:	681a      	ldr	r2, [r3, #0]
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	429a      	cmp	r2, r3
 8006bc2:	d116      	bne.n	8006bf2 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8006bc4:	4a1f      	ldr	r2, [pc, #124]	@ (8006c44 <chk_lock+0xb4>)
 8006bc6:	68fb      	ldr	r3, [r7, #12]
 8006bc8:	011b      	lsls	r3, r3, #4
 8006bca:	4413      	add	r3, r2
 8006bcc:	3304      	adds	r3, #4
 8006bce:	681a      	ldr	r2, [r3, #0]
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8006bd4:	429a      	cmp	r2, r3
 8006bd6:	d10c      	bne.n	8006bf2 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8006bd8:	4a1a      	ldr	r2, [pc, #104]	@ (8006c44 <chk_lock+0xb4>)
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	011b      	lsls	r3, r3, #4
 8006bde:	4413      	add	r3, r2
 8006be0:	3308      	adds	r3, #8
 8006be2:	681a      	ldr	r2, [r3, #0]
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 8006be8:	429a      	cmp	r2, r3
 8006bea:	d102      	bne.n	8006bf2 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8006bec:	e007      	b.n	8006bfe <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 8006bee:	2301      	movs	r3, #1
 8006bf0:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	3301      	adds	r3, #1
 8006bf6:	60fb      	str	r3, [r7, #12]
 8006bf8:	68fb      	ldr	r3, [r7, #12]
 8006bfa:	2b01      	cmp	r3, #1
 8006bfc:	d9d2      	bls.n	8006ba4 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	2b02      	cmp	r3, #2
 8006c02:	d109      	bne.n	8006c18 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8006c04:	68bb      	ldr	r3, [r7, #8]
 8006c06:	2b00      	cmp	r3, #0
 8006c08:	d102      	bne.n	8006c10 <chk_lock+0x80>
 8006c0a:	683b      	ldr	r3, [r7, #0]
 8006c0c:	2b02      	cmp	r3, #2
 8006c0e:	d101      	bne.n	8006c14 <chk_lock+0x84>
 8006c10:	2300      	movs	r3, #0
 8006c12:	e010      	b.n	8006c36 <chk_lock+0xa6>
 8006c14:	2312      	movs	r3, #18
 8006c16:	e00e      	b.n	8006c36 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8006c18:	683b      	ldr	r3, [r7, #0]
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	d108      	bne.n	8006c30 <chk_lock+0xa0>
 8006c1e:	4a09      	ldr	r2, [pc, #36]	@ (8006c44 <chk_lock+0xb4>)
 8006c20:	68fb      	ldr	r3, [r7, #12]
 8006c22:	011b      	lsls	r3, r3, #4
 8006c24:	4413      	add	r3, r2
 8006c26:	330c      	adds	r3, #12
 8006c28:	881b      	ldrh	r3, [r3, #0]
 8006c2a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006c2e:	d101      	bne.n	8006c34 <chk_lock+0xa4>
 8006c30:	2310      	movs	r3, #16
 8006c32:	e000      	b.n	8006c36 <chk_lock+0xa6>
 8006c34:	2300      	movs	r3, #0
}
 8006c36:	4618      	mov	r0, r3
 8006c38:	3714      	adds	r7, #20
 8006c3a:	46bd      	mov	sp, r7
 8006c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c40:	4770      	bx	lr
 8006c42:	bf00      	nop
 8006c44:	2000050c 	.word	0x2000050c

08006c48 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8006c48:	b480      	push	{r7}
 8006c4a:	b083      	sub	sp, #12
 8006c4c:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8006c4e:	2300      	movs	r3, #0
 8006c50:	607b      	str	r3, [r7, #4]
 8006c52:	e002      	b.n	8006c5a <enq_lock+0x12>
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	3301      	adds	r3, #1
 8006c58:	607b      	str	r3, [r7, #4]
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	2b01      	cmp	r3, #1
 8006c5e:	d806      	bhi.n	8006c6e <enq_lock+0x26>
 8006c60:	4a09      	ldr	r2, [pc, #36]	@ (8006c88 <enq_lock+0x40>)
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	011b      	lsls	r3, r3, #4
 8006c66:	4413      	add	r3, r2
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	d1f2      	bne.n	8006c54 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	2b02      	cmp	r3, #2
 8006c72:	bf14      	ite	ne
 8006c74:	2301      	movne	r3, #1
 8006c76:	2300      	moveq	r3, #0
 8006c78:	b2db      	uxtb	r3, r3
}
 8006c7a:	4618      	mov	r0, r3
 8006c7c:	370c      	adds	r7, #12
 8006c7e:	46bd      	mov	sp, r7
 8006c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c84:	4770      	bx	lr
 8006c86:	bf00      	nop
 8006c88:	2000050c 	.word	0x2000050c

08006c8c <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8006c8c:	b480      	push	{r7}
 8006c8e:	b085      	sub	sp, #20
 8006c90:	af00      	add	r7, sp, #0
 8006c92:	6078      	str	r0, [r7, #4]
 8006c94:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8006c96:	2300      	movs	r3, #0
 8006c98:	60fb      	str	r3, [r7, #12]
 8006c9a:	e01f      	b.n	8006cdc <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8006c9c:	4a41      	ldr	r2, [pc, #260]	@ (8006da4 <inc_lock+0x118>)
 8006c9e:	68fb      	ldr	r3, [r7, #12]
 8006ca0:	011b      	lsls	r3, r3, #4
 8006ca2:	4413      	add	r3, r2
 8006ca4:	681a      	ldr	r2, [r3, #0]
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	429a      	cmp	r2, r3
 8006cac:	d113      	bne.n	8006cd6 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 8006cae:	4a3d      	ldr	r2, [pc, #244]	@ (8006da4 <inc_lock+0x118>)
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	011b      	lsls	r3, r3, #4
 8006cb4:	4413      	add	r3, r2
 8006cb6:	3304      	adds	r3, #4
 8006cb8:	681a      	ldr	r2, [r3, #0]
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 8006cbe:	429a      	cmp	r2, r3
 8006cc0:	d109      	bne.n	8006cd6 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 8006cc2:	4a38      	ldr	r2, [pc, #224]	@ (8006da4 <inc_lock+0x118>)
 8006cc4:	68fb      	ldr	r3, [r7, #12]
 8006cc6:	011b      	lsls	r3, r3, #4
 8006cc8:	4413      	add	r3, r2
 8006cca:	3308      	adds	r3, #8
 8006ccc:	681a      	ldr	r2, [r3, #0]
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 8006cd2:	429a      	cmp	r2, r3
 8006cd4:	d006      	beq.n	8006ce4 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	3301      	adds	r3, #1
 8006cda:	60fb      	str	r3, [r7, #12]
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	2b01      	cmp	r3, #1
 8006ce0:	d9dc      	bls.n	8006c9c <inc_lock+0x10>
 8006ce2:	e000      	b.n	8006ce6 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8006ce4:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8006ce6:	68fb      	ldr	r3, [r7, #12]
 8006ce8:	2b02      	cmp	r3, #2
 8006cea:	d132      	bne.n	8006d52 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8006cec:	2300      	movs	r3, #0
 8006cee:	60fb      	str	r3, [r7, #12]
 8006cf0:	e002      	b.n	8006cf8 <inc_lock+0x6c>
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	3301      	adds	r3, #1
 8006cf6:	60fb      	str	r3, [r7, #12]
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	2b01      	cmp	r3, #1
 8006cfc:	d806      	bhi.n	8006d0c <inc_lock+0x80>
 8006cfe:	4a29      	ldr	r2, [pc, #164]	@ (8006da4 <inc_lock+0x118>)
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	011b      	lsls	r3, r3, #4
 8006d04:	4413      	add	r3, r2
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	d1f2      	bne.n	8006cf2 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	2b02      	cmp	r3, #2
 8006d10:	d101      	bne.n	8006d16 <inc_lock+0x8a>
 8006d12:	2300      	movs	r3, #0
 8006d14:	e040      	b.n	8006d98 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	681a      	ldr	r2, [r3, #0]
 8006d1a:	4922      	ldr	r1, [pc, #136]	@ (8006da4 <inc_lock+0x118>)
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	011b      	lsls	r3, r3, #4
 8006d20:	440b      	add	r3, r1
 8006d22:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	689a      	ldr	r2, [r3, #8]
 8006d28:	491e      	ldr	r1, [pc, #120]	@ (8006da4 <inc_lock+0x118>)
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	011b      	lsls	r3, r3, #4
 8006d2e:	440b      	add	r3, r1
 8006d30:	3304      	adds	r3, #4
 8006d32:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	695a      	ldr	r2, [r3, #20]
 8006d38:	491a      	ldr	r1, [pc, #104]	@ (8006da4 <inc_lock+0x118>)
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	011b      	lsls	r3, r3, #4
 8006d3e:	440b      	add	r3, r1
 8006d40:	3308      	adds	r3, #8
 8006d42:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8006d44:	4a17      	ldr	r2, [pc, #92]	@ (8006da4 <inc_lock+0x118>)
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	011b      	lsls	r3, r3, #4
 8006d4a:	4413      	add	r3, r2
 8006d4c:	330c      	adds	r3, #12
 8006d4e:	2200      	movs	r2, #0
 8006d50:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8006d52:	683b      	ldr	r3, [r7, #0]
 8006d54:	2b00      	cmp	r3, #0
 8006d56:	d009      	beq.n	8006d6c <inc_lock+0xe0>
 8006d58:	4a12      	ldr	r2, [pc, #72]	@ (8006da4 <inc_lock+0x118>)
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	011b      	lsls	r3, r3, #4
 8006d5e:	4413      	add	r3, r2
 8006d60:	330c      	adds	r3, #12
 8006d62:	881b      	ldrh	r3, [r3, #0]
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	d001      	beq.n	8006d6c <inc_lock+0xe0>
 8006d68:	2300      	movs	r3, #0
 8006d6a:	e015      	b.n	8006d98 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8006d6c:	683b      	ldr	r3, [r7, #0]
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	d108      	bne.n	8006d84 <inc_lock+0xf8>
 8006d72:	4a0c      	ldr	r2, [pc, #48]	@ (8006da4 <inc_lock+0x118>)
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	011b      	lsls	r3, r3, #4
 8006d78:	4413      	add	r3, r2
 8006d7a:	330c      	adds	r3, #12
 8006d7c:	881b      	ldrh	r3, [r3, #0]
 8006d7e:	3301      	adds	r3, #1
 8006d80:	b29a      	uxth	r2, r3
 8006d82:	e001      	b.n	8006d88 <inc_lock+0xfc>
 8006d84:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006d88:	4906      	ldr	r1, [pc, #24]	@ (8006da4 <inc_lock+0x118>)
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	011b      	lsls	r3, r3, #4
 8006d8e:	440b      	add	r3, r1
 8006d90:	330c      	adds	r3, #12
 8006d92:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	3301      	adds	r3, #1
}
 8006d98:	4618      	mov	r0, r3
 8006d9a:	3714      	adds	r7, #20
 8006d9c:	46bd      	mov	sp, r7
 8006d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006da2:	4770      	bx	lr
 8006da4:	2000050c 	.word	0x2000050c

08006da8 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8006da8:	b480      	push	{r7}
 8006daa:	b085      	sub	sp, #20
 8006dac:	af00      	add	r7, sp, #0
 8006dae:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	3b01      	subs	r3, #1
 8006db4:	607b      	str	r3, [r7, #4]
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	2b01      	cmp	r3, #1
 8006dba:	d825      	bhi.n	8006e08 <dec_lock+0x60>
		n = Files[i].ctr;
 8006dbc:	4a17      	ldr	r2, [pc, #92]	@ (8006e1c <dec_lock+0x74>)
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	011b      	lsls	r3, r3, #4
 8006dc2:	4413      	add	r3, r2
 8006dc4:	330c      	adds	r3, #12
 8006dc6:	881b      	ldrh	r3, [r3, #0]
 8006dc8:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 8006dca:	89fb      	ldrh	r3, [r7, #14]
 8006dcc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006dd0:	d101      	bne.n	8006dd6 <dec_lock+0x2e>
 8006dd2:	2300      	movs	r3, #0
 8006dd4:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 8006dd6:	89fb      	ldrh	r3, [r7, #14]
 8006dd8:	2b00      	cmp	r3, #0
 8006dda:	d002      	beq.n	8006de2 <dec_lock+0x3a>
 8006ddc:	89fb      	ldrh	r3, [r7, #14]
 8006dde:	3b01      	subs	r3, #1
 8006de0:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 8006de2:	4a0e      	ldr	r2, [pc, #56]	@ (8006e1c <dec_lock+0x74>)
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	011b      	lsls	r3, r3, #4
 8006de8:	4413      	add	r3, r2
 8006dea:	330c      	adds	r3, #12
 8006dec:	89fa      	ldrh	r2, [r7, #14]
 8006dee:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8006df0:	89fb      	ldrh	r3, [r7, #14]
 8006df2:	2b00      	cmp	r3, #0
 8006df4:	d105      	bne.n	8006e02 <dec_lock+0x5a>
 8006df6:	4a09      	ldr	r2, [pc, #36]	@ (8006e1c <dec_lock+0x74>)
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	011b      	lsls	r3, r3, #4
 8006dfc:	4413      	add	r3, r2
 8006dfe:	2200      	movs	r2, #0
 8006e00:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 8006e02:	2300      	movs	r3, #0
 8006e04:	737b      	strb	r3, [r7, #13]
 8006e06:	e001      	b.n	8006e0c <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8006e08:	2302      	movs	r3, #2
 8006e0a:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8006e0c:	7b7b      	ldrb	r3, [r7, #13]
}
 8006e0e:	4618      	mov	r0, r3
 8006e10:	3714      	adds	r7, #20
 8006e12:	46bd      	mov	sp, r7
 8006e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e18:	4770      	bx	lr
 8006e1a:	bf00      	nop
 8006e1c:	2000050c 	.word	0x2000050c

08006e20 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8006e20:	b480      	push	{r7}
 8006e22:	b085      	sub	sp, #20
 8006e24:	af00      	add	r7, sp, #0
 8006e26:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8006e28:	2300      	movs	r3, #0
 8006e2a:	60fb      	str	r3, [r7, #12]
 8006e2c:	e010      	b.n	8006e50 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8006e2e:	4a0d      	ldr	r2, [pc, #52]	@ (8006e64 <clear_lock+0x44>)
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	011b      	lsls	r3, r3, #4
 8006e34:	4413      	add	r3, r2
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	687a      	ldr	r2, [r7, #4]
 8006e3a:	429a      	cmp	r2, r3
 8006e3c:	d105      	bne.n	8006e4a <clear_lock+0x2a>
 8006e3e:	4a09      	ldr	r2, [pc, #36]	@ (8006e64 <clear_lock+0x44>)
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	011b      	lsls	r3, r3, #4
 8006e44:	4413      	add	r3, r2
 8006e46:	2200      	movs	r2, #0
 8006e48:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8006e4a:	68fb      	ldr	r3, [r7, #12]
 8006e4c:	3301      	adds	r3, #1
 8006e4e:	60fb      	str	r3, [r7, #12]
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	2b01      	cmp	r3, #1
 8006e54:	d9eb      	bls.n	8006e2e <clear_lock+0xe>
	}
}
 8006e56:	bf00      	nop
 8006e58:	bf00      	nop
 8006e5a:	3714      	adds	r7, #20
 8006e5c:	46bd      	mov	sp, r7
 8006e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e62:	4770      	bx	lr
 8006e64:	2000050c 	.word	0x2000050c

08006e68 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8006e68:	b580      	push	{r7, lr}
 8006e6a:	b086      	sub	sp, #24
 8006e6c:	af00      	add	r7, sp, #0
 8006e6e:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8006e70:	2300      	movs	r3, #0
 8006e72:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	78db      	ldrb	r3, [r3, #3]
 8006e78:	2b00      	cmp	r3, #0
 8006e7a:	d034      	beq.n	8006ee6 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e80:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	7858      	ldrb	r0, [r3, #1]
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 8006e8c:	2301      	movs	r3, #1
 8006e8e:	697a      	ldr	r2, [r7, #20]
 8006e90:	f7ff fd3e 	bl	8006910 <disk_write>
 8006e94:	4603      	mov	r3, r0
 8006e96:	2b00      	cmp	r3, #0
 8006e98:	d002      	beq.n	8006ea0 <sync_window+0x38>
			res = FR_DISK_ERR;
 8006e9a:	2301      	movs	r3, #1
 8006e9c:	73fb      	strb	r3, [r7, #15]
 8006e9e:	e022      	b.n	8006ee6 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	2200      	movs	r2, #0
 8006ea4:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006eaa:	697a      	ldr	r2, [r7, #20]
 8006eac:	1ad2      	subs	r2, r2, r3
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	69db      	ldr	r3, [r3, #28]
 8006eb2:	429a      	cmp	r2, r3
 8006eb4:	d217      	bcs.n	8006ee6 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	789b      	ldrb	r3, [r3, #2]
 8006eba:	613b      	str	r3, [r7, #16]
 8006ebc:	e010      	b.n	8006ee0 <sync_window+0x78>
					wsect += fs->fsize;
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	69db      	ldr	r3, [r3, #28]
 8006ec2:	697a      	ldr	r2, [r7, #20]
 8006ec4:	4413      	add	r3, r2
 8006ec6:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	7858      	ldrb	r0, [r3, #1]
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 8006ed2:	2301      	movs	r3, #1
 8006ed4:	697a      	ldr	r2, [r7, #20]
 8006ed6:	f7ff fd1b 	bl	8006910 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8006eda:	693b      	ldr	r3, [r7, #16]
 8006edc:	3b01      	subs	r3, #1
 8006ede:	613b      	str	r3, [r7, #16]
 8006ee0:	693b      	ldr	r3, [r7, #16]
 8006ee2:	2b01      	cmp	r3, #1
 8006ee4:	d8eb      	bhi.n	8006ebe <sync_window+0x56>
				}
			}
		}
	}
	return res;
 8006ee6:	7bfb      	ldrb	r3, [r7, #15]
}
 8006ee8:	4618      	mov	r0, r3
 8006eea:	3718      	adds	r7, #24
 8006eec:	46bd      	mov	sp, r7
 8006eee:	bd80      	pop	{r7, pc}

08006ef0 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8006ef0:	b580      	push	{r7, lr}
 8006ef2:	b084      	sub	sp, #16
 8006ef4:	af00      	add	r7, sp, #0
 8006ef6:	6078      	str	r0, [r7, #4]
 8006ef8:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8006efa:	2300      	movs	r3, #0
 8006efc:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f02:	683a      	ldr	r2, [r7, #0]
 8006f04:	429a      	cmp	r2, r3
 8006f06:	d01b      	beq.n	8006f40 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8006f08:	6878      	ldr	r0, [r7, #4]
 8006f0a:	f7ff ffad 	bl	8006e68 <sync_window>
 8006f0e:	4603      	mov	r3, r0
 8006f10:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8006f12:	7bfb      	ldrb	r3, [r7, #15]
 8006f14:	2b00      	cmp	r3, #0
 8006f16:	d113      	bne.n	8006f40 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	7858      	ldrb	r0, [r3, #1]
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 8006f22:	2301      	movs	r3, #1
 8006f24:	683a      	ldr	r2, [r7, #0]
 8006f26:	f7ff fcd3 	bl	80068d0 <disk_read>
 8006f2a:	4603      	mov	r3, r0
 8006f2c:	2b00      	cmp	r3, #0
 8006f2e:	d004      	beq.n	8006f3a <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8006f30:	f04f 33ff 	mov.w	r3, #4294967295
 8006f34:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8006f36:	2301      	movs	r3, #1
 8006f38:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	683a      	ldr	r2, [r7, #0]
 8006f3e:	631a      	str	r2, [r3, #48]	@ 0x30
		}
	}
	return res;
 8006f40:	7bfb      	ldrb	r3, [r7, #15]
}
 8006f42:	4618      	mov	r0, r3
 8006f44:	3710      	adds	r7, #16
 8006f46:	46bd      	mov	sp, r7
 8006f48:	bd80      	pop	{r7, pc}
	...

08006f4c <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8006f4c:	b580      	push	{r7, lr}
 8006f4e:	b084      	sub	sp, #16
 8006f50:	af00      	add	r7, sp, #0
 8006f52:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8006f54:	6878      	ldr	r0, [r7, #4]
 8006f56:	f7ff ff87 	bl	8006e68 <sync_window>
 8006f5a:	4603      	mov	r3, r0
 8006f5c:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8006f5e:	7bfb      	ldrb	r3, [r7, #15]
 8006f60:	2b00      	cmp	r3, #0
 8006f62:	d158      	bne.n	8007016 <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	781b      	ldrb	r3, [r3, #0]
 8006f68:	2b03      	cmp	r3, #3
 8006f6a:	d148      	bne.n	8006ffe <sync_fs+0xb2>
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	791b      	ldrb	r3, [r3, #4]
 8006f70:	2b01      	cmp	r3, #1
 8006f72:	d144      	bne.n	8006ffe <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	3334      	adds	r3, #52	@ 0x34
 8006f78:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006f7c:	2100      	movs	r1, #0
 8006f7e:	4618      	mov	r0, r3
 8006f80:	f7ff fda8 	bl	8006ad4 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	3334      	adds	r3, #52	@ 0x34
 8006f88:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8006f8c:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 8006f90:	4618      	mov	r0, r3
 8006f92:	f7ff fd37 	bl	8006a04 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	3334      	adds	r3, #52	@ 0x34
 8006f9a:	4921      	ldr	r1, [pc, #132]	@ (8007020 <sync_fs+0xd4>)
 8006f9c:	4618      	mov	r0, r3
 8006f9e:	f7ff fd4c 	bl	8006a3a <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	3334      	adds	r3, #52	@ 0x34
 8006fa6:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 8006faa:	491e      	ldr	r1, [pc, #120]	@ (8007024 <sync_fs+0xd8>)
 8006fac:	4618      	mov	r0, r3
 8006fae:	f7ff fd44 	bl	8006a3a <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	3334      	adds	r3, #52	@ 0x34
 8006fb6:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	695b      	ldr	r3, [r3, #20]
 8006fbe:	4619      	mov	r1, r3
 8006fc0:	4610      	mov	r0, r2
 8006fc2:	f7ff fd3a 	bl	8006a3a <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	3334      	adds	r3, #52	@ 0x34
 8006fca:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	691b      	ldr	r3, [r3, #16]
 8006fd2:	4619      	mov	r1, r3
 8006fd4:	4610      	mov	r0, r2
 8006fd6:	f7ff fd30 	bl	8006a3a <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	6a1b      	ldr	r3, [r3, #32]
 8006fde:	1c5a      	adds	r2, r3, #1
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	631a      	str	r2, [r3, #48]	@ 0x30
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	7858      	ldrb	r0, [r3, #1]
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006ff2:	2301      	movs	r3, #1
 8006ff4:	f7ff fc8c 	bl	8006910 <disk_write>
			fs->fsi_flag = 0;
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	2200      	movs	r2, #0
 8006ffc:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	785b      	ldrb	r3, [r3, #1]
 8007002:	2200      	movs	r2, #0
 8007004:	2100      	movs	r1, #0
 8007006:	4618      	mov	r0, r3
 8007008:	f7ff fca2 	bl	8006950 <disk_ioctl>
 800700c:	4603      	mov	r3, r0
 800700e:	2b00      	cmp	r3, #0
 8007010:	d001      	beq.n	8007016 <sync_fs+0xca>
 8007012:	2301      	movs	r3, #1
 8007014:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8007016:	7bfb      	ldrb	r3, [r7, #15]
}
 8007018:	4618      	mov	r0, r3
 800701a:	3710      	adds	r7, #16
 800701c:	46bd      	mov	sp, r7
 800701e:	bd80      	pop	{r7, pc}
 8007020:	41615252 	.word	0x41615252
 8007024:	61417272 	.word	0x61417272

08007028 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8007028:	b480      	push	{r7}
 800702a:	b083      	sub	sp, #12
 800702c:	af00      	add	r7, sp, #0
 800702e:	6078      	str	r0, [r7, #4]
 8007030:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8007032:	683b      	ldr	r3, [r7, #0]
 8007034:	3b02      	subs	r3, #2
 8007036:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	699b      	ldr	r3, [r3, #24]
 800703c:	3b02      	subs	r3, #2
 800703e:	683a      	ldr	r2, [r7, #0]
 8007040:	429a      	cmp	r2, r3
 8007042:	d301      	bcc.n	8007048 <clust2sect+0x20>
 8007044:	2300      	movs	r3, #0
 8007046:	e008      	b.n	800705a <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	895b      	ldrh	r3, [r3, #10]
 800704c:	461a      	mov	r2, r3
 800704e:	683b      	ldr	r3, [r7, #0]
 8007050:	fb03 f202 	mul.w	r2, r3, r2
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007058:	4413      	add	r3, r2
}
 800705a:	4618      	mov	r0, r3
 800705c:	370c      	adds	r7, #12
 800705e:	46bd      	mov	sp, r7
 8007060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007064:	4770      	bx	lr

08007066 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 8007066:	b580      	push	{r7, lr}
 8007068:	b086      	sub	sp, #24
 800706a:	af00      	add	r7, sp, #0
 800706c:	6078      	str	r0, [r7, #4]
 800706e:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8007076:	683b      	ldr	r3, [r7, #0]
 8007078:	2b01      	cmp	r3, #1
 800707a:	d904      	bls.n	8007086 <get_fat+0x20>
 800707c:	693b      	ldr	r3, [r7, #16]
 800707e:	699b      	ldr	r3, [r3, #24]
 8007080:	683a      	ldr	r2, [r7, #0]
 8007082:	429a      	cmp	r2, r3
 8007084:	d302      	bcc.n	800708c <get_fat+0x26>
		val = 1;	/* Internal error */
 8007086:	2301      	movs	r3, #1
 8007088:	617b      	str	r3, [r7, #20]
 800708a:	e08e      	b.n	80071aa <get_fat+0x144>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800708c:	f04f 33ff 	mov.w	r3, #4294967295
 8007090:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8007092:	693b      	ldr	r3, [r7, #16]
 8007094:	781b      	ldrb	r3, [r3, #0]
 8007096:	2b03      	cmp	r3, #3
 8007098:	d061      	beq.n	800715e <get_fat+0xf8>
 800709a:	2b03      	cmp	r3, #3
 800709c:	dc7b      	bgt.n	8007196 <get_fat+0x130>
 800709e:	2b01      	cmp	r3, #1
 80070a0:	d002      	beq.n	80070a8 <get_fat+0x42>
 80070a2:	2b02      	cmp	r3, #2
 80070a4:	d041      	beq.n	800712a <get_fat+0xc4>
 80070a6:	e076      	b.n	8007196 <get_fat+0x130>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 80070a8:	683b      	ldr	r3, [r7, #0]
 80070aa:	60fb      	str	r3, [r7, #12]
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	085b      	lsrs	r3, r3, #1
 80070b0:	68fa      	ldr	r2, [r7, #12]
 80070b2:	4413      	add	r3, r2
 80070b4:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80070b6:	693b      	ldr	r3, [r7, #16]
 80070b8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80070ba:	68fb      	ldr	r3, [r7, #12]
 80070bc:	0a5b      	lsrs	r3, r3, #9
 80070be:	4413      	add	r3, r2
 80070c0:	4619      	mov	r1, r3
 80070c2:	6938      	ldr	r0, [r7, #16]
 80070c4:	f7ff ff14 	bl	8006ef0 <move_window>
 80070c8:	4603      	mov	r3, r0
 80070ca:	2b00      	cmp	r3, #0
 80070cc:	d166      	bne.n	800719c <get_fat+0x136>
			wc = fs->win[bc++ % SS(fs)];
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	1c5a      	adds	r2, r3, #1
 80070d2:	60fa      	str	r2, [r7, #12]
 80070d4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80070d8:	693a      	ldr	r2, [r7, #16]
 80070da:	4413      	add	r3, r2
 80070dc:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80070e0:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80070e2:	693b      	ldr	r3, [r7, #16]
 80070e4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80070e6:	68fb      	ldr	r3, [r7, #12]
 80070e8:	0a5b      	lsrs	r3, r3, #9
 80070ea:	4413      	add	r3, r2
 80070ec:	4619      	mov	r1, r3
 80070ee:	6938      	ldr	r0, [r7, #16]
 80070f0:	f7ff fefe 	bl	8006ef0 <move_window>
 80070f4:	4603      	mov	r3, r0
 80070f6:	2b00      	cmp	r3, #0
 80070f8:	d152      	bne.n	80071a0 <get_fat+0x13a>
			wc |= fs->win[bc % SS(fs)] << 8;
 80070fa:	68fb      	ldr	r3, [r7, #12]
 80070fc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007100:	693a      	ldr	r2, [r7, #16]
 8007102:	4413      	add	r3, r2
 8007104:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8007108:	021b      	lsls	r3, r3, #8
 800710a:	68ba      	ldr	r2, [r7, #8]
 800710c:	4313      	orrs	r3, r2
 800710e:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8007110:	683b      	ldr	r3, [r7, #0]
 8007112:	f003 0301 	and.w	r3, r3, #1
 8007116:	2b00      	cmp	r3, #0
 8007118:	d002      	beq.n	8007120 <get_fat+0xba>
 800711a:	68bb      	ldr	r3, [r7, #8]
 800711c:	091b      	lsrs	r3, r3, #4
 800711e:	e002      	b.n	8007126 <get_fat+0xc0>
 8007120:	68bb      	ldr	r3, [r7, #8]
 8007122:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007126:	617b      	str	r3, [r7, #20]
			break;
 8007128:	e03f      	b.n	80071aa <get_fat+0x144>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800712a:	693b      	ldr	r3, [r7, #16]
 800712c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800712e:	683b      	ldr	r3, [r7, #0]
 8007130:	0a1b      	lsrs	r3, r3, #8
 8007132:	4413      	add	r3, r2
 8007134:	4619      	mov	r1, r3
 8007136:	6938      	ldr	r0, [r7, #16]
 8007138:	f7ff feda 	bl	8006ef0 <move_window>
 800713c:	4603      	mov	r3, r0
 800713e:	2b00      	cmp	r3, #0
 8007140:	d130      	bne.n	80071a4 <get_fat+0x13e>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8007142:	693b      	ldr	r3, [r7, #16]
 8007144:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8007148:	683b      	ldr	r3, [r7, #0]
 800714a:	005b      	lsls	r3, r3, #1
 800714c:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 8007150:	4413      	add	r3, r2
 8007152:	4618      	mov	r0, r3
 8007154:	f7ff fc1a 	bl	800698c <ld_word>
 8007158:	4603      	mov	r3, r0
 800715a:	617b      	str	r3, [r7, #20]
			break;
 800715c:	e025      	b.n	80071aa <get_fat+0x144>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800715e:	693b      	ldr	r3, [r7, #16]
 8007160:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007162:	683b      	ldr	r3, [r7, #0]
 8007164:	09db      	lsrs	r3, r3, #7
 8007166:	4413      	add	r3, r2
 8007168:	4619      	mov	r1, r3
 800716a:	6938      	ldr	r0, [r7, #16]
 800716c:	f7ff fec0 	bl	8006ef0 <move_window>
 8007170:	4603      	mov	r3, r0
 8007172:	2b00      	cmp	r3, #0
 8007174:	d118      	bne.n	80071a8 <get_fat+0x142>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8007176:	693b      	ldr	r3, [r7, #16]
 8007178:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800717c:	683b      	ldr	r3, [r7, #0]
 800717e:	009b      	lsls	r3, r3, #2
 8007180:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8007184:	4413      	add	r3, r2
 8007186:	4618      	mov	r0, r3
 8007188:	f7ff fc19 	bl	80069be <ld_dword>
 800718c:	4603      	mov	r3, r0
 800718e:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8007192:	617b      	str	r3, [r7, #20]
			break;
 8007194:	e009      	b.n	80071aa <get_fat+0x144>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 8007196:	2301      	movs	r3, #1
 8007198:	617b      	str	r3, [r7, #20]
 800719a:	e006      	b.n	80071aa <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800719c:	bf00      	nop
 800719e:	e004      	b.n	80071aa <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80071a0:	bf00      	nop
 80071a2:	e002      	b.n	80071aa <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 80071a4:	bf00      	nop
 80071a6:	e000      	b.n	80071aa <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 80071a8:	bf00      	nop
		}
	}

	return val;
 80071aa:	697b      	ldr	r3, [r7, #20]
}
 80071ac:	4618      	mov	r0, r3
 80071ae:	3718      	adds	r7, #24
 80071b0:	46bd      	mov	sp, r7
 80071b2:	bd80      	pop	{r7, pc}

080071b4 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 80071b4:	b590      	push	{r4, r7, lr}
 80071b6:	b089      	sub	sp, #36	@ 0x24
 80071b8:	af00      	add	r7, sp, #0
 80071ba:	60f8      	str	r0, [r7, #12]
 80071bc:	60b9      	str	r1, [r7, #8]
 80071be:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 80071c0:	2302      	movs	r3, #2
 80071c2:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 80071c4:	68bb      	ldr	r3, [r7, #8]
 80071c6:	2b01      	cmp	r3, #1
 80071c8:	f240 80d9 	bls.w	800737e <put_fat+0x1ca>
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	699b      	ldr	r3, [r3, #24]
 80071d0:	68ba      	ldr	r2, [r7, #8]
 80071d2:	429a      	cmp	r2, r3
 80071d4:	f080 80d3 	bcs.w	800737e <put_fat+0x1ca>
		switch (fs->fs_type) {
 80071d8:	68fb      	ldr	r3, [r7, #12]
 80071da:	781b      	ldrb	r3, [r3, #0]
 80071dc:	2b03      	cmp	r3, #3
 80071de:	f000 8096 	beq.w	800730e <put_fat+0x15a>
 80071e2:	2b03      	cmp	r3, #3
 80071e4:	f300 80cb 	bgt.w	800737e <put_fat+0x1ca>
 80071e8:	2b01      	cmp	r3, #1
 80071ea:	d002      	beq.n	80071f2 <put_fat+0x3e>
 80071ec:	2b02      	cmp	r3, #2
 80071ee:	d06e      	beq.n	80072ce <put_fat+0x11a>
 80071f0:	e0c5      	b.n	800737e <put_fat+0x1ca>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 80071f2:	68bb      	ldr	r3, [r7, #8]
 80071f4:	61bb      	str	r3, [r7, #24]
 80071f6:	69bb      	ldr	r3, [r7, #24]
 80071f8:	085b      	lsrs	r3, r3, #1
 80071fa:	69ba      	ldr	r2, [r7, #24]
 80071fc:	4413      	add	r3, r2
 80071fe:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8007200:	68fb      	ldr	r3, [r7, #12]
 8007202:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007204:	69bb      	ldr	r3, [r7, #24]
 8007206:	0a5b      	lsrs	r3, r3, #9
 8007208:	4413      	add	r3, r2
 800720a:	4619      	mov	r1, r3
 800720c:	68f8      	ldr	r0, [r7, #12]
 800720e:	f7ff fe6f 	bl	8006ef0 <move_window>
 8007212:	4603      	mov	r3, r0
 8007214:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8007216:	7ffb      	ldrb	r3, [r7, #31]
 8007218:	2b00      	cmp	r3, #0
 800721a:	f040 80a9 	bne.w	8007370 <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 800721e:	68fb      	ldr	r3, [r7, #12]
 8007220:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8007224:	69bb      	ldr	r3, [r7, #24]
 8007226:	1c59      	adds	r1, r3, #1
 8007228:	61b9      	str	r1, [r7, #24]
 800722a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800722e:	4413      	add	r3, r2
 8007230:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8007232:	68bb      	ldr	r3, [r7, #8]
 8007234:	f003 0301 	and.w	r3, r3, #1
 8007238:	2b00      	cmp	r3, #0
 800723a:	d00d      	beq.n	8007258 <put_fat+0xa4>
 800723c:	697b      	ldr	r3, [r7, #20]
 800723e:	781b      	ldrb	r3, [r3, #0]
 8007240:	b25b      	sxtb	r3, r3
 8007242:	f003 030f 	and.w	r3, r3, #15
 8007246:	b25a      	sxtb	r2, r3
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	b25b      	sxtb	r3, r3
 800724c:	011b      	lsls	r3, r3, #4
 800724e:	b25b      	sxtb	r3, r3
 8007250:	4313      	orrs	r3, r2
 8007252:	b25b      	sxtb	r3, r3
 8007254:	b2db      	uxtb	r3, r3
 8007256:	e001      	b.n	800725c <put_fat+0xa8>
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	b2db      	uxtb	r3, r3
 800725c:	697a      	ldr	r2, [r7, #20]
 800725e:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8007260:	68fb      	ldr	r3, [r7, #12]
 8007262:	2201      	movs	r2, #1
 8007264:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8007266:	68fb      	ldr	r3, [r7, #12]
 8007268:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800726a:	69bb      	ldr	r3, [r7, #24]
 800726c:	0a5b      	lsrs	r3, r3, #9
 800726e:	4413      	add	r3, r2
 8007270:	4619      	mov	r1, r3
 8007272:	68f8      	ldr	r0, [r7, #12]
 8007274:	f7ff fe3c 	bl	8006ef0 <move_window>
 8007278:	4603      	mov	r3, r0
 800727a:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800727c:	7ffb      	ldrb	r3, [r7, #31]
 800727e:	2b00      	cmp	r3, #0
 8007280:	d178      	bne.n	8007374 <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 8007282:	68fb      	ldr	r3, [r7, #12]
 8007284:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8007288:	69bb      	ldr	r3, [r7, #24]
 800728a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800728e:	4413      	add	r3, r2
 8007290:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8007292:	68bb      	ldr	r3, [r7, #8]
 8007294:	f003 0301 	and.w	r3, r3, #1
 8007298:	2b00      	cmp	r3, #0
 800729a:	d003      	beq.n	80072a4 <put_fat+0xf0>
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	091b      	lsrs	r3, r3, #4
 80072a0:	b2db      	uxtb	r3, r3
 80072a2:	e00e      	b.n	80072c2 <put_fat+0x10e>
 80072a4:	697b      	ldr	r3, [r7, #20]
 80072a6:	781b      	ldrb	r3, [r3, #0]
 80072a8:	b25b      	sxtb	r3, r3
 80072aa:	f023 030f 	bic.w	r3, r3, #15
 80072ae:	b25a      	sxtb	r2, r3
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	0a1b      	lsrs	r3, r3, #8
 80072b4:	b25b      	sxtb	r3, r3
 80072b6:	f003 030f 	and.w	r3, r3, #15
 80072ba:	b25b      	sxtb	r3, r3
 80072bc:	4313      	orrs	r3, r2
 80072be:	b25b      	sxtb	r3, r3
 80072c0:	b2db      	uxtb	r3, r3
 80072c2:	697a      	ldr	r2, [r7, #20]
 80072c4:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 80072c6:	68fb      	ldr	r3, [r7, #12]
 80072c8:	2201      	movs	r2, #1
 80072ca:	70da      	strb	r2, [r3, #3]
			break;
 80072cc:	e057      	b.n	800737e <put_fat+0x1ca>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 80072ce:	68fb      	ldr	r3, [r7, #12]
 80072d0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80072d2:	68bb      	ldr	r3, [r7, #8]
 80072d4:	0a1b      	lsrs	r3, r3, #8
 80072d6:	4413      	add	r3, r2
 80072d8:	4619      	mov	r1, r3
 80072da:	68f8      	ldr	r0, [r7, #12]
 80072dc:	f7ff fe08 	bl	8006ef0 <move_window>
 80072e0:	4603      	mov	r3, r0
 80072e2:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80072e4:	7ffb      	ldrb	r3, [r7, #31]
 80072e6:	2b00      	cmp	r3, #0
 80072e8:	d146      	bne.n	8007378 <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 80072ea:	68fb      	ldr	r3, [r7, #12]
 80072ec:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 80072f0:	68bb      	ldr	r3, [r7, #8]
 80072f2:	005b      	lsls	r3, r3, #1
 80072f4:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 80072f8:	4413      	add	r3, r2
 80072fa:	687a      	ldr	r2, [r7, #4]
 80072fc:	b292      	uxth	r2, r2
 80072fe:	4611      	mov	r1, r2
 8007300:	4618      	mov	r0, r3
 8007302:	f7ff fb7f 	bl	8006a04 <st_word>
			fs->wflag = 1;
 8007306:	68fb      	ldr	r3, [r7, #12]
 8007308:	2201      	movs	r2, #1
 800730a:	70da      	strb	r2, [r3, #3]
			break;
 800730c:	e037      	b.n	800737e <put_fat+0x1ca>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800730e:	68fb      	ldr	r3, [r7, #12]
 8007310:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007312:	68bb      	ldr	r3, [r7, #8]
 8007314:	09db      	lsrs	r3, r3, #7
 8007316:	4413      	add	r3, r2
 8007318:	4619      	mov	r1, r3
 800731a:	68f8      	ldr	r0, [r7, #12]
 800731c:	f7ff fde8 	bl	8006ef0 <move_window>
 8007320:	4603      	mov	r3, r0
 8007322:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8007324:	7ffb      	ldrb	r3, [r7, #31]
 8007326:	2b00      	cmp	r3, #0
 8007328:	d128      	bne.n	800737c <put_fat+0x1c8>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 8007330:	68fb      	ldr	r3, [r7, #12]
 8007332:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8007336:	68bb      	ldr	r3, [r7, #8]
 8007338:	009b      	lsls	r3, r3, #2
 800733a:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800733e:	4413      	add	r3, r2
 8007340:	4618      	mov	r0, r3
 8007342:	f7ff fb3c 	bl	80069be <ld_dword>
 8007346:	4603      	mov	r3, r0
 8007348:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 800734c:	4323      	orrs	r3, r4
 800734e:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8007350:	68fb      	ldr	r3, [r7, #12]
 8007352:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8007356:	68bb      	ldr	r3, [r7, #8]
 8007358:	009b      	lsls	r3, r3, #2
 800735a:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800735e:	4413      	add	r3, r2
 8007360:	6879      	ldr	r1, [r7, #4]
 8007362:	4618      	mov	r0, r3
 8007364:	f7ff fb69 	bl	8006a3a <st_dword>
			fs->wflag = 1;
 8007368:	68fb      	ldr	r3, [r7, #12]
 800736a:	2201      	movs	r2, #1
 800736c:	70da      	strb	r2, [r3, #3]
			break;
 800736e:	e006      	b.n	800737e <put_fat+0x1ca>
			if (res != FR_OK) break;
 8007370:	bf00      	nop
 8007372:	e004      	b.n	800737e <put_fat+0x1ca>
			if (res != FR_OK) break;
 8007374:	bf00      	nop
 8007376:	e002      	b.n	800737e <put_fat+0x1ca>
			if (res != FR_OK) break;
 8007378:	bf00      	nop
 800737a:	e000      	b.n	800737e <put_fat+0x1ca>
			if (res != FR_OK) break;
 800737c:	bf00      	nop
		}
	}
	return res;
 800737e:	7ffb      	ldrb	r3, [r7, #31]
}
 8007380:	4618      	mov	r0, r3
 8007382:	3724      	adds	r7, #36	@ 0x24
 8007384:	46bd      	mov	sp, r7
 8007386:	bd90      	pop	{r4, r7, pc}

08007388 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 8007388:	b580      	push	{r7, lr}
 800738a:	b088      	sub	sp, #32
 800738c:	af00      	add	r7, sp, #0
 800738e:	60f8      	str	r0, [r7, #12]
 8007390:	60b9      	str	r1, [r7, #8]
 8007392:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 8007394:	2300      	movs	r3, #0
 8007396:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8007398:	68fb      	ldr	r3, [r7, #12]
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800739e:	68bb      	ldr	r3, [r7, #8]
 80073a0:	2b01      	cmp	r3, #1
 80073a2:	d904      	bls.n	80073ae <remove_chain+0x26>
 80073a4:	69bb      	ldr	r3, [r7, #24]
 80073a6:	699b      	ldr	r3, [r3, #24]
 80073a8:	68ba      	ldr	r2, [r7, #8]
 80073aa:	429a      	cmp	r2, r3
 80073ac:	d301      	bcc.n	80073b2 <remove_chain+0x2a>
 80073ae:	2302      	movs	r3, #2
 80073b0:	e04b      	b.n	800744a <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	2b00      	cmp	r3, #0
 80073b6:	d00c      	beq.n	80073d2 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 80073b8:	f04f 32ff 	mov.w	r2, #4294967295
 80073bc:	6879      	ldr	r1, [r7, #4]
 80073be:	69b8      	ldr	r0, [r7, #24]
 80073c0:	f7ff fef8 	bl	80071b4 <put_fat>
 80073c4:	4603      	mov	r3, r0
 80073c6:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 80073c8:	7ffb      	ldrb	r3, [r7, #31]
 80073ca:	2b00      	cmp	r3, #0
 80073cc:	d001      	beq.n	80073d2 <remove_chain+0x4a>
 80073ce:	7ffb      	ldrb	r3, [r7, #31]
 80073d0:	e03b      	b.n	800744a <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 80073d2:	68b9      	ldr	r1, [r7, #8]
 80073d4:	68f8      	ldr	r0, [r7, #12]
 80073d6:	f7ff fe46 	bl	8007066 <get_fat>
 80073da:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 80073dc:	697b      	ldr	r3, [r7, #20]
 80073de:	2b00      	cmp	r3, #0
 80073e0:	d031      	beq.n	8007446 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 80073e2:	697b      	ldr	r3, [r7, #20]
 80073e4:	2b01      	cmp	r3, #1
 80073e6:	d101      	bne.n	80073ec <remove_chain+0x64>
 80073e8:	2302      	movs	r3, #2
 80073ea:	e02e      	b.n	800744a <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 80073ec:	697b      	ldr	r3, [r7, #20]
 80073ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80073f2:	d101      	bne.n	80073f8 <remove_chain+0x70>
 80073f4:	2301      	movs	r3, #1
 80073f6:	e028      	b.n	800744a <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 80073f8:	2200      	movs	r2, #0
 80073fa:	68b9      	ldr	r1, [r7, #8]
 80073fc:	69b8      	ldr	r0, [r7, #24]
 80073fe:	f7ff fed9 	bl	80071b4 <put_fat>
 8007402:	4603      	mov	r3, r0
 8007404:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 8007406:	7ffb      	ldrb	r3, [r7, #31]
 8007408:	2b00      	cmp	r3, #0
 800740a:	d001      	beq.n	8007410 <remove_chain+0x88>
 800740c:	7ffb      	ldrb	r3, [r7, #31]
 800740e:	e01c      	b.n	800744a <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8007410:	69bb      	ldr	r3, [r7, #24]
 8007412:	695a      	ldr	r2, [r3, #20]
 8007414:	69bb      	ldr	r3, [r7, #24]
 8007416:	699b      	ldr	r3, [r3, #24]
 8007418:	3b02      	subs	r3, #2
 800741a:	429a      	cmp	r2, r3
 800741c:	d20b      	bcs.n	8007436 <remove_chain+0xae>
			fs->free_clst++;
 800741e:	69bb      	ldr	r3, [r7, #24]
 8007420:	695b      	ldr	r3, [r3, #20]
 8007422:	1c5a      	adds	r2, r3, #1
 8007424:	69bb      	ldr	r3, [r7, #24]
 8007426:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 8007428:	69bb      	ldr	r3, [r7, #24]
 800742a:	791b      	ldrb	r3, [r3, #4]
 800742c:	f043 0301 	orr.w	r3, r3, #1
 8007430:	b2da      	uxtb	r2, r3
 8007432:	69bb      	ldr	r3, [r7, #24]
 8007434:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 8007436:	697b      	ldr	r3, [r7, #20]
 8007438:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800743a:	69bb      	ldr	r3, [r7, #24]
 800743c:	699b      	ldr	r3, [r3, #24]
 800743e:	68ba      	ldr	r2, [r7, #8]
 8007440:	429a      	cmp	r2, r3
 8007442:	d3c6      	bcc.n	80073d2 <remove_chain+0x4a>
 8007444:	e000      	b.n	8007448 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 8007446:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 8007448:	2300      	movs	r3, #0
}
 800744a:	4618      	mov	r0, r3
 800744c:	3720      	adds	r7, #32
 800744e:	46bd      	mov	sp, r7
 8007450:	bd80      	pop	{r7, pc}

08007452 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8007452:	b580      	push	{r7, lr}
 8007454:	b088      	sub	sp, #32
 8007456:	af00      	add	r7, sp, #0
 8007458:	6078      	str	r0, [r7, #4]
 800745a:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8007462:	683b      	ldr	r3, [r7, #0]
 8007464:	2b00      	cmp	r3, #0
 8007466:	d10d      	bne.n	8007484 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8007468:	693b      	ldr	r3, [r7, #16]
 800746a:	691b      	ldr	r3, [r3, #16]
 800746c:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800746e:	69bb      	ldr	r3, [r7, #24]
 8007470:	2b00      	cmp	r3, #0
 8007472:	d004      	beq.n	800747e <create_chain+0x2c>
 8007474:	693b      	ldr	r3, [r7, #16]
 8007476:	699b      	ldr	r3, [r3, #24]
 8007478:	69ba      	ldr	r2, [r7, #24]
 800747a:	429a      	cmp	r2, r3
 800747c:	d31b      	bcc.n	80074b6 <create_chain+0x64>
 800747e:	2301      	movs	r3, #1
 8007480:	61bb      	str	r3, [r7, #24]
 8007482:	e018      	b.n	80074b6 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8007484:	6839      	ldr	r1, [r7, #0]
 8007486:	6878      	ldr	r0, [r7, #4]
 8007488:	f7ff fded 	bl	8007066 <get_fat>
 800748c:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800748e:	68fb      	ldr	r3, [r7, #12]
 8007490:	2b01      	cmp	r3, #1
 8007492:	d801      	bhi.n	8007498 <create_chain+0x46>
 8007494:	2301      	movs	r3, #1
 8007496:	e070      	b.n	800757a <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8007498:	68fb      	ldr	r3, [r7, #12]
 800749a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800749e:	d101      	bne.n	80074a4 <create_chain+0x52>
 80074a0:	68fb      	ldr	r3, [r7, #12]
 80074a2:	e06a      	b.n	800757a <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 80074a4:	693b      	ldr	r3, [r7, #16]
 80074a6:	699b      	ldr	r3, [r3, #24]
 80074a8:	68fa      	ldr	r2, [r7, #12]
 80074aa:	429a      	cmp	r2, r3
 80074ac:	d201      	bcs.n	80074b2 <create_chain+0x60>
 80074ae:	68fb      	ldr	r3, [r7, #12]
 80074b0:	e063      	b.n	800757a <create_chain+0x128>
		scl = clst;
 80074b2:	683b      	ldr	r3, [r7, #0]
 80074b4:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 80074b6:	69bb      	ldr	r3, [r7, #24]
 80074b8:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 80074ba:	69fb      	ldr	r3, [r7, #28]
 80074bc:	3301      	adds	r3, #1
 80074be:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 80074c0:	693b      	ldr	r3, [r7, #16]
 80074c2:	699b      	ldr	r3, [r3, #24]
 80074c4:	69fa      	ldr	r2, [r7, #28]
 80074c6:	429a      	cmp	r2, r3
 80074c8:	d307      	bcc.n	80074da <create_chain+0x88>
				ncl = 2;
 80074ca:	2302      	movs	r3, #2
 80074cc:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 80074ce:	69fa      	ldr	r2, [r7, #28]
 80074d0:	69bb      	ldr	r3, [r7, #24]
 80074d2:	429a      	cmp	r2, r3
 80074d4:	d901      	bls.n	80074da <create_chain+0x88>
 80074d6:	2300      	movs	r3, #0
 80074d8:	e04f      	b.n	800757a <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 80074da:	69f9      	ldr	r1, [r7, #28]
 80074dc:	6878      	ldr	r0, [r7, #4]
 80074de:	f7ff fdc2 	bl	8007066 <get_fat>
 80074e2:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 80074e4:	68fb      	ldr	r3, [r7, #12]
 80074e6:	2b00      	cmp	r3, #0
 80074e8:	d00e      	beq.n	8007508 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 80074ea:	68fb      	ldr	r3, [r7, #12]
 80074ec:	2b01      	cmp	r3, #1
 80074ee:	d003      	beq.n	80074f8 <create_chain+0xa6>
 80074f0:	68fb      	ldr	r3, [r7, #12]
 80074f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80074f6:	d101      	bne.n	80074fc <create_chain+0xaa>
 80074f8:	68fb      	ldr	r3, [r7, #12]
 80074fa:	e03e      	b.n	800757a <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 80074fc:	69fa      	ldr	r2, [r7, #28]
 80074fe:	69bb      	ldr	r3, [r7, #24]
 8007500:	429a      	cmp	r2, r3
 8007502:	d1da      	bne.n	80074ba <create_chain+0x68>
 8007504:	2300      	movs	r3, #0
 8007506:	e038      	b.n	800757a <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 8007508:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800750a:	f04f 32ff 	mov.w	r2, #4294967295
 800750e:	69f9      	ldr	r1, [r7, #28]
 8007510:	6938      	ldr	r0, [r7, #16]
 8007512:	f7ff fe4f 	bl	80071b4 <put_fat>
 8007516:	4603      	mov	r3, r0
 8007518:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800751a:	7dfb      	ldrb	r3, [r7, #23]
 800751c:	2b00      	cmp	r3, #0
 800751e:	d109      	bne.n	8007534 <create_chain+0xe2>
 8007520:	683b      	ldr	r3, [r7, #0]
 8007522:	2b00      	cmp	r3, #0
 8007524:	d006      	beq.n	8007534 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8007526:	69fa      	ldr	r2, [r7, #28]
 8007528:	6839      	ldr	r1, [r7, #0]
 800752a:	6938      	ldr	r0, [r7, #16]
 800752c:	f7ff fe42 	bl	80071b4 <put_fat>
 8007530:	4603      	mov	r3, r0
 8007532:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8007534:	7dfb      	ldrb	r3, [r7, #23]
 8007536:	2b00      	cmp	r3, #0
 8007538:	d116      	bne.n	8007568 <create_chain+0x116>
		fs->last_clst = ncl;
 800753a:	693b      	ldr	r3, [r7, #16]
 800753c:	69fa      	ldr	r2, [r7, #28]
 800753e:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8007540:	693b      	ldr	r3, [r7, #16]
 8007542:	695a      	ldr	r2, [r3, #20]
 8007544:	693b      	ldr	r3, [r7, #16]
 8007546:	699b      	ldr	r3, [r3, #24]
 8007548:	3b02      	subs	r3, #2
 800754a:	429a      	cmp	r2, r3
 800754c:	d804      	bhi.n	8007558 <create_chain+0x106>
 800754e:	693b      	ldr	r3, [r7, #16]
 8007550:	695b      	ldr	r3, [r3, #20]
 8007552:	1e5a      	subs	r2, r3, #1
 8007554:	693b      	ldr	r3, [r7, #16]
 8007556:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 8007558:	693b      	ldr	r3, [r7, #16]
 800755a:	791b      	ldrb	r3, [r3, #4]
 800755c:	f043 0301 	orr.w	r3, r3, #1
 8007560:	b2da      	uxtb	r2, r3
 8007562:	693b      	ldr	r3, [r7, #16]
 8007564:	711a      	strb	r2, [r3, #4]
 8007566:	e007      	b.n	8007578 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8007568:	7dfb      	ldrb	r3, [r7, #23]
 800756a:	2b01      	cmp	r3, #1
 800756c:	d102      	bne.n	8007574 <create_chain+0x122>
 800756e:	f04f 33ff 	mov.w	r3, #4294967295
 8007572:	e000      	b.n	8007576 <create_chain+0x124>
 8007574:	2301      	movs	r3, #1
 8007576:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 8007578:	69fb      	ldr	r3, [r7, #28]
}
 800757a:	4618      	mov	r0, r3
 800757c:	3720      	adds	r7, #32
 800757e:	46bd      	mov	sp, r7
 8007580:	bd80      	pop	{r7, pc}

08007582 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 8007582:	b480      	push	{r7}
 8007584:	b087      	sub	sp, #28
 8007586:	af00      	add	r7, sp, #0
 8007588:	6078      	str	r0, [r7, #4]
 800758a:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007596:	3304      	adds	r3, #4
 8007598:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800759a:	683b      	ldr	r3, [r7, #0]
 800759c:	0a5b      	lsrs	r3, r3, #9
 800759e:	68fa      	ldr	r2, [r7, #12]
 80075a0:	8952      	ldrh	r2, [r2, #10]
 80075a2:	fbb3 f3f2 	udiv	r3, r3, r2
 80075a6:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 80075a8:	693b      	ldr	r3, [r7, #16]
 80075aa:	1d1a      	adds	r2, r3, #4
 80075ac:	613a      	str	r2, [r7, #16]
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 80075b2:	68bb      	ldr	r3, [r7, #8]
 80075b4:	2b00      	cmp	r3, #0
 80075b6:	d101      	bne.n	80075bc <clmt_clust+0x3a>
 80075b8:	2300      	movs	r3, #0
 80075ba:	e010      	b.n	80075de <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 80075bc:	697a      	ldr	r2, [r7, #20]
 80075be:	68bb      	ldr	r3, [r7, #8]
 80075c0:	429a      	cmp	r2, r3
 80075c2:	d307      	bcc.n	80075d4 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 80075c4:	697a      	ldr	r2, [r7, #20]
 80075c6:	68bb      	ldr	r3, [r7, #8]
 80075c8:	1ad3      	subs	r3, r2, r3
 80075ca:	617b      	str	r3, [r7, #20]
 80075cc:	693b      	ldr	r3, [r7, #16]
 80075ce:	3304      	adds	r3, #4
 80075d0:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 80075d2:	e7e9      	b.n	80075a8 <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 80075d4:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 80075d6:	693b      	ldr	r3, [r7, #16]
 80075d8:	681a      	ldr	r2, [r3, #0]
 80075da:	697b      	ldr	r3, [r7, #20]
 80075dc:	4413      	add	r3, r2
}
 80075de:	4618      	mov	r0, r3
 80075e0:	371c      	adds	r7, #28
 80075e2:	46bd      	mov	sp, r7
 80075e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075e8:	4770      	bx	lr

080075ea <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 80075ea:	b580      	push	{r7, lr}
 80075ec:	b086      	sub	sp, #24
 80075ee:	af00      	add	r7, sp, #0
 80075f0:	6078      	str	r0, [r7, #4]
 80075f2:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 80075fa:	683b      	ldr	r3, [r7, #0]
 80075fc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007600:	d204      	bcs.n	800760c <dir_sdi+0x22>
 8007602:	683b      	ldr	r3, [r7, #0]
 8007604:	f003 031f 	and.w	r3, r3, #31
 8007608:	2b00      	cmp	r3, #0
 800760a:	d001      	beq.n	8007610 <dir_sdi+0x26>
		return FR_INT_ERR;
 800760c:	2302      	movs	r3, #2
 800760e:	e063      	b.n	80076d8 <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	683a      	ldr	r2, [r7, #0]
 8007614:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	689b      	ldr	r3, [r3, #8]
 800761a:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800761c:	697b      	ldr	r3, [r7, #20]
 800761e:	2b00      	cmp	r3, #0
 8007620:	d106      	bne.n	8007630 <dir_sdi+0x46>
 8007622:	693b      	ldr	r3, [r7, #16]
 8007624:	781b      	ldrb	r3, [r3, #0]
 8007626:	2b02      	cmp	r3, #2
 8007628:	d902      	bls.n	8007630 <dir_sdi+0x46>
		clst = fs->dirbase;
 800762a:	693b      	ldr	r3, [r7, #16]
 800762c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800762e:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8007630:	697b      	ldr	r3, [r7, #20]
 8007632:	2b00      	cmp	r3, #0
 8007634:	d10c      	bne.n	8007650 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8007636:	683b      	ldr	r3, [r7, #0]
 8007638:	095b      	lsrs	r3, r3, #5
 800763a:	693a      	ldr	r2, [r7, #16]
 800763c:	8912      	ldrh	r2, [r2, #8]
 800763e:	4293      	cmp	r3, r2
 8007640:	d301      	bcc.n	8007646 <dir_sdi+0x5c>
 8007642:	2302      	movs	r3, #2
 8007644:	e048      	b.n	80076d8 <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 8007646:	693b      	ldr	r3, [r7, #16]
 8007648:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	61da      	str	r2, [r3, #28]
 800764e:	e029      	b.n	80076a4 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8007650:	693b      	ldr	r3, [r7, #16]
 8007652:	895b      	ldrh	r3, [r3, #10]
 8007654:	025b      	lsls	r3, r3, #9
 8007656:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8007658:	e019      	b.n	800768e <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	6979      	ldr	r1, [r7, #20]
 800765e:	4618      	mov	r0, r3
 8007660:	f7ff fd01 	bl	8007066 <get_fat>
 8007664:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8007666:	697b      	ldr	r3, [r7, #20]
 8007668:	f1b3 3fff 	cmp.w	r3, #4294967295
 800766c:	d101      	bne.n	8007672 <dir_sdi+0x88>
 800766e:	2301      	movs	r3, #1
 8007670:	e032      	b.n	80076d8 <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8007672:	697b      	ldr	r3, [r7, #20]
 8007674:	2b01      	cmp	r3, #1
 8007676:	d904      	bls.n	8007682 <dir_sdi+0x98>
 8007678:	693b      	ldr	r3, [r7, #16]
 800767a:	699b      	ldr	r3, [r3, #24]
 800767c:	697a      	ldr	r2, [r7, #20]
 800767e:	429a      	cmp	r2, r3
 8007680:	d301      	bcc.n	8007686 <dir_sdi+0x9c>
 8007682:	2302      	movs	r3, #2
 8007684:	e028      	b.n	80076d8 <dir_sdi+0xee>
			ofs -= csz;
 8007686:	683a      	ldr	r2, [r7, #0]
 8007688:	68fb      	ldr	r3, [r7, #12]
 800768a:	1ad3      	subs	r3, r2, r3
 800768c:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800768e:	683a      	ldr	r2, [r7, #0]
 8007690:	68fb      	ldr	r3, [r7, #12]
 8007692:	429a      	cmp	r2, r3
 8007694:	d2e1      	bcs.n	800765a <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 8007696:	6979      	ldr	r1, [r7, #20]
 8007698:	6938      	ldr	r0, [r7, #16]
 800769a:	f7ff fcc5 	bl	8007028 <clust2sect>
 800769e:	4602      	mov	r2, r0
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	697a      	ldr	r2, [r7, #20]
 80076a8:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	69db      	ldr	r3, [r3, #28]
 80076ae:	2b00      	cmp	r3, #0
 80076b0:	d101      	bne.n	80076b6 <dir_sdi+0xcc>
 80076b2:	2302      	movs	r3, #2
 80076b4:	e010      	b.n	80076d8 <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	69da      	ldr	r2, [r3, #28]
 80076ba:	683b      	ldr	r3, [r7, #0]
 80076bc:	0a5b      	lsrs	r3, r3, #9
 80076be:	441a      	add	r2, r3
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 80076c4:	693b      	ldr	r3, [r7, #16]
 80076c6:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 80076ca:	683b      	ldr	r3, [r7, #0]
 80076cc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80076d0:	441a      	add	r2, r3
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	621a      	str	r2, [r3, #32]

	return FR_OK;
 80076d6:	2300      	movs	r3, #0
}
 80076d8:	4618      	mov	r0, r3
 80076da:	3718      	adds	r7, #24
 80076dc:	46bd      	mov	sp, r7
 80076de:	bd80      	pop	{r7, pc}

080076e0 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 80076e0:	b580      	push	{r7, lr}
 80076e2:	b086      	sub	sp, #24
 80076e4:	af00      	add	r7, sp, #0
 80076e6:	6078      	str	r0, [r7, #4]
 80076e8:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	695b      	ldr	r3, [r3, #20]
 80076f4:	3320      	adds	r3, #32
 80076f6:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	69db      	ldr	r3, [r3, #28]
 80076fc:	2b00      	cmp	r3, #0
 80076fe:	d003      	beq.n	8007708 <dir_next+0x28>
 8007700:	68bb      	ldr	r3, [r7, #8]
 8007702:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007706:	d301      	bcc.n	800770c <dir_next+0x2c>
 8007708:	2304      	movs	r3, #4
 800770a:	e0aa      	b.n	8007862 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800770c:	68bb      	ldr	r3, [r7, #8]
 800770e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007712:	2b00      	cmp	r3, #0
 8007714:	f040 8098 	bne.w	8007848 <dir_next+0x168>
		dp->sect++;				/* Next sector */
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	69db      	ldr	r3, [r3, #28]
 800771c:	1c5a      	adds	r2, r3, #1
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	699b      	ldr	r3, [r3, #24]
 8007726:	2b00      	cmp	r3, #0
 8007728:	d10b      	bne.n	8007742 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800772a:	68bb      	ldr	r3, [r7, #8]
 800772c:	095b      	lsrs	r3, r3, #5
 800772e:	68fa      	ldr	r2, [r7, #12]
 8007730:	8912      	ldrh	r2, [r2, #8]
 8007732:	4293      	cmp	r3, r2
 8007734:	f0c0 8088 	bcc.w	8007848 <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	2200      	movs	r2, #0
 800773c:	61da      	str	r2, [r3, #28]
 800773e:	2304      	movs	r3, #4
 8007740:	e08f      	b.n	8007862 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8007742:	68bb      	ldr	r3, [r7, #8]
 8007744:	0a5b      	lsrs	r3, r3, #9
 8007746:	68fa      	ldr	r2, [r7, #12]
 8007748:	8952      	ldrh	r2, [r2, #10]
 800774a:	3a01      	subs	r2, #1
 800774c:	4013      	ands	r3, r2
 800774e:	2b00      	cmp	r3, #0
 8007750:	d17a      	bne.n	8007848 <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8007752:	687a      	ldr	r2, [r7, #4]
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	699b      	ldr	r3, [r3, #24]
 8007758:	4619      	mov	r1, r3
 800775a:	4610      	mov	r0, r2
 800775c:	f7ff fc83 	bl	8007066 <get_fat>
 8007760:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8007762:	697b      	ldr	r3, [r7, #20]
 8007764:	2b01      	cmp	r3, #1
 8007766:	d801      	bhi.n	800776c <dir_next+0x8c>
 8007768:	2302      	movs	r3, #2
 800776a:	e07a      	b.n	8007862 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800776c:	697b      	ldr	r3, [r7, #20]
 800776e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007772:	d101      	bne.n	8007778 <dir_next+0x98>
 8007774:	2301      	movs	r3, #1
 8007776:	e074      	b.n	8007862 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 8007778:	68fb      	ldr	r3, [r7, #12]
 800777a:	699b      	ldr	r3, [r3, #24]
 800777c:	697a      	ldr	r2, [r7, #20]
 800777e:	429a      	cmp	r2, r3
 8007780:	d358      	bcc.n	8007834 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8007782:	683b      	ldr	r3, [r7, #0]
 8007784:	2b00      	cmp	r3, #0
 8007786:	d104      	bne.n	8007792 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	2200      	movs	r2, #0
 800778c:	61da      	str	r2, [r3, #28]
 800778e:	2304      	movs	r3, #4
 8007790:	e067      	b.n	8007862 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8007792:	687a      	ldr	r2, [r7, #4]
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	699b      	ldr	r3, [r3, #24]
 8007798:	4619      	mov	r1, r3
 800779a:	4610      	mov	r0, r2
 800779c:	f7ff fe59 	bl	8007452 <create_chain>
 80077a0:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 80077a2:	697b      	ldr	r3, [r7, #20]
 80077a4:	2b00      	cmp	r3, #0
 80077a6:	d101      	bne.n	80077ac <dir_next+0xcc>
 80077a8:	2307      	movs	r3, #7
 80077aa:	e05a      	b.n	8007862 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 80077ac:	697b      	ldr	r3, [r7, #20]
 80077ae:	2b01      	cmp	r3, #1
 80077b0:	d101      	bne.n	80077b6 <dir_next+0xd6>
 80077b2:	2302      	movs	r3, #2
 80077b4:	e055      	b.n	8007862 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 80077b6:	697b      	ldr	r3, [r7, #20]
 80077b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80077bc:	d101      	bne.n	80077c2 <dir_next+0xe2>
 80077be:	2301      	movs	r3, #1
 80077c0:	e04f      	b.n	8007862 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 80077c2:	68f8      	ldr	r0, [r7, #12]
 80077c4:	f7ff fb50 	bl	8006e68 <sync_window>
 80077c8:	4603      	mov	r3, r0
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	d001      	beq.n	80077d2 <dir_next+0xf2>
 80077ce:	2301      	movs	r3, #1
 80077d0:	e047      	b.n	8007862 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 80077d2:	68fb      	ldr	r3, [r7, #12]
 80077d4:	3334      	adds	r3, #52	@ 0x34
 80077d6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80077da:	2100      	movs	r1, #0
 80077dc:	4618      	mov	r0, r3
 80077de:	f7ff f979 	bl	8006ad4 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 80077e2:	2300      	movs	r3, #0
 80077e4:	613b      	str	r3, [r7, #16]
 80077e6:	6979      	ldr	r1, [r7, #20]
 80077e8:	68f8      	ldr	r0, [r7, #12]
 80077ea:	f7ff fc1d 	bl	8007028 <clust2sect>
 80077ee:	4602      	mov	r2, r0
 80077f0:	68fb      	ldr	r3, [r7, #12]
 80077f2:	631a      	str	r2, [r3, #48]	@ 0x30
 80077f4:	e012      	b.n	800781c <dir_next+0x13c>
						fs->wflag = 1;
 80077f6:	68fb      	ldr	r3, [r7, #12]
 80077f8:	2201      	movs	r2, #1
 80077fa:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 80077fc:	68f8      	ldr	r0, [r7, #12]
 80077fe:	f7ff fb33 	bl	8006e68 <sync_window>
 8007802:	4603      	mov	r3, r0
 8007804:	2b00      	cmp	r3, #0
 8007806:	d001      	beq.n	800780c <dir_next+0x12c>
 8007808:	2301      	movs	r3, #1
 800780a:	e02a      	b.n	8007862 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800780c:	693b      	ldr	r3, [r7, #16]
 800780e:	3301      	adds	r3, #1
 8007810:	613b      	str	r3, [r7, #16]
 8007812:	68fb      	ldr	r3, [r7, #12]
 8007814:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007816:	1c5a      	adds	r2, r3, #1
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	631a      	str	r2, [r3, #48]	@ 0x30
 800781c:	68fb      	ldr	r3, [r7, #12]
 800781e:	895b      	ldrh	r3, [r3, #10]
 8007820:	461a      	mov	r2, r3
 8007822:	693b      	ldr	r3, [r7, #16]
 8007824:	4293      	cmp	r3, r2
 8007826:	d3e6      	bcc.n	80077f6 <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 8007828:	68fb      	ldr	r3, [r7, #12]
 800782a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800782c:	693b      	ldr	r3, [r7, #16]
 800782e:	1ad2      	subs	r2, r2, r3
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	631a      	str	r2, [r3, #48]	@ 0x30
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	697a      	ldr	r2, [r7, #20]
 8007838:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800783a:	6979      	ldr	r1, [r7, #20]
 800783c:	68f8      	ldr	r0, [r7, #12]
 800783e:	f7ff fbf3 	bl	8007028 <clust2sect>
 8007842:	4602      	mov	r2, r0
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	68ba      	ldr	r2, [r7, #8]
 800784c:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800784e:	68fb      	ldr	r3, [r7, #12]
 8007850:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8007854:	68bb      	ldr	r3, [r7, #8]
 8007856:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800785a:	441a      	add	r2, r3
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8007860:	2300      	movs	r3, #0
}
 8007862:	4618      	mov	r0, r3
 8007864:	3718      	adds	r7, #24
 8007866:	46bd      	mov	sp, r7
 8007868:	bd80      	pop	{r7, pc}

0800786a <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800786a:	b580      	push	{r7, lr}
 800786c:	b086      	sub	sp, #24
 800786e:	af00      	add	r7, sp, #0
 8007870:	6078      	str	r0, [r7, #4]
 8007872:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800787a:	2100      	movs	r1, #0
 800787c:	6878      	ldr	r0, [r7, #4]
 800787e:	f7ff feb4 	bl	80075ea <dir_sdi>
 8007882:	4603      	mov	r3, r0
 8007884:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8007886:	7dfb      	ldrb	r3, [r7, #23]
 8007888:	2b00      	cmp	r3, #0
 800788a:	d12b      	bne.n	80078e4 <dir_alloc+0x7a>
		n = 0;
 800788c:	2300      	movs	r3, #0
 800788e:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	69db      	ldr	r3, [r3, #28]
 8007894:	4619      	mov	r1, r3
 8007896:	68f8      	ldr	r0, [r7, #12]
 8007898:	f7ff fb2a 	bl	8006ef0 <move_window>
 800789c:	4603      	mov	r3, r0
 800789e:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 80078a0:	7dfb      	ldrb	r3, [r7, #23]
 80078a2:	2b00      	cmp	r3, #0
 80078a4:	d11d      	bne.n	80078e2 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	6a1b      	ldr	r3, [r3, #32]
 80078aa:	781b      	ldrb	r3, [r3, #0]
 80078ac:	2be5      	cmp	r3, #229	@ 0xe5
 80078ae:	d004      	beq.n	80078ba <dir_alloc+0x50>
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	6a1b      	ldr	r3, [r3, #32]
 80078b4:	781b      	ldrb	r3, [r3, #0]
 80078b6:	2b00      	cmp	r3, #0
 80078b8:	d107      	bne.n	80078ca <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 80078ba:	693b      	ldr	r3, [r7, #16]
 80078bc:	3301      	adds	r3, #1
 80078be:	613b      	str	r3, [r7, #16]
 80078c0:	693a      	ldr	r2, [r7, #16]
 80078c2:	683b      	ldr	r3, [r7, #0]
 80078c4:	429a      	cmp	r2, r3
 80078c6:	d102      	bne.n	80078ce <dir_alloc+0x64>
 80078c8:	e00c      	b.n	80078e4 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 80078ca:	2300      	movs	r3, #0
 80078cc:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 80078ce:	2101      	movs	r1, #1
 80078d0:	6878      	ldr	r0, [r7, #4]
 80078d2:	f7ff ff05 	bl	80076e0 <dir_next>
 80078d6:	4603      	mov	r3, r0
 80078d8:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 80078da:	7dfb      	ldrb	r3, [r7, #23]
 80078dc:	2b00      	cmp	r3, #0
 80078de:	d0d7      	beq.n	8007890 <dir_alloc+0x26>
 80078e0:	e000      	b.n	80078e4 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 80078e2:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 80078e4:	7dfb      	ldrb	r3, [r7, #23]
 80078e6:	2b04      	cmp	r3, #4
 80078e8:	d101      	bne.n	80078ee <dir_alloc+0x84>
 80078ea:	2307      	movs	r3, #7
 80078ec:	75fb      	strb	r3, [r7, #23]
	return res;
 80078ee:	7dfb      	ldrb	r3, [r7, #23]
}
 80078f0:	4618      	mov	r0, r3
 80078f2:	3718      	adds	r7, #24
 80078f4:	46bd      	mov	sp, r7
 80078f6:	bd80      	pop	{r7, pc}

080078f8 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 80078f8:	b580      	push	{r7, lr}
 80078fa:	b084      	sub	sp, #16
 80078fc:	af00      	add	r7, sp, #0
 80078fe:	6078      	str	r0, [r7, #4]
 8007900:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8007902:	683b      	ldr	r3, [r7, #0]
 8007904:	331a      	adds	r3, #26
 8007906:	4618      	mov	r0, r3
 8007908:	f7ff f840 	bl	800698c <ld_word>
 800790c:	4603      	mov	r3, r0
 800790e:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	781b      	ldrb	r3, [r3, #0]
 8007914:	2b03      	cmp	r3, #3
 8007916:	d109      	bne.n	800792c <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8007918:	683b      	ldr	r3, [r7, #0]
 800791a:	3314      	adds	r3, #20
 800791c:	4618      	mov	r0, r3
 800791e:	f7ff f835 	bl	800698c <ld_word>
 8007922:	4603      	mov	r3, r0
 8007924:	041b      	lsls	r3, r3, #16
 8007926:	68fa      	ldr	r2, [r7, #12]
 8007928:	4313      	orrs	r3, r2
 800792a:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800792c:	68fb      	ldr	r3, [r7, #12]
}
 800792e:	4618      	mov	r0, r3
 8007930:	3710      	adds	r7, #16
 8007932:	46bd      	mov	sp, r7
 8007934:	bd80      	pop	{r7, pc}

08007936 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8007936:	b580      	push	{r7, lr}
 8007938:	b084      	sub	sp, #16
 800793a:	af00      	add	r7, sp, #0
 800793c:	60f8      	str	r0, [r7, #12]
 800793e:	60b9      	str	r1, [r7, #8]
 8007940:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8007942:	68bb      	ldr	r3, [r7, #8]
 8007944:	331a      	adds	r3, #26
 8007946:	687a      	ldr	r2, [r7, #4]
 8007948:	b292      	uxth	r2, r2
 800794a:	4611      	mov	r1, r2
 800794c:	4618      	mov	r0, r3
 800794e:	f7ff f859 	bl	8006a04 <st_word>
	if (fs->fs_type == FS_FAT32) {
 8007952:	68fb      	ldr	r3, [r7, #12]
 8007954:	781b      	ldrb	r3, [r3, #0]
 8007956:	2b03      	cmp	r3, #3
 8007958:	d109      	bne.n	800796e <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800795a:	68bb      	ldr	r3, [r7, #8]
 800795c:	f103 0214 	add.w	r2, r3, #20
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	0c1b      	lsrs	r3, r3, #16
 8007964:	b29b      	uxth	r3, r3
 8007966:	4619      	mov	r1, r3
 8007968:	4610      	mov	r0, r2
 800796a:	f7ff f84b 	bl	8006a04 <st_word>
	}
}
 800796e:	bf00      	nop
 8007970:	3710      	adds	r7, #16
 8007972:	46bd      	mov	sp, r7
 8007974:	bd80      	pop	{r7, pc}
	...

08007978 <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 8007978:	b590      	push	{r4, r7, lr}
 800797a:	b087      	sub	sp, #28
 800797c:	af00      	add	r7, sp, #0
 800797e:	6078      	str	r0, [r7, #4]
 8007980:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 8007982:	683b      	ldr	r3, [r7, #0]
 8007984:	331a      	adds	r3, #26
 8007986:	4618      	mov	r0, r3
 8007988:	f7ff f800 	bl	800698c <ld_word>
 800798c:	4603      	mov	r3, r0
 800798e:	2b00      	cmp	r3, #0
 8007990:	d001      	beq.n	8007996 <cmp_lfn+0x1e>
 8007992:	2300      	movs	r3, #0
 8007994:	e059      	b.n	8007a4a <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 8007996:	683b      	ldr	r3, [r7, #0]
 8007998:	781b      	ldrb	r3, [r3, #0]
 800799a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800799e:	1e5a      	subs	r2, r3, #1
 80079a0:	4613      	mov	r3, r2
 80079a2:	005b      	lsls	r3, r3, #1
 80079a4:	4413      	add	r3, r2
 80079a6:	009b      	lsls	r3, r3, #2
 80079a8:	4413      	add	r3, r2
 80079aa:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 80079ac:	2301      	movs	r3, #1
 80079ae:	81fb      	strh	r3, [r7, #14]
 80079b0:	2300      	movs	r3, #0
 80079b2:	613b      	str	r3, [r7, #16]
 80079b4:	e033      	b.n	8007a1e <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 80079b6:	4a27      	ldr	r2, [pc, #156]	@ (8007a54 <cmp_lfn+0xdc>)
 80079b8:	693b      	ldr	r3, [r7, #16]
 80079ba:	4413      	add	r3, r2
 80079bc:	781b      	ldrb	r3, [r3, #0]
 80079be:	461a      	mov	r2, r3
 80079c0:	683b      	ldr	r3, [r7, #0]
 80079c2:	4413      	add	r3, r2
 80079c4:	4618      	mov	r0, r3
 80079c6:	f7fe ffe1 	bl	800698c <ld_word>
 80079ca:	4603      	mov	r3, r0
 80079cc:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 80079ce:	89fb      	ldrh	r3, [r7, #14]
 80079d0:	2b00      	cmp	r3, #0
 80079d2:	d01a      	beq.n	8007a0a <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 80079d4:	697b      	ldr	r3, [r7, #20]
 80079d6:	2bfe      	cmp	r3, #254	@ 0xfe
 80079d8:	d812      	bhi.n	8007a00 <cmp_lfn+0x88>
 80079da:	89bb      	ldrh	r3, [r7, #12]
 80079dc:	4618      	mov	r0, r3
 80079de:	f002 fb99 	bl	800a114 <ff_wtoupper>
 80079e2:	4603      	mov	r3, r0
 80079e4:	461c      	mov	r4, r3
 80079e6:	697b      	ldr	r3, [r7, #20]
 80079e8:	1c5a      	adds	r2, r3, #1
 80079ea:	617a      	str	r2, [r7, #20]
 80079ec:	005b      	lsls	r3, r3, #1
 80079ee:	687a      	ldr	r2, [r7, #4]
 80079f0:	4413      	add	r3, r2
 80079f2:	881b      	ldrh	r3, [r3, #0]
 80079f4:	4618      	mov	r0, r3
 80079f6:	f002 fb8d 	bl	800a114 <ff_wtoupper>
 80079fa:	4603      	mov	r3, r0
 80079fc:	429c      	cmp	r4, r3
 80079fe:	d001      	beq.n	8007a04 <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 8007a00:	2300      	movs	r3, #0
 8007a02:	e022      	b.n	8007a4a <cmp_lfn+0xd2>
			}
			wc = uc;
 8007a04:	89bb      	ldrh	r3, [r7, #12]
 8007a06:	81fb      	strh	r3, [r7, #14]
 8007a08:	e006      	b.n	8007a18 <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 8007a0a:	89bb      	ldrh	r3, [r7, #12]
 8007a0c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8007a10:	4293      	cmp	r3, r2
 8007a12:	d001      	beq.n	8007a18 <cmp_lfn+0xa0>
 8007a14:	2300      	movs	r3, #0
 8007a16:	e018      	b.n	8007a4a <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8007a18:	693b      	ldr	r3, [r7, #16]
 8007a1a:	3301      	adds	r3, #1
 8007a1c:	613b      	str	r3, [r7, #16]
 8007a1e:	693b      	ldr	r3, [r7, #16]
 8007a20:	2b0c      	cmp	r3, #12
 8007a22:	d9c8      	bls.n	80079b6 <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 8007a24:	683b      	ldr	r3, [r7, #0]
 8007a26:	781b      	ldrb	r3, [r3, #0]
 8007a28:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007a2c:	2b00      	cmp	r3, #0
 8007a2e:	d00b      	beq.n	8007a48 <cmp_lfn+0xd0>
 8007a30:	89fb      	ldrh	r3, [r7, #14]
 8007a32:	2b00      	cmp	r3, #0
 8007a34:	d008      	beq.n	8007a48 <cmp_lfn+0xd0>
 8007a36:	697b      	ldr	r3, [r7, #20]
 8007a38:	005b      	lsls	r3, r3, #1
 8007a3a:	687a      	ldr	r2, [r7, #4]
 8007a3c:	4413      	add	r3, r2
 8007a3e:	881b      	ldrh	r3, [r3, #0]
 8007a40:	2b00      	cmp	r3, #0
 8007a42:	d001      	beq.n	8007a48 <cmp_lfn+0xd0>
 8007a44:	2300      	movs	r3, #0
 8007a46:	e000      	b.n	8007a4a <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 8007a48:	2301      	movs	r3, #1
}
 8007a4a:	4618      	mov	r0, r3
 8007a4c:	371c      	adds	r7, #28
 8007a4e:	46bd      	mov	sp, r7
 8007a50:	bd90      	pop	{r4, r7, pc}
 8007a52:	bf00      	nop
 8007a54:	0800b738 	.word	0x0800b738

08007a58 <pick_lfn>:
static
int pick_lfn (			/* 1:succeeded, 0:buffer overflow or invalid LFN entry */
	WCHAR* lfnbuf,		/* Pointer to the LFN working buffer */
	BYTE* dir			/* Pointer to the LFN entry */
)
{
 8007a58:	b580      	push	{r7, lr}
 8007a5a:	b086      	sub	sp, #24
 8007a5c:	af00      	add	r7, sp, #0
 8007a5e:	6078      	str	r0, [r7, #4]
 8007a60:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO is 0 */
 8007a62:	683b      	ldr	r3, [r7, #0]
 8007a64:	331a      	adds	r3, #26
 8007a66:	4618      	mov	r0, r3
 8007a68:	f7fe ff90 	bl	800698c <ld_word>
 8007a6c:	4603      	mov	r3, r0
 8007a6e:	2b00      	cmp	r3, #0
 8007a70:	d001      	beq.n	8007a76 <pick_lfn+0x1e>
 8007a72:	2300      	movs	r3, #0
 8007a74:	e04d      	b.n	8007b12 <pick_lfn+0xba>

	i = ((dir[LDIR_Ord] & ~LLEF) - 1) * 13;	/* Offset in the LFN buffer */
 8007a76:	683b      	ldr	r3, [r7, #0]
 8007a78:	781b      	ldrb	r3, [r3, #0]
 8007a7a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007a7e:	1e5a      	subs	r2, r3, #1
 8007a80:	4613      	mov	r3, r2
 8007a82:	005b      	lsls	r3, r3, #1
 8007a84:	4413      	add	r3, r2
 8007a86:	009b      	lsls	r3, r3, #2
 8007a88:	4413      	add	r3, r2
 8007a8a:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8007a8c:	2301      	movs	r3, #1
 8007a8e:	81fb      	strh	r3, [r7, #14]
 8007a90:	2300      	movs	r3, #0
 8007a92:	613b      	str	r3, [r7, #16]
 8007a94:	e028      	b.n	8007ae8 <pick_lfn+0x90>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 8007a96:	4a21      	ldr	r2, [pc, #132]	@ (8007b1c <pick_lfn+0xc4>)
 8007a98:	693b      	ldr	r3, [r7, #16]
 8007a9a:	4413      	add	r3, r2
 8007a9c:	781b      	ldrb	r3, [r3, #0]
 8007a9e:	461a      	mov	r2, r3
 8007aa0:	683b      	ldr	r3, [r7, #0]
 8007aa2:	4413      	add	r3, r2
 8007aa4:	4618      	mov	r0, r3
 8007aa6:	f7fe ff71 	bl	800698c <ld_word>
 8007aaa:	4603      	mov	r3, r0
 8007aac:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 8007aae:	89fb      	ldrh	r3, [r7, #14]
 8007ab0:	2b00      	cmp	r3, #0
 8007ab2:	d00f      	beq.n	8007ad4 <pick_lfn+0x7c>
			if (i >= _MAX_LFN) return 0;	/* Buffer overflow? */
 8007ab4:	697b      	ldr	r3, [r7, #20]
 8007ab6:	2bfe      	cmp	r3, #254	@ 0xfe
 8007ab8:	d901      	bls.n	8007abe <pick_lfn+0x66>
 8007aba:	2300      	movs	r3, #0
 8007abc:	e029      	b.n	8007b12 <pick_lfn+0xba>
			lfnbuf[i++] = wc = uc;			/* Store it */
 8007abe:	89bb      	ldrh	r3, [r7, #12]
 8007ac0:	81fb      	strh	r3, [r7, #14]
 8007ac2:	697b      	ldr	r3, [r7, #20]
 8007ac4:	1c5a      	adds	r2, r3, #1
 8007ac6:	617a      	str	r2, [r7, #20]
 8007ac8:	005b      	lsls	r3, r3, #1
 8007aca:	687a      	ldr	r2, [r7, #4]
 8007acc:	4413      	add	r3, r2
 8007ace:	89fa      	ldrh	r2, [r7, #14]
 8007ad0:	801a      	strh	r2, [r3, #0]
 8007ad2:	e006      	b.n	8007ae2 <pick_lfn+0x8a>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 8007ad4:	89bb      	ldrh	r3, [r7, #12]
 8007ad6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8007ada:	4293      	cmp	r3, r2
 8007adc:	d001      	beq.n	8007ae2 <pick_lfn+0x8a>
 8007ade:	2300      	movs	r3, #0
 8007ae0:	e017      	b.n	8007b12 <pick_lfn+0xba>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8007ae2:	693b      	ldr	r3, [r7, #16]
 8007ae4:	3301      	adds	r3, #1
 8007ae6:	613b      	str	r3, [r7, #16]
 8007ae8:	693b      	ldr	r3, [r7, #16]
 8007aea:	2b0c      	cmp	r3, #12
 8007aec:	d9d3      	bls.n	8007a96 <pick_lfn+0x3e>
		}
	}

	if (dir[LDIR_Ord] & LLEF) {				/* Put terminator if it is the last LFN part */
 8007aee:	683b      	ldr	r3, [r7, #0]
 8007af0:	781b      	ldrb	r3, [r3, #0]
 8007af2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007af6:	2b00      	cmp	r3, #0
 8007af8:	d00a      	beq.n	8007b10 <pick_lfn+0xb8>
		if (i >= _MAX_LFN) return 0;		/* Buffer overflow? */
 8007afa:	697b      	ldr	r3, [r7, #20]
 8007afc:	2bfe      	cmp	r3, #254	@ 0xfe
 8007afe:	d901      	bls.n	8007b04 <pick_lfn+0xac>
 8007b00:	2300      	movs	r3, #0
 8007b02:	e006      	b.n	8007b12 <pick_lfn+0xba>
		lfnbuf[i] = 0;
 8007b04:	697b      	ldr	r3, [r7, #20]
 8007b06:	005b      	lsls	r3, r3, #1
 8007b08:	687a      	ldr	r2, [r7, #4]
 8007b0a:	4413      	add	r3, r2
 8007b0c:	2200      	movs	r2, #0
 8007b0e:	801a      	strh	r2, [r3, #0]
	}

	return 1;		/* The part of LFN is valid */
 8007b10:	2301      	movs	r3, #1
}
 8007b12:	4618      	mov	r0, r3
 8007b14:	3718      	adds	r7, #24
 8007b16:	46bd      	mov	sp, r7
 8007b18:	bd80      	pop	{r7, pc}
 8007b1a:	bf00      	nop
 8007b1c:	0800b738 	.word	0x0800b738

08007b20 <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 8007b20:	b580      	push	{r7, lr}
 8007b22:	b088      	sub	sp, #32
 8007b24:	af00      	add	r7, sp, #0
 8007b26:	60f8      	str	r0, [r7, #12]
 8007b28:	60b9      	str	r1, [r7, #8]
 8007b2a:	4611      	mov	r1, r2
 8007b2c:	461a      	mov	r2, r3
 8007b2e:	460b      	mov	r3, r1
 8007b30:	71fb      	strb	r3, [r7, #7]
 8007b32:	4613      	mov	r3, r2
 8007b34:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 8007b36:	68bb      	ldr	r3, [r7, #8]
 8007b38:	330d      	adds	r3, #13
 8007b3a:	79ba      	ldrb	r2, [r7, #6]
 8007b3c:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 8007b3e:	68bb      	ldr	r3, [r7, #8]
 8007b40:	330b      	adds	r3, #11
 8007b42:	220f      	movs	r2, #15
 8007b44:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 8007b46:	68bb      	ldr	r3, [r7, #8]
 8007b48:	330c      	adds	r3, #12
 8007b4a:	2200      	movs	r2, #0
 8007b4c:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 8007b4e:	68bb      	ldr	r3, [r7, #8]
 8007b50:	331a      	adds	r3, #26
 8007b52:	2100      	movs	r1, #0
 8007b54:	4618      	mov	r0, r3
 8007b56:	f7fe ff55 	bl	8006a04 <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 8007b5a:	79fb      	ldrb	r3, [r7, #7]
 8007b5c:	1e5a      	subs	r2, r3, #1
 8007b5e:	4613      	mov	r3, r2
 8007b60:	005b      	lsls	r3, r3, #1
 8007b62:	4413      	add	r3, r2
 8007b64:	009b      	lsls	r3, r3, #2
 8007b66:	4413      	add	r3, r2
 8007b68:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 8007b6a:	2300      	movs	r3, #0
 8007b6c:	82fb      	strh	r3, [r7, #22]
 8007b6e:	2300      	movs	r3, #0
 8007b70:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 8007b72:	8afb      	ldrh	r3, [r7, #22]
 8007b74:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8007b78:	4293      	cmp	r3, r2
 8007b7a:	d007      	beq.n	8007b8c <put_lfn+0x6c>
 8007b7c:	69fb      	ldr	r3, [r7, #28]
 8007b7e:	1c5a      	adds	r2, r3, #1
 8007b80:	61fa      	str	r2, [r7, #28]
 8007b82:	005b      	lsls	r3, r3, #1
 8007b84:	68fa      	ldr	r2, [r7, #12]
 8007b86:	4413      	add	r3, r2
 8007b88:	881b      	ldrh	r3, [r3, #0]
 8007b8a:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 8007b8c:	4a17      	ldr	r2, [pc, #92]	@ (8007bec <put_lfn+0xcc>)
 8007b8e:	69bb      	ldr	r3, [r7, #24]
 8007b90:	4413      	add	r3, r2
 8007b92:	781b      	ldrb	r3, [r3, #0]
 8007b94:	461a      	mov	r2, r3
 8007b96:	68bb      	ldr	r3, [r7, #8]
 8007b98:	4413      	add	r3, r2
 8007b9a:	8afa      	ldrh	r2, [r7, #22]
 8007b9c:	4611      	mov	r1, r2
 8007b9e:	4618      	mov	r0, r3
 8007ba0:	f7fe ff30 	bl	8006a04 <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 8007ba4:	8afb      	ldrh	r3, [r7, #22]
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	d102      	bne.n	8007bb0 <put_lfn+0x90>
 8007baa:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8007bae:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 8007bb0:	69bb      	ldr	r3, [r7, #24]
 8007bb2:	3301      	adds	r3, #1
 8007bb4:	61bb      	str	r3, [r7, #24]
 8007bb6:	69bb      	ldr	r3, [r7, #24]
 8007bb8:	2b0c      	cmp	r3, #12
 8007bba:	d9da      	bls.n	8007b72 <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 8007bbc:	8afb      	ldrh	r3, [r7, #22]
 8007bbe:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8007bc2:	4293      	cmp	r3, r2
 8007bc4:	d006      	beq.n	8007bd4 <put_lfn+0xb4>
 8007bc6:	69fb      	ldr	r3, [r7, #28]
 8007bc8:	005b      	lsls	r3, r3, #1
 8007bca:	68fa      	ldr	r2, [r7, #12]
 8007bcc:	4413      	add	r3, r2
 8007bce:	881b      	ldrh	r3, [r3, #0]
 8007bd0:	2b00      	cmp	r3, #0
 8007bd2:	d103      	bne.n	8007bdc <put_lfn+0xbc>
 8007bd4:	79fb      	ldrb	r3, [r7, #7]
 8007bd6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007bda:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 8007bdc:	68bb      	ldr	r3, [r7, #8]
 8007bde:	79fa      	ldrb	r2, [r7, #7]
 8007be0:	701a      	strb	r2, [r3, #0]
}
 8007be2:	bf00      	nop
 8007be4:	3720      	adds	r7, #32
 8007be6:	46bd      	mov	sp, r7
 8007be8:	bd80      	pop	{r7, pc}
 8007bea:	bf00      	nop
 8007bec:	0800b738 	.word	0x0800b738

08007bf0 <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 8007bf0:	b580      	push	{r7, lr}
 8007bf2:	b08c      	sub	sp, #48	@ 0x30
 8007bf4:	af00      	add	r7, sp, #0
 8007bf6:	60f8      	str	r0, [r7, #12]
 8007bf8:	60b9      	str	r1, [r7, #8]
 8007bfa:	607a      	str	r2, [r7, #4]
 8007bfc:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 8007bfe:	220b      	movs	r2, #11
 8007c00:	68b9      	ldr	r1, [r7, #8]
 8007c02:	68f8      	ldr	r0, [r7, #12]
 8007c04:	f7fe ff45 	bl	8006a92 <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 8007c08:	683b      	ldr	r3, [r7, #0]
 8007c0a:	2b05      	cmp	r3, #5
 8007c0c:	d92b      	bls.n	8007c66 <gen_numname+0x76>
		sr = seq;
 8007c0e:	683b      	ldr	r3, [r7, #0]
 8007c10:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 8007c12:	e022      	b.n	8007c5a <gen_numname+0x6a>
			wc = *lfn++;
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	1c9a      	adds	r2, r3, #2
 8007c18:	607a      	str	r2, [r7, #4]
 8007c1a:	881b      	ldrh	r3, [r3, #0]
 8007c1c:	847b      	strh	r3, [r7, #34]	@ 0x22
			for (i = 0; i < 16; i++) {
 8007c1e:	2300      	movs	r3, #0
 8007c20:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007c22:	e017      	b.n	8007c54 <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 8007c24:	69fb      	ldr	r3, [r7, #28]
 8007c26:	005a      	lsls	r2, r3, #1
 8007c28:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8007c2a:	f003 0301 	and.w	r3, r3, #1
 8007c2e:	4413      	add	r3, r2
 8007c30:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 8007c32:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8007c34:	085b      	lsrs	r3, r3, #1
 8007c36:	847b      	strh	r3, [r7, #34]	@ 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 8007c38:	69fb      	ldr	r3, [r7, #28]
 8007c3a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007c3e:	2b00      	cmp	r3, #0
 8007c40:	d005      	beq.n	8007c4e <gen_numname+0x5e>
 8007c42:	69fb      	ldr	r3, [r7, #28]
 8007c44:	f483 3388 	eor.w	r3, r3, #69632	@ 0x11000
 8007c48:	f083 0321 	eor.w	r3, r3, #33	@ 0x21
 8007c4c:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 8007c4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c50:	3301      	adds	r3, #1
 8007c52:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007c54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c56:	2b0f      	cmp	r3, #15
 8007c58:	d9e4      	bls.n	8007c24 <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	881b      	ldrh	r3, [r3, #0]
 8007c5e:	2b00      	cmp	r3, #0
 8007c60:	d1d8      	bne.n	8007c14 <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 8007c62:	69fb      	ldr	r3, [r7, #28]
 8007c64:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 8007c66:	2307      	movs	r3, #7
 8007c68:	62bb      	str	r3, [r7, #40]	@ 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 8007c6a:	683b      	ldr	r3, [r7, #0]
 8007c6c:	b2db      	uxtb	r3, r3
 8007c6e:	f003 030f 	and.w	r3, r3, #15
 8007c72:	b2db      	uxtb	r3, r3
 8007c74:	3330      	adds	r3, #48	@ 0x30
 8007c76:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (c > '9') c += 7;
 8007c7a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8007c7e:	2b39      	cmp	r3, #57	@ 0x39
 8007c80:	d904      	bls.n	8007c8c <gen_numname+0x9c>
 8007c82:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8007c86:	3307      	adds	r3, #7
 8007c88:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		ns[i--] = c;
 8007c8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c8e:	1e5a      	subs	r2, r3, #1
 8007c90:	62ba      	str	r2, [r7, #40]	@ 0x28
 8007c92:	3330      	adds	r3, #48	@ 0x30
 8007c94:	443b      	add	r3, r7
 8007c96:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8007c9a:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 8007c9e:	683b      	ldr	r3, [r7, #0]
 8007ca0:	091b      	lsrs	r3, r3, #4
 8007ca2:	603b      	str	r3, [r7, #0]
	} while (seq);
 8007ca4:	683b      	ldr	r3, [r7, #0]
 8007ca6:	2b00      	cmp	r3, #0
 8007ca8:	d1df      	bne.n	8007c6a <gen_numname+0x7a>
	ns[i] = '~';
 8007caa:	f107 0214 	add.w	r2, r7, #20
 8007cae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007cb0:	4413      	add	r3, r2
 8007cb2:	227e      	movs	r2, #126	@ 0x7e
 8007cb4:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 8007cb6:	2300      	movs	r3, #0
 8007cb8:	627b      	str	r3, [r7, #36]	@ 0x24
 8007cba:	e016      	b.n	8007cea <gen_numname+0xfa>
		if (IsDBCS1(dst[j])) {
 8007cbc:	68fa      	ldr	r2, [r7, #12]
 8007cbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007cc0:	4413      	add	r3, r2
 8007cc2:	781b      	ldrb	r3, [r3, #0]
 8007cc4:	2b80      	cmp	r3, #128	@ 0x80
 8007cc6:	d90d      	bls.n	8007ce4 <gen_numname+0xf4>
 8007cc8:	68fa      	ldr	r2, [r7, #12]
 8007cca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ccc:	4413      	add	r3, r2
 8007cce:	781b      	ldrb	r3, [r3, #0]
 8007cd0:	2bff      	cmp	r3, #255	@ 0xff
 8007cd2:	d007      	beq.n	8007ce4 <gen_numname+0xf4>
			if (j == i - 1) break;
 8007cd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007cd6:	3b01      	subs	r3, #1
 8007cd8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007cda:	429a      	cmp	r2, r3
 8007cdc:	d010      	beq.n	8007d00 <gen_numname+0x110>
			j++;
 8007cde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ce0:	3301      	adds	r3, #1
 8007ce2:	627b      	str	r3, [r7, #36]	@ 0x24
	for (j = 0; j < i && dst[j] != ' '; j++) {
 8007ce4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ce6:	3301      	adds	r3, #1
 8007ce8:	627b      	str	r3, [r7, #36]	@ 0x24
 8007cea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007cec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007cee:	429a      	cmp	r2, r3
 8007cf0:	d207      	bcs.n	8007d02 <gen_numname+0x112>
 8007cf2:	68fa      	ldr	r2, [r7, #12]
 8007cf4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007cf6:	4413      	add	r3, r2
 8007cf8:	781b      	ldrb	r3, [r3, #0]
 8007cfa:	2b20      	cmp	r3, #32
 8007cfc:	d1de      	bne.n	8007cbc <gen_numname+0xcc>
 8007cfe:	e000      	b.n	8007d02 <gen_numname+0x112>
			if (j == i - 1) break;
 8007d00:	bf00      	nop
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 8007d02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d04:	2b07      	cmp	r3, #7
 8007d06:	d807      	bhi.n	8007d18 <gen_numname+0x128>
 8007d08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d0a:	1c5a      	adds	r2, r3, #1
 8007d0c:	62ba      	str	r2, [r7, #40]	@ 0x28
 8007d0e:	3330      	adds	r3, #48	@ 0x30
 8007d10:	443b      	add	r3, r7
 8007d12:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 8007d16:	e000      	b.n	8007d1a <gen_numname+0x12a>
 8007d18:	2120      	movs	r1, #32
 8007d1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d1c:	1c5a      	adds	r2, r3, #1
 8007d1e:	627a      	str	r2, [r7, #36]	@ 0x24
 8007d20:	68fa      	ldr	r2, [r7, #12]
 8007d22:	4413      	add	r3, r2
 8007d24:	460a      	mov	r2, r1
 8007d26:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 8007d28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d2a:	2b07      	cmp	r3, #7
 8007d2c:	d9e9      	bls.n	8007d02 <gen_numname+0x112>
}
 8007d2e:	bf00      	nop
 8007d30:	bf00      	nop
 8007d32:	3730      	adds	r7, #48	@ 0x30
 8007d34:	46bd      	mov	sp, r7
 8007d36:	bd80      	pop	{r7, pc}

08007d38 <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 8007d38:	b480      	push	{r7}
 8007d3a:	b085      	sub	sp, #20
 8007d3c:	af00      	add	r7, sp, #0
 8007d3e:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 8007d40:	2300      	movs	r3, #0
 8007d42:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 8007d44:	230b      	movs	r3, #11
 8007d46:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 8007d48:	7bfb      	ldrb	r3, [r7, #15]
 8007d4a:	b2da      	uxtb	r2, r3
 8007d4c:	0852      	lsrs	r2, r2, #1
 8007d4e:	01db      	lsls	r3, r3, #7
 8007d50:	4313      	orrs	r3, r2
 8007d52:	b2da      	uxtb	r2, r3
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	1c59      	adds	r1, r3, #1
 8007d58:	6079      	str	r1, [r7, #4]
 8007d5a:	781b      	ldrb	r3, [r3, #0]
 8007d5c:	4413      	add	r3, r2
 8007d5e:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 8007d60:	68bb      	ldr	r3, [r7, #8]
 8007d62:	3b01      	subs	r3, #1
 8007d64:	60bb      	str	r3, [r7, #8]
 8007d66:	68bb      	ldr	r3, [r7, #8]
 8007d68:	2b00      	cmp	r3, #0
 8007d6a:	d1ed      	bne.n	8007d48 <sum_sfn+0x10>
	return sum;
 8007d6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8007d6e:	4618      	mov	r0, r3
 8007d70:	3714      	adds	r7, #20
 8007d72:	46bd      	mov	sp, r7
 8007d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d78:	4770      	bx	lr

08007d7a <dir_read>:
static
FRESULT dir_read (
	DIR* dp,		/* Pointer to the directory object */
	int vol			/* Filtered by 0:file/directory or 1:volume label */
)
{
 8007d7a:	b580      	push	{r7, lr}
 8007d7c:	b086      	sub	sp, #24
 8007d7e:	af00      	add	r7, sp, #0
 8007d80:	6078      	str	r0, [r7, #4]
 8007d82:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_NO_FILE;
 8007d84:	2304      	movs	r3, #4
 8007d86:	75fb      	strb	r3, [r7, #23]
	FATFS *fs = dp->obj.fs;
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	613b      	str	r3, [r7, #16]
	BYTE a, c;
#if _USE_LFN != 0
	BYTE ord = 0xFF, sum = 0xFF;
 8007d8e:	23ff      	movs	r3, #255	@ 0xff
 8007d90:	757b      	strb	r3, [r7, #21]
 8007d92:	23ff      	movs	r3, #255	@ 0xff
 8007d94:	753b      	strb	r3, [r7, #20]
#endif

	while (dp->sect) {
 8007d96:	e081      	b.n	8007e9c <dir_read+0x122>
		res = move_window(fs, dp->sect);
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	69db      	ldr	r3, [r3, #28]
 8007d9c:	4619      	mov	r1, r3
 8007d9e:	6938      	ldr	r0, [r7, #16]
 8007da0:	f7ff f8a6 	bl	8006ef0 <move_window>
 8007da4:	4603      	mov	r3, r0
 8007da6:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8007da8:	7dfb      	ldrb	r3, [r7, #23]
 8007daa:	2b00      	cmp	r3, #0
 8007dac:	d17c      	bne.n	8007ea8 <dir_read+0x12e>
		c = dp->dir[DIR_Name];	/* Test for the entry type */
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	6a1b      	ldr	r3, [r3, #32]
 8007db2:	781b      	ldrb	r3, [r3, #0]
 8007db4:	75bb      	strb	r3, [r7, #22]
		if (c == 0) {
 8007db6:	7dbb      	ldrb	r3, [r7, #22]
 8007db8:	2b00      	cmp	r3, #0
 8007dba:	d102      	bne.n	8007dc2 <dir_read+0x48>
			res = FR_NO_FILE; break; /* Reached to end of the directory */
 8007dbc:	2304      	movs	r3, #4
 8007dbe:	75fb      	strb	r3, [r7, #23]
 8007dc0:	e077      	b.n	8007eb2 <dir_read+0x138>
				}
			}
		} else
#endif
		{	/* On the FAT12/16/32 volume */
			dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;	/* Get attribute */
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	6a1b      	ldr	r3, [r3, #32]
 8007dc6:	330b      	adds	r3, #11
 8007dc8:	781b      	ldrb	r3, [r3, #0]
 8007dca:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007dce:	73fb      	strb	r3, [r7, #15]
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	7bfa      	ldrb	r2, [r7, #15]
 8007dd4:	719a      	strb	r2, [r3, #6]
#if _USE_LFN != 0	/* LFN configuration */
			if (c == DDEM || c == '.' || (int)((a & ~AM_ARC) == AM_VOL) != vol) {	/* An entry without valid data */
 8007dd6:	7dbb      	ldrb	r3, [r7, #22]
 8007dd8:	2be5      	cmp	r3, #229	@ 0xe5
 8007dda:	d00e      	beq.n	8007dfa <dir_read+0x80>
 8007ddc:	7dbb      	ldrb	r3, [r7, #22]
 8007dde:	2b2e      	cmp	r3, #46	@ 0x2e
 8007de0:	d00b      	beq.n	8007dfa <dir_read+0x80>
 8007de2:	7bfb      	ldrb	r3, [r7, #15]
 8007de4:	f023 0320 	bic.w	r3, r3, #32
 8007de8:	2b08      	cmp	r3, #8
 8007dea:	bf0c      	ite	eq
 8007dec:	2301      	moveq	r3, #1
 8007dee:	2300      	movne	r3, #0
 8007df0:	b2db      	uxtb	r3, r3
 8007df2:	461a      	mov	r2, r3
 8007df4:	683b      	ldr	r3, [r7, #0]
 8007df6:	4293      	cmp	r3, r2
 8007df8:	d002      	beq.n	8007e00 <dir_read+0x86>
				ord = 0xFF;
 8007dfa:	23ff      	movs	r3, #255	@ 0xff
 8007dfc:	757b      	strb	r3, [r7, #21]
 8007dfe:	e044      	b.n	8007e8a <dir_read+0x110>
			} else {
				if (a == AM_LFN) {			/* An LFN entry is found */
 8007e00:	7bfb      	ldrb	r3, [r7, #15]
 8007e02:	2b0f      	cmp	r3, #15
 8007e04:	d12f      	bne.n	8007e66 <dir_read+0xec>
					if (c & LLEF) {			/* Is it start of an LFN sequence? */
 8007e06:	7dbb      	ldrb	r3, [r7, #22]
 8007e08:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007e0c:	2b00      	cmp	r3, #0
 8007e0e:	d00d      	beq.n	8007e2c <dir_read+0xb2>
						sum = dp->dir[LDIR_Chksum];
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	6a1b      	ldr	r3, [r3, #32]
 8007e14:	7b5b      	ldrb	r3, [r3, #13]
 8007e16:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;
 8007e18:	7dbb      	ldrb	r3, [r7, #22]
 8007e1a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007e1e:	75bb      	strb	r3, [r7, #22]
 8007e20:	7dbb      	ldrb	r3, [r7, #22]
 8007e22:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	695a      	ldr	r2, [r3, #20]
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	631a      	str	r2, [r3, #48]	@ 0x30
					}
					/* Check LFN validity and capture it */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && pick_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 8007e2c:	7dba      	ldrb	r2, [r7, #22]
 8007e2e:	7d7b      	ldrb	r3, [r7, #21]
 8007e30:	429a      	cmp	r2, r3
 8007e32:	d115      	bne.n	8007e60 <dir_read+0xe6>
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	6a1b      	ldr	r3, [r3, #32]
 8007e38:	330d      	adds	r3, #13
 8007e3a:	781b      	ldrb	r3, [r3, #0]
 8007e3c:	7d3a      	ldrb	r2, [r7, #20]
 8007e3e:	429a      	cmp	r2, r3
 8007e40:	d10e      	bne.n	8007e60 <dir_read+0xe6>
 8007e42:	693b      	ldr	r3, [r7, #16]
 8007e44:	68da      	ldr	r2, [r3, #12]
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	6a1b      	ldr	r3, [r3, #32]
 8007e4a:	4619      	mov	r1, r3
 8007e4c:	4610      	mov	r0, r2
 8007e4e:	f7ff fe03 	bl	8007a58 <pick_lfn>
 8007e52:	4603      	mov	r3, r0
 8007e54:	2b00      	cmp	r3, #0
 8007e56:	d003      	beq.n	8007e60 <dir_read+0xe6>
 8007e58:	7d7b      	ldrb	r3, [r7, #21]
 8007e5a:	3b01      	subs	r3, #1
 8007e5c:	b2db      	uxtb	r3, r3
 8007e5e:	e000      	b.n	8007e62 <dir_read+0xe8>
 8007e60:	23ff      	movs	r3, #255	@ 0xff
 8007e62:	757b      	strb	r3, [r7, #21]
 8007e64:	e011      	b.n	8007e8a <dir_read+0x110>
				} else {					/* An SFN entry is found */
					if (ord || sum != sum_sfn(dp->dir)) {	/* Is there a valid LFN? */
 8007e66:	7d7b      	ldrb	r3, [r7, #21]
 8007e68:	2b00      	cmp	r3, #0
 8007e6a:	d109      	bne.n	8007e80 <dir_read+0x106>
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	6a1b      	ldr	r3, [r3, #32]
 8007e70:	4618      	mov	r0, r3
 8007e72:	f7ff ff61 	bl	8007d38 <sum_sfn>
 8007e76:	4603      	mov	r3, r0
 8007e78:	461a      	mov	r2, r3
 8007e7a:	7d3b      	ldrb	r3, [r7, #20]
 8007e7c:	4293      	cmp	r3, r2
 8007e7e:	d015      	beq.n	8007eac <dir_read+0x132>
						dp->blk_ofs = 0xFFFFFFFF;			/* It has no LFN. */
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	f04f 32ff 	mov.w	r2, #4294967295
 8007e86:	631a      	str	r2, [r3, #48]	@ 0x30
					}
					break;
 8007e88:	e010      	b.n	8007eac <dir_read+0x132>
			if (c != DDEM && c != '.' && a != AM_LFN && (int)((a & ~AM_ARC) == AM_VOL) == vol) {	/* Is it a valid entry? */
				break;
			}
#endif
		}
		res = dir_next(dp, 0);		/* Next entry */
 8007e8a:	2100      	movs	r1, #0
 8007e8c:	6878      	ldr	r0, [r7, #4]
 8007e8e:	f7ff fc27 	bl	80076e0 <dir_next>
 8007e92:	4603      	mov	r3, r0
 8007e94:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8007e96:	7dfb      	ldrb	r3, [r7, #23]
 8007e98:	2b00      	cmp	r3, #0
 8007e9a:	d109      	bne.n	8007eb0 <dir_read+0x136>
	while (dp->sect) {
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	69db      	ldr	r3, [r3, #28]
 8007ea0:	2b00      	cmp	r3, #0
 8007ea2:	f47f af79 	bne.w	8007d98 <dir_read+0x1e>
 8007ea6:	e004      	b.n	8007eb2 <dir_read+0x138>
		if (res != FR_OK) break;
 8007ea8:	bf00      	nop
 8007eaa:	e002      	b.n	8007eb2 <dir_read+0x138>
					break;
 8007eac:	bf00      	nop
 8007eae:	e000      	b.n	8007eb2 <dir_read+0x138>
		if (res != FR_OK) break;
 8007eb0:	bf00      	nop
	}

	if (res != FR_OK) dp->sect = 0;		/* Terminate the read operation on error or EOT */
 8007eb2:	7dfb      	ldrb	r3, [r7, #23]
 8007eb4:	2b00      	cmp	r3, #0
 8007eb6:	d002      	beq.n	8007ebe <dir_read+0x144>
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	2200      	movs	r2, #0
 8007ebc:	61da      	str	r2, [r3, #28]
	return res;
 8007ebe:	7dfb      	ldrb	r3, [r7, #23]
}
 8007ec0:	4618      	mov	r0, r3
 8007ec2:	3718      	adds	r7, #24
 8007ec4:	46bd      	mov	sp, r7
 8007ec6:	bd80      	pop	{r7, pc}

08007ec8 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 8007ec8:	b580      	push	{r7, lr}
 8007eca:	b086      	sub	sp, #24
 8007ecc:	af00      	add	r7, sp, #0
 8007ece:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8007ed6:	2100      	movs	r1, #0
 8007ed8:	6878      	ldr	r0, [r7, #4]
 8007eda:	f7ff fb86 	bl	80075ea <dir_sdi>
 8007ede:	4603      	mov	r3, r0
 8007ee0:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8007ee2:	7dfb      	ldrb	r3, [r7, #23]
 8007ee4:	2b00      	cmp	r3, #0
 8007ee6:	d001      	beq.n	8007eec <dir_find+0x24>
 8007ee8:	7dfb      	ldrb	r3, [r7, #23]
 8007eea:	e0a9      	b.n	8008040 <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8007eec:	23ff      	movs	r3, #255	@ 0xff
 8007eee:	753b      	strb	r3, [r7, #20]
 8007ef0:	7d3b      	ldrb	r3, [r7, #20]
 8007ef2:	757b      	strb	r3, [r7, #21]
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	f04f 32ff 	mov.w	r2, #4294967295
 8007efa:	631a      	str	r2, [r3, #48]	@ 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	69db      	ldr	r3, [r3, #28]
 8007f00:	4619      	mov	r1, r3
 8007f02:	6938      	ldr	r0, [r7, #16]
 8007f04:	f7fe fff4 	bl	8006ef0 <move_window>
 8007f08:	4603      	mov	r3, r0
 8007f0a:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8007f0c:	7dfb      	ldrb	r3, [r7, #23]
 8007f0e:	2b00      	cmp	r3, #0
 8007f10:	f040 8090 	bne.w	8008034 <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	6a1b      	ldr	r3, [r3, #32]
 8007f18:	781b      	ldrb	r3, [r3, #0]
 8007f1a:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8007f1c:	7dbb      	ldrb	r3, [r7, #22]
 8007f1e:	2b00      	cmp	r3, #0
 8007f20:	d102      	bne.n	8007f28 <dir_find+0x60>
 8007f22:	2304      	movs	r3, #4
 8007f24:	75fb      	strb	r3, [r7, #23]
 8007f26:	e08a      	b.n	800803e <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	6a1b      	ldr	r3, [r3, #32]
 8007f2c:	330b      	adds	r3, #11
 8007f2e:	781b      	ldrb	r3, [r3, #0]
 8007f30:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007f34:	73fb      	strb	r3, [r7, #15]
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	7bfa      	ldrb	r2, [r7, #15]
 8007f3a:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 8007f3c:	7dbb      	ldrb	r3, [r7, #22]
 8007f3e:	2be5      	cmp	r3, #229	@ 0xe5
 8007f40:	d007      	beq.n	8007f52 <dir_find+0x8a>
 8007f42:	7bfb      	ldrb	r3, [r7, #15]
 8007f44:	f003 0308 	and.w	r3, r3, #8
 8007f48:	2b00      	cmp	r3, #0
 8007f4a:	d009      	beq.n	8007f60 <dir_find+0x98>
 8007f4c:	7bfb      	ldrb	r3, [r7, #15]
 8007f4e:	2b0f      	cmp	r3, #15
 8007f50:	d006      	beq.n	8007f60 <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8007f52:	23ff      	movs	r3, #255	@ 0xff
 8007f54:	757b      	strb	r3, [r7, #21]
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	f04f 32ff 	mov.w	r2, #4294967295
 8007f5c:	631a      	str	r2, [r3, #48]	@ 0x30
 8007f5e:	e05e      	b.n	800801e <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 8007f60:	7bfb      	ldrb	r3, [r7, #15]
 8007f62:	2b0f      	cmp	r3, #15
 8007f64:	d136      	bne.n	8007fd4 <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8007f6c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007f70:	2b00      	cmp	r3, #0
 8007f72:	d154      	bne.n	800801e <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 8007f74:	7dbb      	ldrb	r3, [r7, #22]
 8007f76:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007f7a:	2b00      	cmp	r3, #0
 8007f7c:	d00d      	beq.n	8007f9a <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	6a1b      	ldr	r3, [r3, #32]
 8007f82:	7b5b      	ldrb	r3, [r3, #13]
 8007f84:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 8007f86:	7dbb      	ldrb	r3, [r7, #22]
 8007f88:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007f8c:	75bb      	strb	r3, [r7, #22]
 8007f8e:	7dbb      	ldrb	r3, [r7, #22]
 8007f90:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	695a      	ldr	r2, [r3, #20]
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	631a      	str	r2, [r3, #48]	@ 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 8007f9a:	7dba      	ldrb	r2, [r7, #22]
 8007f9c:	7d7b      	ldrb	r3, [r7, #21]
 8007f9e:	429a      	cmp	r2, r3
 8007fa0:	d115      	bne.n	8007fce <dir_find+0x106>
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	6a1b      	ldr	r3, [r3, #32]
 8007fa6:	330d      	adds	r3, #13
 8007fa8:	781b      	ldrb	r3, [r3, #0]
 8007faa:	7d3a      	ldrb	r2, [r7, #20]
 8007fac:	429a      	cmp	r2, r3
 8007fae:	d10e      	bne.n	8007fce <dir_find+0x106>
 8007fb0:	693b      	ldr	r3, [r7, #16]
 8007fb2:	68da      	ldr	r2, [r3, #12]
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	6a1b      	ldr	r3, [r3, #32]
 8007fb8:	4619      	mov	r1, r3
 8007fba:	4610      	mov	r0, r2
 8007fbc:	f7ff fcdc 	bl	8007978 <cmp_lfn>
 8007fc0:	4603      	mov	r3, r0
 8007fc2:	2b00      	cmp	r3, #0
 8007fc4:	d003      	beq.n	8007fce <dir_find+0x106>
 8007fc6:	7d7b      	ldrb	r3, [r7, #21]
 8007fc8:	3b01      	subs	r3, #1
 8007fca:	b2db      	uxtb	r3, r3
 8007fcc:	e000      	b.n	8007fd0 <dir_find+0x108>
 8007fce:	23ff      	movs	r3, #255	@ 0xff
 8007fd0:	757b      	strb	r3, [r7, #21]
 8007fd2:	e024      	b.n	800801e <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 8007fd4:	7d7b      	ldrb	r3, [r7, #21]
 8007fd6:	2b00      	cmp	r3, #0
 8007fd8:	d109      	bne.n	8007fee <dir_find+0x126>
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	6a1b      	ldr	r3, [r3, #32]
 8007fde:	4618      	mov	r0, r3
 8007fe0:	f7ff feaa 	bl	8007d38 <sum_sfn>
 8007fe4:	4603      	mov	r3, r0
 8007fe6:	461a      	mov	r2, r3
 8007fe8:	7d3b      	ldrb	r3, [r7, #20]
 8007fea:	4293      	cmp	r3, r2
 8007fec:	d024      	beq.n	8008038 <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8007ff4:	f003 0301 	and.w	r3, r3, #1
 8007ff8:	2b00      	cmp	r3, #0
 8007ffa:	d10a      	bne.n	8008012 <dir_find+0x14a>
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	6a18      	ldr	r0, [r3, #32]
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	3324      	adds	r3, #36	@ 0x24
 8008004:	220b      	movs	r2, #11
 8008006:	4619      	mov	r1, r3
 8008008:	f7fe fd7f 	bl	8006b0a <mem_cmp>
 800800c:	4603      	mov	r3, r0
 800800e:	2b00      	cmp	r3, #0
 8008010:	d014      	beq.n	800803c <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8008012:	23ff      	movs	r3, #255	@ 0xff
 8008014:	757b      	strb	r3, [r7, #21]
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	f04f 32ff 	mov.w	r2, #4294967295
 800801c:	631a      	str	r2, [r3, #48]	@ 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800801e:	2100      	movs	r1, #0
 8008020:	6878      	ldr	r0, [r7, #4]
 8008022:	f7ff fb5d 	bl	80076e0 <dir_next>
 8008026:	4603      	mov	r3, r0
 8008028:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800802a:	7dfb      	ldrb	r3, [r7, #23]
 800802c:	2b00      	cmp	r3, #0
 800802e:	f43f af65 	beq.w	8007efc <dir_find+0x34>
 8008032:	e004      	b.n	800803e <dir_find+0x176>
		if (res != FR_OK) break;
 8008034:	bf00      	nop
 8008036:	e002      	b.n	800803e <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 8008038:	bf00      	nop
 800803a:	e000      	b.n	800803e <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800803c:	bf00      	nop

	return res;
 800803e:	7dfb      	ldrb	r3, [r7, #23]
}
 8008040:	4618      	mov	r0, r3
 8008042:	3718      	adds	r7, #24
 8008044:	46bd      	mov	sp, r7
 8008046:	bd80      	pop	{r7, pc}

08008048 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8008048:	b580      	push	{r7, lr}
 800804a:	b08c      	sub	sp, #48	@ 0x30
 800804c:	af00      	add	r7, sp, #0
 800804e:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	681b      	ldr	r3, [r3, #0]
 8008054:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800805c:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8008060:	2b00      	cmp	r3, #0
 8008062:	d001      	beq.n	8008068 <dir_register+0x20>
 8008064:	2306      	movs	r3, #6
 8008066:	e0e0      	b.n	800822a <dir_register+0x1e2>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 8008068:	2300      	movs	r3, #0
 800806a:	627b      	str	r3, [r7, #36]	@ 0x24
 800806c:	e002      	b.n	8008074 <dir_register+0x2c>
 800806e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008070:	3301      	adds	r3, #1
 8008072:	627b      	str	r3, [r7, #36]	@ 0x24
 8008074:	69fb      	ldr	r3, [r7, #28]
 8008076:	68da      	ldr	r2, [r3, #12]
 8008078:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800807a:	005b      	lsls	r3, r3, #1
 800807c:	4413      	add	r3, r2
 800807e:	881b      	ldrh	r3, [r3, #0]
 8008080:	2b00      	cmp	r3, #0
 8008082:	d1f4      	bne.n	800806e <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	f103 0124 	add.w	r1, r3, #36	@ 0x24
 800808a:	f107 030c 	add.w	r3, r7, #12
 800808e:	220c      	movs	r2, #12
 8008090:	4618      	mov	r0, r3
 8008092:	f7fe fcfe 	bl	8006a92 <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 8008096:	7dfb      	ldrb	r3, [r7, #23]
 8008098:	f003 0301 	and.w	r3, r3, #1
 800809c:	2b00      	cmp	r3, #0
 800809e:	d032      	beq.n	8008106 <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	2240      	movs	r2, #64	@ 0x40
 80080a4:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		for (n = 1; n < 100; n++) {
 80080a8:	2301      	movs	r3, #1
 80080aa:	62bb      	str	r3, [r7, #40]	@ 0x28
 80080ac:	e016      	b.n	80080dc <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	f103 0024 	add.w	r0, r3, #36	@ 0x24
 80080b4:	69fb      	ldr	r3, [r7, #28]
 80080b6:	68da      	ldr	r2, [r3, #12]
 80080b8:	f107 010c 	add.w	r1, r7, #12
 80080bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80080be:	f7ff fd97 	bl	8007bf0 <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 80080c2:	6878      	ldr	r0, [r7, #4]
 80080c4:	f7ff ff00 	bl	8007ec8 <dir_find>
 80080c8:	4603      	mov	r3, r0
 80080ca:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			if (res != FR_OK) break;
 80080ce:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80080d2:	2b00      	cmp	r3, #0
 80080d4:	d106      	bne.n	80080e4 <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 80080d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80080d8:	3301      	adds	r3, #1
 80080da:	62bb      	str	r3, [r7, #40]	@ 0x28
 80080dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80080de:	2b63      	cmp	r3, #99	@ 0x63
 80080e0:	d9e5      	bls.n	80080ae <dir_register+0x66>
 80080e2:	e000      	b.n	80080e6 <dir_register+0x9e>
			if (res != FR_OK) break;
 80080e4:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 80080e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80080e8:	2b64      	cmp	r3, #100	@ 0x64
 80080ea:	d101      	bne.n	80080f0 <dir_register+0xa8>
 80080ec:	2307      	movs	r3, #7
 80080ee:	e09c      	b.n	800822a <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 80080f0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80080f4:	2b04      	cmp	r3, #4
 80080f6:	d002      	beq.n	80080fe <dir_register+0xb6>
 80080f8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80080fc:	e095      	b.n	800822a <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 80080fe:	7dfa      	ldrb	r2, [r7, #23]
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 8008106:	7dfb      	ldrb	r3, [r7, #23]
 8008108:	f003 0302 	and.w	r3, r3, #2
 800810c:	2b00      	cmp	r3, #0
 800810e:	d007      	beq.n	8008120 <dir_register+0xd8>
 8008110:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008112:	330c      	adds	r3, #12
 8008114:	4a47      	ldr	r2, [pc, #284]	@ (8008234 <dir_register+0x1ec>)
 8008116:	fba2 2303 	umull	r2, r3, r2, r3
 800811a:	089b      	lsrs	r3, r3, #2
 800811c:	3301      	adds	r3, #1
 800811e:	e000      	b.n	8008122 <dir_register+0xda>
 8008120:	2301      	movs	r3, #1
 8008122:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 8008124:	6a39      	ldr	r1, [r7, #32]
 8008126:	6878      	ldr	r0, [r7, #4]
 8008128:	f7ff fb9f 	bl	800786a <dir_alloc>
 800812c:	4603      	mov	r3, r0
 800812e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 8008132:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8008136:	2b00      	cmp	r3, #0
 8008138:	d148      	bne.n	80081cc <dir_register+0x184>
 800813a:	6a3b      	ldr	r3, [r7, #32]
 800813c:	3b01      	subs	r3, #1
 800813e:	623b      	str	r3, [r7, #32]
 8008140:	6a3b      	ldr	r3, [r7, #32]
 8008142:	2b00      	cmp	r3, #0
 8008144:	d042      	beq.n	80081cc <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	695a      	ldr	r2, [r3, #20]
 800814a:	6a3b      	ldr	r3, [r7, #32]
 800814c:	015b      	lsls	r3, r3, #5
 800814e:	1ad3      	subs	r3, r2, r3
 8008150:	4619      	mov	r1, r3
 8008152:	6878      	ldr	r0, [r7, #4]
 8008154:	f7ff fa49 	bl	80075ea <dir_sdi>
 8008158:	4603      	mov	r3, r0
 800815a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 800815e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8008162:	2b00      	cmp	r3, #0
 8008164:	d132      	bne.n	80081cc <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	3324      	adds	r3, #36	@ 0x24
 800816a:	4618      	mov	r0, r3
 800816c:	f7ff fde4 	bl	8007d38 <sum_sfn>
 8008170:	4603      	mov	r3, r0
 8008172:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	69db      	ldr	r3, [r3, #28]
 8008178:	4619      	mov	r1, r3
 800817a:	69f8      	ldr	r0, [r7, #28]
 800817c:	f7fe feb8 	bl	8006ef0 <move_window>
 8008180:	4603      	mov	r3, r0
 8008182:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				if (res != FR_OK) break;
 8008186:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800818a:	2b00      	cmp	r3, #0
 800818c:	d11d      	bne.n	80081ca <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 800818e:	69fb      	ldr	r3, [r7, #28]
 8008190:	68d8      	ldr	r0, [r3, #12]
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	6a19      	ldr	r1, [r3, #32]
 8008196:	6a3b      	ldr	r3, [r7, #32]
 8008198:	b2da      	uxtb	r2, r3
 800819a:	7efb      	ldrb	r3, [r7, #27]
 800819c:	f7ff fcc0 	bl	8007b20 <put_lfn>
				fs->wflag = 1;
 80081a0:	69fb      	ldr	r3, [r7, #28]
 80081a2:	2201      	movs	r2, #1
 80081a4:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 80081a6:	2100      	movs	r1, #0
 80081a8:	6878      	ldr	r0, [r7, #4]
 80081aa:	f7ff fa99 	bl	80076e0 <dir_next>
 80081ae:	4603      	mov	r3, r0
 80081b0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			} while (res == FR_OK && --nent);
 80081b4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80081b8:	2b00      	cmp	r3, #0
 80081ba:	d107      	bne.n	80081cc <dir_register+0x184>
 80081bc:	6a3b      	ldr	r3, [r7, #32]
 80081be:	3b01      	subs	r3, #1
 80081c0:	623b      	str	r3, [r7, #32]
 80081c2:	6a3b      	ldr	r3, [r7, #32]
 80081c4:	2b00      	cmp	r3, #0
 80081c6:	d1d5      	bne.n	8008174 <dir_register+0x12c>
 80081c8:	e000      	b.n	80081cc <dir_register+0x184>
				if (res != FR_OK) break;
 80081ca:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 80081cc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80081d0:	2b00      	cmp	r3, #0
 80081d2:	d128      	bne.n	8008226 <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	69db      	ldr	r3, [r3, #28]
 80081d8:	4619      	mov	r1, r3
 80081da:	69f8      	ldr	r0, [r7, #28]
 80081dc:	f7fe fe88 	bl	8006ef0 <move_window>
 80081e0:	4603      	mov	r3, r0
 80081e2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 80081e6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80081ea:	2b00      	cmp	r3, #0
 80081ec:	d11b      	bne.n	8008226 <dir_register+0x1de>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	6a1b      	ldr	r3, [r3, #32]
 80081f2:	2220      	movs	r2, #32
 80081f4:	2100      	movs	r1, #0
 80081f6:	4618      	mov	r0, r3
 80081f8:	f7fe fc6c 	bl	8006ad4 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	6a18      	ldr	r0, [r3, #32]
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	3324      	adds	r3, #36	@ 0x24
 8008204:	220b      	movs	r2, #11
 8008206:	4619      	mov	r1, r3
 8008208:	f7fe fc43 	bl	8006a92 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	f893 202f 	ldrb.w	r2, [r3, #47]	@ 0x2f
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	6a1b      	ldr	r3, [r3, #32]
 8008216:	330c      	adds	r3, #12
 8008218:	f002 0218 	and.w	r2, r2, #24
 800821c:	b2d2      	uxtb	r2, r2
 800821e:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 8008220:	69fb      	ldr	r3, [r7, #28]
 8008222:	2201      	movs	r2, #1
 8008224:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 8008226:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800822a:	4618      	mov	r0, r3
 800822c:	3730      	adds	r7, #48	@ 0x30
 800822e:	46bd      	mov	sp, r7
 8008230:	bd80      	pop	{r7, pc}
 8008232:	bf00      	nop
 8008234:	4ec4ec4f 	.word	0x4ec4ec4f

08008238 <get_fileinfo>:
static
void get_fileinfo (		/* No return code */
	DIR* dp,			/* Pointer to the directory object */
	FILINFO* fno	 	/* Pointer to the file information to be filled */
)
{
 8008238:	b580      	push	{r7, lr}
 800823a:	b088      	sub	sp, #32
 800823c:	af00      	add	r7, sp, #0
 800823e:	6078      	str	r0, [r7, #4]
 8008240:	6039      	str	r1, [r7, #0]
	UINT i, j;
	TCHAR c;
	DWORD tm;
#if _USE_LFN != 0
	WCHAR w, lfv;
	FATFS *fs = dp->obj.fs;
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	681b      	ldr	r3, [r3, #0]
 8008246:	613b      	str	r3, [r7, #16]
#endif


	fno->fname[0] = 0;		/* Invaidate file info */
 8008248:	683b      	ldr	r3, [r7, #0]
 800824a:	2200      	movs	r2, #0
 800824c:	759a      	strb	r2, [r3, #22]
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	69db      	ldr	r3, [r3, #28]
 8008252:	2b00      	cmp	r3, #0
 8008254:	f000 80d8 	beq.w	8008408 <get_fileinfo+0x1d0>
		get_xdir_info(fs->dirbuf, fno);
		return;
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		if (dp->blk_ofs != 0xFFFFFFFF) {	/* Get LFN if available */
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800825c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008260:	d040      	beq.n	80082e4 <get_fileinfo+0xac>
			i = j = 0;
 8008262:	2300      	movs	r3, #0
 8008264:	61bb      	str	r3, [r7, #24]
 8008266:	69bb      	ldr	r3, [r7, #24]
 8008268:	61fb      	str	r3, [r7, #28]
			while ((w = fs->lfnbuf[j++]) != 0) {	/* Get an LFN character */
 800826a:	e029      	b.n	80082c0 <get_fileinfo+0x88>
#if !_LFN_UNICODE
				w = ff_convert(w, 0);		/* Unicode -> OEM */
 800826c:	89fb      	ldrh	r3, [r7, #14]
 800826e:	2100      	movs	r1, #0
 8008270:	4618      	mov	r0, r3
 8008272:	f001 fef1 	bl	800a058 <ff_convert>
 8008276:	4603      	mov	r3, r0
 8008278:	81fb      	strh	r3, [r7, #14]
				if (w == 0) { i = 0; break; }	/* No LFN if it could not be converted */
 800827a:	89fb      	ldrh	r3, [r7, #14]
 800827c:	2b00      	cmp	r3, #0
 800827e:	d102      	bne.n	8008286 <get_fileinfo+0x4e>
 8008280:	2300      	movs	r3, #0
 8008282:	61fb      	str	r3, [r7, #28]
 8008284:	e028      	b.n	80082d8 <get_fileinfo+0xa0>
				if (_DF1S && w >= 0x100) {	/* Put 1st byte if it is a DBC (always false at SBCS cfg) */
 8008286:	89fb      	ldrh	r3, [r7, #14]
 8008288:	2bff      	cmp	r3, #255	@ 0xff
 800828a:	d90a      	bls.n	80082a2 <get_fileinfo+0x6a>
					fno->fname[i++] = (char)(w >> 8);
 800828c:	89fb      	ldrh	r3, [r7, #14]
 800828e:	0a1b      	lsrs	r3, r3, #8
 8008290:	b299      	uxth	r1, r3
 8008292:	69fb      	ldr	r3, [r7, #28]
 8008294:	1c5a      	adds	r2, r3, #1
 8008296:	61fa      	str	r2, [r7, #28]
 8008298:	b2c9      	uxtb	r1, r1
 800829a:	683a      	ldr	r2, [r7, #0]
 800829c:	4413      	add	r3, r2
 800829e:	460a      	mov	r2, r1
 80082a0:	759a      	strb	r2, [r3, #22]
				}
#endif
				if (i >= _MAX_LFN) { i = 0; break; }	/* No LFN if buffer overflow */
 80082a2:	69fb      	ldr	r3, [r7, #28]
 80082a4:	2bfe      	cmp	r3, #254	@ 0xfe
 80082a6:	d902      	bls.n	80082ae <get_fileinfo+0x76>
 80082a8:	2300      	movs	r3, #0
 80082aa:	61fb      	str	r3, [r7, #28]
 80082ac:	e014      	b.n	80082d8 <get_fileinfo+0xa0>
				fno->fname[i++] = (TCHAR)w;
 80082ae:	69fb      	ldr	r3, [r7, #28]
 80082b0:	1c5a      	adds	r2, r3, #1
 80082b2:	61fa      	str	r2, [r7, #28]
 80082b4:	89fa      	ldrh	r2, [r7, #14]
 80082b6:	b2d1      	uxtb	r1, r2
 80082b8:	683a      	ldr	r2, [r7, #0]
 80082ba:	4413      	add	r3, r2
 80082bc:	460a      	mov	r2, r1
 80082be:	759a      	strb	r2, [r3, #22]
			while ((w = fs->lfnbuf[j++]) != 0) {	/* Get an LFN character */
 80082c0:	693b      	ldr	r3, [r7, #16]
 80082c2:	68da      	ldr	r2, [r3, #12]
 80082c4:	69bb      	ldr	r3, [r7, #24]
 80082c6:	1c59      	adds	r1, r3, #1
 80082c8:	61b9      	str	r1, [r7, #24]
 80082ca:	005b      	lsls	r3, r3, #1
 80082cc:	4413      	add	r3, r2
 80082ce:	881b      	ldrh	r3, [r3, #0]
 80082d0:	81fb      	strh	r3, [r7, #14]
 80082d2:	89fb      	ldrh	r3, [r7, #14]
 80082d4:	2b00      	cmp	r3, #0
 80082d6:	d1c9      	bne.n	800826c <get_fileinfo+0x34>
			}
			fno->fname[i] = 0;	/* Terminate the LFN */
 80082d8:	683a      	ldr	r2, [r7, #0]
 80082da:	69fb      	ldr	r3, [r7, #28]
 80082dc:	4413      	add	r3, r2
 80082de:	3316      	adds	r3, #22
 80082e0:	2200      	movs	r2, #0
 80082e2:	701a      	strb	r2, [r3, #0]
		}
	}

	i = j = 0;
 80082e4:	2300      	movs	r3, #0
 80082e6:	61bb      	str	r3, [r7, #24]
 80082e8:	69bb      	ldr	r3, [r7, #24]
 80082ea:	61fb      	str	r3, [r7, #28]
	lfv = fno->fname[i];	/* LFN is exist if non-zero */
 80082ec:	683a      	ldr	r2, [r7, #0]
 80082ee:	69fb      	ldr	r3, [r7, #28]
 80082f0:	4413      	add	r3, r2
 80082f2:	3316      	adds	r3, #22
 80082f4:	781b      	ldrb	r3, [r3, #0]
 80082f6:	81bb      	strh	r3, [r7, #12]
	while (i < 11) {		/* Copy name body and extension */
 80082f8:	e04d      	b.n	8008396 <get_fileinfo+0x15e>
		c = (TCHAR)dp->dir[i++];
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	6a1a      	ldr	r2, [r3, #32]
 80082fe:	69fb      	ldr	r3, [r7, #28]
 8008300:	1c59      	adds	r1, r3, #1
 8008302:	61f9      	str	r1, [r7, #28]
 8008304:	4413      	add	r3, r2
 8008306:	781b      	ldrb	r3, [r3, #0]
 8008308:	75fb      	strb	r3, [r7, #23]
		if (c == ' ') continue;				/* Skip padding spaces */
 800830a:	7dfb      	ldrb	r3, [r7, #23]
 800830c:	2b20      	cmp	r3, #32
 800830e:	d041      	beq.n	8008394 <get_fileinfo+0x15c>
		if (c == RDDEM) c = (TCHAR)DDEM;	/* Restore replaced DDEM character */
 8008310:	7dfb      	ldrb	r3, [r7, #23]
 8008312:	2b05      	cmp	r3, #5
 8008314:	d101      	bne.n	800831a <get_fileinfo+0xe2>
 8008316:	23e5      	movs	r3, #229	@ 0xe5
 8008318:	75fb      	strb	r3, [r7, #23]
		if (i == 9) {						/* Insert a . if extension is exist */
 800831a:	69fb      	ldr	r3, [r7, #28]
 800831c:	2b09      	cmp	r3, #9
 800831e:	d10f      	bne.n	8008340 <get_fileinfo+0x108>
			if (!lfv) fno->fname[j] = '.';
 8008320:	89bb      	ldrh	r3, [r7, #12]
 8008322:	2b00      	cmp	r3, #0
 8008324:	d105      	bne.n	8008332 <get_fileinfo+0xfa>
 8008326:	683a      	ldr	r2, [r7, #0]
 8008328:	69bb      	ldr	r3, [r7, #24]
 800832a:	4413      	add	r3, r2
 800832c:	3316      	adds	r3, #22
 800832e:	222e      	movs	r2, #46	@ 0x2e
 8008330:	701a      	strb	r2, [r3, #0]
			fno->altname[j++] = '.';
 8008332:	69bb      	ldr	r3, [r7, #24]
 8008334:	1c5a      	adds	r2, r3, #1
 8008336:	61ba      	str	r2, [r7, #24]
 8008338:	683a      	ldr	r2, [r7, #0]
 800833a:	4413      	add	r3, r2
 800833c:	222e      	movs	r2, #46	@ 0x2e
 800833e:	725a      	strb	r2, [r3, #9]
			c = c << 8 | dp->dir[i++];
		}
		c = ff_convert(c, 1);	/* OEM -> Unicode */
		if (!c) c = '?';
#endif
		fno->altname[j] = c;
 8008340:	683a      	ldr	r2, [r7, #0]
 8008342:	69bb      	ldr	r3, [r7, #24]
 8008344:	4413      	add	r3, r2
 8008346:	3309      	adds	r3, #9
 8008348:	7dfa      	ldrb	r2, [r7, #23]
 800834a:	701a      	strb	r2, [r3, #0]
		if (!lfv) {
 800834c:	89bb      	ldrh	r3, [r7, #12]
 800834e:	2b00      	cmp	r3, #0
 8008350:	d11c      	bne.n	800838c <get_fileinfo+0x154>
			if (IsUpper(c) && (dp->dir[DIR_NTres] & ((i >= 9) ? NS_EXT : NS_BODY))) {
 8008352:	7dfb      	ldrb	r3, [r7, #23]
 8008354:	2b40      	cmp	r3, #64	@ 0x40
 8008356:	d913      	bls.n	8008380 <get_fileinfo+0x148>
 8008358:	7dfb      	ldrb	r3, [r7, #23]
 800835a:	2b5a      	cmp	r3, #90	@ 0x5a
 800835c:	d810      	bhi.n	8008380 <get_fileinfo+0x148>
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	6a1b      	ldr	r3, [r3, #32]
 8008362:	330c      	adds	r3, #12
 8008364:	781b      	ldrb	r3, [r3, #0]
 8008366:	461a      	mov	r2, r3
 8008368:	69fb      	ldr	r3, [r7, #28]
 800836a:	2b08      	cmp	r3, #8
 800836c:	d901      	bls.n	8008372 <get_fileinfo+0x13a>
 800836e:	2310      	movs	r3, #16
 8008370:	e000      	b.n	8008374 <get_fileinfo+0x13c>
 8008372:	2308      	movs	r3, #8
 8008374:	4013      	ands	r3, r2
 8008376:	2b00      	cmp	r3, #0
 8008378:	d002      	beq.n	8008380 <get_fileinfo+0x148>
				c += 0x20;			/* To lower */
 800837a:	7dfb      	ldrb	r3, [r7, #23]
 800837c:	3320      	adds	r3, #32
 800837e:	75fb      	strb	r3, [r7, #23]
			}
			fno->fname[j] = c;
 8008380:	683a      	ldr	r2, [r7, #0]
 8008382:	69bb      	ldr	r3, [r7, #24]
 8008384:	4413      	add	r3, r2
 8008386:	3316      	adds	r3, #22
 8008388:	7dfa      	ldrb	r2, [r7, #23]
 800838a:	701a      	strb	r2, [r3, #0]
		}
		j++;
 800838c:	69bb      	ldr	r3, [r7, #24]
 800838e:	3301      	adds	r3, #1
 8008390:	61bb      	str	r3, [r7, #24]
 8008392:	e000      	b.n	8008396 <get_fileinfo+0x15e>
		if (c == ' ') continue;				/* Skip padding spaces */
 8008394:	bf00      	nop
	while (i < 11) {		/* Copy name body and extension */
 8008396:	69fb      	ldr	r3, [r7, #28]
 8008398:	2b0a      	cmp	r3, #10
 800839a:	d9ae      	bls.n	80082fa <get_fileinfo+0xc2>
	}
	if (!lfv) {
 800839c:	89bb      	ldrh	r3, [r7, #12]
 800839e:	2b00      	cmp	r3, #0
 80083a0:	d10d      	bne.n	80083be <get_fileinfo+0x186>
		fno->fname[j] = 0;
 80083a2:	683a      	ldr	r2, [r7, #0]
 80083a4:	69bb      	ldr	r3, [r7, #24]
 80083a6:	4413      	add	r3, r2
 80083a8:	3316      	adds	r3, #22
 80083aa:	2200      	movs	r2, #0
 80083ac:	701a      	strb	r2, [r3, #0]
		if (!dp->dir[DIR_NTres]) j = 0;	/* Altname is no longer needed if neither LFN nor case info is exist. */
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	6a1b      	ldr	r3, [r3, #32]
 80083b2:	330c      	adds	r3, #12
 80083b4:	781b      	ldrb	r3, [r3, #0]
 80083b6:	2b00      	cmp	r3, #0
 80083b8:	d101      	bne.n	80083be <get_fileinfo+0x186>
 80083ba:	2300      	movs	r3, #0
 80083bc:	61bb      	str	r3, [r7, #24]
	}
	fno->altname[j] = 0;	/* Terminate the SFN */
 80083be:	683a      	ldr	r2, [r7, #0]
 80083c0:	69bb      	ldr	r3, [r7, #24]
 80083c2:	4413      	add	r3, r2
 80083c4:	3309      	adds	r3, #9
 80083c6:	2200      	movs	r2, #0
 80083c8:	701a      	strb	r2, [r3, #0]
		fno->fname[j++] = c;
	}
	fno->fname[j] = 0;
#endif

	fno->fattrib = dp->dir[DIR_Attr];				/* Attribute */
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	6a1b      	ldr	r3, [r3, #32]
 80083ce:	7ada      	ldrb	r2, [r3, #11]
 80083d0:	683b      	ldr	r3, [r7, #0]
 80083d2:	721a      	strb	r2, [r3, #8]
	fno->fsize = ld_dword(dp->dir + DIR_FileSize);	/* Size */
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	6a1b      	ldr	r3, [r3, #32]
 80083d8:	331c      	adds	r3, #28
 80083da:	4618      	mov	r0, r3
 80083dc:	f7fe faef 	bl	80069be <ld_dword>
 80083e0:	4602      	mov	r2, r0
 80083e2:	683b      	ldr	r3, [r7, #0]
 80083e4:	601a      	str	r2, [r3, #0]
	tm = ld_dword(dp->dir + DIR_ModTime);			/* Timestamp */
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	6a1b      	ldr	r3, [r3, #32]
 80083ea:	3316      	adds	r3, #22
 80083ec:	4618      	mov	r0, r3
 80083ee:	f7fe fae6 	bl	80069be <ld_dword>
 80083f2:	60b8      	str	r0, [r7, #8]
	fno->ftime = (WORD)tm; fno->fdate = (WORD)(tm >> 16);
 80083f4:	68bb      	ldr	r3, [r7, #8]
 80083f6:	b29a      	uxth	r2, r3
 80083f8:	683b      	ldr	r3, [r7, #0]
 80083fa:	80da      	strh	r2, [r3, #6]
 80083fc:	68bb      	ldr	r3, [r7, #8]
 80083fe:	0c1b      	lsrs	r3, r3, #16
 8008400:	b29a      	uxth	r2, r3
 8008402:	683b      	ldr	r3, [r7, #0]
 8008404:	809a      	strh	r2, [r3, #4]
 8008406:	e000      	b.n	800840a <get_fileinfo+0x1d2>
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 8008408:	bf00      	nop
}
 800840a:	3720      	adds	r7, #32
 800840c:	46bd      	mov	sp, r7
 800840e:	bd80      	pop	{r7, pc}

08008410 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8008410:	b580      	push	{r7, lr}
 8008412:	b08a      	sub	sp, #40	@ 0x28
 8008414:	af00      	add	r7, sp, #0
 8008416:	6078      	str	r0, [r7, #4]
 8008418:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 800841a:	683b      	ldr	r3, [r7, #0]
 800841c:	681b      	ldr	r3, [r3, #0]
 800841e:	613b      	str	r3, [r7, #16]
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	681b      	ldr	r3, [r3, #0]
 8008424:	68db      	ldr	r3, [r3, #12]
 8008426:	60fb      	str	r3, [r7, #12]
 8008428:	2300      	movs	r3, #0
 800842a:	617b      	str	r3, [r7, #20]
 800842c:	697b      	ldr	r3, [r7, #20]
 800842e:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 8008430:	69bb      	ldr	r3, [r7, #24]
 8008432:	1c5a      	adds	r2, r3, #1
 8008434:	61ba      	str	r2, [r7, #24]
 8008436:	693a      	ldr	r2, [r7, #16]
 8008438:	4413      	add	r3, r2
 800843a:	781b      	ldrb	r3, [r3, #0]
 800843c:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 800843e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8008440:	2b1f      	cmp	r3, #31
 8008442:	d96a      	bls.n	800851a <create_name+0x10a>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 8008444:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8008446:	2b2f      	cmp	r3, #47	@ 0x2f
 8008448:	d006      	beq.n	8008458 <create_name+0x48>
 800844a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800844c:	2b5c      	cmp	r3, #92	@ 0x5c
 800844e:	d110      	bne.n	8008472 <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8008450:	e002      	b.n	8008458 <create_name+0x48>
 8008452:	69bb      	ldr	r3, [r7, #24]
 8008454:	3301      	adds	r3, #1
 8008456:	61bb      	str	r3, [r7, #24]
 8008458:	693a      	ldr	r2, [r7, #16]
 800845a:	69bb      	ldr	r3, [r7, #24]
 800845c:	4413      	add	r3, r2
 800845e:	781b      	ldrb	r3, [r3, #0]
 8008460:	2b2f      	cmp	r3, #47	@ 0x2f
 8008462:	d0f6      	beq.n	8008452 <create_name+0x42>
 8008464:	693a      	ldr	r2, [r7, #16]
 8008466:	69bb      	ldr	r3, [r7, #24]
 8008468:	4413      	add	r3, r2
 800846a:	781b      	ldrb	r3, [r3, #0]
 800846c:	2b5c      	cmp	r3, #92	@ 0x5c
 800846e:	d0f0      	beq.n	8008452 <create_name+0x42>
			break;
 8008470:	e054      	b.n	800851c <create_name+0x10c>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 8008472:	697b      	ldr	r3, [r7, #20]
 8008474:	2bfe      	cmp	r3, #254	@ 0xfe
 8008476:	d901      	bls.n	800847c <create_name+0x6c>
 8008478:	2306      	movs	r3, #6
 800847a:	e1bf      	b.n	80087fc <create_name+0x3ec>
#if !_LFN_UNICODE
		w &= 0xFF;
 800847c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800847e:	b2db      	uxtb	r3, r3
 8008480:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
 8008482:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8008484:	b2db      	uxtb	r3, r3
 8008486:	2b80      	cmp	r3, #128	@ 0x80
 8008488:	d925      	bls.n	80084d6 <create_name+0xc6>
 800848a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800848c:	b2db      	uxtb	r3, r3
 800848e:	2bff      	cmp	r3, #255	@ 0xff
 8008490:	d021      	beq.n	80084d6 <create_name+0xc6>
			b = (BYTE)p[si++];			/* Get 2nd byte */
 8008492:	69bb      	ldr	r3, [r7, #24]
 8008494:	1c5a      	adds	r2, r3, #1
 8008496:	61ba      	str	r2, [r7, #24]
 8008498:	693a      	ldr	r2, [r7, #16]
 800849a:	4413      	add	r3, r2
 800849c:	781b      	ldrb	r3, [r3, #0]
 800849e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			w = (w << 8) + b;			/* Create a DBC */
 80084a2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80084a4:	021b      	lsls	r3, r3, #8
 80084a6:	b29a      	uxth	r2, r3
 80084a8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80084ac:	b29b      	uxth	r3, r3
 80084ae:	4413      	add	r3, r2
 80084b0:	84bb      	strh	r3, [r7, #36]	@ 0x24
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
 80084b2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80084b6:	2b3f      	cmp	r3, #63	@ 0x3f
 80084b8:	d903      	bls.n	80084c2 <create_name+0xb2>
 80084ba:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80084be:	2b7e      	cmp	r3, #126	@ 0x7e
 80084c0:	d909      	bls.n	80084d6 <create_name+0xc6>
 80084c2:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80084c6:	2b00      	cmp	r3, #0
 80084c8:	da03      	bge.n	80084d2 <create_name+0xc2>
 80084ca:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80084ce:	2bff      	cmp	r3, #255	@ 0xff
 80084d0:	d101      	bne.n	80084d6 <create_name+0xc6>
 80084d2:	2306      	movs	r3, #6
 80084d4:	e192      	b.n	80087fc <create_name+0x3ec>
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 80084d6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80084d8:	2101      	movs	r1, #1
 80084da:	4618      	mov	r0, r3
 80084dc:	f001 fdbc 	bl	800a058 <ff_convert>
 80084e0:	4603      	mov	r3, r0
 80084e2:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 80084e4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80084e6:	2b00      	cmp	r3, #0
 80084e8:	d101      	bne.n	80084ee <create_name+0xde>
 80084ea:	2306      	movs	r3, #6
 80084ec:	e186      	b.n	80087fc <create_name+0x3ec>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 80084ee:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80084f0:	2b7f      	cmp	r3, #127	@ 0x7f
 80084f2:	d809      	bhi.n	8008508 <create_name+0xf8>
 80084f4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80084f6:	4619      	mov	r1, r3
 80084f8:	489a      	ldr	r0, [pc, #616]	@ (8008764 <create_name+0x354>)
 80084fa:	f7fe fb2d 	bl	8006b58 <chk_chr>
 80084fe:	4603      	mov	r3, r0
 8008500:	2b00      	cmp	r3, #0
 8008502:	d001      	beq.n	8008508 <create_name+0xf8>
 8008504:	2306      	movs	r3, #6
 8008506:	e179      	b.n	80087fc <create_name+0x3ec>
		lfn[di++] = w;					/* Store the Unicode character */
 8008508:	697b      	ldr	r3, [r7, #20]
 800850a:	1c5a      	adds	r2, r3, #1
 800850c:	617a      	str	r2, [r7, #20]
 800850e:	005b      	lsls	r3, r3, #1
 8008510:	68fa      	ldr	r2, [r7, #12]
 8008512:	4413      	add	r3, r2
 8008514:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8008516:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 8008518:	e78a      	b.n	8008430 <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 800851a:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 800851c:	693a      	ldr	r2, [r7, #16]
 800851e:	69bb      	ldr	r3, [r7, #24]
 8008520:	441a      	add	r2, r3
 8008522:	683b      	ldr	r3, [r7, #0]
 8008524:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8008526:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8008528:	2b1f      	cmp	r3, #31
 800852a:	d801      	bhi.n	8008530 <create_name+0x120>
 800852c:	2304      	movs	r3, #4
 800852e:	e000      	b.n	8008532 <create_name+0x122>
 8008530:	2300      	movs	r3, #0
 8008532:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 8008536:	e011      	b.n	800855c <create_name+0x14c>
		w = lfn[di - 1];
 8008538:	697b      	ldr	r3, [r7, #20]
 800853a:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800853e:	3b01      	subs	r3, #1
 8008540:	005b      	lsls	r3, r3, #1
 8008542:	68fa      	ldr	r2, [r7, #12]
 8008544:	4413      	add	r3, r2
 8008546:	881b      	ldrh	r3, [r3, #0]
 8008548:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w != ' ' && w != '.') break;
 800854a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800854c:	2b20      	cmp	r3, #32
 800854e:	d002      	beq.n	8008556 <create_name+0x146>
 8008550:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8008552:	2b2e      	cmp	r3, #46	@ 0x2e
 8008554:	d106      	bne.n	8008564 <create_name+0x154>
		di--;
 8008556:	697b      	ldr	r3, [r7, #20]
 8008558:	3b01      	subs	r3, #1
 800855a:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 800855c:	697b      	ldr	r3, [r7, #20]
 800855e:	2b00      	cmp	r3, #0
 8008560:	d1ea      	bne.n	8008538 <create_name+0x128>
 8008562:	e000      	b.n	8008566 <create_name+0x156>
		if (w != ' ' && w != '.') break;
 8008564:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 8008566:	697b      	ldr	r3, [r7, #20]
 8008568:	005b      	lsls	r3, r3, #1
 800856a:	68fa      	ldr	r2, [r7, #12]
 800856c:	4413      	add	r3, r2
 800856e:	2200      	movs	r2, #0
 8008570:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 8008572:	697b      	ldr	r3, [r7, #20]
 8008574:	2b00      	cmp	r3, #0
 8008576:	d101      	bne.n	800857c <create_name+0x16c>
 8008578:	2306      	movs	r3, #6
 800857a:	e13f      	b.n	80087fc <create_name+0x3ec>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	3324      	adds	r3, #36	@ 0x24
 8008580:	220b      	movs	r2, #11
 8008582:	2120      	movs	r1, #32
 8008584:	4618      	mov	r0, r3
 8008586:	f7fe faa5 	bl	8006ad4 <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 800858a:	2300      	movs	r3, #0
 800858c:	61bb      	str	r3, [r7, #24]
 800858e:	e002      	b.n	8008596 <create_name+0x186>
 8008590:	69bb      	ldr	r3, [r7, #24]
 8008592:	3301      	adds	r3, #1
 8008594:	61bb      	str	r3, [r7, #24]
 8008596:	69bb      	ldr	r3, [r7, #24]
 8008598:	005b      	lsls	r3, r3, #1
 800859a:	68fa      	ldr	r2, [r7, #12]
 800859c:	4413      	add	r3, r2
 800859e:	881b      	ldrh	r3, [r3, #0]
 80085a0:	2b20      	cmp	r3, #32
 80085a2:	d0f5      	beq.n	8008590 <create_name+0x180>
 80085a4:	69bb      	ldr	r3, [r7, #24]
 80085a6:	005b      	lsls	r3, r3, #1
 80085a8:	68fa      	ldr	r2, [r7, #12]
 80085aa:	4413      	add	r3, r2
 80085ac:	881b      	ldrh	r3, [r3, #0]
 80085ae:	2b2e      	cmp	r3, #46	@ 0x2e
 80085b0:	d0ee      	beq.n	8008590 <create_name+0x180>
	if (si) cf |= NS_LOSS | NS_LFN;
 80085b2:	69bb      	ldr	r3, [r7, #24]
 80085b4:	2b00      	cmp	r3, #0
 80085b6:	d009      	beq.n	80085cc <create_name+0x1bc>
 80085b8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80085bc:	f043 0303 	orr.w	r3, r3, #3
 80085c0:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 80085c4:	e002      	b.n	80085cc <create_name+0x1bc>
 80085c6:	697b      	ldr	r3, [r7, #20]
 80085c8:	3b01      	subs	r3, #1
 80085ca:	617b      	str	r3, [r7, #20]
 80085cc:	697b      	ldr	r3, [r7, #20]
 80085ce:	2b00      	cmp	r3, #0
 80085d0:	d009      	beq.n	80085e6 <create_name+0x1d6>
 80085d2:	697b      	ldr	r3, [r7, #20]
 80085d4:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 80085d8:	3b01      	subs	r3, #1
 80085da:	005b      	lsls	r3, r3, #1
 80085dc:	68fa      	ldr	r2, [r7, #12]
 80085de:	4413      	add	r3, r2
 80085e0:	881b      	ldrh	r3, [r3, #0]
 80085e2:	2b2e      	cmp	r3, #46	@ 0x2e
 80085e4:	d1ef      	bne.n	80085c6 <create_name+0x1b6>

	i = b = 0; ni = 8;
 80085e6:	2300      	movs	r3, #0
 80085e8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80085ec:	2300      	movs	r3, #0
 80085ee:	623b      	str	r3, [r7, #32]
 80085f0:	2308      	movs	r3, #8
 80085f2:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 80085f4:	69bb      	ldr	r3, [r7, #24]
 80085f6:	1c5a      	adds	r2, r3, #1
 80085f8:	61ba      	str	r2, [r7, #24]
 80085fa:	005b      	lsls	r3, r3, #1
 80085fc:	68fa      	ldr	r2, [r7, #12]
 80085fe:	4413      	add	r3, r2
 8008600:	881b      	ldrh	r3, [r3, #0]
 8008602:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) break;					/* Break on end of the LFN */
 8008604:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8008606:	2b00      	cmp	r3, #0
 8008608:	f000 80aa 	beq.w	8008760 <create_name+0x350>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 800860c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800860e:	2b20      	cmp	r3, #32
 8008610:	d006      	beq.n	8008620 <create_name+0x210>
 8008612:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8008614:	2b2e      	cmp	r3, #46	@ 0x2e
 8008616:	d10a      	bne.n	800862e <create_name+0x21e>
 8008618:	69ba      	ldr	r2, [r7, #24]
 800861a:	697b      	ldr	r3, [r7, #20]
 800861c:	429a      	cmp	r2, r3
 800861e:	d006      	beq.n	800862e <create_name+0x21e>
			cf |= NS_LOSS | NS_LFN; continue;
 8008620:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8008624:	f043 0303 	orr.w	r3, r3, #3
 8008628:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800862c:	e097      	b.n	800875e <create_name+0x34e>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 800862e:	6a3a      	ldr	r2, [r7, #32]
 8008630:	69fb      	ldr	r3, [r7, #28]
 8008632:	429a      	cmp	r2, r3
 8008634:	d203      	bcs.n	800863e <create_name+0x22e>
 8008636:	69ba      	ldr	r2, [r7, #24]
 8008638:	697b      	ldr	r3, [r7, #20]
 800863a:	429a      	cmp	r2, r3
 800863c:	d123      	bne.n	8008686 <create_name+0x276>
			if (ni == 11) {				/* Long extension */
 800863e:	69fb      	ldr	r3, [r7, #28]
 8008640:	2b0b      	cmp	r3, #11
 8008642:	d106      	bne.n	8008652 <create_name+0x242>
				cf |= NS_LOSS | NS_LFN; break;
 8008644:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8008648:	f043 0303 	orr.w	r3, r3, #3
 800864c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8008650:	e08d      	b.n	800876e <create_name+0x35e>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 8008652:	69ba      	ldr	r2, [r7, #24]
 8008654:	697b      	ldr	r3, [r7, #20]
 8008656:	429a      	cmp	r2, r3
 8008658:	d005      	beq.n	8008666 <create_name+0x256>
 800865a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800865e:	f043 0303 	orr.w	r3, r3, #3
 8008662:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
			if (si > di) break;			/* No extension */
 8008666:	69ba      	ldr	r2, [r7, #24]
 8008668:	697b      	ldr	r3, [r7, #20]
 800866a:	429a      	cmp	r2, r3
 800866c:	d87e      	bhi.n	800876c <create_name+0x35c>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 800866e:	697b      	ldr	r3, [r7, #20]
 8008670:	61bb      	str	r3, [r7, #24]
 8008672:	2308      	movs	r3, #8
 8008674:	623b      	str	r3, [r7, #32]
 8008676:	230b      	movs	r3, #11
 8008678:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 800867a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800867e:	009b      	lsls	r3, r3, #2
 8008680:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8008684:	e06b      	b.n	800875e <create_name+0x34e>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 8008686:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8008688:	2b7f      	cmp	r3, #127	@ 0x7f
 800868a:	d910      	bls.n	80086ae <create_name+0x29e>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
 800868c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800868e:	4618      	mov	r0, r3
 8008690:	f001 fd40 	bl	800a114 <ff_wtoupper>
 8008694:	4603      	mov	r3, r0
 8008696:	2100      	movs	r1, #0
 8008698:	4618      	mov	r0, r3
 800869a:	f001 fcdd 	bl	800a058 <ff_convert>
 800869e:	4603      	mov	r3, r0
 80086a0:	84bb      	strh	r3, [r7, #36]	@ 0x24
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 80086a2:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80086a6:	f043 0302 	orr.w	r3, r3, #2
 80086aa:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
		}

		if (_DF1S && w >= 0x100) {		/* Is this DBC? (always false at SBCS cfg) */
 80086ae:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80086b0:	2bff      	cmp	r3, #255	@ 0xff
 80086b2:	d91a      	bls.n	80086ea <create_name+0x2da>
			if (i >= ni - 1) {
 80086b4:	69fb      	ldr	r3, [r7, #28]
 80086b6:	3b01      	subs	r3, #1
 80086b8:	6a3a      	ldr	r2, [r7, #32]
 80086ba:	429a      	cmp	r2, r3
 80086bc:	d308      	bcc.n	80086d0 <create_name+0x2c0>
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
 80086be:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80086c2:	f043 0303 	orr.w	r3, r3, #3
 80086c6:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 80086ca:	69fb      	ldr	r3, [r7, #28]
 80086cc:	623b      	str	r3, [r7, #32]
 80086ce:	e046      	b.n	800875e <create_name+0x34e>
			}
			dp->fn[i++] = (BYTE)(w >> 8);
 80086d0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80086d2:	0a1b      	lsrs	r3, r3, #8
 80086d4:	b299      	uxth	r1, r3
 80086d6:	6a3b      	ldr	r3, [r7, #32]
 80086d8:	1c5a      	adds	r2, r3, #1
 80086da:	623a      	str	r2, [r7, #32]
 80086dc:	b2c9      	uxtb	r1, r1
 80086de:	687a      	ldr	r2, [r7, #4]
 80086e0:	4413      	add	r3, r2
 80086e2:	460a      	mov	r2, r1
 80086e4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 80086e8:	e02f      	b.n	800874a <create_name+0x33a>
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 80086ea:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80086ec:	2b00      	cmp	r3, #0
 80086ee:	d007      	beq.n	8008700 <create_name+0x2f0>
 80086f0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80086f2:	4619      	mov	r1, r3
 80086f4:	481c      	ldr	r0, [pc, #112]	@ (8008768 <create_name+0x358>)
 80086f6:	f7fe fa2f 	bl	8006b58 <chk_chr>
 80086fa:	4603      	mov	r3, r0
 80086fc:	2b00      	cmp	r3, #0
 80086fe:	d008      	beq.n	8008712 <create_name+0x302>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 8008700:	235f      	movs	r3, #95	@ 0x5f
 8008702:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8008704:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8008708:	f043 0303 	orr.w	r3, r3, #3
 800870c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8008710:	e01b      	b.n	800874a <create_name+0x33a>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 8008712:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8008714:	2b40      	cmp	r3, #64	@ 0x40
 8008716:	d909      	bls.n	800872c <create_name+0x31c>
 8008718:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800871a:	2b5a      	cmp	r3, #90	@ 0x5a
 800871c:	d806      	bhi.n	800872c <create_name+0x31c>
					b |= 2;
 800871e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008722:	f043 0302 	orr.w	r3, r3, #2
 8008726:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800872a:	e00e      	b.n	800874a <create_name+0x33a>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 800872c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800872e:	2b60      	cmp	r3, #96	@ 0x60
 8008730:	d90b      	bls.n	800874a <create_name+0x33a>
 8008732:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8008734:	2b7a      	cmp	r3, #122	@ 0x7a
 8008736:	d808      	bhi.n	800874a <create_name+0x33a>
						b |= 1; w -= 0x20;
 8008738:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800873c:	f043 0301 	orr.w	r3, r3, #1
 8008740:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8008744:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8008746:	3b20      	subs	r3, #32
 8008748:	84bb      	strh	r3, [r7, #36]	@ 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 800874a:	6a3b      	ldr	r3, [r7, #32]
 800874c:	1c5a      	adds	r2, r3, #1
 800874e:	623a      	str	r2, [r7, #32]
 8008750:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8008752:	b2d1      	uxtb	r1, r2
 8008754:	687a      	ldr	r2, [r7, #4]
 8008756:	4413      	add	r3, r2
 8008758:	460a      	mov	r2, r1
 800875a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
		w = lfn[si++];					/* Get an LFN character */
 800875e:	e749      	b.n	80085f4 <create_name+0x1e4>
		if (!w) break;					/* Break on end of the LFN */
 8008760:	bf00      	nop
 8008762:	e004      	b.n	800876e <create_name+0x35e>
 8008764:	0800b6bc 	.word	0x0800b6bc
 8008768:	0800b6c8 	.word	0x0800b6c8
			if (si > di) break;			/* No extension */
 800876c:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8008774:	2be5      	cmp	r3, #229	@ 0xe5
 8008776:	d103      	bne.n	8008780 <create_name+0x370>
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	2205      	movs	r2, #5
 800877c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

	if (ni == 8) b <<= 2;
 8008780:	69fb      	ldr	r3, [r7, #28]
 8008782:	2b08      	cmp	r3, #8
 8008784:	d104      	bne.n	8008790 <create_name+0x380>
 8008786:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800878a:	009b      	lsls	r3, r3, #2
 800878c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 8008790:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008794:	f003 030c 	and.w	r3, r3, #12
 8008798:	2b0c      	cmp	r3, #12
 800879a:	d005      	beq.n	80087a8 <create_name+0x398>
 800879c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80087a0:	f003 0303 	and.w	r3, r3, #3
 80087a4:	2b03      	cmp	r3, #3
 80087a6:	d105      	bne.n	80087b4 <create_name+0x3a4>
 80087a8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80087ac:	f043 0302 	orr.w	r3, r3, #2
 80087b0:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 80087b4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80087b8:	f003 0302 	and.w	r3, r3, #2
 80087bc:	2b00      	cmp	r3, #0
 80087be:	d117      	bne.n	80087f0 <create_name+0x3e0>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 80087c0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80087c4:	f003 0303 	and.w	r3, r3, #3
 80087c8:	2b01      	cmp	r3, #1
 80087ca:	d105      	bne.n	80087d8 <create_name+0x3c8>
 80087cc:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80087d0:	f043 0310 	orr.w	r3, r3, #16
 80087d4:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 80087d8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80087dc:	f003 030c 	and.w	r3, r3, #12
 80087e0:	2b04      	cmp	r3, #4
 80087e2:	d105      	bne.n	80087f0 <create_name+0x3e0>
 80087e4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80087e8:	f043 0308 	orr.w	r3, r3, #8
 80087ec:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 80087f6:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f

	return FR_OK;
 80087fa:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 80087fc:	4618      	mov	r0, r3
 80087fe:	3728      	adds	r7, #40	@ 0x28
 8008800:	46bd      	mov	sp, r7
 8008802:	bd80      	pop	{r7, pc}

08008804 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8008804:	b580      	push	{r7, lr}
 8008806:	b086      	sub	sp, #24
 8008808:	af00      	add	r7, sp, #0
 800880a:	6078      	str	r0, [r7, #4]
 800880c:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 8008812:	693b      	ldr	r3, [r7, #16]
 8008814:	681b      	ldr	r3, [r3, #0]
 8008816:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8008818:	e002      	b.n	8008820 <follow_path+0x1c>
 800881a:	683b      	ldr	r3, [r7, #0]
 800881c:	3301      	adds	r3, #1
 800881e:	603b      	str	r3, [r7, #0]
 8008820:	683b      	ldr	r3, [r7, #0]
 8008822:	781b      	ldrb	r3, [r3, #0]
 8008824:	2b2f      	cmp	r3, #47	@ 0x2f
 8008826:	d0f8      	beq.n	800881a <follow_path+0x16>
 8008828:	683b      	ldr	r3, [r7, #0]
 800882a:	781b      	ldrb	r3, [r3, #0]
 800882c:	2b5c      	cmp	r3, #92	@ 0x5c
 800882e:	d0f4      	beq.n	800881a <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 8008830:	693b      	ldr	r3, [r7, #16]
 8008832:	2200      	movs	r2, #0
 8008834:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8008836:	683b      	ldr	r3, [r7, #0]
 8008838:	781b      	ldrb	r3, [r3, #0]
 800883a:	2b1f      	cmp	r3, #31
 800883c:	d80a      	bhi.n	8008854 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	2280      	movs	r2, #128	@ 0x80
 8008842:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 8008846:	2100      	movs	r1, #0
 8008848:	6878      	ldr	r0, [r7, #4]
 800884a:	f7fe fece 	bl	80075ea <dir_sdi>
 800884e:	4603      	mov	r3, r0
 8008850:	75fb      	strb	r3, [r7, #23]
 8008852:	e043      	b.n	80088dc <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8008854:	463b      	mov	r3, r7
 8008856:	4619      	mov	r1, r3
 8008858:	6878      	ldr	r0, [r7, #4]
 800885a:	f7ff fdd9 	bl	8008410 <create_name>
 800885e:	4603      	mov	r3, r0
 8008860:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8008862:	7dfb      	ldrb	r3, [r7, #23]
 8008864:	2b00      	cmp	r3, #0
 8008866:	d134      	bne.n	80088d2 <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 8008868:	6878      	ldr	r0, [r7, #4]
 800886a:	f7ff fb2d 	bl	8007ec8 <dir_find>
 800886e:	4603      	mov	r3, r0
 8008870:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8008878:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800887a:	7dfb      	ldrb	r3, [r7, #23]
 800887c:	2b00      	cmp	r3, #0
 800887e:	d00a      	beq.n	8008896 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8008880:	7dfb      	ldrb	r3, [r7, #23]
 8008882:	2b04      	cmp	r3, #4
 8008884:	d127      	bne.n	80088d6 <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8008886:	7afb      	ldrb	r3, [r7, #11]
 8008888:	f003 0304 	and.w	r3, r3, #4
 800888c:	2b00      	cmp	r3, #0
 800888e:	d122      	bne.n	80088d6 <follow_path+0xd2>
 8008890:	2305      	movs	r3, #5
 8008892:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 8008894:	e01f      	b.n	80088d6 <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8008896:	7afb      	ldrb	r3, [r7, #11]
 8008898:	f003 0304 	and.w	r3, r3, #4
 800889c:	2b00      	cmp	r3, #0
 800889e:	d11c      	bne.n	80088da <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 80088a0:	693b      	ldr	r3, [r7, #16]
 80088a2:	799b      	ldrb	r3, [r3, #6]
 80088a4:	f003 0310 	and.w	r3, r3, #16
 80088a8:	2b00      	cmp	r3, #0
 80088aa:	d102      	bne.n	80088b2 <follow_path+0xae>
				res = FR_NO_PATH; break;
 80088ac:	2305      	movs	r3, #5
 80088ae:	75fb      	strb	r3, [r7, #23]
 80088b0:	e014      	b.n	80088dc <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 80088b2:	68fb      	ldr	r3, [r7, #12]
 80088b4:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	695b      	ldr	r3, [r3, #20]
 80088bc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80088c0:	4413      	add	r3, r2
 80088c2:	4619      	mov	r1, r3
 80088c4:	68f8      	ldr	r0, [r7, #12]
 80088c6:	f7ff f817 	bl	80078f8 <ld_clust>
 80088ca:	4602      	mov	r2, r0
 80088cc:	693b      	ldr	r3, [r7, #16]
 80088ce:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80088d0:	e7c0      	b.n	8008854 <follow_path+0x50>
			if (res != FR_OK) break;
 80088d2:	bf00      	nop
 80088d4:	e002      	b.n	80088dc <follow_path+0xd8>
				break;
 80088d6:	bf00      	nop
 80088d8:	e000      	b.n	80088dc <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 80088da:	bf00      	nop
			}
		}
	}

	return res;
 80088dc:	7dfb      	ldrb	r3, [r7, #23]
}
 80088de:	4618      	mov	r0, r3
 80088e0:	3718      	adds	r7, #24
 80088e2:	46bd      	mov	sp, r7
 80088e4:	bd80      	pop	{r7, pc}

080088e6 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 80088e6:	b480      	push	{r7}
 80088e8:	b087      	sub	sp, #28
 80088ea:	af00      	add	r7, sp, #0
 80088ec:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 80088ee:	f04f 33ff 	mov.w	r3, #4294967295
 80088f2:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	681b      	ldr	r3, [r3, #0]
 80088f8:	2b00      	cmp	r3, #0
 80088fa:	d031      	beq.n	8008960 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	617b      	str	r3, [r7, #20]
 8008902:	e002      	b.n	800890a <get_ldnumber+0x24>
 8008904:	697b      	ldr	r3, [r7, #20]
 8008906:	3301      	adds	r3, #1
 8008908:	617b      	str	r3, [r7, #20]
 800890a:	697b      	ldr	r3, [r7, #20]
 800890c:	781b      	ldrb	r3, [r3, #0]
 800890e:	2b1f      	cmp	r3, #31
 8008910:	d903      	bls.n	800891a <get_ldnumber+0x34>
 8008912:	697b      	ldr	r3, [r7, #20]
 8008914:	781b      	ldrb	r3, [r3, #0]
 8008916:	2b3a      	cmp	r3, #58	@ 0x3a
 8008918:	d1f4      	bne.n	8008904 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800891a:	697b      	ldr	r3, [r7, #20]
 800891c:	781b      	ldrb	r3, [r3, #0]
 800891e:	2b3a      	cmp	r3, #58	@ 0x3a
 8008920:	d11c      	bne.n	800895c <get_ldnumber+0x76>
			tp = *path;
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	681b      	ldr	r3, [r3, #0]
 8008926:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 8008928:	68fb      	ldr	r3, [r7, #12]
 800892a:	1c5a      	adds	r2, r3, #1
 800892c:	60fa      	str	r2, [r7, #12]
 800892e:	781b      	ldrb	r3, [r3, #0]
 8008930:	3b30      	subs	r3, #48	@ 0x30
 8008932:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8008934:	68bb      	ldr	r3, [r7, #8]
 8008936:	2b09      	cmp	r3, #9
 8008938:	d80e      	bhi.n	8008958 <get_ldnumber+0x72>
 800893a:	68fa      	ldr	r2, [r7, #12]
 800893c:	697b      	ldr	r3, [r7, #20]
 800893e:	429a      	cmp	r2, r3
 8008940:	d10a      	bne.n	8008958 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8008942:	68bb      	ldr	r3, [r7, #8]
 8008944:	2b00      	cmp	r3, #0
 8008946:	d107      	bne.n	8008958 <get_ldnumber+0x72>
					vol = (int)i;
 8008948:	68bb      	ldr	r3, [r7, #8]
 800894a:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800894c:	697b      	ldr	r3, [r7, #20]
 800894e:	3301      	adds	r3, #1
 8008950:	617b      	str	r3, [r7, #20]
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	697a      	ldr	r2, [r7, #20]
 8008956:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8008958:	693b      	ldr	r3, [r7, #16]
 800895a:	e002      	b.n	8008962 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800895c:	2300      	movs	r3, #0
 800895e:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8008960:	693b      	ldr	r3, [r7, #16]
}
 8008962:	4618      	mov	r0, r3
 8008964:	371c      	adds	r7, #28
 8008966:	46bd      	mov	sp, r7
 8008968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800896c:	4770      	bx	lr
	...

08008970 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8008970:	b580      	push	{r7, lr}
 8008972:	b082      	sub	sp, #8
 8008974:	af00      	add	r7, sp, #0
 8008976:	6078      	str	r0, [r7, #4]
 8008978:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	2200      	movs	r2, #0
 800897e:	70da      	strb	r2, [r3, #3]
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	f04f 32ff 	mov.w	r2, #4294967295
 8008986:	631a      	str	r2, [r3, #48]	@ 0x30
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8008988:	6839      	ldr	r1, [r7, #0]
 800898a:	6878      	ldr	r0, [r7, #4]
 800898c:	f7fe fab0 	bl	8006ef0 <move_window>
 8008990:	4603      	mov	r3, r0
 8008992:	2b00      	cmp	r3, #0
 8008994:	d001      	beq.n	800899a <check_fs+0x2a>
 8008996:	2304      	movs	r3, #4
 8008998:	e038      	b.n	8008a0c <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	3334      	adds	r3, #52	@ 0x34
 800899e:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 80089a2:	4618      	mov	r0, r3
 80089a4:	f7fd fff2 	bl	800698c <ld_word>
 80089a8:	4603      	mov	r3, r0
 80089aa:	461a      	mov	r2, r3
 80089ac:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 80089b0:	429a      	cmp	r2, r3
 80089b2:	d001      	beq.n	80089b8 <check_fs+0x48>
 80089b4:	2303      	movs	r3, #3
 80089b6:	e029      	b.n	8008a0c <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80089be:	2be9      	cmp	r3, #233	@ 0xe9
 80089c0:	d009      	beq.n	80089d6 <check_fs+0x66>
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80089c8:	2beb      	cmp	r3, #235	@ 0xeb
 80089ca:	d11e      	bne.n	8008a0a <check_fs+0x9a>
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 80089d2:	2b90      	cmp	r3, #144	@ 0x90
 80089d4:	d119      	bne.n	8008a0a <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	3334      	adds	r3, #52	@ 0x34
 80089da:	3336      	adds	r3, #54	@ 0x36
 80089dc:	4618      	mov	r0, r3
 80089de:	f7fd ffee 	bl	80069be <ld_dword>
 80089e2:	4603      	mov	r3, r0
 80089e4:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80089e8:	4a0a      	ldr	r2, [pc, #40]	@ (8008a14 <check_fs+0xa4>)
 80089ea:	4293      	cmp	r3, r2
 80089ec:	d101      	bne.n	80089f2 <check_fs+0x82>
 80089ee:	2300      	movs	r3, #0
 80089f0:	e00c      	b.n	8008a0c <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	3334      	adds	r3, #52	@ 0x34
 80089f6:	3352      	adds	r3, #82	@ 0x52
 80089f8:	4618      	mov	r0, r3
 80089fa:	f7fd ffe0 	bl	80069be <ld_dword>
 80089fe:	4603      	mov	r3, r0
 8008a00:	4a05      	ldr	r2, [pc, #20]	@ (8008a18 <check_fs+0xa8>)
 8008a02:	4293      	cmp	r3, r2
 8008a04:	d101      	bne.n	8008a0a <check_fs+0x9a>
 8008a06:	2300      	movs	r3, #0
 8008a08:	e000      	b.n	8008a0c <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 8008a0a:	2302      	movs	r3, #2
}
 8008a0c:	4618      	mov	r0, r3
 8008a0e:	3708      	adds	r7, #8
 8008a10:	46bd      	mov	sp, r7
 8008a12:	bd80      	pop	{r7, pc}
 8008a14:	00544146 	.word	0x00544146
 8008a18:	33544146 	.word	0x33544146

08008a1c <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8008a1c:	b580      	push	{r7, lr}
 8008a1e:	b096      	sub	sp, #88	@ 0x58
 8008a20:	af00      	add	r7, sp, #0
 8008a22:	60f8      	str	r0, [r7, #12]
 8008a24:	60b9      	str	r1, [r7, #8]
 8008a26:	4613      	mov	r3, r2
 8008a28:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 8008a2a:	68bb      	ldr	r3, [r7, #8]
 8008a2c:	2200      	movs	r2, #0
 8008a2e:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8008a30:	68f8      	ldr	r0, [r7, #12]
 8008a32:	f7ff ff58 	bl	80088e6 <get_ldnumber>
 8008a36:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8008a38:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008a3a:	2b00      	cmp	r3, #0
 8008a3c:	da01      	bge.n	8008a42 <find_volume+0x26>
 8008a3e:	230b      	movs	r3, #11
 8008a40:	e22d      	b.n	8008e9e <find_volume+0x482>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8008a42:	4aa1      	ldr	r2, [pc, #644]	@ (8008cc8 <find_volume+0x2ac>)
 8008a44:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008a46:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008a4a:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8008a4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a4e:	2b00      	cmp	r3, #0
 8008a50:	d101      	bne.n	8008a56 <find_volume+0x3a>
 8008a52:	230c      	movs	r3, #12
 8008a54:	e223      	b.n	8008e9e <find_volume+0x482>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 8008a56:	68bb      	ldr	r3, [r7, #8]
 8008a58:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008a5a:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8008a5c:	79fb      	ldrb	r3, [r7, #7]
 8008a5e:	f023 0301 	bic.w	r3, r3, #1
 8008a62:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8008a64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a66:	781b      	ldrb	r3, [r3, #0]
 8008a68:	2b00      	cmp	r3, #0
 8008a6a:	d01a      	beq.n	8008aa2 <find_volume+0x86>
		stat = disk_status(fs->drv);
 8008a6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a6e:	785b      	ldrb	r3, [r3, #1]
 8008a70:	4618      	mov	r0, r3
 8008a72:	f7fd feeb 	bl	800684c <disk_status>
 8008a76:	4603      	mov	r3, r0
 8008a78:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8008a7c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8008a80:	f003 0301 	and.w	r3, r3, #1
 8008a84:	2b00      	cmp	r3, #0
 8008a86:	d10c      	bne.n	8008aa2 <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8008a88:	79fb      	ldrb	r3, [r7, #7]
 8008a8a:	2b00      	cmp	r3, #0
 8008a8c:	d007      	beq.n	8008a9e <find_volume+0x82>
 8008a8e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8008a92:	f003 0304 	and.w	r3, r3, #4
 8008a96:	2b00      	cmp	r3, #0
 8008a98:	d001      	beq.n	8008a9e <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 8008a9a:	230a      	movs	r3, #10
 8008a9c:	e1ff      	b.n	8008e9e <find_volume+0x482>
			}
			return FR_OK;				/* The file system object is valid */
 8008a9e:	2300      	movs	r3, #0
 8008aa0:	e1fd      	b.n	8008e9e <find_volume+0x482>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8008aa2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008aa4:	2200      	movs	r2, #0
 8008aa6:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8008aa8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008aaa:	b2da      	uxtb	r2, r3
 8008aac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008aae:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8008ab0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ab2:	785b      	ldrb	r3, [r3, #1]
 8008ab4:	4618      	mov	r0, r3
 8008ab6:	f7fd fee3 	bl	8006880 <disk_initialize>
 8008aba:	4603      	mov	r3, r0
 8008abc:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8008ac0:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8008ac4:	f003 0301 	and.w	r3, r3, #1
 8008ac8:	2b00      	cmp	r3, #0
 8008aca:	d001      	beq.n	8008ad0 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8008acc:	2303      	movs	r3, #3
 8008ace:	e1e6      	b.n	8008e9e <find_volume+0x482>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8008ad0:	79fb      	ldrb	r3, [r7, #7]
 8008ad2:	2b00      	cmp	r3, #0
 8008ad4:	d007      	beq.n	8008ae6 <find_volume+0xca>
 8008ad6:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8008ada:	f003 0304 	and.w	r3, r3, #4
 8008ade:	2b00      	cmp	r3, #0
 8008ae0:	d001      	beq.n	8008ae6 <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 8008ae2:	230a      	movs	r3, #10
 8008ae4:	e1db      	b.n	8008e9e <find_volume+0x482>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 8008ae6:	2300      	movs	r3, #0
 8008ae8:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8008aea:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8008aec:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8008aee:	f7ff ff3f 	bl	8008970 <check_fs>
 8008af2:	4603      	mov	r3, r0
 8008af4:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8008af8:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8008afc:	2b02      	cmp	r3, #2
 8008afe:	d149      	bne.n	8008b94 <find_volume+0x178>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8008b00:	2300      	movs	r3, #0
 8008b02:	643b      	str	r3, [r7, #64]	@ 0x40
 8008b04:	e01e      	b.n	8008b44 <find_volume+0x128>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 8008b06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b08:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8008b0c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008b0e:	011b      	lsls	r3, r3, #4
 8008b10:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 8008b14:	4413      	add	r3, r2
 8008b16:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8008b18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b1a:	3304      	adds	r3, #4
 8008b1c:	781b      	ldrb	r3, [r3, #0]
 8008b1e:	2b00      	cmp	r3, #0
 8008b20:	d006      	beq.n	8008b30 <find_volume+0x114>
 8008b22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b24:	3308      	adds	r3, #8
 8008b26:	4618      	mov	r0, r3
 8008b28:	f7fd ff49 	bl	80069be <ld_dword>
 8008b2c:	4602      	mov	r2, r0
 8008b2e:	e000      	b.n	8008b32 <find_volume+0x116>
 8008b30:	2200      	movs	r2, #0
 8008b32:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008b34:	009b      	lsls	r3, r3, #2
 8008b36:	3358      	adds	r3, #88	@ 0x58
 8008b38:	443b      	add	r3, r7
 8008b3a:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8008b3e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008b40:	3301      	adds	r3, #1
 8008b42:	643b      	str	r3, [r7, #64]	@ 0x40
 8008b44:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008b46:	2b03      	cmp	r3, #3
 8008b48:	d9dd      	bls.n	8008b06 <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 8008b4a:	2300      	movs	r3, #0
 8008b4c:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 8008b4e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008b50:	2b00      	cmp	r3, #0
 8008b52:	d002      	beq.n	8008b5a <find_volume+0x13e>
 8008b54:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008b56:	3b01      	subs	r3, #1
 8008b58:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8008b5a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008b5c:	009b      	lsls	r3, r3, #2
 8008b5e:	3358      	adds	r3, #88	@ 0x58
 8008b60:	443b      	add	r3, r7
 8008b62:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8008b66:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8008b68:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008b6a:	2b00      	cmp	r3, #0
 8008b6c:	d005      	beq.n	8008b7a <find_volume+0x15e>
 8008b6e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8008b70:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8008b72:	f7ff fefd 	bl	8008970 <check_fs>
 8008b76:	4603      	mov	r3, r0
 8008b78:	e000      	b.n	8008b7c <find_volume+0x160>
 8008b7a:	2303      	movs	r3, #3
 8008b7c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8008b80:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8008b84:	2b01      	cmp	r3, #1
 8008b86:	d905      	bls.n	8008b94 <find_volume+0x178>
 8008b88:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008b8a:	3301      	adds	r3, #1
 8008b8c:	643b      	str	r3, [r7, #64]	@ 0x40
 8008b8e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008b90:	2b03      	cmp	r3, #3
 8008b92:	d9e2      	bls.n	8008b5a <find_volume+0x13e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8008b94:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8008b98:	2b04      	cmp	r3, #4
 8008b9a:	d101      	bne.n	8008ba0 <find_volume+0x184>
 8008b9c:	2301      	movs	r3, #1
 8008b9e:	e17e      	b.n	8008e9e <find_volume+0x482>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8008ba0:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8008ba4:	2b01      	cmp	r3, #1
 8008ba6:	d901      	bls.n	8008bac <find_volume+0x190>
 8008ba8:	230d      	movs	r3, #13
 8008baa:	e178      	b.n	8008e9e <find_volume+0x482>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8008bac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008bae:	3334      	adds	r3, #52	@ 0x34
 8008bb0:	330b      	adds	r3, #11
 8008bb2:	4618      	mov	r0, r3
 8008bb4:	f7fd feea 	bl	800698c <ld_word>
 8008bb8:	4603      	mov	r3, r0
 8008bba:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008bbe:	d001      	beq.n	8008bc4 <find_volume+0x1a8>
 8008bc0:	230d      	movs	r3, #13
 8008bc2:	e16c      	b.n	8008e9e <find_volume+0x482>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8008bc4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008bc6:	3334      	adds	r3, #52	@ 0x34
 8008bc8:	3316      	adds	r3, #22
 8008bca:	4618      	mov	r0, r3
 8008bcc:	f7fd fede 	bl	800698c <ld_word>
 8008bd0:	4603      	mov	r3, r0
 8008bd2:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8008bd4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008bd6:	2b00      	cmp	r3, #0
 8008bd8:	d106      	bne.n	8008be8 <find_volume+0x1cc>
 8008bda:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008bdc:	3334      	adds	r3, #52	@ 0x34
 8008bde:	3324      	adds	r3, #36	@ 0x24
 8008be0:	4618      	mov	r0, r3
 8008be2:	f7fd feec 	bl	80069be <ld_dword>
 8008be6:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 8008be8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008bea:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008bec:	61da      	str	r2, [r3, #28]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8008bee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008bf0:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 8008bf4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008bf6:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8008bf8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008bfa:	789b      	ldrb	r3, [r3, #2]
 8008bfc:	2b01      	cmp	r3, #1
 8008bfe:	d005      	beq.n	8008c0c <find_volume+0x1f0>
 8008c00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c02:	789b      	ldrb	r3, [r3, #2]
 8008c04:	2b02      	cmp	r3, #2
 8008c06:	d001      	beq.n	8008c0c <find_volume+0x1f0>
 8008c08:	230d      	movs	r3, #13
 8008c0a:	e148      	b.n	8008e9e <find_volume+0x482>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8008c0c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c0e:	789b      	ldrb	r3, [r3, #2]
 8008c10:	461a      	mov	r2, r3
 8008c12:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008c14:	fb02 f303 	mul.w	r3, r2, r3
 8008c18:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8008c1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c1c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008c20:	461a      	mov	r2, r3
 8008c22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c24:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8008c26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c28:	895b      	ldrh	r3, [r3, #10]
 8008c2a:	2b00      	cmp	r3, #0
 8008c2c:	d008      	beq.n	8008c40 <find_volume+0x224>
 8008c2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c30:	895b      	ldrh	r3, [r3, #10]
 8008c32:	461a      	mov	r2, r3
 8008c34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c36:	895b      	ldrh	r3, [r3, #10]
 8008c38:	3b01      	subs	r3, #1
 8008c3a:	4013      	ands	r3, r2
 8008c3c:	2b00      	cmp	r3, #0
 8008c3e:	d001      	beq.n	8008c44 <find_volume+0x228>
 8008c40:	230d      	movs	r3, #13
 8008c42:	e12c      	b.n	8008e9e <find_volume+0x482>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8008c44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c46:	3334      	adds	r3, #52	@ 0x34
 8008c48:	3311      	adds	r3, #17
 8008c4a:	4618      	mov	r0, r3
 8008c4c:	f7fd fe9e 	bl	800698c <ld_word>
 8008c50:	4603      	mov	r3, r0
 8008c52:	461a      	mov	r2, r3
 8008c54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c56:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8008c58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c5a:	891b      	ldrh	r3, [r3, #8]
 8008c5c:	f003 030f 	and.w	r3, r3, #15
 8008c60:	b29b      	uxth	r3, r3
 8008c62:	2b00      	cmp	r3, #0
 8008c64:	d001      	beq.n	8008c6a <find_volume+0x24e>
 8008c66:	230d      	movs	r3, #13
 8008c68:	e119      	b.n	8008e9e <find_volume+0x482>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8008c6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c6c:	3334      	adds	r3, #52	@ 0x34
 8008c6e:	3313      	adds	r3, #19
 8008c70:	4618      	mov	r0, r3
 8008c72:	f7fd fe8b 	bl	800698c <ld_word>
 8008c76:	4603      	mov	r3, r0
 8008c78:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8008c7a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008c7c:	2b00      	cmp	r3, #0
 8008c7e:	d106      	bne.n	8008c8e <find_volume+0x272>
 8008c80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c82:	3334      	adds	r3, #52	@ 0x34
 8008c84:	3320      	adds	r3, #32
 8008c86:	4618      	mov	r0, r3
 8008c88:	f7fd fe99 	bl	80069be <ld_dword>
 8008c8c:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8008c8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c90:	3334      	adds	r3, #52	@ 0x34
 8008c92:	330e      	adds	r3, #14
 8008c94:	4618      	mov	r0, r3
 8008c96:	f7fd fe79 	bl	800698c <ld_word>
 8008c9a:	4603      	mov	r3, r0
 8008c9c:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8008c9e:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8008ca0:	2b00      	cmp	r3, #0
 8008ca2:	d101      	bne.n	8008ca8 <find_volume+0x28c>
 8008ca4:	230d      	movs	r3, #13
 8008ca6:	e0fa      	b.n	8008e9e <find_volume+0x482>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8008ca8:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8008caa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008cac:	4413      	add	r3, r2
 8008cae:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008cb0:	8912      	ldrh	r2, [r2, #8]
 8008cb2:	0912      	lsrs	r2, r2, #4
 8008cb4:	b292      	uxth	r2, r2
 8008cb6:	4413      	add	r3, r2
 8008cb8:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8008cba:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008cbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008cbe:	429a      	cmp	r2, r3
 8008cc0:	d204      	bcs.n	8008ccc <find_volume+0x2b0>
 8008cc2:	230d      	movs	r3, #13
 8008cc4:	e0eb      	b.n	8008e9e <find_volume+0x482>
 8008cc6:	bf00      	nop
 8008cc8:	20000504 	.word	0x20000504
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8008ccc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008cce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008cd0:	1ad3      	subs	r3, r2, r3
 8008cd2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008cd4:	8952      	ldrh	r2, [r2, #10]
 8008cd6:	fbb3 f3f2 	udiv	r3, r3, r2
 8008cda:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8008cdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008cde:	2b00      	cmp	r3, #0
 8008ce0:	d101      	bne.n	8008ce6 <find_volume+0x2ca>
 8008ce2:	230d      	movs	r3, #13
 8008ce4:	e0db      	b.n	8008e9e <find_volume+0x482>
		fmt = FS_FAT32;
 8008ce6:	2303      	movs	r3, #3
 8008ce8:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8008cec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008cee:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 8008cf2:	4293      	cmp	r3, r2
 8008cf4:	d802      	bhi.n	8008cfc <find_volume+0x2e0>
 8008cf6:	2302      	movs	r3, #2
 8008cf8:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8008cfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008cfe:	f640 72f5 	movw	r2, #4085	@ 0xff5
 8008d02:	4293      	cmp	r3, r2
 8008d04:	d802      	bhi.n	8008d0c <find_volume+0x2f0>
 8008d06:	2301      	movs	r3, #1
 8008d08:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8008d0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d0e:	1c9a      	adds	r2, r3, #2
 8008d10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d12:	619a      	str	r2, [r3, #24]
		fs->volbase = bsect;							/* Volume start sector */
 8008d14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d16:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8008d18:	621a      	str	r2, [r3, #32]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8008d1a:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8008d1c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008d1e:	441a      	add	r2, r3
 8008d20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d22:	625a      	str	r2, [r3, #36]	@ 0x24
		fs->database = bsect + sysect;					/* Data start sector */
 8008d24:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8008d26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d28:	441a      	add	r2, r3
 8008d2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d2c:	62da      	str	r2, [r3, #44]	@ 0x2c
		if (fmt == FS_FAT32) {
 8008d2e:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8008d32:	2b03      	cmp	r3, #3
 8008d34:	d11e      	bne.n	8008d74 <find_volume+0x358>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8008d36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d38:	3334      	adds	r3, #52	@ 0x34
 8008d3a:	332a      	adds	r3, #42	@ 0x2a
 8008d3c:	4618      	mov	r0, r3
 8008d3e:	f7fd fe25 	bl	800698c <ld_word>
 8008d42:	4603      	mov	r3, r0
 8008d44:	2b00      	cmp	r3, #0
 8008d46:	d001      	beq.n	8008d4c <find_volume+0x330>
 8008d48:	230d      	movs	r3, #13
 8008d4a:	e0a8      	b.n	8008e9e <find_volume+0x482>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8008d4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d4e:	891b      	ldrh	r3, [r3, #8]
 8008d50:	2b00      	cmp	r3, #0
 8008d52:	d001      	beq.n	8008d58 <find_volume+0x33c>
 8008d54:	230d      	movs	r3, #13
 8008d56:	e0a2      	b.n	8008e9e <find_volume+0x482>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8008d58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d5a:	3334      	adds	r3, #52	@ 0x34
 8008d5c:	332c      	adds	r3, #44	@ 0x2c
 8008d5e:	4618      	mov	r0, r3
 8008d60:	f7fd fe2d 	bl	80069be <ld_dword>
 8008d64:	4602      	mov	r2, r0
 8008d66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d68:	629a      	str	r2, [r3, #40]	@ 0x28
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8008d6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d6c:	699b      	ldr	r3, [r3, #24]
 8008d6e:	009b      	lsls	r3, r3, #2
 8008d70:	647b      	str	r3, [r7, #68]	@ 0x44
 8008d72:	e01f      	b.n	8008db4 <find_volume+0x398>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8008d74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d76:	891b      	ldrh	r3, [r3, #8]
 8008d78:	2b00      	cmp	r3, #0
 8008d7a:	d101      	bne.n	8008d80 <find_volume+0x364>
 8008d7c:	230d      	movs	r3, #13
 8008d7e:	e08e      	b.n	8008e9e <find_volume+0x482>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8008d80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d82:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008d84:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008d86:	441a      	add	r2, r3
 8008d88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d8a:	629a      	str	r2, [r3, #40]	@ 0x28
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8008d8c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8008d90:	2b02      	cmp	r3, #2
 8008d92:	d103      	bne.n	8008d9c <find_volume+0x380>
 8008d94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d96:	699b      	ldr	r3, [r3, #24]
 8008d98:	005b      	lsls	r3, r3, #1
 8008d9a:	e00a      	b.n	8008db2 <find_volume+0x396>
 8008d9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d9e:	699a      	ldr	r2, [r3, #24]
 8008da0:	4613      	mov	r3, r2
 8008da2:	005b      	lsls	r3, r3, #1
 8008da4:	4413      	add	r3, r2
 8008da6:	085a      	lsrs	r2, r3, #1
 8008da8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008daa:	699b      	ldr	r3, [r3, #24]
 8008dac:	f003 0301 	and.w	r3, r3, #1
 8008db0:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 8008db2:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8008db4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008db6:	69da      	ldr	r2, [r3, #28]
 8008db8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008dba:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 8008dbe:	0a5b      	lsrs	r3, r3, #9
 8008dc0:	429a      	cmp	r2, r3
 8008dc2:	d201      	bcs.n	8008dc8 <find_volume+0x3ac>
 8008dc4:	230d      	movs	r3, #13
 8008dc6:	e06a      	b.n	8008e9e <find_volume+0x482>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8008dc8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008dca:	f04f 32ff 	mov.w	r2, #4294967295
 8008dce:	615a      	str	r2, [r3, #20]
 8008dd0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008dd2:	695a      	ldr	r2, [r3, #20]
 8008dd4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008dd6:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 8008dd8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008dda:	2280      	movs	r2, #128	@ 0x80
 8008ddc:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8008dde:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8008de2:	2b03      	cmp	r3, #3
 8008de4:	d149      	bne.n	8008e7a <find_volume+0x45e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8008de6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008de8:	3334      	adds	r3, #52	@ 0x34
 8008dea:	3330      	adds	r3, #48	@ 0x30
 8008dec:	4618      	mov	r0, r3
 8008dee:	f7fd fdcd 	bl	800698c <ld_word>
 8008df2:	4603      	mov	r3, r0
 8008df4:	2b01      	cmp	r3, #1
 8008df6:	d140      	bne.n	8008e7a <find_volume+0x45e>
			&& move_window(fs, bsect + 1) == FR_OK)
 8008df8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008dfa:	3301      	adds	r3, #1
 8008dfc:	4619      	mov	r1, r3
 8008dfe:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8008e00:	f7fe f876 	bl	8006ef0 <move_window>
 8008e04:	4603      	mov	r3, r0
 8008e06:	2b00      	cmp	r3, #0
 8008e08:	d137      	bne.n	8008e7a <find_volume+0x45e>
		{
			fs->fsi_flag = 0;
 8008e0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e0c:	2200      	movs	r2, #0
 8008e0e:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8008e10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e12:	3334      	adds	r3, #52	@ 0x34
 8008e14:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8008e18:	4618      	mov	r0, r3
 8008e1a:	f7fd fdb7 	bl	800698c <ld_word>
 8008e1e:	4603      	mov	r3, r0
 8008e20:	461a      	mov	r2, r3
 8008e22:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 8008e26:	429a      	cmp	r2, r3
 8008e28:	d127      	bne.n	8008e7a <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8008e2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e2c:	3334      	adds	r3, #52	@ 0x34
 8008e2e:	4618      	mov	r0, r3
 8008e30:	f7fd fdc5 	bl	80069be <ld_dword>
 8008e34:	4603      	mov	r3, r0
 8008e36:	4a1c      	ldr	r2, [pc, #112]	@ (8008ea8 <find_volume+0x48c>)
 8008e38:	4293      	cmp	r3, r2
 8008e3a:	d11e      	bne.n	8008e7a <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8008e3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e3e:	3334      	adds	r3, #52	@ 0x34
 8008e40:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 8008e44:	4618      	mov	r0, r3
 8008e46:	f7fd fdba 	bl	80069be <ld_dword>
 8008e4a:	4603      	mov	r3, r0
 8008e4c:	4a17      	ldr	r2, [pc, #92]	@ (8008eac <find_volume+0x490>)
 8008e4e:	4293      	cmp	r3, r2
 8008e50:	d113      	bne.n	8008e7a <find_volume+0x45e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8008e52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e54:	3334      	adds	r3, #52	@ 0x34
 8008e56:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 8008e5a:	4618      	mov	r0, r3
 8008e5c:	f7fd fdaf 	bl	80069be <ld_dword>
 8008e60:	4602      	mov	r2, r0
 8008e62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e64:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8008e66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e68:	3334      	adds	r3, #52	@ 0x34
 8008e6a:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 8008e6e:	4618      	mov	r0, r3
 8008e70:	f7fd fda5 	bl	80069be <ld_dword>
 8008e74:	4602      	mov	r2, r0
 8008e76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e78:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8008e7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e7c:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 8008e80:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8008e82:	4b0b      	ldr	r3, [pc, #44]	@ (8008eb0 <find_volume+0x494>)
 8008e84:	881b      	ldrh	r3, [r3, #0]
 8008e86:	3301      	adds	r3, #1
 8008e88:	b29a      	uxth	r2, r3
 8008e8a:	4b09      	ldr	r3, [pc, #36]	@ (8008eb0 <find_volume+0x494>)
 8008e8c:	801a      	strh	r2, [r3, #0]
 8008e8e:	4b08      	ldr	r3, [pc, #32]	@ (8008eb0 <find_volume+0x494>)
 8008e90:	881a      	ldrh	r2, [r3, #0]
 8008e92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e94:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 8008e96:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8008e98:	f7fd ffc2 	bl	8006e20 <clear_lock>
#endif
	return FR_OK;
 8008e9c:	2300      	movs	r3, #0
}
 8008e9e:	4618      	mov	r0, r3
 8008ea0:	3758      	adds	r7, #88	@ 0x58
 8008ea2:	46bd      	mov	sp, r7
 8008ea4:	bd80      	pop	{r7, pc}
 8008ea6:	bf00      	nop
 8008ea8:	41615252 	.word	0x41615252
 8008eac:	61417272 	.word	0x61417272
 8008eb0:	20000508 	.word	0x20000508

08008eb4 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8008eb4:	b580      	push	{r7, lr}
 8008eb6:	b084      	sub	sp, #16
 8008eb8:	af00      	add	r7, sp, #0
 8008eba:	6078      	str	r0, [r7, #4]
 8008ebc:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 8008ebe:	2309      	movs	r3, #9
 8008ec0:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	2b00      	cmp	r3, #0
 8008ec6:	d01c      	beq.n	8008f02 <validate+0x4e>
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	681b      	ldr	r3, [r3, #0]
 8008ecc:	2b00      	cmp	r3, #0
 8008ece:	d018      	beq.n	8008f02 <validate+0x4e>
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	681b      	ldr	r3, [r3, #0]
 8008ed4:	781b      	ldrb	r3, [r3, #0]
 8008ed6:	2b00      	cmp	r3, #0
 8008ed8:	d013      	beq.n	8008f02 <validate+0x4e>
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	889a      	ldrh	r2, [r3, #4]
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	681b      	ldr	r3, [r3, #0]
 8008ee2:	88db      	ldrh	r3, [r3, #6]
 8008ee4:	429a      	cmp	r2, r3
 8008ee6:	d10c      	bne.n	8008f02 <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	681b      	ldr	r3, [r3, #0]
 8008eec:	785b      	ldrb	r3, [r3, #1]
 8008eee:	4618      	mov	r0, r3
 8008ef0:	f7fd fcac 	bl	800684c <disk_status>
 8008ef4:	4603      	mov	r3, r0
 8008ef6:	f003 0301 	and.w	r3, r3, #1
 8008efa:	2b00      	cmp	r3, #0
 8008efc:	d101      	bne.n	8008f02 <validate+0x4e>
			res = FR_OK;
 8008efe:	2300      	movs	r3, #0
 8008f00:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 8008f02:	7bfb      	ldrb	r3, [r7, #15]
 8008f04:	2b00      	cmp	r3, #0
 8008f06:	d102      	bne.n	8008f0e <validate+0x5a>
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	681b      	ldr	r3, [r3, #0]
 8008f0c:	e000      	b.n	8008f10 <validate+0x5c>
 8008f0e:	2300      	movs	r3, #0
 8008f10:	683a      	ldr	r2, [r7, #0]
 8008f12:	6013      	str	r3, [r2, #0]
	return res;
 8008f14:	7bfb      	ldrb	r3, [r7, #15]
}
 8008f16:	4618      	mov	r0, r3
 8008f18:	3710      	adds	r7, #16
 8008f1a:	46bd      	mov	sp, r7
 8008f1c:	bd80      	pop	{r7, pc}
	...

08008f20 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8008f20:	b580      	push	{r7, lr}
 8008f22:	b088      	sub	sp, #32
 8008f24:	af00      	add	r7, sp, #0
 8008f26:	60f8      	str	r0, [r7, #12]
 8008f28:	60b9      	str	r1, [r7, #8]
 8008f2a:	4613      	mov	r3, r2
 8008f2c:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8008f2e:	68bb      	ldr	r3, [r7, #8]
 8008f30:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 8008f32:	f107 0310 	add.w	r3, r7, #16
 8008f36:	4618      	mov	r0, r3
 8008f38:	f7ff fcd5 	bl	80088e6 <get_ldnumber>
 8008f3c:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 8008f3e:	69fb      	ldr	r3, [r7, #28]
 8008f40:	2b00      	cmp	r3, #0
 8008f42:	da01      	bge.n	8008f48 <f_mount+0x28>
 8008f44:	230b      	movs	r3, #11
 8008f46:	e02b      	b.n	8008fa0 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8008f48:	4a17      	ldr	r2, [pc, #92]	@ (8008fa8 <f_mount+0x88>)
 8008f4a:	69fb      	ldr	r3, [r7, #28]
 8008f4c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008f50:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 8008f52:	69bb      	ldr	r3, [r7, #24]
 8008f54:	2b00      	cmp	r3, #0
 8008f56:	d005      	beq.n	8008f64 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8008f58:	69b8      	ldr	r0, [r7, #24]
 8008f5a:	f7fd ff61 	bl	8006e20 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8008f5e:	69bb      	ldr	r3, [r7, #24]
 8008f60:	2200      	movs	r2, #0
 8008f62:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8008f64:	68fb      	ldr	r3, [r7, #12]
 8008f66:	2b00      	cmp	r3, #0
 8008f68:	d002      	beq.n	8008f70 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 8008f6a:	68fb      	ldr	r3, [r7, #12]
 8008f6c:	2200      	movs	r2, #0
 8008f6e:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8008f70:	68fa      	ldr	r2, [r7, #12]
 8008f72:	490d      	ldr	r1, [pc, #52]	@ (8008fa8 <f_mount+0x88>)
 8008f74:	69fb      	ldr	r3, [r7, #28]
 8008f76:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8008f7a:	68fb      	ldr	r3, [r7, #12]
 8008f7c:	2b00      	cmp	r3, #0
 8008f7e:	d002      	beq.n	8008f86 <f_mount+0x66>
 8008f80:	79fb      	ldrb	r3, [r7, #7]
 8008f82:	2b01      	cmp	r3, #1
 8008f84:	d001      	beq.n	8008f8a <f_mount+0x6a>
 8008f86:	2300      	movs	r3, #0
 8008f88:	e00a      	b.n	8008fa0 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8008f8a:	f107 010c 	add.w	r1, r7, #12
 8008f8e:	f107 0308 	add.w	r3, r7, #8
 8008f92:	2200      	movs	r2, #0
 8008f94:	4618      	mov	r0, r3
 8008f96:	f7ff fd41 	bl	8008a1c <find_volume>
 8008f9a:	4603      	mov	r3, r0
 8008f9c:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 8008f9e:	7dfb      	ldrb	r3, [r7, #23]
}
 8008fa0:	4618      	mov	r0, r3
 8008fa2:	3720      	adds	r7, #32
 8008fa4:	46bd      	mov	sp, r7
 8008fa6:	bd80      	pop	{r7, pc}
 8008fa8:	20000504 	.word	0x20000504

08008fac <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8008fac:	b580      	push	{r7, lr}
 8008fae:	f5ad 7d1a 	sub.w	sp, sp, #616	@ 0x268
 8008fb2:	af00      	add	r7, sp, #0
 8008fb4:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 8008fb8:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 8008fbc:	6018      	str	r0, [r3, #0]
 8008fbe:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 8008fc2:	f5a3 7318 	sub.w	r3, r3, #608	@ 0x260
 8008fc6:	6019      	str	r1, [r3, #0]
 8008fc8:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 8008fcc:	f2a3 2361 	subw	r3, r3, #609	@ 0x261
 8008fd0:	701a      	strb	r2, [r3, #0]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8008fd2:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 8008fd6:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 8008fda:	681b      	ldr	r3, [r3, #0]
 8008fdc:	2b00      	cmp	r3, #0
 8008fde:	d101      	bne.n	8008fe4 <f_open+0x38>
 8008fe0:	2309      	movs	r3, #9
 8008fe2:	e291      	b.n	8009508 <f_open+0x55c>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8008fe4:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 8008fe8:	f2a3 2361 	subw	r3, r3, #609	@ 0x261
 8008fec:	f507 721a 	add.w	r2, r7, #616	@ 0x268
 8008ff0:	f2a2 2261 	subw	r2, r2, #609	@ 0x261
 8008ff4:	7812      	ldrb	r2, [r2, #0]
 8008ff6:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8008ffa:	701a      	strb	r2, [r3, #0]
	res = find_volume(&path, &fs, mode);
 8008ffc:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 8009000:	f2a3 2361 	subw	r3, r3, #609	@ 0x261
 8009004:	781a      	ldrb	r2, [r3, #0]
 8009006:	f507 7105 	add.w	r1, r7, #532	@ 0x214
 800900a:	f107 0308 	add.w	r3, r7, #8
 800900e:	4618      	mov	r0, r3
 8009010:	f7ff fd04 	bl	8008a1c <find_volume>
 8009014:	4603      	mov	r3, r0
 8009016:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
	if (res == FR_OK) {
 800901a:	f897 3267 	ldrb.w	r3, [r7, #615]	@ 0x267
 800901e:	2b00      	cmp	r3, #0
 8009020:	f040 8265 	bne.w	80094ee <f_open+0x542>
		dj.obj.fs = fs;
 8009024:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 8009028:	f8c7 3218 	str.w	r3, [r7, #536]	@ 0x218
		INIT_NAMBUF(fs);
 800902c:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 8009030:	f107 0214 	add.w	r2, r7, #20
 8009034:	60da      	str	r2, [r3, #12]
		res = follow_path(&dj, path);	/* Follow the file path */
 8009036:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800903a:	f5a3 7318 	sub.w	r3, r3, #608	@ 0x260
 800903e:	681a      	ldr	r2, [r3, #0]
 8009040:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8009044:	4611      	mov	r1, r2
 8009046:	4618      	mov	r0, r3
 8009048:	f7ff fbdc 	bl	8008804 <follow_path>
 800904c:	4603      	mov	r3, r0
 800904e:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8009052:	f897 3267 	ldrb.w	r3, [r7, #615]	@ 0x267
 8009056:	2b00      	cmp	r3, #0
 8009058:	d11c      	bne.n	8009094 <f_open+0xe8>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800905a:	f897 3247 	ldrb.w	r3, [r7, #583]	@ 0x247
 800905e:	b25b      	sxtb	r3, r3
 8009060:	2b00      	cmp	r3, #0
 8009062:	da03      	bge.n	800906c <f_open+0xc0>
				res = FR_INVALID_NAME;
 8009064:	2306      	movs	r3, #6
 8009066:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
 800906a:	e013      	b.n	8009094 <f_open+0xe8>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800906c:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 8009070:	f2a3 2361 	subw	r3, r3, #609	@ 0x261
 8009074:	781b      	ldrb	r3, [r3, #0]
 8009076:	2b01      	cmp	r3, #1
 8009078:	bf8c      	ite	hi
 800907a:	2301      	movhi	r3, #1
 800907c:	2300      	movls	r3, #0
 800907e:	b2db      	uxtb	r3, r3
 8009080:	461a      	mov	r2, r3
 8009082:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8009086:	4611      	mov	r1, r2
 8009088:	4618      	mov	r0, r3
 800908a:	f7fd fd81 	bl	8006b90 <chk_lock>
 800908e:	4603      	mov	r3, r0
 8009090:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8009094:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 8009098:	f2a3 2361 	subw	r3, r3, #609	@ 0x261
 800909c:	781b      	ldrb	r3, [r3, #0]
 800909e:	f003 031c 	and.w	r3, r3, #28
 80090a2:	2b00      	cmp	r3, #0
 80090a4:	f000 80a7 	beq.w	80091f6 <f_open+0x24a>
			if (res != FR_OK) {					/* No file, create new */
 80090a8:	f897 3267 	ldrb.w	r3, [r7, #615]	@ 0x267
 80090ac:	2b00      	cmp	r3, #0
 80090ae:	d01f      	beq.n	80090f0 <f_open+0x144>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 80090b0:	f897 3267 	ldrb.w	r3, [r7, #615]	@ 0x267
 80090b4:	2b04      	cmp	r3, #4
 80090b6:	d10e      	bne.n	80090d6 <f_open+0x12a>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 80090b8:	f7fd fdc6 	bl	8006c48 <enq_lock>
 80090bc:	4603      	mov	r3, r0
 80090be:	2b00      	cmp	r3, #0
 80090c0:	d006      	beq.n	80090d0 <f_open+0x124>
 80090c2:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 80090c6:	4618      	mov	r0, r3
 80090c8:	f7fe ffbe 	bl	8008048 <dir_register>
 80090cc:	4603      	mov	r3, r0
 80090ce:	e000      	b.n	80090d2 <f_open+0x126>
 80090d0:	2312      	movs	r3, #18
 80090d2:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 80090d6:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 80090da:	f2a3 2361 	subw	r3, r3, #609	@ 0x261
 80090de:	f507 721a 	add.w	r2, r7, #616	@ 0x268
 80090e2:	f2a2 2261 	subw	r2, r2, #609	@ 0x261
 80090e6:	7812      	ldrb	r2, [r2, #0]
 80090e8:	f042 0208 	orr.w	r2, r2, #8
 80090ec:	701a      	strb	r2, [r3, #0]
 80090ee:	e015      	b.n	800911c <f_open+0x170>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 80090f0:	f897 321e 	ldrb.w	r3, [r7, #542]	@ 0x21e
 80090f4:	f003 0311 	and.w	r3, r3, #17
 80090f8:	2b00      	cmp	r3, #0
 80090fa:	d003      	beq.n	8009104 <f_open+0x158>
					res = FR_DENIED;
 80090fc:	2307      	movs	r3, #7
 80090fe:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
 8009102:	e00b      	b.n	800911c <f_open+0x170>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8009104:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 8009108:	f2a3 2361 	subw	r3, r3, #609	@ 0x261
 800910c:	781b      	ldrb	r3, [r3, #0]
 800910e:	f003 0304 	and.w	r3, r3, #4
 8009112:	2b00      	cmp	r3, #0
 8009114:	d002      	beq.n	800911c <f_open+0x170>
 8009116:	2308      	movs	r3, #8
 8009118:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800911c:	f897 3267 	ldrb.w	r3, [r7, #615]	@ 0x267
 8009120:	2b00      	cmp	r3, #0
 8009122:	f040 8088 	bne.w	8009236 <f_open+0x28a>
 8009126:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800912a:	f2a3 2361 	subw	r3, r3, #609	@ 0x261
 800912e:	781b      	ldrb	r3, [r3, #0]
 8009130:	f003 0308 	and.w	r3, r3, #8
 8009134:	2b00      	cmp	r3, #0
 8009136:	d07e      	beq.n	8009236 <f_open+0x28a>
				dw = GET_FATTIME();
 8009138:	f7fd f938 	bl	80063ac <get_fattime>
 800913c:	f8c7 0258 	str.w	r0, [r7, #600]	@ 0x258
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 8009140:	f8d7 3238 	ldr.w	r3, [r7, #568]	@ 0x238
 8009144:	330e      	adds	r3, #14
 8009146:	f8d7 1258 	ldr.w	r1, [r7, #600]	@ 0x258
 800914a:	4618      	mov	r0, r3
 800914c:	f7fd fc75 	bl	8006a3a <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8009150:	f8d7 3238 	ldr.w	r3, [r7, #568]	@ 0x238
 8009154:	3316      	adds	r3, #22
 8009156:	f8d7 1258 	ldr.w	r1, [r7, #600]	@ 0x258
 800915a:	4618      	mov	r0, r3
 800915c:	f7fd fc6d 	bl	8006a3a <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8009160:	f8d7 3238 	ldr.w	r3, [r7, #568]	@ 0x238
 8009164:	330b      	adds	r3, #11
 8009166:	2220      	movs	r2, #32
 8009168:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800916a:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 800916e:	f8d7 2238 	ldr.w	r2, [r7, #568]	@ 0x238
 8009172:	4611      	mov	r1, r2
 8009174:	4618      	mov	r0, r3
 8009176:	f7fe fbbf 	bl	80078f8 <ld_clust>
 800917a:	f8c7 0254 	str.w	r0, [r7, #596]	@ 0x254
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800917e:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 8009182:	f8d7 1238 	ldr.w	r1, [r7, #568]	@ 0x238
 8009186:	2200      	movs	r2, #0
 8009188:	4618      	mov	r0, r3
 800918a:	f7fe fbd4 	bl	8007936 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800918e:	f8d7 3238 	ldr.w	r3, [r7, #568]	@ 0x238
 8009192:	331c      	adds	r3, #28
 8009194:	2100      	movs	r1, #0
 8009196:	4618      	mov	r0, r3
 8009198:	f7fd fc4f 	bl	8006a3a <st_dword>
					fs->wflag = 1;
 800919c:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 80091a0:	2201      	movs	r2, #1
 80091a2:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 80091a4:	f8d7 3254 	ldr.w	r3, [r7, #596]	@ 0x254
 80091a8:	2b00      	cmp	r3, #0
 80091aa:	d044      	beq.n	8009236 <f_open+0x28a>
						dw = fs->winsect;
 80091ac:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 80091b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80091b2:	f8c7 3258 	str.w	r3, [r7, #600]	@ 0x258
						res = remove_chain(&dj.obj, cl, 0);
 80091b6:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 80091ba:	2200      	movs	r2, #0
 80091bc:	f8d7 1254 	ldr.w	r1, [r7, #596]	@ 0x254
 80091c0:	4618      	mov	r0, r3
 80091c2:	f7fe f8e1 	bl	8007388 <remove_chain>
 80091c6:	4603      	mov	r3, r0
 80091c8:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
						if (res == FR_OK) {
 80091cc:	f897 3267 	ldrb.w	r3, [r7, #615]	@ 0x267
 80091d0:	2b00      	cmp	r3, #0
 80091d2:	d130      	bne.n	8009236 <f_open+0x28a>
							res = move_window(fs, dw);
 80091d4:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 80091d8:	f8d7 1258 	ldr.w	r1, [r7, #600]	@ 0x258
 80091dc:	4618      	mov	r0, r3
 80091de:	f7fd fe87 	bl	8006ef0 <move_window>
 80091e2:	4603      	mov	r3, r0
 80091e4:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 80091e8:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 80091ec:	f8d7 2254 	ldr.w	r2, [r7, #596]	@ 0x254
 80091f0:	3a01      	subs	r2, #1
 80091f2:	611a      	str	r2, [r3, #16]
 80091f4:	e01f      	b.n	8009236 <f_open+0x28a>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 80091f6:	f897 3267 	ldrb.w	r3, [r7, #615]	@ 0x267
 80091fa:	2b00      	cmp	r3, #0
 80091fc:	d11b      	bne.n	8009236 <f_open+0x28a>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 80091fe:	f897 321e 	ldrb.w	r3, [r7, #542]	@ 0x21e
 8009202:	f003 0310 	and.w	r3, r3, #16
 8009206:	2b00      	cmp	r3, #0
 8009208:	d003      	beq.n	8009212 <f_open+0x266>
					res = FR_NO_FILE;
 800920a:	2304      	movs	r3, #4
 800920c:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
 8009210:	e011      	b.n	8009236 <f_open+0x28a>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 8009212:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 8009216:	f2a3 2361 	subw	r3, r3, #609	@ 0x261
 800921a:	781b      	ldrb	r3, [r3, #0]
 800921c:	f003 0302 	and.w	r3, r3, #2
 8009220:	2b00      	cmp	r3, #0
 8009222:	d008      	beq.n	8009236 <f_open+0x28a>
 8009224:	f897 321e 	ldrb.w	r3, [r7, #542]	@ 0x21e
 8009228:	f003 0301 	and.w	r3, r3, #1
 800922c:	2b00      	cmp	r3, #0
 800922e:	d002      	beq.n	8009236 <f_open+0x28a>
						res = FR_DENIED;
 8009230:	2307      	movs	r3, #7
 8009232:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
					}
				}
			}
		}
		if (res == FR_OK) {
 8009236:	f897 3267 	ldrb.w	r3, [r7, #615]	@ 0x267
 800923a:	2b00      	cmp	r3, #0
 800923c:	d148      	bne.n	80092d0 <f_open+0x324>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800923e:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 8009242:	f2a3 2361 	subw	r3, r3, #609	@ 0x261
 8009246:	781b      	ldrb	r3, [r3, #0]
 8009248:	f003 0308 	and.w	r3, r3, #8
 800924c:	2b00      	cmp	r3, #0
 800924e:	d00b      	beq.n	8009268 <f_open+0x2bc>
				mode |= FA_MODIFIED;
 8009250:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 8009254:	f2a3 2361 	subw	r3, r3, #609	@ 0x261
 8009258:	f507 721a 	add.w	r2, r7, #616	@ 0x268
 800925c:	f2a2 2261 	subw	r2, r2, #609	@ 0x261
 8009260:	7812      	ldrb	r2, [r2, #0]
 8009262:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009266:	701a      	strb	r2, [r3, #0]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8009268:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 800926c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800926e:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 8009272:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 8009276:	681b      	ldr	r3, [r3, #0]
 8009278:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 800927a:	f8d7 2238 	ldr.w	r2, [r7, #568]	@ 0x238
 800927e:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 8009282:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 8009286:	681b      	ldr	r3, [r3, #0]
 8009288:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800928a:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800928e:	f2a3 2361 	subw	r3, r3, #609	@ 0x261
 8009292:	781b      	ldrb	r3, [r3, #0]
 8009294:	2b01      	cmp	r3, #1
 8009296:	bf8c      	ite	hi
 8009298:	2301      	movhi	r3, #1
 800929a:	2300      	movls	r3, #0
 800929c:	b2db      	uxtb	r3, r3
 800929e:	461a      	mov	r2, r3
 80092a0:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 80092a4:	4611      	mov	r1, r2
 80092a6:	4618      	mov	r0, r3
 80092a8:	f7fd fcf0 	bl	8006c8c <inc_lock>
 80092ac:	4602      	mov	r2, r0
 80092ae:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 80092b2:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 80092b6:	681b      	ldr	r3, [r3, #0]
 80092b8:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 80092ba:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 80092be:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 80092c2:	681b      	ldr	r3, [r3, #0]
 80092c4:	691b      	ldr	r3, [r3, #16]
 80092c6:	2b00      	cmp	r3, #0
 80092c8:	d102      	bne.n	80092d0 <f_open+0x324>
 80092ca:	2302      	movs	r3, #2
 80092cc:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
				}
			}
		}
#endif

		if (res == FR_OK) {
 80092d0:	f897 3267 	ldrb.w	r3, [r7, #615]	@ 0x267
 80092d4:	2b00      	cmp	r3, #0
 80092d6:	f040 810a 	bne.w	80094ee <f_open+0x542>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 80092da:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 80092de:	f8d7 2238 	ldr.w	r2, [r7, #568]	@ 0x238
 80092e2:	4611      	mov	r1, r2
 80092e4:	4618      	mov	r0, r3
 80092e6:	f7fe fb07 	bl	80078f8 <ld_clust>
 80092ea:	4602      	mov	r2, r0
 80092ec:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 80092f0:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 80092f4:	681b      	ldr	r3, [r3, #0]
 80092f6:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 80092f8:	f8d7 3238 	ldr.w	r3, [r7, #568]	@ 0x238
 80092fc:	331c      	adds	r3, #28
 80092fe:	4618      	mov	r0, r3
 8009300:	f7fd fb5d 	bl	80069be <ld_dword>
 8009304:	4602      	mov	r2, r0
 8009306:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800930a:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800930e:	681b      	ldr	r3, [r3, #0]
 8009310:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 8009312:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 8009316:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800931a:	681b      	ldr	r3, [r3, #0]
 800931c:	2200      	movs	r2, #0
 800931e:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8009320:	f8d7 2214 	ldr.w	r2, [r7, #532]	@ 0x214
 8009324:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 8009328:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800932c:	681b      	ldr	r3, [r3, #0]
 800932e:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 8009330:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 8009334:	88da      	ldrh	r2, [r3, #6]
 8009336:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800933a:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800933e:	681b      	ldr	r3, [r3, #0]
 8009340:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 8009342:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 8009346:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800934a:	681b      	ldr	r3, [r3, #0]
 800934c:	f507 721a 	add.w	r2, r7, #616	@ 0x268
 8009350:	f2a2 2261 	subw	r2, r2, #609	@ 0x261
 8009354:	7812      	ldrb	r2, [r2, #0]
 8009356:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 8009358:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800935c:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 8009360:	681b      	ldr	r3, [r3, #0]
 8009362:	2200      	movs	r2, #0
 8009364:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 8009366:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800936a:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800936e:	681b      	ldr	r3, [r3, #0]
 8009370:	2200      	movs	r2, #0
 8009372:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8009374:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 8009378:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800937c:	681b      	ldr	r3, [r3, #0]
 800937e:	2200      	movs	r2, #0
 8009380:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8009382:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 8009386:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800938a:	681b      	ldr	r3, [r3, #0]
 800938c:	3330      	adds	r3, #48	@ 0x30
 800938e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009392:	2100      	movs	r1, #0
 8009394:	4618      	mov	r0, r3
 8009396:	f7fd fb9d 	bl	8006ad4 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800939a:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800939e:	f2a3 2361 	subw	r3, r3, #609	@ 0x261
 80093a2:	781b      	ldrb	r3, [r3, #0]
 80093a4:	f003 0320 	and.w	r3, r3, #32
 80093a8:	2b00      	cmp	r3, #0
 80093aa:	f000 80a0 	beq.w	80094ee <f_open+0x542>
 80093ae:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 80093b2:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 80093b6:	681b      	ldr	r3, [r3, #0]
 80093b8:	68db      	ldr	r3, [r3, #12]
 80093ba:	2b00      	cmp	r3, #0
 80093bc:	f000 8097 	beq.w	80094ee <f_open+0x542>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 80093c0:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 80093c4:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 80093c8:	681b      	ldr	r3, [r3, #0]
 80093ca:	68da      	ldr	r2, [r3, #12]
 80093cc:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 80093d0:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 80093d4:	681b      	ldr	r3, [r3, #0]
 80093d6:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 80093d8:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 80093dc:	895b      	ldrh	r3, [r3, #10]
 80093de:	025b      	lsls	r3, r3, #9
 80093e0:	f8c7 3250 	str.w	r3, [r7, #592]	@ 0x250
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 80093e4:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 80093e8:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 80093ec:	681b      	ldr	r3, [r3, #0]
 80093ee:	689b      	ldr	r3, [r3, #8]
 80093f0:	f8c7 3260 	str.w	r3, [r7, #608]	@ 0x260
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 80093f4:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 80093f8:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 80093fc:	681b      	ldr	r3, [r3, #0]
 80093fe:	68db      	ldr	r3, [r3, #12]
 8009400:	f8c7 325c 	str.w	r3, [r7, #604]	@ 0x25c
 8009404:	e021      	b.n	800944a <f_open+0x49e>
					clst = get_fat(&fp->obj, clst);
 8009406:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800940a:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800940e:	681b      	ldr	r3, [r3, #0]
 8009410:	f8d7 1260 	ldr.w	r1, [r7, #608]	@ 0x260
 8009414:	4618      	mov	r0, r3
 8009416:	f7fd fe26 	bl	8007066 <get_fat>
 800941a:	f8c7 0260 	str.w	r0, [r7, #608]	@ 0x260
					if (clst <= 1) res = FR_INT_ERR;
 800941e:	f8d7 3260 	ldr.w	r3, [r7, #608]	@ 0x260
 8009422:	2b01      	cmp	r3, #1
 8009424:	d802      	bhi.n	800942c <f_open+0x480>
 8009426:	2302      	movs	r3, #2
 8009428:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800942c:	f8d7 3260 	ldr.w	r3, [r7, #608]	@ 0x260
 8009430:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009434:	d102      	bne.n	800943c <f_open+0x490>
 8009436:	2301      	movs	r3, #1
 8009438:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800943c:	f8d7 225c 	ldr.w	r2, [r7, #604]	@ 0x25c
 8009440:	f8d7 3250 	ldr.w	r3, [r7, #592]	@ 0x250
 8009444:	1ad3      	subs	r3, r2, r3
 8009446:	f8c7 325c 	str.w	r3, [r7, #604]	@ 0x25c
 800944a:	f897 3267 	ldrb.w	r3, [r7, #615]	@ 0x267
 800944e:	2b00      	cmp	r3, #0
 8009450:	d105      	bne.n	800945e <f_open+0x4b2>
 8009452:	f8d7 225c 	ldr.w	r2, [r7, #604]	@ 0x25c
 8009456:	f8d7 3250 	ldr.w	r3, [r7, #592]	@ 0x250
 800945a:	429a      	cmp	r2, r3
 800945c:	d8d3      	bhi.n	8009406 <f_open+0x45a>
				}
				fp->clust = clst;
 800945e:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 8009462:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 8009466:	681b      	ldr	r3, [r3, #0]
 8009468:	f8d7 2260 	ldr.w	r2, [r7, #608]	@ 0x260
 800946c:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800946e:	f897 3267 	ldrb.w	r3, [r7, #615]	@ 0x267
 8009472:	2b00      	cmp	r3, #0
 8009474:	d13b      	bne.n	80094ee <f_open+0x542>
 8009476:	f8d7 325c 	ldr.w	r3, [r7, #604]	@ 0x25c
 800947a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800947e:	2b00      	cmp	r3, #0
 8009480:	d035      	beq.n	80094ee <f_open+0x542>
					if ((sc = clust2sect(fs, clst)) == 0) {
 8009482:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 8009486:	f8d7 1260 	ldr.w	r1, [r7, #608]	@ 0x260
 800948a:	4618      	mov	r0, r3
 800948c:	f7fd fdcc 	bl	8007028 <clust2sect>
 8009490:	f8c7 024c 	str.w	r0, [r7, #588]	@ 0x24c
 8009494:	f8d7 324c 	ldr.w	r3, [r7, #588]	@ 0x24c
 8009498:	2b00      	cmp	r3, #0
 800949a:	d103      	bne.n	80094a4 <f_open+0x4f8>
						res = FR_INT_ERR;
 800949c:	2302      	movs	r3, #2
 800949e:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
 80094a2:	e024      	b.n	80094ee <f_open+0x542>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 80094a4:	f8d7 325c 	ldr.w	r3, [r7, #604]	@ 0x25c
 80094a8:	0a5a      	lsrs	r2, r3, #9
 80094aa:	f8d7 324c 	ldr.w	r3, [r7, #588]	@ 0x24c
 80094ae:	441a      	add	r2, r3
 80094b0:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 80094b4:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 80094b8:	681b      	ldr	r3, [r3, #0]
 80094ba:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 80094bc:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 80094c0:	7858      	ldrb	r0, [r3, #1]
 80094c2:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 80094c6:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 80094ca:	681b      	ldr	r3, [r3, #0]
 80094cc:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80094d0:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 80094d4:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 80094d8:	681b      	ldr	r3, [r3, #0]
 80094da:	6a1a      	ldr	r2, [r3, #32]
 80094dc:	2301      	movs	r3, #1
 80094de:	f7fd f9f7 	bl	80068d0 <disk_read>
 80094e2:	4603      	mov	r3, r0
 80094e4:	2b00      	cmp	r3, #0
 80094e6:	d002      	beq.n	80094ee <f_open+0x542>
 80094e8:	2301      	movs	r3, #1
 80094ea:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 80094ee:	f897 3267 	ldrb.w	r3, [r7, #615]	@ 0x267
 80094f2:	2b00      	cmp	r3, #0
 80094f4:	d006      	beq.n	8009504 <f_open+0x558>
 80094f6:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 80094fa:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 80094fe:	681b      	ldr	r3, [r3, #0]
 8009500:	2200      	movs	r2, #0
 8009502:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8009504:	f897 3267 	ldrb.w	r3, [r7, #615]	@ 0x267
}
 8009508:	4618      	mov	r0, r3
 800950a:	f507 771a 	add.w	r7, r7, #616	@ 0x268
 800950e:	46bd      	mov	sp, r7
 8009510:	bd80      	pop	{r7, pc}

08009512 <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 8009512:	b580      	push	{r7, lr}
 8009514:	b08e      	sub	sp, #56	@ 0x38
 8009516:	af00      	add	r7, sp, #0
 8009518:	60f8      	str	r0, [r7, #12]
 800951a:	60b9      	str	r1, [r7, #8]
 800951c:	607a      	str	r2, [r7, #4]
 800951e:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 8009520:	68bb      	ldr	r3, [r7, #8]
 8009522:	627b      	str	r3, [r7, #36]	@ 0x24


	*br = 0;	/* Clear read byte counter */
 8009524:	683b      	ldr	r3, [r7, #0]
 8009526:	2200      	movs	r2, #0
 8009528:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 800952a:	68fb      	ldr	r3, [r7, #12]
 800952c:	f107 0214 	add.w	r2, r7, #20
 8009530:	4611      	mov	r1, r2
 8009532:	4618      	mov	r0, r3
 8009534:	f7ff fcbe 	bl	8008eb4 <validate>
 8009538:	4603      	mov	r3, r0
 800953a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800953e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8009542:	2b00      	cmp	r3, #0
 8009544:	d107      	bne.n	8009556 <f_read+0x44>
 8009546:	68fb      	ldr	r3, [r7, #12]
 8009548:	7d5b      	ldrb	r3, [r3, #21]
 800954a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800954e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8009552:	2b00      	cmp	r3, #0
 8009554:	d002      	beq.n	800955c <f_read+0x4a>
 8009556:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800955a:	e115      	b.n	8009788 <f_read+0x276>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 800955c:	68fb      	ldr	r3, [r7, #12]
 800955e:	7d1b      	ldrb	r3, [r3, #20]
 8009560:	f003 0301 	and.w	r3, r3, #1
 8009564:	2b00      	cmp	r3, #0
 8009566:	d101      	bne.n	800956c <f_read+0x5a>
 8009568:	2307      	movs	r3, #7
 800956a:	e10d      	b.n	8009788 <f_read+0x276>
	remain = fp->obj.objsize - fp->fptr;
 800956c:	68fb      	ldr	r3, [r7, #12]
 800956e:	68da      	ldr	r2, [r3, #12]
 8009570:	68fb      	ldr	r3, [r7, #12]
 8009572:	699b      	ldr	r3, [r3, #24]
 8009574:	1ad3      	subs	r3, r2, r3
 8009576:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 8009578:	687a      	ldr	r2, [r7, #4]
 800957a:	6a3b      	ldr	r3, [r7, #32]
 800957c:	429a      	cmp	r2, r3
 800957e:	f240 80fe 	bls.w	800977e <f_read+0x26c>
 8009582:	6a3b      	ldr	r3, [r7, #32]
 8009584:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 8009586:	e0fa      	b.n	800977e <f_read+0x26c>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 8009588:	68fb      	ldr	r3, [r7, #12]
 800958a:	699b      	ldr	r3, [r3, #24]
 800958c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009590:	2b00      	cmp	r3, #0
 8009592:	f040 80c6 	bne.w	8009722 <f_read+0x210>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 8009596:	68fb      	ldr	r3, [r7, #12]
 8009598:	699b      	ldr	r3, [r3, #24]
 800959a:	0a5b      	lsrs	r3, r3, #9
 800959c:	697a      	ldr	r2, [r7, #20]
 800959e:	8952      	ldrh	r2, [r2, #10]
 80095a0:	3a01      	subs	r2, #1
 80095a2:	4013      	ands	r3, r2
 80095a4:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 80095a6:	69fb      	ldr	r3, [r7, #28]
 80095a8:	2b00      	cmp	r3, #0
 80095aa:	d12f      	bne.n	800960c <f_read+0xfa>
				if (fp->fptr == 0) {			/* On the top of the file? */
 80095ac:	68fb      	ldr	r3, [r7, #12]
 80095ae:	699b      	ldr	r3, [r3, #24]
 80095b0:	2b00      	cmp	r3, #0
 80095b2:	d103      	bne.n	80095bc <f_read+0xaa>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 80095b4:	68fb      	ldr	r3, [r7, #12]
 80095b6:	689b      	ldr	r3, [r3, #8]
 80095b8:	633b      	str	r3, [r7, #48]	@ 0x30
 80095ba:	e013      	b.n	80095e4 <f_read+0xd2>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 80095bc:	68fb      	ldr	r3, [r7, #12]
 80095be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80095c0:	2b00      	cmp	r3, #0
 80095c2:	d007      	beq.n	80095d4 <f_read+0xc2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 80095c4:	68fb      	ldr	r3, [r7, #12]
 80095c6:	699b      	ldr	r3, [r3, #24]
 80095c8:	4619      	mov	r1, r3
 80095ca:	68f8      	ldr	r0, [r7, #12]
 80095cc:	f7fd ffd9 	bl	8007582 <clmt_clust>
 80095d0:	6338      	str	r0, [r7, #48]	@ 0x30
 80095d2:	e007      	b.n	80095e4 <f_read+0xd2>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 80095d4:	68fa      	ldr	r2, [r7, #12]
 80095d6:	68fb      	ldr	r3, [r7, #12]
 80095d8:	69db      	ldr	r3, [r3, #28]
 80095da:	4619      	mov	r1, r3
 80095dc:	4610      	mov	r0, r2
 80095de:	f7fd fd42 	bl	8007066 <get_fat>
 80095e2:	6338      	str	r0, [r7, #48]	@ 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 80095e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095e6:	2b01      	cmp	r3, #1
 80095e8:	d804      	bhi.n	80095f4 <f_read+0xe2>
 80095ea:	68fb      	ldr	r3, [r7, #12]
 80095ec:	2202      	movs	r2, #2
 80095ee:	755a      	strb	r2, [r3, #21]
 80095f0:	2302      	movs	r3, #2
 80095f2:	e0c9      	b.n	8009788 <f_read+0x276>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 80095f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80095fa:	d104      	bne.n	8009606 <f_read+0xf4>
 80095fc:	68fb      	ldr	r3, [r7, #12]
 80095fe:	2201      	movs	r2, #1
 8009600:	755a      	strb	r2, [r3, #21]
 8009602:	2301      	movs	r3, #1
 8009604:	e0c0      	b.n	8009788 <f_read+0x276>
				fp->clust = clst;				/* Update current cluster */
 8009606:	68fb      	ldr	r3, [r7, #12]
 8009608:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800960a:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800960c:	697a      	ldr	r2, [r7, #20]
 800960e:	68fb      	ldr	r3, [r7, #12]
 8009610:	69db      	ldr	r3, [r3, #28]
 8009612:	4619      	mov	r1, r3
 8009614:	4610      	mov	r0, r2
 8009616:	f7fd fd07 	bl	8007028 <clust2sect>
 800961a:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800961c:	69bb      	ldr	r3, [r7, #24]
 800961e:	2b00      	cmp	r3, #0
 8009620:	d104      	bne.n	800962c <f_read+0x11a>
 8009622:	68fb      	ldr	r3, [r7, #12]
 8009624:	2202      	movs	r2, #2
 8009626:	755a      	strb	r2, [r3, #21]
 8009628:	2302      	movs	r3, #2
 800962a:	e0ad      	b.n	8009788 <f_read+0x276>
			sect += csect;
 800962c:	69ba      	ldr	r2, [r7, #24]
 800962e:	69fb      	ldr	r3, [r7, #28]
 8009630:	4413      	add	r3, r2
 8009632:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 8009634:	687b      	ldr	r3, [r7, #4]
 8009636:	0a5b      	lsrs	r3, r3, #9
 8009638:	62bb      	str	r3, [r7, #40]	@ 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 800963a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800963c:	2b00      	cmp	r3, #0
 800963e:	d039      	beq.n	80096b4 <f_read+0x1a2>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8009640:	69fa      	ldr	r2, [r7, #28]
 8009642:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009644:	4413      	add	r3, r2
 8009646:	697a      	ldr	r2, [r7, #20]
 8009648:	8952      	ldrh	r2, [r2, #10]
 800964a:	4293      	cmp	r3, r2
 800964c:	d905      	bls.n	800965a <f_read+0x148>
					cc = fs->csize - csect;
 800964e:	697b      	ldr	r3, [r7, #20]
 8009650:	895b      	ldrh	r3, [r3, #10]
 8009652:	461a      	mov	r2, r3
 8009654:	69fb      	ldr	r3, [r7, #28]
 8009656:	1ad3      	subs	r3, r2, r3
 8009658:	62bb      	str	r3, [r7, #40]	@ 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800965a:	697b      	ldr	r3, [r7, #20]
 800965c:	7858      	ldrb	r0, [r3, #1]
 800965e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009660:	69ba      	ldr	r2, [r7, #24]
 8009662:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8009664:	f7fd f934 	bl	80068d0 <disk_read>
 8009668:	4603      	mov	r3, r0
 800966a:	2b00      	cmp	r3, #0
 800966c:	d004      	beq.n	8009678 <f_read+0x166>
 800966e:	68fb      	ldr	r3, [r7, #12]
 8009670:	2201      	movs	r2, #1
 8009672:	755a      	strb	r2, [r3, #21]
 8009674:	2301      	movs	r3, #1
 8009676:	e087      	b.n	8009788 <f_read+0x276>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 8009678:	68fb      	ldr	r3, [r7, #12]
 800967a:	7d1b      	ldrb	r3, [r3, #20]
 800967c:	b25b      	sxtb	r3, r3
 800967e:	2b00      	cmp	r3, #0
 8009680:	da14      	bge.n	80096ac <f_read+0x19a>
 8009682:	68fb      	ldr	r3, [r7, #12]
 8009684:	6a1a      	ldr	r2, [r3, #32]
 8009686:	69bb      	ldr	r3, [r7, #24]
 8009688:	1ad3      	subs	r3, r2, r3
 800968a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800968c:	429a      	cmp	r2, r3
 800968e:	d90d      	bls.n	80096ac <f_read+0x19a>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 8009690:	68fb      	ldr	r3, [r7, #12]
 8009692:	6a1a      	ldr	r2, [r3, #32]
 8009694:	69bb      	ldr	r3, [r7, #24]
 8009696:	1ad3      	subs	r3, r2, r3
 8009698:	025b      	lsls	r3, r3, #9
 800969a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800969c:	18d0      	adds	r0, r2, r3
 800969e:	68fb      	ldr	r3, [r7, #12]
 80096a0:	3330      	adds	r3, #48	@ 0x30
 80096a2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80096a6:	4619      	mov	r1, r3
 80096a8:	f7fd f9f3 	bl	8006a92 <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 80096ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80096ae:	025b      	lsls	r3, r3, #9
 80096b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
				continue;
 80096b2:	e050      	b.n	8009756 <f_read+0x244>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 80096b4:	68fb      	ldr	r3, [r7, #12]
 80096b6:	6a1b      	ldr	r3, [r3, #32]
 80096b8:	69ba      	ldr	r2, [r7, #24]
 80096ba:	429a      	cmp	r2, r3
 80096bc:	d02e      	beq.n	800971c <f_read+0x20a>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 80096be:	68fb      	ldr	r3, [r7, #12]
 80096c0:	7d1b      	ldrb	r3, [r3, #20]
 80096c2:	b25b      	sxtb	r3, r3
 80096c4:	2b00      	cmp	r3, #0
 80096c6:	da18      	bge.n	80096fa <f_read+0x1e8>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80096c8:	697b      	ldr	r3, [r7, #20]
 80096ca:	7858      	ldrb	r0, [r3, #1]
 80096cc:	68fb      	ldr	r3, [r7, #12]
 80096ce:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80096d2:	68fb      	ldr	r3, [r7, #12]
 80096d4:	6a1a      	ldr	r2, [r3, #32]
 80096d6:	2301      	movs	r3, #1
 80096d8:	f7fd f91a 	bl	8006910 <disk_write>
 80096dc:	4603      	mov	r3, r0
 80096de:	2b00      	cmp	r3, #0
 80096e0:	d004      	beq.n	80096ec <f_read+0x1da>
 80096e2:	68fb      	ldr	r3, [r7, #12]
 80096e4:	2201      	movs	r2, #1
 80096e6:	755a      	strb	r2, [r3, #21]
 80096e8:	2301      	movs	r3, #1
 80096ea:	e04d      	b.n	8009788 <f_read+0x276>
					fp->flag &= (BYTE)~FA_DIRTY;
 80096ec:	68fb      	ldr	r3, [r7, #12]
 80096ee:	7d1b      	ldrb	r3, [r3, #20]
 80096f0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80096f4:	b2da      	uxtb	r2, r3
 80096f6:	68fb      	ldr	r3, [r7, #12]
 80096f8:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 80096fa:	697b      	ldr	r3, [r7, #20]
 80096fc:	7858      	ldrb	r0, [r3, #1]
 80096fe:	68fb      	ldr	r3, [r7, #12]
 8009700:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8009704:	2301      	movs	r3, #1
 8009706:	69ba      	ldr	r2, [r7, #24]
 8009708:	f7fd f8e2 	bl	80068d0 <disk_read>
 800970c:	4603      	mov	r3, r0
 800970e:	2b00      	cmp	r3, #0
 8009710:	d004      	beq.n	800971c <f_read+0x20a>
 8009712:	68fb      	ldr	r3, [r7, #12]
 8009714:	2201      	movs	r2, #1
 8009716:	755a      	strb	r2, [r3, #21]
 8009718:	2301      	movs	r3, #1
 800971a:	e035      	b.n	8009788 <f_read+0x276>
			}
#endif
			fp->sect = sect;
 800971c:	68fb      	ldr	r3, [r7, #12]
 800971e:	69ba      	ldr	r2, [r7, #24]
 8009720:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8009722:	68fb      	ldr	r3, [r7, #12]
 8009724:	699b      	ldr	r3, [r3, #24]
 8009726:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800972a:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 800972e:	62fb      	str	r3, [r7, #44]	@ 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 8009730:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009732:	687b      	ldr	r3, [r7, #4]
 8009734:	429a      	cmp	r2, r3
 8009736:	d901      	bls.n	800973c <f_read+0x22a>
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	62fb      	str	r3, [r7, #44]	@ 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 800973c:	68fb      	ldr	r3, [r7, #12]
 800973e:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8009742:	68fb      	ldr	r3, [r7, #12]
 8009744:	699b      	ldr	r3, [r3, #24]
 8009746:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800974a:	4413      	add	r3, r2
 800974c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800974e:	4619      	mov	r1, r3
 8009750:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8009752:	f7fd f99e 	bl	8006a92 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 8009756:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009758:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800975a:	4413      	add	r3, r2
 800975c:	627b      	str	r3, [r7, #36]	@ 0x24
 800975e:	68fb      	ldr	r3, [r7, #12]
 8009760:	699a      	ldr	r2, [r3, #24]
 8009762:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009764:	441a      	add	r2, r3
 8009766:	68fb      	ldr	r3, [r7, #12]
 8009768:	619a      	str	r2, [r3, #24]
 800976a:	683b      	ldr	r3, [r7, #0]
 800976c:	681a      	ldr	r2, [r3, #0]
 800976e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009770:	441a      	add	r2, r3
 8009772:	683b      	ldr	r3, [r7, #0]
 8009774:	601a      	str	r2, [r3, #0]
 8009776:	687a      	ldr	r2, [r7, #4]
 8009778:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800977a:	1ad3      	subs	r3, r2, r3
 800977c:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	2b00      	cmp	r3, #0
 8009782:	f47f af01 	bne.w	8009588 <f_read+0x76>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 8009786:	2300      	movs	r3, #0
}
 8009788:	4618      	mov	r0, r3
 800978a:	3738      	adds	r7, #56	@ 0x38
 800978c:	46bd      	mov	sp, r7
 800978e:	bd80      	pop	{r7, pc}

08009790 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8009790:	b580      	push	{r7, lr}
 8009792:	b086      	sub	sp, #24
 8009794:	af00      	add	r7, sp, #0
 8009796:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	f107 0208 	add.w	r2, r7, #8
 800979e:	4611      	mov	r1, r2
 80097a0:	4618      	mov	r0, r3
 80097a2:	f7ff fb87 	bl	8008eb4 <validate>
 80097a6:	4603      	mov	r3, r0
 80097a8:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 80097aa:	7dfb      	ldrb	r3, [r7, #23]
 80097ac:	2b00      	cmp	r3, #0
 80097ae:	d168      	bne.n	8009882 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 80097b0:	687b      	ldr	r3, [r7, #4]
 80097b2:	7d1b      	ldrb	r3, [r3, #20]
 80097b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80097b8:	2b00      	cmp	r3, #0
 80097ba:	d062      	beq.n	8009882 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	7d1b      	ldrb	r3, [r3, #20]
 80097c0:	b25b      	sxtb	r3, r3
 80097c2:	2b00      	cmp	r3, #0
 80097c4:	da15      	bge.n	80097f2 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 80097c6:	68bb      	ldr	r3, [r7, #8]
 80097c8:	7858      	ldrb	r0, [r3, #1]
 80097ca:	687b      	ldr	r3, [r7, #4]
 80097cc:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	6a1a      	ldr	r2, [r3, #32]
 80097d4:	2301      	movs	r3, #1
 80097d6:	f7fd f89b 	bl	8006910 <disk_write>
 80097da:	4603      	mov	r3, r0
 80097dc:	2b00      	cmp	r3, #0
 80097de:	d001      	beq.n	80097e4 <f_sync+0x54>
 80097e0:	2301      	movs	r3, #1
 80097e2:	e04f      	b.n	8009884 <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	7d1b      	ldrb	r3, [r3, #20]
 80097e8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80097ec:	b2da      	uxtb	r2, r3
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 80097f2:	f7fc fddb 	bl	80063ac <get_fattime>
 80097f6:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 80097f8:	68ba      	ldr	r2, [r7, #8]
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80097fe:	4619      	mov	r1, r3
 8009800:	4610      	mov	r0, r2
 8009802:	f7fd fb75 	bl	8006ef0 <move_window>
 8009806:	4603      	mov	r3, r0
 8009808:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800980a:	7dfb      	ldrb	r3, [r7, #23]
 800980c:	2b00      	cmp	r3, #0
 800980e:	d138      	bne.n	8009882 <f_sync+0xf2>
					dir = fp->dir_ptr;
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009814:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 8009816:	68fb      	ldr	r3, [r7, #12]
 8009818:	330b      	adds	r3, #11
 800981a:	781a      	ldrb	r2, [r3, #0]
 800981c:	68fb      	ldr	r3, [r7, #12]
 800981e:	330b      	adds	r3, #11
 8009820:	f042 0220 	orr.w	r2, r2, #32
 8009824:	b2d2      	uxtb	r2, r2
 8009826:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	6818      	ldr	r0, [r3, #0]
 800982c:	687b      	ldr	r3, [r7, #4]
 800982e:	689b      	ldr	r3, [r3, #8]
 8009830:	461a      	mov	r2, r3
 8009832:	68f9      	ldr	r1, [r7, #12]
 8009834:	f7fe f87f 	bl	8007936 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 8009838:	68fb      	ldr	r3, [r7, #12]
 800983a:	f103 021c 	add.w	r2, r3, #28
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	68db      	ldr	r3, [r3, #12]
 8009842:	4619      	mov	r1, r3
 8009844:	4610      	mov	r0, r2
 8009846:	f7fd f8f8 	bl	8006a3a <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800984a:	68fb      	ldr	r3, [r7, #12]
 800984c:	3316      	adds	r3, #22
 800984e:	6939      	ldr	r1, [r7, #16]
 8009850:	4618      	mov	r0, r3
 8009852:	f7fd f8f2 	bl	8006a3a <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 8009856:	68fb      	ldr	r3, [r7, #12]
 8009858:	3312      	adds	r3, #18
 800985a:	2100      	movs	r1, #0
 800985c:	4618      	mov	r0, r3
 800985e:	f7fd f8d1 	bl	8006a04 <st_word>
					fs->wflag = 1;
 8009862:	68bb      	ldr	r3, [r7, #8]
 8009864:	2201      	movs	r2, #1
 8009866:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 8009868:	68bb      	ldr	r3, [r7, #8]
 800986a:	4618      	mov	r0, r3
 800986c:	f7fd fb6e 	bl	8006f4c <sync_fs>
 8009870:	4603      	mov	r3, r0
 8009872:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	7d1b      	ldrb	r3, [r3, #20]
 8009878:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800987c:	b2da      	uxtb	r2, r3
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 8009882:	7dfb      	ldrb	r3, [r7, #23]
}
 8009884:	4618      	mov	r0, r3
 8009886:	3718      	adds	r7, #24
 8009888:	46bd      	mov	sp, r7
 800988a:	bd80      	pop	{r7, pc}

0800988c <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800988c:	b580      	push	{r7, lr}
 800988e:	b084      	sub	sp, #16
 8009890:	af00      	add	r7, sp, #0
 8009892:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 8009894:	6878      	ldr	r0, [r7, #4]
 8009896:	f7ff ff7b 	bl	8009790 <f_sync>
 800989a:	4603      	mov	r3, r0
 800989c:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800989e:	7bfb      	ldrb	r3, [r7, #15]
 80098a0:	2b00      	cmp	r3, #0
 80098a2:	d118      	bne.n	80098d6 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	f107 0208 	add.w	r2, r7, #8
 80098aa:	4611      	mov	r1, r2
 80098ac:	4618      	mov	r0, r3
 80098ae:	f7ff fb01 	bl	8008eb4 <validate>
 80098b2:	4603      	mov	r3, r0
 80098b4:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 80098b6:	7bfb      	ldrb	r3, [r7, #15]
 80098b8:	2b00      	cmp	r3, #0
 80098ba:	d10c      	bne.n	80098d6 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	691b      	ldr	r3, [r3, #16]
 80098c0:	4618      	mov	r0, r3
 80098c2:	f7fd fa71 	bl	8006da8 <dec_lock>
 80098c6:	4603      	mov	r3, r0
 80098c8:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 80098ca:	7bfb      	ldrb	r3, [r7, #15]
 80098cc:	2b00      	cmp	r3, #0
 80098ce:	d102      	bne.n	80098d6 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	2200      	movs	r2, #0
 80098d4:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 80098d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80098d8:	4618      	mov	r0, r3
 80098da:	3710      	adds	r7, #16
 80098dc:	46bd      	mov	sp, r7
 80098de:	bd80      	pop	{r7, pc}

080098e0 <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 80098e0:	b580      	push	{r7, lr}
 80098e2:	b090      	sub	sp, #64	@ 0x40
 80098e4:	af00      	add	r7, sp, #0
 80098e6:	6078      	str	r0, [r7, #4]
 80098e8:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	f107 0208 	add.w	r2, r7, #8
 80098f0:	4611      	mov	r1, r2
 80098f2:	4618      	mov	r0, r3
 80098f4:	f7ff fade 	bl	8008eb4 <validate>
 80098f8:	4603      	mov	r3, r0
 80098fa:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 80098fe:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8009902:	2b00      	cmp	r3, #0
 8009904:	d103      	bne.n	800990e <f_lseek+0x2e>
 8009906:	687b      	ldr	r3, [r7, #4]
 8009908:	7d5b      	ldrb	r3, [r3, #21]
 800990a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 800990e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8009912:	2b00      	cmp	r3, #0
 8009914:	d002      	beq.n	800991c <f_lseek+0x3c>
 8009916:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800991a:	e1e6      	b.n	8009cea <f_lseek+0x40a>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009920:	2b00      	cmp	r3, #0
 8009922:	f000 80d1 	beq.w	8009ac8 <f_lseek+0x1e8>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 8009926:	683b      	ldr	r3, [r7, #0]
 8009928:	f1b3 3fff 	cmp.w	r3, #4294967295
 800992c:	d15a      	bne.n	80099e4 <f_lseek+0x104>
			tbl = fp->cltbl;
 800992e:	687b      	ldr	r3, [r7, #4]
 8009930:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009932:	627b      	str	r3, [r7, #36]	@ 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 8009934:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009936:	1d1a      	adds	r2, r3, #4
 8009938:	627a      	str	r2, [r7, #36]	@ 0x24
 800993a:	681b      	ldr	r3, [r3, #0]
 800993c:	617b      	str	r3, [r7, #20]
 800993e:	2302      	movs	r3, #2
 8009940:	62bb      	str	r3, [r7, #40]	@ 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	689b      	ldr	r3, [r3, #8]
 8009946:	633b      	str	r3, [r7, #48]	@ 0x30
			if (cl) {
 8009948:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800994a:	2b00      	cmp	r3, #0
 800994c:	d03a      	beq.n	80099c4 <f_lseek+0xe4>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 800994e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009950:	613b      	str	r3, [r7, #16]
 8009952:	2300      	movs	r3, #0
 8009954:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009956:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009958:	3302      	adds	r3, #2
 800995a:	62bb      	str	r3, [r7, #40]	@ 0x28
					do {
						pcl = cl; ncl++;
 800995c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800995e:	60fb      	str	r3, [r7, #12]
 8009960:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009962:	3301      	adds	r3, #1
 8009964:	62fb      	str	r3, [r7, #44]	@ 0x2c
						cl = get_fat(&fp->obj, cl);
 8009966:	687b      	ldr	r3, [r7, #4]
 8009968:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800996a:	4618      	mov	r0, r3
 800996c:	f7fd fb7b 	bl	8007066 <get_fat>
 8009970:	6338      	str	r0, [r7, #48]	@ 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 8009972:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009974:	2b01      	cmp	r3, #1
 8009976:	d804      	bhi.n	8009982 <f_lseek+0xa2>
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	2202      	movs	r2, #2
 800997c:	755a      	strb	r2, [r3, #21]
 800997e:	2302      	movs	r3, #2
 8009980:	e1b3      	b.n	8009cea <f_lseek+0x40a>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8009982:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009984:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009988:	d104      	bne.n	8009994 <f_lseek+0xb4>
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	2201      	movs	r2, #1
 800998e:	755a      	strb	r2, [r3, #21]
 8009990:	2301      	movs	r3, #1
 8009992:	e1aa      	b.n	8009cea <f_lseek+0x40a>
					} while (cl == pcl + 1);
 8009994:	68fb      	ldr	r3, [r7, #12]
 8009996:	3301      	adds	r3, #1
 8009998:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800999a:	429a      	cmp	r2, r3
 800999c:	d0de      	beq.n	800995c <f_lseek+0x7c>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 800999e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80099a0:	697b      	ldr	r3, [r7, #20]
 80099a2:	429a      	cmp	r2, r3
 80099a4:	d809      	bhi.n	80099ba <f_lseek+0xda>
						*tbl++ = ncl; *tbl++ = tcl;
 80099a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099a8:	1d1a      	adds	r2, r3, #4
 80099aa:	627a      	str	r2, [r7, #36]	@ 0x24
 80099ac:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80099ae:	601a      	str	r2, [r3, #0]
 80099b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099b2:	1d1a      	adds	r2, r3, #4
 80099b4:	627a      	str	r2, [r7, #36]	@ 0x24
 80099b6:	693a      	ldr	r2, [r7, #16]
 80099b8:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 80099ba:	68bb      	ldr	r3, [r7, #8]
 80099bc:	699b      	ldr	r3, [r3, #24]
 80099be:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80099c0:	429a      	cmp	r2, r3
 80099c2:	d3c4      	bcc.n	800994e <f_lseek+0x6e>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80099c8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80099ca:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 80099cc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80099ce:	697b      	ldr	r3, [r7, #20]
 80099d0:	429a      	cmp	r2, r3
 80099d2:	d803      	bhi.n	80099dc <f_lseek+0xfc>
				*tbl = 0;		/* Terminate table */
 80099d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099d6:	2200      	movs	r2, #0
 80099d8:	601a      	str	r2, [r3, #0]
 80099da:	e184      	b.n	8009ce6 <f_lseek+0x406>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 80099dc:	2311      	movs	r3, #17
 80099de:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 80099e2:	e180      	b.n	8009ce6 <f_lseek+0x406>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	68db      	ldr	r3, [r3, #12]
 80099e8:	683a      	ldr	r2, [r7, #0]
 80099ea:	429a      	cmp	r2, r3
 80099ec:	d902      	bls.n	80099f4 <f_lseek+0x114>
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	68db      	ldr	r3, [r3, #12]
 80099f2:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 80099f4:	687b      	ldr	r3, [r7, #4]
 80099f6:	683a      	ldr	r2, [r7, #0]
 80099f8:	619a      	str	r2, [r3, #24]
			if (ofs) {
 80099fa:	683b      	ldr	r3, [r7, #0]
 80099fc:	2b00      	cmp	r3, #0
 80099fe:	f000 8172 	beq.w	8009ce6 <f_lseek+0x406>
				fp->clust = clmt_clust(fp, ofs - 1);
 8009a02:	683b      	ldr	r3, [r7, #0]
 8009a04:	3b01      	subs	r3, #1
 8009a06:	4619      	mov	r1, r3
 8009a08:	6878      	ldr	r0, [r7, #4]
 8009a0a:	f7fd fdba 	bl	8007582 <clmt_clust>
 8009a0e:	4602      	mov	r2, r0
 8009a10:	687b      	ldr	r3, [r7, #4]
 8009a12:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 8009a14:	68ba      	ldr	r2, [r7, #8]
 8009a16:	687b      	ldr	r3, [r7, #4]
 8009a18:	69db      	ldr	r3, [r3, #28]
 8009a1a:	4619      	mov	r1, r3
 8009a1c:	4610      	mov	r0, r2
 8009a1e:	f7fd fb03 	bl	8007028 <clust2sect>
 8009a22:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 8009a24:	69bb      	ldr	r3, [r7, #24]
 8009a26:	2b00      	cmp	r3, #0
 8009a28:	d104      	bne.n	8009a34 <f_lseek+0x154>
 8009a2a:	687b      	ldr	r3, [r7, #4]
 8009a2c:	2202      	movs	r2, #2
 8009a2e:	755a      	strb	r2, [r3, #21]
 8009a30:	2302      	movs	r3, #2
 8009a32:	e15a      	b.n	8009cea <f_lseek+0x40a>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 8009a34:	683b      	ldr	r3, [r7, #0]
 8009a36:	3b01      	subs	r3, #1
 8009a38:	0a5b      	lsrs	r3, r3, #9
 8009a3a:	68ba      	ldr	r2, [r7, #8]
 8009a3c:	8952      	ldrh	r2, [r2, #10]
 8009a3e:	3a01      	subs	r2, #1
 8009a40:	4013      	ands	r3, r2
 8009a42:	69ba      	ldr	r2, [r7, #24]
 8009a44:	4413      	add	r3, r2
 8009a46:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	699b      	ldr	r3, [r3, #24]
 8009a4c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009a50:	2b00      	cmp	r3, #0
 8009a52:	f000 8148 	beq.w	8009ce6 <f_lseek+0x406>
 8009a56:	687b      	ldr	r3, [r7, #4]
 8009a58:	6a1b      	ldr	r3, [r3, #32]
 8009a5a:	69ba      	ldr	r2, [r7, #24]
 8009a5c:	429a      	cmp	r2, r3
 8009a5e:	f000 8142 	beq.w	8009ce6 <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 8009a62:	687b      	ldr	r3, [r7, #4]
 8009a64:	7d1b      	ldrb	r3, [r3, #20]
 8009a66:	b25b      	sxtb	r3, r3
 8009a68:	2b00      	cmp	r3, #0
 8009a6a:	da18      	bge.n	8009a9e <f_lseek+0x1be>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8009a6c:	68bb      	ldr	r3, [r7, #8]
 8009a6e:	7858      	ldrb	r0, [r3, #1]
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	6a1a      	ldr	r2, [r3, #32]
 8009a7a:	2301      	movs	r3, #1
 8009a7c:	f7fc ff48 	bl	8006910 <disk_write>
 8009a80:	4603      	mov	r3, r0
 8009a82:	2b00      	cmp	r3, #0
 8009a84:	d004      	beq.n	8009a90 <f_lseek+0x1b0>
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	2201      	movs	r2, #1
 8009a8a:	755a      	strb	r2, [r3, #21]
 8009a8c:	2301      	movs	r3, #1
 8009a8e:	e12c      	b.n	8009cea <f_lseek+0x40a>
						fp->flag &= (BYTE)~FA_DIRTY;
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	7d1b      	ldrb	r3, [r3, #20]
 8009a94:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009a98:	b2da      	uxtb	r2, r3
 8009a9a:	687b      	ldr	r3, [r7, #4]
 8009a9c:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 8009a9e:	68bb      	ldr	r3, [r7, #8]
 8009aa0:	7858      	ldrb	r0, [r3, #1]
 8009aa2:	687b      	ldr	r3, [r7, #4]
 8009aa4:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8009aa8:	2301      	movs	r3, #1
 8009aaa:	69ba      	ldr	r2, [r7, #24]
 8009aac:	f7fc ff10 	bl	80068d0 <disk_read>
 8009ab0:	4603      	mov	r3, r0
 8009ab2:	2b00      	cmp	r3, #0
 8009ab4:	d004      	beq.n	8009ac0 <f_lseek+0x1e0>
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	2201      	movs	r2, #1
 8009aba:	755a      	strb	r2, [r3, #21]
 8009abc:	2301      	movs	r3, #1
 8009abe:	e114      	b.n	8009cea <f_lseek+0x40a>
#endif
					fp->sect = dsc;
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	69ba      	ldr	r2, [r7, #24]
 8009ac4:	621a      	str	r2, [r3, #32]
 8009ac6:	e10e      	b.n	8009ce6 <f_lseek+0x406>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	68db      	ldr	r3, [r3, #12]
 8009acc:	683a      	ldr	r2, [r7, #0]
 8009ace:	429a      	cmp	r2, r3
 8009ad0:	d908      	bls.n	8009ae4 <f_lseek+0x204>
 8009ad2:	687b      	ldr	r3, [r7, #4]
 8009ad4:	7d1b      	ldrb	r3, [r3, #20]
 8009ad6:	f003 0302 	and.w	r3, r3, #2
 8009ada:	2b00      	cmp	r3, #0
 8009adc:	d102      	bne.n	8009ae4 <f_lseek+0x204>
			ofs = fp->obj.objsize;
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	68db      	ldr	r3, [r3, #12]
 8009ae2:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 8009ae4:	687b      	ldr	r3, [r7, #4]
 8009ae6:	699b      	ldr	r3, [r3, #24]
 8009ae8:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 8009aea:	2300      	movs	r3, #0
 8009aec:	637b      	str	r3, [r7, #52]	@ 0x34
 8009aee:	687b      	ldr	r3, [r7, #4]
 8009af0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009af2:	619a      	str	r2, [r3, #24]
		if (ofs) {
 8009af4:	683b      	ldr	r3, [r7, #0]
 8009af6:	2b00      	cmp	r3, #0
 8009af8:	f000 80a7 	beq.w	8009c4a <f_lseek+0x36a>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 8009afc:	68bb      	ldr	r3, [r7, #8]
 8009afe:	895b      	ldrh	r3, [r3, #10]
 8009b00:	025b      	lsls	r3, r3, #9
 8009b02:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 8009b04:	6a3b      	ldr	r3, [r7, #32]
 8009b06:	2b00      	cmp	r3, #0
 8009b08:	d01b      	beq.n	8009b42 <f_lseek+0x262>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 8009b0a:	683b      	ldr	r3, [r7, #0]
 8009b0c:	1e5a      	subs	r2, r3, #1
 8009b0e:	69fb      	ldr	r3, [r7, #28]
 8009b10:	fbb2 f2f3 	udiv	r2, r2, r3
 8009b14:	6a3b      	ldr	r3, [r7, #32]
 8009b16:	1e59      	subs	r1, r3, #1
 8009b18:	69fb      	ldr	r3, [r7, #28]
 8009b1a:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 8009b1e:	429a      	cmp	r2, r3
 8009b20:	d30f      	bcc.n	8009b42 <f_lseek+0x262>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 8009b22:	6a3b      	ldr	r3, [r7, #32]
 8009b24:	1e5a      	subs	r2, r3, #1
 8009b26:	69fb      	ldr	r3, [r7, #28]
 8009b28:	425b      	negs	r3, r3
 8009b2a:	401a      	ands	r2, r3
 8009b2c:	687b      	ldr	r3, [r7, #4]
 8009b2e:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	699b      	ldr	r3, [r3, #24]
 8009b34:	683a      	ldr	r2, [r7, #0]
 8009b36:	1ad3      	subs	r3, r2, r3
 8009b38:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 8009b3a:	687b      	ldr	r3, [r7, #4]
 8009b3c:	69db      	ldr	r3, [r3, #28]
 8009b3e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8009b40:	e022      	b.n	8009b88 <f_lseek+0x2a8>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 8009b42:	687b      	ldr	r3, [r7, #4]
 8009b44:	689b      	ldr	r3, [r3, #8]
 8009b46:	63bb      	str	r3, [r7, #56]	@ 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 8009b48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009b4a:	2b00      	cmp	r3, #0
 8009b4c:	d119      	bne.n	8009b82 <f_lseek+0x2a2>
					clst = create_chain(&fp->obj, 0);
 8009b4e:	687b      	ldr	r3, [r7, #4]
 8009b50:	2100      	movs	r1, #0
 8009b52:	4618      	mov	r0, r3
 8009b54:	f7fd fc7d 	bl	8007452 <create_chain>
 8009b58:	63b8      	str	r0, [r7, #56]	@ 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 8009b5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009b5c:	2b01      	cmp	r3, #1
 8009b5e:	d104      	bne.n	8009b6a <f_lseek+0x28a>
 8009b60:	687b      	ldr	r3, [r7, #4]
 8009b62:	2202      	movs	r2, #2
 8009b64:	755a      	strb	r2, [r3, #21]
 8009b66:	2302      	movs	r3, #2
 8009b68:	e0bf      	b.n	8009cea <f_lseek+0x40a>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8009b6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009b6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009b70:	d104      	bne.n	8009b7c <f_lseek+0x29c>
 8009b72:	687b      	ldr	r3, [r7, #4]
 8009b74:	2201      	movs	r2, #1
 8009b76:	755a      	strb	r2, [r3, #21]
 8009b78:	2301      	movs	r3, #1
 8009b7a:	e0b6      	b.n	8009cea <f_lseek+0x40a>
					fp->obj.sclust = clst;
 8009b7c:	687b      	ldr	r3, [r7, #4]
 8009b7e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009b80:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 8009b82:	687b      	ldr	r3, [r7, #4]
 8009b84:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009b86:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 8009b88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009b8a:	2b00      	cmp	r3, #0
 8009b8c:	d05d      	beq.n	8009c4a <f_lseek+0x36a>
				while (ofs > bcs) {						/* Cluster following loop */
 8009b8e:	e03a      	b.n	8009c06 <f_lseek+0x326>
					ofs -= bcs; fp->fptr += bcs;
 8009b90:	683a      	ldr	r2, [r7, #0]
 8009b92:	69fb      	ldr	r3, [r7, #28]
 8009b94:	1ad3      	subs	r3, r2, r3
 8009b96:	603b      	str	r3, [r7, #0]
 8009b98:	687b      	ldr	r3, [r7, #4]
 8009b9a:	699a      	ldr	r2, [r3, #24]
 8009b9c:	69fb      	ldr	r3, [r7, #28]
 8009b9e:	441a      	add	r2, r3
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	7d1b      	ldrb	r3, [r3, #20]
 8009ba8:	f003 0302 	and.w	r3, r3, #2
 8009bac:	2b00      	cmp	r3, #0
 8009bae:	d00b      	beq.n	8009bc8 <f_lseek+0x2e8>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 8009bb0:	687b      	ldr	r3, [r7, #4]
 8009bb2:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8009bb4:	4618      	mov	r0, r3
 8009bb6:	f7fd fc4c 	bl	8007452 <create_chain>
 8009bba:	63b8      	str	r0, [r7, #56]	@ 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 8009bbc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009bbe:	2b00      	cmp	r3, #0
 8009bc0:	d108      	bne.n	8009bd4 <f_lseek+0x2f4>
							ofs = 0; break;
 8009bc2:	2300      	movs	r3, #0
 8009bc4:	603b      	str	r3, [r7, #0]
 8009bc6:	e022      	b.n	8009c0e <f_lseek+0x32e>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 8009bc8:	687b      	ldr	r3, [r7, #4]
 8009bca:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8009bcc:	4618      	mov	r0, r3
 8009bce:	f7fd fa4a 	bl	8007066 <get_fat>
 8009bd2:	63b8      	str	r0, [r7, #56]	@ 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8009bd4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009bd6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009bda:	d104      	bne.n	8009be6 <f_lseek+0x306>
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	2201      	movs	r2, #1
 8009be0:	755a      	strb	r2, [r3, #21]
 8009be2:	2301      	movs	r3, #1
 8009be4:	e081      	b.n	8009cea <f_lseek+0x40a>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 8009be6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009be8:	2b01      	cmp	r3, #1
 8009bea:	d904      	bls.n	8009bf6 <f_lseek+0x316>
 8009bec:	68bb      	ldr	r3, [r7, #8]
 8009bee:	699b      	ldr	r3, [r3, #24]
 8009bf0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009bf2:	429a      	cmp	r2, r3
 8009bf4:	d304      	bcc.n	8009c00 <f_lseek+0x320>
 8009bf6:	687b      	ldr	r3, [r7, #4]
 8009bf8:	2202      	movs	r2, #2
 8009bfa:	755a      	strb	r2, [r3, #21]
 8009bfc:	2302      	movs	r3, #2
 8009bfe:	e074      	b.n	8009cea <f_lseek+0x40a>
					fp->clust = clst;
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009c04:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 8009c06:	683a      	ldr	r2, [r7, #0]
 8009c08:	69fb      	ldr	r3, [r7, #28]
 8009c0a:	429a      	cmp	r2, r3
 8009c0c:	d8c0      	bhi.n	8009b90 <f_lseek+0x2b0>
				}
				fp->fptr += ofs;
 8009c0e:	687b      	ldr	r3, [r7, #4]
 8009c10:	699a      	ldr	r2, [r3, #24]
 8009c12:	683b      	ldr	r3, [r7, #0]
 8009c14:	441a      	add	r2, r3
 8009c16:	687b      	ldr	r3, [r7, #4]
 8009c18:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 8009c1a:	683b      	ldr	r3, [r7, #0]
 8009c1c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009c20:	2b00      	cmp	r3, #0
 8009c22:	d012      	beq.n	8009c4a <f_lseek+0x36a>
					nsect = clust2sect(fs, clst);	/* Current sector */
 8009c24:	68bb      	ldr	r3, [r7, #8]
 8009c26:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8009c28:	4618      	mov	r0, r3
 8009c2a:	f7fd f9fd 	bl	8007028 <clust2sect>
 8009c2e:	6378      	str	r0, [r7, #52]	@ 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 8009c30:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009c32:	2b00      	cmp	r3, #0
 8009c34:	d104      	bne.n	8009c40 <f_lseek+0x360>
 8009c36:	687b      	ldr	r3, [r7, #4]
 8009c38:	2202      	movs	r2, #2
 8009c3a:	755a      	strb	r2, [r3, #21]
 8009c3c:	2302      	movs	r3, #2
 8009c3e:	e054      	b.n	8009cea <f_lseek+0x40a>
					nsect += (DWORD)(ofs / SS(fs));
 8009c40:	683b      	ldr	r3, [r7, #0]
 8009c42:	0a5b      	lsrs	r3, r3, #9
 8009c44:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009c46:	4413      	add	r3, r2
 8009c48:	637b      	str	r3, [r7, #52]	@ 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 8009c4a:	687b      	ldr	r3, [r7, #4]
 8009c4c:	699a      	ldr	r2, [r3, #24]
 8009c4e:	687b      	ldr	r3, [r7, #4]
 8009c50:	68db      	ldr	r3, [r3, #12]
 8009c52:	429a      	cmp	r2, r3
 8009c54:	d90a      	bls.n	8009c6c <f_lseek+0x38c>
			fp->obj.objsize = fp->fptr;
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	699a      	ldr	r2, [r3, #24]
 8009c5a:	687b      	ldr	r3, [r7, #4]
 8009c5c:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 8009c5e:	687b      	ldr	r3, [r7, #4]
 8009c60:	7d1b      	ldrb	r3, [r3, #20]
 8009c62:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009c66:	b2da      	uxtb	r2, r3
 8009c68:	687b      	ldr	r3, [r7, #4]
 8009c6a:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	699b      	ldr	r3, [r3, #24]
 8009c70:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009c74:	2b00      	cmp	r3, #0
 8009c76:	d036      	beq.n	8009ce6 <f_lseek+0x406>
 8009c78:	687b      	ldr	r3, [r7, #4]
 8009c7a:	6a1b      	ldr	r3, [r3, #32]
 8009c7c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009c7e:	429a      	cmp	r2, r3
 8009c80:	d031      	beq.n	8009ce6 <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 8009c82:	687b      	ldr	r3, [r7, #4]
 8009c84:	7d1b      	ldrb	r3, [r3, #20]
 8009c86:	b25b      	sxtb	r3, r3
 8009c88:	2b00      	cmp	r3, #0
 8009c8a:	da18      	bge.n	8009cbe <f_lseek+0x3de>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8009c8c:	68bb      	ldr	r3, [r7, #8]
 8009c8e:	7858      	ldrb	r0, [r3, #1]
 8009c90:	687b      	ldr	r3, [r7, #4]
 8009c92:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8009c96:	687b      	ldr	r3, [r7, #4]
 8009c98:	6a1a      	ldr	r2, [r3, #32]
 8009c9a:	2301      	movs	r3, #1
 8009c9c:	f7fc fe38 	bl	8006910 <disk_write>
 8009ca0:	4603      	mov	r3, r0
 8009ca2:	2b00      	cmp	r3, #0
 8009ca4:	d004      	beq.n	8009cb0 <f_lseek+0x3d0>
 8009ca6:	687b      	ldr	r3, [r7, #4]
 8009ca8:	2201      	movs	r2, #1
 8009caa:	755a      	strb	r2, [r3, #21]
 8009cac:	2301      	movs	r3, #1
 8009cae:	e01c      	b.n	8009cea <f_lseek+0x40a>
				fp->flag &= (BYTE)~FA_DIRTY;
 8009cb0:	687b      	ldr	r3, [r7, #4]
 8009cb2:	7d1b      	ldrb	r3, [r3, #20]
 8009cb4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009cb8:	b2da      	uxtb	r2, r3
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8009cbe:	68bb      	ldr	r3, [r7, #8]
 8009cc0:	7858      	ldrb	r0, [r3, #1]
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8009cc8:	2301      	movs	r3, #1
 8009cca:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009ccc:	f7fc fe00 	bl	80068d0 <disk_read>
 8009cd0:	4603      	mov	r3, r0
 8009cd2:	2b00      	cmp	r3, #0
 8009cd4:	d004      	beq.n	8009ce0 <f_lseek+0x400>
 8009cd6:	687b      	ldr	r3, [r7, #4]
 8009cd8:	2201      	movs	r2, #1
 8009cda:	755a      	strb	r2, [r3, #21]
 8009cdc:	2301      	movs	r3, #1
 8009cde:	e004      	b.n	8009cea <f_lseek+0x40a>
#endif
			fp->sect = nsect;
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009ce4:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 8009ce6:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
}
 8009cea:	4618      	mov	r0, r3
 8009cec:	3740      	adds	r7, #64	@ 0x40
 8009cee:	46bd      	mov	sp, r7
 8009cf0:	bd80      	pop	{r7, pc}

08009cf2 <f_opendir>:

FRESULT f_opendir (
	DIR* dp,			/* Pointer to directory object to create */
	const TCHAR* path	/* Pointer to the directory path */
)
{
 8009cf2:	b580      	push	{r7, lr}
 8009cf4:	f5ad 7d06 	sub.w	sp, sp, #536	@ 0x218
 8009cf8:	af00      	add	r7, sp, #0
 8009cfa:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8009cfe:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 8009d02:	6018      	str	r0, [r3, #0]
 8009d04:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8009d08:	f5a3 7306 	sub.w	r3, r3, #536	@ 0x218
 8009d0c:	6019      	str	r1, [r3, #0]
	FATFS *fs;
	_FDID *obj;
	DEF_NAMBUF


	if (!dp) return FR_INVALID_OBJECT;
 8009d0e:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8009d12:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 8009d16:	681b      	ldr	r3, [r3, #0]
 8009d18:	2b00      	cmp	r3, #0
 8009d1a:	d101      	bne.n	8009d20 <f_opendir+0x2e>
 8009d1c:	2309      	movs	r3, #9
 8009d1e:	e0a0      	b.n	8009e62 <f_opendir+0x170>

	/* Get logical drive */
	obj = &dp->obj;
 8009d20:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8009d24:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 8009d28:	681b      	ldr	r3, [r3, #0]
 8009d2a:	f8c7 3210 	str.w	r3, [r7, #528]	@ 0x210
	res = find_volume(&path, &fs, 0);
 8009d2e:	f507 7103 	add.w	r1, r7, #524	@ 0x20c
 8009d32:	463b      	mov	r3, r7
 8009d34:	2200      	movs	r2, #0
 8009d36:	4618      	mov	r0, r3
 8009d38:	f7fe fe70 	bl	8008a1c <find_volume>
 8009d3c:	4603      	mov	r3, r0
 8009d3e:	f887 3217 	strb.w	r3, [r7, #535]	@ 0x217
	if (res == FR_OK) {
 8009d42:	f897 3217 	ldrb.w	r3, [r7, #535]	@ 0x217
 8009d46:	2b00      	cmp	r3, #0
 8009d48:	f040 8081 	bne.w	8009e4e <f_opendir+0x15c>
		obj->fs = fs;
 8009d4c:	f8d7 220c 	ldr.w	r2, [r7, #524]	@ 0x20c
 8009d50:	f8d7 3210 	ldr.w	r3, [r7, #528]	@ 0x210
 8009d54:	601a      	str	r2, [r3, #0]
		INIT_NAMBUF(fs);
 8009d56:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
 8009d5a:	f107 020c 	add.w	r2, r7, #12
 8009d5e:	60da      	str	r2, [r3, #12]
		res = follow_path(dp, path);			/* Follow the path to the directory */
 8009d60:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8009d64:	f5a3 7306 	sub.w	r3, r3, #536	@ 0x218
 8009d68:	681a      	ldr	r2, [r3, #0]
 8009d6a:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8009d6e:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 8009d72:	4611      	mov	r1, r2
 8009d74:	6818      	ldr	r0, [r3, #0]
 8009d76:	f7fe fd45 	bl	8008804 <follow_path>
 8009d7a:	4603      	mov	r3, r0
 8009d7c:	f887 3217 	strb.w	r3, [r7, #535]	@ 0x217
		if (res == FR_OK) {						/* Follow completed */
 8009d80:	f897 3217 	ldrb.w	r3, [r7, #535]	@ 0x217
 8009d84:	2b00      	cmp	r3, #0
 8009d86:	d15b      	bne.n	8009e40 <f_opendir+0x14e>
			if (!(dp->fn[NSFLAG] & NS_NONAME)) {	/* It is not the origin directory itself */
 8009d88:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8009d8c:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 8009d90:	681b      	ldr	r3, [r3, #0]
 8009d92:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8009d96:	b25b      	sxtb	r3, r3
 8009d98:	2b00      	cmp	r3, #0
 8009d9a:	db1a      	blt.n	8009dd2 <f_opendir+0xe0>
				if (obj->attr & AM_DIR) {		/* This object is a sub-directory */
 8009d9c:	f8d7 3210 	ldr.w	r3, [r7, #528]	@ 0x210
 8009da0:	799b      	ldrb	r3, [r3, #6]
 8009da2:	f003 0310 	and.w	r3, r3, #16
 8009da6:	2b00      	cmp	r3, #0
 8009da8:	d010      	beq.n	8009dcc <f_opendir+0xda>
						obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
						obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
					} else
#endif
					{
						obj->sclust = ld_clust(fs, dp->dir);	/* Get object allocation info */
 8009daa:	f8d7 220c 	ldr.w	r2, [r7, #524]	@ 0x20c
 8009dae:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8009db2:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 8009db6:	681b      	ldr	r3, [r3, #0]
 8009db8:	6a1b      	ldr	r3, [r3, #32]
 8009dba:	4619      	mov	r1, r3
 8009dbc:	4610      	mov	r0, r2
 8009dbe:	f7fd fd9b 	bl	80078f8 <ld_clust>
 8009dc2:	4602      	mov	r2, r0
 8009dc4:	f8d7 3210 	ldr.w	r3, [r7, #528]	@ 0x210
 8009dc8:	609a      	str	r2, [r3, #8]
 8009dca:	e002      	b.n	8009dd2 <f_opendir+0xe0>
					}
				} else {						/* This object is a file */
					res = FR_NO_PATH;
 8009dcc:	2305      	movs	r3, #5
 8009dce:	f887 3217 	strb.w	r3, [r7, #535]	@ 0x217
				}
			}
			if (res == FR_OK) {
 8009dd2:	f897 3217 	ldrb.w	r3, [r7, #535]	@ 0x217
 8009dd6:	2b00      	cmp	r3, #0
 8009dd8:	d132      	bne.n	8009e40 <f_opendir+0x14e>
				obj->id = fs->id;
 8009dda:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
 8009dde:	88da      	ldrh	r2, [r3, #6]
 8009de0:	f8d7 3210 	ldr.w	r3, [r7, #528]	@ 0x210
 8009de4:	809a      	strh	r2, [r3, #4]
				res = dir_sdi(dp, 0);			/* Rewind directory */
 8009de6:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8009dea:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 8009dee:	2100      	movs	r1, #0
 8009df0:	6818      	ldr	r0, [r3, #0]
 8009df2:	f7fd fbfa 	bl	80075ea <dir_sdi>
 8009df6:	4603      	mov	r3, r0
 8009df8:	f887 3217 	strb.w	r3, [r7, #535]	@ 0x217
#if _FS_LOCK != 0
				if (res == FR_OK) {
 8009dfc:	f897 3217 	ldrb.w	r3, [r7, #535]	@ 0x217
 8009e00:	2b00      	cmp	r3, #0
 8009e02:	d11d      	bne.n	8009e40 <f_opendir+0x14e>
					if (obj->sclust) {
 8009e04:	f8d7 3210 	ldr.w	r3, [r7, #528]	@ 0x210
 8009e08:	689b      	ldr	r3, [r3, #8]
 8009e0a:	2b00      	cmp	r3, #0
 8009e0c:	d014      	beq.n	8009e38 <f_opendir+0x146>
						obj->lockid = inc_lock(dp, 0);	/* Lock the sub directory */
 8009e0e:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8009e12:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 8009e16:	2100      	movs	r1, #0
 8009e18:	6818      	ldr	r0, [r3, #0]
 8009e1a:	f7fc ff37 	bl	8006c8c <inc_lock>
 8009e1e:	4602      	mov	r2, r0
 8009e20:	f8d7 3210 	ldr.w	r3, [r7, #528]	@ 0x210
 8009e24:	611a      	str	r2, [r3, #16]
						if (!obj->lockid) res = FR_TOO_MANY_OPEN_FILES;
 8009e26:	f8d7 3210 	ldr.w	r3, [r7, #528]	@ 0x210
 8009e2a:	691b      	ldr	r3, [r3, #16]
 8009e2c:	2b00      	cmp	r3, #0
 8009e2e:	d107      	bne.n	8009e40 <f_opendir+0x14e>
 8009e30:	2312      	movs	r3, #18
 8009e32:	f887 3217 	strb.w	r3, [r7, #535]	@ 0x217
 8009e36:	e003      	b.n	8009e40 <f_opendir+0x14e>
					} else {
						obj->lockid = 0;	/* Root directory need not to be locked */
 8009e38:	f8d7 3210 	ldr.w	r3, [r7, #528]	@ 0x210
 8009e3c:	2200      	movs	r2, #0
 8009e3e:	611a      	str	r2, [r3, #16]
				}
#endif
			}
		}
		FREE_NAMBUF();
		if (res == FR_NO_FILE) res = FR_NO_PATH;
 8009e40:	f897 3217 	ldrb.w	r3, [r7, #535]	@ 0x217
 8009e44:	2b04      	cmp	r3, #4
 8009e46:	d102      	bne.n	8009e4e <f_opendir+0x15c>
 8009e48:	2305      	movs	r3, #5
 8009e4a:	f887 3217 	strb.w	r3, [r7, #535]	@ 0x217
	}
	if (res != FR_OK) obj->fs = 0;		/* Invalidate the directory object if function faild */
 8009e4e:	f897 3217 	ldrb.w	r3, [r7, #535]	@ 0x217
 8009e52:	2b00      	cmp	r3, #0
 8009e54:	d003      	beq.n	8009e5e <f_opendir+0x16c>
 8009e56:	f8d7 3210 	ldr.w	r3, [r7, #528]	@ 0x210
 8009e5a:	2200      	movs	r2, #0
 8009e5c:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8009e5e:	f897 3217 	ldrb.w	r3, [r7, #535]	@ 0x217
}
 8009e62:	4618      	mov	r0, r3
 8009e64:	f507 7706 	add.w	r7, r7, #536	@ 0x218
 8009e68:	46bd      	mov	sp, r7
 8009e6a:	bd80      	pop	{r7, pc}

08009e6c <f_closedir>:
/*-----------------------------------------------------------------------*/

FRESULT f_closedir (
	DIR *dp		/* Pointer to the directory object to be closed */
)
{
 8009e6c:	b580      	push	{r7, lr}
 8009e6e:	b084      	sub	sp, #16
 8009e70:	af00      	add	r7, sp, #0
 8009e72:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;


	res = validate(&dp->obj, &fs);			/* Check validity of the file object */
 8009e74:	687b      	ldr	r3, [r7, #4]
 8009e76:	f107 0208 	add.w	r2, r7, #8
 8009e7a:	4611      	mov	r1, r2
 8009e7c:	4618      	mov	r0, r3
 8009e7e:	f7ff f819 	bl	8008eb4 <validate>
 8009e82:	4603      	mov	r3, r0
 8009e84:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8009e86:	7bfb      	ldrb	r3, [r7, #15]
 8009e88:	2b00      	cmp	r3, #0
 8009e8a:	d110      	bne.n	8009eae <f_closedir+0x42>
#if _FS_LOCK != 0
		if (dp->obj.lockid) {				/* Decrement sub-directory open counter */
 8009e8c:	687b      	ldr	r3, [r7, #4]
 8009e8e:	691b      	ldr	r3, [r3, #16]
 8009e90:	2b00      	cmp	r3, #0
 8009e92:	d006      	beq.n	8009ea2 <f_closedir+0x36>
			res = dec_lock(dp->obj.lockid);
 8009e94:	687b      	ldr	r3, [r7, #4]
 8009e96:	691b      	ldr	r3, [r3, #16]
 8009e98:	4618      	mov	r0, r3
 8009e9a:	f7fc ff85 	bl	8006da8 <dec_lock>
 8009e9e:	4603      	mov	r3, r0
 8009ea0:	73fb      	strb	r3, [r7, #15]
		}
		if (res == FR_OK)
 8009ea2:	7bfb      	ldrb	r3, [r7, #15]
 8009ea4:	2b00      	cmp	r3, #0
 8009ea6:	d102      	bne.n	8009eae <f_closedir+0x42>
#endif
		{
			dp->obj.fs = 0;			/* Invalidate directory object */
 8009ea8:	687b      	ldr	r3, [r7, #4]
 8009eaa:	2200      	movs	r2, #0
 8009eac:	601a      	str	r2, [r3, #0]
		}
#if _FS_REENTRANT
		unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
	}
	return res;
 8009eae:	7bfb      	ldrb	r3, [r7, #15]
}
 8009eb0:	4618      	mov	r0, r3
 8009eb2:	3710      	adds	r7, #16
 8009eb4:	46bd      	mov	sp, r7
 8009eb6:	bd80      	pop	{r7, pc}

08009eb8 <f_readdir>:

FRESULT f_readdir (
	DIR* dp,			/* Pointer to the open directory object */
	FILINFO* fno		/* Pointer to file information to return */
)
{
 8009eb8:	b580      	push	{r7, lr}
 8009eba:	f5ad 7d04 	sub.w	sp, sp, #528	@ 0x210
 8009ebe:	af00      	add	r7, sp, #0
 8009ec0:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8009ec4:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
 8009ec8:	6018      	str	r0, [r3, #0]
 8009eca:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8009ece:	f5a3 7304 	sub.w	r3, r3, #528	@ 0x210
 8009ed2:	6019      	str	r1, [r3, #0]
	FRESULT res;
	FATFS *fs;
	DEF_NAMBUF


	res = validate(&dp->obj, &fs);	/* Check validity of the directory object */
 8009ed4:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8009ed8:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
 8009edc:	681b      	ldr	r3, [r3, #0]
 8009ede:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8009ee2:	4611      	mov	r1, r2
 8009ee4:	4618      	mov	r0, r3
 8009ee6:	f7fe ffe5 	bl	8008eb4 <validate>
 8009eea:	4603      	mov	r3, r0
 8009eec:	f887 320f 	strb.w	r3, [r7, #527]	@ 0x20f
	if (res == FR_OK) {
 8009ef0:	f897 320f 	ldrb.w	r3, [r7, #527]	@ 0x20f
 8009ef4:	2b00      	cmp	r3, #0
 8009ef6:	d14b      	bne.n	8009f90 <f_readdir+0xd8>
		if (!fno) {
 8009ef8:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8009efc:	f5a3 7304 	sub.w	r3, r3, #528	@ 0x210
 8009f00:	681b      	ldr	r3, [r3, #0]
 8009f02:	2b00      	cmp	r3, #0
 8009f04:	d10b      	bne.n	8009f1e <f_readdir+0x66>
			res = dir_sdi(dp, 0);			/* Rewind the directory object */
 8009f06:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8009f0a:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
 8009f0e:	2100      	movs	r1, #0
 8009f10:	6818      	ldr	r0, [r3, #0]
 8009f12:	f7fd fb6a 	bl	80075ea <dir_sdi>
 8009f16:	4603      	mov	r3, r0
 8009f18:	f887 320f 	strb.w	r3, [r7, #527]	@ 0x20f
 8009f1c:	e038      	b.n	8009f90 <f_readdir+0xd8>
		} else {
			INIT_NAMBUF(fs);
 8009f1e:	f8d7 3208 	ldr.w	r3, [r7, #520]	@ 0x208
 8009f22:	f107 0208 	add.w	r2, r7, #8
 8009f26:	60da      	str	r2, [r3, #12]
			res = dir_read(dp, 0);			/* Read an item */
 8009f28:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8009f2c:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
 8009f30:	2100      	movs	r1, #0
 8009f32:	6818      	ldr	r0, [r3, #0]
 8009f34:	f7fd ff21 	bl	8007d7a <dir_read>
 8009f38:	4603      	mov	r3, r0
 8009f3a:	f887 320f 	strb.w	r3, [r7, #527]	@ 0x20f
			if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory */
 8009f3e:	f897 320f 	ldrb.w	r3, [r7, #527]	@ 0x20f
 8009f42:	2b04      	cmp	r3, #4
 8009f44:	d102      	bne.n	8009f4c <f_readdir+0x94>
 8009f46:	2300      	movs	r3, #0
 8009f48:	f887 320f 	strb.w	r3, [r7, #527]	@ 0x20f
			if (res == FR_OK) {				/* A valid entry is found */
 8009f4c:	f897 320f 	ldrb.w	r3, [r7, #527]	@ 0x20f
 8009f50:	2b00      	cmp	r3, #0
 8009f52:	d11d      	bne.n	8009f90 <f_readdir+0xd8>
				get_fileinfo(dp, fno);		/* Get the object information */
 8009f54:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8009f58:	f5a3 7204 	sub.w	r2, r3, #528	@ 0x210
 8009f5c:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8009f60:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
 8009f64:	6811      	ldr	r1, [r2, #0]
 8009f66:	6818      	ldr	r0, [r3, #0]
 8009f68:	f7fe f966 	bl	8008238 <get_fileinfo>
				res = dir_next(dp, 0);		/* Increment index for next */
 8009f6c:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8009f70:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
 8009f74:	2100      	movs	r1, #0
 8009f76:	6818      	ldr	r0, [r3, #0]
 8009f78:	f7fd fbb2 	bl	80076e0 <dir_next>
 8009f7c:	4603      	mov	r3, r0
 8009f7e:	f887 320f 	strb.w	r3, [r7, #527]	@ 0x20f
				if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory now */
 8009f82:	f897 320f 	ldrb.w	r3, [r7, #527]	@ 0x20f
 8009f86:	2b04      	cmp	r3, #4
 8009f88:	d102      	bne.n	8009f90 <f_readdir+0xd8>
 8009f8a:	2300      	movs	r3, #0
 8009f8c:	f887 320f 	strb.w	r3, [r7, #527]	@ 0x20f
			}
			FREE_NAMBUF();
		}
	}
	LEAVE_FF(fs, res);
 8009f90:	f897 320f 	ldrb.w	r3, [r7, #527]	@ 0x20f
}
 8009f94:	4618      	mov	r0, r3
 8009f96:	f507 7704 	add.w	r7, r7, #528	@ 0x210
 8009f9a:	46bd      	mov	sp, r7
 8009f9c:	bd80      	pop	{r7, pc}
	...

08009fa0 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8009fa0:	b480      	push	{r7}
 8009fa2:	b087      	sub	sp, #28
 8009fa4:	af00      	add	r7, sp, #0
 8009fa6:	60f8      	str	r0, [r7, #12]
 8009fa8:	60b9      	str	r1, [r7, #8]
 8009faa:	4613      	mov	r3, r2
 8009fac:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8009fae:	2301      	movs	r3, #1
 8009fb0:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8009fb2:	2300      	movs	r3, #0
 8009fb4:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8009fb6:	4b1f      	ldr	r3, [pc, #124]	@ (800a034 <FATFS_LinkDriverEx+0x94>)
 8009fb8:	7a5b      	ldrb	r3, [r3, #9]
 8009fba:	b2db      	uxtb	r3, r3
 8009fbc:	2b00      	cmp	r3, #0
 8009fbe:	d131      	bne.n	800a024 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8009fc0:	4b1c      	ldr	r3, [pc, #112]	@ (800a034 <FATFS_LinkDriverEx+0x94>)
 8009fc2:	7a5b      	ldrb	r3, [r3, #9]
 8009fc4:	b2db      	uxtb	r3, r3
 8009fc6:	461a      	mov	r2, r3
 8009fc8:	4b1a      	ldr	r3, [pc, #104]	@ (800a034 <FATFS_LinkDriverEx+0x94>)
 8009fca:	2100      	movs	r1, #0
 8009fcc:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8009fce:	4b19      	ldr	r3, [pc, #100]	@ (800a034 <FATFS_LinkDriverEx+0x94>)
 8009fd0:	7a5b      	ldrb	r3, [r3, #9]
 8009fd2:	b2db      	uxtb	r3, r3
 8009fd4:	4a17      	ldr	r2, [pc, #92]	@ (800a034 <FATFS_LinkDriverEx+0x94>)
 8009fd6:	009b      	lsls	r3, r3, #2
 8009fd8:	4413      	add	r3, r2
 8009fda:	68fa      	ldr	r2, [r7, #12]
 8009fdc:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8009fde:	4b15      	ldr	r3, [pc, #84]	@ (800a034 <FATFS_LinkDriverEx+0x94>)
 8009fe0:	7a5b      	ldrb	r3, [r3, #9]
 8009fe2:	b2db      	uxtb	r3, r3
 8009fe4:	461a      	mov	r2, r3
 8009fe6:	4b13      	ldr	r3, [pc, #76]	@ (800a034 <FATFS_LinkDriverEx+0x94>)
 8009fe8:	4413      	add	r3, r2
 8009fea:	79fa      	ldrb	r2, [r7, #7]
 8009fec:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8009fee:	4b11      	ldr	r3, [pc, #68]	@ (800a034 <FATFS_LinkDriverEx+0x94>)
 8009ff0:	7a5b      	ldrb	r3, [r3, #9]
 8009ff2:	b2db      	uxtb	r3, r3
 8009ff4:	1c5a      	adds	r2, r3, #1
 8009ff6:	b2d1      	uxtb	r1, r2
 8009ff8:	4a0e      	ldr	r2, [pc, #56]	@ (800a034 <FATFS_LinkDriverEx+0x94>)
 8009ffa:	7251      	strb	r1, [r2, #9]
 8009ffc:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8009ffe:	7dbb      	ldrb	r3, [r7, #22]
 800a000:	3330      	adds	r3, #48	@ 0x30
 800a002:	b2da      	uxtb	r2, r3
 800a004:	68bb      	ldr	r3, [r7, #8]
 800a006:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800a008:	68bb      	ldr	r3, [r7, #8]
 800a00a:	3301      	adds	r3, #1
 800a00c:	223a      	movs	r2, #58	@ 0x3a
 800a00e:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800a010:	68bb      	ldr	r3, [r7, #8]
 800a012:	3302      	adds	r3, #2
 800a014:	222f      	movs	r2, #47	@ 0x2f
 800a016:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800a018:	68bb      	ldr	r3, [r7, #8]
 800a01a:	3303      	adds	r3, #3
 800a01c:	2200      	movs	r2, #0
 800a01e:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800a020:	2300      	movs	r3, #0
 800a022:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800a024:	7dfb      	ldrb	r3, [r7, #23]
}
 800a026:	4618      	mov	r0, r3
 800a028:	371c      	adds	r7, #28
 800a02a:	46bd      	mov	sp, r7
 800a02c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a030:	4770      	bx	lr
 800a032:	bf00      	nop
 800a034:	2000052c 	.word	0x2000052c

0800a038 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800a038:	b580      	push	{r7, lr}
 800a03a:	b082      	sub	sp, #8
 800a03c:	af00      	add	r7, sp, #0
 800a03e:	6078      	str	r0, [r7, #4]
 800a040:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800a042:	2200      	movs	r2, #0
 800a044:	6839      	ldr	r1, [r7, #0]
 800a046:	6878      	ldr	r0, [r7, #4]
 800a048:	f7ff ffaa 	bl	8009fa0 <FATFS_LinkDriverEx>
 800a04c:	4603      	mov	r3, r0
}
 800a04e:	4618      	mov	r0, r3
 800a050:	3708      	adds	r7, #8
 800a052:	46bd      	mov	sp, r7
 800a054:	bd80      	pop	{r7, pc}
	...

0800a058 <ff_convert>:

WCHAR ff_convert (	/* Converted code, 0 means conversion error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 800a058:	b480      	push	{r7}
 800a05a:	b089      	sub	sp, #36	@ 0x24
 800a05c:	af00      	add	r7, sp, #0
 800a05e:	4603      	mov	r3, r0
 800a060:	6039      	str	r1, [r7, #0]
 800a062:	80fb      	strh	r3, [r7, #6]
	const WCHAR *p;
	WCHAR c;
	int i, n, li, hi;


	if (chr < 0x80) {	/* ASCII */
 800a064:	88fb      	ldrh	r3, [r7, #6]
 800a066:	2b7f      	cmp	r3, #127	@ 0x7f
 800a068:	d802      	bhi.n	800a070 <ff_convert+0x18>
		c = chr;
 800a06a:	88fb      	ldrh	r3, [r7, #6]
 800a06c:	837b      	strh	r3, [r7, #26]
 800a06e:	e045      	b.n	800a0fc <ff_convert+0xa4>
	} else {
		if (dir) {		/* OEM code to unicode */
 800a070:	683b      	ldr	r3, [r7, #0]
 800a072:	2b00      	cmp	r3, #0
 800a074:	d005      	beq.n	800a082 <ff_convert+0x2a>
			p = oem2uni;
 800a076:	4b25      	ldr	r3, [pc, #148]	@ (800a10c <ff_convert+0xb4>)
 800a078:	61fb      	str	r3, [r7, #28]
			hi = sizeof oem2uni / 4 - 1;
 800a07a:	f245 5320 	movw	r3, #21792	@ 0x5520
 800a07e:	60bb      	str	r3, [r7, #8]
 800a080:	e004      	b.n	800a08c <ff_convert+0x34>
		} else {		/* Unicode to OEM code */
			p = uni2oem;
 800a082:	4b23      	ldr	r3, [pc, #140]	@ (800a110 <ff_convert+0xb8>)
 800a084:	61fb      	str	r3, [r7, #28]
			hi = sizeof uni2oem / 4 - 1;
 800a086:	f245 5320 	movw	r3, #21792	@ 0x5520
 800a08a:	60bb      	str	r3, [r7, #8]
		}
		li = 0;
 800a08c:	2300      	movs	r3, #0
 800a08e:	60fb      	str	r3, [r7, #12]
		for (n = 16; n; n--) {
 800a090:	2310      	movs	r3, #16
 800a092:	613b      	str	r3, [r7, #16]
 800a094:	e021      	b.n	800a0da <ff_convert+0x82>
			i = li + (hi - li) / 2;
 800a096:	68ba      	ldr	r2, [r7, #8]
 800a098:	68fb      	ldr	r3, [r7, #12]
 800a09a:	1ad3      	subs	r3, r2, r3
 800a09c:	0fda      	lsrs	r2, r3, #31
 800a09e:	4413      	add	r3, r2
 800a0a0:	105b      	asrs	r3, r3, #1
 800a0a2:	461a      	mov	r2, r3
 800a0a4:	68fb      	ldr	r3, [r7, #12]
 800a0a6:	4413      	add	r3, r2
 800a0a8:	617b      	str	r3, [r7, #20]
			if (chr == p[i * 2]) break;
 800a0aa:	697b      	ldr	r3, [r7, #20]
 800a0ac:	009b      	lsls	r3, r3, #2
 800a0ae:	69fa      	ldr	r2, [r7, #28]
 800a0b0:	4413      	add	r3, r2
 800a0b2:	881b      	ldrh	r3, [r3, #0]
 800a0b4:	88fa      	ldrh	r2, [r7, #6]
 800a0b6:	429a      	cmp	r2, r3
 800a0b8:	d013      	beq.n	800a0e2 <ff_convert+0x8a>
			if (chr > p[i * 2])
 800a0ba:	697b      	ldr	r3, [r7, #20]
 800a0bc:	009b      	lsls	r3, r3, #2
 800a0be:	69fa      	ldr	r2, [r7, #28]
 800a0c0:	4413      	add	r3, r2
 800a0c2:	881b      	ldrh	r3, [r3, #0]
 800a0c4:	88fa      	ldrh	r2, [r7, #6]
 800a0c6:	429a      	cmp	r2, r3
 800a0c8:	d902      	bls.n	800a0d0 <ff_convert+0x78>
				li = i;
 800a0ca:	697b      	ldr	r3, [r7, #20]
 800a0cc:	60fb      	str	r3, [r7, #12]
 800a0ce:	e001      	b.n	800a0d4 <ff_convert+0x7c>
			else
				hi = i;
 800a0d0:	697b      	ldr	r3, [r7, #20]
 800a0d2:	60bb      	str	r3, [r7, #8]
		for (n = 16; n; n--) {
 800a0d4:	693b      	ldr	r3, [r7, #16]
 800a0d6:	3b01      	subs	r3, #1
 800a0d8:	613b      	str	r3, [r7, #16]
 800a0da:	693b      	ldr	r3, [r7, #16]
 800a0dc:	2b00      	cmp	r3, #0
 800a0de:	d1da      	bne.n	800a096 <ff_convert+0x3e>
 800a0e0:	e000      	b.n	800a0e4 <ff_convert+0x8c>
			if (chr == p[i * 2]) break;
 800a0e2:	bf00      	nop
		}
		c = n ? p[i * 2 + 1] : 0;
 800a0e4:	693b      	ldr	r3, [r7, #16]
 800a0e6:	2b00      	cmp	r3, #0
 800a0e8:	d006      	beq.n	800a0f8 <ff_convert+0xa0>
 800a0ea:	697b      	ldr	r3, [r7, #20]
 800a0ec:	009b      	lsls	r3, r3, #2
 800a0ee:	3302      	adds	r3, #2
 800a0f0:	69fa      	ldr	r2, [r7, #28]
 800a0f2:	4413      	add	r3, r2
 800a0f4:	881b      	ldrh	r3, [r3, #0]
 800a0f6:	e000      	b.n	800a0fa <ff_convert+0xa2>
 800a0f8:	2300      	movs	r3, #0
 800a0fa:	837b      	strh	r3, [r7, #26]
	}

	return c;
 800a0fc:	8b7b      	ldrh	r3, [r7, #26]
}
 800a0fe:	4618      	mov	r0, r3
 800a100:	3724      	adds	r7, #36	@ 0x24
 800a102:	46bd      	mov	sp, r7
 800a104:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a108:	4770      	bx	lr
 800a10a:	bf00      	nop
 800a10c:	08020bcc 	.word	0x08020bcc
 800a110:	0800b748 	.word	0x0800b748

0800a114 <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 800a114:	b480      	push	{r7}
 800a116:	b087      	sub	sp, #28
 800a118:	af00      	add	r7, sp, #0
 800a11a:	4603      	mov	r3, r0
 800a11c:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 800a11e:	88fb      	ldrh	r3, [r7, #6]
 800a120:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a124:	d201      	bcs.n	800a12a <ff_wtoupper+0x16>
 800a126:	4b3e      	ldr	r3, [pc, #248]	@ (800a220 <ff_wtoupper+0x10c>)
 800a128:	e000      	b.n	800a12c <ff_wtoupper+0x18>
 800a12a:	4b3e      	ldr	r3, [pc, #248]	@ (800a224 <ff_wtoupper+0x110>)
 800a12c:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 800a12e:	697b      	ldr	r3, [r7, #20]
 800a130:	1c9a      	adds	r2, r3, #2
 800a132:	617a      	str	r2, [r7, #20]
 800a134:	881b      	ldrh	r3, [r3, #0]
 800a136:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 800a138:	8a7b      	ldrh	r3, [r7, #18]
 800a13a:	2b00      	cmp	r3, #0
 800a13c:	d068      	beq.n	800a210 <ff_wtoupper+0xfc>
 800a13e:	88fa      	ldrh	r2, [r7, #6]
 800a140:	8a7b      	ldrh	r3, [r7, #18]
 800a142:	429a      	cmp	r2, r3
 800a144:	d364      	bcc.n	800a210 <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 800a146:	697b      	ldr	r3, [r7, #20]
 800a148:	1c9a      	adds	r2, r3, #2
 800a14a:	617a      	str	r2, [r7, #20]
 800a14c:	881b      	ldrh	r3, [r3, #0]
 800a14e:	823b      	strh	r3, [r7, #16]
 800a150:	8a3b      	ldrh	r3, [r7, #16]
 800a152:	0a1b      	lsrs	r3, r3, #8
 800a154:	81fb      	strh	r3, [r7, #14]
 800a156:	8a3b      	ldrh	r3, [r7, #16]
 800a158:	b2db      	uxtb	r3, r3
 800a15a:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 800a15c:	88fa      	ldrh	r2, [r7, #6]
 800a15e:	8a79      	ldrh	r1, [r7, #18]
 800a160:	8a3b      	ldrh	r3, [r7, #16]
 800a162:	440b      	add	r3, r1
 800a164:	429a      	cmp	r2, r3
 800a166:	da49      	bge.n	800a1fc <ff_wtoupper+0xe8>
			switch (cmd) {
 800a168:	89fb      	ldrh	r3, [r7, #14]
 800a16a:	2b08      	cmp	r3, #8
 800a16c:	d84f      	bhi.n	800a20e <ff_wtoupper+0xfa>
 800a16e:	a201      	add	r2, pc, #4	@ (adr r2, 800a174 <ff_wtoupper+0x60>)
 800a170:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a174:	0800a199 	.word	0x0800a199
 800a178:	0800a1ab 	.word	0x0800a1ab
 800a17c:	0800a1c1 	.word	0x0800a1c1
 800a180:	0800a1c9 	.word	0x0800a1c9
 800a184:	0800a1d1 	.word	0x0800a1d1
 800a188:	0800a1d9 	.word	0x0800a1d9
 800a18c:	0800a1e1 	.word	0x0800a1e1
 800a190:	0800a1e9 	.word	0x0800a1e9
 800a194:	0800a1f1 	.word	0x0800a1f1
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 800a198:	88fa      	ldrh	r2, [r7, #6]
 800a19a:	8a7b      	ldrh	r3, [r7, #18]
 800a19c:	1ad3      	subs	r3, r2, r3
 800a19e:	005b      	lsls	r3, r3, #1
 800a1a0:	697a      	ldr	r2, [r7, #20]
 800a1a2:	4413      	add	r3, r2
 800a1a4:	881b      	ldrh	r3, [r3, #0]
 800a1a6:	80fb      	strh	r3, [r7, #6]
 800a1a8:	e027      	b.n	800a1fa <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 800a1aa:	88fa      	ldrh	r2, [r7, #6]
 800a1ac:	8a7b      	ldrh	r3, [r7, #18]
 800a1ae:	1ad3      	subs	r3, r2, r3
 800a1b0:	b29b      	uxth	r3, r3
 800a1b2:	f003 0301 	and.w	r3, r3, #1
 800a1b6:	b29b      	uxth	r3, r3
 800a1b8:	88fa      	ldrh	r2, [r7, #6]
 800a1ba:	1ad3      	subs	r3, r2, r3
 800a1bc:	80fb      	strh	r3, [r7, #6]
 800a1be:	e01c      	b.n	800a1fa <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 800a1c0:	88fb      	ldrh	r3, [r7, #6]
 800a1c2:	3b10      	subs	r3, #16
 800a1c4:	80fb      	strh	r3, [r7, #6]
 800a1c6:	e018      	b.n	800a1fa <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 800a1c8:	88fb      	ldrh	r3, [r7, #6]
 800a1ca:	3b20      	subs	r3, #32
 800a1cc:	80fb      	strh	r3, [r7, #6]
 800a1ce:	e014      	b.n	800a1fa <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 800a1d0:	88fb      	ldrh	r3, [r7, #6]
 800a1d2:	3b30      	subs	r3, #48	@ 0x30
 800a1d4:	80fb      	strh	r3, [r7, #6]
 800a1d6:	e010      	b.n	800a1fa <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 800a1d8:	88fb      	ldrh	r3, [r7, #6]
 800a1da:	3b1a      	subs	r3, #26
 800a1dc:	80fb      	strh	r3, [r7, #6]
 800a1de:	e00c      	b.n	800a1fa <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 800a1e0:	88fb      	ldrh	r3, [r7, #6]
 800a1e2:	3308      	adds	r3, #8
 800a1e4:	80fb      	strh	r3, [r7, #6]
 800a1e6:	e008      	b.n	800a1fa <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 800a1e8:	88fb      	ldrh	r3, [r7, #6]
 800a1ea:	3b50      	subs	r3, #80	@ 0x50
 800a1ec:	80fb      	strh	r3, [r7, #6]
 800a1ee:	e004      	b.n	800a1fa <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 800a1f0:	88fb      	ldrh	r3, [r7, #6]
 800a1f2:	f5a3 53e3 	sub.w	r3, r3, #7264	@ 0x1c60
 800a1f6:	80fb      	strh	r3, [r7, #6]
 800a1f8:	bf00      	nop
			}
			break;
 800a1fa:	e008      	b.n	800a20e <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 800a1fc:	89fb      	ldrh	r3, [r7, #14]
 800a1fe:	2b00      	cmp	r3, #0
 800a200:	d195      	bne.n	800a12e <ff_wtoupper+0x1a>
 800a202:	8a3b      	ldrh	r3, [r7, #16]
 800a204:	005b      	lsls	r3, r3, #1
 800a206:	697a      	ldr	r2, [r7, #20]
 800a208:	4413      	add	r3, r2
 800a20a:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 800a20c:	e78f      	b.n	800a12e <ff_wtoupper+0x1a>
			break;
 800a20e:	bf00      	nop
	}

	return chr;
 800a210:	88fb      	ldrh	r3, [r7, #6]
}
 800a212:	4618      	mov	r0, r3
 800a214:	371c      	adds	r7, #28
 800a216:	46bd      	mov	sp, r7
 800a218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a21c:	4770      	bx	lr
 800a21e:	bf00      	nop
 800a220:	08036050 	.word	0x08036050
 800a224:	08036244 	.word	0x08036244

0800a228 <std>:
 800a228:	2300      	movs	r3, #0
 800a22a:	b510      	push	{r4, lr}
 800a22c:	4604      	mov	r4, r0
 800a22e:	e9c0 3300 	strd	r3, r3, [r0]
 800a232:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a236:	6083      	str	r3, [r0, #8]
 800a238:	8181      	strh	r1, [r0, #12]
 800a23a:	6643      	str	r3, [r0, #100]	@ 0x64
 800a23c:	81c2      	strh	r2, [r0, #14]
 800a23e:	6183      	str	r3, [r0, #24]
 800a240:	4619      	mov	r1, r3
 800a242:	2208      	movs	r2, #8
 800a244:	305c      	adds	r0, #92	@ 0x5c
 800a246:	f000 fa09 	bl	800a65c <memset>
 800a24a:	4b0d      	ldr	r3, [pc, #52]	@ (800a280 <std+0x58>)
 800a24c:	6263      	str	r3, [r4, #36]	@ 0x24
 800a24e:	4b0d      	ldr	r3, [pc, #52]	@ (800a284 <std+0x5c>)
 800a250:	62a3      	str	r3, [r4, #40]	@ 0x28
 800a252:	4b0d      	ldr	r3, [pc, #52]	@ (800a288 <std+0x60>)
 800a254:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800a256:	4b0d      	ldr	r3, [pc, #52]	@ (800a28c <std+0x64>)
 800a258:	6323      	str	r3, [r4, #48]	@ 0x30
 800a25a:	4b0d      	ldr	r3, [pc, #52]	@ (800a290 <std+0x68>)
 800a25c:	6224      	str	r4, [r4, #32]
 800a25e:	429c      	cmp	r4, r3
 800a260:	d006      	beq.n	800a270 <std+0x48>
 800a262:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800a266:	4294      	cmp	r4, r2
 800a268:	d002      	beq.n	800a270 <std+0x48>
 800a26a:	33d0      	adds	r3, #208	@ 0xd0
 800a26c:	429c      	cmp	r4, r3
 800a26e:	d105      	bne.n	800a27c <std+0x54>
 800a270:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800a274:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a278:	f000 ba68 	b.w	800a74c <__retarget_lock_init_recursive>
 800a27c:	bd10      	pop	{r4, pc}
 800a27e:	bf00      	nop
 800a280:	0800a48d 	.word	0x0800a48d
 800a284:	0800a4af 	.word	0x0800a4af
 800a288:	0800a4e7 	.word	0x0800a4e7
 800a28c:	0800a50b 	.word	0x0800a50b
 800a290:	20000538 	.word	0x20000538

0800a294 <stdio_exit_handler>:
 800a294:	4a02      	ldr	r2, [pc, #8]	@ (800a2a0 <stdio_exit_handler+0xc>)
 800a296:	4903      	ldr	r1, [pc, #12]	@ (800a2a4 <stdio_exit_handler+0x10>)
 800a298:	4803      	ldr	r0, [pc, #12]	@ (800a2a8 <stdio_exit_handler+0x14>)
 800a29a:	f000 b869 	b.w	800a370 <_fwalk_sglue>
 800a29e:	bf00      	nop
 800a2a0:	2000000c 	.word	0x2000000c
 800a2a4:	0800afe9 	.word	0x0800afe9
 800a2a8:	2000001c 	.word	0x2000001c

0800a2ac <cleanup_stdio>:
 800a2ac:	6841      	ldr	r1, [r0, #4]
 800a2ae:	4b0c      	ldr	r3, [pc, #48]	@ (800a2e0 <cleanup_stdio+0x34>)
 800a2b0:	4299      	cmp	r1, r3
 800a2b2:	b510      	push	{r4, lr}
 800a2b4:	4604      	mov	r4, r0
 800a2b6:	d001      	beq.n	800a2bc <cleanup_stdio+0x10>
 800a2b8:	f000 fe96 	bl	800afe8 <_fflush_r>
 800a2bc:	68a1      	ldr	r1, [r4, #8]
 800a2be:	4b09      	ldr	r3, [pc, #36]	@ (800a2e4 <cleanup_stdio+0x38>)
 800a2c0:	4299      	cmp	r1, r3
 800a2c2:	d002      	beq.n	800a2ca <cleanup_stdio+0x1e>
 800a2c4:	4620      	mov	r0, r4
 800a2c6:	f000 fe8f 	bl	800afe8 <_fflush_r>
 800a2ca:	68e1      	ldr	r1, [r4, #12]
 800a2cc:	4b06      	ldr	r3, [pc, #24]	@ (800a2e8 <cleanup_stdio+0x3c>)
 800a2ce:	4299      	cmp	r1, r3
 800a2d0:	d004      	beq.n	800a2dc <cleanup_stdio+0x30>
 800a2d2:	4620      	mov	r0, r4
 800a2d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a2d8:	f000 be86 	b.w	800afe8 <_fflush_r>
 800a2dc:	bd10      	pop	{r4, pc}
 800a2de:	bf00      	nop
 800a2e0:	20000538 	.word	0x20000538
 800a2e4:	200005a0 	.word	0x200005a0
 800a2e8:	20000608 	.word	0x20000608

0800a2ec <global_stdio_init.part.0>:
 800a2ec:	b510      	push	{r4, lr}
 800a2ee:	4b0b      	ldr	r3, [pc, #44]	@ (800a31c <global_stdio_init.part.0+0x30>)
 800a2f0:	4c0b      	ldr	r4, [pc, #44]	@ (800a320 <global_stdio_init.part.0+0x34>)
 800a2f2:	4a0c      	ldr	r2, [pc, #48]	@ (800a324 <global_stdio_init.part.0+0x38>)
 800a2f4:	601a      	str	r2, [r3, #0]
 800a2f6:	4620      	mov	r0, r4
 800a2f8:	2200      	movs	r2, #0
 800a2fa:	2104      	movs	r1, #4
 800a2fc:	f7ff ff94 	bl	800a228 <std>
 800a300:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800a304:	2201      	movs	r2, #1
 800a306:	2109      	movs	r1, #9
 800a308:	f7ff ff8e 	bl	800a228 <std>
 800a30c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800a310:	2202      	movs	r2, #2
 800a312:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a316:	2112      	movs	r1, #18
 800a318:	f7ff bf86 	b.w	800a228 <std>
 800a31c:	20000670 	.word	0x20000670
 800a320:	20000538 	.word	0x20000538
 800a324:	0800a295 	.word	0x0800a295

0800a328 <__sfp_lock_acquire>:
 800a328:	4801      	ldr	r0, [pc, #4]	@ (800a330 <__sfp_lock_acquire+0x8>)
 800a32a:	f000 ba10 	b.w	800a74e <__retarget_lock_acquire_recursive>
 800a32e:	bf00      	nop
 800a330:	20000679 	.word	0x20000679

0800a334 <__sfp_lock_release>:
 800a334:	4801      	ldr	r0, [pc, #4]	@ (800a33c <__sfp_lock_release+0x8>)
 800a336:	f000 ba0b 	b.w	800a750 <__retarget_lock_release_recursive>
 800a33a:	bf00      	nop
 800a33c:	20000679 	.word	0x20000679

0800a340 <__sinit>:
 800a340:	b510      	push	{r4, lr}
 800a342:	4604      	mov	r4, r0
 800a344:	f7ff fff0 	bl	800a328 <__sfp_lock_acquire>
 800a348:	6a23      	ldr	r3, [r4, #32]
 800a34a:	b11b      	cbz	r3, 800a354 <__sinit+0x14>
 800a34c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a350:	f7ff bff0 	b.w	800a334 <__sfp_lock_release>
 800a354:	4b04      	ldr	r3, [pc, #16]	@ (800a368 <__sinit+0x28>)
 800a356:	6223      	str	r3, [r4, #32]
 800a358:	4b04      	ldr	r3, [pc, #16]	@ (800a36c <__sinit+0x2c>)
 800a35a:	681b      	ldr	r3, [r3, #0]
 800a35c:	2b00      	cmp	r3, #0
 800a35e:	d1f5      	bne.n	800a34c <__sinit+0xc>
 800a360:	f7ff ffc4 	bl	800a2ec <global_stdio_init.part.0>
 800a364:	e7f2      	b.n	800a34c <__sinit+0xc>
 800a366:	bf00      	nop
 800a368:	0800a2ad 	.word	0x0800a2ad
 800a36c:	20000670 	.word	0x20000670

0800a370 <_fwalk_sglue>:
 800a370:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a374:	4607      	mov	r7, r0
 800a376:	4688      	mov	r8, r1
 800a378:	4614      	mov	r4, r2
 800a37a:	2600      	movs	r6, #0
 800a37c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a380:	f1b9 0901 	subs.w	r9, r9, #1
 800a384:	d505      	bpl.n	800a392 <_fwalk_sglue+0x22>
 800a386:	6824      	ldr	r4, [r4, #0]
 800a388:	2c00      	cmp	r4, #0
 800a38a:	d1f7      	bne.n	800a37c <_fwalk_sglue+0xc>
 800a38c:	4630      	mov	r0, r6
 800a38e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a392:	89ab      	ldrh	r3, [r5, #12]
 800a394:	2b01      	cmp	r3, #1
 800a396:	d907      	bls.n	800a3a8 <_fwalk_sglue+0x38>
 800a398:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a39c:	3301      	adds	r3, #1
 800a39e:	d003      	beq.n	800a3a8 <_fwalk_sglue+0x38>
 800a3a0:	4629      	mov	r1, r5
 800a3a2:	4638      	mov	r0, r7
 800a3a4:	47c0      	blx	r8
 800a3a6:	4306      	orrs	r6, r0
 800a3a8:	3568      	adds	r5, #104	@ 0x68
 800a3aa:	e7e9      	b.n	800a380 <_fwalk_sglue+0x10>

0800a3ac <iprintf>:
 800a3ac:	b40f      	push	{r0, r1, r2, r3}
 800a3ae:	b507      	push	{r0, r1, r2, lr}
 800a3b0:	4906      	ldr	r1, [pc, #24]	@ (800a3cc <iprintf+0x20>)
 800a3b2:	ab04      	add	r3, sp, #16
 800a3b4:	6808      	ldr	r0, [r1, #0]
 800a3b6:	f853 2b04 	ldr.w	r2, [r3], #4
 800a3ba:	6881      	ldr	r1, [r0, #8]
 800a3bc:	9301      	str	r3, [sp, #4]
 800a3be:	f000 faeb 	bl	800a998 <_vfiprintf_r>
 800a3c2:	b003      	add	sp, #12
 800a3c4:	f85d eb04 	ldr.w	lr, [sp], #4
 800a3c8:	b004      	add	sp, #16
 800a3ca:	4770      	bx	lr
 800a3cc:	20000018 	.word	0x20000018

0800a3d0 <_puts_r>:
 800a3d0:	6a03      	ldr	r3, [r0, #32]
 800a3d2:	b570      	push	{r4, r5, r6, lr}
 800a3d4:	6884      	ldr	r4, [r0, #8]
 800a3d6:	4605      	mov	r5, r0
 800a3d8:	460e      	mov	r6, r1
 800a3da:	b90b      	cbnz	r3, 800a3e0 <_puts_r+0x10>
 800a3dc:	f7ff ffb0 	bl	800a340 <__sinit>
 800a3e0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a3e2:	07db      	lsls	r3, r3, #31
 800a3e4:	d405      	bmi.n	800a3f2 <_puts_r+0x22>
 800a3e6:	89a3      	ldrh	r3, [r4, #12]
 800a3e8:	0598      	lsls	r0, r3, #22
 800a3ea:	d402      	bmi.n	800a3f2 <_puts_r+0x22>
 800a3ec:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a3ee:	f000 f9ae 	bl	800a74e <__retarget_lock_acquire_recursive>
 800a3f2:	89a3      	ldrh	r3, [r4, #12]
 800a3f4:	0719      	lsls	r1, r3, #28
 800a3f6:	d502      	bpl.n	800a3fe <_puts_r+0x2e>
 800a3f8:	6923      	ldr	r3, [r4, #16]
 800a3fa:	2b00      	cmp	r3, #0
 800a3fc:	d135      	bne.n	800a46a <_puts_r+0x9a>
 800a3fe:	4621      	mov	r1, r4
 800a400:	4628      	mov	r0, r5
 800a402:	f000 f8c5 	bl	800a590 <__swsetup_r>
 800a406:	b380      	cbz	r0, 800a46a <_puts_r+0x9a>
 800a408:	f04f 35ff 	mov.w	r5, #4294967295
 800a40c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a40e:	07da      	lsls	r2, r3, #31
 800a410:	d405      	bmi.n	800a41e <_puts_r+0x4e>
 800a412:	89a3      	ldrh	r3, [r4, #12]
 800a414:	059b      	lsls	r3, r3, #22
 800a416:	d402      	bmi.n	800a41e <_puts_r+0x4e>
 800a418:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a41a:	f000 f999 	bl	800a750 <__retarget_lock_release_recursive>
 800a41e:	4628      	mov	r0, r5
 800a420:	bd70      	pop	{r4, r5, r6, pc}
 800a422:	2b00      	cmp	r3, #0
 800a424:	da04      	bge.n	800a430 <_puts_r+0x60>
 800a426:	69a2      	ldr	r2, [r4, #24]
 800a428:	429a      	cmp	r2, r3
 800a42a:	dc17      	bgt.n	800a45c <_puts_r+0x8c>
 800a42c:	290a      	cmp	r1, #10
 800a42e:	d015      	beq.n	800a45c <_puts_r+0x8c>
 800a430:	6823      	ldr	r3, [r4, #0]
 800a432:	1c5a      	adds	r2, r3, #1
 800a434:	6022      	str	r2, [r4, #0]
 800a436:	7019      	strb	r1, [r3, #0]
 800a438:	68a3      	ldr	r3, [r4, #8]
 800a43a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800a43e:	3b01      	subs	r3, #1
 800a440:	60a3      	str	r3, [r4, #8]
 800a442:	2900      	cmp	r1, #0
 800a444:	d1ed      	bne.n	800a422 <_puts_r+0x52>
 800a446:	2b00      	cmp	r3, #0
 800a448:	da11      	bge.n	800a46e <_puts_r+0x9e>
 800a44a:	4622      	mov	r2, r4
 800a44c:	210a      	movs	r1, #10
 800a44e:	4628      	mov	r0, r5
 800a450:	f000 f85f 	bl	800a512 <__swbuf_r>
 800a454:	3001      	adds	r0, #1
 800a456:	d0d7      	beq.n	800a408 <_puts_r+0x38>
 800a458:	250a      	movs	r5, #10
 800a45a:	e7d7      	b.n	800a40c <_puts_r+0x3c>
 800a45c:	4622      	mov	r2, r4
 800a45e:	4628      	mov	r0, r5
 800a460:	f000 f857 	bl	800a512 <__swbuf_r>
 800a464:	3001      	adds	r0, #1
 800a466:	d1e7      	bne.n	800a438 <_puts_r+0x68>
 800a468:	e7ce      	b.n	800a408 <_puts_r+0x38>
 800a46a:	3e01      	subs	r6, #1
 800a46c:	e7e4      	b.n	800a438 <_puts_r+0x68>
 800a46e:	6823      	ldr	r3, [r4, #0]
 800a470:	1c5a      	adds	r2, r3, #1
 800a472:	6022      	str	r2, [r4, #0]
 800a474:	220a      	movs	r2, #10
 800a476:	701a      	strb	r2, [r3, #0]
 800a478:	e7ee      	b.n	800a458 <_puts_r+0x88>
	...

0800a47c <puts>:
 800a47c:	4b02      	ldr	r3, [pc, #8]	@ (800a488 <puts+0xc>)
 800a47e:	4601      	mov	r1, r0
 800a480:	6818      	ldr	r0, [r3, #0]
 800a482:	f7ff bfa5 	b.w	800a3d0 <_puts_r>
 800a486:	bf00      	nop
 800a488:	20000018 	.word	0x20000018

0800a48c <__sread>:
 800a48c:	b510      	push	{r4, lr}
 800a48e:	460c      	mov	r4, r1
 800a490:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a494:	f000 f90c 	bl	800a6b0 <_read_r>
 800a498:	2800      	cmp	r0, #0
 800a49a:	bfab      	itete	ge
 800a49c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800a49e:	89a3      	ldrhlt	r3, [r4, #12]
 800a4a0:	181b      	addge	r3, r3, r0
 800a4a2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800a4a6:	bfac      	ite	ge
 800a4a8:	6563      	strge	r3, [r4, #84]	@ 0x54
 800a4aa:	81a3      	strhlt	r3, [r4, #12]
 800a4ac:	bd10      	pop	{r4, pc}

0800a4ae <__swrite>:
 800a4ae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a4b2:	461f      	mov	r7, r3
 800a4b4:	898b      	ldrh	r3, [r1, #12]
 800a4b6:	05db      	lsls	r3, r3, #23
 800a4b8:	4605      	mov	r5, r0
 800a4ba:	460c      	mov	r4, r1
 800a4bc:	4616      	mov	r6, r2
 800a4be:	d505      	bpl.n	800a4cc <__swrite+0x1e>
 800a4c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a4c4:	2302      	movs	r3, #2
 800a4c6:	2200      	movs	r2, #0
 800a4c8:	f000 f8e0 	bl	800a68c <_lseek_r>
 800a4cc:	89a3      	ldrh	r3, [r4, #12]
 800a4ce:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a4d2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a4d6:	81a3      	strh	r3, [r4, #12]
 800a4d8:	4632      	mov	r2, r6
 800a4da:	463b      	mov	r3, r7
 800a4dc:	4628      	mov	r0, r5
 800a4de:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a4e2:	f000 b8f7 	b.w	800a6d4 <_write_r>

0800a4e6 <__sseek>:
 800a4e6:	b510      	push	{r4, lr}
 800a4e8:	460c      	mov	r4, r1
 800a4ea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a4ee:	f000 f8cd 	bl	800a68c <_lseek_r>
 800a4f2:	1c43      	adds	r3, r0, #1
 800a4f4:	89a3      	ldrh	r3, [r4, #12]
 800a4f6:	bf15      	itete	ne
 800a4f8:	6560      	strne	r0, [r4, #84]	@ 0x54
 800a4fa:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800a4fe:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800a502:	81a3      	strheq	r3, [r4, #12]
 800a504:	bf18      	it	ne
 800a506:	81a3      	strhne	r3, [r4, #12]
 800a508:	bd10      	pop	{r4, pc}

0800a50a <__sclose>:
 800a50a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a50e:	f000 b8ad 	b.w	800a66c <_close_r>

0800a512 <__swbuf_r>:
 800a512:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a514:	460e      	mov	r6, r1
 800a516:	4614      	mov	r4, r2
 800a518:	4605      	mov	r5, r0
 800a51a:	b118      	cbz	r0, 800a524 <__swbuf_r+0x12>
 800a51c:	6a03      	ldr	r3, [r0, #32]
 800a51e:	b90b      	cbnz	r3, 800a524 <__swbuf_r+0x12>
 800a520:	f7ff ff0e 	bl	800a340 <__sinit>
 800a524:	69a3      	ldr	r3, [r4, #24]
 800a526:	60a3      	str	r3, [r4, #8]
 800a528:	89a3      	ldrh	r3, [r4, #12]
 800a52a:	071a      	lsls	r2, r3, #28
 800a52c:	d501      	bpl.n	800a532 <__swbuf_r+0x20>
 800a52e:	6923      	ldr	r3, [r4, #16]
 800a530:	b943      	cbnz	r3, 800a544 <__swbuf_r+0x32>
 800a532:	4621      	mov	r1, r4
 800a534:	4628      	mov	r0, r5
 800a536:	f000 f82b 	bl	800a590 <__swsetup_r>
 800a53a:	b118      	cbz	r0, 800a544 <__swbuf_r+0x32>
 800a53c:	f04f 37ff 	mov.w	r7, #4294967295
 800a540:	4638      	mov	r0, r7
 800a542:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a544:	6823      	ldr	r3, [r4, #0]
 800a546:	6922      	ldr	r2, [r4, #16]
 800a548:	1a98      	subs	r0, r3, r2
 800a54a:	6963      	ldr	r3, [r4, #20]
 800a54c:	b2f6      	uxtb	r6, r6
 800a54e:	4283      	cmp	r3, r0
 800a550:	4637      	mov	r7, r6
 800a552:	dc05      	bgt.n	800a560 <__swbuf_r+0x4e>
 800a554:	4621      	mov	r1, r4
 800a556:	4628      	mov	r0, r5
 800a558:	f000 fd46 	bl	800afe8 <_fflush_r>
 800a55c:	2800      	cmp	r0, #0
 800a55e:	d1ed      	bne.n	800a53c <__swbuf_r+0x2a>
 800a560:	68a3      	ldr	r3, [r4, #8]
 800a562:	3b01      	subs	r3, #1
 800a564:	60a3      	str	r3, [r4, #8]
 800a566:	6823      	ldr	r3, [r4, #0]
 800a568:	1c5a      	adds	r2, r3, #1
 800a56a:	6022      	str	r2, [r4, #0]
 800a56c:	701e      	strb	r6, [r3, #0]
 800a56e:	6962      	ldr	r2, [r4, #20]
 800a570:	1c43      	adds	r3, r0, #1
 800a572:	429a      	cmp	r2, r3
 800a574:	d004      	beq.n	800a580 <__swbuf_r+0x6e>
 800a576:	89a3      	ldrh	r3, [r4, #12]
 800a578:	07db      	lsls	r3, r3, #31
 800a57a:	d5e1      	bpl.n	800a540 <__swbuf_r+0x2e>
 800a57c:	2e0a      	cmp	r6, #10
 800a57e:	d1df      	bne.n	800a540 <__swbuf_r+0x2e>
 800a580:	4621      	mov	r1, r4
 800a582:	4628      	mov	r0, r5
 800a584:	f000 fd30 	bl	800afe8 <_fflush_r>
 800a588:	2800      	cmp	r0, #0
 800a58a:	d0d9      	beq.n	800a540 <__swbuf_r+0x2e>
 800a58c:	e7d6      	b.n	800a53c <__swbuf_r+0x2a>
	...

0800a590 <__swsetup_r>:
 800a590:	b538      	push	{r3, r4, r5, lr}
 800a592:	4b29      	ldr	r3, [pc, #164]	@ (800a638 <__swsetup_r+0xa8>)
 800a594:	4605      	mov	r5, r0
 800a596:	6818      	ldr	r0, [r3, #0]
 800a598:	460c      	mov	r4, r1
 800a59a:	b118      	cbz	r0, 800a5a4 <__swsetup_r+0x14>
 800a59c:	6a03      	ldr	r3, [r0, #32]
 800a59e:	b90b      	cbnz	r3, 800a5a4 <__swsetup_r+0x14>
 800a5a0:	f7ff fece 	bl	800a340 <__sinit>
 800a5a4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a5a8:	0719      	lsls	r1, r3, #28
 800a5aa:	d422      	bmi.n	800a5f2 <__swsetup_r+0x62>
 800a5ac:	06da      	lsls	r2, r3, #27
 800a5ae:	d407      	bmi.n	800a5c0 <__swsetup_r+0x30>
 800a5b0:	2209      	movs	r2, #9
 800a5b2:	602a      	str	r2, [r5, #0]
 800a5b4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a5b8:	81a3      	strh	r3, [r4, #12]
 800a5ba:	f04f 30ff 	mov.w	r0, #4294967295
 800a5be:	e033      	b.n	800a628 <__swsetup_r+0x98>
 800a5c0:	0758      	lsls	r0, r3, #29
 800a5c2:	d512      	bpl.n	800a5ea <__swsetup_r+0x5a>
 800a5c4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a5c6:	b141      	cbz	r1, 800a5da <__swsetup_r+0x4a>
 800a5c8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a5cc:	4299      	cmp	r1, r3
 800a5ce:	d002      	beq.n	800a5d6 <__swsetup_r+0x46>
 800a5d0:	4628      	mov	r0, r5
 800a5d2:	f000 f8bf 	bl	800a754 <_free_r>
 800a5d6:	2300      	movs	r3, #0
 800a5d8:	6363      	str	r3, [r4, #52]	@ 0x34
 800a5da:	89a3      	ldrh	r3, [r4, #12]
 800a5dc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800a5e0:	81a3      	strh	r3, [r4, #12]
 800a5e2:	2300      	movs	r3, #0
 800a5e4:	6063      	str	r3, [r4, #4]
 800a5e6:	6923      	ldr	r3, [r4, #16]
 800a5e8:	6023      	str	r3, [r4, #0]
 800a5ea:	89a3      	ldrh	r3, [r4, #12]
 800a5ec:	f043 0308 	orr.w	r3, r3, #8
 800a5f0:	81a3      	strh	r3, [r4, #12]
 800a5f2:	6923      	ldr	r3, [r4, #16]
 800a5f4:	b94b      	cbnz	r3, 800a60a <__swsetup_r+0x7a>
 800a5f6:	89a3      	ldrh	r3, [r4, #12]
 800a5f8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800a5fc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a600:	d003      	beq.n	800a60a <__swsetup_r+0x7a>
 800a602:	4621      	mov	r1, r4
 800a604:	4628      	mov	r0, r5
 800a606:	f000 fd3d 	bl	800b084 <__smakebuf_r>
 800a60a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a60e:	f013 0201 	ands.w	r2, r3, #1
 800a612:	d00a      	beq.n	800a62a <__swsetup_r+0x9a>
 800a614:	2200      	movs	r2, #0
 800a616:	60a2      	str	r2, [r4, #8]
 800a618:	6962      	ldr	r2, [r4, #20]
 800a61a:	4252      	negs	r2, r2
 800a61c:	61a2      	str	r2, [r4, #24]
 800a61e:	6922      	ldr	r2, [r4, #16]
 800a620:	b942      	cbnz	r2, 800a634 <__swsetup_r+0xa4>
 800a622:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800a626:	d1c5      	bne.n	800a5b4 <__swsetup_r+0x24>
 800a628:	bd38      	pop	{r3, r4, r5, pc}
 800a62a:	0799      	lsls	r1, r3, #30
 800a62c:	bf58      	it	pl
 800a62e:	6962      	ldrpl	r2, [r4, #20]
 800a630:	60a2      	str	r2, [r4, #8]
 800a632:	e7f4      	b.n	800a61e <__swsetup_r+0x8e>
 800a634:	2000      	movs	r0, #0
 800a636:	e7f7      	b.n	800a628 <__swsetup_r+0x98>
 800a638:	20000018 	.word	0x20000018

0800a63c <memcmp>:
 800a63c:	b510      	push	{r4, lr}
 800a63e:	3901      	subs	r1, #1
 800a640:	4402      	add	r2, r0
 800a642:	4290      	cmp	r0, r2
 800a644:	d101      	bne.n	800a64a <memcmp+0xe>
 800a646:	2000      	movs	r0, #0
 800a648:	e005      	b.n	800a656 <memcmp+0x1a>
 800a64a:	7803      	ldrb	r3, [r0, #0]
 800a64c:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800a650:	42a3      	cmp	r3, r4
 800a652:	d001      	beq.n	800a658 <memcmp+0x1c>
 800a654:	1b18      	subs	r0, r3, r4
 800a656:	bd10      	pop	{r4, pc}
 800a658:	3001      	adds	r0, #1
 800a65a:	e7f2      	b.n	800a642 <memcmp+0x6>

0800a65c <memset>:
 800a65c:	4402      	add	r2, r0
 800a65e:	4603      	mov	r3, r0
 800a660:	4293      	cmp	r3, r2
 800a662:	d100      	bne.n	800a666 <memset+0xa>
 800a664:	4770      	bx	lr
 800a666:	f803 1b01 	strb.w	r1, [r3], #1
 800a66a:	e7f9      	b.n	800a660 <memset+0x4>

0800a66c <_close_r>:
 800a66c:	b538      	push	{r3, r4, r5, lr}
 800a66e:	4d06      	ldr	r5, [pc, #24]	@ (800a688 <_close_r+0x1c>)
 800a670:	2300      	movs	r3, #0
 800a672:	4604      	mov	r4, r0
 800a674:	4608      	mov	r0, r1
 800a676:	602b      	str	r3, [r5, #0]
 800a678:	f7f6 fddf 	bl	800123a <_close>
 800a67c:	1c43      	adds	r3, r0, #1
 800a67e:	d102      	bne.n	800a686 <_close_r+0x1a>
 800a680:	682b      	ldr	r3, [r5, #0]
 800a682:	b103      	cbz	r3, 800a686 <_close_r+0x1a>
 800a684:	6023      	str	r3, [r4, #0]
 800a686:	bd38      	pop	{r3, r4, r5, pc}
 800a688:	20000674 	.word	0x20000674

0800a68c <_lseek_r>:
 800a68c:	b538      	push	{r3, r4, r5, lr}
 800a68e:	4d07      	ldr	r5, [pc, #28]	@ (800a6ac <_lseek_r+0x20>)
 800a690:	4604      	mov	r4, r0
 800a692:	4608      	mov	r0, r1
 800a694:	4611      	mov	r1, r2
 800a696:	2200      	movs	r2, #0
 800a698:	602a      	str	r2, [r5, #0]
 800a69a:	461a      	mov	r2, r3
 800a69c:	f7f6 fdf4 	bl	8001288 <_lseek>
 800a6a0:	1c43      	adds	r3, r0, #1
 800a6a2:	d102      	bne.n	800a6aa <_lseek_r+0x1e>
 800a6a4:	682b      	ldr	r3, [r5, #0]
 800a6a6:	b103      	cbz	r3, 800a6aa <_lseek_r+0x1e>
 800a6a8:	6023      	str	r3, [r4, #0]
 800a6aa:	bd38      	pop	{r3, r4, r5, pc}
 800a6ac:	20000674 	.word	0x20000674

0800a6b0 <_read_r>:
 800a6b0:	b538      	push	{r3, r4, r5, lr}
 800a6b2:	4d07      	ldr	r5, [pc, #28]	@ (800a6d0 <_read_r+0x20>)
 800a6b4:	4604      	mov	r4, r0
 800a6b6:	4608      	mov	r0, r1
 800a6b8:	4611      	mov	r1, r2
 800a6ba:	2200      	movs	r2, #0
 800a6bc:	602a      	str	r2, [r5, #0]
 800a6be:	461a      	mov	r2, r3
 800a6c0:	f7f6 fd82 	bl	80011c8 <_read>
 800a6c4:	1c43      	adds	r3, r0, #1
 800a6c6:	d102      	bne.n	800a6ce <_read_r+0x1e>
 800a6c8:	682b      	ldr	r3, [r5, #0]
 800a6ca:	b103      	cbz	r3, 800a6ce <_read_r+0x1e>
 800a6cc:	6023      	str	r3, [r4, #0]
 800a6ce:	bd38      	pop	{r3, r4, r5, pc}
 800a6d0:	20000674 	.word	0x20000674

0800a6d4 <_write_r>:
 800a6d4:	b538      	push	{r3, r4, r5, lr}
 800a6d6:	4d07      	ldr	r5, [pc, #28]	@ (800a6f4 <_write_r+0x20>)
 800a6d8:	4604      	mov	r4, r0
 800a6da:	4608      	mov	r0, r1
 800a6dc:	4611      	mov	r1, r2
 800a6de:	2200      	movs	r2, #0
 800a6e0:	602a      	str	r2, [r5, #0]
 800a6e2:	461a      	mov	r2, r3
 800a6e4:	f7f6 fd8d 	bl	8001202 <_write>
 800a6e8:	1c43      	adds	r3, r0, #1
 800a6ea:	d102      	bne.n	800a6f2 <_write_r+0x1e>
 800a6ec:	682b      	ldr	r3, [r5, #0]
 800a6ee:	b103      	cbz	r3, 800a6f2 <_write_r+0x1e>
 800a6f0:	6023      	str	r3, [r4, #0]
 800a6f2:	bd38      	pop	{r3, r4, r5, pc}
 800a6f4:	20000674 	.word	0x20000674

0800a6f8 <__errno>:
 800a6f8:	4b01      	ldr	r3, [pc, #4]	@ (800a700 <__errno+0x8>)
 800a6fa:	6818      	ldr	r0, [r3, #0]
 800a6fc:	4770      	bx	lr
 800a6fe:	bf00      	nop
 800a700:	20000018 	.word	0x20000018

0800a704 <__libc_init_array>:
 800a704:	b570      	push	{r4, r5, r6, lr}
 800a706:	4d0d      	ldr	r5, [pc, #52]	@ (800a73c <__libc_init_array+0x38>)
 800a708:	4c0d      	ldr	r4, [pc, #52]	@ (800a740 <__libc_init_array+0x3c>)
 800a70a:	1b64      	subs	r4, r4, r5
 800a70c:	10a4      	asrs	r4, r4, #2
 800a70e:	2600      	movs	r6, #0
 800a710:	42a6      	cmp	r6, r4
 800a712:	d109      	bne.n	800a728 <__libc_init_array+0x24>
 800a714:	4d0b      	ldr	r5, [pc, #44]	@ (800a744 <__libc_init_array+0x40>)
 800a716:	4c0c      	ldr	r4, [pc, #48]	@ (800a748 <__libc_init_array+0x44>)
 800a718:	f000 fd22 	bl	800b160 <_init>
 800a71c:	1b64      	subs	r4, r4, r5
 800a71e:	10a4      	asrs	r4, r4, #2
 800a720:	2600      	movs	r6, #0
 800a722:	42a6      	cmp	r6, r4
 800a724:	d105      	bne.n	800a732 <__libc_init_array+0x2e>
 800a726:	bd70      	pop	{r4, r5, r6, pc}
 800a728:	f855 3b04 	ldr.w	r3, [r5], #4
 800a72c:	4798      	blx	r3
 800a72e:	3601      	adds	r6, #1
 800a730:	e7ee      	b.n	800a710 <__libc_init_array+0xc>
 800a732:	f855 3b04 	ldr.w	r3, [r5], #4
 800a736:	4798      	blx	r3
 800a738:	3601      	adds	r6, #1
 800a73a:	e7f2      	b.n	800a722 <__libc_init_array+0x1e>
 800a73c:	0803633c 	.word	0x0803633c
 800a740:	0803633c 	.word	0x0803633c
 800a744:	0803633c 	.word	0x0803633c
 800a748:	08036340 	.word	0x08036340

0800a74c <__retarget_lock_init_recursive>:
 800a74c:	4770      	bx	lr

0800a74e <__retarget_lock_acquire_recursive>:
 800a74e:	4770      	bx	lr

0800a750 <__retarget_lock_release_recursive>:
 800a750:	4770      	bx	lr
	...

0800a754 <_free_r>:
 800a754:	b538      	push	{r3, r4, r5, lr}
 800a756:	4605      	mov	r5, r0
 800a758:	2900      	cmp	r1, #0
 800a75a:	d041      	beq.n	800a7e0 <_free_r+0x8c>
 800a75c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a760:	1f0c      	subs	r4, r1, #4
 800a762:	2b00      	cmp	r3, #0
 800a764:	bfb8      	it	lt
 800a766:	18e4      	addlt	r4, r4, r3
 800a768:	f000 f8e0 	bl	800a92c <__malloc_lock>
 800a76c:	4a1d      	ldr	r2, [pc, #116]	@ (800a7e4 <_free_r+0x90>)
 800a76e:	6813      	ldr	r3, [r2, #0]
 800a770:	b933      	cbnz	r3, 800a780 <_free_r+0x2c>
 800a772:	6063      	str	r3, [r4, #4]
 800a774:	6014      	str	r4, [r2, #0]
 800a776:	4628      	mov	r0, r5
 800a778:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a77c:	f000 b8dc 	b.w	800a938 <__malloc_unlock>
 800a780:	42a3      	cmp	r3, r4
 800a782:	d908      	bls.n	800a796 <_free_r+0x42>
 800a784:	6820      	ldr	r0, [r4, #0]
 800a786:	1821      	adds	r1, r4, r0
 800a788:	428b      	cmp	r3, r1
 800a78a:	bf01      	itttt	eq
 800a78c:	6819      	ldreq	r1, [r3, #0]
 800a78e:	685b      	ldreq	r3, [r3, #4]
 800a790:	1809      	addeq	r1, r1, r0
 800a792:	6021      	streq	r1, [r4, #0]
 800a794:	e7ed      	b.n	800a772 <_free_r+0x1e>
 800a796:	461a      	mov	r2, r3
 800a798:	685b      	ldr	r3, [r3, #4]
 800a79a:	b10b      	cbz	r3, 800a7a0 <_free_r+0x4c>
 800a79c:	42a3      	cmp	r3, r4
 800a79e:	d9fa      	bls.n	800a796 <_free_r+0x42>
 800a7a0:	6811      	ldr	r1, [r2, #0]
 800a7a2:	1850      	adds	r0, r2, r1
 800a7a4:	42a0      	cmp	r0, r4
 800a7a6:	d10b      	bne.n	800a7c0 <_free_r+0x6c>
 800a7a8:	6820      	ldr	r0, [r4, #0]
 800a7aa:	4401      	add	r1, r0
 800a7ac:	1850      	adds	r0, r2, r1
 800a7ae:	4283      	cmp	r3, r0
 800a7b0:	6011      	str	r1, [r2, #0]
 800a7b2:	d1e0      	bne.n	800a776 <_free_r+0x22>
 800a7b4:	6818      	ldr	r0, [r3, #0]
 800a7b6:	685b      	ldr	r3, [r3, #4]
 800a7b8:	6053      	str	r3, [r2, #4]
 800a7ba:	4408      	add	r0, r1
 800a7bc:	6010      	str	r0, [r2, #0]
 800a7be:	e7da      	b.n	800a776 <_free_r+0x22>
 800a7c0:	d902      	bls.n	800a7c8 <_free_r+0x74>
 800a7c2:	230c      	movs	r3, #12
 800a7c4:	602b      	str	r3, [r5, #0]
 800a7c6:	e7d6      	b.n	800a776 <_free_r+0x22>
 800a7c8:	6820      	ldr	r0, [r4, #0]
 800a7ca:	1821      	adds	r1, r4, r0
 800a7cc:	428b      	cmp	r3, r1
 800a7ce:	bf04      	itt	eq
 800a7d0:	6819      	ldreq	r1, [r3, #0]
 800a7d2:	685b      	ldreq	r3, [r3, #4]
 800a7d4:	6063      	str	r3, [r4, #4]
 800a7d6:	bf04      	itt	eq
 800a7d8:	1809      	addeq	r1, r1, r0
 800a7da:	6021      	streq	r1, [r4, #0]
 800a7dc:	6054      	str	r4, [r2, #4]
 800a7de:	e7ca      	b.n	800a776 <_free_r+0x22>
 800a7e0:	bd38      	pop	{r3, r4, r5, pc}
 800a7e2:	bf00      	nop
 800a7e4:	20000680 	.word	0x20000680

0800a7e8 <sbrk_aligned>:
 800a7e8:	b570      	push	{r4, r5, r6, lr}
 800a7ea:	4e0f      	ldr	r6, [pc, #60]	@ (800a828 <sbrk_aligned+0x40>)
 800a7ec:	460c      	mov	r4, r1
 800a7ee:	6831      	ldr	r1, [r6, #0]
 800a7f0:	4605      	mov	r5, r0
 800a7f2:	b911      	cbnz	r1, 800a7fa <sbrk_aligned+0x12>
 800a7f4:	f000 fca4 	bl	800b140 <_sbrk_r>
 800a7f8:	6030      	str	r0, [r6, #0]
 800a7fa:	4621      	mov	r1, r4
 800a7fc:	4628      	mov	r0, r5
 800a7fe:	f000 fc9f 	bl	800b140 <_sbrk_r>
 800a802:	1c43      	adds	r3, r0, #1
 800a804:	d103      	bne.n	800a80e <sbrk_aligned+0x26>
 800a806:	f04f 34ff 	mov.w	r4, #4294967295
 800a80a:	4620      	mov	r0, r4
 800a80c:	bd70      	pop	{r4, r5, r6, pc}
 800a80e:	1cc4      	adds	r4, r0, #3
 800a810:	f024 0403 	bic.w	r4, r4, #3
 800a814:	42a0      	cmp	r0, r4
 800a816:	d0f8      	beq.n	800a80a <sbrk_aligned+0x22>
 800a818:	1a21      	subs	r1, r4, r0
 800a81a:	4628      	mov	r0, r5
 800a81c:	f000 fc90 	bl	800b140 <_sbrk_r>
 800a820:	3001      	adds	r0, #1
 800a822:	d1f2      	bne.n	800a80a <sbrk_aligned+0x22>
 800a824:	e7ef      	b.n	800a806 <sbrk_aligned+0x1e>
 800a826:	bf00      	nop
 800a828:	2000067c 	.word	0x2000067c

0800a82c <_malloc_r>:
 800a82c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a830:	1ccd      	adds	r5, r1, #3
 800a832:	f025 0503 	bic.w	r5, r5, #3
 800a836:	3508      	adds	r5, #8
 800a838:	2d0c      	cmp	r5, #12
 800a83a:	bf38      	it	cc
 800a83c:	250c      	movcc	r5, #12
 800a83e:	2d00      	cmp	r5, #0
 800a840:	4606      	mov	r6, r0
 800a842:	db01      	blt.n	800a848 <_malloc_r+0x1c>
 800a844:	42a9      	cmp	r1, r5
 800a846:	d904      	bls.n	800a852 <_malloc_r+0x26>
 800a848:	230c      	movs	r3, #12
 800a84a:	6033      	str	r3, [r6, #0]
 800a84c:	2000      	movs	r0, #0
 800a84e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a852:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800a928 <_malloc_r+0xfc>
 800a856:	f000 f869 	bl	800a92c <__malloc_lock>
 800a85a:	f8d8 3000 	ldr.w	r3, [r8]
 800a85e:	461c      	mov	r4, r3
 800a860:	bb44      	cbnz	r4, 800a8b4 <_malloc_r+0x88>
 800a862:	4629      	mov	r1, r5
 800a864:	4630      	mov	r0, r6
 800a866:	f7ff ffbf 	bl	800a7e8 <sbrk_aligned>
 800a86a:	1c43      	adds	r3, r0, #1
 800a86c:	4604      	mov	r4, r0
 800a86e:	d158      	bne.n	800a922 <_malloc_r+0xf6>
 800a870:	f8d8 4000 	ldr.w	r4, [r8]
 800a874:	4627      	mov	r7, r4
 800a876:	2f00      	cmp	r7, #0
 800a878:	d143      	bne.n	800a902 <_malloc_r+0xd6>
 800a87a:	2c00      	cmp	r4, #0
 800a87c:	d04b      	beq.n	800a916 <_malloc_r+0xea>
 800a87e:	6823      	ldr	r3, [r4, #0]
 800a880:	4639      	mov	r1, r7
 800a882:	4630      	mov	r0, r6
 800a884:	eb04 0903 	add.w	r9, r4, r3
 800a888:	f000 fc5a 	bl	800b140 <_sbrk_r>
 800a88c:	4581      	cmp	r9, r0
 800a88e:	d142      	bne.n	800a916 <_malloc_r+0xea>
 800a890:	6821      	ldr	r1, [r4, #0]
 800a892:	1a6d      	subs	r5, r5, r1
 800a894:	4629      	mov	r1, r5
 800a896:	4630      	mov	r0, r6
 800a898:	f7ff ffa6 	bl	800a7e8 <sbrk_aligned>
 800a89c:	3001      	adds	r0, #1
 800a89e:	d03a      	beq.n	800a916 <_malloc_r+0xea>
 800a8a0:	6823      	ldr	r3, [r4, #0]
 800a8a2:	442b      	add	r3, r5
 800a8a4:	6023      	str	r3, [r4, #0]
 800a8a6:	f8d8 3000 	ldr.w	r3, [r8]
 800a8aa:	685a      	ldr	r2, [r3, #4]
 800a8ac:	bb62      	cbnz	r2, 800a908 <_malloc_r+0xdc>
 800a8ae:	f8c8 7000 	str.w	r7, [r8]
 800a8b2:	e00f      	b.n	800a8d4 <_malloc_r+0xa8>
 800a8b4:	6822      	ldr	r2, [r4, #0]
 800a8b6:	1b52      	subs	r2, r2, r5
 800a8b8:	d420      	bmi.n	800a8fc <_malloc_r+0xd0>
 800a8ba:	2a0b      	cmp	r2, #11
 800a8bc:	d917      	bls.n	800a8ee <_malloc_r+0xc2>
 800a8be:	1961      	adds	r1, r4, r5
 800a8c0:	42a3      	cmp	r3, r4
 800a8c2:	6025      	str	r5, [r4, #0]
 800a8c4:	bf18      	it	ne
 800a8c6:	6059      	strne	r1, [r3, #4]
 800a8c8:	6863      	ldr	r3, [r4, #4]
 800a8ca:	bf08      	it	eq
 800a8cc:	f8c8 1000 	streq.w	r1, [r8]
 800a8d0:	5162      	str	r2, [r4, r5]
 800a8d2:	604b      	str	r3, [r1, #4]
 800a8d4:	4630      	mov	r0, r6
 800a8d6:	f000 f82f 	bl	800a938 <__malloc_unlock>
 800a8da:	f104 000b 	add.w	r0, r4, #11
 800a8de:	1d23      	adds	r3, r4, #4
 800a8e0:	f020 0007 	bic.w	r0, r0, #7
 800a8e4:	1ac2      	subs	r2, r0, r3
 800a8e6:	bf1c      	itt	ne
 800a8e8:	1a1b      	subne	r3, r3, r0
 800a8ea:	50a3      	strne	r3, [r4, r2]
 800a8ec:	e7af      	b.n	800a84e <_malloc_r+0x22>
 800a8ee:	6862      	ldr	r2, [r4, #4]
 800a8f0:	42a3      	cmp	r3, r4
 800a8f2:	bf0c      	ite	eq
 800a8f4:	f8c8 2000 	streq.w	r2, [r8]
 800a8f8:	605a      	strne	r2, [r3, #4]
 800a8fa:	e7eb      	b.n	800a8d4 <_malloc_r+0xa8>
 800a8fc:	4623      	mov	r3, r4
 800a8fe:	6864      	ldr	r4, [r4, #4]
 800a900:	e7ae      	b.n	800a860 <_malloc_r+0x34>
 800a902:	463c      	mov	r4, r7
 800a904:	687f      	ldr	r7, [r7, #4]
 800a906:	e7b6      	b.n	800a876 <_malloc_r+0x4a>
 800a908:	461a      	mov	r2, r3
 800a90a:	685b      	ldr	r3, [r3, #4]
 800a90c:	42a3      	cmp	r3, r4
 800a90e:	d1fb      	bne.n	800a908 <_malloc_r+0xdc>
 800a910:	2300      	movs	r3, #0
 800a912:	6053      	str	r3, [r2, #4]
 800a914:	e7de      	b.n	800a8d4 <_malloc_r+0xa8>
 800a916:	230c      	movs	r3, #12
 800a918:	6033      	str	r3, [r6, #0]
 800a91a:	4630      	mov	r0, r6
 800a91c:	f000 f80c 	bl	800a938 <__malloc_unlock>
 800a920:	e794      	b.n	800a84c <_malloc_r+0x20>
 800a922:	6005      	str	r5, [r0, #0]
 800a924:	e7d6      	b.n	800a8d4 <_malloc_r+0xa8>
 800a926:	bf00      	nop
 800a928:	20000680 	.word	0x20000680

0800a92c <__malloc_lock>:
 800a92c:	4801      	ldr	r0, [pc, #4]	@ (800a934 <__malloc_lock+0x8>)
 800a92e:	f7ff bf0e 	b.w	800a74e <__retarget_lock_acquire_recursive>
 800a932:	bf00      	nop
 800a934:	20000678 	.word	0x20000678

0800a938 <__malloc_unlock>:
 800a938:	4801      	ldr	r0, [pc, #4]	@ (800a940 <__malloc_unlock+0x8>)
 800a93a:	f7ff bf09 	b.w	800a750 <__retarget_lock_release_recursive>
 800a93e:	bf00      	nop
 800a940:	20000678 	.word	0x20000678

0800a944 <__sfputc_r>:
 800a944:	6893      	ldr	r3, [r2, #8]
 800a946:	3b01      	subs	r3, #1
 800a948:	2b00      	cmp	r3, #0
 800a94a:	b410      	push	{r4}
 800a94c:	6093      	str	r3, [r2, #8]
 800a94e:	da08      	bge.n	800a962 <__sfputc_r+0x1e>
 800a950:	6994      	ldr	r4, [r2, #24]
 800a952:	42a3      	cmp	r3, r4
 800a954:	db01      	blt.n	800a95a <__sfputc_r+0x16>
 800a956:	290a      	cmp	r1, #10
 800a958:	d103      	bne.n	800a962 <__sfputc_r+0x1e>
 800a95a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a95e:	f7ff bdd8 	b.w	800a512 <__swbuf_r>
 800a962:	6813      	ldr	r3, [r2, #0]
 800a964:	1c58      	adds	r0, r3, #1
 800a966:	6010      	str	r0, [r2, #0]
 800a968:	7019      	strb	r1, [r3, #0]
 800a96a:	4608      	mov	r0, r1
 800a96c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a970:	4770      	bx	lr

0800a972 <__sfputs_r>:
 800a972:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a974:	4606      	mov	r6, r0
 800a976:	460f      	mov	r7, r1
 800a978:	4614      	mov	r4, r2
 800a97a:	18d5      	adds	r5, r2, r3
 800a97c:	42ac      	cmp	r4, r5
 800a97e:	d101      	bne.n	800a984 <__sfputs_r+0x12>
 800a980:	2000      	movs	r0, #0
 800a982:	e007      	b.n	800a994 <__sfputs_r+0x22>
 800a984:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a988:	463a      	mov	r2, r7
 800a98a:	4630      	mov	r0, r6
 800a98c:	f7ff ffda 	bl	800a944 <__sfputc_r>
 800a990:	1c43      	adds	r3, r0, #1
 800a992:	d1f3      	bne.n	800a97c <__sfputs_r+0xa>
 800a994:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a998 <_vfiprintf_r>:
 800a998:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a99c:	460d      	mov	r5, r1
 800a99e:	b09d      	sub	sp, #116	@ 0x74
 800a9a0:	4614      	mov	r4, r2
 800a9a2:	4698      	mov	r8, r3
 800a9a4:	4606      	mov	r6, r0
 800a9a6:	b118      	cbz	r0, 800a9b0 <_vfiprintf_r+0x18>
 800a9a8:	6a03      	ldr	r3, [r0, #32]
 800a9aa:	b90b      	cbnz	r3, 800a9b0 <_vfiprintf_r+0x18>
 800a9ac:	f7ff fcc8 	bl	800a340 <__sinit>
 800a9b0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a9b2:	07d9      	lsls	r1, r3, #31
 800a9b4:	d405      	bmi.n	800a9c2 <_vfiprintf_r+0x2a>
 800a9b6:	89ab      	ldrh	r3, [r5, #12]
 800a9b8:	059a      	lsls	r2, r3, #22
 800a9ba:	d402      	bmi.n	800a9c2 <_vfiprintf_r+0x2a>
 800a9bc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a9be:	f7ff fec6 	bl	800a74e <__retarget_lock_acquire_recursive>
 800a9c2:	89ab      	ldrh	r3, [r5, #12]
 800a9c4:	071b      	lsls	r3, r3, #28
 800a9c6:	d501      	bpl.n	800a9cc <_vfiprintf_r+0x34>
 800a9c8:	692b      	ldr	r3, [r5, #16]
 800a9ca:	b99b      	cbnz	r3, 800a9f4 <_vfiprintf_r+0x5c>
 800a9cc:	4629      	mov	r1, r5
 800a9ce:	4630      	mov	r0, r6
 800a9d0:	f7ff fdde 	bl	800a590 <__swsetup_r>
 800a9d4:	b170      	cbz	r0, 800a9f4 <_vfiprintf_r+0x5c>
 800a9d6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a9d8:	07dc      	lsls	r4, r3, #31
 800a9da:	d504      	bpl.n	800a9e6 <_vfiprintf_r+0x4e>
 800a9dc:	f04f 30ff 	mov.w	r0, #4294967295
 800a9e0:	b01d      	add	sp, #116	@ 0x74
 800a9e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a9e6:	89ab      	ldrh	r3, [r5, #12]
 800a9e8:	0598      	lsls	r0, r3, #22
 800a9ea:	d4f7      	bmi.n	800a9dc <_vfiprintf_r+0x44>
 800a9ec:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a9ee:	f7ff feaf 	bl	800a750 <__retarget_lock_release_recursive>
 800a9f2:	e7f3      	b.n	800a9dc <_vfiprintf_r+0x44>
 800a9f4:	2300      	movs	r3, #0
 800a9f6:	9309      	str	r3, [sp, #36]	@ 0x24
 800a9f8:	2320      	movs	r3, #32
 800a9fa:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a9fe:	f8cd 800c 	str.w	r8, [sp, #12]
 800aa02:	2330      	movs	r3, #48	@ 0x30
 800aa04:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800abb4 <_vfiprintf_r+0x21c>
 800aa08:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800aa0c:	f04f 0901 	mov.w	r9, #1
 800aa10:	4623      	mov	r3, r4
 800aa12:	469a      	mov	sl, r3
 800aa14:	f813 2b01 	ldrb.w	r2, [r3], #1
 800aa18:	b10a      	cbz	r2, 800aa1e <_vfiprintf_r+0x86>
 800aa1a:	2a25      	cmp	r2, #37	@ 0x25
 800aa1c:	d1f9      	bne.n	800aa12 <_vfiprintf_r+0x7a>
 800aa1e:	ebba 0b04 	subs.w	fp, sl, r4
 800aa22:	d00b      	beq.n	800aa3c <_vfiprintf_r+0xa4>
 800aa24:	465b      	mov	r3, fp
 800aa26:	4622      	mov	r2, r4
 800aa28:	4629      	mov	r1, r5
 800aa2a:	4630      	mov	r0, r6
 800aa2c:	f7ff ffa1 	bl	800a972 <__sfputs_r>
 800aa30:	3001      	adds	r0, #1
 800aa32:	f000 80a7 	beq.w	800ab84 <_vfiprintf_r+0x1ec>
 800aa36:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800aa38:	445a      	add	r2, fp
 800aa3a:	9209      	str	r2, [sp, #36]	@ 0x24
 800aa3c:	f89a 3000 	ldrb.w	r3, [sl]
 800aa40:	2b00      	cmp	r3, #0
 800aa42:	f000 809f 	beq.w	800ab84 <_vfiprintf_r+0x1ec>
 800aa46:	2300      	movs	r3, #0
 800aa48:	f04f 32ff 	mov.w	r2, #4294967295
 800aa4c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800aa50:	f10a 0a01 	add.w	sl, sl, #1
 800aa54:	9304      	str	r3, [sp, #16]
 800aa56:	9307      	str	r3, [sp, #28]
 800aa58:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800aa5c:	931a      	str	r3, [sp, #104]	@ 0x68
 800aa5e:	4654      	mov	r4, sl
 800aa60:	2205      	movs	r2, #5
 800aa62:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aa66:	4853      	ldr	r0, [pc, #332]	@ (800abb4 <_vfiprintf_r+0x21c>)
 800aa68:	f7f5 fbb2 	bl	80001d0 <memchr>
 800aa6c:	9a04      	ldr	r2, [sp, #16]
 800aa6e:	b9d8      	cbnz	r0, 800aaa8 <_vfiprintf_r+0x110>
 800aa70:	06d1      	lsls	r1, r2, #27
 800aa72:	bf44      	itt	mi
 800aa74:	2320      	movmi	r3, #32
 800aa76:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800aa7a:	0713      	lsls	r3, r2, #28
 800aa7c:	bf44      	itt	mi
 800aa7e:	232b      	movmi	r3, #43	@ 0x2b
 800aa80:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800aa84:	f89a 3000 	ldrb.w	r3, [sl]
 800aa88:	2b2a      	cmp	r3, #42	@ 0x2a
 800aa8a:	d015      	beq.n	800aab8 <_vfiprintf_r+0x120>
 800aa8c:	9a07      	ldr	r2, [sp, #28]
 800aa8e:	4654      	mov	r4, sl
 800aa90:	2000      	movs	r0, #0
 800aa92:	f04f 0c0a 	mov.w	ip, #10
 800aa96:	4621      	mov	r1, r4
 800aa98:	f811 3b01 	ldrb.w	r3, [r1], #1
 800aa9c:	3b30      	subs	r3, #48	@ 0x30
 800aa9e:	2b09      	cmp	r3, #9
 800aaa0:	d94b      	bls.n	800ab3a <_vfiprintf_r+0x1a2>
 800aaa2:	b1b0      	cbz	r0, 800aad2 <_vfiprintf_r+0x13a>
 800aaa4:	9207      	str	r2, [sp, #28]
 800aaa6:	e014      	b.n	800aad2 <_vfiprintf_r+0x13a>
 800aaa8:	eba0 0308 	sub.w	r3, r0, r8
 800aaac:	fa09 f303 	lsl.w	r3, r9, r3
 800aab0:	4313      	orrs	r3, r2
 800aab2:	9304      	str	r3, [sp, #16]
 800aab4:	46a2      	mov	sl, r4
 800aab6:	e7d2      	b.n	800aa5e <_vfiprintf_r+0xc6>
 800aab8:	9b03      	ldr	r3, [sp, #12]
 800aaba:	1d19      	adds	r1, r3, #4
 800aabc:	681b      	ldr	r3, [r3, #0]
 800aabe:	9103      	str	r1, [sp, #12]
 800aac0:	2b00      	cmp	r3, #0
 800aac2:	bfbb      	ittet	lt
 800aac4:	425b      	neglt	r3, r3
 800aac6:	f042 0202 	orrlt.w	r2, r2, #2
 800aaca:	9307      	strge	r3, [sp, #28]
 800aacc:	9307      	strlt	r3, [sp, #28]
 800aace:	bfb8      	it	lt
 800aad0:	9204      	strlt	r2, [sp, #16]
 800aad2:	7823      	ldrb	r3, [r4, #0]
 800aad4:	2b2e      	cmp	r3, #46	@ 0x2e
 800aad6:	d10a      	bne.n	800aaee <_vfiprintf_r+0x156>
 800aad8:	7863      	ldrb	r3, [r4, #1]
 800aada:	2b2a      	cmp	r3, #42	@ 0x2a
 800aadc:	d132      	bne.n	800ab44 <_vfiprintf_r+0x1ac>
 800aade:	9b03      	ldr	r3, [sp, #12]
 800aae0:	1d1a      	adds	r2, r3, #4
 800aae2:	681b      	ldr	r3, [r3, #0]
 800aae4:	9203      	str	r2, [sp, #12]
 800aae6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800aaea:	3402      	adds	r4, #2
 800aaec:	9305      	str	r3, [sp, #20]
 800aaee:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800abc4 <_vfiprintf_r+0x22c>
 800aaf2:	7821      	ldrb	r1, [r4, #0]
 800aaf4:	2203      	movs	r2, #3
 800aaf6:	4650      	mov	r0, sl
 800aaf8:	f7f5 fb6a 	bl	80001d0 <memchr>
 800aafc:	b138      	cbz	r0, 800ab0e <_vfiprintf_r+0x176>
 800aafe:	9b04      	ldr	r3, [sp, #16]
 800ab00:	eba0 000a 	sub.w	r0, r0, sl
 800ab04:	2240      	movs	r2, #64	@ 0x40
 800ab06:	4082      	lsls	r2, r0
 800ab08:	4313      	orrs	r3, r2
 800ab0a:	3401      	adds	r4, #1
 800ab0c:	9304      	str	r3, [sp, #16]
 800ab0e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ab12:	4829      	ldr	r0, [pc, #164]	@ (800abb8 <_vfiprintf_r+0x220>)
 800ab14:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800ab18:	2206      	movs	r2, #6
 800ab1a:	f7f5 fb59 	bl	80001d0 <memchr>
 800ab1e:	2800      	cmp	r0, #0
 800ab20:	d03f      	beq.n	800aba2 <_vfiprintf_r+0x20a>
 800ab22:	4b26      	ldr	r3, [pc, #152]	@ (800abbc <_vfiprintf_r+0x224>)
 800ab24:	bb1b      	cbnz	r3, 800ab6e <_vfiprintf_r+0x1d6>
 800ab26:	9b03      	ldr	r3, [sp, #12]
 800ab28:	3307      	adds	r3, #7
 800ab2a:	f023 0307 	bic.w	r3, r3, #7
 800ab2e:	3308      	adds	r3, #8
 800ab30:	9303      	str	r3, [sp, #12]
 800ab32:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ab34:	443b      	add	r3, r7
 800ab36:	9309      	str	r3, [sp, #36]	@ 0x24
 800ab38:	e76a      	b.n	800aa10 <_vfiprintf_r+0x78>
 800ab3a:	fb0c 3202 	mla	r2, ip, r2, r3
 800ab3e:	460c      	mov	r4, r1
 800ab40:	2001      	movs	r0, #1
 800ab42:	e7a8      	b.n	800aa96 <_vfiprintf_r+0xfe>
 800ab44:	2300      	movs	r3, #0
 800ab46:	3401      	adds	r4, #1
 800ab48:	9305      	str	r3, [sp, #20]
 800ab4a:	4619      	mov	r1, r3
 800ab4c:	f04f 0c0a 	mov.w	ip, #10
 800ab50:	4620      	mov	r0, r4
 800ab52:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ab56:	3a30      	subs	r2, #48	@ 0x30
 800ab58:	2a09      	cmp	r2, #9
 800ab5a:	d903      	bls.n	800ab64 <_vfiprintf_r+0x1cc>
 800ab5c:	2b00      	cmp	r3, #0
 800ab5e:	d0c6      	beq.n	800aaee <_vfiprintf_r+0x156>
 800ab60:	9105      	str	r1, [sp, #20]
 800ab62:	e7c4      	b.n	800aaee <_vfiprintf_r+0x156>
 800ab64:	fb0c 2101 	mla	r1, ip, r1, r2
 800ab68:	4604      	mov	r4, r0
 800ab6a:	2301      	movs	r3, #1
 800ab6c:	e7f0      	b.n	800ab50 <_vfiprintf_r+0x1b8>
 800ab6e:	ab03      	add	r3, sp, #12
 800ab70:	9300      	str	r3, [sp, #0]
 800ab72:	462a      	mov	r2, r5
 800ab74:	4b12      	ldr	r3, [pc, #72]	@ (800abc0 <_vfiprintf_r+0x228>)
 800ab76:	a904      	add	r1, sp, #16
 800ab78:	4630      	mov	r0, r6
 800ab7a:	f3af 8000 	nop.w
 800ab7e:	4607      	mov	r7, r0
 800ab80:	1c78      	adds	r0, r7, #1
 800ab82:	d1d6      	bne.n	800ab32 <_vfiprintf_r+0x19a>
 800ab84:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ab86:	07d9      	lsls	r1, r3, #31
 800ab88:	d405      	bmi.n	800ab96 <_vfiprintf_r+0x1fe>
 800ab8a:	89ab      	ldrh	r3, [r5, #12]
 800ab8c:	059a      	lsls	r2, r3, #22
 800ab8e:	d402      	bmi.n	800ab96 <_vfiprintf_r+0x1fe>
 800ab90:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ab92:	f7ff fddd 	bl	800a750 <__retarget_lock_release_recursive>
 800ab96:	89ab      	ldrh	r3, [r5, #12]
 800ab98:	065b      	lsls	r3, r3, #25
 800ab9a:	f53f af1f 	bmi.w	800a9dc <_vfiprintf_r+0x44>
 800ab9e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800aba0:	e71e      	b.n	800a9e0 <_vfiprintf_r+0x48>
 800aba2:	ab03      	add	r3, sp, #12
 800aba4:	9300      	str	r3, [sp, #0]
 800aba6:	462a      	mov	r2, r5
 800aba8:	4b05      	ldr	r3, [pc, #20]	@ (800abc0 <_vfiprintf_r+0x228>)
 800abaa:	a904      	add	r1, sp, #16
 800abac:	4630      	mov	r0, r6
 800abae:	f000 f879 	bl	800aca4 <_printf_i>
 800abb2:	e7e4      	b.n	800ab7e <_vfiprintf_r+0x1e6>
 800abb4:	08036300 	.word	0x08036300
 800abb8:	0803630a 	.word	0x0803630a
 800abbc:	00000000 	.word	0x00000000
 800abc0:	0800a973 	.word	0x0800a973
 800abc4:	08036306 	.word	0x08036306

0800abc8 <_printf_common>:
 800abc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800abcc:	4616      	mov	r6, r2
 800abce:	4698      	mov	r8, r3
 800abd0:	688a      	ldr	r2, [r1, #8]
 800abd2:	690b      	ldr	r3, [r1, #16]
 800abd4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800abd8:	4293      	cmp	r3, r2
 800abda:	bfb8      	it	lt
 800abdc:	4613      	movlt	r3, r2
 800abde:	6033      	str	r3, [r6, #0]
 800abe0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800abe4:	4607      	mov	r7, r0
 800abe6:	460c      	mov	r4, r1
 800abe8:	b10a      	cbz	r2, 800abee <_printf_common+0x26>
 800abea:	3301      	adds	r3, #1
 800abec:	6033      	str	r3, [r6, #0]
 800abee:	6823      	ldr	r3, [r4, #0]
 800abf0:	0699      	lsls	r1, r3, #26
 800abf2:	bf42      	ittt	mi
 800abf4:	6833      	ldrmi	r3, [r6, #0]
 800abf6:	3302      	addmi	r3, #2
 800abf8:	6033      	strmi	r3, [r6, #0]
 800abfa:	6825      	ldr	r5, [r4, #0]
 800abfc:	f015 0506 	ands.w	r5, r5, #6
 800ac00:	d106      	bne.n	800ac10 <_printf_common+0x48>
 800ac02:	f104 0a19 	add.w	sl, r4, #25
 800ac06:	68e3      	ldr	r3, [r4, #12]
 800ac08:	6832      	ldr	r2, [r6, #0]
 800ac0a:	1a9b      	subs	r3, r3, r2
 800ac0c:	42ab      	cmp	r3, r5
 800ac0e:	dc26      	bgt.n	800ac5e <_printf_common+0x96>
 800ac10:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800ac14:	6822      	ldr	r2, [r4, #0]
 800ac16:	3b00      	subs	r3, #0
 800ac18:	bf18      	it	ne
 800ac1a:	2301      	movne	r3, #1
 800ac1c:	0692      	lsls	r2, r2, #26
 800ac1e:	d42b      	bmi.n	800ac78 <_printf_common+0xb0>
 800ac20:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800ac24:	4641      	mov	r1, r8
 800ac26:	4638      	mov	r0, r7
 800ac28:	47c8      	blx	r9
 800ac2a:	3001      	adds	r0, #1
 800ac2c:	d01e      	beq.n	800ac6c <_printf_common+0xa4>
 800ac2e:	6823      	ldr	r3, [r4, #0]
 800ac30:	6922      	ldr	r2, [r4, #16]
 800ac32:	f003 0306 	and.w	r3, r3, #6
 800ac36:	2b04      	cmp	r3, #4
 800ac38:	bf02      	ittt	eq
 800ac3a:	68e5      	ldreq	r5, [r4, #12]
 800ac3c:	6833      	ldreq	r3, [r6, #0]
 800ac3e:	1aed      	subeq	r5, r5, r3
 800ac40:	68a3      	ldr	r3, [r4, #8]
 800ac42:	bf0c      	ite	eq
 800ac44:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800ac48:	2500      	movne	r5, #0
 800ac4a:	4293      	cmp	r3, r2
 800ac4c:	bfc4      	itt	gt
 800ac4e:	1a9b      	subgt	r3, r3, r2
 800ac50:	18ed      	addgt	r5, r5, r3
 800ac52:	2600      	movs	r6, #0
 800ac54:	341a      	adds	r4, #26
 800ac56:	42b5      	cmp	r5, r6
 800ac58:	d11a      	bne.n	800ac90 <_printf_common+0xc8>
 800ac5a:	2000      	movs	r0, #0
 800ac5c:	e008      	b.n	800ac70 <_printf_common+0xa8>
 800ac5e:	2301      	movs	r3, #1
 800ac60:	4652      	mov	r2, sl
 800ac62:	4641      	mov	r1, r8
 800ac64:	4638      	mov	r0, r7
 800ac66:	47c8      	blx	r9
 800ac68:	3001      	adds	r0, #1
 800ac6a:	d103      	bne.n	800ac74 <_printf_common+0xac>
 800ac6c:	f04f 30ff 	mov.w	r0, #4294967295
 800ac70:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ac74:	3501      	adds	r5, #1
 800ac76:	e7c6      	b.n	800ac06 <_printf_common+0x3e>
 800ac78:	18e1      	adds	r1, r4, r3
 800ac7a:	1c5a      	adds	r2, r3, #1
 800ac7c:	2030      	movs	r0, #48	@ 0x30
 800ac7e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800ac82:	4422      	add	r2, r4
 800ac84:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800ac88:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800ac8c:	3302      	adds	r3, #2
 800ac8e:	e7c7      	b.n	800ac20 <_printf_common+0x58>
 800ac90:	2301      	movs	r3, #1
 800ac92:	4622      	mov	r2, r4
 800ac94:	4641      	mov	r1, r8
 800ac96:	4638      	mov	r0, r7
 800ac98:	47c8      	blx	r9
 800ac9a:	3001      	adds	r0, #1
 800ac9c:	d0e6      	beq.n	800ac6c <_printf_common+0xa4>
 800ac9e:	3601      	adds	r6, #1
 800aca0:	e7d9      	b.n	800ac56 <_printf_common+0x8e>
	...

0800aca4 <_printf_i>:
 800aca4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800aca8:	7e0f      	ldrb	r7, [r1, #24]
 800acaa:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800acac:	2f78      	cmp	r7, #120	@ 0x78
 800acae:	4691      	mov	r9, r2
 800acb0:	4680      	mov	r8, r0
 800acb2:	460c      	mov	r4, r1
 800acb4:	469a      	mov	sl, r3
 800acb6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800acba:	d807      	bhi.n	800accc <_printf_i+0x28>
 800acbc:	2f62      	cmp	r7, #98	@ 0x62
 800acbe:	d80a      	bhi.n	800acd6 <_printf_i+0x32>
 800acc0:	2f00      	cmp	r7, #0
 800acc2:	f000 80d1 	beq.w	800ae68 <_printf_i+0x1c4>
 800acc6:	2f58      	cmp	r7, #88	@ 0x58
 800acc8:	f000 80b8 	beq.w	800ae3c <_printf_i+0x198>
 800accc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800acd0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800acd4:	e03a      	b.n	800ad4c <_printf_i+0xa8>
 800acd6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800acda:	2b15      	cmp	r3, #21
 800acdc:	d8f6      	bhi.n	800accc <_printf_i+0x28>
 800acde:	a101      	add	r1, pc, #4	@ (adr r1, 800ace4 <_printf_i+0x40>)
 800ace0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800ace4:	0800ad3d 	.word	0x0800ad3d
 800ace8:	0800ad51 	.word	0x0800ad51
 800acec:	0800accd 	.word	0x0800accd
 800acf0:	0800accd 	.word	0x0800accd
 800acf4:	0800accd 	.word	0x0800accd
 800acf8:	0800accd 	.word	0x0800accd
 800acfc:	0800ad51 	.word	0x0800ad51
 800ad00:	0800accd 	.word	0x0800accd
 800ad04:	0800accd 	.word	0x0800accd
 800ad08:	0800accd 	.word	0x0800accd
 800ad0c:	0800accd 	.word	0x0800accd
 800ad10:	0800ae4f 	.word	0x0800ae4f
 800ad14:	0800ad7b 	.word	0x0800ad7b
 800ad18:	0800ae09 	.word	0x0800ae09
 800ad1c:	0800accd 	.word	0x0800accd
 800ad20:	0800accd 	.word	0x0800accd
 800ad24:	0800ae71 	.word	0x0800ae71
 800ad28:	0800accd 	.word	0x0800accd
 800ad2c:	0800ad7b 	.word	0x0800ad7b
 800ad30:	0800accd 	.word	0x0800accd
 800ad34:	0800accd 	.word	0x0800accd
 800ad38:	0800ae11 	.word	0x0800ae11
 800ad3c:	6833      	ldr	r3, [r6, #0]
 800ad3e:	1d1a      	adds	r2, r3, #4
 800ad40:	681b      	ldr	r3, [r3, #0]
 800ad42:	6032      	str	r2, [r6, #0]
 800ad44:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ad48:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800ad4c:	2301      	movs	r3, #1
 800ad4e:	e09c      	b.n	800ae8a <_printf_i+0x1e6>
 800ad50:	6833      	ldr	r3, [r6, #0]
 800ad52:	6820      	ldr	r0, [r4, #0]
 800ad54:	1d19      	adds	r1, r3, #4
 800ad56:	6031      	str	r1, [r6, #0]
 800ad58:	0606      	lsls	r6, r0, #24
 800ad5a:	d501      	bpl.n	800ad60 <_printf_i+0xbc>
 800ad5c:	681d      	ldr	r5, [r3, #0]
 800ad5e:	e003      	b.n	800ad68 <_printf_i+0xc4>
 800ad60:	0645      	lsls	r5, r0, #25
 800ad62:	d5fb      	bpl.n	800ad5c <_printf_i+0xb8>
 800ad64:	f9b3 5000 	ldrsh.w	r5, [r3]
 800ad68:	2d00      	cmp	r5, #0
 800ad6a:	da03      	bge.n	800ad74 <_printf_i+0xd0>
 800ad6c:	232d      	movs	r3, #45	@ 0x2d
 800ad6e:	426d      	negs	r5, r5
 800ad70:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ad74:	4858      	ldr	r0, [pc, #352]	@ (800aed8 <_printf_i+0x234>)
 800ad76:	230a      	movs	r3, #10
 800ad78:	e011      	b.n	800ad9e <_printf_i+0xfa>
 800ad7a:	6821      	ldr	r1, [r4, #0]
 800ad7c:	6833      	ldr	r3, [r6, #0]
 800ad7e:	0608      	lsls	r0, r1, #24
 800ad80:	f853 5b04 	ldr.w	r5, [r3], #4
 800ad84:	d402      	bmi.n	800ad8c <_printf_i+0xe8>
 800ad86:	0649      	lsls	r1, r1, #25
 800ad88:	bf48      	it	mi
 800ad8a:	b2ad      	uxthmi	r5, r5
 800ad8c:	2f6f      	cmp	r7, #111	@ 0x6f
 800ad8e:	4852      	ldr	r0, [pc, #328]	@ (800aed8 <_printf_i+0x234>)
 800ad90:	6033      	str	r3, [r6, #0]
 800ad92:	bf14      	ite	ne
 800ad94:	230a      	movne	r3, #10
 800ad96:	2308      	moveq	r3, #8
 800ad98:	2100      	movs	r1, #0
 800ad9a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800ad9e:	6866      	ldr	r6, [r4, #4]
 800ada0:	60a6      	str	r6, [r4, #8]
 800ada2:	2e00      	cmp	r6, #0
 800ada4:	db05      	blt.n	800adb2 <_printf_i+0x10e>
 800ada6:	6821      	ldr	r1, [r4, #0]
 800ada8:	432e      	orrs	r6, r5
 800adaa:	f021 0104 	bic.w	r1, r1, #4
 800adae:	6021      	str	r1, [r4, #0]
 800adb0:	d04b      	beq.n	800ae4a <_printf_i+0x1a6>
 800adb2:	4616      	mov	r6, r2
 800adb4:	fbb5 f1f3 	udiv	r1, r5, r3
 800adb8:	fb03 5711 	mls	r7, r3, r1, r5
 800adbc:	5dc7      	ldrb	r7, [r0, r7]
 800adbe:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800adc2:	462f      	mov	r7, r5
 800adc4:	42bb      	cmp	r3, r7
 800adc6:	460d      	mov	r5, r1
 800adc8:	d9f4      	bls.n	800adb4 <_printf_i+0x110>
 800adca:	2b08      	cmp	r3, #8
 800adcc:	d10b      	bne.n	800ade6 <_printf_i+0x142>
 800adce:	6823      	ldr	r3, [r4, #0]
 800add0:	07df      	lsls	r7, r3, #31
 800add2:	d508      	bpl.n	800ade6 <_printf_i+0x142>
 800add4:	6923      	ldr	r3, [r4, #16]
 800add6:	6861      	ldr	r1, [r4, #4]
 800add8:	4299      	cmp	r1, r3
 800adda:	bfde      	ittt	le
 800addc:	2330      	movle	r3, #48	@ 0x30
 800adde:	f806 3c01 	strble.w	r3, [r6, #-1]
 800ade2:	f106 36ff 	addle.w	r6, r6, #4294967295
 800ade6:	1b92      	subs	r2, r2, r6
 800ade8:	6122      	str	r2, [r4, #16]
 800adea:	f8cd a000 	str.w	sl, [sp]
 800adee:	464b      	mov	r3, r9
 800adf0:	aa03      	add	r2, sp, #12
 800adf2:	4621      	mov	r1, r4
 800adf4:	4640      	mov	r0, r8
 800adf6:	f7ff fee7 	bl	800abc8 <_printf_common>
 800adfa:	3001      	adds	r0, #1
 800adfc:	d14a      	bne.n	800ae94 <_printf_i+0x1f0>
 800adfe:	f04f 30ff 	mov.w	r0, #4294967295
 800ae02:	b004      	add	sp, #16
 800ae04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ae08:	6823      	ldr	r3, [r4, #0]
 800ae0a:	f043 0320 	orr.w	r3, r3, #32
 800ae0e:	6023      	str	r3, [r4, #0]
 800ae10:	4832      	ldr	r0, [pc, #200]	@ (800aedc <_printf_i+0x238>)
 800ae12:	2778      	movs	r7, #120	@ 0x78
 800ae14:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800ae18:	6823      	ldr	r3, [r4, #0]
 800ae1a:	6831      	ldr	r1, [r6, #0]
 800ae1c:	061f      	lsls	r7, r3, #24
 800ae1e:	f851 5b04 	ldr.w	r5, [r1], #4
 800ae22:	d402      	bmi.n	800ae2a <_printf_i+0x186>
 800ae24:	065f      	lsls	r7, r3, #25
 800ae26:	bf48      	it	mi
 800ae28:	b2ad      	uxthmi	r5, r5
 800ae2a:	6031      	str	r1, [r6, #0]
 800ae2c:	07d9      	lsls	r1, r3, #31
 800ae2e:	bf44      	itt	mi
 800ae30:	f043 0320 	orrmi.w	r3, r3, #32
 800ae34:	6023      	strmi	r3, [r4, #0]
 800ae36:	b11d      	cbz	r5, 800ae40 <_printf_i+0x19c>
 800ae38:	2310      	movs	r3, #16
 800ae3a:	e7ad      	b.n	800ad98 <_printf_i+0xf4>
 800ae3c:	4826      	ldr	r0, [pc, #152]	@ (800aed8 <_printf_i+0x234>)
 800ae3e:	e7e9      	b.n	800ae14 <_printf_i+0x170>
 800ae40:	6823      	ldr	r3, [r4, #0]
 800ae42:	f023 0320 	bic.w	r3, r3, #32
 800ae46:	6023      	str	r3, [r4, #0]
 800ae48:	e7f6      	b.n	800ae38 <_printf_i+0x194>
 800ae4a:	4616      	mov	r6, r2
 800ae4c:	e7bd      	b.n	800adca <_printf_i+0x126>
 800ae4e:	6833      	ldr	r3, [r6, #0]
 800ae50:	6825      	ldr	r5, [r4, #0]
 800ae52:	6961      	ldr	r1, [r4, #20]
 800ae54:	1d18      	adds	r0, r3, #4
 800ae56:	6030      	str	r0, [r6, #0]
 800ae58:	062e      	lsls	r6, r5, #24
 800ae5a:	681b      	ldr	r3, [r3, #0]
 800ae5c:	d501      	bpl.n	800ae62 <_printf_i+0x1be>
 800ae5e:	6019      	str	r1, [r3, #0]
 800ae60:	e002      	b.n	800ae68 <_printf_i+0x1c4>
 800ae62:	0668      	lsls	r0, r5, #25
 800ae64:	d5fb      	bpl.n	800ae5e <_printf_i+0x1ba>
 800ae66:	8019      	strh	r1, [r3, #0]
 800ae68:	2300      	movs	r3, #0
 800ae6a:	6123      	str	r3, [r4, #16]
 800ae6c:	4616      	mov	r6, r2
 800ae6e:	e7bc      	b.n	800adea <_printf_i+0x146>
 800ae70:	6833      	ldr	r3, [r6, #0]
 800ae72:	1d1a      	adds	r2, r3, #4
 800ae74:	6032      	str	r2, [r6, #0]
 800ae76:	681e      	ldr	r6, [r3, #0]
 800ae78:	6862      	ldr	r2, [r4, #4]
 800ae7a:	2100      	movs	r1, #0
 800ae7c:	4630      	mov	r0, r6
 800ae7e:	f7f5 f9a7 	bl	80001d0 <memchr>
 800ae82:	b108      	cbz	r0, 800ae88 <_printf_i+0x1e4>
 800ae84:	1b80      	subs	r0, r0, r6
 800ae86:	6060      	str	r0, [r4, #4]
 800ae88:	6863      	ldr	r3, [r4, #4]
 800ae8a:	6123      	str	r3, [r4, #16]
 800ae8c:	2300      	movs	r3, #0
 800ae8e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ae92:	e7aa      	b.n	800adea <_printf_i+0x146>
 800ae94:	6923      	ldr	r3, [r4, #16]
 800ae96:	4632      	mov	r2, r6
 800ae98:	4649      	mov	r1, r9
 800ae9a:	4640      	mov	r0, r8
 800ae9c:	47d0      	blx	sl
 800ae9e:	3001      	adds	r0, #1
 800aea0:	d0ad      	beq.n	800adfe <_printf_i+0x15a>
 800aea2:	6823      	ldr	r3, [r4, #0]
 800aea4:	079b      	lsls	r3, r3, #30
 800aea6:	d413      	bmi.n	800aed0 <_printf_i+0x22c>
 800aea8:	68e0      	ldr	r0, [r4, #12]
 800aeaa:	9b03      	ldr	r3, [sp, #12]
 800aeac:	4298      	cmp	r0, r3
 800aeae:	bfb8      	it	lt
 800aeb0:	4618      	movlt	r0, r3
 800aeb2:	e7a6      	b.n	800ae02 <_printf_i+0x15e>
 800aeb4:	2301      	movs	r3, #1
 800aeb6:	4632      	mov	r2, r6
 800aeb8:	4649      	mov	r1, r9
 800aeba:	4640      	mov	r0, r8
 800aebc:	47d0      	blx	sl
 800aebe:	3001      	adds	r0, #1
 800aec0:	d09d      	beq.n	800adfe <_printf_i+0x15a>
 800aec2:	3501      	adds	r5, #1
 800aec4:	68e3      	ldr	r3, [r4, #12]
 800aec6:	9903      	ldr	r1, [sp, #12]
 800aec8:	1a5b      	subs	r3, r3, r1
 800aeca:	42ab      	cmp	r3, r5
 800aecc:	dcf2      	bgt.n	800aeb4 <_printf_i+0x210>
 800aece:	e7eb      	b.n	800aea8 <_printf_i+0x204>
 800aed0:	2500      	movs	r5, #0
 800aed2:	f104 0619 	add.w	r6, r4, #25
 800aed6:	e7f5      	b.n	800aec4 <_printf_i+0x220>
 800aed8:	08036311 	.word	0x08036311
 800aedc:	08036322 	.word	0x08036322

0800aee0 <__sflush_r>:
 800aee0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800aee4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aee8:	0716      	lsls	r6, r2, #28
 800aeea:	4605      	mov	r5, r0
 800aeec:	460c      	mov	r4, r1
 800aeee:	d454      	bmi.n	800af9a <__sflush_r+0xba>
 800aef0:	684b      	ldr	r3, [r1, #4]
 800aef2:	2b00      	cmp	r3, #0
 800aef4:	dc02      	bgt.n	800aefc <__sflush_r+0x1c>
 800aef6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800aef8:	2b00      	cmp	r3, #0
 800aefa:	dd48      	ble.n	800af8e <__sflush_r+0xae>
 800aefc:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800aefe:	2e00      	cmp	r6, #0
 800af00:	d045      	beq.n	800af8e <__sflush_r+0xae>
 800af02:	2300      	movs	r3, #0
 800af04:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800af08:	682f      	ldr	r7, [r5, #0]
 800af0a:	6a21      	ldr	r1, [r4, #32]
 800af0c:	602b      	str	r3, [r5, #0]
 800af0e:	d030      	beq.n	800af72 <__sflush_r+0x92>
 800af10:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800af12:	89a3      	ldrh	r3, [r4, #12]
 800af14:	0759      	lsls	r1, r3, #29
 800af16:	d505      	bpl.n	800af24 <__sflush_r+0x44>
 800af18:	6863      	ldr	r3, [r4, #4]
 800af1a:	1ad2      	subs	r2, r2, r3
 800af1c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800af1e:	b10b      	cbz	r3, 800af24 <__sflush_r+0x44>
 800af20:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800af22:	1ad2      	subs	r2, r2, r3
 800af24:	2300      	movs	r3, #0
 800af26:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800af28:	6a21      	ldr	r1, [r4, #32]
 800af2a:	4628      	mov	r0, r5
 800af2c:	47b0      	blx	r6
 800af2e:	1c43      	adds	r3, r0, #1
 800af30:	89a3      	ldrh	r3, [r4, #12]
 800af32:	d106      	bne.n	800af42 <__sflush_r+0x62>
 800af34:	6829      	ldr	r1, [r5, #0]
 800af36:	291d      	cmp	r1, #29
 800af38:	d82b      	bhi.n	800af92 <__sflush_r+0xb2>
 800af3a:	4a2a      	ldr	r2, [pc, #168]	@ (800afe4 <__sflush_r+0x104>)
 800af3c:	40ca      	lsrs	r2, r1
 800af3e:	07d6      	lsls	r6, r2, #31
 800af40:	d527      	bpl.n	800af92 <__sflush_r+0xb2>
 800af42:	2200      	movs	r2, #0
 800af44:	6062      	str	r2, [r4, #4]
 800af46:	04d9      	lsls	r1, r3, #19
 800af48:	6922      	ldr	r2, [r4, #16]
 800af4a:	6022      	str	r2, [r4, #0]
 800af4c:	d504      	bpl.n	800af58 <__sflush_r+0x78>
 800af4e:	1c42      	adds	r2, r0, #1
 800af50:	d101      	bne.n	800af56 <__sflush_r+0x76>
 800af52:	682b      	ldr	r3, [r5, #0]
 800af54:	b903      	cbnz	r3, 800af58 <__sflush_r+0x78>
 800af56:	6560      	str	r0, [r4, #84]	@ 0x54
 800af58:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800af5a:	602f      	str	r7, [r5, #0]
 800af5c:	b1b9      	cbz	r1, 800af8e <__sflush_r+0xae>
 800af5e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800af62:	4299      	cmp	r1, r3
 800af64:	d002      	beq.n	800af6c <__sflush_r+0x8c>
 800af66:	4628      	mov	r0, r5
 800af68:	f7ff fbf4 	bl	800a754 <_free_r>
 800af6c:	2300      	movs	r3, #0
 800af6e:	6363      	str	r3, [r4, #52]	@ 0x34
 800af70:	e00d      	b.n	800af8e <__sflush_r+0xae>
 800af72:	2301      	movs	r3, #1
 800af74:	4628      	mov	r0, r5
 800af76:	47b0      	blx	r6
 800af78:	4602      	mov	r2, r0
 800af7a:	1c50      	adds	r0, r2, #1
 800af7c:	d1c9      	bne.n	800af12 <__sflush_r+0x32>
 800af7e:	682b      	ldr	r3, [r5, #0]
 800af80:	2b00      	cmp	r3, #0
 800af82:	d0c6      	beq.n	800af12 <__sflush_r+0x32>
 800af84:	2b1d      	cmp	r3, #29
 800af86:	d001      	beq.n	800af8c <__sflush_r+0xac>
 800af88:	2b16      	cmp	r3, #22
 800af8a:	d11e      	bne.n	800afca <__sflush_r+0xea>
 800af8c:	602f      	str	r7, [r5, #0]
 800af8e:	2000      	movs	r0, #0
 800af90:	e022      	b.n	800afd8 <__sflush_r+0xf8>
 800af92:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800af96:	b21b      	sxth	r3, r3
 800af98:	e01b      	b.n	800afd2 <__sflush_r+0xf2>
 800af9a:	690f      	ldr	r7, [r1, #16]
 800af9c:	2f00      	cmp	r7, #0
 800af9e:	d0f6      	beq.n	800af8e <__sflush_r+0xae>
 800afa0:	0793      	lsls	r3, r2, #30
 800afa2:	680e      	ldr	r6, [r1, #0]
 800afa4:	bf08      	it	eq
 800afa6:	694b      	ldreq	r3, [r1, #20]
 800afa8:	600f      	str	r7, [r1, #0]
 800afaa:	bf18      	it	ne
 800afac:	2300      	movne	r3, #0
 800afae:	eba6 0807 	sub.w	r8, r6, r7
 800afb2:	608b      	str	r3, [r1, #8]
 800afb4:	f1b8 0f00 	cmp.w	r8, #0
 800afb8:	dde9      	ble.n	800af8e <__sflush_r+0xae>
 800afba:	6a21      	ldr	r1, [r4, #32]
 800afbc:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800afbe:	4643      	mov	r3, r8
 800afc0:	463a      	mov	r2, r7
 800afc2:	4628      	mov	r0, r5
 800afc4:	47b0      	blx	r6
 800afc6:	2800      	cmp	r0, #0
 800afc8:	dc08      	bgt.n	800afdc <__sflush_r+0xfc>
 800afca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800afce:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800afd2:	81a3      	strh	r3, [r4, #12]
 800afd4:	f04f 30ff 	mov.w	r0, #4294967295
 800afd8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800afdc:	4407      	add	r7, r0
 800afde:	eba8 0800 	sub.w	r8, r8, r0
 800afe2:	e7e7      	b.n	800afb4 <__sflush_r+0xd4>
 800afe4:	20400001 	.word	0x20400001

0800afe8 <_fflush_r>:
 800afe8:	b538      	push	{r3, r4, r5, lr}
 800afea:	690b      	ldr	r3, [r1, #16]
 800afec:	4605      	mov	r5, r0
 800afee:	460c      	mov	r4, r1
 800aff0:	b913      	cbnz	r3, 800aff8 <_fflush_r+0x10>
 800aff2:	2500      	movs	r5, #0
 800aff4:	4628      	mov	r0, r5
 800aff6:	bd38      	pop	{r3, r4, r5, pc}
 800aff8:	b118      	cbz	r0, 800b002 <_fflush_r+0x1a>
 800affa:	6a03      	ldr	r3, [r0, #32]
 800affc:	b90b      	cbnz	r3, 800b002 <_fflush_r+0x1a>
 800affe:	f7ff f99f 	bl	800a340 <__sinit>
 800b002:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b006:	2b00      	cmp	r3, #0
 800b008:	d0f3      	beq.n	800aff2 <_fflush_r+0xa>
 800b00a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800b00c:	07d0      	lsls	r0, r2, #31
 800b00e:	d404      	bmi.n	800b01a <_fflush_r+0x32>
 800b010:	0599      	lsls	r1, r3, #22
 800b012:	d402      	bmi.n	800b01a <_fflush_r+0x32>
 800b014:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b016:	f7ff fb9a 	bl	800a74e <__retarget_lock_acquire_recursive>
 800b01a:	4628      	mov	r0, r5
 800b01c:	4621      	mov	r1, r4
 800b01e:	f7ff ff5f 	bl	800aee0 <__sflush_r>
 800b022:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b024:	07da      	lsls	r2, r3, #31
 800b026:	4605      	mov	r5, r0
 800b028:	d4e4      	bmi.n	800aff4 <_fflush_r+0xc>
 800b02a:	89a3      	ldrh	r3, [r4, #12]
 800b02c:	059b      	lsls	r3, r3, #22
 800b02e:	d4e1      	bmi.n	800aff4 <_fflush_r+0xc>
 800b030:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b032:	f7ff fb8d 	bl	800a750 <__retarget_lock_release_recursive>
 800b036:	e7dd      	b.n	800aff4 <_fflush_r+0xc>

0800b038 <__swhatbuf_r>:
 800b038:	b570      	push	{r4, r5, r6, lr}
 800b03a:	460c      	mov	r4, r1
 800b03c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b040:	2900      	cmp	r1, #0
 800b042:	b096      	sub	sp, #88	@ 0x58
 800b044:	4615      	mov	r5, r2
 800b046:	461e      	mov	r6, r3
 800b048:	da0d      	bge.n	800b066 <__swhatbuf_r+0x2e>
 800b04a:	89a3      	ldrh	r3, [r4, #12]
 800b04c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800b050:	f04f 0100 	mov.w	r1, #0
 800b054:	bf14      	ite	ne
 800b056:	2340      	movne	r3, #64	@ 0x40
 800b058:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800b05c:	2000      	movs	r0, #0
 800b05e:	6031      	str	r1, [r6, #0]
 800b060:	602b      	str	r3, [r5, #0]
 800b062:	b016      	add	sp, #88	@ 0x58
 800b064:	bd70      	pop	{r4, r5, r6, pc}
 800b066:	466a      	mov	r2, sp
 800b068:	f000 f848 	bl	800b0fc <_fstat_r>
 800b06c:	2800      	cmp	r0, #0
 800b06e:	dbec      	blt.n	800b04a <__swhatbuf_r+0x12>
 800b070:	9901      	ldr	r1, [sp, #4]
 800b072:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800b076:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800b07a:	4259      	negs	r1, r3
 800b07c:	4159      	adcs	r1, r3
 800b07e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b082:	e7eb      	b.n	800b05c <__swhatbuf_r+0x24>

0800b084 <__smakebuf_r>:
 800b084:	898b      	ldrh	r3, [r1, #12]
 800b086:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b088:	079d      	lsls	r5, r3, #30
 800b08a:	4606      	mov	r6, r0
 800b08c:	460c      	mov	r4, r1
 800b08e:	d507      	bpl.n	800b0a0 <__smakebuf_r+0x1c>
 800b090:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800b094:	6023      	str	r3, [r4, #0]
 800b096:	6123      	str	r3, [r4, #16]
 800b098:	2301      	movs	r3, #1
 800b09a:	6163      	str	r3, [r4, #20]
 800b09c:	b003      	add	sp, #12
 800b09e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b0a0:	ab01      	add	r3, sp, #4
 800b0a2:	466a      	mov	r2, sp
 800b0a4:	f7ff ffc8 	bl	800b038 <__swhatbuf_r>
 800b0a8:	9f00      	ldr	r7, [sp, #0]
 800b0aa:	4605      	mov	r5, r0
 800b0ac:	4639      	mov	r1, r7
 800b0ae:	4630      	mov	r0, r6
 800b0b0:	f7ff fbbc 	bl	800a82c <_malloc_r>
 800b0b4:	b948      	cbnz	r0, 800b0ca <__smakebuf_r+0x46>
 800b0b6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b0ba:	059a      	lsls	r2, r3, #22
 800b0bc:	d4ee      	bmi.n	800b09c <__smakebuf_r+0x18>
 800b0be:	f023 0303 	bic.w	r3, r3, #3
 800b0c2:	f043 0302 	orr.w	r3, r3, #2
 800b0c6:	81a3      	strh	r3, [r4, #12]
 800b0c8:	e7e2      	b.n	800b090 <__smakebuf_r+0xc>
 800b0ca:	89a3      	ldrh	r3, [r4, #12]
 800b0cc:	6020      	str	r0, [r4, #0]
 800b0ce:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b0d2:	81a3      	strh	r3, [r4, #12]
 800b0d4:	9b01      	ldr	r3, [sp, #4]
 800b0d6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800b0da:	b15b      	cbz	r3, 800b0f4 <__smakebuf_r+0x70>
 800b0dc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b0e0:	4630      	mov	r0, r6
 800b0e2:	f000 f81d 	bl	800b120 <_isatty_r>
 800b0e6:	b128      	cbz	r0, 800b0f4 <__smakebuf_r+0x70>
 800b0e8:	89a3      	ldrh	r3, [r4, #12]
 800b0ea:	f023 0303 	bic.w	r3, r3, #3
 800b0ee:	f043 0301 	orr.w	r3, r3, #1
 800b0f2:	81a3      	strh	r3, [r4, #12]
 800b0f4:	89a3      	ldrh	r3, [r4, #12]
 800b0f6:	431d      	orrs	r5, r3
 800b0f8:	81a5      	strh	r5, [r4, #12]
 800b0fa:	e7cf      	b.n	800b09c <__smakebuf_r+0x18>

0800b0fc <_fstat_r>:
 800b0fc:	b538      	push	{r3, r4, r5, lr}
 800b0fe:	4d07      	ldr	r5, [pc, #28]	@ (800b11c <_fstat_r+0x20>)
 800b100:	2300      	movs	r3, #0
 800b102:	4604      	mov	r4, r0
 800b104:	4608      	mov	r0, r1
 800b106:	4611      	mov	r1, r2
 800b108:	602b      	str	r3, [r5, #0]
 800b10a:	f7f6 f8a2 	bl	8001252 <_fstat>
 800b10e:	1c43      	adds	r3, r0, #1
 800b110:	d102      	bne.n	800b118 <_fstat_r+0x1c>
 800b112:	682b      	ldr	r3, [r5, #0]
 800b114:	b103      	cbz	r3, 800b118 <_fstat_r+0x1c>
 800b116:	6023      	str	r3, [r4, #0]
 800b118:	bd38      	pop	{r3, r4, r5, pc}
 800b11a:	bf00      	nop
 800b11c:	20000674 	.word	0x20000674

0800b120 <_isatty_r>:
 800b120:	b538      	push	{r3, r4, r5, lr}
 800b122:	4d06      	ldr	r5, [pc, #24]	@ (800b13c <_isatty_r+0x1c>)
 800b124:	2300      	movs	r3, #0
 800b126:	4604      	mov	r4, r0
 800b128:	4608      	mov	r0, r1
 800b12a:	602b      	str	r3, [r5, #0]
 800b12c:	f7f6 f8a1 	bl	8001272 <_isatty>
 800b130:	1c43      	adds	r3, r0, #1
 800b132:	d102      	bne.n	800b13a <_isatty_r+0x1a>
 800b134:	682b      	ldr	r3, [r5, #0]
 800b136:	b103      	cbz	r3, 800b13a <_isatty_r+0x1a>
 800b138:	6023      	str	r3, [r4, #0]
 800b13a:	bd38      	pop	{r3, r4, r5, pc}
 800b13c:	20000674 	.word	0x20000674

0800b140 <_sbrk_r>:
 800b140:	b538      	push	{r3, r4, r5, lr}
 800b142:	4d06      	ldr	r5, [pc, #24]	@ (800b15c <_sbrk_r+0x1c>)
 800b144:	2300      	movs	r3, #0
 800b146:	4604      	mov	r4, r0
 800b148:	4608      	mov	r0, r1
 800b14a:	602b      	str	r3, [r5, #0]
 800b14c:	f7f6 f8aa 	bl	80012a4 <_sbrk>
 800b150:	1c43      	adds	r3, r0, #1
 800b152:	d102      	bne.n	800b15a <_sbrk_r+0x1a>
 800b154:	682b      	ldr	r3, [r5, #0]
 800b156:	b103      	cbz	r3, 800b15a <_sbrk_r+0x1a>
 800b158:	6023      	str	r3, [r4, #0]
 800b15a:	bd38      	pop	{r3, r4, r5, pc}
 800b15c:	20000674 	.word	0x20000674

0800b160 <_init>:
 800b160:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b162:	bf00      	nop
 800b164:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b166:	bc08      	pop	{r3}
 800b168:	469e      	mov	lr, r3
 800b16a:	4770      	bx	lr

0800b16c <_fini>:
 800b16c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b16e:	bf00      	nop
 800b170:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b172:	bc08      	pop	{r3}
 800b174:	469e      	mov	lr, r3
 800b176:	4770      	bx	lr
