From bd60d873270ae0e9317d463cbea10889b90d7317 Mon Sep 17 00:00:00 2001
From: Quanyang Wang <quanyang.wang@windriver.com>
Date: Thu, 28 Apr 2022 14:43:30 +0800
Subject: [PATCH] u-boot-s32: Aptiv: add u-boot support for Aptiv CVC board

This patch is based on the files fsl-s32g274aaptiv.dts and s32g274aaptiv_defconfig
from the meta-aptiv layer.

Signed-off-by: Quanyang Wang <quanyang.wang@windriver.com>
---
 arch/arm/dts/Makefile              |   1 +
 arch/arm/dts/aptiv-cvc-sousa.dts   | 301 +++++++++++++++++++++++++++++
 arch/arm/mach-s32/s32g2/Kconfig    |  15 ++
 board/nxp/aptiv_cvc_sousa/Kconfig  |  15 ++
 board/nxp/aptiv_cvc_sousa/Makefile |   7 +
 configs/aptiv_cvc_sousa_defconfig  |  81 ++++++++
 drivers/net/dwc_eth_qos_s32cc.c    |   1 +
 include/configs/s32g2xxaevb.h      |  14 +-
 8 files changed, 434 insertions(+), 1 deletion(-)
 create mode 100644 arch/arm/dts/aptiv-cvc-sousa.dts
 create mode 100644 board/nxp/aptiv_cvc_sousa/Kconfig
 create mode 100644 board/nxp/aptiv_cvc_sousa/Makefile
 create mode 100644 configs/aptiv_cvc_sousa_defconfig

diff --git a/arch/arm/dts/Makefile b/arch/arm/dts/Makefile
index b713be55a4..b49042372e 100644
--- a/arch/arm/dts/Makefile
+++ b/arch/arm/dts/Makefile
@@ -390,6 +390,7 @@ dtb-$(CONFIG_FSL_LSCH2) += fsl-ls1043a-qds-duart.dtb \
 
 dtb-$(CONFIG_TARGET_S32G274ABLUEBOX3) += fsl-s32g274abluebox3.dtb
 dtb-$(CONFIG_TARGET_S32G2XXAEVB) += fsl-s32g274aevb.dtb
+dtb-$(CONFIG_TARGET_APTIV_CVC_SOUSA) += aptiv-cvc-sousa.dtb
 dtb-$(CONFIG_TARGET_S32G3XXAEVB) += fsl-s32g3xxaevb.dtb
 dtb-$(CONFIG_TARGET_S32G274AEMU) += fsl-s32g274aemu.dtb
 dtb-$(CONFIG_TARGET_S32G399AEMU) += fsl-s32g399aemu.dtb
diff --git a/arch/arm/dts/aptiv-cvc-sousa.dts b/arch/arm/dts/aptiv-cvc-sousa.dts
new file mode 100644
index 0000000000..166154cca8
--- /dev/null
+++ b/arch/arm/dts/aptiv-cvc-sousa.dts
@@ -0,0 +1,301 @@
+// SPDX-License-Identifier: GPL-2.0-or-later
+/*
+ * Copyright 2019-2021 NXP
+ */
+
+/dts-v1/;
+#include "fsl-s32g274a.dtsi"
+
+/ {
+	aliases {
+		usb0 = &usbotg;
+	};
+
+	usbotg: usb@44064000 {
+		compatible = "fsl,imx27-usb";
+		reg = <0x0 0x44064000 0x0 0x200>;
+		pinctrl-0 = <&pinctrl0_usb &pinctrl1_usb>;
+		pinctrl-names = "default";
+		phys = <&saf1508_phy>;
+	};
+
+	saf1508_phy: usb_phy@44064000 {
+		compatible = "nxp,saf1508bet";
+		reg = <0x0 0x44064000 0x0 0x200>;
+		#phy-cells = <0>;
+	};
+};
+
+&usdhc0 {
+	pinctrl-0 = <&pinctrl0_sd0>;
+	pinctrl-1 = <>;
+	pinctrl-2 = <>;
+	pinctrl-names = "default", "state_100mhz", "state_200mhz";
+	status = "okay";
+};
+
+&dspi1 {
+	pinctrl-0 = <&pinctrl0_dspi1 &pinctrl1_dspi1>;
+	pinctrl-names = "default";
+	status = "okay";
+};
+
+&dspi5 {
+	status = "disabled";
+};
+
+&gmac0 {
+	status = "okay";
+	phy-mode = "rgmii";
+	phy-handle = <&mdio_c_phy24>;
+};
+
+&usbotg {
+	status = "disabled";
+};
+
+&gmac0_mdio {
+	#address-cells = <1>;
+	#size-cells = <0>;
+	/* ARQ107 on S32RGV-VNP-PLAT */
+	mdio_c_phy1: ethernet-phy@1 {
+		compatible = "ethernet-phy-ieee802.3-c45";
+		reg = <1>;
+	};
+	/* KSZ9031RNX on S32G-VNP-PROC */
+	mdio_c_phy4: ethernet-phy@4 {
+		reg = <4>;
+		max-speed = <1000>;
+	};
+	/* BCM89610 on S32G */
+	mdio_c_phy24: ethernet-phy@24 {
+		reg = <24>;
+		max-speed = <1000>;
+	};
+	/* KSZ9031RNX on S32RGV-VNP-PLAT */
+	mdio_c_phy5: ethernet-phy@5 {
+		status = "disabled"; /* blocked by USB by default */
+		reg = <5>;
+		max-speed = <1000>;
+	};
+};
+
+&pfe {
+	status = "okay";
+};
+
+/* EEPROM */
+&i2c0 {
+	clock-frequency=<100000>;
+	pinctrl-0 = <&pinctrl0_i2c0>;
+	pinctrl-names = "default";
+	status = "okay";
+	tca9539_74: tca9539@74 { // GPIO EXPANDER
+            compatible = "ti,tca9539";
+            gpio-controller;
+            #gpio-cells = <2>;
+            reg = <0x74>;
+	           status = "okay";
+        };
+};
+
+/* Platform board PCI X16 EXPRESS - I2C_SCL_S0, I2C_SDA_S0  */
+&i2c1 {
+	clock-frequency=<100000>;
+	pinctrl-0 = <&pinctrl0_i2c1 &pinctrl1_i2c1>;
+	pinctrl-names = "default";
+	status = "okay";
+};
+
+/* Platform board GPIO_J3-17 (SDA), GPIO_J3-19 (SCL0)  */
+&i2c2 {
+	clock-frequency=<100000>;
+	pinctrl-0 = <&pinctrl0_i2c2 &pinctrl1_i2c2>;
+	pinctrl-names = "default";
+	status = "okay";
+};
+
+/* PMIC */
+&i2c4 {
+	status = "okay";
+	pinctrl-0 = <&pinctrl0_i2c4 &pinctrl1_i2c4>;
+	pinctrl-names = "default";
+	clock-frequency=<100000>;
+
+	vr5510 {
+		compatible = "fsl,vr5510";
+		reg = <0x20>;
+		status = "okay";
+	};
+
+	vr5510_fsu {
+		compatible = "fsl,vr5510";
+		reg = <0x21>;
+		status = "okay";
+	};
+
+};
+
+&pinctrl0 {
+	board_pinctrl0 {
+		pinctrl0_i2c0: pinctrl0_i2c0 {
+			fsl,pins = <PB00_MSCR_S32G PB00_I2C0_SDA_CFG
+				    PB01_MSCR_S32G PB01_I2C0_SCL_CFG
+				    I2C0_SDA_IMCR PB00_I2C0_SDA_IN
+				    I2C0_SCL_IMCR PB01_I2C0_SCL_IN
+				    >;
+		};
+
+		pinctrl0_i2c1: pinctrl0_i2c1 {
+			fsl,pins = <PB03_MSCR_S32G PB03_I2C1_SCL_CFG
+				    PB04_MSCR_S32G PB04_I2C1_SDA_CFG
+				    >;
+		};
+
+		pinctrl0_i2c2: pinctrl0_i2c2 {
+			fsl,pins = <PB05_MSCR_S32G PB05_I2C2_SCL_CFG
+				    PB06_MSCR_S32G PB06_I2C2_SDA_CFG
+				    >;
+		};
+
+		pinctrl0_i2c4: pinctrl0_i2c4 {
+			fsl,pins = <PC01_MSCR_S32G PC01_I2C4_SDA_CFG
+				    PC02_MSCR_S32G PC02_I2C4_SCL_CFG
+				    >;
+		};
+
+		pinctrl0_qspi: pinctrl0_qspi {
+			fsl,pins = <PF05_MSCR_S32G PF05_QSPI_DATA_A0_CFG
+				    PF06_MSCR_S32G PF06_QSPI_DATA_A1_CFG
+				    PF07_MSCR_S32G PF07_QSPI_DATA_A2_CFG
+				    PF08_MSCR_S32G PF08_QSPI_DATA_A3_CFG
+				    PF09_MSCR_S32G PF09_QSPI_DATA_A4_CFG
+				    PF10_MSCR_S32G PF10_QSPI_DATA_A5_CFG
+				    PF11_MSCR_S32G PF11_QSPI_DATA_A6_CFG
+				    PF12_MSCR_S32G PF12_QSPI_DATA_A7_CFG
+				    PF13_MSCR_S32G PF13_QSPI_DQS_A_CFG
+				    PG00_MSCR_S32G PG00_QSPI_CLK_A_CFG
+				    PG01_MSCR_S32G PG01_QSPI_CLK_A_b_CFG
+				    PG02_MSCR_S32G PG02_QSPI_CLK_2A_CFG
+				    PG03_MSCR_S32G PG03_QSPI_CLK_2A_b_CFG
+				    PG04_MSCR_S32G PG04_QSPI_CS_A0
+				    PG05_MSCR_S32G PG05_QSPI_CS_A1
+				    QSPI_DATA0_A_IMCR PF05_QSPI_DATA_A0_IN
+				    QSPI_DATA1_A_IMCR PF06_QSPI_DATA_A1_IN
+				    QSPI_DATA2_A_IMCR PF07_QSPI_DATA_A2_IN
+				    QSPI_DATA3_A_IMCR PF08_QSPI_DATA_A3_IN
+				    QSPI_DATA4_A_IMCR PF09_QSPI_DATA_A4_IN
+				    QSPI_DATA5_A_IMCR PF10_QSPI_DATA_A5_IN
+				    QSPI_DATA6_A_IMCR PF11_QSPI_DATA_A6_IN
+				    QSPI_DATA7_A_IMCR PF12_QSPI_DATA_A7_IN
+				    QSPI_DQS_A_IMCR PF13_DQS_A_IN
+				    >;
+		};
+
+		pinctrl0_sd0: pinctrl0_sd0 {
+			fsl,pins = <PC14_MSCR_S32G PC14_SD0_CLK_CFG
+				    PC15_MSCR_S32G PC15_SD0_CMD_CFG
+				    PD00_MSCR_S32G PD00_SD0_D0_CFG
+				    PD01_MSCR_S32G PD01_SD0_D1_CFG
+				    PD02_MSCR_S32G PD02_SD0_D2_CFG
+				    PD03_MSCR_S32G PD03_SD0_D3_CFG
+				    PD04_MSCR_S32G PD04_SD0_D4_CFG
+				    PD05_MSCR_S32G PD05_SD0_D5_CFG
+				    PD06_MSCR_S32G PD06_SD0_D6_CFG
+				    PD07_MSCR_S32G PD07_SD0_D7_CFG
+				    PD08_MSCR_S32G PD08_SD0_RST_CFG
+				    PD09_MSCR_S32G PD09_SD0_VSELECT_CFG
+				    PD10_MSCR_S32G PD10_SD0_DQS_CFG
+				    SD0_CMD_IMCR PC15_SD0_CMD_IN
+				    SD0_D0_IMCR PD00_SD0_D0_IN
+				    SD0_D1_IMCR PD01_SD0_D1_IN
+				    SD0_D2_IMCR PD02_SD0_D2_IN
+				    SD0_D3_IMCR PD03_SD0_D3_IN
+				    SD0_D4_IMCR PD04_SD0_D4_IN
+				    SD0_D5_IMCR PD05_SD0_D5_IN
+				    SD0_D6_IMCR PD06_SD0_D6_IN
+				    SD0_D7_IMCR PD07_SD0_D7_IN
+				    SD0_DQS_IMCR PD10_SD0_DQS_IN
+				    >;
+		};
+
+		pinctrl0_dspi1: pinctrl0_dspi1 {
+			fsl,pins = <PA06_MSCR_S32G PA06_SPI1_SOUT_CFG
+				    PA07_MSCR_S32G PA07_SPI1_CS0_CFG
+				    PA08_MSCR_S32G PA08_SPI1_SCK_CFG
+				    PF15_MSCR_S32G PF15_SPI1_SIN_CFG
+				    >;
+		};
+
+		pinctrl0_dspi5: pinctrl0_dspi5 {
+			fsl,pins = <PA09_MSCR_S32G PA09_SPI5_SCK_CFG
+				    PA10_MSCR_S32G PA10_SPI5_SIN_CFG
+				    PA11_MSCR_S32G PA11_SPI5_SOUT_CFG
+				    PA12_MSCR_S32G PA12_SPI5_CS0_CFG
+				    >;
+		};
+
+		pinctrl0_usb: pinctrl0_usb {
+			fsl,pins = <PD14_MSCR_S32G PD14_USB_DATA0_CFG
+				    PD15_MSCR_S32G PD15_USB_DATA1_CFG
+				    PE00_MSCR_S32G PE00_USB_DATA2_CFG
+				    PE01_MSCR_S32G PE01_USB_DATA3_CFG
+				    >;
+		};
+	};
+};
+
+&pinctrl1 {
+	board_pinctrl1 {
+		pinctrl1_i2c1: pinctrl1_i2c1 {
+			fsl,pins = <I2C1_SCL_IMCR PB03_I2C1_SCL_IN
+				    I2C1_SDA_IMCR PB04_I2C1_SDA_IN
+				    >;
+		};
+
+		pinctrl1_i2c2: pinctrl1_i2c2 {
+			fsl,pins = <I2C2_SCL_IMCR PB05_I2C2_SCL_IN
+				    I2C2_SDA_IMCR PB06_I2C2_SDA_IN
+				    >;
+		};
+
+		pinctrl1_i2c4: pinctrl1_i2c4 {
+			fsl,pins = <I2C4_SDA_IMCR PC01_I2C4_SDA_IN
+				    I2C4_SCL_IMCR PC02_I2C4_SCL_IN
+				    >;
+		};
+
+		pinctrl1_dspi1: pinctrl1_dspi1 {
+			fsl,pins = <DSPI1_SIN_IMCR PF15_SPI1_SIN_IN
+				    >;
+		};
+
+		pinctrl1_dspi5: pinctrl1_dspi5 {
+			fsl,pins = <DSPI5_SIN_IMCR PA10_SPI5_SIN_IN
+				    >;
+		};
+
+		pinctrl1_usb: pinctrl1_usb {
+			fsl,pins = <PH00_MSCR_S32G PH00_USB_DATA7_CFG
+				    PL08_MSCR_S32G PL08_USB_CLK_CFG
+				    PL09_MSCR_S32G PL09_USB_DIR_CFG
+				    PL10_MSCR_S32G PL10_USB_STP_CFG
+				    PL11_MSCR_S32G PL11_USB_NXT_CFG
+				    PL12_MSCR_S32G PL12_USB_DATA4_CFG
+				    PL13_MSCR_S32G PL13_USB_DATA5_CFG
+				    PL14_MSCR_S32G PL14_USB_DATA6_CFG
+				    USB_ULPI_CLK_IMCR PL08_USB_CLK_IN
+				    USB_ULPI_DATA0_IMCR PD14_USB_DATA0_IN
+				    USB_ULPI_DATA1_IMCR PD15_USB_DATA1_IN
+				    USB_ULPI_DATA2_IMCR PE00_USB_DATA2_IN
+				    USB_ULPI_DATA3_IMCR PE01_USB_DATA3_IN
+				    USB_ULPI_DATA4_IMCR PL12_USB_DATA4_IN
+				    USB_ULPI_DATA5_IMCR PL13_USB_DATA5_IN
+				    USB_ULPI_DATA6_IMCR PL14_USB_DATA6_IN
+				    USB_ULPI_DATA7_IMCR PH00_USB_DATA7_IN
+				    USB_ULPI_DIR_IMCR PL09_USB_DIR_IN
+				    USB_ULPI_NXT_IMCR PL11_USB_NXT_IN
+				    >;
+		};
+	};
+};
diff --git a/arch/arm/mach-s32/s32g2/Kconfig b/arch/arm/mach-s32/s32g2/Kconfig
index f6e4733ab5..2f9ea5f5e7 100644
--- a/arch/arm/mach-s32/s32g2/Kconfig
+++ b/arch/arm/mach-s32/s32g2/Kconfig
@@ -20,6 +20,20 @@ config TARGET_S32G274ARDB2
 	select NXP_S32GRDB_BOARD
 	select SPI_FLASH_MACRONIX
 
+config TARGET_APTIV_CVC_SOUSA
+	bool "Support for Aptiv CVC board"
+	help
+	  This Aptiv CVC board is based on S32G274A SoC.
+	imply DM_USB
+	imply I2C_EEPROM
+	imply PHY
+	imply PHY_BROADCOM
+	imply SAF1508BET_USB_PHY
+	imply SJA1105
+	imply USB
+	imply USB_EHCI_HCD
+	select NXP_S32GEVB_BOARD
+
 config TARGET_S32G2XXAEVB
 	bool "Support S32G274AEVB board"
 	help
@@ -63,6 +77,7 @@ endchoice
 source "board/nxp/s32-cc/s32g/Kconfig"
 source "board/nxp/s32g274ardb2/Kconfig"
 source "board/nxp/s32g2xxaevb/Kconfig"
+source "board/nxp/aptiv_cvc_sousa/Kconfig"
 source "board/nxp/s32g274abluebox3/Kconfig"
 source "board/nxp/s32g274aemu/Kconfig"
 
diff --git a/board/nxp/aptiv_cvc_sousa/Kconfig b/board/nxp/aptiv_cvc_sousa/Kconfig
new file mode 100644
index 0000000000..4eab69ed98
--- /dev/null
+++ b/board/nxp/aptiv_cvc_sousa/Kconfig
@@ -0,0 +1,15 @@
+# SPDX-License-Identifier: GPL-2.0+
+# Copyright 2022 NXP
+
+if TARGET_APTIV_CVC_SOUSA
+
+config SYS_CONFIG_NAME
+	default "s32g2xxaevb"
+
+config SYS_BOARD
+	default "s32g2xxaevb"
+
+config NR_DRAM_BANKS
+	default 2
+
+endif
diff --git a/board/nxp/aptiv_cvc_sousa/Makefile b/board/nxp/aptiv_cvc_sousa/Makefile
new file mode 100644
index 0000000000..9bbb5c34ab
--- /dev/null
+++ b/board/nxp/aptiv_cvc_sousa/Makefile
@@ -0,0 +1,7 @@
+#
+# Copyright 2022 NXP
+#
+# SPDX-License-Identifier:      GPL-2.0+
+#
+
+obj-y += ../s32-cc/s32g/
diff --git a/configs/aptiv_cvc_sousa_defconfig b/configs/aptiv_cvc_sousa_defconfig
new file mode 100644
index 0000000000..3342abb576
--- /dev/null
+++ b/configs/aptiv_cvc_sousa_defconfig
@@ -0,0 +1,80 @@
+CONFIG_ARM=y
+CONFIG_ARM_SMCCC=y
+CONFIG_ARCH_S32G2=y
+CONFIG_SYS_TEXT_BASE=0x340a0000
+CONFIG_ENV_SIZE=0x2000
+CONFIG_ENV_SECT_SIZE=0x2000
+CONFIG_ENV_OFFSET=0x1e0000
+CONFIG_NR_DRAM_BANKS=1
+CONFIG_TARGET_APTIV_CVC_SOUSA=y
+CONFIG_S32_LPDDR4=y
+CONFIG_DISTRO_DEFAULTS=y
+# CONFIG_SYS_MALLOC_F is not set
+CONFIG_TOOLS_DEBUG=y
+CONFIG_FIT=y
+CONFIG_SD_BOOT=y
+CONFIG_USE_BOOTARGS=y
+CONFIG_MD5SUM_VERIFY=y
+CONFIG_DEFAULT_DEVICE_TREE="aptiv-cvc-sousa"
+CONFIG_ENV_IS_IN_MMC=y
+CONFIG_NET_RANDOM_ETHADDR=y
+CONFIG_DM=y
+# CONFIG_DM_DEVICE_REMOVE is not set
+CONFIG_DM_I2C=y
+CONFIG_SYS_I2C_MXC=y
+CONFIG_MISC=y
+CONFIG_I2C_EEPROM=y
+CONFIG_SYS_EEPROM_SIZE=128
+CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS=10
+CONFIG_DM_MMC=y
+CONFIG_FSL_USDHC=y
+CONFIG_DM_SPI_FLASH=y
+# CONFIG_SPI_FLASH_BAR is not set
+CONFIG_SPI_FLASH_MACRONIX=y
+CONFIG_PHY_AQUANTIA=y
+CONFIG_PHY_BROADCOM=y
+CONFIG_PHY_MICREL=y
+CONFIG_PHY_MICREL_KSZ90X1=y
+CONFIG_PHY_FIXED=y
+CONFIG_DM_ETH=y
+CONFIG_FSL_PFENG=y
+CONFIG_FSL_PFENG_EMAC_1_RGMII=y
+CONFIG_DWC_ETH_QOS_DEVICES=y
+CONFIG_DWC_ETH_QOS_S32CC=y
+CONFIG_RGMII=y
+CONFIG_PCI=y
+CONFIG_DM_PCI=y
+CONFIG_PCIE_S32GEN1=y
+CONFIG_PHY=y
+#CONFIG_SAF1508BET_USB_PHY=y
+CONFIG_DM_PMIC=y
+CONFIG_DM_PMIC_VR5510=y
+CONFIG_FSL_LINFLEXUART=y
+CONFIG_SPI=y
+CONFIG_DM_SPI=y
+CONFIG_FSL_DSPI=y
+CONFIG_FSL_QSPI=y
+#CONFIG_SJA1105=y
+CONFIG_USB=y
+CONFIG_DM_USB=y
+CONFIG_USB_EHCI_HCD=y
+CONFIG_USB_ULPI_VIEWPORT=y
+CONFIG_USB_ULPI=y
+# CONFIG_EFI_LOADER is not set
+CONFIG_CMD_CPU=y
+CONFIG_CMD_EEPROM=y
+CONFIG_CMD_MD5SUM=y
+CONFIG_CMD_MEMTEST=y
+CONFIG_CMD_ADC=y
+CONFIG_CMD_CLK=y
+CONFIG_CMD_DM=y
+CONFIG_CMD_FUSE=y
+CONFIG_CMD_GPIO=y
+CONFIG_CMD_I2C=y
+CONFIG_CMD_MMC=y
+CONFIG_CMD_PCI=y
+CONFIG_CMD_SPI=y
+CONFIG_CMD_CACHE=y
+CONFIG_CMD_TIMER=y
+CONFIG_CMD_PMIC=y
+CONFIG_CMD_SMC=y
diff --git a/drivers/net/dwc_eth_qos_s32cc.c b/drivers/net/dwc_eth_qos_s32cc.c
index 668e7136f3..3af176faed 100644
--- a/drivers/net/dwc_eth_qos_s32cc.c
+++ b/drivers/net/dwc_eth_qos_s32cc.c
@@ -364,6 +364,7 @@ static int check_sgmii_cfg(int gmac_no)
 	enum serdes_xpcs_mode_gen2 mode, desired_mode1, desired_mode2;
 
 #if defined(CONFIG_TARGET_S32G2XXAEVB) || \
+	defined(CONFIG_TARGET_APTIV_CVC_SOUSA) || \
 	defined(CONFIG_TARGET_S32G3XXAEVB) || \
 	defined(CONFIG_NXP_S32GRDB_BOARD)  || \
 	defined(CONFIG_TARGET_S32G399AEMU)
diff --git a/include/configs/s32g2xxaevb.h b/include/configs/s32g2xxaevb.h
index 263a511ca6..d07282808b 100644
--- a/include/configs/s32g2xxaevb.h
+++ b/include/configs/s32g2xxaevb.h
@@ -9,13 +9,25 @@
 
 #define EXTRA_BOOTCOMMAND		PFE_INIT_CMD
 #define EXTRA_BOOT_ARGS			PFE_EXTRA_BOOT_ARGS
-#define FDT_FILE			"fsl-s32g2xxa-evb.dtb"
 
+#if defined(CONFIG_TARGET_APTIV_CVC_SOUSA)
+
+#define FDT_FILE			"fsl-s32g274a-aptiv.dtb"
+#ifdef CONFIG_FSL_PFENG
+#  define PFENG_MODE "disable,sgmii,none,sgmii"
+#  define PFENG_EMAC "0"
+#endif
+
+#else
+
+#define FDT_FILE			"fsl-s32g2xxa-evb.dtb"
 #ifdef CONFIG_FSL_PFENG
 #  define PFENG_MODE "enable,none,rgmii,rgmii"
 #  define PFENG_EMAC "1"
 #endif
 
+#endif
+
 #if defined(CONFIG_USB)
 #  define CONFIG_MXC_USB_PORTSC		PORT_PTS_ULPI
 #  define CONFIG_USB_EHCI_MX6
-- 
2.25.1

