<stg><name>convolution</name>


<trans_list>

<trans id="161" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="162" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:1 %filter_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %filter

]]></Node>
<StgValue><ssdm name="filter_read"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="2">
<![CDATA[
entry:2 %idxprom = zext i2 %filter_read

]]></Node>
<StgValue><ssdm name="idxprom"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:3 %conv_biases_addr = getelementptr i32 %conv_biases, i64 0, i64 %idxprom

]]></Node>
<StgValue><ssdm name="conv_biases_addr"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="2">
<![CDATA[
entry:4 %conv_biases_load = load i2 %conv_biases_addr

]]></Node>
<StgValue><ssdm name="conv_biases_load"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:5 %conv_weights_0_0_addr = getelementptr i32 %conv_weights_0_0, i64 0, i64 %idxprom

]]></Node>
<StgValue><ssdm name="conv_weights_0_0_addr"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:6 %conv_weights_0_1_addr = getelementptr i32 %conv_weights_0_1, i64 0, i64 %idxprom

]]></Node>
<StgValue><ssdm name="conv_weights_0_1_addr"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:7 %conv_weights_0_2_addr = getelementptr i32 %conv_weights_0_2, i64 0, i64 %idxprom

]]></Node>
<StgValue><ssdm name="conv_weights_0_2_addr"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:8 %conv_weights_0_3_addr = getelementptr i32 %conv_weights_0_3, i64 0, i64 %idxprom

]]></Node>
<StgValue><ssdm name="conv_weights_0_3_addr"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:9 %conv_weights_0_4_addr = getelementptr i32 %conv_weights_0_4, i64 0, i64 %idxprom

]]></Node>
<StgValue><ssdm name="conv_weights_0_4_addr"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:10 %conv_weights_0_5_addr = getelementptr i32 %conv_weights_0_5, i64 0, i64 %idxprom

]]></Node>
<StgValue><ssdm name="conv_weights_0_5_addr"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:11 %conv_weights_0_6_addr = getelementptr i32 %conv_weights_0_6, i64 0, i64 %idxprom

]]></Node>
<StgValue><ssdm name="conv_weights_0_6_addr"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:12 %conv_weights_1_0_addr = getelementptr i32 %conv_weights_1_0, i64 0, i64 %idxprom

]]></Node>
<StgValue><ssdm name="conv_weights_1_0_addr"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:13 %conv_weights_1_1_addr = getelementptr i32 %conv_weights_1_1, i64 0, i64 %idxprom

]]></Node>
<StgValue><ssdm name="conv_weights_1_1_addr"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:14 %conv_weights_1_2_addr = getelementptr i32 %conv_weights_1_2, i64 0, i64 %idxprom

]]></Node>
<StgValue><ssdm name="conv_weights_1_2_addr"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:15 %conv_weights_1_3_addr = getelementptr i32 %conv_weights_1_3, i64 0, i64 %idxprom

]]></Node>
<StgValue><ssdm name="conv_weights_1_3_addr"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:16 %conv_weights_1_4_addr = getelementptr i32 %conv_weights_1_4, i64 0, i64 %idxprom

]]></Node>
<StgValue><ssdm name="conv_weights_1_4_addr"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:17 %conv_weights_1_5_addr = getelementptr i32 %conv_weights_1_5, i64 0, i64 %idxprom

]]></Node>
<StgValue><ssdm name="conv_weights_1_5_addr"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:18 %conv_weights_1_6_addr = getelementptr i32 %conv_weights_1_6, i64 0, i64 %idxprom

]]></Node>
<StgValue><ssdm name="conv_weights_1_6_addr"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:19 %conv_weights_2_0_addr = getelementptr i32 %conv_weights_2_0, i64 0, i64 %idxprom

]]></Node>
<StgValue><ssdm name="conv_weights_2_0_addr"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:20 %conv_weights_2_1_addr = getelementptr i32 %conv_weights_2_1, i64 0, i64 %idxprom

]]></Node>
<StgValue><ssdm name="conv_weights_2_1_addr"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:21 %conv_weights_2_2_addr = getelementptr i32 %conv_weights_2_2, i64 0, i64 %idxprom

]]></Node>
<StgValue><ssdm name="conv_weights_2_2_addr"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:22 %conv_weights_2_3_addr = getelementptr i32 %conv_weights_2_3, i64 0, i64 %idxprom

]]></Node>
<StgValue><ssdm name="conv_weights_2_3_addr"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:23 %conv_weights_2_4_addr = getelementptr i32 %conv_weights_2_4, i64 0, i64 %idxprom

]]></Node>
<StgValue><ssdm name="conv_weights_2_4_addr"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:24 %conv_weights_2_5_addr = getelementptr i32 %conv_weights_2_5, i64 0, i64 %idxprom

]]></Node>
<StgValue><ssdm name="conv_weights_2_5_addr"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:25 %conv_weights_2_6_addr = getelementptr i32 %conv_weights_2_6, i64 0, i64 %idxprom

]]></Node>
<StgValue><ssdm name="conv_weights_2_6_addr"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:26 %conv_weights_3_0_addr = getelementptr i32 %conv_weights_3_0, i64 0, i64 %idxprom

]]></Node>
<StgValue><ssdm name="conv_weights_3_0_addr"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:27 %conv_weights_3_1_addr = getelementptr i32 %conv_weights_3_1, i64 0, i64 %idxprom

]]></Node>
<StgValue><ssdm name="conv_weights_3_1_addr"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:28 %conv_weights_3_2_addr = getelementptr i32 %conv_weights_3_2, i64 0, i64 %idxprom

]]></Node>
<StgValue><ssdm name="conv_weights_3_2_addr"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:29 %conv_weights_3_3_addr = getelementptr i32 %conv_weights_3_3, i64 0, i64 %idxprom

]]></Node>
<StgValue><ssdm name="conv_weights_3_3_addr"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:30 %conv_weights_3_4_addr = getelementptr i32 %conv_weights_3_4, i64 0, i64 %idxprom

]]></Node>
<StgValue><ssdm name="conv_weights_3_4_addr"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:31 %conv_weights_3_5_addr = getelementptr i32 %conv_weights_3_5, i64 0, i64 %idxprom

]]></Node>
<StgValue><ssdm name="conv_weights_3_5_addr"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:32 %conv_weights_3_6_addr = getelementptr i32 %conv_weights_3_6, i64 0, i64 %idxprom

]]></Node>
<StgValue><ssdm name="conv_weights_3_6_addr"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:33 %conv_weights_4_0_addr = getelementptr i32 %conv_weights_4_0, i64 0, i64 %idxprom

]]></Node>
<StgValue><ssdm name="conv_weights_4_0_addr"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:34 %conv_weights_4_1_addr = getelementptr i32 %conv_weights_4_1, i64 0, i64 %idxprom

]]></Node>
<StgValue><ssdm name="conv_weights_4_1_addr"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:35 %conv_weights_4_2_addr = getelementptr i32 %conv_weights_4_2, i64 0, i64 %idxprom

]]></Node>
<StgValue><ssdm name="conv_weights_4_2_addr"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:36 %conv_weights_4_3_addr = getelementptr i32 %conv_weights_4_3, i64 0, i64 %idxprom

]]></Node>
<StgValue><ssdm name="conv_weights_4_3_addr"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:37 %conv_weights_4_4_addr = getelementptr i32 %conv_weights_4_4, i64 0, i64 %idxprom

]]></Node>
<StgValue><ssdm name="conv_weights_4_4_addr"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:38 %conv_weights_4_5_addr = getelementptr i32 %conv_weights_4_5, i64 0, i64 %idxprom

]]></Node>
<StgValue><ssdm name="conv_weights_4_5_addr"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:39 %conv_weights_4_6_addr = getelementptr i32 %conv_weights_4_6, i64 0, i64 %idxprom

]]></Node>
<StgValue><ssdm name="conv_weights_4_6_addr"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:40 %conv_weights_5_0_addr = getelementptr i32 %conv_weights_5_0, i64 0, i64 %idxprom

]]></Node>
<StgValue><ssdm name="conv_weights_5_0_addr"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:41 %conv_weights_5_1_addr = getelementptr i32 %conv_weights_5_1, i64 0, i64 %idxprom

]]></Node>
<StgValue><ssdm name="conv_weights_5_1_addr"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:42 %conv_weights_5_2_addr = getelementptr i32 %conv_weights_5_2, i64 0, i64 %idxprom

]]></Node>
<StgValue><ssdm name="conv_weights_5_2_addr"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:43 %conv_weights_5_3_addr = getelementptr i32 %conv_weights_5_3, i64 0, i64 %idxprom

]]></Node>
<StgValue><ssdm name="conv_weights_5_3_addr"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:44 %conv_weights_5_4_addr = getelementptr i32 %conv_weights_5_4, i64 0, i64 %idxprom

]]></Node>
<StgValue><ssdm name="conv_weights_5_4_addr"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:45 %conv_weights_5_5_addr = getelementptr i32 %conv_weights_5_5, i64 0, i64 %idxprom

]]></Node>
<StgValue><ssdm name="conv_weights_5_5_addr"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:46 %conv_weights_5_6_addr = getelementptr i32 %conv_weights_5_6, i64 0, i64 %idxprom

]]></Node>
<StgValue><ssdm name="conv_weights_5_6_addr"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:47 %conv_weights_6_0_addr = getelementptr i32 %conv_weights_6_0, i64 0, i64 %idxprom

]]></Node>
<StgValue><ssdm name="conv_weights_6_0_addr"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:48 %conv_weights_6_1_addr = getelementptr i32 %conv_weights_6_1, i64 0, i64 %idxprom

]]></Node>
<StgValue><ssdm name="conv_weights_6_1_addr"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:49 %conv_weights_6_2_addr = getelementptr i32 %conv_weights_6_2, i64 0, i64 %idxprom

]]></Node>
<StgValue><ssdm name="conv_weights_6_2_addr"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:50 %conv_weights_6_3_addr = getelementptr i32 %conv_weights_6_3, i64 0, i64 %idxprom

]]></Node>
<StgValue><ssdm name="conv_weights_6_3_addr"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:51 %conv_weights_6_4_addr = getelementptr i32 %conv_weights_6_4, i64 0, i64 %idxprom

]]></Node>
<StgValue><ssdm name="conv_weights_6_4_addr"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:52 %conv_weights_6_5_addr = getelementptr i32 %conv_weights_6_5, i64 0, i64 %idxprom

]]></Node>
<StgValue><ssdm name="conv_weights_6_5_addr"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:53 %conv_weights_6_6_addr = getelementptr i32 %conv_weights_6_6, i64 0, i64 %idxprom

]]></Node>
<StgValue><ssdm name="conv_weights_6_6_addr"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="2">
<![CDATA[
entry:54 %conv_weights_0_0_load = load i2 %conv_weights_0_0_addr

]]></Node>
<StgValue><ssdm name="conv_weights_0_0_load"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="2">
<![CDATA[
entry:55 %conv_weights_0_1_load = load i2 %conv_weights_0_1_addr

]]></Node>
<StgValue><ssdm name="conv_weights_0_1_load"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="2">
<![CDATA[
entry:56 %conv_weights_0_2_load = load i2 %conv_weights_0_2_addr

]]></Node>
<StgValue><ssdm name="conv_weights_0_2_load"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="2">
<![CDATA[
entry:57 %conv_weights_0_3_load = load i2 %conv_weights_0_3_addr

]]></Node>
<StgValue><ssdm name="conv_weights_0_3_load"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="2">
<![CDATA[
entry:58 %conv_weights_0_4_load = load i2 %conv_weights_0_4_addr

]]></Node>
<StgValue><ssdm name="conv_weights_0_4_load"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="2">
<![CDATA[
entry:59 %conv_weights_0_5_load = load i2 %conv_weights_0_5_addr

]]></Node>
<StgValue><ssdm name="conv_weights_0_5_load"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="2">
<![CDATA[
entry:60 %conv_weights_0_6_load = load i2 %conv_weights_0_6_addr

]]></Node>
<StgValue><ssdm name="conv_weights_0_6_load"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="2">
<![CDATA[
entry:61 %conv_weights_1_0_load = load i2 %conv_weights_1_0_addr

]]></Node>
<StgValue><ssdm name="conv_weights_1_0_load"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="2">
<![CDATA[
entry:62 %conv_weights_1_1_load = load i2 %conv_weights_1_1_addr

]]></Node>
<StgValue><ssdm name="conv_weights_1_1_load"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="2">
<![CDATA[
entry:63 %conv_weights_1_2_load = load i2 %conv_weights_1_2_addr

]]></Node>
<StgValue><ssdm name="conv_weights_1_2_load"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="2">
<![CDATA[
entry:64 %conv_weights_1_3_load = load i2 %conv_weights_1_3_addr

]]></Node>
<StgValue><ssdm name="conv_weights_1_3_load"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="2">
<![CDATA[
entry:65 %conv_weights_1_4_load = load i2 %conv_weights_1_4_addr

]]></Node>
<StgValue><ssdm name="conv_weights_1_4_load"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="2">
<![CDATA[
entry:66 %conv_weights_1_5_load = load i2 %conv_weights_1_5_addr

]]></Node>
<StgValue><ssdm name="conv_weights_1_5_load"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="2">
<![CDATA[
entry:67 %conv_weights_1_6_load = load i2 %conv_weights_1_6_addr

]]></Node>
<StgValue><ssdm name="conv_weights_1_6_load"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="2">
<![CDATA[
entry:68 %conv_weights_2_0_load = load i2 %conv_weights_2_0_addr

]]></Node>
<StgValue><ssdm name="conv_weights_2_0_load"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="2">
<![CDATA[
entry:69 %conv_weights_2_1_load = load i2 %conv_weights_2_1_addr

]]></Node>
<StgValue><ssdm name="conv_weights_2_1_load"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="2">
<![CDATA[
entry:70 %conv_weights_2_2_load = load i2 %conv_weights_2_2_addr

]]></Node>
<StgValue><ssdm name="conv_weights_2_2_load"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="2">
<![CDATA[
entry:71 %conv_weights_2_3_load = load i2 %conv_weights_2_3_addr

]]></Node>
<StgValue><ssdm name="conv_weights_2_3_load"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="2">
<![CDATA[
entry:72 %conv_weights_2_4_load = load i2 %conv_weights_2_4_addr

]]></Node>
<StgValue><ssdm name="conv_weights_2_4_load"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="2">
<![CDATA[
entry:73 %conv_weights_2_5_load = load i2 %conv_weights_2_5_addr

]]></Node>
<StgValue><ssdm name="conv_weights_2_5_load"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="2">
<![CDATA[
entry:74 %conv_weights_2_6_load = load i2 %conv_weights_2_6_addr

]]></Node>
<StgValue><ssdm name="conv_weights_2_6_load"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="2">
<![CDATA[
entry:75 %conv_weights_3_0_load = load i2 %conv_weights_3_0_addr

]]></Node>
<StgValue><ssdm name="conv_weights_3_0_load"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="2">
<![CDATA[
entry:76 %conv_weights_3_1_load = load i2 %conv_weights_3_1_addr

]]></Node>
<StgValue><ssdm name="conv_weights_3_1_load"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="2">
<![CDATA[
entry:77 %conv_weights_3_2_load = load i2 %conv_weights_3_2_addr

]]></Node>
<StgValue><ssdm name="conv_weights_3_2_load"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="2">
<![CDATA[
entry:78 %conv_weights_3_3_load = load i2 %conv_weights_3_3_addr

]]></Node>
<StgValue><ssdm name="conv_weights_3_3_load"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="2">
<![CDATA[
entry:79 %conv_weights_3_4_load = load i2 %conv_weights_3_4_addr

]]></Node>
<StgValue><ssdm name="conv_weights_3_4_load"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="2">
<![CDATA[
entry:80 %conv_weights_3_5_load = load i2 %conv_weights_3_5_addr

]]></Node>
<StgValue><ssdm name="conv_weights_3_5_load"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="2">
<![CDATA[
entry:81 %conv_weights_3_6_load = load i2 %conv_weights_3_6_addr

]]></Node>
<StgValue><ssdm name="conv_weights_3_6_load"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="2">
<![CDATA[
entry:82 %conv_weights_4_0_load = load i2 %conv_weights_4_0_addr

]]></Node>
<StgValue><ssdm name="conv_weights_4_0_load"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="2">
<![CDATA[
entry:83 %conv_weights_4_1_load = load i2 %conv_weights_4_1_addr

]]></Node>
<StgValue><ssdm name="conv_weights_4_1_load"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="2">
<![CDATA[
entry:84 %conv_weights_4_2_load = load i2 %conv_weights_4_2_addr

]]></Node>
<StgValue><ssdm name="conv_weights_4_2_load"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="2">
<![CDATA[
entry:85 %conv_weights_4_3_load = load i2 %conv_weights_4_3_addr

]]></Node>
<StgValue><ssdm name="conv_weights_4_3_load"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="2">
<![CDATA[
entry:86 %conv_weights_4_4_load = load i2 %conv_weights_4_4_addr

]]></Node>
<StgValue><ssdm name="conv_weights_4_4_load"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="2">
<![CDATA[
entry:87 %conv_weights_4_5_load = load i2 %conv_weights_4_5_addr

]]></Node>
<StgValue><ssdm name="conv_weights_4_5_load"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="2">
<![CDATA[
entry:88 %conv_weights_4_6_load = load i2 %conv_weights_4_6_addr

]]></Node>
<StgValue><ssdm name="conv_weights_4_6_load"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="2">
<![CDATA[
entry:89 %conv_weights_5_0_load = load i2 %conv_weights_5_0_addr

]]></Node>
<StgValue><ssdm name="conv_weights_5_0_load"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="2">
<![CDATA[
entry:90 %conv_weights_5_1_load = load i2 %conv_weights_5_1_addr

]]></Node>
<StgValue><ssdm name="conv_weights_5_1_load"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="2">
<![CDATA[
entry:91 %conv_weights_5_2_load = load i2 %conv_weights_5_2_addr

]]></Node>
<StgValue><ssdm name="conv_weights_5_2_load"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="2">
<![CDATA[
entry:92 %conv_weights_5_3_load = load i2 %conv_weights_5_3_addr

]]></Node>
<StgValue><ssdm name="conv_weights_5_3_load"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="2">
<![CDATA[
entry:93 %conv_weights_5_4_load = load i2 %conv_weights_5_4_addr

]]></Node>
<StgValue><ssdm name="conv_weights_5_4_load"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="2">
<![CDATA[
entry:94 %conv_weights_5_5_load = load i2 %conv_weights_5_5_addr

]]></Node>
<StgValue><ssdm name="conv_weights_5_5_load"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="2">
<![CDATA[
entry:95 %conv_weights_5_6_load = load i2 %conv_weights_5_6_addr

]]></Node>
<StgValue><ssdm name="conv_weights_5_6_load"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="2">
<![CDATA[
entry:96 %conv_weights_6_0_load = load i2 %conv_weights_6_0_addr

]]></Node>
<StgValue><ssdm name="conv_weights_6_0_load"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="2">
<![CDATA[
entry:97 %conv_weights_6_1_load = load i2 %conv_weights_6_1_addr

]]></Node>
<StgValue><ssdm name="conv_weights_6_1_load"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="2">
<![CDATA[
entry:98 %conv_weights_6_2_load = load i2 %conv_weights_6_2_addr

]]></Node>
<StgValue><ssdm name="conv_weights_6_2_load"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="2">
<![CDATA[
entry:99 %conv_weights_6_3_load = load i2 %conv_weights_6_3_addr

]]></Node>
<StgValue><ssdm name="conv_weights_6_3_load"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="2">
<![CDATA[
entry:100 %conv_weights_6_4_load = load i2 %conv_weights_6_4_addr

]]></Node>
<StgValue><ssdm name="conv_weights_6_4_load"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="2">
<![CDATA[
entry:101 %conv_weights_6_5_load = load i2 %conv_weights_6_5_addr

]]></Node>
<StgValue><ssdm name="conv_weights_6_5_load"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="2">
<![CDATA[
entry:102 %conv_weights_6_6_load = load i2 %conv_weights_6_6_addr

]]></Node>
<StgValue><ssdm name="conv_weights_6_6_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="106" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="2">
<![CDATA[
entry:4 %conv_biases_load = load i2 %conv_biases_addr

]]></Node>
<StgValue><ssdm name="conv_biases_load"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="2">
<![CDATA[
entry:54 %conv_weights_0_0_load = load i2 %conv_weights_0_0_addr

]]></Node>
<StgValue><ssdm name="conv_weights_0_0_load"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="2">
<![CDATA[
entry:55 %conv_weights_0_1_load = load i2 %conv_weights_0_1_addr

]]></Node>
<StgValue><ssdm name="conv_weights_0_1_load"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="2">
<![CDATA[
entry:56 %conv_weights_0_2_load = load i2 %conv_weights_0_2_addr

]]></Node>
<StgValue><ssdm name="conv_weights_0_2_load"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="2">
<![CDATA[
entry:57 %conv_weights_0_3_load = load i2 %conv_weights_0_3_addr

]]></Node>
<StgValue><ssdm name="conv_weights_0_3_load"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="2">
<![CDATA[
entry:58 %conv_weights_0_4_load = load i2 %conv_weights_0_4_addr

]]></Node>
<StgValue><ssdm name="conv_weights_0_4_load"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="2">
<![CDATA[
entry:59 %conv_weights_0_5_load = load i2 %conv_weights_0_5_addr

]]></Node>
<StgValue><ssdm name="conv_weights_0_5_load"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="2">
<![CDATA[
entry:60 %conv_weights_0_6_load = load i2 %conv_weights_0_6_addr

]]></Node>
<StgValue><ssdm name="conv_weights_0_6_load"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="2">
<![CDATA[
entry:61 %conv_weights_1_0_load = load i2 %conv_weights_1_0_addr

]]></Node>
<StgValue><ssdm name="conv_weights_1_0_load"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="2">
<![CDATA[
entry:62 %conv_weights_1_1_load = load i2 %conv_weights_1_1_addr

]]></Node>
<StgValue><ssdm name="conv_weights_1_1_load"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="2">
<![CDATA[
entry:63 %conv_weights_1_2_load = load i2 %conv_weights_1_2_addr

]]></Node>
<StgValue><ssdm name="conv_weights_1_2_load"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="2">
<![CDATA[
entry:64 %conv_weights_1_3_load = load i2 %conv_weights_1_3_addr

]]></Node>
<StgValue><ssdm name="conv_weights_1_3_load"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="2">
<![CDATA[
entry:65 %conv_weights_1_4_load = load i2 %conv_weights_1_4_addr

]]></Node>
<StgValue><ssdm name="conv_weights_1_4_load"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="2">
<![CDATA[
entry:66 %conv_weights_1_5_load = load i2 %conv_weights_1_5_addr

]]></Node>
<StgValue><ssdm name="conv_weights_1_5_load"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="2">
<![CDATA[
entry:67 %conv_weights_1_6_load = load i2 %conv_weights_1_6_addr

]]></Node>
<StgValue><ssdm name="conv_weights_1_6_load"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="2">
<![CDATA[
entry:68 %conv_weights_2_0_load = load i2 %conv_weights_2_0_addr

]]></Node>
<StgValue><ssdm name="conv_weights_2_0_load"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="2">
<![CDATA[
entry:69 %conv_weights_2_1_load = load i2 %conv_weights_2_1_addr

]]></Node>
<StgValue><ssdm name="conv_weights_2_1_load"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="2">
<![CDATA[
entry:70 %conv_weights_2_2_load = load i2 %conv_weights_2_2_addr

]]></Node>
<StgValue><ssdm name="conv_weights_2_2_load"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="2">
<![CDATA[
entry:71 %conv_weights_2_3_load = load i2 %conv_weights_2_3_addr

]]></Node>
<StgValue><ssdm name="conv_weights_2_3_load"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="2">
<![CDATA[
entry:72 %conv_weights_2_4_load = load i2 %conv_weights_2_4_addr

]]></Node>
<StgValue><ssdm name="conv_weights_2_4_load"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="2">
<![CDATA[
entry:73 %conv_weights_2_5_load = load i2 %conv_weights_2_5_addr

]]></Node>
<StgValue><ssdm name="conv_weights_2_5_load"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="2">
<![CDATA[
entry:74 %conv_weights_2_6_load = load i2 %conv_weights_2_6_addr

]]></Node>
<StgValue><ssdm name="conv_weights_2_6_load"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="2">
<![CDATA[
entry:75 %conv_weights_3_0_load = load i2 %conv_weights_3_0_addr

]]></Node>
<StgValue><ssdm name="conv_weights_3_0_load"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="2">
<![CDATA[
entry:76 %conv_weights_3_1_load = load i2 %conv_weights_3_1_addr

]]></Node>
<StgValue><ssdm name="conv_weights_3_1_load"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="2">
<![CDATA[
entry:77 %conv_weights_3_2_load = load i2 %conv_weights_3_2_addr

]]></Node>
<StgValue><ssdm name="conv_weights_3_2_load"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="2">
<![CDATA[
entry:78 %conv_weights_3_3_load = load i2 %conv_weights_3_3_addr

]]></Node>
<StgValue><ssdm name="conv_weights_3_3_load"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="2">
<![CDATA[
entry:79 %conv_weights_3_4_load = load i2 %conv_weights_3_4_addr

]]></Node>
<StgValue><ssdm name="conv_weights_3_4_load"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="2">
<![CDATA[
entry:80 %conv_weights_3_5_load = load i2 %conv_weights_3_5_addr

]]></Node>
<StgValue><ssdm name="conv_weights_3_5_load"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="2">
<![CDATA[
entry:81 %conv_weights_3_6_load = load i2 %conv_weights_3_6_addr

]]></Node>
<StgValue><ssdm name="conv_weights_3_6_load"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="2">
<![CDATA[
entry:82 %conv_weights_4_0_load = load i2 %conv_weights_4_0_addr

]]></Node>
<StgValue><ssdm name="conv_weights_4_0_load"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="2">
<![CDATA[
entry:83 %conv_weights_4_1_load = load i2 %conv_weights_4_1_addr

]]></Node>
<StgValue><ssdm name="conv_weights_4_1_load"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="2">
<![CDATA[
entry:84 %conv_weights_4_2_load = load i2 %conv_weights_4_2_addr

]]></Node>
<StgValue><ssdm name="conv_weights_4_2_load"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="2">
<![CDATA[
entry:85 %conv_weights_4_3_load = load i2 %conv_weights_4_3_addr

]]></Node>
<StgValue><ssdm name="conv_weights_4_3_load"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="2">
<![CDATA[
entry:86 %conv_weights_4_4_load = load i2 %conv_weights_4_4_addr

]]></Node>
<StgValue><ssdm name="conv_weights_4_4_load"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="2">
<![CDATA[
entry:87 %conv_weights_4_5_load = load i2 %conv_weights_4_5_addr

]]></Node>
<StgValue><ssdm name="conv_weights_4_5_load"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="2">
<![CDATA[
entry:88 %conv_weights_4_6_load = load i2 %conv_weights_4_6_addr

]]></Node>
<StgValue><ssdm name="conv_weights_4_6_load"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="2">
<![CDATA[
entry:89 %conv_weights_5_0_load = load i2 %conv_weights_5_0_addr

]]></Node>
<StgValue><ssdm name="conv_weights_5_0_load"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="2">
<![CDATA[
entry:90 %conv_weights_5_1_load = load i2 %conv_weights_5_1_addr

]]></Node>
<StgValue><ssdm name="conv_weights_5_1_load"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="2">
<![CDATA[
entry:91 %conv_weights_5_2_load = load i2 %conv_weights_5_2_addr

]]></Node>
<StgValue><ssdm name="conv_weights_5_2_load"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="2">
<![CDATA[
entry:92 %conv_weights_5_3_load = load i2 %conv_weights_5_3_addr

]]></Node>
<StgValue><ssdm name="conv_weights_5_3_load"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="2">
<![CDATA[
entry:93 %conv_weights_5_4_load = load i2 %conv_weights_5_4_addr

]]></Node>
<StgValue><ssdm name="conv_weights_5_4_load"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="2">
<![CDATA[
entry:94 %conv_weights_5_5_load = load i2 %conv_weights_5_5_addr

]]></Node>
<StgValue><ssdm name="conv_weights_5_5_load"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="2">
<![CDATA[
entry:95 %conv_weights_5_6_load = load i2 %conv_weights_5_6_addr

]]></Node>
<StgValue><ssdm name="conv_weights_5_6_load"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="2">
<![CDATA[
entry:96 %conv_weights_6_0_load = load i2 %conv_weights_6_0_addr

]]></Node>
<StgValue><ssdm name="conv_weights_6_0_load"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="2">
<![CDATA[
entry:97 %conv_weights_6_1_load = load i2 %conv_weights_6_1_addr

]]></Node>
<StgValue><ssdm name="conv_weights_6_1_load"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="2">
<![CDATA[
entry:98 %conv_weights_6_2_load = load i2 %conv_weights_6_2_addr

]]></Node>
<StgValue><ssdm name="conv_weights_6_2_load"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="2">
<![CDATA[
entry:99 %conv_weights_6_3_load = load i2 %conv_weights_6_3_addr

]]></Node>
<StgValue><ssdm name="conv_weights_6_3_load"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="2">
<![CDATA[
entry:100 %conv_weights_6_4_load = load i2 %conv_weights_6_4_addr

]]></Node>
<StgValue><ssdm name="conv_weights_6_4_load"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="2">
<![CDATA[
entry:101 %conv_weights_6_5_load = load i2 %conv_weights_6_5_addr

]]></Node>
<StgValue><ssdm name="conv_weights_6_5_load"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="2">
<![CDATA[
entry:102 %conv_weights_6_6_load = load i2 %conv_weights_6_6_addr

]]></Node>
<StgValue><ssdm name="conv_weights_6_6_load"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:103 %empty = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="0">
<![CDATA[
entry:104 %call_ln38 = call void @convolution_Pipeline_conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols, i32 %pad_img, i32 %conv_weights_0_0_load, i32 %conv_weights_0_1_load, i32 %conv_weights_0_2_load, i32 %conv_weights_0_3_load, i32 %conv_weights_0_4_load, i32 %conv_weights_0_5_load, i32 %conv_weights_0_6_load, i32 %conv_weights_1_0_load, i32 %conv_weights_1_1_load, i32 %conv_weights_1_2_load, i32 %conv_weights_1_3_load, i32 %conv_weights_1_4_load, i32 %conv_weights_1_5_load, i32 %conv_weights_1_6_load, i32 %conv_weights_2_0_load, i32 %conv_weights_2_1_load, i32 %conv_weights_2_2_load, i32 %conv_weights_2_3_load, i32 %conv_weights_2_4_load, i32 %conv_weights_2_5_load, i32 %conv_weights_2_6_load, i32 %conv_weights_3_0_load, i32 %conv_weights_3_1_load, i32 %conv_weights_3_2_load, i32 %conv_weights_3_3_load, i32 %conv_weights_3_4_load, i32 %conv_weights_3_5_load, i32 %conv_weights_3_6_load, i32 %conv_weights_4_0_load, i32 %conv_weights_4_1_load, i32 %conv_weights_4_2_load, i32 %conv_weights_4_3_load, i32 %conv_weights_4_4_load, i32 %conv_weights_4_5_load, i32 %conv_weights_4_6_load, i32 %conv_weights_5_0_load, i32 %conv_weights_5_1_load, i32 %conv_weights_5_2_load, i32 %conv_weights_5_3_load, i32 %conv_weights_5_4_load, i32 %conv_weights_5_5_load, i32 %conv_weights_5_6_load, i32 %conv_weights_6_0_load, i32 %conv_weights_6_1_load, i32 %conv_weights_6_2_load, i32 %conv_weights_6_3_load, i32 %conv_weights_6_4_load, i32 %conv_weights_6_5_load, i32 %conv_weights_6_6_load, i32 %conv_biases_load, i32 %conv_to_pool_streams_0

]]></Node>
<StgValue><ssdm name="call_ln38"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="158" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_to_pool_streams_0, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="0">
<![CDATA[
entry:104 %call_ln38 = call void @convolution_Pipeline_conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols, i32 %pad_img, i32 %conv_weights_0_0_load, i32 %conv_weights_0_1_load, i32 %conv_weights_0_2_load, i32 %conv_weights_0_3_load, i32 %conv_weights_0_4_load, i32 %conv_weights_0_5_load, i32 %conv_weights_0_6_load, i32 %conv_weights_1_0_load, i32 %conv_weights_1_1_load, i32 %conv_weights_1_2_load, i32 %conv_weights_1_3_load, i32 %conv_weights_1_4_load, i32 %conv_weights_1_5_load, i32 %conv_weights_1_6_load, i32 %conv_weights_2_0_load, i32 %conv_weights_2_1_load, i32 %conv_weights_2_2_load, i32 %conv_weights_2_3_load, i32 %conv_weights_2_4_load, i32 %conv_weights_2_5_load, i32 %conv_weights_2_6_load, i32 %conv_weights_3_0_load, i32 %conv_weights_3_1_load, i32 %conv_weights_3_2_load, i32 %conv_weights_3_3_load, i32 %conv_weights_3_4_load, i32 %conv_weights_3_5_load, i32 %conv_weights_3_6_load, i32 %conv_weights_4_0_load, i32 %conv_weights_4_1_load, i32 %conv_weights_4_2_load, i32 %conv_weights_4_3_load, i32 %conv_weights_4_4_load, i32 %conv_weights_4_5_load, i32 %conv_weights_4_6_load, i32 %conv_weights_5_0_load, i32 %conv_weights_5_1_load, i32 %conv_weights_5_2_load, i32 %conv_weights_5_3_load, i32 %conv_weights_5_4_load, i32 %conv_weights_5_5_load, i32 %conv_weights_5_6_load, i32 %conv_weights_6_0_load, i32 %conv_weights_6_1_load, i32 %conv_weights_6_2_load, i32 %conv_weights_6_3_load, i32 %conv_weights_6_4_load, i32 %conv_weights_6_5_load, i32 %conv_weights_6_6_load, i32 %conv_biases_load, i32 %conv_to_pool_streams_0

]]></Node>
<StgValue><ssdm name="call_ln38"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0">
<![CDATA[
entry:105 %ret_ln49 = ret

]]></Node>
<StgValue><ssdm name="ret_ln49"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
