

================================================================
== Vitis HLS Report for 'load'
================================================================
* Date:           Mon Nov 28 01:28:51 2022

* Version:        2020.2.2 (Build 3118627 on Tue Feb  9 05:13:49 MST 2021)
* Project:        hotspot3D.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.431 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   271129|   271129|  0.903 ms|  0.903 ms|  271129|  271129|     none|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_58_1                   |   271128|   271128|      4108|          -|          -|    66|        no|
        | + VITIS_LOOP_59_2_VITIS_LOOP_60_3  |     4097|     4097|         3|          1|          1|  4096|       yes|
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     292|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     151|    -|
|Register             |        -|     -|      220|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|      220|     443|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln58_fu_369_p2                 |         +|   0|  0|  14|           7|           1|
    |add_ln59_1_fu_519_p2               |         +|   0|  0|  17|          10|           1|
    |add_ln59_2_fu_507_p2               |         +|   0|  0|  20|          13|           1|
    |add_ln59_fu_482_p2                 |         +|   0|  0|  71|          64|          64|
    |add_ln60_fu_555_p2                 |         +|   0|  0|  12|           4|           1|
    |empty_66_fu_389_p2                 |         +|   0|  0|  18|          11|          11|
    |empty_67_fu_420_p2                 |         +|   0|  0|  18|          11|          11|
    |empty_68_fu_452_p2                 |         +|   0|  0|  18|          11|           9|
    |tmp1_fu_410_p2                     |         +|   0|  0|  15|           8|           2|
    |tmp_fu_359_p2                      |         +|   0|  0|  17|          10|           2|
    |ap_block_pp0_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_state12_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |icmp_fu_404_p2                     |      icmp|   0|  0|   8|           2|           1|
    |icmp_ln58_fu_375_p2                |      icmp|   0|  0|  10|           7|           7|
    |icmp_ln59_fu_513_p2                |      icmp|   0|  0|  12|          13|          14|
    |icmp_ln60_fu_525_p2                |      icmp|   0|  0|   9|           4|           5|
    |empty_69_fu_458_p2                 |        or|   0|  0|   2|           1|           1|
    |select_ln59_1_fu_539_p3            |    select|   0|  0|  10|           1|          10|
    |select_ln59_fu_531_p3              |    select|   0|  0|   4|           1|           1|
    |ty_fu_463_p3                       |    select|   0|  0|  11|           1|          11|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 292|         182|         157|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  65|         13|    1|         13|
    |ap_enable_reg_pp0_iter1     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2     |  14|          3|    1|          3|
    |ap_phi_mux_x_phi_fu_333_p4  |   9|          2|   10|         20|
    |gmem1_blk_n_AR              |   9|          2|    1|          2|
    |gmem1_blk_n_R               |   9|          2|    1|          2|
    |indvar_flatten_reg_318      |   9|          2|   13|         26|
    |x_reg_329                   |   9|          2|   10|         20|
    |y_reg_306                   |   9|          2|    7|         14|
    |z_reg_340                   |   9|          2|    4|          8|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 151|         32|   49|        110|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |add_ln58_reg_595                 |   7|   0|    7|          0|
    |ap_CS_fsm                        |  12|   0|   12|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |empty_66_reg_603                 |  11|   0|   11|          0|
    |empty_67_reg_613                 |  11|   0|   11|          0|
    |gmem1_addr_read_reg_649          |  32|   0|   32|          0|
    |gmem1_addr_reg_624               |  64|   0|   64|          0|
    |icmp_ln59_reg_635                |   1|   0|    1|          0|
    |icmp_ln59_reg_635_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_reg_608                     |   1|   0|    1|          0|
    |indvar_flatten_reg_318           |  13|   0|   13|          0|
    |row_cast6_reg_585                |   9|   0|   11|          2|
    |select_ln59_1_reg_639            |  10|   0|   10|          0|
    |tmp_21_reg_618                   |   1|   0|    1|          0|
    |tmp_cast_reg_590                 |  11|   0|   11|          0|
    |trunc_ln59_reg_644               |   9|   0|    9|          0|
    |trunc_ln63_reg_661               |   3|   0|    3|          0|
    |x_reg_329                        |  10|   0|   10|          0|
    |y_reg_306                        |   7|   0|    7|          0|
    |z_reg_340                        |   4|   0|    4|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 220|   0|  222|          2|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|          load|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|          load|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|          load|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|          load|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|          load|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|          load|  return value|
|m_axi_gmem1_AWVALID   |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWREADY   |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWADDR    |  out|   64|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWID      |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWLEN     |  out|   32|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWSIZE    |  out|    3|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWBURST   |  out|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWLOCK    |  out|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWCACHE   |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWPROT    |  out|    3|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWQOS     |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWREGION  |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWUSER    |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WVALID    |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WREADY    |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WDATA     |  out|   32|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WSTRB     |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WLAST     |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WID       |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WUSER     |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARVALID   |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARREADY   |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARADDR    |  out|   64|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARID      |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARLEN     |  out|   32|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARSIZE    |  out|    3|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARBURST   |  out|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARLOCK    |  out|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARCACHE   |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARPROT    |  out|    3|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARQOS     |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARREGION  |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARUSER    |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RVALID    |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RREADY    |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RDATA     |   in|   32|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RLAST     |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RID       |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RUSER     |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RRESP     |   in|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BVALID    |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BREADY    |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BRESP     |   in|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BID       |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BUSER     |   in|    1|       m_axi|         gmem1|       pointer|
|dst_address1          |  out|   16|   ap_memory|           dst|         array|
|dst_ce1               |  out|    1|   ap_memory|           dst|         array|
|dst_we1               |  out|    1|   ap_memory|           dst|         array|
|dst_d1                |  out|   32|   ap_memory|           dst|         array|
|dst1_address1         |  out|   16|   ap_memory|          dst1|         array|
|dst1_ce1              |  out|    1|   ap_memory|          dst1|         array|
|dst1_we1              |  out|    1|   ap_memory|          dst1|         array|
|dst1_d1               |  out|   32|   ap_memory|          dst1|         array|
|dst2_address1         |  out|   16|   ap_memory|          dst2|         array|
|dst2_ce1              |  out|    1|   ap_memory|          dst2|         array|
|dst2_we1              |  out|    1|   ap_memory|          dst2|         array|
|dst2_d1               |  out|   32|   ap_memory|          dst2|         array|
|dst3_address1         |  out|   16|   ap_memory|          dst3|         array|
|dst3_ce1              |  out|    1|   ap_memory|          dst3|         array|
|dst3_we1              |  out|    1|   ap_memory|          dst3|         array|
|dst3_d1               |  out|   32|   ap_memory|          dst3|         array|
|dst4_address1         |  out|   16|   ap_memory|          dst4|         array|
|dst4_ce1              |  out|    1|   ap_memory|          dst4|         array|
|dst4_we1              |  out|    1|   ap_memory|          dst4|         array|
|dst4_d1               |  out|   32|   ap_memory|          dst4|         array|
|dst5_address1         |  out|   16|   ap_memory|          dst5|         array|
|dst5_ce1              |  out|    1|   ap_memory|          dst5|         array|
|dst5_we1              |  out|    1|   ap_memory|          dst5|         array|
|dst5_d1               |  out|   32|   ap_memory|          dst5|         array|
|dst6_address1         |  out|   16|   ap_memory|          dst6|         array|
|dst6_ce1              |  out|    1|   ap_memory|          dst6|         array|
|dst6_we1              |  out|    1|   ap_memory|          dst6|         array|
|dst6_d1               |  out|   32|   ap_memory|          dst6|         array|
|dst7_address1         |  out|   16|   ap_memory|          dst7|         array|
|dst7_ce1              |  out|    1|   ap_memory|          dst7|         array|
|dst7_we1              |  out|    1|   ap_memory|          dst7|         array|
|dst7_d1               |  out|   32|   ap_memory|          dst7|         array|
|src                   |   in|   64|     ap_none|           src|        scalar|
|row                   |   in|    9|     ap_none|           row|        scalar|
+----------------------+-----+-----+------------+--------------+--------------+

