// Seed: 1805966801
module module_0;
  logic [7:0] id_1;
  assign id_1[1] = id_1 == -1;
  logic id_2;
  ;
  wire id_3;
  assign id_2 = -1;
endmodule
module module_1 (
    input  tri0 id_0,
    input  tri  id_1,
    output tri  id_2,
    input  tri1 id_3
);
  wire id_5;
  module_0 modCall_1 ();
  wire id_6;
  ;
endmodule
module module_2 (
    input tri0 id_0,
    output supply0 id_1,
    output tri id_2,
    output supply1 id_3,
    output wor id_4,
    input wand id_5,
    output uwire id_6,
    output uwire id_7
    , id_13,
    output wire id_8,
    input wire id_9,
    input tri id_10,
    output tri id_11
    , id_14
);
  wire id_15;
  module_0 modCall_1 ();
  wire id_16;
endmodule
