==28311== Cachegrind, a cache and branch-prediction profiler
==28311== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==28311== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==28311== Command: ./mser .
==28311== 
--28311-- warning: L3 cache found, using its data for the LL simulation.
--28311-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--28311-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.062500
==28311== 
==28311== Process terminating with default action of signal 15 (SIGTERM)
==28311==    at 0x10CB68: mser (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==28311==    by 0x108B07: main (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==28311== 
==28311== I   refs:      1,830,444,209
==28311== I1  misses:            1,206
==28311== LLi misses:            1,202
==28311== I1  miss rate:          0.00%
==28311== LLi miss rate:          0.00%
==28311== 
==28311== D   refs:        764,927,106  (517,935,932 rd   + 246,991,174 wr)
==28311== D1  misses:        1,698,021  (    521,479 rd   +   1,176,542 wr)
==28311== LLd misses:        1,591,967  (    431,262 rd   +   1,160,705 wr)
==28311== D1  miss rate:           0.2% (        0.1%     +         0.5%  )
==28311== LLd miss rate:           0.2% (        0.1%     +         0.5%  )
==28311== 
==28311== LL refs:           1,699,227  (    522,685 rd   +   1,176,542 wr)
==28311== LL misses:         1,593,169  (    432,464 rd   +   1,160,705 wr)
==28311== LL miss rate:            0.1% (        0.0%     +         0.5%  )
