2018-07-11 11:38:41,145 INFO The file: ./tests\TRS.RTECONFIG.CHECK.001\input\ASWC_A26\arxml\ASWC_A26.aswc.arxml is well-formed
2018-07-11 11:38:41,145 INFO The file: ./tests\TRS.RTECONFIG.CHECK.001\input\ASWC_A26\arxml\ASWC_A26.aswc.arxml is valid with the provided xsd schema
2018-07-11 11:38:41,161 INFO The file: ./tests\TRS.RTECONFIG.CHECK.001\rte_config\ExempleEventsConstraints.xml is well-formed
2018-07-11 11:38:41,161 WARNING The file: ./tests\TRS.RTECONFIG.CHECK.001\rte_config\ExempleEventsConstraints.xml is NOT valid with the provided xsd schema
2018-07-11 11:38:41,161 INFO The file: ./tests\TRS.RTECONFIG.CHECK.001\rte_config\ExempleSwcAllocation.xml is well-formed
2018-07-11 11:38:41,161 WARNING The file: ./tests\TRS.RTECONFIG.CHECK.001\rte_config\ExempleSwcAllocation.xml is NOT valid with the provided xsd schema
2018-07-11 11:38:41,161 INFO The file: ./tests\TRS.RTECONFIG.CHECK.001\rte_config\ExempleEventsConstraints.xml is well-formed
2018-07-11 11:38:41,161 WARNING The file: ./tests\TRS.RTECONFIG.CHECK.001\rte_config\ExempleEventsConstraints.xml is NOT valid with the provided xsd schema
2018-07-11 11:38:41,161 INFO The file: ./tests\TRS.RTECONFIG.CHECK.001\rte_config\ExempleSwcAllocation.xml is well-formed
2018-07-11 11:38:41,161 INFO The file: ./tests\TRS.RTECONFIG.CHECK.001\rte_config\ExempleSwcAllocation.xml is valid with the provided xsd schema
2018-07-11 11:38:41,161 ERROR There is a cycle in task sequencing: dsce_rMain => RUNI_A26_EXIT => RUNPI_ASWC_A26_ENTRY => dsce_rMain
