//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_12 // -- Begin function triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_12
.global .align 1 .b8 _$_str[11] = {95, 95, 67, 85, 68, 65, 95, 70, 84, 90};
.global .align 1 .b8 _$_str_$_2[17] = {95, 95, 67, 85, 68, 65, 95, 80, 82, 69, 67, 95, 83, 81, 82, 84};
                                        // @triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_12
.visible .entry triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_12(
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_12_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_12_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_12_param_2,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_12_param_3,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_12_param_4,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_12_param_5,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_12_param_6,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_12_param_7,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_12_param_8,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_12_param_9,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_12_param_10,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_12_param_11,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_12_param_12,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_12_param_13,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_12_param_14,
	.param .u32 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_12_param_15
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<21>;
	.reg .b32 	%r<45>;
	.reg .f32 	%f<30>;
	.reg .b64 	%rd<67>;
	.loc	1 19 0                          // ctqbla5cxppnueng72sn2a7qk7yfh4tvzqrbmqw4qiaupde65c76.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // ctqbla5cxppnueng72sn2a7qk7yfh4tvzqrbmqw4qiaupde65c76.py:19:0

// %bb.0:                               // %__nv_sqrtf.exit
	ld.param.u64 	%rd23, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_12_param_0];
	ld.param.u64 	%rd24, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_12_param_1];
$L__tmp0:
	.loc	1 21 28                         // ctqbla5cxppnueng72sn2a7qk7yfh4tvzqrbmqw4qiaupde65c76.py:21:28
	// begin inline asm
	mov.u32 %r1, %ctaid.x;
	// end inline asm
	.loc	1 21 33                         // ctqbla5cxppnueng72sn2a7qk7yfh4tvzqrbmqw4qiaupde65c76.py:21:33
	shl.b32 	%r19, %r1, 7;
	ld.param.u64 	%rd25, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_12_param_2];
	ld.param.u64 	%rd26, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_12_param_3];
	.loc	1 22 36                         // ctqbla5cxppnueng72sn2a7qk7yfh4tvzqrbmqw4qiaupde65c76.py:22:36
	mov.u32 	%r20, %tid.x;
	and.b32  	%r21, %r20, 127;
	ld.param.u64 	%rd27, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_12_param_4];
	.loc	1 22 23                         // ctqbla5cxppnueng72sn2a7qk7yfh4tvzqrbmqw4qiaupde65c76.py:22:23
	or.b32  	%r22, %r19, %r21;
	ld.param.u64 	%rd28, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_12_param_5];
	.loc	1 23 21                         // ctqbla5cxppnueng72sn2a7qk7yfh4tvzqrbmqw4qiaupde65c76.py:23:21
	setp.lt.s32 	%p1, %r22, 18432;
	ld.param.u64 	%rd29, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_12_param_6];
	.loc	1 25 21                         // ctqbla5cxppnueng72sn2a7qk7yfh4tvzqrbmqw4qiaupde65c76.py:25:21
	bfe.s32 	%r23, %r1, 24, 1;
	shr.u32 	%r24, %r23, 24;
	add.s32 	%r25, %r22, %r24;
	shr.s32 	%r26, %r25, 8;
	ld.param.u64 	%rd30, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_12_param_7];
	.loc	1 25 28                         // ctqbla5cxppnueng72sn2a7qk7yfh4tvzqrbmqw4qiaupde65c76.py:25:28
	mul.hi.s32 	%r27, %r26, 954437177;
	shr.u32 	%r28, %r27, 31;
	shr.s32 	%r29, %r27, 2;
	add.s32 	%r30, %r29, %r28;
	mul.lo.s32 	%r31, %r30, 18;
	sub.s32 	%r32, %r26, %r31;
	ld.param.u64 	%rd31, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_12_param_8];
	ld.param.u64 	%rd32, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_12_param_9];
	.loc	1 26 21                         // ctqbla5cxppnueng72sn2a7qk7yfh4tvzqrbmqw4qiaupde65c76.py:26:21
	shr.s32 	%r34, %r22, 31;
	shr.u32 	%r35, %r34, 28;
	add.s32 	%r36, %r22, %r35;
	shr.s32 	%r37, %r36, 4;
	ld.param.u64 	%rd33, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_12_param_10];
	.loc	1 26 27                         // ctqbla5cxppnueng72sn2a7qk7yfh4tvzqrbmqw4qiaupde65c76.py:26:27
	shr.u32 	%r38, %r37, 28;
	add.s32 	%r39, %r37, %r38;
	and.b32  	%r40, %r39, -16;
	sub.s32 	%r41, %r37, %r40;
	ld.param.u64 	%rd34, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_12_param_11];
	.loc	1 27 19                         // ctqbla5cxppnueng72sn2a7qk7yfh4tvzqrbmqw4qiaupde65c76.py:27:19
	and.b32  	%r42, %r36, -16;
	ld.param.u64 	%rd35, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_12_param_12];
	sub.s32 	%r43, %r22, %r42;
	ld.param.u64 	%rd36, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_12_param_13];
	ld.param.u64 	%rd37, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_12_param_14];
	.loc	1 29 30                         // ctqbla5cxppnueng72sn2a7qk7yfh4tvzqrbmqw4qiaupde65c76.py:29:30
	mul.wide.s32 	%rd38, %r22, 4;
	add.s64 	%rd1, %rd24, %rd38;
	.loc	1 29 35                         // ctqbla5cxppnueng72sn2a7qk7yfh4tvzqrbmqw4qiaupde65c76.py:29:35
	// begin inline asm
	mov.u32 %r2, 0x0;
	@%p1 ld.global.b32 { %r2 }, [ %rd1 + 0 ];
	// end inline asm
	.loc	1 30 30                         // ctqbla5cxppnueng72sn2a7qk7yfh4tvzqrbmqw4qiaupde65c76.py:30:30
	mul.wide.s32 	%rd39, %r32, 4;
	add.s64 	%rd2, %rd25, %rd39;
	.loc	1 30 35                         // ctqbla5cxppnueng72sn2a7qk7yfh4tvzqrbmqw4qiaupde65c76.py:30:35
	// begin inline asm
	mov.u32 %r3, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r3 }, [ %rd2 + 0 ];
	// end inline asm
	.loc	1 31 30                         // ctqbla5cxppnueng72sn2a7qk7yfh4tvzqrbmqw4qiaupde65c76.py:31:30
	add.s64 	%rd3, %rd26, %rd39;
	.loc	1 31 35                         // ctqbla5cxppnueng72sn2a7qk7yfh4tvzqrbmqw4qiaupde65c76.py:31:35
	// begin inline asm
	mov.u32 %r4, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r4 }, [ %rd3 + 0 ];
	// end inline asm
	mov.b32 	%f1, %r4;
	.loc	1 32 31                         // ctqbla5cxppnueng72sn2a7qk7yfh4tvzqrbmqw4qiaupde65c76.py:32:31
	add.s64 	%rd4, %rd27, %rd39;
	.loc	1 32 36                         // ctqbla5cxppnueng72sn2a7qk7yfh4tvzqrbmqw4qiaupde65c76.py:32:36
	// begin inline asm
	mov.u32 %r5, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r5 }, [ %rd4 + 0 ];
	// end inline asm
	.loc	1 33 31                         // ctqbla5cxppnueng72sn2a7qk7yfh4tvzqrbmqw4qiaupde65c76.py:33:31
	add.s64 	%rd5, %rd28, %rd39;
	.loc	1 33 36                         // ctqbla5cxppnueng72sn2a7qk7yfh4tvzqrbmqw4qiaupde65c76.py:33:36
	// begin inline asm
	mov.u32 %r6, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r6 }, [ %rd5 + 0 ];
	// end inline asm
	.loc	1 34 31                         // ctqbla5cxppnueng72sn2a7qk7yfh4tvzqrbmqw4qiaupde65c76.py:34:31
	add.s64 	%rd6, %rd29, %rd38;
	.loc	1 34 36                         // ctqbla5cxppnueng72sn2a7qk7yfh4tvzqrbmqw4qiaupde65c76.py:34:36
	// begin inline asm
	mov.u32 %r7, 0x0;
	@%p1 ld.global.b32 { %r7 }, [ %rd6 + 0 ];
	// end inline asm
	.loc	1 35 31                         // ctqbla5cxppnueng72sn2a7qk7yfh4tvzqrbmqw4qiaupde65c76.py:35:31
	mul.wide.s32 	%rd40, %r41, 8;
	add.s64 	%rd8, %rd30, %rd40;
	.loc	1 35 36                         // ctqbla5cxppnueng72sn2a7qk7yfh4tvzqrbmqw4qiaupde65c76.py:35:36
	// begin inline asm
	mov.u64 %rd7, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd7 }, [ %rd8 + 0 ];
	// end inline asm
	.loc	1 36 31                         // ctqbla5cxppnueng72sn2a7qk7yfh4tvzqrbmqw4qiaupde65c76.py:36:31
	mul.wide.s32 	%rd41, %r43, 8;
	add.s64 	%rd10, %rd31, %rd41;
	.loc	1 36 36                         // ctqbla5cxppnueng72sn2a7qk7yfh4tvzqrbmqw4qiaupde65c76.py:36:36
	// begin inline asm
	mov.u64 %rd9, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd9 }, [ %rd10 + 0 ];
	// end inline asm
	.loc	1 37 31                         // ctqbla5cxppnueng72sn2a7qk7yfh4tvzqrbmqw4qiaupde65c76.py:37:31
	add.s64 	%rd12, %rd33, %rd41;
	.loc	1 37 36                         // ctqbla5cxppnueng72sn2a7qk7yfh4tvzqrbmqw4qiaupde65c76.py:37:36
	// begin inline asm
	mov.u64 %rd11, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd11 }, [ %rd12 + 0 ];
	// end inline asm
	.loc	1 38 32                         // ctqbla5cxppnueng72sn2a7qk7yfh4tvzqrbmqw4qiaupde65c76.py:38:32
	mul.wide.s32 	%rd42, %r43, 4;
	add.s64 	%rd13, %rd34, %rd42;
	.loc	1 38 37                         // ctqbla5cxppnueng72sn2a7qk7yfh4tvzqrbmqw4qiaupde65c76.py:38:37
	// begin inline asm
	mov.u32 %r8, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r8 }, [ %rd13 + 0 ];
	// end inline asm
	.loc	1 39 32                         // ctqbla5cxppnueng72sn2a7qk7yfh4tvzqrbmqw4qiaupde65c76.py:39:32
	add.s64 	%rd15, %rd35, %rd40;
	.loc	1 39 37                         // ctqbla5cxppnueng72sn2a7qk7yfh4tvzqrbmqw4qiaupde65c76.py:39:37
	// begin inline asm
	mov.u64 %rd14, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd14 }, [ %rd15 + 0 ];
	// end inline asm
	.loc	1 40 32                         // ctqbla5cxppnueng72sn2a7qk7yfh4tvzqrbmqw4qiaupde65c76.py:40:32
	mul.wide.s32 	%rd43, %r41, 4;
	add.s64 	%rd16, %rd36, %rd43;
	.loc	1 40 37                         // ctqbla5cxppnueng72sn2a7qk7yfh4tvzqrbmqw4qiaupde65c76.py:40:37
	// begin inline asm
	mov.u32 %r9, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r9 }, [ %rd16 + 0 ];
	// end inline asm
	.loc	1 43 18                         // ctqbla5cxppnueng72sn2a7qk7yfh4tvzqrbmqw4qiaupde65c76.py:43:18
	add.f32 	%f2, %f1, 0f3727C5AC;
	.loc	1 44 26                         // ctqbla5cxppnueng72sn2a7qk7yfh4tvzqrbmqw4qiaupde65c76.py:44:26
	sqrt.approx.ftz.f32 	%f3, %f2;
	.loc	1 29 35                         // ctqbla5cxppnueng72sn2a7qk7yfh4tvzqrbmqw4qiaupde65c76.py:29:35
	mov.b32 	%f4, %r2;
	.loc	1 30 35                         // ctqbla5cxppnueng72sn2a7qk7yfh4tvzqrbmqw4qiaupde65c76.py:30:35
	mov.b32 	%f5, %r3;
	.loc	1 41 18                         // ctqbla5cxppnueng72sn2a7qk7yfh4tvzqrbmqw4qiaupde65c76.py:41:18
	sub.f32 	%f6, %f4, %f5;
	.loc	1 40 37                         // ctqbla5cxppnueng72sn2a7qk7yfh4tvzqrbmqw4qiaupde65c76.py:40:37
	mov.b32 	%f7, %r9;
	.loc	1 34 36                         // ctqbla5cxppnueng72sn2a7qk7yfh4tvzqrbmqw4qiaupde65c76.py:34:36
	mov.b32 	%f8, %r7;
	.loc	1 33 36                         // ctqbla5cxppnueng72sn2a7qk7yfh4tvzqrbmqw4qiaupde65c76.py:33:36
	mov.b32 	%f9, %r6;
	.loc	1 32 36                         // ctqbla5cxppnueng72sn2a7qk7yfh4tvzqrbmqw4qiaupde65c76.py:32:36
	mov.b32 	%f10, %r5;
	.loc	1 46 18                         // ctqbla5cxppnueng72sn2a7qk7yfh4tvzqrbmqw4qiaupde65c76.py:46:18
	mov.b32 	%r12, %f3;
	mov.b32 	%r11, 1065353216;
	// begin inline asm
	div.full.f32 %r10, %r11, %r12;
	// end inline asm
	mov.b32 	%f11, %r10;
	.loc	1 49 19                         // ctqbla5cxppnueng72sn2a7qk7yfh4tvzqrbmqw4qiaupde65c76.py:49:19
	mul.f32 	%f12, %f6, %f11;
	.loc	1 51 20                         // ctqbla5cxppnueng72sn2a7qk7yfh4tvzqrbmqw4qiaupde65c76.py:51:20
	fma.rn.f32 	%f13, %f12, %f10, %f9;
	.loc	1 52 20                         // ctqbla5cxppnueng72sn2a7qk7yfh4tvzqrbmqw4qiaupde65c76.py:52:20
	add.f32 	%f14, %f13, %f8;
$L__tmp1:
	.loc	2 118 15                        // triton_helpers.py:118:15
	setp.lt.f32 	%p19, %f14, 0f00000000;
	.loc	2 121 29                        // triton_helpers.py:121:29
	selp.f32 	%f15, 0f00000000, %f14, %p19;
$L__tmp2:
	.loc	1 58 35                         // ctqbla5cxppnueng72sn2a7qk7yfh4tvzqrbmqw4qiaupde65c76.py:58:35
	shr.u64 	%rd44, %rd7, 60;
	and.b64  	%rd45, %rd44, 8;
	add.s64 	%rd46, %rd45, %rd7;
	.loc	1 62 52                         // ctqbla5cxppnueng72sn2a7qk7yfh4tvzqrbmqw4qiaupde65c76.py:62:52
	shl.b32 	%r44, %r26, 6;
	.loc	1 62 31                         // ctqbla5cxppnueng72sn2a7qk7yfh4tvzqrbmqw4qiaupde65c76.py:62:31
	shl.b64 	%rd47, %rd9, 2;
	add.s64 	%rd48, %rd32, %rd47;
	shr.u64 	%rd49, %rd9, 58;
	and.b64  	%rd50, %rd49, 32;
	add.s64 	%rd51, %rd48, %rd50;
	shl.b64 	%rd52, %rd46, 5;
	add.s64 	%rd53, %rd51, %rd52;
	mul.wide.s32 	%rd54, %r44, 4;
	add.s64 	%rd17, %rd53, %rd54;
	.loc	1 62 57                         // ctqbla5cxppnueng72sn2a7qk7yfh4tvzqrbmqw4qiaupde65c76.py:62:57
	// begin inline asm
	mov.u32 %r13, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r13 }, [ %rd17 + 0 ];
	// end inline asm
	.loc	1 66 31                         // ctqbla5cxppnueng72sn2a7qk7yfh4tvzqrbmqw4qiaupde65c76.py:66:31
	shl.b64 	%rd55, %rd11, 2;
	add.s64 	%rd56, %rd32, %rd55;
	shr.u64 	%rd57, %rd11, 58;
	and.b64  	%rd58, %rd57, 32;
	add.s64 	%rd59, %rd56, %rd58;
	add.s64 	%rd60, %rd59, %rd52;
	add.s64 	%rd18, %rd60, %rd54;
	.loc	1 66 57                         // ctqbla5cxppnueng72sn2a7qk7yfh4tvzqrbmqw4qiaupde65c76.py:66:57
	// begin inline asm
	mov.u32 %r14, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r14 }, [ %rd18 + 0 ];
	// end inline asm
	.loc	1 71 20                         // ctqbla5cxppnueng72sn2a7qk7yfh4tvzqrbmqw4qiaupde65c76.py:71:20
	add.f32 	%f16, %f15, 0f00000000;
	.loc	1 74 35                         // ctqbla5cxppnueng72sn2a7qk7yfh4tvzqrbmqw4qiaupde65c76.py:74:35
	shr.u64 	%rd61, %rd14, 60;
	and.b64  	%rd62, %rd61, 8;
	add.s64 	%rd63, %rd62, %rd14;
	.loc	1 75 31                         // ctqbla5cxppnueng72sn2a7qk7yfh4tvzqrbmqw4qiaupde65c76.py:75:31
	shl.b64 	%rd64, %rd63, 5;
	add.s64 	%rd65, %rd51, %rd64;
	add.s64 	%rd19, %rd65, %rd54;
	.loc	1 75 57                         // ctqbla5cxppnueng72sn2a7qk7yfh4tvzqrbmqw4qiaupde65c76.py:75:57
	// begin inline asm
	mov.u32 %r15, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r15 }, [ %rd19 + 0 ];
	// end inline asm
	.loc	1 76 31                         // ctqbla5cxppnueng72sn2a7qk7yfh4tvzqrbmqw4qiaupde65c76.py:76:31
	add.s64 	%rd66, %rd59, %rd64;
	add.s64 	%rd20, %rd66, %rd54;
	.loc	1 76 57                         // ctqbla5cxppnueng72sn2a7qk7yfh4tvzqrbmqw4qiaupde65c76.py:76:57
	// begin inline asm
	mov.u32 %r16, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r16 }, [ %rd20 + 0 ];
	// end inline asm
	.loc	1 75 57                         // ctqbla5cxppnueng72sn2a7qk7yfh4tvzqrbmqw4qiaupde65c76.py:75:57
	mov.b32 	%f17, %r13;
	mov.b32 	%f18, %r15;
	.loc	1 76 57                         // ctqbla5cxppnueng72sn2a7qk7yfh4tvzqrbmqw4qiaupde65c76.py:76:57
	mov.b32 	%f19, %r14;
	mov.b32 	%f20, %r16;
	.loc	1 77 20                         // ctqbla5cxppnueng72sn2a7qk7yfh4tvzqrbmqw4qiaupde65c76.py:77:20
	sub.f32 	%f21, %f20, %f18;
	sub.f32 	%f22, %f19, %f17;
	.loc	1 78 20                         // ctqbla5cxppnueng72sn2a7qk7yfh4tvzqrbmqw4qiaupde65c76.py:78:20
	mov.b32 	%f23, %r8;
	.loc	1 79 20                         // ctqbla5cxppnueng72sn2a7qk7yfh4tvzqrbmqw4qiaupde65c76.py:79:20
	fma.rn.f32 	%f24, %f22, %f23, %f17;
	fma.rn.f32 	%f25, %f21, %f23, %f18;
	.loc	1 80 20                         // ctqbla5cxppnueng72sn2a7qk7yfh4tvzqrbmqw4qiaupde65c76.py:80:20
	sub.f32 	%f26, %f25, %f24;
	.loc	1 82 20                         // ctqbla5cxppnueng72sn2a7qk7yfh4tvzqrbmqw4qiaupde65c76.py:82:20
	fma.rn.f32 	%f27, %f26, %f7, %f24;
	.loc	1 83 20                         // ctqbla5cxppnueng72sn2a7qk7yfh4tvzqrbmqw4qiaupde65c76.py:83:20
	add.f32 	%f28, %f16, %f27;
$L__tmp3:
	.loc	2 118 15                        // triton_helpers.py:118:15
	setp.lt.f32 	%p20, %f28, 0f00000000;
	.loc	2 121 29                        // triton_helpers.py:121:29
	selp.f32 	%f29, 0f00000000, %f28, %p20;
$L__tmp4:
	.loc	1 85 25                         // ctqbla5cxppnueng72sn2a7qk7yfh4tvzqrbmqw4qiaupde65c76.py:85:25
	add.s64 	%rd21, %rd37, %rd38;
	.loc	1 85 37                         // ctqbla5cxppnueng72sn2a7qk7yfh4tvzqrbmqw4qiaupde65c76.py:85:37
	mov.b32 	%r17, %f15;
	// begin inline asm
	@%p1 st.global.b32 [ %rd21 + 0 ], { %r17 };
	// end inline asm
	.loc	1 86 28                         // ctqbla5cxppnueng72sn2a7qk7yfh4tvzqrbmqw4qiaupde65c76.py:86:28
	add.s64 	%rd22, %rd23, %rd38;
	.loc	1 86 40                         // ctqbla5cxppnueng72sn2a7qk7yfh4tvzqrbmqw4qiaupde65c76.py:86:40
	mov.b32 	%r18, %f29;
	// begin inline asm
	@%p1 st.global.b32 [ %rd22 + 0 ], { %r18 };
	// end inline asm
	.loc	1 86 4                          // ctqbla5cxppnueng72sn2a7qk7yfh4tvzqrbmqw4qiaupde65c76.py:86:4
	ret;
$L__tmp5:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/tq/ctqbla5cxppnueng72sn2a7qk7yfh4tvzqrbmqw4qiaupde65c76.py"
	.file	2 "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/torch/_inductor/runtime/triton_helpers.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 1                                   // DW_CHILDREN_yes
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 2                                   // Abbreviation Code
.b8 46                                  // DW_TAG_subprogram
.b8 0                                   // DW_CHILDREN_no
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 32                                  // DW_AT_inline
.b8 11                                  // DW_FORM_data1
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 3                                   // Abbreviation Code
.b8 46                                  // DW_TAG_subprogram
.b8 1                                   // DW_CHILDREN_yes
.b8 17                                  // DW_AT_low_pc
.b8 1                                   // DW_FORM_addr
.b8 18                                  // DW_AT_high_pc
.b8 1                                   // DW_FORM_addr
.b8 49                                  // DW_AT_abstract_origin
.b8 19                                  // DW_FORM_ref4
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 4                                   // Abbreviation Code
.b8 29                                  // DW_TAG_inlined_subroutine
.b8 0                                   // DW_CHILDREN_no
.b8 49                                  // DW_AT_abstract_origin
.b8 19                                  // DW_FORM_ref4
.b8 17                                  // DW_AT_low_pc
.b8 1                                   // DW_FORM_addr
.b8 18                                  // DW_AT_high_pc
.b8 1                                   // DW_FORM_addr
.b8 88                                  // DW_AT_call_file
.b8 11                                  // DW_FORM_data1
.b8 89                                  // DW_AT_call_line
.b8 11                                  // DW_FORM_data1
.b8 87                                  // DW_AT_call_column
.b8 11                                  // DW_FORM_data1
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 256                                // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0xf9 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 116
.b8 113
.b8 98
.b8 108
.b8 97
.b8 53
.b8 99
.b8 120
.b8 112
.b8 112
.b8 110
.b8 117
.b8 101
.b8 110
.b8 103
.b8 55
.b8 50
.b8 115
.b8 110
.b8 50
.b8 97
.b8 55
.b8 113
.b8 107
.b8 55
.b8 121
.b8 102
.b8 104
.b8 52
.b8 116
.b8 118
.b8 122
.b8 113
.b8 114
.b8 98
.b8 109
.b8 113
.b8 119
.b8 52
.b8 113
.b8 105
.b8 97
.b8 117
.b8 112
.b8 100
.b8 101
.b8 54
.b8 53
.b8 99
.b8 55
.b8 54
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 116
.b8 113
.b8 0
.b8 2                                   // Abbrev [2] 0x63:0x5a DW_TAG_subprogram
.b8 116                                 // DW_AT_name
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 95
.b8 112
.b8 111
.b8 105
.b8 95
.b8 102
.b8 117
.b8 115
.b8 101
.b8 100
.b8 95
.b8 95
.b8 110
.b8 97
.b8 116
.b8 105
.b8 118
.b8 101
.b8 95
.b8 98
.b8 97
.b8 116
.b8 99
.b8 104
.b8 95
.b8 110
.b8 111
.b8 114
.b8 109
.b8 95
.b8 108
.b8 101
.b8 103
.b8 105
.b8 116
.b8 95
.b8 110
.b8 111
.b8 95
.b8 116
.b8 114
.b8 97
.b8 105
.b8 110
.b8 105
.b8 110
.b8 103
.b8 95
.b8 95
.b8 117
.b8 110
.b8 115
.b8 97
.b8 102
.b8 101
.b8 95
.b8 105
.b8 110
.b8 100
.b8 101
.b8 120
.b8 95
.b8 97
.b8 100
.b8 100
.b8 95
.b8 109
.b8 117
.b8 108
.b8 95
.b8 114
.b8 101
.b8 108
.b8 117
.b8 95
.b8 115
.b8 117
.b8 98
.b8 95
.b8 49
.b8 50
.b8 0
.b8 1                                   // DW_AT_inline
.b8 3                                   // Abbrev [3] 0xbd:0x46 DW_TAG_subprogram
.b64 $L__func_begin0                    // DW_AT_low_pc
.b64 $L__func_end0                      // DW_AT_high_pc
.b32 99                                 // DW_AT_abstract_origin
.b8 4                                   // Abbrev [4] 0xd2:0x18 DW_TAG_inlined_subroutine
.b32 99                                 // DW_AT_abstract_origin
.b64 $L__tmp1                           // DW_AT_low_pc
.b64 $L__tmp2                           // DW_AT_high_pc
.b8 1                                   // DW_AT_call_file
.b8 54                                  // DW_AT_call_line
.b8 42                                  // DW_AT_call_column
.b8 4                                   // Abbrev [4] 0xea:0x18 DW_TAG_inlined_subroutine
.b32 99                                 // DW_AT_abstract_origin
.b64 $L__tmp3                           // DW_AT_low_pc
.b64 $L__tmp4                           // DW_AT_high_pc
.b8 1                                   // DW_AT_call_file
.b8 84                                  // DW_AT_call_line
.b8 42                                  // DW_AT_call_column
.b8 0                                   // End Of Children Mark
.b8 0                                   // End Of Children Mark
	}
	.section	.debug_macinfo	{	}
