source "/home/escou64/Projects/RISC-V-Core-32-bits/pipeline/design/vunit_out/test_output/LIB_CORE_BENCH.tb_pipeline.all_e29987dea55a1c7bafcdd49a424dc7daf59a3658/modelsim/common.do"
proc vunit_user_init {} {
    return 0
}
if {![vunit_load]} {
  vunit_user_init
  vunit_help
}
