digraph "CFG for '_Z16reduceSmemUnrollPiS_j' function" {
	label="CFG for '_Z16reduceSmemUnrollPiS_j' function";

	Node0x614a900 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%3:\l  %4 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %5 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %6 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %7 = getelementptr i8, i8 addrspace(4)* %6, i64 4\l  %8 = bitcast i8 addrspace(4)* %7 to i16 addrspace(4)*\l  %9 = load i16, i16 addrspace(4)* %8, align 4, !range !5, !invariant.load !6\l  %10 = zext i16 %9 to i32\l  %11 = shl i32 %5, 2\l  %12 = mul i32 %11, %10\l  %13 = add i32 %12, %4\l  %14 = mul nuw nsw i32 %10, 3\l  %15 = add i32 %13, %14\l  %16 = icmp ult i32 %15, %2\l  br i1 %16, label %17, label %41\l|{<s0>T|<s1>F}}"];
	Node0x614a900:s0 -> Node0x614b690;
	Node0x614a900:s1 -> Node0x614c250;
	Node0x614b690 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%17:\l17:                                               \l  %18 = zext i32 %13 to i64\l  %19 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %18\l  %20 = load i32, i32 addrspace(1)* %19, align 4, !tbaa !7, !amdgpu.noclobber\l... !6\l  %21 = sitofp i32 %20 to float\l  %22 = add i32 %13, %10\l  %23 = zext i32 %22 to i64\l  %24 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %23\l  %25 = load i32, i32 addrspace(1)* %24, align 4, !tbaa !7, !amdgpu.noclobber\l... !6\l  %26 = sitofp i32 %25 to float\l  %27 = shl nuw nsw i32 %10, 1\l  %28 = add i32 %13, %27\l  %29 = zext i32 %28 to i64\l  %30 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %29\l  %31 = load i32, i32 addrspace(1)* %30, align 4, !tbaa !7, !amdgpu.noclobber\l... !6\l  %32 = sitofp i32 %31 to float\l  %33 = zext i32 %15 to i64\l  %34 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %33\l  %35 = load i32, i32 addrspace(1)* %34, align 4, !tbaa !7, !amdgpu.noclobber\l... !6\l  %36 = sitofp i32 %35 to float\l  %37 = fadd contract float %21, %26\l  %38 = fadd contract float %37, %32\l  %39 = fadd contract float %38, %36\l  %40 = fptosi float %39 to i32\l  br label %41\l}"];
	Node0x614b690 -> Node0x614c250;
	Node0x614c250 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%41:\l41:                                               \l  %42 = phi i32 [ %40, %17 ], [ 0, %3 ]\l  %43 = getelementptr inbounds [128 x i32], [128 x i32] addrspace(3)*\l... @_ZZ16reduceSmemUnrollPiS_jE4smem, i32 0, i32 %4\l  store i32 %42, i32 addrspace(3)* %43, align 4, !tbaa !7\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %44 = icmp ugt i16 %9, 1023\l  %45 = icmp ult i32 %4, 512\l  %46 = select i1 %44, i1 %45, i1 false\l  br i1 %46, label %47, label %53\l|{<s0>T|<s1>F}}"];
	Node0x614c250:s0 -> Node0x614ef40;
	Node0x614c250:s1 -> Node0x614ef90;
	Node0x614ef40 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%47:\l47:                                               \l  %48 = add nuw nsw i32 %4, 512\l  %49 = getelementptr inbounds [128 x i32], [128 x i32] addrspace(3)*\l... @_ZZ16reduceSmemUnrollPiS_jE4smem, i32 0, i32 %48\l  %50 = load i32, i32 addrspace(3)* %49, align 4, !tbaa !7\l  %51 = load i32, i32 addrspace(3)* %43, align 4, !tbaa !7\l  %52 = add nsw i32 %51, %50\l  store i32 %52, i32 addrspace(3)* %43, align 4, !tbaa !7\l  br label %53\l}"];
	Node0x614ef40 -> Node0x614ef90;
	Node0x614ef90 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%53:\l53:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %54 = icmp ugt i16 %9, 511\l  %55 = icmp ult i32 %4, 256\l  %56 = select i1 %54, i1 %55, i1 false\l  br i1 %56, label %57, label %63\l|{<s0>T|<s1>F}}"];
	Node0x614ef90:s0 -> Node0x614f850;
	Node0x614ef90:s1 -> Node0x614f8a0;
	Node0x614f850 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%57:\l57:                                               \l  %58 = add nuw nsw i32 %4, 256\l  %59 = getelementptr inbounds [128 x i32], [128 x i32] addrspace(3)*\l... @_ZZ16reduceSmemUnrollPiS_jE4smem, i32 0, i32 %58\l  %60 = load i32, i32 addrspace(3)* %59, align 4, !tbaa !7\l  %61 = load i32, i32 addrspace(3)* %43, align 4, !tbaa !7\l  %62 = add nsw i32 %61, %60\l  store i32 %62, i32 addrspace(3)* %43, align 4, !tbaa !7\l  br label %63\l}"];
	Node0x614f850 -> Node0x614f8a0;
	Node0x614f8a0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%63:\l63:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %64 = icmp ugt i16 %9, 255\l  %65 = icmp ult i32 %4, 128\l  %66 = select i1 %64, i1 %65, i1 false\l  br i1 %66, label %67, label %73\l|{<s0>T|<s1>F}}"];
	Node0x614f8a0:s0 -> Node0x614e370;
	Node0x614f8a0:s1 -> Node0x614e3c0;
	Node0x614e370 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%67:\l67:                                               \l  %68 = add nuw nsw i32 %4, 128\l  %69 = getelementptr inbounds [128 x i32], [128 x i32] addrspace(3)*\l... @_ZZ16reduceSmemUnrollPiS_jE4smem, i32 0, i32 %68\l  %70 = load i32, i32 addrspace(3)* %69, align 4, !tbaa !7\l  %71 = load i32, i32 addrspace(3)* %43, align 4, !tbaa !7\l  %72 = add nsw i32 %71, %70\l  store i32 %72, i32 addrspace(3)* %43, align 4, !tbaa !7\l  br label %73\l}"];
	Node0x614e370 -> Node0x614e3c0;
	Node0x614e3c0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%73:\l73:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %74 = icmp ugt i16 %9, 127\l  %75 = icmp ult i32 %4, 64\l  %76 = select i1 %74, i1 %75, i1 false\l  br i1 %76, label %77, label %83\l|{<s0>T|<s1>F}}"];
	Node0x614e3c0:s0 -> Node0x6150bc0;
	Node0x614e3c0:s1 -> Node0x6150c10;
	Node0x6150bc0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%77:\l77:                                               \l  %78 = add nuw nsw i32 %4, 64\l  %79 = getelementptr inbounds [128 x i32], [128 x i32] addrspace(3)*\l... @_ZZ16reduceSmemUnrollPiS_jE4smem, i32 0, i32 %78\l  %80 = load i32, i32 addrspace(3)* %79, align 4, !tbaa !7\l  %81 = load i32, i32 addrspace(3)* %43, align 4, !tbaa !7\l  %82 = add nsw i32 %81, %80\l  store i32 %82, i32 addrspace(3)* %43, align 4, !tbaa !7\l  br label %83\l}"];
	Node0x6150bc0 -> Node0x6150c10;
	Node0x6150c10 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%83:\l83:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %84 = icmp ult i32 %4, 32\l  br i1 %84, label %85, label %123\l|{<s0>T|<s1>F}}"];
	Node0x6150c10:s0 -> Node0x6151300;
	Node0x6150c10:s1 -> Node0x6151350;
	Node0x6151300 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%85:\l85:                                               \l  %86 = add nuw nsw i32 %4, 32\l  %87 = getelementptr inbounds [128 x i32], [128 x i32] addrspace(3)*\l... @_ZZ16reduceSmemUnrollPiS_jE4smem, i32 0, i32 %86\l  %88 = addrspacecast i32 addrspace(3)* %87 to i32*\l  %89 = load volatile i32, i32* %88, align 4, !tbaa !7\l  %90 = addrspacecast i32 addrspace(3)* %43 to i32*\l  %91 = load volatile i32, i32* %90, align 4, !tbaa !7\l  %92 = add nsw i32 %91, %89\l  store volatile i32 %92, i32* %90, align 4, !tbaa !7\l  %93 = add nuw nsw i32 %4, 16\l  %94 = getelementptr inbounds [128 x i32], [128 x i32] addrspace(3)*\l... @_ZZ16reduceSmemUnrollPiS_jE4smem, i32 0, i32 %93\l  %95 = addrspacecast i32 addrspace(3)* %94 to i32*\l  %96 = load volatile i32, i32* %95, align 4, !tbaa !7\l  %97 = load volatile i32, i32* %90, align 4, !tbaa !7\l  %98 = add nsw i32 %97, %96\l  store volatile i32 %98, i32* %90, align 4, !tbaa !7\l  %99 = add nuw nsw i32 %4, 8\l  %100 = getelementptr inbounds [128 x i32], [128 x i32] addrspace(3)*\l... @_ZZ16reduceSmemUnrollPiS_jE4smem, i32 0, i32 %99\l  %101 = addrspacecast i32 addrspace(3)* %100 to i32*\l  %102 = load volatile i32, i32* %101, align 4, !tbaa !7\l  %103 = load volatile i32, i32* %90, align 4, !tbaa !7\l  %104 = add nsw i32 %103, %102\l  store volatile i32 %104, i32* %90, align 4, !tbaa !7\l  %105 = add nuw nsw i32 %4, 4\l  %106 = getelementptr inbounds [128 x i32], [128 x i32] addrspace(3)*\l... @_ZZ16reduceSmemUnrollPiS_jE4smem, i32 0, i32 %105\l  %107 = addrspacecast i32 addrspace(3)* %106 to i32*\l  %108 = load volatile i32, i32* %107, align 4, !tbaa !7\l  %109 = load volatile i32, i32* %90, align 4, !tbaa !7\l  %110 = add nsw i32 %109, %108\l  store volatile i32 %110, i32* %90, align 4, !tbaa !7\l  %111 = add nuw nsw i32 %4, 2\l  %112 = getelementptr inbounds [128 x i32], [128 x i32] addrspace(3)*\l... @_ZZ16reduceSmemUnrollPiS_jE4smem, i32 0, i32 %111\l  %113 = addrspacecast i32 addrspace(3)* %112 to i32*\l  %114 = load volatile i32, i32* %113, align 4, !tbaa !7\l  %115 = load volatile i32, i32* %90, align 4, !tbaa !7\l  %116 = add nsw i32 %115, %114\l  store volatile i32 %116, i32* %90, align 4, !tbaa !7\l  %117 = add nuw nsw i32 %4, 1\l  %118 = getelementptr inbounds [128 x i32], [128 x i32] addrspace(3)*\l... @_ZZ16reduceSmemUnrollPiS_jE4smem, i32 0, i32 %117\l  %119 = addrspacecast i32 addrspace(3)* %118 to i32*\l  %120 = load volatile i32, i32* %119, align 4, !tbaa !7\l  %121 = load volatile i32, i32* %90, align 4, !tbaa !7\l  %122 = add nsw i32 %121, %120\l  store volatile i32 %122, i32* %90, align 4, !tbaa !7\l  br label %123\l}"];
	Node0x6151300 -> Node0x6151350;
	Node0x6151350 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%123:\l123:                                              \l  %124 = icmp eq i32 %4, 0\l  br i1 %124, label %125, label %129\l|{<s0>T|<s1>F}}"];
	Node0x6151350:s0 -> Node0x61514e0;
	Node0x6151350:s1 -> Node0x6152d50;
	Node0x61514e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b39670",label="{%125:\l125:                                              \l  %126 = load i32, i32 addrspace(3)* getelementptr inbounds ([128 x i32], [128\l... x i32] addrspace(3)* @_ZZ16reduceSmemUnrollPiS_jE4smem, i32 0, i32 0), align\l... 16, !tbaa !7\l  %127 = zext i32 %5 to i64\l  %128 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %127\l  store i32 %126, i32 addrspace(1)* %128, align 4, !tbaa !7\l  br label %129\l}"];
	Node0x61514e0 -> Node0x6152d50;
	Node0x6152d50 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%129:\l129:                                              \l  ret void\l}"];
}
