{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1570426636362 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1570426636367 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 06 23:37:16 2019 " "Processing started: Sun Oct 06 23:37:16 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1570426636367 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570426636367 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Design2 -c Design2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Design2 -c Design2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570426636367 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1570426636663 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1570426636663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digitallogic/ecen_2350/lab1/designblock2/source/sevensegcall2.v 1 1 " "Found 1 design units, including 1 entities, in source file /digitallogic/ecen_2350/lab1/designblock2/source/sevensegcall2.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevensegcall2 " "Found entity 1: sevensegcall2" {  } { { "../Source/sevensegcall2.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock2/Source/sevensegcall2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570426645620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570426645620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digitallogic/ecen_2350/lab1/designblock2/source/sevenseg.v 1 1 " "Found 1 design units, including 1 entities, in source file /digitallogic/ecen_2350/lab1/designblock2/source/sevenseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevenseg " "Found entity 1: sevenseg" {  } { { "../Source/sevenseg.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock2/Source/sevenseg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570426645622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570426645622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digitallogic/ecen_2350/lab1/designblock2/source/fulladder.v 1 1 " "Found 1 design units, including 1 entities, in source file /digitallogic/ecen_2350/lab1/designblock2/source/fulladder.v" { { "Info" "ISGN_ENTITY_NAME" "1 fullAdder " "Found entity 1: fullAdder" {  } { { "../Source/fullAdder.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock2/Source/fullAdder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570426645623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570426645623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digitallogic/ecen_2350/lab1/designblock2/source/design2_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /digitallogic/ecen_2350/lab1/designblock2/source/design2_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Design2_top " "Found entity 1: Design2_top" {  } { { "../Source/Design2_top.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock2/Source/Design2_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570426645629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570426645629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digitallogic/ecen_2350/lab1/designblock2/source/adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /digitallogic/ecen_2350/lab1/designblock2/source/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "../Source/adder.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock2/Source/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570426645631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570426645631 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x sevensegcall2.v(62) " "Verilog HDL Implicit Net warning at sevensegcall2.v(62): created implicit net for \"x\"" {  } { { "../Source/sevensegcall2.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock2/Source/sevensegcall2.v" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570426645631 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "carryout Design2_top.v(26) " "Verilog HDL Implicit Net warning at Design2_top.v(26): created implicit net for \"carryout\"" {  } { { "../Source/Design2_top.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock2/Source/Design2_top.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570426645631 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "input1 Design2_top.v(27) " "Verilog HDL Implicit Net warning at Design2_top.v(27): created implicit net for \"input1\"" {  } { { "../Source/Design2_top.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock2/Source/Design2_top.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570426645631 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "input2 Design2_top.v(27) " "Verilog HDL Implicit Net warning at Design2_top.v(27): created implicit net for \"input2\"" {  } { { "../Source/Design2_top.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock2/Source/Design2_top.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570426645631 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Design2_top " "Elaborating entity \"Design2_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1570426645653 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SW Design2_top.v(18) " "Verilog HDL Always Construct warning at Design2_top.v(18): variable \"SW\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/Design2_top.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock2/Source/Design2_top.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570426645653 "|Design2_top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SW Design2_top.v(19) " "Verilog HDL Always Construct warning at Design2_top.v(19): variable \"SW\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/Design2_top.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock2/Source/Design2_top.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570426645653 "|Design2_top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SW Design2_top.v(22) " "Verilog HDL Always Construct warning at Design2_top.v(22): variable \"SW\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/Design2_top.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock2/Source/Design2_top.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570426645653 "|Design2_top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "SW 0 Design2_top.v(10) " "Net \"SW\" at Design2_top.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "../Source/Design2_top.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock2/Source/Design2_top.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1570426645654 "|Design2_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:U0 " "Elaborating entity \"adder\" for hierarchy \"adder:U0\"" {  } { { "../Source/Design2_top.v" "U0" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock2/Source/Design2_top.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570426645687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdder adder:U0\|fullAdder:add1 " "Elaborating entity \"fullAdder\" for hierarchy \"adder:U0\|fullAdder:add1\"" {  } { { "../Source/adder.v" "add1" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock2/Source/adder.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570426645697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevensegcall2 sevensegcall2:U1 " "Elaborating entity \"sevensegcall2\" for hierarchy \"sevensegcall2:U1\"" {  } { { "../Source/Design2_top.v" "U1" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock2/Source/Design2_top.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570426645710 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "val5 sevensegcall2.v(19) " "Verilog HDL Always Construct warning at sevensegcall2.v(19): inferring latch(es) for variable \"val5\", which holds its previous value in one or more paths through the always construct" {  } { { "../Source/sevensegcall2.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock2/Source/sevensegcall2.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1570426645710 "|Design2_top|sevensegcall2:U1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "val3 sevensegcall2.v(31) " "Verilog HDL Always Construct warning at sevensegcall2.v(31): inferring latch(es) for variable \"val3\", which holds its previous value in one or more paths through the always construct" {  } { { "../Source/sevensegcall2.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock2/Source/sevensegcall2.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1570426645711 "|Design2_top|sevensegcall2:U1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "val1 sevensegcall2.v(43) " "Verilog HDL Always Construct warning at sevensegcall2.v(43): inferring latch(es) for variable \"val1\", which holds its previous value in one or more paths through the always construct" {  } { { "../Source/sevensegcall2.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock2/Source/sevensegcall2.v" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1570426645711 "|Design2_top|sevensegcall2:U1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "val0 sevensegcall2.v(43) " "Verilog HDL Always Construct warning at sevensegcall2.v(43): inferring latch(es) for variable \"val0\", which holds its previous value in one or more paths through the always construct" {  } { { "../Source/sevensegcall2.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock2/Source/sevensegcall2.v" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1570426645711 "|Design2_top|sevensegcall2:U1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "overflow 0 sevensegcall2.v(17) " "Net \"overflow\" at sevensegcall2.v(17) has no driver or initial value, using a default initial value '0'" {  } { { "../Source/sevensegcall2.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock2/Source/sevensegcall2.v" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1570426645711 "|Design2_top|sevensegcall2:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val0\[0\] sevensegcall2.v(55) " "Inferred latch for \"val0\[0\]\" at sevensegcall2.v(55)" {  } { { "../Source/sevensegcall2.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock2/Source/sevensegcall2.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570426645712 "|Design2_top|sevensegcall2:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val0\[1\] sevensegcall2.v(55) " "Inferred latch for \"val0\[1\]\" at sevensegcall2.v(55)" {  } { { "../Source/sevensegcall2.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock2/Source/sevensegcall2.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570426645712 "|Design2_top|sevensegcall2:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val0\[2\] sevensegcall2.v(55) " "Inferred latch for \"val0\[2\]\" at sevensegcall2.v(55)" {  } { { "../Source/sevensegcall2.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock2/Source/sevensegcall2.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570426645712 "|Design2_top|sevensegcall2:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val0\[3\] sevensegcall2.v(55) " "Inferred latch for \"val0\[3\]\" at sevensegcall2.v(55)" {  } { { "../Source/sevensegcall2.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock2/Source/sevensegcall2.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570426645712 "|Design2_top|sevensegcall2:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val1\[0\] sevensegcall2.v(55) " "Inferred latch for \"val1\[0\]\" at sevensegcall2.v(55)" {  } { { "../Source/sevensegcall2.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock2/Source/sevensegcall2.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570426645712 "|Design2_top|sevensegcall2:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val1\[1\] sevensegcall2.v(55) " "Inferred latch for \"val1\[1\]\" at sevensegcall2.v(55)" {  } { { "../Source/sevensegcall2.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock2/Source/sevensegcall2.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570426645712 "|Design2_top|sevensegcall2:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val1\[2\] sevensegcall2.v(55) " "Inferred latch for \"val1\[2\]\" at sevensegcall2.v(55)" {  } { { "../Source/sevensegcall2.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock2/Source/sevensegcall2.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570426645712 "|Design2_top|sevensegcall2:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val1\[3\] sevensegcall2.v(55) " "Inferred latch for \"val1\[3\]\" at sevensegcall2.v(55)" {  } { { "../Source/sevensegcall2.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock2/Source/sevensegcall2.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570426645712 "|Design2_top|sevensegcall2:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenseg sevensegcall2:U1\|sevenseg:a0 " "Elaborating entity \"sevenseg\" for hierarchy \"sevensegcall2:U1\|sevenseg:a0\"" {  } { { "../Source/sevensegcall2.v" "a0" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock2/Source/sevensegcall2.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570426645724 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sevenseg.v(27) " "Verilog HDL Case Statement information at sevenseg.v(27): all case item expressions in this case statement are onehot" {  } { { "../Source/sevenseg.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock2/Source/sevenseg.v" 27 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1570426645725 "|Design2_top|sevensegcall2:U1|sevenseg:a0"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sevensegcall2:U1\|x " "Net \"sevensegcall2:U1\|x\" is missing source, defaulting to GND" {  } { { "../Source/sevensegcall2.v" "x" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock2/Source/sevensegcall2.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1570426645762 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1570426645762 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "overflow overflow " "Net \"overflow\", which fans out to \"overflow\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1570426645829 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "sevensegcall2:U1\|overflow " "Net is fed by \"sevensegcall2:U1\|overflow\"" {  } { { "../Source/sevensegcall2.v" "overflow" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock2/Source/sevensegcall2.v" 17 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1570426645829 ""}  } { { "../Source/Design2_top.v" "overflow" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock2/Source/Design2_top.v" 12 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1570426645829 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1570426645830 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 17 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4723 " "Peak virtual memory: 4723 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1570426645912 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Oct 06 23:37:25 2019 " "Processing ended: Sun Oct 06 23:37:25 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1570426645912 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1570426645912 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1570426645912 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1570426645912 ""}
