{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1480619688357 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1480619688357 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 01 14:14:48 2016 " "Processing started: Thu Dec 01 14:14:48 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1480619688357 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480619688357 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PB -c PB " "Command: quartus_map --read_settings_files=on --write_settings_files=off PB -c PB" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480619688357 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1480619688684 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1480619688684 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PB.v(116) " "Verilog HDL information at PB.v(116): always construct contains both blocking and non-blocking assignments" {  } { { "PB.v" "" { Text "W:/ECE241/Project/PushBoxes/PB.v" 116 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1480619696292 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PB.v(1238) " "Verilog HDL information at PB.v(1238): always construct contains both blocking and non-blocking assignments" {  } { { "PB.v" "" { Text "W:/ECE241/Project/PushBoxes/PB.v" 1238 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1480619696292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pb.v 5 5 " "Found 5 design units, including 5 entities, in source file pb.v" { { "Info" "ISGN_ENTITY_NAME" "1 PB " "Found entity 1: PB" {  } { { "PB.v" "" { Text "W:/ECE241/Project/PushBoxes/PB.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480619696292 ""} { "Info" "ISGN_ENTITY_NAME" "2 keyboard " "Found entity 2: keyboard" {  } { { "PB.v" "" { Text "W:/ECE241/Project/PushBoxes/PB.v" 1190 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480619696292 ""} { "Info" "ISGN_ENTITY_NAME" "3 cnt6 " "Found entity 3: cnt6" {  } { { "PB.v" "" { Text "W:/ECE241/Project/PushBoxes/PB.v" 1292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480619696292 ""} { "Info" "ISGN_ENTITY_NAME" "4 hex2led " "Found entity 4: hex2led" {  } { { "PB.v" "" { Text "W:/ECE241/Project/PushBoxes/PB.v" 1319 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480619696292 ""} { "Info" "ISGN_ENTITY_NAME" "5 cnt10 " "Found entity 5: cnt10" {  } { { "PB.v" "" { Text "W:/ECE241/Project/PushBoxes/PB.v" 1343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480619696292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480619696292 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PB " "Elaborating entity \"PB\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1480619696432 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk_for PB.v(23) " "Verilog HDL or VHDL warning at PB.v(23): object \"clk_for\" assigned a value but never read" {  } { { "PB.v" "" { Text "W:/ECE241/Project/PushBoxes/PB.v" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480619696432 "|PB"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 PB.v(129) " "Verilog HDL assignment warning at PB.v(129): truncated value with size 32 to match size of target (30)" {  } { { "PB.v" "" { Text "W:/ECE241/Project/PushBoxes/PB.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480619696432 "|PB"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 PB.v(159) " "Verilog HDL assignment warning at PB.v(159): truncated value with size 32 to match size of target (4)" {  } { { "PB.v" "" { Text "W:/ECE241/Project/PushBoxes/PB.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480619696432 "|PB"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 PB.v(160) " "Verilog HDL assignment warning at PB.v(160): truncated value with size 32 to match size of target (27)" {  } { { "PB.v" "" { Text "W:/ECE241/Project/PushBoxes/PB.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480619696432 "|PB"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PB.v(184) " "Verilog HDL assignment warning at PB.v(184): truncated value with size 32 to match size of target (10)" {  } { { "PB.v" "" { Text "W:/ECE241/Project/PushBoxes/PB.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480619696432 "|PB"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 PB.v(203) " "Verilog HDL assignment warning at PB.v(203): truncated value with size 32 to match size of target (9)" {  } { { "PB.v" "" { Text "W:/ECE241/Project/PushBoxes/PB.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480619696432 "|PB"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 PB.v(468) " "Verilog HDL assignment warning at PB.v(468): truncated value with size 32 to match size of target (3)" {  } { { "PB.v" "" { Text "W:/ECE241/Project/PushBoxes/PB.v" 468 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480619696432 "|PB"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 PB.v(487) " "Verilog HDL assignment warning at PB.v(487): truncated value with size 32 to match size of target (8)" {  } { { "PB.v" "" { Text "W:/ECE241/Project/PushBoxes/PB.v" 487 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480619696432 "|PB"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 PB.v(490) " "Verilog HDL assignment warning at PB.v(490): truncated value with size 32 to match size of target (8)" {  } { { "PB.v" "" { Text "W:/ECE241/Project/PushBoxes/PB.v" 490 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480619696432 "|PB"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 PB.v(491) " "Verilog HDL assignment warning at PB.v(491): truncated value with size 32 to match size of target (8)" {  } { { "PB.v" "" { Text "W:/ECE241/Project/PushBoxes/PB.v" 491 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480619696432 "|PB"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 PB.v(497) " "Verilog HDL assignment warning at PB.v(497): truncated value with size 32 to match size of target (8)" {  } { { "PB.v" "" { Text "W:/ECE241/Project/PushBoxes/PB.v" 497 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480619696432 "|PB"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 PB.v(500) " "Verilog HDL assignment warning at PB.v(500): truncated value with size 32 to match size of target (8)" {  } { { "PB.v" "" { Text "W:/ECE241/Project/PushBoxes/PB.v" 500 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480619696432 "|PB"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 PB.v(501) " "Verilog HDL assignment warning at PB.v(501): truncated value with size 32 to match size of target (8)" {  } { { "PB.v" "" { Text "W:/ECE241/Project/PushBoxes/PB.v" 501 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480619696432 "|PB"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 PB.v(505) " "Verilog HDL assignment warning at PB.v(505): truncated value with size 32 to match size of target (8)" {  } { { "PB.v" "" { Text "W:/ECE241/Project/PushBoxes/PB.v" 505 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480619696432 "|PB"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 PB.v(507) " "Verilog HDL assignment warning at PB.v(507): truncated value with size 32 to match size of target (8)" {  } { { "PB.v" "" { Text "W:/ECE241/Project/PushBoxes/PB.v" 507 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480619696432 "|PB"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 PB.v(513) " "Verilog HDL assignment warning at PB.v(513): truncated value with size 32 to match size of target (8)" {  } { { "PB.v" "" { Text "W:/ECE241/Project/PushBoxes/PB.v" 513 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480619696432 "|PB"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 PB.v(516) " "Verilog HDL assignment warning at PB.v(516): truncated value with size 32 to match size of target (8)" {  } { { "PB.v" "" { Text "W:/ECE241/Project/PushBoxes/PB.v" 516 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480619696432 "|PB"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 PB.v(517) " "Verilog HDL assignment warning at PB.v(517): truncated value with size 32 to match size of target (8)" {  } { { "PB.v" "" { Text "W:/ECE241/Project/PushBoxes/PB.v" 517 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480619696432 "|PB"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 PB.v(523) " "Verilog HDL assignment warning at PB.v(523): truncated value with size 32 to match size of target (8)" {  } { { "PB.v" "" { Text "W:/ECE241/Project/PushBoxes/PB.v" 523 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480619696432 "|PB"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 PB.v(526) " "Verilog HDL assignment warning at PB.v(526): truncated value with size 32 to match size of target (8)" {  } { { "PB.v" "" { Text "W:/ECE241/Project/PushBoxes/PB.v" 526 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480619696448 "|PB"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 PB.v(527) " "Verilog HDL assignment warning at PB.v(527): truncated value with size 32 to match size of target (8)" {  } { { "PB.v" "" { Text "W:/ECE241/Project/PushBoxes/PB.v" 527 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480619696448 "|PB"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 PB.v(531) " "Verilog HDL assignment warning at PB.v(531): truncated value with size 32 to match size of target (8)" {  } { { "PB.v" "" { Text "W:/ECE241/Project/PushBoxes/PB.v" 531 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480619696448 "|PB"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 PB.v(533) " "Verilog HDL assignment warning at PB.v(533): truncated value with size 32 to match size of target (8)" {  } { { "PB.v" "" { Text "W:/ECE241/Project/PushBoxes/PB.v" 533 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480619696448 "|PB"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 PB.v(539) " "Verilog HDL assignment warning at PB.v(539): truncated value with size 32 to match size of target (9)" {  } { { "PB.v" "" { Text "W:/ECE241/Project/PushBoxes/PB.v" 539 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480619696448 "|PB"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 PB.v(542) " "Verilog HDL assignment warning at PB.v(542): truncated value with size 32 to match size of target (9)" {  } { { "PB.v" "" { Text "W:/ECE241/Project/PushBoxes/PB.v" 542 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480619696448 "|PB"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 PB.v(543) " "Verilog HDL assignment warning at PB.v(543): truncated value with size 32 to match size of target (9)" {  } { { "PB.v" "" { Text "W:/ECE241/Project/PushBoxes/PB.v" 543 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480619696448 "|PB"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 PB.v(549) " "Verilog HDL assignment warning at PB.v(549): truncated value with size 32 to match size of target (9)" {  } { { "PB.v" "" { Text "W:/ECE241/Project/PushBoxes/PB.v" 549 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480619696448 "|PB"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 PB.v(552) " "Verilog HDL assignment warning at PB.v(552): truncated value with size 32 to match size of target (9)" {  } { { "PB.v" "" { Text "W:/ECE241/Project/PushBoxes/PB.v" 552 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480619696448 "|PB"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 PB.v(553) " "Verilog HDL assignment warning at PB.v(553): truncated value with size 32 to match size of target (9)" {  } { { "PB.v" "" { Text "W:/ECE241/Project/PushBoxes/PB.v" 553 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480619696448 "|PB"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 PB.v(557) " "Verilog HDL assignment warning at PB.v(557): truncated value with size 32 to match size of target (9)" {  } { { "PB.v" "" { Text "W:/ECE241/Project/PushBoxes/PB.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480619696448 "|PB"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 PB.v(559) " "Verilog HDL assignment warning at PB.v(559): truncated value with size 32 to match size of target (9)" {  } { { "PB.v" "" { Text "W:/ECE241/Project/PushBoxes/PB.v" 559 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480619696448 "|PB"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 PB.v(565) " "Verilog HDL assignment warning at PB.v(565): truncated value with size 32 to match size of target (9)" {  } { { "PB.v" "" { Text "W:/ECE241/Project/PushBoxes/PB.v" 565 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480619696448 "|PB"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 PB.v(568) " "Verilog HDL assignment warning at PB.v(568): truncated value with size 32 to match size of target (9)" {  } { { "PB.v" "" { Text "W:/ECE241/Project/PushBoxes/PB.v" 568 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480619696448 "|PB"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 PB.v(569) " "Verilog HDL assignment warning at PB.v(569): truncated value with size 32 to match size of target (9)" {  } { { "PB.v" "" { Text "W:/ECE241/Project/PushBoxes/PB.v" 569 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480619696448 "|PB"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 PB.v(575) " "Verilog HDL assignment warning at PB.v(575): truncated value with size 32 to match size of target (9)" {  } { { "PB.v" "" { Text "W:/ECE241/Project/PushBoxes/PB.v" 575 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480619696448 "|PB"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 PB.v(578) " "Verilog HDL assignment warning at PB.v(578): truncated value with size 32 to match size of target (9)" {  } { { "PB.v" "" { Text "W:/ECE241/Project/PushBoxes/PB.v" 578 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480619696448 "|PB"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 PB.v(579) " "Verilog HDL assignment warning at PB.v(579): truncated value with size 32 to match size of target (9)" {  } { { "PB.v" "" { Text "W:/ECE241/Project/PushBoxes/PB.v" 579 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480619696448 "|PB"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 PB.v(583) " "Verilog HDL assignment warning at PB.v(583): truncated value with size 32 to match size of target (9)" {  } { { "PB.v" "" { Text "W:/ECE241/Project/PushBoxes/PB.v" 583 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480619696448 "|PB"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 PB.v(585) " "Verilog HDL assignment warning at PB.v(585): truncated value with size 32 to match size of target (9)" {  } { { "PB.v" "" { Text "W:/ECE241/Project/PushBoxes/PB.v" 585 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480619696448 "|PB"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt10 cnt10:U1 " "Elaborating entity \"cnt10\" for hierarchy \"cnt10:U1\"" {  } { { "PB.v" "U1" { Text "W:/ECE241/Project/PushBoxes/PB.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480619696573 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 PB.v(1365) " "Verilog HDL assignment warning at PB.v(1365): truncated value with size 32 to match size of target (4)" {  } { { "PB.v" "" { Text "W:/ECE241/Project/PushBoxes/PB.v" 1365 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480619696573 "|PB|cnt10:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt6 cnt6:U2 " "Elaborating entity \"cnt6\" for hierarchy \"cnt6:U2\"" {  } { { "PB.v" "U2" { Text "W:/ECE241/Project/PushBoxes/PB.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480619696604 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 PB.v(1314) " "Verilog HDL assignment warning at PB.v(1314): truncated value with size 32 to match size of target (3)" {  } { { "PB.v" "" { Text "W:/ECE241/Project/PushBoxes/PB.v" 1314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480619696604 "|PB|cnt6:U2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex2led hex2led:U5 " "Elaborating entity \"hex2led\" for hierarchy \"hex2led:U5\"" {  } { { "PB.v" "U5" { Text "W:/ECE241/Project/PushBoxes/PB.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480619696635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard keyboard:U9 " "Elaborating entity \"keyboard\" for hierarchy \"keyboard:U9\"" {  } { { "PB.v" "U9" { Text "W:/ECE241/Project/PushBoxes/PB.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480619696666 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 PB.v(1250) " "Verilog HDL assignment warning at PB.v(1250): truncated value with size 32 to match size of target (4)" {  } { { "PB.v" "" { Text "W:/ECE241/Project/PushBoxes/PB.v" 1250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480619696666 "|PB|keyboard:U9"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "PB.v(1252) " "Verilog HDL warning at PB.v(1252): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "PB.v" "" { Text "W:/ECE241/Project/PushBoxes/PB.v" 1252 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1480619696666 "|PB|keyboard:U9"}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hsync " "Inserted always-enabled tri-state buffer between \"hsync\" and its non-tri-state driver." {  } { { "PB.v" "" { Text "W:/ECE241/Project/PushBoxes/PB.v" 11 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1480619698194 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1480619698194 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirectional pins are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "hsync " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"hsync\" is moved to its source" {  } { { "PB.v" "" { Text "W:/ECE241/Project/PushBoxes/PB.v" 11 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1480619698194 ""}  } {  } 0 13060 "One or more bidirectional pins are fed by always enabled tri-state buffers" 0 0 "Analysis & Synthesis" 0 -1 1480619698194 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "hsync~synth " "Node \"hsync~synth\"" {  } { { "PB.v" "" { Text "W:/ECE241/Project/PushBoxes/PB.v" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480619698677 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480619698677 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "vga_sync_n GND " "Pin \"vga_sync_n\" is stuck at GND" {  } { { "PB.v" "" { Text "W:/ECE241/Project/PushBoxes/PB.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480619698677 "|PB|vga_sync_n"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1480619698677 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1480619698771 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1480619699815 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "W:/ECE241/Project/PushBoxes/output_files/PB.map.smsg " "Generated suppressed messages file W:/ECE241/Project/PushBoxes/output_files/PB.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480619699893 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1480619700423 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480619700423 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "899 " "Implemented 899 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1480619700657 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1480619700657 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1480619700657 ""} { "Info" "ICUT_CUT_TM_LCELLS" "860 " "Implemented 860 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1480619700657 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1480619700657 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 50 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 50 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "898 " "Peak virtual memory: 898 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1480619700766 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 01 14:15:00 2016 " "Processing ended: Thu Dec 01 14:15:00 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1480619700766 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1480619700766 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1480619700766 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1480619700766 ""}
