{"files":[{"patch":"@@ -1881,0 +1881,14 @@\n+\/\/ avx3_threshold() sets the threshold at which 64-byte instructions are used\n+\/\/ for implementing the array copy and clear operations.\n+\/\/ The Intel platforms that supports the serialize instruction\n+\/\/ has improved implementation of 64-byte load\/stores and so the default\n+\/\/ threshold is set to 0 for these platforms.\n+int VM_Version::avx3_threshold() {\n+  if (FLAG_IS_DEFAULT(AVX3Threshold)) {\n+    return ((is_intel_family_core() &&\n+             supports_serialize()) ? 0: AVX3Threshold);\n+  } else {\n+    return AVX3Threshold;\n+  }\n+}\n+\n","filename":"src\/hotspot\/cpu\/x86\/vm_version_x86.cpp","additions":14,"deletions":0,"binary":false,"changes":14,"status":"modified"},{"patch":"@@ -914,7 +914,1 @@\n-  \/\/ avx3_threshold() sets the threshold at which 64-byte instructions are used\n-  \/\/ for implementing the array copy and clear operations.\n-  \/\/ The Intel platforms that supports the serialize instruction\n-  \/\/ has improved implementation of 64-byte load\/stores and so the threshold\n-  \/\/ is set to 0 for these platforms.\n-  static int avx3_threshold() { return ((is_intel_family_core() &&\n-                                supports_serialize()) ? 0: AVX3Threshold); }\n+  static int avx3_threshold();\n","filename":"src\/hotspot\/cpu\/x86\/vm_version_x86.hpp","additions":1,"deletions":7,"binary":false,"changes":8,"status":"modified"}]}