<profile>
    <ReportVersion>
        <Version>2022.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg484-1</Part>
        <TopModelName>cordic</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>6.573</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>51</Best-caseLatency>
            <Average-caseLatency>51</Average-caseLatency>
            <Worst-caseLatency>51</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.510 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.510 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.510 us</Worst-caseRealTimeLatency>
            <Interval-min>52</Interval-min>
            <Interval-max>52</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <VITIS_LOOP_27_1>
                <TripCount>10</TripCount>
                <Latency>50</Latency>
                <AbsoluteTimeLatency>500</AbsoluteTimeLatency>
                <IterationLatency>5</IterationLatency>
                <InstanceList/>
            </VITIS_LOOP_27_1>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>0</BRAM_18K>
            <DSP>1</DSP>
            <FF>160</FF>
            <LUT>567</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>cordic</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>cordic</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>cordic</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>cordic</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>cordic</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>cordic</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>select_r</name>
            <Object>select_r</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>CS_I_T</name>
            <Object>CS_I_T</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>IA_I_S</name>
            <Object>IA_I_S</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>IA_I_C</name>
            <Object>IA_I_C</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>CS_O_SIN</name>
            <Object>CS_O_SIN</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>CS_O_SIN_ap_vld</name>
            <Object>CS_O_SIN</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>CS_O_COS</name>
            <Object>CS_O_COS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>CS_O_COS_ap_vld</name>
            <Object>CS_O_COS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>IA_O_IAT</name>
            <Object>IA_O_IAT</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>IA_O_IAT_ap_vld</name>
            <Object>IA_O_IAT</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>done</name>
            <Object>done</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>done_ap_vld</name>
            <Object>done</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="2">
            <ModuleName>cordic</ModuleName>
            <BindInstances>add_ln27_fu_221_p2 mul_2s_16s_18_1_1_U1 mul_2s_16s_18_1_1_U2 x_V_2_fu_356_p2 y_V_2_fu_361_p2 mac_mulsub_14ns_2s_16ns_16_4_1_U3 mac_mulsub_14ns_2s_16ns_16_4_1_U3 cordic_phase_V_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>cordic</Name>
            <Loops>
                <VITIS_LOOP_27_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.573</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>51</Best-caseLatency>
                    <Average-caseLatency>51</Average-caseLatency>
                    <Worst-caseLatency>51</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.510 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.510 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.510 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>52</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_27_1>
                        <Name>VITIS_LOOP_27_1</Name>
                        <TripCount>10</TripCount>
                        <Latency>50</Latency>
                        <AbsoluteTimeLatency>0.500 us</AbsoluteTimeLatency>
                        <IterationLatency>5</IterationLatency>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_27_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>1</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>160</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>567</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_fu_221_p2" SOURCE="A4HLS/src/cordic.cpp:27" URAM="0" VARIABLE="add_ln27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_16s_18_1_1_U1" SOURCE="C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319" URAM="0" VARIABLE="r_V_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_16s_18_1_1_U2" SOURCE="C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319" URAM="0" VARIABLE="r_V_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="sub" PRAGMA="" RTLNAME="x_V_2_fu_356_p2" SOURCE="C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859" URAM="0" VARIABLE="x_V_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="add" PRAGMA="" RTLNAME="y_V_2_fu_361_p2" SOURCE="C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859" URAM="0" VARIABLE="y_V_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_27_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_14ns_2s_16ns_16_4_1_U3" SOURCE="C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859" URAM="0" VARIABLE="mul_ln859"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_27_1" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_14ns_2s_16ns_16_4_1_U3" SOURCE="C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859" URAM="0" VARIABLE="t_V_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="cordic_phase_V_U" SOURCE="" URAM="0" VARIABLE="cordic_phase_V"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_op>
            <ENTRY impl="all mul" latency="-1 mul" op="mul" precision="mul standard"/>
            <ENTRY impl="all add" latency="-1 add" op="add" precision="add standard"/>
            <ENTRY impl="all sub" latency="-1 sub" op="sub" precision="sub standard"/>
            <ENTRY impl="all fadd" latency="-1 fadd" op="fadd" precision="fadd standard"/>
            <ENTRY impl="all fsub" latency="-1 fsub" op="fsub" precision="fsub standard"/>
            <ENTRY impl="all fdiv" latency="-1 fdiv" op="fdiv" precision="fdiv standard"/>
            <ENTRY impl="all fexp" latency="-1 fexp" op="fexp" precision="fexp standard"/>
            <ENTRY impl="all flog" latency="-1 flog" op="flog" precision="flog standard"/>
            <ENTRY impl="all fmul" latency="-1 fmul" op="fmul" precision="fmul standard"/>
            <ENTRY impl="all frsqrt" latency="-1 frsqrt" op="frsqrt" precision="frsqrt standard"/>
            <ENTRY impl="all frecip" latency="-1 frecip" op="frecip" precision="frecip standard"/>
            <ENTRY impl="all fsqrt" latency="-1 fsqrt" op="fsqrt" precision="fsqrt standard"/>
            <ENTRY impl="all dadd" latency="-1 dadd" op="dadd" precision="dadd standard"/>
            <ENTRY impl="all dsub" latency="-1 dsub" op="dsub" precision="dsub standard"/>
            <ENTRY impl="all ddiv" latency="-1 ddiv" op="ddiv" precision="ddiv standard"/>
            <ENTRY impl="all dexp" latency="-1 dexp" op="dexp" precision="dexp standard"/>
            <ENTRY impl="all dlog" latency="-1 dlog" op="dlog" precision="dlog standard"/>
            <ENTRY impl="all dmul" latency="-1 dmul" op="dmul" precision="dmul standard"/>
            <ENTRY impl="all drsqrt" latency="-1 drsqrt" op="drsqrt" precision="drsqrt standard"/>
            <ENTRY impl="all drecip" latency="-1 drecip" op="drecip" precision="drecip standard"/>
            <ENTRY impl="all dsqrt" latency="-1 dsqrt" op="dsqrt" precision="dsqrt standard"/>
            <ENTRY impl="all hadd" latency="-1 hadd" op="hadd" precision="hadd standard"/>
            <ENTRY impl="all hsub" latency="-1 hsub" op="hsub" precision="hsub standard"/>
            <ENTRY impl="all hdiv" latency="-1 hdiv" op="hdiv" precision="hdiv standard"/>
            <ENTRY impl="all hmul" latency="-1 hmul" op="hmul" precision="hmul standard"/>
            <ENTRY impl="all hsqrt" latency="-1 hsqrt" op="hsqrt" precision="hsqrt standard"/>
            <ENTRY impl="all facc" latency="-1 facc" op="facc" precision="facc standard"/>
            <ENTRY impl="all fmacc" latency="-1 fmacc" op="fmacc" precision="fmacc standard"/>
            <ENTRY impl="all fmadd" latency="-1 fmadd" op="fmadd" precision="fmadd standard"/>
        </config_op>
        <config_storage>
            <ENTRY auto_srl_max_bits="1024 fifo" auto_srl_max_depth="2 fifo" impl="autosrl fifo" type="fifo"/>
        </config_storage>
        <config_export output="C:/ELEC522/sl186/Assignment4/HLS/A4HLS"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="select" index="0" direction="in" srcType="bool" srcSize="1">
            <hwRefs>
                <hwRef type="port" interface="select_r" name="select_r" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="CS_I_T" index="1" direction="in" srcType="ap_fixed&lt;16, 2, AP_TRN, AP_WRAP, 0&gt;" srcSize="16">
            <hwRefs>
                <hwRef type="port" interface="CS_I_T" name="CS_I_T" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="IA_I_S" index="2" direction="in" srcType="ap_fixed&lt;16, 2, AP_TRN, AP_WRAP, 0&gt;" srcSize="16">
            <hwRefs>
                <hwRef type="port" interface="IA_I_S" name="IA_I_S" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="IA_I_C" index="3" direction="in" srcType="ap_fixed&lt;16, 2, AP_TRN, AP_WRAP, 0&gt;" srcSize="16">
            <hwRefs>
                <hwRef type="port" interface="IA_I_C" name="IA_I_C" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="CS_O_SIN" index="4" direction="out" srcType="ap_fixed&lt;16, 2, AP_TRN, AP_WRAP, 0&gt;&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="port" interface="CS_O_SIN" name="CS_O_SIN" usage="data" direction="out"/>
                <hwRef type="port" interface="CS_O_SIN_ap_vld" name="CS_O_SIN_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="CS_O_COS" index="5" direction="out" srcType="ap_fixed&lt;16, 2, AP_TRN, AP_WRAP, 0&gt;&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="port" interface="CS_O_COS" name="CS_O_COS" usage="data" direction="out"/>
                <hwRef type="port" interface="CS_O_COS_ap_vld" name="CS_O_COS_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="IA_O_IAT" index="6" direction="out" srcType="ap_fixed&lt;16, 2, AP_TRN, AP_WRAP, 0&gt;&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="port" interface="IA_O_IAT" name="IA_O_IAT" usage="data" direction="out"/>
                <hwRef type="port" interface="IA_O_IAT_ap_vld" name="IA_O_IAT_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="done" index="7" direction="out" srcType="short&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="port" interface="done" name="done" usage="data" direction="out"/>
                <hwRef type="port" interface="done_ap_vld" name="done_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="select_r" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="1">
            <portMaps>
                <portMap portMapName="select_r">DATA</portMap>
            </portMaps>
            <ports>
                <port>select_r</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="select"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="CS_I_T" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="CS_I_T">DATA</portMap>
            </portMaps>
            <ports>
                <port>CS_I_T</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="CS_I_T"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="IA_I_S" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="IA_I_S">DATA</portMap>
            </portMaps>
            <ports>
                <port>IA_I_S</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="IA_I_S"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="IA_I_C" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="IA_I_C">DATA</portMap>
            </portMaps>
            <ports>
                <port>IA_I_C</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="IA_I_C"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="CS_O_SIN" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="CS_O_SIN">DATA</portMap>
            </portMaps>
            <ports>
                <port>CS_O_SIN</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="CS_O_SIN"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="CS_O_COS" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="CS_O_COS">DATA</portMap>
            </portMaps>
            <ports>
                <port>CS_O_COS</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="CS_O_COS"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="IA_O_IAT" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="IA_O_IAT">DATA</portMap>
            </portMaps>
            <ports>
                <port>IA_O_IAT</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="IA_O_IAT"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="done" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="done">DATA</portMap>
            </portMaps>
            <ports>
                <port>done</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="done"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="REGISTER">
                <table isCollapsed="0">
                    <keys size="3">Interface, Mode, Bitwidth</keys>
                    <column name="CS_I_T">ap_none, 16, , </column>
                    <column name="CS_O_COS">ap_none, 16, , </column>
                    <column name="CS_O_SIN">ap_none, 16, , </column>
                    <column name="IA_I_C">ap_none, 16, , </column>
                    <column name="IA_I_S">ap_none, 16, , </column>
                    <column name="IA_O_IAT">ap_none, 16, , </column>
                    <column name="done">ap_none, 16, , </column>
                    <column name="select_r">ap_none, 1, , </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst">reset, ap_rst, </column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="select">in, bool</column>
                    <column name="CS_I_T">in, ap_fixed&lt;16 2 AP_TRN AP_WRAP 0&gt;</column>
                    <column name="IA_I_S">in, ap_fixed&lt;16 2 AP_TRN AP_WRAP 0&gt;</column>
                    <column name="IA_I_C">in, ap_fixed&lt;16 2 AP_TRN AP_WRAP 0&gt;</column>
                    <column name="CS_O_SIN">out, ap_fixed&lt;16 2 AP_TRN AP_WRAP 0&gt;&amp;</column>
                    <column name="CS_O_COS">out, ap_fixed&lt;16 2 AP_TRN AP_WRAP 0&gt;&amp;</column>
                    <column name="IA_O_IAT">out, ap_fixed&lt;16 2 AP_TRN AP_WRAP 0&gt;&amp;</column>
                    <column name="done">out, short&amp;</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="3">Argument, HW Interface, HW Type</keys>
                    <column name="select">select_r, port, , </column>
                    <column name="CS_I_T">CS_I_T, port, , </column>
                    <column name="IA_I_S">IA_I_S, port, , </column>
                    <column name="IA_I_C">IA_I_C, port, , </column>
                    <column name="CS_O_SIN">CS_O_SIN, port, , </column>
                    <column name="CS_O_SIN">CS_O_SIN_ap_vld, port, , </column>
                    <column name="CS_O_COS">CS_O_COS, port, , </column>
                    <column name="CS_O_COS">CS_O_COS_ap_vld, port, , </column>
                    <column name="IA_O_IAT">IA_O_IAT, port, , </column>
                    <column name="IA_O_IAT">IA_O_IAT_ap_vld, port, , </column>
                    <column name="done">done, port, , </column>
                    <column name="done">done_ap_vld, port, , </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <PragmaReport>
        <Pragma type="pipeline" location="A4HLS/src/cordic.cpp:29" status="valid" parentFunction="cordic" variable="" isDirective="0" options="off"/>
    </PragmaReport>
</profile>

