

================================================================
== Vivado HLS Report for 'MixColumns'
================================================================
* Date:           Sat Jan 23 21:09:23 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        aes_hls_prj
* Solution:       sol3
* Product family: spartan7
* Target device:  xc7s15-ftgb196-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+--------+----------+------------+
    |  Clock | Target | Estimated| Uncertainty|
    +--------+--------+----------+------------+
    |ap_clk  |  100.00|     6.100|       12.50|
    +--------+--------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   17|   17|   17|   17|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                     |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- MixColumns_label0  |   16|   16|         4|          -|          -|     4|    no    |
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.39>
ST_1 : Operation 6 [1/1] (1.39ns)   --->   "br label %1" [c_src/aes.c:317]   --->   Operation 6 'br' <Predicate = true> <Delay = 1.39>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%i_0 = phi i3 [ 0, %0 ], [ %i, %2 ]"   --->   Operation 7 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.98ns)   --->   "%icmp_ln317 = icmp eq i3 %i_0, -4" [c_src/aes.c:317]   --->   Operation 8 'icmp' 'icmp_ln317' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"   --->   Operation 9 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (1.45ns)   --->   "%i = add i3 %i_0, 1" [c_src/aes.c:317]   --->   Operation 10 'add' 'i' <Predicate = true> <Delay = 1.45> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "br i1 %icmp_ln317, label %3, label %2" [c_src/aes.c:317]   --->   Operation 11 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%tmp = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %i_0, i2 0)" [c_src/aes.c:318]   --->   Operation 12 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln317)> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln318 = zext i5 %tmp to i64" [c_src/aes.c:318]   --->   Operation 13 'zext' 'zext_ln318' <Predicate = (!icmp_ln317)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%state_addr = getelementptr [16 x i8]* %state, i64 0, i64 %zext_ln318" [c_src/aes.c:318]   --->   Operation 14 'getelementptr' 'state_addr' <Predicate = (!icmp_ln317)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%or_ln319 = or i5 %tmp, 1" [c_src/aes.c:319]   --->   Operation 15 'or' 'or_ln319' <Predicate = (!icmp_ln317)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_6 = call i64 @_ssdm_op_BitConcatenate.i64.i59.i5(i59 0, i5 %or_ln319)" [c_src/aes.c:319]   --->   Operation 16 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln317)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%state_addr_12 = getelementptr [16 x i8]* %state, i64 0, i64 %tmp_6" [c_src/aes.c:319]   --->   Operation 17 'getelementptr' 'state_addr_12' <Predicate = (!icmp_ln317)> <Delay = 0.00>
ST_2 : Operation 18 [2/2] (1.76ns)   --->   "%t = load i8* %state_addr, align 1" [c_src/aes.c:318]   --->   Operation 18 'load' 't' <Predicate = (!icmp_ln317)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 19 [2/2] (1.76ns)   --->   "%state_load = load i8* %state_addr_12, align 1" [c_src/aes.c:319]   --->   Operation 19 'load' 'state_load' <Predicate = (!icmp_ln317)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "ret void" [c_src/aes.c:333]   --->   Operation 20 'ret' <Predicate = (icmp_ln317)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.76>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%or_ln319_1 = or i5 %tmp, 2" [c_src/aes.c:319]   --->   Operation 21 'or' 'or_ln319_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_7 = call i64 @_ssdm_op_BitConcatenate.i64.i59.i5(i59 0, i5 %or_ln319_1)" [c_src/aes.c:319]   --->   Operation 22 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%state_addr_13 = getelementptr [16 x i8]* %state, i64 0, i64 %tmp_7" [c_src/aes.c:319]   --->   Operation 23 'getelementptr' 'state_addr_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%or_ln319_2 = or i5 %tmp, 3" [c_src/aes.c:319]   --->   Operation 24 'or' 'or_ln319_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_8 = call i64 @_ssdm_op_BitConcatenate.i64.i59.i5(i59 0, i5 %or_ln319_2)" [c_src/aes.c:319]   --->   Operation 25 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%state_addr_14 = getelementptr [16 x i8]* %state, i64 0, i64 %tmp_8" [c_src/aes.c:319]   --->   Operation 26 'getelementptr' 'state_addr_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/2] (1.76ns)   --->   "%t = load i8* %state_addr, align 1" [c_src/aes.c:318]   --->   Operation 27 'load' 't' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 28 [1/2] (1.76ns)   --->   "%state_load = load i8* %state_addr_12, align 1" [c_src/aes.c:319]   --->   Operation 28 'load' 'state_load' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 29 [2/2] (1.76ns)   --->   "%state_load_11 = load i8* %state_addr_13, align 1" [c_src/aes.c:319]   --->   Operation 29 'load' 'state_load_11' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 30 [2/2] (1.76ns)   --->   "%state_load_12 = load i8* %state_addr_14, align 1" [c_src/aes.c:319]   --->   Operation 30 'load' 'state_load_12' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 4 <SV = 3> <Delay = 6.10>
ST_4 : Operation 31 [1/2] (1.76ns)   --->   "%state_load_11 = load i8* %state_addr_13, align 1" [c_src/aes.c:319]   --->   Operation 31 'load' 'state_load_11' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 32 [1/2] (1.76ns)   --->   "%state_load_12 = load i8* %state_addr_14, align 1" [c_src/aes.c:319]   --->   Operation 32 'load' 'state_load_12' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 33 [1/1] (0.79ns)   --->   "%Tm = xor i8 %state_load, %t" [c_src/aes.c:319]   --->   Operation 33 'xor' 'Tm' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 34 [1/1] (0.79ns)   --->   "%xor_ln319_1 = xor i8 %state_load_11, %Tm" [c_src/aes.c:319]   --->   Operation 34 'xor' 'xor_ln319_1' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (0.79ns)   --->   "%Tmp = xor i8 %state_load_12, %xor_ln319_1" [c_src/aes.c:319]   --->   Operation 35 'xor' 'Tmp' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node xor_ln322_1)   --->   "%shl_ln311 = shl i8 %Tm, 1" [c_src/aes.c:311->c_src/aes.c:321]   --->   Operation 36 'shl' 'shl_ln311' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node xor_ln322_1)   --->   "%tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %Tm, i32 7)" [c_src/aes.c:311->c_src/aes.c:321]   --->   Operation 37 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node xor_ln322_1)   --->   "%select_ln311 = select i1 %tmp_1, i8 27, i8 0" [c_src/aes.c:311->c_src/aes.c:321]   --->   Operation 38 'select' 'select_ln311' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node xor_ln322_1)   --->   "%xor_ln322 = xor i8 %t, %select_ln311" [c_src/aes.c:322]   --->   Operation 39 'xor' 'xor_ln322' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node xor_ln322_1)   --->   "%xor_ln322_2 = xor i8 %shl_ln311, %Tmp" [c_src/aes.c:322]   --->   Operation 40 'xor' 'xor_ln322_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln322_1 = xor i8 %xor_ln322_2, %xor_ln322" [c_src/aes.c:322]   --->   Operation 41 'xor' 'xor_ln322_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (1.76ns)   --->   "store i8 %xor_ln322_1, i8* %state_addr, align 1" [c_src/aes.c:322]   --->   Operation 42 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 43 [1/1] (0.79ns)   --->   "%Tm_1 = xor i8 %state_load_11, %state_load" [c_src/aes.c:323]   --->   Operation 43 'xor' 'Tm_1' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node xor_ln325_1)   --->   "%shl_ln311_1 = shl i8 %Tm_1, 1" [c_src/aes.c:311->c_src/aes.c:324]   --->   Operation 44 'shl' 'shl_ln311_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node xor_ln325_1)   --->   "%tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %Tm_1, i32 7)" [c_src/aes.c:311->c_src/aes.c:324]   --->   Operation 45 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node xor_ln325_1)   --->   "%select_ln311_1 = select i1 %tmp_2, i8 27, i8 0" [c_src/aes.c:311->c_src/aes.c:324]   --->   Operation 46 'select' 'select_ln311_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node xor_ln325_1)   --->   "%xor_ln325 = xor i8 %state_load, %select_ln311_1" [c_src/aes.c:325]   --->   Operation 47 'xor' 'xor_ln325' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node xor_ln325_1)   --->   "%xor_ln325_2 = xor i8 %shl_ln311_1, %Tmp" [c_src/aes.c:325]   --->   Operation 48 'xor' 'xor_ln325_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln325_1 = xor i8 %xor_ln325_2, %xor_ln325" [c_src/aes.c:325]   --->   Operation 49 'xor' 'xor_ln325_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (1.76ns)   --->   "store i8 %xor_ln325_1, i8* %state_addr_12, align 1" [c_src/aes.c:325]   --->   Operation 50 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 51 [1/1] (0.79ns)   --->   "%Tm_2 = xor i8 %state_load_12, %state_load_11" [c_src/aes.c:326]   --->   Operation 51 'xor' 'Tm_2' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node xor_ln328_1)   --->   "%shl_ln311_2 = shl i8 %Tm_2, 1" [c_src/aes.c:311->c_src/aes.c:327]   --->   Operation 52 'shl' 'shl_ln311_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node xor_ln328_1)   --->   "%tmp_3 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %Tm_2, i32 7)" [c_src/aes.c:311->c_src/aes.c:327]   --->   Operation 53 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node xor_ln328_1)   --->   "%select_ln311_2 = select i1 %tmp_3, i8 27, i8 0" [c_src/aes.c:311->c_src/aes.c:327]   --->   Operation 54 'select' 'select_ln311_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node xor_ln328_1)   --->   "%xor_ln328 = xor i8 %state_load_11, %select_ln311_2" [c_src/aes.c:328]   --->   Operation 55 'xor' 'xor_ln328' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node xor_ln328_1)   --->   "%xor_ln328_2 = xor i8 %shl_ln311_2, %Tmp" [c_src/aes.c:328]   --->   Operation 56 'xor' 'xor_ln328_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln328_1 = xor i8 %xor_ln328_2, %xor_ln328" [c_src/aes.c:328]   --->   Operation 57 'xor' 'xor_ln328_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.79ns)   --->   "%Tm_3 = xor i8 %state_load_12, %t" [c_src/aes.c:329]   --->   Operation 58 'xor' 'Tm_3' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node xor_ln331)   --->   "%shl_ln311_3 = shl i8 %Tm_3, 1" [c_src/aes.c:311->c_src/aes.c:330]   --->   Operation 59 'shl' 'shl_ln311_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node xor_ln331)   --->   "%tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %Tm_3, i32 7)" [c_src/aes.c:311->c_src/aes.c:330]   --->   Operation 60 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node xor_ln331)   --->   "%select_ln311_3 = select i1 %tmp_4, i8 27, i8 0" [c_src/aes.c:311->c_src/aes.c:330]   --->   Operation 61 'select' 'select_ln311_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node xor_ln331)   --->   "%xor_ln331_1 = xor i8 %shl_ln311_3, %xor_ln319_1" [c_src/aes.c:331]   --->   Operation 62 'xor' 'xor_ln331_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln331 = xor i8 %xor_ln331_1, %select_ln311_3" [c_src/aes.c:331]   --->   Operation 63 'xor' 'xor_ln331' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.76>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str11) nounwind" [c_src/aes.c:317]   --->   Operation 64 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (1.76ns)   --->   "store i8 %xor_ln328_1, i8* %state_addr_13, align 1" [c_src/aes.c:328]   --->   Operation 65 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 66 [1/1] (1.76ns)   --->   "store i8 %xor_ln331, i8* %state_addr_14, align 1" [c_src/aes.c:331]   --->   Operation 66 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "br label %1" [c_src/aes.c:317]   --->   Operation 67 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ state]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln317           (br               ) [ 011111]
i_0                (phi              ) [ 001000]
icmp_ln317         (icmp             ) [ 001111]
empty              (speclooptripcount) [ 000000]
i                  (add              ) [ 011111]
br_ln317           (br               ) [ 000000]
tmp                (bitconcatenate   ) [ 000100]
zext_ln318         (zext             ) [ 000000]
state_addr         (getelementptr    ) [ 000110]
or_ln319           (or               ) [ 000000]
tmp_6              (bitconcatenate   ) [ 000000]
state_addr_12      (getelementptr    ) [ 000110]
ret_ln333          (ret              ) [ 000000]
or_ln319_1         (or               ) [ 000000]
tmp_7              (bitconcatenate   ) [ 000000]
state_addr_13      (getelementptr    ) [ 000011]
or_ln319_2         (or               ) [ 000000]
tmp_8              (bitconcatenate   ) [ 000000]
state_addr_14      (getelementptr    ) [ 000011]
t                  (load             ) [ 000010]
state_load         (load             ) [ 000010]
state_load_11      (load             ) [ 000000]
state_load_12      (load             ) [ 000000]
Tm                 (xor              ) [ 000000]
xor_ln319_1        (xor              ) [ 000000]
Tmp                (xor              ) [ 000000]
shl_ln311          (shl              ) [ 000000]
tmp_1              (bitselect        ) [ 000000]
select_ln311       (select           ) [ 000000]
xor_ln322          (xor              ) [ 000000]
xor_ln322_2        (xor              ) [ 000000]
xor_ln322_1        (xor              ) [ 000000]
store_ln322        (store            ) [ 000000]
Tm_1               (xor              ) [ 000000]
shl_ln311_1        (shl              ) [ 000000]
tmp_2              (bitselect        ) [ 000000]
select_ln311_1     (select           ) [ 000000]
xor_ln325          (xor              ) [ 000000]
xor_ln325_2        (xor              ) [ 000000]
xor_ln325_1        (xor              ) [ 000000]
store_ln325        (store            ) [ 000000]
Tm_2               (xor              ) [ 000000]
shl_ln311_2        (shl              ) [ 000000]
tmp_3              (bitselect        ) [ 000000]
select_ln311_2     (select           ) [ 000000]
xor_ln328          (xor              ) [ 000000]
xor_ln328_2        (xor              ) [ 000000]
xor_ln328_1        (xor              ) [ 000001]
Tm_3               (xor              ) [ 000000]
shl_ln311_3        (shl              ) [ 000000]
tmp_4              (bitselect        ) [ 000000]
select_ln311_3     (select           ) [ 000000]
xor_ln331_1        (xor              ) [ 000000]
xor_ln331          (xor              ) [ 000001]
specloopname_ln317 (specloopname     ) [ 000000]
store_ln328        (store            ) [ 000000]
store_ln331        (store            ) [ 000000]
br_ln317           (br               ) [ 011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="state">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i59.i5"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="state_addr_gep_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="8" slack="0"/>
<pin id="44" dir="0" index="1" bw="1" slack="0"/>
<pin id="45" dir="0" index="2" bw="5" slack="0"/>
<pin id="46" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr/2 "/>
</bind>
</comp>

<comp id="49" class="1004" name="state_addr_12_gep_fu_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="8" slack="0"/>
<pin id="51" dir="0" index="1" bw="1" slack="0"/>
<pin id="52" dir="0" index="2" bw="64" slack="0"/>
<pin id="53" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_12/2 "/>
</bind>
</comp>

<comp id="56" class="1004" name="grp_access_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="4" slack="0"/>
<pin id="58" dir="0" index="1" bw="8" slack="0"/>
<pin id="59" dir="0" index="2" bw="0" slack="0"/>
<pin id="62" dir="0" index="4" bw="4" slack="0"/>
<pin id="63" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="64" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="60" dir="1" index="3" bw="8" slack="0"/>
<pin id="65" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="t/2 state_load/2 state_load_11/3 state_load_12/3 store_ln322/4 store_ln325/4 store_ln328/5 store_ln331/5 "/>
</bind>
</comp>

<comp id="67" class="1004" name="state_addr_13_gep_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="8" slack="0"/>
<pin id="69" dir="0" index="1" bw="1" slack="0"/>
<pin id="70" dir="0" index="2" bw="64" slack="0"/>
<pin id="71" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_13/3 "/>
</bind>
</comp>

<comp id="74" class="1004" name="state_addr_14_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="8" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="64" slack="0"/>
<pin id="78" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_14/3 "/>
</bind>
</comp>

<comp id="83" class="1005" name="i_0_reg_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="3" slack="1"/>
<pin id="85" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="87" class="1004" name="i_0_phi_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="1" slack="1"/>
<pin id="89" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="90" dir="0" index="2" bw="3" slack="0"/>
<pin id="91" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="92" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="icmp_ln317_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="3" slack="0"/>
<pin id="96" dir="0" index="1" bw="3" slack="0"/>
<pin id="97" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln317/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="i_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="3" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="106" class="1004" name="tmp_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="5" slack="0"/>
<pin id="108" dir="0" index="1" bw="3" slack="0"/>
<pin id="109" dir="0" index="2" bw="1" slack="0"/>
<pin id="110" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="zext_ln318_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="5" slack="0"/>
<pin id="116" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln318/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="or_ln319_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="5" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln319/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="tmp_6_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="64" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="5" slack="0"/>
<pin id="129" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="or_ln319_1_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="5" slack="1"/>
<pin id="136" dir="0" index="1" bw="3" slack="0"/>
<pin id="137" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln319_1/3 "/>
</bind>
</comp>

<comp id="139" class="1004" name="tmp_7_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="64" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="5" slack="0"/>
<pin id="143" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="148" class="1004" name="or_ln319_2_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="5" slack="1"/>
<pin id="150" dir="0" index="1" bw="3" slack="0"/>
<pin id="151" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln319_2/3 "/>
</bind>
</comp>

<comp id="153" class="1004" name="tmp_8_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="64" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="0" index="2" bw="5" slack="0"/>
<pin id="157" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="162" class="1004" name="Tm_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="8" slack="1"/>
<pin id="164" dir="0" index="1" bw="8" slack="1"/>
<pin id="165" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="Tm/4 "/>
</bind>
</comp>

<comp id="166" class="1004" name="xor_ln319_1_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="8" slack="0"/>
<pin id="168" dir="0" index="1" bw="8" slack="0"/>
<pin id="169" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln319_1/4 "/>
</bind>
</comp>

<comp id="172" class="1004" name="Tmp_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="8" slack="0"/>
<pin id="174" dir="0" index="1" bw="8" slack="0"/>
<pin id="175" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="Tmp/4 "/>
</bind>
</comp>

<comp id="178" class="1004" name="shl_ln311_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="8" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln311/4 "/>
</bind>
</comp>

<comp id="184" class="1004" name="tmp_1_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="0" index="1" bw="8" slack="0"/>
<pin id="187" dir="0" index="2" bw="4" slack="0"/>
<pin id="188" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="192" class="1004" name="select_ln311_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="0" index="1" bw="6" slack="0"/>
<pin id="195" dir="0" index="2" bw="1" slack="0"/>
<pin id="196" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln311/4 "/>
</bind>
</comp>

<comp id="200" class="1004" name="xor_ln322_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="8" slack="1"/>
<pin id="202" dir="0" index="1" bw="6" slack="0"/>
<pin id="203" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln322/4 "/>
</bind>
</comp>

<comp id="205" class="1004" name="xor_ln322_2_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="8" slack="0"/>
<pin id="207" dir="0" index="1" bw="8" slack="0"/>
<pin id="208" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln322_2/4 "/>
</bind>
</comp>

<comp id="211" class="1004" name="xor_ln322_1_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="8" slack="0"/>
<pin id="213" dir="0" index="1" bw="8" slack="0"/>
<pin id="214" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln322_1/4 "/>
</bind>
</comp>

<comp id="218" class="1004" name="Tm_1_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="8" slack="0"/>
<pin id="220" dir="0" index="1" bw="8" slack="1"/>
<pin id="221" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="Tm_1/4 "/>
</bind>
</comp>

<comp id="223" class="1004" name="shl_ln311_1_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="8" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln311_1/4 "/>
</bind>
</comp>

<comp id="229" class="1004" name="tmp_2_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="0"/>
<pin id="231" dir="0" index="1" bw="8" slack="0"/>
<pin id="232" dir="0" index="2" bw="4" slack="0"/>
<pin id="233" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="237" class="1004" name="select_ln311_1_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="0"/>
<pin id="239" dir="0" index="1" bw="6" slack="0"/>
<pin id="240" dir="0" index="2" bw="1" slack="0"/>
<pin id="241" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln311_1/4 "/>
</bind>
</comp>

<comp id="245" class="1004" name="xor_ln325_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="8" slack="1"/>
<pin id="247" dir="0" index="1" bw="6" slack="0"/>
<pin id="248" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln325/4 "/>
</bind>
</comp>

<comp id="250" class="1004" name="xor_ln325_2_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="8" slack="0"/>
<pin id="252" dir="0" index="1" bw="8" slack="0"/>
<pin id="253" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln325_2/4 "/>
</bind>
</comp>

<comp id="256" class="1004" name="xor_ln325_1_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="8" slack="0"/>
<pin id="258" dir="0" index="1" bw="8" slack="0"/>
<pin id="259" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln325_1/4 "/>
</bind>
</comp>

<comp id="263" class="1004" name="Tm_2_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="8" slack="0"/>
<pin id="265" dir="0" index="1" bw="8" slack="0"/>
<pin id="266" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="Tm_2/4 "/>
</bind>
</comp>

<comp id="269" class="1004" name="shl_ln311_2_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="8" slack="0"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln311_2/4 "/>
</bind>
</comp>

<comp id="275" class="1004" name="tmp_3_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="0"/>
<pin id="277" dir="0" index="1" bw="8" slack="0"/>
<pin id="278" dir="0" index="2" bw="4" slack="0"/>
<pin id="279" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="283" class="1004" name="select_ln311_2_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="0"/>
<pin id="285" dir="0" index="1" bw="6" slack="0"/>
<pin id="286" dir="0" index="2" bw="1" slack="0"/>
<pin id="287" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln311_2/4 "/>
</bind>
</comp>

<comp id="291" class="1004" name="xor_ln328_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="8" slack="0"/>
<pin id="293" dir="0" index="1" bw="6" slack="0"/>
<pin id="294" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln328/4 "/>
</bind>
</comp>

<comp id="297" class="1004" name="xor_ln328_2_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="8" slack="0"/>
<pin id="299" dir="0" index="1" bw="8" slack="0"/>
<pin id="300" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln328_2/4 "/>
</bind>
</comp>

<comp id="303" class="1004" name="xor_ln328_1_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="8" slack="0"/>
<pin id="305" dir="0" index="1" bw="8" slack="0"/>
<pin id="306" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln328_1/4 "/>
</bind>
</comp>

<comp id="309" class="1004" name="Tm_3_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="8" slack="0"/>
<pin id="311" dir="0" index="1" bw="8" slack="1"/>
<pin id="312" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="Tm_3/4 "/>
</bind>
</comp>

<comp id="314" class="1004" name="shl_ln311_3_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="8" slack="0"/>
<pin id="316" dir="0" index="1" bw="1" slack="0"/>
<pin id="317" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln311_3/4 "/>
</bind>
</comp>

<comp id="320" class="1004" name="tmp_4_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="0"/>
<pin id="322" dir="0" index="1" bw="8" slack="0"/>
<pin id="323" dir="0" index="2" bw="4" slack="0"/>
<pin id="324" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="328" class="1004" name="select_ln311_3_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="0"/>
<pin id="330" dir="0" index="1" bw="6" slack="0"/>
<pin id="331" dir="0" index="2" bw="1" slack="0"/>
<pin id="332" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln311_3/4 "/>
</bind>
</comp>

<comp id="336" class="1004" name="xor_ln331_1_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="8" slack="0"/>
<pin id="338" dir="0" index="1" bw="8" slack="0"/>
<pin id="339" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln331_1/4 "/>
</bind>
</comp>

<comp id="342" class="1004" name="xor_ln331_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="8" slack="0"/>
<pin id="344" dir="0" index="1" bw="6" slack="0"/>
<pin id="345" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln331/4 "/>
</bind>
</comp>

<comp id="351" class="1005" name="i_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="3" slack="0"/>
<pin id="353" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="356" class="1005" name="tmp_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="5" slack="1"/>
<pin id="358" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="362" class="1005" name="state_addr_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="4" slack="1"/>
<pin id="364" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr "/>
</bind>
</comp>

<comp id="367" class="1005" name="state_addr_12_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="4" slack="1"/>
<pin id="369" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_12 "/>
</bind>
</comp>

<comp id="372" class="1005" name="state_addr_13_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="4" slack="1"/>
<pin id="374" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_13 "/>
</bind>
</comp>

<comp id="377" class="1005" name="state_addr_14_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="4" slack="1"/>
<pin id="379" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_14 "/>
</bind>
</comp>

<comp id="382" class="1005" name="t_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="8" slack="1"/>
<pin id="384" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="t "/>
</bind>
</comp>

<comp id="389" class="1005" name="state_load_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="8" slack="1"/>
<pin id="391" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="state_load "/>
</bind>
</comp>

<comp id="396" class="1005" name="xor_ln328_1_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="8" slack="1"/>
<pin id="398" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln328_1 "/>
</bind>
</comp>

<comp id="401" class="1005" name="xor_ln331_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="8" slack="1"/>
<pin id="403" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln331 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="0" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="48"><net_src comp="16" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="54"><net_src comp="0" pin="0"/><net_sink comp="49" pin=0"/></net>

<net id="55"><net_src comp="16" pin="0"/><net_sink comp="49" pin=1"/></net>

<net id="61"><net_src comp="42" pin="3"/><net_sink comp="56" pin=0"/></net>

<net id="66"><net_src comp="49" pin="3"/><net_sink comp="56" pin=2"/></net>

<net id="72"><net_src comp="0" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="73"><net_src comp="16" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="79"><net_src comp="0" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="16" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="81"><net_src comp="67" pin="3"/><net_sink comp="56" pin=0"/></net>

<net id="82"><net_src comp="74" pin="3"/><net_sink comp="56" pin=2"/></net>

<net id="86"><net_src comp="2" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="93"><net_src comp="83" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="98"><net_src comp="87" pin="4"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="4" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="87" pin="4"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="10" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="111"><net_src comp="12" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="87" pin="4"/><net_sink comp="106" pin=1"/></net>

<net id="113"><net_src comp="14" pin="0"/><net_sink comp="106" pin=2"/></net>

<net id="117"><net_src comp="106" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="118"><net_src comp="114" pin="1"/><net_sink comp="42" pin=2"/></net>

<net id="123"><net_src comp="106" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="124"><net_src comp="18" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="130"><net_src comp="20" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="22" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="132"><net_src comp="119" pin="2"/><net_sink comp="125" pin=2"/></net>

<net id="133"><net_src comp="125" pin="3"/><net_sink comp="49" pin=2"/></net>

<net id="138"><net_src comp="24" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="20" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="22" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="146"><net_src comp="134" pin="2"/><net_sink comp="139" pin=2"/></net>

<net id="147"><net_src comp="139" pin="3"/><net_sink comp="67" pin=2"/></net>

<net id="152"><net_src comp="26" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="20" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="22" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="160"><net_src comp="148" pin="2"/><net_sink comp="153" pin=2"/></net>

<net id="161"><net_src comp="153" pin="3"/><net_sink comp="74" pin=2"/></net>

<net id="170"><net_src comp="56" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="162" pin="2"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="56" pin="7"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="166" pin="2"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="162" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="28" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="189"><net_src comp="30" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="162" pin="2"/><net_sink comp="184" pin=1"/></net>

<net id="191"><net_src comp="32" pin="0"/><net_sink comp="184" pin=2"/></net>

<net id="197"><net_src comp="184" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="34" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="199"><net_src comp="36" pin="0"/><net_sink comp="192" pin=2"/></net>

<net id="204"><net_src comp="192" pin="3"/><net_sink comp="200" pin=1"/></net>

<net id="209"><net_src comp="178" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="172" pin="2"/><net_sink comp="205" pin=1"/></net>

<net id="215"><net_src comp="205" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="200" pin="2"/><net_sink comp="211" pin=1"/></net>

<net id="217"><net_src comp="211" pin="2"/><net_sink comp="56" pin=1"/></net>

<net id="222"><net_src comp="56" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="227"><net_src comp="218" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="28" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="234"><net_src comp="30" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="218" pin="2"/><net_sink comp="229" pin=1"/></net>

<net id="236"><net_src comp="32" pin="0"/><net_sink comp="229" pin=2"/></net>

<net id="242"><net_src comp="229" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="34" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="244"><net_src comp="36" pin="0"/><net_sink comp="237" pin=2"/></net>

<net id="249"><net_src comp="237" pin="3"/><net_sink comp="245" pin=1"/></net>

<net id="254"><net_src comp="223" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="172" pin="2"/><net_sink comp="250" pin=1"/></net>

<net id="260"><net_src comp="250" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="245" pin="2"/><net_sink comp="256" pin=1"/></net>

<net id="262"><net_src comp="256" pin="2"/><net_sink comp="56" pin=4"/></net>

<net id="267"><net_src comp="56" pin="7"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="56" pin="3"/><net_sink comp="263" pin=1"/></net>

<net id="273"><net_src comp="263" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="28" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="280"><net_src comp="30" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="281"><net_src comp="263" pin="2"/><net_sink comp="275" pin=1"/></net>

<net id="282"><net_src comp="32" pin="0"/><net_sink comp="275" pin=2"/></net>

<net id="288"><net_src comp="275" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="289"><net_src comp="34" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="290"><net_src comp="36" pin="0"/><net_sink comp="283" pin=2"/></net>

<net id="295"><net_src comp="56" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="283" pin="3"/><net_sink comp="291" pin=1"/></net>

<net id="301"><net_src comp="269" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="172" pin="2"/><net_sink comp="297" pin=1"/></net>

<net id="307"><net_src comp="297" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="291" pin="2"/><net_sink comp="303" pin=1"/></net>

<net id="313"><net_src comp="56" pin="7"/><net_sink comp="309" pin=0"/></net>

<net id="318"><net_src comp="309" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="28" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="325"><net_src comp="30" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="326"><net_src comp="309" pin="2"/><net_sink comp="320" pin=1"/></net>

<net id="327"><net_src comp="32" pin="0"/><net_sink comp="320" pin=2"/></net>

<net id="333"><net_src comp="320" pin="3"/><net_sink comp="328" pin=0"/></net>

<net id="334"><net_src comp="34" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="335"><net_src comp="36" pin="0"/><net_sink comp="328" pin=2"/></net>

<net id="340"><net_src comp="314" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="166" pin="2"/><net_sink comp="336" pin=1"/></net>

<net id="346"><net_src comp="336" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="328" pin="3"/><net_sink comp="342" pin=1"/></net>

<net id="354"><net_src comp="100" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="359"><net_src comp="106" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="361"><net_src comp="356" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="365"><net_src comp="42" pin="3"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="56" pin=0"/></net>

<net id="370"><net_src comp="49" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="375"><net_src comp="67" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="56" pin=0"/></net>

<net id="380"><net_src comp="74" pin="3"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="385"><net_src comp="56" pin="3"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="387"><net_src comp="382" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="388"><net_src comp="382" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="392"><net_src comp="56" pin="7"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="394"><net_src comp="389" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="395"><net_src comp="389" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="399"><net_src comp="303" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="56" pin=1"/></net>

<net id="404"><net_src comp="342" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="56" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: state | {4 5 }
 - Input state : 
	Port: MixColumns : state | {2 3 4 }
  - Chain level:
	State 1
	State 2
		icmp_ln317 : 1
		i : 1
		br_ln317 : 2
		tmp : 1
		zext_ln318 : 2
		state_addr : 3
		or_ln319 : 2
		tmp_6 : 2
		state_addr_12 : 3
		t : 4
		state_load : 4
	State 3
		state_addr_13 : 1
		state_addr_14 : 1
		state_load_11 : 2
		state_load_12 : 2
	State 4
		select_ln311 : 1
		xor_ln322 : 2
		xor_ln322_1 : 2
		store_ln322 : 2
		Tm_1 : 1
		shl_ln311_1 : 1
		tmp_2 : 1
		select_ln311_1 : 2
		xor_ln325 : 3
		xor_ln325_1 : 3
		store_ln325 : 3
		Tm_2 : 1
		shl_ln311_2 : 1
		tmp_3 : 1
		select_ln311_2 : 2
		xor_ln328 : 3
		xor_ln328_1 : 3
		Tm_3 : 1
		shl_ln311_3 : 1
		tmp_4 : 1
		select_ln311_3 : 2
		xor_ln331_1 : 1
		xor_ln331 : 3
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |       Tm_fu_162       |    0    |    8    |
|          |   xor_ln319_1_fu_166  |    0    |    8    |
|          |       Tmp_fu_172      |    0    |    8    |
|          |    xor_ln322_fu_200   |    0    |    8    |
|          |   xor_ln322_2_fu_205  |    0    |    8    |
|          |   xor_ln322_1_fu_211  |    0    |    8    |
|          |      Tm_1_fu_218      |    0    |    8    |
|          |    xor_ln325_fu_245   |    0    |    8    |
|    xor   |   xor_ln325_2_fu_250  |    0    |    8    |
|          |   xor_ln325_1_fu_256  |    0    |    8    |
|          |      Tm_2_fu_263      |    0    |    8    |
|          |    xor_ln328_fu_291   |    0    |    8    |
|          |   xor_ln328_2_fu_297  |    0    |    8    |
|          |   xor_ln328_1_fu_303  |    0    |    8    |
|          |      Tm_3_fu_309      |    0    |    8    |
|          |   xor_ln331_1_fu_336  |    0    |    8    |
|          |    xor_ln331_fu_342   |    0    |    8    |
|----------|-----------------------|---------|---------|
|          |  select_ln311_fu_192  |    0    |    6    |
|  select  | select_ln311_1_fu_237 |    0    |    6    |
|          | select_ln311_2_fu_283 |    0    |    6    |
|          | select_ln311_3_fu_328 |    0    |    6    |
|----------|-----------------------|---------|---------|
|    add   |        i_fu_100       |    0    |    12   |
|----------|-----------------------|---------|---------|
|   icmp   |    icmp_ln317_fu_94   |    0    |    9    |
|----------|-----------------------|---------|---------|
|          |       tmp_fu_106      |    0    |    0    |
|bitconcatenate|      tmp_6_fu_125     |    0    |    0    |
|          |      tmp_7_fu_139     |    0    |    0    |
|          |      tmp_8_fu_153     |    0    |    0    |
|----------|-----------------------|---------|---------|
|   zext   |   zext_ln318_fu_114   |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |    or_ln319_fu_119    |    0    |    0    |
|    or    |   or_ln319_1_fu_134   |    0    |    0    |
|          |   or_ln319_2_fu_148   |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |    shl_ln311_fu_178   |    0    |    0    |
|    shl   |   shl_ln311_1_fu_223  |    0    |    0    |
|          |   shl_ln311_2_fu_269  |    0    |    0    |
|          |   shl_ln311_3_fu_314  |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |      tmp_1_fu_184     |    0    |    0    |
| bitselect|      tmp_2_fu_229     |    0    |    0    |
|          |      tmp_3_fu_275     |    0    |    0    |
|          |      tmp_4_fu_320     |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |   181   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|      i_0_reg_83     |    3   |
|      i_reg_351      |    3   |
|state_addr_12_reg_367|    4   |
|state_addr_13_reg_372|    4   |
|state_addr_14_reg_377|    4   |
|  state_addr_reg_362 |    4   |
|  state_load_reg_389 |    8   |
|      t_reg_382      |    8   |
|     tmp_reg_356     |    5   |
| xor_ln328_1_reg_396 |    8   |
|  xor_ln331_reg_401  |    8   |
+---------------------+--------+
|        Total        |   59   |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_56 |  p0  |   4  |   4  |   16   ||    21   |
| grp_access_fu_56 |  p1  |   2  |   8  |   16   ||    9    |
| grp_access_fu_56 |  p2  |   4  |   0  |    0   ||    21   |
| grp_access_fu_56 |  p4  |   2  |   4  |    8   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   40   ||  5.858  ||    60   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   181  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    5   |    -   |   60   |
|  Register |    -   |   59   |    -   |
+-----------+--------+--------+--------+
|   Total   |    5   |   59   |   241  |
+-----------+--------+--------+--------+
