Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o D:/QUARTUS/PRUEBAS/display/BCDtoSSeg/testbench_isim_beh.exe -prj D:/QUARTUS/PRUEBAS/display/BCDtoSSeg/testbench_beh.prj work.testbench work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "D:/QUARTUS/PRUEBAS/display/BCDtoSSeg/BCDtoSSeg.v" into library work
Analyzing Verilog file "D:/QUARTUS/PRUEBAS/display/BCDtoSSeg/testbench.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "D:/QUARTUS/PRUEBAS/display/BCDtoSSeg/testbench.v" Line 34: Port an is not connected to this instance
Completed static elaboration
Compiling module BCDtoSSeg
Compiling module testbench
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 2 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable D:/QUARTUS/PRUEBAS/display/BCDtoSSeg/testbench_isim_beh.exe
Fuse Memory Usage: 28580 KB
Fuse CPU Usage: 514 ms
