# Reading pref.tcl
# do Testes_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying c:/intelfpga_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Testes/SimulAmbiente.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:36:37 on May 28,2023
# vcom -reportprogress 300 -93 -work work C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Testes/SimulAmbiente.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity SimulAmbiente
# -- Compiling architecture Behavioral of SimulAmbiente
# End time: 18:36:38 on May 28,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
vcom -reportprogress 300 -work work {C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Testes/SimulAmbiente_TB.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:37:00 on May 28,2023
# vcom -reportprogress 300 -work work C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Projeto/Testes/SimulAmbiente_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity SimulAmbiente_TB
# -- Compiling architecture Behavioral of SimulAmbiente_TB
# -- Loading entity SimulAmbiente
# End time: 18:37:00 on May 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.simulambiente_tb(behavioral)
# vsim work.simulambiente_tb(behavioral) 
# Start time: 18:37:02 on May 28,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.simulambiente_tb(behavioral)
# Loading work.simulambiente(behavioral)
add wave -position end  sim:/simulambiente_tb/tempo
add wave -position end  sim:/simulambiente_tb/clk
add wave -position end  sim:/simulambiente_tb/up_down
add wave -position end  sim:/simulambiente_tb/counter
add wave -position end  sim:/simulambiente_tb/up_down_out
add wave -position end  sim:/simulambiente_tb/clk_period
vsim work.simulambiente_tb(behavioral)
# End time: 18:37:08 on May 28,2023, Elapsed time: 0:00:06
# Errors: 0, Warnings: 0
# vsim work.simulambiente_tb(behavioral) 
# Start time: 18:37:09 on May 28,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.simulambiente_tb(behavioral)
# Loading work.simulambiente(behavioral)
add wave -position end  sim:/simulambiente_tb/tempo
add wave -position end  sim:/simulambiente_tb/clk
add wave -position end  sim:/simulambiente_tb/up_down
add wave -position end  sim:/simulambiente_tb/counter
add wave -position end  sim:/simulambiente_tb/up_down_out
add wave -position end  sim:/simulambiente_tb/clk_period
run
run
# End time: 18:41:34 on May 28,2023, Elapsed time: 0:04:25
# Errors: 0, Warnings: 0
