
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001105                       # Number of seconds simulated
sim_ticks                                  1105203000                       # Number of ticks simulated
final_tick                                 1105203000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 109783                       # Simulator instruction rate (inst/s)
host_op_rate                                   193320                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              213849825                       # Simulator tick rate (ticks/s)
host_mem_usage                                 683020                       # Number of bytes of host memory used
host_seconds                                     5.17                       # Real time elapsed on the host
sim_insts                                      567373                       # Number of instructions simulated
sim_ops                                        999102                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1105203000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::cpu.inst            72640                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::cpu.data           190400                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              263040                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::cpu.inst        72640                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          72640                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::cpu.inst              1135                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::cpu.data              2975                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 4110                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::cpu.inst            65725482                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::cpu.data           172276043                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              238001526                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::cpu.inst       65725482                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          65725482                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.inst           65725482                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.data          172276043                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             238001526                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.readReqs                         4110                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                       8220                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                  263040                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   263040                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0               1008                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                998                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2               1014                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3               1028                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                986                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5               1100                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6               1066                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7               1020                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                     1105111000                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                   8220                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     3844                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                     3854                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                      252                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                      242                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                       14                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                       14                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples         1411                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     186.012757                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    133.686103                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    157.152778                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-63              3      0.21%      0.21% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::64-127          657     46.56%     46.78% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-191          203     14.39%     61.16% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::192-255          126      8.93%     70.09% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-319           80      5.67%     75.76% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::320-383           87      6.17%     81.93% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-447           48      3.40%     85.33% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::448-511           41      2.91%     88.24% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-575          166     11.76%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total          1411                       # Bytes accessed per row activation
system.mem_ctrl.totQLat                     180495464                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                365445464                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                    61650000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      21958.09                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     7500.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 44458.09                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                        238.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                     238.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                        4266.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          5.58                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      5.58                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        2.06                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                      6806                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  82.80                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                      268883.45                       # Average gap between requests
system.mem_ctrl.pageHitRate                     82.80                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy              4301294.676000                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy              1511986.963200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy             14119211.232000                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          4832707.320000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy          8409093.084000                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy          293369.630400                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy     5207656.386240                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy     32533.667040                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy      2460062.283840                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy            41167915.242720                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower              37.249151                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime             890137000                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE       1419500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF       22627500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF     431387000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN     15950224                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT      190976500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN    442842276                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   1105203000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                      79                       # Number of BP lookups
system.cpu.branchPred.condPredicted                79                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect                31                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                   34                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups              34                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses               34                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted           11                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1105203000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      285144                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                       76407                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1691                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            32                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   1105203000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1105203000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      219308                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            89                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    32                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      1105203000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          2210406                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                      567373                       # Number of instructions committed
system.cpu.committedOps                        999102                       # Number of ops (including micro ops) committed
system.cpu.discardedOps                        181835                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.cpi                               3.895860                       # CPI: cycles per instruction
system.cpu.ipc                               0.256683                       # IPC: instructions per cycle
system.cpu.op_class_0::No_OpClass                1287      0.13%      0.13% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  668743     66.93%     67.06% # Class of committed instruction
system.cpu.op_class_0::IntMult                    146      0.01%     67.08% # Class of committed instruction
system.cpu.op_class_0::IntDiv                    1131      0.11%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  2227      0.22%     67.41% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::MemRead                 248632     24.89%     92.30% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 75770      7.58%     99.88% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead               782      0.08%     99.96% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite              384      0.04%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   999102                       # Class of committed instruction
system.cpu.tickCycles                         1524947                       # Number of cycles that the object actually ticked
system.cpu.idleCycles                          685459                       # Total number of cycles that the object has spent stopped
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1105203000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements              1471                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1468.237083                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              355050                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              3271                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            108.544788                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1468.237083                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.716913                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.716913                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1800                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           71                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1664                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           34                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.878906                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            362550                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           362550                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1105203000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data       280993                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          280993                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data        74057                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          74057                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data        355050                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           355050                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       355050                       # number of overall hits
system.cpu.dcache.overall_hits::total          355050                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         2132                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2132                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         2097                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2097                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data         4229                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           4229                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         4229                       # number of overall misses
system.cpu.dcache.overall_misses::total          4229                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    188784500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    188784500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    179578000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    179578000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    368362500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    368362500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    368362500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    368362500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       283125                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       283125                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data        76154                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        76154                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       359279                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       359279                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       359279                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       359279                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.007530                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007530                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.027536                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.027536                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.011771                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.011771                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.011771                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.011771                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 88548.076923                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 88548.076923                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 85635.670005                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 85635.670005                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 87103.925278                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 87103.925278                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 87103.925278                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 87103.925278                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks          534                       # number of writebacks
system.cpu.dcache.writebacks::total               534                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data           18                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          940                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          940                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data          958                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          958                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data          958                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          958                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         2114                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2114                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         1157                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1157                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         3271                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         3271                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         3271                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3271                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    184812000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    184812000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    102877500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    102877500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    287689500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    287689500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    287689500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    287689500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.007467                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007467                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.015193                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015193                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.009104                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009104                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.009104                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009104                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 87422.894986                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 87422.894986                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 88917.458946                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 88917.458946                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 87951.543870                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 87951.543870                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 87951.543870                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 87951.543870                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1105203000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               444                       # number of replacements
system.cpu.icache.tags.tagsinuse           644.124081                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              218077                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1230                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            177.298374                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   644.124081                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.629027                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.629027                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          786                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           89                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          117                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          283                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          297                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.767578                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            220538                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           220538                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1105203000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst       218077                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          218077                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        218077                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           218077                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       218077                       # number of overall hits
system.cpu.icache.overall_hits::total          218077                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1231                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1231                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1231                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1231                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1231                       # number of overall misses
system.cpu.icache.overall_misses::total          1231                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    109744500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    109744500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    109744500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    109744500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    109744500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    109744500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       219308                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       219308                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       219308                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       219308                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       219308                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       219308                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.005613                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.005613                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.005613                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.005613                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.005613                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.005613                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 89150.690496                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 89150.690496                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 89150.690496                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 89150.690496                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 89150.690496                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 89150.690496                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1231                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1231                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1231                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1231                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1231                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1231                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    108514500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    108514500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    108514500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    108514500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    108514500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    108514500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.005613                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005613                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.005613                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005613                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.005613                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005613                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 88151.502843                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 88151.502843                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 88151.502843                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 88151.502843                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 88151.502843                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 88151.502843                       # average overall mshr miss latency
system.l2bus.snoop_filter.tot_requests           6417                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests         1917                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1105203000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                3344                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           534                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1381                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               1157                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              1157                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           3345                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         2905                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         8013                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   10918                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        78720                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side       243520                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   322240                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 0                       # Total snoops (count)
system.l2bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               4502                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.001333                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.036486                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     4496     99.87%     99.87% # Request fanout histogram
system.l2bus.snoop_fanout::1                        6      0.13%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 4502                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy              3742500                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.3                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1845000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.2                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy             4906500                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.4                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1105203000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.replacements                    0                       # number of replacements
system.l2cache.tags.tagsinuse             2987.941797                       # Cycle average of tags in use
system.l2cache.tags.total_refs                   2302                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4110                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 0.560097                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::cpu.inst   811.941606                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.data  2176.000191                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::cpu.inst     0.012389                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.data     0.033203                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.045592                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         4110                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           89                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          136                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2828                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         1057                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.062714                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                55414                       # Number of tag accesses
system.l2cache.tags.data_accesses               55414                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1105203000                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::writebacks          534                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          534                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::cpu.data            62                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total               62                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::cpu.inst           95                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::cpu.data          234                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          329                       # number of ReadSharedReq hits
system.l2cache.demand_hits::cpu.inst               95                       # number of demand (read+write) hits
system.l2cache.demand_hits::cpu.data              296                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 391                       # number of demand (read+write) hits
system.l2cache.overall_hits::cpu.inst              95                       # number of overall hits
system.l2cache.overall_hits::cpu.data             296                       # number of overall hits
system.l2cache.overall_hits::total                391                       # number of overall hits
system.l2cache.ReadExReq_misses::cpu.data         1095                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1095                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::cpu.inst         1136                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::cpu.data         1880                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         3016                       # number of ReadSharedReq misses
system.l2cache.demand_misses::cpu.inst           1136                       # number of demand (read+write) misses
system.l2cache.demand_misses::cpu.data           2975                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              4111                       # number of demand (read+write) misses
system.l2cache.overall_misses::cpu.inst          1136                       # number of overall misses
system.l2cache.overall_misses::cpu.data          2975                       # number of overall misses
system.l2cache.overall_misses::total             4111                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::cpu.data    100484500                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    100484500                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.inst    105669000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.data    179179500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    284848500                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::cpu.inst    105669000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::cpu.data    279664000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    385333000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::cpu.inst    105669000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::cpu.data    279664000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    385333000                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::writebacks          534                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          534                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::cpu.data         1157                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         1157                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.inst         1231                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.data         2114                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         3345                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::cpu.inst         1231                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::cpu.data         3271                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            4502                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::cpu.inst         1231                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::cpu.data         3271                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           4502                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::cpu.data     0.946413                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.946413                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.inst     0.922827                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.data     0.889309                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.901644                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::cpu.inst     0.922827                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::cpu.data     0.909508                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.913150                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::cpu.inst     0.922827                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::cpu.data     0.909508                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.913150                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::cpu.data 91766.666667                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 91766.666667                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.inst 93018.485915                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 95308.244681                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 94445.789125                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::cpu.inst 93018.485915                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::cpu.data 94004.705882                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 93732.181951                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.inst 93018.485915                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.data 94004.705882                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 93732.181951                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.ReadExReq_mshr_misses::cpu.data         1095                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1095                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.inst         1136                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.data         1880                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         3016                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::cpu.inst         1136                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::cpu.data         2975                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         4111                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::cpu.inst         1136                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::cpu.data         2975                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         4111                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::cpu.data     89534500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     89534500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.inst     94319000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data    160379500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    254698500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.inst     94319000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.data    249914000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    344233000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.inst     94319000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.data    249914000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    344233000                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.946413                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.946413                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.inst     0.922827                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.889309                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.901644                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::cpu.inst     0.922827                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::cpu.data     0.909508                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.913150                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::cpu.inst     0.922827                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::cpu.data     0.909508                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.913150                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 81766.666667                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 81766.666667                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 83027.288732                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 85308.244681                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 84449.104775                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.inst 83027.288732                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.data 84004.705882                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 83734.614449                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.inst 83027.288732                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.data 84004.705882                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 83734.614449                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          4110                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   1105203000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3015                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1095                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1095                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3015                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         8220                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         8220                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   8220                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       263040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       263040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  263040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              4110                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4110    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                4110                       # Request fanout histogram
system.membus.reqLayer2.occupancy             2055000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer0.occupancy           10288268                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
