Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Tue Mar 28 13:53:31 2023
| Host         : ELIA-LAPTOP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file project_reti_logiche_timing_summary_routed.rpt -rpx project_reti_logiche_timing_summary_routed.rpx
| Design       : project_reti_logiche
| Device       : 7k160tl-fbv676
| Speed File   : -2L  PRODUCTION 1.09 2013-11-03
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 16 register/latch pins with no clock driven by root clock pin: delayD/outQ_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 50 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     97.390        0.000                      0                  107        0.164        0.000                      0                  107        4.500        0.000                       0                    93  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clock  {0.000 5.000}      100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock              97.390        0.000                      0                  107        0.164        0.000                      0                  107        4.500        0.000                       0                    93  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack       97.390ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.390ns  (required time - arrival time)
  Source:                 green/x/outQ_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            azure/bit4/outQ_reg/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        2.079ns  (logic 0.475ns (22.844%)  route 1.604ns (77.156%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.824ns = ( 105.824 - 100.000 ) 
    Source Clock Delay      (SCD):    6.155ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA23                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.960     0.960 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           3.009     3.970    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.063 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          2.093     6.155    green/x/CLK
    SLICE_X0Y29          FDRE                                         r  green/x/outQ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDRE (Prop_fdre_C_Q)         0.310     6.465 f  green/x/outQ_reg/Q
                         net (fo=2, routed)           0.329     6.794    blue/outQ
    SLICE_X0Y30          LUT3 (Prop_lut3_I2_O)        0.165     6.959 r  blue/beg/O
                         net (fo=18, routed)          1.275     8.234    azure/bit4/specialClr
    SLICE_X0Y39          FDRE                                         r  azure/bit4/outQ_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    AA23                                              0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.909   100.909 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.859   103.767    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088   103.855 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.969   105.824    azure/bit4/CLK
    SLICE_X0Y39          FDRE                                         r  azure/bit4/outQ_reg/C
                         clock pessimism              0.315   106.139    
                         clock uncertainty           -0.035   106.104    
    SLICE_X0Y39          FDRE (Setup_fdre_C_R)       -0.479   105.625    azure/bit4/outQ_reg
  -------------------------------------------------------------------
                         required time                        105.625    
                         arrival time                          -8.234    
  -------------------------------------------------------------------
                         slack                                 97.390    

Slack (MET) :             97.390ns  (required time - arrival time)
  Source:                 green/x/outQ_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            azure/bit5/outQ_reg/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        2.079ns  (logic 0.475ns (22.844%)  route 1.604ns (77.156%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.824ns = ( 105.824 - 100.000 ) 
    Source Clock Delay      (SCD):    6.155ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA23                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.960     0.960 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           3.009     3.970    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.063 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          2.093     6.155    green/x/CLK
    SLICE_X0Y29          FDRE                                         r  green/x/outQ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDRE (Prop_fdre_C_Q)         0.310     6.465 f  green/x/outQ_reg/Q
                         net (fo=2, routed)           0.329     6.794    blue/outQ
    SLICE_X0Y30          LUT3 (Prop_lut3_I2_O)        0.165     6.959 r  blue/beg/O
                         net (fo=18, routed)          1.275     8.234    azure/bit5/specialClr
    SLICE_X0Y39          FDRE                                         r  azure/bit5/outQ_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    AA23                                              0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.909   100.909 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.859   103.767    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088   103.855 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.969   105.824    azure/bit5/CLK
    SLICE_X0Y39          FDRE                                         r  azure/bit5/outQ_reg/C
                         clock pessimism              0.315   106.139    
                         clock uncertainty           -0.035   106.104    
    SLICE_X0Y39          FDRE (Setup_fdre_C_R)       -0.479   105.625    azure/bit5/outQ_reg
  -------------------------------------------------------------------
                         required time                        105.625    
                         arrival time                          -8.234    
  -------------------------------------------------------------------
                         slack                                 97.390    

Slack (MET) :             97.390ns  (required time - arrival time)
  Source:                 green/x/outQ_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            azure/bit6/outQ_reg/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        2.079ns  (logic 0.475ns (22.844%)  route 1.604ns (77.156%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.824ns = ( 105.824 - 100.000 ) 
    Source Clock Delay      (SCD):    6.155ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA23                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.960     0.960 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           3.009     3.970    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.063 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          2.093     6.155    green/x/CLK
    SLICE_X0Y29          FDRE                                         r  green/x/outQ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDRE (Prop_fdre_C_Q)         0.310     6.465 f  green/x/outQ_reg/Q
                         net (fo=2, routed)           0.329     6.794    blue/outQ
    SLICE_X0Y30          LUT3 (Prop_lut3_I2_O)        0.165     6.959 r  blue/beg/O
                         net (fo=18, routed)          1.275     8.234    azure/bit6/specialClr
    SLICE_X0Y39          FDRE                                         r  azure/bit6/outQ_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    AA23                                              0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.909   100.909 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.859   103.767    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088   103.855 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.969   105.824    azure/bit6/CLK
    SLICE_X0Y39          FDRE                                         r  azure/bit6/outQ_reg/C
                         clock pessimism              0.315   106.139    
                         clock uncertainty           -0.035   106.104    
    SLICE_X0Y39          FDRE (Setup_fdre_C_R)       -0.479   105.625    azure/bit6/outQ_reg
  -------------------------------------------------------------------
                         required time                        105.625    
                         arrival time                          -8.234    
  -------------------------------------------------------------------
                         slack                                 97.390    

Slack (MET) :             97.390ns  (required time - arrival time)
  Source:                 green/x/outQ_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            azure/bit7/outQ_reg/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        2.079ns  (logic 0.475ns (22.844%)  route 1.604ns (77.156%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.824ns = ( 105.824 - 100.000 ) 
    Source Clock Delay      (SCD):    6.155ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA23                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.960     0.960 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           3.009     3.970    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.063 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          2.093     6.155    green/x/CLK
    SLICE_X0Y29          FDRE                                         r  green/x/outQ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDRE (Prop_fdre_C_Q)         0.310     6.465 f  green/x/outQ_reg/Q
                         net (fo=2, routed)           0.329     6.794    blue/outQ
    SLICE_X0Y30          LUT3 (Prop_lut3_I2_O)        0.165     6.959 r  blue/beg/O
                         net (fo=18, routed)          1.275     8.234    azure/bit7/specialClr
    SLICE_X0Y39          FDRE                                         r  azure/bit7/outQ_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    AA23                                              0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.909   100.909 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.859   103.767    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088   103.855 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.969   105.824    azure/bit7/CLK
    SLICE_X0Y39          FDRE                                         r  azure/bit7/outQ_reg/C
                         clock pessimism              0.315   106.139    
                         clock uncertainty           -0.035   106.104    
    SLICE_X0Y39          FDRE (Setup_fdre_C_R)       -0.479   105.625    azure/bit7/outQ_reg
  -------------------------------------------------------------------
                         required time                        105.625    
                         arrival time                          -8.234    
  -------------------------------------------------------------------
                         slack                                 97.390    

Slack (MET) :             97.393ns  (required time - arrival time)
  Source:                 green/x/outQ_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            azure/bit10/outQ_reg/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        2.076ns  (logic 0.475ns (22.876%)  route 1.601ns (77.124%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.824ns = ( 105.824 - 100.000 ) 
    Source Clock Delay      (SCD):    6.155ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA23                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.960     0.960 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           3.009     3.970    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.063 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          2.093     6.155    green/x/CLK
    SLICE_X0Y29          FDRE                                         r  green/x/outQ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDRE (Prop_fdre_C_Q)         0.310     6.465 f  green/x/outQ_reg/Q
                         net (fo=2, routed)           0.329     6.794    blue/outQ
    SLICE_X0Y30          LUT3 (Prop_lut3_I2_O)        0.165     6.959 r  blue/beg/O
                         net (fo=18, routed)          1.272     8.232    azure/bit10/specialClr
    SLICE_X1Y39          FDRE                                         r  azure/bit10/outQ_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    AA23                                              0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.909   100.909 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.859   103.767    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088   103.855 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.969   105.824    azure/bit10/CLK
    SLICE_X1Y39          FDRE                                         r  azure/bit10/outQ_reg/C
                         clock pessimism              0.315   106.139    
                         clock uncertainty           -0.035   106.104    
    SLICE_X1Y39          FDRE (Setup_fdre_C_R)       -0.479   105.625    azure/bit10/outQ_reg
  -------------------------------------------------------------------
                         required time                        105.625    
                         arrival time                          -8.232    
  -------------------------------------------------------------------
                         slack                                 97.393    

Slack (MET) :             97.393ns  (required time - arrival time)
  Source:                 green/x/outQ_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            azure/bit11/outQ_reg/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        2.076ns  (logic 0.475ns (22.876%)  route 1.601ns (77.124%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.824ns = ( 105.824 - 100.000 ) 
    Source Clock Delay      (SCD):    6.155ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA23                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.960     0.960 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           3.009     3.970    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.063 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          2.093     6.155    green/x/CLK
    SLICE_X0Y29          FDRE                                         r  green/x/outQ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDRE (Prop_fdre_C_Q)         0.310     6.465 f  green/x/outQ_reg/Q
                         net (fo=2, routed)           0.329     6.794    blue/outQ
    SLICE_X0Y30          LUT3 (Prop_lut3_I2_O)        0.165     6.959 r  blue/beg/O
                         net (fo=18, routed)          1.272     8.232    azure/bit11/specialClr
    SLICE_X1Y39          FDRE                                         r  azure/bit11/outQ_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    AA23                                              0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.909   100.909 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.859   103.767    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088   103.855 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.969   105.824    azure/bit11/CLK
    SLICE_X1Y39          FDRE                                         r  azure/bit11/outQ_reg/C
                         clock pessimism              0.315   106.139    
                         clock uncertainty           -0.035   106.104    
    SLICE_X1Y39          FDRE (Setup_fdre_C_R)       -0.479   105.625    azure/bit11/outQ_reg
  -------------------------------------------------------------------
                         required time                        105.625    
                         arrival time                          -8.232    
  -------------------------------------------------------------------
                         slack                                 97.393    

Slack (MET) :             97.393ns  (required time - arrival time)
  Source:                 green/x/outQ_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            azure/bit12/outQ_reg/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        2.076ns  (logic 0.475ns (22.876%)  route 1.601ns (77.124%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.824ns = ( 105.824 - 100.000 ) 
    Source Clock Delay      (SCD):    6.155ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA23                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.960     0.960 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           3.009     3.970    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.063 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          2.093     6.155    green/x/CLK
    SLICE_X0Y29          FDRE                                         r  green/x/outQ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDRE (Prop_fdre_C_Q)         0.310     6.465 f  green/x/outQ_reg/Q
                         net (fo=2, routed)           0.329     6.794    blue/outQ
    SLICE_X0Y30          LUT3 (Prop_lut3_I2_O)        0.165     6.959 r  blue/beg/O
                         net (fo=18, routed)          1.272     8.232    azure/bit12/specialClr
    SLICE_X1Y39          FDRE                                         r  azure/bit12/outQ_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    AA23                                              0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.909   100.909 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.859   103.767    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088   103.855 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.969   105.824    azure/bit12/CLK
    SLICE_X1Y39          FDRE                                         r  azure/bit12/outQ_reg/C
                         clock pessimism              0.315   106.139    
                         clock uncertainty           -0.035   106.104    
    SLICE_X1Y39          FDRE (Setup_fdre_C_R)       -0.479   105.625    azure/bit12/outQ_reg
  -------------------------------------------------------------------
                         required time                        105.625    
                         arrival time                          -8.232    
  -------------------------------------------------------------------
                         slack                                 97.393    

Slack (MET) :             97.393ns  (required time - arrival time)
  Source:                 green/x/outQ_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            azure/bit13/outQ_reg/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        2.076ns  (logic 0.475ns (22.876%)  route 1.601ns (77.124%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.824ns = ( 105.824 - 100.000 ) 
    Source Clock Delay      (SCD):    6.155ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA23                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.960     0.960 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           3.009     3.970    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.063 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          2.093     6.155    green/x/CLK
    SLICE_X0Y29          FDRE                                         r  green/x/outQ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDRE (Prop_fdre_C_Q)         0.310     6.465 f  green/x/outQ_reg/Q
                         net (fo=2, routed)           0.329     6.794    blue/outQ
    SLICE_X0Y30          LUT3 (Prop_lut3_I2_O)        0.165     6.959 r  blue/beg/O
                         net (fo=18, routed)          1.272     8.232    azure/bit13/specialClr
    SLICE_X1Y39          FDRE                                         r  azure/bit13/outQ_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    AA23                                              0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.909   100.909 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.859   103.767    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088   103.855 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.969   105.824    azure/bit13/CLK
    SLICE_X1Y39          FDRE                                         r  azure/bit13/outQ_reg/C
                         clock pessimism              0.315   106.139    
                         clock uncertainty           -0.035   106.104    
    SLICE_X1Y39          FDRE (Setup_fdre_C_R)       -0.479   105.625    azure/bit13/outQ_reg
  -------------------------------------------------------------------
                         required time                        105.625    
                         arrival time                          -8.232    
  -------------------------------------------------------------------
                         slack                                 97.393    

Slack (MET) :             97.393ns  (required time - arrival time)
  Source:                 green/x/outQ_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            azure/bit8/outQ_reg/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        2.076ns  (logic 0.475ns (22.876%)  route 1.601ns (77.124%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.824ns = ( 105.824 - 100.000 ) 
    Source Clock Delay      (SCD):    6.155ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA23                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.960     0.960 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           3.009     3.970    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.063 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          2.093     6.155    green/x/CLK
    SLICE_X0Y29          FDRE                                         r  green/x/outQ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDRE (Prop_fdre_C_Q)         0.310     6.465 f  green/x/outQ_reg/Q
                         net (fo=2, routed)           0.329     6.794    blue/outQ
    SLICE_X0Y30          LUT3 (Prop_lut3_I2_O)        0.165     6.959 r  blue/beg/O
                         net (fo=18, routed)          1.272     8.232    azure/bit8/specialClr
    SLICE_X1Y39          FDRE                                         r  azure/bit8/outQ_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    AA23                                              0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.909   100.909 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.859   103.767    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088   103.855 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.969   105.824    azure/bit8/CLK
    SLICE_X1Y39          FDRE                                         r  azure/bit8/outQ_reg/C
                         clock pessimism              0.315   106.139    
                         clock uncertainty           -0.035   106.104    
    SLICE_X1Y39          FDRE (Setup_fdre_C_R)       -0.479   105.625    azure/bit8/outQ_reg
  -------------------------------------------------------------------
                         required time                        105.625    
                         arrival time                          -8.232    
  -------------------------------------------------------------------
                         slack                                 97.393    

Slack (MET) :             97.393ns  (required time - arrival time)
  Source:                 green/x/outQ_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            azure/bit9/outQ_reg/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        2.076ns  (logic 0.475ns (22.876%)  route 1.601ns (77.124%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.824ns = ( 105.824 - 100.000 ) 
    Source Clock Delay      (SCD):    6.155ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA23                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.960     0.960 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           3.009     3.970    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.063 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          2.093     6.155    green/x/CLK
    SLICE_X0Y29          FDRE                                         r  green/x/outQ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDRE (Prop_fdre_C_Q)         0.310     6.465 f  green/x/outQ_reg/Q
                         net (fo=2, routed)           0.329     6.794    blue/outQ
    SLICE_X0Y30          LUT3 (Prop_lut3_I2_O)        0.165     6.959 r  blue/beg/O
                         net (fo=18, routed)          1.272     8.232    azure/bit9/specialClr
    SLICE_X1Y39          FDRE                                         r  azure/bit9/outQ_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    AA23                                              0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.909   100.909 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.859   103.767    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088   103.855 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.969   105.824    azure/bit9/CLK
    SLICE_X1Y39          FDRE                                         r  azure/bit9/outQ_reg/C
                         clock pessimism              0.315   106.139    
                         clock uncertainty           -0.035   106.104    
    SLICE_X1Y39          FDRE (Setup_fdre_C_R)       -0.479   105.625    azure/bit9/outQ_reg
  -------------------------------------------------------------------
                         required time                        105.625    
                         arrival time                          -8.232    
  -------------------------------------------------------------------
                         slack                                 97.393    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 oZ0/r/outQ_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            oZ0/tim/outQ_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.167ns (59.896%)  route 0.112ns (40.104%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.974ns
    Source Clock Delay      (SCD):    2.589ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA23                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.385     0.385 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.255     1.640    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041     1.681 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.908     2.589    oZ0/r/CLK
    SLICE_X1Y27          FDRE                                         r  oZ0/r/outQ_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDRE (Prop_fdre_C_Q)         0.132     2.721 r  oZ0/r/outQ_reg[6]/Q
                         net (fo=2, routed)           0.112     2.832    delayE/outQ_reg[6]
    SLICE_X0Y27          LUT2 (Prop_lut2_I1_O)        0.035     2.867 r  delayE/outQ[6]_i_1/O
                         net (fo=1, routed)           0.000     2.867    oZ0/tim/D[6]
    SLICE_X0Y27          FDRE                                         r  oZ0/tim/outQ_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AA23                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.423     0.423 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.324     1.747    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043     1.790 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.184     2.974    oZ0/tim/CLK
    SLICE_X0Y27          FDRE                                         r  oZ0/tim/outQ_reg[6]/C
                         clock pessimism             -0.372     2.602    
    SLICE_X0Y27          FDRE (Hold_fdre_C_D)         0.102     2.704    oZ0/tim/outQ_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.704    
                         arrival time                           2.867    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 azure/bit3/outQ_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            azure/bit4/outQ_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.132ns (51.230%)  route 0.126ns (48.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.985ns
    Source Clock Delay      (SCD):    2.597ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA23                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.385     0.385 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.255     1.640    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041     1.681 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.916     2.597    azure/bit3/CLK
    SLICE_X0Y38          FDRE                                         r  azure/bit3/outQ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDRE (Prop_fdre_C_Q)         0.132     2.729 r  azure/bit3/outQ_reg/Q
                         net (fo=2, routed)           0.126     2.854    azure/bit4/outQ_reg_1
    SLICE_X0Y39          FDRE                                         r  azure/bit4/outQ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AA23                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.423     0.423 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.324     1.747    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043     1.790 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.195     2.985    azure/bit4/CLK
    SLICE_X0Y39          FDRE                                         r  azure/bit4/outQ_reg/C
                         clock pessimism             -0.372     2.613    
    SLICE_X0Y39          FDRE (Hold_fdre_C_D)         0.075     2.688    azure/bit4/outQ_reg
  -------------------------------------------------------------------
                         required time                         -2.688    
                         arrival time                           2.854    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 blue/state1/outQ_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            azure/bit0/outQ_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.193ns (71.667%)  route 0.076ns (28.333%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.977ns
    Source Clock Delay      (SCD):    2.591ns
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA23                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.385     0.385 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.255     1.640    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041     1.681 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.910     2.591    blue/state1/CLK
    SLICE_X0Y30          FDRE                                         r  blue/state1/outQ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.116     2.707 f  blue/state1/outQ_reg/Q
                         net (fo=2, routed)           0.076     2.783    blue/state1/exitLsb
    SLICE_X0Y30          LUT3 (Prop_lut3_I0_O)        0.077     2.860 r  blue/state1/outQ_i_1__0/O
                         net (fo=1, routed)           0.000     2.860    azure/bit0/bubble
    SLICE_X0Y30          FDRE                                         r  azure/bit0/outQ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AA23                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.423     0.423 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.324     1.747    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043     1.790 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.187     2.977    azure/bit0/CLK
    SLICE_X0Y30          FDRE                                         r  azure/bit0/outQ_reg/C
                         clock pessimism             -0.386     2.591    
    SLICE_X0Y30          FDRE (Hold_fdre_C_D)         0.102     2.693    azure/bit0/outQ_reg
  -------------------------------------------------------------------
                         required time                         -2.693    
                         arrival time                           2.860    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 oZ2/r/outQ_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            oZ2/tim/outQ_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.169ns (48.436%)  route 0.180ns (51.564%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.977ns
    Source Clock Delay      (SCD):    2.587ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA23                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.385     0.385 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.255     1.640    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041     1.681 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.906     2.587    oZ2/r/CLK
    SLICE_X4Y29          FDRE                                         r  oZ2/r/outQ_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.132     2.719 r  oZ2/r/outQ_reg[5]/Q
                         net (fo=2, routed)           0.180     2.899    delayE/outQ_reg[5]_1
    SLICE_X2Y30          LUT2 (Prop_lut2_I1_O)        0.037     2.936 r  delayE/outQ[5]_i_1__1/O
                         net (fo=1, routed)           0.000     2.936    oZ2/tim/D[5]
    SLICE_X2Y30          FDRE                                         r  oZ2/tim/outQ_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AA23                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.423     0.423 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.324     1.747    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043     1.790 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.187     2.977    oZ2/tim/CLK
    SLICE_X2Y30          FDRE                                         r  oZ2/tim/outQ_reg[5]/C
                         clock pessimism             -0.361     2.616    
    SLICE_X2Y30          FDRE (Hold_fdre_C_D)         0.134     2.750    oZ2/tim/outQ_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.750    
                         arrival time                           2.936    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 azure/bit12/outQ_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            azure/bit13/outQ_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.132ns (50.528%)  route 0.129ns (49.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.985ns
    Source Clock Delay      (SCD):    2.597ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA23                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.385     0.385 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.255     1.640    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041     1.681 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.916     2.597    azure/bit12/CLK
    SLICE_X1Y39          FDRE                                         r  azure/bit12/outQ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.132     2.729 r  azure/bit12/outQ_reg/Q
                         net (fo=2, routed)           0.129     2.858    azure/bit13/outQ_reg_1
    SLICE_X1Y39          FDRE                                         r  azure/bit13/outQ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AA23                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.423     0.423 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.324     1.747    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043     1.790 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.195     2.985    azure/bit13/CLK
    SLICE_X1Y39          FDRE                                         r  azure/bit13/outQ_reg/C
                         clock pessimism             -0.388     2.597    
    SLICE_X1Y39          FDRE (Hold_fdre_C_D)         0.067     2.664    azure/bit13/outQ_reg
  -------------------------------------------------------------------
                         required time                         -2.664    
                         arrival time                           2.858    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 oZ2/r/outQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            oZ2/tim/outQ_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.167ns (52.264%)  route 0.153ns (47.736%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.976ns
    Source Clock Delay      (SCD):    2.590ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA23                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.385     0.385 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.255     1.640    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041     1.681 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.909     2.590    oZ2/r/CLK
    SLICE_X3Y29          FDRE                                         r  oZ2/r/outQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.132     2.722 r  oZ2/r/outQ_reg[2]/Q
                         net (fo=2, routed)           0.153     2.874    delayE/outQ_reg[2]_1
    SLICE_X1Y29          LUT2 (Prop_lut2_I1_O)        0.035     2.909 r  delayE/outQ[2]_i_1__1/O
                         net (fo=1, routed)           0.000     2.909    oZ2/tim/D[2]
    SLICE_X1Y29          FDRE                                         r  oZ2/tim/outQ_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AA23                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.423     0.423 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.324     1.747    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043     1.790 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.186     2.976    oZ2/tim/CLK
    SLICE_X1Y29          FDRE                                         r  oZ2/tim/outQ_reg[2]/C
                         clock pessimism             -0.372     2.604    
    SLICE_X1Y29          FDRE (Hold_fdre_C_D)         0.102     2.706    oZ2/tim/outQ_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.706    
                         arrival time                           2.909    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 oZ1/r/outQ_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            oZ1/tim/outQ_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.167ns (51.613%)  route 0.157ns (48.387%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.974ns
    Source Clock Delay      (SCD):    2.589ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA23                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.385     0.385 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.255     1.640    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041     1.681 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.908     2.589    oZ1/r/CLK
    SLICE_X1Y27          FDRE                                         r  oZ1/r/outQ_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDRE (Prop_fdre_C_Q)         0.132     2.721 r  oZ1/r/outQ_reg[6]/Q
                         net (fo=2, routed)           0.157     2.877    delayE/outQ_reg[6]_0
    SLICE_X0Y27          LUT2 (Prop_lut2_I1_O)        0.035     2.912 r  delayE/outQ[6]_i_1__0/O
                         net (fo=1, routed)           0.000     2.912    oZ1/tim/D[6]
    SLICE_X0Y27          FDRE                                         r  oZ1/tim/outQ_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AA23                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.423     0.423 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.324     1.747    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043     1.790 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.184     2.974    oZ1/tim/CLK
    SLICE_X0Y27          FDRE                                         r  oZ1/tim/outQ_reg[6]/C
                         clock pessimism             -0.372     2.602    
    SLICE_X0Y27          FDRE (Hold_fdre_C_D)         0.102     2.704    oZ1/tim/outQ_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.704    
                         arrival time                           2.912    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 oZ1/r/outQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            oZ1/r/outQ_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.184ns (54.121%)  route 0.156ns (45.879%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.975ns
    Source Clock Delay      (SCD):    2.589ns
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA23                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.385     0.385 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.255     1.640    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041     1.681 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.908     2.589    oZ1/r/CLK
    SLICE_X2Y28          FDRE                                         r  oZ1/r/outQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.149     2.738 r  oZ1/r/outQ_reg[3]/Q
                         net (fo=2, routed)           0.156     2.894    oZ1/r/outQ_reg[3]_0
    SLICE_X2Y28          LUT5 (Prop_lut5_I4_O)        0.035     2.929 r  oZ1/r/outQ[3]_i_1/O
                         net (fo=1, routed)           0.000     2.929    oZ1/r/outQ[3]_i_1_n_0
    SLICE_X2Y28          FDRE                                         r  oZ1/r/outQ_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AA23                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.423     0.423 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.324     1.747    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043     1.790 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.185     2.975    oZ1/r/CLK
    SLICE_X2Y28          FDRE                                         r  oZ1/r/outQ_reg[3]/C
                         clock pessimism             -0.386     2.589    
    SLICE_X2Y28          FDRE (Hold_fdre_C_D)         0.131     2.720    oZ1/r/outQ_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.720    
                         arrival time                           2.929    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 oZ3/r/outQ_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            oZ3/r/outQ_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.184ns (54.082%)  route 0.156ns (45.918%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.976ns
    Source Clock Delay      (SCD):    2.590ns
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA23                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.385     0.385 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.255     1.640    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041     1.681 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.909     2.590    oZ3/r/CLK
    SLICE_X2Y29          FDRE                                         r  oZ3/r/outQ_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.149     2.739 r  oZ3/r/outQ_reg[4]/Q
                         net (fo=2, routed)           0.156     2.895    oZ3/r/outQ_reg[4]_0
    SLICE_X2Y29          LUT5 (Prop_lut5_I4_O)        0.035     2.930 r  oZ3/r/outQ[4]_i_1/O
                         net (fo=1, routed)           0.000     2.930    oZ3/r/outQ[4]_i_1_n_0
    SLICE_X2Y29          FDRE                                         r  oZ3/r/outQ_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AA23                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.423     0.423 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.324     1.747    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043     1.790 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.186     2.976    oZ3/r/CLK
    SLICE_X2Y29          FDRE                                         r  oZ3/r/outQ_reg[4]/C
                         clock pessimism             -0.386     2.590    
    SLICE_X2Y29          FDRE (Hold_fdre_C_D)         0.131     2.721    oZ3/r/outQ_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.721    
                         arrival time                           2.930    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 azure/bit9/outQ_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            azure/bit10/outQ_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.116ns (47.174%)  route 0.130ns (52.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.985ns
    Source Clock Delay      (SCD):    2.597ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA23                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.385     0.385 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.255     1.640    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041     1.681 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.916     2.597    azure/bit9/CLK
    SLICE_X1Y39          FDRE                                         r  azure/bit9/outQ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.116     2.713 r  azure/bit9/outQ_reg/Q
                         net (fo=2, routed)           0.130     2.843    azure/bit10/outQ_reg_1
    SLICE_X1Y39          FDRE                                         r  azure/bit10/outQ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AA23                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.423     0.423 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.324     1.747    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043     1.790 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.195     2.985    azure/bit10/CLK
    SLICE_X1Y39          FDRE                                         r  azure/bit10/outQ_reg/C
                         clock pessimism             -0.388     2.597    
    SLICE_X1Y39          FDRE (Hold_fdre_C_D)         0.034     2.631    azure/bit10/outQ_reg
  -------------------------------------------------------------------
                         required time                         -2.631    
                         arrival time                           2.843    
  -------------------------------------------------------------------
                         slack                                  0.212    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         100.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.786         100.000     98.214     BUFGCTRL_X0Y0  i_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X0Y30    azure/bit0/outQ_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X0Y38    azure/bit1/outQ_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X1Y39    azure/bit10/outQ_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X1Y39    azure/bit11/outQ_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X1Y39    azure/bit12/outQ_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X1Y39    azure/bit13/outQ_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X0Y35    azure/bit14/outQ_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X0Y35    azure/bit15/outQ_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X0Y38    azure/bit2/outQ_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         95.000      94.500     SLICE_X0Y30    azure/bit0/outQ_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         95.000      94.500     SLICE_X0Y30    azure/bit0/outQ_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         95.000      94.500     SLICE_X0Y38    azure/bit1/outQ_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         95.000      94.500     SLICE_X1Y39    azure/bit10/outQ_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         95.000      94.500     SLICE_X1Y39    azure/bit11/outQ_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         95.000      94.500     SLICE_X1Y39    azure/bit12/outQ_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         95.000      94.500     SLICE_X1Y39    azure/bit13/outQ_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         95.000      94.500     SLICE_X0Y35    azure/bit14/outQ_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         95.000      94.500     SLICE_X0Y35    azure/bit15/outQ_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         95.000      94.500     SLICE_X0Y38    azure/bit2/outQ_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y38    azure/bit1/outQ_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y39    azure/bit10/outQ_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y39    azure/bit11/outQ_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y39    azure/bit12/outQ_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y39    azure/bit13/outQ_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y35    azure/bit14/outQ_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y35    azure/bit15/outQ_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y38    azure/bit2/outQ_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y38    azure/bit3/outQ_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y39    azure/bit4/outQ_reg/C



