\hypertarget{classAtomicSimpleCPU_1_1AtomicCPUPort}{
\section{クラス AtomicCPUPort}
\label{classAtomicSimpleCPU_1_1AtomicCPUPort}\index{AtomicSimpleCPU::AtomicCPUPort@{AtomicSimpleCPU::AtomicCPUPort}}
}
AtomicCPUPortに対する継承グラフ:\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=5cm]{classAtomicSimpleCPU_1_1AtomicCPUPort}
\end{center}
\end{figure}
\subsection*{Public メソッド}
\begin{DoxyCompactItemize}
\item 
\hyperlink{classAtomicSimpleCPU_1_1AtomicCPUPort_ab7510fb4487981ef766c2183a23534df}{AtomicCPUPort} (const std::string \&\_\-name, \hyperlink{classBaseSimpleCPU_1_1BaseSimpleCPU}{BaseSimpleCPU} $\ast$\_\-cpu)
\end{DoxyCompactItemize}
\subsection*{Protected メソッド}
\begin{DoxyCompactItemize}
\item 
virtual \hyperlink{base_2types_8hh_a5c8ed81b7d238c9083e1037ba6d61643}{Tick} \hyperlink{classAtomicSimpleCPU_1_1AtomicCPUPort_ae1160d8f94f042aba1dc9a07a72e1e82}{recvAtomicSnoop} (\hyperlink{classPacket}{PacketPtr} pkt)
\item 
bool \hyperlink{classAtomicSimpleCPU_1_1AtomicCPUPort_a482dba5588f4bee43e498875a61e5e0b}{recvTimingResp} (\hyperlink{classPacket}{PacketPtr} pkt)
\item 
void \hyperlink{classAtomicSimpleCPU_1_1AtomicCPUPort_a29cb5a4f98063ce6e9210eacbdb35298}{recvRetry} ()
\end{DoxyCompactItemize}


\subsection{説明}
An \hyperlink{classAtomicSimpleCPU_1_1AtomicCPUPort}{AtomicCPUPort} overrides the default behaviour of the recvAtomicSnoop and ignores the packet instead of panicking. It also provides an implementation for the purely virtual timing functions and panics on either of these. 

\subsection{コンストラクタとデストラクタ}
\hypertarget{classAtomicSimpleCPU_1_1AtomicCPUPort_ab7510fb4487981ef766c2183a23534df}{
\index{AtomicSimpleCPU::AtomicCPUPort@{AtomicSimpleCPU::AtomicCPUPort}!AtomicCPUPort@{AtomicCPUPort}}
\index{AtomicCPUPort@{AtomicCPUPort}!AtomicSimpleCPU::AtomicCPUPort@{AtomicSimpleCPU::AtomicCPUPort}}
\subsubsection[{AtomicCPUPort}]{\setlength{\rightskip}{0pt plus 5cm}{\bf AtomicCPUPort} (const std::string \& {\em \_\-name}, \/  {\bf BaseSimpleCPU} $\ast$ {\em \_\-cpu})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classAtomicSimpleCPU_1_1AtomicCPUPort_ab7510fb4487981ef766c2183a23534df}



\begin{DoxyCode}
151             : MasterPort(_name, _cpu)
152         { }
\end{DoxyCode}


\subsection{関数}
\hypertarget{classAtomicSimpleCPU_1_1AtomicCPUPort_ae1160d8f94f042aba1dc9a07a72e1e82}{
\index{AtomicSimpleCPU::AtomicCPUPort@{AtomicSimpleCPU::AtomicCPUPort}!recvAtomicSnoop@{recvAtomicSnoop}}
\index{recvAtomicSnoop@{recvAtomicSnoop}!AtomicSimpleCPU::AtomicCPUPort@{AtomicSimpleCPU::AtomicCPUPort}}
\subsubsection[{recvAtomicSnoop}]{\setlength{\rightskip}{0pt plus 5cm}virtual {\bf Tick} recvAtomicSnoop ({\bf PacketPtr} {\em pkt})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, protected, virtual\mbox{]}}}}
\label{classAtomicSimpleCPU_1_1AtomicCPUPort_ae1160d8f94f042aba1dc9a07a72e1e82}
Receive an atomic snoop request packet from the slave port. 

\hyperlink{classMasterPort_ae1160d8f94f042aba1dc9a07a72e1e82}{MasterPort}を再定義しています。

\hyperlink{classAtomicSimpleCPU_1_1AtomicCPUDPort_a886d584c81ee4e398ff8069907f6e1a5}{AtomicCPUDPort}で再定義されています。


\begin{DoxyCode}
155 { return 0; }
\end{DoxyCode}
\hypertarget{classAtomicSimpleCPU_1_1AtomicCPUPort_a29cb5a4f98063ce6e9210eacbdb35298}{
\index{AtomicSimpleCPU::AtomicCPUPort@{AtomicSimpleCPU::AtomicCPUPort}!recvRetry@{recvRetry}}
\index{recvRetry@{recvRetry}!AtomicSimpleCPU::AtomicCPUPort@{AtomicSimpleCPU::AtomicCPUPort}}
\subsubsection[{recvRetry}]{\setlength{\rightskip}{0pt plus 5cm}void recvRetry ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline, protected, virtual\mbox{]}}}}
\label{classAtomicSimpleCPU_1_1AtomicCPUPort_a29cb5a4f98063ce6e9210eacbdb35298}
Called by the slave port if sendTimingReq or sendTimingSnoopResp was called on this master port (causing recvTimingReq and recvTimingSnoopResp to be called on the slave port) and was unsuccesful. 

\hyperlink{classMasterPort_ac1ccc3bcf7ebabb20b57fab99b2be5b0}{MasterPort}を実装しています。


\begin{DoxyCode}
164         {
165             panic("Atomic CPU doesn't expect recvRetry!\n");
166         }
\end{DoxyCode}
\hypertarget{classAtomicSimpleCPU_1_1AtomicCPUPort_a482dba5588f4bee43e498875a61e5e0b}{
\index{AtomicSimpleCPU::AtomicCPUPort@{AtomicSimpleCPU::AtomicCPUPort}!recvTimingResp@{recvTimingResp}}
\index{recvTimingResp@{recvTimingResp}!AtomicSimpleCPU::AtomicCPUPort@{AtomicSimpleCPU::AtomicCPUPort}}
\subsubsection[{recvTimingResp}]{\setlength{\rightskip}{0pt plus 5cm}bool recvTimingResp ({\bf PacketPtr} {\em pkt})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, protected, virtual\mbox{]}}}}
\label{classAtomicSimpleCPU_1_1AtomicCPUPort_a482dba5588f4bee43e498875a61e5e0b}
Receive a timing response from the slave port. 

\hyperlink{classMasterPort_abd323548d6c93f8b0543f1fe3a86ca35}{MasterPort}を実装しています。


\begin{DoxyCode}
158         {
159             panic("Atomic CPU doesn't expect recvTimingResp!\n");
160             return true;
161         }
\end{DoxyCode}


このクラスの説明は次のファイルから生成されました:\begin{DoxyCompactItemize}
\item 
cpu/simple/\hyperlink{atomic_8hh}{atomic.hh}\end{DoxyCompactItemize}
