#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x13de07380 .scope module, "tb_plot_distributer" "tb_plot_distributer" 2 3;
 .timescale -9 -12;
v0x13de32fe0_0 .net "Addr", 7 0, v0x13de32940_0;  1 drivers
v0x13de330b0_0 .net "END_signal", 1 0, v0x13de1f390_0;  1 drivers
v0x13de33140_0 .net "INTERVAL", 6 0, v0x13de31e80_0;  1 drivers
v0x13de33210_0 .net "Memory_add", 0 0, v0x13de32b30_0;  1 drivers
v0x13de332a0_0 .net "START_signal", 1 0, v0x13de31f20_0;  1 drivers
v0x13de333b0_0 .var "clk", 0 0;
v0x13de33480_0 .net "data_arrived", 0 0, v0x13de32160_0;  1 drivers
v0x13de33510_0 .var "pulse1", 0 0;
v0x13de335a0_0 .var "pulse2", 0 0;
S_0x13de074f0 .scope module, "u1" "TDC" 2 16, 3 22 0, S_0x13de07380;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "pulse1";
    .port_info 2 /INPUT 1 "pulse2";
    .port_info 3 /OUTPUT 2 "START_signal";
    .port_info 4 /OUTPUT 2 "END_signal";
    .port_info 5 /OUTPUT 7 "INTERVAL";
    .port_info 6 /OUTPUT 1 "data_arrived";
L_0x13de336b0 .functor OR 1, v0x13de33510_0, v0x13de335a0_0, C4<0>, C4<0>;
v0x13de1f390_0 .var "END_signal", 1 0;
v0x13de31e80_0 .var "INTERVAL", 6 0;
v0x13de31f20_0 .var "START_signal", 1 0;
v0x13de31fd0_0 .net "clk", 0 0, v0x13de333b0_0;  1 drivers
v0x13de32070_0 .var "count", 6 0;
v0x13de32160_0 .var "data_arrived", 0 0;
v0x13de32200_0 .var "notedge_pulse", 0 0;
v0x13de322a0_0 .net "pulse", 0 0, L_0x13de336b0;  1 drivers
v0x13de32340_0 .net "pulse1", 0 0, v0x13de33510_0;  1 drivers
v0x13de32450_0 .net "pulse2", 0 0, v0x13de335a0_0;  1 drivers
E_0x13de23120 .event posedge, v0x13de31fd0_0;
S_0x13de32550 .scope module, "u2" "plot_distributer" 2 26, 4 2 0, S_0x13de07380;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 2 "START";
    .port_info 2 /INPUT 2 "END";
    .port_info 3 /INPUT 7 "INTERVAL";
    .port_info 4 /INPUT 1 "data_arrived";
    .port_info 5 /OUTPUT 8 "Addr";
    .port_info 6 /OUTPUT 1 "Memory_add";
P_0x13de1bf80 .param/l "address_0" 0 4 12, +C4<00000000000000000000000010000000>;
v0x13de32940_0 .var "Addr", 7 0;
v0x13de32a00_0 .net "END", 1 0, v0x13de1f390_0;  alias, 1 drivers
v0x13de32aa0_0 .net "INTERVAL", 6 0, v0x13de31e80_0;  alias, 1 drivers
v0x13de32b30_0 .var "Memory_add", 0 0;
v0x13de32bc0_0 .net "START", 1 0, v0x13de31f20_0;  alias, 1 drivers
v0x13de32c90_0 .var "add_internal", 0 0;
v0x13de32d20_0 .net "clk", 0 0, v0x13de333b0_0;  alias, 1 drivers
v0x13de32db0_0 .var "count", 3 0;
v0x13de32e50_0 .net "data_arrived", 0 0, v0x13de32160_0;  alias, 1 drivers
E_0x13de328f0 .event posedge, v0x13de32160_0;
    .scope S_0x13de074f0;
T_0 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x13de32070_0, 0, 7;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x13de31f20_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x13de1f390_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13de32200_0, 0, 1;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x13de31e80_0, 0, 7;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13de32160_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x13de074f0;
T_1 ;
    %wait E_0x13de23120;
    %load/vec4 v0x13de322a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x13de32200_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x13de32340_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.6, 9;
    %load/vec4 v0x13de32450_0;
    %and;
T_1.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x13de31e80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13de32160_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x13de31f20_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x13de1f390_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13de32160_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x13de32070_0;
    %cmpi/e 127, 0, 7;
    %jmp/0xz  T_1.7, 4;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x13de32070_0, 0;
    %load/vec4 v0x13de32340_0;
    %load/vec4 v0x13de32450_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x13de1f390_0, 0;
    %jmp T_1.8;
T_1.7 ;
    %load/vec4 v0x13de32070_0;
    %assign/vec4 v0x13de31e80_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x13de32070_0, 0;
    %load/vec4 v0x13de1f390_0;
    %assign/vec4 v0x13de31f20_0, 0;
    %load/vec4 v0x13de32340_0;
    %load/vec4 v0x13de32450_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x13de1f390_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13de32160_0, 0;
T_1.8 ;
T_1.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13de32200_0, 0;
T_1.2 ;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x13de32070_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13de32200_0, 0;
    %load/vec4 v0x13de32070_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 7;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 127, 0, 7;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %load/vec4 v0x13de32070_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x13de32070_0, 0;
    %jmp T_1.12;
T_1.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13de32160_0, 0;
    %load/vec4 v0x13de32070_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x13de32070_0, 0;
    %jmp T_1.12;
T_1.10 ;
    %load/vec4 v0x13de32070_0;
    %assign/vec4 v0x13de32070_0, 0;
    %jmp T_1.12;
T_1.12 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x13de32550;
T_2 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x13de32db0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13de32c90_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x13de32550;
T_3 ;
    %wait E_0x13de23120;
    %load/vec4 v0x13de32c90_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v0x13de32db0_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13de32b30_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x13de32db0_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x13de32db0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x13de32db0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13de32b30_0, 0;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x13de32db0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x13de32550;
T_4 ;
    %wait E_0x13de328f0;
    %load/vec4 v0x13de32c90_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_4.2, 4;
    %load/vec4 v0x13de32db0_0;
    %pad/u 32;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13de32c90_0, 0, 1;
T_4.0 ;
    %load/vec4 v0x13de32bc0_0;
    %cmpi/e 0, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_4.6, 4;
    %load/vec4 v0x13de32a00_0;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.5, 9;
    %load/vec4 v0x13de32aa0_0;
    %pushi/vec4 0, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.3, 8;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v0x13de32940_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13de32c90_0, 0, 1;
    %jmp T_4.4;
T_4.3 ;
    %load/vec4 v0x13de32bc0_0;
    %cmpi/e 1, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_4.9, 4;
    %load/vec4 v0x13de32a00_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.7, 8;
    %pushi/vec4 128, 0, 32;
    %load/vec4 v0x13de32aa0_0;
    %pad/u 32;
    %add;
    %pad/u 8;
    %assign/vec4 v0x13de32940_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13de32c90_0, 0, 1;
    %jmp T_4.8;
T_4.7 ;
    %load/vec4 v0x13de32bc0_0;
    %cmpi/e 2, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_4.12, 4;
    %load/vec4 v0x13de32a00_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.10, 8;
    %pushi/vec4 128, 0, 32;
    %load/vec4 v0x13de32aa0_0;
    %pad/u 32;
    %sub;
    %pad/u 8;
    %assign/vec4 v0x13de32940_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13de32c90_0, 0, 1;
T_4.10 ;
T_4.8 ;
T_4.4 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x13de07380;
T_5 ;
    %delay 1000, 0;
    %load/vec4 v0x13de333b0_0;
    %inv;
    %store/vec4 v0x13de333b0_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x13de07380;
T_6 ;
    %vpi_call 2 43 "$dumpfile", "tb_plot_distributer.vcd" {0 0 0};
    %vpi_call 2 44 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x13de07380 {0 0 0};
    %vpi_call 2 45 "$dumpvars", 32'sb00000000000000000000000000000001, S_0x13de32550 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13de333b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13de33510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13de335a0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13de33510_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13de33510_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13de335a0_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13de335a0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13de33510_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13de33510_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13de335a0_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13de335a0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13de335a0_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13de335a0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13de33510_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13de33510_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13de335a0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13de33510_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13de33510_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13de335a0_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13de335a0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13de33510_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13de335a0_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13de33510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13de335a0_0, 0, 1;
    %delay 50000, 0;
    %vpi_call 2 72 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "./dev/fpga/rough_Time_Corelation_Analizer/tb_plot_distributer.v";
    "./dev/fpga/rough_Time_Corelation_Analizer/TDC.v";
    "./dev/fpga/rough_Time_Corelation_Analizer/plot_distributer.v";
