Running: C:\Xilinx2\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/Lorraine/Documents/Flappy_repo/FlappyFPGA/Flappy-Xilinx/X_RAM_tb_isim_beh.exe -prj C:/Users/Lorraine/Documents/Flappy_repo/FlappyFPGA/Flappy-Xilinx/X_RAM_tb_beh.prj work.X_RAM_tb work.glbl 
ISim O.61xd (signature 0x1cce1bb2)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Analyzing Verilog file \"C:/Users/Lorraine/Documents/Flappy_repo/FlappyFPGA/Flappy-Xilinx/X_RAM.v\" into library work
Analyzing Verilog file \"C:/Users/Lorraine/Documents/Flappy_repo/FlappyFPGA/Flappy-Xilinx/X_RAM_tb.v\" into library work
Analyzing Verilog file \"C:/Xilinx2/ISE_DS/ISE//verilog/src/glbl.v\" into library work
Starting static elaboration
Completed static elaboration
Compiling module X_RAM_NOREAD
Compiling module X_RAM_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 3 Verilog Units
Built simulation executable C:/Users/Lorraine/Documents/Flappy_repo/FlappyFPGA/Flappy-Xilinx/X_RAM_tb_isim_beh.exe
Fuse Memory Usage: 16172 KB
Fuse CPU Usage: 92 ms
