<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="axi_quad_spi_0_synth_1" LaunchDir="/mnt/d/fpga-rocket-chip/nexys4ddr/nexys4ddr.runs/axi_quad_spi_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="axi_bram_ctrl_0_synth_1" LaunchDir="/mnt/d/fpga-rocket-chip/nexys4ddr/nexys4ddr.runs/axi_bram_ctrl_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="axi_uart16550_0_synth_1" LaunchDir="/mnt/d/fpga-rocket-chip/nexys4ddr/nexys4ddr.runs/axi_uart16550_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="axi_crossbar_0_synth_1" LaunchDir="/mnt/d/fpga-rocket-chip/nexys4ddr/nexys4ddr.runs/axi_crossbar_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="mig_7series_0_synth_1" LaunchDir="/mnt/d/fpga-rocket-chip/nexys4ddr/nexys4ddr.runs/mig_7series_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="axi_clock_converter_0_synth_1" LaunchDir="/mnt/d/fpga-rocket-chip/nexys4ddr/nexys4ddr.runs/axi_clock_converter_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="clk_wiz_0_synth_1" LaunchDir="/mnt/d/fpga-rocket-chip/nexys4ddr/nexys4ddr.runs/clk_wiz_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="/mnt/d/fpga-rocket-chip/nexys4ddr/nexys4ddr.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="axi_quad_spi_0_synth_1"/>
		<Parent Id="axi_bram_ctrl_0_synth_1"/>
		<Parent Id="axi_uart16550_0_synth_1"/>
		<Parent Id="axi_crossbar_0_synth_1"/>
		<Parent Id="mig_7series_0_synth_1"/>
		<Parent Id="axi_clock_converter_0_synth_1"/>
		<Parent Id="clk_wiz_0_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="/mnt/d/fpga-rocket-chip/nexys4ddr/nexys4ddr.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="route_design">
		<Parent Id="synth_1"/>
		<Parent Id="axi_quad_spi_0_synth_1"/>
		<Parent Id="axi_bram_ctrl_0_synth_1"/>
		<Parent Id="axi_uart16550_0_synth_1"/>
		<Parent Id="axi_crossbar_0_synth_1"/>
		<Parent Id="mig_7series_0_synth_1"/>
		<Parent Id="axi_clock_converter_0_synth_1"/>
		<Parent Id="clk_wiz_0_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
	</Parameters>
</Runs>

