#! /usr/local/Cellar/icarus-verilog/10.3/bin/vvp
:ivl_version "10.3 (stable)" "(v10_3)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7ff163504f60 .scope module, "test" "test" 2 1;
 .timescale 0 0;
v0x7ff163515280_0 .var "clk", 0 0;
v0x7ff163515330_0 .net "light", 0 0, v0x7ff1635151b0_0;  1 drivers
S_0x7ff1635050c0 .scope module, "testee" "sec" 2 4, 3 1 0, S_0x7ff163504f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 1 "light"
v0x7ff163501c40_0 .net "clk", 0 0, v0x7ff163515280_0;  1 drivers
v0x7ff163515110_0 .var "div", 10 0;
v0x7ff1635151b0_0 .var "light", 0 0;
E_0x7ff163500e60 .event posedge, v0x7ff163501c40_0;
    .scope S_0x7ff1635050c0;
T_0 ;
    %wait E_0x7ff163500e60;
    %load/vec4 v0x7ff163515110_0;
    %pad/u 26;
    %cmpi/ne 300, 0, 26;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0x7ff163515110_0;
    %addi 1, 0, 11;
    %assign/vec4 v0x7ff163515110_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x7ff163515110_0, 0;
    %load/vec4 v0x7ff1635151b0_0;
    %nor/r;
    %assign/vec4 v0x7ff1635151b0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7ff163504f60;
T_1 ;
    %vpi_call 2 7 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 2 8 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7ff163504f60 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x7ff163504f60;
T_2 ;
    %delay 1000, 0;
    %vpi_call 2 10 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x7ff163504f60;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff163515280_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x7ff163504f60;
T_4 ;
    %delay 1, 0;
    %load/vec4 v0x7ff163515280_0;
    %nor/r;
    %store/vec4 v0x7ff163515280_0, 0, 1;
    %jmp T_4;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "test.v";
    "sec.v";
