#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Thu Oct 26 07:43:47 2017
# Process ID: 8120
# Current directory: C:/JPEG_Thesis/DARC_DCT_App
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5848 C:\JPEG_Thesis\DARC_DCT_App\DARC_DCT_App.xpr
# Log file: C:/JPEG_Thesis/DARC_DCT_App/vivado.log
# Journal file: C:/JPEG_Thesis/DARC_DCT_App\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Output Repository Path: Could not find the directory 'C:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.cache/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/JPEG_Thesis/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.3/data/ip'.
open_project: Time (s): cpu = 00:00:26 ; elapsed = 00:00:12 . Memory (MB): peak = 897.066 ; gain = 230.773
open_bd_design {C:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/DARC_DCT_Design.bd}
Adding cell -- xilinx.com:user:DARC_DCT:1.0 - DARC_DCT_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:user:DARC_BRAM:1.0 - DARC_BRAM_0
Adding cell -- xilinx.com:ip:axi_timer:2.0 - axi_timer_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <DARC_DCT_Design> from BD file <C:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/DARC_DCT_Design.bd>
open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 923.176 ; gain = 58.535
set_property  ip_repo_paths  {c:/JPEG_Thesis/ip_repo C:/JPEG_Thesis/Quantization} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/JPEG_Thesis/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/JPEG_Thesis/Quantization'.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:DARC_QUANTZ:1.0 DARC_QUANTZ_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins DARC_QUANTZ_0/S00_AXI]
</DARC_QUANTZ_0/S00_AXI/S00_AXI_reg> is being mapped into </processing_system7_0/Data> at <0x43C20000 [ 64K ]>
save_bd_design
Wrote  : <C:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/DARC_DCT_Design.bd> 
Wrote  : <C:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ui/bd_2bf33cd9.ui> 
validate_bd_design
save_bd_design
Wrote  : <C:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/DARC_DCT_Design.bd> 
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [BD 41-1662] The design 'DARC_DCT_Design.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/hdl/DARC_DCT_Design.vhd
VHDL Output written to : C:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/hdl/DARC_DCT_Design_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block DARC_DCT_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DARC_BRAM_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DARC_QUANTZ_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/hw_handoff/DARC_DCT_Design.hwh
Generated Block Design Tcl file C:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/hw_handoff/DARC_DCT_Design_bd.tcl
Generated Hardware Definition File C:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/hdl/DARC_DCT_Design.hwdef
INFO: [HDL 9-1061] Parsing VHDL file "C:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/hdl/DARC_DCT_Design_wrapper.vhd" into library xil_defaultlib [C:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/hdl/DARC_DCT_Design_wrapper.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/hdl/DARC_DCT_Design.vhd" into library xil_defaultlib [C:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/hdl/DARC_DCT_Design.vhd:1]
[Thu Oct 26 07:46:36 2017] Launched synth_1...
Run output will be captured here: C:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1114.828 ; gain = 95.871
launch_runs impl_1 -jobs 2
[Thu Oct 26 07:51:37 2017] Launched impl_1...
Run output will be captured here: C:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 211 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.3
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/JPEG_Thesis/DARC_DCT_App/.Xil/Vivado-3832-LAPTOP-QUI0SV4S/dcp/DARC_DCT_Design_wrapper_early.xdc]
Finished Parsing XDC File [C:/JPEG_Thesis/DARC_DCT_App/.Xil/Vivado-3832-LAPTOP-QUI0SV4S/dcp/DARC_DCT_Design_wrapper_early.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1365.820 ; gain = 17.211
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1365.820 ; gain = 17.211
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 12 instances

open_run: Time (s): cpu = 00:00:36 ; elapsed = 00:00:20 . Memory (MB): peak = 1475.031 ; gain = 334.699
open_report: Time (s): cpu = 00:00:19 ; elapsed = 00:00:07 . Memory (MB): peak = 1528.824 ; gain = 44.098
close_design
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Oct 26 08:13:27 2017] Launched impl_1...
Run output will be captured here: C:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.runs/impl_1/runme.log
file copy -force C:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.runs/impl_1/DARC_DCT_Design_wrapper.sysdef C:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.sdk/DARC_DCT_Design_wrapper.hdf

launch_sdk -workspace C:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.sdk -hwspec C:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.sdk/DARC_DCT_Design_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.sdk -hwspec C:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.sdk/DARC_DCT_Design_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248782397
open_hw_target: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2130.203 ; gain = 0.000
set_property PROGRAM.FILE {C:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.runs/impl_1/DARC_DCT_Design_wrapper.bit} [lindex [get_hw_devices xc7z020_1] 0]
current_hw_device [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROGRAM.FILE {C:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.runs/impl_1/DARC_DCT_Design_wrapper.bit} [lindex [get_hw_devices xc7z020_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248782397
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROGRAM.FILE {C:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.runs/impl_1/DARC_DCT_Design_wrapper.bit} [lindex [get_hw_devices xc7z020_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248782397
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248782397
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROGRAM.FILE {C:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.runs/impl_1/DARC_DCT_Design_wrapper.bit} [lindex [get_hw_devices xc7z020_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2130.203 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248782397
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROGRAM.FILE {C:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.runs/impl_1/DARC_DCT_Design_wrapper.bit} [lindex [get_hw_devices xc7z020_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
open_run impl_1
INFO: [Netlist 29-17] Analyzing 211 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/JPEG_Thesis/DARC_DCT_App/.Xil/Vivado-3832-LAPTOP-QUI0SV4S/dcp/DARC_DCT_Design_wrapper_early.xdc]
Finished Parsing XDC File [C:/JPEG_Thesis/DARC_DCT_App/.Xil/Vivado-3832-LAPTOP-QUI0SV4S/dcp/DARC_DCT_Design_wrapper_early.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2186.406 ; gain = 16.441
Restored from archive | CPU: 3.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2186.406 ; gain = 16.441
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 12 instances

open_run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2252.004 ; gain = 121.801
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248782397
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROGRAM.FILE {C:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.runs/impl_1/DARC_DCT_Design_wrapper.bit} [lindex [get_hw_devices xc7z020_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248782397
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROGRAM.FILE {C:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.runs/impl_1/DARC_DCT_Design_wrapper.bit} [lindex [get_hw_devices xc7z020_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2334.066 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248782397
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROGRAM.FILE {C:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.runs/impl_1/DARC_DCT_Design_wrapper.bit} [lindex [get_hw_devices xc7z020_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248782397
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROGRAM.FILE {C:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.runs/impl_1/DARC_DCT_Design_wrapper.bit} [lindex [get_hw_devices xc7z020_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248782397
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROGRAM.FILE {C:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.runs/impl_1/DARC_DCT_Design_wrapper.bit} [lindex [get_hw_devices xc7z020_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248782397
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROGRAM.FILE {C:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.runs/impl_1/DARC_DCT_Design_wrapper.bit} [lindex [get_hw_devices xc7z020_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2334.066 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248782397
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROGRAM.FILE {C:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.runs/impl_1/DARC_DCT_Design_wrapper.bit} [lindex [get_hw_devices xc7z020_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248782397
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROGRAM.FILE {C:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.runs/impl_1/DARC_DCT_Design_wrapper.bit} [lindex [get_hw_devices xc7z020_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248782397
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROGRAM.FILE {C:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.runs/impl_1/DARC_DCT_Design_wrapper.bit} [lindex [get_hw_devices xc7z020_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248782397
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROGRAM.FILE {C:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.runs/impl_1/DARC_DCT_Design_wrapper.bit} [lindex [get_hw_devices xc7z020_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248782397
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROGRAM.FILE {C:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.runs/impl_1/DARC_DCT_Design_wrapper.bit} [lindex [get_hw_devices xc7z020_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248782397
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROGRAM.FILE {C:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.runs/impl_1/DARC_DCT_Design_wrapper.bit} [lindex [get_hw_devices xc7z020_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248782397
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROGRAM.FILE {C:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.runs/impl_1/DARC_DCT_Design_wrapper.bit} [lindex [get_hw_devices xc7z020_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248782397
open_hw_target: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2336.215 ; gain = 0.000
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROGRAM.FILE {C:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.runs/impl_1/DARC_DCT_Design_wrapper.bit} [lindex [get_hw_devices xc7z020_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248782397
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROGRAM.FILE {C:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.runs/impl_1/DARC_DCT_Design_wrapper.bit} [lindex [get_hw_devices xc7z020_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2336.215 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg484-1
Top: DARC_DCT_Design_wrapper
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:16:04 ; elapsed = 25:48:07 . Memory (MB): peak = 2372.746 ; gain = 2162.590
---------------------------------------------------------------------------------
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'source' was cancelled
2 Infos, 0 Warnings, 0 Critical Warnings and 1 Errors encountered.
synth_design failed
INFO: [Common 17-344] 'synth_design' was cancelled
open_bd_design {C:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/DARC_DCT_Design.bd}
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg484-1
Top: DARC_DCT_Design_wrapper
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:16:47 ; elapsed = 26:04:01 . Memory (MB): peak = 2481.609 ; gain = 2271.453
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'DARC_DCT_Design_wrapper' [C:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/hdl/DARC_DCT_Design_wrapper.vhd:40]
INFO: [Synth 8-3491] module 'DARC_DCT_Design' declared at 'C:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/hdl/DARC_DCT_Design.vhd:1627' bound to instance 'DARC_DCT_Design_i' of component 'DARC_DCT_Design' [C:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/hdl/DARC_DCT_Design_wrapper.vhd:67]
INFO: [Synth 8-638] synthesizing module 'DARC_DCT_Design' [C:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/hdl/DARC_DCT_Design.vhd:1657]
INFO: [Synth 8-3491] module 'DARC_DCT_Design_DARC_BRAM_0_0' declared at 'c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ip/DARC_DCT_Design_DARC_BRAM_0_0/synth/DARC_DCT_Design_DARC_BRAM_0_0.v:57' bound to instance 'DARC_BRAM_0' of component 'DARC_DCT_Design_DARC_BRAM_0_0' [C:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/hdl/DARC_DCT_Design.vhd:1999]
INFO: [Synth 8-638] synthesizing module 'DARC_DCT_Design_DARC_BRAM_0_0' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ip/DARC_DCT_Design_DARC_BRAM_0_0/synth/DARC_DCT_Design_DARC_BRAM_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'DARC_BRAM_v1_0' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/41f4/hdl/DARC_BRAM_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'DARC_BRAM_v1_0_S00_AXI' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/41f4/hdl/DARC_BRAM_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'bram' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/41f4/src/bram.v:1]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 18 - type: integer 
	Parameter MEM bound to: 262144 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'bram' (1#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/41f4/src/bram.v:1]
INFO: [Synth 8-256] done synthesizing module 'DARC_BRAM_v1_0_S00_AXI' (2#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/41f4/hdl/DARC_BRAM_v1_0_S00_AXI.v:4]
INFO: [Synth 8-256] done synthesizing module 'DARC_BRAM_v1_0' (3#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/41f4/hdl/DARC_BRAM_v1_0.v:4]
INFO: [Synth 8-256] done synthesizing module 'DARC_DCT_Design_DARC_BRAM_0_0' (4#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ip/DARC_DCT_Design_DARC_BRAM_0_0/synth/DARC_DCT_Design_DARC_BRAM_0_0.v:57]
INFO: [Synth 8-3491] module 'DARC_DCT_Design_DARC_DCT_0_0' declared at 'c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ip/DARC_DCT_Design_DARC_DCT_0_0/synth/DARC_DCT_Design_DARC_DCT_0_0.v:57' bound to instance 'DARC_DCT_0' of component 'DARC_DCT_Design_DARC_DCT_0_0' [C:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/hdl/DARC_DCT_Design.vhd:2023]
INFO: [Synth 8-638] synthesizing module 'DARC_DCT_Design_DARC_DCT_0_0' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ip/DARC_DCT_Design_DARC_DCT_0_0/synth/DARC_DCT_Design_DARC_DCT_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'DARC_DCT_v1_0' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'DARC_DCT_v1_0_S00_AXI' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dct' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/src/dct_E.v:12]
INFO: [Synth 8-638] synthesizing module 'dct_fsm' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/src/dct_E.v:385]
	Parameter ST1_01 bound to: 7'b0000000 
	Parameter ST1_02 bound to: 7'b0000001 
	Parameter ST1_03 bound to: 7'b0000010 
	Parameter ST1_04 bound to: 7'b0000011 
	Parameter ST1_05 bound to: 7'b0000100 
	Parameter ST1_06 bound to: 7'b0000101 
	Parameter ST1_07 bound to: 7'b0000110 
	Parameter ST1_08 bound to: 7'b0000111 
	Parameter ST1_09 bound to: 7'b0001000 
	Parameter ST1_10 bound to: 7'b0001001 
	Parameter ST1_11 bound to: 7'b0001010 
	Parameter ST1_12 bound to: 7'b0001011 
	Parameter ST1_13 bound to: 7'b0001100 
	Parameter ST1_14 bound to: 7'b0001101 
	Parameter ST1_15 bound to: 7'b0001110 
	Parameter ST1_16 bound to: 7'b0001111 
	Parameter ST1_17 bound to: 7'b0010000 
	Parameter ST1_18 bound to: 7'b0010001 
	Parameter ST1_19 bound to: 7'b0010010 
	Parameter ST1_20 bound to: 7'b0010011 
	Parameter ST1_21 bound to: 7'b0010100 
	Parameter ST1_22 bound to: 7'b0010101 
	Parameter ST1_23 bound to: 7'b0010110 
	Parameter ST1_24 bound to: 7'b0010111 
	Parameter ST1_25 bound to: 7'b0011000 
	Parameter ST1_26 bound to: 7'b0011001 
	Parameter ST1_27 bound to: 7'b0011010 
	Parameter ST1_28 bound to: 7'b0011011 
	Parameter ST1_29 bound to: 7'b0011100 
	Parameter ST1_30 bound to: 7'b0011101 
	Parameter ST1_31 bound to: 7'b0011110 
	Parameter ST1_32 bound to: 7'b0011111 
	Parameter ST1_33 bound to: 7'b0100000 
	Parameter ST1_34 bound to: 7'b0100001 
	Parameter ST1_35 bound to: 7'b0100010 
	Parameter ST1_36 bound to: 7'b0100011 
	Parameter ST1_37 bound to: 7'b0100100 
	Parameter ST1_38 bound to: 7'b0100101 
	Parameter ST1_39 bound to: 7'b0100110 
	Parameter ST1_40 bound to: 7'b0100111 
	Parameter ST1_41 bound to: 7'b0101000 
	Parameter ST1_42 bound to: 7'b0101001 
	Parameter ST1_43 bound to: 7'b0101010 
	Parameter ST1_44 bound to: 7'b0101011 
	Parameter ST1_45 bound to: 7'b0101100 
	Parameter ST1_46 bound to: 7'b0101101 
	Parameter ST1_47 bound to: 7'b0101110 
	Parameter ST1_48 bound to: 7'b0101111 
	Parameter ST1_49 bound to: 7'b0110000 
	Parameter ST1_50 bound to: 7'b0110001 
	Parameter ST1_51 bound to: 7'b0110010 
	Parameter ST1_52 bound to: 7'b0110011 
	Parameter ST1_53 bound to: 7'b0110100 
	Parameter ST1_54 bound to: 7'b0110101 
	Parameter ST1_55 bound to: 7'b0110110 
	Parameter ST1_56 bound to: 7'b0110111 
	Parameter ST1_57 bound to: 7'b0111000 
	Parameter ST1_58 bound to: 7'b0111001 
	Parameter ST1_59 bound to: 7'b0111010 
	Parameter ST1_60 bound to: 7'b0111011 
	Parameter ST1_61 bound to: 7'b0111100 
	Parameter ST1_62 bound to: 7'b0111101 
	Parameter ST1_63 bound to: 7'b0111110 
	Parameter ST1_64 bound to: 7'b0111111 
	Parameter ST1_65 bound to: 7'b1000000 
	Parameter ST1_66 bound to: 7'b1000001 
	Parameter ST1_67 bound to: 7'b1000010 
	Parameter ST1_68 bound to: 7'b1000011 
	Parameter ST1_69 bound to: 7'b1000100 
	Parameter ST1_70 bound to: 7'b1000101 
	Parameter ST1_71 bound to: 7'b1000110 
	Parameter ST1_72 bound to: 7'b1000111 
	Parameter ST1_73 bound to: 7'b1001000 
	Parameter ST1_74 bound to: 7'b1001001 
	Parameter ST1_75 bound to: 7'b1001010 
	Parameter ST1_76 bound to: 7'b1001011 
	Parameter ST1_77 bound to: 7'b1001100 
	Parameter ST1_78 bound to: 7'b1001101 
	Parameter ST1_79 bound to: 7'b1001110 
	Parameter ST1_80 bound to: 7'b1001111 
	Parameter ST1_81 bound to: 7'b1010000 
	Parameter ST1_82 bound to: 7'b1010001 
	Parameter ST1_83 bound to: 7'b1010010 
	Parameter ST1_84 bound to: 7'b1010011 
	Parameter ST1_85 bound to: 7'b1010100 
	Parameter ST1_86 bound to: 7'b1010101 
	Parameter ST1_87 bound to: 7'b1010110 
	Parameter ST1_88 bound to: 7'b1010111 
	Parameter ST1_89 bound to: 7'b1011000 
	Parameter ST1_90 bound to: 7'b1011001 
	Parameter ST1_91 bound to: 7'b1011010 
	Parameter ST1_92 bound to: 7'b1011011 
	Parameter ST1_93 bound to: 7'b1011100 
	Parameter ST1_94 bound to: 7'b1011101 
	Parameter ST1_95 bound to: 7'b1011110 
	Parameter ST1_96 bound to: 7'b1011111 
	Parameter ST1_97 bound to: 7'b1100000 
	Parameter ST1_98 bound to: 7'b1100001 
	Parameter ST1_99 bound to: 7'b1100010 
	Parameter ST1_100 bound to: 7'b1100011 
	Parameter ST1_101 bound to: 7'b1100100 
INFO: [Synth 8-256] done synthesizing module 'dct_fsm' (5#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/src/dct_E.v:385]
INFO: [Synth 8-638] synthesizing module 'dct_dat' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/src/dct_E.v:930]
INFO: [Synth 8-638] synthesizing module 'dct_sub24s_24' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/src/dct_E.v:3307]
INFO: [Synth 8-256] done synthesizing module 'dct_sub24s_24' (6#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/src/dct_E.v:3307]
INFO: [Synth 8-638] synthesizing module 'dct_sub20s_20' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/src/dct_E.v:3316]
INFO: [Synth 8-256] done synthesizing module 'dct_sub20s_20' (7#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/src/dct_E.v:3316]
INFO: [Synth 8-638] synthesizing module 'dct_add24s_22_21' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/src/dct_E.v:3325]
INFO: [Synth 8-256] done synthesizing module 'dct_add24s_22_21' (8#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/src/dct_E.v:3325]
INFO: [Synth 8-638] synthesizing module 'dct_add20s_18_18' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/src/dct_E.v:3334]
INFO: [Synth 8-256] done synthesizing module 'dct_add20s_18_18' (9#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/src/dct_E.v:3334]
INFO: [Synth 8-638] synthesizing module 'dct_add69_69s' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/src/dct_E.v:3343]
INFO: [Synth 8-256] done synthesizing module 'dct_add69_69s' (10#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/src/dct_E.v:3343]
INFO: [Synth 8-226] default block is never used [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/src/dct_E.v:1720]
INFO: [Synth 8-226] default block is never used [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/src/dct_E.v:1741]
INFO: [Synth 8-226] default block is never used [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/src/dct_E.v:1762]
INFO: [Synth 8-226] default block is never used [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/src/dct_E.v:1784]
INFO: [Synth 8-226] default block is never used [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/src/dct_E.v:1805]
INFO: [Synth 8-226] default block is never used [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/src/dct_E.v:1826]
INFO: [Synth 8-226] default block is never used [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/src/dct_E.v:1847]
INFO: [Synth 8-226] default block is never used [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/src/dct_E.v:1868]
INFO: [Synth 8-226] default block is never used [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/src/dct_E.v:1889]
INFO: [Synth 8-226] default block is never used [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/src/dct_E.v:1910]
INFO: [Synth 8-226] default block is never used [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/src/dct_E.v:1931]
INFO: [Synth 8-638] synthesizing module 'dct_incr3u' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/src/dct_E.v:3352]
INFO: [Synth 8-256] done synthesizing module 'dct_incr3u' (11#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/src/dct_E.v:3352]
INFO: [Synth 8-638] synthesizing module 'dct_mul12s' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/src/dct_E.v:3360]
INFO: [Synth 8-256] done synthesizing module 'dct_mul12s' (12#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/src/dct_E.v:3360]
INFO: [Synth 8-638] synthesizing module 'dct_mul12u' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/src/dct_E.v:3371]
INFO: [Synth 8-256] done synthesizing module 'dct_mul12u' (13#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/src/dct_E.v:3371]
INFO: [Synth 8-638] synthesizing module 'dct_mul8u' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/src/dct_E.v:3382]
INFO: [Synth 8-256] done synthesizing module 'dct_mul8u' (14#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/src/dct_E.v:3382]
INFO: [Synth 8-638] synthesizing module 'dct_sub60s_59' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/src/dct_E.v:3393]
INFO: [Synth 8-256] done synthesizing module 'dct_sub60s_59' (15#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/src/dct_E.v:3393]
INFO: [Synth 8-638] synthesizing module 'dct_sub36s_35' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/src/dct_E.v:3402]
INFO: [Synth 8-256] done synthesizing module 'dct_sub36s_35' (16#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/src/dct_E.v:3402]
INFO: [Synth 8-638] synthesizing module 'dct_sub32s' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/src/dct_E.v:3411]
INFO: [Synth 8-256] done synthesizing module 'dct_sub32s' (17#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/src/dct_E.v:3411]
INFO: [Synth 8-638] synthesizing module 'dct_sub24s' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/src/dct_E.v:3420]
INFO: [Synth 8-256] done synthesizing module 'dct_sub24s' (18#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/src/dct_E.v:3420]
INFO: [Synth 8-638] synthesizing module 'dct_sub20s' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/src/dct_E.v:3429]
INFO: [Synth 8-256] done synthesizing module 'dct_sub20s' (19#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/src/dct_E.v:3429]
INFO: [Synth 8-638] synthesizing module 'dct_add60s_59' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/src/dct_E.v:3438]
INFO: [Synth 8-256] done synthesizing module 'dct_add60s_59' (20#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/src/dct_E.v:3438]
INFO: [Synth 8-638] synthesizing module 'dct_add24s_22' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/src/dct_E.v:3447]
INFO: [Synth 8-256] done synthesizing module 'dct_add24s_22' (21#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/src/dct_E.v:3447]
INFO: [Synth 8-638] synthesizing module 'dct_add20s_18' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/src/dct_E.v:3456]
INFO: [Synth 8-256] done synthesizing module 'dct_add20s_18' (22#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/src/dct_E.v:3456]
INFO: [Synth 8-638] synthesizing module 'dct_add12u_10' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/src/dct_E.v:3465]
INFO: [Synth 8-256] done synthesizing module 'dct_add12u_10' (23#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/src/dct_E.v:3465]
INFO: [Synth 8-226] default block is never used [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/src/dct_E.v:2049]
INFO: [Synth 8-638] synthesizing module 'dct_MEM_dct_output' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/src/dct_E.v:3474]
INFO: [Synth 8-638] synthesizing module 'dct_MEM_dct_output_subD' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/src/dct_E.v:3489]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/src/dct_E.v:3497]
INFO: [Synth 8-256] done synthesizing module 'dct_MEM_dct_output_subD' (24#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/src/dct_E.v:3489]
INFO: [Synth 8-256] done synthesizing module 'dct_MEM_dct_output' (25#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/src/dct_E.v:3474]
INFO: [Synth 8-256] done synthesizing module 'dct_dat' (26#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/src/dct_E.v:930]
INFO: [Synth 8-256] done synthesizing module 'dct' (27#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/src/dct_E.v:12]
WARNING: [Synth 8-689] width (32) of port connection 'rst' does not match port width (1) of module 'dct' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0_S00_AXI.v:1871]
WARNING: [Synth 8-689] width (32) of port connection 'line_buffer_in_a00' does not match port width (12) of module 'dct' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0_S00_AXI.v:1872]
WARNING: [Synth 8-689] width (32) of port connection 'line_buffer_in_a01' does not match port width (12) of module 'dct' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0_S00_AXI.v:1873]
WARNING: [Synth 8-689] width (32) of port connection 'line_buffer_in_a02' does not match port width (12) of module 'dct' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0_S00_AXI.v:1874]
WARNING: [Synth 8-689] width (32) of port connection 'line_buffer_in_a03' does not match port width (12) of module 'dct' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0_S00_AXI.v:1875]
WARNING: [Synth 8-689] width (32) of port connection 'line_buffer_in_a04' does not match port width (12) of module 'dct' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0_S00_AXI.v:1876]
WARNING: [Synth 8-689] width (32) of port connection 'line_buffer_in_a05' does not match port width (12) of module 'dct' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0_S00_AXI.v:1877]
WARNING: [Synth 8-689] width (32) of port connection 'line_buffer_in_a06' does not match port width (12) of module 'dct' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0_S00_AXI.v:1878]
WARNING: [Synth 8-689] width (32) of port connection 'line_buffer_in_a07' does not match port width (12) of module 'dct' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0_S00_AXI.v:1879]
WARNING: [Synth 8-689] width (32) of port connection 'line_buffer_in_a08' does not match port width (12) of module 'dct' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0_S00_AXI.v:1880]
WARNING: [Synth 8-689] width (32) of port connection 'line_buffer_in_a09' does not match port width (12) of module 'dct' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0_S00_AXI.v:1881]
WARNING: [Synth 8-689] width (32) of port connection 'line_buffer_in_a10' does not match port width (12) of module 'dct' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0_S00_AXI.v:1882]
WARNING: [Synth 8-689] width (32) of port connection 'line_buffer_in_a11' does not match port width (12) of module 'dct' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0_S00_AXI.v:1883]
WARNING: [Synth 8-689] width (32) of port connection 'line_buffer_in_a12' does not match port width (12) of module 'dct' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0_S00_AXI.v:1884]
WARNING: [Synth 8-689] width (32) of port connection 'line_buffer_in_a13' does not match port width (12) of module 'dct' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0_S00_AXI.v:1885]
WARNING: [Synth 8-689] width (32) of port connection 'line_buffer_in_a14' does not match port width (12) of module 'dct' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0_S00_AXI.v:1886]
WARNING: [Synth 8-689] width (32) of port connection 'line_buffer_in_a15' does not match port width (12) of module 'dct' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0_S00_AXI.v:1887]
WARNING: [Synth 8-689] width (32) of port connection 'line_buffer_in_a16' does not match port width (12) of module 'dct' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0_S00_AXI.v:1888]
WARNING: [Synth 8-689] width (32) of port connection 'line_buffer_in_a17' does not match port width (12) of module 'dct' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0_S00_AXI.v:1889]
WARNING: [Synth 8-689] width (32) of port connection 'line_buffer_in_a18' does not match port width (12) of module 'dct' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0_S00_AXI.v:1890]
WARNING: [Synth 8-689] width (32) of port connection 'line_buffer_in_a19' does not match port width (12) of module 'dct' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0_S00_AXI.v:1891]
WARNING: [Synth 8-689] width (32) of port connection 'line_buffer_in_a20' does not match port width (12) of module 'dct' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0_S00_AXI.v:1892]
WARNING: [Synth 8-689] width (32) of port connection 'line_buffer_in_a21' does not match port width (12) of module 'dct' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0_S00_AXI.v:1893]
WARNING: [Synth 8-689] width (32) of port connection 'line_buffer_in_a22' does not match port width (12) of module 'dct' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0_S00_AXI.v:1894]
WARNING: [Synth 8-689] width (32) of port connection 'line_buffer_in_a23' does not match port width (12) of module 'dct' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0_S00_AXI.v:1895]
WARNING: [Synth 8-689] width (32) of port connection 'line_buffer_in_a24' does not match port width (12) of module 'dct' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0_S00_AXI.v:1896]
WARNING: [Synth 8-689] width (32) of port connection 'line_buffer_in_a25' does not match port width (12) of module 'dct' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0_S00_AXI.v:1897]
WARNING: [Synth 8-689] width (32) of port connection 'line_buffer_in_a26' does not match port width (12) of module 'dct' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0_S00_AXI.v:1898]
WARNING: [Synth 8-689] width (32) of port connection 'line_buffer_in_a27' does not match port width (12) of module 'dct' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0_S00_AXI.v:1899]
WARNING: [Synth 8-689] width (32) of port connection 'line_buffer_in_a28' does not match port width (12) of module 'dct' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0_S00_AXI.v:1900]
WARNING: [Synth 8-689] width (32) of port connection 'line_buffer_in_a29' does not match port width (12) of module 'dct' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0_S00_AXI.v:1901]
WARNING: [Synth 8-689] width (32) of port connection 'line_buffer_in_a30' does not match port width (12) of module 'dct' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0_S00_AXI.v:1902]
WARNING: [Synth 8-689] width (32) of port connection 'line_buffer_in_a31' does not match port width (12) of module 'dct' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0_S00_AXI.v:1903]
WARNING: [Synth 8-689] width (32) of port connection 'line_buffer_in_a32' does not match port width (12) of module 'dct' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0_S00_AXI.v:1904]
WARNING: [Synth 8-689] width (32) of port connection 'line_buffer_in_a33' does not match port width (12) of module 'dct' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0_S00_AXI.v:1905]
WARNING: [Synth 8-689] width (32) of port connection 'line_buffer_in_a34' does not match port width (12) of module 'dct' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0_S00_AXI.v:1906]
WARNING: [Synth 8-689] width (32) of port connection 'line_buffer_in_a35' does not match port width (12) of module 'dct' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0_S00_AXI.v:1907]
WARNING: [Synth 8-689] width (32) of port connection 'line_buffer_in_a36' does not match port width (12) of module 'dct' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0_S00_AXI.v:1908]
WARNING: [Synth 8-689] width (32) of port connection 'line_buffer_in_a37' does not match port width (12) of module 'dct' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0_S00_AXI.v:1909]
WARNING: [Synth 8-689] width (32) of port connection 'line_buffer_in_a38' does not match port width (12) of module 'dct' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0_S00_AXI.v:1910]
WARNING: [Synth 8-689] width (32) of port connection 'line_buffer_in_a39' does not match port width (12) of module 'dct' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0_S00_AXI.v:1911]
WARNING: [Synth 8-689] width (32) of port connection 'line_buffer_in_a40' does not match port width (12) of module 'dct' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0_S00_AXI.v:1912]
WARNING: [Synth 8-689] width (32) of port connection 'line_buffer_in_a41' does not match port width (12) of module 'dct' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0_S00_AXI.v:1913]
WARNING: [Synth 8-689] width (32) of port connection 'line_buffer_in_a42' does not match port width (12) of module 'dct' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0_S00_AXI.v:1914]
WARNING: [Synth 8-689] width (32) of port connection 'line_buffer_in_a43' does not match port width (12) of module 'dct' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0_S00_AXI.v:1915]
WARNING: [Synth 8-689] width (32) of port connection 'line_buffer_in_a44' does not match port width (12) of module 'dct' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0_S00_AXI.v:1916]
WARNING: [Synth 8-689] width (32) of port connection 'line_buffer_in_a45' does not match port width (12) of module 'dct' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0_S00_AXI.v:1917]
WARNING: [Synth 8-689] width (32) of port connection 'line_buffer_in_a46' does not match port width (12) of module 'dct' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0_S00_AXI.v:1918]
WARNING: [Synth 8-689] width (32) of port connection 'line_buffer_in_a47' does not match port width (12) of module 'dct' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0_S00_AXI.v:1919]
WARNING: [Synth 8-689] width (32) of port connection 'line_buffer_in_a48' does not match port width (12) of module 'dct' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0_S00_AXI.v:1920]
WARNING: [Synth 8-689] width (32) of port connection 'line_buffer_in_a49' does not match port width (12) of module 'dct' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0_S00_AXI.v:1921]
WARNING: [Synth 8-689] width (32) of port connection 'line_buffer_in_a50' does not match port width (12) of module 'dct' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0_S00_AXI.v:1922]
WARNING: [Synth 8-689] width (32) of port connection 'line_buffer_in_a51' does not match port width (12) of module 'dct' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0_S00_AXI.v:1923]
WARNING: [Synth 8-689] width (32) of port connection 'line_buffer_in_a52' does not match port width (12) of module 'dct' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0_S00_AXI.v:1924]
WARNING: [Synth 8-689] width (32) of port connection 'line_buffer_in_a53' does not match port width (12) of module 'dct' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0_S00_AXI.v:1925]
WARNING: [Synth 8-689] width (32) of port connection 'line_buffer_in_a54' does not match port width (12) of module 'dct' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0_S00_AXI.v:1926]
WARNING: [Synth 8-689] width (32) of port connection 'line_buffer_in_a55' does not match port width (12) of module 'dct' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0_S00_AXI.v:1927]
WARNING: [Synth 8-689] width (32) of port connection 'line_buffer_in_a56' does not match port width (12) of module 'dct' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0_S00_AXI.v:1928]
WARNING: [Synth 8-689] width (32) of port connection 'line_buffer_in_a57' does not match port width (12) of module 'dct' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0_S00_AXI.v:1929]
WARNING: [Synth 8-689] width (32) of port connection 'line_buffer_in_a58' does not match port width (12) of module 'dct' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0_S00_AXI.v:1930]
WARNING: [Synth 8-689] width (32) of port connection 'line_buffer_in_a59' does not match port width (12) of module 'dct' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0_S00_AXI.v:1931]
WARNING: [Synth 8-689] width (32) of port connection 'line_buffer_in_a60' does not match port width (12) of module 'dct' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0_S00_AXI.v:1932]
WARNING: [Synth 8-689] width (32) of port connection 'line_buffer_in_a61' does not match port width (12) of module 'dct' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0_S00_AXI.v:1933]
WARNING: [Synth 8-689] width (32) of port connection 'line_buffer_in_a62' does not match port width (12) of module 'dct' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0_S00_AXI.v:1934]
WARNING: [Synth 8-689] width (32) of port connection 'line_buffer_in_a63' does not match port width (12) of module 'dct' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0_S00_AXI.v:1935]
INFO: [Synth 8-256] done synthesizing module 'DARC_DCT_v1_0_S00_AXI' (28#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0_S00_AXI.v:4]
INFO: [Synth 8-256] done synthesizing module 'DARC_DCT_v1_0' (29#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0.v:4]
INFO: [Synth 8-256] done synthesizing module 'DARC_DCT_Design_DARC_DCT_0_0' (30#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ip/DARC_DCT_Design_DARC_DCT_0_0/synth/DARC_DCT_Design_DARC_DCT_0_0.v:57]
INFO: [Synth 8-3491] module 'DARC_DCT_Design_DARC_QUANTZ_0_0' declared at 'c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ip/DARC_DCT_Design_DARC_QUANTZ_0_0/synth/DARC_DCT_Design_DARC_QUANTZ_0_0.v:57' bound to instance 'DARC_QUANTZ_0' of component 'DARC_DCT_Design_DARC_QUANTZ_0_0' [C:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/hdl/DARC_DCT_Design.vhd:2047]
INFO: [Synth 8-638] synthesizing module 'DARC_DCT_Design_DARC_QUANTZ_0_0' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ip/DARC_DCT_Design_DARC_QUANTZ_0_0/synth/DARC_DCT_Design_DARC_QUANTZ_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'DARC_QUANTZ_v1_0' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/82f0/hdl/DARC_QUANTZ_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'DARC_QUANTZ_v1_0_S00_AXI' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/82f0/hdl/DARC_QUANTZ_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'quantization' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/82f0/src/quantization_E.v:12]
INFO: [Synth 8-638] synthesizing module 'quantization_fsm' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/82f0/src/quantization_E.v:250]
	Parameter ST1_01 bound to: 1'b0 
	Parameter ST1_02 bound to: 1'b1 
INFO: [Synth 8-226] default block is never used [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/82f0/src/quantization_E.v:266]
INFO: [Synth 8-256] done synthesizing module 'quantization_fsm' (31#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/82f0/src/quantization_E.v:250]
INFO: [Synth 8-638] synthesizing module 'quantization_dat' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/82f0/src/quantization_E.v:277]
INFO: [Synth 8-638] synthesizing module 'quantization_add12s_10' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/82f0/src/quantization_E.v:1426]
INFO: [Synth 8-256] done synthesizing module 'quantization_add12s_10' (32#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/82f0/src/quantization_E.v:1426]
INFO: [Synth 8-638] synthesizing module 'quantization_add8s' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/82f0/src/quantization_E.v:1435]
INFO: [Synth 8-256] done synthesizing module 'quantization_add8s' (33#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/82f0/src/quantization_E.v:1435]
INFO: [Synth 8-256] done synthesizing module 'quantization_dat' (34#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/82f0/src/quantization_E.v:277]
INFO: [Synth 8-256] done synthesizing module 'quantization' (35#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/82f0/src/quantization_E.v:12]
WARNING: [Synth 8-689] width (32) of port connection 'rst' does not match port width (1) of module 'quantization' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/82f0/hdl/DARC_QUANTZ_v1_0_S00_AXI.v:1871]
WARNING: [Synth 8-689] width (32) of port connection 'quantization_in_a00' does not match port width (12) of module 'quantization' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/82f0/hdl/DARC_QUANTZ_v1_0_S00_AXI.v:1872]
WARNING: [Synth 8-689] width (32) of port connection 'quantization_in_a01' does not match port width (12) of module 'quantization' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/82f0/hdl/DARC_QUANTZ_v1_0_S00_AXI.v:1873]
WARNING: [Synth 8-689] width (32) of port connection 'quantization_in_a02' does not match port width (12) of module 'quantization' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/82f0/hdl/DARC_QUANTZ_v1_0_S00_AXI.v:1874]
WARNING: [Synth 8-689] width (32) of port connection 'quantization_in_a03' does not match port width (12) of module 'quantization' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/82f0/hdl/DARC_QUANTZ_v1_0_S00_AXI.v:1875]
WARNING: [Synth 8-689] width (32) of port connection 'quantization_in_a04' does not match port width (12) of module 'quantization' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/82f0/hdl/DARC_QUANTZ_v1_0_S00_AXI.v:1876]
WARNING: [Synth 8-689] width (32) of port connection 'quantization_in_a05' does not match port width (12) of module 'quantization' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/82f0/hdl/DARC_QUANTZ_v1_0_S00_AXI.v:1877]
WARNING: [Synth 8-689] width (32) of port connection 'quantization_in_a06' does not match port width (12) of module 'quantization' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/82f0/hdl/DARC_QUANTZ_v1_0_S00_AXI.v:1878]
WARNING: [Synth 8-689] width (32) of port connection 'quantization_in_a07' does not match port width (12) of module 'quantization' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/82f0/hdl/DARC_QUANTZ_v1_0_S00_AXI.v:1879]
WARNING: [Synth 8-689] width (32) of port connection 'quantization_in_a08' does not match port width (12) of module 'quantization' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/82f0/hdl/DARC_QUANTZ_v1_0_S00_AXI.v:1880]
WARNING: [Synth 8-689] width (32) of port connection 'quantization_in_a09' does not match port width (12) of module 'quantization' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/82f0/hdl/DARC_QUANTZ_v1_0_S00_AXI.v:1881]
WARNING: [Synth 8-689] width (32) of port connection 'quantization_in_a10' does not match port width (12) of module 'quantization' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/82f0/hdl/DARC_QUANTZ_v1_0_S00_AXI.v:1882]
WARNING: [Synth 8-689] width (32) of port connection 'quantization_in_a11' does not match port width (12) of module 'quantization' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/82f0/hdl/DARC_QUANTZ_v1_0_S00_AXI.v:1883]
WARNING: [Synth 8-689] width (32) of port connection 'quantization_in_a12' does not match port width (12) of module 'quantization' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/82f0/hdl/DARC_QUANTZ_v1_0_S00_AXI.v:1884]
WARNING: [Synth 8-689] width (32) of port connection 'quantization_in_a13' does not match port width (12) of module 'quantization' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/82f0/hdl/DARC_QUANTZ_v1_0_S00_AXI.v:1885]
WARNING: [Synth 8-689] width (32) of port connection 'quantization_in_a14' does not match port width (12) of module 'quantization' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/82f0/hdl/DARC_QUANTZ_v1_0_S00_AXI.v:1886]
WARNING: [Synth 8-689] width (32) of port connection 'quantization_in_a15' does not match port width (12) of module 'quantization' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/82f0/hdl/DARC_QUANTZ_v1_0_S00_AXI.v:1887]
WARNING: [Synth 8-689] width (32) of port connection 'quantization_in_a16' does not match port width (12) of module 'quantization' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/82f0/hdl/DARC_QUANTZ_v1_0_S00_AXI.v:1888]
WARNING: [Synth 8-689] width (32) of port connection 'quantization_in_a17' does not match port width (12) of module 'quantization' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/82f0/hdl/DARC_QUANTZ_v1_0_S00_AXI.v:1889]
WARNING: [Synth 8-689] width (32) of port connection 'quantization_in_a18' does not match port width (12) of module 'quantization' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/82f0/hdl/DARC_QUANTZ_v1_0_S00_AXI.v:1890]
WARNING: [Synth 8-689] width (32) of port connection 'quantization_in_a19' does not match port width (12) of module 'quantization' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/82f0/hdl/DARC_QUANTZ_v1_0_S00_AXI.v:1891]
WARNING: [Synth 8-689] width (32) of port connection 'quantization_in_a20' does not match port width (12) of module 'quantization' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/82f0/hdl/DARC_QUANTZ_v1_0_S00_AXI.v:1892]
WARNING: [Synth 8-689] width (32) of port connection 'quantization_in_a21' does not match port width (12) of module 'quantization' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/82f0/hdl/DARC_QUANTZ_v1_0_S00_AXI.v:1893]
WARNING: [Synth 8-689] width (32) of port connection 'quantization_in_a22' does not match port width (12) of module 'quantization' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/82f0/hdl/DARC_QUANTZ_v1_0_S00_AXI.v:1894]
WARNING: [Synth 8-689] width (32) of port connection 'quantization_in_a23' does not match port width (12) of module 'quantization' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/82f0/hdl/DARC_QUANTZ_v1_0_S00_AXI.v:1895]
WARNING: [Synth 8-689] width (32) of port connection 'quantization_in_a24' does not match port width (12) of module 'quantization' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/82f0/hdl/DARC_QUANTZ_v1_0_S00_AXI.v:1896]
WARNING: [Synth 8-689] width (32) of port connection 'quantization_in_a25' does not match port width (12) of module 'quantization' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/82f0/hdl/DARC_QUANTZ_v1_0_S00_AXI.v:1897]
WARNING: [Synth 8-689] width (32) of port connection 'quantization_in_a26' does not match port width (12) of module 'quantization' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/82f0/hdl/DARC_QUANTZ_v1_0_S00_AXI.v:1898]
WARNING: [Synth 8-689] width (32) of port connection 'quantization_in_a27' does not match port width (12) of module 'quantization' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/82f0/hdl/DARC_QUANTZ_v1_0_S00_AXI.v:1899]
WARNING: [Synth 8-689] width (32) of port connection 'quantization_in_a28' does not match port width (12) of module 'quantization' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/82f0/hdl/DARC_QUANTZ_v1_0_S00_AXI.v:1900]
WARNING: [Synth 8-689] width (32) of port connection 'quantization_in_a29' does not match port width (12) of module 'quantization' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/82f0/hdl/DARC_QUANTZ_v1_0_S00_AXI.v:1901]
WARNING: [Synth 8-689] width (32) of port connection 'quantization_in_a30' does not match port width (12) of module 'quantization' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/82f0/hdl/DARC_QUANTZ_v1_0_S00_AXI.v:1902]
WARNING: [Synth 8-689] width (32) of port connection 'quantization_in_a31' does not match port width (12) of module 'quantization' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/82f0/hdl/DARC_QUANTZ_v1_0_S00_AXI.v:1903]
WARNING: [Synth 8-689] width (32) of port connection 'quantization_in_a32' does not match port width (12) of module 'quantization' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/82f0/hdl/DARC_QUANTZ_v1_0_S00_AXI.v:1904]
WARNING: [Synth 8-689] width (32) of port connection 'quantization_in_a33' does not match port width (12) of module 'quantization' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/82f0/hdl/DARC_QUANTZ_v1_0_S00_AXI.v:1905]
INFO: [Common 17-14] Message 'Synth 8-689' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'DARC_QUANTZ_v1_0_S00_AXI' (36#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/82f0/hdl/DARC_QUANTZ_v1_0_S00_AXI.v:4]
INFO: [Synth 8-256] done synthesizing module 'DARC_QUANTZ_v1_0' (37#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/82f0/hdl/DARC_QUANTZ_v1_0.v:4]
INFO: [Synth 8-256] done synthesizing module 'DARC_DCT_Design_DARC_QUANTZ_0_0' (38#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ip/DARC_DCT_Design_DARC_QUANTZ_0_0/synth/DARC_DCT_Design_DARC_QUANTZ_0_0.v:57]
INFO: [Synth 8-3491] module 'DARC_DCT_Design_axi_timer_0_0' declared at 'c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ip/DARC_DCT_Design_axi_timer_0_0/synth/DARC_DCT_Design_axi_timer_0_0.vhd:56' bound to instance 'axi_timer_0' of component 'DARC_DCT_Design_axi_timer_0_0' [C:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/hdl/DARC_DCT_Design.vhd:2071]
INFO: [Synth 8-638] synthesizing module 'DARC_DCT_Design_axi_timer_0_0' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ip/DARC_DCT_Design_axi_timer_0_0/synth/DARC_DCT_Design_axi_timer_0_0.vhd:87]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_COUNT_WIDTH bound to: 32 - type: integer 
	Parameter C_ONE_TIMER_ONLY bound to: 0 - type: integer 
	Parameter C_TRIG0_ASSERT bound to: 1'b1 
	Parameter C_TRIG1_ASSERT bound to: 1'b1 
	Parameter C_GEN0_ASSERT bound to: 1'b1 
	Parameter C_GEN1_ASSERT bound to: 1'b1 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'axi_timer' declared at 'c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:2082' bound to instance 'U0' of component 'axi_timer' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ip/DARC_DCT_Design_axi_timer_0_0/synth/DARC_DCT_Design_axi_timer_0_0.vhd:159]
INFO: [Synth 8-638] synthesizing module 'axi_timer' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:2141]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_COUNT_WIDTH bound to: 32 - type: integer 
	Parameter C_ONE_TIMER_ONLY bound to: 0 - type: integer 
	Parameter C_TRIG0_ASSERT bound to: 1'b1 
	Parameter C_TRIG1_ASSERT bound to: 1'b1 
	Parameter C_GEN0_ASSERT bound to: 1'b1 
	Parameter C_GEN1_ASSERT bound to: 1'b1 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:2106]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:2107]
INFO: [Synth 8-638] synthesizing module 'tc_core' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:1698]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_COUNT_WIDTH bound to: 32 - type: integer 
	Parameter C_ONE_TIMER_ONLY bound to: 0 - type: integer 
	Parameter C_DWIDTH bound to: 32 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_TRIG0_ASSERT bound to: 1'b1 
	Parameter C_TRIG1_ASSERT bound to: 1'b1 
	Parameter C_GEN0_ASSERT bound to: 1'b1 
	Parameter C_GEN1_ASSERT bound to: 1'b1 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000001000 
INFO: [Synth 8-638] synthesizing module 'mux_onehot_f' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:365]
	Parameter C_DW bound to: 32 - type: integer 
	Parameter C_NB bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-638] synthesizing module 'MUXCY' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268]
INFO: [Synth 8-256] done synthesizing module 'MUXCY' (39#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-256] done synthesizing module 'mux_onehot_f' (40#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:365]
INFO: [Synth 8-638] synthesizing module 'count_module' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:1434]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_COUNT_WIDTH bound to: 32 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
INFO: [Synth 8-638] synthesizing module 'counter_f' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:148]
	Parameter C_NUM_BITS bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'counter_f' (41#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:148]
INFO: [Synth 8-256] done synthesizing module 'count_module' (42#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:1434]
INFO: [Synth 8-638] synthesizing module 'timer_control' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:835]
	Parameter C_TRIG0_ASSERT bound to: 1'b1 
	Parameter C_TRIG1_ASSERT bound to: 1'b1 
	Parameter C_GEN0_ASSERT bound to: 1'b1 
	Parameter C_GEN1_ASSERT bound to: 1'b1 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000001000 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:917]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:917]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:917]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:917]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:917]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:917]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:917]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:917]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:917]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:917]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:917]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:917]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:998]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:998]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:998]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:998]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:998]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:998]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:998]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:998]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:998]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:998]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:998]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'READ_DONE0_I' to cell 'FDRSE' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:1070]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'READ_DONE1_I' to cell 'FDRSE' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:1080]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 32 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (43#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'timer_control' (44#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:835]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'PWM_FF_I' to cell 'FDRS' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:1904]
INFO: [Synth 8-256] done synthesizing module 'tc_core' (45#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:1698]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000000011111 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 32 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000001000 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000001000 
	Parameter C_IPIF_ABUS_WIDTH bound to: 5 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 31 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 31 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000001000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'pselect_f' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (46#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (46#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (46#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (46#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized3' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized3' (46#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized4' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized4' (46#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized5' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized5' (46#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized6' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized6' (46#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (47#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (48#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (49#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-256] done synthesizing module 'axi_timer' (50#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:2141]
INFO: [Synth 8-256] done synthesizing module 'DARC_DCT_Design_axi_timer_0_0' (51#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ip/DARC_DCT_Design_axi_timer_0_0/synth/DARC_DCT_Design_axi_timer_0_0.vhd:87]
INFO: [Synth 8-3491] module 'DARC_DCT_Design_processing_system7_0_0' declared at 'c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ip/DARC_DCT_Design_processing_system7_0_0/synth/DARC_DCT_Design_processing_system7_0_0.v:60' bound to instance 'processing_system7_0' of component 'DARC_DCT_Design_processing_system7_0_0' [C:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/hdl/DARC_DCT_Design.vhd:2100]
INFO: [Synth 8-638] synthesizing module 'DARC_DCT_Design_processing_system7_0_0' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ip/DARC_DCT_Design_processing_system7_0_0/synth/DARC_DCT_Design_processing_system7_0_0.v:60]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_5_processing_system7' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ip/DARC_DCT_Design_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_FCLK_CLK0_BUF bound to: TRUE - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: FALSE - type: string 
	Parameter C_EMIO_GPIO_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PACKAGE_NAME bound to: clg484 - type: string 
	Parameter C_IRQ_F2P_MODE bound to: DIRECT - type: string 
	Parameter C_TRACE_INTERNAL_WIDTH bound to: 2 - type: integer 
	Parameter C_EN_EMIO_PJTAG bound to: 0 - type: integer 
	Parameter C_USE_AXI_NONSECURE bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP2 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP3 bound to: 0 - type: integer 
	Parameter C_USE_M_AXI_GP0 bound to: 1 - type: integer 
	Parameter C_USE_M_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_ACP bound to: 0 - type: integer 
	Parameter C_GP0_EN_MODIFIABLE_TXN bound to: 0 - type: integer 
	Parameter C_GP1_EN_MODIFIABLE_TXN bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ip/DARC_DCT_Design_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1347]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ip/DARC_DCT_Design_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1348]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (52#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (53#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-638] synthesizing module 'PS7' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:33182]
INFO: [Synth 8-256] done synthesizing module 'PS7' (54#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:33182]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_5_processing_system7' (55#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ip/DARC_DCT_Design_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_5_processing_system7' requires 685 connections, but only 672 given [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ip/DARC_DCT_Design_processing_system7_0_0/synth/DARC_DCT_Design_processing_system7_0_0.v:321]
INFO: [Synth 8-256] done synthesizing module 'DARC_DCT_Design_processing_system7_0_0' (56#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ip/DARC_DCT_Design_processing_system7_0_0/synth/DARC_DCT_Design_processing_system7_0_0.v:60]
INFO: [Synth 8-638] synthesizing module 'DARC_DCT_Design_ps7_0_axi_periph_0' [C:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/hdl/DARC_DCT_Design.vhd:893]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_CSYQKR' [C:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/hdl/DARC_DCT_Design.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_CSYQKR' (57#1) [C:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/hdl/DARC_DCT_Design.vhd:61]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_12R7E9X' [C:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/hdl/DARC_DCT_Design.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_12R7E9X' (58#1) [C:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/hdl/DARC_DCT_Design.vhd:172]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_1GSCXNA' [C:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/hdl/DARC_DCT_Design.vhd:279]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_1GSCXNA' (59#1) [C:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/hdl/DARC_DCT_Design.vhd:279]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_7PN5NC' [C:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/hdl/DARC_DCT_Design.vhd:384]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_7PN5NC' (60#1) [C:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/hdl/DARC_DCT_Design.vhd:384]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_416YVN' [C:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/hdl/DARC_DCT_Design.vhd:514]
INFO: [Synth 8-3491] module 'DARC_DCT_Design_auto_pc_0' declared at 'c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ip/DARC_DCT_Design_auto_pc_0/synth/DARC_DCT_Design_auto_pc_0.v:58' bound to instance 'auto_pc' of component 'DARC_DCT_Design_auto_pc_0' [C:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/hdl/DARC_DCT_Design.vhd:697]
INFO: [Synth 8-638] synthesizing module 'DARC_DCT_Design_auto_pc_0' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ip/DARC_DCT_Design_auto_pc_0/synth/DARC_DCT_Design_auto_pc_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_10_axi_protocol_converter' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4806]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_10_b2s' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4224]
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_10_b2s_aw_channel' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3969]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_10_b2s_cmd_translator' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3467]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter P_AXBURST_FIXED bound to: 2'b00 
	Parameter P_AXBURST_INCR bound to: 2'b01 
	Parameter P_AXBURST_WRAP bound to: 2'b10 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_10_b2s_incr_cmd' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3093]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_10_b2s_incr_cmd' (61#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3093]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_10_b2s_wrap_cmd' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2903]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_10_b2s_wrap_cmd' (62#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2903]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_10_b2s_cmd_translator' (63#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3467]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_10_b2s_wr_cmd_fsm' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3225]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE_WAIT bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3279]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_10_b2s_wr_cmd_fsm' (64#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3225]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_10_b2s_aw_channel' (65#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3969]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_10_b2s_b_channel' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3609]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter LP_RESP_OKAY bound to: 2'b00 
	Parameter LP_RESP_EXOKAY bound to: 2'b01 
	Parameter LP_RESP_SLVERROR bound to: 2'b10 
	Parameter LP_RESP_DECERR bound to: 2'b11 
	Parameter P_WIDTH bound to: 20 - type: integer 
	Parameter P_DEPTH bound to: 4 - type: integer 
	Parameter P_AWIDTH bound to: 2 - type: integer 
	Parameter P_RWIDTH bound to: 2 - type: integer 
	Parameter P_RDEPTH bound to: 4 - type: integer 
	Parameter P_RAWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_10_b2s_simple_fifo' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 20 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_10_b2s_simple_fifo' (66#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_10_b2s_simple_fifo__parameterized0' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_10_b2s_simple_fifo__parameterized0' (66#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_10_b2s_b_channel' (67#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3609]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_10_b2s_ar_channel' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4080]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_10_b2s_rd_cmd_fsm' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3336]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3398]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_10_b2s_rd_cmd_fsm' (68#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3336]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_10_b2s_ar_channel' (69#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4080]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_10_b2s_r_channel' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3809]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter P_WIDTH bound to: 13 - type: integer 
	Parameter P_DEPTH bound to: 32 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 34 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_10_b2s_simple_fifo__parameterized1' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_10_b2s_simple_fifo__parameterized1' (69#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_10_b2s_simple_fifo__parameterized2' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 13 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_10_b2s_simple_fifo__parameterized2' (69#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_10_b2s_r_channel' (70#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3809]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_10_axi_register_slice' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (71#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 66 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice' (72#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized0' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 49 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized0' (72#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized1' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 14 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized1' (72#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized2' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 47 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized2' (72#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (73#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_10_axi_register_slice' (74#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_10_axi_register_slice__parameterized0' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (74#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized3' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized3' (74#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized4' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized4' (74#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized5' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized5' (74#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized6' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized6' (74#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized7' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized7' (74#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (74#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_10_axi_register_slice__parameterized0' (74#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_10_b2s' (75#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4224]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_10_axi_protocol_converter' (76#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4806]
INFO: [Synth 8-256] done synthesizing module 'DARC_DCT_Design_auto_pc_0' (77#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ip/DARC_DCT_Design_auto_pc_0/synth/DARC_DCT_Design_auto_pc_0.v:58]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_416YVN' (78#1) [C:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/hdl/DARC_DCT_Design.vhd:514]
INFO: [Synth 8-3491] module 'DARC_DCT_Design_xbar_0' declared at 'c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ip/DARC_DCT_Design_xbar_0/synth/DARC_DCT_Design_xbar_0.v:59' bound to instance 'xbar' of component 'DARC_DCT_Design_xbar_0' [C:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/hdl/DARC_DCT_Design.vhd:1522]
INFO: [Synth 8-638] synthesizing module 'DARC_DCT_Design_xbar_0' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ip/DARC_DCT_Design_xbar_0/synth/DARC_DCT_Design_xbar_0.v:59]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_11_axi_crossbar' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/d552/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 4 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 256'b0000000000000000000000000000000001000011110000100000000000000000000000000000000000000000000000000100001010000000000000000000000000000000000000000000000000000000010000111100000100000000000000000000000000000000000000000000000001000011110000000000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 128'b00000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000 
	Parameter C_S_AXI_BASE_ID bound to: 0 - type: integer 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 128'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 128'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 128'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_ISSUING bound to: 128'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CONNECTIVITY_MODE bound to: 0 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 4'b1111 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 4'b1111 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_11_crossbar_sasd' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/d552/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 4 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 256'b0000000000000000000000000000000001000011110000100000000000000000000000000000000000000000000000000100001010000000000000000000000000000000000000000000000000000000010000111100000100000000000000000000000000000000000000000000000001000011110000000000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 256'b0000000000000000000000000000000001000011110000101111111111111111000000000000000000000000000000000100001010000000111111111111111100000000000000000000000000000000010000111100000111111111111111110000000000000000000000000000000001000011110000001111111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 4'b1111 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 4'b1111 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ERR_MODE bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE bound to: 5 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE_LOG bound to: 3 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter P_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_RMESG_WIDTH bound to: 36 - type: integer 
	Parameter P_WMESG_WIDTH bound to: 39 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 4'b0000 
	Parameter P_M_AXILITE_MASK bound to: 4'b0000 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter P_R_REG_CONFIG bound to: 1 - type: integer 
	Parameter P_DECERR bound to: 2'b11 
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_11_addr_decoder' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/d552/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_TARGETS bound to: 4 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 2 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 256'b0000000000000000000000000000000001000011110000100000000000000000000000000000000000000000000000000100001010000000000000000000000000000000000000000000000000000000010000111100000100000000000000000000000000000000000000000000000001000011110000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 256'b0000000000000000000000000000000001000011110000101111111111111111000000000000000000000000000000000100001010000000111111111111111100000000000000000000000000000000010000111100000111111111111111110000000000000000000000000000000001000011110000001111111111111111 
	Parameter C_TARGET_QUAL bound to: 5'b01111 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
	Parameter C_FAMILY bound to: rtl - type: string 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (79#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (80#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100000100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (80#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000101000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' (80#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100001000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' (80#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_11_addr_decoder' (81#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/d552/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_11_decerr_slave' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/d552/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_11_decerr_slave' (82#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/d552/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_11_addr_arbiter_sasd' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/d552/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_S bound to: 1 - type: integer 
	Parameter C_NUM_S_LOG bound to: 1 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter C_GRANT_ENC bound to: 1 - type: integer 
	Parameter C_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter P_PRIO_MASK bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_11_addr_arbiter_sasd' (83#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/d552/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_11_splitter' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/d552/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
	Parameter C_NUM_M bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_11_splitter' (84#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/d552/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_11_splitter__parameterized0' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/d552/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
	Parameter C_NUM_M bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_11_splitter__parameterized0' (84#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/d552/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 5 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (85#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 1 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (85#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 1 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (85#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 5 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (85#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized8' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized8' (85#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 5 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' (85#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_11_crossbar_sasd' (86#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/d552/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_11_axi_crossbar' (87#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/d552/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
INFO: [Synth 8-256] done synthesizing module 'DARC_DCT_Design_xbar_0' (88#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ip/DARC_DCT_Design_xbar_0/synth/DARC_DCT_Design_xbar_0.v:59]
INFO: [Synth 8-256] done synthesizing module 'DARC_DCT_Design_ps7_0_axi_periph_0' (89#1) [C:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/hdl/DARC_DCT_Design.vhd:893]
INFO: [Synth 8-3491] module 'DARC_DCT_Design_rst_ps7_0_100M_0' declared at 'c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ip/DARC_DCT_Design_rst_ps7_0_100M_0/synth/DARC_DCT_Design_rst_ps7_0_100M_0.vhd:56' bound to instance 'rst_ps7_0_100M' of component 'DARC_DCT_Design_rst_ps7_0_100M_0' [C:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/hdl/DARC_DCT_Design.vhd:2298]
INFO: [Synth 8-638] synthesizing module 'DARC_DCT_Design_rst_ps7_0_100M_0' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ip/DARC_DCT_Design_rst_ps7_0_100M_0/synth/DARC_DCT_Design_rst_ps7_0_100M_0.vhd:71]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ip/DARC_DCT_Design_rst_ps7_0_100M_0/synth/DARC_DCT_Design_rst_ps7_0_100M_0.vhd:116]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lpf' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43312' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-638] synthesizing module 'SRL16' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43312]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-256] done synthesizing module 'SRL16' (90#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43312]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (90#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized1' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized1' (90#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (91#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (92#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (93#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (94#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'DARC_DCT_Design_rst_ps7_0_100M_0' (95#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ip/DARC_DCT_Design_rst_ps7_0_100M_0/synth/DARC_DCT_Design_rst_ps7_0_100M_0.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'DARC_DCT_Design' (96#1) [C:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/hdl/DARC_DCT_Design.vhd:1657]
INFO: [Synth 8-256] done synthesizing module 'DARC_DCT_Design_wrapper' (97#1) [C:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/hdl/DARC_DCT_Design_wrapper.vhd:40]
WARNING: [Synth 8-3331] design cdc_sync__parameterized1 has unconnected port prmry_aclk
WARNING: [Synth 8-3331] design cdc_sync__parameterized1 has unconnected port prmry_resetn
WARNING: [Synth 8-3331] design cdc_sync__parameterized1 has unconnected port prmry_vect_in[1]
WARNING: [Synth 8-3331] design cdc_sync__parameterized1 has unconnected port prmry_vect_in[0]
WARNING: [Synth 8-3331] design cdc_sync__parameterized1 has unconnected port scndry_resetn
WARNING: [Synth 8-3331] design cdc_sync__parameterized0 has unconnected port prmry_aclk
WARNING: [Synth 8-3331] design cdc_sync__parameterized0 has unconnected port prmry_resetn
WARNING: [Synth 8-3331] design cdc_sync__parameterized0 has unconnected port prmry_vect_in[1]
WARNING: [Synth 8-3331] design cdc_sync__parameterized0 has unconnected port prmry_vect_in[0]
WARNING: [Synth 8-3331] design cdc_sync__parameterized0 has unconnected port scndry_resetn
WARNING: [Synth 8-3331] design generic_baseblocks_v2_1_0_mux_enc__parameterized1 has unconnected port S[0]
WARNING: [Synth 8-3331] design generic_baseblocks_v2_1_0_mux_enc__parameterized0 has unconnected port S[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_decerr_slave has unconnected port S_AXI_AWID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_decerr_slave has unconnected port S_AXI_WLAST
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_decerr_slave has unconnected port S_AXI_ARID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_decerr_slave has unconnected port S_AXI_ARLEN[7]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_decerr_slave has unconnected port S_AXI_ARLEN[6]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_decerr_slave has unconnected port S_AXI_ARLEN[5]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_decerr_slave has unconnected port S_AXI_ARLEN[4]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_decerr_slave has unconnected port S_AXI_ARLEN[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_decerr_slave has unconnected port S_AXI_ARLEN[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_decerr_slave has unconnected port S_AXI_ARLEN[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_decerr_slave has unconnected port S_AXI_ARLEN[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_addr_decoder has unconnected port ADDR[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_addr_decoder has unconnected port ADDR[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_crossbar_sasd has unconnected port M_AXI_BID[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_crossbar_sasd has unconnected port M_AXI_BID[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_crossbar_sasd has unconnected port M_AXI_BID[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_crossbar_sasd has unconnected port M_AXI_BID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_crossbar_sasd has unconnected port M_AXI_RID[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_crossbar_sasd has unconnected port M_AXI_RID[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_crossbar_sasd has unconnected port M_AXI_RID[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_crossbar_sasd has unconnected port M_AXI_RID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port s_axi_awid[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port s_axi_awlen[7]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port s_axi_awlen[6]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port s_axi_awlen[5]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port s_axi_awlen[4]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port s_axi_awlen[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port s_axi_awlen[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port s_axi_awlen[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port s_axi_awlen[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port s_axi_awsize[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port s_axi_awsize[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port s_axi_awsize[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port s_axi_awburst[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port s_axi_awburst[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port s_axi_awlock[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port s_axi_awcache[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port s_axi_awcache[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port s_axi_awcache[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port s_axi_awcache[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port s_axi_awqos[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port s_axi_awqos[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port s_axi_awqos[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port s_axi_awqos[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port s_axi_awuser[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port s_axi_wid[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port s_axi_wlast[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port s_axi_wuser[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port s_axi_arid[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port s_axi_arlen[7]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port s_axi_arlen[6]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port s_axi_arlen[5]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port s_axi_arlen[4]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port s_axi_arlen[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port s_axi_arlen[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port s_axi_arlen[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port s_axi_arlen[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port s_axi_arsize[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port s_axi_arsize[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port s_axi_arsize[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port s_axi_arburst[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port s_axi_arburst[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port s_axi_arlock[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port s_axi_arcache[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port s_axi_arcache[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port s_axi_arcache[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port s_axi_arcache[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port s_axi_arqos[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port s_axi_arqos[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port s_axi_arqos[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port s_axi_arqos[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port s_axi_aruser[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port m_axi_bid[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port m_axi_bid[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port m_axi_bid[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port m_axi_bid[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port m_axi_buser[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port m_axi_buser[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port m_axi_buser[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port m_axi_buser[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port m_axi_rid[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port m_axi_rid[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port m_axi_rid[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port m_axi_rid[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port m_axi_rlast[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port m_axi_rlast[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port m_axi_rlast[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port m_axi_rlast[0]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:17:27 ; elapsed = 26:04:43 . Memory (MB): peak = 2660.371 ; gain = 2450.215
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:17:29 ; elapsed = 26:04:46 . Memory (MB): peak = 2660.371 ; gain = 2450.215
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 121 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ip/DARC_DCT_Design_processing_system7_0_0/DARC_DCT_Design_processing_system7_0_0.xdc] for cell 'DARC_DCT_Design_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ip/DARC_DCT_Design_processing_system7_0_0/DARC_DCT_Design_processing_system7_0_0.xdc] for cell 'DARC_DCT_Design_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ip/DARC_DCT_Design_processing_system7_0_0/DARC_DCT_Design_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DARC_DCT_Design_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DARC_DCT_Design_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ip/DARC_DCT_Design_rst_ps7_0_100M_0/DARC_DCT_Design_rst_ps7_0_100M_0_board.xdc] for cell 'DARC_DCT_Design_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ip/DARC_DCT_Design_rst_ps7_0_100M_0/DARC_DCT_Design_rst_ps7_0_100M_0_board.xdc] for cell 'DARC_DCT_Design_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ip/DARC_DCT_Design_rst_ps7_0_100M_0/DARC_DCT_Design_rst_ps7_0_100M_0.xdc] for cell 'DARC_DCT_Design_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ip/DARC_DCT_Design_rst_ps7_0_100M_0/DARC_DCT_Design_rst_ps7_0_100M_0.xdc] for cell 'DARC_DCT_Design_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ip/DARC_DCT_Design_axi_timer_0_0/DARC_DCT_Design_axi_timer_0_0.xdc] for cell 'DARC_DCT_Design_i/axi_timer_0/U0'
Finished Parsing XDC File [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ip/DARC_DCT_Design_axi_timer_0_0/DARC_DCT_Design_axi_timer_0_0.xdc] for cell 'DARC_DCT_Design_i/axi_timer_0/U0'
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 89 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 32 instances
  FDR => FDRE: 30 instances
  FDRS => FDRS (FDRE, LUT2, VCC): 1 instances
  FDRSE => FDRSE (FDRE, LUT4, VCC): 25 instances
  SRL16 => SRL16E: 1 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:17:52 ; elapsed = 26:05:09 . Memory (MB): peak = 2784.773 ; gain = 2574.617
439 Infos, 201 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:11 ; elapsed = 00:01:13 . Memory (MB): peak = 2784.773 ; gain = 303.164
exit
INFO: [Common 17-206] Exiting Vivado at Fri Oct 27 12:10:14 2017...
