<stg><name>dct_1d</name>


<trans_list>

<trans id="113" from="1" to="2">
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="2" to="8">
<condition id="23">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="2" to="3">
<condition id="29">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="123" from="3" to="4">
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="4" to="5">
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="5" to="6">
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="6" to="7">
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="7" to="2">
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %tmp_61_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %tmp_61)

]]></Node>
<StgValue><ssdm name="tmp_61_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %tmp_6_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %tmp_6)

]]></Node>
<StgValue><ssdm name="tmp_6_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:2  %tmp_12 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_61_read, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="7">
<![CDATA[
:3  %tmp_20_cast = zext i7 %tmp_12 to i8

]]></Node>
<StgValue><ssdm name="tmp_20_cast"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="4">
<![CDATA[
:4  %tmp_6_cast = zext i4 %tmp_6_read to i64

]]></Node>
<StgValue><ssdm name="tmp_6_cast"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %src_addr = getelementptr [8 x i16]* %src, i64 0, i64 %tmp_6_cast

]]></Node>
<StgValue><ssdm name="src_addr"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %src1_addr = getelementptr [8 x i16]* %src1, i64 0, i64 %tmp_6_cast

]]></Node>
<StgValue><ssdm name="src1_addr"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %src2_addr = getelementptr [8 x i16]* %src2, i64 0, i64 %tmp_6_cast

]]></Node>
<StgValue><ssdm name="src2_addr"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %src3_addr = getelementptr [8 x i16]* %src3, i64 0, i64 %tmp_6_cast

]]></Node>
<StgValue><ssdm name="src3_addr"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %src4_addr = getelementptr [8 x i16]* %src4, i64 0, i64 %tmp_6_cast

]]></Node>
<StgValue><ssdm name="src4_addr"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %src5_addr = getelementptr [8 x i16]* %src5, i64 0, i64 %tmp_6_cast

]]></Node>
<StgValue><ssdm name="src5_addr"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %src6_addr = getelementptr [8 x i16]* %src6, i64 0, i64 %tmp_6_cast

]]></Node>
<StgValue><ssdm name="src6_addr"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %src7_addr = getelementptr [8 x i16]* %src7, i64 0, i64 %tmp_6_cast

]]></Node>
<StgValue><ssdm name="src7_addr"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %k = phi i4 [ 0, %0 ], [ %k_1, %2 ]

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %tmp = icmp eq i4 %k, -8

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2  %k_1 = add i4 %k, 1

]]></Node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp, label %3, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="4">
<![CDATA[
:4  %tmp_s = zext i4 %k to i64

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="4">
<![CDATA[
:5  %tmp_cast = zext i4 %k to i8

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:6  %tmp_13 = add i8 %tmp_20_cast, %tmp_cast

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="3" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %dct_coeff_table_1_ad = getelementptr [8 x i15]* @dct_coeff_table_1, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="dct_coeff_table_1_ad"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="15" op_0_bw="3">
<![CDATA[
:16  %dct_coeff_table_1_lo = load i15* %dct_coeff_table_1_ad, align 2

]]></Node>
<StgValue><ssdm name="dct_coeff_table_1_lo"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="3">
<![CDATA[
:18  %src1_load = load i16* %src1_addr, align 2

]]></Node>
<StgValue><ssdm name="src1_load"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="3" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27  %dct_coeff_table_3_ad = getelementptr [8 x i15]* @dct_coeff_table_3, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="dct_coeff_table_3_ad"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="15" op_0_bw="3">
<![CDATA[
:28  %dct_coeff_table_3_lo = load i15* %dct_coeff_table_3_ad, align 2

]]></Node>
<StgValue><ssdm name="dct_coeff_table_3_lo"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="3">
<![CDATA[
:30  %src3_load = load i16* %src3_addr, align 2

]]></Node>
<StgValue><ssdm name="src3_load"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="3" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
:39  %dct_coeff_table_5_ad = getelementptr [8 x i15]* @dct_coeff_table_5, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="dct_coeff_table_5_ad"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="15" op_0_bw="3">
<![CDATA[
:40  %dct_coeff_table_5_lo = load i15* %dct_coeff_table_5_ad, align 2

]]></Node>
<StgValue><ssdm name="dct_coeff_table_5_lo"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="3">
<![CDATA[
:42  %src5_load = load i16* %src5_addr, align 2

]]></Node>
<StgValue><ssdm name="src5_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %dct_coeff_table_0_ad = getelementptr [8 x i14]* @dct_coeff_table_0, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="dct_coeff_table_0_ad"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="14" op_0_bw="3">
<![CDATA[
:10  %dct_coeff_table_0_lo = load i14* %dct_coeff_table_0_ad, align 2

]]></Node>
<StgValue><ssdm name="dct_coeff_table_0_lo"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="3">
<![CDATA[
:12  %src_load = load i16* %src_addr, align 2

]]></Node>
<StgValue><ssdm name="src_load"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="15" op_0_bw="3">
<![CDATA[
:16  %dct_coeff_table_1_lo = load i15* %dct_coeff_table_1_ad, align 2

]]></Node>
<StgValue><ssdm name="dct_coeff_table_1_lo"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="3">
<![CDATA[
:18  %src1_load = load i16* %src1_addr, align 2

]]></Node>
<StgValue><ssdm name="src1_load"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="3" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %dct_coeff_table_2_ad = getelementptr [8 x i15]* @dct_coeff_table_2, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="dct_coeff_table_2_ad"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="15" op_0_bw="3">
<![CDATA[
:22  %dct_coeff_table_2_lo = load i15* %dct_coeff_table_2_ad, align 2

]]></Node>
<StgValue><ssdm name="dct_coeff_table_2_lo"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="3">
<![CDATA[
:24  %src2_load = load i16* %src2_addr, align 2

]]></Node>
<StgValue><ssdm name="src2_load"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="15" op_0_bw="3">
<![CDATA[
:28  %dct_coeff_table_3_lo = load i15* %dct_coeff_table_3_ad, align 2

]]></Node>
<StgValue><ssdm name="dct_coeff_table_3_lo"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="3">
<![CDATA[
:30  %src3_load = load i16* %src3_addr, align 2

]]></Node>
<StgValue><ssdm name="src3_load"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="3" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
:33  %dct_coeff_table_4_ad = getelementptr [8 x i15]* @dct_coeff_table_4, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="dct_coeff_table_4_ad"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="15" op_0_bw="3">
<![CDATA[
:34  %dct_coeff_table_4_lo = load i15* %dct_coeff_table_4_ad, align 2

]]></Node>
<StgValue><ssdm name="dct_coeff_table_4_lo"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="3">
<![CDATA[
:36  %src4_load = load i16* %src4_addr, align 2

]]></Node>
<StgValue><ssdm name="src4_load"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="15" op_0_bw="3">
<![CDATA[
:40  %dct_coeff_table_5_lo = load i15* %dct_coeff_table_5_ad, align 2

]]></Node>
<StgValue><ssdm name="dct_coeff_table_5_lo"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="3">
<![CDATA[
:42  %src5_load = load i16* %src5_addr, align 2

]]></Node>
<StgValue><ssdm name="src5_load"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="3" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
:45  %dct_coeff_table_6_ad = getelementptr [8 x i15]* @dct_coeff_table_6, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="dct_coeff_table_6_ad"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="15" op_0_bw="3">
<![CDATA[
:46  %dct_coeff_table_6_lo = load i15* %dct_coeff_table_6_ad, align 2

]]></Node>
<StgValue><ssdm name="dct_coeff_table_6_lo"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="3">
<![CDATA[
:48  %src6_load = load i16* %src6_addr, align 2

]]></Node>
<StgValue><ssdm name="src6_load"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="3" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
:51  %dct_coeff_table_7_ad = getelementptr [8 x i15]* @dct_coeff_table_7, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="dct_coeff_table_7_ad"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="15" op_0_bw="3">
<![CDATA[
:52  %dct_coeff_table_7_lo = load i15* %dct_coeff_table_7_ad, align 2

]]></Node>
<StgValue><ssdm name="dct_coeff_table_7_lo"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="3">
<![CDATA[
:54  %src7_load = load i16* %src7_addr, align 2

]]></Node>
<StgValue><ssdm name="src7_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="60" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="14" op_0_bw="3">
<![CDATA[
:10  %dct_coeff_table_0_lo = load i14* %dct_coeff_table_0_ad, align 2

]]></Node>
<StgValue><ssdm name="dct_coeff_table_0_lo"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="3">
<![CDATA[
:12  %src_load = load i16* %src_addr, align 2

]]></Node>
<StgValue><ssdm name="src_load"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="29" op_0_bw="15">
<![CDATA[
:17  %coeff_1_cast = sext i15 %dct_coeff_table_1_lo to i29

]]></Node>
<StgValue><ssdm name="coeff_1_cast"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="29" op_0_bw="16">
<![CDATA[
:19  %tmp_17_1_cast = sext i16 %src1_load to i29

]]></Node>
<StgValue><ssdm name="tmp_17_1_cast"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:20  %tmp_18_1 = mul i29 %coeff_1_cast, %tmp_17_1_cast

]]></Node>
<StgValue><ssdm name="tmp_18_1"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="15" op_0_bw="3">
<![CDATA[
:22  %dct_coeff_table_2_lo = load i15* %dct_coeff_table_2_ad, align 2

]]></Node>
<StgValue><ssdm name="dct_coeff_table_2_lo"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="3">
<![CDATA[
:24  %src2_load = load i16* %src2_addr, align 2

]]></Node>
<StgValue><ssdm name="src2_load"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="29" op_0_bw="15">
<![CDATA[
:29  %coeff_3_cast = sext i15 %dct_coeff_table_3_lo to i29

]]></Node>
<StgValue><ssdm name="coeff_3_cast"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="29" op_0_bw="16">
<![CDATA[
:31  %tmp_17_3_cast = sext i16 %src3_load to i29

]]></Node>
<StgValue><ssdm name="tmp_17_3_cast"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:32  %tmp_18_3 = mul i29 %coeff_3_cast, %tmp_17_3_cast

]]></Node>
<StgValue><ssdm name="tmp_18_3"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="15" op_0_bw="3">
<![CDATA[
:34  %dct_coeff_table_4_lo = load i15* %dct_coeff_table_4_ad, align 2

]]></Node>
<StgValue><ssdm name="dct_coeff_table_4_lo"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="3">
<![CDATA[
:36  %src4_load = load i16* %src4_addr, align 2

]]></Node>
<StgValue><ssdm name="src4_load"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="29" op_0_bw="15">
<![CDATA[
:41  %coeff_5_cast = sext i15 %dct_coeff_table_5_lo to i29

]]></Node>
<StgValue><ssdm name="coeff_5_cast"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="29" op_0_bw="16">
<![CDATA[
:43  %tmp_17_5_cast = sext i16 %src5_load to i29

]]></Node>
<StgValue><ssdm name="tmp_17_5_cast"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:44  %tmp_18_5 = mul i29 %coeff_5_cast, %tmp_17_5_cast

]]></Node>
<StgValue><ssdm name="tmp_18_5"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="15" op_0_bw="3">
<![CDATA[
:46  %dct_coeff_table_6_lo = load i15* %dct_coeff_table_6_ad, align 2

]]></Node>
<StgValue><ssdm name="dct_coeff_table_6_lo"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="3">
<![CDATA[
:48  %src6_load = load i16* %src6_addr, align 2

]]></Node>
<StgValue><ssdm name="src6_load"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="15" op_0_bw="3">
<![CDATA[
:52  %dct_coeff_table_7_lo = load i15* %dct_coeff_table_7_ad, align 2

]]></Node>
<StgValue><ssdm name="dct_coeff_table_7_lo"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="3">
<![CDATA[
:54  %src7_load = load i16* %src7_addr, align 2

]]></Node>
<StgValue><ssdm name="src7_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="79" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="29" op_0_bw="14">
<![CDATA[
:11  %coeff_cast = zext i14 %dct_coeff_table_0_lo to i29

]]></Node>
<StgValue><ssdm name="coeff_cast"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="29" op_0_bw="16">
<![CDATA[
:13  %tmp_171_cast = sext i16 %src_load to i29

]]></Node>
<StgValue><ssdm name="tmp_171_cast"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:14  %tmp_4 = mul i29 %coeff_cast, %tmp_171_cast

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="29" op_0_bw="15">
<![CDATA[
:23  %coeff_2_cast = sext i15 %dct_coeff_table_2_lo to i29

]]></Node>
<StgValue><ssdm name="coeff_2_cast"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="29" op_0_bw="16">
<![CDATA[
:25  %tmp_17_2_cast = sext i16 %src2_load to i29

]]></Node>
<StgValue><ssdm name="tmp_17_2_cast"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:26  %tmp_18_2 = mul i29 %coeff_2_cast, %tmp_17_2_cast

]]></Node>
<StgValue><ssdm name="tmp_18_2"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="29" op_0_bw="15">
<![CDATA[
:35  %coeff_4_cast = sext i15 %dct_coeff_table_4_lo to i29

]]></Node>
<StgValue><ssdm name="coeff_4_cast"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="29" op_0_bw="16">
<![CDATA[
:37  %tmp_17_4_cast = sext i16 %src4_load to i29

]]></Node>
<StgValue><ssdm name="tmp_17_4_cast"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:38  %tmp_18_4 = mul i29 %coeff_4_cast, %tmp_17_4_cast

]]></Node>
<StgValue><ssdm name="tmp_18_4"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="29" op_0_bw="15">
<![CDATA[
:47  %coeff_6_cast = sext i15 %dct_coeff_table_6_lo to i29

]]></Node>
<StgValue><ssdm name="coeff_6_cast"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="29" op_0_bw="16">
<![CDATA[
:49  %tmp_17_6_cast = sext i16 %src6_load to i29

]]></Node>
<StgValue><ssdm name="tmp_17_6_cast"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:50  %tmp_18_6 = mul i29 %coeff_6_cast, %tmp_17_6_cast

]]></Node>
<StgValue><ssdm name="tmp_18_6"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="29" op_0_bw="15">
<![CDATA[
:53  %coeff_7_cast = sext i15 %dct_coeff_table_7_lo to i29

]]></Node>
<StgValue><ssdm name="coeff_7_cast"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="29" op_0_bw="16">
<![CDATA[
:55  %tmp_17_7_cast = sext i16 %src7_load to i29

]]></Node>
<StgValue><ssdm name="tmp_17_7_cast"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:56  %tmp_18_7 = mul i29 %coeff_7_cast, %tmp_17_7_cast

]]></Node>
<StgValue><ssdm name="tmp_18_7"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:57  %tmp2 = add i29 %tmp_18_1, %tmp_4

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:58  %tmp3 = add i29 %tmp_18_3, %tmp_18_2

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:59  %tmp1 = add i29 %tmp2, %tmp3

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:60  %tmp5 = add i29 %tmp_18_5, %tmp_18_4

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:61  %tmp7 = add i29 %tmp_18_7, 4096

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:62  %tmp6 = add i29 %tmp_18_6, %tmp7

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="100" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:63  %tmp4 = add i29 %tmp5, %tmp6

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="101" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:64  %tmp_5 = add i29 %tmp1, %tmp4

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="102" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
:65  %tmp_7 = call i16 @_ssdm_op_PartSelect.i16.i29.i32.i32(i29 %tmp_5, i32 13, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="103" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="104" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="105" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="106" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="107" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="8">
<![CDATA[
:7  %tmp_21_cast = zext i8 %tmp_13 to i64

]]></Node>
<StgValue><ssdm name="tmp_21_cast"/></StgValue>
</operation>

<operation id="108" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %dst_addr = getelementptr [64 x i16]* %dst, i64 0, i64 %tmp_21_cast

]]></Node>
<StgValue><ssdm name="dst_addr"/></StgValue>
</operation>

<operation id="109" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
:66  store i16 %tmp_7, i16* %dst_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="110" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:67  %empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str, i32 %tmp_3) nounwind

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="111" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0">
<![CDATA[
:68  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="112" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
