$date
	Wed May  5 09:42:22 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module bus_tb $end
$var reg 1 ! assert_bus $end
$var reg 1 " assert_lhs $end
$var reg 1 # assert_rhs $end
$var reg 8 $ bus_in_a [7:0] $end
$var reg 1 % clk $end
$var reg 1 & load_bus $end
$scope module register_gp1 $end
$var wire 1 ! assert_bus $end
$var wire 1 " assert_lhs $end
$var wire 1 # assert_rhs $end
$var wire 1 ' bus_en $end
$var wire 8 ( bus_in [7:0] $end
$var wire 8 ) bus_out [7:0] $end
$var wire 1 % clk $end
$var wire 1 * lhs_en $end
$var wire 8 + lhs_out [7:0] $end
$var wire 1 & load_bus $end
$var wire 1 , rhs_en $end
$var wire 8 - rhs_out [7:0] $end
$var reg 8 . value [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 .
b0 -
0,
b0 +
0*
b0 )
b1 (
0'
0&
0%
b1 $
0#
0"
0!
$end
#5000
1%
1'
1!
#10000
0%
#15000
1%
1,
1#
#20000
0%
#25000
1%
1*
1"
#30000
0%
#35000
1%
0'
0!
#40000
0%
#45000
b1 -
b1 +
b1 )
b1 .
1%
1&
#50000
0%
#55000
1%
0&
#60000
0%
#65000
1%
1'
1!
#70000
0%
#75000
1%
