module halffulladd_tb;

reg a,b,c;
wire sum,carry;

fulladdder dut(.a(a),.b(b),.c(c),.sum(sum),.carry(carry));

initial begin

a=0; b=0; c=0; #2;
a=0; b=0; c=1; #2;
a=0; b=1; c=0; #2;
a=0; b=1; c=1; #2;
a=1; b=0; c=0; #2;
a=1; b=0; c=1; #2;
a=0; b=1; c=1; #2;
a=1; b=1; c=1; #2;

end
endmodule
