

================================================================
== Vitis HLS Report for 'EntryConv_Pipeline_OL'
================================================================
* Date:           Sun Jul  9 00:04:02 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        vitis_workflow2
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      115|      115|  1.150 us|  1.150 us|  115|  115|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- OL      |      113|      113|        17|          1|          1|    98|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     36|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   13|     839|   1743|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     72|    -|
|Register         |        -|    -|     425|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   13|    1264|   1915|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    5|       1|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_5_full_dsp_1_U9   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U10  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U11   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U12   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U13   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                               |                                |        0|  13|  839| 1743|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln13_fu_181_p2                |         +|   0|  0|  14|           7|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |icmp_ln13_fu_175_p2               |      icmp|   0|  0|  14|           7|           6|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  36|          18|          12|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_done_int               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter16  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i        |   9|          2|    7|         14|
    |empty_25_fu_70            |   9|          2|   32|         64|
    |empty_fu_62               |   9|          2|   32|         64|
    |gmem_blk_n_R              |   9|          2|    1|          2|
    |gmem_blk_n_W              |   9|          2|    1|          2|
    |i_1_fu_66                 |   9|          2|    7|         14|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  72|         16|   82|        164|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |acc_1_reg_304                      |  32|   0|   32|          0|
    |acc_2_reg_309                      |  32|   0|   32|          0|
    |acc_reg_299                        |  32|   0|   32|          0|
    |add36_i_reg_314                    |  32|   0|   32|          0|
    |add38_i_reg_324                    |  32|   0|   32|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |empty_25_fu_70                     |  32|   0|   32|          0|
    |empty_fu_62                        |  32|   0|   32|          0|
    |gmem_addr_2_read_reg_279           |  32|   0|   32|          0|
    |i_1_fu_66                          |   7|   0|    7|          0|
    |icmp_ln13_reg_275                  |   1|   0|    1|          0|
    |acc_2_reg_309                      |  64|  32|   32|          0|
    |icmp_ln13_reg_275                  |  64|  32|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 425|  64|  330|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-----------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+---------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  EntryConv_Pipeline_OL|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  EntryConv_Pipeline_OL|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  EntryConv_Pipeline_OL|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  EntryConv_Pipeline_OL|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  EntryConv_Pipeline_OL|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  EntryConv_Pipeline_OL|  return value|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   64|       m_axi|                   gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|   32|       m_axi|                   gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|                   gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|                   gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|                   gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|                   gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|                   gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|                   gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|                   gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_WDATA     |  out|   32|       m_axi|                   gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|    4|       m_axi|                   gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   64|       m_axi|                   gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|   32|       m_axi|                   gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|                   gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|                   gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|                   gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|                   gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|                   gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|                   gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|                   gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_RDATA     |   in|   32|       m_axi|                   gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_RFIFONUM  |   in|    9|       m_axi|                   gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|                   gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|                   gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|                   gmem|       pointer|
|x_2_030_reload       |   in|   32|     ap_none|         x_2_030_reload|        scalar|
|x_1_029_reload       |   in|   32|     ap_none|         x_1_029_reload|        scalar|
|sext_ln13_1          |   in|   62|     ap_none|            sext_ln13_1|        scalar|
|sext_ln13            |   in|   62|     ap_none|              sext_ln13|        scalar|
|w_0_031_reload       |   in|   32|     ap_none|         w_0_031_reload|        scalar|
|w_1_032_reload       |   in|   32|     ap_none|         w_1_032_reload|        scalar|
|w_2_033_reload       |   in|   32|     ap_none|         w_2_033_reload|        scalar|
+---------------------+-----+-----+------------+-----------------------+--------------+

