<stg><name>find_flow<(unsigned short)1080, (unsigned short)1920, 27, 25, 34, 26, 16, 10, 55, 51, 40, 2, 102, 54, 11></name>


<trans_list>

<trans id="406" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="407" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="663" from="3" to="87">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="664" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="580" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="581" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="582" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="583" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="584" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="585" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="586" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="587" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="588" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="589" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="590" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="591" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="592" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="593" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="594" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="595" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="596" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="597" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="598" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="599" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="600" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="601" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="602" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="603" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="604" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="605" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="606" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="607" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="608" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="609" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="610" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="611" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="612" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="613" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="614" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="615" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="616" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="617" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="618" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="619" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="620" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="621" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="622" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="623" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="624" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="625" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="626" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="627" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="628" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="629" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="630" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="631" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="632" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="633" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="634" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="635" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="636" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="637" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="638" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="639" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="640" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="641" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="642" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="643" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="644" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="645" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="646" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="647" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="648" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="649" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="650" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="651" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="652" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="653" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="654" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="655" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="656" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="657" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="658" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="659" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="660" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="661" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="662" from="86" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="578" from="87" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %sigmaIx23, void @empty_35, i32, i32, void @empty_25, i32, i32, void @empty_25, void @empty_25, void @empty_25, i32, i32, i32, i32, void @empty_25, void @empty_25

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %sigmaIy24, void @empty_35, i32, i32, void @empty_25, i32, i32, void @empty_25, void @empty_25, void @empty_25, i32, i32, i32, i32, void @empty_25, void @empty_25

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %sigmaIxIy7, void @empty_35, i32, i32, void @empty_25, i32, i32, void @empty_25, void @empty_25, void @empty_25, i32, i32, i32, i32, void @empty_25, void @empty_25

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="34" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i34 %sigmaIxIt5, void @empty_35, i32, i32, void @empty_25, i32, i32, void @empty_25, void @empty_25, void @empty_25, i32, i32, i32, i32, void @empty_25, void @empty_25

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="34" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i34 %sigmaIyIt6, void @empty_35, i32, i32, void @empty_25, i32, i32, void @empty_25, void @empty_25, void @empty_25, i32, i32, i32, i32, void @empty_25, void @empty_25

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %strmFlowU_in113, void @empty_35, i32, i32, void @empty_25, i32, i32, void @empty_25, void @empty_25, void @empty_25, i32, i32, i32, i32, void @empty_25, void @empty_25

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %strmFlowV_in114, void @empty_35, i32, i32, void @empty_25, i32, i32, void @empty_25, void @empty_25, void @empty_25, i32, i32, i32, i32, void @empty_25, void @empty_25

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %strmFlowU_fil9, void @empty_35, i32, i32, void @empty_25, i32, i32, void @empty_25, void @empty_25, void @empty_25, i32, i32, i32, i32, void @empty_25, void @empty_25

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %strmFlowV_fil10, void @empty_35, i32, i32, void @empty_25, i32, i32, void @empty_25, void @empty_25, void @empty_25, i32, i32, i32, i32, void @empty_25, void @empty_25

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %flagU19, void @empty_35, i32, i32, void @empty_25, i32, i32, void @empty_25, void @empty_25, void @empty_25, i32, i32, i32, i32, void @empty_25, void @empty_25

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %flagV20, void @empty_35, i32, i32, void @empty_25, i32, i32, void @empty_25, void @empty_25, void @empty_25, i32, i32, i32, i32, void @empty_25, void @empty_25

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %init_flag, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cols, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rows, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:14 %op2 = read i32 @_ssdm_op_Read.ap_fifo.i32P, i32 %rows

]]></Node>
<StgValue><ssdm name="op2"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="32">
<![CDATA[
entry:15 %trunc_ln1621 = trunc i32 %op2

]]></Node>
<StgValue><ssdm name="trunc_ln1621"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:16 %op2_1 = read i32 @_ssdm_op_Read.ap_fifo.i32P, i32 %cols

]]></Node>
<StgValue><ssdm name="op2_1"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="32">
<![CDATA[
entry:17 %trunc_ln245 = trunc i32 %op2_1

]]></Node>
<StgValue><ssdm name="trunc_ln245"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:18 %init_flag_read = read i1 @_ssdm_op_Read.ap_fifo.i1P, i1 %init_flag

]]></Node>
<StgValue><ssdm name="init_flag_read"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:19 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rows_out, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:20 %write_ln355 = write void @_ssdm_op_Write.ap_fifo.i32P, i32 %rows_out, i32 %op2

]]></Node>
<StgValue><ssdm name="write_ln355"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:21 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %rows_out1, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:22 %write_ln355 = write void @_ssdm_op_Write.ap_fifo.i16P, i16 %rows_out1, i16 %trunc_ln1621

]]></Node>
<StgValue><ssdm name="write_ln355"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:23 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cols_out, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:24 %write_ln355 = write void @_ssdm_op_Write.ap_fifo.i32P, i32 %cols_out, i32 %op2_1

]]></Node>
<StgValue><ssdm name="write_ln355"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:25 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %cols_out2, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:26 %write_ln355 = write void @_ssdm_op_Write.ap_fifo.i16P, i16 %cols_out2, i16 %trunc_ln245

]]></Node>
<StgValue><ssdm name="write_ln355"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:27 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %flagV20, void @empty_35, i32, i32, void @empty_25, i32, i32, void @empty_25, void @empty_25, void @empty_25, i32, i32, i32, i32, void @empty_25, void @empty_25

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:28 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %flagU19, void @empty_35, i32, i32, void @empty_25, i32, i32, void @empty_25, void @empty_25, void @empty_25, i32, i32, i32, i32, void @empty_25, void @empty_25

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:29 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %strmFlowV_in114, void @empty_35, i32, i32, void @empty_25, i32, i32, void @empty_25, void @empty_25, void @empty_25, i32, i32, i32, i32, void @empty_25, void @empty_25

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:30 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %strmFlowU_in113, void @empty_35, i32, i32, void @empty_25, i32, i32, void @empty_25, void @empty_25, void @empty_25, i32, i32, i32, i32, void @empty_25, void @empty_25

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:31 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %strmFlowV_fil10, void @empty_35, i32, i32, void @empty_25, i32, i32, void @empty_25, void @empty_25, void @empty_25, i32, i32, i32, i32, void @empty_25, void @empty_25

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:32 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %strmFlowU_fil9, void @empty_35, i32, i32, void @empty_25, i32, i32, void @empty_25, void @empty_25, void @empty_25, i32, i32, i32, i32, void @empty_25, void @empty_25

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:33 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %sigmaIxIy7, void @empty_35, i32, i32, void @empty_25, i32, i32, void @empty_25, void @empty_25, void @empty_25, i32, i32, i32, i32, void @empty_25, void @empty_25

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="34" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:34 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i34 %sigmaIyIt6, void @empty_35, i32, i32, void @empty_25, i32, i32, void @empty_25, void @empty_25, void @empty_25, i32, i32, i32, i32, void @empty_25, void @empty_25

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="34" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:35 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i34 %sigmaIxIt5, void @empty_35, i32, i32, void @empty_25, i32, i32, void @empty_25, void @empty_25, void @empty_25, i32, i32, i32, i32, void @empty_25, void @empty_25

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:36 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %sigmaIy24, void @empty_35, i32, i32, void @empty_25, i32, i32, void @empty_25, void @empty_25, void @empty_25, i32, i32, i32, i32, void @empty_25, void @empty_25

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:37 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %sigmaIx23, void @empty_35, i32, i32, void @empty_25, i32, i32, void @empty_25, void @empty_25, void @empty_25, i32, i32, i32, i32, void @empty_25, void @empty_25

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
entry:38 %br_ln190 = br void

]]></Node>
<StgValue><ssdm name="br_ln190"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:0 %empty = phi i16, void %entry, i16 %add_ln695, void %._crit_edge.loopexit.i

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="16">
<![CDATA[
:1 %zext_ln882 = zext i16 %empty

]]></Node>
<StgValue><ssdm name="zext_ln882"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %icmp_ln882 = icmp_ult  i32 %zext_ln882, i32 %op2

]]></Node>
<StgValue><ssdm name="icmp_ln882"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3 %add_ln695 = add i16 %empty, i16

]]></Node>
<StgValue><ssdm name="add_ln695"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln190 = br i1 %icmp_ln882, void %.exit, void %.split.i

]]></Node>
<StgValue><ssdm name="br_ln190"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split.i:0 %speclooptripcount_ln1621 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln1621"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split.i:1 %specloopname_ln1621 = specloopname void @_ssdm_op_SpecLoopName, void @empty_43

]]></Node>
<StgValue><ssdm name="specloopname_ln1621"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
.split.i:2 %br_ln194 = br void %_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i

]]></Node>
<StgValue><ssdm name="br_ln194"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="0">
<![CDATA[
.exit:0 %ret_ln355 = ret

]]></Node>
<StgValue><ssdm name="ret_ln355"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="136" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:0 %empty_187 = phi i16, void %.split.i, i16 %add_ln695_5, void

]]></Node>
<StgValue><ssdm name="empty_187"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:1 %zext_ln882_3 = zext i16 %empty_187

]]></Node>
<StgValue><ssdm name="zext_ln882_3"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:2 %icmp_ln882_7 = icmp_ult  i32 %zext_ln882_3, i32 %op2_1

]]></Node>
<StgValue><ssdm name="icmp_ln882_7"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:3 %add_ln695_5 = add i16 %empty_187, i16

]]></Node>
<StgValue><ssdm name="add_ln695_5"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:4 %br_ln194 = br i1 %icmp_ln882_7, void %._crit_edge.loopexit.i, void %_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv

]]></Node>
<StgValue><ssdm name="br_ln194"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi102ELi54ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit270.i:4 %br_ln245 = br i1 %init_flag_read, void %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i40.i, void

]]></Node>
<StgValue><ssdm name="br_ln245"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="142" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:3 %sigmaIx23_read = read i27 @_ssdm_op_Read.ap_fifo.volatile.i27P, i27 %sigmaIx23

]]></Node>
<StgValue><ssdm name="sigmaIx23_read"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:4 %sigmaIy24_read = read i27 @_ssdm_op_Read.ap_fifo.volatile.i27P, i27 %sigmaIy24

]]></Node>
<StgValue><ssdm name="sigmaIy24_read"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:5 %sigmaIxIy7_read = read i27 @_ssdm_op_Read.ap_fifo.volatile.i27P, i27 %sigmaIxIy7

]]></Node>
<StgValue><ssdm name="sigmaIxIy7_read"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:6 %sigmaIxIt5_read = read i34 @_ssdm_op_Read.ap_fifo.volatile.i34P, i34 %sigmaIxIt5

]]></Node>
<StgValue><ssdm name="sigmaIxIt5_read"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:7 %sigmaIyIt6_read = read i34 @_ssdm_op_Read.ap_fifo.volatile.i34P, i34 %sigmaIyIt6

]]></Node>
<StgValue><ssdm name="sigmaIyIt6_read"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="147" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="54" op_0_bw="27">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:8 %sext_ln1116 = sext i27 %sigmaIxIy7_read

]]></Node>
<StgValue><ssdm name="sext_ln1116"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:9 %mul_ln1118 = mul i54 %sext_ln1116, i54 %sext_ln1116

]]></Node>
<StgValue><ssdm name="mul_ln1118"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="28" op_0_bw="27">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:14 %sext_ln703 = sext i27 %sigmaIx23_read

]]></Node>
<StgValue><ssdm name="sext_ln703"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="28" op_0_bw="27">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:15 %sext_ln703_1 = sext i27 %sigmaIy24_read

]]></Node>
<StgValue><ssdm name="sext_ln703_1"/></StgValue>
</operation>

<operation id="151" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:16 %p_Val2_s = add i28 %sext_ln703, i28 %sext_ln703_1

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="152" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="56" op_0_bw="28">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:17 %sext_ln1116_2 = sext i28 %p_Val2_s

]]></Node>
<StgValue><ssdm name="sext_ln1116_2"/></StgValue>
</operation>

<operation id="153" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:18 %mul_ln1118_2 = mul i56 %sext_ln1116_2, i56 %sext_ln1116_2

]]></Node>
<StgValue><ssdm name="mul_ln1118_2"/></StgValue>
</operation>

<operation id="154" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="28" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:25 %p_Result_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %p_Val2_s, i32

]]></Node>
<StgValue><ssdm name="p_Result_16"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="155" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="56" op_0_bw="56" op_1_bw="54" op_2_bw="2">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:19 %shl_ln = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i54.i2, i54 %mul_ln1118, i2

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="156" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="57" op_0_bw="56">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:20 %sext_ln703_2 = sext i56 %shl_ln

]]></Node>
<StgValue><ssdm name="sext_ln703_2"/></StgValue>
</operation>

<operation id="157" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="57" op_0_bw="56">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:21 %sext_ln703_3 = sext i56 %mul_ln1118_2

]]></Node>
<StgValue><ssdm name="sext_ln703_3"/></StgValue>
</operation>

<operation id="158" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:22 %p_Val2_4 = add i57 %sext_ln703_3, i57 %sext_ln703_2

]]></Node>
<StgValue><ssdm name="p_Val2_4"/></StgValue>
</operation>

<operation id="159" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:23 %add_ln935 = add i56 %shl_ln, i56 %mul_ln1118_2

]]></Node>
<StgValue><ssdm name="add_ln935"/></StgValue>
</operation>

<operation id="160" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="57" op_1_bw="57">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:72 %icmp_ln935_1 = icmp_eq  i57 %p_Val2_4, i57

]]></Node>
<StgValue><ssdm name="icmp_ln935_1"/></StgValue>
</operation>

<operation id="161" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="57" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:73 %p_Result_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i57.i32, i57 %p_Val2_4, i32

]]></Node>
<StgValue><ssdm name="p_Result_18"/></StgValue>
</operation>

<operation id="162" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:74 %sub_ln939_1 = sub i56, i56 %add_ln935

]]></Node>
<StgValue><ssdm name="sub_ln939_1"/></StgValue>
</operation>

<operation id="163" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="56" op_0_bw="1" op_1_bw="56" op_2_bw="56">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:75 %p_Val2_5 = select i1 %p_Result_18, i56 %sub_ln939_1, i56 %add_ln935

]]></Node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>

<operation id="164" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="59" op_0_bw="56">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:76 %zext_ln1058 = zext i56 %p_Val2_5

]]></Node>
<StgValue><ssdm name="zext_ln1058"/></StgValue>
</operation>

<operation id="165" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="59" op_0_bw="59" op_1_bw="59" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:77 %p_Result_10 = partselect i59 @llvm.part.select.i59, i59 %zext_ln1058, i32, i32

]]></Node>
<StgValue><ssdm name="p_Result_10"/></StgValue>
</operation>

<operation id="166" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="64" op_1_bw="5" op_2_bw="59">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:78 %p_Result_11 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i5.i59, i5, i59 %p_Result_10

]]></Node>
<StgValue><ssdm name="p_Result_11"/></StgValue>
</operation>

<operation id="167" st_id="6" stage="1" lat="1">
<core>CTTZ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:79 %tmp_i = cttz i64 @llvm.cttz.i64, i64 %p_Result_11, i1

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="168" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:80 %l_1 = trunc i64 %tmp_i

]]></Node>
<StgValue><ssdm name="l_1"/></StgValue>
</operation>

<operation id="169" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="8" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:120 %trunc_ln943_1 = trunc i64 %tmp_i

]]></Node>
<StgValue><ssdm name="trunc_ln943_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="170" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:81 %sub_ln944_1 = sub i32, i32 %l_1

]]></Node>
<StgValue><ssdm name="sub_ln944_1"/></StgValue>
</operation>

<operation id="171" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:82 %lsb_index_1 = add i32, i32 %sub_ln944_1

]]></Node>
<StgValue><ssdm name="lsb_index_1"/></StgValue>
</operation>

<operation id="172" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:83 %tmp_10 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index_1, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="173" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:84 %icmp_ln946_1 = icmp_sgt  i31 %tmp_10, i31

]]></Node>
<StgValue><ssdm name="icmp_ln946_1"/></StgValue>
</operation>

<operation id="174" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="6" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:85 %trunc_ln947_1 = trunc i32 %sub_ln944_1

]]></Node>
<StgValue><ssdm name="trunc_ln947_1"/></StgValue>
</operation>

<operation id="175" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:86 %sub_ln947_1 = sub i6, i6 %trunc_ln947_1

]]></Node>
<StgValue><ssdm name="sub_ln947_1"/></StgValue>
</operation>

<operation id="176" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="59" op_0_bw="6">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:87 %zext_ln947_1 = zext i6 %sub_ln947_1

]]></Node>
<StgValue><ssdm name="zext_ln947_1"/></StgValue>
</operation>

<operation id="177" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="59" op_0_bw="59" op_1_bw="59">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:88 %lshr_ln947_1 = lshr i59, i59 %zext_ln947_1

]]></Node>
<StgValue><ssdm name="lshr_ln947_1"/></StgValue>
</operation>

<operation id="178" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="59" op_0_bw="59" op_1_bw="59">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:89 %p_Result_12 = and i59 %zext_ln1058, i59 %lshr_ln947_1

]]></Node>
<StgValue><ssdm name="p_Result_12"/></StgValue>
</operation>

<operation id="179" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="59" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:90 %zext_ln949 = zext i32 %lsb_index_1

]]></Node>
<StgValue><ssdm name="zext_ln949"/></StgValue>
</operation>

<operation id="180" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="59" op_0_bw="59" op_1_bw="59">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:91 %shl_ln949 = shl i59, i59 %zext_ln949

]]></Node>
<StgValue><ssdm name="shl_ln949"/></StgValue>
</operation>

<operation id="181" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="56" op_0_bw="59">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:92 %trunc_ln949 = trunc i59 %shl_ln949

]]></Node>
<StgValue><ssdm name="trunc_ln949"/></StgValue>
</operation>

<operation id="182" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:93 %and_ln949 = and i56 %trunc_ln949, i56 %p_Val2_5

]]></Node>
<StgValue><ssdm name="and_ln949"/></StgValue>
</operation>

<operation id="183" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="56" op_0_bw="59">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:94 %trunc_ln949_1 = trunc i59 %p_Result_12

]]></Node>
<StgValue><ssdm name="trunc_ln949_1"/></StgValue>
</operation>

<operation id="184" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:95 %or_ln949 = or i56 %trunc_ln949_1, i56 %and_ln949

]]></Node>
<StgValue><ssdm name="or_ln949"/></StgValue>
</operation>

<operation id="185" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="3" op_0_bw="3" op_1_bw="59" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:96 %tmp = partselect i3 @_ssdm_op_PartSelect.i3.i59.i32.i32, i59 %p_Result_12, i32, i32

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="186" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="59" op_0_bw="59" op_1_bw="3" op_2_bw="56">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:97 %or_ln = bitconcatenate i59 @_ssdm_op_BitConcatenate.i59.i3.i56, i3 %tmp, i56 %or_ln949

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="187" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="59" op_1_bw="59">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:98 %icmp_ln949 = icmp_ne  i59 %or_ln, i59

]]></Node>
<StgValue><ssdm name="icmp_ln949"/></StgValue>
</operation>

<operation id="188" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:99 %tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index_1, i32

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="189" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:100 %xor_ln949_1 = xor i1 %tmp_11, i1

]]></Node>
<StgValue><ssdm name="xor_ln949_1"/></StgValue>
</operation>

<operation id="190" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="1" op_1_bw="59" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:101 %p_Result_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i59.i32, i59 %zext_ln1058, i32 %lsb_index_1

]]></Node>
<StgValue><ssdm name="p_Result_19"/></StgValue>
</operation>

<operation id="191" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:102 %icmp_ln954 = icmp_sgt  i32 %lsb_index_1, i32

]]></Node>
<StgValue><ssdm name="icmp_ln954"/></StgValue>
</operation>

<operation id="192" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:103 %and_ln949_1 = and i1 %p_Result_19, i1 %xor_ln949_1

]]></Node>
<StgValue><ssdm name="and_ln949_1"/></StgValue>
</operation>

<operation id="193" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:107 %select_ln946 = select i1 %icmp_ln946_1, i1 %icmp_ln949, i1 %p_Result_19

]]></Node>
<StgValue><ssdm name="select_ln946"/></StgValue>
</operation>

<operation id="194" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:111 %select_ln954 = select i1 %icmp_ln954, i1 %select_ln946, i1 %and_ln949_1

]]></Node>
<StgValue><ssdm name="select_ln954"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="195" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="icmp_ln954" val="0"/>
<literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:104 %sub_ln955 = sub i32, i32 %sub_ln944_1

]]></Node>
<StgValue><ssdm name="sub_ln955"/></StgValue>
</operation>

<operation id="196" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="icmp_ln954" val="0"/>
<literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="59" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:105 %zext_ln955 = zext i32 %sub_ln955

]]></Node>
<StgValue><ssdm name="zext_ln955"/></StgValue>
</operation>

<operation id="197" st_id="8" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="icmp_ln954" val="0"/>
<literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="59" op_0_bw="59" op_1_bw="59">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:106 %shl_ln955 = shl i59 %zext_ln1058, i59 %zext_ln955

]]></Node>
<StgValue><ssdm name="shl_ln955"/></StgValue>
</operation>

<operation id="198" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="icmp_ln954" val="1"/>
<literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:108 %add_ln954 = add i32, i32 %sub_ln944_1

]]></Node>
<StgValue><ssdm name="add_ln954"/></StgValue>
</operation>

<operation id="199" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="icmp_ln954" val="1"/>
<literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="59" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:109 %zext_ln954 = zext i32 %add_ln954

]]></Node>
<StgValue><ssdm name="zext_ln954"/></StgValue>
</operation>

<operation id="200" st_id="8" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="icmp_ln954" val="1"/>
<literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="59" op_0_bw="59" op_1_bw="59">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:110 %lshr_ln954 = lshr i59 %zext_ln1058, i59 %zext_ln954

]]></Node>
<StgValue><ssdm name="lshr_ln954"/></StgValue>
</operation>

<operation id="201" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="59" op_0_bw="1" op_1_bw="59" op_2_bw="59">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:112 %m_5 = select i1 %icmp_ln954, i59 %lshr_ln954, i59 %shl_ln955

]]></Node>
<StgValue><ssdm name="m_5"/></StgValue>
</operation>

<operation id="202" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="60" op_0_bw="59">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:113 %zext_ln951 = zext i59 %m_5

]]></Node>
<StgValue><ssdm name="zext_ln951"/></StgValue>
</operation>

<operation id="203" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="60" op_0_bw="1">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:114 %zext_ln961_1 = zext i1 %select_ln954

]]></Node>
<StgValue><ssdm name="zext_ln961_1"/></StgValue>
</operation>

<operation id="204" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:115 %m_6 = add i60 %zext_ln961_1, i60 %zext_ln951

]]></Node>
<StgValue><ssdm name="m_6"/></StgValue>
</operation>

<operation id="205" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="59" op_0_bw="59" op_1_bw="60" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:116 %m_s = partselect i59 @_ssdm_op_PartSelect.i59.i60.i32.i32, i60 %m_6, i32, i32

]]></Node>
<StgValue><ssdm name="m_s"/></StgValue>
</operation>

<operation id="206" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="59">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:117 %zext_ln951_1 = zext i59 %m_s

]]></Node>
<StgValue><ssdm name="zext_ln951_1"/></StgValue>
</operation>

<operation id="207" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="1" op_1_bw="60" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:118 %p_Result_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i60.i32, i60 %m_6, i32

]]></Node>
<StgValue><ssdm name="p_Result_14"/></StgValue>
</operation>

<operation id="208" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:119 %select_ln943_1 = select i1 %p_Result_14, i8, i8

]]></Node>
<StgValue><ssdm name="select_ln943_1"/></StgValue>
</operation>

<operation id="209" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:121 %sub_ln964_1 = sub i8, i8 %trunc_ln943_1

]]></Node>
<StgValue><ssdm name="sub_ln964_1"/></StgValue>
</operation>

<operation id="210" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:122 %add_ln964_1 = add i8 %sub_ln964_1, i8 %select_ln943_1

]]></Node>
<StgValue><ssdm name="add_ln964_1"/></StgValue>
</operation>

<operation id="211" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:123 %tmp_6_i = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_18, i8 %add_ln964_1

]]></Node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>

<operation id="212" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:124 %p_Result_20 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln951_1, i9 %tmp_6_i, i32, i32

]]></Node>
<StgValue><ssdm name="p_Result_20"/></StgValue>
</operation>

<operation id="213" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:125 %trunc_ln743_1 = trunc i64 %p_Result_20

]]></Node>
<StgValue><ssdm name="trunc_ln743_1"/></StgValue>
</operation>

<operation id="214" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:126 %bitcast_ln744_1 = bitcast i32 %trunc_ln743_1

]]></Node>
<StgValue><ssdm name="bitcast_ln744_1"/></StgValue>
</operation>

<operation id="215" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:127 %S12sq_h = select i1 %icmp_ln935_1, i32, i32 %bitcast_ln744_1

]]></Node>
<StgValue><ssdm name="S12sq_h"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="216" st_id="9" stage="12" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:128 %tmp_4_i = fsqrt i32 @llvm.sqrt.f32, i32 %S12sq_h

]]></Node>
<StgValue><ssdm name="tmp_4_i"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="217" st_id="10" stage="11" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:128 %tmp_4_i = fsqrt i32 @llvm.sqrt.f32, i32 %S12sq_h

]]></Node>
<StgValue><ssdm name="tmp_4_i"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="218" st_id="11" stage="10" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:128 %tmp_4_i = fsqrt i32 @llvm.sqrt.f32, i32 %S12sq_h

]]></Node>
<StgValue><ssdm name="tmp_4_i"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="219" st_id="12" stage="9" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:128 %tmp_4_i = fsqrt i32 @llvm.sqrt.f32, i32 %S12sq_h

]]></Node>
<StgValue><ssdm name="tmp_4_i"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="220" st_id="13" stage="8" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:128 %tmp_4_i = fsqrt i32 @llvm.sqrt.f32, i32 %S12sq_h

]]></Node>
<StgValue><ssdm name="tmp_4_i"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="221" st_id="14" stage="7" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:128 %tmp_4_i = fsqrt i32 @llvm.sqrt.f32, i32 %S12sq_h

]]></Node>
<StgValue><ssdm name="tmp_4_i"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="222" st_id="15" stage="6" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:128 %tmp_4_i = fsqrt i32 @llvm.sqrt.f32, i32 %S12sq_h

]]></Node>
<StgValue><ssdm name="tmp_4_i"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="223" st_id="16" stage="5" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:128 %tmp_4_i = fsqrt i32 @llvm.sqrt.f32, i32 %S12sq_h

]]></Node>
<StgValue><ssdm name="tmp_4_i"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="224" st_id="17" stage="4" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:128 %tmp_4_i = fsqrt i32 @llvm.sqrt.f32, i32 %S12sq_h

]]></Node>
<StgValue><ssdm name="tmp_4_i"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="225" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="p_Result_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:26 %sub_ln939 = sub i28, i28 %p_Val2_s

]]></Node>
<StgValue><ssdm name="sub_ln939"/></StgValue>
</operation>

<operation id="226" st_id="18" stage="3" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:128 %tmp_4_i = fsqrt i32 @llvm.sqrt.f32, i32 %S12sq_h

]]></Node>
<StgValue><ssdm name="tmp_4_i"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="227" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="28" op_1_bw="28">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:24 %icmp_ln935 = icmp_eq  i28 %p_Val2_s, i28

]]></Node>
<StgValue><ssdm name="icmp_ln935"/></StgValue>
</operation>

<operation id="228" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="28" op_0_bw="1" op_1_bw="28" op_2_bw="28">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:27 %m_8 = select i1 %p_Result_16, i28 %sub_ln939, i28 %p_Val2_s

]]></Node>
<StgValue><ssdm name="m_8"/></StgValue>
</operation>

<operation id="229" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="28" op_0_bw="28" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:28 %p_Result_s = partselect i28 @llvm.part.select.i28, i28 %m_8, i32, i32

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="230" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="28">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:29 %p_Result_4 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i4.i28, i4, i28 %p_Result_s

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="231" st_id="19" stage="1" lat="1">
<core>CTTZ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:30 %l = cttz i32 @llvm.cttz.i32, i32 %p_Result_4, i1

]]></Node>
<StgValue><ssdm name="l"/></StgValue>
</operation>

<operation id="232" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:31 %sub_ln944 = sub i32, i32 %l

]]></Node>
<StgValue><ssdm name="sub_ln944"/></StgValue>
</operation>

<operation id="233" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="28" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:32 %trunc_ln944 = trunc i32 %sub_ln944

]]></Node>
<StgValue><ssdm name="trunc_ln944"/></StgValue>
</operation>

<operation id="234" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:33 %lsb_index = add i32, i32 %sub_ln944

]]></Node>
<StgValue><ssdm name="lsb_index"/></StgValue>
</operation>

<operation id="235" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:34 %tmp_6 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="236" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:35 %icmp_ln946 = icmp_sgt  i31 %tmp_6, i31

]]></Node>
<StgValue><ssdm name="icmp_ln946"/></StgValue>
</operation>

<operation id="237" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="5" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:36 %trunc_ln947 = trunc i32 %sub_ln944

]]></Node>
<StgValue><ssdm name="trunc_ln947"/></StgValue>
</operation>

<operation id="238" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:37 %sub_ln947 = sub i5, i5 %trunc_ln947

]]></Node>
<StgValue><ssdm name="sub_ln947"/></StgValue>
</operation>

<operation id="239" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="28" op_0_bw="5">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:38 %zext_ln947 = zext i5 %sub_ln947

]]></Node>
<StgValue><ssdm name="zext_ln947"/></StgValue>
</operation>

<operation id="240" st_id="19" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:39 %lshr_ln947 = lshr i28, i28 %zext_ln947

]]></Node>
<StgValue><ssdm name="lshr_ln947"/></StgValue>
</operation>

<operation id="241" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:40 %p_Result_5 = and i28 %m_8, i28 %lshr_ln947

]]></Node>
<StgValue><ssdm name="p_Result_5"/></StgValue>
</operation>

<operation id="242" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="28" op_1_bw="28">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:41 %icmp_ln947 = icmp_ne  i28 %p_Result_5, i28

]]></Node>
<StgValue><ssdm name="icmp_ln947"/></StgValue>
</operation>

<operation id="243" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:42 %tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index, i32

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="244" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:43 %xor_ln949 = xor i1 %tmp_7, i1

]]></Node>
<StgValue><ssdm name="xor_ln949"/></StgValue>
</operation>

<operation id="245" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:44 %and_ln946 = and i1 %icmp_ln946, i1 %icmp_ln947

]]></Node>
<StgValue><ssdm name="and_ln946"/></StgValue>
</operation>

<operation id="246" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:45 %add_ln949 = add i28, i28 %trunc_ln944

]]></Node>
<StgValue><ssdm name="add_ln949"/></StgValue>
</operation>

<operation id="247" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="28" op_2_bw="28">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:46 %p_Result_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i28, i28 %m_8, i28 %add_ln949

]]></Node>
<StgValue><ssdm name="p_Result_6"/></StgValue>
</operation>

<operation id="248" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:47 %a = or i1 %p_Result_6, i1 %and_ln946

]]></Node>
<StgValue><ssdm name="a"/></StgValue>
</operation>

<operation id="249" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:49 %icmp_ln958 = icmp_sgt  i32 %lsb_index, i32

]]></Node>
<StgValue><ssdm name="icmp_ln958"/></StgValue>
</operation>

<operation id="250" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:56 %tobool34_i_i704_i = and i1 %a, i1 %xor_ln949

]]></Node>
<StgValue><ssdm name="tobool34_i_i704_i"/></StgValue>
</operation>

<operation id="251" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:64 %trunc_ln943 = trunc i32 %l

]]></Node>
<StgValue><ssdm name="trunc_ln943"/></StgValue>
</operation>

<operation id="252" st_id="19" stage="2" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:128 %tmp_4_i = fsqrt i32 @llvm.sqrt.f32, i32 %S12sq_h

]]></Node>
<StgValue><ssdm name="tmp_4_i"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="253" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="28">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:48 %zext_ln957 = zext i28 %m_8

]]></Node>
<StgValue><ssdm name="zext_ln957"/></StgValue>
</operation>

<operation id="254" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="icmp_ln958" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:50 %sub_ln959 = sub i32, i32 %sub_ln944

]]></Node>
<StgValue><ssdm name="sub_ln959"/></StgValue>
</operation>

<operation id="255" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="icmp_ln958" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:51 %zext_ln959 = zext i32 %sub_ln959

]]></Node>
<StgValue><ssdm name="zext_ln959"/></StgValue>
</operation>

<operation id="256" st_id="20" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="icmp_ln958" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:52 %shl_ln959 = shl i64 %zext_ln957, i64 %zext_ln959

]]></Node>
<StgValue><ssdm name="shl_ln959"/></StgValue>
</operation>

<operation id="257" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="icmp_ln958" val="1"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:53 %add_ln958 = add i32, i32 %sub_ln944

]]></Node>
<StgValue><ssdm name="add_ln958"/></StgValue>
</operation>

<operation id="258" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="icmp_ln958" val="1"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:54 %zext_ln958 = zext i32 %add_ln958

]]></Node>
<StgValue><ssdm name="zext_ln958"/></StgValue>
</operation>

<operation id="259" st_id="20" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="icmp_ln958" val="1"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:55 %lshr_ln958 = lshr i64 %zext_ln957, i64 %zext_ln958

]]></Node>
<StgValue><ssdm name="lshr_ln958"/></StgValue>
</operation>

<operation id="260" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:57 %m = select i1 %icmp_ln958, i64 %lshr_ln958, i64 %shl_ln959

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="261" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="1">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:58 %zext_ln961 = zext i1 %tobool34_i_i704_i

]]></Node>
<StgValue><ssdm name="zext_ln961"/></StgValue>
</operation>

<operation id="262" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:59 %m_2 = add i64 %zext_ln961, i64 %m

]]></Node>
<StgValue><ssdm name="m_2"/></StgValue>
</operation>

<operation id="263" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:60 %m_9 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_2, i32, i32

]]></Node>
<StgValue><ssdm name="m_9"/></StgValue>
</operation>

<operation id="264" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="63">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:61 %zext_ln962 = zext i63 %m_9

]]></Node>
<StgValue><ssdm name="zext_ln962"/></StgValue>
</operation>

<operation id="265" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:62 %p_Result_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_2, i32

]]></Node>
<StgValue><ssdm name="p_Result_7"/></StgValue>
</operation>

<operation id="266" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:63 %select_ln943 = select i1 %p_Result_7, i8, i8

]]></Node>
<StgValue><ssdm name="select_ln943"/></StgValue>
</operation>

<operation id="267" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:65 %sub_ln964 = sub i8, i8 %trunc_ln943

]]></Node>
<StgValue><ssdm name="sub_ln964"/></StgValue>
</operation>

<operation id="268" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:66 %add_ln964 = add i8 %sub_ln964, i8 %select_ln943

]]></Node>
<StgValue><ssdm name="add_ln964"/></StgValue>
</operation>

<operation id="269" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:67 %tmp_5_i = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_16, i8 %add_ln964

]]></Node>
<StgValue><ssdm name="tmp_5_i"/></StgValue>
</operation>

<operation id="270" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:68 %p_Result_17 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln962, i9 %tmp_5_i, i32, i32

]]></Node>
<StgValue><ssdm name="p_Result_17"/></StgValue>
</operation>

<operation id="271" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:69 %trunc_ln743 = trunc i64 %p_Result_17

]]></Node>
<StgValue><ssdm name="trunc_ln743"/></StgValue>
</operation>

<operation id="272" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:70 %bitcast_ln744 = bitcast i32 %trunc_ln743

]]></Node>
<StgValue><ssdm name="bitcast_ln744"/></StgValue>
</operation>

<operation id="273" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:71 %S1122_h = select i1 %icmp_ln935, i32, i32 %bitcast_ln744

]]></Node>
<StgValue><ssdm name="S1122_h"/></StgValue>
</operation>

<operation id="274" st_id="20" stage="1" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:128 %tmp_4_i = fsqrt i32 @llvm.sqrt.f32, i32 %S12sq_h

]]></Node>
<StgValue><ssdm name="tmp_4_i"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="275" st_id="21" stage="6" lat="6">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:129 %eig_comp = fsub i32 %S1122_h, i32 %tmp_4_i

]]></Node>
<StgValue><ssdm name="eig_comp"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="276" st_id="22" stage="5" lat="6">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:129 %eig_comp = fsub i32 %S1122_h, i32 %tmp_4_i

]]></Node>
<StgValue><ssdm name="eig_comp"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="277" st_id="23" stage="4" lat="6">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:129 %eig_comp = fsub i32 %S1122_h, i32 %tmp_4_i

]]></Node>
<StgValue><ssdm name="eig_comp"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="278" st_id="24" stage="3" lat="6">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:129 %eig_comp = fsub i32 %S1122_h, i32 %tmp_4_i

]]></Node>
<StgValue><ssdm name="eig_comp"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="279" st_id="25" stage="2" lat="6">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:129 %eig_comp = fsub i32 %S1122_h, i32 %tmp_4_i

]]></Node>
<StgValue><ssdm name="eig_comp"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="280" st_id="26" stage="1" lat="6">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:129 %eig_comp = fsub i32 %S1122_h, i32 %tmp_4_i

]]></Node>
<StgValue><ssdm name="eig_comp"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="281" st_id="27" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:130 %eig_comp2 = fmul i32 %eig_comp, i32

]]></Node>
<StgValue><ssdm name="eig_comp2"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="282" st_id="28" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:130 %eig_comp2 = fmul i32 %eig_comp, i32

]]></Node>
<StgValue><ssdm name="eig_comp2"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="283" st_id="29" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:130 %eig_comp2 = fmul i32 %eig_comp, i32

]]></Node>
<StgValue><ssdm name="eig_comp2"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="284" st_id="30" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:130 %eig_comp2 = fmul i32 %eig_comp, i32

]]></Node>
<StgValue><ssdm name="eig_comp2"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="285" st_id="31" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:137 %tmp_2 = fcmp_olt  i32 %eig_comp2, i32

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="286" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:131 %bitcast_ln219 = bitcast i32 %eig_comp2

]]></Node>
<StgValue><ssdm name="bitcast_ln219"/></StgValue>
</operation>

<operation id="287" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:132 %tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln219, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="288" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="23" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:133 %trunc_ln219 = trunc i32 %bitcast_ln219

]]></Node>
<StgValue><ssdm name="trunc_ln219"/></StgValue>
</operation>

<operation id="289" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:134 %icmp_ln219 = icmp_ne  i8 %tmp_1, i8

]]></Node>
<StgValue><ssdm name="icmp_ln219"/></StgValue>
</operation>

<operation id="290" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:135 %icmp_ln219_1 = icmp_eq  i23 %trunc_ln219, i23

]]></Node>
<StgValue><ssdm name="icmp_ln219_1"/></StgValue>
</operation>

<operation id="291" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:136 %or_ln219 = or i1 %icmp_ln219_1, i1 %icmp_ln219

]]></Node>
<StgValue><ssdm name="or_ln219"/></StgValue>
</operation>

<operation id="292" st_id="32" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:137 %tmp_2 = fcmp_olt  i32 %eig_comp2, i32

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="293" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:138 %and_ln219 = and i1 %or_ln219, i1 %tmp_2

]]></Node>
<StgValue><ssdm name="and_ln219"/></StgValue>
</operation>

<operation id="294" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:139 %xor_ln219 = xor i32 %bitcast_ln219, i32

]]></Node>
<StgValue><ssdm name="xor_ln219"/></StgValue>
</operation>

<operation id="295" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:140 %bitcast_ln219_1 = bitcast i32 %xor_ln219

]]></Node>
<StgValue><ssdm name="bitcast_ln219_1"/></StgValue>
</operation>

<operation id="296" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:141 %eig_comp3 = select i1 %and_ln219, i32 %bitcast_ln219_1, i32 %eig_comp2

]]></Node>
<StgValue><ssdm name="eig_comp3"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="297" st_id="33" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="64" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:143 %conv_i = fpext i32 %eig_comp3

]]></Node>
<StgValue><ssdm name="conv_i"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="298" st_id="34" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="64" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:143 %conv_i = fpext i32 %eig_comp3

]]></Node>
<StgValue><ssdm name="conv_i"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="299" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="54" op_0_bw="27">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:10 %sext_ln1116_1 = sext i27 %sigmaIx23_read

]]></Node>
<StgValue><ssdm name="sext_ln1116_1"/></StgValue>
</operation>

<operation id="300" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="54" op_0_bw="27">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:11 %sext_ln1118 = sext i27 %sigmaIy24_read

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="301" st_id="35" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:12 %mul_ln1118_1 = mul i54 %sext_ln1116_1, i54 %sext_ln1118

]]></Node>
<StgValue><ssdm name="mul_ln1118_1"/></StgValue>
</operation>

<operation id="302" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:13 %sub_ln1148 = sub i54 %mul_ln1118_1, i54 %mul_ln1118

]]></Node>
<StgValue><ssdm name="sub_ln1148"/></StgValue>
</operation>

<operation id="303" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:142 %icmp_ln1498 = icmp_eq  i54 %mul_ln1118_1, i54 %mul_ln1118

]]></Node>
<StgValue><ssdm name="icmp_ln1498"/></StgValue>
</operation>

<operation id="304" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="64" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:144 %bitcast_ln223 = bitcast i64 %conv_i

]]></Node>
<StgValue><ssdm name="bitcast_ln223"/></StgValue>
</operation>

<operation id="305" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:145 %tmp_3 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln223, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="306" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="52" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:146 %trunc_ln223 = trunc i64 %bitcast_ln223

]]></Node>
<StgValue><ssdm name="trunc_ln223"/></StgValue>
</operation>

<operation id="307" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:147 %icmp_ln223 = icmp_ne  i11 %tmp_3, i11

]]></Node>
<StgValue><ssdm name="icmp_ln223"/></StgValue>
</operation>

<operation id="308" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:148 %icmp_ln223_1 = icmp_eq  i52 %trunc_ln223, i52

]]></Node>
<StgValue><ssdm name="icmp_ln223_1"/></StgValue>
</operation>

<operation id="309" st_id="35" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:150 %tmp_4 = fcmp_olt  i64 %conv_i, i64

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="310" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:0 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_25

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="311" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:1 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="312" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="313" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:149 %or_ln223_1 = or i1 %icmp_ln223_1, i1 %icmp_ln223

]]></Node>
<StgValue><ssdm name="or_ln223_1"/></StgValue>
</operation>

<operation id="314" st_id="36" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:150 %tmp_4 = fcmp_olt  i64 %conv_i, i64

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="315" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:151 %and_ln223 = and i1 %or_ln223_1, i1 %tmp_4

]]></Node>
<StgValue><ssdm name="and_ln223"/></StgValue>
</operation>

<operation id="316" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:152 %or_ln223 = or i1 %icmp_ln1498, i1 %and_ln223

]]></Node>
<StgValue><ssdm name="or_ln223"/></StgValue>
</operation>

<operation id="317" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv:153 %br_ln223 = br i1 %or_ln223, void %_ZNK13ap_fixed_baseILi40ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi55ELi51ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i, void %_ZN8ap_fixedILi16ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi102ELi54ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit270.i

]]></Node>
<StgValue><ssdm name="br_ln223"/></StgValue>
</operation>

<operation id="318" st_id="36" stage="49" lat="49">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="or_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="40" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi55ELi51ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:0 %sdiv_ln1148 = sdiv i54, i54 %sub_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="319" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="or_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi55ELi51ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:2 %shl_ln2 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i27.i14, i27 %sigmaIy24_read, i14

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="320" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="or_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="72" op_0_bw="41">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi55ELi51ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:3 %sext_ln1118_1 = sext i41 %shl_ln2

]]></Node>
<StgValue><ssdm name="sext_ln1118_1"/></StgValue>
</operation>

<operation id="321" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="or_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="72" op_0_bw="34">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi55ELi51ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:4 %sext_ln1118_2 = sext i34 %sigmaIxIt5_read

]]></Node>
<StgValue><ssdm name="sext_ln1118_2"/></StgValue>
</operation>

<operation id="322" st_id="36" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="or_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="72" op_0_bw="72" op_1_bw="72">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi55ELi51ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:5 %mul_ln1118_3 = mul i72 %sext_ln1118_1, i72 %sext_ln1118_2

]]></Node>
<StgValue><ssdm name="mul_ln1118_3"/></StgValue>
</operation>

<operation id="323" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="or_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi55ELi51ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:6 %shl_ln728_3 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i27.i14, i27 %sigmaIxIy7_read, i14

]]></Node>
<StgValue><ssdm name="shl_ln728_3"/></StgValue>
</operation>

<operation id="324" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="or_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="72" op_0_bw="41">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi55ELi51ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:7 %sext_ln1118_3 = sext i41 %shl_ln728_3

]]></Node>
<StgValue><ssdm name="sext_ln1118_3"/></StgValue>
</operation>

<operation id="325" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="or_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="72" op_0_bw="34">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi55ELi51ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:8 %sext_ln1118_4 = sext i34 %sigmaIyIt6_read

]]></Node>
<StgValue><ssdm name="sext_ln1118_4"/></StgValue>
</operation>

<operation id="326" st_id="36" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="or_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="72" op_0_bw="72" op_1_bw="72">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi55ELi51ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:9 %mul_ln1118_4 = mul i72 %sext_ln1118_3, i72 %sext_ln1118_4

]]></Node>
<StgValue><ssdm name="mul_ln1118_4"/></StgValue>
</operation>

<operation id="327" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="or_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="72" op_0_bw="72" op_1_bw="72">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi55ELi51ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:10 %sub_ln1193 = sub i72 %mul_ln1118_3, i72 %mul_ln1118_4

]]></Node>
<StgValue><ssdm name="sub_ln1193"/></StgValue>
</operation>

<operation id="328" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="or_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="41" op_0_bw="41" op_1_bw="27" op_2_bw="14">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi55ELi51ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:13 %shl_ln728_4 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i27.i14, i27 %sigmaIx23_read, i14

]]></Node>
<StgValue><ssdm name="shl_ln728_4"/></StgValue>
</operation>

<operation id="329" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="or_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="72" op_0_bw="41">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi55ELi51ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:14 %sext_ln1118_6 = sext i41 %shl_ln728_4

]]></Node>
<StgValue><ssdm name="sext_ln1118_6"/></StgValue>
</operation>

<operation id="330" st_id="36" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="or_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="72" op_0_bw="72" op_1_bw="72">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi55ELi51ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:15 %mul_ln1118_6 = mul i72 %sext_ln1118_6, i72 %sext_ln1118_4

]]></Node>
<StgValue><ssdm name="mul_ln1118_6"/></StgValue>
</operation>

<operation id="331" st_id="36" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="or_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="72" op_0_bw="72" op_1_bw="72">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi55ELi51ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:16 %mul_ln1118_7 = mul i72 %sext_ln1118_3, i72 %sext_ln1118_2

]]></Node>
<StgValue><ssdm name="mul_ln1118_7"/></StgValue>
</operation>

<operation id="332" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="or_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="72" op_0_bw="72" op_1_bw="72">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi55ELi51ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:17 %sub_ln1193_1 = sub i72 %mul_ln1118_6, i72 %mul_ln1118_7

]]></Node>
<StgValue><ssdm name="sub_ln1193_1"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="333" st_id="37" stage="48" lat="49">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="or_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="40" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi55ELi51ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:0 %sdiv_ln1148 = sdiv i54, i54 %sub_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="334" st_id="38" stage="47" lat="49">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="or_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="40" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi55ELi51ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:0 %sdiv_ln1148 = sdiv i54, i54 %sub_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="335" st_id="39" stage="46" lat="49">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="or_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="40" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi55ELi51ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:0 %sdiv_ln1148 = sdiv i54, i54 %sub_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="336" st_id="40" stage="45" lat="49">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="or_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="40" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi55ELi51ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:0 %sdiv_ln1148 = sdiv i54, i54 %sub_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="337" st_id="41" stage="44" lat="49">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="or_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="40" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi55ELi51ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:0 %sdiv_ln1148 = sdiv i54, i54 %sub_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="338" st_id="42" stage="43" lat="49">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="or_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="40" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi55ELi51ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:0 %sdiv_ln1148 = sdiv i54, i54 %sub_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="339" st_id="43" stage="42" lat="49">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="or_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="40" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi55ELi51ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:0 %sdiv_ln1148 = sdiv i54, i54 %sub_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="340" st_id="44" stage="41" lat="49">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="or_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="40" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi55ELi51ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:0 %sdiv_ln1148 = sdiv i54, i54 %sub_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="341" st_id="45" stage="40" lat="49">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="or_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="40" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi55ELi51ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:0 %sdiv_ln1148 = sdiv i54, i54 %sub_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="342" st_id="46" stage="39" lat="49">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="or_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="40" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi55ELi51ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:0 %sdiv_ln1148 = sdiv i54, i54 %sub_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="343" st_id="47" stage="38" lat="49">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="or_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="40" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi55ELi51ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:0 %sdiv_ln1148 = sdiv i54, i54 %sub_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="344" st_id="48" stage="37" lat="49">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="or_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="40" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi55ELi51ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:0 %sdiv_ln1148 = sdiv i54, i54 %sub_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="345" st_id="49" stage="36" lat="49">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="or_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="40" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi55ELi51ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:0 %sdiv_ln1148 = sdiv i54, i54 %sub_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="346" st_id="50" stage="35" lat="49">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="or_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="40" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi55ELi51ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:0 %sdiv_ln1148 = sdiv i54, i54 %sub_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="347" st_id="51" stage="34" lat="49">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="or_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="40" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi55ELi51ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:0 %sdiv_ln1148 = sdiv i54, i54 %sub_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="348" st_id="52" stage="33" lat="49">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="or_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="40" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi55ELi51ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:0 %sdiv_ln1148 = sdiv i54, i54 %sub_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="349" st_id="53" stage="32" lat="49">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="or_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="40" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi55ELi51ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:0 %sdiv_ln1148 = sdiv i54, i54 %sub_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="350" st_id="54" stage="31" lat="49">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="or_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="40" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi55ELi51ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:0 %sdiv_ln1148 = sdiv i54, i54 %sub_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="351" st_id="55" stage="30" lat="49">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="or_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="40" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi55ELi51ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:0 %sdiv_ln1148 = sdiv i54, i54 %sub_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="352" st_id="56" stage="29" lat="49">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="or_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="40" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi55ELi51ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:0 %sdiv_ln1148 = sdiv i54, i54 %sub_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="353" st_id="57" stage="28" lat="49">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="or_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="40" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi55ELi51ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:0 %sdiv_ln1148 = sdiv i54, i54 %sub_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="354" st_id="58" stage="27" lat="49">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="or_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="40" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi55ELi51ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:0 %sdiv_ln1148 = sdiv i54, i54 %sub_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="355" st_id="59" stage="26" lat="49">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="or_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="40" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi55ELi51ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:0 %sdiv_ln1148 = sdiv i54, i54 %sub_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="356" st_id="60" stage="25" lat="49">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="or_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="40" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi55ELi51ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:0 %sdiv_ln1148 = sdiv i54, i54 %sub_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="357" st_id="61" stage="24" lat="49">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="or_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="40" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi55ELi51ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:0 %sdiv_ln1148 = sdiv i54, i54 %sub_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="358" st_id="62" stage="23" lat="49">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="or_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="40" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi55ELi51ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:0 %sdiv_ln1148 = sdiv i54, i54 %sub_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="359" st_id="63" stage="22" lat="49">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="or_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="40" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi55ELi51ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:0 %sdiv_ln1148 = sdiv i54, i54 %sub_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="360" st_id="64" stage="21" lat="49">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="or_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="40" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi55ELi51ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:0 %sdiv_ln1148 = sdiv i54, i54 %sub_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="361" st_id="65" stage="20" lat="49">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="or_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="40" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi55ELi51ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:0 %sdiv_ln1148 = sdiv i54, i54 %sub_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="362" st_id="66" stage="19" lat="49">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="or_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="40" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi55ELi51ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:0 %sdiv_ln1148 = sdiv i54, i54 %sub_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="363" st_id="67" stage="18" lat="49">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="or_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="40" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi55ELi51ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:0 %sdiv_ln1148 = sdiv i54, i54 %sub_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="364" st_id="68" stage="17" lat="49">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="or_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="40" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi55ELi51ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:0 %sdiv_ln1148 = sdiv i54, i54 %sub_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="365" st_id="69" stage="16" lat="49">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="or_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="40" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi55ELi51ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:0 %sdiv_ln1148 = sdiv i54, i54 %sub_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="366" st_id="70" stage="15" lat="49">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="or_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="40" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi55ELi51ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:0 %sdiv_ln1148 = sdiv i54, i54 %sub_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="367" st_id="71" stage="14" lat="49">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="or_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="40" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi55ELi51ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:0 %sdiv_ln1148 = sdiv i54, i54 %sub_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="368" st_id="72" stage="13" lat="49">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="or_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="40" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi55ELi51ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:0 %sdiv_ln1148 = sdiv i54, i54 %sub_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="369" st_id="73" stage="12" lat="49">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="or_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="40" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi55ELi51ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:0 %sdiv_ln1148 = sdiv i54, i54 %sub_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="370" st_id="74" stage="11" lat="49">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="or_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="40" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi55ELi51ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:0 %sdiv_ln1148 = sdiv i54, i54 %sub_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="371" st_id="75" stage="10" lat="49">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="or_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="40" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi55ELi51ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:0 %sdiv_ln1148 = sdiv i54, i54 %sub_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="372" st_id="76" stage="9" lat="49">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="or_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="40" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi55ELi51ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:0 %sdiv_ln1148 = sdiv i54, i54 %sub_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="373" st_id="77" stage="8" lat="49">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="or_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="40" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi55ELi51ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:0 %sdiv_ln1148 = sdiv i54, i54 %sub_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="374" st_id="78" stage="7" lat="49">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="or_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="40" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi55ELi51ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:0 %sdiv_ln1148 = sdiv i54, i54 %sub_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="375" st_id="79" stage="6" lat="49">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="or_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="40" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi55ELi51ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:0 %sdiv_ln1148 = sdiv i54, i54 %sub_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="376" st_id="80" stage="5" lat="49">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="or_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="40" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi55ELi51ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:0 %sdiv_ln1148 = sdiv i54, i54 %sub_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="377" st_id="81" stage="4" lat="49">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="or_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="40" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi55ELi51ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:0 %sdiv_ln1148 = sdiv i54, i54 %sub_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="378" st_id="82" stage="3" lat="49">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="or_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="40" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi55ELi51ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:0 %sdiv_ln1148 = sdiv i54, i54 %sub_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="379" st_id="83" stage="2" lat="49">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="or_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="40" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi55ELi51ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:0 %sdiv_ln1148 = sdiv i54, i54 %sub_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="380" st_id="84" stage="1" lat="49">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="or_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="40" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi55ELi51ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:0 %sdiv_ln1148 = sdiv i54, i54 %sub_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="381" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="or_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="40" op_0_bw="40">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi55ELi51ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:1 %trunc_ln703 = trunc i40 %sdiv_ln1148

]]></Node>
<StgValue><ssdm name="trunc_ln703"/></StgValue>
</operation>

<operation id="382" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="or_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="72" op_0_bw="40">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi55ELi51ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:11 %sext_ln1118_5 = sext i40 %trunc_ln703

]]></Node>
<StgValue><ssdm name="sext_ln1118_5"/></StgValue>
</operation>

<operation id="383" st_id="85" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="or_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="72" op_0_bw="72" op_1_bw="72">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi55ELi51ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:12 %mul_ln1118_5 = mul i72 %sub_ln1193, i72 %sext_ln1118_5

]]></Node>
<StgValue><ssdm name="mul_ln1118_5"/></StgValue>
</operation>

<operation id="384" st_id="85" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="or_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="72" op_0_bw="72" op_1_bw="72">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi55ELi51ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:18 %mul_ln1118_8 = mul i72 %sub_ln1193_1, i72 %sext_ln1118_5

]]></Node>
<StgValue><ssdm name="mul_ln1118_8"/></StgValue>
</operation>

<operation id="385" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="or_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="16" op_0_bw="16" op_1_bw="72" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi55ELi51ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:19 %trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i72.i32.i32, i72 %mul_ln1118_5, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="386" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="or_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="16" op_0_bw="16" op_1_bw="72" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi55ELi51ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:20 %trunc_ln708_1 = partselect i16 @_ssdm_op_PartSelect.i16.i72.i32.i32, i72 %mul_ln1118_8, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln708_1"/></StgValue>
</operation>

<operation id="387" st_id="85" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi102ELi54ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit270.i:3 %strmFlowU_in113_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P, i16 %strmFlowU_in113

]]></Node>
<StgValue><ssdm name="strmFlowU_in113_read"/></StgValue>
</operation>

<operation id="388" st_id="85" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="init_flag_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i40.i:1 %strmFlowV_in114_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P, i16 %strmFlowV_in114

]]></Node>
<StgValue><ssdm name="strmFlowV_in114_read"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="389" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="or_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi55ELi51ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:21 %br_ln0 = br void %_ZN8ap_fixedILi16ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi102ELi54ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit270.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="390" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi102ELi54ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit270.i:0 %conv_i_i_i70119_i = phi i16 %trunc_ln708_1, void %_ZNK13ap_fixed_baseILi40ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi55ELi51ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i, i16, void %_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv

]]></Node>
<StgValue><ssdm name="conv_i_i_i70119_i"/></StgValue>
</operation>

<operation id="391" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi102ELi54ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit270.i:1 %conv_i_i_i80115_i = phi i16 %trunc_ln, void %_ZNK13ap_fixed_baseILi40ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi55ELi51ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i, i16, void %_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv

]]></Node>
<StgValue><ssdm name="conv_i_i_i80115_i"/></StgValue>
</operation>

<operation id="392" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi102ELi54ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit270.i:2 %tflagu = phi i1, void %_ZNK13ap_fixed_baseILi40ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi55ELi51ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i, i1, void %_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split.i_ifconv

]]></Node>
<StgValue><ssdm name="tflagu"/></StgValue>
</operation>

<operation id="393" st_id="86" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="init_flag_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i40.i:0 %add_ln703 = add i16 %strmFlowU_in113_read, i16 %conv_i_i_i80115_i

]]></Node>
<StgValue><ssdm name="add_ln703"/></StgValue>
</operation>

<operation id="394" st_id="86" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="init_flag_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i40.i:2 %add_ln703_1 = add i16 %strmFlowV_in114_read, i16 %conv_i_i_i70119_i

]]></Node>
<StgValue><ssdm name="add_ln703_1"/></StgValue>
</operation>

<operation id="395" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="init_flag_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i40.i:3 %br_ln248 = br void

]]></Node>
<StgValue><ssdm name="br_ln248"/></StgValue>
</operation>

<operation id="396" st_id="86" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="init_flag_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0 %p_07 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P, i16 %strmFlowV_in114

]]></Node>
<StgValue><ssdm name="p_07"/></StgValue>
</operation>

<operation id="397" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
<literal name="init_flag_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="398" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:0 %conv_i_i_i70120_i = phi i16 %conv_i_i_i70119_i, void, i16 %add_ln703_1, void %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i40.i

]]></Node>
<StgValue><ssdm name="conv_i_i_i70120_i"/></StgValue>
</operation>

<operation id="399" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:1 %conv_i_i_i80116_i = phi i16 %conv_i_i_i80115_i, void, i16 %add_ln703, void %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i40.i

]]></Node>
<StgValue><ssdm name="conv_i_i_i80116_i"/></StgValue>
</operation>

<operation id="400" st_id="86" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:2 %write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P, i1 %flagU19, i1 %tflagu

]]></Node>
<StgValue><ssdm name="write_ln167"/></StgValue>
</operation>

<operation id="401" st_id="86" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:3 %write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P, i1 %flagV20, i1 %tflagu

]]></Node>
<StgValue><ssdm name="write_ln167"/></StgValue>
</operation>

<operation id="402" st_id="86" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:4 %write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P, i16 %strmFlowU_fil9, i16 %conv_i_i_i80116_i

]]></Node>
<StgValue><ssdm name="write_ln167"/></StgValue>
</operation>

<operation id="403" st_id="86" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:5 %write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P, i16 %strmFlowV_fil10, i16 %conv_i_i_i70120_i

]]></Node>
<StgValue><ssdm name="write_ln167"/></StgValue>
</operation>

<operation id="404" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="0">
<![CDATA[
:6 %br_ln0 = br void %_ZN8ap_fixedILi59ELi55EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi54ELi50ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="405" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.loopexit.i:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
