# Three-Stage-Pipelined-RISC-V-Processor-Implementation
The project is aimed to implement RISC V processor using 3-stage pipelining and write appropriate testbench to check the working of the processor.
