# CombinationalAdder
Designed and Verified a simple Combinational Adder using SystemVerilog and UVM.
