
---------- Begin Simulation Statistics ----------
simSeconds                                   0.022825                       # Number of seconds simulated (Second)
simTicks                                  22824794000                       # Number of ticks simulated (Tick)
finalTick                                772053371000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    230.56                       # Real time elapsed on the host (Second)
hostTickRate                                 98995137                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    2338924                       # Number of bytes of host memory used (Byte)
simInsts                                    100100004                       # Number of instructions simulated (Count)
simOps                                      194903324                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   434151                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     845330                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                           333                       # Clock period in ticks (Tick)
system.cpu.numCycles                                0                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                                    nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                                    nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.commitStats0.numOps                      0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP              0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP                0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                       nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                       nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs                  0                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts                  0                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts                 0                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts                0                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts               0                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu.dcache.demandHits::switch_cpus_1.data     20548074                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          20548074                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::switch_cpus_1.data     20548074                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         20548074                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::switch_cpus_1.data       707387                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          707387                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::switch_cpus_1.data       707387                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         707387                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::switch_cpus_1.data  20596135373                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  20596135373                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::switch_cpus_1.data  20596135373                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  20596135373                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::switch_cpus_1.data     21255461                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      21255461                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::switch_cpus_1.data     21255461                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     21255461                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::switch_cpus_1.data     0.033280                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.033280                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::switch_cpus_1.data     0.033280                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.033280                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::switch_cpus_1.data 29115.795700                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 29115.795700                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::switch_cpus_1.data 29115.795700                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 29115.795700                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs       783766                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets           34                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs       107164                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            1                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs       7.313706                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets           34                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       402556                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            402556                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::switch_cpus_1.data       210686                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total        210686                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::switch_cpus_1.data       210686                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total       210686                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::switch_cpus_1.data       496701                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       496701                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::switch_cpus_1.data       496701                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       496701                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::switch_cpus_1.data  12837794873                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total  12837794873                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::switch_cpus_1.data  12837794873                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total  12837794873                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::switch_cpus_1.data     0.023368                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.023368                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::switch_cpus_1.data     0.023368                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.023368                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::switch_cpus_1.data 25846.122462                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 25846.122462                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::switch_cpus_1.data 25846.122462                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 25846.122462                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                 496701                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::switch_cpus_1.data     12818352                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        12818352                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::switch_cpus_1.data       514441                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        514441                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::switch_cpus_1.data  13185333500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total  13185333500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::switch_cpus_1.data     13332793                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     13332793                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::switch_cpus_1.data     0.038585                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.038585                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::switch_cpus_1.data 25630.409512                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 25630.409512                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::switch_cpus_1.data       210675                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total       210675                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::switch_cpus_1.data       303766                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       303766                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::switch_cpus_1.data   5620018000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   5620018000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::switch_cpus_1.data     0.022783                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.022783                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::switch_cpus_1.data 18501.142327                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 18501.142327                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::switch_cpus_1.data      7729722                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        7729722                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::switch_cpus_1.data       192946                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total       192946                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::switch_cpus_1.data   7410801873                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total   7410801873                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::switch_cpus_1.data      7922668                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      7922668                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::switch_cpus_1.data     0.024354                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.024354                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::switch_cpus_1.data 38408.683637                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 38408.683637                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::switch_cpus_1.data           11                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total           11                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::switch_cpus_1.data       192935                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total       192935                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::switch_cpus_1.data   7217776873                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total   7217776873                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::switch_cpus_1.data     0.024352                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.024352                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::switch_cpus_1.data 37410.406992                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 37410.406992                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 772053371000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                 1024                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             21885946                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             497725                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              43.971964                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::switch_cpus.data    28.686952                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.occupancies::switch_cpus_1.data   995.313048                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::switch_cpus.data     0.028015                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::switch_cpus_1.data     0.971985                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          378                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          645                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           43007623                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          43007623                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 772053371000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 772053371000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 772053371000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.cpu.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.cpu.executeStats0.numInsts                   0                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches                0                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts               0                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts              0                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate                 nan                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numFpRegWrites             0                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numMemRefs                 0                       # Number of memory refs (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetchStats0.numInsts                     0                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate                  nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.branchRate                 nan                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::switch_cpus_1.inst      7446212                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           7446212                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::switch_cpus_1.inst      7446212                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          7446212                       # number of overall hits (Count)
system.cpu.icache.demandMisses::switch_cpus_1.inst          146                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             146                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::switch_cpus_1.inst          146                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            146                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::switch_cpus_1.inst     10836500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     10836500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::switch_cpus_1.inst     10836500                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     10836500                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::switch_cpus_1.inst      7446358                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       7446358                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::switch_cpus_1.inst      7446358                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      7446358                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::switch_cpus_1.inst     0.000020                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000020                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::switch_cpus_1.inst     0.000020                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000020                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::switch_cpus_1.inst 74222.602740                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 74222.602740                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::switch_cpus_1.inst 74222.602740                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 74222.602740                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs           59                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            1                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs             59                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks           99                       # number of writebacks (Count)
system.cpu.icache.writebacks::total                99                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::switch_cpus_1.inst           37                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total            37                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::switch_cpus_1.inst           37                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total           37                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::switch_cpus_1.inst          109                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          109                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::switch_cpus_1.inst          109                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          109                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::switch_cpus_1.inst      8981500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total      8981500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::switch_cpus_1.inst      8981500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total      8981500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::switch_cpus_1.inst     0.000015                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000015                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::switch_cpus_1.inst     0.000015                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000015                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::switch_cpus_1.inst 82399.082569                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 82399.082569                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::switch_cpus_1.inst 82399.082569                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 82399.082569                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                     99                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::switch_cpus_1.inst      7446212                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         7446212                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::switch_cpus_1.inst          146                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           146                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::switch_cpus_1.inst     10836500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     10836500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::switch_cpus_1.inst      7446358                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      7446358                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::switch_cpus_1.inst     0.000020                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000020                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::switch_cpus_1.inst 74222.602740                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 74222.602740                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::switch_cpus_1.inst           37                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total           37                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::switch_cpus_1.inst          109                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          109                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::switch_cpus_1.inst      8981500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total      8981500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::switch_cpus_1.inst     0.000015                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000015                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::switch_cpus_1.inst 82399.082569                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 82399.082569                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 772053371000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           502.361824                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             15999555                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                606                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           26401.905941                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   130.121220                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.occupancies::switch_cpus.inst   317.361338                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.occupancies::switch_cpus_1.inst    54.879266                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.254143                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::switch_cpus.inst     0.619846                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::switch_cpus_1.inst     0.107186                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.981175                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          507                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::3           73                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          434                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.990234                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           14892825                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          14892825                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 772053371000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 772053371000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 772053371000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.dtb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                       0                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 772053371000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                       0                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 772053371000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::OFF 771941322500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                          0                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     0                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::switch_cpus_1.inst            1                       # number of demand (read+write) hits (Count)
system.l2.demandHits::switch_cpus_1.data       399790                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                    399791                       # number of demand (read+write) hits (Count)
system.l2.overallHits::switch_cpus_1.inst            1                       # number of overall hits (Count)
system.l2.overallHits::switch_cpus_1.data       399790                       # number of overall hits (Count)
system.l2.overallHits::total                   399791                       # number of overall hits (Count)
system.l2.demandMisses::switch_cpus_1.inst          108                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::switch_cpus_1.data        96911                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                   97019                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::switch_cpus_1.inst          108                       # number of overall misses (Count)
system.l2.overallMisses::switch_cpus_1.data        96911                       # number of overall misses (Count)
system.l2.overallMisses::total                  97019                       # number of overall misses (Count)
system.l2.demandMissLatency::switch_cpus_1.inst      8802000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::switch_cpus_1.data   7801822000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total         7810624000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::switch_cpus_1.inst      8802000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::switch_cpus_1.data   7801822000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total        7810624000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::switch_cpus_1.inst          109                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::switch_cpus_1.data       496701                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                496810                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::switch_cpus_1.inst          109                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::switch_cpus_1.data       496701                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total               496810                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::switch_cpus_1.inst     0.990826                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::switch_cpus_1.data     0.195109                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.195284                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::switch_cpus_1.inst     0.990826                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::switch_cpus_1.data     0.195109                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.195284                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::switch_cpus_1.inst        81500                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::switch_cpus_1.data 80505.020070                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    80506.127666                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::switch_cpus_1.inst        81500                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::switch_cpus_1.data 80505.020070                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   80506.127666                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                55049                       # number of writebacks (Count)
system.l2.writebacks::total                     55049                       # number of writebacks (Count)
system.l2.demandMshrHits::switch_cpus_1.data            1                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::total                     1                       # number of demand (read+write) MSHR hits (Count)
system.l2.overallMshrHits::switch_cpus_1.data            1                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::total                    1                       # number of overall MSHR hits (Count)
system.l2.demandMshrMisses::switch_cpus_1.inst          108                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::switch_cpus_1.data        96910                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total               97018                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::l2.prefetcher          333                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::switch_cpus_1.inst          108                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::switch_cpus_1.data        96910                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total              97351                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::switch_cpus_1.inst      7693491                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::switch_cpus_1.data   6808114477                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total     6815807968                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::l2.prefetcher     21849646                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::switch_cpus_1.inst      7693491                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::switch_cpus_1.data   6808114477                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total    6837657614                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::switch_cpus_1.inst     0.990826                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::switch_cpus_1.data     0.195107                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.195282                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::l2.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::switch_cpus_1.inst     0.990826                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::switch_cpus_1.data     0.195107                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.195952                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::switch_cpus_1.inst 71236.027778                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::switch_cpus_1.data 70251.929388                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 70253.024882                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::l2.prefetcher 65614.552553                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::switch_cpus_1.inst 71236.027778                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::switch_cpus_1.data 70251.929388                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 70237.158468                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                          97449                       # number of replacements (Count)
system.l2.HardPFReq.mshrMisses::l2.prefetcher          333                       # number of HardPFReq MSHR misses (Count)
system.l2.HardPFReq.mshrMisses::total             333                       # number of HardPFReq MSHR misses (Count)
system.l2.HardPFReq.mshrMissLatency::l2.prefetcher     21849646                       # number of HardPFReq MSHR miss ticks (Tick)
system.l2.HardPFReq.mshrMissLatency::total     21849646                       # number of HardPFReq MSHR miss ticks (Tick)
system.l2.HardPFReq.mshrMissRate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.l2.HardPFReq.mshrMissRate::total           inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.l2.HardPFReq.avgMshrMissLatency::l2.prefetcher 65614.552553                       # average HardPFReq mshr miss latency ((Tick/Count))
system.l2.HardPFReq.avgMshrMissLatency::total 65614.552553                       # average HardPFReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.hits::switch_cpus_1.inst            1                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                  1                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::switch_cpus_1.inst          108                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              108                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::switch_cpus_1.inst      8802000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total      8802000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::switch_cpus_1.inst          109                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total            109                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::switch_cpus_1.inst     0.990826                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.990826                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::switch_cpus_1.inst        81500                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total        81500                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::switch_cpus_1.inst          108                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          108                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::switch_cpus_1.inst      7693491                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total      7693491                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::switch_cpus_1.inst     0.990826                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.990826                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::switch_cpus_1.inst 71236.027778                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 71236.027778                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::switch_cpus_1.data       123748                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                123748                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::switch_cpus_1.data        69188                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total               69188                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::switch_cpus_1.data   5604902500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total     5604902500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::switch_cpus_1.data       192936                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total            192936                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::switch_cpus_1.data     0.358606                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.358606                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::switch_cpus_1.data 81009.748800                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 81009.748800                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::switch_cpus_1.data        69188                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total           69188                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::switch_cpus_1.data   4895294598                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total   4895294598                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::switch_cpus_1.data     0.358606                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.358606                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::switch_cpus_1.data 70753.520813                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 70753.520813                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::switch_cpus_1.data       276042                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total            276042                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::switch_cpus_1.data        27723                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total           27723                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::switch_cpus_1.data   2196919500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total   2196919500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::switch_cpus_1.data       303765                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total        303765                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::switch_cpus_1.data     0.091265                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.091265                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::switch_cpus_1.data 79245.373877                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 79245.373877                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrHits::switch_cpus_1.data            1                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::total             1                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrMisses::switch_cpus_1.data        27722                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total        27722                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::switch_cpus_1.data   1912819879                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total   1912819879                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::switch_cpus_1.data     0.091261                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.091261                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::switch_cpus_1.data 69000.067780                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 69000.067780                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks           99                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total               99                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks           99                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total           99                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks       402556                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total           402556                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks       402556                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total       402556                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 772053371000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.prefetcher.demandMshrMisses           97018                       # demands not covered by prefetchs (Count)
system.l2.prefetcher.pfIssued                     853                       # number of hwpf issued (Count)
system.l2.prefetcher.pfUnused                     568                       # number of HardPF blocks evicted w/o reference (Count)
system.l2.prefetcher.pfUseful                     309                       # number of useful prefetch (Count)
system.l2.prefetcher.pfUsefulButMiss                0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.l2.prefetcher.accuracy                0.362251                       # accuracy of the prefetcher (Count)
system.l2.prefetcher.coverage                0.003175                       # coverage brought by this prefetcher (Count)
system.l2.prefetcher.pfHitInCache                 428                       # number of prefetches hitting in cache (Count)
system.l2.prefetcher.pfHitInMSHR                   92                       # number of prefetches hitting in a MSHR (Count)
system.l2.prefetcher.pfHitInWB                      0                       # number of prefetches hit in the Write Buffer (Count)
system.l2.prefetcher.pfLate                       520                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.l2.prefetcher.pfIdentified                 853                       # number of prefetch candidates identified (Count)
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue (Count)
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.l2.prefetcher.pfRemovedDemand                0                       # number of prefetches dropped due to a demand for the same address (Count)
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size (Count)
system.l2.prefetcher.pfSpanPage                   113                       # number of prefetches that crossed the page (Count)
system.l2.prefetcher.pfUsefulSpanPage              18                       # number of prefetches that is useful and crossed the page (Count)
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 772053371000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                        32768                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                      1057869                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                     130217                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       8.123893                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks      41.832279                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::l2.prefetcher   200.683824                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::switch_cpus.inst    17.284991                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::switch_cpus.data  7184.744543                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::switch_cpus_1.inst    31.593818                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::switch_cpus_1.data 25291.860545                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.001277                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::l2.prefetcher        0.006124                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::switch_cpus.inst     0.000527                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::switch_cpus.data     0.219261                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::switch_cpus_1.inst     0.000964                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::switch_cpus_1.data     0.771846                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                       1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1022            113                       # Occupied blocks per task id (Count)
system.l2.tags.occupanciesTaskId::1024          32655                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1022::3                   82                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1022::4                   31                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::0                   25                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  181                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 1210                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                26546                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                 4693                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1022         0.003448                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.ratioOccsTaskId::1024         0.996552                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                    8046329                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                   8046329                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 772053371000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples     55049.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_l2.prefetcher::samples       333.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus_1.inst::samples       108.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus_1.data::samples     96835.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.005814768500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds         3282                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds         3282                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState              251066                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState              51789                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                       97351                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                      55049                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                     97351                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                    55049                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                     75                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      24.13                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                 97351                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                55049                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   85888                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                    7357                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                    3274                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                     721                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                      26                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       6                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                   1117                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                   1210                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                   3009                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                   3171                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                   3258                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                   3307                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                   3321                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                   3311                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                   3326                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                   3335                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                   3346                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                   3346                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                   3333                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                   3339                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                   3412                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                   3310                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                   3293                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                   3286                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples         3282                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      29.635588                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     19.027299                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev    202.925190                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-255          3268     99.57%     99.57% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-511            5      0.15%     99.73% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::512-767            1      0.03%     99.76% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1280-1535            1      0.03%     99.79% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2816-3071            1      0.03%     99.82% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3072-3327            1      0.03%     99.85% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3584-3839            1      0.03%     99.88% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3840-4095            1      0.03%     99.91% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::4096-4351            1      0.03%     99.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::5632-5887            2      0.06%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total          3282                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples         3282                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.764778                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.733951                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.032305                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16             2055     62.61%     62.61% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17               98      2.99%     65.60% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18              989     30.13%     95.73% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19              128      3.90%     99.63% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20               10      0.30%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21                2      0.06%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total          3282                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                    4800                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                 6230464                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys              3523136                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              272969122.96338797                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              154355653.76844147                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   22827990500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     149789.96                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::l2.prefetcher        21312                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus_1.inst         6912                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus_1.data      6197440                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks      3521408                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::l2.prefetcher 933721.460969154956                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus_1.inst 302828.581935942115                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus_1.data 271522275.294138491154                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 154279946.622957468033                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::l2.prefetcher          333                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus_1.inst          108                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus_1.data        96910                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks        55049                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::l2.prefetcher     13976682                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus_1.inst      4000793                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus_1.data   3500331797                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 534009102235                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::l2.prefetcher     41972.02                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus_1.inst     37044.38                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus_1.data     36119.41                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   9700614.04                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::l2.prefetcher        21312                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus_1.inst         6912                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus_1.data      6202240                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total        6230464                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::switch_cpus_1.inst         6912                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total         6912                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks      3523136                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total      3523136                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::l2.prefetcher          333                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus_1.inst          108                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus_1.data        96910                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total           97351                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks        55049                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total          55049                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::l2.prefetcher       933721                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus_1.inst       302829                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus_1.data    271732573                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         272969123                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::switch_cpus_1.inst       302829                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total        302829                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    154355654                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        154355654                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    154355654                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::l2.prefetcher       933721                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus_1.inst       302829                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus_1.data    271732573                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        427324777                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                97276                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts               55022                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0         6305                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1         6188                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2         5866                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3         6113                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4         6022                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5         6012                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6         5694                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7         5300                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8         6081                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9         6080                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10         6083                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11         6076                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12         6223                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13         6525                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14         6453                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15         6255                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0         3630                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1         3584                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2         3285                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3         3512                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4         3465                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5         3494                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6         3214                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7         2758                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8         3448                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9         3429                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10         3448                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11         3433                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12         3502                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13         3724                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14         3593                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15         3503                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat              1694384272                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat             486380000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat         3518309272                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                17418.32                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           36168.32                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits               47836                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits              15158                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            49.18                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           27.55                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples        89304                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   109.145570                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean    81.915004                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   150.517447                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127        70678     79.14%     79.14% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255        12874     14.42%     93.56% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383         1988      2.23%     95.79% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511          682      0.76%     96.55% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639          616      0.69%     97.24% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767          651      0.73%     97.97% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895          204      0.23%     98.20% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023          186      0.21%     98.40% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151         1425      1.60%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total        89304                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.dramBytesRead           6225664                       # Total bytes read (Byte)
system.mem_ctrls.dram.dramBytesWritten        3521408                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              272.758825                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              154.279947                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    3.34                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                2.13                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               1.21                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               41.36                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 772053371000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy       315766500                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy       167833875                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy      339150000                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy     140746860                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 1801509840.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy   7039083330                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy   2837120640                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy   12641211045                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   553.836808                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   7307195272                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    762060000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  14755666228                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy       321885480                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy       171078600                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy      355400640                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy     146577600                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 1801509840.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy   7044014400                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy   2832919200                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy   12673385760                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   555.246446                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   7296715477                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    762060000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  14767160773                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 772053371000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               28163                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         55049                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             42288                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              69188                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             69188                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          28163                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port       292039                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total       292039                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  292039                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port      9753600                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total      9753600                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  9753600                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              97351                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    97351    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                97351                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 772053371000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy           174011325                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy          175530306                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         194688                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        97337                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.switch_cpus.numCycles                        0                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus.cpi                            nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus.ipc                            nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus.numWorkItemsStarted              0                       # Number of work items this cpu started (Count)
system.switch_cpus.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus.commitStats0.numOps              0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus.commitStats0.cpi               nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus.commitStats0.ipc               nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.switch_cpus.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
system.switch_cpus.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
system.switch_cpus.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
system.switch_cpus.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideStore            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdStridedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdStridedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdIndexedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdIndexedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdExt            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatExt            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdConfig            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.switch_cpus.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.switch_cpus.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.switch_cpus.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.switch_cpus.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.switch_cpus.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus.executeStats0.numNop             0                       # Number of nop insts executed (Count)
system.switch_cpus.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.switch_cpus.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
system.switch_cpus.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.switch_cpus.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
system.switch_cpus.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus.fetchStats0.numInsts             0                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus.fetchStats0.numOps               0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus.mmu.dtb.rdAccesses               0                       # TLB accesses on read requests (Count)
system.switch_cpus.mmu.dtb.wrAccesses               0                       # TLB accesses on write requests (Count)
system.switch_cpus.mmu.dtb.rdMisses                 0                       # TLB misses on read requests (Count)
system.switch_cpus.mmu.dtb.wrMisses                 0                       # TLB misses on write requests (Count)
system.switch_cpus.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 772053371000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.mmu.itb.rdAccesses               0                       # TLB accesses on read requests (Count)
system.switch_cpus.mmu.itb.wrAccesses               0                       # TLB accesses on write requests (Count)
system.switch_cpus.mmu.itb.rdMisses                 0                       # TLB misses on read requests (Count)
system.switch_cpus.mmu.itb.wrMisses                 0                       # TLB misses on write requests (Count)
system.switch_cpus.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 772053371000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 772053371000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.thread_0.numInsts                0                       # Number of Instructions committed (Count)
system.switch_cpus.thread_0.numOps                  0                       # Number of Ops committed (Count)
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References (Count)
system.switch_cpus_1.numCycles               45649588                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus_1.cpi                     0.912992                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus_1.ipc                     1.095300                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus_1.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.switch_cpus_1.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus_1.instsAdded              98201806                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.switch_cpus_1.instsIssued             93300577                       # Number of instructions issued (Count)
system.switch_cpus_1.squashedInstsIssued        20132                       # Number of squashed instructions issued (Count)
system.switch_cpus_1.squashedInstsExamined     17071015                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.switch_cpus_1.squashedOperandsExamined     28068693                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.switch_cpus_1.numIssuedDist::samples     45643375                       # Number of insts issued each cycle (Count)
system.switch_cpus_1.numIssuedDist::mean     2.044121                       # Number of insts issued each cycle (Count)
system.switch_cpus_1.numIssuedDist::stdev     2.254922                       # Number of insts issued each cycle (Count)
system.switch_cpus_1.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.switch_cpus_1.numIssuedDist::0        17900901     39.22%     39.22% # Number of insts issued each cycle (Count)
system.switch_cpus_1.numIssuedDist::1         5216273     11.43%     50.65% # Number of insts issued each cycle (Count)
system.switch_cpus_1.numIssuedDist::2         6435284     14.10%     64.75% # Number of insts issued each cycle (Count)
system.switch_cpus_1.numIssuedDist::3         5065278     11.10%     75.84% # Number of insts issued each cycle (Count)
system.switch_cpus_1.numIssuedDist::4         3436712      7.53%     83.37% # Number of insts issued each cycle (Count)
system.switch_cpus_1.numIssuedDist::5         2970271      6.51%     89.88% # Number of insts issued each cycle (Count)
system.switch_cpus_1.numIssuedDist::6         2179721      4.78%     94.66% # Number of insts issued each cycle (Count)
system.switch_cpus_1.numIssuedDist::7         1170107      2.56%     97.22% # Number of insts issued each cycle (Count)
system.switch_cpus_1.numIssuedDist::8         1268828      2.78%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus_1.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus_1.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.switch_cpus_1.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
system.switch_cpus_1.numIssuedDist::total     45643375                       # Number of insts issued each cycle (Count)
system.switch_cpus_1.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::IntAlu        338091     64.13%     64.13% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::IntMult            0      0.00%     64.13% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::IntDiv             0      0.00%     64.13% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::FloatAdd            0      0.00%     64.13% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::FloatCmp            0      0.00%     64.13% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::FloatCvt            0      0.00%     64.13% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::FloatMult            0      0.00%     64.13% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::FloatMultAcc            0      0.00%     64.13% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::FloatDiv            0      0.00%     64.13% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::FloatMisc            0      0.00%     64.13% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::FloatSqrt            0      0.00%     64.13% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdAdd            0      0.00%     64.13% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdAddAcc            0      0.00%     64.13% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdAlu            0      0.00%     64.13% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdCmp            0      0.00%     64.13% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdCvt            0      0.00%     64.13% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdMisc            0      0.00%     64.13% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdMult            0      0.00%     64.13% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdMultAcc            0      0.00%     64.13% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdMatMultAcc            0      0.00%     64.13% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdShift            0      0.00%     64.13% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdShiftAcc            0      0.00%     64.13% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdDiv            0      0.00%     64.13% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdSqrt            0      0.00%     64.13% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdFloatAdd            0      0.00%     64.13% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdFloatAlu            0      0.00%     64.13% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdFloatCmp            0      0.00%     64.13% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdFloatCvt            0      0.00%     64.13% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdFloatDiv            0      0.00%     64.13% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdFloatMisc            0      0.00%     64.13% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdFloatMult            0      0.00%     64.13% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdFloatMultAcc            0      0.00%     64.13% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdFloatMatMultAcc            0      0.00%     64.13% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdFloatSqrt            0      0.00%     64.13% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdReduceAdd            0      0.00%     64.13% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdReduceAlu            0      0.00%     64.13% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdReduceCmp            0      0.00%     64.13% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdFloatReduceAdd            0      0.00%     64.13% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdFloatReduceCmp            0      0.00%     64.13% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdAes            0      0.00%     64.13% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdAesMix            0      0.00%     64.13% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdSha1Hash            0      0.00%     64.13% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdSha1Hash2            0      0.00%     64.13% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdSha256Hash            0      0.00%     64.13% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdSha256Hash2            0      0.00%     64.13% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdShaSigma2            0      0.00%     64.13% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdShaSigma3            0      0.00%     64.13% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdPredAlu            0      0.00%     64.13% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::Matrix             0      0.00%     64.13% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::MatrixMov            0      0.00%     64.13% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::MatrixOP            0      0.00%     64.13% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::MemRead       142483     27.03%     91.15% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::MemWrite        33623      6.38%     97.53% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::FloatMemRead         8795      1.67%     99.20% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::FloatMemWrite         4226      0.80%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdFloatExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus_1.statIssuedInstType_0::No_OpClass        55060      0.06%      0.06% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::IntAlu     64384946     69.01%     69.07% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::IntMult          108      0.00%     69.07% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::IntDiv            0      0.00%     69.07% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::FloatAdd            1      0.00%     69.07% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::FloatCmp            0      0.00%     69.07% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::FloatCvt            0      0.00%     69.07% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::FloatMult            0      0.00%     69.07% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::FloatMultAcc            0      0.00%     69.07% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::FloatDiv            0      0.00%     69.07% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::FloatMisc            0      0.00%     69.07% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::FloatSqrt            0      0.00%     69.07% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdAdd          132      0.00%     69.07% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdAddAcc            0      0.00%     69.07% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdAlu            2      0.00%     69.07% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdCmp            0      0.00%     69.07% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdCvt            0      0.00%     69.07% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdMisc        30907      0.03%     69.10% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdMult            0      0.00%     69.10% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdMultAcc            0      0.00%     69.10% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     69.10% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdShift            0      0.00%     69.10% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdShiftAcc            0      0.00%     69.10% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdDiv            0      0.00%     69.10% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdSqrt            0      0.00%     69.10% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdFloatAdd            0      0.00%     69.10% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdFloatAlu            0      0.00%     69.10% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdFloatCmp            0      0.00%     69.10% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdFloatCvt            0      0.00%     69.10% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdFloatDiv            0      0.00%     69.10% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdFloatMisc            0      0.00%     69.10% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdFloatMult            0      0.00%     69.10% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     69.10% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     69.10% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     69.10% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdReduceAdd            0      0.00%     69.10% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdReduceAlu            0      0.00%     69.10% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdReduceCmp            0      0.00%     69.10% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     69.10% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     69.10% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdAes            0      0.00%     69.10% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdAesMix            0      0.00%     69.10% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdSha1Hash            0      0.00%     69.10% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     69.10% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdSha256Hash            0      0.00%     69.10% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     69.10% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdShaSigma2            0      0.00%     69.10% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdShaSigma3            0      0.00%     69.10% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdPredAlu            0      0.00%     69.10% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::Matrix            0      0.00%     69.10% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::MatrixMov            0      0.00%     69.10% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::MatrixOP            0      0.00%     69.10% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::MemRead     19791607     21.21%     90.31% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::MemWrite      8870093      9.51%     99.82% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::FloatMemRead        70083      0.08%     99.90% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::FloatMemWrite        97638      0.10%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::total     93300577                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.issueRate               2.043843                       # Inst issue rate ((Count/Cycle))
system.switch_cpus_1.fuBusy                    527218                       # FU busy when requested (Count)
system.switch_cpus_1.fuBusyRate              0.005651                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.switch_cpus_1.intInstQueueReads      232308960                       # Number of integer instruction queue reads (Count)
system.switch_cpus_1.intInstQueueWrites     115041808                       # Number of integer instruction queue writes (Count)
system.switch_cpus_1.intInstQueueWakeupAccesses     91215469                       # Number of integer instruction queue wakeup accesses (Count)
system.switch_cpus_1.fpInstQueueReads          482918                       # Number of floating instruction queue reads (Count)
system.switch_cpus_1.fpInstQueueWrites         232775                       # Number of floating instruction queue writes (Count)
system.switch_cpus_1.fpInstQueueWakeupAccesses       225791                       # Number of floating instruction queue wakeup accesses (Count)
system.switch_cpus_1.vecInstQueueReads              0                       # Number of vector instruction queue reads (Count)
system.switch_cpus_1.vecInstQueueWrites             0                       # Number of vector instruction queue writes (Count)
system.switch_cpus_1.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
system.switch_cpus_1.intAluAccesses          93524768                       # Number of integer alu accesses (Count)
system.switch_cpus_1.fpAluAccesses             247967                       # Number of floating point alu accesses (Count)
system.switch_cpus_1.vecAluAccesses                 0                       # Number of vector alu accesses (Count)
system.switch_cpus_1.numSquashedInsts          799853                       # Number of squashed instructions skipped in execute (Count)
system.switch_cpus_1.numSwp                         0                       # Number of swp insts executed (Count)
system.switch_cpus_1.timesIdled                    59                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.switch_cpus_1.idleCycles                  6213                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.switch_cpus_1.MemDepUnit__0.insertedLoads     20361524                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus_1.MemDepUnit__0.insertedStores      9322306                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus_1.MemDepUnit__0.conflictingLoads      3967355                       # Number of conflicting loads. (Count)
system.switch_cpus_1.MemDepUnit__0.conflictingStores      1348477                       # Number of conflicting stores. (Count)
system.switch_cpus_1.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus_1.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus_1.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus_1.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus_1.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus_1.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus_1.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus_1.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus_1.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus_1.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus_1.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus_1.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus_1.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
system.switch_cpus_1.branchPred.lookups_0::Return       198460      2.30%      2.30% # Number of BP lookups (Count)
system.switch_cpus_1.branchPred.lookups_0::CallDirect       209482      2.43%      4.72% # Number of BP lookups (Count)
system.switch_cpus_1.branchPred.lookups_0::CallIndirect            0      0.00%      4.72% # Number of BP lookups (Count)
system.switch_cpus_1.branchPred.lookups_0::DirectCond      7198778     83.35%     88.07% # Number of BP lookups (Count)
system.switch_cpus_1.branchPred.lookups_0::DirectUncond      1028786     11.91%     99.99% # Number of BP lookups (Count)
system.switch_cpus_1.branchPred.lookups_0::IndirectCond            0      0.00%     99.99% # Number of BP lookups (Count)
system.switch_cpus_1.branchPred.lookups_0::IndirectUncond         1238      0.01%    100.00% # Number of BP lookups (Count)
system.switch_cpus_1.branchPred.lookups_0::total      8636744                       # Number of BP lookups (Count)
system.switch_cpus_1.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus_1.branchPred.squashes_0::Return        96017      4.12%      4.12% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus_1.branchPred.squashes_0::CallDirect       107036      4.59%      8.71% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus_1.branchPred.squashes_0::CallIndirect            0      0.00%      8.71% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus_1.branchPred.squashes_0::DirectCond      1871983     80.34%     89.05% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus_1.branchPred.squashes_0::DirectUncond       254094     10.90%     99.96% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus_1.branchPred.squashes_0::IndirectCond            0      0.00%     99.96% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus_1.branchPred.squashes_0::IndirectUncond         1037      0.04%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus_1.branchPred.squashes_0::total      2330167                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus_1.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus_1.branchPred.corrected_0::Return            2      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus_1.branchPred.corrected_0::CallDirect           22      0.01%      0.01% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus_1.branchPred.corrected_0::CallIndirect            0      0.00%      0.01% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus_1.branchPred.corrected_0::DirectCond       324289     99.96%     99.97% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus_1.branchPred.corrected_0::DirectUncond           93      0.03%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus_1.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus_1.branchPred.corrected_0::IndirectUncond           12      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus_1.branchPred.corrected_0::total       324418                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus_1.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus_1.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus_1.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus_1.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus_1.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus_1.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus_1.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus_1.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus_1.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus_1.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.switch_cpus_1.branchPred.committed_0::Return       102443      1.62%      1.62% # Number of branches finally committed  (Count)
system.switch_cpus_1.branchPred.committed_0::CallDirect       102446      1.62%      3.25% # Number of branches finally committed  (Count)
system.switch_cpus_1.branchPred.committed_0::CallIndirect            0      0.00%      3.25% # Number of branches finally committed  (Count)
system.switch_cpus_1.branchPred.committed_0::DirectCond      5326791     84.46%     87.71% # Number of branches finally committed  (Count)
system.switch_cpus_1.branchPred.committed_0::DirectUncond       774689     12.28%    100.00% # Number of branches finally committed  (Count)
system.switch_cpus_1.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.switch_cpus_1.branchPred.committed_0::IndirectUncond          201      0.00%    100.00% # Number of branches finally committed  (Count)
system.switch_cpus_1.branchPred.committed_0::total      6306570                       # Number of branches finally committed  (Count)
system.switch_cpus_1.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus_1.branchPred.mispredicted_0::Return            2      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus_1.branchPred.mispredicted_0::CallDirect           12      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus_1.branchPred.mispredicted_0::CallIndirect            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus_1.branchPred.mispredicted_0::DirectCond       298132     99.97%     99.98% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus_1.branchPred.mispredicted_0::DirectUncond           66      0.02%    100.00% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus_1.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus_1.branchPred.mispredicted_0::IndirectUncond            8      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus_1.branchPred.mispredicted_0::total       298220                       # Number of committed branches that were mispredicted. (Count)
system.switch_cpus_1.branchPred.targetProvider_0::NoTarget      4382527     50.74%     50.74% # The component providing the target for taken branches (Count)
system.switch_cpus_1.branchPred.targetProvider_0::BTB      4055540     46.96%     97.70% # The component providing the target for taken branches (Count)
system.switch_cpus_1.branchPred.targetProvider_0::RAS       198457      2.30%    100.00% # The component providing the target for taken branches (Count)
system.switch_cpus_1.branchPred.targetProvider_0::Indirect          220      0.00%    100.00% # The component providing the target for taken branches (Count)
system.switch_cpus_1.branchPred.targetProvider_0::total      8636744                       # The component providing the target for taken branches (Count)
system.switch_cpus_1.branchPred.targetWrong_0::NoBranch       167576     51.65%     51.65% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus_1.branchPred.targetWrong_0::Return       156838     48.35%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus_1.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus_1.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus_1.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus_1.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus_1.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus_1.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus_1.branchPred.targetWrong_0::total       324414                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus_1.branchPred.condPredicted      7198778                       # Number of conditional branches predicted (Count)
system.switch_cpus_1.branchPred.condPredictedTaken      2819686                       # Number of conditional branches predicted as taken (Count)
system.switch_cpus_1.branchPred.condIncorrect       324418                       # Number of conditional branches incorrect (Count)
system.switch_cpus_1.branchPred.predTakenBTBMiss           73                       # Number of branches predicted taken but missed in BTB (Count)
system.switch_cpus_1.branchPred.NotTakenMispredicted       167691                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.switch_cpus_1.branchPred.TakenMispredicted       156727                       # Number branches predicted taken but are actually not taken (Count)
system.switch_cpus_1.branchPred.BTBLookups      8636744                       # Number of BTB lookups (Count)
system.switch_cpus_1.branchPred.BTBUpdates       167677                       # Number of BTB updates (Count)
system.switch_cpus_1.branchPred.BTBHits       7310043                       # Number of BTB hits (Count)
system.switch_cpus_1.branchPred.BTBHitRatio     0.846389                       # BTB Hit Ratio (Ratio)
system.switch_cpus_1.branchPred.BTBMispredicted          181                       # Number BTB mispredictions. No target found or target wrong (Count)
system.switch_cpus_1.branchPred.indirectLookups         1238                       # Number of indirect predictor lookups. (Count)
system.switch_cpus_1.branchPred.indirectHits          220                       # Number of indirect target hits. (Count)
system.switch_cpus_1.branchPred.indirectMisses         1018                       # Number of indirect misses. (Count)
system.switch_cpus_1.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.switch_cpus_1.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
system.switch_cpus_1.branchPred.btb.lookups::Return       198460      2.30%      2.30% # Number of BTB lookups (Count)
system.switch_cpus_1.branchPred.btb.lookups::CallDirect       209482      2.43%      4.72% # Number of BTB lookups (Count)
system.switch_cpus_1.branchPred.btb.lookups::CallIndirect            0      0.00%      4.72% # Number of BTB lookups (Count)
system.switch_cpus_1.branchPred.btb.lookups::DirectCond      7198778     83.35%     88.07% # Number of BTB lookups (Count)
system.switch_cpus_1.branchPred.btb.lookups::DirectUncond      1028786     11.91%     99.99% # Number of BTB lookups (Count)
system.switch_cpus_1.branchPred.btb.lookups::IndirectCond            0      0.00%     99.99% # Number of BTB lookups (Count)
system.switch_cpus_1.branchPred.btb.lookups::IndirectUncond         1238      0.01%    100.00% # Number of BTB lookups (Count)
system.switch_cpus_1.branchPred.btb.lookups::total      8636744                       # Number of BTB lookups (Count)
system.switch_cpus_1.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
system.switch_cpus_1.branchPred.btb.misses::Return       198460     14.96%     14.96% # Number of BTB misses (Count)
system.switch_cpus_1.branchPred.btb.misses::CallDirect           38      0.00%     14.96% # Number of BTB misses (Count)
system.switch_cpus_1.branchPred.btb.misses::CallIndirect            0      0.00%     14.96% # Number of BTB misses (Count)
system.switch_cpus_1.branchPred.btb.misses::DirectCond      1126916     84.94%     99.90% # Number of BTB misses (Count)
system.switch_cpus_1.branchPred.btb.misses::DirectUncond           49      0.00%     99.91% # Number of BTB misses (Count)
system.switch_cpus_1.branchPred.btb.misses::IndirectCond            0      0.00%     99.91% # Number of BTB misses (Count)
system.switch_cpus_1.branchPred.btb.misses::IndirectUncond         1238      0.09%    100.00% # Number of BTB misses (Count)
system.switch_cpus_1.branchPred.btb.misses::total      1326701                       # Number of BTB misses (Count)
system.switch_cpus_1.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.switch_cpus_1.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.switch_cpus_1.branchPred.btb.updates::CallDirect           22      0.01%      0.01% # Number of BTB updates (Count)
system.switch_cpus_1.branchPred.btb.updates::CallIndirect            0      0.00%      0.01% # Number of BTB updates (Count)
system.switch_cpus_1.branchPred.btb.updates::DirectCond       167562     99.93%     99.94% # Number of BTB updates (Count)
system.switch_cpus_1.branchPred.btb.updates::DirectUncond           93      0.06%    100.00% # Number of BTB updates (Count)
system.switch_cpus_1.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.switch_cpus_1.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.switch_cpus_1.branchPred.btb.updates::total       167677                       # Number of BTB updates (Count)
system.switch_cpus_1.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus_1.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus_1.branchPred.btb.mispredict::CallDirect           22      0.01%      0.01% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus_1.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.01% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus_1.branchPred.btb.mispredict::DirectCond       167562     99.93%     99.94% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus_1.branchPred.btb.mispredict::DirectUncond           93      0.06%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus_1.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus_1.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus_1.branchPred.btb.mispredict::total       167677                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus_1.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 772053371000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus_1.branchPred.indirectBranchPred.lookups         1238                       # Number of lookups (Count)
system.switch_cpus_1.branchPred.indirectBranchPred.hits          220                       # Number of hits of a tag (Count)
system.switch_cpus_1.branchPred.indirectBranchPred.misses         1018                       # Number of misses (Count)
system.switch_cpus_1.branchPred.indirectBranchPred.targetRecords           12                       # Number of targets that where recorded/installed in the cache (Count)
system.switch_cpus_1.branchPred.indirectBranchPred.indirectRecords         1250                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.switch_cpus_1.branchPred.indirectBranchPred.speculativeOverflows            3                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.switch_cpus_1.branchPred.ras.pushes       305499                       # Number of times a PC was pushed onto the RAS (Count)
system.switch_cpus_1.branchPred.ras.pops       305496                       # Number of times a PC was poped from the RAS (Count)
system.switch_cpus_1.branchPred.ras.squashes       203053                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.switch_cpus_1.branchPred.ras.used       102443                       # Number of times the RAS is the provider (Count)
system.switch_cpus_1.branchPred.ras.correct       102441                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.switch_cpus_1.branchPred.ras.incorrect            2                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.switch_cpus_1.commit.commitSquashedInsts     17067033                       # The number of squashed insts skipped by commit (Count)
system.switch_cpus_1.commit.branchMispredicts       324332                       # The number of times a branch was mispredicted (Count)
system.switch_cpus_1.commit.numCommittedDist::samples     43285411                       # Number of insts commited each cycle (Count)
system.switch_cpus_1.commit.numCommittedDist::mean     1.874321                       # Number of insts commited each cycle (Count)
system.switch_cpus_1.commit.numCommittedDist::stdev     2.620079                       # Number of insts commited each cycle (Count)
system.switch_cpus_1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.switch_cpus_1.commit.numCommittedDist::0     19751852     45.63%     45.63% # Number of insts commited each cycle (Count)
system.switch_cpus_1.commit.numCommittedDist::1      8487530     19.61%     65.24% # Number of insts commited each cycle (Count)
system.switch_cpus_1.commit.numCommittedDist::2      2574922      5.95%     71.19% # Number of insts commited each cycle (Count)
system.switch_cpus_1.commit.numCommittedDist::3      5201785     12.02%     83.21% # Number of insts commited each cycle (Count)
system.switch_cpus_1.commit.numCommittedDist::4       550399      1.27%     84.48% # Number of insts commited each cycle (Count)
system.switch_cpus_1.commit.numCommittedDist::5       668401      1.54%     86.02% # Number of insts commited each cycle (Count)
system.switch_cpus_1.commit.numCommittedDist::6       877315      2.03%     88.05% # Number of insts commited each cycle (Count)
system.switch_cpus_1.commit.numCommittedDist::7       305130      0.70%     88.75% # Number of insts commited each cycle (Count)
system.switch_cpus_1.commit.numCommittedDist::8      4868077     11.25%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus_1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus_1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.switch_cpus_1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.switch_cpus_1.commit.numCommittedDist::total     43285411                       # Number of insts commited each cycle (Count)
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed (Count)
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed (Count)
system.switch_cpus_1.commit.functionCalls       102446                       # Number of function calls committed. (Count)
system.switch_cpus_1.commit.committedInstType_0::No_OpClass        40801      0.05%      0.05% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::IntAlu     56206993     69.28%     69.33% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::IntMult          107      0.00%     69.33% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::IntDiv            0      0.00%     69.33% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::FloatAdd            1      0.00%     69.33% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::FloatCmp            0      0.00%     69.33% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::FloatCvt            0      0.00%     69.33% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::FloatMult            0      0.00%     69.33% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::FloatMultAcc            0      0.00%     69.33% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::FloatDiv            0      0.00%     69.33% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::FloatMisc            0      0.00%     69.33% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::FloatSqrt            0      0.00%     69.33% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdAdd          128      0.00%     69.33% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdAddAcc            0      0.00%     69.33% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdAlu            0      0.00%     69.33% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdCmp            0      0.00%     69.33% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdCvt            0      0.00%     69.33% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdMisc        30907      0.04%     69.37% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdMult            0      0.00%     69.37% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdMultAcc            0      0.00%     69.37% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     69.37% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdShift            0      0.00%     69.37% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     69.37% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdDiv            0      0.00%     69.37% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdSqrt            0      0.00%     69.37% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdFloatAdd            0      0.00%     69.37% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     69.37% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     69.37% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     69.37% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     69.37% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     69.37% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdFloatMult            0      0.00%     69.37% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     69.37% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     69.37% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     69.37% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     69.37% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     69.37% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     69.37% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     69.37% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     69.37% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdAes            0      0.00%     69.37% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdAesMix            0      0.00%     69.37% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     69.37% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     69.37% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     69.37% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     69.37% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     69.37% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     69.37% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdPredAlu            0      0.00%     69.37% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::Matrix            0      0.00%     69.37% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::MatrixMov            0      0.00%     69.37% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::MatrixOP            0      0.00%     69.37% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::MemRead     16866334     20.79%     90.16% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::MemWrite      7827167      9.65%     99.80% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::FloatMemRead        62804      0.08%     99.88% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::FloatMemWrite        95504      0.12%    100.00% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::total     81130746                       # Class of committed instruction (Count)
system.switch_cpus_1.commit.commitEligibleSamples      4868077                       # number cycles where commit BW limit reached (Cycle)
system.switch_cpus_1.commitStats0.numInsts     50000002                       # Number of instructions committed (thread level) (Count)
system.switch_cpus_1.commitStats0.numOps     81130746                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus_1.commitStats0.numInstsNotNOP     50000002                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus_1.commitStats0.numOpsNotNOP     81130746                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus_1.commitStats0.cpi        0.912992                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus_1.commitStats0.ipc        1.095300                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus_1.commitStats0.numMemRefs     24851809                       # Number of memory references committed (Count)
system.switch_cpus_1.commitStats0.numFpInsts       225523                       # Number of float instructions (Count)
system.switch_cpus_1.commitStats0.numIntInsts     81022697                       # Number of integer instructions (Count)
system.switch_cpus_1.commitStats0.numLoadInsts     16929138                       # Number of load instructions (Count)
system.switch_cpus_1.commitStats0.numStoreInsts      7922671                       # Number of store instructions (Count)
system.switch_cpus_1.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus_1.commitStats0.committedInstType::No_OpClass        40801      0.05%      0.05% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::IntAlu     56206993     69.28%     69.33% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::IntMult          107      0.00%     69.33% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::IntDiv            0      0.00%     69.33% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::FloatAdd            1      0.00%     69.33% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::FloatCmp            0      0.00%     69.33% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::FloatCvt            0      0.00%     69.33% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::FloatMult            0      0.00%     69.33% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::FloatMultAcc            0      0.00%     69.33% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::FloatDiv            0      0.00%     69.33% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::FloatMisc            0      0.00%     69.33% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::FloatSqrt            0      0.00%     69.33% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdAdd          128      0.00%     69.33% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdAddAcc            0      0.00%     69.33% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdAlu            0      0.00%     69.33% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdCmp            0      0.00%     69.33% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdCvt            0      0.00%     69.33% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdMisc        30907      0.04%     69.37% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdMult            0      0.00%     69.37% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdMultAcc            0      0.00%     69.37% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     69.37% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdShift            0      0.00%     69.37% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     69.37% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdDiv            0      0.00%     69.37% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdSqrt            0      0.00%     69.37% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     69.37% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     69.37% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     69.37% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     69.37% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     69.37% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     69.37% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdFloatMult            0      0.00%     69.37% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     69.37% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     69.37% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     69.37% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     69.37% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     69.37% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     69.37% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     69.37% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     69.37% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdAes            0      0.00%     69.37% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdAesMix            0      0.00%     69.37% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     69.37% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     69.37% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     69.37% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     69.37% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     69.37% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     69.37% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdPredAlu            0      0.00%     69.37% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::Matrix            0      0.00%     69.37% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::MatrixMov            0      0.00%     69.37% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::MatrixOP            0      0.00%     69.37% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::MemRead     16866334     20.79%     90.16% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::MemWrite      7827167      9.65%     99.80% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::FloatMemRead        62804      0.08%     99.88% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::FloatMemWrite        95504      0.12%    100.00% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::total     81130746                       # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedControl::IsControl      6306570                       # Class of control type instructions committed (Count)
system.switch_cpus_1.commitStats0.committedControl::IsDirectControl      6203926                       # Class of control type instructions committed (Count)
system.switch_cpus_1.commitStats0.committedControl::IsIndirectControl       102644                       # Class of control type instructions committed (Count)
system.switch_cpus_1.commitStats0.committedControl::IsCondControl      5326791                       # Class of control type instructions committed (Count)
system.switch_cpus_1.commitStats0.committedControl::IsUncondControl       979779                       # Class of control type instructions committed (Count)
system.switch_cpus_1.commitStats0.committedControl::IsCall       102446                       # Class of control type instructions committed (Count)
system.switch_cpus_1.commitStats0.committedControl::IsReturn       102443                       # Class of control type instructions committed (Count)
system.switch_cpus_1.decode.idleCycles        5224802                       # Number of cycles decode is idle (Cycle)
system.switch_cpus_1.decode.blockedCycles     25699772                       # Number of cycles decode is blocked (Cycle)
system.switch_cpus_1.decode.runCycles        10850858                       # Number of cycles decode is running (Cycle)
system.switch_cpus_1.decode.unblockCycles      3541119                       # Number of cycles decode is unblocking (Cycle)
system.switch_cpus_1.decode.squashCycles       326821                       # Number of cycles decode is squashing (Cycle)
system.switch_cpus_1.decode.branchResolved      3930610                       # Number of times decode resolved a branch (Count)
system.switch_cpus_1.decode.branchMispred          167                       # Number of times decode detected a branch misprediction (Count)
system.switch_cpus_1.decode.decodedInsts    102402924                       # Number of instructions handled by decode (Count)
system.switch_cpus_1.decode.squashedInsts          730                       # Number of squashed instructions handled by decode (Count)
system.switch_cpus_1.executeStats0.numInsts     92500723                       # Number of executed instructions (Count)
system.switch_cpus_1.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus_1.executeStats0.numBranches      6979403                       # Number of branches executed (Count)
system.switch_cpus_1.executeStats0.numLoadInsts     19638304                       # Number of load instructions executed (Count)
system.switch_cpus_1.executeStats0.numStoreInsts      8863770                       # Number of stores executed (Count)
system.switch_cpus_1.executeStats0.instRate     2.026321                       # Inst execution rate ((Count/Cycle))
system.switch_cpus_1.executeStats0.numCCRegReads     34027118                       # Number of times the CC registers were read (Count)
system.switch_cpus_1.executeStats0.numCCRegWrites     35899359                       # Number of times the CC registers were written (Count)
system.switch_cpus_1.executeStats0.numFpRegReads       293969                       # Number of times the floating registers were read (Count)
system.switch_cpus_1.executeStats0.numFpRegWrites       130256                       # Number of times the floating registers were written (Count)
system.switch_cpus_1.executeStats0.numIntRegReads    125369849                       # Number of times the integer registers were read (Count)
system.switch_cpus_1.executeStats0.numIntRegWrites     69745327                       # Number of times the integer registers were written (Count)
system.switch_cpus_1.executeStats0.numMemRefs     28502074                       # Number of memory refs (Count)
system.switch_cpus_1.executeStats0.numMiscRegReads     43184120                       # Number of times the Misc registers were read (Count)
system.switch_cpus_1.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus_1.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus_1.fetch.predictedBranches      4254217                       # Number of branches that fetch has predicted taken (Count)
system.switch_cpus_1.fetch.cycles            37671264                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.switch_cpus_1.fetch.squashCycles        653970                       # Number of cycles fetch has spent squashing (Cycle)
system.switch_cpus_1.fetch.miscStallCycles           81                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.switch_cpus_1.fetch.pendingTrapStallCycles          621                       # Number of stall cycles due to pending traps (Cycle)
system.switch_cpus_1.fetch.icacheWaitRetryStallCycles           20                       # Number of stall cycles due to full MSHR (Cycle)
system.switch_cpus_1.fetch.cacheLines         7446358                       # Number of cache lines fetched (Count)
system.switch_cpus_1.fetch.icacheSquashes       100437                       # Number of outstanding Icache misses that were squashed (Count)
system.switch_cpus_1.fetch.nisnDist::samples     45643375                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus_1.fetch.nisnDist::mean     2.313470                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus_1.fetch.nisnDist::stdev     3.334854                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus_1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus_1.fetch.nisnDist::0       28684867     62.85%     62.85% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus_1.fetch.nisnDist::1        1066025      2.34%     65.18% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus_1.fetch.nisnDist::2         976426      2.14%     67.32% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus_1.fetch.nisnDist::3         965639      2.12%     69.44% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus_1.fetch.nisnDist::4        1271572      2.79%     72.22% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus_1.fetch.nisnDist::5        1205856      2.64%     74.86% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus_1.fetch.nisnDist::6         893096      1.96%     76.82% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus_1.fetch.nisnDist::7        1434493      3.14%     79.96% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus_1.fetch.nisnDist::8        9145401     20.04%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus_1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus_1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus_1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus_1.fetch.nisnDist::total     45643375                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus_1.fetchStats0.numInsts     65540453                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus_1.fetchStats0.numOps             0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus_1.fetchStats0.fetchRate     1.435729                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus_1.fetchStats0.numBranches      8636744                       # Number of branches fetched (Count)
system.switch_cpus_1.fetchStats0.branchRate     0.189197                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus_1.fetchStats0.icacheStallCycles      7644404                       # ICache total stall cycles (Cycle)
system.switch_cpus_1.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus_1.iew.idleCycles                 0                       # Number of cycles IEW is idle (Cycle)
system.switch_cpus_1.iew.squashCycles          326821                       # Number of cycles IEW is squashing (Cycle)
system.switch_cpus_1.iew.blockCycles          3651455                       # Number of cycles IEW is blocking (Cycle)
system.switch_cpus_1.iew.unblockCycles        2983610                       # Number of cycles IEW is unblocking (Cycle)
system.switch_cpus_1.iew.dispatchedInsts     98201806                       # Number of instructions dispatched to IQ (Count)
system.switch_cpus_1.iew.dispSquashedInsts        15407                       # Number of squashed instructions skipped by dispatch (Count)
system.switch_cpus_1.iew.dispLoadInsts       20361524                       # Number of dispatched load instructions (Count)
system.switch_cpus_1.iew.dispStoreInsts       9322306                       # Number of dispatched store instructions (Count)
system.switch_cpus_1.iew.dispNonSpecInsts            0                       # Number of dispatched non-speculative instructions (Count)
system.switch_cpus_1.iew.iqFullEvents           43213                       # Number of times the IQ has become full, causing a stall (Count)
system.switch_cpus_1.iew.lsqFullEvents        2874761                       # Number of times the LSQ has become full, causing a stall (Count)
system.switch_cpus_1.iew.memOrderViolationEvents         1908                       # Number of memory order violations (Count)
system.switch_cpus_1.iew.predictedTakenIncorrect       161006                       # Number of branches that were predicted taken incorrectly (Count)
system.switch_cpus_1.iew.predictedNotTakenIncorrect       182864                       # Number of branches that were predicted not taken incorrectly (Count)
system.switch_cpus_1.iew.branchMispredicts       343870                       # Number of branch mispredicts detected at execute (Count)
system.switch_cpus_1.iew.instsToCommit       91685763                       # Cumulative count of insts sent to commit (Count)
system.switch_cpus_1.iew.writebackCount      91441260                       # Cumulative count of insts written-back (Count)
system.switch_cpus_1.iew.producerInst        70243498                       # Number of instructions producing a value (Count)
system.switch_cpus_1.iew.consumerInst       103893651                       # Number of instructions consuming a value (Count)
system.switch_cpus_1.iew.wbRate              2.003112                       # Insts written-back per cycle ((Count/Cycle))
system.switch_cpus_1.iew.wbFanout            0.676110                       # Average fanout of values written-back ((Count/Count))
system.switch_cpus_1.lsq0.forwLoads           5786603                       # Number of loads that had data forwarded from stores (Count)
system.switch_cpus_1.lsq0.squashedLoads       3432379                       # Number of loads squashed (Count)
system.switch_cpus_1.lsq0.ignoredResponses        12551                       # Number of memory responses ignored because the instruction is squashed (Count)
system.switch_cpus_1.lsq0.memOrderViolation         1908                       # Number of memory ordering violations (Count)
system.switch_cpus_1.lsq0.squashedStores      1399632                       # Number of stores squashed (Count)
system.switch_cpus_1.lsq0.rescheduledLoads            4                       # Number of loads that were rescheduled (Count)
system.switch_cpus_1.lsq0.blockedByCache       102075                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.switch_cpus_1.lsq0.loadToUse::samples     16929137                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::mean     4.449280                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::stdev    14.290821                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::0-9     16455144     97.20%     97.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::10-19        27977      0.17%     97.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::20-29       261430      1.54%     98.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::30-39        22126      0.13%     99.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::40-49        12591      0.07%     99.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::50-59         6368      0.04%     99.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::60-69         4914      0.03%     99.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::70-79         9201      0.05%     99.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::80-89         5538      0.03%     99.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::90-99         6982      0.04%     99.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::100-109         7534      0.04%     99.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::110-119         5797      0.03%     99.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::120-129        19759      0.12%     99.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::130-139        44043      0.26%     99.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::140-149         5741      0.03%     99.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::150-159         8226      0.05%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::160-169         8612      0.05%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::170-179         3605      0.02%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::180-189         6108      0.04%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::190-199         1441      0.01%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::200-209          426      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::210-219          148      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::220-229          138      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::230-239          136      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::240-249          163      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::250-259          161      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::260-269          145      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::270-279          196      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::280-289          181      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::290-299          144      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::overflows         4162      0.02%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::max_value         1104                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::total     16929137                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.mmu.dtb.rdAccesses      19120526                       # TLB accesses on read requests (Count)
system.switch_cpus_1.mmu.dtb.wrAccesses       8863774                       # TLB accesses on write requests (Count)
system.switch_cpus_1.mmu.dtb.rdMisses           99411                       # TLB misses on read requests (Count)
system.switch_cpus_1.mmu.dtb.wrMisses          359253                       # TLB misses on write requests (Count)
system.switch_cpus_1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 772053371000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus_1.mmu.itb.rdAccesses             0                       # TLB accesses on read requests (Count)
system.switch_cpus_1.mmu.itb.wrAccesses       7446465                       # TLB accesses on write requests (Count)
system.switch_cpus_1.mmu.itb.rdMisses               0                       # TLB misses on read requests (Count)
system.switch_cpus_1.mmu.itb.wrMisses             116                       # TLB misses on write requests (Count)
system.switch_cpus_1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 772053371000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 772053371000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus_1.rename.squashCycles       326821                       # Number of cycles rename is squashing (Cycle)
system.switch_cpus_1.rename.idleCycles        6776248                       # Number of cycles rename is idle (Cycle)
system.switch_cpus_1.rename.blockCycles       8252195                       # Number of cycles rename is blocking (Cycle)
system.switch_cpus_1.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
system.switch_cpus_1.rename.runCycles        12748585                       # Number of cycles rename is running (Cycle)
system.switch_cpus_1.rename.unblockCycles     17539522                       # Number of cycles rename is unblocking (Cycle)
system.switch_cpus_1.rename.renamedInsts    100888820                       # Number of instructions processed by rename (Count)
system.switch_cpus_1.rename.ROBFullEvents        78634                       # Number of times rename has blocked due to ROB full (Count)
system.switch_cpus_1.rename.IQFullEvents      4256345                       # Number of times rename has blocked due to IQ full (Count)
system.switch_cpus_1.rename.LQFullEvents       610009                       # Number of times rename has blocked due to LQ full (Count)
system.switch_cpus_1.rename.SQFullEvents     11966093                       # Number of times rename has blocked due to SQ full (Count)
system.switch_cpus_1.rename.renamedOperands    180667387                       # Number of destination operands rename has renamed (Count)
system.switch_cpus_1.rename.lookups         356103645                       # Number of register rename lookups that rename has made (Count)
system.switch_cpus_1.rename.intLookups      139801966                       # Number of integer rename lookups (Count)
system.switch_cpus_1.rename.fpLookups          296785                       # Number of floating rename lookups (Count)
system.switch_cpus_1.rename.committedMaps    149738275                       # Number of HB maps that are committed (Count)
system.switch_cpus_1.rename.undoneMaps       30928993                       # Number of HB maps that are undone due to squashing (Count)
system.switch_cpus_1.rename.serializing             0                       # count of serializing insts renamed (Count)
system.switch_cpus_1.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
system.switch_cpus_1.rename.skidInsts        19238205                       # count of insts added to the skid buffer (Count)
system.switch_cpus_1.rob.reads              136603257                       # The number of ROB reads (Count)
system.switch_cpus_1.rob.writes             198760706                       # The number of ROB writes (Count)
system.switch_cpus_1.thread_0.numInsts       50000002                       # Number of Instructions committed (Count)
system.switch_cpus_1.thread_0.numOps         81130746                       # Number of Ops committed (Count)
system.switch_cpus_1.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.tol2bus.transDist::ReadResp             303874                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty       457605                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean           99                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict           136545                       # Transaction distribution (Count)
system.tol2bus.transDist::HardPFReq               343                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq            192936                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp           192936                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq            109                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq        303765                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          317                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1490103                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                1490420                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        13312                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     57552448                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                57565760                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                           97792                       # Total snoops (Count)
system.tol2bus.snoopTraffic                   3523136                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples            594602                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.000188                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.013723                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                  594490     99.98%     99.98% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     112      0.02%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total              594602                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 772053371000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy          899460000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy            163999                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy         745051500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests        993610                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       496800                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             112                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          112                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
