Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib simprims_ver -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o F:/ISE Project/Accumulator/test_isim_par.exe -prj F:/ISE Project/Accumulator/test_par.prj work.test work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "F:/ISE Project/Accumulator/netgen/par/accumulator_timesim.v" into library work
Analyzing Verilog file "F:/ISE Project/Accumulator/test.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module X_OPAD
Compiling module X_OBUF
Compiling module X_IPAD
Compiling module X_ZERO
Compiling module X_IBUF_INTERMDISABLE_TPWRGT(LOC=...
Compiling module X_CKBUF
Compiling module sffsrce
Compiling module X_SFF
Compiling module X_LUT6(INIT=64'b0110011001100110...
Compiling module X_BUF
Compiling module X_LUT5(INIT=32'b1100000000111111...
Compiling module X_ONE
Compiling module accumulator
Compiling module test
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 44 Verilog Units
Built simulation executable F:/ISE Project/Accumulator/test_isim_par.exe
Fuse Memory Usage: 32856 KB
Fuse CPU Usage: 687 ms
