Analysis & Synthesis report for MBCORE
Sat Oct 10 23:43:08 2020
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. State Machine - |top_level_arch|UARTModule:Module_B|RXSampler:sampler|sampling_state
 11. State Machine - |top_level_arch|UARTModule:Module_B|UARTController:controller|write_state
 12. State Machine - |top_level_arch|UARTModule:Module_B|UARTController:controller|read_state
 13. State Machine - |top_level_arch|UARTModule:Module_A|RXSampler:sampler|sampling_state
 14. State Machine - |top_level_arch|UARTModule:Module_A|UARTController:controller|write_state
 15. State Machine - |top_level_arch|UARTModule:Module_A|UARTController:controller|read_state
 16. User-Specified and Inferred Latches
 17. Registers Removed During Synthesis
 18. Removed Registers Triggering Further Register Optimizations
 19. General Register Statistics
 20. Inverted Register Statistics
 21. Registers Packed Into Inferred Megafunctions
 22. Multiplexer Restructuring Statistics (Restructuring Performed)
 23. Source assignments for core:core_a|InstructionMem:instmem|altsyncram:ROM_PROC_rtl_0|altsyncram_k8d1:auto_generated
 24. Source assignments for core:core_a|InstructionMem:instmem|altsyncram:ROM_OS_rtl_0|altsyncram_k8d1:auto_generated
 25. Source assignments for core:core_a|BIOS:bios|altsyncram:bios_rtl_0|altsyncram_ub61:auto_generated
 26. Source assignments for UARTModule:Module_A|UARTController:controller|altsyncram:buffer_rtl_0|altsyncram_39i1:auto_generated
 27. Source assignments for UARTModule:Module_B|UARTController:controller|altsyncram:buffer_rtl_0|altsyncram_39i1:auto_generated
 28. Source assignments for core:core_a|DataMem:dmem|altsyncram:MEMORIA_rtl_0|altsyncram_g9d1:auto_generated
 29. Source assignments for core:core_a|HD:hd|altsyncram:hd_rtl_0|altsyncram_7361:auto_generated
 30. Parameter Settings for User Entity Instance: UARTModule:Module_A|UARTController:controller
 31. Parameter Settings for User Entity Instance: UARTModule:Module_A|UARTClockGenerator:clock_gen
 32. Parameter Settings for User Entity Instance: UARTModule:Module_A|RXSampler:sampler
 33. Parameter Settings for User Entity Instance: core:core_a|INTERRUPTION_MODULE:int_module
 34. Parameter Settings for User Entity Instance: core:core_a|HD:hd
 35. Parameter Settings for User Entity Instance: core:core_a|InstructionMem:instmem
 36. Parameter Settings for User Entity Instance: core:core_a|MUX_BIOS:mux_bios
 37. Parameter Settings for User Entity Instance: core:core_a|BancoREG:breg
 38. Parameter Settings for User Entity Instance: core:core_a|MEM_SHIFTER:mem_shifter
 39. Parameter Settings for User Entity Instance: core:core_a|DataMem:dmem
 40. Parameter Settings for User Entity Instance: UARTModule:Module_B|UARTController:controller
 41. Parameter Settings for User Entity Instance: UARTModule:Module_B|UARTClockGenerator:clock_gen
 42. Parameter Settings for User Entity Instance: UARTModule:Module_B|RXSampler:sampler
 43. Parameter Settings for Inferred Entity Instance: core:core_a|InstructionMem:instmem|altsyncram:ROM_PROC_rtl_0
 44. Parameter Settings for Inferred Entity Instance: core:core_a|InstructionMem:instmem|altsyncram:ROM_OS_rtl_0
 45. Parameter Settings for Inferred Entity Instance: core:core_a|BIOS:bios|altsyncram:bios_rtl_0
 46. Parameter Settings for Inferred Entity Instance: UARTModule:Module_A|UARTController:controller|altsyncram:buffer_rtl_0
 47. Parameter Settings for Inferred Entity Instance: UARTModule:Module_B|UARTController:controller|altsyncram:buffer_rtl_0
 48. Parameter Settings for Inferred Entity Instance: core:core_a|DataMem:dmem|altsyncram:MEMORIA_rtl_0
 49. Parameter Settings for Inferred Entity Instance: core:core_a|HD:hd|altsyncram:hd_rtl_0
 50. Parameter Settings for Inferred Entity Instance: core:core_a|alu:ula|lpm_divide:Div0
 51. Parameter Settings for Inferred Entity Instance: core:core_a|alu:ula|lpm_divide:Mod0
 52. Parameter Settings for Inferred Entity Instance: core:core_a|alu:ula|lpm_mult:Mult0
 53. Parameter Settings for Inferred Entity Instance: UARTModule:Module_A|UARTClockGenerator:clock_gen|lpm_divide:Div0
 54. Parameter Settings for Inferred Entity Instance: UARTModule:Module_B|UARTClockGenerator:clock_gen|lpm_divide:Div0
 55. altsyncram Parameter Settings by Entity Instance
 56. lpm_mult Parameter Settings by Entity Instance
 57. Port Connectivity Checks: "UARTModule:Module_B"
 58. Port Connectivity Checks: "core:core_a|MUX_PRE_JUMP:pre_jump_mux"
 59. Port Connectivity Checks: "core:core_a|ADDER:adder"
 60. Port Connectivity Checks: "core:core_a|alu:ula"
 61. Port Connectivity Checks: "core:core_a|BancoREG:breg"
 62. Port Connectivity Checks: "core:core_a|MUX_REGDEST:mux_regdest"
 63. Port Connectivity Checks: "core:core_a|SE_16_32:extender_16_32"
 64. Port Connectivity Checks: "core:core_a|MUX_INPUT:input_mux"
 65. Port Connectivity Checks: "core:core_a|controlUnit:control"
 66. Port Connectivity Checks: "core:core_a|MUX_BIOS:mux_bios"
 67. Port Connectivity Checks: "core:core_a|InstructionMem:instmem"
 68. Port Connectivity Checks: "core:core_a|BIOS:bios"
 69. Port Connectivity Checks: "core:core_a|pc:PC"
 70. Port Connectivity Checks: "core:core_a"
 71. Port Connectivity Checks: "UARTModule:Module_A|RXSampler:sampler"
 72. Port Connectivity Checks: "UARTModule:Module_A"
 73. Post-Synthesis Netlist Statistics for Top Partition
 74. Elapsed Time Per Partition
 75. Analysis & Synthesis Messages
 76. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Oct 10 23:43:08 2020       ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                      ; MBCORE                                      ;
; Top-level Entity Name              ; top_level_arch                              ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 13,852                                      ;
;     Total combinational functions  ; 9,786                                       ;
;     Dedicated logic registers      ; 4,631                                       ;
; Total registers                    ; 4631                                        ;
; Total pins                         ; 215                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 462,912                                     ;
; Embedded Multiplier 9-bit elements ; 2                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; top_level_arch     ; MBCORE             ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; On                 ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                              ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; Power Optimization During Synthesis                                        ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.02        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.2%      ;
;     Processor 3            ;   0.2%      ;
;     Processor 4            ;   0.2%      ;
;     Processor 5            ;   0.2%      ;
;     Processor 6            ;   0.2%      ;
;     Processor 7            ;   0.2%      ;
;     Processor 8            ;   0.2%      ;
;     Processors 9-12        ;   0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                ;
+------------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path               ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                     ; Library ;
+------------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------+
; uart/UARTModule.v                              ; yes             ; User Verilog HDL File                                 ; D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/uart/UARTModule.v                              ;         ;
; uart/UARTController.v                          ; yes             ; User Verilog HDL File                                 ; D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/uart/UARTController.v                          ;         ;
; uart/UARTClockGenerator.v                      ; yes             ; User Verilog HDL File                                 ; D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/uart/UARTClockGenerator.v                      ;         ;
; uart/RXSampler.v                               ; yes             ; User Verilog HDL File                                 ; D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/uart/RXSampler.v                               ;         ;
; SE_26_32.v                                     ; yes             ; User Verilog HDL File                                 ; D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/SE_26_32.v                                     ;         ;
; SE_16_32.v                                     ; yes             ; User Verilog HDL File                                 ; D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/SE_16_32.v                                     ;         ;
; pc.v                                           ; yes             ; User Verilog HDL File                                 ; D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/pc.v                                           ;         ;
; MUX_REGDEST.v                                  ; yes             ; User Verilog HDL File                                 ; D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_REGDEST.v                                  ;         ;
; MUX_PRE_JUMP.v                                 ; yes             ; User Verilog HDL File                                 ; D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_PRE_JUMP.v                                 ;         ;
; MUX_MEM.v                                      ; yes             ; User Verilog HDL File                                 ; D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_MEM.v                                      ;         ;
; MUX_JUMP.v                                     ; yes             ; User Verilog HDL File                                 ; D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_JUMP.v                                     ;         ;
; MUX_JR.v                                       ; yes             ; User Verilog HDL File                                 ; D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_JR.v                                       ;         ;
; MUX_INPUT.v                                    ; yes             ; User Verilog HDL File                                 ; D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v                                    ;         ;
; MUX_ALU.v                                      ; yes             ; User Verilog HDL File                                 ; D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_ALU.v                                      ;         ;
; InstructionMem.v                               ; yes             ; User Verilog HDL File                                 ; D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/InstructionMem.v                               ;         ;
; DataMem.v                                      ; yes             ; User Verilog HDL File                                 ; D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/DataMem.v                                      ;         ;
; core.v                                         ; yes             ; User Verilog HDL File                                 ; D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/core.v                                         ;         ;
; controlUnit.v                                  ; yes             ; User Verilog HDL File                                 ; D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/controlUnit.v                                  ;         ;
; BancoREG.v                                     ; yes             ; User Verilog HDL File                                 ; D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/BancoREG.v                                     ;         ;
; alu.v                                          ; yes             ; User Verilog HDL File                                 ; D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/alu.v                                          ;         ;
; adder.v                                        ; yes             ; User Verilog HDL File                                 ; D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/adder.v                                        ;         ;
; Temporizador.v                                 ; yes             ; User Verilog HDL File                                 ; D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/Temporizador.v                                 ;         ;
; BIOS.v                                         ; yes             ; User Verilog HDL File                                 ; D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/BIOS.v                                         ;         ;
; MUX_BIOS.v                                     ; yes             ; User Verilog HDL File                                 ; D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_BIOS.v                                     ;         ;
; HD.v                                           ; yes             ; User Verilog HDL File                                 ; D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/HD.v                                           ;         ;
; INTERRUPTION_MODULE.v                          ; yes             ; User Verilog HDL File                                 ; D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/INTERRUPTION_MODULE.v                          ;         ;
; MUX_HD.v                                       ; yes             ; User Verilog HDL File                                 ; D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_HD.v                                       ;         ;
; MEM_SHIFTER.v                                  ; yes             ; User Verilog HDL File                                 ; D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MEM_SHIFTER.v                                  ;         ;
; ADDRESS_SET.v                                  ; yes             ; User Verilog HDL File                                 ; D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/ADDRESS_SET.v                                  ;         ;
; PROCESS_DECODE.v                               ; yes             ; User Verilog HDL File                                 ; D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/PROCESS_DECODE.v                               ;         ;
; PROCESS_KEEPER.v                               ; yes             ; User Verilog HDL File                                 ; D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/PROCESS_KEEPER.v                               ;         ;
; top_level_arch.v                               ; yes             ; User Verilog HDL File                                 ; D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/top_level_arch.v                               ;         ;
; altsyncram.tdf                                 ; yes             ; Megafunction                                          ; d:/maira/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf                      ;         ;
; stratix_ram_block.inc                          ; yes             ; Megafunction                                          ; d:/maira/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc               ;         ;
; lpm_mux.inc                                    ; yes             ; Megafunction                                          ; d:/maira/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.inc                         ;         ;
; lpm_decode.inc                                 ; yes             ; Megafunction                                          ; d:/maira/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.inc                      ;         ;
; aglobal171.inc                                 ; yes             ; Megafunction                                          ; d:/maira/intelfpga_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc                      ;         ;
; a_rdenreg.inc                                  ; yes             ; Megafunction                                          ; d:/maira/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_rdenreg.inc                       ;         ;
; altrom.inc                                     ; yes             ; Megafunction                                          ; d:/maira/intelfpga_lite/17.1/quartus/libraries/megafunctions/altrom.inc                          ;         ;
; altram.inc                                     ; yes             ; Megafunction                                          ; d:/maira/intelfpga_lite/17.1/quartus/libraries/megafunctions/altram.inc                          ;         ;
; altdpram.inc                                   ; yes             ; Megafunction                                          ; d:/maira/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.inc                        ;         ;
; db/altsyncram_k8d1.tdf                         ; yes             ; Auto-Generated Megafunction                           ; D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/db/altsyncram_k8d1.tdf                         ;         ;
; db/altsyncram_ub61.tdf                         ; yes             ; Auto-Generated Megafunction                           ; D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/db/altsyncram_ub61.tdf                         ;         ;
; db/mbcore.ram0_bios_23f85c.hdl.mif             ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/db/mbcore.ram0_bios_23f85c.hdl.mif             ;         ;
; db/altsyncram_39i1.tdf                         ; yes             ; Auto-Generated Megafunction                           ; D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/db/altsyncram_39i1.tdf                         ;         ;
; db/mbcore.ram0_uartcontroller_34878c75.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/db/mbcore.ram0_uartcontroller_34878c75.hdl.mif ;         ;
; db/altsyncram_g9d1.tdf                         ; yes             ; Auto-Generated Megafunction                           ; D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/db/altsyncram_g9d1.tdf                         ;         ;
; db/altsyncram_7361.tdf                         ; yes             ; Auto-Generated Megafunction                           ; D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/db/altsyncram_7361.tdf                         ;         ;
; db/mbcore.ram0_hd_91e.hdl.mif                  ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/db/mbcore.ram0_hd_91e.hdl.mif                  ;         ;
; lpm_divide.tdf                                 ; yes             ; Megafunction                                          ; d:/maira/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_divide.tdf                      ;         ;
; abs_divider.inc                                ; yes             ; Megafunction                                          ; d:/maira/intelfpga_lite/17.1/quartus/libraries/megafunctions/abs_divider.inc                     ;         ;
; sign_div_unsign.inc                            ; yes             ; Megafunction                                          ; d:/maira/intelfpga_lite/17.1/quartus/libraries/megafunctions/sign_div_unsign.inc                 ;         ;
; db/lpm_divide_lkm.tdf                          ; yes             ; Auto-Generated Megafunction                           ; D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/db/lpm_divide_lkm.tdf                          ;         ;
; db/sign_div_unsign_dnh.tdf                     ; yes             ; Auto-Generated Megafunction                           ; D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/db/sign_div_unsign_dnh.tdf                     ;         ;
; db/alt_u_div_eaf.tdf                           ; yes             ; Auto-Generated Megafunction                           ; D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/db/alt_u_div_eaf.tdf                           ;         ;
; db/add_sub_7pc.tdf                             ; yes             ; Auto-Generated Megafunction                           ; D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/db/add_sub_7pc.tdf                             ;         ;
; db/add_sub_8pc.tdf                             ; yes             ; Auto-Generated Megafunction                           ; D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/db/add_sub_8pc.tdf                             ;         ;
; db/lpm_divide_kcm.tdf                          ; yes             ; Auto-Generated Megafunction                           ; D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/db/lpm_divide_kcm.tdf                          ;         ;
; db/sign_div_unsign_9nh.tdf                     ; yes             ; Auto-Generated Megafunction                           ; D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/db/sign_div_unsign_9nh.tdf                     ;         ;
; db/alt_u_div_6af.tdf                           ; yes             ; Auto-Generated Megafunction                           ; D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/db/alt_u_div_6af.tdf                           ;         ;
; lpm_mult.tdf                                   ; yes             ; Megafunction                                          ; d:/maira/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf                        ;         ;
; lpm_add_sub.inc                                ; yes             ; Megafunction                                          ; d:/maira/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.inc                     ;         ;
; multcore.inc                                   ; yes             ; Megafunction                                          ; d:/maira/intelfpga_lite/17.1/quartus/libraries/megafunctions/multcore.inc                        ;         ;
; bypassff.inc                                   ; yes             ; Megafunction                                          ; d:/maira/intelfpga_lite/17.1/quartus/libraries/megafunctions/bypassff.inc                        ;         ;
; altshift.inc                                   ; yes             ; Megafunction                                          ; d:/maira/intelfpga_lite/17.1/quartus/libraries/megafunctions/altshift.inc                        ;         ;
; db/mult_7dt.tdf                                ; yes             ; Auto-Generated Megafunction                           ; D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/db/mult_7dt.tdf                                ;         ;
; db/lpm_divide_gkm.tdf                          ; yes             ; Auto-Generated Megafunction                           ; D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/db/lpm_divide_gkm.tdf                          ;         ;
+------------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                        ;
+---------------------------------------------+--------------------------------------+
; Resource                                    ; Usage                                ;
+---------------------------------------------+--------------------------------------+
; Estimated Total logic elements              ; 13,852                               ;
;                                             ;                                      ;
; Total combinational functions               ; 9786                                 ;
; Logic element usage by number of LUT inputs ;                                      ;
;     -- 4 input functions                    ; 5272                                 ;
;     -- 3 input functions                    ; 3761                                 ;
;     -- <=2 input functions                  ; 753                                  ;
;                                             ;                                      ;
; Logic elements by mode                      ;                                      ;
;     -- normal mode                          ; 7637                                 ;
;     -- arithmetic mode                      ; 2149                                 ;
;                                             ;                                      ;
; Total registers                             ; 4631                                 ;
;     -- Dedicated logic registers            ; 4631                                 ;
;     -- I/O registers                        ; 0                                    ;
;                                             ;                                      ;
; I/O pins                                    ; 215                                  ;
; Total memory bits                           ; 462912                               ;
;                                             ;                                      ;
; Embedded Multiplier 9-bit elements          ; 2                                    ;
;                                             ;                                      ;
; Maximum fan-out node                        ; core:core_a|Temporizador:temp|clockT ;
; Maximum fan-out                             ; 3307                                 ;
; Total fan-out                               ; 50417                                ;
; Average fan-out                             ; 3.36                                 ;
+---------------------------------------------+--------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                             ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                              ; Entity Name         ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |top_level_arch                              ; 9786 (1)            ; 4631 (0)                  ; 462912      ; 2            ; 0       ; 1         ; 215  ; 0            ; |top_level_arch                                                                                                                                                  ; top_level_arch      ; work         ;
;    |UARTModule:Module_A|                     ; 2257 (0)            ; 1182 (0)                  ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_arch|UARTModule:Module_A                                                                                                                              ; UARTModule          ; work         ;
;       |RXSampler:sampler|                    ; 33 (33)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_arch|UARTModule:Module_A|RXSampler:sampler                                                                                                            ; RXSampler           ; work         ;
;       |UARTClockGenerator:clock_gen|         ; 1278 (190)          ; 91 (91)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_arch|UARTModule:Module_A|UARTClockGenerator:clock_gen                                                                                                 ; UARTClockGenerator  ; work         ;
;          |lpm_divide:Div0|                   ; 1088 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_arch|UARTModule:Module_A|UARTClockGenerator:clock_gen|lpm_divide:Div0                                                                                 ; lpm_divide          ; work         ;
;             |lpm_divide_gkm:auto_generated|  ; 1088 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_arch|UARTModule:Module_A|UARTClockGenerator:clock_gen|lpm_divide:Div0|lpm_divide_gkm:auto_generated                                                   ; lpm_divide_gkm      ; work         ;
;                |sign_div_unsign_9nh:divider| ; 1088 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_arch|UARTModule:Module_A|UARTClockGenerator:clock_gen|lpm_divide:Div0|lpm_divide_gkm:auto_generated|sign_div_unsign_9nh:divider                       ; sign_div_unsign_9nh ; work         ;
;                   |alt_u_div_6af:divider|    ; 1088 (1088)         ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_arch|UARTModule:Module_A|UARTClockGenerator:clock_gen|lpm_divide:Div0|lpm_divide_gkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider ; alt_u_div_6af       ; work         ;
;       |UARTController:controller|            ; 946 (946)           ; 1079 (1079)               ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_arch|UARTModule:Module_A|UARTController:controller                                                                                                    ; UARTController      ; work         ;
;          |altsyncram:buffer_rtl_0|           ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_arch|UARTModule:Module_A|UARTController:controller|altsyncram:buffer_rtl_0                                                                            ; altsyncram          ; work         ;
;             |altsyncram_39i1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_arch|UARTModule:Module_A|UARTController:controller|altsyncram:buffer_rtl_0|altsyncram_39i1:auto_generated                                             ; altsyncram_39i1     ; work         ;
;    |UARTModule:Module_B|                     ; 2269 (0)            ; 1182 (0)                  ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_arch|UARTModule:Module_B                                                                                                                              ; UARTModule          ; work         ;
;       |RXSampler:sampler|                    ; 33 (33)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_arch|UARTModule:Module_B|RXSampler:sampler                                                                                                            ; RXSampler           ; work         ;
;       |UARTClockGenerator:clock_gen|         ; 1277 (189)          ; 91 (91)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_arch|UARTModule:Module_B|UARTClockGenerator:clock_gen                                                                                                 ; UARTClockGenerator  ; work         ;
;          |lpm_divide:Div0|                   ; 1088 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_arch|UARTModule:Module_B|UARTClockGenerator:clock_gen|lpm_divide:Div0                                                                                 ; lpm_divide          ; work         ;
;             |lpm_divide_gkm:auto_generated|  ; 1088 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_arch|UARTModule:Module_B|UARTClockGenerator:clock_gen|lpm_divide:Div0|lpm_divide_gkm:auto_generated                                                   ; lpm_divide_gkm      ; work         ;
;                |sign_div_unsign_9nh:divider| ; 1088 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_arch|UARTModule:Module_B|UARTClockGenerator:clock_gen|lpm_divide:Div0|lpm_divide_gkm:auto_generated|sign_div_unsign_9nh:divider                       ; sign_div_unsign_9nh ; work         ;
;                   |alt_u_div_6af:divider|    ; 1088 (1088)         ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_arch|UARTModule:Module_B|UARTClockGenerator:clock_gen|lpm_divide:Div0|lpm_divide_gkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider ; alt_u_div_6af       ; work         ;
;       |UARTController:controller|            ; 959 (959)           ; 1079 (1079)               ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_arch|UARTModule:Module_B|UARTController:controller                                                                                                    ; UARTController      ; work         ;
;          |altsyncram:buffer_rtl_0|           ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_arch|UARTModule:Module_B|UARTController:controller|altsyncram:buffer_rtl_0                                                                            ; altsyncram          ; work         ;
;             |altsyncram_39i1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_arch|UARTModule:Module_B|UARTController:controller|altsyncram:buffer_rtl_0|altsyncram_39i1:auto_generated                                             ; altsyncram_39i1     ; work         ;
;    |core:core_a|                             ; 5259 (0)            ; 2267 (0)                  ; 460864      ; 2            ; 0       ; 1         ; 0    ; 0            ; |top_level_arch|core:core_a                                                                                                                                      ; core                ; work         ;
;       |ADDRESS_SET:address_set|              ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_arch|core:core_a|ADDRESS_SET:address_set                                                                                                              ; ADDRESS_SET         ; work         ;
;       |BIOS:bios|                            ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_arch|core:core_a|BIOS:bios                                                                                                                            ; BIOS                ; work         ;
;          |altsyncram:bios_rtl_0|             ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_arch|core:core_a|BIOS:bios|altsyncram:bios_rtl_0                                                                                                      ; altsyncram          ; work         ;
;             |altsyncram_ub61:auto_generated| ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_arch|core:core_a|BIOS:bios|altsyncram:bios_rtl_0|altsyncram_ub61:auto_generated                                                                       ; altsyncram_ub61     ; work         ;
;       |BancoREG:breg|                        ; 2561 (2561)         ; 2048 (2048)               ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_arch|core:core_a|BancoREG:breg                                                                                                                        ; BancoREG            ; work         ;
;       |DataMem:dmem|                         ; 5 (5)               ; 128 (128)                 ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_arch|core:core_a|DataMem:dmem                                                                                                                         ; DataMem             ; work         ;
;          |altsyncram:MEMORIA_rtl_0|          ; 0 (0)               ; 0 (0)                     ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_arch|core:core_a|DataMem:dmem|altsyncram:MEMORIA_rtl_0                                                                                                ; altsyncram          ; work         ;
;             |altsyncram_g9d1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_arch|core:core_a|DataMem:dmem|altsyncram:MEMORIA_rtl_0|altsyncram_g9d1:auto_generated                                                                 ; altsyncram_g9d1     ; work         ;
;       |HD:hd|                                ; 0 (0)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_arch|core:core_a|HD:hd                                                                                                                                ; HD                  ; work         ;
;          |altsyncram:hd_rtl_0|               ; 0 (0)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_arch|core:core_a|HD:hd|altsyncram:hd_rtl_0                                                                                                            ; altsyncram          ; work         ;
;             |altsyncram_7361:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_arch|core:core_a|HD:hd|altsyncram:hd_rtl_0|altsyncram_7361:auto_generated                                                                             ; altsyncram_7361     ; work         ;
;       |INTERRUPTION_MODULE:int_module|       ; 6 (6)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_arch|core:core_a|INTERRUPTION_MODULE:int_module                                                                                                       ; INTERRUPTION_MODULE ; work         ;
;       |InstructionMem:instmem|               ; 1 (1)               ; 0 (0)                     ; 65600       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_arch|core:core_a|InstructionMem:instmem                                                                                                               ; InstructionMem      ; work         ;
;          |altsyncram:ROM_OS_rtl_0|           ; 0 (0)               ; 0 (0)                     ; 32800       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_arch|core:core_a|InstructionMem:instmem|altsyncram:ROM_OS_rtl_0                                                                                       ; altsyncram          ; work         ;
;             |altsyncram_k8d1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 32800       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_arch|core:core_a|InstructionMem:instmem|altsyncram:ROM_OS_rtl_0|altsyncram_k8d1:auto_generated                                                        ; altsyncram_k8d1     ; work         ;
;          |altsyncram:ROM_PROC_rtl_0|         ; 0 (0)               ; 0 (0)                     ; 32800       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_arch|core:core_a|InstructionMem:instmem|altsyncram:ROM_PROC_rtl_0                                                                                     ; altsyncram          ; work         ;
;             |altsyncram_k8d1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 32800       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_arch|core:core_a|InstructionMem:instmem|altsyncram:ROM_PROC_rtl_0|altsyncram_k8d1:auto_generated                                                      ; altsyncram_k8d1     ; work         ;
;       |MUX_ALU:mux_alu|                      ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_arch|core:core_a|MUX_ALU:mux_alu                                                                                                                      ; MUX_ALU             ; work         ;
;       |MUX_BIOS:mux_bios|                    ; 64 (64)             ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_arch|core:core_a|MUX_BIOS:mux_bios                                                                                                                    ; MUX_BIOS            ; work         ;
;       |MUX_HD:mux_hd|                        ; 333 (333)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_arch|core:core_a|MUX_HD:mux_hd                                                                                                                        ; MUX_HD              ; work         ;
;       |MUX_INPUT:input_mux|                  ; 44 (44)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_arch|core:core_a|MUX_INPUT:input_mux                                                                                                                  ; MUX_INPUT           ; work         ;
;       |MUX_JR:jr_mux|                        ; 25 (25)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_arch|core:core_a|MUX_JR:jr_mux                                                                                                                        ; MUX_JR              ; work         ;
;       |MUX_PRE_JUMP:pre_jump_mux|            ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_arch|core:core_a|MUX_PRE_JUMP:pre_jump_mux                                                                                                            ; MUX_PRE_JUMP        ; work         ;
;       |MUX_REGDEST:mux_regdest|              ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_arch|core:core_a|MUX_REGDEST:mux_regdest                                                                                                              ; MUX_REGDEST         ; work         ;
;       |PROCESS_DECODE:pdecoder|              ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_arch|core:core_a|PROCESS_DECODE:pdecoder                                                                                                              ; PROCESS_DECODE      ; work         ;
;       |PROCESS_KEEPER:keeper|                ; 33 (33)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_arch|core:core_a|PROCESS_KEEPER:keeper                                                                                                                ; PROCESS_KEEPER      ; work         ;
;       |Temporizador:temp|                    ; 45 (45)             ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_arch|core:core_a|Temporizador:temp                                                                                                                    ; Temporizador        ; work         ;
;       |alu:ula|                              ; 1992 (602)          ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top_level_arch|core:core_a|alu:ula                                                                                                                              ; alu                 ; work         ;
;          |lpm_divide:Div0|                   ; 291 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_arch|core:core_a|alu:ula|lpm_divide:Div0                                                                                                              ; lpm_divide          ; work         ;
;             |lpm_divide_lkm:auto_generated|  ; 291 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_arch|core:core_a|alu:ula|lpm_divide:Div0|lpm_divide_lkm:auto_generated                                                                                ; lpm_divide_lkm      ; work         ;
;                |sign_div_unsign_dnh:divider| ; 291 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_arch|core:core_a|alu:ula|lpm_divide:Div0|lpm_divide_lkm:auto_generated|sign_div_unsign_dnh:divider                                                    ; sign_div_unsign_dnh ; work         ;
;                   |alt_u_div_eaf:divider|    ; 291 (290)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_arch|core:core_a|alu:ula|lpm_divide:Div0|lpm_divide_lkm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider                              ; alt_u_div_eaf       ; work         ;
;                      |add_sub_8pc:add_sub_1| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_arch|core:core_a|alu:ula|lpm_divide:Div0|lpm_divide_lkm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider|add_sub_8pc:add_sub_1        ; add_sub_8pc         ; work         ;
;          |lpm_divide:Mod0|                   ; 1099 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_arch|core:core_a|alu:ula|lpm_divide:Mod0                                                                                                              ; lpm_divide          ; work         ;
;             |lpm_divide_kcm:auto_generated|  ; 1099 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_arch|core:core_a|alu:ula|lpm_divide:Mod0|lpm_divide_kcm:auto_generated                                                                                ; lpm_divide_kcm      ; work         ;
;                |sign_div_unsign_9nh:divider| ; 1099 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_arch|core:core_a|alu:ula|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider                                                    ; sign_div_unsign_9nh ; work         ;
;                   |alt_u_div_6af:divider|    ; 1099 (1098)         ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_arch|core:core_a|alu:ula|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider                              ; alt_u_div_6af       ; work         ;
;                      |add_sub_8pc:add_sub_1| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_arch|core:core_a|alu:ula|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_8pc:add_sub_1        ; add_sub_8pc         ; work         ;
;          |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top_level_arch|core:core_a|alu:ula|lpm_mult:Mult0                                                                                                               ; lpm_mult            ; work         ;
;             |mult_7dt:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top_level_arch|core:core_a|alu:ula|lpm_mult:Mult0|mult_7dt:auto_generated                                                                                       ; mult_7dt            ; work         ;
;       |controlUnit:control|                  ; 57 (57)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_arch|core:core_a|controlUnit:control                                                                                                                  ; controlUnit         ; work         ;
;       |pc:PC|                                ; 33 (33)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_arch|core:core_a|pc:PC                                                                                                                                ; pc                  ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------------------------------+
; Name                                                                                                            ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                            ;
+-----------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------------------------------+
; UARTModule:Module_A|UARTController:controller|altsyncram:buffer_rtl_0|altsyncram_39i1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 1            ; 128          ; 8            ; 1024   ; db/MBCORE.ram0_UARTController_34878c75.hdl.mif ;
; UARTModule:Module_B|UARTController:controller|altsyncram:buffer_rtl_0|altsyncram_39i1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 1            ; 128          ; 8            ; 1024   ; db/MBCORE.ram0_UARTController_34878c75.hdl.mif ;
; core:core_a|BIOS:bios|altsyncram:bios_rtl_0|altsyncram_ub61:auto_generated|ALTSYNCRAM                           ; AUTO ; ROM              ; 64           ; 32           ; --           ; --           ; 2048   ; db/MBCORE.ram0_BIOS_23f85c.hdl.mif             ;
; core:core_a|DataMem:dmem|altsyncram:MEMORIA_rtl_0|altsyncram_g9d1:auto_generated|ALTSYNCRAM                     ; AUTO ; Simple Dual Port ; 8192         ; 32           ; 8192         ; 32           ; 262144 ; None                                           ;
; core:core_a|HD:hd|altsyncram:hd_rtl_0|altsyncram_7361:auto_generated|ALTSYNCRAM                                 ; AUTO ; ROM              ; 4096         ; 32           ; --           ; --           ; 131072 ; db/MBCORE.ram0_HD_91e.hdl.mif                  ;
; core:core_a|InstructionMem:instmem|altsyncram:ROM_OS_rtl_0|altsyncram_k8d1:auto_generated|ALTSYNCRAM            ; AUTO ; Simple Dual Port ; 1025         ; 32           ; 1025         ; 32           ; 32800  ; None                                           ;
; core:core_a|InstructionMem:instmem|altsyncram:ROM_PROC_rtl_0|altsyncram_k8d1:auto_generated|ALTSYNCRAM          ; AUTO ; Simple Dual Port ; 1025         ; 32           ; 1025         ; 32           ; 32800  ; None                                           ;
+-----------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 1           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 2           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 1           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_level_arch|UARTModule:Module_B|RXSampler:sampler|sampling_state                              ;
+----------------------------+----------------------------+----------------------------+----------------------------+
; Name                       ; sampling_state.SAMPLE_STOP ; sampling_state.SAMPLE_FULL ; sampling_state.SAMPLE_HALF ;
+----------------------------+----------------------------+----------------------------+----------------------------+
; sampling_state.SAMPLE_STOP ; 0                          ; 0                          ; 0                          ;
; sampling_state.SAMPLE_HALF ; 1                          ; 0                          ; 1                          ;
; sampling_state.SAMPLE_FULL ; 1                          ; 1                          ; 0                          ;
+----------------------------+----------------------------+----------------------------+----------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------+
; State Machine - |top_level_arch|UARTModule:Module_B|UARTController:controller|write_state ;
+---------------------+------------------+--------------------+-----------------------------+
; Name                ; write_state.IDLE ; write_state.PARITY ; write_state.WRITING         ;
+---------------------+------------------+--------------------+-----------------------------+
; write_state.IDLE    ; 0                ; 0                  ; 0                           ;
; write_state.WRITING ; 1                ; 0                  ; 1                           ;
; write_state.PARITY  ; 1                ; 1                  ; 0                           ;
+---------------------+------------------+--------------------+-----------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------+
; State Machine - |top_level_arch|UARTModule:Module_B|UARTController:controller|read_state          ;
+--------------------+-------------------+-------------------+--------------------+-----------------+
; Name               ; read_state.ENDING ; read_state.PARITY ; read_state.READING ; read_state.IDLE ;
+--------------------+-------------------+-------------------+--------------------+-----------------+
; read_state.IDLE    ; 0                 ; 0                 ; 0                  ; 0               ;
; read_state.READING ; 0                 ; 0                 ; 1                  ; 1               ;
; read_state.PARITY  ; 0                 ; 1                 ; 0                  ; 1               ;
; read_state.ENDING  ; 1                 ; 0                 ; 0                  ; 1               ;
+--------------------+-------------------+-------------------+--------------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_level_arch|UARTModule:Module_A|RXSampler:sampler|sampling_state                              ;
+----------------------------+----------------------------+----------------------------+----------------------------+
; Name                       ; sampling_state.SAMPLE_STOP ; sampling_state.SAMPLE_FULL ; sampling_state.SAMPLE_HALF ;
+----------------------------+----------------------------+----------------------------+----------------------------+
; sampling_state.SAMPLE_STOP ; 0                          ; 0                          ; 0                          ;
; sampling_state.SAMPLE_HALF ; 1                          ; 0                          ; 1                          ;
; sampling_state.SAMPLE_FULL ; 1                          ; 1                          ; 0                          ;
+----------------------------+----------------------------+----------------------------+----------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------+
; State Machine - |top_level_arch|UARTModule:Module_A|UARTController:controller|write_state ;
+---------------------+------------------+--------------------+-----------------------------+
; Name                ; write_state.IDLE ; write_state.PARITY ; write_state.WRITING         ;
+---------------------+------------------+--------------------+-----------------------------+
; write_state.IDLE    ; 0                ; 0                  ; 0                           ;
; write_state.WRITING ; 1                ; 0                  ; 1                           ;
; write_state.PARITY  ; 1                ; 1                  ; 0                           ;
+---------------------+------------------+--------------------+-----------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------+
; State Machine - |top_level_arch|UARTModule:Module_A|UARTController:controller|read_state          ;
+--------------------+-------------------+-------------------+--------------------+-----------------+
; Name               ; read_state.ENDING ; read_state.PARITY ; read_state.READING ; read_state.IDLE ;
+--------------------+-------------------+-------------------+--------------------+-----------------+
; read_state.IDLE    ; 0                 ; 0                 ; 0                  ; 0               ;
; read_state.READING ; 0                 ; 0                 ; 1                  ; 1               ;
; read_state.PARITY  ; 0                 ; 1                 ; 0                  ; 1               ;
; read_state.ENDING  ; 1                 ; 0                 ; 0                  ; 1               ;
+--------------------+-------------------+-------------------+--------------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                      ;
+-----------------------------------------------------+-------------------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal                       ; Free of Timing Hazards ;
+-----------------------------------------------------+-------------------------------------------+------------------------+
; core:core_a|MUX_INPUT:input_mux|saida[15]           ; core:core_a|MUX_INPUT:input_mux|saida[31] ; yes                    ;
; core:core_a|MUX_INPUT:input_mux|saida[14]           ; core:core_a|MUX_INPUT:input_mux|saida[31] ; yes                    ;
; core:core_a|MUX_INPUT:input_mux|saida[13]           ; core:core_a|MUX_INPUT:input_mux|saida[31] ; yes                    ;
; core:core_a|MUX_INPUT:input_mux|saida[12]           ; core:core_a|MUX_INPUT:input_mux|saida[31] ; yes                    ;
; core:core_a|MUX_INPUT:input_mux|saida[11]           ; core:core_a|MUX_INPUT:input_mux|saida[31] ; yes                    ;
; core:core_a|MUX_INPUT:input_mux|saida[10]           ; core:core_a|MUX_INPUT:input_mux|saida[31] ; yes                    ;
; core:core_a|MUX_INPUT:input_mux|saida[9]            ; core:core_a|MUX_INPUT:input_mux|saida[31] ; yes                    ;
; core:core_a|MUX_INPUT:input_mux|saida[8]            ; core:core_a|MUX_INPUT:input_mux|saida[31] ; yes                    ;
; core:core_a|MUX_INPUT:input_mux|saida[7]            ; core:core_a|MUX_INPUT:input_mux|saida[31] ; yes                    ;
; core:core_a|MUX_INPUT:input_mux|saida[6]            ; core:core_a|MUX_INPUT:input_mux|saida[31] ; yes                    ;
; core:core_a|MUX_INPUT:input_mux|saida[5]            ; core:core_a|MUX_INPUT:input_mux|saida[31] ; yes                    ;
; core:core_a|MUX_INPUT:input_mux|saida[4]            ; core:core_a|MUX_INPUT:input_mux|saida[31] ; yes                    ;
; core:core_a|MUX_INPUT:input_mux|saida[3]            ; core:core_a|MUX_INPUT:input_mux|saida[31] ; yes                    ;
; core:core_a|MUX_INPUT:input_mux|saida[2]            ; core:core_a|MUX_INPUT:input_mux|saida[31] ; yes                    ;
; core:core_a|MUX_INPUT:input_mux|saida[1]            ; core:core_a|MUX_INPUT:input_mux|saida[31] ; yes                    ;
; core:core_a|MUX_INPUT:input_mux|saida[0]            ; core:core_a|MUX_INPUT:input_mux|saida[31] ; yes                    ;
; Number of user-specified and inferred latches = 16  ;                                           ;                        ;
+-----------------------------------------------------+-------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                         ;
+-------------------------------------------------------------------+----------------------------------------+
; Register name                                                     ; Reason for Removal                     ;
+-------------------------------------------------------------------+----------------------------------------+
; core:core_a|MUX_BIOS:mux_bios|rst                                 ; Stuck at GND due to stuck port data_in ;
; core:core_a|INTERRUPTION_MODULE:int_module|intrpt_val[2..31]      ; Stuck at GND due to stuck port data_in ;
; UARTModule:Module_B|UARTClockGenerator:clock_gen|c_sample[0]      ; Stuck at GND due to stuck port data_in ;
; UARTModule:Module_A|UARTClockGenerator:clock_gen|c_sample[0]      ; Stuck at GND due to stuck port data_in ;
; UARTModule:Module_A|UARTClockGenerator:clock_gen|c[29..31]        ; Stuck at GND due to stuck port data_in ;
; UARTModule:Module_B|UARTClockGenerator:clock_gen|c[29..31]        ; Stuck at GND due to stuck port data_in ;
; UARTModule:Module_B|UARTClockGenerator:clock_gen|c_sample[29..31] ; Stuck at GND due to stuck port data_in ;
; UARTModule:Module_A|UARTClockGenerator:clock_gen|c_sample[29..31] ; Stuck at GND due to stuck port data_in ;
; UARTModule:Module_B|UARTController:controller|read_state~3        ; Lost fanout                            ;
; UARTModule:Module_B|UARTController:controller|read_state~4        ; Lost fanout                            ;
; UARTModule:Module_A|UARTController:controller|read_state~3        ; Lost fanout                            ;
; UARTModule:Module_A|UARTController:controller|read_state~4        ; Lost fanout                            ;
; Total Number of Removed Registers = 49                            ;                                        ;
+-------------------------------------------------------------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                               ;
+--------------------------------------------------------------+---------------------------+----------------------------------------------------------------+
; Register name                                                ; Reason for Removal        ; Registers Removed due to This Register                         ;
+--------------------------------------------------------------+---------------------------+----------------------------------------------------------------+
; UARTModule:Module_B|UARTClockGenerator:clock_gen|c_sample[0] ; Stuck at GND              ; UARTModule:Module_B|UARTClockGenerator:clock_gen|c_sample[29], ;
;                                                              ; due to stuck port data_in ; UARTModule:Module_B|UARTClockGenerator:clock_gen|c_sample[30], ;
;                                                              ;                           ; UARTModule:Module_B|UARTClockGenerator:clock_gen|c_sample[31]  ;
; UARTModule:Module_A|UARTClockGenerator:clock_gen|c_sample[0] ; Stuck at GND              ; UARTModule:Module_A|UARTClockGenerator:clock_gen|c_sample[29], ;
;                                                              ; due to stuck port data_in ; UARTModule:Module_A|UARTClockGenerator:clock_gen|c_sample[30], ;
;                                                              ;                           ; UARTModule:Module_A|UARTClockGenerator:clock_gen|c_sample[31]  ;
+--------------------------------------------------------------+---------------------------+----------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 4631  ;
; Number of registers using Synchronous Clear  ; 8     ;
; Number of registers using Synchronous Load   ; 18    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 4188  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------+
; Inverted Register Statistics                               ;
+--------------------------------------------------+---------+
; Inverted Register                                ; Fan out ;
+--------------------------------------------------+---------+
; UARTModule:Module_B|UARTController:controller|tx ; 5       ;
; UARTModule:Module_A|UARTController:controller|tx ; 5       ;
; UARTModule:Module_B|RXSampler:sampler|sampled_rx ; 7       ;
; UARTModule:Module_A|RXSampler:sampler|sampled_rx ; 7       ;
; Total number of inverted registers = 4           ;         ;
+--------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                       ;
+---------------------------------------------------------+---------------------------------------------------+------+
; Register Name                                           ; Megafunction                                      ; Type ;
+---------------------------------------------------------+---------------------------------------------------+------+
; core:core_a|InstructionMem:instmem|data_out_proc[0..31] ; core:core_a|InstructionMem:instmem|ROM_PROC_rtl_0 ; RAM  ;
; core:core_a|InstructionMem:instmem|data_out_os[0..31]   ; core:core_a|InstructionMem:instmem|ROM_OS_rtl_0   ; RAM  ;
; core:core_a|BIOS:bios|biosOut[0..31]                    ; core:core_a|BIOS:bios|bios_rtl_0                  ; RAM  ;
; core:core_a|DataMem:dmem|readDataOut[0..31]             ; core:core_a|DataMem:dmem|MEMORIA_rtl_0            ; RAM  ;
; core:core_a|HD:hd|hd_output[0..31]                      ; core:core_a|HD:hd|hd_rtl_0                        ; RAM  ;
+---------------------------------------------------------+---------------------------------------------------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------+
; 3:1                ; 21 bits   ; 42 LEs        ; 21 LEs               ; 21 LEs                 ; Yes        ; |top_level_arch|core:core_a|BancoREG:breg|registradores[31][26]                   ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |top_level_arch|core:core_a|BancoREG:breg|registradores[31][8]                    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top_level_arch|core:core_a|PROCESS_KEEPER:keeper|proc_num[29]                    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top_level_arch|core:core_a|BancoREG:breg|registradores[0][5]                     ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |top_level_arch|core:core_a|pc:PC|pc_os[7]                                        ;
; 8:1                ; 6 bits    ; 30 LEs        ; 12 LEs               ; 18 LEs                 ; Yes        ; |top_level_arch|UARTModule:Module_A|UARTController:controller|wb_data[5]          ;
; 8:1                ; 6 bits    ; 30 LEs        ; 12 LEs               ; 18 LEs                 ; Yes        ; |top_level_arch|UARTModule:Module_B|UARTController:controller|wb_data[3]          ;
; 4:1                ; 22 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |top_level_arch|core:core_a|BancoREG:breg|registradores[2][23]                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_level_arch|core:core_a|BancoREG:breg|registradores[2][2]                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top_level_arch|core:core_a|BancoREG:breg|registradores[2][0]                     ;
; 5:1                ; 10 bits   ; 30 LEs        ; 20 LEs               ; 10 LEs                 ; Yes        ; |top_level_arch|core:core_a|pc:PC|pc_proc[8]                                      ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top_level_arch|UARTModule:Module_B|RXSampler:sampler|bit_count[0]                ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top_level_arch|UARTModule:Module_A|RXSampler:sampler|bit_count[0]                ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top_level_arch|UARTModule:Module_B|RXSampler:sampler|sampling_counter[0]         ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top_level_arch|UARTModule:Module_A|RXSampler:sampler|sampling_counter[1]         ;
; 3:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |top_level_arch|core:core_a|MUX_BIOS:mux_bios|mux_output[14]                      ;
; 3:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; No         ; |top_level_arch|core:core_a|MUX_HD:mux_hd|saida[10]                               ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |top_level_arch|core:core_a|MUX_INPUT:input_mux|saida[12]                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top_level_arch|core:core_a|MUX_INPUT:input_mux|saida[7]                          ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_level_arch|UARTModule:Module_A|UARTClockGenerator:clock_gen|desired_baudrate ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_level_arch|UARTModule:Module_B|UARTClockGenerator:clock_gen|desired_baudrate ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |top_level_arch|core:core_a|MUX_JR:jr_mux|saida[9]                                ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |top_level_arch|core:core_a|BancoREG:breg|Mux33                                   ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |top_level_arch|core:core_a|BancoREG:breg|Mux20                                   ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |top_level_arch|UARTModule:Module_B|RXSampler:sampler|Selector6                   ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |top_level_arch|UARTModule:Module_A|RXSampler:sampler|Selector6                   ;
; 67:1               ; 5 bits    ; 220 LEs       ; 60 LEs               ; 160 LEs                ; No         ; |top_level_arch|core:core_a|alu:ula|Mux20                                         ;
; 68:1               ; 4 bits    ; 180 LEs       ; 48 LEs               ; 132 LEs                ; No         ; |top_level_arch|core:core_a|alu:ula|Mux24                                         ;
; 69:1               ; 3 bits    ; 138 LEs       ; 39 LEs               ; 99 LEs                 ; No         ; |top_level_arch|core:core_a|MUX_HD:mux_hd|saida[13]                               ;
; 69:1               ; 2 bits    ; 92 LEs        ; 28 LEs               ; 64 LEs                 ; No         ; |top_level_arch|core:core_a|alu:ula|Mux28                                         ;
; 69:1               ; 8 bits    ; 368 LEs       ; 96 LEs               ; 272 LEs                ; No         ; |top_level_arch|core:core_a|MUX_HD:mux_hd|saida[23]                               ;
; 70:1               ; 4 bits    ; 184 LEs       ; 52 LEs               ; 132 LEs                ; No         ; |top_level_arch|core:core_a|MUX_HD:mux_hd|saida[27]                               ;
; 71:1               ; 2 bits    ; 94 LEs        ; 28 LEs               ; 66 LEs                 ; No         ; |top_level_arch|core:core_a|MUX_HD:mux_hd|saida[29]                               ;
; 72:1               ; 2 bits    ; 96 LEs        ; 28 LEs               ; 68 LEs                 ; No         ; |top_level_arch|core:core_a|MUX_HD:mux_hd|saida[30]                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for core:core_a|InstructionMem:instmem|altsyncram:ROM_PROC_rtl_0|altsyncram_k8d1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for core:core_a|InstructionMem:instmem|altsyncram:ROM_OS_rtl_0|altsyncram_k8d1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for core:core_a|BIOS:bios|altsyncram:bios_rtl_0|altsyncram_ub61:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for UARTModule:Module_A|UARTController:controller|altsyncram:buffer_rtl_0|altsyncram_39i1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for UARTModule:Module_B|UARTController:controller|altsyncram:buffer_rtl_0|altsyncram_39i1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for core:core_a|DataMem:dmem|altsyncram:MEMORIA_rtl_0|altsyncram_g9d1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------+
; Assignment                      ; Value              ; From ; To                                        ;
+---------------------------------+--------------------+------+-------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                         ;
+---------------------------------+--------------------+------+-------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for core:core_a|HD:hd|altsyncram:hd_rtl_0|altsyncram_7361:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------+
; Assignment                      ; Value              ; From ; To                            ;
+---------------------------------+--------------------+------+-------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                             ;
+---------------------------------+--------------------+------+-------------------------------+


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UARTModule:Module_A|UARTController:controller ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; IDLE           ; 00    ; Unsigned Binary                                                   ;
; READING        ; 01    ; Unsigned Binary                                                   ;
; WRITING        ; 01    ; Unsigned Binary                                                   ;
; PARITY         ; 10    ; Unsigned Binary                                                   ;
; ENDING         ; 11    ; Unsigned Binary                                                   ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UARTModule:Module_A|UARTClockGenerator:clock_gen ;
+------------------+---------+------------------------------------------------------------------+
; Parameter Name   ; Value   ; Type                                                             ;
+------------------+---------+------------------------------------------------------------------+
; cycle_hz         ; 2500000 ; Signed Integer                                                   ;
; default_baudrate ; 50000   ; Signed Integer                                                   ;
; sampling_speed   ; 10      ; Signed Integer                                                   ;
+------------------+---------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UARTModule:Module_A|RXSampler:sampler ;
+---------------------+-------+------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                 ;
+---------------------+-------+------------------------------------------------------+
; SAMPLE_STOP         ; 00    ; Unsigned Binary                                      ;
; SAMPLE_HALF         ; 01    ; Unsigned Binary                                      ;
; SAMPLE_FULL         ; 10    ; Unsigned Binary                                      ;
; SAMPLING_COUNT_HALF ; 5     ; Signed Integer                                       ;
; SAMPLING_COUNT      ; 10    ; Signed Integer                                       ;
; MSG_LENGTH          ; 10    ; Signed Integer                                       ;
+---------------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:core_a|INTERRUPTION_MODULE:int_module ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:core_a|HD:hd ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                        ;
; ADDR_WIDTH     ; 15    ; Signed Integer                        ;
; MAX_PROC_NUM   ; 16    ; Signed Integer                        ;
; REGION         ; 2048  ; Signed Integer                        ;
; DISK_SIZE      ; 4096  ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:core_a|InstructionMem:instmem ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                         ;
; PAGE_WIDTH     ; 11    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:core_a|MUX_BIOS:mux_bios ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:core_a|BancoREG:breg ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:core_a|MEM_SHIFTER:mem_shifter ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; SHIFT          ; 1024  ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:core_a|DataMem:dmem ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; addr           ; 13    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UARTModule:Module_B|UARTController:controller ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; IDLE           ; 00    ; Unsigned Binary                                                   ;
; READING        ; 01    ; Unsigned Binary                                                   ;
; WRITING        ; 01    ; Unsigned Binary                                                   ;
; PARITY         ; 10    ; Unsigned Binary                                                   ;
; ENDING         ; 11    ; Unsigned Binary                                                   ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UARTModule:Module_B|UARTClockGenerator:clock_gen ;
+------------------+---------+------------------------------------------------------------------+
; Parameter Name   ; Value   ; Type                                                             ;
+------------------+---------+------------------------------------------------------------------+
; cycle_hz         ; 2500000 ; Signed Integer                                                   ;
; default_baudrate ; 50000   ; Signed Integer                                                   ;
; sampling_speed   ; 10      ; Signed Integer                                                   ;
+------------------+---------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UARTModule:Module_B|RXSampler:sampler ;
+---------------------+-------+------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                 ;
+---------------------+-------+------------------------------------------------------+
; SAMPLE_STOP         ; 00    ; Unsigned Binary                                      ;
; SAMPLE_HALF         ; 01    ; Unsigned Binary                                      ;
; SAMPLE_FULL         ; 10    ; Unsigned Binary                                      ;
; SAMPLING_COUNT_HALF ; 5     ; Signed Integer                                       ;
; SAMPLING_COUNT      ; 10    ; Signed Integer                                       ;
; MSG_LENGTH          ; 10    ; Signed Integer                                       ;
+---------------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: core:core_a|InstructionMem:instmem|altsyncram:ROM_PROC_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                              ;
+------------------------------------+----------------------+---------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                           ;
; WIDTH_A                            ; 32                   ; Untyped                                           ;
; WIDTHAD_A                          ; 11                   ; Untyped                                           ;
; NUMWORDS_A                         ; 1025                 ; Untyped                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WIDTH_B                            ; 32                   ; Untyped                                           ;
; WIDTHAD_B                          ; 11                   ; Untyped                                           ;
; NUMWORDS_B                         ; 1025                 ; Untyped                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                           ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                           ;
; CBXI_PARAMETER                     ; altsyncram_k8d1      ; Untyped                                           ;
+------------------------------------+----------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: core:core_a|InstructionMem:instmem|altsyncram:ROM_OS_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                            ;
+------------------------------------+----------------------+-------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                         ;
; WIDTH_A                            ; 32                   ; Untyped                                         ;
; WIDTHAD_A                          ; 11                   ; Untyped                                         ;
; NUMWORDS_A                         ; 1025                 ; Untyped                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WIDTH_B                            ; 32                   ; Untyped                                         ;
; WIDTHAD_B                          ; 11                   ; Untyped                                         ;
; NUMWORDS_B                         ; 1025                 ; Untyped                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                         ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                         ;
; CBXI_PARAMETER                     ; altsyncram_k8d1      ; Untyped                                         ;
+------------------------------------+----------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: core:core_a|BIOS:bios|altsyncram:bios_rtl_0 ;
+------------------------------------+------------------------------------+--------------------+
; Parameter Name                     ; Value                              ; Type               ;
+------------------------------------+------------------------------------+--------------------+
; BYTE_SIZE_BLOCK                    ; 8                                  ; Untyped            ;
; AUTO_CARRY_CHAINS                  ; ON                                 ; AUTO_CARRY         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                ; IGNORE_CARRY       ;
; AUTO_CASCADE_CHAINS                ; ON                                 ; AUTO_CASCADE       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                ; IGNORE_CASCADE     ;
; WIDTH_BYTEENA                      ; 1                                  ; Untyped            ;
; OPERATION_MODE                     ; ROM                                ; Untyped            ;
; WIDTH_A                            ; 32                                 ; Untyped            ;
; WIDTHAD_A                          ; 6                                  ; Untyped            ;
; NUMWORDS_A                         ; 64                                 ; Untyped            ;
; OUTDATA_REG_A                      ; UNREGISTERED                       ; Untyped            ;
; ADDRESS_ACLR_A                     ; NONE                               ; Untyped            ;
; OUTDATA_ACLR_A                     ; NONE                               ; Untyped            ;
; WRCONTROL_ACLR_A                   ; NONE                               ; Untyped            ;
; INDATA_ACLR_A                      ; NONE                               ; Untyped            ;
; BYTEENA_ACLR_A                     ; NONE                               ; Untyped            ;
; WIDTH_B                            ; 1                                  ; Untyped            ;
; WIDTHAD_B                          ; 1                                  ; Untyped            ;
; NUMWORDS_B                         ; 1                                  ; Untyped            ;
; INDATA_REG_B                       ; CLOCK1                             ; Untyped            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                             ; Untyped            ;
; RDCONTROL_REG_B                    ; CLOCK1                             ; Untyped            ;
; ADDRESS_REG_B                      ; CLOCK1                             ; Untyped            ;
; OUTDATA_REG_B                      ; UNREGISTERED                       ; Untyped            ;
; BYTEENA_REG_B                      ; CLOCK1                             ; Untyped            ;
; INDATA_ACLR_B                      ; NONE                               ; Untyped            ;
; WRCONTROL_ACLR_B                   ; NONE                               ; Untyped            ;
; ADDRESS_ACLR_B                     ; NONE                               ; Untyped            ;
; OUTDATA_ACLR_B                     ; NONE                               ; Untyped            ;
; RDCONTROL_ACLR_B                   ; NONE                               ; Untyped            ;
; BYTEENA_ACLR_B                     ; NONE                               ; Untyped            ;
; WIDTH_BYTEENA_A                    ; 1                                  ; Untyped            ;
; WIDTH_BYTEENA_B                    ; 1                                  ; Untyped            ;
; RAM_BLOCK_TYPE                     ; AUTO                               ; Untyped            ;
; BYTE_SIZE                          ; 8                                  ; Untyped            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                          ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ               ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ               ; Untyped            ;
; INIT_FILE                          ; db/MBCORE.ram0_BIOS_23f85c.hdl.mif ; Untyped            ;
; INIT_FILE_LAYOUT                   ; PORT_A                             ; Untyped            ;
; MAXIMUM_DEPTH                      ; 0                                  ; Untyped            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                             ; Untyped            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                             ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                             ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                             ; Untyped            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                    ; Untyped            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                    ; Untyped            ;
; ENABLE_ECC                         ; FALSE                              ; Untyped            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                              ; Untyped            ;
; WIDTH_ECCSTATUS                    ; 3                                  ; Untyped            ;
; DEVICE_FAMILY                      ; Cyclone IV E                       ; Untyped            ;
; CBXI_PARAMETER                     ; altsyncram_ub61                    ; Untyped            ;
+------------------------------------+------------------------------------+--------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: UARTModule:Module_A|UARTController:controller|altsyncram:buffer_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------+
; Parameter Name                     ; Value                                          ; Type                             ;
+------------------------------------+------------------------------------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                          ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                          ;
; WIDTH_A                            ; 1                                              ; Untyped                          ;
; WIDTHAD_A                          ; 10                                             ; Untyped                          ;
; NUMWORDS_A                         ; 1024                                           ; Untyped                          ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                          ;
; WIDTH_B                            ; 8                                              ; Untyped                          ;
; WIDTHAD_B                          ; 7                                              ; Untyped                          ;
; NUMWORDS_B                         ; 128                                            ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1                                         ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK1                                         ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                          ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                          ;
; BYTE_SIZE                          ; 8                                              ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                      ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                          ;
; INIT_FILE                          ; db/MBCORE.ram0_UARTController_34878c75.hdl.mif ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone IV E                                   ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_39i1                                ; Untyped                          ;
+------------------------------------+------------------------------------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: UARTModule:Module_B|UARTController:controller|altsyncram:buffer_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------+
; Parameter Name                     ; Value                                          ; Type                             ;
+------------------------------------+------------------------------------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                          ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                          ;
; WIDTH_A                            ; 1                                              ; Untyped                          ;
; WIDTHAD_A                          ; 10                                             ; Untyped                          ;
; NUMWORDS_A                         ; 1024                                           ; Untyped                          ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                          ;
; WIDTH_B                            ; 8                                              ; Untyped                          ;
; WIDTHAD_B                          ; 7                                              ; Untyped                          ;
; NUMWORDS_B                         ; 128                                            ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1                                         ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK1                                         ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                          ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                          ;
; BYTE_SIZE                          ; 8                                              ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                      ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                          ;
; INIT_FILE                          ; db/MBCORE.ram0_UARTController_34878c75.hdl.mif ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone IV E                                   ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_39i1                                ; Untyped                          ;
+------------------------------------+------------------------------------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: core:core_a|DataMem:dmem|altsyncram:MEMORIA_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------+
; Parameter Name                     ; Value                ; Type                                   ;
+------------------------------------+----------------------+----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                ;
; WIDTH_A                            ; 32                   ; Untyped                                ;
; WIDTHAD_A                          ; 13                   ; Untyped                                ;
; NUMWORDS_A                         ; 8192                 ; Untyped                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                ;
; WIDTH_B                            ; 32                   ; Untyped                                ;
; WIDTHAD_B                          ; 13                   ; Untyped                                ;
; NUMWORDS_B                         ; 8192                 ; Untyped                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                ;
; CBXI_PARAMETER                     ; altsyncram_g9d1      ; Untyped                                ;
+------------------------------------+----------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: core:core_a|HD:hd|altsyncram:hd_rtl_0 ;
+------------------------------------+-------------------------------+-------------------+
; Parameter Name                     ; Value                         ; Type              ;
+------------------------------------+-------------------------------+-------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped           ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY        ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY      ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE    ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped           ;
; OPERATION_MODE                     ; ROM                           ; Untyped           ;
; WIDTH_A                            ; 32                            ; Untyped           ;
; WIDTHAD_A                          ; 12                            ; Untyped           ;
; NUMWORDS_A                         ; 4096                          ; Untyped           ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped           ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped           ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped           ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped           ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped           ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped           ;
; WIDTH_B                            ; 1                             ; Untyped           ;
; WIDTHAD_B                          ; 1                             ; Untyped           ;
; NUMWORDS_B                         ; 1                             ; Untyped           ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped           ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped           ;
; ADDRESS_REG_B                      ; CLOCK1                        ; Untyped           ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped           ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped           ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped           ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped           ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped           ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped           ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped           ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped           ;
; WIDTH_BYTEENA_A                    ; 1                             ; Untyped           ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped           ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped           ;
; BYTE_SIZE                          ; 8                             ; Untyped           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped           ;
; INIT_FILE                          ; db/MBCORE.ram0_HD_91e.hdl.mif ; Untyped           ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped           ;
; MAXIMUM_DEPTH                      ; 0                             ; Untyped           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                        ; Untyped           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                        ; Untyped           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped           ;
; ENABLE_ECC                         ; FALSE                         ; Untyped           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped           ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped           ;
; DEVICE_FAMILY                      ; Cyclone IV E                  ; Untyped           ;
; CBXI_PARAMETER                     ; altsyncram_7361               ; Untyped           ;
+------------------------------------+-------------------------------+-------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: core:core_a|alu:ula|lpm_divide:Div0 ;
+------------------------+----------------+--------------------------------------------+
; Parameter Name         ; Value          ; Type                                       ;
+------------------------+----------------+--------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                    ;
; LPM_WIDTHD             ; 16             ; Untyped                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                    ;
; CBXI_PARAMETER         ; lpm_divide_lkm ; Untyped                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                             ;
+------------------------+----------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: core:core_a|alu:ula|lpm_divide:Mod0 ;
+------------------------+----------------+--------------------------------------------+
; Parameter Name         ; Value          ; Type                                       ;
+------------------------+----------------+--------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                    ;
; LPM_WIDTHD             ; 32             ; Untyped                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                    ;
; CBXI_PARAMETER         ; lpm_divide_kcm ; Untyped                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                             ;
+------------------------+----------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: core:core_a|alu:ula|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16           ; Untyped             ;
; LPM_WIDTHB                                     ; 16           ; Untyped             ;
; LPM_WIDTHP                                     ; 32           ; Untyped             ;
; LPM_WIDTHR                                     ; 32           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_7dt     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: UARTModule:Module_A|UARTClockGenerator:clock_gen|lpm_divide:Div0 ;
+------------------------+----------------+-------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                    ;
+------------------------+----------------+-------------------------------------------------------------------------+
; LPM_WIDTHN             ; 22             ; Untyped                                                                 ;
; LPM_WIDTHD             ; 32             ; Untyped                                                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                 ;
; CBXI_PARAMETER         ; lpm_divide_gkm ; Untyped                                                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                          ;
+------------------------+----------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: UARTModule:Module_B|UARTClockGenerator:clock_gen|lpm_divide:Div0 ;
+------------------------+----------------+-------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                    ;
+------------------------+----------------+-------------------------------------------------------------------------+
; LPM_WIDTHN             ; 22             ; Untyped                                                                 ;
; LPM_WIDTHD             ; 32             ; Untyped                                                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                 ;
; CBXI_PARAMETER         ; lpm_divide_gkm ; Untyped                                                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                          ;
+------------------------+----------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                  ;
+-------------------------------------------+-----------------------------------------------------------------------+
; Name                                      ; Value                                                                 ;
+-------------------------------------------+-----------------------------------------------------------------------+
; Number of entity instances                ; 7                                                                     ;
; Entity Instance                           ; core:core_a|InstructionMem:instmem|altsyncram:ROM_PROC_rtl_0          ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                             ;
;     -- WIDTH_A                            ; 32                                                                    ;
;     -- NUMWORDS_A                         ; 1025                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                          ;
;     -- WIDTH_B                            ; 32                                                                    ;
;     -- NUMWORDS_B                         ; 1025                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; core:core_a|InstructionMem:instmem|altsyncram:ROM_OS_rtl_0            ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                             ;
;     -- WIDTH_A                            ; 32                                                                    ;
;     -- NUMWORDS_A                         ; 1025                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                          ;
;     -- WIDTH_B                            ; 32                                                                    ;
;     -- NUMWORDS_B                         ; 1025                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; core:core_a|BIOS:bios|altsyncram:bios_rtl_0                           ;
;     -- OPERATION_MODE                     ; ROM                                                                   ;
;     -- WIDTH_A                            ; 32                                                                    ;
;     -- NUMWORDS_A                         ; 64                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                          ;
;     -- WIDTH_B                            ; 1                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; UARTModule:Module_A|UARTController:controller|altsyncram:buffer_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                             ;
;     -- WIDTH_A                            ; 1                                                                     ;
;     -- NUMWORDS_A                         ; 1024                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                          ;
;     -- WIDTH_B                            ; 8                                                                     ;
;     -- NUMWORDS_B                         ; 128                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; UARTModule:Module_B|UARTController:controller|altsyncram:buffer_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                             ;
;     -- WIDTH_A                            ; 1                                                                     ;
;     -- NUMWORDS_A                         ; 1024                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                          ;
;     -- WIDTH_B                            ; 8                                                                     ;
;     -- NUMWORDS_B                         ; 128                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; core:core_a|DataMem:dmem|altsyncram:MEMORIA_rtl_0                     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                             ;
;     -- WIDTH_A                            ; 32                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                          ;
;     -- WIDTH_B                            ; 32                                                                    ;
;     -- NUMWORDS_B                         ; 8192                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; core:core_a|HD:hd|altsyncram:hd_rtl_0                                 ;
;     -- OPERATION_MODE                     ; ROM                                                                   ;
;     -- WIDTH_A                            ; 32                                                                    ;
;     -- NUMWORDS_A                         ; 4096                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                          ;
;     -- WIDTH_B                            ; 1                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
+-------------------------------------------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                             ;
+---------------------------------------+------------------------------------+
; Name                                  ; Value                              ;
+---------------------------------------+------------------------------------+
; Number of entity instances            ; 1                                  ;
; Entity Instance                       ; core:core_a|alu:ula|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                                 ;
;     -- LPM_WIDTHB                     ; 16                                 ;
;     -- LPM_WIDTHP                     ; 32                                 ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                 ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                 ;
;     -- USE_EAB                        ; OFF                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                 ;
+---------------------------------------+------------------------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "UARTModule:Module_B" ;
+----------+-------+----------+-------------------+
; Port     ; Type  ; Severity ; Details           ;
+----------+-------+----------+-------------------+
; UART_ENB ; Input ; Info     ; Stuck at VCC      ;
+----------+-------+----------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:core_a|MUX_PRE_JUMP:pre_jump_mux"                                                                                                                  ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                              ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; entrada1 ; Input ; Warning  ; Input port expression (10 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "entrada1[31..10]" will be connected to GND. ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:core_a|ADDER:adder"                                                                                                                                  ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                               ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; next_addr ; Input ; Warning  ; Input port expression (10 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "next_addr[31..10]" will be connected to GND. ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:core_a|alu:ula"                                                                                                                                                              ;
+-------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                           ;
+-------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; shamt ; Input ; Warning  ; Input port expression (11 bits) is wider than the input port (5 bits) it drives.  The 6 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:core_a|BancoREG:breg"                                                                                                                            ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                             ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; PC      ; Input ; Warning  ; Input port expression (10 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "PC[31..10]" will be connected to GND.      ;
; proc_pc ; Input ; Warning  ; Input port expression (10 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "proc_pc[31..10]" will be connected to GND. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:core_a|MUX_REGDEST:mux_regdest"                                                                                                                   ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                            ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; entrada1 ; Input  ; Warning  ; Input port expression (5 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "entrada1[31..5]" will be connected to GND. ;
; entrada2 ; Input  ; Warning  ; Input port expression (5 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "entrada2[31..5]" will be connected to GND. ;
; saida    ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (5 bits) it drives; bit(s) "saida[31..5]" have no fanouts                         ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:core_a|SE_16_32:extender_16_32"                                                                                                                                                        ;
+---------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                                                                                                                                             ;
+---------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sinal_entrada ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:core_a|MUX_INPUT:input_mux"                                                                                                                              ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                              ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; entrada1      ; Input  ; Warning  ; Input port expression (16 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "entrada1[31..16]" will be connected to GND. ;
; entrada2      ; Input  ; Warning  ; Input port expression (16 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "entrada2[31..16]" will be connected to GND. ;
; saida[31..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                  ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:core_a|controlUnit:control"                                                           ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; memRead     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; lcd_trd_msg ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:core_a|MUX_BIOS:mux_bios"                                                       ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; state ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:core_a|InstructionMem:instmem"                                                                                                                   ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                             ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (10 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "address[31..10]" will be connected to GND. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:core_a|BIOS:bios"                                                                                                                                ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                             ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (10 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "address[31..10]" will be connected to GND. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:core_a|pc:PC"                                                                                                                                                                    ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                             ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:core_a"                                                                                                                                                                ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                  ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; UART_in ; Input  ; Warning  ; Input port expression (8 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "UART_in[31..8]" will be connected to GND.                        ;
; outPC   ; Output ; Warning  ; Output or bidir port (10 bits) is smaller than the port expression (32 bits) it drives.  The 22 most-significant bit(s) in the port expression will be connected to GND. ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UARTModule:Module_A|RXSampler:sampler"                                                                                                ;
+-------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                        ;
+-------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; counter_out ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (4 bits) it drives; bit(s) "counter_out[7..4]" have no fanouts ;
+-------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UARTModule:Module_A"                                                                                               ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                  ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; UART_ENB       ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; read_state_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; sample_count   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 215                         ;
; cycloneiii_ff         ; 4631                        ;
;     ENA               ; 4177                        ;
;     ENA SLD           ; 11                          ;
;     SCLR              ; 2                           ;
;     SCLR SLD          ; 6                           ;
;     SLD               ; 1                           ;
;     plain             ; 434                         ;
; cycloneiii_lcell_comb ; 9790                        ;
;     arith             ; 2149                        ;
;         2 data inputs ; 131                         ;
;         3 data inputs ; 2018                        ;
;     normal            ; 7641                        ;
;         0 data inputs ; 110                         ;
;         1 data inputs ; 13                          ;
;         2 data inputs ; 503                         ;
;         3 data inputs ; 1743                        ;
;         4 data inputs ; 5272                        ;
; cycloneiii_mac_mult   ; 1                           ;
; cycloneiii_mac_out    ; 1                           ;
; cycloneiii_ram_block  ; 162                         ;
;                       ;                             ;
; Max LUT depth         ; 140.90                      ;
; Average LUT depth     ; 83.49                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:18     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Sat Oct 10 23:42:37 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MBCORE -c MBCORE
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file uart/uartmodule.v
    Info (12023): Found entity 1: UARTModule File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/uart/UARTModule.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file uart/uartcontroller.v
    Info (12023): Found entity 1: UARTController File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/uart/UARTController.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file uart/uartclockgenerator.v
    Info (12023): Found entity 1: UARTClockGenerator File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/uart/UARTClockGenerator.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file uart/rxsampler.v
    Info (12023): Found entity 1: RXSampler File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/uart/RXSampler.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lcd/reset_delay.v
    Info (12023): Found entity 1: Reset_Delay File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/lcd/Reset_Delay.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lcd/lcd_display_string.v
    Info (12023): Found entity 1: LCD_display_string File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/lcd/LCD_display_string.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lcd/lcd_display.v
    Info (12023): Found entity 1: LCD_Display File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/lcd/LCD_Display.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file lcd/lcd.v
    Info (12023): Found entity 1: LCD File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/lcd/LCD.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file se_26_32.v
    Info (12023): Found entity 1: SE_26_32 File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/SE_26_32.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file se_16_32.v
    Info (12023): Found entity 1: SE_16_32 File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/SE_16_32.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pc.v
    Info (12023): Found entity 1: pc File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/pc.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file output_module.v
    Info (12023): Found entity 1: output_module File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/output_module.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux_regdest.v
    Info (12023): Found entity 1: MUX_REGDEST File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_REGDEST.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux_pre_jump.v
    Info (12023): Found entity 1: MUX_PRE_JUMP File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_PRE_JUMP.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux_mem.v
    Info (12023): Found entity 1: MUX_MEM File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_MEM.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux_jump.v
    Info (12023): Found entity 1: MUX_JUMP File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_JUMP.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux_jr.v
    Info (12023): Found entity 1: MUX_JR File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_JR.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux_input.v
    Info (12023): Found entity 1: MUX_INPUT File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux_alu.v
    Info (12023): Found entity 1: MUX_ALU File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_ALU.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file instructionmem.v
    Info (12023): Found entity 1: InstructionMem File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/InstructionMem.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file display.v
    Info (12023): Found entity 1: display File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/display.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file debouncer.v
    Info (12023): Found entity 1: DeBounce File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/debouncer.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file datamem.v
    Info (12023): Found entity 1: DataMem File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/DataMem.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file core.v
    Info (12023): Found entity 1: core File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/core.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file controlunit.v
    Info (12023): Found entity 1: controlUnit File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/controlUnit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bin_to_bcd.v
    Info (12023): Found entity 1: bin_to_bcd File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/bin_to_bcd.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bancoreg.v
    Info (12023): Found entity 1: BancoREG File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/BancoREG.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: alu File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/alu.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file adder.v
    Info (12023): Found entity 1: ADDER File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/adder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file temporizador.v
    Info (12023): Found entity 1: Temporizador File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/Temporizador.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file maquinaestados.v
    Info (12023): Found entity 1: maquinaEstados File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/maquinaEstados.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bios.v
    Info (12023): Found entity 1: BIOS File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/BIOS.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux_bios.v
    Info (12023): Found entity 1: MUX_BIOS File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_BIOS.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hd.v
    Info (12023): Found entity 1: HD File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/HD.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file interruption_module.v
    Info (12023): Found entity 1: INTERRUPTION_MODULE File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/INTERRUPTION_MODULE.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux_hd.v
    Info (12023): Found entity 1: MUX_HD File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_HD.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mem_shifter.v
    Info (12023): Found entity 1: MEM_SHIFTER File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MEM_SHIFTER.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file address_set.v
    Info (12023): Found entity 1: ADDRESS_SET File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/ADDRESS_SET.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file process_decode.v
    Info (12023): Found entity 1: PROCESS_DECODE File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/PROCESS_DECODE.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file process_keeper.v
    Info (12023): Found entity 1: PROCESS_KEEPER File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/PROCESS_KEEPER.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file uartdecoder.v
    Info (12023): Found entity 1: UARTDecoder File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/UARTDecoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file top_level_arch.v
    Info (12023): Found entity 1: top_level_arch File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/top_level_arch.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file maquinaestadosuart.v
    Info (12023): Found entity 1: maquinaEstadosUART File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/maquinaEstadosUART.v Line: 1
Info (12127): Elaborating entity "top_level_arch" for the top level hierarchy
Info (12128): Elaborating entity "UARTModule" for hierarchy "UARTModule:Module_A" File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/top_level_arch.v Line: 42
Info (12128): Elaborating entity "UARTController" for hierarchy "UARTModule:Module_A|UARTController:controller" File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/uart/UARTModule.v Line: 34
Warning (10230): Verilog HDL assignment warning at UARTController.v(123): truncated value with size 32 to match size of target (7) File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/uart/UARTController.v Line: 123
Warning (10230): Verilog HDL assignment warning at UARTController.v(138): truncated value with size 32 to match size of target (7) File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/uart/UARTController.v Line: 138
Warning (10230): Verilog HDL assignment warning at UARTController.v(170): truncated value with size 32 to match size of target (4) File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/uart/UARTController.v Line: 170
Warning (10230): Verilog HDL assignment warning at UARTController.v(183): truncated value with size 32 to match size of target (7) File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/uart/UARTController.v Line: 183
Warning (10230): Verilog HDL assignment warning at UARTController.v(206): truncated value with size 32 to match size of target (4) File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/uart/UARTController.v Line: 206
Warning (10230): Verilog HDL assignment warning at UARTController.v(222): truncated value with size 32 to match size of target (7) File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/uart/UARTController.v Line: 222
Info (12128): Elaborating entity "UARTClockGenerator" for hierarchy "UARTModule:Module_A|UARTClockGenerator:clock_gen" File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/uart/UARTModule.v Line: 42
Info (12128): Elaborating entity "RXSampler" for hierarchy "UARTModule:Module_A|RXSampler:sampler" File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/uart/UARTModule.v Line: 49
Info (12128): Elaborating entity "core" for hierarchy "core:core_a" File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/top_level_arch.v Line: 54
Info (12128): Elaborating entity "Temporizador" for hierarchy "core:core_a|Temporizador:temp" File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/core.v Line: 90
Info (12128): Elaborating entity "INTERRUPTION_MODULE" for hierarchy "core:core_a|INTERRUPTION_MODULE:int_module" File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/core.v Line: 103
Info (12128): Elaborating entity "PROCESS_KEEPER" for hierarchy "core:core_a|PROCESS_KEEPER:keeper" File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/core.v Line: 109
Info (12128): Elaborating entity "PROCESS_DECODE" for hierarchy "core:core_a|PROCESS_DECODE:pdecoder" File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/core.v Line: 112
Info (12128): Elaborating entity "ADDRESS_SET" for hierarchy "core:core_a|ADDRESS_SET:address_set" File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/core.v Line: 119
Info (12128): Elaborating entity "pc" for hierarchy "core:core_a|pc:PC" File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/core.v Line: 134
Info (12128): Elaborating entity "HD" for hierarchy "core:core_a|HD:hd" File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/core.v Line: 142
Info (12128): Elaborating entity "BIOS" for hierarchy "core:core_a|BIOS:bios" File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/core.v Line: 147
Warning (10030): Net "bios.data_a" at BIOS.v(7) has no driver or initial value, using a default initial value '0' File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/BIOS.v Line: 7
Warning (10030): Net "bios.waddr_a" at BIOS.v(7) has no driver or initial value, using a default initial value '0' File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/BIOS.v Line: 7
Warning (10030): Net "bios.we_a" at BIOS.v(7) has no driver or initial value, using a default initial value '0' File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/BIOS.v Line: 7
Info (12128): Elaborating entity "InstructionMem" for hierarchy "core:core_a|InstructionMem:instmem" File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/core.v Line: 159
Info (12128): Elaborating entity "MUX_BIOS" for hierarchy "core:core_a|MUX_BIOS:mux_bios" File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/core.v Line: 167
Info (12128): Elaborating entity "controlUnit" for hierarchy "core:core_a|controlUnit:control" File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/core.v Line: 197
Warning (10240): Verilog HDL Always Construct warning at controlUnit.v(41): inferring latch(es) for variable "memRead", which holds its previous value in one or more paths through the always construct File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/controlUnit.v Line: 41
Info (10041): Inferred latch for "memRead" at controlUnit.v(41) File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/controlUnit.v Line: 41
Info (12128): Elaborating entity "MUX_INPUT" for hierarchy "core:core_a|MUX_INPUT:input_mux" File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/core.v Line: 205
Warning (10240): Verilog HDL Always Construct warning at MUX_INPUT.v(9): inferring latch(es) for variable "saida", which holds its previous value in one or more paths through the always construct File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v Line: 9
Info (10041): Inferred latch for "saida[0]" at MUX_INPUT.v(15) File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v Line: 15
Info (10041): Inferred latch for "saida[1]" at MUX_INPUT.v(15) File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v Line: 15
Info (10041): Inferred latch for "saida[2]" at MUX_INPUT.v(15) File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v Line: 15
Info (10041): Inferred latch for "saida[3]" at MUX_INPUT.v(15) File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v Line: 15
Info (10041): Inferred latch for "saida[4]" at MUX_INPUT.v(15) File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v Line: 15
Info (10041): Inferred latch for "saida[5]" at MUX_INPUT.v(15) File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v Line: 15
Info (10041): Inferred latch for "saida[6]" at MUX_INPUT.v(15) File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v Line: 15
Info (10041): Inferred latch for "saida[7]" at MUX_INPUT.v(15) File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v Line: 15
Info (10041): Inferred latch for "saida[8]" at MUX_INPUT.v(15) File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v Line: 15
Info (10041): Inferred latch for "saida[9]" at MUX_INPUT.v(15) File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v Line: 15
Info (10041): Inferred latch for "saida[10]" at MUX_INPUT.v(15) File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v Line: 15
Info (10041): Inferred latch for "saida[11]" at MUX_INPUT.v(15) File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v Line: 15
Info (10041): Inferred latch for "saida[12]" at MUX_INPUT.v(15) File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v Line: 15
Info (10041): Inferred latch for "saida[13]" at MUX_INPUT.v(15) File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v Line: 15
Info (10041): Inferred latch for "saida[14]" at MUX_INPUT.v(15) File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v Line: 15
Info (10041): Inferred latch for "saida[15]" at MUX_INPUT.v(15) File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v Line: 15
Info (10041): Inferred latch for "saida[16]" at MUX_INPUT.v(15) File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v Line: 15
Info (10041): Inferred latch for "saida[17]" at MUX_INPUT.v(15) File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v Line: 15
Info (10041): Inferred latch for "saida[18]" at MUX_INPUT.v(15) File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v Line: 15
Info (10041): Inferred latch for "saida[19]" at MUX_INPUT.v(15) File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v Line: 15
Info (10041): Inferred latch for "saida[20]" at MUX_INPUT.v(15) File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v Line: 15
Info (10041): Inferred latch for "saida[21]" at MUX_INPUT.v(15) File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v Line: 15
Info (10041): Inferred latch for "saida[22]" at MUX_INPUT.v(15) File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v Line: 15
Info (10041): Inferred latch for "saida[23]" at MUX_INPUT.v(15) File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v Line: 15
Info (10041): Inferred latch for "saida[24]" at MUX_INPUT.v(15) File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v Line: 15
Info (10041): Inferred latch for "saida[25]" at MUX_INPUT.v(15) File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v Line: 15
Info (10041): Inferred latch for "saida[26]" at MUX_INPUT.v(15) File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v Line: 15
Info (10041): Inferred latch for "saida[27]" at MUX_INPUT.v(15) File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v Line: 15
Info (10041): Inferred latch for "saida[28]" at MUX_INPUT.v(15) File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v Line: 15
Info (10041): Inferred latch for "saida[29]" at MUX_INPUT.v(15) File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v Line: 15
Info (10041): Inferred latch for "saida[30]" at MUX_INPUT.v(15) File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v Line: 15
Info (10041): Inferred latch for "saida[31]" at MUX_INPUT.v(15) File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v Line: 15
Info (12128): Elaborating entity "SE_16_32" for hierarchy "core:core_a|SE_16_32:extender_16_32" File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/core.v Line: 209
Info (12128): Elaborating entity "MUX_REGDEST" for hierarchy "core:core_a|MUX_REGDEST:mux_regdest" File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/core.v Line: 214
Info (12128): Elaborating entity "MUX_HD" for hierarchy "core:core_a|MUX_HD:mux_hd" File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/core.v Line: 219
Info (12128): Elaborating entity "BancoREG" for hierarchy "core:core_a|BancoREG:breg" File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/core.v Line: 237
Info (12128): Elaborating entity "SE_26_32" for hierarchy "core:core_a|SE_26_32:estensor_26_32" File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/core.v Line: 241
Info (12128): Elaborating entity "MUX_ALU" for hierarchy "core:core_a|MUX_ALU:mux_alu" File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/core.v Line: 246
Info (12128): Elaborating entity "alu" for hierarchy "core:core_a|alu:ula" File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/core.v Line: 254
Info (12128): Elaborating entity "MEM_SHIFTER" for hierarchy "core:core_a|MEM_SHIFTER:mem_shifter" File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/core.v Line: 258
Info (12128): Elaborating entity "DataMem" for hierarchy "core:core_a|DataMem:dmem" File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/core.v Line: 271
Info (12128): Elaborating entity "MUX_MEM" for hierarchy "core:core_a|MUX_MEM:mem_mux" File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/core.v Line: 287
Info (12128): Elaborating entity "ADDER" for hierarchy "core:core_a|ADDER:adder" File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/core.v Line: 291
Info (12128): Elaborating entity "MUX_PRE_JUMP" for hierarchy "core:core_a|MUX_PRE_JUMP:pre_jump_mux" File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/core.v Line: 296
Info (12128): Elaborating entity "MUX_JUMP" for hierarchy "core:core_a|MUX_JUMP:jump_mux" File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/core.v Line: 301
Info (12128): Elaborating entity "MUX_JR" for hierarchy "core:core_a|MUX_JR:jr_mux" File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/core.v Line: 306
Warning (12030): Port "counter_out" on the entity instantiation of "sampler" is connected to a signal of width 4. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic. File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/uart/UARTModule.v Line: 49
Warning (276027): Inferred dual-clock RAM node "core:core_a|InstructionMem:instmem|ROM_PROC_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "core:core_a|InstructionMem:instmem|ROM_OS_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "core:core_a|DataMem:dmem|MEMORIA_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (19000): Inferred 7 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "core:core_a|InstructionMem:instmem|ROM_PROC_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 1025
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 1025
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "core:core_a|InstructionMem:instmem|ROM_OS_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 1025
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 1025
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "core:core_a|BIOS:bios|bios_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/MBCORE.ram0_BIOS_23f85c.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "UARTModule:Module_A|UARTController:controller|buffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 1
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/MBCORE.ram0_UARTController_34878c75.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "UARTModule:Module_B|UARTController:controller|buffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 1
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/MBCORE.ram0_UARTController_34878c75.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "core:core_a|DataMem:dmem|MEMORIA_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 8192
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 13
        Info (286033): Parameter NUMWORDS_B set to 8192
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "core:core_a|HD:hd|hd_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/MBCORE.ram0_HD_91e.hdl.mif
Info (278001): Inferred 5 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "core:core_a|alu:ula|Div0" File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/alu.v Line: 25
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "core:core_a|alu:ula|Mod0" File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/alu.v Line: 26
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "core:core_a|alu:ula|Mult0" File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/alu.v Line: 24
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "UARTModule:Module_A|UARTClockGenerator:clock_gen|Div0" File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/uart/UARTClockGenerator.v Line: 46
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "UARTModule:Module_B|UARTClockGenerator:clock_gen|Div0" File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/uart/UARTClockGenerator.v Line: 46
Info (12130): Elaborated megafunction instantiation "core:core_a|InstructionMem:instmem|altsyncram:ROM_PROC_rtl_0"
Info (12133): Instantiated megafunction "core:core_a|InstructionMem:instmem|altsyncram:ROM_PROC_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "1025"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "11"
    Info (12134): Parameter "NUMWORDS_B" = "1025"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_k8d1.tdf
    Info (12023): Found entity 1: altsyncram_k8d1 File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/db/altsyncram_k8d1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "core:core_a|BIOS:bios|altsyncram:bios_rtl_0"
Info (12133): Instantiated megafunction "core:core_a|BIOS:bios|altsyncram:bios_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/MBCORE.ram0_BIOS_23f85c.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ub61.tdf
    Info (12023): Found entity 1: altsyncram_ub61 File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/db/altsyncram_ub61.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "UARTModule:Module_A|UARTController:controller|altsyncram:buffer_rtl_0"
Info (12133): Instantiated megafunction "UARTModule:Module_A|UARTController:controller|altsyncram:buffer_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "1"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "7"
    Info (12134): Parameter "NUMWORDS_B" = "128"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/MBCORE.ram0_UARTController_34878c75.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_39i1.tdf
    Info (12023): Found entity 1: altsyncram_39i1 File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/db/altsyncram_39i1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "core:core_a|DataMem:dmem|altsyncram:MEMORIA_rtl_0"
Info (12133): Instantiated megafunction "core:core_a|DataMem:dmem|altsyncram:MEMORIA_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "13"
    Info (12134): Parameter "NUMWORDS_A" = "8192"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "13"
    Info (12134): Parameter "NUMWORDS_B" = "8192"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_g9d1.tdf
    Info (12023): Found entity 1: altsyncram_g9d1 File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/db/altsyncram_g9d1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "core:core_a|HD:hd|altsyncram:hd_rtl_0"
Info (12133): Instantiated megafunction "core:core_a|HD:hd|altsyncram:hd_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/MBCORE.ram0_HD_91e.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7361.tdf
    Info (12023): Found entity 1: altsyncram_7361 File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/db/altsyncram_7361.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "core:core_a|alu:ula|lpm_divide:Div0" File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/alu.v Line: 25
Info (12133): Instantiated megafunction "core:core_a|alu:ula|lpm_divide:Div0" with the following parameter: File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/alu.v Line: 25
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "16"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_lkm.tdf
    Info (12023): Found entity 1: lpm_divide_lkm File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/db/lpm_divide_lkm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf
    Info (12023): Found entity 1: sign_div_unsign_dnh File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/db/sign_div_unsign_dnh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_eaf.tdf
    Info (12023): Found entity 1: alt_u_div_eaf File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/db/alt_u_div_eaf.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/db/add_sub_7pc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/db/add_sub_8pc.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "core:core_a|alu:ula|lpm_divide:Mod0" File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/alu.v Line: 26
Info (12133): Instantiated megafunction "core:core_a|alu:ula|lpm_divide:Mod0" with the following parameter: File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/alu.v Line: 26
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_kcm.tdf
    Info (12023): Found entity 1: lpm_divide_kcm File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/db/lpm_divide_kcm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9nh File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/db/sign_div_unsign_9nh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf
    Info (12023): Found entity 1: alt_u_div_6af File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/db/alt_u_div_6af.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "core:core_a|alu:ula|lpm_mult:Mult0" File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/alu.v Line: 24
Info (12133): Instantiated megafunction "core:core_a|alu:ula|lpm_mult:Mult0" with the following parameter: File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/alu.v Line: 24
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf
    Info (12023): Found entity 1: mult_7dt File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/db/mult_7dt.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "UARTModule:Module_A|UARTClockGenerator:clock_gen|lpm_divide:Div0" File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/uart/UARTClockGenerator.v Line: 46
Info (12133): Instantiated megafunction "UARTModule:Module_A|UARTClockGenerator:clock_gen|lpm_divide:Div0" with the following parameter: File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/uart/UARTClockGenerator.v Line: 46
    Info (12134): Parameter "LPM_WIDTHN" = "22"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_gkm.tdf
    Info (12023): Found entity 1: lpm_divide_gkm File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/db/lpm_divide_gkm.tdf Line: 24
Warning (12241): 13 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13012): Latch core:core_a|MUX_INPUT:input_mux|saida[15] has unsafe behavior File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v Line: 15
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core_a|MUX_BIOS:mux_bios|state File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_BIOS.v Line: 8
Warning (13012): Latch core:core_a|MUX_INPUT:input_mux|saida[14] has unsafe behavior File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v Line: 15
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core_a|MUX_BIOS:mux_bios|state File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_BIOS.v Line: 8
Warning (13012): Latch core:core_a|MUX_INPUT:input_mux|saida[13] has unsafe behavior File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v Line: 15
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core_a|MUX_BIOS:mux_bios|state File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_BIOS.v Line: 8
Warning (13012): Latch core:core_a|MUX_INPUT:input_mux|saida[12] has unsafe behavior File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v Line: 15
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core_a|MUX_BIOS:mux_bios|state File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_BIOS.v Line: 8
Warning (13012): Latch core:core_a|MUX_INPUT:input_mux|saida[11] has unsafe behavior File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v Line: 15
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core_a|MUX_BIOS:mux_bios|state File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_BIOS.v Line: 8
Warning (13012): Latch core:core_a|MUX_INPUT:input_mux|saida[10] has unsafe behavior File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v Line: 15
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core_a|MUX_BIOS:mux_bios|state File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_BIOS.v Line: 8
Warning (13012): Latch core:core_a|MUX_INPUT:input_mux|saida[9] has unsafe behavior File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v Line: 15
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core_a|MUX_BIOS:mux_bios|state File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_BIOS.v Line: 8
Warning (13012): Latch core:core_a|MUX_INPUT:input_mux|saida[8] has unsafe behavior File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v Line: 15
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core_a|MUX_BIOS:mux_bios|state File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_BIOS.v Line: 8
Warning (13012): Latch core:core_a|MUX_INPUT:input_mux|saida[7] has unsafe behavior File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v Line: 15
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core_a|MUX_BIOS:mux_bios|state File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_BIOS.v Line: 8
Warning (13012): Latch core:core_a|MUX_INPUT:input_mux|saida[6] has unsafe behavior File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v Line: 15
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core_a|MUX_BIOS:mux_bios|state File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_BIOS.v Line: 8
Warning (13012): Latch core:core_a|MUX_INPUT:input_mux|saida[5] has unsafe behavior File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v Line: 15
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core_a|MUX_BIOS:mux_bios|state File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_BIOS.v Line: 8
Warning (13012): Latch core:core_a|MUX_INPUT:input_mux|saida[4] has unsafe behavior File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v Line: 15
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core_a|MUX_BIOS:mux_bios|state File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_BIOS.v Line: 8
Warning (13012): Latch core:core_a|MUX_INPUT:input_mux|saida[3] has unsafe behavior File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v Line: 15
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core_a|MUX_BIOS:mux_bios|state File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_BIOS.v Line: 8
Warning (13012): Latch core:core_a|MUX_INPUT:input_mux|saida[2] has unsafe behavior File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v Line: 15
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core_a|MUX_BIOS:mux_bios|state File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_BIOS.v Line: 8
Warning (13012): Latch core:core_a|MUX_INPUT:input_mux|saida[1] has unsafe behavior File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v Line: 15
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core_a|MUX_BIOS:mux_bios|state File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_BIOS.v Line: 8
Warning (13012): Latch core:core_a|MUX_INPUT:input_mux|saida[0] has unsafe behavior File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v Line: 15
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core_a|MUX_BIOS:mux_bios|state File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_BIOS.v Line: 8
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "outPC[10]" is stuck at GND File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/top_level_arch.v Line: 28
    Warning (13410): Pin "outPC[11]" is stuck at GND File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/top_level_arch.v Line: 28
    Warning (13410): Pin "outPC[12]" is stuck at GND File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/top_level_arch.v Line: 28
    Warning (13410): Pin "outPC[13]" is stuck at GND File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/top_level_arch.v Line: 28
    Warning (13410): Pin "outPC[14]" is stuck at GND File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/top_level_arch.v Line: 28
    Warning (13410): Pin "outPC[15]" is stuck at GND File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/top_level_arch.v Line: 28
    Warning (13410): Pin "outPC[16]" is stuck at GND File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/top_level_arch.v Line: 28
    Warning (13410): Pin "outPC[17]" is stuck at GND File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/top_level_arch.v Line: 28
    Warning (13410): Pin "outPC[18]" is stuck at GND File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/top_level_arch.v Line: 28
    Warning (13410): Pin "outPC[19]" is stuck at GND File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/top_level_arch.v Line: 28
    Warning (13410): Pin "outPC[20]" is stuck at GND File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/top_level_arch.v Line: 28
    Warning (13410): Pin "outPC[21]" is stuck at GND File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/top_level_arch.v Line: 28
    Warning (13410): Pin "outPC[22]" is stuck at GND File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/top_level_arch.v Line: 28
    Warning (13410): Pin "outPC[23]" is stuck at GND File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/top_level_arch.v Line: 28
    Warning (13410): Pin "outPC[24]" is stuck at GND File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/top_level_arch.v Line: 28
    Warning (13410): Pin "outPC[25]" is stuck at GND File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/top_level_arch.v Line: 28
    Warning (13410): Pin "outPC[26]" is stuck at GND File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/top_level_arch.v Line: 28
    Warning (13410): Pin "outPC[27]" is stuck at GND File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/top_level_arch.v Line: 28
    Warning (13410): Pin "outPC[28]" is stuck at GND File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/top_level_arch.v Line: 28
    Warning (13410): Pin "outPC[29]" is stuck at GND File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/top_level_arch.v Line: 28
    Warning (13410): Pin "outPC[30]" is stuck at GND File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/top_level_arch.v Line: 28
    Warning (13410): Pin "outPC[31]" is stuck at GND File: D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/top_level_arch.v Line: 28
Info (286030): Timing-Driven Synthesis is running
Info (17049): 4 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/output_files/MBCORE.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 14378 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 55 input pins
    Info (21059): Implemented 160 output pins
    Info (21061): Implemented 13999 logic cells
    Info (21064): Implemented 162 RAM segments
    Info (21062): Implemented 2 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 72 warnings
    Info: Peak virtual memory: 4924 megabytes
    Info: Processing ended: Sat Oct 10 23:43:08 2020
    Info: Elapsed time: 00:00:31
    Info: Total CPU time (on all processors): 00:00:40


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/output_files/MBCORE.map.smsg.


