#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001a6ffefbda0 .scope module, "tb_fifo_mem" "tb_fifo_mem" 2 3;
 .timescale -9 -12;
P_000001a6ffef9ac0 .param/l "DATA_WIDTH" 0 2 5, +C4<00000000000000000000000000001000>;
P_000001a6ffef9af8 .param/l "DEPTH" 0 2 4, +C4<00000000000000000000000000001000>;
P_000001a6ffef9b30 .param/l "PTR_WIDTH" 0 2 6, +C4<00000000000000000000000000000011>;
P_000001a6ffef9b68 .param/l "RCLK_PERIOD" 0 2 20, +C4<00000000000000000000000000001111>;
P_000001a6ffef9ba0 .param/l "WCLK_PERIOD" 0 2 19, +C4<00000000000000000000000000001010>;
v000001a6fff38e50_0 .var "b_rptr", 3 0;
v000001a6fff38ef0_0 .var "b_wptr", 3 0;
v000001a6fff38f90_0 .var "data_in", 7 0;
v000001a6fff39030_0 .net "data_out", 7 0, v000001a6fff39ce0_0;  1 drivers
v000001a6fffacdc0_0 .var "empty", 0 0;
v000001a6fffad7c0_0 .var "fifo_level", 3 0;
v000001a6fffad2c0_0 .var "full", 0 0;
v000001a6fffad360_0 .var "r_en", 0 0;
v000001a6fffacc80_0 .var "rclk", 0 0;
v000001a6fffacfa0_0 .var "tb_rptr_counter", 3 0;
v000001a6fffacd20_0 .var "tb_wptr_counter", 3 0;
v000001a6fffac960_0 .var "w_en", 0 0;
v000001a6ffface60_0 .var "wclk", 0 0;
S_000001a6fff3c290 .scope module, "fifo_mem" "fifo_mem" 2 34, 3 1 0, S_000001a6ffefbda0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wclk";
    .port_info 1 /INPUT 1 "w_en";
    .port_info 2 /INPUT 1 "rclk";
    .port_info 3 /INPUT 1 "r_en";
    .port_info 4 /INPUT 4 "b_wptr";
    .port_info 5 /INPUT 4 "b_rptr";
    .port_info 6 /INPUT 8 "data_in";
    .port_info 7 /INPUT 1 "full";
    .port_info 8 /INPUT 1 "empty";
    .port_info 9 /OUTPUT 8 "data_out";
P_000001a6fff3e5a0 .param/l "DATA_WIDTH" 0 3 1, +C4<00000000000000000000000000001000>;
P_000001a6fff3e5d8 .param/l "DEPTH" 0 3 1, +C4<00000000000000000000000000001000>;
P_000001a6fff3e610 .param/l "PTR_WIDTH" 0 3 1, +C4<00000000000000000000000000000011>;
v000001a6fff39ba0_0 .net "b_rptr", 3 0, v000001a6fff38e50_0;  1 drivers
v000001a6fff12bf0_0 .net "b_wptr", 3 0, v000001a6fff38ef0_0;  1 drivers
v000001a6fff39c40_0 .net "data_in", 7 0, v000001a6fff38f90_0;  1 drivers
v000001a6fff39ce0_0 .var "data_out", 7 0;
v000001a6fff39d80_0 .net "empty", 0 0, v000001a6fffacdc0_0;  1 drivers
v000001a6fff36630 .array "fifo", 7 0, 7 0;
v000001a6fff366d0_0 .net "full", 0 0, v000001a6fffad2c0_0;  1 drivers
v000001a6fff36770_0 .net "r_en", 0 0, v000001a6fffad360_0;  1 drivers
v000001a6fff36810_0 .net "rclk", 0 0, v000001a6fffacc80_0;  1 drivers
v000001a6fff368b0_0 .net "w_en", 0 0, v000001a6fffac960_0;  1 drivers
v000001a6fff38db0_0 .net "wclk", 0 0, v000001a6ffface60_0;  1 drivers
E_000001a6fff3ce30 .event posedge, v000001a6fff36810_0;
E_000001a6fff3ce70 .event posedge, v000001a6fff38db0_0;
    .scope S_000001a6fff3c290;
T_0 ;
    %wait E_000001a6fff3ce70;
    %load/vec4 v000001a6fff368b0_0;
    %load/vec4 v000001a6fff366d0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v000001a6fff39c40_0;
    %load/vec4 v000001a6fff12bf0_0;
    %parti/s 3, 0, 2;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a6fff36630, 0, 4;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001a6fff3c290;
T_1 ;
    %wait E_000001a6fff3ce30;
    %load/vec4 v000001a6fff36770_0;
    %load/vec4 v000001a6fff39d80_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v000001a6fff39ba0_0;
    %parti/s 3, 0, 2;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000001a6fff36630, 4;
    %assign/vec4 v000001a6fff39ce0_0, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001a6ffefbda0;
T_2 ;
    %delay 5000, 0;
    %load/vec4 v000001a6ffface60_0;
    %inv;
    %store/vec4 v000001a6ffface60_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_000001a6ffefbda0;
T_3 ;
    %delay 7000, 0;
    %load/vec4 v000001a6fffacc80_0;
    %inv;
    %store/vec4 v000001a6fffacc80_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_000001a6ffefbda0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a6ffface60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a6fffacc80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a6fffac960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a6fffad360_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001a6fff38f90_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a6fffad2c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a6fffacdc0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001a6fff38ef0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001a6fff38e50_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001a6fffacd20_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001a6fffacfa0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001a6fffad7c0_0, 0, 4;
    %vpi_call 2 61 "$dumpfile", "fifo_mem_tb.vcd" {0 0 0};
    %vpi_call 2 62 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001a6ffefbda0 {0 0 0};
    %vpi_call 2 64 "$display", "[%0t] Initializing signals...", $time {0 0 0};
    %delay 50000, 0;
    %vpi_call 2 68 "$display", "[%0t] --- Starting Write Operations ---", $time {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a6fffac960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a6fffacdc0_0, 0, 1;
    %pushi/vec4 5, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001a6fff3ce70;
    %load/vec4 v000001a6fffad2c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %vpi_func 2 76 "$urandom_range" 32, 32'sb00000000000000000000000011111111, 32'sb00000000000000000000000000000000 {0 0 0};
    %pad/u 8;
    %store/vec4 v000001a6fff38f90_0, 0, 8;
    %load/vec4 v000001a6fffacd20_0;
    %store/vec4 v000001a6fff38ef0_0, 0, 4;
    %vpi_call 2 78 "$display", "[%0t] Write: d_in = %h, b_wptr = %d, fifo_level = %d", $time, v000001a6fff38f90_0, v000001a6fff38ef0_0, v000001a6fffad7c0_0 {0 0 0};
    %load/vec4 v000001a6fffacd20_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %pushi/vec4 8, 0, 32;
    %mod;
    %pad/u 4;
    %store/vec4 v000001a6fffacd20_0, 0, 4;
    %load/vec4 v000001a6fffad7c0_0;
    %addi 1, 0, 4;
    %store/vec4 v000001a6fffad7c0_0, 0, 4;
    %load/vec4 v000001a6fffad7c0_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_4.4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a6fffad2c0_0, 0, 1;
T_4.4 ;
    %jmp T_4.3;
T_4.2 ;
    %vpi_call 2 83 "$display", "[%0t] FIFO Full, skipping write.", $time {0 0 0};
T_4.3 ;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a6fffac960_0, 0, 1;
    %vpi_call 2 88 "$display", "[%0t] --- Write Operations Finished ---", $time {0 0 0};
    %delay 10000, 0;
    %vpi_call 2 92 "$display", "[%0t] --- Starting Read Operations ---", $time {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a6fffad360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a6fffad2c0_0, 0, 1;
    %pushi/vec4 3, 0, 32;
T_4.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.7, 5;
    %jmp/1 T_4.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001a6fff3ce30;
    %load/vec4 v000001a6fffacdc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %load/vec4 v000001a6fffacfa0_0;
    %store/vec4 v000001a6fff38e50_0, 0, 4;
    %vpi_call 2 101 "$display", "[%0t] Read: d_out = %h, b_rptr = %d, fifo_level = %d", $time, v000001a6fff39030_0, v000001a6fff38e50_0, v000001a6fffad7c0_0 {0 0 0};
    %load/vec4 v000001a6fffacfa0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %pushi/vec4 8, 0, 32;
    %mod;
    %pad/u 4;
    %store/vec4 v000001a6fffacfa0_0, 0, 4;
    %load/vec4 v000001a6fffad7c0_0;
    %subi 1, 0, 4;
    %store/vec4 v000001a6fffad7c0_0, 0, 4;
    %load/vec4 v000001a6fffad7c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.10, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a6fffacdc0_0, 0, 1;
T_4.10 ;
    %jmp T_4.9;
T_4.8 ;
    %vpi_call 2 106 "$display", "[%0t] FIFO Empty, skipping read.", $time {0 0 0};
T_4.9 ;
    %jmp T_4.6;
T_4.7 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a6fffad360_0, 0, 1;
    %vpi_call 2 111 "$display", "[%0t] --- Read Operations Finished ---", $time {0 0 0};
    %delay 15000, 0;
    %vpi_call 2 115 "$display", "[%0t] --- Mixing Write and Read Operations ---", $time {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a6fffac960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a6fffacdc0_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_4.12 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.13, 5;
    %jmp/1 T_4.13, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001a6fff3ce70;
    %load/vec4 v000001a6fffad2c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.14, 8;
    %vpi_func 2 122 "$urandom_range" 32, 32'sb00000000000000000000000011111111, 32'sb00000000000000000000000000000000 {0 0 0};
    %pad/u 8;
    %store/vec4 v000001a6fff38f90_0, 0, 8;
    %load/vec4 v000001a6fffacd20_0;
    %store/vec4 v000001a6fff38ef0_0, 0, 4;
    %vpi_call 2 124 "$display", "[%0t] Mixed Write: d_in = %h, b_wptr = %d, fifo_level = %d", $time, v000001a6fff38f90_0, v000001a6fff38ef0_0, v000001a6fffad7c0_0 {0 0 0};
    %load/vec4 v000001a6fffacd20_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %pushi/vec4 8, 0, 32;
    %mod;
    %pad/u 4;
    %store/vec4 v000001a6fffacd20_0, 0, 4;
    %load/vec4 v000001a6fffad7c0_0;
    %addi 1, 0, 4;
    %store/vec4 v000001a6fffad7c0_0, 0, 4;
    %load/vec4 v000001a6fffad7c0_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_4.16, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a6fffad2c0_0, 0, 1;
T_4.16 ;
T_4.14 ;
    %jmp T_4.12;
T_4.13 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a6fffac960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a6fffad360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a6fffad2c0_0, 0, 1;
    %pushi/vec4 4, 0, 32;
T_4.18 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.19, 5;
    %jmp/1 T_4.19, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001a6fff3ce30;
    %load/vec4 v000001a6fffacdc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.20, 8;
    %load/vec4 v000001a6fffacfa0_0;
    %store/vec4 v000001a6fff38e50_0, 0, 4;
    %vpi_call 2 139 "$display", "[%0t] Mixed Read: d_out = %h, b_rptr = %d, fifo_level = %d", $time, v000001a6fff39030_0, v000001a6fff38e50_0, v000001a6fffad7c0_0 {0 0 0};
    %load/vec4 v000001a6fffacfa0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %pushi/vec4 8, 0, 32;
    %mod;
    %pad/u 4;
    %store/vec4 v000001a6fffacfa0_0, 0, 4;
    %load/vec4 v000001a6fffad7c0_0;
    %subi 1, 0, 4;
    %store/vec4 v000001a6fffad7c0_0, 0, 4;
    %load/vec4 v000001a6fffad7c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.22, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a6fffacdc0_0, 0, 1;
T_4.22 ;
T_4.20 ;
    %jmp T_4.18;
T_4.19 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a6fffad360_0, 0, 1;
    %delay 50000, 0;
    %vpi_call 2 149 "$display", "[%0t] --- Testbench Finished ---", $time {0 0 0};
    %vpi_call 2 150 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "mem_tb.v";
    "mem.v";
