<html>
<head>
<meta charset="UTF-8">
<title>Vl-paramtype</title>
<link rel="stylesheet" type="text/css" href="../style.css"/>
</head>
<body>

<h3><a href="../index.html?topic=VL2014____VL-PARAMTYPE">Click for Vl-paramtype in the Full Manual</a></h3>

<p>Representation of the kind and default for a parameter declaration.</p><p>This is a tagged union type, introduced by <a href="FTY____DEFTAGSUM.html">deftagsum</a>.</p> 
<h5>Member Tags → Types</h5><dl>
<dt>
<span class="tt">:vl-implicitvalueparam</span> → <a href="VL2014____VL-IMPLICITVALUEPARAM.html">vl-implicitvalueparam</a>
</dt> 
<dd>Representation for implicitly specified value parameter types.</dd> 
<dt>
<span class="tt">:vl-explicitvalueparam</span> → <a href="VL2014____VL-EXPLICITVALUEPARAM.html">vl-explicitvalueparam</a>
</dt> 
<dd>Representation for explicitly specified value parameter types.</dd> 
<dt>
<span class="tt">:vl-typeparam</span> → <a href="VL2014____VL-TYPEPARAM.html">vl-typeparam</a>
</dt> 
<dd>Representation for type parameter types.</dd> 
</dl> 
<p>Both Verilog-2005 and SystemVerilog-2012 allow parameters to be 
declared without any explicit type information, e.g., one can write:</p> 
 
<pre class="code">parameter size = 5;          &lt;-- no explicit type, signedness, or range
parameter signed foo = -1;   &lt;-- explicitly signed, no explicit range
parameter [3:0] bar = 2;     &lt;-- explicitly 4 bits, no explicit signedness</pre> 
 
<p>The ultimate, post-elaboration type and range of these parameters are 
described in Verilog-2005 Section 12.2 and in SystemVerilog-2012 sections 
6.20.2 and 23.10.  These rules are exotic.  When no explicit type/range is 
given, the final type/range is taken from whatever value is ultimately assigned 
to the parameter.  In other cases, i.e., there is only a signedness but no 
explicit range, or vice versa, then some aspects of the final type/range are 
determined by the value assigned to the parameter, and other aspects are 
governed by the parameter declaration itself.</p> 
 
<p>A consequence of these weird rules is that we cannot simply assign some 
default type to plain parameter declarations.  Instead, we need to know that 
the parameter doesn't have parts of its type specified.  To accommodate this, 
we use <a href="VL2014____VL-IMPLICITVALUEPARAM.html">vl-implicitvalueparam</a> structures when the type of a parameter is 
implicitly specified, or <a href="VL2014____VL-EXPLICITVALUEPARAM.html">vl-explicitvalueparam</a> structures for parameters 
with explicitly specified types.</p> 
 
<p>All of the above parameters are <b>value parameters</b>.  In Verilog-2005, 
all parameters are value parameters.  However, in SystemVerilog-2012, it is 
also possible to have type parameters (See Section 6.20.3), e.g.,</p> 
 
<pre class="code">parameter type bus_t = logic [31:0];</pre> 
 
<p>Type parameters are quite different from value parameters.  We represent 
their types as <a href="VL2014____VL-TYPEPARAM.html">vl-typeparam</a>s.</p>
</body>
</html>
