<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-shmobile › smp-r8a7779.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>smp-r8a7779.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * SMP support for R-Mobile / SH-Mobile - r8a7779 portion</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2011  Renesas Solutions Corp.</span>
<span class="cm"> * Copyright (C) 2011  Magnus Damm</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License as published by</span>
<span class="cm"> * the Free Software Foundation; version 2 of the License.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful,</span>
<span class="cm"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> * GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License</span>
<span class="cm"> * along with this program; if not, write to the Free Software</span>
<span class="cm"> * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA  02110-1301  USA</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/smp.h&gt;</span>
<span class="cp">#include &lt;linux/spinlock.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/delay.h&gt;</span>
<span class="cp">#include &lt;mach/common.h&gt;</span>
<span class="cp">#include &lt;mach/r8a7779.h&gt;</span>
<span class="cp">#include &lt;asm/smp_plat.h&gt;</span>
<span class="cp">#include &lt;asm/smp_scu.h&gt;</span>
<span class="cp">#include &lt;asm/smp_twd.h&gt;</span>
<span class="cp">#include &lt;asm/hardware/gic.h&gt;</span>

<span class="cp">#define AVECR IOMEM(0xfe700040)</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">r8a7779_pm_ch</span> <span class="n">r8a7779_ch_cpu1</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">chan_offs</span> <span class="o">=</span> <span class="mh">0x40</span><span class="p">,</span> <span class="cm">/* PWRSR0 .. PWRER0 */</span>
	<span class="p">.</span><span class="n">chan_bit</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="cm">/* ARM1 */</span>
	<span class="p">.</span><span class="n">isr_bit</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="cm">/* ARM1 */</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">r8a7779_pm_ch</span> <span class="n">r8a7779_ch_cpu2</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">chan_offs</span> <span class="o">=</span> <span class="mh">0x40</span><span class="p">,</span> <span class="cm">/* PWRSR0 .. PWRER0 */</span>
	<span class="p">.</span><span class="n">chan_bit</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span> <span class="cm">/* ARM2 */</span>
	<span class="p">.</span><span class="n">isr_bit</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span> <span class="cm">/* ARM2 */</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">r8a7779_pm_ch</span> <span class="n">r8a7779_ch_cpu3</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">chan_offs</span> <span class="o">=</span> <span class="mh">0x40</span><span class="p">,</span> <span class="cm">/* PWRSR0 .. PWRER0 */</span>
	<span class="p">.</span><span class="n">chan_bit</span> <span class="o">=</span> <span class="mi">3</span><span class="p">,</span> <span class="cm">/* ARM3 */</span>
	<span class="p">.</span><span class="n">isr_bit</span> <span class="o">=</span> <span class="mi">3</span><span class="p">,</span> <span class="cm">/* ARM3 */</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">r8a7779_pm_ch</span> <span class="o">*</span><span class="n">r8a7779_ch_cpu</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">r8a7779_ch_cpu1</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">r8a7779_ch_cpu2</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">r8a7779_ch_cpu3</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="nf">scu_base_addr</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">)</span><span class="mh">0xf0000000</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">DEFINE_SPINLOCK</span><span class="p">(</span><span class="n">scu_lock</span><span class="p">);</span>
<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">tmp</span><span class="p">;</span>

<span class="cp">#ifdef CONFIG_HAVE_ARM_TWD</span>
<span class="k">static</span> <span class="n">DEFINE_TWD_LOCAL_TIMER</span><span class="p">(</span><span class="n">twd_local_timer</span><span class="p">,</span> <span class="mh">0xf0000600</span><span class="p">,</span> <span class="mi">29</span><span class="p">);</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">r8a7779_register_twd</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">twd_local_timer_register</span><span class="p">(</span><span class="o">&amp;</span><span class="n">twd_local_timer</span><span class="p">);</span>
<span class="p">}</span>
<span class="cp">#endif</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">modify_scu_cpu_psr</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">set</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">clr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">scu_base</span> <span class="o">=</span> <span class="n">scu_base_addr</span><span class="p">();</span>

	<span class="n">spin_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">scu_lock</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">scu_base</span> <span class="o">+</span> <span class="mi">8</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">clr</span><span class="p">;</span>
	<span class="n">tmp</span> <span class="o">|=</span> <span class="n">set</span><span class="p">;</span>
	<span class="n">spin_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">scu_lock</span><span class="p">);</span>

	<span class="cm">/* disable cache coherency after releasing the lock */</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">tmp</span><span class="p">,</span> <span class="n">scu_base</span> <span class="o">+</span> <span class="mi">8</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">r8a7779_get_core_count</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">scu_base</span> <span class="o">=</span> <span class="n">scu_base_addr</span><span class="p">();</span>

	<span class="k">return</span> <span class="n">scu_get_core_count</span><span class="p">(</span><span class="n">scu_base</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">r8a7779_platform_cpu_kill</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cpu</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">r8a7779_pm_ch</span> <span class="o">*</span><span class="n">ch</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EIO</span><span class="p">;</span>

	<span class="n">cpu</span> <span class="o">=</span> <span class="n">cpu_logical_map</span><span class="p">(</span><span class="n">cpu</span><span class="p">);</span>

	<span class="cm">/* disable cache coherency */</span>
	<span class="n">modify_scu_cpu_psr</span><span class="p">(</span><span class="mi">3</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">cpu</span> <span class="o">*</span> <span class="mi">8</span><span class="p">),</span> <span class="mi">0</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">cpu</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">r8a7779_ch_cpu</span><span class="p">))</span>
		<span class="n">ch</span> <span class="o">=</span> <span class="n">r8a7779_ch_cpu</span><span class="p">[</span><span class="n">cpu</span><span class="p">];</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ch</span><span class="p">)</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">r8a7779_sysc_power_down</span><span class="p">(</span><span class="n">ch</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">ret</span> <span class="o">?</span> <span class="n">ret</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="n">__cpuinit</span> <span class="nf">r8a7779_secondary_init</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cpu</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">gic_secondary_init</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="n">__cpuinit</span> <span class="nf">r8a7779_boot_secondary</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cpu</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">r8a7779_pm_ch</span> <span class="o">*</span><span class="n">ch</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EIO</span><span class="p">;</span>

	<span class="n">cpu</span> <span class="o">=</span> <span class="n">cpu_logical_map</span><span class="p">(</span><span class="n">cpu</span><span class="p">);</span>

	<span class="cm">/* enable cache coherency */</span>
	<span class="n">modify_scu_cpu_psr</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">3</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">cpu</span> <span class="o">*</span> <span class="mi">8</span><span class="p">));</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">cpu</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">r8a7779_ch_cpu</span><span class="p">))</span>
		<span class="n">ch</span> <span class="o">=</span> <span class="n">r8a7779_ch_cpu</span><span class="p">[</span><span class="n">cpu</span><span class="p">];</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ch</span><span class="p">)</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">r8a7779_sysc_power_up</span><span class="p">(</span><span class="n">ch</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">r8a7779_smp_prepare_cpus</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">cpu</span> <span class="o">=</span> <span class="n">cpu_logical_map</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>

	<span class="n">scu_enable</span><span class="p">(</span><span class="n">scu_base_addr</span><span class="p">());</span>

	<span class="cm">/* Map the reset vector (in headsmp.S) */</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">__pa</span><span class="p">(</span><span class="n">shmobile_secondary_vector</span><span class="p">),</span> <span class="n">AVECR</span><span class="p">);</span>

	<span class="cm">/* enable cache coherency on CPU0 */</span>
	<span class="n">modify_scu_cpu_psr</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">3</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">cpu</span> <span class="o">*</span> <span class="mi">8</span><span class="p">));</span>

	<span class="n">r8a7779_pm_init</span><span class="p">();</span>

	<span class="cm">/* power off secondary CPUs */</span>
	<span class="n">r8a7779_platform_cpu_kill</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="n">r8a7779_platform_cpu_kill</span><span class="p">(</span><span class="mi">2</span><span class="p">);</span>
	<span class="n">r8a7779_platform_cpu_kill</span><span class="p">(</span><span class="mi">3</span><span class="p">);</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
