

================================================================
== Vivado HLS Report for 'load_data131'
================================================================
* Date:           Sun Apr 28 15:59:00 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        mobile_net_hls_v1
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.20|     3.675|        0.52|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------+------------------------+-----+------+-----+------+---------+
        |                                   |                        |   Latency  |  Interval  | Pipeline|
        |              Instance             |         Module         | min |  max | min |  max |   Type  |
        +-----------------------------------+------------------------+-----+------+-----+------+---------+
        |grp_copy_input_fmem2buff_2_fu_369  |copy_input_fmem2buff_2  |   61|  1049|   61|  1049|   none  |
        |grp_copy_weight_fmem2buf_3_fu_388  |copy_weight_fmem2buf_3  |   45|   645|   45|   645|   none  |
        |grp_copy_beta_fmem2buffe_1_fu_434  |copy_beta_fmem2buffe_1  |    1|    26|    1|    26|   none  |
        +-----------------------------------+------------------------+-----+------+-----+------+---------+

        * Loop: 
        +-------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                         |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1                 |    ?|    ?|         ?|          -|          -|    32|    no    |
        | + Loop 1.1              |    ?|    ?|         ?|          -|          -|    32|    no    |
        |  ++ Loop 1.1.1          |    ?|    ?|         ?|          -|          -|     2|    no    |
        |   +++ Loop 1.1.1.1      |    ?|    ?|         ?|          -|          -|     2|    no    |
        |    ++++ Loop 1.1.1.1.1  |    ?|    ?|         1|          -|          -|     ?|    no    |
        +-------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     226|    -|
|FIFO             |        0|      -|      15|      48|    -|
|Instance         |        -|      -|     540|    1547|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     485|    -|
|Register         |        -|      -|     143|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|     698|    2306|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+------------------------+---------+-------+-----+------+
    |              Instance             |         Module         | BRAM_18K| DSP48E|  FF |  LUT |
    +-----------------------------------+------------------------+---------+-------+-----+------+
    |grp_copy_beta_fmem2buffe_1_fu_434  |copy_beta_fmem2buffe_1  |        0|      0|   81|   188|
    |grp_copy_input_fmem2buff_2_fu_369  |copy_input_fmem2buff_2  |        0|      0|  318|  1002|
    |grp_copy_weight_fmem2buf_3_fu_388  |copy_weight_fmem2buf_3  |        0|      0|  141|   357|
    +-----------------------------------+------------------------+---------+-------+-----+------+
    |Total                              |                        |        0|      0|  540|  1547|
    +-----------------------------------+------------------------+---------+-------+-----+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +----------------------+---------+---+----+------+-----+---------+
    |         Name         | BRAM_18K| FF| LUT| Depth| Bits| Size:D*B|
    +----------------------+---------+---+----+------+-----+---------+
    |beta_cntl_V_fifo_U    |        0|  5|  16|     1|    1|        1|
    |input_cntl_V_fifo_U   |        0|  5|  16|     1|    1|        1|
    |weight_cntl_V_fifo_U  |        0|  5|  16|     1|    1|        1|
    +----------------------+---------+---+----+------+-----+---------+
    |Total                 |        0| 15|  48|     3|    3|        3|
    +----------------------+---------+---+----+------+-----+---------+

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |c_fu_547_p2                      |     +    |      0|  0|  17|          10|           5|
    |m_fu_598_p2                      |     +    |      0|  0|  15|           6|           5|
    |n_fu_684_p2                      |     +    |      0|  0|  11|           3|           2|
    |r_fu_509_p2                      |     +    |      0|  0|  17|          10|           5|
    |tmp_90_i_i_i_fu_489_p2           |     -    |      0|  0|  18|          11|          10|
    |tmp_94_i_i_i_fu_527_p2           |     -    |      0|  0|  18|          11|          10|
    |tmp_98_i_i_i_fu_578_p2           |     -    |      0|  0|  15|           7|           6|
    |sel_tmp1_i_i_i_fu_673_p2         |    and   |      0|  0|   2|           1|           1|
    |tmp4_i_i_i_fu_668_p2             |    and   |      0|  0|   2|           1|           1|
    |tmp_444_fu_553_p2                |    and   |      0|  0|  10|          10|          10|
    |tmp_103_i_i_i_fu_616_p2          |   icmp   |      0|  0|   9|           3|           2|
    |tmp_106_i_i_i_fu_632_p2          |   icmp   |      0|  0|   9|           3|           1|
    |tmp_107_i_i_i_fu_662_p2          |   icmp   |      0|  0|   9|           3|           1|
    |tmp_91_i_i_i_fu_495_p2           |   icmp   |      0|  0|  13|          10|           5|
    |tmp_95_i_i_i_fu_533_p2           |   icmp   |      0|  0|  13|          10|           5|
    |tmp_99_i_i_i_fu_584_p2           |   icmp   |      0|  0|  11|           6|           5|
    |ap_block_state1                  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state7_on_subcall_done  |    or    |      0|  0|   2|           1|           1|
    |cLoops_fu_539_p3                 |  select  |      0|  0|  10|           1|           5|
    |mLoops_fu_590_p3                 |  select  |      0|  0|   6|           1|           5|
    |nLoops_fu_638_p3                 |  select  |      0|  0|   3|           1|           3|
    |rLoops_fu_501_p3                 |  select  |      0|  0|  10|           1|           5|
    |tmp_327_cast_i_i_i_fu_626_p2     |    xor   |      0|  0|   2|           2|           2|
    |tmp_458_fu_678_p2                |    xor   |      0|  0|   2|           1|           2|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |      0|  0| 226|         114|          98|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  44|          9|    1|          9|
    |ap_done                   |   9|          2|    1|          2|
    |beta_buffer_0_write       |   9|          2|    1|          2|
    |beta_buffer_10_write      |   9|          2|    1|          2|
    |beta_buffer_11_write      |   9|          2|    1|          2|
    |beta_buffer_12_write      |   9|          2|    1|          2|
    |beta_buffer_13_write      |   9|          2|    1|          2|
    |beta_buffer_14_write      |   9|          2|    1|          2|
    |beta_buffer_15_write      |   9|          2|    1|          2|
    |beta_buffer_1_write       |   9|          2|    1|          2|
    |beta_buffer_2_write       |   9|          2|    1|          2|
    |beta_buffer_3_write       |   9|          2|    1|          2|
    |beta_buffer_4_write       |   9|          2|    1|          2|
    |beta_buffer_5_write       |   9|          2|    1|          2|
    |beta_buffer_6_write       |   9|          2|    1|          2|
    |beta_buffer_7_write       |   9|          2|    1|          2|
    |beta_buffer_8_write       |   9|          2|    1|          2|
    |beta_buffer_9_write       |   9|          2|    1|          2|
    |beta_cntl_V_write         |   9|          2|    1|          2|
    |input_buffer_V_write      |   9|          2|    1|          2|
    |input_cntl_V_write        |   9|          2|    1|          2|
    |m_axi_betas_ARVALID       |   9|          2|    1|          2|
    |m_axi_betas_RREADY        |   9|          2|    1|          2|
    |m_axi_inputs_ARVALID      |   9|          2|    1|          2|
    |m_axi_inputs_RREADY       |   9|          2|    1|          2|
    |m_axi_weights_ARVALID     |   9|          2|    1|          2|
    |m_axi_weights_RREADY      |   9|          2|    1|          2|
    |outputs_offset_out_blk_n  |   9|          2|    1|          2|
    |real_start                |   9|          2|    1|          2|
    |tmp_453_reg_333           |   9|          2|   10|         20|
    |tmp_454_reg_321           |   9|          2|   10|         20|
    |tmp_455_reg_345           |   9|          2|    6|         12|
    |tmp_456_reg_357           |   9|          2|    3|          6|
    |weight_buffer_0_write     |   9|          2|    1|          2|
    |weight_buffer_10_write    |   9|          2|    1|          2|
    |weight_buffer_11_write    |   9|          2|    1|          2|
    |weight_buffer_12_write    |   9|          2|    1|          2|
    |weight_buffer_13_write    |   9|          2|    1|          2|
    |weight_buffer_14_write    |   9|          2|    1|          2|
    |weight_buffer_15_write    |   9|          2|    1|          2|
    |weight_buffer_1_write     |   9|          2|    1|          2|
    |weight_buffer_2_write     |   9|          2|    1|          2|
    |weight_buffer_3_write     |   9|          2|    1|          2|
    |weight_buffer_4_write     |   9|          2|    1|          2|
    |weight_buffer_5_write     |   9|          2|    1|          2|
    |weight_buffer_6_write     |   9|          2|    1|          2|
    |weight_buffer_7_write     |   9|          2|    1|          2|
    |weight_buffer_8_write     |   9|          2|    1|          2|
    |weight_buffer_9_write     |   9|          2|    1|          2|
    |weight_cntl_V_write       |   9|          2|    1|          2|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 485|        107|   75|        157|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------+----+----+-----+-----------+
    |                      Name                      | FF | LUT| Bits| Const Bits|
    +------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                       |   8|   0|    8|          0|
    |ap_done_reg                                     |   1|   0|    1|          0|
    |cLoops_reg_753                                  |  10|   0|   10|          0|
    |c_reg_758                                       |  10|   0|   10|          0|
    |grp_copy_beta_fmem2buffe_1_fu_434_ap_start_reg  |   1|   0|    1|          0|
    |grp_copy_input_fmem2buff_2_fu_369_ap_start_reg  |   1|   0|    1|          0|
    |grp_copy_weight_fmem2buf_3_fu_388_ap_start_reg  |   1|   0|    1|          0|
    |mLoops_cast_cast2_i_s_reg_819                   |   6|   0|   10|          4|
    |mLoops_reg_776                                  |   6|   0|    6|          0|
    |m_reg_782                                       |   6|   0|    6|          0|
    |nLoops_reg_803                                  |   2|   0|    2|          0|
    |rLoops_reg_734                                  |  10|   0|   10|          0|
    |r_reg_739                                       |  10|   0|   10|          0|
    |start_once_reg                                  |   1|   0|    1|          0|
    |tmp_226_cast5_i_i_i_reg_726                     |  10|   0|   32|         22|
    |tmp_324_cast1_cast4_s_reg_809                   |   3|   0|   10|          7|
    |tmp_445_reg_763                                 |   1|   0|    1|          0|
    |tmp_447_reg_787                                 |   1|   0|    1|          0|
    |tmp_453_reg_333                                 |  10|   0|   10|          0|
    |tmp_454_reg_321                                 |  10|   0|   10|          0|
    |tmp_455_reg_345                                 |   6|   0|    6|          0|
    |tmp_456_reg_357                                 |   3|   0|    3|          0|
    |tmp_457_reg_792                                 |   3|   0|   32|         29|
    |tmp_458_reg_824                                 |   1|   0|    1|          0|
    |tmp_92_cast4_i_i_i_reg_745                      |  10|   0|   32|         22|
    |tmp_96_cast3_cast1_i_reg_814                    |   6|   0|   10|          4|
    |tmp_96_cast3_i_i_i_reg_768                      |   6|   0|   32|         26|
    +------------------------------------------------+----+----+-----+-----------+
    |Total                                           | 143|   0|  257|        114|
    +------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+---------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs |    load_data131    | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs |    load_data131    | return value |
|ap_start                   |  in |    1| ap_ctrl_hs |    load_data131    | return value |
|start_full_n               |  in |    1| ap_ctrl_hs |    load_data131    | return value |
|ap_done                    | out |    1| ap_ctrl_hs |    load_data131    | return value |
|ap_continue                |  in |    1| ap_ctrl_hs |    load_data131    | return value |
|ap_idle                    | out |    1| ap_ctrl_hs |    load_data131    | return value |
|ap_ready                   | out |    1| ap_ctrl_hs |    load_data131    | return value |
|start_out                  | out |    1| ap_ctrl_hs |    load_data131    | return value |
|start_write                | out |    1| ap_ctrl_hs |    load_data131    | return value |
|m_axi_inputs_AWVALID       | out |    1|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_AWREADY       |  in |    1|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_AWADDR        | out |   32|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_AWID          | out |    1|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_AWLEN         | out |   32|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_AWSIZE        | out |    3|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_AWBURST       | out |    2|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_AWLOCK        | out |    2|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_AWCACHE       | out |    4|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_AWPROT        | out |    3|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_AWQOS         | out |    4|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_AWREGION      | out |    4|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_AWUSER        | out |    1|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_WVALID        | out |    1|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_WREADY        |  in |    1|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_WDATA         | out |   16|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_WSTRB         | out |    2|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_WLAST         | out |    1|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_WID           | out |    1|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_WUSER         | out |    1|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_ARVALID       | out |    1|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_ARREADY       |  in |    1|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_ARADDR        | out |   32|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_ARID          | out |    1|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_ARLEN         | out |   32|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_ARSIZE        | out |    3|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_ARBURST       | out |    2|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_ARLOCK        | out |    2|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_ARCACHE       | out |    4|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_ARPROT        | out |    3|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_ARQOS         | out |    4|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_ARREGION      | out |    4|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_ARUSER        | out |    1|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_RVALID        |  in |    1|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_RREADY        | out |    1|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_RDATA         |  in |   16|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_RLAST         |  in |    1|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_RID           |  in |    1|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_RUSER         |  in |    1|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_RRESP         |  in |    2|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_BVALID        |  in |    1|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_BREADY        | out |    1|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_BRESP         |  in |    2|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_BID           |  in |    1|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_BUSER         |  in |    1|    m_axi   |       inputs       |    pointer   |
|inputs_offset              |  in |   31|   ap_none  |    inputs_offset   |    scalar    |
|m_axi_weights_AWVALID      | out |    1|    m_axi   |       weights      |    pointer   |
|m_axi_weights_AWREADY      |  in |    1|    m_axi   |       weights      |    pointer   |
|m_axi_weights_AWADDR       | out |   32|    m_axi   |       weights      |    pointer   |
|m_axi_weights_AWID         | out |    1|    m_axi   |       weights      |    pointer   |
|m_axi_weights_AWLEN        | out |   32|    m_axi   |       weights      |    pointer   |
|m_axi_weights_AWSIZE       | out |    3|    m_axi   |       weights      |    pointer   |
|m_axi_weights_AWBURST      | out |    2|    m_axi   |       weights      |    pointer   |
|m_axi_weights_AWLOCK       | out |    2|    m_axi   |       weights      |    pointer   |
|m_axi_weights_AWCACHE      | out |    4|    m_axi   |       weights      |    pointer   |
|m_axi_weights_AWPROT       | out |    3|    m_axi   |       weights      |    pointer   |
|m_axi_weights_AWQOS        | out |    4|    m_axi   |       weights      |    pointer   |
|m_axi_weights_AWREGION     | out |    4|    m_axi   |       weights      |    pointer   |
|m_axi_weights_AWUSER       | out |    1|    m_axi   |       weights      |    pointer   |
|m_axi_weights_WVALID       | out |    1|    m_axi   |       weights      |    pointer   |
|m_axi_weights_WREADY       |  in |    1|    m_axi   |       weights      |    pointer   |
|m_axi_weights_WDATA        | out |   16|    m_axi   |       weights      |    pointer   |
|m_axi_weights_WSTRB        | out |    2|    m_axi   |       weights      |    pointer   |
|m_axi_weights_WLAST        | out |    1|    m_axi   |       weights      |    pointer   |
|m_axi_weights_WID          | out |    1|    m_axi   |       weights      |    pointer   |
|m_axi_weights_WUSER        | out |    1|    m_axi   |       weights      |    pointer   |
|m_axi_weights_ARVALID      | out |    1|    m_axi   |       weights      |    pointer   |
|m_axi_weights_ARREADY      |  in |    1|    m_axi   |       weights      |    pointer   |
|m_axi_weights_ARADDR       | out |   32|    m_axi   |       weights      |    pointer   |
|m_axi_weights_ARID         | out |    1|    m_axi   |       weights      |    pointer   |
|m_axi_weights_ARLEN        | out |   32|    m_axi   |       weights      |    pointer   |
|m_axi_weights_ARSIZE       | out |    3|    m_axi   |       weights      |    pointer   |
|m_axi_weights_ARBURST      | out |    2|    m_axi   |       weights      |    pointer   |
|m_axi_weights_ARLOCK       | out |    2|    m_axi   |       weights      |    pointer   |
|m_axi_weights_ARCACHE      | out |    4|    m_axi   |       weights      |    pointer   |
|m_axi_weights_ARPROT       | out |    3|    m_axi   |       weights      |    pointer   |
|m_axi_weights_ARQOS        | out |    4|    m_axi   |       weights      |    pointer   |
|m_axi_weights_ARREGION     | out |    4|    m_axi   |       weights      |    pointer   |
|m_axi_weights_ARUSER       | out |    1|    m_axi   |       weights      |    pointer   |
|m_axi_weights_RVALID       |  in |    1|    m_axi   |       weights      |    pointer   |
|m_axi_weights_RREADY       | out |    1|    m_axi   |       weights      |    pointer   |
|m_axi_weights_RDATA        |  in |   16|    m_axi   |       weights      |    pointer   |
|m_axi_weights_RLAST        |  in |    1|    m_axi   |       weights      |    pointer   |
|m_axi_weights_RID          |  in |    1|    m_axi   |       weights      |    pointer   |
|m_axi_weights_RUSER        |  in |    1|    m_axi   |       weights      |    pointer   |
|m_axi_weights_RRESP        |  in |    2|    m_axi   |       weights      |    pointer   |
|m_axi_weights_BVALID       |  in |    1|    m_axi   |       weights      |    pointer   |
|m_axi_weights_BREADY       | out |    1|    m_axi   |       weights      |    pointer   |
|m_axi_weights_BRESP        |  in |    2|    m_axi   |       weights      |    pointer   |
|m_axi_weights_BID          |  in |    1|    m_axi   |       weights      |    pointer   |
|m_axi_weights_BUSER        |  in |    1|    m_axi   |       weights      |    pointer   |
|weights_offset             |  in |   31|   ap_none  |   weights_offset   |    scalar    |
|m_axi_betas_AWVALID        | out |    1|    m_axi   |        betas       |    pointer   |
|m_axi_betas_AWREADY        |  in |    1|    m_axi   |        betas       |    pointer   |
|m_axi_betas_AWADDR         | out |   32|    m_axi   |        betas       |    pointer   |
|m_axi_betas_AWID           | out |    1|    m_axi   |        betas       |    pointer   |
|m_axi_betas_AWLEN          | out |   32|    m_axi   |        betas       |    pointer   |
|m_axi_betas_AWSIZE         | out |    3|    m_axi   |        betas       |    pointer   |
|m_axi_betas_AWBURST        | out |    2|    m_axi   |        betas       |    pointer   |
|m_axi_betas_AWLOCK         | out |    2|    m_axi   |        betas       |    pointer   |
|m_axi_betas_AWCACHE        | out |    4|    m_axi   |        betas       |    pointer   |
|m_axi_betas_AWPROT         | out |    3|    m_axi   |        betas       |    pointer   |
|m_axi_betas_AWQOS          | out |    4|    m_axi   |        betas       |    pointer   |
|m_axi_betas_AWREGION       | out |    4|    m_axi   |        betas       |    pointer   |
|m_axi_betas_AWUSER         | out |    1|    m_axi   |        betas       |    pointer   |
|m_axi_betas_WVALID         | out |    1|    m_axi   |        betas       |    pointer   |
|m_axi_betas_WREADY         |  in |    1|    m_axi   |        betas       |    pointer   |
|m_axi_betas_WDATA          | out |   16|    m_axi   |        betas       |    pointer   |
|m_axi_betas_WSTRB          | out |    2|    m_axi   |        betas       |    pointer   |
|m_axi_betas_WLAST          | out |    1|    m_axi   |        betas       |    pointer   |
|m_axi_betas_WID            | out |    1|    m_axi   |        betas       |    pointer   |
|m_axi_betas_WUSER          | out |    1|    m_axi   |        betas       |    pointer   |
|m_axi_betas_ARVALID        | out |    1|    m_axi   |        betas       |    pointer   |
|m_axi_betas_ARREADY        |  in |    1|    m_axi   |        betas       |    pointer   |
|m_axi_betas_ARADDR         | out |   32|    m_axi   |        betas       |    pointer   |
|m_axi_betas_ARID           | out |    1|    m_axi   |        betas       |    pointer   |
|m_axi_betas_ARLEN          | out |   32|    m_axi   |        betas       |    pointer   |
|m_axi_betas_ARSIZE         | out |    3|    m_axi   |        betas       |    pointer   |
|m_axi_betas_ARBURST        | out |    2|    m_axi   |        betas       |    pointer   |
|m_axi_betas_ARLOCK         | out |    2|    m_axi   |        betas       |    pointer   |
|m_axi_betas_ARCACHE        | out |    4|    m_axi   |        betas       |    pointer   |
|m_axi_betas_ARPROT         | out |    3|    m_axi   |        betas       |    pointer   |
|m_axi_betas_ARQOS          | out |    4|    m_axi   |        betas       |    pointer   |
|m_axi_betas_ARREGION       | out |    4|    m_axi   |        betas       |    pointer   |
|m_axi_betas_ARUSER         | out |    1|    m_axi   |        betas       |    pointer   |
|m_axi_betas_RVALID         |  in |    1|    m_axi   |        betas       |    pointer   |
|m_axi_betas_RREADY         | out |    1|    m_axi   |        betas       |    pointer   |
|m_axi_betas_RDATA          |  in |   16|    m_axi   |        betas       |    pointer   |
|m_axi_betas_RLAST          |  in |    1|    m_axi   |        betas       |    pointer   |
|m_axi_betas_RID            |  in |    1|    m_axi   |        betas       |    pointer   |
|m_axi_betas_RUSER          |  in |    1|    m_axi   |        betas       |    pointer   |
|m_axi_betas_RRESP          |  in |    2|    m_axi   |        betas       |    pointer   |
|m_axi_betas_BVALID         |  in |    1|    m_axi   |        betas       |    pointer   |
|m_axi_betas_BREADY         | out |    1|    m_axi   |        betas       |    pointer   |
|m_axi_betas_BRESP          |  in |    2|    m_axi   |        betas       |    pointer   |
|m_axi_betas_BID            |  in |    1|    m_axi   |        betas       |    pointer   |
|m_axi_betas_BUSER          |  in |    1|    m_axi   |        betas       |    pointer   |
|betas_offset               |  in |   31|   ap_none  |    betas_offset    |    scalar    |
|input_buffer_V_din         | out |   16|   ap_fifo  |   input_buffer_V   |    pointer   |
|input_buffer_V_full_n      |  in |    1|   ap_fifo  |   input_buffer_V   |    pointer   |
|input_buffer_V_write       | out |    1|   ap_fifo  |   input_buffer_V   |    pointer   |
|weight_buffer_0_din        | out |   16|   ap_fifo  |   weight_buffer_0  |    pointer   |
|weight_buffer_0_full_n     |  in |    1|   ap_fifo  |   weight_buffer_0  |    pointer   |
|weight_buffer_0_write      | out |    1|   ap_fifo  |   weight_buffer_0  |    pointer   |
|weight_buffer_1_din        | out |   16|   ap_fifo  |   weight_buffer_1  |    pointer   |
|weight_buffer_1_full_n     |  in |    1|   ap_fifo  |   weight_buffer_1  |    pointer   |
|weight_buffer_1_write      | out |    1|   ap_fifo  |   weight_buffer_1  |    pointer   |
|weight_buffer_2_din        | out |   16|   ap_fifo  |   weight_buffer_2  |    pointer   |
|weight_buffer_2_full_n     |  in |    1|   ap_fifo  |   weight_buffer_2  |    pointer   |
|weight_buffer_2_write      | out |    1|   ap_fifo  |   weight_buffer_2  |    pointer   |
|weight_buffer_3_din        | out |   16|   ap_fifo  |   weight_buffer_3  |    pointer   |
|weight_buffer_3_full_n     |  in |    1|   ap_fifo  |   weight_buffer_3  |    pointer   |
|weight_buffer_3_write      | out |    1|   ap_fifo  |   weight_buffer_3  |    pointer   |
|weight_buffer_4_din        | out |   16|   ap_fifo  |   weight_buffer_4  |    pointer   |
|weight_buffer_4_full_n     |  in |    1|   ap_fifo  |   weight_buffer_4  |    pointer   |
|weight_buffer_4_write      | out |    1|   ap_fifo  |   weight_buffer_4  |    pointer   |
|weight_buffer_5_din        | out |   16|   ap_fifo  |   weight_buffer_5  |    pointer   |
|weight_buffer_5_full_n     |  in |    1|   ap_fifo  |   weight_buffer_5  |    pointer   |
|weight_buffer_5_write      | out |    1|   ap_fifo  |   weight_buffer_5  |    pointer   |
|weight_buffer_6_din        | out |   16|   ap_fifo  |   weight_buffer_6  |    pointer   |
|weight_buffer_6_full_n     |  in |    1|   ap_fifo  |   weight_buffer_6  |    pointer   |
|weight_buffer_6_write      | out |    1|   ap_fifo  |   weight_buffer_6  |    pointer   |
|weight_buffer_7_din        | out |   16|   ap_fifo  |   weight_buffer_7  |    pointer   |
|weight_buffer_7_full_n     |  in |    1|   ap_fifo  |   weight_buffer_7  |    pointer   |
|weight_buffer_7_write      | out |    1|   ap_fifo  |   weight_buffer_7  |    pointer   |
|weight_buffer_8_din        | out |   16|   ap_fifo  |   weight_buffer_8  |    pointer   |
|weight_buffer_8_full_n     |  in |    1|   ap_fifo  |   weight_buffer_8  |    pointer   |
|weight_buffer_8_write      | out |    1|   ap_fifo  |   weight_buffer_8  |    pointer   |
|weight_buffer_9_din        | out |   16|   ap_fifo  |   weight_buffer_9  |    pointer   |
|weight_buffer_9_full_n     |  in |    1|   ap_fifo  |   weight_buffer_9  |    pointer   |
|weight_buffer_9_write      | out |    1|   ap_fifo  |   weight_buffer_9  |    pointer   |
|weight_buffer_10_din       | out |   16|   ap_fifo  |  weight_buffer_10  |    pointer   |
|weight_buffer_10_full_n    |  in |    1|   ap_fifo  |  weight_buffer_10  |    pointer   |
|weight_buffer_10_write     | out |    1|   ap_fifo  |  weight_buffer_10  |    pointer   |
|weight_buffer_11_din       | out |   16|   ap_fifo  |  weight_buffer_11  |    pointer   |
|weight_buffer_11_full_n    |  in |    1|   ap_fifo  |  weight_buffer_11  |    pointer   |
|weight_buffer_11_write     | out |    1|   ap_fifo  |  weight_buffer_11  |    pointer   |
|weight_buffer_12_din       | out |   16|   ap_fifo  |  weight_buffer_12  |    pointer   |
|weight_buffer_12_full_n    |  in |    1|   ap_fifo  |  weight_buffer_12  |    pointer   |
|weight_buffer_12_write     | out |    1|   ap_fifo  |  weight_buffer_12  |    pointer   |
|weight_buffer_13_din       | out |   16|   ap_fifo  |  weight_buffer_13  |    pointer   |
|weight_buffer_13_full_n    |  in |    1|   ap_fifo  |  weight_buffer_13  |    pointer   |
|weight_buffer_13_write     | out |    1|   ap_fifo  |  weight_buffer_13  |    pointer   |
|weight_buffer_14_din       | out |   16|   ap_fifo  |  weight_buffer_14  |    pointer   |
|weight_buffer_14_full_n    |  in |    1|   ap_fifo  |  weight_buffer_14  |    pointer   |
|weight_buffer_14_write     | out |    1|   ap_fifo  |  weight_buffer_14  |    pointer   |
|weight_buffer_15_din       | out |   16|   ap_fifo  |  weight_buffer_15  |    pointer   |
|weight_buffer_15_full_n    |  in |    1|   ap_fifo  |  weight_buffer_15  |    pointer   |
|weight_buffer_15_write     | out |    1|   ap_fifo  |  weight_buffer_15  |    pointer   |
|beta_buffer_0_din          | out |   16|   ap_fifo  |    beta_buffer_0   |    pointer   |
|beta_buffer_0_full_n       |  in |    1|   ap_fifo  |    beta_buffer_0   |    pointer   |
|beta_buffer_0_write        | out |    1|   ap_fifo  |    beta_buffer_0   |    pointer   |
|beta_buffer_1_din          | out |   16|   ap_fifo  |    beta_buffer_1   |    pointer   |
|beta_buffer_1_full_n       |  in |    1|   ap_fifo  |    beta_buffer_1   |    pointer   |
|beta_buffer_1_write        | out |    1|   ap_fifo  |    beta_buffer_1   |    pointer   |
|beta_buffer_2_din          | out |   16|   ap_fifo  |    beta_buffer_2   |    pointer   |
|beta_buffer_2_full_n       |  in |    1|   ap_fifo  |    beta_buffer_2   |    pointer   |
|beta_buffer_2_write        | out |    1|   ap_fifo  |    beta_buffer_2   |    pointer   |
|beta_buffer_3_din          | out |   16|   ap_fifo  |    beta_buffer_3   |    pointer   |
|beta_buffer_3_full_n       |  in |    1|   ap_fifo  |    beta_buffer_3   |    pointer   |
|beta_buffer_3_write        | out |    1|   ap_fifo  |    beta_buffer_3   |    pointer   |
|beta_buffer_4_din          | out |   16|   ap_fifo  |    beta_buffer_4   |    pointer   |
|beta_buffer_4_full_n       |  in |    1|   ap_fifo  |    beta_buffer_4   |    pointer   |
|beta_buffer_4_write        | out |    1|   ap_fifo  |    beta_buffer_4   |    pointer   |
|beta_buffer_5_din          | out |   16|   ap_fifo  |    beta_buffer_5   |    pointer   |
|beta_buffer_5_full_n       |  in |    1|   ap_fifo  |    beta_buffer_5   |    pointer   |
|beta_buffer_5_write        | out |    1|   ap_fifo  |    beta_buffer_5   |    pointer   |
|beta_buffer_6_din          | out |   16|   ap_fifo  |    beta_buffer_6   |    pointer   |
|beta_buffer_6_full_n       |  in |    1|   ap_fifo  |    beta_buffer_6   |    pointer   |
|beta_buffer_6_write        | out |    1|   ap_fifo  |    beta_buffer_6   |    pointer   |
|beta_buffer_7_din          | out |   16|   ap_fifo  |    beta_buffer_7   |    pointer   |
|beta_buffer_7_full_n       |  in |    1|   ap_fifo  |    beta_buffer_7   |    pointer   |
|beta_buffer_7_write        | out |    1|   ap_fifo  |    beta_buffer_7   |    pointer   |
|beta_buffer_8_din          | out |   16|   ap_fifo  |    beta_buffer_8   |    pointer   |
|beta_buffer_8_full_n       |  in |    1|   ap_fifo  |    beta_buffer_8   |    pointer   |
|beta_buffer_8_write        | out |    1|   ap_fifo  |    beta_buffer_8   |    pointer   |
|beta_buffer_9_din          | out |   16|   ap_fifo  |    beta_buffer_9   |    pointer   |
|beta_buffer_9_full_n       |  in |    1|   ap_fifo  |    beta_buffer_9   |    pointer   |
|beta_buffer_9_write        | out |    1|   ap_fifo  |    beta_buffer_9   |    pointer   |
|beta_buffer_10_din         | out |   16|   ap_fifo  |   beta_buffer_10   |    pointer   |
|beta_buffer_10_full_n      |  in |    1|   ap_fifo  |   beta_buffer_10   |    pointer   |
|beta_buffer_10_write       | out |    1|   ap_fifo  |   beta_buffer_10   |    pointer   |
|beta_buffer_11_din         | out |   16|   ap_fifo  |   beta_buffer_11   |    pointer   |
|beta_buffer_11_full_n      |  in |    1|   ap_fifo  |   beta_buffer_11   |    pointer   |
|beta_buffer_11_write       | out |    1|   ap_fifo  |   beta_buffer_11   |    pointer   |
|beta_buffer_12_din         | out |   16|   ap_fifo  |   beta_buffer_12   |    pointer   |
|beta_buffer_12_full_n      |  in |    1|   ap_fifo  |   beta_buffer_12   |    pointer   |
|beta_buffer_12_write       | out |    1|   ap_fifo  |   beta_buffer_12   |    pointer   |
|beta_buffer_13_din         | out |   16|   ap_fifo  |   beta_buffer_13   |    pointer   |
|beta_buffer_13_full_n      |  in |    1|   ap_fifo  |   beta_buffer_13   |    pointer   |
|beta_buffer_13_write       | out |    1|   ap_fifo  |   beta_buffer_13   |    pointer   |
|beta_buffer_14_din         | out |   16|   ap_fifo  |   beta_buffer_14   |    pointer   |
|beta_buffer_14_full_n      |  in |    1|   ap_fifo  |   beta_buffer_14   |    pointer   |
|beta_buffer_14_write       | out |    1|   ap_fifo  |   beta_buffer_14   |    pointer   |
|beta_buffer_15_din         | out |   16|   ap_fifo  |   beta_buffer_15   |    pointer   |
|beta_buffer_15_full_n      |  in |    1|   ap_fifo  |   beta_buffer_15   |    pointer   |
|beta_buffer_15_write       | out |    1|   ap_fifo  |   beta_buffer_15   |    pointer   |
|data_buffer_V_din          | out |    1|   ap_fifo  |    data_buffer_V   |    pointer   |
|data_buffer_V_full_n       |  in |    1|   ap_fifo  |    data_buffer_V   |    pointer   |
|data_buffer_V_write        | out |    1|   ap_fifo  |    data_buffer_V   |    pointer   |
|data_c_V_din               | out |   32|   ap_fifo  |      data_c_V      |    pointer   |
|data_c_V_full_n            |  in |    1|   ap_fifo  |      data_c_V      |    pointer   |
|data_c_V_write             | out |    1|   ap_fifo  |      data_c_V      |    pointer   |
|data_r_V_din               | out |   32|   ap_fifo  |      data_r_V      |    pointer   |
|data_r_V_full_n            |  in |    1|   ap_fifo  |      data_r_V      |    pointer   |
|data_r_V_write             | out |    1|   ap_fifo  |      data_r_V      |    pointer   |
|data_m_V_din               | out |   32|   ap_fifo  |      data_m_V      |    pointer   |
|data_m_V_full_n            |  in |    1|   ap_fifo  |      data_m_V      |    pointer   |
|data_m_V_write             | out |    1|   ap_fifo  |      data_m_V      |    pointer   |
|data_n_V_din               | out |   32|   ap_fifo  |      data_n_V      |    pointer   |
|data_n_V_full_n            |  in |    1|   ap_fifo  |      data_n_V      |    pointer   |
|data_n_V_write             | out |    1|   ap_fifo  |      data_n_V      |    pointer   |
|outputs_offset             |  in |   31|   ap_none  |   outputs_offset   |    scalar    |
|outputs_offset_out_din     | out |   31|   ap_fifo  | outputs_offset_out |    pointer   |
|outputs_offset_out_full_n  |  in |    1|   ap_fifo  | outputs_offset_out |    pointer   |
|outputs_offset_out_write   | out |    1|   ap_fifo  | outputs_offset_out |    pointer   |
+---------------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp)
3 --> 
	4  / (!tmp_443)
	2  / (tmp_443)
4 --> 
	5  / (!tmp_446)
	3  / (tmp_446)
5 --> 
	6  / (tmp_103_i_i_i)
	4  / (!tmp_103_i_i_i)
6 --> 
	6  / (!tmp_448)
	7  / (tmp_448)
7 --> 
	8  / true
8 --> 
	5  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.83>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%outputs_offset_read = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %outputs_offset)"   --->   Operation 9 'read' 'outputs_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%betas_offset_read = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %betas_offset)"   --->   Operation 10 'read' 'betas_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%weights_offset_read = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %weights_offset)"   --->   Operation 11 'read' 'weights_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%inputs_offset_read = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %inputs_offset)"   --->   Operation 12 'read' 'inputs_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%input_cntl_V = alloca i1, align 1" [mobile_net_hls_v1/conv.hpp:278->mobile_net_hls_v1/conv.hpp:623]   --->   Operation 13 'alloca' 'input_cntl_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 1> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%weight_cntl_V = alloca i1, align 1" [mobile_net_hls_v1/conv.hpp:280->mobile_net_hls_v1/conv.hpp:623]   --->   Operation 14 'alloca' 'weight_cntl_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 1> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%beta_cntl_V = alloca i1, align 1" [mobile_net_hls_v1/conv.hpp:282->mobile_net_hls_v1/conv.hpp:623]   --->   Operation 15 'alloca' 'beta_cntl_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 1> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %inputs, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 1572864, [6 x i8]* @p_str2, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %inputs, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 1572864, [6 x i8]* @p_str2, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weights, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 864, [7 x i8]* @p_str33, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weights, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 864, [7 x i8]* @p_str33, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %betas, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 32, [7 x i8]* @p_str34, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %betas, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 32, [7 x i8]* @p_str34, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %input_buffer_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %input_buffer_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 30 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_4, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_4, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_5, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 34 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_5, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 35 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_6, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 36 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_6, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 37 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_7, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 38 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_7, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 39 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_8, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 40 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_8, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 41 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_9, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 42 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_9, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 43 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_10, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 44 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_10, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 45 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_11, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 46 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_11, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 47 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_12, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 48 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_12, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 49 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_13, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 50 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_13, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 51 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_14, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 52 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_14, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 53 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_15, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 54 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_15, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 55 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 56 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 57 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 58 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 59 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 60 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 61 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 62 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 63 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_4, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 64 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_4, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 65 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_5, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 66 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_5, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 67 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_6, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 68 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_6, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 69 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_7, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 70 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_7, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 71 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_8, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 72 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_8, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 73 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_9, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 74 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_9, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 75 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_10, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 76 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_10, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 77 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_11, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 78 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_11, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 79 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_12, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 80 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_12, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 81 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_13, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 82 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_13, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 83 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_14, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 84 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_14, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 85 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_15, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 86 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_15, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 87 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %data_buffer_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 88 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %data_buffer_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 89 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_c_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 90 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_c_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 91 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_r_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 92 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_r_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 93 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_m_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 94 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_m_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 95 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_n_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 96 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_n_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 97 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i31* %outputs_offset_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 98 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i31P(i31* %outputs_offset_out, i31 %outputs_offset_read)"   --->   Operation 99 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %inputs, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 1572864, [6 x i8]* @p_str2, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 100 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weights, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 864, [7 x i8]* @p_str33, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 101 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %betas, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 32, [7 x i8]* @p_str34, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 102 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %input_buffer_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 103 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 104 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 105 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 106 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 107 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_4, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 108 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_5, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 109 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_6, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 110 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_7, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 111 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_8, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 112 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_9, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 113 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_10, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 114 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_11, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 115 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_12, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 116 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_13, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 117 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_14, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 118 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_15, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 119 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 120 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 121 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 122 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 123 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_4, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 124 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_5, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 125 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_6, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 126 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_7, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 127 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_8, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 128 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_9, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 129 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_10, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 130 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_11, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 131 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_12, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 132 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_13, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 133 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_14, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 134 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_15, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 135 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %data_buffer_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 136 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_c_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 137 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_r_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 138 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_m_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 139 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_n_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 140 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_n_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 141 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_m_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 142 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_r_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 143 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_c_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 144 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %data_buffer_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 145 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_15, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 146 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_14, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 147 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_13, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 148 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_12, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 149 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_11, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 150 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_10, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 151 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_9, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 152 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_8, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 153 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_7, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 154 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_6, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 155 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_5, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 156 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_4, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 157 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 158 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 159 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 160 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 161 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_15, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 162 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_14, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 163 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_13, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 164 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_12, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 165 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_11, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 166 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_10, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 167 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_9, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 168 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_8, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 169 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_7, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 170 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_6, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 171 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_5, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 172 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_4, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 173 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 174 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 175 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 176 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 177 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %input_buffer_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 178 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore(half* %weight_buffer_0, half* %weight_buffer_1, half* %weight_buffer_2, half* %weight_buffer_3, half* %weight_buffer_4, half* %weight_buffer_5, half* %weight_buffer_6, half* %weight_buffer_7, half* %weight_buffer_8, half* %weight_buffer_9, half* %weight_buffer_10, half* %weight_buffer_11, half* %weight_buffer_12, half* %weight_buffer_13, half* %weight_buffer_14, half* %weight_buffer_15, [1 x i8]* @p_str, [10 x i8]* @p_str71, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 179 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore(half* %input_buffer_V, [1 x i8]* @p_str, [10 x i8]* @p_str71, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 180 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %inputs, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 1572864, [6 x i8]* @p_str2, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 181 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weights, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 864, [7 x i8]* @p_str33, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 182 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %betas, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 32, [7 x i8]* @p_str34, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 183 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([13 x i8]* @input_cntl_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i1* %input_cntl_V, i1* %input_cntl_V)"   --->   Operation 184 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %input_cntl_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 185 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%empty_136 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @weight_cntl_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i1* %weight_cntl_V, i1* %weight_cntl_V)"   --->   Operation 186 'specchannel' 'empty_136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %weight_cntl_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 187 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%empty_137 = call i32 (...)* @_ssdm_op_SpecChannel([12 x i8]* @beta_cntl_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i1* %beta_cntl_V, i1* %beta_cntl_V)"   --->   Operation 188 'specchannel' 'empty_137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %beta_cntl_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 189 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.65ns)   --->   "br label %.loopexit.i.i.i" [mobile_net_hls_v1/conv.hpp:294->mobile_net_hls_v1/conv.hpp:623]   --->   Operation 190 'br' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 2.10>
ST_2 : Operation 191 [1/1] (0.00ns)   --->   "%tmp_454 = phi i10 [ 0, %entry ], [ %r, %.loopexit.i.i.i.loopexit ]"   --->   Operation 191 'phi' 'tmp_454' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_226_cast5_i_i_i = zext i10 %tmp_454 to i32" [mobile_net_hls_v1/conv.hpp:294->mobile_net_hls_v1/conv.hpp:623]   --->   Operation 192 'zext' 'tmp_226_cast5_i_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 193 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %tmp_454, i32 9)" [mobile_net_hls_v1/conv.hpp:294->mobile_net_hls_v1/conv.hpp:623]   --->   Operation 193 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 194 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 194 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 195 [1/1] (0.00ns)   --->   "br i1 %tmp, label %.exit, label %.preheader36.preheader.i.i.i" [mobile_net_hls_v1/conv.hpp:294->mobile_net_hls_v1/conv.hpp:623]   --->   Operation 195 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 196 [1/1] (0.78ns)   --->   "%tmp_90_i_i_i = sub i10 -512, %tmp_454" [mobile_net_hls_v1/conv.hpp:304->mobile_net_hls_v1/conv.hpp:623]   --->   Operation 196 'sub' 'tmp_90_i_i_i' <Predicate = (!tmp)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 197 [1/1] (0.91ns)   --->   "%tmp_91_i_i_i = icmp ugt i10 %tmp_90_i_i_i, 16" [mobile_net_hls_v1/conv.hpp:304->mobile_net_hls_v1/conv.hpp:623]   --->   Operation 197 'icmp' 'tmp_91_i_i_i' <Predicate = (!tmp)> <Delay = 0.91> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 198 [1/1] (0.40ns)   --->   "%rLoops = select i1 %tmp_91_i_i_i, i10 16, i10 %tmp_90_i_i_i" [mobile_net_hls_v1/conv.hpp:304->mobile_net_hls_v1/conv.hpp:623]   --->   Operation 198 'select' 'rLoops' <Predicate = (!tmp)> <Delay = 0.40> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 199 [1/1] (0.78ns)   --->   "%r = add i10 %tmp_454, 16" [mobile_net_hls_v1/conv.hpp:316->mobile_net_hls_v1/conv.hpp:623]   --->   Operation 199 'add' 'r' <Predicate = (!tmp)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 200 [1/1] (0.65ns)   --->   "br label %.preheader36.i.i.i" [mobile_net_hls_v1/conv.hpp:295->mobile_net_hls_v1/conv.hpp:623]   --->   Operation 200 'br' <Predicate = (!tmp)> <Delay = 0.65>
ST_2 : Operation 201 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 201 'ret' <Predicate = (tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.10>
ST_3 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_453 = phi i10 [ 0, %.preheader36.preheader.i.i.i ], [ %c, %.preheader36.i.i.i.loopexit ]"   --->   Operation 202 'phi' 'tmp_453' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_92_cast4_i_i_i = zext i10 %tmp_453 to i32" [mobile_net_hls_v1/conv.hpp:295->mobile_net_hls_v1/conv.hpp:623]   --->   Operation 203 'zext' 'tmp_92_cast4_i_i_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_443 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %tmp_453, i32 9)" [mobile_net_hls_v1/conv.hpp:295->mobile_net_hls_v1/conv.hpp:623]   --->   Operation 204 'bitselect' 'tmp_443' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 205 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 205 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 206 [1/1] (0.00ns)   --->   "br i1 %tmp_443, label %.loopexit.i.i.i.loopexit, label %.preheader35.preheader.i.i.i" [mobile_net_hls_v1/conv.hpp:295->mobile_net_hls_v1/conv.hpp:623]   --->   Operation 206 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 207 [1/1] (0.78ns)   --->   "%tmp_94_i_i_i = sub i10 -512, %tmp_453" [mobile_net_hls_v1/conv.hpp:303->mobile_net_hls_v1/conv.hpp:623]   --->   Operation 207 'sub' 'tmp_94_i_i_i' <Predicate = (!tmp_443)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 208 [1/1] (0.91ns)   --->   "%tmp_95_i_i_i = icmp ugt i10 %tmp_94_i_i_i, 16" [mobile_net_hls_v1/conv.hpp:303->mobile_net_hls_v1/conv.hpp:623]   --->   Operation 208 'icmp' 'tmp_95_i_i_i' <Predicate = (!tmp_443)> <Delay = 0.91> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 209 [1/1] (0.40ns)   --->   "%cLoops = select i1 %tmp_95_i_i_i, i10 16, i10 %tmp_94_i_i_i" [mobile_net_hls_v1/conv.hpp:303->mobile_net_hls_v1/conv.hpp:623]   --->   Operation 209 'select' 'cLoops' <Predicate = (!tmp_443)> <Delay = 0.40> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 210 [1/1] (0.78ns)   --->   "%c = add i10 %tmp_453, 16" [mobile_net_hls_v1/conv.hpp:316->mobile_net_hls_v1/conv.hpp:623]   --->   Operation 210 'add' 'c' <Predicate = (!tmp_443)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 211 [1/1] (0.35ns)   --->   "%tmp_444 = and i10 %c, %r" [mobile_net_hls_v1/conv.hpp:316->mobile_net_hls_v1/conv.hpp:623]   --->   Operation 211 'and' 'tmp_444' <Predicate = (!tmp_443)> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_445 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %tmp_444, i32 9)" [mobile_net_hls_v1/conv.hpp:316->mobile_net_hls_v1/conv.hpp:623]   --->   Operation 212 'bitselect' 'tmp_445' <Predicate = (!tmp_443)> <Delay = 0.00>
ST_3 : Operation 213 [1/1] (0.65ns)   --->   "br label %.preheader35.i.i.i" [mobile_net_hls_v1/conv.hpp:296->mobile_net_hls_v1/conv.hpp:623]   --->   Operation 213 'br' <Predicate = (!tmp_443)> <Delay = 0.65>
ST_3 : Operation 214 [1/1] (0.00ns)   --->   "br label %.loopexit.i.i.i"   --->   Operation 214 'br' <Predicate = (tmp_443)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.95>
ST_4 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_455 = phi i6 [ 0, %.preheader35.preheader.i.i.i ], [ %m, %.preheader35.i.i.i.loopexit ]"   --->   Operation 215 'phi' 'tmp_455' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 216 [1/1] (0.00ns)   --->   "%tmp_96_cast3_i_i_i = zext i6 %tmp_455 to i32" [mobile_net_hls_v1/conv.hpp:296->mobile_net_hls_v1/conv.hpp:623]   --->   Operation 216 'zext' 'tmp_96_cast3_i_i_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 217 [1/1] (0.00ns)   --->   "%tmp_446 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %tmp_455, i32 5)" [mobile_net_hls_v1/conv.hpp:296->mobile_net_hls_v1/conv.hpp:623]   --->   Operation 217 'bitselect' 'tmp_446' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 218 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 218 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 219 [1/1] (0.00ns)   --->   "br i1 %tmp_446, label %.preheader36.i.i.i.loopexit, label %.preheader34.preheader.i.i.i" [mobile_net_hls_v1/conv.hpp:296->mobile_net_hls_v1/conv.hpp:623]   --->   Operation 219 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 220 [1/1] (0.78ns)   --->   "%tmp_98_i_i_i = sub i6 -32, %tmp_455" [mobile_net_hls_v1/conv.hpp:305->mobile_net_hls_v1/conv.hpp:623]   --->   Operation 220 'sub' 'tmp_98_i_i_i' <Predicate = (!tmp_446)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 221 [1/1] (0.78ns)   --->   "%tmp_99_i_i_i = icmp ugt i6 %tmp_98_i_i_i, 16" [mobile_net_hls_v1/conv.hpp:305->mobile_net_hls_v1/conv.hpp:623]   --->   Operation 221 'icmp' 'tmp_99_i_i_i' <Predicate = (!tmp_446)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 222 [1/1] (0.38ns)   --->   "%mLoops = select i1 %tmp_99_i_i_i, i6 16, i6 %tmp_98_i_i_i" [mobile_net_hls_v1/conv.hpp:305->mobile_net_hls_v1/conv.hpp:623]   --->   Operation 222 'select' 'mLoops' <Predicate = (!tmp_446)> <Delay = 0.38> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 223 [1/1] (0.78ns)   --->   "%m = add i6 %tmp_455, 16" [mobile_net_hls_v1/conv.hpp:316->mobile_net_hls_v1/conv.hpp:623]   --->   Operation 223 'add' 'm' <Predicate = (!tmp_446)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 224 [1/1] (0.00ns)   --->   "%tmp_447 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %m, i32 5)" [mobile_net_hls_v1/conv.hpp:316->mobile_net_hls_v1/conv.hpp:623]   --->   Operation 224 'bitselect' 'tmp_447' <Predicate = (!tmp_446)> <Delay = 0.00>
ST_4 : Operation 225 [1/1] (0.65ns)   --->   "br label %.preheader34.i.i.i" [mobile_net_hls_v1/conv.hpp:297->mobile_net_hls_v1/conv.hpp:623]   --->   Operation 225 'br' <Predicate = (!tmp_446)> <Delay = 0.65>
ST_4 : Operation 226 [1/1] (0.00ns)   --->   "br label %.preheader36.i.i.i"   --->   Operation 226 'br' <Predicate = (tmp_446)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.58>
ST_5 : Operation 227 [1/1] (0.00ns)   --->   "%tmp_456 = phi i3 [ %n, %._crit_edge4.i.i.i ], [ 0, %.preheader34.preheader.i.i.i ]"   --->   Operation 227 'phi' 'tmp_456' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 228 [1/1] (0.00ns)   --->   "%tmp_457 = zext i3 %tmp_456 to i32" [mobile_net_hls_v1/conv.hpp:297->mobile_net_hls_v1/conv.hpp:623]   --->   Operation 228 'zext' 'tmp_457' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 229 [1/1] (0.58ns)   --->   "%tmp_103_i_i_i = icmp ult i3 %tmp_456, 3" [mobile_net_hls_v1/conv.hpp:297->mobile_net_hls_v1/conv.hpp:623]   --->   Operation 229 'icmp' 'tmp_103_i_i_i' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 230 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 230 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 231 [1/1] (0.00ns)   --->   "br i1 %tmp_103_i_i_i, label %.preheader.i.i.i.preheader, label %.preheader35.i.i.i.loopexit" [mobile_net_hls_v1/conv.hpp:297->mobile_net_hls_v1/conv.hpp:623]   --->   Operation 231 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 232 [1/1] (0.00ns)   --->   "br label %.preheader.i.i.i" [mobile_net_hls_v1/conv.hpp:300->mobile_net_hls_v1/conv.hpp:623]   --->   Operation 232 'br' <Predicate = (tmp_103_i_i_i)> <Delay = 0.00>
ST_5 : Operation 233 [1/1] (0.00ns)   --->   "br label %.preheader35.i.i.i"   --->   Operation 233 'br' <Predicate = (!tmp_103_i_i_i)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.31>
ST_6 : Operation 234 [1/1] (0.00ns)   --->   "%tmp_448 = call i1 @_ssdm_op_NbWriteReq.ap_fifo.i1P(i1* %data_buffer_V, i32 1)" [mobile_net_hls_v1/conv.hpp:300->mobile_net_hls_v1/conv.hpp:623]   --->   Operation 234 'nbwritereq' 'tmp_448' <Predicate = true> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_6 : Operation 235 [1/1] (0.00ns)   --->   "br i1 %tmp_448, label %_ifconv.i.i.i, label %.preheader.i.i.i" [mobile_net_hls_v1/conv.hpp:300->mobile_net_hls_v1/conv.hpp:623]   --->   Operation 235 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node nLoops)   --->   "%tmp_449 = trunc i3 %tmp_456 to i2" [mobile_net_hls_v1/conv.hpp:306->mobile_net_hls_v1/conv.hpp:623]   --->   Operation 236 'trunc' 'tmp_449' <Predicate = (tmp_448)> <Delay = 0.00>
ST_6 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node nLoops)   --->   "%tmp_327_cast_i_i_i = xor i2 %tmp_449, -1" [mobile_net_hls_v1/conv.hpp:306->mobile_net_hls_v1/conv.hpp:623]   --->   Operation 237 'xor' 'tmp_327_cast_i_i_i' <Predicate = (tmp_448)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 238 [1/1] (0.58ns)   --->   "%tmp_106_i_i_i = icmp eq i3 %tmp_456, 0" [mobile_net_hls_v1/conv.hpp:306->mobile_net_hls_v1/conv.hpp:623]   --->   Operation 238 'icmp' 'tmp_106_i_i_i' <Predicate = (tmp_448)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 239 [1/1] (0.28ns) (out node of the LUT)   --->   "%nLoops = select i1 %tmp_106_i_i_i, i2 -2, i2 %tmp_327_cast_i_i_i" [mobile_net_hls_v1/conv.hpp:306->mobile_net_hls_v1/conv.hpp:623]   --->   Operation 239 'select' 'nLoops' <Predicate = (tmp_448)> <Delay = 0.28> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 240 [2/2] (2.44ns)   --->   "call fastcc void @copy_input_fmem2buff.2(half* %inputs, i31 %inputs_offset_read, half* %input_buffer_V, i3 %tmp_456, i10 %tmp_454, i10 %tmp_453, i2 %nLoops, i10 %rLoops, i10 %cLoops, i1* %input_cntl_V)" [mobile_net_hls_v1/conv.hpp:308->mobile_net_hls_v1/conv.hpp:623]   --->   Operation 240 'call' <Predicate = (tmp_448)> <Delay = 2.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 241 [2/2] (1.52ns)   --->   "call fastcc void @copy_weight_fmem2buf.3(half* %weights, i31 %weights_offset_read, half* %weight_buffer_0, half* %weight_buffer_1, half* %weight_buffer_2, half* %weight_buffer_3, half* %weight_buffer_4, half* %weight_buffer_5, half* %weight_buffer_6, half* %weight_buffer_7, half* %weight_buffer_8, half* %weight_buffer_9, half* %weight_buffer_10, half* %weight_buffer_11, half* %weight_buffer_12, half* %weight_buffer_13, half* %weight_buffer_14, half* %weight_buffer_15, i3 %tmp_456, i6 %tmp_455, i2 %nLoops, i6 %mLoops, i1* %weight_cntl_V)" [mobile_net_hls_v1/conv.hpp:311->mobile_net_hls_v1/conv.hpp:623]   --->   Operation 241 'call' <Predicate = (tmp_448)> <Delay = 1.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 242 [1/1] (0.00ns)   --->   "%tmp_324_cast1_cast4_s = zext i3 %tmp_456 to i10" [mobile_net_hls_v1/conv.hpp:314->mobile_net_hls_v1/conv.hpp:623]   --->   Operation 242 'zext' 'tmp_324_cast1_cast4_s' <Predicate = (tmp_448)> <Delay = 0.00>
ST_6 : Operation 243 [1/1] (0.00ns)   --->   "%tmp_96_cast3_cast1_i = zext i6 %tmp_455 to i10" [mobile_net_hls_v1/conv.hpp:314->mobile_net_hls_v1/conv.hpp:623]   --->   Operation 243 'zext' 'tmp_96_cast3_cast1_i' <Predicate = (tmp_448)> <Delay = 0.00>
ST_6 : Operation 244 [1/1] (0.00ns)   --->   "%mLoops_cast_cast2_i_s = zext i6 %mLoops to i10" [mobile_net_hls_v1/conv.hpp:314->mobile_net_hls_v1/conv.hpp:623]   --->   Operation 244 'zext' 'mLoops_cast_cast2_i_s' <Predicate = (tmp_448)> <Delay = 0.00>
ST_6 : Operation 245 [2/2] (1.00ns)   --->   "call fastcc void @copy_beta_fmem2buffe.1(half* %betas, i31 %betas_offset_read, half* %beta_buffer_0, half* %beta_buffer_1, half* %beta_buffer_2, half* %beta_buffer_3, half* %beta_buffer_4, half* %beta_buffer_5, half* %beta_buffer_6, half* %beta_buffer_7, half* %beta_buffer_8, half* %beta_buffer_9, half* %beta_buffer_10, half* %beta_buffer_11, half* %beta_buffer_12, half* %beta_buffer_13, half* %beta_buffer_14, half* %beta_buffer_15, i10 %tmp_324_cast1_cast4_s, i10 %tmp_96_cast3_cast1_i, i10 %mLoops_cast_cast2_i_s, i1* %beta_cntl_V)" [mobile_net_hls_v1/conv.hpp:314->mobile_net_hls_v1/conv.hpp:623]   --->   Operation 245 'call' <Predicate = (tmp_448)> <Delay = 1.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 246 [1/1] (0.58ns)   --->   "%tmp_107_i_i_i = icmp ne i3 %tmp_456, 0" [mobile_net_hls_v1/conv.hpp:316->mobile_net_hls_v1/conv.hpp:623]   --->   Operation 246 'icmp' 'tmp_107_i_i_i' <Predicate = (tmp_448)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node tmp_458)   --->   "%tmp4_i_i_i = and i1 %tmp_107_i_i_i, %tmp_447" [mobile_net_hls_v1/conv.hpp:316->mobile_net_hls_v1/conv.hpp:623]   --->   Operation 247 'and' 'tmp4_i_i_i' <Predicate = (tmp_448)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node tmp_458)   --->   "%sel_tmp1_i_i_i = and i1 %tmp4_i_i_i, %tmp_445" [mobile_net_hls_v1/conv.hpp:316->mobile_net_hls_v1/conv.hpp:623]   --->   Operation 248 'and' 'sel_tmp1_i_i_i' <Predicate = (tmp_448)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 249 [1/1] (0.28ns) (out node of the LUT)   --->   "%tmp_458 = xor i1 %sel_tmp1_i_i_i, true" [mobile_net_hls_v1/conv.hpp:316->mobile_net_hls_v1/conv.hpp:623]   --->   Operation 249 'xor' 'tmp_458' <Predicate = (tmp_448)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 250 [1/2] (0.00ns)   --->   "call fastcc void @copy_input_fmem2buff.2(half* %inputs, i31 %inputs_offset_read, half* %input_buffer_V, i3 %tmp_456, i10 %tmp_454, i10 %tmp_453, i2 %nLoops, i10 %rLoops, i10 %cLoops, i1* %input_cntl_V)" [mobile_net_hls_v1/conv.hpp:308->mobile_net_hls_v1/conv.hpp:623]   --->   Operation 250 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 251 [1/2] (0.00ns)   --->   "call fastcc void @copy_weight_fmem2buf.3(half* %weights, i31 %weights_offset_read, half* %weight_buffer_0, half* %weight_buffer_1, half* %weight_buffer_2, half* %weight_buffer_3, half* %weight_buffer_4, half* %weight_buffer_5, half* %weight_buffer_6, half* %weight_buffer_7, half* %weight_buffer_8, half* %weight_buffer_9, half* %weight_buffer_10, half* %weight_buffer_11, half* %weight_buffer_12, half* %weight_buffer_13, half* %weight_buffer_14, half* %weight_buffer_15, i3 %tmp_456, i6 %tmp_455, i2 %nLoops, i6 %mLoops, i1* %weight_cntl_V)" [mobile_net_hls_v1/conv.hpp:311->mobile_net_hls_v1/conv.hpp:623]   --->   Operation 251 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 252 [1/2] (0.00ns)   --->   "call fastcc void @copy_beta_fmem2buffe.1(half* %betas, i31 %betas_offset_read, half* %beta_buffer_0, half* %beta_buffer_1, half* %beta_buffer_2, half* %beta_buffer_3, half* %beta_buffer_4, half* %beta_buffer_5, half* %beta_buffer_6, half* %beta_buffer_7, half* %beta_buffer_8, half* %beta_buffer_9, half* %beta_buffer_10, half* %beta_buffer_11, half* %beta_buffer_12, half* %beta_buffer_13, half* %beta_buffer_14, half* %beta_buffer_15, i10 %tmp_324_cast1_cast4_s, i10 %tmp_96_cast3_cast1_i, i10 %mLoops_cast_cast2_i_s, i1* %beta_cntl_V)" [mobile_net_hls_v1/conv.hpp:314->mobile_net_hls_v1/conv.hpp:623]   --->   Operation 252 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 1.83>
ST_8 : Operation 253 [1/1] (0.00ns)   --->   "%tmp_450 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i1P(i1* %input_cntl_V, i32 1)" [mobile_net_hls_v1/conv.hpp:321->mobile_net_hls_v1/conv.hpp:623]   --->   Operation 253 'nbreadreq' 'tmp_450' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 1> <FIFO>
ST_8 : Operation 254 [1/1] (0.00ns)   --->   "br i1 %tmp_450, label %0, label %._crit_edge4.i.i.i" [mobile_net_hls_v1/conv.hpp:321->mobile_net_hls_v1/conv.hpp:623]   --->   Operation 254 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 255 [1/1] (0.00ns)   --->   "%tmp_451 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i1P(i1* %weight_cntl_V, i32 1)" [mobile_net_hls_v1/conv.hpp:321->mobile_net_hls_v1/conv.hpp:623]   --->   Operation 255 'nbreadreq' 'tmp_451' <Predicate = (tmp_450)> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 1> <FIFO>
ST_8 : Operation 256 [1/1] (0.00ns)   --->   "br i1 %tmp_451, label %1, label %._crit_edge4.i.i.i" [mobile_net_hls_v1/conv.hpp:321->mobile_net_hls_v1/conv.hpp:623]   --->   Operation 256 'br' <Predicate = (tmp_450)> <Delay = 0.00>
ST_8 : Operation 257 [1/1] (0.00ns)   --->   "%tmp_452 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i1P(i1* %beta_cntl_V, i32 1)" [mobile_net_hls_v1/conv.hpp:321->mobile_net_hls_v1/conv.hpp:623]   --->   Operation 257 'nbreadreq' 'tmp_452' <Predicate = (tmp_450 & tmp_451)> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 1> <FIFO>
ST_8 : Operation 258 [1/1] (0.00ns)   --->   "br i1 %tmp_452, label %2, label %._crit_edge4.i.i.i" [mobile_net_hls_v1/conv.hpp:321->mobile_net_hls_v1/conv.hpp:623]   --->   Operation 258 'br' <Predicate = (tmp_450 & tmp_451)> <Delay = 0.00>
ST_8 : Operation 259 [1/1] (1.83ns)   --->   "%empty_n_i_0_i_i_i = call { i1, i1 } @_ssdm_op_NbRead.ap_fifo.volatile.i1P(i1* %input_cntl_V)" [mobile_net_hls_v1/conv.hpp:323->mobile_net_hls_v1/conv.hpp:623]   --->   Operation 259 'nbread' 'empty_n_i_0_i_i_i' <Predicate = (tmp_450 & tmp_451 & tmp_452)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 1> <FIFO>
ST_8 : Operation 260 [1/1] (1.83ns)   --->   "%empty_n_i11_0_i_i_i = call { i1, i1 } @_ssdm_op_NbRead.ap_fifo.volatile.i1P(i1* %weight_cntl_V)" [mobile_net_hls_v1/conv.hpp:324->mobile_net_hls_v1/conv.hpp:623]   --->   Operation 260 'nbread' 'empty_n_i11_0_i_i_i' <Predicate = (tmp_450 & tmp_451 & tmp_452)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 1> <FIFO>
ST_8 : Operation 261 [1/1] (1.83ns)   --->   "%empty_n_i13_0_i_i_i = call { i1, i1 } @_ssdm_op_NbRead.ap_fifo.volatile.i1P(i1* %beta_cntl_V)" [mobile_net_hls_v1/conv.hpp:325->mobile_net_hls_v1/conv.hpp:623]   --->   Operation 261 'nbread' 'empty_n_i13_0_i_i_i' <Predicate = (tmp_450 & tmp_451 & tmp_452)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 1> <FIFO>
ST_8 : Operation 262 [1/1] (1.83ns)   --->   "%full_n_i15_0_i_i_i = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i32P(i32* %data_c_V, i32 %tmp_92_cast4_i_i_i)" [mobile_net_hls_v1/conv.hpp:326->mobile_net_hls_v1/conv.hpp:623]   --->   Operation 262 'nbwrite' 'full_n_i15_0_i_i_i' <Predicate = (tmp_450 & tmp_451 & tmp_452)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_8 : Operation 263 [1/1] (1.83ns)   --->   "%full_n_i17_0_i_i_i = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i32P(i32* %data_r_V, i32 %tmp_226_cast5_i_i_i)" [mobile_net_hls_v1/conv.hpp:327->mobile_net_hls_v1/conv.hpp:623]   --->   Operation 263 'nbwrite' 'full_n_i17_0_i_i_i' <Predicate = (tmp_450 & tmp_451 & tmp_452)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_8 : Operation 264 [1/1] (1.83ns)   --->   "%full_n_i4_0_i_i_i = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i32P(i32* %data_m_V, i32 %tmp_96_cast3_i_i_i)" [mobile_net_hls_v1/conv.hpp:328->mobile_net_hls_v1/conv.hpp:623]   --->   Operation 264 'nbwrite' 'full_n_i4_0_i_i_i' <Predicate = (tmp_450 & tmp_451 & tmp_452)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_8 : Operation 265 [1/1] (1.83ns)   --->   "%full_n_i2_0_i_i_i = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i32P(i32* %data_n_V, i32 %tmp_457)" [mobile_net_hls_v1/conv.hpp:329->mobile_net_hls_v1/conv.hpp:623]   --->   Operation 265 'nbwrite' 'full_n_i2_0_i_i_i' <Predicate = (tmp_450 & tmp_451 & tmp_452)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_8 : Operation 266 [1/1] (1.83ns)   --->   "%full_n_i_0_i_i_i = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i1P(i1* %data_buffer_V, i1 %tmp_458)" [mobile_net_hls_v1/conv.hpp:330->mobile_net_hls_v1/conv.hpp:623]   --->   Operation 266 'nbwrite' 'full_n_i_0_i_i_i' <Predicate = (tmp_450 & tmp_451 & tmp_452)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_8 : Operation 267 [1/1] (0.00ns)   --->   "br label %._crit_edge4.i.i.i" [mobile_net_hls_v1/conv.hpp:331->mobile_net_hls_v1/conv.hpp:623]   --->   Operation 267 'br' <Predicate = (tmp_450 & tmp_451 & tmp_452)> <Delay = 0.00>
ST_8 : Operation 268 [1/1] (0.67ns)   --->   "%n = add i3 %tmp_456, 2" [mobile_net_hls_v1/conv.hpp:297->mobile_net_hls_v1/conv.hpp:623]   --->   Operation 268 'add' 'n' <Predicate = true> <Delay = 0.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 269 [1/1] (0.00ns)   --->   "br label %.preheader34.i.i.i" [mobile_net_hls_v1/conv.hpp:297->mobile_net_hls_v1/conv.hpp:623]   --->   Operation 269 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inputs]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ inputs_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weights]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ weights_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ betas]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ betas_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_buffer_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weight_buffer_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weight_buffer_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weight_buffer_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weight_buffer_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weight_buffer_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weight_buffer_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weight_buffer_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weight_buffer_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weight_buffer_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weight_buffer_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weight_buffer_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weight_buffer_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weight_buffer_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weight_buffer_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weight_buffer_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weight_buffer_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ beta_buffer_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ beta_buffer_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ beta_buffer_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ beta_buffer_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ beta_buffer_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ beta_buffer_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ beta_buffer_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ beta_buffer_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ beta_buffer_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ beta_buffer_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ beta_buffer_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ beta_buffer_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ beta_buffer_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ beta_buffer_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ beta_buffer_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ beta_buffer_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_buffer_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_c_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_r_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_m_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_n_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ outputs_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ outputs_offset_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
outputs_offset_read   (read             ) [ 000000000]
betas_offset_read     (read             ) [ 001111111]
weights_offset_read   (read             ) [ 001111111]
inputs_offset_read    (read             ) [ 001111111]
input_cntl_V          (alloca           ) [ 011111111]
weight_cntl_V         (alloca           ) [ 011111111]
beta_cntl_V           (alloca           ) [ 011111111]
StgValue_16           (specinterface    ) [ 000000000]
StgValue_17           (specinterface    ) [ 000000000]
StgValue_18           (specinterface    ) [ 000000000]
StgValue_19           (specinterface    ) [ 000000000]
StgValue_20           (specinterface    ) [ 000000000]
StgValue_21           (specinterface    ) [ 000000000]
StgValue_22           (specinterface    ) [ 000000000]
StgValue_23           (specinterface    ) [ 000000000]
StgValue_24           (specinterface    ) [ 000000000]
StgValue_25           (specinterface    ) [ 000000000]
StgValue_26           (specinterface    ) [ 000000000]
StgValue_27           (specinterface    ) [ 000000000]
StgValue_28           (specinterface    ) [ 000000000]
StgValue_29           (specinterface    ) [ 000000000]
StgValue_30           (specinterface    ) [ 000000000]
StgValue_31           (specinterface    ) [ 000000000]
StgValue_32           (specinterface    ) [ 000000000]
StgValue_33           (specinterface    ) [ 000000000]
StgValue_34           (specinterface    ) [ 000000000]
StgValue_35           (specinterface    ) [ 000000000]
StgValue_36           (specinterface    ) [ 000000000]
StgValue_37           (specinterface    ) [ 000000000]
StgValue_38           (specinterface    ) [ 000000000]
StgValue_39           (specinterface    ) [ 000000000]
StgValue_40           (specinterface    ) [ 000000000]
StgValue_41           (specinterface    ) [ 000000000]
StgValue_42           (specinterface    ) [ 000000000]
StgValue_43           (specinterface    ) [ 000000000]
StgValue_44           (specinterface    ) [ 000000000]
StgValue_45           (specinterface    ) [ 000000000]
StgValue_46           (specinterface    ) [ 000000000]
StgValue_47           (specinterface    ) [ 000000000]
StgValue_48           (specinterface    ) [ 000000000]
StgValue_49           (specinterface    ) [ 000000000]
StgValue_50           (specinterface    ) [ 000000000]
StgValue_51           (specinterface    ) [ 000000000]
StgValue_52           (specinterface    ) [ 000000000]
StgValue_53           (specinterface    ) [ 000000000]
StgValue_54           (specinterface    ) [ 000000000]
StgValue_55           (specinterface    ) [ 000000000]
StgValue_56           (specinterface    ) [ 000000000]
StgValue_57           (specinterface    ) [ 000000000]
StgValue_58           (specinterface    ) [ 000000000]
StgValue_59           (specinterface    ) [ 000000000]
StgValue_60           (specinterface    ) [ 000000000]
StgValue_61           (specinterface    ) [ 000000000]
StgValue_62           (specinterface    ) [ 000000000]
StgValue_63           (specinterface    ) [ 000000000]
StgValue_64           (specinterface    ) [ 000000000]
StgValue_65           (specinterface    ) [ 000000000]
StgValue_66           (specinterface    ) [ 000000000]
StgValue_67           (specinterface    ) [ 000000000]
StgValue_68           (specinterface    ) [ 000000000]
StgValue_69           (specinterface    ) [ 000000000]
StgValue_70           (specinterface    ) [ 000000000]
StgValue_71           (specinterface    ) [ 000000000]
StgValue_72           (specinterface    ) [ 000000000]
StgValue_73           (specinterface    ) [ 000000000]
StgValue_74           (specinterface    ) [ 000000000]
StgValue_75           (specinterface    ) [ 000000000]
StgValue_76           (specinterface    ) [ 000000000]
StgValue_77           (specinterface    ) [ 000000000]
StgValue_78           (specinterface    ) [ 000000000]
StgValue_79           (specinterface    ) [ 000000000]
StgValue_80           (specinterface    ) [ 000000000]
StgValue_81           (specinterface    ) [ 000000000]
StgValue_82           (specinterface    ) [ 000000000]
StgValue_83           (specinterface    ) [ 000000000]
StgValue_84           (specinterface    ) [ 000000000]
StgValue_85           (specinterface    ) [ 000000000]
StgValue_86           (specinterface    ) [ 000000000]
StgValue_87           (specinterface    ) [ 000000000]
StgValue_88           (specinterface    ) [ 000000000]
StgValue_89           (specinterface    ) [ 000000000]
StgValue_90           (specinterface    ) [ 000000000]
StgValue_91           (specinterface    ) [ 000000000]
StgValue_92           (specinterface    ) [ 000000000]
StgValue_93           (specinterface    ) [ 000000000]
StgValue_94           (specinterface    ) [ 000000000]
StgValue_95           (specinterface    ) [ 000000000]
StgValue_96           (specinterface    ) [ 000000000]
StgValue_97           (specinterface    ) [ 000000000]
StgValue_98           (specinterface    ) [ 000000000]
StgValue_99           (write            ) [ 000000000]
StgValue_100          (specinterface    ) [ 000000000]
StgValue_101          (specinterface    ) [ 000000000]
StgValue_102          (specinterface    ) [ 000000000]
StgValue_103          (specinterface    ) [ 000000000]
StgValue_104          (specinterface    ) [ 000000000]
StgValue_105          (specinterface    ) [ 000000000]
StgValue_106          (specinterface    ) [ 000000000]
StgValue_107          (specinterface    ) [ 000000000]
StgValue_108          (specinterface    ) [ 000000000]
StgValue_109          (specinterface    ) [ 000000000]
StgValue_110          (specinterface    ) [ 000000000]
StgValue_111          (specinterface    ) [ 000000000]
StgValue_112          (specinterface    ) [ 000000000]
StgValue_113          (specinterface    ) [ 000000000]
StgValue_114          (specinterface    ) [ 000000000]
StgValue_115          (specinterface    ) [ 000000000]
StgValue_116          (specinterface    ) [ 000000000]
StgValue_117          (specinterface    ) [ 000000000]
StgValue_118          (specinterface    ) [ 000000000]
StgValue_119          (specinterface    ) [ 000000000]
StgValue_120          (specinterface    ) [ 000000000]
StgValue_121          (specinterface    ) [ 000000000]
StgValue_122          (specinterface    ) [ 000000000]
StgValue_123          (specinterface    ) [ 000000000]
StgValue_124          (specinterface    ) [ 000000000]
StgValue_125          (specinterface    ) [ 000000000]
StgValue_126          (specinterface    ) [ 000000000]
StgValue_127          (specinterface    ) [ 000000000]
StgValue_128          (specinterface    ) [ 000000000]
StgValue_129          (specinterface    ) [ 000000000]
StgValue_130          (specinterface    ) [ 000000000]
StgValue_131          (specinterface    ) [ 000000000]
StgValue_132          (specinterface    ) [ 000000000]
StgValue_133          (specinterface    ) [ 000000000]
StgValue_134          (specinterface    ) [ 000000000]
StgValue_135          (specinterface    ) [ 000000000]
StgValue_136          (specinterface    ) [ 000000000]
StgValue_137          (specinterface    ) [ 000000000]
StgValue_138          (specinterface    ) [ 000000000]
StgValue_139          (specinterface    ) [ 000000000]
StgValue_140          (specinterface    ) [ 000000000]
StgValue_141          (specinterface    ) [ 000000000]
StgValue_142          (specinterface    ) [ 000000000]
StgValue_143          (specinterface    ) [ 000000000]
StgValue_144          (specinterface    ) [ 000000000]
StgValue_145          (specinterface    ) [ 000000000]
StgValue_146          (specinterface    ) [ 000000000]
StgValue_147          (specinterface    ) [ 000000000]
StgValue_148          (specinterface    ) [ 000000000]
StgValue_149          (specinterface    ) [ 000000000]
StgValue_150          (specinterface    ) [ 000000000]
StgValue_151          (specinterface    ) [ 000000000]
StgValue_152          (specinterface    ) [ 000000000]
StgValue_153          (specinterface    ) [ 000000000]
StgValue_154          (specinterface    ) [ 000000000]
StgValue_155          (specinterface    ) [ 000000000]
StgValue_156          (specinterface    ) [ 000000000]
StgValue_157          (specinterface    ) [ 000000000]
StgValue_158          (specinterface    ) [ 000000000]
StgValue_159          (specinterface    ) [ 000000000]
StgValue_160          (specinterface    ) [ 000000000]
StgValue_161          (specinterface    ) [ 000000000]
StgValue_162          (specinterface    ) [ 000000000]
StgValue_163          (specinterface    ) [ 000000000]
StgValue_164          (specinterface    ) [ 000000000]
StgValue_165          (specinterface    ) [ 000000000]
StgValue_166          (specinterface    ) [ 000000000]
StgValue_167          (specinterface    ) [ 000000000]
StgValue_168          (specinterface    ) [ 000000000]
StgValue_169          (specinterface    ) [ 000000000]
StgValue_170          (specinterface    ) [ 000000000]
StgValue_171          (specinterface    ) [ 000000000]
StgValue_172          (specinterface    ) [ 000000000]
StgValue_173          (specinterface    ) [ 000000000]
StgValue_174          (specinterface    ) [ 000000000]
StgValue_175          (specinterface    ) [ 000000000]
StgValue_176          (specinterface    ) [ 000000000]
StgValue_177          (specinterface    ) [ 000000000]
StgValue_178          (specinterface    ) [ 000000000]
StgValue_179          (specmemcore      ) [ 000000000]
StgValue_180          (specmemcore      ) [ 000000000]
StgValue_181          (specinterface    ) [ 000000000]
StgValue_182          (specinterface    ) [ 000000000]
StgValue_183          (specinterface    ) [ 000000000]
empty                 (specchannel      ) [ 000000000]
StgValue_185          (specinterface    ) [ 000000000]
empty_136             (specchannel      ) [ 000000000]
StgValue_187          (specinterface    ) [ 000000000]
empty_137             (specchannel      ) [ 000000000]
StgValue_189          (specinterface    ) [ 000000000]
StgValue_190          (br               ) [ 011111111]
tmp_454               (phi              ) [ 001011111]
tmp_226_cast5_i_i_i   (zext             ) [ 000111111]
tmp                   (bitselect        ) [ 001111111]
StgValue_194          (speclooptripcount) [ 000000000]
StgValue_195          (br               ) [ 000000000]
tmp_90_i_i_i          (sub              ) [ 000000000]
tmp_91_i_i_i          (icmp             ) [ 000000000]
rLoops                (select           ) [ 000111111]
r                     (add              ) [ 011111111]
StgValue_200          (br               ) [ 001111111]
StgValue_201          (ret              ) [ 000000000]
tmp_453               (phi              ) [ 000101111]
tmp_92_cast4_i_i_i    (zext             ) [ 000011111]
tmp_443               (bitselect        ) [ 001111111]
StgValue_205          (speclooptripcount) [ 000000000]
StgValue_206          (br               ) [ 000000000]
tmp_94_i_i_i          (sub              ) [ 000000000]
tmp_95_i_i_i          (icmp             ) [ 000000000]
cLoops                (select           ) [ 000011111]
c                     (add              ) [ 001111111]
tmp_444               (and              ) [ 000000000]
tmp_445               (bitselect        ) [ 000011111]
StgValue_213          (br               ) [ 001111111]
StgValue_214          (br               ) [ 011111111]
tmp_455               (phi              ) [ 000010110]
tmp_96_cast3_i_i_i    (zext             ) [ 000001111]
tmp_446               (bitselect        ) [ 001111111]
StgValue_218          (speclooptripcount) [ 000000000]
StgValue_219          (br               ) [ 000000000]
tmp_98_i_i_i          (sub              ) [ 000000000]
tmp_99_i_i_i          (icmp             ) [ 000000000]
mLoops                (select           ) [ 000001111]
m                     (add              ) [ 001111111]
tmp_447               (bitselect        ) [ 000001111]
StgValue_225          (br               ) [ 001111111]
StgValue_226          (br               ) [ 001111111]
tmp_456               (phi              ) [ 000001111]
tmp_457               (zext             ) [ 000000111]
tmp_103_i_i_i         (icmp             ) [ 001111111]
StgValue_230          (speclooptripcount) [ 000000000]
StgValue_231          (br               ) [ 000000000]
StgValue_232          (br               ) [ 000000000]
StgValue_233          (br               ) [ 001111111]
tmp_448               (nbwritereq       ) [ 001111111]
StgValue_235          (br               ) [ 000000000]
tmp_449               (trunc            ) [ 000000000]
tmp_327_cast_i_i_i    (xor              ) [ 000000000]
tmp_106_i_i_i         (icmp             ) [ 000000000]
nLoops                (select           ) [ 000000010]
tmp_324_cast1_cast4_s (zext             ) [ 000000010]
tmp_96_cast3_cast1_i  (zext             ) [ 000000010]
mLoops_cast_cast2_i_s (zext             ) [ 000000010]
tmp_107_i_i_i         (icmp             ) [ 000000000]
tmp4_i_i_i            (and              ) [ 000000000]
sel_tmp1_i_i_i        (and              ) [ 000000000]
tmp_458               (xor              ) [ 000000011]
StgValue_250          (call             ) [ 000000000]
StgValue_251          (call             ) [ 000000000]
StgValue_252          (call             ) [ 000000000]
tmp_450               (nbreadreq        ) [ 001111111]
StgValue_254          (br               ) [ 000000000]
tmp_451               (nbreadreq        ) [ 001111111]
StgValue_256          (br               ) [ 000000000]
tmp_452               (nbreadreq        ) [ 001111111]
StgValue_258          (br               ) [ 000000000]
empty_n_i_0_i_i_i     (nbread           ) [ 000000000]
empty_n_i11_0_i_i_i   (nbread           ) [ 000000000]
empty_n_i13_0_i_i_i   (nbread           ) [ 000000000]
full_n_i15_0_i_i_i    (nbwrite          ) [ 000000000]
full_n_i17_0_i_i_i    (nbwrite          ) [ 000000000]
full_n_i4_0_i_i_i     (nbwrite          ) [ 000000000]
full_n_i2_0_i_i_i     (nbwrite          ) [ 000000000]
full_n_i_0_i_i_i      (nbwrite          ) [ 000000000]
StgValue_267          (br               ) [ 000000000]
n                     (add              ) [ 001111111]
StgValue_269          (br               ) [ 001111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inputs">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputs"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inputs_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputs_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="weights">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="weights_offset">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_offset"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="betas">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="betas"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="betas_offset">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="betas_offset"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="input_buffer_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_buffer_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="weight_buffer_0">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_0"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="weight_buffer_1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="weight_buffer_2">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="weight_buffer_3">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_3"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="weight_buffer_4">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_4"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="weight_buffer_5">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_5"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="weight_buffer_6">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_6"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="weight_buffer_7">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_7"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="weight_buffer_8">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_8"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="weight_buffer_9">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_9"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="weight_buffer_10">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_10"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="weight_buffer_11">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_11"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="weight_buffer_12">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_12"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="weight_buffer_13">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_13"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="weight_buffer_14">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_14"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="weight_buffer_15">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_15"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="beta_buffer_0">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="beta_buffer_0"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="beta_buffer_1">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="beta_buffer_1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="beta_buffer_2">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="beta_buffer_2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="beta_buffer_3">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="beta_buffer_3"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="beta_buffer_4">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="beta_buffer_4"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="beta_buffer_5">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="beta_buffer_5"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="beta_buffer_6">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="beta_buffer_6"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="beta_buffer_7">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="beta_buffer_7"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="beta_buffer_8">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="beta_buffer_8"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="beta_buffer_9">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="beta_buffer_9"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="beta_buffer_10">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="beta_buffer_10"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="beta_buffer_11">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="beta_buffer_11"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="beta_buffer_12">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="beta_buffer_12"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="beta_buffer_13">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="beta_buffer_13"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="beta_buffer_14">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="beta_buffer_14"/></StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="beta_buffer_15">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="beta_buffer_15"/></StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="data_buffer_V">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_buffer_V"/></StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="data_c_V">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_c_V"/></StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="data_r_V">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_r_V"/></StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="data_m_V">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_m_V"/></StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="data_n_V">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_n_V"/></StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="outputs_offset">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputs_offset"/></StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="outputs_offset_out">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputs_offset_out"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i31"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str33"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str34"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i31P"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str71"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_cntl_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_cntl_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="beta_cntl_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i10.i32"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i6.i32"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbWriteReq.ap_fifo.i1P"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="copy_input_fmem2buff.2"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="copy_weight_fmem2buf.3"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="copy_beta_fmem2buffe.1"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i1P"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbRead.ap_fifo.volatile.i1P"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbWrite.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbWrite.ap_fifo.volatile.i1P"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="198" class="1004" name="input_cntl_V_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_cntl_V/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="weight_cntl_V_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_cntl_V/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="beta_cntl_V_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="beta_cntl_V/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="outputs_offset_read_read_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="31" slack="0"/>
<pin id="212" dir="0" index="1" bw="31" slack="0"/>
<pin id="213" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="outputs_offset_read/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="betas_offset_read_read_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="31" slack="0"/>
<pin id="218" dir="0" index="1" bw="31" slack="0"/>
<pin id="219" dir="1" index="2" bw="31" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="betas_offset_read/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="weights_offset_read_read_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="31" slack="0"/>
<pin id="224" dir="0" index="1" bw="31" slack="0"/>
<pin id="225" dir="1" index="2" bw="31" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights_offset_read/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="inputs_offset_read_read_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="31" slack="0"/>
<pin id="230" dir="0" index="1" bw="31" slack="0"/>
<pin id="231" dir="1" index="2" bw="31" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inputs_offset_read/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="StgValue_99_write_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="0" slack="0"/>
<pin id="236" dir="0" index="1" bw="31" slack="0"/>
<pin id="237" dir="0" index="2" bw="31" slack="0"/>
<pin id="238" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_99/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="tmp_448_nbwritereq_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="0" index="2" bw="1" slack="0"/>
<pin id="246" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbwritereq(1157) " fcode="nbwritereq"/>
<opset="tmp_448/6 "/>
</bind>
</comp>

<comp id="250" class="1004" name="tmp_450_nbreadreq_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="0" index="1" bw="1" slack="7"/>
<pin id="253" dir="0" index="2" bw="1" slack="0"/>
<pin id="254" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_450/8 "/>
</bind>
</comp>

<comp id="257" class="1004" name="tmp_451_nbreadreq_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="0"/>
<pin id="259" dir="0" index="1" bw="1" slack="7"/>
<pin id="260" dir="0" index="2" bw="1" slack="0"/>
<pin id="261" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_451/8 "/>
</bind>
</comp>

<comp id="264" class="1004" name="tmp_452_nbreadreq_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="7"/>
<pin id="267" dir="0" index="2" bw="1" slack="0"/>
<pin id="268" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_452/8 "/>
</bind>
</comp>

<comp id="271" class="1004" name="empty_n_i_0_i_i_i_nbread_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="2" slack="0"/>
<pin id="273" dir="0" index="1" bw="1" slack="7"/>
<pin id="274" dir="1" index="2" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbread(1152) " fcode="nbread"/>
<opset="empty_n_i_0_i_i_i/8 "/>
</bind>
</comp>

<comp id="276" class="1004" name="empty_n_i11_0_i_i_i_nbread_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="2" slack="0"/>
<pin id="278" dir="0" index="1" bw="1" slack="7"/>
<pin id="279" dir="1" index="2" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbread(1152) " fcode="nbread"/>
<opset="empty_n_i11_0_i_i_i/8 "/>
</bind>
</comp>

<comp id="281" class="1004" name="empty_n_i13_0_i_i_i_nbread_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="2" slack="0"/>
<pin id="283" dir="0" index="1" bw="1" slack="7"/>
<pin id="284" dir="1" index="2" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbread(1152) " fcode="nbread"/>
<opset="empty_n_i13_0_i_i_i/8 "/>
</bind>
</comp>

<comp id="286" class="1004" name="full_n_i15_0_i_i_i_nbwrite_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="0"/>
<pin id="288" dir="0" index="1" bw="32" slack="0"/>
<pin id="289" dir="0" index="2" bw="10" slack="5"/>
<pin id="290" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbwrite(1153) " fcode="nbwrite"/>
<opset="full_n_i15_0_i_i_i/8 "/>
</bind>
</comp>

<comp id="293" class="1004" name="full_n_i17_0_i_i_i_nbwrite_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="0"/>
<pin id="295" dir="0" index="1" bw="32" slack="0"/>
<pin id="296" dir="0" index="2" bw="10" slack="6"/>
<pin id="297" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbwrite(1153) " fcode="nbwrite"/>
<opset="full_n_i17_0_i_i_i/8 "/>
</bind>
</comp>

<comp id="300" class="1004" name="full_n_i4_0_i_i_i_nbwrite_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="0"/>
<pin id="302" dir="0" index="1" bw="32" slack="0"/>
<pin id="303" dir="0" index="2" bw="6" slack="4"/>
<pin id="304" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbwrite(1153) " fcode="nbwrite"/>
<opset="full_n_i4_0_i_i_i/8 "/>
</bind>
</comp>

<comp id="307" class="1004" name="full_n_i2_0_i_i_i_nbwrite_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="0"/>
<pin id="309" dir="0" index="1" bw="32" slack="0"/>
<pin id="310" dir="0" index="2" bw="3" slack="3"/>
<pin id="311" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbwrite(1153) " fcode="nbwrite"/>
<opset="full_n_i2_0_i_i_i/8 "/>
</bind>
</comp>

<comp id="314" class="1004" name="full_n_i_0_i_i_i_nbwrite_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="0"/>
<pin id="316" dir="0" index="1" bw="1" slack="0"/>
<pin id="317" dir="0" index="2" bw="1" slack="2"/>
<pin id="318" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbwrite(1153) " fcode="nbwrite"/>
<opset="full_n_i_0_i_i_i/8 "/>
</bind>
</comp>

<comp id="321" class="1005" name="tmp_454_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="10" slack="1"/>
<pin id="323" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_454 (phireg) "/>
</bind>
</comp>

<comp id="325" class="1004" name="tmp_454_phi_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="1" slack="1"/>
<pin id="327" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="328" dir="0" index="2" bw="10" slack="0"/>
<pin id="329" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="330" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_454/2 "/>
</bind>
</comp>

<comp id="333" class="1005" name="tmp_453_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="10" slack="1"/>
<pin id="335" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_453 (phireg) "/>
</bind>
</comp>

<comp id="337" class="1004" name="tmp_453_phi_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="1"/>
<pin id="339" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="340" dir="0" index="2" bw="10" slack="0"/>
<pin id="341" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="342" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_453/3 "/>
</bind>
</comp>

<comp id="345" class="1005" name="tmp_455_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="6" slack="1"/>
<pin id="347" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_455 (phireg) "/>
</bind>
</comp>

<comp id="349" class="1004" name="tmp_455_phi_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="1" slack="1"/>
<pin id="351" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="352" dir="0" index="2" bw="6" slack="0"/>
<pin id="353" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="354" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_455/4 "/>
</bind>
</comp>

<comp id="357" class="1005" name="tmp_456_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="3" slack="1"/>
<pin id="359" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="tmp_456 (phireg) "/>
</bind>
</comp>

<comp id="361" class="1004" name="tmp_456_phi_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="3" slack="1"/>
<pin id="363" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="364" dir="0" index="2" bw="1" slack="1"/>
<pin id="365" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="366" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_456/5 "/>
</bind>
</comp>

<comp id="369" class="1004" name="grp_copy_input_fmem2buff_2_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="0" slack="0"/>
<pin id="371" dir="0" index="1" bw="16" slack="0"/>
<pin id="372" dir="0" index="2" bw="31" slack="5"/>
<pin id="373" dir="0" index="3" bw="16" slack="0"/>
<pin id="374" dir="0" index="4" bw="3" slack="1"/>
<pin id="375" dir="0" index="5" bw="10" slack="4"/>
<pin id="376" dir="0" index="6" bw="10" slack="3"/>
<pin id="377" dir="0" index="7" bw="2" slack="0"/>
<pin id="378" dir="0" index="8" bw="10" slack="4"/>
<pin id="379" dir="0" index="9" bw="10" slack="3"/>
<pin id="380" dir="0" index="10" bw="1" slack="5"/>
<pin id="381" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_240/6 "/>
</bind>
</comp>

<comp id="388" class="1004" name="grp_copy_weight_fmem2buf_3_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="0" slack="0"/>
<pin id="390" dir="0" index="1" bw="16" slack="0"/>
<pin id="391" dir="0" index="2" bw="31" slack="5"/>
<pin id="392" dir="0" index="3" bw="16" slack="0"/>
<pin id="393" dir="0" index="4" bw="16" slack="0"/>
<pin id="394" dir="0" index="5" bw="16" slack="0"/>
<pin id="395" dir="0" index="6" bw="16" slack="0"/>
<pin id="396" dir="0" index="7" bw="16" slack="0"/>
<pin id="397" dir="0" index="8" bw="16" slack="0"/>
<pin id="398" dir="0" index="9" bw="16" slack="0"/>
<pin id="399" dir="0" index="10" bw="16" slack="0"/>
<pin id="400" dir="0" index="11" bw="16" slack="0"/>
<pin id="401" dir="0" index="12" bw="16" slack="0"/>
<pin id="402" dir="0" index="13" bw="16" slack="0"/>
<pin id="403" dir="0" index="14" bw="16" slack="0"/>
<pin id="404" dir="0" index="15" bw="16" slack="0"/>
<pin id="405" dir="0" index="16" bw="16" slack="0"/>
<pin id="406" dir="0" index="17" bw="16" slack="0"/>
<pin id="407" dir="0" index="18" bw="16" slack="0"/>
<pin id="408" dir="0" index="19" bw="3" slack="1"/>
<pin id="409" dir="0" index="20" bw="6" slack="2"/>
<pin id="410" dir="0" index="21" bw="2" slack="0"/>
<pin id="411" dir="0" index="22" bw="6" slack="2"/>
<pin id="412" dir="0" index="23" bw="1" slack="5"/>
<pin id="413" dir="1" index="24" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_241/6 "/>
</bind>
</comp>

<comp id="434" class="1004" name="grp_copy_beta_fmem2buffe_1_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="0" slack="0"/>
<pin id="436" dir="0" index="1" bw="16" slack="0"/>
<pin id="437" dir="0" index="2" bw="31" slack="5"/>
<pin id="438" dir="0" index="3" bw="16" slack="0"/>
<pin id="439" dir="0" index="4" bw="16" slack="0"/>
<pin id="440" dir="0" index="5" bw="16" slack="0"/>
<pin id="441" dir="0" index="6" bw="16" slack="0"/>
<pin id="442" dir="0" index="7" bw="16" slack="0"/>
<pin id="443" dir="0" index="8" bw="16" slack="0"/>
<pin id="444" dir="0" index="9" bw="16" slack="0"/>
<pin id="445" dir="0" index="10" bw="16" slack="0"/>
<pin id="446" dir="0" index="11" bw="16" slack="0"/>
<pin id="447" dir="0" index="12" bw="16" slack="0"/>
<pin id="448" dir="0" index="13" bw="16" slack="0"/>
<pin id="449" dir="0" index="14" bw="16" slack="0"/>
<pin id="450" dir="0" index="15" bw="16" slack="0"/>
<pin id="451" dir="0" index="16" bw="16" slack="0"/>
<pin id="452" dir="0" index="17" bw="16" slack="0"/>
<pin id="453" dir="0" index="18" bw="16" slack="0"/>
<pin id="454" dir="0" index="19" bw="3" slack="0"/>
<pin id="455" dir="0" index="20" bw="6" slack="0"/>
<pin id="456" dir="0" index="21" bw="6" slack="0"/>
<pin id="457" dir="0" index="22" bw="1" slack="5"/>
<pin id="458" dir="1" index="23" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_245/6 "/>
</bind>
</comp>

<comp id="477" class="1004" name="tmp_226_cast5_i_i_i_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="10" slack="0"/>
<pin id="479" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_226_cast5_i_i_i/2 "/>
</bind>
</comp>

<comp id="481" class="1004" name="tmp_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="1" slack="0"/>
<pin id="483" dir="0" index="1" bw="10" slack="0"/>
<pin id="484" dir="0" index="2" bw="5" slack="0"/>
<pin id="485" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="489" class="1004" name="tmp_90_i_i_i_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="10" slack="0"/>
<pin id="491" dir="0" index="1" bw="10" slack="0"/>
<pin id="492" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_90_i_i_i/2 "/>
</bind>
</comp>

<comp id="495" class="1004" name="tmp_91_i_i_i_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="10" slack="0"/>
<pin id="497" dir="0" index="1" bw="10" slack="0"/>
<pin id="498" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_91_i_i_i/2 "/>
</bind>
</comp>

<comp id="501" class="1004" name="rLoops_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="1" slack="0"/>
<pin id="503" dir="0" index="1" bw="10" slack="0"/>
<pin id="504" dir="0" index="2" bw="10" slack="0"/>
<pin id="505" dir="1" index="3" bw="10" slack="4"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="rLoops/2 "/>
</bind>
</comp>

<comp id="509" class="1004" name="r_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="10" slack="0"/>
<pin id="511" dir="0" index="1" bw="6" slack="0"/>
<pin id="512" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="515" class="1004" name="tmp_92_cast4_i_i_i_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="10" slack="0"/>
<pin id="517" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_92_cast4_i_i_i/3 "/>
</bind>
</comp>

<comp id="519" class="1004" name="tmp_443_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="1" slack="0"/>
<pin id="521" dir="0" index="1" bw="10" slack="0"/>
<pin id="522" dir="0" index="2" bw="5" slack="0"/>
<pin id="523" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_443/3 "/>
</bind>
</comp>

<comp id="527" class="1004" name="tmp_94_i_i_i_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="10" slack="0"/>
<pin id="529" dir="0" index="1" bw="10" slack="0"/>
<pin id="530" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_94_i_i_i/3 "/>
</bind>
</comp>

<comp id="533" class="1004" name="tmp_95_i_i_i_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="10" slack="0"/>
<pin id="535" dir="0" index="1" bw="10" slack="0"/>
<pin id="536" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_95_i_i_i/3 "/>
</bind>
</comp>

<comp id="539" class="1004" name="cLoops_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="1" slack="0"/>
<pin id="541" dir="0" index="1" bw="10" slack="0"/>
<pin id="542" dir="0" index="2" bw="10" slack="0"/>
<pin id="543" dir="1" index="3" bw="10" slack="3"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="cLoops/3 "/>
</bind>
</comp>

<comp id="547" class="1004" name="c_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="10" slack="0"/>
<pin id="549" dir="0" index="1" bw="6" slack="0"/>
<pin id="550" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/3 "/>
</bind>
</comp>

<comp id="553" class="1004" name="tmp_444_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="10" slack="0"/>
<pin id="555" dir="0" index="1" bw="10" slack="1"/>
<pin id="556" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_444/3 "/>
</bind>
</comp>

<comp id="558" class="1004" name="tmp_445_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="1" slack="0"/>
<pin id="560" dir="0" index="1" bw="10" slack="0"/>
<pin id="561" dir="0" index="2" bw="5" slack="0"/>
<pin id="562" dir="1" index="3" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_445/3 "/>
</bind>
</comp>

<comp id="566" class="1004" name="tmp_96_cast3_i_i_i_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="6" slack="0"/>
<pin id="568" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_96_cast3_i_i_i/4 "/>
</bind>
</comp>

<comp id="570" class="1004" name="tmp_446_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="1" slack="0"/>
<pin id="572" dir="0" index="1" bw="6" slack="0"/>
<pin id="573" dir="0" index="2" bw="4" slack="0"/>
<pin id="574" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_446/4 "/>
</bind>
</comp>

<comp id="578" class="1004" name="tmp_98_i_i_i_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="6" slack="0"/>
<pin id="580" dir="0" index="1" bw="6" slack="0"/>
<pin id="581" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_98_i_i_i/4 "/>
</bind>
</comp>

<comp id="584" class="1004" name="tmp_99_i_i_i_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="6" slack="0"/>
<pin id="586" dir="0" index="1" bw="6" slack="0"/>
<pin id="587" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_99_i_i_i/4 "/>
</bind>
</comp>

<comp id="590" class="1004" name="mLoops_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="1" slack="0"/>
<pin id="592" dir="0" index="1" bw="6" slack="0"/>
<pin id="593" dir="0" index="2" bw="6" slack="0"/>
<pin id="594" dir="1" index="3" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="mLoops/4 "/>
</bind>
</comp>

<comp id="598" class="1004" name="m_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="6" slack="0"/>
<pin id="600" dir="0" index="1" bw="6" slack="0"/>
<pin id="601" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m/4 "/>
</bind>
</comp>

<comp id="604" class="1004" name="tmp_447_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="1" slack="0"/>
<pin id="606" dir="0" index="1" bw="6" slack="0"/>
<pin id="607" dir="0" index="2" bw="4" slack="0"/>
<pin id="608" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_447/4 "/>
</bind>
</comp>

<comp id="612" class="1004" name="tmp_457_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="3" slack="0"/>
<pin id="614" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_457/5 "/>
</bind>
</comp>

<comp id="616" class="1004" name="tmp_103_i_i_i_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="3" slack="0"/>
<pin id="618" dir="0" index="1" bw="3" slack="0"/>
<pin id="619" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_103_i_i_i/5 "/>
</bind>
</comp>

<comp id="622" class="1004" name="tmp_449_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="3" slack="1"/>
<pin id="624" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_449/6 "/>
</bind>
</comp>

<comp id="626" class="1004" name="tmp_327_cast_i_i_i_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="2" slack="0"/>
<pin id="628" dir="0" index="1" bw="2" slack="0"/>
<pin id="629" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_327_cast_i_i_i/6 "/>
</bind>
</comp>

<comp id="632" class="1004" name="tmp_106_i_i_i_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="3" slack="1"/>
<pin id="634" dir="0" index="1" bw="3" slack="0"/>
<pin id="635" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_106_i_i_i/6 "/>
</bind>
</comp>

<comp id="638" class="1004" name="nLoops_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="1" slack="0"/>
<pin id="640" dir="0" index="1" bw="2" slack="0"/>
<pin id="641" dir="0" index="2" bw="2" slack="0"/>
<pin id="642" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="nLoops/6 "/>
</bind>
</comp>

<comp id="648" class="1004" name="tmp_324_cast1_cast4_s_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="3" slack="1"/>
<pin id="650" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_324_cast1_cast4_s/6 "/>
</bind>
</comp>

<comp id="653" class="1004" name="tmp_96_cast3_cast1_i_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="6" slack="2"/>
<pin id="655" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_96_cast3_cast1_i/6 "/>
</bind>
</comp>

<comp id="658" class="1004" name="mLoops_cast_cast2_i_s_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="6" slack="2"/>
<pin id="660" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="mLoops_cast_cast2_i_s/6 "/>
</bind>
</comp>

<comp id="662" class="1004" name="tmp_107_i_i_i_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="3" slack="1"/>
<pin id="664" dir="0" index="1" bw="3" slack="0"/>
<pin id="665" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_107_i_i_i/6 "/>
</bind>
</comp>

<comp id="668" class="1004" name="tmp4_i_i_i_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="1" slack="0"/>
<pin id="670" dir="0" index="1" bw="1" slack="2"/>
<pin id="671" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp4_i_i_i/6 "/>
</bind>
</comp>

<comp id="673" class="1004" name="sel_tmp1_i_i_i_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="1" slack="0"/>
<pin id="675" dir="0" index="1" bw="1" slack="3"/>
<pin id="676" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp1_i_i_i/6 "/>
</bind>
</comp>

<comp id="678" class="1004" name="tmp_458_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="1" slack="0"/>
<pin id="680" dir="0" index="1" bw="1" slack="0"/>
<pin id="681" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_458/6 "/>
</bind>
</comp>

<comp id="684" class="1004" name="n_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="3" slack="3"/>
<pin id="686" dir="0" index="1" bw="3" slack="0"/>
<pin id="687" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="n/8 "/>
</bind>
</comp>

<comp id="690" class="1005" name="betas_offset_read_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="31" slack="5"/>
<pin id="692" dir="1" index="1" bw="31" slack="5"/>
</pin_list>
<bind>
<opset="betas_offset_read "/>
</bind>
</comp>

<comp id="695" class="1005" name="weights_offset_read_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="31" slack="5"/>
<pin id="697" dir="1" index="1" bw="31" slack="5"/>
</pin_list>
<bind>
<opset="weights_offset_read "/>
</bind>
</comp>

<comp id="700" class="1005" name="inputs_offset_read_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="31" slack="5"/>
<pin id="702" dir="1" index="1" bw="31" slack="5"/>
</pin_list>
<bind>
<opset="inputs_offset_read "/>
</bind>
</comp>

<comp id="705" class="1005" name="input_cntl_V_reg_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="1" slack="0"/>
<pin id="707" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="input_cntl_V "/>
</bind>
</comp>

<comp id="712" class="1005" name="weight_cntl_V_reg_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="1" slack="0"/>
<pin id="714" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="weight_cntl_V "/>
</bind>
</comp>

<comp id="719" class="1005" name="beta_cntl_V_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="1" slack="0"/>
<pin id="721" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="beta_cntl_V "/>
</bind>
</comp>

<comp id="726" class="1005" name="tmp_226_cast5_i_i_i_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="32" slack="6"/>
<pin id="728" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="tmp_226_cast5_i_i_i "/>
</bind>
</comp>

<comp id="734" class="1005" name="rLoops_reg_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="10" slack="4"/>
<pin id="736" dir="1" index="1" bw="10" slack="4"/>
</pin_list>
<bind>
<opset="rLoops "/>
</bind>
</comp>

<comp id="739" class="1005" name="r_reg_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="10" slack="0"/>
<pin id="741" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="745" class="1005" name="tmp_92_cast4_i_i_i_reg_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="32" slack="5"/>
<pin id="747" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="tmp_92_cast4_i_i_i "/>
</bind>
</comp>

<comp id="753" class="1005" name="cLoops_reg_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="10" slack="3"/>
<pin id="755" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opset="cLoops "/>
</bind>
</comp>

<comp id="758" class="1005" name="c_reg_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="10" slack="0"/>
<pin id="760" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="763" class="1005" name="tmp_445_reg_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="1" slack="3"/>
<pin id="765" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_445 "/>
</bind>
</comp>

<comp id="768" class="1005" name="tmp_96_cast3_i_i_i_reg_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="32" slack="4"/>
<pin id="770" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="tmp_96_cast3_i_i_i "/>
</bind>
</comp>

<comp id="776" class="1005" name="mLoops_reg_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="6" slack="2"/>
<pin id="778" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="mLoops "/>
</bind>
</comp>

<comp id="782" class="1005" name="m_reg_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="6" slack="0"/>
<pin id="784" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="m "/>
</bind>
</comp>

<comp id="787" class="1005" name="tmp_447_reg_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="1" slack="2"/>
<pin id="789" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_447 "/>
</bind>
</comp>

<comp id="792" class="1005" name="tmp_457_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="32" slack="3"/>
<pin id="794" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_457 "/>
</bind>
</comp>

<comp id="803" class="1005" name="nLoops_reg_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="2" slack="1"/>
<pin id="805" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="nLoops "/>
</bind>
</comp>

<comp id="809" class="1005" name="tmp_324_cast1_cast4_s_reg_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="10" slack="1"/>
<pin id="811" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_324_cast1_cast4_s "/>
</bind>
</comp>

<comp id="814" class="1005" name="tmp_96_cast3_cast1_i_reg_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="10" slack="1"/>
<pin id="816" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_96_cast3_cast1_i "/>
</bind>
</comp>

<comp id="819" class="1005" name="mLoops_cast_cast2_i_s_reg_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="10" slack="1"/>
<pin id="821" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="mLoops_cast_cast2_i_s "/>
</bind>
</comp>

<comp id="824" class="1005" name="tmp_458_reg_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="1" slack="2"/>
<pin id="826" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_458 "/>
</bind>
</comp>

<comp id="838" class="1005" name="n_reg_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="3" slack="1"/>
<pin id="840" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="n "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="201"><net_src comp="94" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="94" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="94" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="214"><net_src comp="92" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="88" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="92" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="10" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="92" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="6" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="92" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="2" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="239"><net_src comp="126" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="90" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="241"><net_src comp="210" pin="2"/><net_sink comp="234" pin=2"/></net>

<net id="247"><net_src comp="174" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="78" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="249"><net_src comp="138" pin="0"/><net_sink comp="242" pin=2"/></net>

<net id="255"><net_src comp="188" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="138" pin="0"/><net_sink comp="250" pin=2"/></net>

<net id="262"><net_src comp="188" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="263"><net_src comp="138" pin="0"/><net_sink comp="257" pin=2"/></net>

<net id="269"><net_src comp="188" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="138" pin="0"/><net_sink comp="264" pin=2"/></net>

<net id="275"><net_src comp="190" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="280"><net_src comp="190" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="285"><net_src comp="190" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="291"><net_src comp="192" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="292"><net_src comp="80" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="298"><net_src comp="192" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="299"><net_src comp="82" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="305"><net_src comp="192" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="306"><net_src comp="84" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="312"><net_src comp="192" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="313"><net_src comp="86" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="319"><net_src comp="194" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="320"><net_src comp="78" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="324"><net_src comp="144" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="331"><net_src comp="321" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="332"><net_src comp="325" pin="4"/><net_sink comp="321" pin=0"/></net>

<net id="336"><net_src comp="144" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="343"><net_src comp="333" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="344"><net_src comp="337" pin="4"/><net_sink comp="333" pin=0"/></net>

<net id="348"><net_src comp="158" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="355"><net_src comp="345" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="356"><net_src comp="349" pin="4"/><net_sink comp="345" pin=0"/></net>

<net id="360"><net_src comp="170" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="367"><net_src comp="357" pin="1"/><net_sink comp="361" pin=2"/></net>

<net id="368"><net_src comp="361" pin="4"/><net_sink comp="357" pin=0"/></net>

<net id="382"><net_src comp="180" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="383"><net_src comp="0" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="384"><net_src comp="12" pin="0"/><net_sink comp="369" pin=3"/></net>

<net id="385"><net_src comp="357" pin="1"/><net_sink comp="369" pin=4"/></net>

<net id="386"><net_src comp="321" pin="1"/><net_sink comp="369" pin=5"/></net>

<net id="387"><net_src comp="333" pin="1"/><net_sink comp="369" pin=6"/></net>

<net id="414"><net_src comp="182" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="415"><net_src comp="4" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="416"><net_src comp="14" pin="0"/><net_sink comp="388" pin=3"/></net>

<net id="417"><net_src comp="16" pin="0"/><net_sink comp="388" pin=4"/></net>

<net id="418"><net_src comp="18" pin="0"/><net_sink comp="388" pin=5"/></net>

<net id="419"><net_src comp="20" pin="0"/><net_sink comp="388" pin=6"/></net>

<net id="420"><net_src comp="22" pin="0"/><net_sink comp="388" pin=7"/></net>

<net id="421"><net_src comp="24" pin="0"/><net_sink comp="388" pin=8"/></net>

<net id="422"><net_src comp="26" pin="0"/><net_sink comp="388" pin=9"/></net>

<net id="423"><net_src comp="28" pin="0"/><net_sink comp="388" pin=10"/></net>

<net id="424"><net_src comp="30" pin="0"/><net_sink comp="388" pin=11"/></net>

<net id="425"><net_src comp="32" pin="0"/><net_sink comp="388" pin=12"/></net>

<net id="426"><net_src comp="34" pin="0"/><net_sink comp="388" pin=13"/></net>

<net id="427"><net_src comp="36" pin="0"/><net_sink comp="388" pin=14"/></net>

<net id="428"><net_src comp="38" pin="0"/><net_sink comp="388" pin=15"/></net>

<net id="429"><net_src comp="40" pin="0"/><net_sink comp="388" pin=16"/></net>

<net id="430"><net_src comp="42" pin="0"/><net_sink comp="388" pin=17"/></net>

<net id="431"><net_src comp="44" pin="0"/><net_sink comp="388" pin=18"/></net>

<net id="432"><net_src comp="357" pin="1"/><net_sink comp="388" pin=19"/></net>

<net id="433"><net_src comp="345" pin="1"/><net_sink comp="388" pin=20"/></net>

<net id="459"><net_src comp="184" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="460"><net_src comp="8" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="461"><net_src comp="46" pin="0"/><net_sink comp="434" pin=3"/></net>

<net id="462"><net_src comp="48" pin="0"/><net_sink comp="434" pin=4"/></net>

<net id="463"><net_src comp="50" pin="0"/><net_sink comp="434" pin=5"/></net>

<net id="464"><net_src comp="52" pin="0"/><net_sink comp="434" pin=6"/></net>

<net id="465"><net_src comp="54" pin="0"/><net_sink comp="434" pin=7"/></net>

<net id="466"><net_src comp="56" pin="0"/><net_sink comp="434" pin=8"/></net>

<net id="467"><net_src comp="58" pin="0"/><net_sink comp="434" pin=9"/></net>

<net id="468"><net_src comp="60" pin="0"/><net_sink comp="434" pin=10"/></net>

<net id="469"><net_src comp="62" pin="0"/><net_sink comp="434" pin=11"/></net>

<net id="470"><net_src comp="64" pin="0"/><net_sink comp="434" pin=12"/></net>

<net id="471"><net_src comp="66" pin="0"/><net_sink comp="434" pin=13"/></net>

<net id="472"><net_src comp="68" pin="0"/><net_sink comp="434" pin=14"/></net>

<net id="473"><net_src comp="70" pin="0"/><net_sink comp="434" pin=15"/></net>

<net id="474"><net_src comp="72" pin="0"/><net_sink comp="434" pin=16"/></net>

<net id="475"><net_src comp="74" pin="0"/><net_sink comp="434" pin=17"/></net>

<net id="476"><net_src comp="76" pin="0"/><net_sink comp="434" pin=18"/></net>

<net id="480"><net_src comp="325" pin="4"/><net_sink comp="477" pin=0"/></net>

<net id="486"><net_src comp="146" pin="0"/><net_sink comp="481" pin=0"/></net>

<net id="487"><net_src comp="325" pin="4"/><net_sink comp="481" pin=1"/></net>

<net id="488"><net_src comp="148" pin="0"/><net_sink comp="481" pin=2"/></net>

<net id="493"><net_src comp="154" pin="0"/><net_sink comp="489" pin=0"/></net>

<net id="494"><net_src comp="325" pin="4"/><net_sink comp="489" pin=1"/></net>

<net id="499"><net_src comp="489" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="500"><net_src comp="156" pin="0"/><net_sink comp="495" pin=1"/></net>

<net id="506"><net_src comp="495" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="507"><net_src comp="156" pin="0"/><net_sink comp="501" pin=1"/></net>

<net id="508"><net_src comp="489" pin="2"/><net_sink comp="501" pin=2"/></net>

<net id="513"><net_src comp="325" pin="4"/><net_sink comp="509" pin=0"/></net>

<net id="514"><net_src comp="156" pin="0"/><net_sink comp="509" pin=1"/></net>

<net id="518"><net_src comp="337" pin="4"/><net_sink comp="515" pin=0"/></net>

<net id="524"><net_src comp="146" pin="0"/><net_sink comp="519" pin=0"/></net>

<net id="525"><net_src comp="337" pin="4"/><net_sink comp="519" pin=1"/></net>

<net id="526"><net_src comp="148" pin="0"/><net_sink comp="519" pin=2"/></net>

<net id="531"><net_src comp="154" pin="0"/><net_sink comp="527" pin=0"/></net>

<net id="532"><net_src comp="337" pin="4"/><net_sink comp="527" pin=1"/></net>

<net id="537"><net_src comp="527" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="538"><net_src comp="156" pin="0"/><net_sink comp="533" pin=1"/></net>

<net id="544"><net_src comp="533" pin="2"/><net_sink comp="539" pin=0"/></net>

<net id="545"><net_src comp="156" pin="0"/><net_sink comp="539" pin=1"/></net>

<net id="546"><net_src comp="527" pin="2"/><net_sink comp="539" pin=2"/></net>

<net id="551"><net_src comp="337" pin="4"/><net_sink comp="547" pin=0"/></net>

<net id="552"><net_src comp="156" pin="0"/><net_sink comp="547" pin=1"/></net>

<net id="557"><net_src comp="547" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="563"><net_src comp="146" pin="0"/><net_sink comp="558" pin=0"/></net>

<net id="564"><net_src comp="553" pin="2"/><net_sink comp="558" pin=1"/></net>

<net id="565"><net_src comp="148" pin="0"/><net_sink comp="558" pin=2"/></net>

<net id="569"><net_src comp="349" pin="4"/><net_sink comp="566" pin=0"/></net>

<net id="575"><net_src comp="160" pin="0"/><net_sink comp="570" pin=0"/></net>

<net id="576"><net_src comp="349" pin="4"/><net_sink comp="570" pin=1"/></net>

<net id="577"><net_src comp="162" pin="0"/><net_sink comp="570" pin=2"/></net>

<net id="582"><net_src comp="166" pin="0"/><net_sink comp="578" pin=0"/></net>

<net id="583"><net_src comp="349" pin="4"/><net_sink comp="578" pin=1"/></net>

<net id="588"><net_src comp="578" pin="2"/><net_sink comp="584" pin=0"/></net>

<net id="589"><net_src comp="168" pin="0"/><net_sink comp="584" pin=1"/></net>

<net id="595"><net_src comp="584" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="596"><net_src comp="168" pin="0"/><net_sink comp="590" pin=1"/></net>

<net id="597"><net_src comp="578" pin="2"/><net_sink comp="590" pin=2"/></net>

<net id="602"><net_src comp="349" pin="4"/><net_sink comp="598" pin=0"/></net>

<net id="603"><net_src comp="168" pin="0"/><net_sink comp="598" pin=1"/></net>

<net id="609"><net_src comp="160" pin="0"/><net_sink comp="604" pin=0"/></net>

<net id="610"><net_src comp="598" pin="2"/><net_sink comp="604" pin=1"/></net>

<net id="611"><net_src comp="162" pin="0"/><net_sink comp="604" pin=2"/></net>

<net id="615"><net_src comp="361" pin="4"/><net_sink comp="612" pin=0"/></net>

<net id="620"><net_src comp="361" pin="4"/><net_sink comp="616" pin=0"/></net>

<net id="621"><net_src comp="172" pin="0"/><net_sink comp="616" pin=1"/></net>

<net id="625"><net_src comp="357" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="630"><net_src comp="622" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="631"><net_src comp="176" pin="0"/><net_sink comp="626" pin=1"/></net>

<net id="636"><net_src comp="357" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="637"><net_src comp="170" pin="0"/><net_sink comp="632" pin=1"/></net>

<net id="643"><net_src comp="632" pin="2"/><net_sink comp="638" pin=0"/></net>

<net id="644"><net_src comp="178" pin="0"/><net_sink comp="638" pin=1"/></net>

<net id="645"><net_src comp="626" pin="2"/><net_sink comp="638" pin=2"/></net>

<net id="646"><net_src comp="638" pin="3"/><net_sink comp="369" pin=7"/></net>

<net id="647"><net_src comp="638" pin="3"/><net_sink comp="388" pin=21"/></net>

<net id="651"><net_src comp="357" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="652"><net_src comp="648" pin="1"/><net_sink comp="434" pin=19"/></net>

<net id="656"><net_src comp="345" pin="1"/><net_sink comp="653" pin=0"/></net>

<net id="657"><net_src comp="653" pin="1"/><net_sink comp="434" pin=20"/></net>

<net id="661"><net_src comp="658" pin="1"/><net_sink comp="434" pin=21"/></net>

<net id="666"><net_src comp="357" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="667"><net_src comp="170" pin="0"/><net_sink comp="662" pin=1"/></net>

<net id="672"><net_src comp="662" pin="2"/><net_sink comp="668" pin=0"/></net>

<net id="677"><net_src comp="668" pin="2"/><net_sink comp="673" pin=0"/></net>

<net id="682"><net_src comp="673" pin="2"/><net_sink comp="678" pin=0"/></net>

<net id="683"><net_src comp="186" pin="0"/><net_sink comp="678" pin=1"/></net>

<net id="688"><net_src comp="357" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="689"><net_src comp="196" pin="0"/><net_sink comp="684" pin=1"/></net>

<net id="693"><net_src comp="216" pin="2"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="434" pin=2"/></net>

<net id="698"><net_src comp="222" pin="2"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="388" pin=2"/></net>

<net id="703"><net_src comp="228" pin="2"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="369" pin=2"/></net>

<net id="708"><net_src comp="198" pin="1"/><net_sink comp="705" pin=0"/></net>

<net id="709"><net_src comp="705" pin="1"/><net_sink comp="369" pin=10"/></net>

<net id="710"><net_src comp="705" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="711"><net_src comp="705" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="715"><net_src comp="202" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="716"><net_src comp="712" pin="1"/><net_sink comp="388" pin=23"/></net>

<net id="717"><net_src comp="712" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="718"><net_src comp="712" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="722"><net_src comp="206" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="434" pin=22"/></net>

<net id="724"><net_src comp="719" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="725"><net_src comp="719" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="729"><net_src comp="477" pin="1"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="293" pin=2"/></net>

<net id="737"><net_src comp="501" pin="3"/><net_sink comp="734" pin=0"/></net>

<net id="738"><net_src comp="734" pin="1"/><net_sink comp="369" pin=8"/></net>

<net id="742"><net_src comp="509" pin="2"/><net_sink comp="739" pin=0"/></net>

<net id="743"><net_src comp="739" pin="1"/><net_sink comp="325" pin=2"/></net>

<net id="744"><net_src comp="739" pin="1"/><net_sink comp="553" pin=1"/></net>

<net id="748"><net_src comp="515" pin="1"/><net_sink comp="745" pin=0"/></net>

<net id="749"><net_src comp="745" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="756"><net_src comp="539" pin="3"/><net_sink comp="753" pin=0"/></net>

<net id="757"><net_src comp="753" pin="1"/><net_sink comp="369" pin=9"/></net>

<net id="761"><net_src comp="547" pin="2"/><net_sink comp="758" pin=0"/></net>

<net id="762"><net_src comp="758" pin="1"/><net_sink comp="337" pin=2"/></net>

<net id="766"><net_src comp="558" pin="3"/><net_sink comp="763" pin=0"/></net>

<net id="767"><net_src comp="763" pin="1"/><net_sink comp="673" pin=1"/></net>

<net id="771"><net_src comp="566" pin="1"/><net_sink comp="768" pin=0"/></net>

<net id="772"><net_src comp="768" pin="1"/><net_sink comp="300" pin=2"/></net>

<net id="779"><net_src comp="590" pin="3"/><net_sink comp="776" pin=0"/></net>

<net id="780"><net_src comp="776" pin="1"/><net_sink comp="388" pin=22"/></net>

<net id="781"><net_src comp="776" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="785"><net_src comp="598" pin="2"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="349" pin=2"/></net>

<net id="790"><net_src comp="604" pin="3"/><net_sink comp="787" pin=0"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="668" pin=1"/></net>

<net id="795"><net_src comp="612" pin="1"/><net_sink comp="792" pin=0"/></net>

<net id="796"><net_src comp="792" pin="1"/><net_sink comp="307" pin=2"/></net>

<net id="806"><net_src comp="638" pin="3"/><net_sink comp="803" pin=0"/></net>

<net id="807"><net_src comp="803" pin="1"/><net_sink comp="369" pin=7"/></net>

<net id="808"><net_src comp="803" pin="1"/><net_sink comp="388" pin=21"/></net>

<net id="812"><net_src comp="648" pin="1"/><net_sink comp="809" pin=0"/></net>

<net id="813"><net_src comp="809" pin="1"/><net_sink comp="434" pin=19"/></net>

<net id="817"><net_src comp="653" pin="1"/><net_sink comp="814" pin=0"/></net>

<net id="818"><net_src comp="814" pin="1"/><net_sink comp="434" pin=20"/></net>

<net id="822"><net_src comp="658" pin="1"/><net_sink comp="819" pin=0"/></net>

<net id="823"><net_src comp="819" pin="1"/><net_sink comp="434" pin=21"/></net>

<net id="827"><net_src comp="678" pin="2"/><net_sink comp="824" pin=0"/></net>

<net id="828"><net_src comp="824" pin="1"/><net_sink comp="314" pin=2"/></net>

<net id="841"><net_src comp="684" pin="2"/><net_sink comp="838" pin=0"/></net>

<net id="842"><net_src comp="838" pin="1"/><net_sink comp="361" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: inputs | {}
	Port: weights | {}
	Port: betas | {}
	Port: input_buffer_V | {6 7 }
	Port: weight_buffer_0 | {6 7 }
	Port: weight_buffer_1 | {6 7 }
	Port: weight_buffer_2 | {6 7 }
	Port: weight_buffer_3 | {6 7 }
	Port: weight_buffer_4 | {6 7 }
	Port: weight_buffer_5 | {6 7 }
	Port: weight_buffer_6 | {6 7 }
	Port: weight_buffer_7 | {6 7 }
	Port: weight_buffer_8 | {6 7 }
	Port: weight_buffer_9 | {6 7 }
	Port: weight_buffer_10 | {6 7 }
	Port: weight_buffer_11 | {6 7 }
	Port: weight_buffer_12 | {6 7 }
	Port: weight_buffer_13 | {6 7 }
	Port: weight_buffer_14 | {6 7 }
	Port: weight_buffer_15 | {6 7 }
	Port: beta_buffer_0 | {6 7 }
	Port: beta_buffer_1 | {6 7 }
	Port: beta_buffer_2 | {6 7 }
	Port: beta_buffer_3 | {6 7 }
	Port: beta_buffer_4 | {6 7 }
	Port: beta_buffer_5 | {6 7 }
	Port: beta_buffer_6 | {6 7 }
	Port: beta_buffer_7 | {6 7 }
	Port: beta_buffer_8 | {6 7 }
	Port: beta_buffer_9 | {6 7 }
	Port: beta_buffer_10 | {6 7 }
	Port: beta_buffer_11 | {6 7 }
	Port: beta_buffer_12 | {6 7 }
	Port: beta_buffer_13 | {6 7 }
	Port: beta_buffer_14 | {6 7 }
	Port: beta_buffer_15 | {6 7 }
	Port: data_buffer_V | {6 8 }
	Port: data_c_V | {8 }
	Port: data_r_V | {8 }
	Port: data_m_V | {8 }
	Port: data_n_V | {8 }
	Port: outputs_offset_out | {1 }
 - Input state : 
	Port: load_data131 : inputs | {6 7 }
	Port: load_data131 : inputs_offset | {1 }
	Port: load_data131 : weights | {6 7 }
	Port: load_data131 : weights_offset | {1 }
	Port: load_data131 : betas | {6 7 }
	Port: load_data131 : betas_offset | {1 }
	Port: load_data131 : outputs_offset | {1 }
  - Chain level:
	State 1
		empty : 1
		StgValue_185 : 1
		empty_136 : 1
		StgValue_187 : 1
		empty_137 : 1
		StgValue_189 : 1
	State 2
		tmp_226_cast5_i_i_i : 1
		tmp : 1
		StgValue_195 : 2
		tmp_90_i_i_i : 1
		tmp_91_i_i_i : 2
		rLoops : 3
		r : 1
	State 3
		tmp_92_cast4_i_i_i : 1
		tmp_443 : 1
		StgValue_206 : 2
		tmp_94_i_i_i : 1
		tmp_95_i_i_i : 2
		cLoops : 3
		c : 1
		tmp_444 : 2
		tmp_445 : 2
	State 4
		tmp_96_cast3_i_i_i : 1
		tmp_446 : 1
		StgValue_219 : 2
		tmp_98_i_i_i : 1
		tmp_99_i_i_i : 2
		mLoops : 3
		m : 1
		tmp_447 : 2
	State 5
		tmp_457 : 1
		tmp_103_i_i_i : 1
		StgValue_231 : 2
	State 6
		tmp_327_cast_i_i_i : 1
		nLoops : 1
		StgValue_240 : 2
		StgValue_241 : 2
		StgValue_245 : 1
		tmp4_i_i_i : 1
		sel_tmp1_i_i_i : 1
		tmp_458 : 1
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|---------|
| Operation|          Functional Unit          |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|---------|
|          | grp_copy_input_fmem2buff_2_fu_369 | 1.33075 |   437   |   628   |
|   call   | grp_copy_weight_fmem2buf_3_fu_388 |    0    |   159   |   204   |
|          | grp_copy_beta_fmem2buffe_1_fu_434 |  0.656  |    86   |    86   |
|----------|-----------------------------------|---------|---------|---------|
|          |        tmp_91_i_i_i_fu_495        |    0    |    0    |    13   |
|          |        tmp_95_i_i_i_fu_533        |    0    |    0    |    13   |
|   icmp   |        tmp_99_i_i_i_fu_584        |    0    |    0    |    11   |
|          |        tmp_103_i_i_i_fu_616       |    0    |    0    |    9    |
|          |        tmp_106_i_i_i_fu_632       |    0    |    0    |    9    |
|          |        tmp_107_i_i_i_fu_662       |    0    |    0    |    9    |
|----------|-----------------------------------|---------|---------|---------|
|          |              r_fu_509             |    0    |    0    |    17   |
|    add   |              c_fu_547             |    0    |    0    |    17   |
|          |              m_fu_598             |    0    |    0    |    15   |
|          |              n_fu_684             |    0    |    0    |    11   |
|----------|-----------------------------------|---------|---------|---------|
|          |        tmp_90_i_i_i_fu_489        |    0    |    0    |    17   |
|    sub   |        tmp_94_i_i_i_fu_527        |    0    |    0    |    17   |
|          |        tmp_98_i_i_i_fu_578        |    0    |    0    |    15   |
|----------|-----------------------------------|---------|---------|---------|
|          |           rLoops_fu_501           |    0    |    0    |    10   |
|  select  |           cLoops_fu_539           |    0    |    0    |    10   |
|          |           mLoops_fu_590           |    0    |    0    |    6    |
|          |           nLoops_fu_638           |    0    |    0    |    2    |
|----------|-----------------------------------|---------|---------|---------|
|          |           tmp_444_fu_553          |    0    |    0    |    10   |
|    and   |         tmp4_i_i_i_fu_668         |    0    |    0    |    2    |
|          |       sel_tmp1_i_i_i_fu_673       |    0    |    0    |    2    |
|----------|-----------------------------------|---------|---------|---------|
|    xor   |     tmp_327_cast_i_i_i_fu_626     |    0    |    0    |    2    |
|          |           tmp_458_fu_678          |    0    |    0    |    2    |
|----------|-----------------------------------|---------|---------|---------|
|          |  outputs_offset_read_read_fu_210  |    0    |    0    |    0    |
|   read   |   betas_offset_read_read_fu_216   |    0    |    0    |    0    |
|          |  weights_offset_read_read_fu_222  |    0    |    0    |    0    |
|          |   inputs_offset_read_read_fu_228  |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   write  |      StgValue_99_write_fu_234     |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|nbwritereq|     tmp_448_nbwritereq_fu_242     |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |      tmp_450_nbreadreq_fu_250     |    0    |    0    |    0    |
| nbreadreq|      tmp_451_nbreadreq_fu_257     |    0    |    0    |    0    |
|          |      tmp_452_nbreadreq_fu_264     |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |  empty_n_i_0_i_i_i_nbread_fu_271  |    0    |    0    |    0    |
|  nbread  | empty_n_i11_0_i_i_i_nbread_fu_276 |    0    |    0    |    0    |
|          | empty_n_i13_0_i_i_i_nbread_fu_281 |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          | full_n_i15_0_i_i_i_nbwrite_fu_286 |    0    |    0    |    0    |
|          | full_n_i17_0_i_i_i_nbwrite_fu_293 |    0    |    0    |    0    |
|  nbwrite |  full_n_i4_0_i_i_i_nbwrite_fu_300 |    0    |    0    |    0    |
|          |  full_n_i2_0_i_i_i_nbwrite_fu_307 |    0    |    0    |    0    |
|          |  full_n_i_0_i_i_i_nbwrite_fu_314  |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |     tmp_226_cast5_i_i_i_fu_477    |    0    |    0    |    0    |
|          |     tmp_92_cast4_i_i_i_fu_515     |    0    |    0    |    0    |
|          |     tmp_96_cast3_i_i_i_fu_566     |    0    |    0    |    0    |
|   zext   |           tmp_457_fu_612          |    0    |    0    |    0    |
|          |    tmp_324_cast1_cast4_s_fu_648   |    0    |    0    |    0    |
|          |    tmp_96_cast3_cast1_i_fu_653    |    0    |    0    |    0    |
|          |    mLoops_cast_cast2_i_s_fu_658   |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |             tmp_fu_481            |    0    |    0    |    0    |
|          |           tmp_443_fu_519          |    0    |    0    |    0    |
| bitselect|           tmp_445_fu_558          |    0    |    0    |    0    |
|          |           tmp_446_fu_570          |    0    |    0    |    0    |
|          |           tmp_447_fu_604          |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   trunc  |           tmp_449_fu_622          |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   Total  |                                   | 1.98675 |   682   |   1137  |
|----------|-----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|     beta_cntl_V_reg_719     |    1   |
|  betas_offset_read_reg_690  |   31   |
|        cLoops_reg_753       |   10   |
|          c_reg_758          |   10   |
|     input_cntl_V_reg_705    |    1   |
|  inputs_offset_read_reg_700 |   31   |
|mLoops_cast_cast2_i_s_reg_819|   10   |
|        mLoops_reg_776       |    6   |
|          m_reg_782          |    6   |
|        nLoops_reg_803       |    2   |
|          n_reg_838          |    3   |
|        rLoops_reg_734       |   10   |
|          r_reg_739          |   10   |
| tmp_226_cast5_i_i_i_reg_726 |   32   |
|tmp_324_cast1_cast4_s_reg_809|   10   |
|       tmp_445_reg_763       |    1   |
|       tmp_447_reg_787       |    1   |
|       tmp_453_reg_333       |   10   |
|       tmp_454_reg_321       |   10   |
|       tmp_455_reg_345       |    6   |
|       tmp_456_reg_357       |    3   |
|       tmp_457_reg_792       |   32   |
|       tmp_458_reg_824       |    1   |
|  tmp_92_cast4_i_i_i_reg_745 |   32   |
| tmp_96_cast3_cast1_i_reg_814|   10   |
|  tmp_96_cast3_i_i_i_reg_768 |   32   |
|    weight_cntl_V_reg_712    |    1   |
| weights_offset_read_reg_695 |   31   |
+-----------------------------+--------+
|            Total            |   343  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------------|------|------|------|--------||---------||---------|
|                Comp               |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------------|------|------|------|--------||---------||---------|
|          tmp_454_reg_321          |  p0  |   2  |  10  |   20   ||    9    |
|          tmp_453_reg_333          |  p0  |   2  |  10  |   20   ||    9    |
|          tmp_455_reg_345          |  p0  |   2  |   6  |   12   ||    9    |
|          tmp_456_reg_357          |  p0  |   2  |   3  |    6   ||    9    |
| grp_copy_input_fmem2buff_2_fu_369 |  p7  |   2  |   2  |    4   ||    9    |
| grp_copy_weight_fmem2buf_3_fu_388 |  p21 |   2  |   2  |    4   ||    9    |
| grp_copy_beta_fmem2buffe_1_fu_434 |  p19 |   2  |   3  |    6   ||    9    |
| grp_copy_beta_fmem2buffe_1_fu_434 |  p20 |   2  |   6  |   12   ||    9    |
| grp_copy_beta_fmem2buffe_1_fu_434 |  p21 |   2  |   6  |   12   ||    9    |
|-----------------------------------|------|------|------|--------||---------||---------|
|               Total               |      |      |      |   96   ||  5.904  ||    81   |
|-----------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    1   |   682  |  1137  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    5   |    -   |   81   |
|  Register |    -   |   343  |    -   |
+-----------+--------+--------+--------+
|   Total   |    7   |  1025  |  1218  |
+-----------+--------+--------+--------+
