

================================================================
== Vivado HLS Report for 'example'
================================================================
* Date:           Mon Jul  3 09:15:04 2017

* Version:        2016.4 (Build 1733598 on Wed Dec 14 22:59:20 MST 2016)
* Project:        vectoradd
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku115-flvf1924-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      3.50|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+--------+-----+--------+---------+
    |    Latency   |   Interval   | Pipeline|
    | min |   max  | min |   max  |   Type  |
    +-----+--------+-----+--------+---------+
    |    2|  271874|    3|  271875|   none  |
    +-----+--------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+-----+--------+-----------+-----------+-----------+---------+----------+
        |                           |    Latency   | Iteration |  Initiation Interval  |   Trip  |          |
        |         Loop Name         | min |   max  |  Latency  |  achieved |   target  |  Count  | Pipelined|
        +---------------------------+-----+--------+-----------+-----------+-----------+---------+----------+
        |- Loop 1                   |    0|  271872| 26 ~ 1062 |          -|          -| 0 ~ 256 |    no    |
        | + memcpy.buff_a.addr.a.V  |    0|     257|          3|          1|          1| 0 ~ 256 |    yes   |
        | + memcpy.buff_b.addr.a.V  |    0|     257|          3|          1|          1| 0 ~ 256 |    yes   |
        | + for_loop_N              |    0|     265|         11|          1|          1| 0 ~ 256 |    yes   |
        | + memcpy.a.V.buff.V.addr  |    0|     257|          3|          1|          1| 0 ~ 256 |    yes   |
        +---------------------------+-----+--------+-----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 1, depth = 11
  * Pipeline-3: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 44
* Pipeline: 4
  Pipeline-0: II = 1, D = 3, States = { 11 12 13 }
  Pipeline-1: II = 1, D = 3, States = { 21 22 23 }
  Pipeline-2: II = 1, D = 11, States = { 25 26 27 28 29 30 31 32 33 34 35 }
  Pipeline-3: II = 1, D = 3, States = { 37 38 39 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / (!exitcond1)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	14  / (exitcond3)
	12  / (!exitcond3)
12 --> 
	13  / true
13 --> 
	11  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	24  / (exitcond)
	22  / (!exitcond)
22 --> 
	23  / true
23 --> 
	21  / true
24 --> 
	25  / true
25 --> 
	36  / (exitcond2)
	26  / (!exitcond2)
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	25  / true
36 --> 
	37  / true
37 --> 
	40  / (exitcond4)
	38  / (!exitcond4)
38 --> 
	39  / true
39 --> 
	37  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	3  / true
* FSM state operations: 

 <State 1>: 1.96ns
ST_1: c_addr_read (12)  [1/1] 0.00ns
arrayctor.loop1.preheader:6  %c_addr_read = call i32 @_ssdm_op_Read.ap_vld.i32(i32 %c_addr)

ST_1: b_addr_read (13)  [1/1] 0.00ns
arrayctor.loop1.preheader:7  %b_addr_read = call i32 @_ssdm_op_Read.ap_vld.i32(i32 %b_addr)

ST_1: a_addr_read (14)  [1/1] 0.00ns
arrayctor.loop1.preheader:8  %a_addr_read = call i32 @_ssdm_op_Read.ap_vld.i32(i32 %a_addr)

ST_1: n_V_read (15)  [1/1] 0.00ns
arrayctor.loop1.preheader:9  %n_V_read = call i16 @_ssdm_op_Read.ap_vld.i16(i16 %n_V)

ST_1: buff_a (16)  [1/1] 1.96ns
arrayctor.loop1.preheader:10  %buff_a = alloca [256 x i256], align 8

ST_1: buff_b (17)  [1/1] 1.96ns
arrayctor.loop1.preheader:11  %buff_b = alloca [256 x i256], align 8

ST_1: buff_V (18)  [1/1] 1.96ns  loc: src/example.cpp:111
arrayctor.loop1.preheader:12  %buff_V = alloca [256 x i256], align 8

ST_1: tmp (24)  [1/1] 0.00ns  loc: src/example.cpp:116
arrayctor.loop1.preheader:18  %tmp = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %n_V_read, i32 8, i32 15)

ST_1: r_V (26)  [1/1] 0.00ns  loc: src/example.cpp:116
arrayctor.loop1.preheader:20  %r_V = trunc i16 %n_V_read to i8

ST_1: i_op_assign (28)  [1/1] 1.34ns  loc: src/example.cpp:116
arrayctor.loop1.preheader:22  %i_op_assign = icmp ne i8 %r_V, 0


 <State 2>: 2.54ns
ST_2: StgValue_55 (6)  [1/1] 0.00ns
arrayctor.loop1.preheader:0  call void (...)* @_ssdm_op_SpecBitsMap(i256* %a_V), !map !114

ST_2: StgValue_56 (7)  [1/1] 0.00ns
arrayctor.loop1.preheader:1  call void (...)* @_ssdm_op_SpecBitsMap(i16 %n_V), !map !120

ST_2: StgValue_57 (8)  [1/1] 0.00ns
arrayctor.loop1.preheader:2  call void (...)* @_ssdm_op_SpecBitsMap(i32 %a_addr), !map !126

ST_2: StgValue_58 (9)  [1/1] 0.00ns
arrayctor.loop1.preheader:3  call void (...)* @_ssdm_op_SpecBitsMap(i32 %b_addr), !map !130

ST_2: StgValue_59 (10)  [1/1] 0.00ns
arrayctor.loop1.preheader:4  call void (...)* @_ssdm_op_SpecBitsMap(i32 %c_addr), !map !134

ST_2: StgValue_60 (11)  [1/1] 0.00ns
arrayctor.loop1.preheader:5  call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @example_str) nounwind

ST_2: StgValue_61 (19)  [1/1] 0.00ns  loc: src/example.cpp:102
arrayctor.loop1.preheader:13  call void (...)* @_ssdm_op_SpecInterface(i32 %a_addr, [7 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_2: StgValue_62 (20)  [1/1] 0.00ns  loc: src/example.cpp:103
arrayctor.loop1.preheader:14  call void (...)* @_ssdm_op_SpecInterface(i32 %b_addr, [7 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_2: StgValue_63 (21)  [1/1] 0.00ns  loc: src/example.cpp:104
arrayctor.loop1.preheader:15  call void (...)* @_ssdm_op_SpecInterface(i32 %c_addr, [7 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_2: StgValue_64 (22)  [1/1] 0.00ns  loc: src/example.cpp:105
arrayctor.loop1.preheader:16  call void (...)* @_ssdm_op_SpecInterface(i16 %n_V, [7 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_2: StgValue_65 (23)  [1/1] 0.00ns  loc: src/example.cpp:106
arrayctor.loop1.preheader:17  call void (...)* @_ssdm_op_SpecInterface(i256* %a_V, [6 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 512, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_2: tmp_cast (25)  [1/1] 0.00ns  loc: src/example.cpp:116
arrayctor.loop1.preheader:19  %tmp_cast = zext i8 %tmp to i9

ST_2: r_V_cast (27)  [1/1] 0.00ns  loc: src/example.cpp:116
arrayctor.loop1.preheader:21  %r_V_cast = zext i8 %r_V to i9

ST_2: tmp_2_cast (29)  [1/1] 0.00ns  loc: src/example.cpp:116
arrayctor.loop1.preheader:23  %tmp_2_cast = zext i1 %i_op_assign to i9

ST_2: segment_V (30)  [1/1] 1.24ns  loc: src/example.cpp:116
arrayctor.loop1.preheader:24  %segment_V = add i9 %tmp_2_cast, %tmp_cast

ST_2: r_V_1 (31)  [1/1] 1.30ns  loc: src/example.cpp:120
arrayctor.loop1.preheader:25  %r_V_1 = add i9 -1, %segment_V

ST_2: StgValue_71 (32)  [1/1] 0.89ns  loc: src/example.cpp:119
arrayctor.loop1.preheader:26  br label %0


 <State 3>: 2.04ns
ST_3: s (34)  [1/1] 0.00ns
:0  %s = phi i9 [ 0, %arrayctor.loop1.preheader ], [ %s_1, %memcpy.tail ]

ST_3: curr_addr_a (35)  [1/1] 0.00ns
:1  %curr_addr_a = phi i32 [ %a_addr_read, %arrayctor.loop1.preheader ], [ %curr_addr_a_1, %memcpy.tail ]

ST_3: curr_addr_b (36)  [1/1] 0.00ns
:2  %curr_addr_b = phi i32 [ %b_addr_read, %arrayctor.loop1.preheader ], [ %curr_addr_b_1, %memcpy.tail ]

ST_3: curr_addr_c (37)  [1/1] 0.00ns
:3  %curr_addr_c = phi i32 [ %c_addr_read, %arrayctor.loop1.preheader ], [ %curr_addr_c_1, %memcpy.tail ]

ST_3: exitcond1 (38)  [1/1] 1.33ns  loc: src/example.cpp:119
:4  %exitcond1 = icmp eq i9 %s, %segment_V

ST_3: s_1 (39)  [1/1] 1.30ns  loc: src/example.cpp:119
:5  %s_1 = add i9 %s, 1

ST_3: StgValue_78 (40)  [1/1] 0.00ns  loc: src/example.cpp:119
:6  br i1 %exitcond1, label %3, label %._crit_edge

ST_3: tmp_9 (43)  [1/1] 1.33ns  loc: src/example.cpp:120
._crit_edge:1  %tmp_9 = icmp eq i9 %s, %r_V_1

ST_3: segment_len_V (44)  [1/1] 0.71ns  loc: src/example.cpp:120
._crit_edge:2  %segment_len_V = select i1 %tmp_9, i9 %r_V_cast, i9 -256

ST_3: StgValue_81 (185)  [1/1] 0.00ns  loc: src/example.cpp:145
:0  ret void


 <State 4>: 3.50ns
ST_4: tmp_s (45)  [1/1] 0.00ns  loc: src/example.cpp:124
._crit_edge:3  %tmp_s = sext i32 %curr_addr_a to i64

ST_4: a_V_addr (46)  [1/1] 0.00ns  loc: src/example.cpp:124
._crit_edge:4  %a_V_addr = getelementptr i256* %a_V, i64 %tmp_s

ST_4: tmp_3_add_i32_shr (47)  [1/1] 0.00ns  loc: src/example.cpp:124
._crit_edge:5  %tmp_3_add_i32_shr = zext i9 %segment_len_V to i32

ST_4: a_V_addr_rd_req (48)  [7/7] 3.50ns  loc: src/example.cpp:124
._crit_edge:6  %a_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i256P(i256* %a_V_addr, i32 %tmp_3_add_i32_shr)


 <State 5>: 3.50ns
ST_5: a_V_addr_rd_req (48)  [6/7] 3.50ns  loc: src/example.cpp:124
._crit_edge:6  %a_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i256P(i256* %a_V_addr, i32 %tmp_3_add_i32_shr)


 <State 6>: 3.50ns
ST_6: a_V_addr_rd_req (48)  [5/7] 3.50ns  loc: src/example.cpp:124
._crit_edge:6  %a_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i256P(i256* %a_V_addr, i32 %tmp_3_add_i32_shr)


 <State 7>: 3.50ns
ST_7: a_V_addr_rd_req (48)  [4/7] 3.50ns  loc: src/example.cpp:124
._crit_edge:6  %a_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i256P(i256* %a_V_addr, i32 %tmp_3_add_i32_shr)


 <State 8>: 3.50ns
ST_8: a_V_addr_rd_req (48)  [3/7] 3.50ns  loc: src/example.cpp:124
._crit_edge:6  %a_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i256P(i256* %a_V_addr, i32 %tmp_3_add_i32_shr)


 <State 9>: 3.50ns
ST_9: a_V_addr_rd_req (48)  [2/7] 3.50ns  loc: src/example.cpp:124
._crit_edge:6  %a_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i256P(i256* %a_V_addr, i32 %tmp_3_add_i32_shr)


 <State 10>: 3.50ns
ST_10: empty (42)  [1/1] 0.00ns
._crit_edge:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 256, i64 0)

ST_10: a_V_addr_rd_req (48)  [1/7] 3.50ns  loc: src/example.cpp:124
._crit_edge:6  %a_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i256P(i256* %a_V_addr, i32 %tmp_3_add_i32_shr)

ST_10: StgValue_93 (49)  [1/1] 0.89ns
._crit_edge:7  br label %burst.rd.header


 <State 11>: 1.33ns
ST_11: indvar (51)  [1/1] 0.00ns
burst.rd.header:0  %indvar = phi i9 [ 0, %._crit_edge ], [ %indvar_next, %burst.rd.body ]

ST_11: exitcond3 (52)  [1/1] 1.33ns  loc: src/example.cpp:120
burst.rd.header:1  %exitcond3 = icmp eq i9 %indvar, %segment_len_V

ST_11: indvar_next (53)  [1/1] 1.30ns
burst.rd.header:2  %indvar_next = add i9 %indvar, 1

ST_11: StgValue_97 (54)  [1/1] 0.00ns  loc: src/example.cpp:120
burst.rd.header:3  br i1 %exitcond3, label %burst.rd.end, label %burst.rd.body


 <State 12>: 3.50ns
ST_12: a_V_addr_read (60)  [1/1] 3.50ns  loc: src/example.cpp:124
burst.rd.body:4  %a_V_addr_read = call i256 @_ssdm_op_Read.m_axi.i256P(i256* %a_V_addr)


 <State 13>: 1.96ns
ST_13: empty_7 (56)  [1/1] 0.00ns
burst.rd.body:0  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 256, i64 0)

ST_13: burstread_rbegin (57)  [1/1] 0.00ns
burst.rd.body:1  %burstread_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s)

ST_13: StgValue_101 (58)  [1/1] 0.00ns
burst.rd.body:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str10)

ST_13: StgValue_102 (59)  [1/1] 0.00ns
burst.rd.body:3  call void (...)* @_ssdm_op_SpecLoopName([23 x i8]* @memcpy_OC_buff_a_OC_s)

ST_13: tmp_1 (61)  [1/1] 0.00ns  loc: src/example.cpp:124
burst.rd.body:5  %tmp_1 = zext i9 %indvar to i64

ST_13: buff_a_addr (62)  [1/1] 0.00ns  loc: src/example.cpp:124
burst.rd.body:6  %buff_a_addr = getelementptr [256 x i256]* %buff_a, i64 0, i64 %tmp_1

ST_13: StgValue_105 (63)  [1/1] 1.96ns  loc: src/example.cpp:124
burst.rd.body:7  store i256 %a_V_addr_read, i256* %buff_a_addr, align 8

ST_13: burstread_rend (64)  [1/1] 0.00ns
burst.rd.body:8  %burstread_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin)

ST_13: StgValue_107 (65)  [1/1] 0.00ns
burst.rd.body:9  br label %burst.rd.header


 <State 14>: 3.50ns
ST_14: tmp_5 (67)  [1/1] 0.00ns  loc: src/example.cpp:125
burst.rd.end:0  %tmp_5 = sext i32 %curr_addr_b to i64

ST_14: a_V_addr_1 (68)  [1/1] 0.00ns  loc: src/example.cpp:125
burst.rd.end:1  %a_V_addr_1 = getelementptr i256* %a_V, i64 %tmp_5

ST_14: a_V_addr_1_rd_req (69)  [7/7] 3.50ns  loc: src/example.cpp:125
burst.rd.end:2  %a_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i256P(i256* %a_V_addr_1, i32 %tmp_3_add_i32_shr)


 <State 15>: 3.50ns
ST_15: a_V_addr_1_rd_req (69)  [6/7] 3.50ns  loc: src/example.cpp:125
burst.rd.end:2  %a_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i256P(i256* %a_V_addr_1, i32 %tmp_3_add_i32_shr)


 <State 16>: 3.50ns
ST_16: a_V_addr_1_rd_req (69)  [5/7] 3.50ns  loc: src/example.cpp:125
burst.rd.end:2  %a_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i256P(i256* %a_V_addr_1, i32 %tmp_3_add_i32_shr)


 <State 17>: 3.50ns
ST_17: a_V_addr_1_rd_req (69)  [4/7] 3.50ns  loc: src/example.cpp:125
burst.rd.end:2  %a_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i256P(i256* %a_V_addr_1, i32 %tmp_3_add_i32_shr)


 <State 18>: 3.50ns
ST_18: a_V_addr_1_rd_req (69)  [3/7] 3.50ns  loc: src/example.cpp:125
burst.rd.end:2  %a_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i256P(i256* %a_V_addr_1, i32 %tmp_3_add_i32_shr)


 <State 19>: 3.50ns
ST_19: a_V_addr_1_rd_req (69)  [2/7] 3.50ns  loc: src/example.cpp:125
burst.rd.end:2  %a_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i256P(i256* %a_V_addr_1, i32 %tmp_3_add_i32_shr)


 <State 20>: 3.50ns
ST_20: a_V_addr_1_rd_req (69)  [1/7] 3.50ns  loc: src/example.cpp:125
burst.rd.end:2  %a_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i256P(i256* %a_V_addr_1, i32 %tmp_3_add_i32_shr)

ST_20: StgValue_117 (70)  [1/1] 0.89ns
burst.rd.end:3  br label %burst.rd.header9


 <State 21>: 1.33ns
ST_21: indvar1 (72)  [1/1] 0.00ns
burst.rd.header9:0  %indvar1 = phi i9 [ 0, %burst.rd.end ], [ %indvar_next1, %burst.rd.body10 ]

ST_21: exitcond (73)  [1/1] 1.33ns  loc: src/example.cpp:120
burst.rd.header9:1  %exitcond = icmp eq i9 %indvar1, %segment_len_V

ST_21: indvar_next1 (74)  [1/1] 1.30ns
burst.rd.header9:2  %indvar_next1 = add i9 %indvar1, 1

ST_21: StgValue_121 (75)  [1/1] 0.00ns  loc: src/example.cpp:120
burst.rd.header9:3  br i1 %exitcond, label %burst.rd.end8.preheader, label %burst.rd.body10


 <State 22>: 3.50ns
ST_22: a_V_addr_1_read (81)  [1/1] 3.50ns  loc: src/example.cpp:125
burst.rd.body10:4  %a_V_addr_1_read = call i256 @_ssdm_op_Read.m_axi.i256P(i256* %a_V_addr_1)


 <State 23>: 1.96ns
ST_23: empty_8 (77)  [1/1] 0.00ns
burst.rd.body10:0  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 256, i64 0)

ST_23: burstread_rbegin1 (78)  [1/1] 0.00ns
burst.rd.body10:1  %burstread_rbegin1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s)

ST_23: StgValue_125 (79)  [1/1] 0.00ns
burst.rd.body10:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str11)

ST_23: StgValue_126 (80)  [1/1] 0.00ns
burst.rd.body10:3  call void (...)* @_ssdm_op_SpecLoopName([23 x i8]* @memcpy_OC_buff_b_OC_s)

ST_23: tmp_4 (82)  [1/1] 0.00ns  loc: src/example.cpp:125
burst.rd.body10:5  %tmp_4 = zext i9 %indvar1 to i64

ST_23: buff_b_addr (83)  [1/1] 0.00ns  loc: src/example.cpp:125
burst.rd.body10:6  %buff_b_addr = getelementptr [256 x i256]* %buff_b, i64 0, i64 %tmp_4

ST_23: StgValue_129 (84)  [1/1] 1.96ns  loc: src/example.cpp:125
burst.rd.body10:7  store i256 %a_V_addr_1_read, i256* %buff_b_addr, align 8

ST_23: burstread_rend20 (85)  [1/1] 0.00ns
burst.rd.body10:8  %burstread_rend20 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin1)

ST_23: StgValue_131 (86)  [1/1] 0.00ns
burst.rd.body10:9  br label %burst.rd.header9


 <State 24>: 0.89ns
ST_24: StgValue_132 (88)  [1/1] 0.89ns  loc: src/example.cpp:127
burst.rd.end8.preheader:0  br label %burst.rd.end8


 <State 25>: 2.04ns
ST_25: i (90)  [1/1] 0.00ns
burst.rd.end8:0  %i = phi i9 [ %i_1, %1 ], [ 0, %burst.rd.end8.preheader ]

ST_25: exitcond2 (91)  [1/1] 1.33ns  loc: src/example.cpp:127
burst.rd.end8:1  %exitcond2 = icmp eq i9 %i, %segment_len_V

ST_25: i_1 (92)  [1/1] 1.30ns  loc: src/example.cpp:127
burst.rd.end8:2  %i_1 = add i9 %i, 1

ST_25: StgValue_136 (93)  [1/1] 0.00ns  loc: src/example.cpp:127
burst.rd.end8:3  br i1 %exitcond2, label %2, label %1

ST_25: tmp_6 (99)  [1/1] 0.00ns  loc: src/example.cpp:130
:4  %tmp_6 = zext i9 %i to i64

ST_25: buff_a_addr_1 (100)  [1/1] 0.00ns  loc: src/example.cpp:130
:5  %buff_a_addr_1 = getelementptr [256 x i256]* %buff_a, i64 0, i64 %tmp_6

ST_25: buff_b_addr_1 (101)  [1/1] 0.00ns  loc: src/example.cpp:131
:6  %buff_b_addr_1 = getelementptr [256 x i256]* %buff_b, i64 0, i64 %tmp_6

ST_25: buff_a_load (102)  [2/2] 1.96ns  loc: src/example.cpp:130
:7  %buff_a_load = load i256* %buff_a_addr_1, align 32

ST_25: buff_b_load (104)  [2/2] 1.96ns  loc: src/example.cpp:131
:9  %buff_b_load = load i256* %buff_b_addr_1, align 32


 <State 26>: 1.96ns
ST_26: buff_a_load (102)  [1/2] 1.96ns  loc: src/example.cpp:130
:7  %buff_a_load = load i256* %buff_a_addr_1, align 32

ST_26: tmp_3 (103)  [1/1] 0.00ns  loc: src/example.cpp:130
:8  %tmp_3 = trunc i256 %buff_a_load to i32

ST_26: buff_b_load (104)  [1/2] 1.96ns  loc: src/example.cpp:131
:9  %buff_b_load = load i256* %buff_b_addr_1, align 32

ST_26: tmp_14 (105)  [1/1] 0.00ns  loc: src/example.cpp:131
:10  %tmp_14 = trunc i256 %buff_b_load to i32

ST_26: p_Result_s (110)  [1/1] 0.00ns  loc: src/example.cpp:130
:15  %p_Result_s = call i32 @_ssdm_op_PartSelect.i32.i256.i32.i32(i256 %buff_a_load, i32 32, i32 63)

ST_26: p_Result_1_1 (111)  [1/1] 0.00ns  loc: src/example.cpp:131
:16  %p_Result_1_1 = call i32 @_ssdm_op_PartSelect.i32.i256.i32.i32(i256 %buff_b_load, i32 32, i32 63)

ST_26: p_Result_2 (116)  [1/1] 0.00ns  loc: src/example.cpp:130
:21  %p_Result_2 = call i32 @_ssdm_op_PartSelect.i32.i256.i32.i32(i256 %buff_a_load, i32 64, i32 95)

ST_26: p_Result_1_2 (117)  [1/1] 0.00ns  loc: src/example.cpp:131
:22  %p_Result_1_2 = call i32 @_ssdm_op_PartSelect.i32.i256.i32.i32(i256 %buff_b_load, i32 64, i32 95)

ST_26: p_Result_3 (122)  [1/1] 0.00ns  loc: src/example.cpp:130
:27  %p_Result_3 = call i32 @_ssdm_op_PartSelect.i32.i256.i32.i32(i256 %buff_a_load, i32 96, i32 127)

ST_26: p_Result_1_3 (123)  [1/1] 0.00ns  loc: src/example.cpp:131
:28  %p_Result_1_3 = call i32 @_ssdm_op_PartSelect.i32.i256.i32.i32(i256 %buff_b_load, i32 96, i32 127)

ST_26: p_Result_4 (128)  [1/1] 0.00ns  loc: src/example.cpp:130
:33  %p_Result_4 = call i32 @_ssdm_op_PartSelect.i32.i256.i32.i32(i256 %buff_a_load, i32 128, i32 159)

ST_26: p_Result_1_4 (129)  [1/1] 0.00ns  loc: src/example.cpp:131
:34  %p_Result_1_4 = call i32 @_ssdm_op_PartSelect.i32.i256.i32.i32(i256 %buff_b_load, i32 128, i32 159)

ST_26: p_Result_5 (134)  [1/1] 0.00ns  loc: src/example.cpp:130
:39  %p_Result_5 = call i32 @_ssdm_op_PartSelect.i32.i256.i32.i32(i256 %buff_a_load, i32 160, i32 191)

ST_26: p_Result_1_5 (135)  [1/1] 0.00ns  loc: src/example.cpp:131
:40  %p_Result_1_5 = call i32 @_ssdm_op_PartSelect.i32.i256.i32.i32(i256 %buff_b_load, i32 160, i32 191)

ST_26: p_Result_6 (140)  [1/1] 0.00ns  loc: src/example.cpp:130
:45  %p_Result_6 = call i32 @_ssdm_op_PartSelect.i32.i256.i32.i32(i256 %buff_a_load, i32 192, i32 223)

ST_26: p_Result_1_6 (141)  [1/1] 0.00ns  loc: src/example.cpp:131
:46  %p_Result_1_6 = call i32 @_ssdm_op_PartSelect.i32.i256.i32.i32(i256 %buff_b_load, i32 192, i32 223)

ST_26: p_Result_7 (146)  [1/1] 0.00ns  loc: src/example.cpp:130
:51  %p_Result_7 = call i32 @_ssdm_op_PartSelect.i32.i256.i32.i32(i256 %buff_a_load, i32 224, i32 255)

ST_26: p_Result_1_7 (147)  [1/1] 0.00ns  loc: src/example.cpp:131
:52  %p_Result_1_7 = call i32 @_ssdm_op_PartSelect.i32.i256.i32.i32(i256 %buff_b_load, i32 224, i32 255)


 <State 27>: 3.45ns
ST_27: tmp_2 (106)  [1/1] 0.00ns  loc: src/example.cpp:132
:11  %tmp_2 = bitcast i32 %tmp_3 to float

ST_27: tmp_10 (107)  [1/1] 0.00ns  loc: src/example.cpp:132
:12  %tmp_10 = bitcast i32 %tmp_14 to float

ST_27: tmp_11 (108)  [8/8] 3.45ns  loc: src/example.cpp:132
:13  %tmp_11 = fadd float %tmp_2, %tmp_10

ST_27: tmp_12_1 (112)  [1/1] 0.00ns  loc: src/example.cpp:132
:17  %tmp_12_1 = bitcast i32 %p_Result_s to float

ST_27: tmp_13_1 (113)  [1/1] 0.00ns  loc: src/example.cpp:132
:18  %tmp_13_1 = bitcast i32 %p_Result_1_1 to float

ST_27: tmp_14_1 (114)  [8/8] 3.45ns  loc: src/example.cpp:132
:19  %tmp_14_1 = fadd float %tmp_12_1, %tmp_13_1

ST_27: tmp_12_2 (118)  [1/1] 0.00ns  loc: src/example.cpp:132
:23  %tmp_12_2 = bitcast i32 %p_Result_2 to float

ST_27: tmp_13_2 (119)  [1/1] 0.00ns  loc: src/example.cpp:132
:24  %tmp_13_2 = bitcast i32 %p_Result_1_2 to float

ST_27: tmp_14_2 (120)  [8/8] 3.45ns  loc: src/example.cpp:132
:25  %tmp_14_2 = fadd float %tmp_12_2, %tmp_13_2

ST_27: tmp_12_3 (124)  [1/1] 0.00ns  loc: src/example.cpp:132
:29  %tmp_12_3 = bitcast i32 %p_Result_3 to float

ST_27: tmp_13_3 (125)  [1/1] 0.00ns  loc: src/example.cpp:132
:30  %tmp_13_3 = bitcast i32 %p_Result_1_3 to float

ST_27: tmp_14_3 (126)  [8/8] 3.45ns  loc: src/example.cpp:132
:31  %tmp_14_3 = fadd float %tmp_12_3, %tmp_13_3

ST_27: tmp_12_4 (130)  [1/1] 0.00ns  loc: src/example.cpp:132
:35  %tmp_12_4 = bitcast i32 %p_Result_4 to float

ST_27: tmp_13_4 (131)  [1/1] 0.00ns  loc: src/example.cpp:132
:36  %tmp_13_4 = bitcast i32 %p_Result_1_4 to float

ST_27: tmp_14_4 (132)  [8/8] 3.45ns  loc: src/example.cpp:132
:37  %tmp_14_4 = fadd float %tmp_12_4, %tmp_13_4

ST_27: tmp_12_5 (136)  [1/1] 0.00ns  loc: src/example.cpp:132
:41  %tmp_12_5 = bitcast i32 %p_Result_5 to float

ST_27: tmp_13_5 (137)  [1/1] 0.00ns  loc: src/example.cpp:132
:42  %tmp_13_5 = bitcast i32 %p_Result_1_5 to float

ST_27: tmp_14_5 (138)  [8/8] 3.45ns  loc: src/example.cpp:132
:43  %tmp_14_5 = fadd float %tmp_12_5, %tmp_13_5

ST_27: tmp_12_6 (142)  [1/1] 0.00ns  loc: src/example.cpp:132
:47  %tmp_12_6 = bitcast i32 %p_Result_6 to float

ST_27: tmp_13_6 (143)  [1/1] 0.00ns  loc: src/example.cpp:132
:48  %tmp_13_6 = bitcast i32 %p_Result_1_6 to float

ST_27: tmp_14_6 (144)  [8/8] 3.45ns  loc: src/example.cpp:132
:49  %tmp_14_6 = fadd float %tmp_12_6, %tmp_13_6

ST_27: tmp_12_7 (148)  [1/1] 0.00ns  loc: src/example.cpp:132
:53  %tmp_12_7 = bitcast i32 %p_Result_7 to float

ST_27: tmp_13_7 (149)  [1/1] 0.00ns  loc: src/example.cpp:132
:54  %tmp_13_7 = bitcast i32 %p_Result_1_7 to float

ST_27: tmp_14_7 (150)  [8/8] 3.45ns  loc: src/example.cpp:132
:55  %tmp_14_7 = fadd float %tmp_12_7, %tmp_13_7


 <State 28>: 3.45ns
ST_28: tmp_11 (108)  [7/8] 3.45ns  loc: src/example.cpp:132
:13  %tmp_11 = fadd float %tmp_2, %tmp_10

ST_28: tmp_14_1 (114)  [7/8] 3.45ns  loc: src/example.cpp:132
:19  %tmp_14_1 = fadd float %tmp_12_1, %tmp_13_1

ST_28: tmp_14_2 (120)  [7/8] 3.45ns  loc: src/example.cpp:132
:25  %tmp_14_2 = fadd float %tmp_12_2, %tmp_13_2

ST_28: tmp_14_3 (126)  [7/8] 3.45ns  loc: src/example.cpp:132
:31  %tmp_14_3 = fadd float %tmp_12_3, %tmp_13_3

ST_28: tmp_14_4 (132)  [7/8] 3.45ns  loc: src/example.cpp:132
:37  %tmp_14_4 = fadd float %tmp_12_4, %tmp_13_4

ST_28: tmp_14_5 (138)  [7/8] 3.45ns  loc: src/example.cpp:132
:43  %tmp_14_5 = fadd float %tmp_12_5, %tmp_13_5

ST_28: tmp_14_6 (144)  [7/8] 3.45ns  loc: src/example.cpp:132
:49  %tmp_14_6 = fadd float %tmp_12_6, %tmp_13_6

ST_28: tmp_14_7 (150)  [7/8] 3.45ns  loc: src/example.cpp:132
:55  %tmp_14_7 = fadd float %tmp_12_7, %tmp_13_7


 <State 29>: 3.45ns
ST_29: tmp_11 (108)  [6/8] 3.45ns  loc: src/example.cpp:132
:13  %tmp_11 = fadd float %tmp_2, %tmp_10

ST_29: tmp_14_1 (114)  [6/8] 3.45ns  loc: src/example.cpp:132
:19  %tmp_14_1 = fadd float %tmp_12_1, %tmp_13_1

ST_29: tmp_14_2 (120)  [6/8] 3.45ns  loc: src/example.cpp:132
:25  %tmp_14_2 = fadd float %tmp_12_2, %tmp_13_2

ST_29: tmp_14_3 (126)  [6/8] 3.45ns  loc: src/example.cpp:132
:31  %tmp_14_3 = fadd float %tmp_12_3, %tmp_13_3

ST_29: tmp_14_4 (132)  [6/8] 3.45ns  loc: src/example.cpp:132
:37  %tmp_14_4 = fadd float %tmp_12_4, %tmp_13_4

ST_29: tmp_14_5 (138)  [6/8] 3.45ns  loc: src/example.cpp:132
:43  %tmp_14_5 = fadd float %tmp_12_5, %tmp_13_5

ST_29: tmp_14_6 (144)  [6/8] 3.45ns  loc: src/example.cpp:132
:49  %tmp_14_6 = fadd float %tmp_12_6, %tmp_13_6

ST_29: tmp_14_7 (150)  [6/8] 3.45ns  loc: src/example.cpp:132
:55  %tmp_14_7 = fadd float %tmp_12_7, %tmp_13_7


 <State 30>: 3.45ns
ST_30: tmp_11 (108)  [5/8] 3.45ns  loc: src/example.cpp:132
:13  %tmp_11 = fadd float %tmp_2, %tmp_10

ST_30: tmp_14_1 (114)  [5/8] 3.45ns  loc: src/example.cpp:132
:19  %tmp_14_1 = fadd float %tmp_12_1, %tmp_13_1

ST_30: tmp_14_2 (120)  [5/8] 3.45ns  loc: src/example.cpp:132
:25  %tmp_14_2 = fadd float %tmp_12_2, %tmp_13_2

ST_30: tmp_14_3 (126)  [5/8] 3.45ns  loc: src/example.cpp:132
:31  %tmp_14_3 = fadd float %tmp_12_3, %tmp_13_3

ST_30: tmp_14_4 (132)  [5/8] 3.45ns  loc: src/example.cpp:132
:37  %tmp_14_4 = fadd float %tmp_12_4, %tmp_13_4

ST_30: tmp_14_5 (138)  [5/8] 3.45ns  loc: src/example.cpp:132
:43  %tmp_14_5 = fadd float %tmp_12_5, %tmp_13_5

ST_30: tmp_14_6 (144)  [5/8] 3.45ns  loc: src/example.cpp:132
:49  %tmp_14_6 = fadd float %tmp_12_6, %tmp_13_6

ST_30: tmp_14_7 (150)  [5/8] 3.45ns  loc: src/example.cpp:132
:55  %tmp_14_7 = fadd float %tmp_12_7, %tmp_13_7


 <State 31>: 3.45ns
ST_31: tmp_11 (108)  [4/8] 3.45ns  loc: src/example.cpp:132
:13  %tmp_11 = fadd float %tmp_2, %tmp_10

ST_31: tmp_14_1 (114)  [4/8] 3.45ns  loc: src/example.cpp:132
:19  %tmp_14_1 = fadd float %tmp_12_1, %tmp_13_1

ST_31: tmp_14_2 (120)  [4/8] 3.45ns  loc: src/example.cpp:132
:25  %tmp_14_2 = fadd float %tmp_12_2, %tmp_13_2

ST_31: tmp_14_3 (126)  [4/8] 3.45ns  loc: src/example.cpp:132
:31  %tmp_14_3 = fadd float %tmp_12_3, %tmp_13_3

ST_31: tmp_14_4 (132)  [4/8] 3.45ns  loc: src/example.cpp:132
:37  %tmp_14_4 = fadd float %tmp_12_4, %tmp_13_4

ST_31: tmp_14_5 (138)  [4/8] 3.45ns  loc: src/example.cpp:132
:43  %tmp_14_5 = fadd float %tmp_12_5, %tmp_13_5

ST_31: tmp_14_6 (144)  [4/8] 3.45ns  loc: src/example.cpp:132
:49  %tmp_14_6 = fadd float %tmp_12_6, %tmp_13_6

ST_31: tmp_14_7 (150)  [4/8] 3.45ns  loc: src/example.cpp:132
:55  %tmp_14_7 = fadd float %tmp_12_7, %tmp_13_7


 <State 32>: 3.45ns
ST_32: tmp_11 (108)  [3/8] 3.45ns  loc: src/example.cpp:132
:13  %tmp_11 = fadd float %tmp_2, %tmp_10

ST_32: tmp_14_1 (114)  [3/8] 3.45ns  loc: src/example.cpp:132
:19  %tmp_14_1 = fadd float %tmp_12_1, %tmp_13_1

ST_32: tmp_14_2 (120)  [3/8] 3.45ns  loc: src/example.cpp:132
:25  %tmp_14_2 = fadd float %tmp_12_2, %tmp_13_2

ST_32: tmp_14_3 (126)  [3/8] 3.45ns  loc: src/example.cpp:132
:31  %tmp_14_3 = fadd float %tmp_12_3, %tmp_13_3

ST_32: tmp_14_4 (132)  [3/8] 3.45ns  loc: src/example.cpp:132
:37  %tmp_14_4 = fadd float %tmp_12_4, %tmp_13_4

ST_32: tmp_14_5 (138)  [3/8] 3.45ns  loc: src/example.cpp:132
:43  %tmp_14_5 = fadd float %tmp_12_5, %tmp_13_5

ST_32: tmp_14_6 (144)  [3/8] 3.45ns  loc: src/example.cpp:132
:49  %tmp_14_6 = fadd float %tmp_12_6, %tmp_13_6

ST_32: tmp_14_7 (150)  [3/8] 3.45ns  loc: src/example.cpp:132
:55  %tmp_14_7 = fadd float %tmp_12_7, %tmp_13_7


 <State 33>: 3.45ns
ST_33: tmp_11 (108)  [2/8] 3.45ns  loc: src/example.cpp:132
:13  %tmp_11 = fadd float %tmp_2, %tmp_10

ST_33: tmp_14_1 (114)  [2/8] 3.45ns  loc: src/example.cpp:132
:19  %tmp_14_1 = fadd float %tmp_12_1, %tmp_13_1

ST_33: tmp_14_2 (120)  [2/8] 3.45ns  loc: src/example.cpp:132
:25  %tmp_14_2 = fadd float %tmp_12_2, %tmp_13_2

ST_33: tmp_14_3 (126)  [2/8] 3.45ns  loc: src/example.cpp:132
:31  %tmp_14_3 = fadd float %tmp_12_3, %tmp_13_3

ST_33: tmp_14_4 (132)  [2/8] 3.45ns  loc: src/example.cpp:132
:37  %tmp_14_4 = fadd float %tmp_12_4, %tmp_13_4

ST_33: tmp_14_5 (138)  [2/8] 3.45ns  loc: src/example.cpp:132
:43  %tmp_14_5 = fadd float %tmp_12_5, %tmp_13_5

ST_33: tmp_14_6 (144)  [2/8] 3.45ns  loc: src/example.cpp:132
:49  %tmp_14_6 = fadd float %tmp_12_6, %tmp_13_6

ST_33: tmp_14_7 (150)  [2/8] 3.45ns  loc: src/example.cpp:132
:55  %tmp_14_7 = fadd float %tmp_12_7, %tmp_13_7


 <State 34>: 3.45ns
ST_34: tmp_11 (108)  [1/8] 3.45ns  loc: src/example.cpp:132
:13  %tmp_11 = fadd float %tmp_2, %tmp_10

ST_34: tmp_14_1 (114)  [1/8] 3.45ns  loc: src/example.cpp:132
:19  %tmp_14_1 = fadd float %tmp_12_1, %tmp_13_1

ST_34: tmp_14_2 (120)  [1/8] 3.45ns  loc: src/example.cpp:132
:25  %tmp_14_2 = fadd float %tmp_12_2, %tmp_13_2

ST_34: tmp_14_3 (126)  [1/8] 3.45ns  loc: src/example.cpp:132
:31  %tmp_14_3 = fadd float %tmp_12_3, %tmp_13_3

ST_34: tmp_14_4 (132)  [1/8] 3.45ns  loc: src/example.cpp:132
:37  %tmp_14_4 = fadd float %tmp_12_4, %tmp_13_4

ST_34: tmp_14_5 (138)  [1/8] 3.45ns  loc: src/example.cpp:132
:43  %tmp_14_5 = fadd float %tmp_12_5, %tmp_13_5

ST_34: tmp_14_6 (144)  [1/8] 3.45ns  loc: src/example.cpp:132
:49  %tmp_14_6 = fadd float %tmp_12_6, %tmp_13_6

ST_34: tmp_14_7 (150)  [1/8] 3.45ns  loc: src/example.cpp:132
:55  %tmp_14_7 = fadd float %tmp_12_7, %tmp_13_7


 <State 35>: 1.96ns
ST_35: empty_9 (95)  [1/1] 0.00ns
:0  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 256, i64 0)

ST_35: StgValue_241 (96)  [1/1] 0.00ns  loc: src/example.cpp:127
:1  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str3) nounwind

ST_35: tmp_8 (97)  [1/1] 0.00ns  loc: src/example.cpp:127
:2  %tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str3)

ST_35: StgValue_243 (98)  [1/1] 0.00ns  loc: src/example.cpp:128
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_35: p_Repl2_s (109)  [1/1] 0.00ns  loc: src/example.cpp:132
:14  %p_Repl2_s = bitcast float %tmp_11 to i32

ST_35: p_Repl2_1 (115)  [1/1] 0.00ns  loc: src/example.cpp:132
:20  %p_Repl2_1 = bitcast float %tmp_14_1 to i32

ST_35: p_Repl2_2 (121)  [1/1] 0.00ns  loc: src/example.cpp:132
:26  %p_Repl2_2 = bitcast float %tmp_14_2 to i32

ST_35: p_Repl2_3 (127)  [1/1] 0.00ns  loc: src/example.cpp:132
:32  %p_Repl2_3 = bitcast float %tmp_14_3 to i32

ST_35: p_Repl2_4 (133)  [1/1] 0.00ns  loc: src/example.cpp:132
:38  %p_Repl2_4 = bitcast float %tmp_14_4 to i32

ST_35: p_Repl2_5 (139)  [1/1] 0.00ns  loc: src/example.cpp:132
:44  %p_Repl2_5 = bitcast float %tmp_14_5 to i32

ST_35: p_Repl2_6 (145)  [1/1] 0.00ns  loc: src/example.cpp:132
:50  %p_Repl2_6 = bitcast float %tmp_14_6 to i32

ST_35: p_Repl2_7 (151)  [1/1] 0.00ns  loc: src/example.cpp:132
:56  %p_Repl2_7 = bitcast float %tmp_14_7 to i32

ST_35: p_Result_s_10 (152)  [1/1] 0.00ns  loc: src/example.cpp:135
:57  %p_Result_s_10 = call i256 @_ssdm_op_BitConcatenate.i256.i32.i32.i32.i32.i32.i32.i32.i32(i32 %p_Repl2_7, i32 %p_Repl2_6, i32 %p_Repl2_5, i32 %p_Repl2_4, i32 %p_Repl2_3, i32 %p_Repl2_2, i32 %p_Repl2_1, i32 %p_Repl2_s)

ST_35: buff_V_addr (153)  [1/1] 0.00ns  loc: src/example.cpp:135
:58  %buff_V_addr = getelementptr [256 x i256]* %buff_V, i64 0, i64 %tmp_6

ST_35: StgValue_254 (154)  [1/1] 1.96ns  loc: src/example.cpp:135
:59  store i256 %p_Result_s_10, i256* %buff_V_addr, align 32

ST_35: empty_11 (155)  [1/1] 0.00ns  loc: src/example.cpp:137
:60  %empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str3, i32 %tmp_8)

ST_35: StgValue_256 (156)  [1/1] 0.00ns  loc: src/example.cpp:127
:61  br label %burst.rd.end8


 <State 36>: 3.50ns
ST_36: tmp_7 (158)  [1/1] 0.00ns  loc: src/example.cpp:139
:0  %tmp_7 = sext i32 %curr_addr_c to i64

ST_36: a_V_addr_2 (159)  [1/1] 0.00ns  loc: src/example.cpp:139
:1  %a_V_addr_2 = getelementptr i256* %a_V, i64 %tmp_7

ST_36: a_V_addr_2_wr_req (160)  [1/1] 3.50ns  loc: src/example.cpp:139
:2  %a_V_addr_2_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i256P(i256* %a_V_addr_2, i32 %tmp_3_add_i32_shr)

ST_36: StgValue_260 (161)  [1/1] 0.89ns
:3  br label %burst.wr.header


 <State 37>: 2.04ns
ST_37: indvar2 (163)  [1/1] 0.00ns
burst.wr.header:0  %indvar2 = phi i9 [ 0, %2 ], [ %indvar_next2, %burst.wr.body ]

ST_37: exitcond4 (164)  [1/1] 1.33ns  loc: src/example.cpp:120
burst.wr.header:1  %exitcond4 = icmp eq i9 %indvar2, %segment_len_V

ST_37: indvar_next2 (165)  [1/1] 1.30ns
burst.wr.header:2  %indvar_next2 = add i9 %indvar2, 1

ST_37: StgValue_264 (166)  [1/1] 0.00ns  loc: src/example.cpp:120
burst.wr.header:3  br i1 %exitcond4, label %memcpy.tail, label %burst.wr.body

ST_37: tmp_12 (172)  [1/1] 0.00ns  loc: src/example.cpp:139
burst.wr.body:4  %tmp_12 = zext i9 %indvar2 to i64

ST_37: buff_V_addr_1 (173)  [1/1] 0.00ns  loc: src/example.cpp:139
burst.wr.body:5  %buff_V_addr_1 = getelementptr [256 x i256]* %buff_V, i64 0, i64 %tmp_12

ST_37: buff_V_load (174)  [2/2] 1.96ns  loc: src/example.cpp:139
burst.wr.body:6  %buff_V_load = load i256* %buff_V_addr_1, align 8


 <State 38>: 1.96ns
ST_38: buff_V_load (174)  [1/2] 1.96ns  loc: src/example.cpp:139
burst.wr.body:6  %buff_V_load = load i256* %buff_V_addr_1, align 8


 <State 39>: 3.50ns
ST_39: empty_12 (168)  [1/1] 0.00ns
burst.wr.body:0  %empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 256, i64 0)

ST_39: burstwrite_rbegin (169)  [1/1] 0.00ns
burst.wr.body:1  %burstwrite_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region)

ST_39: StgValue_271 (170)  [1/1] 0.00ns
burst.wr.body:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str12)

ST_39: StgValue_272 (171)  [1/1] 0.00ns
burst.wr.body:3  call void (...)* @_ssdm_op_SpecLoopName([23 x i8]* @memcpy_OC_a_OC_V_OC_s)

ST_39: StgValue_273 (175)  [1/1] 3.50ns  loc: src/example.cpp:139
burst.wr.body:7  call void @_ssdm_op_Write.m_axi.i256P(i256* %a_V_addr_2, i256 %buff_V_load, i32 -1)

ST_39: burstwrite_rend (176)  [1/1] 0.00ns
burst.wr.body:8  %burstwrite_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region, i32 %burstwrite_rbegin)

ST_39: StgValue_275 (177)  [1/1] 0.00ns
burst.wr.body:9  br label %burst.wr.header


 <State 40>: 3.50ns
ST_40: a_V_addr_2_wr_resp (179)  [5/5] 3.50ns  loc: src/example.cpp:139
memcpy.tail:0  %a_V_addr_2_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i256P(i256* %a_V_addr_2)

ST_40: curr_addr_a_1 (180)  [1/1] 1.60ns  loc: src/example.cpp:140
memcpy.tail:1  %curr_addr_a_1 = add nsw i32 %curr_addr_a, 256

ST_40: curr_addr_b_1 (181)  [1/1] 1.60ns  loc: src/example.cpp:141
memcpy.tail:2  %curr_addr_b_1 = add nsw i32 %curr_addr_b, 256

ST_40: curr_addr_c_1 (182)  [1/1] 1.60ns  loc: src/example.cpp:142
memcpy.tail:3  %curr_addr_c_1 = add nsw i32 %curr_addr_c, 256


 <State 41>: 3.50ns
ST_41: a_V_addr_2_wr_resp (179)  [4/5] 3.50ns  loc: src/example.cpp:139
memcpy.tail:0  %a_V_addr_2_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i256P(i256* %a_V_addr_2)


 <State 42>: 3.50ns
ST_42: a_V_addr_2_wr_resp (179)  [3/5] 3.50ns  loc: src/example.cpp:139
memcpy.tail:0  %a_V_addr_2_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i256P(i256* %a_V_addr_2)


 <State 43>: 3.50ns
ST_43: a_V_addr_2_wr_resp (179)  [2/5] 3.50ns  loc: src/example.cpp:139
memcpy.tail:0  %a_V_addr_2_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i256P(i256* %a_V_addr_2)


 <State 44>: 3.50ns
ST_44: a_V_addr_2_wr_resp (179)  [1/5] 3.50ns  loc: src/example.cpp:139
memcpy.tail:0  %a_V_addr_2_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i256P(i256* %a_V_addr_2)

ST_44: StgValue_284 (183)  [1/1] 0.00ns  loc: src/example.cpp:119
memcpy.tail:4  br label %0



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ n_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ a_addr]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ b_addr]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ c_addr]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
c_addr_read        (read             ) [ 001111111111111111111111111111111111111111111]
b_addr_read        (read             ) [ 001111111111111111111111111111111111111111111]
a_addr_read        (read             ) [ 001111111111111111111111111111111111111111111]
n_V_read           (read             ) [ 000000000000000000000000000000000000000000000]
buff_a             (alloca           ) [ 001111111111111111111111111111111111111111111]
buff_b             (alloca           ) [ 001111111111111111111111111111111111111111111]
buff_V             (alloca           ) [ 001111111111111111111111111111111111111111111]
tmp                (partselect       ) [ 001000000000000000000000000000000000000000000]
r_V                (trunc            ) [ 001000000000000000000000000000000000000000000]
i_op_assign        (icmp             ) [ 001000000000000000000000000000000000000000000]
StgValue_55        (specbitsmap      ) [ 000000000000000000000000000000000000000000000]
StgValue_56        (specbitsmap      ) [ 000000000000000000000000000000000000000000000]
StgValue_57        (specbitsmap      ) [ 000000000000000000000000000000000000000000000]
StgValue_58        (specbitsmap      ) [ 000000000000000000000000000000000000000000000]
StgValue_59        (specbitsmap      ) [ 000000000000000000000000000000000000000000000]
StgValue_60        (spectopmodule    ) [ 000000000000000000000000000000000000000000000]
StgValue_61        (specinterface    ) [ 000000000000000000000000000000000000000000000]
StgValue_62        (specinterface    ) [ 000000000000000000000000000000000000000000000]
StgValue_63        (specinterface    ) [ 000000000000000000000000000000000000000000000]
StgValue_64        (specinterface    ) [ 000000000000000000000000000000000000000000000]
StgValue_65        (specinterface    ) [ 000000000000000000000000000000000000000000000]
tmp_cast           (zext             ) [ 000000000000000000000000000000000000000000000]
r_V_cast           (zext             ) [ 000111111111111111111111111111111111111111111]
tmp_2_cast         (zext             ) [ 000000000000000000000000000000000000000000000]
segment_V          (add              ) [ 000111111111111111111111111111111111111111111]
r_V_1              (add              ) [ 000111111111111111111111111111111111111111111]
StgValue_71        (br               ) [ 001111111111111111111111111111111111111111111]
s                  (phi              ) [ 000100000000000000000000000000000000000000000]
curr_addr_a        (phi              ) [ 000111111111111111111111111111111111111110000]
curr_addr_b        (phi              ) [ 000111111111111111111111111111111111111110000]
curr_addr_c        (phi              ) [ 000111111111111111111111111111111111111110000]
exitcond1          (icmp             ) [ 000111111111111111111111111111111111111111111]
s_1                (add              ) [ 001111111111111111111111111111111111111111111]
StgValue_78        (br               ) [ 000000000000000000000000000000000000000000000]
tmp_9              (icmp             ) [ 000000000000000000000000000000000000000000000]
segment_len_V      (select           ) [ 000011111111111111111111111111111111111100000]
StgValue_81        (ret              ) [ 000000000000000000000000000000000000000000000]
tmp_s              (sext             ) [ 000000000000000000000000000000000000000000000]
a_V_addr           (getelementptr    ) [ 000001111111110000000000000000000000000000000]
tmp_3_add_i32_shr  (zext             ) [ 000001111111111111111111111111111111100000000]
empty              (speclooptripcount) [ 000000000000000000000000000000000000000000000]
a_V_addr_rd_req    (readreq          ) [ 000000000000000000000000000000000000000000000]
StgValue_93        (br               ) [ 000111111111111111111111111111111111111111111]
indvar             (phi              ) [ 000000000001110000000000000000000000000000000]
exitcond3          (icmp             ) [ 000111111111111111111111111111111111111111111]
indvar_next        (add              ) [ 000111111111111111111111111111111111111111111]
StgValue_97        (br               ) [ 000000000000000000000000000000000000000000000]
a_V_addr_read      (read             ) [ 000000000001010000000000000000000000000000000]
empty_7            (speclooptripcount) [ 000000000000000000000000000000000000000000000]
burstread_rbegin   (specregionbegin  ) [ 000000000000000000000000000000000000000000000]
StgValue_101       (specpipeline     ) [ 000000000000000000000000000000000000000000000]
StgValue_102       (specloopname     ) [ 000000000000000000000000000000000000000000000]
tmp_1              (zext             ) [ 000000000000000000000000000000000000000000000]
buff_a_addr        (getelementptr    ) [ 000000000000000000000000000000000000000000000]
StgValue_105       (store            ) [ 000000000000000000000000000000000000000000000]
burstread_rend     (specregionend    ) [ 000000000000000000000000000000000000000000000]
StgValue_107       (br               ) [ 000111111111111111111111111111111111111111111]
tmp_5              (sext             ) [ 000000000000000000000000000000000000000000000]
a_V_addr_1         (getelementptr    ) [ 000000000000000111111111000000000000000000000]
a_V_addr_1_rd_req  (readreq          ) [ 000000000000000000000000000000000000000000000]
StgValue_117       (br               ) [ 000111111111111111111111111111111111111111111]
indvar1            (phi              ) [ 000000000000000000000111000000000000000000000]
exitcond           (icmp             ) [ 000111111111111111111111111111111111111111111]
indvar_next1       (add              ) [ 000111111111111111111111111111111111111111111]
StgValue_121       (br               ) [ 000000000000000000000000000000000000000000000]
a_V_addr_1_read    (read             ) [ 000000000000000000000101000000000000000000000]
empty_8            (speclooptripcount) [ 000000000000000000000000000000000000000000000]
burstread_rbegin1  (specregionbegin  ) [ 000000000000000000000000000000000000000000000]
StgValue_125       (specpipeline     ) [ 000000000000000000000000000000000000000000000]
StgValue_126       (specloopname     ) [ 000000000000000000000000000000000000000000000]
tmp_4              (zext             ) [ 000000000000000000000000000000000000000000000]
buff_b_addr        (getelementptr    ) [ 000000000000000000000000000000000000000000000]
StgValue_129       (store            ) [ 000000000000000000000000000000000000000000000]
burstread_rend20   (specregionend    ) [ 000000000000000000000000000000000000000000000]
StgValue_131       (br               ) [ 000111111111111111111111111111111111111111111]
StgValue_132       (br               ) [ 000111111111111111111111111111111111111111111]
i                  (phi              ) [ 000000000000000000000000010000000000000000000]
exitcond2          (icmp             ) [ 000111111111111111111111111111111111111111111]
i_1                (add              ) [ 000111111111111111111111111111111111111111111]
StgValue_136       (br               ) [ 000000000000000000000000000000000000000000000]
tmp_6              (zext             ) [ 000000000000000000000000011111111111000000000]
buff_a_addr_1      (getelementptr    ) [ 000000000000000000000000011000000000000000000]
buff_b_addr_1      (getelementptr    ) [ 000000000000000000000000011000000000000000000]
buff_a_load        (load             ) [ 000000000000000000000000000000000000000000000]
tmp_3              (trunc            ) [ 000000000000000000000000010100000000000000000]
buff_b_load        (load             ) [ 000000000000000000000000000000000000000000000]
tmp_14             (trunc            ) [ 000000000000000000000000010100000000000000000]
p_Result_s         (partselect       ) [ 000000000000000000000000010100000000000000000]
p_Result_1_1       (partselect       ) [ 000000000000000000000000010100000000000000000]
p_Result_2         (partselect       ) [ 000000000000000000000000010100000000000000000]
p_Result_1_2       (partselect       ) [ 000000000000000000000000010100000000000000000]
p_Result_3         (partselect       ) [ 000000000000000000000000010100000000000000000]
p_Result_1_3       (partselect       ) [ 000000000000000000000000010100000000000000000]
p_Result_4         (partselect       ) [ 000000000000000000000000010100000000000000000]
p_Result_1_4       (partselect       ) [ 000000000000000000000000010100000000000000000]
p_Result_5         (partselect       ) [ 000000000000000000000000010100000000000000000]
p_Result_1_5       (partselect       ) [ 000000000000000000000000010100000000000000000]
p_Result_6         (partselect       ) [ 000000000000000000000000010100000000000000000]
p_Result_1_6       (partselect       ) [ 000000000000000000000000010100000000000000000]
p_Result_7         (partselect       ) [ 000000000000000000000000010100000000000000000]
p_Result_1_7       (partselect       ) [ 000000000000000000000000010100000000000000000]
tmp_2              (bitcast          ) [ 000000000000000000000000010011111110000000000]
tmp_10             (bitcast          ) [ 000000000000000000000000010011111110000000000]
tmp_12_1           (bitcast          ) [ 000000000000000000000000010011111110000000000]
tmp_13_1           (bitcast          ) [ 000000000000000000000000010011111110000000000]
tmp_12_2           (bitcast          ) [ 000000000000000000000000010011111110000000000]
tmp_13_2           (bitcast          ) [ 000000000000000000000000010011111110000000000]
tmp_12_3           (bitcast          ) [ 000000000000000000000000010011111110000000000]
tmp_13_3           (bitcast          ) [ 000000000000000000000000010011111110000000000]
tmp_12_4           (bitcast          ) [ 000000000000000000000000010011111110000000000]
tmp_13_4           (bitcast          ) [ 000000000000000000000000010011111110000000000]
tmp_12_5           (bitcast          ) [ 000000000000000000000000010011111110000000000]
tmp_13_5           (bitcast          ) [ 000000000000000000000000010011111110000000000]
tmp_12_6           (bitcast          ) [ 000000000000000000000000010011111110000000000]
tmp_13_6           (bitcast          ) [ 000000000000000000000000010011111110000000000]
tmp_12_7           (bitcast          ) [ 000000000000000000000000010011111110000000000]
tmp_13_7           (bitcast          ) [ 000000000000000000000000010011111110000000000]
tmp_11             (fadd             ) [ 000000000000000000000000010000000001000000000]
tmp_14_1           (fadd             ) [ 000000000000000000000000010000000001000000000]
tmp_14_2           (fadd             ) [ 000000000000000000000000010000000001000000000]
tmp_14_3           (fadd             ) [ 000000000000000000000000010000000001000000000]
tmp_14_4           (fadd             ) [ 000000000000000000000000010000000001000000000]
tmp_14_5           (fadd             ) [ 000000000000000000000000010000000001000000000]
tmp_14_6           (fadd             ) [ 000000000000000000000000010000000001000000000]
tmp_14_7           (fadd             ) [ 000000000000000000000000010000000001000000000]
empty_9            (speclooptripcount) [ 000000000000000000000000000000000000000000000]
StgValue_241       (specloopname     ) [ 000000000000000000000000000000000000000000000]
tmp_8              (specregionbegin  ) [ 000000000000000000000000000000000000000000000]
StgValue_243       (specpipeline     ) [ 000000000000000000000000000000000000000000000]
p_Repl2_s          (bitcast          ) [ 000000000000000000000000000000000000000000000]
p_Repl2_1          (bitcast          ) [ 000000000000000000000000000000000000000000000]
p_Repl2_2          (bitcast          ) [ 000000000000000000000000000000000000000000000]
p_Repl2_3          (bitcast          ) [ 000000000000000000000000000000000000000000000]
p_Repl2_4          (bitcast          ) [ 000000000000000000000000000000000000000000000]
p_Repl2_5          (bitcast          ) [ 000000000000000000000000000000000000000000000]
p_Repl2_6          (bitcast          ) [ 000000000000000000000000000000000000000000000]
p_Repl2_7          (bitcast          ) [ 000000000000000000000000000000000000000000000]
p_Result_s_10      (bitconcatenate   ) [ 000000000000000000000000000000000000000000000]
buff_V_addr        (getelementptr    ) [ 000000000000000000000000000000000000000000000]
StgValue_254       (store            ) [ 000000000000000000000000000000000000000000000]
empty_11           (specregionend    ) [ 000000000000000000000000000000000000000000000]
StgValue_256       (br               ) [ 000111111111111111111111111111111111111111111]
tmp_7              (sext             ) [ 000000000000000000000000000000000000000000000]
a_V_addr_2         (getelementptr    ) [ 000000000000000000000000000000000000011111111]
a_V_addr_2_wr_req  (writereq         ) [ 000000000000000000000000000000000000000000000]
StgValue_260       (br               ) [ 000111111111111111111111111111111111111111111]
indvar2            (phi              ) [ 000000000000000000000000000000000000010000000]
exitcond4          (icmp             ) [ 000111111111111111111111111111111111111111111]
indvar_next2       (add              ) [ 000111111111111111111111111111111111111111111]
StgValue_264       (br               ) [ 000000000000000000000000000000000000000000000]
tmp_12             (zext             ) [ 000000000000000000000000000000000000000000000]
buff_V_addr_1      (getelementptr    ) [ 000000000000000000000000000000000000011000000]
buff_V_load        (load             ) [ 000000000000000000000000000000000000010100000]
empty_12           (speclooptripcount) [ 000000000000000000000000000000000000000000000]
burstwrite_rbegin  (specregionbegin  ) [ 000000000000000000000000000000000000000000000]
StgValue_271       (specpipeline     ) [ 000000000000000000000000000000000000000000000]
StgValue_272       (specloopname     ) [ 000000000000000000000000000000000000000000000]
StgValue_273       (write            ) [ 000000000000000000000000000000000000000000000]
burstwrite_rend    (specregionend    ) [ 000000000000000000000000000000000000000000000]
StgValue_275       (br               ) [ 000111111111111111111111111111111111111111111]
curr_addr_a_1      (add              ) [ 001100000000000000000000000000000000000001111]
curr_addr_b_1      (add              ) [ 001100000000000000000000000000000000000001111]
curr_addr_c_1      (add              ) [ 001100000000000000000000000000000000000001111]
a_V_addr_2_wr_resp (writeresp        ) [ 000000000000000000000000000000000000000000000]
StgValue_284       (br               ) [ 001111111111111111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="n_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="a_addr">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_addr"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="b_addr">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_addr"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="c_addr">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_addr"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_vld.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_vld.i16"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="example_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i256P"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i256P"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="burstread_OC_region_s"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memcpy_OC_buff_a_OC_s"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memcpy_OC_buff_b_OC_s"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i256.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i256.i32.i32.i32.i32.i32.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i256P"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="burstwrite_OC_region"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memcpy_OC_a_OC_V_OC_s"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i256P"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i256P"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1004" name="buff_a_alloca_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="256" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buff_a/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="buff_b_alloca_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="256" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buff_b/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="buff_V_alloca_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="256" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buff_V/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="c_addr_read_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c_addr_read/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="b_addr_read_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="0"/>
<pin id="153" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_addr_read/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="a_addr_read_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_addr_read/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="n_V_read_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="16" slack="0"/>
<pin id="164" dir="0" index="1" bw="16" slack="0"/>
<pin id="165" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="n_V_read/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="grp_writeresp_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="0" index="1" bw="256" slack="0"/>
<pin id="171" dir="0" index="2" bw="256" slack="0"/>
<pin id="180" dir="0" index="4" bw="1" slack="0"/>
<pin id="172" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) readreq(1154) writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="a_V_addr_rd_req/4 a_V_addr_1_rd_req/14 a_V_addr_2_wr_req/36 StgValue_273/39 a_V_addr_2_wr_resp/40 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="256" slack="0"/>
<pin id="176" dir="0" index="1" bw="256" slack="8"/>
<pin id="177" dir="1" index="2" bw="256" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_V_addr_read/12 a_V_addr_1_read/22 "/>
</bind>
</comp>

<comp id="184" class="1004" name="buff_a_addr_gep_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="256" slack="2147483647"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="0" index="2" bw="9" slack="0"/>
<pin id="188" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_a_addr/13 "/>
</bind>
</comp>

<comp id="190" class="1004" name="grp_access_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="8" slack="0"/>
<pin id="192" dir="0" index="1" bw="256" slack="1"/>
<pin id="193" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_105/13 buff_a_load/25 "/>
</bind>
</comp>

<comp id="195" class="1004" name="buff_b_addr_gep_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="256" slack="2147483647"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="0" index="2" bw="9" slack="0"/>
<pin id="199" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_b_addr/23 "/>
</bind>
</comp>

<comp id="201" class="1004" name="grp_access_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="8" slack="0"/>
<pin id="203" dir="0" index="1" bw="256" slack="1"/>
<pin id="204" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_129/23 buff_b_load/25 "/>
</bind>
</comp>

<comp id="206" class="1004" name="buff_a_addr_1_gep_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="256" slack="2147483647"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="0" index="2" bw="9" slack="0"/>
<pin id="210" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_a_addr_1/25 "/>
</bind>
</comp>

<comp id="212" class="1004" name="buff_b_addr_1_gep_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="256" slack="2147483647"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="0" index="2" bw="9" slack="0"/>
<pin id="216" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_b_addr_1/25 "/>
</bind>
</comp>

<comp id="220" class="1004" name="buff_V_addr_gep_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="256" slack="2147483647"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="0" index="2" bw="9" slack="10"/>
<pin id="224" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_V_addr/35 "/>
</bind>
</comp>

<comp id="226" class="1004" name="grp_access_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="8" slack="0"/>
<pin id="228" dir="0" index="1" bw="256" slack="0"/>
<pin id="229" dir="1" index="2" bw="256" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_254/35 buff_V_load/37 "/>
</bind>
</comp>

<comp id="231" class="1004" name="buff_V_addr_1_gep_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="256" slack="2147483647"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="0" index="2" bw="9" slack="0"/>
<pin id="235" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_V_addr_1/37 "/>
</bind>
</comp>

<comp id="238" class="1005" name="s_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="9" slack="1"/>
<pin id="240" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="s (phireg) "/>
</bind>
</comp>

<comp id="242" class="1004" name="s_phi_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="1"/>
<pin id="244" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="245" dir="0" index="2" bw="9" slack="0"/>
<pin id="246" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="247" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="s/3 "/>
</bind>
</comp>

<comp id="249" class="1005" name="curr_addr_a_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="1"/>
<pin id="251" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="curr_addr_a (phireg) "/>
</bind>
</comp>

<comp id="252" class="1004" name="curr_addr_a_phi_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="2"/>
<pin id="254" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="255" dir="0" index="2" bw="32" slack="1"/>
<pin id="256" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="257" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="curr_addr_a/3 "/>
</bind>
</comp>

<comp id="259" class="1005" name="curr_addr_b_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="9"/>
<pin id="261" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="curr_addr_b (phireg) "/>
</bind>
</comp>

<comp id="262" class="1004" name="curr_addr_b_phi_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="2"/>
<pin id="264" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="265" dir="0" index="2" bw="32" slack="1"/>
<pin id="266" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="267" dir="1" index="4" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="curr_addr_b/3 "/>
</bind>
</comp>

<comp id="269" class="1005" name="curr_addr_c_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="19"/>
<pin id="271" dir="1" index="1" bw="32" slack="19"/>
</pin_list>
<bind>
<opset="curr_addr_c (phireg) "/>
</bind>
</comp>

<comp id="272" class="1004" name="curr_addr_c_phi_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="2"/>
<pin id="274" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="275" dir="0" index="2" bw="32" slack="1"/>
<pin id="276" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="277" dir="1" index="4" bw="32" slack="19"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="curr_addr_c/3 "/>
</bind>
</comp>

<comp id="279" class="1005" name="indvar_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="9" slack="1"/>
<pin id="281" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="indvar (phireg) "/>
</bind>
</comp>

<comp id="283" class="1004" name="indvar_phi_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="1"/>
<pin id="285" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="286" dir="0" index="2" bw="9" slack="0"/>
<pin id="287" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="288" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar/11 "/>
</bind>
</comp>

<comp id="291" class="1005" name="indvar1_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="9" slack="1"/>
<pin id="293" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="indvar1 (phireg) "/>
</bind>
</comp>

<comp id="295" class="1004" name="indvar1_phi_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="1"/>
<pin id="297" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="298" dir="0" index="2" bw="9" slack="0"/>
<pin id="299" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="300" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar1/21 "/>
</bind>
</comp>

<comp id="303" class="1005" name="i_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="9" slack="1"/>
<pin id="305" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="307" class="1004" name="i_phi_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="9" slack="0"/>
<pin id="309" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="310" dir="0" index="2" bw="1" slack="1"/>
<pin id="311" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="312" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/25 "/>
</bind>
</comp>

<comp id="314" class="1005" name="indvar2_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="9" slack="1"/>
<pin id="316" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="indvar2 (phireg) "/>
</bind>
</comp>

<comp id="318" class="1004" name="indvar2_phi_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="1"/>
<pin id="320" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="321" dir="0" index="2" bw="9" slack="0"/>
<pin id="322" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="323" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar2/37 "/>
</bind>
</comp>

<comp id="325" class="1004" name="grp_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="32" slack="0"/>
<pin id="327" dir="0" index="1" bw="32" slack="0"/>
<pin id="328" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_11/27 "/>
</bind>
</comp>

<comp id="329" class="1004" name="grp_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="0"/>
<pin id="331" dir="0" index="1" bw="32" slack="0"/>
<pin id="332" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_14_1/27 "/>
</bind>
</comp>

<comp id="333" class="1004" name="grp_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="0"/>
<pin id="335" dir="0" index="1" bw="32" slack="0"/>
<pin id="336" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_14_2/27 "/>
</bind>
</comp>

<comp id="337" class="1004" name="grp_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="32" slack="0"/>
<pin id="339" dir="0" index="1" bw="32" slack="0"/>
<pin id="340" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_14_3/27 "/>
</bind>
</comp>

<comp id="341" class="1004" name="grp_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="0"/>
<pin id="343" dir="0" index="1" bw="32" slack="0"/>
<pin id="344" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_14_4/27 "/>
</bind>
</comp>

<comp id="345" class="1004" name="grp_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="0"/>
<pin id="347" dir="0" index="1" bw="32" slack="0"/>
<pin id="348" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_14_5/27 "/>
</bind>
</comp>

<comp id="349" class="1004" name="grp_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="32" slack="0"/>
<pin id="351" dir="0" index="1" bw="32" slack="0"/>
<pin id="352" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_14_6/27 "/>
</bind>
</comp>

<comp id="353" class="1004" name="grp_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="0"/>
<pin id="355" dir="0" index="1" bw="32" slack="0"/>
<pin id="356" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_14_7/27 "/>
</bind>
</comp>

<comp id="357" class="1005" name="reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="256" slack="1"/>
<pin id="359" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="a_V_addr_read a_V_addr_1_read "/>
</bind>
</comp>

<comp id="363" class="1004" name="tmp_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="8" slack="0"/>
<pin id="365" dir="0" index="1" bw="16" slack="0"/>
<pin id="366" dir="0" index="2" bw="5" slack="0"/>
<pin id="367" dir="0" index="3" bw="5" slack="0"/>
<pin id="368" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="373" class="1004" name="r_V_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="16" slack="0"/>
<pin id="375" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="r_V/1 "/>
</bind>
</comp>

<comp id="377" class="1004" name="i_op_assign_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="8" slack="0"/>
<pin id="379" dir="0" index="1" bw="1" slack="0"/>
<pin id="380" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="i_op_assign/1 "/>
</bind>
</comp>

<comp id="383" class="1004" name="tmp_cast_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="8" slack="1"/>
<pin id="385" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/2 "/>
</bind>
</comp>

<comp id="386" class="1004" name="r_V_cast_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="8" slack="1"/>
<pin id="388" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_cast/2 "/>
</bind>
</comp>

<comp id="389" class="1004" name="tmp_2_cast_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="1" slack="1"/>
<pin id="391" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2_cast/2 "/>
</bind>
</comp>

<comp id="392" class="1004" name="segment_V_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="0"/>
<pin id="394" dir="0" index="1" bw="8" slack="0"/>
<pin id="395" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="segment_V/2 "/>
</bind>
</comp>

<comp id="398" class="1004" name="r_V_1_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="0"/>
<pin id="400" dir="0" index="1" bw="9" slack="0"/>
<pin id="401" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_1/2 "/>
</bind>
</comp>

<comp id="404" class="1004" name="exitcond1_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="9" slack="0"/>
<pin id="406" dir="0" index="1" bw="9" slack="1"/>
<pin id="407" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/3 "/>
</bind>
</comp>

<comp id="409" class="1004" name="s_1_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="9" slack="0"/>
<pin id="411" dir="0" index="1" bw="1" slack="0"/>
<pin id="412" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="s_1/3 "/>
</bind>
</comp>

<comp id="415" class="1004" name="tmp_9_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="9" slack="0"/>
<pin id="417" dir="0" index="1" bw="9" slack="1"/>
<pin id="418" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="420" class="1004" name="segment_len_V_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="0"/>
<pin id="422" dir="0" index="1" bw="8" slack="1"/>
<pin id="423" dir="0" index="2" bw="9" slack="0"/>
<pin id="424" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="segment_len_V/3 "/>
</bind>
</comp>

<comp id="427" class="1004" name="tmp_s_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="32" slack="1"/>
<pin id="429" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="431" class="1004" name="a_V_addr_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="256" slack="0"/>
<pin id="433" dir="0" index="1" bw="32" slack="0"/>
<pin id="434" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_V_addr/4 "/>
</bind>
</comp>

<comp id="438" class="1004" name="tmp_3_add_i32_shr_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="9" slack="1"/>
<pin id="440" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_add_i32_shr/4 "/>
</bind>
</comp>

<comp id="442" class="1004" name="exitcond3_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="9" slack="0"/>
<pin id="444" dir="0" index="1" bw="9" slack="8"/>
<pin id="445" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/11 "/>
</bind>
</comp>

<comp id="447" class="1004" name="indvar_next_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="9" slack="0"/>
<pin id="449" dir="0" index="1" bw="1" slack="0"/>
<pin id="450" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_next/11 "/>
</bind>
</comp>

<comp id="453" class="1004" name="tmp_1_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="9" slack="2"/>
<pin id="455" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1/13 "/>
</bind>
</comp>

<comp id="458" class="1004" name="tmp_5_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="32" slack="9"/>
<pin id="460" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_5/14 "/>
</bind>
</comp>

<comp id="462" class="1004" name="a_V_addr_1_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="256" slack="0"/>
<pin id="464" dir="0" index="1" bw="32" slack="0"/>
<pin id="465" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_V_addr_1/14 "/>
</bind>
</comp>

<comp id="469" class="1004" name="exitcond_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="9" slack="0"/>
<pin id="471" dir="0" index="1" bw="9" slack="16"/>
<pin id="472" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/21 "/>
</bind>
</comp>

<comp id="474" class="1004" name="indvar_next1_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="9" slack="0"/>
<pin id="476" dir="0" index="1" bw="1" slack="0"/>
<pin id="477" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_next1/21 "/>
</bind>
</comp>

<comp id="480" class="1004" name="tmp_4_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="9" slack="2"/>
<pin id="482" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4/23 "/>
</bind>
</comp>

<comp id="485" class="1004" name="exitcond2_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="9" slack="0"/>
<pin id="487" dir="0" index="1" bw="9" slack="18"/>
<pin id="488" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/25 "/>
</bind>
</comp>

<comp id="490" class="1004" name="i_1_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="9" slack="0"/>
<pin id="492" dir="0" index="1" bw="1" slack="0"/>
<pin id="493" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/25 "/>
</bind>
</comp>

<comp id="496" class="1004" name="tmp_6_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="9" slack="0"/>
<pin id="498" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6/25 "/>
</bind>
</comp>

<comp id="502" class="1004" name="tmp_3_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="256" slack="0"/>
<pin id="504" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_3/26 "/>
</bind>
</comp>

<comp id="506" class="1004" name="tmp_14_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="256" slack="0"/>
<pin id="508" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_14/26 "/>
</bind>
</comp>

<comp id="510" class="1004" name="p_Result_s_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="32" slack="0"/>
<pin id="512" dir="0" index="1" bw="256" slack="0"/>
<pin id="513" dir="0" index="2" bw="7" slack="0"/>
<pin id="514" dir="0" index="3" bw="7" slack="0"/>
<pin id="515" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s/26 "/>
</bind>
</comp>

<comp id="520" class="1004" name="p_Result_1_1_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="32" slack="0"/>
<pin id="522" dir="0" index="1" bw="256" slack="0"/>
<pin id="523" dir="0" index="2" bw="7" slack="0"/>
<pin id="524" dir="0" index="3" bw="7" slack="0"/>
<pin id="525" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_1_1/26 "/>
</bind>
</comp>

<comp id="530" class="1004" name="p_Result_2_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="32" slack="0"/>
<pin id="532" dir="0" index="1" bw="256" slack="0"/>
<pin id="533" dir="0" index="2" bw="8" slack="0"/>
<pin id="534" dir="0" index="3" bw="8" slack="0"/>
<pin id="535" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_2/26 "/>
</bind>
</comp>

<comp id="540" class="1004" name="p_Result_1_2_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="32" slack="0"/>
<pin id="542" dir="0" index="1" bw="256" slack="0"/>
<pin id="543" dir="0" index="2" bw="8" slack="0"/>
<pin id="544" dir="0" index="3" bw="8" slack="0"/>
<pin id="545" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_1_2/26 "/>
</bind>
</comp>

<comp id="550" class="1004" name="p_Result_3_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="32" slack="0"/>
<pin id="552" dir="0" index="1" bw="256" slack="0"/>
<pin id="553" dir="0" index="2" bw="8" slack="0"/>
<pin id="554" dir="0" index="3" bw="8" slack="0"/>
<pin id="555" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_3/26 "/>
</bind>
</comp>

<comp id="560" class="1004" name="p_Result_1_3_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="32" slack="0"/>
<pin id="562" dir="0" index="1" bw="256" slack="0"/>
<pin id="563" dir="0" index="2" bw="8" slack="0"/>
<pin id="564" dir="0" index="3" bw="8" slack="0"/>
<pin id="565" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_1_3/26 "/>
</bind>
</comp>

<comp id="570" class="1004" name="p_Result_4_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="32" slack="0"/>
<pin id="572" dir="0" index="1" bw="256" slack="0"/>
<pin id="573" dir="0" index="2" bw="9" slack="0"/>
<pin id="574" dir="0" index="3" bw="9" slack="0"/>
<pin id="575" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_4/26 "/>
</bind>
</comp>

<comp id="580" class="1004" name="p_Result_1_4_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="32" slack="0"/>
<pin id="582" dir="0" index="1" bw="256" slack="0"/>
<pin id="583" dir="0" index="2" bw="9" slack="0"/>
<pin id="584" dir="0" index="3" bw="9" slack="0"/>
<pin id="585" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_1_4/26 "/>
</bind>
</comp>

<comp id="590" class="1004" name="p_Result_5_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="32" slack="0"/>
<pin id="592" dir="0" index="1" bw="256" slack="0"/>
<pin id="593" dir="0" index="2" bw="9" slack="0"/>
<pin id="594" dir="0" index="3" bw="9" slack="0"/>
<pin id="595" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_5/26 "/>
</bind>
</comp>

<comp id="600" class="1004" name="p_Result_1_5_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="32" slack="0"/>
<pin id="602" dir="0" index="1" bw="256" slack="0"/>
<pin id="603" dir="0" index="2" bw="9" slack="0"/>
<pin id="604" dir="0" index="3" bw="9" slack="0"/>
<pin id="605" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_1_5/26 "/>
</bind>
</comp>

<comp id="610" class="1004" name="p_Result_6_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="32" slack="0"/>
<pin id="612" dir="0" index="1" bw="256" slack="0"/>
<pin id="613" dir="0" index="2" bw="9" slack="0"/>
<pin id="614" dir="0" index="3" bw="9" slack="0"/>
<pin id="615" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_6/26 "/>
</bind>
</comp>

<comp id="620" class="1004" name="p_Result_1_6_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="32" slack="0"/>
<pin id="622" dir="0" index="1" bw="256" slack="0"/>
<pin id="623" dir="0" index="2" bw="9" slack="0"/>
<pin id="624" dir="0" index="3" bw="9" slack="0"/>
<pin id="625" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_1_6/26 "/>
</bind>
</comp>

<comp id="630" class="1004" name="p_Result_7_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="32" slack="0"/>
<pin id="632" dir="0" index="1" bw="256" slack="0"/>
<pin id="633" dir="0" index="2" bw="9" slack="0"/>
<pin id="634" dir="0" index="3" bw="9" slack="0"/>
<pin id="635" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_7/26 "/>
</bind>
</comp>

<comp id="640" class="1004" name="p_Result_1_7_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="32" slack="0"/>
<pin id="642" dir="0" index="1" bw="256" slack="0"/>
<pin id="643" dir="0" index="2" bw="9" slack="0"/>
<pin id="644" dir="0" index="3" bw="9" slack="0"/>
<pin id="645" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_1_7/26 "/>
</bind>
</comp>

<comp id="650" class="1004" name="tmp_2_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="32" slack="1"/>
<pin id="652" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_2/27 "/>
</bind>
</comp>

<comp id="654" class="1004" name="tmp_10_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="32" slack="1"/>
<pin id="656" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_10/27 "/>
</bind>
</comp>

<comp id="658" class="1004" name="tmp_12_1_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="32" slack="1"/>
<pin id="660" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_12_1/27 "/>
</bind>
</comp>

<comp id="662" class="1004" name="tmp_13_1_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="32" slack="1"/>
<pin id="664" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_13_1/27 "/>
</bind>
</comp>

<comp id="666" class="1004" name="tmp_12_2_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="32" slack="1"/>
<pin id="668" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_12_2/27 "/>
</bind>
</comp>

<comp id="670" class="1004" name="tmp_13_2_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="32" slack="1"/>
<pin id="672" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_13_2/27 "/>
</bind>
</comp>

<comp id="674" class="1004" name="tmp_12_3_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="32" slack="1"/>
<pin id="676" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_12_3/27 "/>
</bind>
</comp>

<comp id="678" class="1004" name="tmp_13_3_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="32" slack="1"/>
<pin id="680" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_13_3/27 "/>
</bind>
</comp>

<comp id="682" class="1004" name="tmp_12_4_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="32" slack="1"/>
<pin id="684" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_12_4/27 "/>
</bind>
</comp>

<comp id="686" class="1004" name="tmp_13_4_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="32" slack="1"/>
<pin id="688" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_13_4/27 "/>
</bind>
</comp>

<comp id="690" class="1004" name="tmp_12_5_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="32" slack="1"/>
<pin id="692" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_12_5/27 "/>
</bind>
</comp>

<comp id="694" class="1004" name="tmp_13_5_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="32" slack="1"/>
<pin id="696" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_13_5/27 "/>
</bind>
</comp>

<comp id="698" class="1004" name="tmp_12_6_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="32" slack="1"/>
<pin id="700" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_12_6/27 "/>
</bind>
</comp>

<comp id="702" class="1004" name="tmp_13_6_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="32" slack="1"/>
<pin id="704" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_13_6/27 "/>
</bind>
</comp>

<comp id="706" class="1004" name="tmp_12_7_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="32" slack="1"/>
<pin id="708" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_12_7/27 "/>
</bind>
</comp>

<comp id="710" class="1004" name="tmp_13_7_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="32" slack="1"/>
<pin id="712" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_13_7/27 "/>
</bind>
</comp>

<comp id="714" class="1004" name="p_Repl2_s_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="32" slack="1"/>
<pin id="716" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Repl2_s/35 "/>
</bind>
</comp>

<comp id="717" class="1004" name="p_Repl2_1_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="32" slack="1"/>
<pin id="719" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Repl2_1/35 "/>
</bind>
</comp>

<comp id="720" class="1004" name="p_Repl2_2_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="32" slack="1"/>
<pin id="722" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Repl2_2/35 "/>
</bind>
</comp>

<comp id="723" class="1004" name="p_Repl2_3_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="32" slack="1"/>
<pin id="725" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Repl2_3/35 "/>
</bind>
</comp>

<comp id="726" class="1004" name="p_Repl2_4_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="32" slack="1"/>
<pin id="728" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Repl2_4/35 "/>
</bind>
</comp>

<comp id="729" class="1004" name="p_Repl2_5_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="32" slack="1"/>
<pin id="731" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Repl2_5/35 "/>
</bind>
</comp>

<comp id="732" class="1004" name="p_Repl2_6_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="32" slack="1"/>
<pin id="734" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Repl2_6/35 "/>
</bind>
</comp>

<comp id="735" class="1004" name="p_Repl2_7_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="32" slack="1"/>
<pin id="737" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Repl2_7/35 "/>
</bind>
</comp>

<comp id="738" class="1004" name="p_Result_s_10_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="256" slack="0"/>
<pin id="740" dir="0" index="1" bw="32" slack="0"/>
<pin id="741" dir="0" index="2" bw="32" slack="0"/>
<pin id="742" dir="0" index="3" bw="32" slack="0"/>
<pin id="743" dir="0" index="4" bw="32" slack="0"/>
<pin id="744" dir="0" index="5" bw="32" slack="0"/>
<pin id="745" dir="0" index="6" bw="32" slack="0"/>
<pin id="746" dir="0" index="7" bw="32" slack="0"/>
<pin id="747" dir="0" index="8" bw="32" slack="0"/>
<pin id="748" dir="1" index="9" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s_10/35 "/>
</bind>
</comp>

<comp id="759" class="1004" name="tmp_7_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="32" slack="19"/>
<pin id="761" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_7/36 "/>
</bind>
</comp>

<comp id="763" class="1004" name="a_V_addr_2_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="256" slack="0"/>
<pin id="765" dir="0" index="1" bw="32" slack="0"/>
<pin id="766" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_V_addr_2/36 "/>
</bind>
</comp>

<comp id="770" class="1004" name="exitcond4_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="9" slack="0"/>
<pin id="772" dir="0" index="1" bw="9" slack="20"/>
<pin id="773" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/37 "/>
</bind>
</comp>

<comp id="775" class="1004" name="indvar_next2_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="9" slack="0"/>
<pin id="777" dir="0" index="1" bw="1" slack="0"/>
<pin id="778" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_next2/37 "/>
</bind>
</comp>

<comp id="781" class="1004" name="tmp_12_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="9" slack="0"/>
<pin id="783" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_12/37 "/>
</bind>
</comp>

<comp id="786" class="1004" name="curr_addr_a_1_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="32" slack="21"/>
<pin id="788" dir="0" index="1" bw="10" slack="0"/>
<pin id="789" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="curr_addr_a_1/40 "/>
</bind>
</comp>

<comp id="792" class="1004" name="curr_addr_b_1_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="32" slack="21"/>
<pin id="794" dir="0" index="1" bw="10" slack="0"/>
<pin id="795" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="curr_addr_b_1/40 "/>
</bind>
</comp>

<comp id="798" class="1004" name="curr_addr_c_1_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="32" slack="21"/>
<pin id="800" dir="0" index="1" bw="10" slack="0"/>
<pin id="801" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="curr_addr_c_1/40 "/>
</bind>
</comp>

<comp id="804" class="1005" name="c_addr_read_reg_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="32" slack="2"/>
<pin id="806" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="c_addr_read "/>
</bind>
</comp>

<comp id="809" class="1005" name="b_addr_read_reg_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="32" slack="2"/>
<pin id="811" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="b_addr_read "/>
</bind>
</comp>

<comp id="814" class="1005" name="a_addr_read_reg_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="32" slack="2"/>
<pin id="816" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="a_addr_read "/>
</bind>
</comp>

<comp id="819" class="1005" name="tmp_reg_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="8" slack="1"/>
<pin id="821" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="824" class="1005" name="r_V_reg_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="8" slack="1"/>
<pin id="826" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="829" class="1005" name="i_op_assign_reg_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="1" slack="1"/>
<pin id="831" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="i_op_assign "/>
</bind>
</comp>

<comp id="834" class="1005" name="r_V_cast_reg_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="9" slack="1"/>
<pin id="836" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="r_V_cast "/>
</bind>
</comp>

<comp id="839" class="1005" name="segment_V_reg_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="9" slack="1"/>
<pin id="841" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="segment_V "/>
</bind>
</comp>

<comp id="844" class="1005" name="r_V_1_reg_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="9" slack="1"/>
<pin id="846" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="r_V_1 "/>
</bind>
</comp>

<comp id="852" class="1005" name="s_1_reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="9" slack="0"/>
<pin id="854" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="s_1 "/>
</bind>
</comp>

<comp id="857" class="1005" name="segment_len_V_reg_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="9" slack="1"/>
<pin id="859" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="segment_len_V "/>
</bind>
</comp>

<comp id="866" class="1005" name="a_V_addr_reg_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="256" slack="1"/>
<pin id="868" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="a_V_addr "/>
</bind>
</comp>

<comp id="872" class="1005" name="tmp_3_add_i32_shr_reg_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="32" slack="1"/>
<pin id="874" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_add_i32_shr "/>
</bind>
</comp>

<comp id="877" class="1005" name="exitcond3_reg_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="1" slack="1"/>
<pin id="879" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond3 "/>
</bind>
</comp>

<comp id="881" class="1005" name="indvar_next_reg_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="9" slack="0"/>
<pin id="883" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="indvar_next "/>
</bind>
</comp>

<comp id="886" class="1005" name="a_V_addr_1_reg_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="256" slack="1"/>
<pin id="888" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="a_V_addr_1 "/>
</bind>
</comp>

<comp id="892" class="1005" name="exitcond_reg_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="1" slack="1"/>
<pin id="894" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="896" class="1005" name="indvar_next1_reg_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="9" slack="0"/>
<pin id="898" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="indvar_next1 "/>
</bind>
</comp>

<comp id="901" class="1005" name="exitcond2_reg_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="1" slack="1"/>
<pin id="903" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond2 "/>
</bind>
</comp>

<comp id="905" class="1005" name="i_1_reg_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="9" slack="0"/>
<pin id="907" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="910" class="1005" name="tmp_6_reg_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="64" slack="10"/>
<pin id="912" dir="1" index="1" bw="64" slack="10"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="915" class="1005" name="buff_a_addr_1_reg_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="8" slack="1"/>
<pin id="917" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buff_a_addr_1 "/>
</bind>
</comp>

<comp id="920" class="1005" name="buff_b_addr_1_reg_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="8" slack="1"/>
<pin id="922" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buff_b_addr_1 "/>
</bind>
</comp>

<comp id="925" class="1005" name="tmp_3_reg_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="32" slack="1"/>
<pin id="927" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="930" class="1005" name="tmp_14_reg_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="32" slack="1"/>
<pin id="932" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="935" class="1005" name="p_Result_s_reg_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="32" slack="1"/>
<pin id="937" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="940" class="1005" name="p_Result_1_1_reg_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="32" slack="1"/>
<pin id="942" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_1_1 "/>
</bind>
</comp>

<comp id="945" class="1005" name="p_Result_2_reg_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="32" slack="1"/>
<pin id="947" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_2 "/>
</bind>
</comp>

<comp id="950" class="1005" name="p_Result_1_2_reg_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="32" slack="1"/>
<pin id="952" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_1_2 "/>
</bind>
</comp>

<comp id="955" class="1005" name="p_Result_3_reg_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="32" slack="1"/>
<pin id="957" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_3 "/>
</bind>
</comp>

<comp id="960" class="1005" name="p_Result_1_3_reg_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="32" slack="1"/>
<pin id="962" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_1_3 "/>
</bind>
</comp>

<comp id="965" class="1005" name="p_Result_4_reg_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="32" slack="1"/>
<pin id="967" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_4 "/>
</bind>
</comp>

<comp id="970" class="1005" name="p_Result_1_4_reg_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="32" slack="1"/>
<pin id="972" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_1_4 "/>
</bind>
</comp>

<comp id="975" class="1005" name="p_Result_5_reg_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="32" slack="1"/>
<pin id="977" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_5 "/>
</bind>
</comp>

<comp id="980" class="1005" name="p_Result_1_5_reg_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="32" slack="1"/>
<pin id="982" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_1_5 "/>
</bind>
</comp>

<comp id="985" class="1005" name="p_Result_6_reg_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="32" slack="1"/>
<pin id="987" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_6 "/>
</bind>
</comp>

<comp id="990" class="1005" name="p_Result_1_6_reg_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="32" slack="1"/>
<pin id="992" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_1_6 "/>
</bind>
</comp>

<comp id="995" class="1005" name="p_Result_7_reg_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="32" slack="1"/>
<pin id="997" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_7 "/>
</bind>
</comp>

<comp id="1000" class="1005" name="p_Result_1_7_reg_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="32" slack="1"/>
<pin id="1002" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_1_7 "/>
</bind>
</comp>

<comp id="1005" class="1005" name="tmp_2_reg_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="32" slack="1"/>
<pin id="1007" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="1010" class="1005" name="tmp_10_reg_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="32" slack="1"/>
<pin id="1012" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="1015" class="1005" name="tmp_12_1_reg_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="32" slack="1"/>
<pin id="1017" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12_1 "/>
</bind>
</comp>

<comp id="1020" class="1005" name="tmp_13_1_reg_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="32" slack="1"/>
<pin id="1022" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13_1 "/>
</bind>
</comp>

<comp id="1025" class="1005" name="tmp_12_2_reg_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="32" slack="1"/>
<pin id="1027" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12_2 "/>
</bind>
</comp>

<comp id="1030" class="1005" name="tmp_13_2_reg_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="32" slack="1"/>
<pin id="1032" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13_2 "/>
</bind>
</comp>

<comp id="1035" class="1005" name="tmp_12_3_reg_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="32" slack="1"/>
<pin id="1037" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12_3 "/>
</bind>
</comp>

<comp id="1040" class="1005" name="tmp_13_3_reg_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="32" slack="1"/>
<pin id="1042" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13_3 "/>
</bind>
</comp>

<comp id="1045" class="1005" name="tmp_12_4_reg_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="32" slack="1"/>
<pin id="1047" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12_4 "/>
</bind>
</comp>

<comp id="1050" class="1005" name="tmp_13_4_reg_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="32" slack="1"/>
<pin id="1052" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13_4 "/>
</bind>
</comp>

<comp id="1055" class="1005" name="tmp_12_5_reg_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="32" slack="1"/>
<pin id="1057" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12_5 "/>
</bind>
</comp>

<comp id="1060" class="1005" name="tmp_13_5_reg_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="32" slack="1"/>
<pin id="1062" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13_5 "/>
</bind>
</comp>

<comp id="1065" class="1005" name="tmp_12_6_reg_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="32" slack="1"/>
<pin id="1067" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12_6 "/>
</bind>
</comp>

<comp id="1070" class="1005" name="tmp_13_6_reg_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="32" slack="1"/>
<pin id="1072" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13_6 "/>
</bind>
</comp>

<comp id="1075" class="1005" name="tmp_12_7_reg_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="32" slack="1"/>
<pin id="1077" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12_7 "/>
</bind>
</comp>

<comp id="1080" class="1005" name="tmp_13_7_reg_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="32" slack="1"/>
<pin id="1082" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13_7 "/>
</bind>
</comp>

<comp id="1085" class="1005" name="tmp_11_reg_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="32" slack="1"/>
<pin id="1087" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="1090" class="1005" name="tmp_14_1_reg_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="32" slack="1"/>
<pin id="1092" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14_1 "/>
</bind>
</comp>

<comp id="1095" class="1005" name="tmp_14_2_reg_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="32" slack="1"/>
<pin id="1097" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14_2 "/>
</bind>
</comp>

<comp id="1100" class="1005" name="tmp_14_3_reg_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="32" slack="1"/>
<pin id="1102" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14_3 "/>
</bind>
</comp>

<comp id="1105" class="1005" name="tmp_14_4_reg_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="32" slack="1"/>
<pin id="1107" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14_4 "/>
</bind>
</comp>

<comp id="1110" class="1005" name="tmp_14_5_reg_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="32" slack="1"/>
<pin id="1112" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14_5 "/>
</bind>
</comp>

<comp id="1115" class="1005" name="tmp_14_6_reg_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="32" slack="1"/>
<pin id="1117" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14_6 "/>
</bind>
</comp>

<comp id="1120" class="1005" name="tmp_14_7_reg_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="32" slack="1"/>
<pin id="1122" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14_7 "/>
</bind>
</comp>

<comp id="1125" class="1005" name="a_V_addr_2_reg_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="256" slack="2"/>
<pin id="1127" dir="1" index="1" bw="256" slack="2"/>
</pin_list>
<bind>
<opset="a_V_addr_2 "/>
</bind>
</comp>

<comp id="1130" class="1005" name="exitcond4_reg_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="1" slack="1"/>
<pin id="1132" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond4 "/>
</bind>
</comp>

<comp id="1134" class="1005" name="indvar_next2_reg_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="9" slack="0"/>
<pin id="1136" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="indvar_next2 "/>
</bind>
</comp>

<comp id="1139" class="1005" name="buff_V_addr_1_reg_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="8" slack="1"/>
<pin id="1141" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buff_V_addr_1 "/>
</bind>
</comp>

<comp id="1144" class="1005" name="buff_V_load_reg_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="256" slack="1"/>
<pin id="1146" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="buff_V_load "/>
</bind>
</comp>

<comp id="1149" class="1005" name="curr_addr_a_1_reg_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="32" slack="1"/>
<pin id="1151" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="curr_addr_a_1 "/>
</bind>
</comp>

<comp id="1154" class="1005" name="curr_addr_b_1_reg_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="32" slack="1"/>
<pin id="1156" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="curr_addr_b_1 "/>
</bind>
</comp>

<comp id="1159" class="1005" name="curr_addr_c_1_reg_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="32" slack="1"/>
<pin id="1161" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="curr_addr_c_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="135"><net_src comp="14" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="14" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="14" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="148"><net_src comp="10" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="8" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="10" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="6" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="10" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="4" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="12" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="2" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="173"><net_src comp="52" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="178"><net_src comp="60" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="118" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="181"><net_src comp="126" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="182"><net_src comp="114" pin="0"/><net_sink comp="168" pin=4"/></net>

<net id="183"><net_src comp="128" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="189"><net_src comp="56" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="184" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="200"><net_src comp="56" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="205"><net_src comp="195" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="211"><net_src comp="56" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="217"><net_src comp="56" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="218"><net_src comp="206" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="219"><net_src comp="212" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="225"><net_src comp="56" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="220" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="236"><net_src comp="56" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="237"><net_src comp="231" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="241"><net_src comp="46" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="248"><net_src comp="238" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="258"><net_src comp="252" pin="4"/><net_sink comp="249" pin=0"/></net>

<net id="268"><net_src comp="262" pin="4"/><net_sink comp="259" pin=0"/></net>

<net id="278"><net_src comp="272" pin="4"/><net_sink comp="269" pin=0"/></net>

<net id="282"><net_src comp="46" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="289"><net_src comp="279" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="290"><net_src comp="283" pin="4"/><net_sink comp="279" pin=0"/></net>

<net id="294"><net_src comp="46" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="301"><net_src comp="291" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="302"><net_src comp="295" pin="4"/><net_sink comp="291" pin=0"/></net>

<net id="306"><net_src comp="46" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="313"><net_src comp="303" pin="1"/><net_sink comp="307" pin=2"/></net>

<net id="317"><net_src comp="46" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="324"><net_src comp="314" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="360"><net_src comp="174" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="362"><net_src comp="357" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="369"><net_src comp="16" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="370"><net_src comp="162" pin="2"/><net_sink comp="363" pin=1"/></net>

<net id="371"><net_src comp="18" pin="0"/><net_sink comp="363" pin=2"/></net>

<net id="372"><net_src comp="20" pin="0"/><net_sink comp="363" pin=3"/></net>

<net id="376"><net_src comp="162" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="381"><net_src comp="373" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="22" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="396"><net_src comp="389" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="383" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="402"><net_src comp="44" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="392" pin="2"/><net_sink comp="398" pin=1"/></net>

<net id="408"><net_src comp="242" pin="4"/><net_sink comp="404" pin=0"/></net>

<net id="413"><net_src comp="242" pin="4"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="48" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="419"><net_src comp="242" pin="4"/><net_sink comp="415" pin=0"/></net>

<net id="425"><net_src comp="415" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="426"><net_src comp="50" pin="0"/><net_sink comp="420" pin=2"/></net>

<net id="430"><net_src comp="249" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="435"><net_src comp="0" pin="0"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="427" pin="1"/><net_sink comp="431" pin=1"/></net>

<net id="437"><net_src comp="431" pin="2"/><net_sink comp="168" pin=1"/></net>

<net id="441"><net_src comp="438" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="446"><net_src comp="283" pin="4"/><net_sink comp="442" pin=0"/></net>

<net id="451"><net_src comp="283" pin="4"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="48" pin="0"/><net_sink comp="447" pin=1"/></net>

<net id="456"><net_src comp="279" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="461"><net_src comp="259" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="466"><net_src comp="0" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="458" pin="1"/><net_sink comp="462" pin=1"/></net>

<net id="468"><net_src comp="462" pin="2"/><net_sink comp="168" pin=1"/></net>

<net id="473"><net_src comp="295" pin="4"/><net_sink comp="469" pin=0"/></net>

<net id="478"><net_src comp="295" pin="4"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="48" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="483"><net_src comp="291" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="489"><net_src comp="307" pin="4"/><net_sink comp="485" pin=0"/></net>

<net id="494"><net_src comp="307" pin="4"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="48" pin="0"/><net_sink comp="490" pin=1"/></net>

<net id="499"><net_src comp="307" pin="4"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="501"><net_src comp="496" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="505"><net_src comp="190" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="509"><net_src comp="201" pin="2"/><net_sink comp="506" pin=0"/></net>

<net id="516"><net_src comp="82" pin="0"/><net_sink comp="510" pin=0"/></net>

<net id="517"><net_src comp="190" pin="2"/><net_sink comp="510" pin=1"/></net>

<net id="518"><net_src comp="84" pin="0"/><net_sink comp="510" pin=2"/></net>

<net id="519"><net_src comp="86" pin="0"/><net_sink comp="510" pin=3"/></net>

<net id="526"><net_src comp="82" pin="0"/><net_sink comp="520" pin=0"/></net>

<net id="527"><net_src comp="201" pin="2"/><net_sink comp="520" pin=1"/></net>

<net id="528"><net_src comp="84" pin="0"/><net_sink comp="520" pin=2"/></net>

<net id="529"><net_src comp="86" pin="0"/><net_sink comp="520" pin=3"/></net>

<net id="536"><net_src comp="82" pin="0"/><net_sink comp="530" pin=0"/></net>

<net id="537"><net_src comp="190" pin="2"/><net_sink comp="530" pin=1"/></net>

<net id="538"><net_src comp="88" pin="0"/><net_sink comp="530" pin=2"/></net>

<net id="539"><net_src comp="90" pin="0"/><net_sink comp="530" pin=3"/></net>

<net id="546"><net_src comp="82" pin="0"/><net_sink comp="540" pin=0"/></net>

<net id="547"><net_src comp="201" pin="2"/><net_sink comp="540" pin=1"/></net>

<net id="548"><net_src comp="88" pin="0"/><net_sink comp="540" pin=2"/></net>

<net id="549"><net_src comp="90" pin="0"/><net_sink comp="540" pin=3"/></net>

<net id="556"><net_src comp="82" pin="0"/><net_sink comp="550" pin=0"/></net>

<net id="557"><net_src comp="190" pin="2"/><net_sink comp="550" pin=1"/></net>

<net id="558"><net_src comp="92" pin="0"/><net_sink comp="550" pin=2"/></net>

<net id="559"><net_src comp="94" pin="0"/><net_sink comp="550" pin=3"/></net>

<net id="566"><net_src comp="82" pin="0"/><net_sink comp="560" pin=0"/></net>

<net id="567"><net_src comp="201" pin="2"/><net_sink comp="560" pin=1"/></net>

<net id="568"><net_src comp="92" pin="0"/><net_sink comp="560" pin=2"/></net>

<net id="569"><net_src comp="94" pin="0"/><net_sink comp="560" pin=3"/></net>

<net id="576"><net_src comp="82" pin="0"/><net_sink comp="570" pin=0"/></net>

<net id="577"><net_src comp="190" pin="2"/><net_sink comp="570" pin=1"/></net>

<net id="578"><net_src comp="96" pin="0"/><net_sink comp="570" pin=2"/></net>

<net id="579"><net_src comp="98" pin="0"/><net_sink comp="570" pin=3"/></net>

<net id="586"><net_src comp="82" pin="0"/><net_sink comp="580" pin=0"/></net>

<net id="587"><net_src comp="201" pin="2"/><net_sink comp="580" pin=1"/></net>

<net id="588"><net_src comp="96" pin="0"/><net_sink comp="580" pin=2"/></net>

<net id="589"><net_src comp="98" pin="0"/><net_sink comp="580" pin=3"/></net>

<net id="596"><net_src comp="82" pin="0"/><net_sink comp="590" pin=0"/></net>

<net id="597"><net_src comp="190" pin="2"/><net_sink comp="590" pin=1"/></net>

<net id="598"><net_src comp="100" pin="0"/><net_sink comp="590" pin=2"/></net>

<net id="599"><net_src comp="102" pin="0"/><net_sink comp="590" pin=3"/></net>

<net id="606"><net_src comp="82" pin="0"/><net_sink comp="600" pin=0"/></net>

<net id="607"><net_src comp="201" pin="2"/><net_sink comp="600" pin=1"/></net>

<net id="608"><net_src comp="100" pin="0"/><net_sink comp="600" pin=2"/></net>

<net id="609"><net_src comp="102" pin="0"/><net_sink comp="600" pin=3"/></net>

<net id="616"><net_src comp="82" pin="0"/><net_sink comp="610" pin=0"/></net>

<net id="617"><net_src comp="190" pin="2"/><net_sink comp="610" pin=1"/></net>

<net id="618"><net_src comp="104" pin="0"/><net_sink comp="610" pin=2"/></net>

<net id="619"><net_src comp="106" pin="0"/><net_sink comp="610" pin=3"/></net>

<net id="626"><net_src comp="82" pin="0"/><net_sink comp="620" pin=0"/></net>

<net id="627"><net_src comp="201" pin="2"/><net_sink comp="620" pin=1"/></net>

<net id="628"><net_src comp="104" pin="0"/><net_sink comp="620" pin=2"/></net>

<net id="629"><net_src comp="106" pin="0"/><net_sink comp="620" pin=3"/></net>

<net id="636"><net_src comp="82" pin="0"/><net_sink comp="630" pin=0"/></net>

<net id="637"><net_src comp="190" pin="2"/><net_sink comp="630" pin=1"/></net>

<net id="638"><net_src comp="108" pin="0"/><net_sink comp="630" pin=2"/></net>

<net id="639"><net_src comp="110" pin="0"/><net_sink comp="630" pin=3"/></net>

<net id="646"><net_src comp="82" pin="0"/><net_sink comp="640" pin=0"/></net>

<net id="647"><net_src comp="201" pin="2"/><net_sink comp="640" pin=1"/></net>

<net id="648"><net_src comp="108" pin="0"/><net_sink comp="640" pin=2"/></net>

<net id="649"><net_src comp="110" pin="0"/><net_sink comp="640" pin=3"/></net>

<net id="653"><net_src comp="650" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="657"><net_src comp="654" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="661"><net_src comp="658" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="665"><net_src comp="662" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="669"><net_src comp="666" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="673"><net_src comp="670" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="677"><net_src comp="674" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="681"><net_src comp="678" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="685"><net_src comp="682" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="689"><net_src comp="686" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="693"><net_src comp="690" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="697"><net_src comp="694" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="701"><net_src comp="698" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="705"><net_src comp="702" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="709"><net_src comp="706" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="713"><net_src comp="710" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="749"><net_src comp="116" pin="0"/><net_sink comp="738" pin=0"/></net>

<net id="750"><net_src comp="735" pin="1"/><net_sink comp="738" pin=1"/></net>

<net id="751"><net_src comp="732" pin="1"/><net_sink comp="738" pin=2"/></net>

<net id="752"><net_src comp="729" pin="1"/><net_sink comp="738" pin=3"/></net>

<net id="753"><net_src comp="726" pin="1"/><net_sink comp="738" pin=4"/></net>

<net id="754"><net_src comp="723" pin="1"/><net_sink comp="738" pin=5"/></net>

<net id="755"><net_src comp="720" pin="1"/><net_sink comp="738" pin=6"/></net>

<net id="756"><net_src comp="717" pin="1"/><net_sink comp="738" pin=7"/></net>

<net id="757"><net_src comp="714" pin="1"/><net_sink comp="738" pin=8"/></net>

<net id="758"><net_src comp="738" pin="9"/><net_sink comp="226" pin=1"/></net>

<net id="762"><net_src comp="269" pin="1"/><net_sink comp="759" pin=0"/></net>

<net id="767"><net_src comp="0" pin="0"/><net_sink comp="763" pin=0"/></net>

<net id="768"><net_src comp="759" pin="1"/><net_sink comp="763" pin=1"/></net>

<net id="769"><net_src comp="763" pin="2"/><net_sink comp="168" pin=1"/></net>

<net id="774"><net_src comp="318" pin="4"/><net_sink comp="770" pin=0"/></net>

<net id="779"><net_src comp="318" pin="4"/><net_sink comp="775" pin=0"/></net>

<net id="780"><net_src comp="48" pin="0"/><net_sink comp="775" pin=1"/></net>

<net id="784"><net_src comp="318" pin="4"/><net_sink comp="781" pin=0"/></net>

<net id="785"><net_src comp="781" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="790"><net_src comp="249" pin="1"/><net_sink comp="786" pin=0"/></net>

<net id="791"><net_src comp="130" pin="0"/><net_sink comp="786" pin=1"/></net>

<net id="796"><net_src comp="259" pin="1"/><net_sink comp="792" pin=0"/></net>

<net id="797"><net_src comp="130" pin="0"/><net_sink comp="792" pin=1"/></net>

<net id="802"><net_src comp="269" pin="1"/><net_sink comp="798" pin=0"/></net>

<net id="803"><net_src comp="130" pin="0"/><net_sink comp="798" pin=1"/></net>

<net id="807"><net_src comp="144" pin="2"/><net_sink comp="804" pin=0"/></net>

<net id="808"><net_src comp="804" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="812"><net_src comp="150" pin="2"/><net_sink comp="809" pin=0"/></net>

<net id="813"><net_src comp="809" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="817"><net_src comp="156" pin="2"/><net_sink comp="814" pin=0"/></net>

<net id="818"><net_src comp="814" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="822"><net_src comp="363" pin="4"/><net_sink comp="819" pin=0"/></net>

<net id="823"><net_src comp="819" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="827"><net_src comp="373" pin="1"/><net_sink comp="824" pin=0"/></net>

<net id="828"><net_src comp="824" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="832"><net_src comp="377" pin="2"/><net_sink comp="829" pin=0"/></net>

<net id="833"><net_src comp="829" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="837"><net_src comp="386" pin="1"/><net_sink comp="834" pin=0"/></net>

<net id="838"><net_src comp="834" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="842"><net_src comp="392" pin="2"/><net_sink comp="839" pin=0"/></net>

<net id="843"><net_src comp="839" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="847"><net_src comp="398" pin="2"/><net_sink comp="844" pin=0"/></net>

<net id="848"><net_src comp="844" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="855"><net_src comp="409" pin="2"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="860"><net_src comp="420" pin="3"/><net_sink comp="857" pin=0"/></net>

<net id="861"><net_src comp="857" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="862"><net_src comp="857" pin="1"/><net_sink comp="442" pin=1"/></net>

<net id="863"><net_src comp="857" pin="1"/><net_sink comp="469" pin=1"/></net>

<net id="864"><net_src comp="857" pin="1"/><net_sink comp="485" pin=1"/></net>

<net id="865"><net_src comp="857" pin="1"/><net_sink comp="770" pin=1"/></net>

<net id="869"><net_src comp="431" pin="2"/><net_sink comp="866" pin=0"/></net>

<net id="870"><net_src comp="866" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="871"><net_src comp="866" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="875"><net_src comp="438" pin="1"/><net_sink comp="872" pin=0"/></net>

<net id="876"><net_src comp="872" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="880"><net_src comp="442" pin="2"/><net_sink comp="877" pin=0"/></net>

<net id="884"><net_src comp="447" pin="2"/><net_sink comp="881" pin=0"/></net>

<net id="885"><net_src comp="881" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="889"><net_src comp="462" pin="2"/><net_sink comp="886" pin=0"/></net>

<net id="890"><net_src comp="886" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="891"><net_src comp="886" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="895"><net_src comp="469" pin="2"/><net_sink comp="892" pin=0"/></net>

<net id="899"><net_src comp="474" pin="2"/><net_sink comp="896" pin=0"/></net>

<net id="900"><net_src comp="896" pin="1"/><net_sink comp="295" pin=2"/></net>

<net id="904"><net_src comp="485" pin="2"/><net_sink comp="901" pin=0"/></net>

<net id="908"><net_src comp="490" pin="2"/><net_sink comp="905" pin=0"/></net>

<net id="909"><net_src comp="905" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="913"><net_src comp="496" pin="1"/><net_sink comp="910" pin=0"/></net>

<net id="914"><net_src comp="910" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="918"><net_src comp="206" pin="3"/><net_sink comp="915" pin=0"/></net>

<net id="919"><net_src comp="915" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="923"><net_src comp="212" pin="3"/><net_sink comp="920" pin=0"/></net>

<net id="924"><net_src comp="920" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="928"><net_src comp="502" pin="1"/><net_sink comp="925" pin=0"/></net>

<net id="929"><net_src comp="925" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="933"><net_src comp="506" pin="1"/><net_sink comp="930" pin=0"/></net>

<net id="934"><net_src comp="930" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="938"><net_src comp="510" pin="4"/><net_sink comp="935" pin=0"/></net>

<net id="939"><net_src comp="935" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="943"><net_src comp="520" pin="4"/><net_sink comp="940" pin=0"/></net>

<net id="944"><net_src comp="940" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="948"><net_src comp="530" pin="4"/><net_sink comp="945" pin=0"/></net>

<net id="949"><net_src comp="945" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="953"><net_src comp="540" pin="4"/><net_sink comp="950" pin=0"/></net>

<net id="954"><net_src comp="950" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="958"><net_src comp="550" pin="4"/><net_sink comp="955" pin=0"/></net>

<net id="959"><net_src comp="955" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="963"><net_src comp="560" pin="4"/><net_sink comp="960" pin=0"/></net>

<net id="964"><net_src comp="960" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="968"><net_src comp="570" pin="4"/><net_sink comp="965" pin=0"/></net>

<net id="969"><net_src comp="965" pin="1"/><net_sink comp="682" pin=0"/></net>

<net id="973"><net_src comp="580" pin="4"/><net_sink comp="970" pin=0"/></net>

<net id="974"><net_src comp="970" pin="1"/><net_sink comp="686" pin=0"/></net>

<net id="978"><net_src comp="590" pin="4"/><net_sink comp="975" pin=0"/></net>

<net id="979"><net_src comp="975" pin="1"/><net_sink comp="690" pin=0"/></net>

<net id="983"><net_src comp="600" pin="4"/><net_sink comp="980" pin=0"/></net>

<net id="984"><net_src comp="980" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="988"><net_src comp="610" pin="4"/><net_sink comp="985" pin=0"/></net>

<net id="989"><net_src comp="985" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="993"><net_src comp="620" pin="4"/><net_sink comp="990" pin=0"/></net>

<net id="994"><net_src comp="990" pin="1"/><net_sink comp="702" pin=0"/></net>

<net id="998"><net_src comp="630" pin="4"/><net_sink comp="995" pin=0"/></net>

<net id="999"><net_src comp="995" pin="1"/><net_sink comp="706" pin=0"/></net>

<net id="1003"><net_src comp="640" pin="4"/><net_sink comp="1000" pin=0"/></net>

<net id="1004"><net_src comp="1000" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="1008"><net_src comp="650" pin="1"/><net_sink comp="1005" pin=0"/></net>

<net id="1009"><net_src comp="1005" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="1013"><net_src comp="654" pin="1"/><net_sink comp="1010" pin=0"/></net>

<net id="1014"><net_src comp="1010" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="1018"><net_src comp="658" pin="1"/><net_sink comp="1015" pin=0"/></net>

<net id="1019"><net_src comp="1015" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="1023"><net_src comp="662" pin="1"/><net_sink comp="1020" pin=0"/></net>

<net id="1024"><net_src comp="1020" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="1028"><net_src comp="666" pin="1"/><net_sink comp="1025" pin=0"/></net>

<net id="1029"><net_src comp="1025" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="1033"><net_src comp="670" pin="1"/><net_sink comp="1030" pin=0"/></net>

<net id="1034"><net_src comp="1030" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="1038"><net_src comp="674" pin="1"/><net_sink comp="1035" pin=0"/></net>

<net id="1039"><net_src comp="1035" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="1043"><net_src comp="678" pin="1"/><net_sink comp="1040" pin=0"/></net>

<net id="1044"><net_src comp="1040" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="1048"><net_src comp="682" pin="1"/><net_sink comp="1045" pin=0"/></net>

<net id="1049"><net_src comp="1045" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="1053"><net_src comp="686" pin="1"/><net_sink comp="1050" pin=0"/></net>

<net id="1054"><net_src comp="1050" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="1058"><net_src comp="690" pin="1"/><net_sink comp="1055" pin=0"/></net>

<net id="1059"><net_src comp="1055" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="1063"><net_src comp="694" pin="1"/><net_sink comp="1060" pin=0"/></net>

<net id="1064"><net_src comp="1060" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="1068"><net_src comp="698" pin="1"/><net_sink comp="1065" pin=0"/></net>

<net id="1069"><net_src comp="1065" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="1073"><net_src comp="702" pin="1"/><net_sink comp="1070" pin=0"/></net>

<net id="1074"><net_src comp="1070" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="1078"><net_src comp="706" pin="1"/><net_sink comp="1075" pin=0"/></net>

<net id="1079"><net_src comp="1075" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="1083"><net_src comp="710" pin="1"/><net_sink comp="1080" pin=0"/></net>

<net id="1084"><net_src comp="1080" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="1088"><net_src comp="325" pin="2"/><net_sink comp="1085" pin=0"/></net>

<net id="1089"><net_src comp="1085" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="1093"><net_src comp="329" pin="2"/><net_sink comp="1090" pin=0"/></net>

<net id="1094"><net_src comp="1090" pin="1"/><net_sink comp="717" pin=0"/></net>

<net id="1098"><net_src comp="333" pin="2"/><net_sink comp="1095" pin=0"/></net>

<net id="1099"><net_src comp="1095" pin="1"/><net_sink comp="720" pin=0"/></net>

<net id="1103"><net_src comp="337" pin="2"/><net_sink comp="1100" pin=0"/></net>

<net id="1104"><net_src comp="1100" pin="1"/><net_sink comp="723" pin=0"/></net>

<net id="1108"><net_src comp="341" pin="2"/><net_sink comp="1105" pin=0"/></net>

<net id="1109"><net_src comp="1105" pin="1"/><net_sink comp="726" pin=0"/></net>

<net id="1113"><net_src comp="345" pin="2"/><net_sink comp="1110" pin=0"/></net>

<net id="1114"><net_src comp="1110" pin="1"/><net_sink comp="729" pin=0"/></net>

<net id="1118"><net_src comp="349" pin="2"/><net_sink comp="1115" pin=0"/></net>

<net id="1119"><net_src comp="1115" pin="1"/><net_sink comp="732" pin=0"/></net>

<net id="1123"><net_src comp="353" pin="2"/><net_sink comp="1120" pin=0"/></net>

<net id="1124"><net_src comp="1120" pin="1"/><net_sink comp="735" pin=0"/></net>

<net id="1128"><net_src comp="763" pin="2"/><net_sink comp="1125" pin=0"/></net>

<net id="1129"><net_src comp="1125" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="1133"><net_src comp="770" pin="2"/><net_sink comp="1130" pin=0"/></net>

<net id="1137"><net_src comp="775" pin="2"/><net_sink comp="1134" pin=0"/></net>

<net id="1138"><net_src comp="1134" pin="1"/><net_sink comp="318" pin=2"/></net>

<net id="1142"><net_src comp="231" pin="3"/><net_sink comp="1139" pin=0"/></net>

<net id="1143"><net_src comp="1139" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="1147"><net_src comp="226" pin="2"/><net_sink comp="1144" pin=0"/></net>

<net id="1148"><net_src comp="1144" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="1152"><net_src comp="786" pin="2"/><net_sink comp="1149" pin=0"/></net>

<net id="1153"><net_src comp="1149" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="1157"><net_src comp="792" pin="2"/><net_sink comp="1154" pin=0"/></net>

<net id="1158"><net_src comp="1154" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="1162"><net_src comp="798" pin="2"/><net_sink comp="1159" pin=0"/></net>

<net id="1163"><net_src comp="1159" pin="1"/><net_sink comp="272" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: a_V | {36 39 40 41 42 43 44 }
 - Input state : 
	Port: example : a_V | {4 5 6 7 8 9 10 12 14 15 16 17 18 19 20 22 }
	Port: example : n_V | {1 }
	Port: example : a_addr | {1 }
	Port: example : b_addr | {1 }
	Port: example : c_addr | {1 }
  - Chain level:
	State 1
		i_op_assign : 1
	State 2
		segment_V : 1
		r_V_1 : 2
	State 3
		exitcond1 : 1
		s_1 : 1
		StgValue_78 : 2
		tmp_9 : 1
		segment_len_V : 2
	State 4
		a_V_addr : 1
		a_V_addr_rd_req : 2
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		exitcond3 : 1
		indvar_next : 1
		StgValue_97 : 2
	State 12
	State 13
		buff_a_addr : 1
		StgValue_105 : 2
		burstread_rend : 1
	State 14
		a_V_addr_1 : 1
		a_V_addr_1_rd_req : 2
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
		exitcond : 1
		indvar_next1 : 1
		StgValue_121 : 2
	State 22
	State 23
		buff_b_addr : 1
		StgValue_129 : 2
		burstread_rend20 : 1
	State 24
	State 25
		exitcond2 : 1
		i_1 : 1
		StgValue_136 : 2
		tmp_6 : 1
		buff_a_addr_1 : 2
		buff_b_addr_1 : 2
		buff_a_load : 3
		buff_b_load : 3
	State 26
		tmp_3 : 1
		tmp_14 : 1
		p_Result_s : 1
		p_Result_1_1 : 1
		p_Result_2 : 1
		p_Result_1_2 : 1
		p_Result_3 : 1
		p_Result_1_3 : 1
		p_Result_4 : 1
		p_Result_1_4 : 1
		p_Result_5 : 1
		p_Result_1_5 : 1
		p_Result_6 : 1
		p_Result_1_6 : 1
		p_Result_7 : 1
		p_Result_1_7 : 1
	State 27
		tmp_11 : 1
		tmp_14_1 : 1
		tmp_14_2 : 1
		tmp_14_3 : 1
		tmp_14_4 : 1
		tmp_14_5 : 1
		tmp_14_6 : 1
		tmp_14_7 : 1
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
		p_Result_s_10 : 1
		StgValue_254 : 2
		empty_11 : 1
	State 36
		a_V_addr_2 : 1
		a_V_addr_2_wr_req : 2
	State 37
		exitcond4 : 1
		indvar_next2 : 1
		StgValue_264 : 2
		tmp_12 : 1
		buff_V_addr_1 : 2
		buff_V_load : 3
	State 38
	State 39
		burstwrite_rend : 1
	State 40
	State 41
	State 42
	State 43
	State 44


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|          |        grp_fu_325        |    2    |   296   |   239   |
|          |        grp_fu_329        |    2    |   296   |   239   |
|          |        grp_fu_333        |    2    |   296   |   239   |
|   fadd   |        grp_fu_337        |    2    |   296   |   239   |
|          |        grp_fu_341        |    2    |   296   |   239   |
|          |        grp_fu_345        |    2    |   296   |   239   |
|          |        grp_fu_349        |    2    |   296   |   239   |
|          |        grp_fu_353        |    2    |   296   |   239   |
|----------|--------------------------|---------|---------|---------|
|          |     segment_V_fu_392     |    0    |    0    |    8    |
|          |       r_V_1_fu_398       |    0    |    0    |    9    |
|          |        s_1_fu_409        |    0    |    0    |    9    |
|          |    indvar_next_fu_447    |    0    |    0    |    9    |
|    add   |    indvar_next1_fu_474   |    0    |    0    |    9    |
|          |        i_1_fu_490        |    0    |    0    |    9    |
|          |    indvar_next2_fu_775   |    0    |    0    |    9    |
|          |   curr_addr_a_1_fu_786   |    0    |    0    |    32   |
|          |   curr_addr_b_1_fu_792   |    0    |    0    |    32   |
|          |   curr_addr_c_1_fu_798   |    0    |    0    |    32   |
|----------|--------------------------|---------|---------|---------|
|          |    i_op_assign_fu_377    |    0    |    0    |    3    |
|          |     exitcond1_fu_404     |    0    |    0    |    3    |
|          |       tmp_9_fu_415       |    0    |    0    |    3    |
|   icmp   |     exitcond3_fu_442     |    0    |    0    |    3    |
|          |      exitcond_fu_469     |    0    |    0    |    3    |
|          |     exitcond2_fu_485     |    0    |    0    |    3    |
|          |     exitcond4_fu_770     |    0    |    0    |    3    |
|----------|--------------------------|---------|---------|---------|
|  select  |   segment_len_V_fu_420   |    0    |    0    |    9    |
|----------|--------------------------|---------|---------|---------|
|          |  c_addr_read_read_fu_144 |    0    |    0    |    0    |
|          |  b_addr_read_read_fu_150 |    0    |    0    |    0    |
|   read   |  a_addr_read_read_fu_156 |    0    |    0    |    0    |
|          |   n_V_read_read_fu_162   |    0    |    0    |    0    |
|          |      grp_read_fu_174     |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
| writeresp|   grp_writeresp_fu_168   |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |        tmp_fu_363        |    0    |    0    |    0    |
|          |     p_Result_s_fu_510    |    0    |    0    |    0    |
|          |    p_Result_1_1_fu_520   |    0    |    0    |    0    |
|          |     p_Result_2_fu_530    |    0    |    0    |    0    |
|          |    p_Result_1_2_fu_540   |    0    |    0    |    0    |
|          |     p_Result_3_fu_550    |    0    |    0    |    0    |
|          |    p_Result_1_3_fu_560   |    0    |    0    |    0    |
|partselect|     p_Result_4_fu_570    |    0    |    0    |    0    |
|          |    p_Result_1_4_fu_580   |    0    |    0    |    0    |
|          |     p_Result_5_fu_590    |    0    |    0    |    0    |
|          |    p_Result_1_5_fu_600   |    0    |    0    |    0    |
|          |     p_Result_6_fu_610    |    0    |    0    |    0    |
|          |    p_Result_1_6_fu_620   |    0    |    0    |    0    |
|          |     p_Result_7_fu_630    |    0    |    0    |    0    |
|          |    p_Result_1_7_fu_640   |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |        r_V_fu_373        |    0    |    0    |    0    |
|   trunc  |       tmp_3_fu_502       |    0    |    0    |    0    |
|          |       tmp_14_fu_506      |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |      tmp_cast_fu_383     |    0    |    0    |    0    |
|          |      r_V_cast_fu_386     |    0    |    0    |    0    |
|          |     tmp_2_cast_fu_389    |    0    |    0    |    0    |
|   zext   | tmp_3_add_i32_shr_fu_438 |    0    |    0    |    0    |
|          |       tmp_1_fu_453       |    0    |    0    |    0    |
|          |       tmp_4_fu_480       |    0    |    0    |    0    |
|          |       tmp_6_fu_496       |    0    |    0    |    0    |
|          |       tmp_12_fu_781      |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |       tmp_s_fu_427       |    0    |    0    |    0    |
|   sext   |       tmp_5_fu_458       |    0    |    0    |    0    |
|          |       tmp_7_fu_759       |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|bitconcatenate|   p_Result_s_10_fu_738   |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |    16   |   2368  |   2100  |
|----------|--------------------------|---------|---------|---------|

Memories:
+------+--------+--------+--------+
|      |  BRAM  |   FF   |   LUT  |
+------+--------+--------+--------+
|buff_V|    8   |    0   |    0   |
|buff_a|    8   |    0   |    0   |
|buff_b|    8   |    0   |    0   |
+------+--------+--------+--------+
| Total|   24   |    0   |    0   |
+------+--------+--------+--------+

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|    a_V_addr_1_reg_886   |   256  |
|   a_V_addr_2_reg_1125   |   256  |
|     a_V_addr_reg_866    |   256  |
|   a_addr_read_reg_814   |   32   |
|   b_addr_read_reg_809   |   32   |
|  buff_V_addr_1_reg_1139 |    8   |
|   buff_V_load_reg_1144  |   256  |
|  buff_a_addr_1_reg_915  |    8   |
|  buff_b_addr_1_reg_920  |    8   |
|   c_addr_read_reg_804   |   32   |
|  curr_addr_a_1_reg_1149 |   32   |
|   curr_addr_a_reg_249   |   32   |
|  curr_addr_b_1_reg_1154 |   32   |
|   curr_addr_b_reg_259   |   32   |
|  curr_addr_c_1_reg_1159 |   32   |
|   curr_addr_c_reg_269   |   32   |
|    exitcond2_reg_901    |    1   |
|    exitcond3_reg_877    |    1   |
|    exitcond4_reg_1130   |    1   |
|     exitcond_reg_892    |    1   |
|       i_1_reg_905       |    9   |
|   i_op_assign_reg_829   |    1   |
|        i_reg_303        |    9   |
|     indvar1_reg_291     |    9   |
|     indvar2_reg_314     |    9   |
|   indvar_next1_reg_896  |    9   |
|  indvar_next2_reg_1134  |    9   |
|   indvar_next_reg_881   |    9   |
|      indvar_reg_279     |    9   |
|   p_Result_1_1_reg_940  |   32   |
|   p_Result_1_2_reg_950  |   32   |
|   p_Result_1_3_reg_960  |   32   |
|   p_Result_1_4_reg_970  |   32   |
|   p_Result_1_5_reg_980  |   32   |
|   p_Result_1_6_reg_990  |   32   |
|  p_Result_1_7_reg_1000  |   32   |
|    p_Result_2_reg_945   |   32   |
|    p_Result_3_reg_955   |   32   |
|    p_Result_4_reg_965   |   32   |
|    p_Result_5_reg_975   |   32   |
|    p_Result_6_reg_985   |   32   |
|    p_Result_7_reg_995   |   32   |
|    p_Result_s_reg_935   |   32   |
|      r_V_1_reg_844      |    9   |
|     r_V_cast_reg_834    |    9   |
|       r_V_reg_824       |    8   |
|         reg_357         |   256  |
|       s_1_reg_852       |    9   |
|        s_reg_238        |    9   |
|    segment_V_reg_839    |    9   |
|  segment_len_V_reg_857  |    9   |
|     tmp_10_reg_1010     |   32   |
|     tmp_11_reg_1085     |   32   |
|    tmp_12_1_reg_1015    |   32   |
|    tmp_12_2_reg_1025    |   32   |
|    tmp_12_3_reg_1035    |   32   |
|    tmp_12_4_reg_1045    |   32   |
|    tmp_12_5_reg_1055    |   32   |
|    tmp_12_6_reg_1065    |   32   |
|    tmp_12_7_reg_1075    |   32   |
|    tmp_13_1_reg_1020    |   32   |
|    tmp_13_2_reg_1030    |   32   |
|    tmp_13_3_reg_1040    |   32   |
|    tmp_13_4_reg_1050    |   32   |
|    tmp_13_5_reg_1060    |   32   |
|    tmp_13_6_reg_1070    |   32   |
|    tmp_13_7_reg_1080    |   32   |
|    tmp_14_1_reg_1090    |   32   |
|    tmp_14_2_reg_1095    |   32   |
|    tmp_14_3_reg_1100    |   32   |
|    tmp_14_4_reg_1105    |   32   |
|    tmp_14_5_reg_1110    |   32   |
|    tmp_14_6_reg_1115    |   32   |
|    tmp_14_7_reg_1120    |   32   |
|      tmp_14_reg_930     |   32   |
|      tmp_2_reg_1005     |   32   |
|tmp_3_add_i32_shr_reg_872|   32   |
|      tmp_3_reg_925      |   32   |
|      tmp_6_reg_910      |   64   |
|       tmp_reg_819       |    8   |
+-------------------------+--------+
|          Total          |  3115  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_168 |  p0  |   4  |   1  |    4   ||    1    |
| grp_writeresp_fu_168 |  p1  |   6  |  256 |  1536  ||   256   |
| grp_writeresp_fu_168 |  p2  |   3  |  256 |   768  ||   256   |
|    grp_read_fu_174   |  p1  |   2  |  256 |   512  ||   256   |
|   grp_access_fu_190  |  p0  |   3  |   8  |   24   ||    8    |
|   grp_access_fu_201  |  p0  |   3  |   8  |   24   ||    8    |
|   grp_access_fu_226  |  p0  |   3  |   8  |   24   ||    8    |
|    indvar_reg_279    |  p0  |   2  |   9  |   18   ||    9    |
|    indvar1_reg_291   |  p0  |   2  |   9  |   18   ||    9    |
|      grp_fu_325      |  p0  |   2  |  32  |   64   ||    32   |
|      grp_fu_325      |  p1  |   2  |  32  |   64   ||    32   |
|      grp_fu_329      |  p0  |   2  |  32  |   64   ||    32   |
|      grp_fu_329      |  p1  |   2  |  32  |   64   ||    32   |
|      grp_fu_333      |  p0  |   2  |  32  |   64   ||    32   |
|      grp_fu_333      |  p1  |   2  |  32  |   64   ||    32   |
|      grp_fu_337      |  p0  |   2  |  32  |   64   ||    32   |
|      grp_fu_337      |  p1  |   2  |  32  |   64   ||    32   |
|      grp_fu_341      |  p0  |   2  |  32  |   64   ||    32   |
|      grp_fu_341      |  p1  |   2  |  32  |   64   ||    32   |
|      grp_fu_345      |  p0  |   2  |  32  |   64   ||    32   |
|      grp_fu_345      |  p1  |   2  |  32  |   64   ||    32   |
|      grp_fu_349      |  p0  |   2  |  32  |   64   ||    32   |
|      grp_fu_349      |  p1  |   2  |  32  |   64   ||    32   |
|      grp_fu_353      |  p0  |   2  |  32  |   64   ||    32   |
|      grp_fu_353      |  p1  |   2  |  32  |   64   ||    32   |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |  3952  ||  22.478 ||   1323  |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   16   |    -   |  2368  |  2100  |
|   Memory  |   24   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   22   |    -   |  1323  |
|  Register |    -   |    -   |    -   |  3115  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   24   |   16   |   22   |  5483  |  3423  |
+-----------+--------+--------+--------+--------+--------+
