#include "mcal_reg.h"

mcal::reg::USART_typedef * UART2 = ((mcal::reg::USART_typedef *) mcal::reg::uart2_base);
void uart2_wrtie(int ch);

/**@program: USART2 drivers for debugging*/
/*1. Enable the USART by writing the UE bit in USART_CR1 register to 1.
2. Program the M bit in USART_CR1 to define the word length.
3. Program the number of stop bits in USART_CR2.
4. Select DMA enable (DMAT) in USART_CR3 if Multi buffer Communication is to take
place. Configure the DMA register as explained in multibuffer communication.
5. Select the desired baud rate using the USART_BRR register.
6. Set the TE bit in USART_CR1 to send an idle frame as first transmission.
7. Write the data to send in the USART_DR register (this clears the TXE bit). Repeat this
for each data to be transmitted in case of single buffer.
8. After writing the last data into the USART_DR register, wait until TC=1. This indicates
that the transmission of the last frame is complete. This is required for instance when
the USART is disabled or enters the Halt mode to avoid corrupting the last
transmission*/
int main() {



    /**Enable port A clock AHB1**/
    mcal::reg::reg_access<std::uint32_t, std::uint32_t, mcal::reg::ahb1enr,(1U<<0)>::reg_or();

    /**Enable USART2 clock APB1**/
    mcal::reg::reg_access<std::uint32_t, std::uint32_t,mcal::reg::apb1enr,(1U<<17)>::reg_or();

    /**Set PA2 and PA3 to alternate function**/
    mcal::reg::reg_access<std::uint32_t, std::uint32_t, mcal::reg::gpioa_moder,(0U<<4)>::reg_or();
    mcal::reg::reg_access<std::uint32_t, std::uint32_t, mcal::reg::gpioa_moder,(1U<<5)>::reg_or();
	    mcal::reg::reg_access<std::uint32_t, std::uint32_t, mcal::reg::gpioa_moder,(0U<<6)>::reg_or();
    mcal::reg::reg_access<std::uint32_t, std::uint32_t, mcal::reg::gpioa_moder,(1U<<7)>::reg_or();



    /**Enable Port A pin 2 and pin 3 AF07 alternate function***/
    mcal::reg::reg_access<std::uint32_t, std::uint32_t, mcal::reg::gpioa_afrl,0x0700>::reg_or();

    /**Configure USART2 baud rate to 9600**/
    mcal::reg::reg_access<std::uint32_t, std::uint32_t, mcal::reg::uart2_brr,0x0683>::reg_set();
    /**Enable Tx 8-bit**/
    mcal::reg::reg_access<std::uint32_t, std::uint32_t, mcal::reg::uart2_cr1,0x008>::reg_set();
	  /*1 stop bit*/
    mcal::reg::reg_access<std::uint32_t, std::uint32_t, mcal::reg::uart2_cr3,0x000>::reg_set();

    /*No flow control**/
    mcal::reg::reg_access<std::uint32_t, std::uint32_t, mcal::reg::uart2_cr3,0x000>::reg_set();
    /**Enable UART2**/
    mcal::reg::reg_access<std::uint32_t, std::uint32_t, mcal::reg::uart2_cr1,0x2000>::reg_or();

    while(1) {

        uart2_wrtie('z');
        for(int i =0; i<18000; i++) {}


    }












}


void uart2_wrtie(int ch) {

    std::uint32_t _ch = ch&0xFF;
    /* Wait till Tx buffer is empty*/
    while(!(UART2->SR & 0x0080)) {}
    mcal_dynamic::reg::reg_access<std::uint32_t, std::uint32_t>::reg_set(mcal::reg::uart2_dr,_ch);







}
