--
-- VHDL Architecture ece411.Buf1.untitled
--
-- Created:
--          by - tmurray5.stdt (eelnx29.ews.illinois.edu)
--          at - 15:42:32 10/28/10
--
-- using Mentor Graphics HDL Designer(TM) 2005.3 (Build 75)
--
LIBRARY ieee;
USE ieee.NUMERIC_STD.all;
USE ieee.std_logic_1164.all;

LIBRARY ece411;
USE ece411.LC3b_types.all;

ENTITY Buf1 IS
  PORT( 
	  A : IN     STD_LOGIC;
	  F : OUT    STD_LOGIC
  );
-- Declarations

END Buf1 ;

--
ARCHITECTURE untitled OF Buf1 IS
BEGIN
  F <= A'delayed(1ns);
END ARCHITECTURE untitled;

