// Seed: 4003159167
module module_0 (
    output supply1 id_0,
    output supply1 id_1,
    output wand id_2
);
  specify
    if (-1) (posedge id_4 => (id_5 +: id_5)) = (id_5, id_4);
  endspecify
  assign module_1.id_3 = 0;
endmodule
module module_1 #(
    parameter id_3 = 32'd35,
    parameter id_4 = 32'd86
) (
    input  wor  id_0,
    output tri1 id_1
);
  logic _id_3;
  wire  _id_4;
  ;
  logic id_5[id_4 : id_3];
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1
  );
  always @(posedge id_0) begin : LABEL_0
    id_4 += 1;
  end
endmodule
