
gsm.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000043d0  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000c0  08004490  08004490  00014490  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004550  08004550  000200f8  2**0
                  CONTENTS
  4 .ARM          00000008  08004550  08004550  00014550  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004558  08004558  000200f8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004558  08004558  00014558  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800455c  0800455c  0001455c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000f8  20000000  08004560  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001a8  200000f8  08004658  000200f8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002a0  08004658  000202a0  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000200f8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000aa13  00000000  00000000  00020120  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001c88  00000000  00000000  0002ab33  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000007a0  00000000  00000000  0002c7c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000006e8  00000000  00000000  0002cf60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   000077b8  00000000  00000000  0002d648  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    000026d8  00000000  00000000  00034e00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000050  00000000  00000000  000374d8  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00001df4  00000000  00000000  00037528  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200000f8 	.word	0x200000f8
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08004478 	.word	0x08004478

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200000fc 	.word	0x200000fc
 8000104:	08004478 	.word	0x08004478

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_shi>:
 8000118:	b403      	push	{r0, r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0040      	lsls	r0, r0, #1
 8000120:	0049      	lsls	r1, r1, #1
 8000122:	5e09      	ldrsh	r1, [r1, r0]
 8000124:	0049      	lsls	r1, r1, #1
 8000126:	448e      	add	lr, r1
 8000128:	bc03      	pop	{r0, r1}
 800012a:	4770      	bx	lr

0800012c <__udivsi3>:
 800012c:	2200      	movs	r2, #0
 800012e:	0843      	lsrs	r3, r0, #1
 8000130:	428b      	cmp	r3, r1
 8000132:	d374      	bcc.n	800021e <__udivsi3+0xf2>
 8000134:	0903      	lsrs	r3, r0, #4
 8000136:	428b      	cmp	r3, r1
 8000138:	d35f      	bcc.n	80001fa <__udivsi3+0xce>
 800013a:	0a03      	lsrs	r3, r0, #8
 800013c:	428b      	cmp	r3, r1
 800013e:	d344      	bcc.n	80001ca <__udivsi3+0x9e>
 8000140:	0b03      	lsrs	r3, r0, #12
 8000142:	428b      	cmp	r3, r1
 8000144:	d328      	bcc.n	8000198 <__udivsi3+0x6c>
 8000146:	0c03      	lsrs	r3, r0, #16
 8000148:	428b      	cmp	r3, r1
 800014a:	d30d      	bcc.n	8000168 <__udivsi3+0x3c>
 800014c:	22ff      	movs	r2, #255	; 0xff
 800014e:	0209      	lsls	r1, r1, #8
 8000150:	ba12      	rev	r2, r2
 8000152:	0c03      	lsrs	r3, r0, #16
 8000154:	428b      	cmp	r3, r1
 8000156:	d302      	bcc.n	800015e <__udivsi3+0x32>
 8000158:	1212      	asrs	r2, r2, #8
 800015a:	0209      	lsls	r1, r1, #8
 800015c:	d065      	beq.n	800022a <__udivsi3+0xfe>
 800015e:	0b03      	lsrs	r3, r0, #12
 8000160:	428b      	cmp	r3, r1
 8000162:	d319      	bcc.n	8000198 <__udivsi3+0x6c>
 8000164:	e000      	b.n	8000168 <__udivsi3+0x3c>
 8000166:	0a09      	lsrs	r1, r1, #8
 8000168:	0bc3      	lsrs	r3, r0, #15
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x46>
 800016e:	03cb      	lsls	r3, r1, #15
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0b83      	lsrs	r3, r0, #14
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x52>
 800017a:	038b      	lsls	r3, r1, #14
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0b43      	lsrs	r3, r0, #13
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x5e>
 8000186:	034b      	lsls	r3, r1, #13
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0b03      	lsrs	r3, r0, #12
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x6a>
 8000192:	030b      	lsls	r3, r1, #12
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0ac3      	lsrs	r3, r0, #11
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x76>
 800019e:	02cb      	lsls	r3, r1, #11
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	0a83      	lsrs	r3, r0, #10
 80001a6:	428b      	cmp	r3, r1
 80001a8:	d301      	bcc.n	80001ae <__udivsi3+0x82>
 80001aa:	028b      	lsls	r3, r1, #10
 80001ac:	1ac0      	subs	r0, r0, r3
 80001ae:	4152      	adcs	r2, r2
 80001b0:	0a43      	lsrs	r3, r0, #9
 80001b2:	428b      	cmp	r3, r1
 80001b4:	d301      	bcc.n	80001ba <__udivsi3+0x8e>
 80001b6:	024b      	lsls	r3, r1, #9
 80001b8:	1ac0      	subs	r0, r0, r3
 80001ba:	4152      	adcs	r2, r2
 80001bc:	0a03      	lsrs	r3, r0, #8
 80001be:	428b      	cmp	r3, r1
 80001c0:	d301      	bcc.n	80001c6 <__udivsi3+0x9a>
 80001c2:	020b      	lsls	r3, r1, #8
 80001c4:	1ac0      	subs	r0, r0, r3
 80001c6:	4152      	adcs	r2, r2
 80001c8:	d2cd      	bcs.n	8000166 <__udivsi3+0x3a>
 80001ca:	09c3      	lsrs	r3, r0, #7
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xa8>
 80001d0:	01cb      	lsls	r3, r1, #7
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	0983      	lsrs	r3, r0, #6
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xb4>
 80001dc:	018b      	lsls	r3, r1, #6
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0943      	lsrs	r3, r0, #5
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xc0>
 80001e8:	014b      	lsls	r3, r1, #5
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0903      	lsrs	r3, r0, #4
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xcc>
 80001f4:	010b      	lsls	r3, r1, #4
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	08c3      	lsrs	r3, r0, #3
 80001fc:	428b      	cmp	r3, r1
 80001fe:	d301      	bcc.n	8000204 <__udivsi3+0xd8>
 8000200:	00cb      	lsls	r3, r1, #3
 8000202:	1ac0      	subs	r0, r0, r3
 8000204:	4152      	adcs	r2, r2
 8000206:	0883      	lsrs	r3, r0, #2
 8000208:	428b      	cmp	r3, r1
 800020a:	d301      	bcc.n	8000210 <__udivsi3+0xe4>
 800020c:	008b      	lsls	r3, r1, #2
 800020e:	1ac0      	subs	r0, r0, r3
 8000210:	4152      	adcs	r2, r2
 8000212:	0843      	lsrs	r3, r0, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d301      	bcc.n	800021c <__udivsi3+0xf0>
 8000218:	004b      	lsls	r3, r1, #1
 800021a:	1ac0      	subs	r0, r0, r3
 800021c:	4152      	adcs	r2, r2
 800021e:	1a41      	subs	r1, r0, r1
 8000220:	d200      	bcs.n	8000224 <__udivsi3+0xf8>
 8000222:	4601      	mov	r1, r0
 8000224:	4152      	adcs	r2, r2
 8000226:	4610      	mov	r0, r2
 8000228:	4770      	bx	lr
 800022a:	e7ff      	b.n	800022c <__udivsi3+0x100>
 800022c:	b501      	push	{r0, lr}
 800022e:	2000      	movs	r0, #0
 8000230:	f000 f806 	bl	8000240 <__aeabi_idiv0>
 8000234:	bd02      	pop	{r1, pc}
 8000236:	46c0      	nop			; (mov r8, r8)

08000238 <__aeabi_uidivmod>:
 8000238:	2900      	cmp	r1, #0
 800023a:	d0f7      	beq.n	800022c <__udivsi3+0x100>
 800023c:	e776      	b.n	800012c <__udivsi3>
 800023e:	4770      	bx	lr

08000240 <__aeabi_idiv0>:
 8000240:	4770      	bx	lr
 8000242:	46c0      	nop			; (mov r8, r8)

08000244 <__aeabi_uldivmod>:
 8000244:	2b00      	cmp	r3, #0
 8000246:	d111      	bne.n	800026c <__aeabi_uldivmod+0x28>
 8000248:	2a00      	cmp	r2, #0
 800024a:	d10f      	bne.n	800026c <__aeabi_uldivmod+0x28>
 800024c:	2900      	cmp	r1, #0
 800024e:	d100      	bne.n	8000252 <__aeabi_uldivmod+0xe>
 8000250:	2800      	cmp	r0, #0
 8000252:	d002      	beq.n	800025a <__aeabi_uldivmod+0x16>
 8000254:	2100      	movs	r1, #0
 8000256:	43c9      	mvns	r1, r1
 8000258:	0008      	movs	r0, r1
 800025a:	b407      	push	{r0, r1, r2}
 800025c:	4802      	ldr	r0, [pc, #8]	; (8000268 <__aeabi_uldivmod+0x24>)
 800025e:	a102      	add	r1, pc, #8	; (adr r1, 8000268 <__aeabi_uldivmod+0x24>)
 8000260:	1840      	adds	r0, r0, r1
 8000262:	9002      	str	r0, [sp, #8]
 8000264:	bd03      	pop	{r0, r1, pc}
 8000266:	46c0      	nop			; (mov r8, r8)
 8000268:	ffffffd9 	.word	0xffffffd9
 800026c:	b403      	push	{r0, r1}
 800026e:	4668      	mov	r0, sp
 8000270:	b501      	push	{r0, lr}
 8000272:	9802      	ldr	r0, [sp, #8]
 8000274:	f000 f834 	bl	80002e0 <__udivmoddi4>
 8000278:	9b01      	ldr	r3, [sp, #4]
 800027a:	469e      	mov	lr, r3
 800027c:	b002      	add	sp, #8
 800027e:	bc0c      	pop	{r2, r3}
 8000280:	4770      	bx	lr
 8000282:	46c0      	nop			; (mov r8, r8)

08000284 <__aeabi_lmul>:
 8000284:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000286:	46ce      	mov	lr, r9
 8000288:	4647      	mov	r7, r8
 800028a:	b580      	push	{r7, lr}
 800028c:	0007      	movs	r7, r0
 800028e:	4699      	mov	r9, r3
 8000290:	0c3b      	lsrs	r3, r7, #16
 8000292:	469c      	mov	ip, r3
 8000294:	0413      	lsls	r3, r2, #16
 8000296:	0c1b      	lsrs	r3, r3, #16
 8000298:	001d      	movs	r5, r3
 800029a:	000e      	movs	r6, r1
 800029c:	4661      	mov	r1, ip
 800029e:	0400      	lsls	r0, r0, #16
 80002a0:	0c14      	lsrs	r4, r2, #16
 80002a2:	0c00      	lsrs	r0, r0, #16
 80002a4:	4345      	muls	r5, r0
 80002a6:	434b      	muls	r3, r1
 80002a8:	4360      	muls	r0, r4
 80002aa:	4361      	muls	r1, r4
 80002ac:	18c0      	adds	r0, r0, r3
 80002ae:	0c2c      	lsrs	r4, r5, #16
 80002b0:	1820      	adds	r0, r4, r0
 80002b2:	468c      	mov	ip, r1
 80002b4:	4283      	cmp	r3, r0
 80002b6:	d903      	bls.n	80002c0 <__aeabi_lmul+0x3c>
 80002b8:	2380      	movs	r3, #128	; 0x80
 80002ba:	025b      	lsls	r3, r3, #9
 80002bc:	4698      	mov	r8, r3
 80002be:	44c4      	add	ip, r8
 80002c0:	4649      	mov	r1, r9
 80002c2:	4379      	muls	r1, r7
 80002c4:	4372      	muls	r2, r6
 80002c6:	0c03      	lsrs	r3, r0, #16
 80002c8:	4463      	add	r3, ip
 80002ca:	042d      	lsls	r5, r5, #16
 80002cc:	0c2d      	lsrs	r5, r5, #16
 80002ce:	18c9      	adds	r1, r1, r3
 80002d0:	0400      	lsls	r0, r0, #16
 80002d2:	1940      	adds	r0, r0, r5
 80002d4:	1889      	adds	r1, r1, r2
 80002d6:	bcc0      	pop	{r6, r7}
 80002d8:	46b9      	mov	r9, r7
 80002da:	46b0      	mov	r8, r6
 80002dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80002de:	46c0      	nop			; (mov r8, r8)

080002e0 <__udivmoddi4>:
 80002e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80002e2:	4657      	mov	r7, sl
 80002e4:	464e      	mov	r6, r9
 80002e6:	4645      	mov	r5, r8
 80002e8:	46de      	mov	lr, fp
 80002ea:	b5e0      	push	{r5, r6, r7, lr}
 80002ec:	0004      	movs	r4, r0
 80002ee:	000d      	movs	r5, r1
 80002f0:	4692      	mov	sl, r2
 80002f2:	4699      	mov	r9, r3
 80002f4:	b083      	sub	sp, #12
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d830      	bhi.n	800035c <__udivmoddi4+0x7c>
 80002fa:	d02d      	beq.n	8000358 <__udivmoddi4+0x78>
 80002fc:	4649      	mov	r1, r9
 80002fe:	4650      	mov	r0, sl
 8000300:	f000 f8ba 	bl	8000478 <__clzdi2>
 8000304:	0029      	movs	r1, r5
 8000306:	0006      	movs	r6, r0
 8000308:	0020      	movs	r0, r4
 800030a:	f000 f8b5 	bl	8000478 <__clzdi2>
 800030e:	1a33      	subs	r3, r6, r0
 8000310:	4698      	mov	r8, r3
 8000312:	3b20      	subs	r3, #32
 8000314:	469b      	mov	fp, r3
 8000316:	d433      	bmi.n	8000380 <__udivmoddi4+0xa0>
 8000318:	465a      	mov	r2, fp
 800031a:	4653      	mov	r3, sl
 800031c:	4093      	lsls	r3, r2
 800031e:	4642      	mov	r2, r8
 8000320:	001f      	movs	r7, r3
 8000322:	4653      	mov	r3, sl
 8000324:	4093      	lsls	r3, r2
 8000326:	001e      	movs	r6, r3
 8000328:	42af      	cmp	r7, r5
 800032a:	d83a      	bhi.n	80003a2 <__udivmoddi4+0xc2>
 800032c:	42af      	cmp	r7, r5
 800032e:	d100      	bne.n	8000332 <__udivmoddi4+0x52>
 8000330:	e078      	b.n	8000424 <__udivmoddi4+0x144>
 8000332:	465b      	mov	r3, fp
 8000334:	1ba4      	subs	r4, r4, r6
 8000336:	41bd      	sbcs	r5, r7
 8000338:	2b00      	cmp	r3, #0
 800033a:	da00      	bge.n	800033e <__udivmoddi4+0x5e>
 800033c:	e075      	b.n	800042a <__udivmoddi4+0x14a>
 800033e:	2200      	movs	r2, #0
 8000340:	2300      	movs	r3, #0
 8000342:	9200      	str	r2, [sp, #0]
 8000344:	9301      	str	r3, [sp, #4]
 8000346:	2301      	movs	r3, #1
 8000348:	465a      	mov	r2, fp
 800034a:	4093      	lsls	r3, r2
 800034c:	9301      	str	r3, [sp, #4]
 800034e:	2301      	movs	r3, #1
 8000350:	4642      	mov	r2, r8
 8000352:	4093      	lsls	r3, r2
 8000354:	9300      	str	r3, [sp, #0]
 8000356:	e028      	b.n	80003aa <__udivmoddi4+0xca>
 8000358:	4282      	cmp	r2, r0
 800035a:	d9cf      	bls.n	80002fc <__udivmoddi4+0x1c>
 800035c:	2200      	movs	r2, #0
 800035e:	2300      	movs	r3, #0
 8000360:	9200      	str	r2, [sp, #0]
 8000362:	9301      	str	r3, [sp, #4]
 8000364:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8000366:	2b00      	cmp	r3, #0
 8000368:	d001      	beq.n	800036e <__udivmoddi4+0x8e>
 800036a:	601c      	str	r4, [r3, #0]
 800036c:	605d      	str	r5, [r3, #4]
 800036e:	9800      	ldr	r0, [sp, #0]
 8000370:	9901      	ldr	r1, [sp, #4]
 8000372:	b003      	add	sp, #12
 8000374:	bcf0      	pop	{r4, r5, r6, r7}
 8000376:	46bb      	mov	fp, r7
 8000378:	46b2      	mov	sl, r6
 800037a:	46a9      	mov	r9, r5
 800037c:	46a0      	mov	r8, r4
 800037e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000380:	4642      	mov	r2, r8
 8000382:	2320      	movs	r3, #32
 8000384:	1a9b      	subs	r3, r3, r2
 8000386:	4652      	mov	r2, sl
 8000388:	40da      	lsrs	r2, r3
 800038a:	4641      	mov	r1, r8
 800038c:	0013      	movs	r3, r2
 800038e:	464a      	mov	r2, r9
 8000390:	408a      	lsls	r2, r1
 8000392:	0017      	movs	r7, r2
 8000394:	4642      	mov	r2, r8
 8000396:	431f      	orrs	r7, r3
 8000398:	4653      	mov	r3, sl
 800039a:	4093      	lsls	r3, r2
 800039c:	001e      	movs	r6, r3
 800039e:	42af      	cmp	r7, r5
 80003a0:	d9c4      	bls.n	800032c <__udivmoddi4+0x4c>
 80003a2:	2200      	movs	r2, #0
 80003a4:	2300      	movs	r3, #0
 80003a6:	9200      	str	r2, [sp, #0]
 80003a8:	9301      	str	r3, [sp, #4]
 80003aa:	4643      	mov	r3, r8
 80003ac:	2b00      	cmp	r3, #0
 80003ae:	d0d9      	beq.n	8000364 <__udivmoddi4+0x84>
 80003b0:	07fb      	lsls	r3, r7, #31
 80003b2:	0872      	lsrs	r2, r6, #1
 80003b4:	431a      	orrs	r2, r3
 80003b6:	4646      	mov	r6, r8
 80003b8:	087b      	lsrs	r3, r7, #1
 80003ba:	e00e      	b.n	80003da <__udivmoddi4+0xfa>
 80003bc:	42ab      	cmp	r3, r5
 80003be:	d101      	bne.n	80003c4 <__udivmoddi4+0xe4>
 80003c0:	42a2      	cmp	r2, r4
 80003c2:	d80c      	bhi.n	80003de <__udivmoddi4+0xfe>
 80003c4:	1aa4      	subs	r4, r4, r2
 80003c6:	419d      	sbcs	r5, r3
 80003c8:	2001      	movs	r0, #1
 80003ca:	1924      	adds	r4, r4, r4
 80003cc:	416d      	adcs	r5, r5
 80003ce:	2100      	movs	r1, #0
 80003d0:	3e01      	subs	r6, #1
 80003d2:	1824      	adds	r4, r4, r0
 80003d4:	414d      	adcs	r5, r1
 80003d6:	2e00      	cmp	r6, #0
 80003d8:	d006      	beq.n	80003e8 <__udivmoddi4+0x108>
 80003da:	42ab      	cmp	r3, r5
 80003dc:	d9ee      	bls.n	80003bc <__udivmoddi4+0xdc>
 80003de:	3e01      	subs	r6, #1
 80003e0:	1924      	adds	r4, r4, r4
 80003e2:	416d      	adcs	r5, r5
 80003e4:	2e00      	cmp	r6, #0
 80003e6:	d1f8      	bne.n	80003da <__udivmoddi4+0xfa>
 80003e8:	9800      	ldr	r0, [sp, #0]
 80003ea:	9901      	ldr	r1, [sp, #4]
 80003ec:	465b      	mov	r3, fp
 80003ee:	1900      	adds	r0, r0, r4
 80003f0:	4169      	adcs	r1, r5
 80003f2:	2b00      	cmp	r3, #0
 80003f4:	db24      	blt.n	8000440 <__udivmoddi4+0x160>
 80003f6:	002b      	movs	r3, r5
 80003f8:	465a      	mov	r2, fp
 80003fa:	4644      	mov	r4, r8
 80003fc:	40d3      	lsrs	r3, r2
 80003fe:	002a      	movs	r2, r5
 8000400:	40e2      	lsrs	r2, r4
 8000402:	001c      	movs	r4, r3
 8000404:	465b      	mov	r3, fp
 8000406:	0015      	movs	r5, r2
 8000408:	2b00      	cmp	r3, #0
 800040a:	db2a      	blt.n	8000462 <__udivmoddi4+0x182>
 800040c:	0026      	movs	r6, r4
 800040e:	409e      	lsls	r6, r3
 8000410:	0033      	movs	r3, r6
 8000412:	0026      	movs	r6, r4
 8000414:	4647      	mov	r7, r8
 8000416:	40be      	lsls	r6, r7
 8000418:	0032      	movs	r2, r6
 800041a:	1a80      	subs	r0, r0, r2
 800041c:	4199      	sbcs	r1, r3
 800041e:	9000      	str	r0, [sp, #0]
 8000420:	9101      	str	r1, [sp, #4]
 8000422:	e79f      	b.n	8000364 <__udivmoddi4+0x84>
 8000424:	42a3      	cmp	r3, r4
 8000426:	d8bc      	bhi.n	80003a2 <__udivmoddi4+0xc2>
 8000428:	e783      	b.n	8000332 <__udivmoddi4+0x52>
 800042a:	4642      	mov	r2, r8
 800042c:	2320      	movs	r3, #32
 800042e:	2100      	movs	r1, #0
 8000430:	1a9b      	subs	r3, r3, r2
 8000432:	2200      	movs	r2, #0
 8000434:	9100      	str	r1, [sp, #0]
 8000436:	9201      	str	r2, [sp, #4]
 8000438:	2201      	movs	r2, #1
 800043a:	40da      	lsrs	r2, r3
 800043c:	9201      	str	r2, [sp, #4]
 800043e:	e786      	b.n	800034e <__udivmoddi4+0x6e>
 8000440:	4642      	mov	r2, r8
 8000442:	2320      	movs	r3, #32
 8000444:	1a9b      	subs	r3, r3, r2
 8000446:	002a      	movs	r2, r5
 8000448:	4646      	mov	r6, r8
 800044a:	409a      	lsls	r2, r3
 800044c:	0023      	movs	r3, r4
 800044e:	40f3      	lsrs	r3, r6
 8000450:	4644      	mov	r4, r8
 8000452:	4313      	orrs	r3, r2
 8000454:	002a      	movs	r2, r5
 8000456:	40e2      	lsrs	r2, r4
 8000458:	001c      	movs	r4, r3
 800045a:	465b      	mov	r3, fp
 800045c:	0015      	movs	r5, r2
 800045e:	2b00      	cmp	r3, #0
 8000460:	dad4      	bge.n	800040c <__udivmoddi4+0x12c>
 8000462:	4642      	mov	r2, r8
 8000464:	002f      	movs	r7, r5
 8000466:	2320      	movs	r3, #32
 8000468:	0026      	movs	r6, r4
 800046a:	4097      	lsls	r7, r2
 800046c:	1a9b      	subs	r3, r3, r2
 800046e:	40de      	lsrs	r6, r3
 8000470:	003b      	movs	r3, r7
 8000472:	4333      	orrs	r3, r6
 8000474:	e7cd      	b.n	8000412 <__udivmoddi4+0x132>
 8000476:	46c0      	nop			; (mov r8, r8)

08000478 <__clzdi2>:
 8000478:	b510      	push	{r4, lr}
 800047a:	2900      	cmp	r1, #0
 800047c:	d103      	bne.n	8000486 <__clzdi2+0xe>
 800047e:	f000 f807 	bl	8000490 <__clzsi2>
 8000482:	3020      	adds	r0, #32
 8000484:	e002      	b.n	800048c <__clzdi2+0x14>
 8000486:	0008      	movs	r0, r1
 8000488:	f000 f802 	bl	8000490 <__clzsi2>
 800048c:	bd10      	pop	{r4, pc}
 800048e:	46c0      	nop			; (mov r8, r8)

08000490 <__clzsi2>:
 8000490:	211c      	movs	r1, #28
 8000492:	2301      	movs	r3, #1
 8000494:	041b      	lsls	r3, r3, #16
 8000496:	4298      	cmp	r0, r3
 8000498:	d301      	bcc.n	800049e <__clzsi2+0xe>
 800049a:	0c00      	lsrs	r0, r0, #16
 800049c:	3910      	subs	r1, #16
 800049e:	0a1b      	lsrs	r3, r3, #8
 80004a0:	4298      	cmp	r0, r3
 80004a2:	d301      	bcc.n	80004a8 <__clzsi2+0x18>
 80004a4:	0a00      	lsrs	r0, r0, #8
 80004a6:	3908      	subs	r1, #8
 80004a8:	091b      	lsrs	r3, r3, #4
 80004aa:	4298      	cmp	r0, r3
 80004ac:	d301      	bcc.n	80004b2 <__clzsi2+0x22>
 80004ae:	0900      	lsrs	r0, r0, #4
 80004b0:	3904      	subs	r1, #4
 80004b2:	a202      	add	r2, pc, #8	; (adr r2, 80004bc <__clzsi2+0x2c>)
 80004b4:	5c10      	ldrb	r0, [r2, r0]
 80004b6:	1840      	adds	r0, r0, r1
 80004b8:	4770      	bx	lr
 80004ba:	46c0      	nop			; (mov r8, r8)
 80004bc:	02020304 	.word	0x02020304
 80004c0:	01010101 	.word	0x01010101
	...

080004cc <quectell_ATcommand_data>:
void quectell_begin();
gsm_t quectell_message_data(char *num,char *message);
gsm_t quectell_ATcommand_data(char *request, uint8_t try);

gsm_t quectell_ATcommand_data(char *request, uint8_t try)
{
 80004cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004ce:	b0af      	sub	sp, #188	; 0xbc
 80004d0:	af00      	add	r7, sp, #0
 80004d2:	62f8      	str	r0, [r7, #44]	; 0x2c
 80004d4:	62b9      	str	r1, [r7, #40]	; 0x28
 80004d6:	2327      	movs	r3, #39	; 0x27
 80004d8:	18fb      	adds	r3, r7, r3
 80004da:	701a      	strb	r2, [r3, #0]
	struct gsm Paket={"\0"};
 80004dc:	2314      	movs	r3, #20
 80004de:	2220      	movs	r2, #32
 80004e0:	189b      	adds	r3, r3, r2
 80004e2:	19db      	adds	r3, r3, r7
 80004e4:	0018      	movs	r0, r3
 80004e6:	236b      	movs	r3, #107	; 0x6b
 80004e8:	001a      	movs	r2, r3
 80004ea:	2100      	movs	r1, #0
 80004ec:	f003 fb47 	bl	8003b7e <memset>
    char *receive = malloc(200);
 80004f0:	20c8      	movs	r0, #200	; 0xc8
 80004f2:	f003 fb31 	bl	8003b58 <malloc>
 80004f6:	0003      	movs	r3, r0
 80004f8:	2290      	movs	r2, #144	; 0x90
 80004fa:	2120      	movs	r1, #32
 80004fc:	1852      	adds	r2, r2, r1
 80004fe:	19d2      	adds	r2, r2, r7
 8000500:	6013      	str	r3, [r2, #0]
    char *sendreceive = malloc(200);
 8000502:	20c8      	movs	r0, #200	; 0xc8
 8000504:	f003 fb28 	bl	8003b58 <malloc>
 8000508:	0003      	movs	r3, r0
 800050a:	228c      	movs	r2, #140	; 0x8c
 800050c:	2120      	movs	r1, #32
 800050e:	1852      	adds	r2, r2, r1
 8000510:	19d2      	adds	r2, r2, r7
 8000512:	6013      	str	r3, [r2, #0]
    int request_len = 1;
 8000514:	2301      	movs	r3, #1
 8000516:	2288      	movs	r2, #136	; 0x88
 8000518:	2120      	movs	r1, #32
 800051a:	1852      	adds	r2, r2, r1
 800051c:	19d2      	adds	r2, r2, r7
 800051e:	6013      	str	r3, [r2, #0]

	while(try)
 8000520:	e262      	b.n	80009e8 <quectell_ATcommand_data+0x51c>
	{
 8000522:	466b      	mov	r3, sp
 8000524:	001e      	movs	r6, r3
		try--;
 8000526:	2327      	movs	r3, #39	; 0x27
 8000528:	18fb      	adds	r3, r7, r3
 800052a:	781a      	ldrb	r2, [r3, #0]
 800052c:	2327      	movs	r3, #39	; 0x27
 800052e:	18fb      	adds	r3, r7, r3
 8000530:	3a01      	subs	r2, #1
 8000532:	701a      	strb	r2, [r3, #0]
		Paket.trySended++;
 8000534:	2014      	movs	r0, #20
 8000536:	2320      	movs	r3, #32
 8000538:	18c3      	adds	r3, r0, r3
 800053a:	19db      	adds	r3, r3, r7
 800053c:	2265      	movs	r2, #101	; 0x65
 800053e:	5c9b      	ldrb	r3, [r3, r2]
 8000540:	3301      	adds	r3, #1
 8000542:	b2d9      	uxtb	r1, r3
 8000544:	2320      	movs	r3, #32
 8000546:	18c3      	adds	r3, r0, r3
 8000548:	19db      	adds	r3, r3, r7
 800054a:	2265      	movs	r2, #101	; 0x65
 800054c:	5499      	strb	r1, [r3, r2]
		request_len = strlen(request);
 800054e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000550:	0018      	movs	r0, r3
 8000552:	f7ff fdd9 	bl	8000108 <strlen>
 8000556:	0003      	movs	r3, r0
 8000558:	2288      	movs	r2, #136	; 0x88
 800055a:	2120      	movs	r1, #32
 800055c:	1851      	adds	r1, r2, r1
 800055e:	19c9      	adds	r1, r1, r7
 8000560:	600b      	str	r3, [r1, #0]
		char fianlRequest[request_len+2];
 8000562:	2320      	movs	r3, #32
 8000564:	18d3      	adds	r3, r2, r3
 8000566:	19db      	adds	r3, r3, r7
 8000568:	681b      	ldr	r3, [r3, #0]
 800056a:	3302      	adds	r3, #2
 800056c:	1e5a      	subs	r2, r3, #1
 800056e:	2184      	movs	r1, #132	; 0x84
 8000570:	2020      	movs	r0, #32
 8000572:	1809      	adds	r1, r1, r0
 8000574:	19c9      	adds	r1, r1, r7
 8000576:	600a      	str	r2, [r1, #0]
 8000578:	001a      	movs	r2, r3
 800057a:	60ba      	str	r2, [r7, #8]
 800057c:	2200      	movs	r2, #0
 800057e:	60fa      	str	r2, [r7, #12]
 8000580:	68b8      	ldr	r0, [r7, #8]
 8000582:	68f9      	ldr	r1, [r7, #12]
 8000584:	0002      	movs	r2, r0
 8000586:	0f52      	lsrs	r2, r2, #29
 8000588:	000c      	movs	r4, r1
 800058a:	00e4      	lsls	r4, r4, #3
 800058c:	61fc      	str	r4, [r7, #28]
 800058e:	69fc      	ldr	r4, [r7, #28]
 8000590:	4314      	orrs	r4, r2
 8000592:	61fc      	str	r4, [r7, #28]
 8000594:	0002      	movs	r2, r0
 8000596:	00d2      	lsls	r2, r2, #3
 8000598:	61ba      	str	r2, [r7, #24]
 800059a:	001a      	movs	r2, r3
 800059c:	603a      	str	r2, [r7, #0]
 800059e:	2200      	movs	r2, #0
 80005a0:	607a      	str	r2, [r7, #4]
 80005a2:	6838      	ldr	r0, [r7, #0]
 80005a4:	6879      	ldr	r1, [r7, #4]
 80005a6:	0002      	movs	r2, r0
 80005a8:	0f52      	lsrs	r2, r2, #29
 80005aa:	000c      	movs	r4, r1
 80005ac:	00e4      	lsls	r4, r4, #3
 80005ae:	617c      	str	r4, [r7, #20]
 80005b0:	697c      	ldr	r4, [r7, #20]
 80005b2:	4314      	orrs	r4, r2
 80005b4:	617c      	str	r4, [r7, #20]
 80005b6:	0002      	movs	r2, r0
 80005b8:	00d2      	lsls	r2, r2, #3
 80005ba:	613a      	str	r2, [r7, #16]
 80005bc:	3307      	adds	r3, #7
 80005be:	08db      	lsrs	r3, r3, #3
 80005c0:	00db      	lsls	r3, r3, #3
 80005c2:	466a      	mov	r2, sp
 80005c4:	1ad3      	subs	r3, r2, r3
 80005c6:	469d      	mov	sp, r3
 80005c8:	466b      	mov	r3, sp
 80005ca:	3300      	adds	r3, #0
 80005cc:	2080      	movs	r0, #128	; 0x80
 80005ce:	2220      	movs	r2, #32
 80005d0:	1882      	adds	r2, r0, r2
 80005d2:	19d2      	adds	r2, r2, r7
 80005d4:	6013      	str	r3, [r2, #0]
		sprintf(fianlRequest,"%s\r\n",request);
 80005d6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80005d8:	49d0      	ldr	r1, [pc, #832]	; (800091c <quectell_ATcommand_data+0x450>)
 80005da:	0004      	movs	r4, r0
 80005dc:	2320      	movs	r3, #32
 80005de:	18c3      	adds	r3, r0, r3
 80005e0:	19db      	adds	r3, r3, r7
 80005e2:	681b      	ldr	r3, [r3, #0]
 80005e4:	0018      	movs	r0, r3
 80005e6:	f003 fbc7 	bl	8003d78 <siprintf>
		HAL_Delay(100);
 80005ea:	2064      	movs	r0, #100	; 0x64
 80005ec:	f000 fee0 	bl	80013b0 <HAL_Delay>
		HAL_UART_ErrorCallback(&huart1);
 80005f0:	4bcb      	ldr	r3, [pc, #812]	; (8000920 <quectell_ATcommand_data+0x454>)
 80005f2:	0018      	movs	r0, r3
 80005f4:	f000 fada 	bl	8000bac <HAL_UART_ErrorCallback>
		HAL_UART_Transmit(&huart1,(uint8_t*) fianlRequest, strlen(fianlRequest), 250);
 80005f8:	0020      	movs	r0, r4
 80005fa:	0004      	movs	r4, r0
 80005fc:	2320      	movs	r3, #32
 80005fe:	18c3      	adds	r3, r0, r3
 8000600:	19db      	adds	r3, r3, r7
 8000602:	681b      	ldr	r3, [r3, #0]
 8000604:	0018      	movs	r0, r3
 8000606:	f7ff fd7f 	bl	8000108 <strlen>
 800060a:	0003      	movs	r3, r0
 800060c:	b29a      	uxth	r2, r3
 800060e:	0020      	movs	r0, r4
 8000610:	2320      	movs	r3, #32
 8000612:	18c3      	adds	r3, r0, r3
 8000614:	19db      	adds	r3, r3, r7
 8000616:	6819      	ldr	r1, [r3, #0]
 8000618:	48c1      	ldr	r0, [pc, #772]	; (8000920 <quectell_ATcommand_data+0x454>)
 800061a:	23fa      	movs	r3, #250	; 0xfa
 800061c:	f002 f8fe 	bl	800281c <HAL_UART_Transmit>
		HAL_UART_ErrorCallback(&huart1);
 8000620:	4bbf      	ldr	r3, [pc, #764]	; (8000920 <quectell_ATcommand_data+0x454>)
 8000622:	0018      	movs	r0, r3
 8000624:	f000 fac2 	bl	8000bac <HAL_UART_ErrorCallback>
		HAL_UART_Receive(&huart1,(uint8_t*) receive, 100, 3000);
 8000628:	4bbe      	ldr	r3, [pc, #760]	; (8000924 <quectell_ATcommand_data+0x458>)
 800062a:	2490      	movs	r4, #144	; 0x90
 800062c:	2220      	movs	r2, #32
 800062e:	18a2      	adds	r2, r4, r2
 8000630:	19d2      	adds	r2, r2, r7
 8000632:	6811      	ldr	r1, [r2, #0]
 8000634:	48ba      	ldr	r0, [pc, #744]	; (8000920 <quectell_ATcommand_data+0x454>)
 8000636:	2264      	movs	r2, #100	; 0x64
 8000638:	f002 f998 	bl	800296c <HAL_UART_Receive>
		HAL_Delay(300);
 800063c:	2396      	movs	r3, #150	; 0x96
 800063e:	005b      	lsls	r3, r3, #1
 8000640:	0018      	movs	r0, r3
 8000642:	f000 feb5 	bl	80013b0 <HAL_Delay>

		int receive_length = strlen(receive);
 8000646:	2320      	movs	r3, #32
 8000648:	18e3      	adds	r3, r4, r3
 800064a:	19db      	adds	r3, r3, r7
 800064c:	681b      	ldr	r3, [r3, #0]
 800064e:	0018      	movs	r0, r3
 8000650:	f7ff fd5a 	bl	8000108 <strlen>
 8000654:	0003      	movs	r3, r0
 8000656:	2294      	movs	r2, #148	; 0x94
 8000658:	2120      	movs	r1, #32
 800065a:	1852      	adds	r2, r2, r1
 800065c:	19d2      	adds	r2, r2, r7
 800065e:	6013      	str	r3, [r2, #0]

		while(receive_length)
 8000660:	e1af      	b.n	80009c2 <quectell_ATcommand_data+0x4f6>
		{
			if((receive[receive_length-5]=='\r')
 8000662:	2094      	movs	r0, #148	; 0x94
 8000664:	2320      	movs	r3, #32
 8000666:	18c3      	adds	r3, r0, r3
 8000668:	19db      	adds	r3, r3, r7
 800066a:	681b      	ldr	r3, [r3, #0]
 800066c:	3b05      	subs	r3, #5
 800066e:	2190      	movs	r1, #144	; 0x90
 8000670:	2220      	movs	r2, #32
 8000672:	188a      	adds	r2, r1, r2
 8000674:	19d2      	adds	r2, r2, r7
 8000676:	6812      	ldr	r2, [r2, #0]
 8000678:	18d3      	adds	r3, r2, r3
 800067a:	781b      	ldrb	r3, [r3, #0]
 800067c:	2b0d      	cmp	r3, #13
 800067e:	d000      	beq.n	8000682 <quectell_ATcommand_data+0x1b6>
 8000680:	e078      	b.n	8000774 <quectell_ATcommand_data+0x2a8>
				&& (receive[receive_length-4]=='\n')
 8000682:	2320      	movs	r3, #32
 8000684:	18c3      	adds	r3, r0, r3
 8000686:	19db      	adds	r3, r3, r7
 8000688:	681b      	ldr	r3, [r3, #0]
 800068a:	3b04      	subs	r3, #4
 800068c:	2220      	movs	r2, #32
 800068e:	188a      	adds	r2, r1, r2
 8000690:	19d2      	adds	r2, r2, r7
 8000692:	6812      	ldr	r2, [r2, #0]
 8000694:	18d3      	adds	r3, r2, r3
 8000696:	781b      	ldrb	r3, [r3, #0]
 8000698:	2b0a      	cmp	r3, #10
 800069a:	d16b      	bne.n	8000774 <quectell_ATcommand_data+0x2a8>
				&& (receive[receive_length-3]=='O')
 800069c:	2320      	movs	r3, #32
 800069e:	18c3      	adds	r3, r0, r3
 80006a0:	19db      	adds	r3, r3, r7
 80006a2:	681b      	ldr	r3, [r3, #0]
 80006a4:	3b03      	subs	r3, #3
 80006a6:	2220      	movs	r2, #32
 80006a8:	188a      	adds	r2, r1, r2
 80006aa:	19d2      	adds	r2, r2, r7
 80006ac:	6812      	ldr	r2, [r2, #0]
 80006ae:	18d3      	adds	r3, r2, r3
 80006b0:	781b      	ldrb	r3, [r3, #0]
 80006b2:	2b4f      	cmp	r3, #79	; 0x4f
 80006b4:	d15e      	bne.n	8000774 <quectell_ATcommand_data+0x2a8>
				&& (receive[receive_length-2]=='K')
 80006b6:	2320      	movs	r3, #32
 80006b8:	18c3      	adds	r3, r0, r3
 80006ba:	19db      	adds	r3, r3, r7
 80006bc:	681b      	ldr	r3, [r3, #0]
 80006be:	3b02      	subs	r3, #2
 80006c0:	2220      	movs	r2, #32
 80006c2:	188a      	adds	r2, r1, r2
 80006c4:	19d2      	adds	r2, r2, r7
 80006c6:	6812      	ldr	r2, [r2, #0]
 80006c8:	18d3      	adds	r3, r2, r3
 80006ca:	781b      	ldrb	r3, [r3, #0]
 80006cc:	2b4b      	cmp	r3, #75	; 0x4b
 80006ce:	d151      	bne.n	8000774 <quectell_ATcommand_data+0x2a8>
				&& (receive[receive_length-1]=='\r')
 80006d0:	2320      	movs	r3, #32
 80006d2:	18c3      	adds	r3, r0, r3
 80006d4:	19db      	adds	r3, r3, r7
 80006d6:	681b      	ldr	r3, [r3, #0]
 80006d8:	3b01      	subs	r3, #1
 80006da:	2220      	movs	r2, #32
 80006dc:	188a      	adds	r2, r1, r2
 80006de:	19d2      	adds	r2, r2, r7
 80006e0:	6812      	ldr	r2, [r2, #0]
 80006e2:	18d3      	adds	r3, r2, r3
 80006e4:	781b      	ldrb	r3, [r3, #0]
 80006e6:	2b0d      	cmp	r3, #13
 80006e8:	d144      	bne.n	8000774 <quectell_ATcommand_data+0x2a8>
				&& (receive[receive_length]=='\n')
 80006ea:	2320      	movs	r3, #32
 80006ec:	18c3      	adds	r3, r0, r3
 80006ee:	19db      	adds	r3, r3, r7
 80006f0:	681b      	ldr	r3, [r3, #0]
 80006f2:	2220      	movs	r2, #32
 80006f4:	188a      	adds	r2, r1, r2
 80006f6:	19d2      	adds	r2, r2, r7
 80006f8:	6812      	ldr	r2, [r2, #0]
 80006fa:	18d3      	adds	r3, r2, r3
 80006fc:	781b      	ldrb	r3, [r3, #0]
 80006fe:	2b0a      	cmp	r3, #10
 8000700:	d138      	bne.n	8000774 <quectell_ATcommand_data+0x2a8>
				)
			{
				strncpy(&Paket.data[0],&receive[0],receive_length-6);
 8000702:	0004      	movs	r4, r0
 8000704:	2320      	movs	r3, #32
 8000706:	18c3      	adds	r3, r0, r3
 8000708:	19db      	adds	r3, r3, r7
 800070a:	681b      	ldr	r3, [r3, #0]
 800070c:	3b06      	subs	r3, #6
 800070e:	001a      	movs	r2, r3
 8000710:	2320      	movs	r3, #32
 8000712:	18cb      	adds	r3, r1, r3
 8000714:	19db      	adds	r3, r3, r7
 8000716:	6819      	ldr	r1, [r3, #0]
 8000718:	2514      	movs	r5, #20
 800071a:	2320      	movs	r3, #32
 800071c:	18eb      	adds	r3, r5, r3
 800071e:	19db      	adds	r3, r3, r7
 8000720:	0018      	movs	r0, r3
 8000722:	f003 fb49 	bl	8003db8 <strncpy>
				Paket.len=receive_length-6;
 8000726:	0020      	movs	r0, r4
 8000728:	2320      	movs	r3, #32
 800072a:	18c3      	adds	r3, r0, r3
 800072c:	19db      	adds	r3, r3, r7
 800072e:	681b      	ldr	r3, [r3, #0]
 8000730:	b2db      	uxtb	r3, r3
 8000732:	3b06      	subs	r3, #6
 8000734:	b2d9      	uxtb	r1, r3
 8000736:	2320      	movs	r3, #32
 8000738:	18eb      	adds	r3, r5, r3
 800073a:	19db      	adds	r3, r3, r7
 800073c:	2264      	movs	r2, #100	; 0x64
 800073e:	5499      	strb	r1, [r3, r2]
				receive_length=0;
 8000740:	2300      	movs	r3, #0
 8000742:	2220      	movs	r2, #32
 8000744:	1882      	adds	r2, r0, r2
 8000746:	19d2      	adds	r2, r2, r7
 8000748:	6013      	str	r3, [r2, #0]
				Paket.result = RESULT_OK;
 800074a:	2320      	movs	r3, #32
 800074c:	18eb      	adds	r3, r5, r3
 800074e:	19db      	adds	r3, r3, r7
 8000750:	226a      	movs	r2, #106	; 0x6a
 8000752:	2101      	movs	r1, #1
 8000754:	5499      	strb	r1, [r3, r2]
				try=0;
 8000756:	2327      	movs	r3, #39	; 0x27
 8000758:	18fb      	adds	r3, r7, r3
 800075a:	2200      	movs	r2, #0
 800075c:	701a      	strb	r2, [r3, #0]
				return Paket;
 800075e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000760:	2320      	movs	r3, #32
 8000762:	18eb      	adds	r3, r5, r3
 8000764:	19db      	adds	r3, r3, r7
 8000766:	0010      	movs	r0, r2
 8000768:	0019      	movs	r1, r3
 800076a:	236b      	movs	r3, #107	; 0x6b
 800076c:	001a      	movs	r2, r3
 800076e:	f003 f9fd 	bl	8003b6c <memcpy>
 8000772:	e137      	b.n	80009e4 <quectell_ATcommand_data+0x518>
			}
			else if((receive[receive_length-14]=='C')
 8000774:	2094      	movs	r0, #148	; 0x94
 8000776:	2320      	movs	r3, #32
 8000778:	18c3      	adds	r3, r0, r3
 800077a:	19db      	adds	r3, r3, r7
 800077c:	681b      	ldr	r3, [r3, #0]
 800077e:	3b0e      	subs	r3, #14
 8000780:	2190      	movs	r1, #144	; 0x90
 8000782:	2220      	movs	r2, #32
 8000784:	188a      	adds	r2, r1, r2
 8000786:	19d2      	adds	r2, r2, r7
 8000788:	6812      	ldr	r2, [r2, #0]
 800078a:	18d3      	adds	r3, r2, r3
 800078c:	781b      	ldrb	r3, [r3, #0]
 800078e:	2b43      	cmp	r3, #67	; 0x43
 8000790:	d000      	beq.n	8000794 <quectell_ATcommand_data+0x2c8>
 8000792:	e0c9      	b.n	8000928 <quectell_ATcommand_data+0x45c>
				&& (receive[receive_length-13]=='M')
 8000794:	2320      	movs	r3, #32
 8000796:	18c3      	adds	r3, r0, r3
 8000798:	19db      	adds	r3, r3, r7
 800079a:	681b      	ldr	r3, [r3, #0]
 800079c:	3b0d      	subs	r3, #13
 800079e:	2220      	movs	r2, #32
 80007a0:	188a      	adds	r2, r1, r2
 80007a2:	19d2      	adds	r2, r2, r7
 80007a4:	6812      	ldr	r2, [r2, #0]
 80007a6:	18d3      	adds	r3, r2, r3
 80007a8:	781b      	ldrb	r3, [r3, #0]
 80007aa:	2b4d      	cmp	r3, #77	; 0x4d
 80007ac:	d000      	beq.n	80007b0 <quectell_ATcommand_data+0x2e4>
 80007ae:	e0bb      	b.n	8000928 <quectell_ATcommand_data+0x45c>
				&& (receive[receive_length-12]=='E')
 80007b0:	2320      	movs	r3, #32
 80007b2:	18c3      	adds	r3, r0, r3
 80007b4:	19db      	adds	r3, r3, r7
 80007b6:	681b      	ldr	r3, [r3, #0]
 80007b8:	3b0c      	subs	r3, #12
 80007ba:	2220      	movs	r2, #32
 80007bc:	188a      	adds	r2, r1, r2
 80007be:	19d2      	adds	r2, r2, r7
 80007c0:	6812      	ldr	r2, [r2, #0]
 80007c2:	18d3      	adds	r3, r2, r3
 80007c4:	781b      	ldrb	r3, [r3, #0]
 80007c6:	2b45      	cmp	r3, #69	; 0x45
 80007c8:	d000      	beq.n	80007cc <quectell_ATcommand_data+0x300>
 80007ca:	e0ad      	b.n	8000928 <quectell_ATcommand_data+0x45c>
				&& (receive[receive_length-11]==' ')
 80007cc:	2320      	movs	r3, #32
 80007ce:	18c3      	adds	r3, r0, r3
 80007d0:	19db      	adds	r3, r3, r7
 80007d2:	681b      	ldr	r3, [r3, #0]
 80007d4:	3b0b      	subs	r3, #11
 80007d6:	2220      	movs	r2, #32
 80007d8:	188a      	adds	r2, r1, r2
 80007da:	19d2      	adds	r2, r2, r7
 80007dc:	6812      	ldr	r2, [r2, #0]
 80007de:	18d3      	adds	r3, r2, r3
 80007e0:	781b      	ldrb	r3, [r3, #0]
 80007e2:	2b20      	cmp	r3, #32
 80007e4:	d000      	beq.n	80007e8 <quectell_ATcommand_data+0x31c>
 80007e6:	e09f      	b.n	8000928 <quectell_ATcommand_data+0x45c>
				&& (receive[receive_length-10]=='E')
 80007e8:	2320      	movs	r3, #32
 80007ea:	18c3      	adds	r3, r0, r3
 80007ec:	19db      	adds	r3, r3, r7
 80007ee:	681b      	ldr	r3, [r3, #0]
 80007f0:	3b0a      	subs	r3, #10
 80007f2:	2220      	movs	r2, #32
 80007f4:	188a      	adds	r2, r1, r2
 80007f6:	19d2      	adds	r2, r2, r7
 80007f8:	6812      	ldr	r2, [r2, #0]
 80007fa:	18d3      	adds	r3, r2, r3
 80007fc:	781b      	ldrb	r3, [r3, #0]
 80007fe:	2b45      	cmp	r3, #69	; 0x45
 8000800:	d000      	beq.n	8000804 <quectell_ATcommand_data+0x338>
 8000802:	e091      	b.n	8000928 <quectell_ATcommand_data+0x45c>
				&& (receive[receive_length-9]=='R')
 8000804:	2320      	movs	r3, #32
 8000806:	18c3      	adds	r3, r0, r3
 8000808:	19db      	adds	r3, r3, r7
 800080a:	681b      	ldr	r3, [r3, #0]
 800080c:	3b09      	subs	r3, #9
 800080e:	2220      	movs	r2, #32
 8000810:	188a      	adds	r2, r1, r2
 8000812:	19d2      	adds	r2, r2, r7
 8000814:	6812      	ldr	r2, [r2, #0]
 8000816:	18d3      	adds	r3, r2, r3
 8000818:	781b      	ldrb	r3, [r3, #0]
 800081a:	2b52      	cmp	r3, #82	; 0x52
 800081c:	d000      	beq.n	8000820 <quectell_ATcommand_data+0x354>
 800081e:	e083      	b.n	8000928 <quectell_ATcommand_data+0x45c>
				&& (receive[receive_length-8]=='R')
 8000820:	2320      	movs	r3, #32
 8000822:	18c3      	adds	r3, r0, r3
 8000824:	19db      	adds	r3, r3, r7
 8000826:	681b      	ldr	r3, [r3, #0]
 8000828:	3b08      	subs	r3, #8
 800082a:	2220      	movs	r2, #32
 800082c:	188a      	adds	r2, r1, r2
 800082e:	19d2      	adds	r2, r2, r7
 8000830:	6812      	ldr	r2, [r2, #0]
 8000832:	18d3      	adds	r3, r2, r3
 8000834:	781b      	ldrb	r3, [r3, #0]
 8000836:	2b52      	cmp	r3, #82	; 0x52
 8000838:	d000      	beq.n	800083c <quectell_ATcommand_data+0x370>
 800083a:	e075      	b.n	8000928 <quectell_ATcommand_data+0x45c>
				&& (receive[receive_length-7]=='O')
 800083c:	2320      	movs	r3, #32
 800083e:	18c3      	adds	r3, r0, r3
 8000840:	19db      	adds	r3, r3, r7
 8000842:	681b      	ldr	r3, [r3, #0]
 8000844:	3b07      	subs	r3, #7
 8000846:	2220      	movs	r2, #32
 8000848:	188a      	adds	r2, r1, r2
 800084a:	19d2      	adds	r2, r2, r7
 800084c:	6812      	ldr	r2, [r2, #0]
 800084e:	18d3      	adds	r3, r2, r3
 8000850:	781b      	ldrb	r3, [r3, #0]
 8000852:	2b4f      	cmp	r3, #79	; 0x4f
 8000854:	d168      	bne.n	8000928 <quectell_ATcommand_data+0x45c>
				&& (receive[receive_length-6]=='R')
 8000856:	2320      	movs	r3, #32
 8000858:	18c3      	adds	r3, r0, r3
 800085a:	19db      	adds	r3, r3, r7
 800085c:	681b      	ldr	r3, [r3, #0]
 800085e:	3b06      	subs	r3, #6
 8000860:	2220      	movs	r2, #32
 8000862:	188a      	adds	r2, r1, r2
 8000864:	19d2      	adds	r2, r2, r7
 8000866:	6812      	ldr	r2, [r2, #0]
 8000868:	18d3      	adds	r3, r2, r3
 800086a:	781b      	ldrb	r3, [r3, #0]
 800086c:	2b52      	cmp	r3, #82	; 0x52
 800086e:	d15b      	bne.n	8000928 <quectell_ATcommand_data+0x45c>
				&& (receive[receive_length-5]==':')
 8000870:	2320      	movs	r3, #32
 8000872:	18c3      	adds	r3, r0, r3
 8000874:	19db      	adds	r3, r3, r7
 8000876:	681b      	ldr	r3, [r3, #0]
 8000878:	3b05      	subs	r3, #5
 800087a:	2220      	movs	r2, #32
 800087c:	188a      	adds	r2, r1, r2
 800087e:	19d2      	adds	r2, r2, r7
 8000880:	6812      	ldr	r2, [r2, #0]
 8000882:	18d3      	adds	r3, r2, r3
 8000884:	781b      	ldrb	r3, [r3, #0]
 8000886:	2b3a      	cmp	r3, #58	; 0x3a
 8000888:	d14e      	bne.n	8000928 <quectell_ATcommand_data+0x45c>
				&& (receive[receive_length-4]==' ')
 800088a:	2320      	movs	r3, #32
 800088c:	18c3      	adds	r3, r0, r3
 800088e:	19db      	adds	r3, r3, r7
 8000890:	681b      	ldr	r3, [r3, #0]
 8000892:	3b04      	subs	r3, #4
 8000894:	2220      	movs	r2, #32
 8000896:	188a      	adds	r2, r1, r2
 8000898:	19d2      	adds	r2, r2, r7
 800089a:	6812      	ldr	r2, [r2, #0]
 800089c:	18d3      	adds	r3, r2, r3
 800089e:	781b      	ldrb	r3, [r3, #0]
 80008a0:	2b20      	cmp	r3, #32
 80008a2:	d141      	bne.n	8000928 <quectell_ATcommand_data+0x45c>
				)
			{
				strncpy(&Paket.errorCode[0],&receive[receive_length-3],4);
 80008a4:	0004      	movs	r4, r0
 80008a6:	2320      	movs	r3, #32
 80008a8:	18c3      	adds	r3, r0, r3
 80008aa:	19db      	adds	r3, r3, r7
 80008ac:	681b      	ldr	r3, [r3, #0]
 80008ae:	3b03      	subs	r3, #3
 80008b0:	2220      	movs	r2, #32
 80008b2:	188a      	adds	r2, r1, r2
 80008b4:	19d2      	adds	r2, r2, r7
 80008b6:	6812      	ldr	r2, [r2, #0]
 80008b8:	18d1      	adds	r1, r2, r3
 80008ba:	2514      	movs	r5, #20
 80008bc:	2320      	movs	r3, #32
 80008be:	18eb      	adds	r3, r5, r3
 80008c0:	19db      	adds	r3, r3, r7
 80008c2:	3366      	adds	r3, #102	; 0x66
 80008c4:	2204      	movs	r2, #4
 80008c6:	0018      	movs	r0, r3
 80008c8:	f003 fa76 	bl	8003db8 <strncpy>
				Paket.len=receive_length-15;
 80008cc:	0020      	movs	r0, r4
 80008ce:	2320      	movs	r3, #32
 80008d0:	18c3      	adds	r3, r0, r3
 80008d2:	19db      	adds	r3, r3, r7
 80008d4:	681b      	ldr	r3, [r3, #0]
 80008d6:	b2db      	uxtb	r3, r3
 80008d8:	3b0f      	subs	r3, #15
 80008da:	b2d9      	uxtb	r1, r3
 80008dc:	2320      	movs	r3, #32
 80008de:	18eb      	adds	r3, r5, r3
 80008e0:	19db      	adds	r3, r3, r7
 80008e2:	2264      	movs	r2, #100	; 0x64
 80008e4:	5499      	strb	r1, [r3, r2]
				receive_length=0;
 80008e6:	2300      	movs	r3, #0
 80008e8:	2220      	movs	r2, #32
 80008ea:	1882      	adds	r2, r0, r2
 80008ec:	19d2      	adds	r2, r2, r7
 80008ee:	6013      	str	r3, [r2, #0]
				Paket.result = RESULT_ERROR;
 80008f0:	2320      	movs	r3, #32
 80008f2:	18eb      	adds	r3, r5, r3
 80008f4:	19db      	adds	r3, r3, r7
 80008f6:	226a      	movs	r2, #106	; 0x6a
 80008f8:	2102      	movs	r1, #2
 80008fa:	5499      	strb	r1, [r3, r2]
				try=0;
 80008fc:	2327      	movs	r3, #39	; 0x27
 80008fe:	18fb      	adds	r3, r7, r3
 8000900:	2200      	movs	r2, #0
 8000902:	701a      	strb	r2, [r3, #0]
				return Paket;
 8000904:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000906:	2320      	movs	r3, #32
 8000908:	18eb      	adds	r3, r5, r3
 800090a:	19db      	adds	r3, r3, r7
 800090c:	0010      	movs	r0, r2
 800090e:	0019      	movs	r1, r3
 8000910:	236b      	movs	r3, #107	; 0x6b
 8000912:	001a      	movs	r2, r3
 8000914:	f003 f92a 	bl	8003b6c <memcpy>
 8000918:	e064      	b.n	80009e4 <quectell_ATcommand_data+0x518>
 800091a:	46c0      	nop			; (mov r8, r8)
 800091c:	08004490 	.word	0x08004490
 8000920:	20000128 	.word	0x20000128
 8000924:	00000bb8 	.word	0x00000bb8
			}
			else if((receive[receive_length-1]=='>')
 8000928:	2094      	movs	r0, #148	; 0x94
 800092a:	2320      	movs	r3, #32
 800092c:	18c3      	adds	r3, r0, r3
 800092e:	19db      	adds	r3, r3, r7
 8000930:	681b      	ldr	r3, [r3, #0]
 8000932:	3b01      	subs	r3, #1
 8000934:	2190      	movs	r1, #144	; 0x90
 8000936:	2220      	movs	r2, #32
 8000938:	188a      	adds	r2, r1, r2
 800093a:	19d2      	adds	r2, r2, r7
 800093c:	6812      	ldr	r2, [r2, #0]
 800093e:	18d3      	adds	r3, r2, r3
 8000940:	781b      	ldrb	r3, [r3, #0]
 8000942:	2b3e      	cmp	r3, #62	; 0x3e
 8000944:	d133      	bne.n	80009ae <quectell_ATcommand_data+0x4e2>
				&& (receive[receive_length]==' ')
 8000946:	2320      	movs	r3, #32
 8000948:	18c3      	adds	r3, r0, r3
 800094a:	19db      	adds	r3, r3, r7
 800094c:	681b      	ldr	r3, [r3, #0]
 800094e:	2220      	movs	r2, #32
 8000950:	188a      	adds	r2, r1, r2
 8000952:	19d2      	adds	r2, r2, r7
 8000954:	6812      	ldr	r2, [r2, #0]
 8000956:	18d3      	adds	r3, r2, r3
 8000958:	781b      	ldrb	r3, [r3, #0]
 800095a:	2b20      	cmp	r3, #32
 800095c:	d127      	bne.n	80009ae <quectell_ATcommand_data+0x4e2>
				)
			{
				Paket.len=receive_length-15;
 800095e:	2320      	movs	r3, #32
 8000960:	18c3      	adds	r3, r0, r3
 8000962:	19db      	adds	r3, r3, r7
 8000964:	681b      	ldr	r3, [r3, #0]
 8000966:	b2db      	uxtb	r3, r3
 8000968:	3b0f      	subs	r3, #15
 800096a:	b2d9      	uxtb	r1, r3
 800096c:	2414      	movs	r4, #20
 800096e:	2320      	movs	r3, #32
 8000970:	18e3      	adds	r3, r4, r3
 8000972:	19db      	adds	r3, r3, r7
 8000974:	2264      	movs	r2, #100	; 0x64
 8000976:	5499      	strb	r1, [r3, r2]
				receive_length=0;
 8000978:	2300      	movs	r3, #0
 800097a:	2220      	movs	r2, #32
 800097c:	1882      	adds	r2, r0, r2
 800097e:	19d2      	adds	r2, r2, r7
 8000980:	6013      	str	r3, [r2, #0]
				Paket.result = RESULT_MESSAGE;
 8000982:	0020      	movs	r0, r4
 8000984:	2320      	movs	r3, #32
 8000986:	18c3      	adds	r3, r0, r3
 8000988:	19db      	adds	r3, r3, r7
 800098a:	226a      	movs	r2, #106	; 0x6a
 800098c:	2103      	movs	r1, #3
 800098e:	5499      	strb	r1, [r3, r2]
				try=0;
 8000990:	2327      	movs	r3, #39	; 0x27
 8000992:	18fb      	adds	r3, r7, r3
 8000994:	2200      	movs	r2, #0
 8000996:	701a      	strb	r2, [r3, #0]
				return Paket;
 8000998:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800099a:	2320      	movs	r3, #32
 800099c:	18c3      	adds	r3, r0, r3
 800099e:	19db      	adds	r3, r3, r7
 80009a0:	0010      	movs	r0, r2
 80009a2:	0019      	movs	r1, r3
 80009a4:	236b      	movs	r3, #107	; 0x6b
 80009a6:	001a      	movs	r2, r3
 80009a8:	f003 f8e0 	bl	8003b6c <memcpy>
 80009ac:	e01a      	b.n	80009e4 <quectell_ATcommand_data+0x518>
			}
			else receive_length--;
 80009ae:	2294      	movs	r2, #148	; 0x94
 80009b0:	2320      	movs	r3, #32
 80009b2:	18d3      	adds	r3, r2, r3
 80009b4:	19db      	adds	r3, r3, r7
 80009b6:	681b      	ldr	r3, [r3, #0]
 80009b8:	3b01      	subs	r3, #1
 80009ba:	2120      	movs	r1, #32
 80009bc:	1852      	adds	r2, r2, r1
 80009be:	19d2      	adds	r2, r2, r7
 80009c0:	6013      	str	r3, [r2, #0]
		while(receive_length)
 80009c2:	2394      	movs	r3, #148	; 0x94
 80009c4:	2220      	movs	r2, #32
 80009c6:	189b      	adds	r3, r3, r2
 80009c8:	19db      	adds	r3, r3, r7
 80009ca:	681b      	ldr	r3, [r3, #0]
 80009cc:	2b00      	cmp	r3, #0
 80009ce:	d000      	beq.n	80009d2 <quectell_ATcommand_data+0x506>
 80009d0:	e647      	b.n	8000662 <quectell_ATcommand_data+0x196>
		}
		Paket.result = ERROR;
 80009d2:	2314      	movs	r3, #20
 80009d4:	2220      	movs	r2, #32
 80009d6:	189b      	adds	r3, r3, r2
 80009d8:	19db      	adds	r3, r3, r7
 80009da:	226a      	movs	r2, #106	; 0x6a
 80009dc:	2101      	movs	r1, #1
 80009de:	5499      	strb	r1, [r3, r2]
 80009e0:	46b5      	mov	sp, r6
 80009e2:	e001      	b.n	80009e8 <quectell_ATcommand_data+0x51c>
 80009e4:	46b5      	mov	sp, r6
	}

	return Paket;
}
 80009e6:	e010      	b.n	8000a0a <quectell_ATcommand_data+0x53e>
	while(try)
 80009e8:	2327      	movs	r3, #39	; 0x27
 80009ea:	18fb      	adds	r3, r7, r3
 80009ec:	781b      	ldrb	r3, [r3, #0]
 80009ee:	2b00      	cmp	r3, #0
 80009f0:	d000      	beq.n	80009f4 <quectell_ATcommand_data+0x528>
 80009f2:	e596      	b.n	8000522 <quectell_ATcommand_data+0x56>
	return Paket;
 80009f4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80009f6:	2314      	movs	r3, #20
 80009f8:	2120      	movs	r1, #32
 80009fa:	185b      	adds	r3, r3, r1
 80009fc:	19db      	adds	r3, r3, r7
 80009fe:	0010      	movs	r0, r2
 8000a00:	0019      	movs	r1, r3
 8000a02:	236b      	movs	r3, #107	; 0x6b
 8000a04:	001a      	movs	r2, r3
 8000a06:	f003 f8b1 	bl	8003b6c <memcpy>
}
 8000a0a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8000a0c:	46bd      	mov	sp, r7
 8000a0e:	b02f      	add	sp, #188	; 0xbc
 8000a10:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000a12:	46c0      	nop			; (mov r8, r8)

08000a14 <quectell_message_data>:

gsm_t quectell_message_data(char *num,char *message)
{
 8000a14:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000a16:	b0c3      	sub	sp, #268	; 0x10c
 8000a18:	af00      	add	r7, sp, #0
 8000a1a:	67f8      	str	r0, [r7, #124]	; 0x7c
 8000a1c:	67b9      	str	r1, [r7, #120]	; 0x78
 8000a1e:	677a      	str	r2, [r7, #116]	; 0x74
	struct gsm messagePaket={"\0"};
 8000a20:	259c      	movs	r5, #156	; 0x9c
 8000a22:	197b      	adds	r3, r7, r5
 8000a24:	0018      	movs	r0, r3
 8000a26:	236b      	movs	r3, #107	; 0x6b
 8000a28:	001a      	movs	r2, r3
 8000a2a:	2100      	movs	r1, #0
 8000a2c:	f003 f8a7 	bl	8003b7e <memset>
	char msg_read1[] = "AT+CPMS=\"SM\",\"SM\",\"SM\"";
 8000a30:	2084      	movs	r0, #132	; 0x84
 8000a32:	183b      	adds	r3, r7, r0
 8000a34:	4a49      	ldr	r2, [pc, #292]	; (8000b5c <quectell_message_data+0x148>)
 8000a36:	ca52      	ldmia	r2!, {r1, r4, r6}
 8000a38:	c352      	stmia	r3!, {r1, r4, r6}
 8000a3a:	ca12      	ldmia	r2!, {r1, r4}
 8000a3c:	c312      	stmia	r3!, {r1, r4}
 8000a3e:	8811      	ldrh	r1, [r2, #0]
 8000a40:	8019      	strh	r1, [r3, #0]
 8000a42:	7892      	ldrb	r2, [r2, #2]
 8000a44:	709a      	strb	r2, [r3, #2]

	messagePaket= quectell_ATcommand_data(msg_read1,10);
 8000a46:	197c      	adds	r4, r7, r5
 8000a48:	003b      	movs	r3, r7
 8000a4a:	1839      	adds	r1, r7, r0
 8000a4c:	220a      	movs	r2, #10
 8000a4e:	0018      	movs	r0, r3
 8000a50:	f7ff fd3c 	bl	80004cc <quectell_ATcommand_data>
 8000a54:	4b42      	ldr	r3, [pc, #264]	; (8000b60 <quectell_message_data+0x14c>)
 8000a56:	2684      	movs	r6, #132	; 0x84
 8000a58:	0076      	lsls	r6, r6, #1
 8000a5a:	199b      	adds	r3, r3, r6
 8000a5c:	19db      	adds	r3, r3, r7
 8000a5e:	0020      	movs	r0, r4
 8000a60:	0019      	movs	r1, r3
 8000a62:	236b      	movs	r3, #107	; 0x6b
 8000a64:	001a      	movs	r2, r3
 8000a66:	f003 f881 	bl	8003b6c <memcpy>

	HAL_Delay(1000);
 8000a6a:	23fa      	movs	r3, #250	; 0xfa
 8000a6c:	009b      	lsls	r3, r3, #2
 8000a6e:	0018      	movs	r0, r3
 8000a70:	f000 fc9e 	bl	80013b0 <HAL_Delay>
	memset(&messagePaket, '\0', sizeof(messagePaket));
 8000a74:	197b      	adds	r3, r7, r5
 8000a76:	226b      	movs	r2, #107	; 0x6b
 8000a78:	2100      	movs	r1, #0
 8000a7a:	0018      	movs	r0, r3
 8000a7c:	f003 f87f 	bl	8003b7e <memset>
	messagePaket= quectell_ATcommand_data(SMSMessageFormat,10);
 8000a80:	197c      	adds	r4, r7, r5
 8000a82:	003b      	movs	r3, r7
 8000a84:	4937      	ldr	r1, [pc, #220]	; (8000b64 <quectell_message_data+0x150>)
 8000a86:	220a      	movs	r2, #10
 8000a88:	0018      	movs	r0, r3
 8000a8a:	f7ff fd1f 	bl	80004cc <quectell_ATcommand_data>
 8000a8e:	4b34      	ldr	r3, [pc, #208]	; (8000b60 <quectell_message_data+0x14c>)
 8000a90:	199b      	adds	r3, r3, r6
 8000a92:	19db      	adds	r3, r3, r7
 8000a94:	0020      	movs	r0, r4
 8000a96:	0019      	movs	r1, r3
 8000a98:	236b      	movs	r3, #107	; 0x6b
 8000a9a:	001a      	movs	r2, r3
 8000a9c:	f003 f866 	bl	8003b6c <memcpy>

	HAL_Delay(1000);
 8000aa0:	23fa      	movs	r3, #250	; 0xfa
 8000aa2:	009b      	lsls	r3, r3, #2
 8000aa4:	0018      	movs	r0, r3
 8000aa6:	f000 fc83 	bl	80013b0 <HAL_Delay>
	memset(&messagePaket, '\0', sizeof(messagePaket));
 8000aaa:	197b      	adds	r3, r7, r5
 8000aac:	226b      	movs	r2, #107	; 0x6b
 8000aae:	2100      	movs	r1, #0
 8000ab0:	0018      	movs	r0, r3
 8000ab2:	f003 f864 	bl	8003b7e <memset>
	messagePaket= quectell_ATcommand_data(num,10);
 8000ab6:	197c      	adds	r4, r7, r5
 8000ab8:	003b      	movs	r3, r7
 8000aba:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 8000abc:	220a      	movs	r2, #10
 8000abe:	0018      	movs	r0, r3
 8000ac0:	f7ff fd04 	bl	80004cc <quectell_ATcommand_data>
 8000ac4:	4b26      	ldr	r3, [pc, #152]	; (8000b60 <quectell_message_data+0x14c>)
 8000ac6:	199b      	adds	r3, r3, r6
 8000ac8:	19db      	adds	r3, r3, r7
 8000aca:	0020      	movs	r0, r4
 8000acc:	0019      	movs	r1, r3
 8000ace:	236b      	movs	r3, #107	; 0x6b
 8000ad0:	001a      	movs	r2, r3
 8000ad2:	f003 f84b 	bl	8003b6c <memcpy>

	if(messagePaket.result == RESULT_MESSAGE)
 8000ad6:	197b      	adds	r3, r7, r5
 8000ad8:	226a      	movs	r2, #106	; 0x6a
 8000ada:	5c9b      	ldrb	r3, [r3, r2]
 8000adc:	2b03      	cmp	r3, #3
 8000ade:	d12b      	bne.n	8000b38 <quectell_message_data+0x124>
	{
		memset(&messagePaket, '\0', sizeof(messagePaket));
 8000ae0:	197b      	adds	r3, r7, r5
 8000ae2:	226b      	movs	r2, #107	; 0x6b
 8000ae4:	2100      	movs	r1, #0
 8000ae6:	0018      	movs	r0, r3
 8000ae8:	f003 f849 	bl	8003b7e <memset>
		messagePaket= quectell_ATcommand_data(message,10);
 8000aec:	197c      	adds	r4, r7, r5
 8000aee:	003b      	movs	r3, r7
 8000af0:	6f79      	ldr	r1, [r7, #116]	; 0x74
 8000af2:	220a      	movs	r2, #10
 8000af4:	0018      	movs	r0, r3
 8000af6:	f7ff fce9 	bl	80004cc <quectell_ATcommand_data>
 8000afa:	4b19      	ldr	r3, [pc, #100]	; (8000b60 <quectell_message_data+0x14c>)
 8000afc:	199b      	adds	r3, r3, r6
 8000afe:	19db      	adds	r3, r3, r7
 8000b00:	0020      	movs	r0, r4
 8000b02:	0019      	movs	r1, r3
 8000b04:	236b      	movs	r3, #107	; 0x6b
 8000b06:	001a      	movs	r2, r3
 8000b08:	f003 f830 	bl	8003b6c <memcpy>
		memset(&messagePaket, '\0', sizeof(messagePaket));
 8000b0c:	197b      	adds	r3, r7, r5
 8000b0e:	226b      	movs	r2, #107	; 0x6b
 8000b10:	2100      	movs	r1, #0
 8000b12:	0018      	movs	r0, r3
 8000b14:	f003 f833 	bl	8003b7e <memset>
		messagePaket= quectell_ATcommand_data((char*) &ctrl_z,10);
 8000b18:	197c      	adds	r4, r7, r5
 8000b1a:	003b      	movs	r3, r7
 8000b1c:	4912      	ldr	r1, [pc, #72]	; (8000b68 <quectell_message_data+0x154>)
 8000b1e:	220a      	movs	r2, #10
 8000b20:	0018      	movs	r0, r3
 8000b22:	f7ff fcd3 	bl	80004cc <quectell_ATcommand_data>
 8000b26:	4b0e      	ldr	r3, [pc, #56]	; (8000b60 <quectell_message_data+0x14c>)
 8000b28:	199b      	adds	r3, r3, r6
 8000b2a:	19db      	adds	r3, r3, r7
 8000b2c:	0020      	movs	r0, r4
 8000b2e:	0019      	movs	r1, r3
 8000b30:	236b      	movs	r3, #107	; 0x6b
 8000b32:	001a      	movs	r2, r3
 8000b34:	f003 f81a 	bl	8003b6c <memcpy>
	}

	HAL_Delay(1000);
 8000b38:	23fa      	movs	r3, #250	; 0xfa
 8000b3a:	009b      	lsls	r3, r3, #2
 8000b3c:	0018      	movs	r0, r3
 8000b3e:	f000 fc37 	bl	80013b0 <HAL_Delay>

	return messagePaket;
 8000b42:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8000b44:	239c      	movs	r3, #156	; 0x9c
 8000b46:	18fb      	adds	r3, r7, r3
 8000b48:	0010      	movs	r0, r2
 8000b4a:	0019      	movs	r1, r3
 8000b4c:	236b      	movs	r3, #107	; 0x6b
 8000b4e:	001a      	movs	r2, r3
 8000b50:	f003 f80c 	bl	8003b6c <memcpy>
}
 8000b54:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 8000b56:	46bd      	mov	sp, r7
 8000b58:	b043      	add	sp, #268	; 0x10c
 8000b5a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000b5c:	08004498 	.word	0x08004498
 8000b60:	fffffef8 	.word	0xfffffef8
 8000b64:	20000004 	.word	0x20000004
 8000b68:	20000084 	.word	0x20000084

08000b6c <quectell_begin>:

void quectell_begin()
{
 8000b6c:	b580      	push	{r7, lr}
 8000b6e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GSM_POWER_GPIO_Port, GSM_POWER_Pin, GPIO_PIN_RESET);
 8000b70:	2380      	movs	r3, #128	; 0x80
 8000b72:	005b      	lsls	r3, r3, #1
 8000b74:	480b      	ldr	r0, [pc, #44]	; (8000ba4 <quectell_begin+0x38>)
 8000b76:	2200      	movs	r2, #0
 8000b78:	0019      	movs	r1, r3
 8000b7a:	f000 ff19 	bl	80019b0 <HAL_GPIO_WritePin>
 	HAL_Delay(2000);
 8000b7e:	23fa      	movs	r3, #250	; 0xfa
 8000b80:	00db      	lsls	r3, r3, #3
 8000b82:	0018      	movs	r0, r3
 8000b84:	f000 fc14 	bl	80013b0 <HAL_Delay>
	HAL_GPIO_WritePin(GSM_POWER_GPIO_Port, GSM_POWER_Pin, GPIO_PIN_SET);
 8000b88:	2380      	movs	r3, #128	; 0x80
 8000b8a:	005b      	lsls	r3, r3, #1
 8000b8c:	4805      	ldr	r0, [pc, #20]	; (8000ba4 <quectell_begin+0x38>)
 8000b8e:	2201      	movs	r2, #1
 8000b90:	0019      	movs	r1, r3
 8000b92:	f000 ff0d 	bl	80019b0 <HAL_GPIO_WritePin>
 	HAL_Delay(5000);
 8000b96:	4b04      	ldr	r3, [pc, #16]	; (8000ba8 <quectell_begin+0x3c>)
 8000b98:	0018      	movs	r0, r3
 8000b9a:	f000 fc09 	bl	80013b0 <HAL_Delay>
}
 8000b9e:	46c0      	nop			; (mov r8, r8)
 8000ba0:	46bd      	mov	sp, r7
 8000ba2:	bd80      	pop	{r7, pc}
 8000ba4:	50000400 	.word	0x50000400
 8000ba8:	00001388 	.word	0x00001388

08000bac <HAL_UART_ErrorCallback>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8000bac:	b580      	push	{r7, lr}
 8000bae:	b082      	sub	sp, #8
 8000bb0:	af00      	add	r7, sp, #0
 8000bb2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
	// Parity Error
	if((__HAL_UART_GET_IT(huart, UART_IT_PE) != RESET))
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	681b      	ldr	r3, [r3, #0]
 8000bb8:	69db      	ldr	r3, [r3, #28]
 8000bba:	2201      	movs	r2, #1
 8000bbc:	4013      	ands	r3, r2
 8000bbe:	d003      	beq.n	8000bc8 <HAL_UART_ErrorCallback+0x1c>
	{
		__HAL_UART_CLEAR_IT(huart, UART_CLEAR_PEF);
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	681b      	ldr	r3, [r3, #0]
 8000bc4:	2201      	movs	r2, #1
 8000bc6:	621a      	str	r2, [r3, #32]
	}
	// Frame Error
	if((__HAL_UART_GET_IT(huart, UART_IT_FE) != RESET))
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	681b      	ldr	r3, [r3, #0]
 8000bcc:	69db      	ldr	r3, [r3, #28]
 8000bce:	2202      	movs	r2, #2
 8000bd0:	4013      	ands	r3, r2
 8000bd2:	d003      	beq.n	8000bdc <HAL_UART_ErrorCallback+0x30>
	{
		__HAL_UART_CLEAR_IT(huart, UART_CLEAR_FEF);
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	681b      	ldr	r3, [r3, #0]
 8000bd8:	2202      	movs	r2, #2
 8000bda:	621a      	str	r2, [r3, #32]
	}
	// Noise Error
	if((__HAL_UART_GET_IT(huart, UART_IT_NE) != RESET))
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	681b      	ldr	r3, [r3, #0]
 8000be0:	69db      	ldr	r3, [r3, #28]
 8000be2:	2204      	movs	r2, #4
 8000be4:	4013      	ands	r3, r2
 8000be6:	d003      	beq.n	8000bf0 <HAL_UART_ErrorCallback+0x44>
	{
		__HAL_UART_CLEAR_IT(huart, UART_CLEAR_NEF);
 8000be8:	687b      	ldr	r3, [r7, #4]
 8000bea:	681b      	ldr	r3, [r3, #0]
 8000bec:	2204      	movs	r2, #4
 8000bee:	621a      	str	r2, [r3, #32]
	}
	// Overrun Error
	if((__HAL_UART_GET_IT(huart, UART_IT_ORE) != RESET))
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	681b      	ldr	r3, [r3, #0]
 8000bf4:	69db      	ldr	r3, [r3, #28]
 8000bf6:	2208      	movs	r2, #8
 8000bf8:	4013      	ands	r3, r2
 8000bfa:	d003      	beq.n	8000c04 <HAL_UART_ErrorCallback+0x58>
	{
		__HAL_UART_CLEAR_IT(huart, UART_CLEAR_OREF);
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	681b      	ldr	r3, [r3, #0]
 8000c00:	2208      	movs	r2, #8
 8000c02:	621a      	str	r2, [r3, #32]
	}

}
 8000c04:	46c0      	nop			; (mov r8, r8)
 8000c06:	46bd      	mov	sp, r7
 8000c08:	b002      	add	sp, #8
 8000c0a:	bd80      	pop	{r7, pc}

08000c0c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000c0c:	b590      	push	{r4, r7, lr}
 8000c0e:	b09d      	sub	sp, #116	; 0x74
 8000c10:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000c12:	f000 fb5d 	bl	80012d0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000c16:	f000 f90b 	bl	8000e30 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c1a:	f000 f9e1 	bl	8000fe0 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000c1e:	f000 f97d 	bl	8000f1c <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8000c22:	f000 f9ad 	bl	8000f80 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  quectell_begin();
 8000c26:	f7ff ffa1 	bl	8000b6c <quectell_begin>


	//MODUL BILGISI
	gsm= quectell_ATcommand_data(ATI,2);
 8000c2a:	4c76      	ldr	r4, [pc, #472]	; (8000e04 <main+0x1f8>)
 8000c2c:	003b      	movs	r3, r7
 8000c2e:	4976      	ldr	r1, [pc, #472]	; (8000e08 <main+0x1fc>)
 8000c30:	2202      	movs	r2, #2
 8000c32:	0018      	movs	r0, r3
 8000c34:	f7ff fc4a 	bl	80004cc <quectell_ATcommand_data>
 8000c38:	003b      	movs	r3, r7
 8000c3a:	0020      	movs	r0, r4
 8000c3c:	0019      	movs	r1, r3
 8000c3e:	236b      	movs	r3, #107	; 0x6b
 8000c40:	001a      	movs	r2, r3
 8000c42:	f002 ff93 	bl	8003b6c <memcpy>
//	HAL_Delay(1000);
//	memset(&gsm, '\0', sizeof(gsm));
//	gsm= quectell_ATcommand_data(QueryStateofInitialization,10);

	//GSM DURUM
	HAL_Delay(1000);
 8000c46:	23fa      	movs	r3, #250	; 0xfa
 8000c48:	009b      	lsls	r3, r3, #2
 8000c4a:	0018      	movs	r0, r3
 8000c4c:	f000 fbb0 	bl	80013b0 <HAL_Delay>
	memset(&gsm, '\0', sizeof(gsm));
 8000c50:	4b6c      	ldr	r3, [pc, #432]	; (8000e04 <main+0x1f8>)
 8000c52:	226b      	movs	r2, #107	; 0x6b
 8000c54:	2100      	movs	r1, #0
 8000c56:	0018      	movs	r0, r3
 8000c58:	f002 ff91 	bl	8003b7e <memset>
	gsm= quectell_ATcommand_data(QueryGSMNetworkStatus,10);
 8000c5c:	4c69      	ldr	r4, [pc, #420]	; (8000e04 <main+0x1f8>)
 8000c5e:	003b      	movs	r3, r7
 8000c60:	496a      	ldr	r1, [pc, #424]	; (8000e0c <main+0x200>)
 8000c62:	220a      	movs	r2, #10
 8000c64:	0018      	movs	r0, r3
 8000c66:	f7ff fc31 	bl	80004cc <quectell_ATcommand_data>
 8000c6a:	003b      	movs	r3, r7
 8000c6c:	0020      	movs	r0, r4
 8000c6e:	0019      	movs	r1, r3
 8000c70:	236b      	movs	r3, #107	; 0x6b
 8000c72:	001a      	movs	r2, r3
 8000c74:	f002 ff7a 	bl	8003b6c <memcpy>

	//NETWORK SENKRONIZASYON AKTIFLESTIRME
	HAL_Delay(1000);
 8000c78:	23fa      	movs	r3, #250	; 0xfa
 8000c7a:	009b      	lsls	r3, r3, #2
 8000c7c:	0018      	movs	r0, r3
 8000c7e:	f000 fb97 	bl	80013b0 <HAL_Delay>
	memset(&gsm, '\0', sizeof(gsm));
 8000c82:	4b60      	ldr	r3, [pc, #384]	; (8000e04 <main+0x1f8>)
 8000c84:	226b      	movs	r2, #107	; 0x6b
 8000c86:	2100      	movs	r1, #0
 8000c88:	0018      	movs	r0, r3
 8000c8a:	f002 ff78 	bl	8003b7e <memset>
	gsm= quectell_ATcommand_data(NetworkTimeSynchronization,10);
 8000c8e:	4c5d      	ldr	r4, [pc, #372]	; (8000e04 <main+0x1f8>)
 8000c90:	003b      	movs	r3, r7
 8000c92:	495f      	ldr	r1, [pc, #380]	; (8000e10 <main+0x204>)
 8000c94:	220a      	movs	r2, #10
 8000c96:	0018      	movs	r0, r3
 8000c98:	f7ff fc18 	bl	80004cc <quectell_ATcommand_data>
 8000c9c:	003b      	movs	r3, r7
 8000c9e:	0020      	movs	r0, r4
 8000ca0:	0019      	movs	r1, r3
 8000ca2:	236b      	movs	r3, #107	; 0x6b
 8000ca4:	001a      	movs	r2, r3
 8000ca6:	f002 ff61 	bl	8003b6c <memcpy>

	//TARIH SAAT BILGISI
	HAL_Delay(1000);
 8000caa:	23fa      	movs	r3, #250	; 0xfa
 8000cac:	009b      	lsls	r3, r3, #2
 8000cae:	0018      	movs	r0, r3
 8000cb0:	f000 fb7e 	bl	80013b0 <HAL_Delay>
	memset(&gsm, '\0', sizeof(gsm));
 8000cb4:	4b53      	ldr	r3, [pc, #332]	; (8000e04 <main+0x1f8>)
 8000cb6:	226b      	movs	r2, #107	; 0x6b
 8000cb8:	2100      	movs	r1, #0
 8000cba:	0018      	movs	r0, r3
 8000cbc:	f002 ff5f 	bl	8003b7e <memset>
	gsm= quectell_ATcommand_data(LatestNetworkTimeSynchronized,10);
 8000cc0:	4c50      	ldr	r4, [pc, #320]	; (8000e04 <main+0x1f8>)
 8000cc2:	003b      	movs	r3, r7
 8000cc4:	4953      	ldr	r1, [pc, #332]	; (8000e14 <main+0x208>)
 8000cc6:	220a      	movs	r2, #10
 8000cc8:	0018      	movs	r0, r3
 8000cca:	f7ff fbff 	bl	80004cc <quectell_ATcommand_data>
 8000cce:	003b      	movs	r3, r7
 8000cd0:	0020      	movs	r0, r4
 8000cd2:	0019      	movs	r1, r3
 8000cd4:	236b      	movs	r3, #107	; 0x6b
 8000cd6:	001a      	movs	r2, r3
 8000cd8:	f002 ff48 	bl	8003b6c <memcpy>
//	HAL_Delay(1000);
//	memset(&gsm, '\0', sizeof(gsm));
//	gsm= quectell_ATcommand_data(SIMInsertedStatusReporting,10);

	//BAGLANTI MODU SECIMI
	HAL_Delay(1000);
 8000cdc:	23fa      	movs	r3, #250	; 0xfa
 8000cde:	009b      	lsls	r3, r3, #2
 8000ce0:	0018      	movs	r0, r3
 8000ce2:	f000 fb65 	bl	80013b0 <HAL_Delay>
	memset(&gsm, '\0', sizeof(gsm));
 8000ce6:	4b47      	ldr	r3, [pc, #284]	; (8000e04 <main+0x1f8>)
 8000ce8:	226b      	movs	r2, #107	; 0x6b
 8000cea:	2100      	movs	r1, #0
 8000cec:	0018      	movs	r0, r3
 8000cee:	f002 ff46 	bl	8003b7e <memset>
	gsm= quectell_ATcommand_data(NetworkRegistrationL1,10);
 8000cf2:	4c44      	ldr	r4, [pc, #272]	; (8000e04 <main+0x1f8>)
 8000cf4:	003b      	movs	r3, r7
 8000cf6:	4948      	ldr	r1, [pc, #288]	; (8000e18 <main+0x20c>)
 8000cf8:	220a      	movs	r2, #10
 8000cfa:	0018      	movs	r0, r3
 8000cfc:	f7ff fbe6 	bl	80004cc <quectell_ATcommand_data>
 8000d00:	003b      	movs	r3, r7
 8000d02:	0020      	movs	r0, r4
 8000d04:	0019      	movs	r1, r3
 8000d06:	236b      	movs	r3, #107	; 0x6b
 8000d08:	001a      	movs	r2, r3
 8000d0a:	f002 ff2f 	bl	8003b6c <memcpy>

	//BAGLANDIMI
	HAL_Delay(1000);
 8000d0e:	23fa      	movs	r3, #250	; 0xfa
 8000d10:	009b      	lsls	r3, r3, #2
 8000d12:	0018      	movs	r0, r3
 8000d14:	f000 fb4c 	bl	80013b0 <HAL_Delay>
	memset(&gsm, '\0', sizeof(gsm));
 8000d18:	4b3a      	ldr	r3, [pc, #232]	; (8000e04 <main+0x1f8>)
 8000d1a:	226b      	movs	r2, #107	; 0x6b
 8000d1c:	2100      	movs	r1, #0
 8000d1e:	0018      	movs	r0, r3
 8000d20:	f002 ff2d 	bl	8003b7e <memset>
	gsm= quectell_ATcommand_data(NetworkRegistrationStatus,10);
 8000d24:	4c37      	ldr	r4, [pc, #220]	; (8000e04 <main+0x1f8>)
 8000d26:	003b      	movs	r3, r7
 8000d28:	493c      	ldr	r1, [pc, #240]	; (8000e1c <main+0x210>)
 8000d2a:	220a      	movs	r2, #10
 8000d2c:	0018      	movs	r0, r3
 8000d2e:	f7ff fbcd 	bl	80004cc <quectell_ATcommand_data>
 8000d32:	003b      	movs	r3, r7
 8000d34:	0020      	movs	r0, r4
 8000d36:	0019      	movs	r1, r3
 8000d38:	236b      	movs	r3, #107	; 0x6b
 8000d3a:	001a      	movs	r2, r3
 8000d3c:	f002 ff16 	bl	8003b6c <memcpy>
//	HAL_Delay(10000);
//	memset(&gsm, '\0', sizeof(gsm));
//	gsm= quectell_ATcommand_data(KAPATMA,10);

	//OPERATOR NAME
	HAL_Delay(1000);
 8000d40:	23fa      	movs	r3, #250	; 0xfa
 8000d42:	009b      	lsls	r3, r3, #2
 8000d44:	0018      	movs	r0, r3
 8000d46:	f000 fb33 	bl	80013b0 <HAL_Delay>
	memset(&gsm, '\0', sizeof(gsm));
 8000d4a:	4b2e      	ldr	r3, [pc, #184]	; (8000e04 <main+0x1f8>)
 8000d4c:	226b      	movs	r2, #107	; 0x6b
 8000d4e:	2100      	movs	r1, #0
 8000d50:	0018      	movs	r0, r3
 8000d52:	f002 ff14 	bl	8003b7e <memset>
	gsm= quectell_ATcommand_data(OperatorSelection,10);
 8000d56:	4c2b      	ldr	r4, [pc, #172]	; (8000e04 <main+0x1f8>)
 8000d58:	003b      	movs	r3, r7
 8000d5a:	4931      	ldr	r1, [pc, #196]	; (8000e20 <main+0x214>)
 8000d5c:	220a      	movs	r2, #10
 8000d5e:	0018      	movs	r0, r3
 8000d60:	f7ff fbb4 	bl	80004cc <quectell_ATcommand_data>
 8000d64:	003b      	movs	r3, r7
 8000d66:	0020      	movs	r0, r4
 8000d68:	0019      	movs	r1, r3
 8000d6a:	236b      	movs	r3, #107	; 0x6b
 8000d6c:	001a      	movs	r2, r3
 8000d6e:	f002 fefd 	bl	8003b6c <memcpy>

	//OPERATOR SIGNAL
	HAL_Delay(1000);
 8000d72:	23fa      	movs	r3, #250	; 0xfa
 8000d74:	009b      	lsls	r3, r3, #2
 8000d76:	0018      	movs	r0, r3
 8000d78:	f000 fb1a 	bl	80013b0 <HAL_Delay>
	memset(&gsm, '\0', sizeof(gsm));
 8000d7c:	4b21      	ldr	r3, [pc, #132]	; (8000e04 <main+0x1f8>)
 8000d7e:	226b      	movs	r2, #107	; 0x6b
 8000d80:	2100      	movs	r1, #0
 8000d82:	0018      	movs	r0, r3
 8000d84:	f002 fefb 	bl	8003b7e <memset>
	gsm= quectell_ATcommand_data(OperatorSignal,10);
 8000d88:	4c1e      	ldr	r4, [pc, #120]	; (8000e04 <main+0x1f8>)
 8000d8a:	003b      	movs	r3, r7
 8000d8c:	4925      	ldr	r1, [pc, #148]	; (8000e24 <main+0x218>)
 8000d8e:	220a      	movs	r2, #10
 8000d90:	0018      	movs	r0, r3
 8000d92:	f7ff fb9b 	bl	80004cc <quectell_ATcommand_data>
 8000d96:	003b      	movs	r3, r7
 8000d98:	0020      	movs	r0, r4
 8000d9a:	0019      	movs	r1, r3
 8000d9c:	236b      	movs	r3, #107	; 0x6b
 8000d9e:	001a      	movs	r2, r3
 8000da0:	f002 fee4 	bl	8003b6c <memcpy>

	//MESAJ
	HAL_Delay(1000);
 8000da4:	23fa      	movs	r3, #250	; 0xfa
 8000da6:	009b      	lsls	r3, r3, #2
 8000da8:	0018      	movs	r0, r3
 8000daa:	f000 fb01 	bl	80013b0 <HAL_Delay>
	memset(&gsm, '\0', sizeof(gsm));
 8000dae:	4b15      	ldr	r3, [pc, #84]	; (8000e04 <main+0x1f8>)
 8000db0:	226b      	movs	r2, #107	; 0x6b
 8000db2:	2100      	movs	r1, #0
 8000db4:	0018      	movs	r0, r3
 8000db6:	f002 fee2 	bl	8003b7e <memset>
	gsm= quectell_message_data(sendMessageNumber, sendMessageData);
 8000dba:	4c12      	ldr	r4, [pc, #72]	; (8000e04 <main+0x1f8>)
 8000dbc:	003b      	movs	r3, r7
 8000dbe:	4a1a      	ldr	r2, [pc, #104]	; (8000e28 <main+0x21c>)
 8000dc0:	491a      	ldr	r1, [pc, #104]	; (8000e2c <main+0x220>)
 8000dc2:	0018      	movs	r0, r3
 8000dc4:	f7ff fe26 	bl	8000a14 <quectell_message_data>
 8000dc8:	003b      	movs	r3, r7
 8000dca:	0020      	movs	r0, r4
 8000dcc:	0019      	movs	r1, r3
 8000dce:	236b      	movs	r3, #107	; 0x6b
 8000dd0:	001a      	movs	r2, r3
 8000dd2:	f002 fecb 	bl	8003b6c <memcpy>

	HAL_Delay(1000);
 8000dd6:	23fa      	movs	r3, #250	; 0xfa
 8000dd8:	009b      	lsls	r3, r3, #2
 8000dda:	0018      	movs	r0, r3
 8000ddc:	f000 fae8 	bl	80013b0 <HAL_Delay>
	memset(&gsm, '\0', sizeof(gsm));
 8000de0:	4b08      	ldr	r3, [pc, #32]	; (8000e04 <main+0x1f8>)
 8000de2:	226b      	movs	r2, #107	; 0x6b
 8000de4:	2100      	movs	r1, #0
 8000de6:	0018      	movs	r0, r3
 8000de8:	f002 fec9 	bl	8003b7e <memset>
  {


//	  gsm= quectell_message_data(sendMessageNumber, sendMessageData);
//
	  HAL_Delay(2000);
 8000dec:	23fa      	movs	r3, #250	; 0xfa
 8000dee:	00db      	lsls	r3, r3, #3
 8000df0:	0018      	movs	r0, r3
 8000df2:	f000 fadd 	bl	80013b0 <HAL_Delay>
	  memset(&gsm, '\0', sizeof(gsm));
 8000df6:	4b03      	ldr	r3, [pc, #12]	; (8000e04 <main+0x1f8>)
 8000df8:	226b      	movs	r2, #107	; 0x6b
 8000dfa:	2100      	movs	r1, #0
 8000dfc:	0018      	movs	r0, r3
 8000dfe:	f002 febe 	bl	8003b7e <memset>
	  HAL_Delay(2000);
 8000e02:	e7f3      	b.n	8000dec <main+0x1e0>
 8000e04:	20000230 	.word	0x20000230
 8000e08:	20000000 	.word	0x20000000
 8000e0c:	20000038 	.word	0x20000038
 8000e10:	20000044 	.word	0x20000044
 8000e14:	20000050 	.word	0x20000050
 8000e18:	2000005c 	.word	0x2000005c
 8000e1c:	20000068 	.word	0x20000068
 8000e20:	20000074 	.word	0x20000074
 8000e24:	2000007c 	.word	0x2000007c
 8000e28:	20000028 	.word	0x20000028
 8000e2c:	20000010 	.word	0x20000010

08000e30 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e30:	b590      	push	{r4, r7, lr}
 8000e32:	b09b      	sub	sp, #108	; 0x6c
 8000e34:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e36:	2434      	movs	r4, #52	; 0x34
 8000e38:	193b      	adds	r3, r7, r4
 8000e3a:	0018      	movs	r0, r3
 8000e3c:	2334      	movs	r3, #52	; 0x34
 8000e3e:	001a      	movs	r2, r3
 8000e40:	2100      	movs	r1, #0
 8000e42:	f002 fe9c 	bl	8003b7e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e46:	2320      	movs	r3, #32
 8000e48:	18fb      	adds	r3, r7, r3
 8000e4a:	0018      	movs	r0, r3
 8000e4c:	2314      	movs	r3, #20
 8000e4e:	001a      	movs	r2, r3
 8000e50:	2100      	movs	r1, #0
 8000e52:	f002 fe94 	bl	8003b7e <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000e56:	1d3b      	adds	r3, r7, #4
 8000e58:	0018      	movs	r0, r3
 8000e5a:	231c      	movs	r3, #28
 8000e5c:	001a      	movs	r2, r3
 8000e5e:	2100      	movs	r1, #0
 8000e60:	f002 fe8d 	bl	8003b7e <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000e64:	4b2b      	ldr	r3, [pc, #172]	; (8000f14 <SystemClock_Config+0xe4>)
 8000e66:	681b      	ldr	r3, [r3, #0]
 8000e68:	4a2b      	ldr	r2, [pc, #172]	; (8000f18 <SystemClock_Config+0xe8>)
 8000e6a:	401a      	ands	r2, r3
 8000e6c:	4b29      	ldr	r3, [pc, #164]	; (8000f14 <SystemClock_Config+0xe4>)
 8000e6e:	2180      	movs	r1, #128	; 0x80
 8000e70:	0109      	lsls	r1, r1, #4
 8000e72:	430a      	orrs	r2, r1
 8000e74:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000e76:	0021      	movs	r1, r4
 8000e78:	187b      	adds	r3, r7, r1
 8000e7a:	2202      	movs	r2, #2
 8000e7c:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000e7e:	187b      	adds	r3, r7, r1
 8000e80:	2201      	movs	r2, #1
 8000e82:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000e84:	187b      	adds	r3, r7, r1
 8000e86:	2210      	movs	r2, #16
 8000e88:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e8a:	187b      	adds	r3, r7, r1
 8000e8c:	2202      	movs	r2, #2
 8000e8e:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000e90:	187b      	adds	r3, r7, r1
 8000e92:	2200      	movs	r2, #0
 8000e94:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_4;
 8000e96:	187b      	adds	r3, r7, r1
 8000e98:	2280      	movs	r2, #128	; 0x80
 8000e9a:	02d2      	lsls	r2, r2, #11
 8000e9c:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_2;
 8000e9e:	187b      	adds	r3, r7, r1
 8000ea0:	2280      	movs	r2, #128	; 0x80
 8000ea2:	03d2      	lsls	r2, r2, #15
 8000ea4:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ea6:	187b      	adds	r3, r7, r1
 8000ea8:	0018      	movs	r0, r3
 8000eaa:	f000 fd9f 	bl	80019ec <HAL_RCC_OscConfig>
 8000eae:	1e03      	subs	r3, r0, #0
 8000eb0:	d001      	beq.n	8000eb6 <SystemClock_Config+0x86>
  {
    Error_Handler();
 8000eb2:	f000 f8eb 	bl	800108c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000eb6:	2120      	movs	r1, #32
 8000eb8:	187b      	adds	r3, r7, r1
 8000eba:	220f      	movs	r2, #15
 8000ebc:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000ebe:	187b      	adds	r3, r7, r1
 8000ec0:	2203      	movs	r2, #3
 8000ec2:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ec4:	187b      	adds	r3, r7, r1
 8000ec6:	2200      	movs	r2, #0
 8000ec8:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000eca:	187b      	adds	r3, r7, r1
 8000ecc:	2200      	movs	r2, #0
 8000ece:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000ed0:	187b      	adds	r3, r7, r1
 8000ed2:	2200      	movs	r2, #0
 8000ed4:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000ed6:	187b      	adds	r3, r7, r1
 8000ed8:	2101      	movs	r1, #1
 8000eda:	0018      	movs	r0, r3
 8000edc:	f001 f8f0 	bl	80020c0 <HAL_RCC_ClockConfig>
 8000ee0:	1e03      	subs	r3, r0, #0
 8000ee2:	d001      	beq.n	8000ee8 <SystemClock_Config+0xb8>
  {
    Error_Handler();
 8000ee4:	f000 f8d2 	bl	800108c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART2;
 8000ee8:	1d3b      	adds	r3, r7, #4
 8000eea:	2203      	movs	r2, #3
 8000eec:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8000eee:	1d3b      	adds	r3, r7, #4
 8000ef0:	2200      	movs	r2, #0
 8000ef2:	609a      	str	r2, [r3, #8]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000ef4:	1d3b      	adds	r3, r7, #4
 8000ef6:	2200      	movs	r2, #0
 8000ef8:	60da      	str	r2, [r3, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000efa:	1d3b      	adds	r3, r7, #4
 8000efc:	0018      	movs	r0, r3
 8000efe:	f001 fb03 	bl	8002508 <HAL_RCCEx_PeriphCLKConfig>
 8000f02:	1e03      	subs	r3, r0, #0
 8000f04:	d001      	beq.n	8000f0a <SystemClock_Config+0xda>
  {
    Error_Handler();
 8000f06:	f000 f8c1 	bl	800108c <Error_Handler>
  }
}
 8000f0a:	46c0      	nop			; (mov r8, r8)
 8000f0c:	46bd      	mov	sp, r7
 8000f0e:	b01b      	add	sp, #108	; 0x6c
 8000f10:	bd90      	pop	{r4, r7, pc}
 8000f12:	46c0      	nop			; (mov r8, r8)
 8000f14:	40007000 	.word	0x40007000
 8000f18:	ffffe7ff 	.word	0xffffe7ff

08000f1c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000f20:	4b15      	ldr	r3, [pc, #84]	; (8000f78 <MX_USART1_UART_Init+0x5c>)
 8000f22:	4a16      	ldr	r2, [pc, #88]	; (8000f7c <MX_USART1_UART_Init+0x60>)
 8000f24:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000f26:	4b14      	ldr	r3, [pc, #80]	; (8000f78 <MX_USART1_UART_Init+0x5c>)
 8000f28:	22e1      	movs	r2, #225	; 0xe1
 8000f2a:	0252      	lsls	r2, r2, #9
 8000f2c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000f2e:	4b12      	ldr	r3, [pc, #72]	; (8000f78 <MX_USART1_UART_Init+0x5c>)
 8000f30:	2200      	movs	r2, #0
 8000f32:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000f34:	4b10      	ldr	r3, [pc, #64]	; (8000f78 <MX_USART1_UART_Init+0x5c>)
 8000f36:	2200      	movs	r2, #0
 8000f38:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000f3a:	4b0f      	ldr	r3, [pc, #60]	; (8000f78 <MX_USART1_UART_Init+0x5c>)
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000f40:	4b0d      	ldr	r3, [pc, #52]	; (8000f78 <MX_USART1_UART_Init+0x5c>)
 8000f42:	220c      	movs	r2, #12
 8000f44:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_RTS_CTS;
 8000f46:	4b0c      	ldr	r3, [pc, #48]	; (8000f78 <MX_USART1_UART_Init+0x5c>)
 8000f48:	22c0      	movs	r2, #192	; 0xc0
 8000f4a:	0092      	lsls	r2, r2, #2
 8000f4c:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000f4e:	4b0a      	ldr	r3, [pc, #40]	; (8000f78 <MX_USART1_UART_Init+0x5c>)
 8000f50:	2200      	movs	r2, #0
 8000f52:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000f54:	4b08      	ldr	r3, [pc, #32]	; (8000f78 <MX_USART1_UART_Init+0x5c>)
 8000f56:	2200      	movs	r2, #0
 8000f58:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000f5a:	4b07      	ldr	r3, [pc, #28]	; (8000f78 <MX_USART1_UART_Init+0x5c>)
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000f60:	4b05      	ldr	r3, [pc, #20]	; (8000f78 <MX_USART1_UART_Init+0x5c>)
 8000f62:	0018      	movs	r0, r3
 8000f64:	f001 fc06 	bl	8002774 <HAL_UART_Init>
 8000f68:	1e03      	subs	r3, r0, #0
 8000f6a:	d001      	beq.n	8000f70 <MX_USART1_UART_Init+0x54>
  {
    Error_Handler();
 8000f6c:	f000 f88e 	bl	800108c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000f70:	46c0      	nop			; (mov r8, r8)
 8000f72:	46bd      	mov	sp, r7
 8000f74:	bd80      	pop	{r7, pc}
 8000f76:	46c0      	nop			; (mov r8, r8)
 8000f78:	20000128 	.word	0x20000128
 8000f7c:	40013800 	.word	0x40013800

08000f80 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000f80:	b580      	push	{r7, lr}
 8000f82:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000f84:	4b14      	ldr	r3, [pc, #80]	; (8000fd8 <MX_USART2_UART_Init+0x58>)
 8000f86:	4a15      	ldr	r2, [pc, #84]	; (8000fdc <MX_USART2_UART_Init+0x5c>)
 8000f88:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000f8a:	4b13      	ldr	r3, [pc, #76]	; (8000fd8 <MX_USART2_UART_Init+0x58>)
 8000f8c:	22e1      	movs	r2, #225	; 0xe1
 8000f8e:	0252      	lsls	r2, r2, #9
 8000f90:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000f92:	4b11      	ldr	r3, [pc, #68]	; (8000fd8 <MX_USART2_UART_Init+0x58>)
 8000f94:	2200      	movs	r2, #0
 8000f96:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000f98:	4b0f      	ldr	r3, [pc, #60]	; (8000fd8 <MX_USART2_UART_Init+0x58>)
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000f9e:	4b0e      	ldr	r3, [pc, #56]	; (8000fd8 <MX_USART2_UART_Init+0x58>)
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000fa4:	4b0c      	ldr	r3, [pc, #48]	; (8000fd8 <MX_USART2_UART_Init+0x58>)
 8000fa6:	220c      	movs	r2, #12
 8000fa8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000faa:	4b0b      	ldr	r3, [pc, #44]	; (8000fd8 <MX_USART2_UART_Init+0x58>)
 8000fac:	2200      	movs	r2, #0
 8000fae:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000fb0:	4b09      	ldr	r3, [pc, #36]	; (8000fd8 <MX_USART2_UART_Init+0x58>)
 8000fb2:	2200      	movs	r2, #0
 8000fb4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000fb6:	4b08      	ldr	r3, [pc, #32]	; (8000fd8 <MX_USART2_UART_Init+0x58>)
 8000fb8:	2200      	movs	r2, #0
 8000fba:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000fbc:	4b06      	ldr	r3, [pc, #24]	; (8000fd8 <MX_USART2_UART_Init+0x58>)
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000fc2:	4b05      	ldr	r3, [pc, #20]	; (8000fd8 <MX_USART2_UART_Init+0x58>)
 8000fc4:	0018      	movs	r0, r3
 8000fc6:	f001 fbd5 	bl	8002774 <HAL_UART_Init>
 8000fca:	1e03      	subs	r3, r0, #0
 8000fcc:	d001      	beq.n	8000fd2 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000fce:	f000 f85d 	bl	800108c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000fd2:	46c0      	nop			; (mov r8, r8)
 8000fd4:	46bd      	mov	sp, r7
 8000fd6:	bd80      	pop	{r7, pc}
 8000fd8:	200001ac 	.word	0x200001ac
 8000fdc:	40004400 	.word	0x40004400

08000fe0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000fe0:	b590      	push	{r4, r7, lr}
 8000fe2:	b089      	sub	sp, #36	; 0x24
 8000fe4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fe6:	240c      	movs	r4, #12
 8000fe8:	193b      	adds	r3, r7, r4
 8000fea:	0018      	movs	r0, r3
 8000fec:	2314      	movs	r3, #20
 8000fee:	001a      	movs	r2, r3
 8000ff0:	2100      	movs	r1, #0
 8000ff2:	f002 fdc4 	bl	8003b7e <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ff6:	4b23      	ldr	r3, [pc, #140]	; (8001084 <MX_GPIO_Init+0xa4>)
 8000ff8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000ffa:	4b22      	ldr	r3, [pc, #136]	; (8001084 <MX_GPIO_Init+0xa4>)
 8000ffc:	2101      	movs	r1, #1
 8000ffe:	430a      	orrs	r2, r1
 8001000:	62da      	str	r2, [r3, #44]	; 0x2c
 8001002:	4b20      	ldr	r3, [pc, #128]	; (8001084 <MX_GPIO_Init+0xa4>)
 8001004:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001006:	2201      	movs	r2, #1
 8001008:	4013      	ands	r3, r2
 800100a:	60bb      	str	r3, [r7, #8]
 800100c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800100e:	4b1d      	ldr	r3, [pc, #116]	; (8001084 <MX_GPIO_Init+0xa4>)
 8001010:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001012:	4b1c      	ldr	r3, [pc, #112]	; (8001084 <MX_GPIO_Init+0xa4>)
 8001014:	2102      	movs	r1, #2
 8001016:	430a      	orrs	r2, r1
 8001018:	62da      	str	r2, [r3, #44]	; 0x2c
 800101a:	4b1a      	ldr	r3, [pc, #104]	; (8001084 <MX_GPIO_Init+0xa4>)
 800101c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800101e:	2202      	movs	r2, #2
 8001020:	4013      	ands	r3, r2
 8001022:	607b      	str	r3, [r7, #4]
 8001024:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GSM_POWER_GPIO_Port, GSM_POWER_Pin, GPIO_PIN_RESET);
 8001026:	2380      	movs	r3, #128	; 0x80
 8001028:	005b      	lsls	r3, r3, #1
 800102a:	4817      	ldr	r0, [pc, #92]	; (8001088 <MX_GPIO_Init+0xa8>)
 800102c:	2200      	movs	r2, #0
 800102e:	0019      	movs	r1, r3
 8001030:	f000 fcbe 	bl	80019b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : RFTX_MON_Pin SIM_DOOR_Pin */
  GPIO_InitStruct.Pin = RFTX_MON_Pin|SIM_DOOR_Pin;
 8001034:	193b      	adds	r3, r7, r4
 8001036:	2282      	movs	r2, #130	; 0x82
 8001038:	0092      	lsls	r2, r2, #2
 800103a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800103c:	193b      	adds	r3, r7, r4
 800103e:	2200      	movs	r2, #0
 8001040:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001042:	193b      	adds	r3, r7, r4
 8001044:	2200      	movs	r2, #0
 8001046:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001048:	193b      	adds	r3, r7, r4
 800104a:	4a0f      	ldr	r2, [pc, #60]	; (8001088 <MX_GPIO_Init+0xa8>)
 800104c:	0019      	movs	r1, r3
 800104e:	0010      	movs	r0, r2
 8001050:	f000 fb38 	bl	80016c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : GSM_POWER_Pin */
  GPIO_InitStruct.Pin = GSM_POWER_Pin;
 8001054:	0021      	movs	r1, r4
 8001056:	187b      	adds	r3, r7, r1
 8001058:	2280      	movs	r2, #128	; 0x80
 800105a:	0052      	lsls	r2, r2, #1
 800105c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800105e:	187b      	adds	r3, r7, r1
 8001060:	2201      	movs	r2, #1
 8001062:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001064:	187b      	adds	r3, r7, r1
 8001066:	2200      	movs	r2, #0
 8001068:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800106a:	187b      	adds	r3, r7, r1
 800106c:	2200      	movs	r2, #0
 800106e:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GSM_POWER_GPIO_Port, &GPIO_InitStruct);
 8001070:	187b      	adds	r3, r7, r1
 8001072:	4a05      	ldr	r2, [pc, #20]	; (8001088 <MX_GPIO_Init+0xa8>)
 8001074:	0019      	movs	r1, r3
 8001076:	0010      	movs	r0, r2
 8001078:	f000 fb24 	bl	80016c4 <HAL_GPIO_Init>

}
 800107c:	46c0      	nop			; (mov r8, r8)
 800107e:	46bd      	mov	sp, r7
 8001080:	b009      	add	sp, #36	; 0x24
 8001082:	bd90      	pop	{r4, r7, pc}
 8001084:	40021000 	.word	0x40021000
 8001088:	50000400 	.word	0x50000400

0800108c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001090:	b672      	cpsid	i
}
 8001092:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001094:	e7fe      	b.n	8001094 <Error_Handler+0x8>
	...

08001098 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001098:	b580      	push	{r7, lr}
 800109a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800109c:	4b07      	ldr	r3, [pc, #28]	; (80010bc <HAL_MspInit+0x24>)
 800109e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80010a0:	4b06      	ldr	r3, [pc, #24]	; (80010bc <HAL_MspInit+0x24>)
 80010a2:	2101      	movs	r1, #1
 80010a4:	430a      	orrs	r2, r1
 80010a6:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 80010a8:	4b04      	ldr	r3, [pc, #16]	; (80010bc <HAL_MspInit+0x24>)
 80010aa:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80010ac:	4b03      	ldr	r3, [pc, #12]	; (80010bc <HAL_MspInit+0x24>)
 80010ae:	2180      	movs	r1, #128	; 0x80
 80010b0:	0549      	lsls	r1, r1, #21
 80010b2:	430a      	orrs	r2, r1
 80010b4:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80010b6:	46c0      	nop			; (mov r8, r8)
 80010b8:	46bd      	mov	sp, r7
 80010ba:	bd80      	pop	{r7, pc}
 80010bc:	40021000 	.word	0x40021000

080010c0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80010c0:	b590      	push	{r4, r7, lr}
 80010c2:	b08b      	sub	sp, #44	; 0x2c
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010c8:	2414      	movs	r4, #20
 80010ca:	193b      	adds	r3, r7, r4
 80010cc:	0018      	movs	r0, r3
 80010ce:	2314      	movs	r3, #20
 80010d0:	001a      	movs	r2, r3
 80010d2:	2100      	movs	r1, #0
 80010d4:	f002 fd53 	bl	8003b7e <memset>
  if(huart->Instance==USART1)
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	4a34      	ldr	r2, [pc, #208]	; (80011b0 <HAL_UART_MspInit+0xf0>)
 80010de:	4293      	cmp	r3, r2
 80010e0:	d12b      	bne.n	800113a <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80010e2:	4b34      	ldr	r3, [pc, #208]	; (80011b4 <HAL_UART_MspInit+0xf4>)
 80010e4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80010e6:	4b33      	ldr	r3, [pc, #204]	; (80011b4 <HAL_UART_MspInit+0xf4>)
 80010e8:	2180      	movs	r1, #128	; 0x80
 80010ea:	01c9      	lsls	r1, r1, #7
 80010ec:	430a      	orrs	r2, r1
 80010ee:	635a      	str	r2, [r3, #52]	; 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010f0:	4b30      	ldr	r3, [pc, #192]	; (80011b4 <HAL_UART_MspInit+0xf4>)
 80010f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80010f4:	4b2f      	ldr	r3, [pc, #188]	; (80011b4 <HAL_UART_MspInit+0xf4>)
 80010f6:	2101      	movs	r1, #1
 80010f8:	430a      	orrs	r2, r1
 80010fa:	62da      	str	r2, [r3, #44]	; 0x2c
 80010fc:	4b2d      	ldr	r3, [pc, #180]	; (80011b4 <HAL_UART_MspInit+0xf4>)
 80010fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001100:	2201      	movs	r2, #1
 8001102:	4013      	ands	r3, r2
 8001104:	613b      	str	r3, [r7, #16]
 8001106:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    PA11     ------> USART1_CTS
    PA12     ------> USART1_RTS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8001108:	193b      	adds	r3, r7, r4
 800110a:	22f0      	movs	r2, #240	; 0xf0
 800110c:	0152      	lsls	r2, r2, #5
 800110e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001110:	0021      	movs	r1, r4
 8001112:	187b      	adds	r3, r7, r1
 8001114:	2202      	movs	r2, #2
 8001116:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001118:	187b      	adds	r3, r7, r1
 800111a:	2200      	movs	r2, #0
 800111c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800111e:	187b      	adds	r3, r7, r1
 8001120:	2203      	movs	r2, #3
 8001122:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8001124:	187b      	adds	r3, r7, r1
 8001126:	2204      	movs	r2, #4
 8001128:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800112a:	187a      	adds	r2, r7, r1
 800112c:	23a0      	movs	r3, #160	; 0xa0
 800112e:	05db      	lsls	r3, r3, #23
 8001130:	0011      	movs	r1, r2
 8001132:	0018      	movs	r0, r3
 8001134:	f000 fac6 	bl	80016c4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001138:	e036      	b.n	80011a8 <HAL_UART_MspInit+0xe8>
  else if(huart->Instance==USART2)
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	4a1e      	ldr	r2, [pc, #120]	; (80011b8 <HAL_UART_MspInit+0xf8>)
 8001140:	4293      	cmp	r3, r2
 8001142:	d131      	bne.n	80011a8 <HAL_UART_MspInit+0xe8>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001144:	4b1b      	ldr	r3, [pc, #108]	; (80011b4 <HAL_UART_MspInit+0xf4>)
 8001146:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001148:	4b1a      	ldr	r3, [pc, #104]	; (80011b4 <HAL_UART_MspInit+0xf4>)
 800114a:	2180      	movs	r1, #128	; 0x80
 800114c:	0289      	lsls	r1, r1, #10
 800114e:	430a      	orrs	r2, r1
 8001150:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001152:	4b18      	ldr	r3, [pc, #96]	; (80011b4 <HAL_UART_MspInit+0xf4>)
 8001154:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001156:	4b17      	ldr	r3, [pc, #92]	; (80011b4 <HAL_UART_MspInit+0xf4>)
 8001158:	2101      	movs	r1, #1
 800115a:	430a      	orrs	r2, r1
 800115c:	62da      	str	r2, [r3, #44]	; 0x2c
 800115e:	4b15      	ldr	r3, [pc, #84]	; (80011b4 <HAL_UART_MspInit+0xf4>)
 8001160:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001162:	2201      	movs	r2, #1
 8001164:	4013      	ands	r3, r2
 8001166:	60fb      	str	r3, [r7, #12]
 8001168:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800116a:	2114      	movs	r1, #20
 800116c:	187b      	adds	r3, r7, r1
 800116e:	220c      	movs	r2, #12
 8001170:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001172:	187b      	adds	r3, r7, r1
 8001174:	2202      	movs	r2, #2
 8001176:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001178:	187b      	adds	r3, r7, r1
 800117a:	2200      	movs	r2, #0
 800117c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800117e:	187b      	adds	r3, r7, r1
 8001180:	2203      	movs	r2, #3
 8001182:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 8001184:	187b      	adds	r3, r7, r1
 8001186:	2204      	movs	r2, #4
 8001188:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800118a:	187a      	adds	r2, r7, r1
 800118c:	23a0      	movs	r3, #160	; 0xa0
 800118e:	05db      	lsls	r3, r3, #23
 8001190:	0011      	movs	r1, r2
 8001192:	0018      	movs	r0, r3
 8001194:	f000 fa96 	bl	80016c4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001198:	2200      	movs	r2, #0
 800119a:	2100      	movs	r1, #0
 800119c:	201c      	movs	r0, #28
 800119e:	f000 f9d7 	bl	8001550 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80011a2:	201c      	movs	r0, #28
 80011a4:	f000 f9e9 	bl	800157a <HAL_NVIC_EnableIRQ>
}
 80011a8:	46c0      	nop			; (mov r8, r8)
 80011aa:	46bd      	mov	sp, r7
 80011ac:	b00b      	add	sp, #44	; 0x2c
 80011ae:	bd90      	pop	{r4, r7, pc}
 80011b0:	40013800 	.word	0x40013800
 80011b4:	40021000 	.word	0x40021000
 80011b8:	40004400 	.word	0x40004400

080011bc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80011c0:	e7fe      	b.n	80011c0 <NMI_Handler+0x4>

080011c2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80011c2:	b580      	push	{r7, lr}
 80011c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80011c6:	e7fe      	b.n	80011c6 <HardFault_Handler+0x4>

080011c8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80011cc:	46c0      	nop			; (mov r8, r8)
 80011ce:	46bd      	mov	sp, r7
 80011d0:	bd80      	pop	{r7, pc}

080011d2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80011d2:	b580      	push	{r7, lr}
 80011d4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80011d6:	46c0      	nop			; (mov r8, r8)
 80011d8:	46bd      	mov	sp, r7
 80011da:	bd80      	pop	{r7, pc}

080011dc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80011e0:	f000 f8ca 	bl	8001378 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80011e4:	46c0      	nop			; (mov r8, r8)
 80011e6:	46bd      	mov	sp, r7
 80011e8:	bd80      	pop	{r7, pc}
	...

080011ec <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 80011ec:	b580      	push	{r7, lr}
 80011ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80011f0:	4b03      	ldr	r3, [pc, #12]	; (8001200 <USART2_IRQHandler+0x14>)
 80011f2:	0018      	movs	r0, r3
 80011f4:	f001 fca8 	bl	8002b48 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80011f8:	46c0      	nop			; (mov r8, r8)
 80011fa:	46bd      	mov	sp, r7
 80011fc:	bd80      	pop	{r7, pc}
 80011fe:	46c0      	nop			; (mov r8, r8)
 8001200:	200001ac 	.word	0x200001ac

08001204 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001204:	b580      	push	{r7, lr}
 8001206:	b086      	sub	sp, #24
 8001208:	af00      	add	r7, sp, #0
 800120a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800120c:	4a14      	ldr	r2, [pc, #80]	; (8001260 <_sbrk+0x5c>)
 800120e:	4b15      	ldr	r3, [pc, #84]	; (8001264 <_sbrk+0x60>)
 8001210:	1ad3      	subs	r3, r2, r3
 8001212:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001214:	697b      	ldr	r3, [r7, #20]
 8001216:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001218:	4b13      	ldr	r3, [pc, #76]	; (8001268 <_sbrk+0x64>)
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	2b00      	cmp	r3, #0
 800121e:	d102      	bne.n	8001226 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001220:	4b11      	ldr	r3, [pc, #68]	; (8001268 <_sbrk+0x64>)
 8001222:	4a12      	ldr	r2, [pc, #72]	; (800126c <_sbrk+0x68>)
 8001224:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001226:	4b10      	ldr	r3, [pc, #64]	; (8001268 <_sbrk+0x64>)
 8001228:	681a      	ldr	r2, [r3, #0]
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	18d3      	adds	r3, r2, r3
 800122e:	693a      	ldr	r2, [r7, #16]
 8001230:	429a      	cmp	r2, r3
 8001232:	d207      	bcs.n	8001244 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001234:	f002 fc66 	bl	8003b04 <__errno>
 8001238:	0003      	movs	r3, r0
 800123a:	220c      	movs	r2, #12
 800123c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800123e:	2301      	movs	r3, #1
 8001240:	425b      	negs	r3, r3
 8001242:	e009      	b.n	8001258 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001244:	4b08      	ldr	r3, [pc, #32]	; (8001268 <_sbrk+0x64>)
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800124a:	4b07      	ldr	r3, [pc, #28]	; (8001268 <_sbrk+0x64>)
 800124c:	681a      	ldr	r2, [r3, #0]
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	18d2      	adds	r2, r2, r3
 8001252:	4b05      	ldr	r3, [pc, #20]	; (8001268 <_sbrk+0x64>)
 8001254:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8001256:	68fb      	ldr	r3, [r7, #12]
}
 8001258:	0018      	movs	r0, r3
 800125a:	46bd      	mov	sp, r7
 800125c:	b006      	add	sp, #24
 800125e:	bd80      	pop	{r7, pc}
 8001260:	20002000 	.word	0x20002000
 8001264:	00000400 	.word	0x00000400
 8001268:	20000114 	.word	0x20000114
 800126c:	200002a0 	.word	0x200002a0

08001270 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001274:	46c0      	nop			; (mov r8, r8)
 8001276:	46bd      	mov	sp, r7
 8001278:	bd80      	pop	{r7, pc}
	...

0800127c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 800127c:	480d      	ldr	r0, [pc, #52]	; (80012b4 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 800127e:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001280:	480d      	ldr	r0, [pc, #52]	; (80012b8 <LoopForever+0x6>)
  ldr r1, =_edata
 8001282:	490e      	ldr	r1, [pc, #56]	; (80012bc <LoopForever+0xa>)
  ldr r2, =_sidata
 8001284:	4a0e      	ldr	r2, [pc, #56]	; (80012c0 <LoopForever+0xe>)
  movs r3, #0
 8001286:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001288:	e002      	b.n	8001290 <LoopCopyDataInit>

0800128a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800128a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800128c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800128e:	3304      	adds	r3, #4

08001290 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001290:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001292:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001294:	d3f9      	bcc.n	800128a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001296:	4a0b      	ldr	r2, [pc, #44]	; (80012c4 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001298:	4c0b      	ldr	r4, [pc, #44]	; (80012c8 <LoopForever+0x16>)
  movs r3, #0
 800129a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800129c:	e001      	b.n	80012a2 <LoopFillZerobss>

0800129e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800129e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80012a0:	3204      	adds	r2, #4

080012a2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80012a2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80012a4:	d3fb      	bcc.n	800129e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 80012a6:	f7ff ffe3 	bl	8001270 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80012aa:	f002 fc31 	bl	8003b10 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80012ae:	f7ff fcad 	bl	8000c0c <main>

080012b2 <LoopForever>:

LoopForever:
    b LoopForever
 80012b2:	e7fe      	b.n	80012b2 <LoopForever>
   ldr   r0, =_estack
 80012b4:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 80012b8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80012bc:	200000f8 	.word	0x200000f8
  ldr r2, =_sidata
 80012c0:	08004560 	.word	0x08004560
  ldr r2, =_sbss
 80012c4:	200000f8 	.word	0x200000f8
  ldr r4, =_ebss
 80012c8:	200002a0 	.word	0x200002a0

080012cc <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80012cc:	e7fe      	b.n	80012cc <ADC1_COMP_IRQHandler>
	...

080012d0 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b082      	sub	sp, #8
 80012d4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80012d6:	1dfb      	adds	r3, r7, #7
 80012d8:	2200      	movs	r2, #0
 80012da:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 80012dc:	4b0b      	ldr	r3, [pc, #44]	; (800130c <HAL_Init+0x3c>)
 80012de:	681a      	ldr	r2, [r3, #0]
 80012e0:	4b0a      	ldr	r3, [pc, #40]	; (800130c <HAL_Init+0x3c>)
 80012e2:	2140      	movs	r1, #64	; 0x40
 80012e4:	430a      	orrs	r2, r1
 80012e6:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80012e8:	2003      	movs	r0, #3
 80012ea:	f000 f811 	bl	8001310 <HAL_InitTick>
 80012ee:	1e03      	subs	r3, r0, #0
 80012f0:	d003      	beq.n	80012fa <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 80012f2:	1dfb      	adds	r3, r7, #7
 80012f4:	2201      	movs	r2, #1
 80012f6:	701a      	strb	r2, [r3, #0]
 80012f8:	e001      	b.n	80012fe <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80012fa:	f7ff fecd 	bl	8001098 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80012fe:	1dfb      	adds	r3, r7, #7
 8001300:	781b      	ldrb	r3, [r3, #0]
}
 8001302:	0018      	movs	r0, r3
 8001304:	46bd      	mov	sp, r7
 8001306:	b002      	add	sp, #8
 8001308:	bd80      	pop	{r7, pc}
 800130a:	46c0      	nop			; (mov r8, r8)
 800130c:	40022000 	.word	0x40022000

08001310 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001310:	b590      	push	{r4, r7, lr}
 8001312:	b083      	sub	sp, #12
 8001314:	af00      	add	r7, sp, #0
 8001316:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001318:	4b14      	ldr	r3, [pc, #80]	; (800136c <HAL_InitTick+0x5c>)
 800131a:	681c      	ldr	r4, [r3, #0]
 800131c:	4b14      	ldr	r3, [pc, #80]	; (8001370 <HAL_InitTick+0x60>)
 800131e:	781b      	ldrb	r3, [r3, #0]
 8001320:	0019      	movs	r1, r3
 8001322:	23fa      	movs	r3, #250	; 0xfa
 8001324:	0098      	lsls	r0, r3, #2
 8001326:	f7fe ff01 	bl	800012c <__udivsi3>
 800132a:	0003      	movs	r3, r0
 800132c:	0019      	movs	r1, r3
 800132e:	0020      	movs	r0, r4
 8001330:	f7fe fefc 	bl	800012c <__udivsi3>
 8001334:	0003      	movs	r3, r0
 8001336:	0018      	movs	r0, r3
 8001338:	f000 f92f 	bl	800159a <HAL_SYSTICK_Config>
 800133c:	1e03      	subs	r3, r0, #0
 800133e:	d001      	beq.n	8001344 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8001340:	2301      	movs	r3, #1
 8001342:	e00f      	b.n	8001364 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	2b03      	cmp	r3, #3
 8001348:	d80b      	bhi.n	8001362 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800134a:	6879      	ldr	r1, [r7, #4]
 800134c:	2301      	movs	r3, #1
 800134e:	425b      	negs	r3, r3
 8001350:	2200      	movs	r2, #0
 8001352:	0018      	movs	r0, r3
 8001354:	f000 f8fc 	bl	8001550 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001358:	4b06      	ldr	r3, [pc, #24]	; (8001374 <HAL_InitTick+0x64>)
 800135a:	687a      	ldr	r2, [r7, #4]
 800135c:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800135e:	2300      	movs	r3, #0
 8001360:	e000      	b.n	8001364 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8001362:	2301      	movs	r3, #1
}
 8001364:	0018      	movs	r0, r3
 8001366:	46bd      	mov	sp, r7
 8001368:	b003      	add	sp, #12
 800136a:	bd90      	pop	{r4, r7, pc}
 800136c:	20000088 	.word	0x20000088
 8001370:	20000090 	.word	0x20000090
 8001374:	2000008c 	.word	0x2000008c

08001378 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001378:	b580      	push	{r7, lr}
 800137a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800137c:	4b05      	ldr	r3, [pc, #20]	; (8001394 <HAL_IncTick+0x1c>)
 800137e:	781b      	ldrb	r3, [r3, #0]
 8001380:	001a      	movs	r2, r3
 8001382:	4b05      	ldr	r3, [pc, #20]	; (8001398 <HAL_IncTick+0x20>)
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	18d2      	adds	r2, r2, r3
 8001388:	4b03      	ldr	r3, [pc, #12]	; (8001398 <HAL_IncTick+0x20>)
 800138a:	601a      	str	r2, [r3, #0]
}
 800138c:	46c0      	nop			; (mov r8, r8)
 800138e:	46bd      	mov	sp, r7
 8001390:	bd80      	pop	{r7, pc}
 8001392:	46c0      	nop			; (mov r8, r8)
 8001394:	20000090 	.word	0x20000090
 8001398:	2000029c 	.word	0x2000029c

0800139c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800139c:	b580      	push	{r7, lr}
 800139e:	af00      	add	r7, sp, #0
  return uwTick;
 80013a0:	4b02      	ldr	r3, [pc, #8]	; (80013ac <HAL_GetTick+0x10>)
 80013a2:	681b      	ldr	r3, [r3, #0]
}
 80013a4:	0018      	movs	r0, r3
 80013a6:	46bd      	mov	sp, r7
 80013a8:	bd80      	pop	{r7, pc}
 80013aa:	46c0      	nop			; (mov r8, r8)
 80013ac:	2000029c 	.word	0x2000029c

080013b0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	b084      	sub	sp, #16
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80013b8:	f7ff fff0 	bl	800139c <HAL_GetTick>
 80013bc:	0003      	movs	r3, r0
 80013be:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80013c4:	68fb      	ldr	r3, [r7, #12]
 80013c6:	3301      	adds	r3, #1
 80013c8:	d005      	beq.n	80013d6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80013ca:	4b0a      	ldr	r3, [pc, #40]	; (80013f4 <HAL_Delay+0x44>)
 80013cc:	781b      	ldrb	r3, [r3, #0]
 80013ce:	001a      	movs	r2, r3
 80013d0:	68fb      	ldr	r3, [r7, #12]
 80013d2:	189b      	adds	r3, r3, r2
 80013d4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80013d6:	46c0      	nop			; (mov r8, r8)
 80013d8:	f7ff ffe0 	bl	800139c <HAL_GetTick>
 80013dc:	0002      	movs	r2, r0
 80013de:	68bb      	ldr	r3, [r7, #8]
 80013e0:	1ad3      	subs	r3, r2, r3
 80013e2:	68fa      	ldr	r2, [r7, #12]
 80013e4:	429a      	cmp	r2, r3
 80013e6:	d8f7      	bhi.n	80013d8 <HAL_Delay+0x28>
  {
  }
}
 80013e8:	46c0      	nop			; (mov r8, r8)
 80013ea:	46c0      	nop			; (mov r8, r8)
 80013ec:	46bd      	mov	sp, r7
 80013ee:	b004      	add	sp, #16
 80013f0:	bd80      	pop	{r7, pc}
 80013f2:	46c0      	nop			; (mov r8, r8)
 80013f4:	20000090 	.word	0x20000090

080013f8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80013f8:	b580      	push	{r7, lr}
 80013fa:	b082      	sub	sp, #8
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	0002      	movs	r2, r0
 8001400:	1dfb      	adds	r3, r7, #7
 8001402:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001404:	1dfb      	adds	r3, r7, #7
 8001406:	781b      	ldrb	r3, [r3, #0]
 8001408:	2b7f      	cmp	r3, #127	; 0x7f
 800140a:	d809      	bhi.n	8001420 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800140c:	1dfb      	adds	r3, r7, #7
 800140e:	781b      	ldrb	r3, [r3, #0]
 8001410:	001a      	movs	r2, r3
 8001412:	231f      	movs	r3, #31
 8001414:	401a      	ands	r2, r3
 8001416:	4b04      	ldr	r3, [pc, #16]	; (8001428 <__NVIC_EnableIRQ+0x30>)
 8001418:	2101      	movs	r1, #1
 800141a:	4091      	lsls	r1, r2
 800141c:	000a      	movs	r2, r1
 800141e:	601a      	str	r2, [r3, #0]
  }
}
 8001420:	46c0      	nop			; (mov r8, r8)
 8001422:	46bd      	mov	sp, r7
 8001424:	b002      	add	sp, #8
 8001426:	bd80      	pop	{r7, pc}
 8001428:	e000e100 	.word	0xe000e100

0800142c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800142c:	b590      	push	{r4, r7, lr}
 800142e:	b083      	sub	sp, #12
 8001430:	af00      	add	r7, sp, #0
 8001432:	0002      	movs	r2, r0
 8001434:	6039      	str	r1, [r7, #0]
 8001436:	1dfb      	adds	r3, r7, #7
 8001438:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800143a:	1dfb      	adds	r3, r7, #7
 800143c:	781b      	ldrb	r3, [r3, #0]
 800143e:	2b7f      	cmp	r3, #127	; 0x7f
 8001440:	d828      	bhi.n	8001494 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001442:	4a2f      	ldr	r2, [pc, #188]	; (8001500 <__NVIC_SetPriority+0xd4>)
 8001444:	1dfb      	adds	r3, r7, #7
 8001446:	781b      	ldrb	r3, [r3, #0]
 8001448:	b25b      	sxtb	r3, r3
 800144a:	089b      	lsrs	r3, r3, #2
 800144c:	33c0      	adds	r3, #192	; 0xc0
 800144e:	009b      	lsls	r3, r3, #2
 8001450:	589b      	ldr	r3, [r3, r2]
 8001452:	1dfa      	adds	r2, r7, #7
 8001454:	7812      	ldrb	r2, [r2, #0]
 8001456:	0011      	movs	r1, r2
 8001458:	2203      	movs	r2, #3
 800145a:	400a      	ands	r2, r1
 800145c:	00d2      	lsls	r2, r2, #3
 800145e:	21ff      	movs	r1, #255	; 0xff
 8001460:	4091      	lsls	r1, r2
 8001462:	000a      	movs	r2, r1
 8001464:	43d2      	mvns	r2, r2
 8001466:	401a      	ands	r2, r3
 8001468:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800146a:	683b      	ldr	r3, [r7, #0]
 800146c:	019b      	lsls	r3, r3, #6
 800146e:	22ff      	movs	r2, #255	; 0xff
 8001470:	401a      	ands	r2, r3
 8001472:	1dfb      	adds	r3, r7, #7
 8001474:	781b      	ldrb	r3, [r3, #0]
 8001476:	0018      	movs	r0, r3
 8001478:	2303      	movs	r3, #3
 800147a:	4003      	ands	r3, r0
 800147c:	00db      	lsls	r3, r3, #3
 800147e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001480:	481f      	ldr	r0, [pc, #124]	; (8001500 <__NVIC_SetPriority+0xd4>)
 8001482:	1dfb      	adds	r3, r7, #7
 8001484:	781b      	ldrb	r3, [r3, #0]
 8001486:	b25b      	sxtb	r3, r3
 8001488:	089b      	lsrs	r3, r3, #2
 800148a:	430a      	orrs	r2, r1
 800148c:	33c0      	adds	r3, #192	; 0xc0
 800148e:	009b      	lsls	r3, r3, #2
 8001490:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8001492:	e031      	b.n	80014f8 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001494:	4a1b      	ldr	r2, [pc, #108]	; (8001504 <__NVIC_SetPriority+0xd8>)
 8001496:	1dfb      	adds	r3, r7, #7
 8001498:	781b      	ldrb	r3, [r3, #0]
 800149a:	0019      	movs	r1, r3
 800149c:	230f      	movs	r3, #15
 800149e:	400b      	ands	r3, r1
 80014a0:	3b08      	subs	r3, #8
 80014a2:	089b      	lsrs	r3, r3, #2
 80014a4:	3306      	adds	r3, #6
 80014a6:	009b      	lsls	r3, r3, #2
 80014a8:	18d3      	adds	r3, r2, r3
 80014aa:	3304      	adds	r3, #4
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	1dfa      	adds	r2, r7, #7
 80014b0:	7812      	ldrb	r2, [r2, #0]
 80014b2:	0011      	movs	r1, r2
 80014b4:	2203      	movs	r2, #3
 80014b6:	400a      	ands	r2, r1
 80014b8:	00d2      	lsls	r2, r2, #3
 80014ba:	21ff      	movs	r1, #255	; 0xff
 80014bc:	4091      	lsls	r1, r2
 80014be:	000a      	movs	r2, r1
 80014c0:	43d2      	mvns	r2, r2
 80014c2:	401a      	ands	r2, r3
 80014c4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80014c6:	683b      	ldr	r3, [r7, #0]
 80014c8:	019b      	lsls	r3, r3, #6
 80014ca:	22ff      	movs	r2, #255	; 0xff
 80014cc:	401a      	ands	r2, r3
 80014ce:	1dfb      	adds	r3, r7, #7
 80014d0:	781b      	ldrb	r3, [r3, #0]
 80014d2:	0018      	movs	r0, r3
 80014d4:	2303      	movs	r3, #3
 80014d6:	4003      	ands	r3, r0
 80014d8:	00db      	lsls	r3, r3, #3
 80014da:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80014dc:	4809      	ldr	r0, [pc, #36]	; (8001504 <__NVIC_SetPriority+0xd8>)
 80014de:	1dfb      	adds	r3, r7, #7
 80014e0:	781b      	ldrb	r3, [r3, #0]
 80014e2:	001c      	movs	r4, r3
 80014e4:	230f      	movs	r3, #15
 80014e6:	4023      	ands	r3, r4
 80014e8:	3b08      	subs	r3, #8
 80014ea:	089b      	lsrs	r3, r3, #2
 80014ec:	430a      	orrs	r2, r1
 80014ee:	3306      	adds	r3, #6
 80014f0:	009b      	lsls	r3, r3, #2
 80014f2:	18c3      	adds	r3, r0, r3
 80014f4:	3304      	adds	r3, #4
 80014f6:	601a      	str	r2, [r3, #0]
}
 80014f8:	46c0      	nop			; (mov r8, r8)
 80014fa:	46bd      	mov	sp, r7
 80014fc:	b003      	add	sp, #12
 80014fe:	bd90      	pop	{r4, r7, pc}
 8001500:	e000e100 	.word	0xe000e100
 8001504:	e000ed00 	.word	0xe000ed00

08001508 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001508:	b580      	push	{r7, lr}
 800150a:	b082      	sub	sp, #8
 800150c:	af00      	add	r7, sp, #0
 800150e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	1e5a      	subs	r2, r3, #1
 8001514:	2380      	movs	r3, #128	; 0x80
 8001516:	045b      	lsls	r3, r3, #17
 8001518:	429a      	cmp	r2, r3
 800151a:	d301      	bcc.n	8001520 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 800151c:	2301      	movs	r3, #1
 800151e:	e010      	b.n	8001542 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001520:	4b0a      	ldr	r3, [pc, #40]	; (800154c <SysTick_Config+0x44>)
 8001522:	687a      	ldr	r2, [r7, #4]
 8001524:	3a01      	subs	r2, #1
 8001526:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001528:	2301      	movs	r3, #1
 800152a:	425b      	negs	r3, r3
 800152c:	2103      	movs	r1, #3
 800152e:	0018      	movs	r0, r3
 8001530:	f7ff ff7c 	bl	800142c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001534:	4b05      	ldr	r3, [pc, #20]	; (800154c <SysTick_Config+0x44>)
 8001536:	2200      	movs	r2, #0
 8001538:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800153a:	4b04      	ldr	r3, [pc, #16]	; (800154c <SysTick_Config+0x44>)
 800153c:	2207      	movs	r2, #7
 800153e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001540:	2300      	movs	r3, #0
}
 8001542:	0018      	movs	r0, r3
 8001544:	46bd      	mov	sp, r7
 8001546:	b002      	add	sp, #8
 8001548:	bd80      	pop	{r7, pc}
 800154a:	46c0      	nop			; (mov r8, r8)
 800154c:	e000e010 	.word	0xe000e010

08001550 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001550:	b580      	push	{r7, lr}
 8001552:	b084      	sub	sp, #16
 8001554:	af00      	add	r7, sp, #0
 8001556:	60b9      	str	r1, [r7, #8]
 8001558:	607a      	str	r2, [r7, #4]
 800155a:	210f      	movs	r1, #15
 800155c:	187b      	adds	r3, r7, r1
 800155e:	1c02      	adds	r2, r0, #0
 8001560:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8001562:	68ba      	ldr	r2, [r7, #8]
 8001564:	187b      	adds	r3, r7, r1
 8001566:	781b      	ldrb	r3, [r3, #0]
 8001568:	b25b      	sxtb	r3, r3
 800156a:	0011      	movs	r1, r2
 800156c:	0018      	movs	r0, r3
 800156e:	f7ff ff5d 	bl	800142c <__NVIC_SetPriority>
}
 8001572:	46c0      	nop			; (mov r8, r8)
 8001574:	46bd      	mov	sp, r7
 8001576:	b004      	add	sp, #16
 8001578:	bd80      	pop	{r7, pc}

0800157a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800157a:	b580      	push	{r7, lr}
 800157c:	b082      	sub	sp, #8
 800157e:	af00      	add	r7, sp, #0
 8001580:	0002      	movs	r2, r0
 8001582:	1dfb      	adds	r3, r7, #7
 8001584:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001586:	1dfb      	adds	r3, r7, #7
 8001588:	781b      	ldrb	r3, [r3, #0]
 800158a:	b25b      	sxtb	r3, r3
 800158c:	0018      	movs	r0, r3
 800158e:	f7ff ff33 	bl	80013f8 <__NVIC_EnableIRQ>
}
 8001592:	46c0      	nop			; (mov r8, r8)
 8001594:	46bd      	mov	sp, r7
 8001596:	b002      	add	sp, #8
 8001598:	bd80      	pop	{r7, pc}

0800159a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800159a:	b580      	push	{r7, lr}
 800159c:	b082      	sub	sp, #8
 800159e:	af00      	add	r7, sp, #0
 80015a0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	0018      	movs	r0, r3
 80015a6:	f7ff ffaf 	bl	8001508 <SysTick_Config>
 80015aa:	0003      	movs	r3, r0
}
 80015ac:	0018      	movs	r0, r3
 80015ae:	46bd      	mov	sp, r7
 80015b0:	b002      	add	sp, #8
 80015b2:	bd80      	pop	{r7, pc}

080015b4 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80015b4:	b580      	push	{r7, lr}
 80015b6:	b084      	sub	sp, #16
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80015bc:	230f      	movs	r3, #15
 80015be:	18fb      	adds	r3, r7, r3
 80015c0:	2200      	movs	r2, #0
 80015c2:	701a      	strb	r2, [r3, #0]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	2225      	movs	r2, #37	; 0x25
 80015c8:	5c9b      	ldrb	r3, [r3, r2]
 80015ca:	b2db      	uxtb	r3, r3
 80015cc:	2b02      	cmp	r3, #2
 80015ce:	d008      	beq.n	80015e2 <HAL_DMA_Abort+0x2e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	2204      	movs	r2, #4
 80015d4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	2224      	movs	r2, #36	; 0x24
 80015da:	2100      	movs	r1, #0
 80015dc:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 80015de:	2301      	movs	r3, #1
 80015e0:	e024      	b.n	800162c <HAL_DMA_Abort+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	681a      	ldr	r2, [r3, #0]
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	210e      	movs	r1, #14
 80015ee:	438a      	bics	r2, r1
 80015f0:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	681a      	ldr	r2, [r3, #0]
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	2101      	movs	r1, #1
 80015fe:	438a      	bics	r2, r1
 8001600:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001606:	221c      	movs	r2, #28
 8001608:	401a      	ands	r2, r3
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800160e:	2101      	movs	r1, #1
 8001610:	4091      	lsls	r1, r2
 8001612:	000a      	movs	r2, r1
 8001614:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	2225      	movs	r2, #37	; 0x25
 800161a:	2101      	movs	r1, #1
 800161c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	2224      	movs	r2, #36	; 0x24
 8001622:	2100      	movs	r1, #0
 8001624:	5499      	strb	r1, [r3, r2]

    return status;
 8001626:	230f      	movs	r3, #15
 8001628:	18fb      	adds	r3, r7, r3
 800162a:	781b      	ldrb	r3, [r3, #0]
  }
}
 800162c:	0018      	movs	r0, r3
 800162e:	46bd      	mov	sp, r7
 8001630:	b004      	add	sp, #16
 8001632:	bd80      	pop	{r7, pc}

08001634 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001634:	b580      	push	{r7, lr}
 8001636:	b084      	sub	sp, #16
 8001638:	af00      	add	r7, sp, #0
 800163a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800163c:	210f      	movs	r1, #15
 800163e:	187b      	adds	r3, r7, r1
 8001640:	2200      	movs	r2, #0
 8001642:	701a      	strb	r2, [r3, #0]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	2225      	movs	r2, #37	; 0x25
 8001648:	5c9b      	ldrb	r3, [r3, r2]
 800164a:	b2db      	uxtb	r3, r3
 800164c:	2b02      	cmp	r3, #2
 800164e:	d006      	beq.n	800165e <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	2204      	movs	r2, #4
 8001654:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8001656:	187b      	adds	r3, r7, r1
 8001658:	2201      	movs	r2, #1
 800165a:	701a      	strb	r2, [r3, #0]
 800165c:	e02a      	b.n	80016b4 <HAL_DMA_Abort_IT+0x80>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	681a      	ldr	r2, [r3, #0]
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	210e      	movs	r1, #14
 800166a:	438a      	bics	r2, r1
 800166c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	681a      	ldr	r2, [r3, #0]
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	2101      	movs	r1, #1
 800167a:	438a      	bics	r2, r1
 800167c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001682:	221c      	movs	r2, #28
 8001684:	401a      	ands	r2, r3
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800168a:	2101      	movs	r1, #1
 800168c:	4091      	lsls	r1, r2
 800168e:	000a      	movs	r2, r1
 8001690:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	2225      	movs	r2, #37	; 0x25
 8001696:	2101      	movs	r1, #1
 8001698:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	2224      	movs	r2, #36	; 0x24
 800169e:	2100      	movs	r1, #0
 80016a0:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d004      	beq.n	80016b4 <HAL_DMA_Abort_IT+0x80>
    {
      hdma->XferAbortCallback(hdma);
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80016ae:	687a      	ldr	r2, [r7, #4]
 80016b0:	0010      	movs	r0, r2
 80016b2:	4798      	blx	r3
    }
  }
  return status;
 80016b4:	230f      	movs	r3, #15
 80016b6:	18fb      	adds	r3, r7, r3
 80016b8:	781b      	ldrb	r3, [r3, #0]
}
 80016ba:	0018      	movs	r0, r3
 80016bc:	46bd      	mov	sp, r7
 80016be:	b004      	add	sp, #16
 80016c0:	bd80      	pop	{r7, pc}
	...

080016c4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	b086      	sub	sp, #24
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	6078      	str	r0, [r7, #4]
 80016cc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80016ce:	2300      	movs	r3, #0
 80016d0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80016d2:	2300      	movs	r3, #0
 80016d4:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 80016d6:	2300      	movs	r3, #0
 80016d8:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 80016da:	e14f      	b.n	800197c <HAL_GPIO_Init+0x2b8>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80016dc:	683b      	ldr	r3, [r7, #0]
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	2101      	movs	r1, #1
 80016e2:	697a      	ldr	r2, [r7, #20]
 80016e4:	4091      	lsls	r1, r2
 80016e6:	000a      	movs	r2, r1
 80016e8:	4013      	ands	r3, r2
 80016ea:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 80016ec:	68fb      	ldr	r3, [r7, #12]
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d100      	bne.n	80016f4 <HAL_GPIO_Init+0x30>
 80016f2:	e140      	b.n	8001976 <HAL_GPIO_Init+0x2b2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80016f4:	683b      	ldr	r3, [r7, #0]
 80016f6:	685b      	ldr	r3, [r3, #4]
 80016f8:	2203      	movs	r2, #3
 80016fa:	4013      	ands	r3, r2
 80016fc:	2b01      	cmp	r3, #1
 80016fe:	d005      	beq.n	800170c <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001700:	683b      	ldr	r3, [r7, #0]
 8001702:	685b      	ldr	r3, [r3, #4]
 8001704:	2203      	movs	r2, #3
 8001706:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001708:	2b02      	cmp	r3, #2
 800170a:	d130      	bne.n	800176e <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	689b      	ldr	r3, [r3, #8]
 8001710:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8001712:	697b      	ldr	r3, [r7, #20]
 8001714:	005b      	lsls	r3, r3, #1
 8001716:	2203      	movs	r2, #3
 8001718:	409a      	lsls	r2, r3
 800171a:	0013      	movs	r3, r2
 800171c:	43da      	mvns	r2, r3
 800171e:	693b      	ldr	r3, [r7, #16]
 8001720:	4013      	ands	r3, r2
 8001722:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001724:	683b      	ldr	r3, [r7, #0]
 8001726:	68da      	ldr	r2, [r3, #12]
 8001728:	697b      	ldr	r3, [r7, #20]
 800172a:	005b      	lsls	r3, r3, #1
 800172c:	409a      	lsls	r2, r3
 800172e:	0013      	movs	r3, r2
 8001730:	693a      	ldr	r2, [r7, #16]
 8001732:	4313      	orrs	r3, r2
 8001734:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	693a      	ldr	r2, [r7, #16]
 800173a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	685b      	ldr	r3, [r3, #4]
 8001740:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001742:	2201      	movs	r2, #1
 8001744:	697b      	ldr	r3, [r7, #20]
 8001746:	409a      	lsls	r2, r3
 8001748:	0013      	movs	r3, r2
 800174a:	43da      	mvns	r2, r3
 800174c:	693b      	ldr	r3, [r7, #16]
 800174e:	4013      	ands	r3, r2
 8001750:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001752:	683b      	ldr	r3, [r7, #0]
 8001754:	685b      	ldr	r3, [r3, #4]
 8001756:	091b      	lsrs	r3, r3, #4
 8001758:	2201      	movs	r2, #1
 800175a:	401a      	ands	r2, r3
 800175c:	697b      	ldr	r3, [r7, #20]
 800175e:	409a      	lsls	r2, r3
 8001760:	0013      	movs	r3, r2
 8001762:	693a      	ldr	r2, [r7, #16]
 8001764:	4313      	orrs	r3, r2
 8001766:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	693a      	ldr	r2, [r7, #16]
 800176c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800176e:	683b      	ldr	r3, [r7, #0]
 8001770:	685b      	ldr	r3, [r3, #4]
 8001772:	2203      	movs	r2, #3
 8001774:	4013      	ands	r3, r2
 8001776:	2b03      	cmp	r3, #3
 8001778:	d017      	beq.n	80017aa <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	68db      	ldr	r3, [r3, #12]
 800177e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001780:	697b      	ldr	r3, [r7, #20]
 8001782:	005b      	lsls	r3, r3, #1
 8001784:	2203      	movs	r2, #3
 8001786:	409a      	lsls	r2, r3
 8001788:	0013      	movs	r3, r2
 800178a:	43da      	mvns	r2, r3
 800178c:	693b      	ldr	r3, [r7, #16]
 800178e:	4013      	ands	r3, r2
 8001790:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001792:	683b      	ldr	r3, [r7, #0]
 8001794:	689a      	ldr	r2, [r3, #8]
 8001796:	697b      	ldr	r3, [r7, #20]
 8001798:	005b      	lsls	r3, r3, #1
 800179a:	409a      	lsls	r2, r3
 800179c:	0013      	movs	r3, r2
 800179e:	693a      	ldr	r2, [r7, #16]
 80017a0:	4313      	orrs	r3, r2
 80017a2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	693a      	ldr	r2, [r7, #16]
 80017a8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80017aa:	683b      	ldr	r3, [r7, #0]
 80017ac:	685b      	ldr	r3, [r3, #4]
 80017ae:	2203      	movs	r2, #3
 80017b0:	4013      	ands	r3, r2
 80017b2:	2b02      	cmp	r3, #2
 80017b4:	d123      	bne.n	80017fe <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80017b6:	697b      	ldr	r3, [r7, #20]
 80017b8:	08da      	lsrs	r2, r3, #3
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	3208      	adds	r2, #8
 80017be:	0092      	lsls	r2, r2, #2
 80017c0:	58d3      	ldr	r3, [r2, r3]
 80017c2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 80017c4:	697b      	ldr	r3, [r7, #20]
 80017c6:	2207      	movs	r2, #7
 80017c8:	4013      	ands	r3, r2
 80017ca:	009b      	lsls	r3, r3, #2
 80017cc:	220f      	movs	r2, #15
 80017ce:	409a      	lsls	r2, r3
 80017d0:	0013      	movs	r3, r2
 80017d2:	43da      	mvns	r2, r3
 80017d4:	693b      	ldr	r3, [r7, #16]
 80017d6:	4013      	ands	r3, r2
 80017d8:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 80017da:	683b      	ldr	r3, [r7, #0]
 80017dc:	691a      	ldr	r2, [r3, #16]
 80017de:	697b      	ldr	r3, [r7, #20]
 80017e0:	2107      	movs	r1, #7
 80017e2:	400b      	ands	r3, r1
 80017e4:	009b      	lsls	r3, r3, #2
 80017e6:	409a      	lsls	r2, r3
 80017e8:	0013      	movs	r3, r2
 80017ea:	693a      	ldr	r2, [r7, #16]
 80017ec:	4313      	orrs	r3, r2
 80017ee:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80017f0:	697b      	ldr	r3, [r7, #20]
 80017f2:	08da      	lsrs	r2, r3, #3
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	3208      	adds	r2, #8
 80017f8:	0092      	lsls	r2, r2, #2
 80017fa:	6939      	ldr	r1, [r7, #16]
 80017fc:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001804:	697b      	ldr	r3, [r7, #20]
 8001806:	005b      	lsls	r3, r3, #1
 8001808:	2203      	movs	r2, #3
 800180a:	409a      	lsls	r2, r3
 800180c:	0013      	movs	r3, r2
 800180e:	43da      	mvns	r2, r3
 8001810:	693b      	ldr	r3, [r7, #16]
 8001812:	4013      	ands	r3, r2
 8001814:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001816:	683b      	ldr	r3, [r7, #0]
 8001818:	685b      	ldr	r3, [r3, #4]
 800181a:	2203      	movs	r2, #3
 800181c:	401a      	ands	r2, r3
 800181e:	697b      	ldr	r3, [r7, #20]
 8001820:	005b      	lsls	r3, r3, #1
 8001822:	409a      	lsls	r2, r3
 8001824:	0013      	movs	r3, r2
 8001826:	693a      	ldr	r2, [r7, #16]
 8001828:	4313      	orrs	r3, r2
 800182a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	693a      	ldr	r2, [r7, #16]
 8001830:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001832:	683b      	ldr	r3, [r7, #0]
 8001834:	685a      	ldr	r2, [r3, #4]
 8001836:	23c0      	movs	r3, #192	; 0xc0
 8001838:	029b      	lsls	r3, r3, #10
 800183a:	4013      	ands	r3, r2
 800183c:	d100      	bne.n	8001840 <HAL_GPIO_Init+0x17c>
 800183e:	e09a      	b.n	8001976 <HAL_GPIO_Init+0x2b2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001840:	4b54      	ldr	r3, [pc, #336]	; (8001994 <HAL_GPIO_Init+0x2d0>)
 8001842:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001844:	4b53      	ldr	r3, [pc, #332]	; (8001994 <HAL_GPIO_Init+0x2d0>)
 8001846:	2101      	movs	r1, #1
 8001848:	430a      	orrs	r2, r1
 800184a:	635a      	str	r2, [r3, #52]	; 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 800184c:	4a52      	ldr	r2, [pc, #328]	; (8001998 <HAL_GPIO_Init+0x2d4>)
 800184e:	697b      	ldr	r3, [r7, #20]
 8001850:	089b      	lsrs	r3, r3, #2
 8001852:	3302      	adds	r3, #2
 8001854:	009b      	lsls	r3, r3, #2
 8001856:	589b      	ldr	r3, [r3, r2]
 8001858:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 800185a:	697b      	ldr	r3, [r7, #20]
 800185c:	2203      	movs	r2, #3
 800185e:	4013      	ands	r3, r2
 8001860:	009b      	lsls	r3, r3, #2
 8001862:	220f      	movs	r2, #15
 8001864:	409a      	lsls	r2, r3
 8001866:	0013      	movs	r3, r2
 8001868:	43da      	mvns	r2, r3
 800186a:	693b      	ldr	r3, [r7, #16]
 800186c:	4013      	ands	r3, r2
 800186e:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8001870:	687a      	ldr	r2, [r7, #4]
 8001872:	23a0      	movs	r3, #160	; 0xa0
 8001874:	05db      	lsls	r3, r3, #23
 8001876:	429a      	cmp	r2, r3
 8001878:	d019      	beq.n	80018ae <HAL_GPIO_Init+0x1ea>
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	4a47      	ldr	r2, [pc, #284]	; (800199c <HAL_GPIO_Init+0x2d8>)
 800187e:	4293      	cmp	r3, r2
 8001880:	d013      	beq.n	80018aa <HAL_GPIO_Init+0x1e6>
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	4a46      	ldr	r2, [pc, #280]	; (80019a0 <HAL_GPIO_Init+0x2dc>)
 8001886:	4293      	cmp	r3, r2
 8001888:	d00d      	beq.n	80018a6 <HAL_GPIO_Init+0x1e2>
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	4a45      	ldr	r2, [pc, #276]	; (80019a4 <HAL_GPIO_Init+0x2e0>)
 800188e:	4293      	cmp	r3, r2
 8001890:	d007      	beq.n	80018a2 <HAL_GPIO_Init+0x1de>
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	4a44      	ldr	r2, [pc, #272]	; (80019a8 <HAL_GPIO_Init+0x2e4>)
 8001896:	4293      	cmp	r3, r2
 8001898:	d101      	bne.n	800189e <HAL_GPIO_Init+0x1da>
 800189a:	2305      	movs	r3, #5
 800189c:	e008      	b.n	80018b0 <HAL_GPIO_Init+0x1ec>
 800189e:	2306      	movs	r3, #6
 80018a0:	e006      	b.n	80018b0 <HAL_GPIO_Init+0x1ec>
 80018a2:	2303      	movs	r3, #3
 80018a4:	e004      	b.n	80018b0 <HAL_GPIO_Init+0x1ec>
 80018a6:	2302      	movs	r3, #2
 80018a8:	e002      	b.n	80018b0 <HAL_GPIO_Init+0x1ec>
 80018aa:	2301      	movs	r3, #1
 80018ac:	e000      	b.n	80018b0 <HAL_GPIO_Init+0x1ec>
 80018ae:	2300      	movs	r3, #0
 80018b0:	697a      	ldr	r2, [r7, #20]
 80018b2:	2103      	movs	r1, #3
 80018b4:	400a      	ands	r2, r1
 80018b6:	0092      	lsls	r2, r2, #2
 80018b8:	4093      	lsls	r3, r2
 80018ba:	693a      	ldr	r2, [r7, #16]
 80018bc:	4313      	orrs	r3, r2
 80018be:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80018c0:	4935      	ldr	r1, [pc, #212]	; (8001998 <HAL_GPIO_Init+0x2d4>)
 80018c2:	697b      	ldr	r3, [r7, #20]
 80018c4:	089b      	lsrs	r3, r3, #2
 80018c6:	3302      	adds	r3, #2
 80018c8:	009b      	lsls	r3, r3, #2
 80018ca:	693a      	ldr	r2, [r7, #16]
 80018cc:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80018ce:	4b37      	ldr	r3, [pc, #220]	; (80019ac <HAL_GPIO_Init+0x2e8>)
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80018d4:	68fb      	ldr	r3, [r7, #12]
 80018d6:	43da      	mvns	r2, r3
 80018d8:	693b      	ldr	r3, [r7, #16]
 80018da:	4013      	ands	r3, r2
 80018dc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80018de:	683b      	ldr	r3, [r7, #0]
 80018e0:	685a      	ldr	r2, [r3, #4]
 80018e2:	2380      	movs	r3, #128	; 0x80
 80018e4:	025b      	lsls	r3, r3, #9
 80018e6:	4013      	ands	r3, r2
 80018e8:	d003      	beq.n	80018f2 <HAL_GPIO_Init+0x22e>
        {
          temp |= iocurrent;
 80018ea:	693a      	ldr	r2, [r7, #16]
 80018ec:	68fb      	ldr	r3, [r7, #12]
 80018ee:	4313      	orrs	r3, r2
 80018f0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80018f2:	4b2e      	ldr	r3, [pc, #184]	; (80019ac <HAL_GPIO_Init+0x2e8>)
 80018f4:	693a      	ldr	r2, [r7, #16]
 80018f6:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 80018f8:	4b2c      	ldr	r3, [pc, #176]	; (80019ac <HAL_GPIO_Init+0x2e8>)
 80018fa:	685b      	ldr	r3, [r3, #4]
 80018fc:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80018fe:	68fb      	ldr	r3, [r7, #12]
 8001900:	43da      	mvns	r2, r3
 8001902:	693b      	ldr	r3, [r7, #16]
 8001904:	4013      	ands	r3, r2
 8001906:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001908:	683b      	ldr	r3, [r7, #0]
 800190a:	685a      	ldr	r2, [r3, #4]
 800190c:	2380      	movs	r3, #128	; 0x80
 800190e:	029b      	lsls	r3, r3, #10
 8001910:	4013      	ands	r3, r2
 8001912:	d003      	beq.n	800191c <HAL_GPIO_Init+0x258>
        {
          temp |= iocurrent;
 8001914:	693a      	ldr	r2, [r7, #16]
 8001916:	68fb      	ldr	r3, [r7, #12]
 8001918:	4313      	orrs	r3, r2
 800191a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800191c:	4b23      	ldr	r3, [pc, #140]	; (80019ac <HAL_GPIO_Init+0x2e8>)
 800191e:	693a      	ldr	r2, [r7, #16]
 8001920:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001922:	4b22      	ldr	r3, [pc, #136]	; (80019ac <HAL_GPIO_Init+0x2e8>)
 8001924:	689b      	ldr	r3, [r3, #8]
 8001926:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001928:	68fb      	ldr	r3, [r7, #12]
 800192a:	43da      	mvns	r2, r3
 800192c:	693b      	ldr	r3, [r7, #16]
 800192e:	4013      	ands	r3, r2
 8001930:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001932:	683b      	ldr	r3, [r7, #0]
 8001934:	685a      	ldr	r2, [r3, #4]
 8001936:	2380      	movs	r3, #128	; 0x80
 8001938:	035b      	lsls	r3, r3, #13
 800193a:	4013      	ands	r3, r2
 800193c:	d003      	beq.n	8001946 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800193e:	693a      	ldr	r2, [r7, #16]
 8001940:	68fb      	ldr	r3, [r7, #12]
 8001942:	4313      	orrs	r3, r2
 8001944:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001946:	4b19      	ldr	r3, [pc, #100]	; (80019ac <HAL_GPIO_Init+0x2e8>)
 8001948:	693a      	ldr	r2, [r7, #16]
 800194a:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 800194c:	4b17      	ldr	r3, [pc, #92]	; (80019ac <HAL_GPIO_Init+0x2e8>)
 800194e:	68db      	ldr	r3, [r3, #12]
 8001950:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001952:	68fb      	ldr	r3, [r7, #12]
 8001954:	43da      	mvns	r2, r3
 8001956:	693b      	ldr	r3, [r7, #16]
 8001958:	4013      	ands	r3, r2
 800195a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800195c:	683b      	ldr	r3, [r7, #0]
 800195e:	685a      	ldr	r2, [r3, #4]
 8001960:	2380      	movs	r3, #128	; 0x80
 8001962:	039b      	lsls	r3, r3, #14
 8001964:	4013      	ands	r3, r2
 8001966:	d003      	beq.n	8001970 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001968:	693a      	ldr	r2, [r7, #16]
 800196a:	68fb      	ldr	r3, [r7, #12]
 800196c:	4313      	orrs	r3, r2
 800196e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001970:	4b0e      	ldr	r3, [pc, #56]	; (80019ac <HAL_GPIO_Init+0x2e8>)
 8001972:	693a      	ldr	r2, [r7, #16]
 8001974:	60da      	str	r2, [r3, #12]
      }
    }
    position++;
 8001976:	697b      	ldr	r3, [r7, #20]
 8001978:	3301      	adds	r3, #1
 800197a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 800197c:	683b      	ldr	r3, [r7, #0]
 800197e:	681a      	ldr	r2, [r3, #0]
 8001980:	697b      	ldr	r3, [r7, #20]
 8001982:	40da      	lsrs	r2, r3
 8001984:	1e13      	subs	r3, r2, #0
 8001986:	d000      	beq.n	800198a <HAL_GPIO_Init+0x2c6>
 8001988:	e6a8      	b.n	80016dc <HAL_GPIO_Init+0x18>
  }
}
 800198a:	46c0      	nop			; (mov r8, r8)
 800198c:	46c0      	nop			; (mov r8, r8)
 800198e:	46bd      	mov	sp, r7
 8001990:	b006      	add	sp, #24
 8001992:	bd80      	pop	{r7, pc}
 8001994:	40021000 	.word	0x40021000
 8001998:	40010000 	.word	0x40010000
 800199c:	50000400 	.word	0x50000400
 80019a0:	50000800 	.word	0x50000800
 80019a4:	50000c00 	.word	0x50000c00
 80019a8:	50001c00 	.word	0x50001c00
 80019ac:	40010400 	.word	0x40010400

080019b0 <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80019b0:	b580      	push	{r7, lr}
 80019b2:	b082      	sub	sp, #8
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	6078      	str	r0, [r7, #4]
 80019b8:	0008      	movs	r0, r1
 80019ba:	0011      	movs	r1, r2
 80019bc:	1cbb      	adds	r3, r7, #2
 80019be:	1c02      	adds	r2, r0, #0
 80019c0:	801a      	strh	r2, [r3, #0]
 80019c2:	1c7b      	adds	r3, r7, #1
 80019c4:	1c0a      	adds	r2, r1, #0
 80019c6:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80019c8:	1c7b      	adds	r3, r7, #1
 80019ca:	781b      	ldrb	r3, [r3, #0]
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d004      	beq.n	80019da <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 80019d0:	1cbb      	adds	r3, r7, #2
 80019d2:	881a      	ldrh	r2, [r3, #0]
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 80019d8:	e003      	b.n	80019e2 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 80019da:	1cbb      	adds	r3, r7, #2
 80019dc:	881a      	ldrh	r2, [r3, #0]
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	629a      	str	r2, [r3, #40]	; 0x28
}
 80019e2:	46c0      	nop			; (mov r8, r8)
 80019e4:	46bd      	mov	sp, r7
 80019e6:	b002      	add	sp, #8
 80019e8:	bd80      	pop	{r7, pc}
	...

080019ec <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80019ec:	b5b0      	push	{r4, r5, r7, lr}
 80019ee:	b08a      	sub	sp, #40	; 0x28
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d102      	bne.n	8001a00 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80019fa:	2301      	movs	r3, #1
 80019fc:	f000 fb5a 	bl	80020b4 <HAL_RCC_OscConfig+0x6c8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001a00:	4bce      	ldr	r3, [pc, #824]	; (8001d3c <HAL_RCC_OscConfig+0x350>)
 8001a02:	68db      	ldr	r3, [r3, #12]
 8001a04:	220c      	movs	r2, #12
 8001a06:	4013      	ands	r3, r2
 8001a08:	623b      	str	r3, [r7, #32]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001a0a:	4bcc      	ldr	r3, [pc, #816]	; (8001d3c <HAL_RCC_OscConfig+0x350>)
 8001a0c:	68da      	ldr	r2, [r3, #12]
 8001a0e:	2380      	movs	r3, #128	; 0x80
 8001a10:	025b      	lsls	r3, r3, #9
 8001a12:	4013      	ands	r3, r2
 8001a14:	61fb      	str	r3, [r7, #28]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	2201      	movs	r2, #1
 8001a1c:	4013      	ands	r3, r2
 8001a1e:	d100      	bne.n	8001a22 <HAL_RCC_OscConfig+0x36>
 8001a20:	e07c      	b.n	8001b1c <HAL_RCC_OscConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001a22:	6a3b      	ldr	r3, [r7, #32]
 8001a24:	2b08      	cmp	r3, #8
 8001a26:	d007      	beq.n	8001a38 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001a28:	6a3b      	ldr	r3, [r7, #32]
 8001a2a:	2b0c      	cmp	r3, #12
 8001a2c:	d111      	bne.n	8001a52 <HAL_RCC_OscConfig+0x66>
 8001a2e:	69fa      	ldr	r2, [r7, #28]
 8001a30:	2380      	movs	r3, #128	; 0x80
 8001a32:	025b      	lsls	r3, r3, #9
 8001a34:	429a      	cmp	r2, r3
 8001a36:	d10c      	bne.n	8001a52 <HAL_RCC_OscConfig+0x66>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a38:	4bc0      	ldr	r3, [pc, #768]	; (8001d3c <HAL_RCC_OscConfig+0x350>)
 8001a3a:	681a      	ldr	r2, [r3, #0]
 8001a3c:	2380      	movs	r3, #128	; 0x80
 8001a3e:	029b      	lsls	r3, r3, #10
 8001a40:	4013      	ands	r3, r2
 8001a42:	d100      	bne.n	8001a46 <HAL_RCC_OscConfig+0x5a>
 8001a44:	e069      	b.n	8001b1a <HAL_RCC_OscConfig+0x12e>
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	685b      	ldr	r3, [r3, #4]
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d165      	bne.n	8001b1a <HAL_RCC_OscConfig+0x12e>
      {
        return HAL_ERROR;
 8001a4e:	2301      	movs	r3, #1
 8001a50:	e330      	b.n	80020b4 <HAL_RCC_OscConfig+0x6c8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	685a      	ldr	r2, [r3, #4]
 8001a56:	2380      	movs	r3, #128	; 0x80
 8001a58:	025b      	lsls	r3, r3, #9
 8001a5a:	429a      	cmp	r2, r3
 8001a5c:	d107      	bne.n	8001a6e <HAL_RCC_OscConfig+0x82>
 8001a5e:	4bb7      	ldr	r3, [pc, #732]	; (8001d3c <HAL_RCC_OscConfig+0x350>)
 8001a60:	681a      	ldr	r2, [r3, #0]
 8001a62:	4bb6      	ldr	r3, [pc, #728]	; (8001d3c <HAL_RCC_OscConfig+0x350>)
 8001a64:	2180      	movs	r1, #128	; 0x80
 8001a66:	0249      	lsls	r1, r1, #9
 8001a68:	430a      	orrs	r2, r1
 8001a6a:	601a      	str	r2, [r3, #0]
 8001a6c:	e027      	b.n	8001abe <HAL_RCC_OscConfig+0xd2>
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	685a      	ldr	r2, [r3, #4]
 8001a72:	23a0      	movs	r3, #160	; 0xa0
 8001a74:	02db      	lsls	r3, r3, #11
 8001a76:	429a      	cmp	r2, r3
 8001a78:	d10e      	bne.n	8001a98 <HAL_RCC_OscConfig+0xac>
 8001a7a:	4bb0      	ldr	r3, [pc, #704]	; (8001d3c <HAL_RCC_OscConfig+0x350>)
 8001a7c:	681a      	ldr	r2, [r3, #0]
 8001a7e:	4baf      	ldr	r3, [pc, #700]	; (8001d3c <HAL_RCC_OscConfig+0x350>)
 8001a80:	2180      	movs	r1, #128	; 0x80
 8001a82:	02c9      	lsls	r1, r1, #11
 8001a84:	430a      	orrs	r2, r1
 8001a86:	601a      	str	r2, [r3, #0]
 8001a88:	4bac      	ldr	r3, [pc, #688]	; (8001d3c <HAL_RCC_OscConfig+0x350>)
 8001a8a:	681a      	ldr	r2, [r3, #0]
 8001a8c:	4bab      	ldr	r3, [pc, #684]	; (8001d3c <HAL_RCC_OscConfig+0x350>)
 8001a8e:	2180      	movs	r1, #128	; 0x80
 8001a90:	0249      	lsls	r1, r1, #9
 8001a92:	430a      	orrs	r2, r1
 8001a94:	601a      	str	r2, [r3, #0]
 8001a96:	e012      	b.n	8001abe <HAL_RCC_OscConfig+0xd2>
 8001a98:	4ba8      	ldr	r3, [pc, #672]	; (8001d3c <HAL_RCC_OscConfig+0x350>)
 8001a9a:	681a      	ldr	r2, [r3, #0]
 8001a9c:	4ba7      	ldr	r3, [pc, #668]	; (8001d3c <HAL_RCC_OscConfig+0x350>)
 8001a9e:	49a8      	ldr	r1, [pc, #672]	; (8001d40 <HAL_RCC_OscConfig+0x354>)
 8001aa0:	400a      	ands	r2, r1
 8001aa2:	601a      	str	r2, [r3, #0]
 8001aa4:	4ba5      	ldr	r3, [pc, #660]	; (8001d3c <HAL_RCC_OscConfig+0x350>)
 8001aa6:	681a      	ldr	r2, [r3, #0]
 8001aa8:	2380      	movs	r3, #128	; 0x80
 8001aaa:	025b      	lsls	r3, r3, #9
 8001aac:	4013      	ands	r3, r2
 8001aae:	60fb      	str	r3, [r7, #12]
 8001ab0:	68fb      	ldr	r3, [r7, #12]
 8001ab2:	4ba2      	ldr	r3, [pc, #648]	; (8001d3c <HAL_RCC_OscConfig+0x350>)
 8001ab4:	681a      	ldr	r2, [r3, #0]
 8001ab6:	4ba1      	ldr	r3, [pc, #644]	; (8001d3c <HAL_RCC_OscConfig+0x350>)
 8001ab8:	49a2      	ldr	r1, [pc, #648]	; (8001d44 <HAL_RCC_OscConfig+0x358>)
 8001aba:	400a      	ands	r2, r1
 8001abc:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	685b      	ldr	r3, [r3, #4]
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d014      	beq.n	8001af0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ac6:	f7ff fc69 	bl	800139c <HAL_GetTick>
 8001aca:	0003      	movs	r3, r0
 8001acc:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001ace:	e008      	b.n	8001ae2 <HAL_RCC_OscConfig+0xf6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001ad0:	f7ff fc64 	bl	800139c <HAL_GetTick>
 8001ad4:	0002      	movs	r2, r0
 8001ad6:	69bb      	ldr	r3, [r7, #24]
 8001ad8:	1ad3      	subs	r3, r2, r3
 8001ada:	2b64      	cmp	r3, #100	; 0x64
 8001adc:	d901      	bls.n	8001ae2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001ade:	2303      	movs	r3, #3
 8001ae0:	e2e8      	b.n	80020b4 <HAL_RCC_OscConfig+0x6c8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001ae2:	4b96      	ldr	r3, [pc, #600]	; (8001d3c <HAL_RCC_OscConfig+0x350>)
 8001ae4:	681a      	ldr	r2, [r3, #0]
 8001ae6:	2380      	movs	r3, #128	; 0x80
 8001ae8:	029b      	lsls	r3, r3, #10
 8001aea:	4013      	ands	r3, r2
 8001aec:	d0f0      	beq.n	8001ad0 <HAL_RCC_OscConfig+0xe4>
 8001aee:	e015      	b.n	8001b1c <HAL_RCC_OscConfig+0x130>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001af0:	f7ff fc54 	bl	800139c <HAL_GetTick>
 8001af4:	0003      	movs	r3, r0
 8001af6:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001af8:	e008      	b.n	8001b0c <HAL_RCC_OscConfig+0x120>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001afa:	f7ff fc4f 	bl	800139c <HAL_GetTick>
 8001afe:	0002      	movs	r2, r0
 8001b00:	69bb      	ldr	r3, [r7, #24]
 8001b02:	1ad3      	subs	r3, r2, r3
 8001b04:	2b64      	cmp	r3, #100	; 0x64
 8001b06:	d901      	bls.n	8001b0c <HAL_RCC_OscConfig+0x120>
          {
            return HAL_TIMEOUT;
 8001b08:	2303      	movs	r3, #3
 8001b0a:	e2d3      	b.n	80020b4 <HAL_RCC_OscConfig+0x6c8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001b0c:	4b8b      	ldr	r3, [pc, #556]	; (8001d3c <HAL_RCC_OscConfig+0x350>)
 8001b0e:	681a      	ldr	r2, [r3, #0]
 8001b10:	2380      	movs	r3, #128	; 0x80
 8001b12:	029b      	lsls	r3, r3, #10
 8001b14:	4013      	ands	r3, r2
 8001b16:	d1f0      	bne.n	8001afa <HAL_RCC_OscConfig+0x10e>
 8001b18:	e000      	b.n	8001b1c <HAL_RCC_OscConfig+0x130>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b1a:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	2202      	movs	r2, #2
 8001b22:	4013      	ands	r3, r2
 8001b24:	d100      	bne.n	8001b28 <HAL_RCC_OscConfig+0x13c>
 8001b26:	e08b      	b.n	8001c40 <HAL_RCC_OscConfig+0x254>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	68db      	ldr	r3, [r3, #12]
 8001b2c:	617b      	str	r3, [r7, #20]
      hsi_state &= ~RCC_CR_HSIOUTEN;
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001b2e:	6a3b      	ldr	r3, [r7, #32]
 8001b30:	2b04      	cmp	r3, #4
 8001b32:	d005      	beq.n	8001b40 <HAL_RCC_OscConfig+0x154>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001b34:	6a3b      	ldr	r3, [r7, #32]
 8001b36:	2b0c      	cmp	r3, #12
 8001b38:	d13e      	bne.n	8001bb8 <HAL_RCC_OscConfig+0x1cc>
 8001b3a:	69fb      	ldr	r3, [r7, #28]
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d13b      	bne.n	8001bb8 <HAL_RCC_OscConfig+0x1cc>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8001b40:	4b7e      	ldr	r3, [pc, #504]	; (8001d3c <HAL_RCC_OscConfig+0x350>)
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	2204      	movs	r2, #4
 8001b46:	4013      	ands	r3, r2
 8001b48:	d004      	beq.n	8001b54 <HAL_RCC_OscConfig+0x168>
 8001b4a:	697b      	ldr	r3, [r7, #20]
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d101      	bne.n	8001b54 <HAL_RCC_OscConfig+0x168>
      {
        return HAL_ERROR;
 8001b50:	2301      	movs	r3, #1
 8001b52:	e2af      	b.n	80020b4 <HAL_RCC_OscConfig+0x6c8>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b54:	4b79      	ldr	r3, [pc, #484]	; (8001d3c <HAL_RCC_OscConfig+0x350>)
 8001b56:	685b      	ldr	r3, [r3, #4]
 8001b58:	4a7b      	ldr	r2, [pc, #492]	; (8001d48 <HAL_RCC_OscConfig+0x35c>)
 8001b5a:	4013      	ands	r3, r2
 8001b5c:	0019      	movs	r1, r3
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	691b      	ldr	r3, [r3, #16]
 8001b62:	021a      	lsls	r2, r3, #8
 8001b64:	4b75      	ldr	r3, [pc, #468]	; (8001d3c <HAL_RCC_OscConfig+0x350>)
 8001b66:	430a      	orrs	r2, r1
 8001b68:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8001b6a:	4b74      	ldr	r3, [pc, #464]	; (8001d3c <HAL_RCC_OscConfig+0x350>)
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	2209      	movs	r2, #9
 8001b70:	4393      	bics	r3, r2
 8001b72:	0019      	movs	r1, r3
 8001b74:	4b71      	ldr	r3, [pc, #452]	; (8001d3c <HAL_RCC_OscConfig+0x350>)
 8001b76:	697a      	ldr	r2, [r7, #20]
 8001b78:	430a      	orrs	r2, r1
 8001b7a:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001b7c:	f000 fbe8 	bl	8002350 <HAL_RCC_GetSysClockFreq>
 8001b80:	0001      	movs	r1, r0
 8001b82:	4b6e      	ldr	r3, [pc, #440]	; (8001d3c <HAL_RCC_OscConfig+0x350>)
 8001b84:	68db      	ldr	r3, [r3, #12]
 8001b86:	091b      	lsrs	r3, r3, #4
 8001b88:	220f      	movs	r2, #15
 8001b8a:	4013      	ands	r3, r2
 8001b8c:	4a6f      	ldr	r2, [pc, #444]	; (8001d4c <HAL_RCC_OscConfig+0x360>)
 8001b8e:	5cd3      	ldrb	r3, [r2, r3]
 8001b90:	000a      	movs	r2, r1
 8001b92:	40da      	lsrs	r2, r3
 8001b94:	4b6e      	ldr	r3, [pc, #440]	; (8001d50 <HAL_RCC_OscConfig+0x364>)
 8001b96:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 8001b98:	4b6e      	ldr	r3, [pc, #440]	; (8001d54 <HAL_RCC_OscConfig+0x368>)
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	2513      	movs	r5, #19
 8001b9e:	197c      	adds	r4, r7, r5
 8001ba0:	0018      	movs	r0, r3
 8001ba2:	f7ff fbb5 	bl	8001310 <HAL_InitTick>
 8001ba6:	0003      	movs	r3, r0
 8001ba8:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8001baa:	197b      	adds	r3, r7, r5
 8001bac:	781b      	ldrb	r3, [r3, #0]
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d046      	beq.n	8001c40 <HAL_RCC_OscConfig+0x254>
      {
        return status;
 8001bb2:	197b      	adds	r3, r7, r5
 8001bb4:	781b      	ldrb	r3, [r3, #0]
 8001bb6:	e27d      	b.n	80020b4 <HAL_RCC_OscConfig+0x6c8>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8001bb8:	697b      	ldr	r3, [r7, #20]
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d027      	beq.n	8001c0e <HAL_RCC_OscConfig+0x222>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8001bbe:	4b5f      	ldr	r3, [pc, #380]	; (8001d3c <HAL_RCC_OscConfig+0x350>)
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	2209      	movs	r2, #9
 8001bc4:	4393      	bics	r3, r2
 8001bc6:	0019      	movs	r1, r3
 8001bc8:	4b5c      	ldr	r3, [pc, #368]	; (8001d3c <HAL_RCC_OscConfig+0x350>)
 8001bca:	697a      	ldr	r2, [r7, #20]
 8001bcc:	430a      	orrs	r2, r1
 8001bce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bd0:	f7ff fbe4 	bl	800139c <HAL_GetTick>
 8001bd4:	0003      	movs	r3, r0
 8001bd6:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001bd8:	e008      	b.n	8001bec <HAL_RCC_OscConfig+0x200>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001bda:	f7ff fbdf 	bl	800139c <HAL_GetTick>
 8001bde:	0002      	movs	r2, r0
 8001be0:	69bb      	ldr	r3, [r7, #24]
 8001be2:	1ad3      	subs	r3, r2, r3
 8001be4:	2b02      	cmp	r3, #2
 8001be6:	d901      	bls.n	8001bec <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 8001be8:	2303      	movs	r3, #3
 8001bea:	e263      	b.n	80020b4 <HAL_RCC_OscConfig+0x6c8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001bec:	4b53      	ldr	r3, [pc, #332]	; (8001d3c <HAL_RCC_OscConfig+0x350>)
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	2204      	movs	r2, #4
 8001bf2:	4013      	ands	r3, r2
 8001bf4:	d0f1      	beq.n	8001bda <HAL_RCC_OscConfig+0x1ee>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001bf6:	4b51      	ldr	r3, [pc, #324]	; (8001d3c <HAL_RCC_OscConfig+0x350>)
 8001bf8:	685b      	ldr	r3, [r3, #4]
 8001bfa:	4a53      	ldr	r2, [pc, #332]	; (8001d48 <HAL_RCC_OscConfig+0x35c>)
 8001bfc:	4013      	ands	r3, r2
 8001bfe:	0019      	movs	r1, r3
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	691b      	ldr	r3, [r3, #16]
 8001c04:	021a      	lsls	r2, r3, #8
 8001c06:	4b4d      	ldr	r3, [pc, #308]	; (8001d3c <HAL_RCC_OscConfig+0x350>)
 8001c08:	430a      	orrs	r2, r1
 8001c0a:	605a      	str	r2, [r3, #4]
 8001c0c:	e018      	b.n	8001c40 <HAL_RCC_OscConfig+0x254>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001c0e:	4b4b      	ldr	r3, [pc, #300]	; (8001d3c <HAL_RCC_OscConfig+0x350>)
 8001c10:	681a      	ldr	r2, [r3, #0]
 8001c12:	4b4a      	ldr	r3, [pc, #296]	; (8001d3c <HAL_RCC_OscConfig+0x350>)
 8001c14:	2101      	movs	r1, #1
 8001c16:	438a      	bics	r2, r1
 8001c18:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c1a:	f7ff fbbf 	bl	800139c <HAL_GetTick>
 8001c1e:	0003      	movs	r3, r0
 8001c20:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001c22:	e008      	b.n	8001c36 <HAL_RCC_OscConfig+0x24a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001c24:	f7ff fbba 	bl	800139c <HAL_GetTick>
 8001c28:	0002      	movs	r2, r0
 8001c2a:	69bb      	ldr	r3, [r7, #24]
 8001c2c:	1ad3      	subs	r3, r2, r3
 8001c2e:	2b02      	cmp	r3, #2
 8001c30:	d901      	bls.n	8001c36 <HAL_RCC_OscConfig+0x24a>
          {
            return HAL_TIMEOUT;
 8001c32:	2303      	movs	r3, #3
 8001c34:	e23e      	b.n	80020b4 <HAL_RCC_OscConfig+0x6c8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001c36:	4b41      	ldr	r3, [pc, #260]	; (8001d3c <HAL_RCC_OscConfig+0x350>)
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	2204      	movs	r2, #4
 8001c3c:	4013      	ands	r3, r2
 8001c3e:	d1f1      	bne.n	8001c24 <HAL_RCC_OscConfig+0x238>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	2210      	movs	r2, #16
 8001c46:	4013      	ands	r3, r2
 8001c48:	d100      	bne.n	8001c4c <HAL_RCC_OscConfig+0x260>
 8001c4a:	e0a1      	b.n	8001d90 <HAL_RCC_OscConfig+0x3a4>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001c4c:	6a3b      	ldr	r3, [r7, #32]
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d140      	bne.n	8001cd4 <HAL_RCC_OscConfig+0x2e8>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001c52:	4b3a      	ldr	r3, [pc, #232]	; (8001d3c <HAL_RCC_OscConfig+0x350>)
 8001c54:	681a      	ldr	r2, [r3, #0]
 8001c56:	2380      	movs	r3, #128	; 0x80
 8001c58:	009b      	lsls	r3, r3, #2
 8001c5a:	4013      	ands	r3, r2
 8001c5c:	d005      	beq.n	8001c6a <HAL_RCC_OscConfig+0x27e>
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	699b      	ldr	r3, [r3, #24]
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d101      	bne.n	8001c6a <HAL_RCC_OscConfig+0x27e>
      {
        return HAL_ERROR;
 8001c66:	2301      	movs	r3, #1
 8001c68:	e224      	b.n	80020b4 <HAL_RCC_OscConfig+0x6c8>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001c6a:	4b34      	ldr	r3, [pc, #208]	; (8001d3c <HAL_RCC_OscConfig+0x350>)
 8001c6c:	685b      	ldr	r3, [r3, #4]
 8001c6e:	4a3a      	ldr	r2, [pc, #232]	; (8001d58 <HAL_RCC_OscConfig+0x36c>)
 8001c70:	4013      	ands	r3, r2
 8001c72:	0019      	movs	r1, r3
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	6a1a      	ldr	r2, [r3, #32]
 8001c78:	4b30      	ldr	r3, [pc, #192]	; (8001d3c <HAL_RCC_OscConfig+0x350>)
 8001c7a:	430a      	orrs	r2, r1
 8001c7c:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001c7e:	4b2f      	ldr	r3, [pc, #188]	; (8001d3c <HAL_RCC_OscConfig+0x350>)
 8001c80:	685b      	ldr	r3, [r3, #4]
 8001c82:	021b      	lsls	r3, r3, #8
 8001c84:	0a19      	lsrs	r1, r3, #8
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	69db      	ldr	r3, [r3, #28]
 8001c8a:	061a      	lsls	r2, r3, #24
 8001c8c:	4b2b      	ldr	r3, [pc, #172]	; (8001d3c <HAL_RCC_OscConfig+0x350>)
 8001c8e:	430a      	orrs	r2, r1
 8001c90:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	6a1b      	ldr	r3, [r3, #32]
 8001c96:	0b5b      	lsrs	r3, r3, #13
 8001c98:	3301      	adds	r3, #1
 8001c9a:	2280      	movs	r2, #128	; 0x80
 8001c9c:	0212      	lsls	r2, r2, #8
 8001c9e:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8001ca0:	4b26      	ldr	r3, [pc, #152]	; (8001d3c <HAL_RCC_OscConfig+0x350>)
 8001ca2:	68db      	ldr	r3, [r3, #12]
 8001ca4:	091b      	lsrs	r3, r3, #4
 8001ca6:	210f      	movs	r1, #15
 8001ca8:	400b      	ands	r3, r1
 8001caa:	4928      	ldr	r1, [pc, #160]	; (8001d4c <HAL_RCC_OscConfig+0x360>)
 8001cac:	5ccb      	ldrb	r3, [r1, r3]
 8001cae:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001cb0:	4b27      	ldr	r3, [pc, #156]	; (8001d50 <HAL_RCC_OscConfig+0x364>)
 8001cb2:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 8001cb4:	4b27      	ldr	r3, [pc, #156]	; (8001d54 <HAL_RCC_OscConfig+0x368>)
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	2513      	movs	r5, #19
 8001cba:	197c      	adds	r4, r7, r5
 8001cbc:	0018      	movs	r0, r3
 8001cbe:	f7ff fb27 	bl	8001310 <HAL_InitTick>
 8001cc2:	0003      	movs	r3, r0
 8001cc4:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8001cc6:	197b      	adds	r3, r7, r5
 8001cc8:	781b      	ldrb	r3, [r3, #0]
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d060      	beq.n	8001d90 <HAL_RCC_OscConfig+0x3a4>
        {
          return status;
 8001cce:	197b      	adds	r3, r7, r5
 8001cd0:	781b      	ldrb	r3, [r3, #0]
 8001cd2:	e1ef      	b.n	80020b4 <HAL_RCC_OscConfig+0x6c8>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	699b      	ldr	r3, [r3, #24]
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d03f      	beq.n	8001d5c <HAL_RCC_OscConfig+0x370>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001cdc:	4b17      	ldr	r3, [pc, #92]	; (8001d3c <HAL_RCC_OscConfig+0x350>)
 8001cde:	681a      	ldr	r2, [r3, #0]
 8001ce0:	4b16      	ldr	r3, [pc, #88]	; (8001d3c <HAL_RCC_OscConfig+0x350>)
 8001ce2:	2180      	movs	r1, #128	; 0x80
 8001ce4:	0049      	lsls	r1, r1, #1
 8001ce6:	430a      	orrs	r2, r1
 8001ce8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cea:	f7ff fb57 	bl	800139c <HAL_GetTick>
 8001cee:	0003      	movs	r3, r0
 8001cf0:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001cf2:	e008      	b.n	8001d06 <HAL_RCC_OscConfig+0x31a>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001cf4:	f7ff fb52 	bl	800139c <HAL_GetTick>
 8001cf8:	0002      	movs	r2, r0
 8001cfa:	69bb      	ldr	r3, [r7, #24]
 8001cfc:	1ad3      	subs	r3, r2, r3
 8001cfe:	2b02      	cmp	r3, #2
 8001d00:	d901      	bls.n	8001d06 <HAL_RCC_OscConfig+0x31a>
          {
            return HAL_TIMEOUT;
 8001d02:	2303      	movs	r3, #3
 8001d04:	e1d6      	b.n	80020b4 <HAL_RCC_OscConfig+0x6c8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001d06:	4b0d      	ldr	r3, [pc, #52]	; (8001d3c <HAL_RCC_OscConfig+0x350>)
 8001d08:	681a      	ldr	r2, [r3, #0]
 8001d0a:	2380      	movs	r3, #128	; 0x80
 8001d0c:	009b      	lsls	r3, r3, #2
 8001d0e:	4013      	ands	r3, r2
 8001d10:	d0f0      	beq.n	8001cf4 <HAL_RCC_OscConfig+0x308>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001d12:	4b0a      	ldr	r3, [pc, #40]	; (8001d3c <HAL_RCC_OscConfig+0x350>)
 8001d14:	685b      	ldr	r3, [r3, #4]
 8001d16:	4a10      	ldr	r2, [pc, #64]	; (8001d58 <HAL_RCC_OscConfig+0x36c>)
 8001d18:	4013      	ands	r3, r2
 8001d1a:	0019      	movs	r1, r3
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	6a1a      	ldr	r2, [r3, #32]
 8001d20:	4b06      	ldr	r3, [pc, #24]	; (8001d3c <HAL_RCC_OscConfig+0x350>)
 8001d22:	430a      	orrs	r2, r1
 8001d24:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001d26:	4b05      	ldr	r3, [pc, #20]	; (8001d3c <HAL_RCC_OscConfig+0x350>)
 8001d28:	685b      	ldr	r3, [r3, #4]
 8001d2a:	021b      	lsls	r3, r3, #8
 8001d2c:	0a19      	lsrs	r1, r3, #8
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	69db      	ldr	r3, [r3, #28]
 8001d32:	061a      	lsls	r2, r3, #24
 8001d34:	4b01      	ldr	r3, [pc, #4]	; (8001d3c <HAL_RCC_OscConfig+0x350>)
 8001d36:	430a      	orrs	r2, r1
 8001d38:	605a      	str	r2, [r3, #4]
 8001d3a:	e029      	b.n	8001d90 <HAL_RCC_OscConfig+0x3a4>
 8001d3c:	40021000 	.word	0x40021000
 8001d40:	fffeffff 	.word	0xfffeffff
 8001d44:	fffbffff 	.word	0xfffbffff
 8001d48:	ffffe0ff 	.word	0xffffe0ff
 8001d4c:	080044b0 	.word	0x080044b0
 8001d50:	20000088 	.word	0x20000088
 8001d54:	2000008c 	.word	0x2000008c
 8001d58:	ffff1fff 	.word	0xffff1fff
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001d5c:	4bbe      	ldr	r3, [pc, #760]	; (8002058 <HAL_RCC_OscConfig+0x66c>)
 8001d5e:	681a      	ldr	r2, [r3, #0]
 8001d60:	4bbd      	ldr	r3, [pc, #756]	; (8002058 <HAL_RCC_OscConfig+0x66c>)
 8001d62:	49be      	ldr	r1, [pc, #760]	; (800205c <HAL_RCC_OscConfig+0x670>)
 8001d64:	400a      	ands	r2, r1
 8001d66:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d68:	f7ff fb18 	bl	800139c <HAL_GetTick>
 8001d6c:	0003      	movs	r3, r0
 8001d6e:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8001d70:	e008      	b.n	8001d84 <HAL_RCC_OscConfig+0x398>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001d72:	f7ff fb13 	bl	800139c <HAL_GetTick>
 8001d76:	0002      	movs	r2, r0
 8001d78:	69bb      	ldr	r3, [r7, #24]
 8001d7a:	1ad3      	subs	r3, r2, r3
 8001d7c:	2b02      	cmp	r3, #2
 8001d7e:	d901      	bls.n	8001d84 <HAL_RCC_OscConfig+0x398>
          {
            return HAL_TIMEOUT;
 8001d80:	2303      	movs	r3, #3
 8001d82:	e197      	b.n	80020b4 <HAL_RCC_OscConfig+0x6c8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8001d84:	4bb4      	ldr	r3, [pc, #720]	; (8002058 <HAL_RCC_OscConfig+0x66c>)
 8001d86:	681a      	ldr	r2, [r3, #0]
 8001d88:	2380      	movs	r3, #128	; 0x80
 8001d8a:	009b      	lsls	r3, r3, #2
 8001d8c:	4013      	ands	r3, r2
 8001d8e:	d1f0      	bne.n	8001d72 <HAL_RCC_OscConfig+0x386>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	2208      	movs	r2, #8
 8001d96:	4013      	ands	r3, r2
 8001d98:	d036      	beq.n	8001e08 <HAL_RCC_OscConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	695b      	ldr	r3, [r3, #20]
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d019      	beq.n	8001dd6 <HAL_RCC_OscConfig+0x3ea>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001da2:	4bad      	ldr	r3, [pc, #692]	; (8002058 <HAL_RCC_OscConfig+0x66c>)
 8001da4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001da6:	4bac      	ldr	r3, [pc, #688]	; (8002058 <HAL_RCC_OscConfig+0x66c>)
 8001da8:	2101      	movs	r1, #1
 8001daa:	430a      	orrs	r2, r1
 8001dac:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001dae:	f7ff faf5 	bl	800139c <HAL_GetTick>
 8001db2:	0003      	movs	r3, r0
 8001db4:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001db6:	e008      	b.n	8001dca <HAL_RCC_OscConfig+0x3de>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001db8:	f7ff faf0 	bl	800139c <HAL_GetTick>
 8001dbc:	0002      	movs	r2, r0
 8001dbe:	69bb      	ldr	r3, [r7, #24]
 8001dc0:	1ad3      	subs	r3, r2, r3
 8001dc2:	2b02      	cmp	r3, #2
 8001dc4:	d901      	bls.n	8001dca <HAL_RCC_OscConfig+0x3de>
        {
          return HAL_TIMEOUT;
 8001dc6:	2303      	movs	r3, #3
 8001dc8:	e174      	b.n	80020b4 <HAL_RCC_OscConfig+0x6c8>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001dca:	4ba3      	ldr	r3, [pc, #652]	; (8002058 <HAL_RCC_OscConfig+0x66c>)
 8001dcc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001dce:	2202      	movs	r2, #2
 8001dd0:	4013      	ands	r3, r2
 8001dd2:	d0f1      	beq.n	8001db8 <HAL_RCC_OscConfig+0x3cc>
 8001dd4:	e018      	b.n	8001e08 <HAL_RCC_OscConfig+0x41c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001dd6:	4ba0      	ldr	r3, [pc, #640]	; (8002058 <HAL_RCC_OscConfig+0x66c>)
 8001dd8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001dda:	4b9f      	ldr	r3, [pc, #636]	; (8002058 <HAL_RCC_OscConfig+0x66c>)
 8001ddc:	2101      	movs	r1, #1
 8001dde:	438a      	bics	r2, r1
 8001de0:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001de2:	f7ff fadb 	bl	800139c <HAL_GetTick>
 8001de6:	0003      	movs	r3, r0
 8001de8:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001dea:	e008      	b.n	8001dfe <HAL_RCC_OscConfig+0x412>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001dec:	f7ff fad6 	bl	800139c <HAL_GetTick>
 8001df0:	0002      	movs	r2, r0
 8001df2:	69bb      	ldr	r3, [r7, #24]
 8001df4:	1ad3      	subs	r3, r2, r3
 8001df6:	2b02      	cmp	r3, #2
 8001df8:	d901      	bls.n	8001dfe <HAL_RCC_OscConfig+0x412>
        {
          return HAL_TIMEOUT;
 8001dfa:	2303      	movs	r3, #3
 8001dfc:	e15a      	b.n	80020b4 <HAL_RCC_OscConfig+0x6c8>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001dfe:	4b96      	ldr	r3, [pc, #600]	; (8002058 <HAL_RCC_OscConfig+0x66c>)
 8001e00:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001e02:	2202      	movs	r2, #2
 8001e04:	4013      	ands	r3, r2
 8001e06:	d1f1      	bne.n	8001dec <HAL_RCC_OscConfig+0x400>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	2204      	movs	r2, #4
 8001e0e:	4013      	ands	r3, r2
 8001e10:	d100      	bne.n	8001e14 <HAL_RCC_OscConfig+0x428>
 8001e12:	e0ae      	b.n	8001f72 <HAL_RCC_OscConfig+0x586>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001e14:	2027      	movs	r0, #39	; 0x27
 8001e16:	183b      	adds	r3, r7, r0
 8001e18:	2200      	movs	r2, #0
 8001e1a:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001e1c:	4b8e      	ldr	r3, [pc, #568]	; (8002058 <HAL_RCC_OscConfig+0x66c>)
 8001e1e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001e20:	2380      	movs	r3, #128	; 0x80
 8001e22:	055b      	lsls	r3, r3, #21
 8001e24:	4013      	ands	r3, r2
 8001e26:	d109      	bne.n	8001e3c <HAL_RCC_OscConfig+0x450>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001e28:	4b8b      	ldr	r3, [pc, #556]	; (8002058 <HAL_RCC_OscConfig+0x66c>)
 8001e2a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001e2c:	4b8a      	ldr	r3, [pc, #552]	; (8002058 <HAL_RCC_OscConfig+0x66c>)
 8001e2e:	2180      	movs	r1, #128	; 0x80
 8001e30:	0549      	lsls	r1, r1, #21
 8001e32:	430a      	orrs	r2, r1
 8001e34:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8001e36:	183b      	adds	r3, r7, r0
 8001e38:	2201      	movs	r2, #1
 8001e3a:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e3c:	4b88      	ldr	r3, [pc, #544]	; (8002060 <HAL_RCC_OscConfig+0x674>)
 8001e3e:	681a      	ldr	r2, [r3, #0]
 8001e40:	2380      	movs	r3, #128	; 0x80
 8001e42:	005b      	lsls	r3, r3, #1
 8001e44:	4013      	ands	r3, r2
 8001e46:	d11a      	bne.n	8001e7e <HAL_RCC_OscConfig+0x492>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001e48:	4b85      	ldr	r3, [pc, #532]	; (8002060 <HAL_RCC_OscConfig+0x674>)
 8001e4a:	681a      	ldr	r2, [r3, #0]
 8001e4c:	4b84      	ldr	r3, [pc, #528]	; (8002060 <HAL_RCC_OscConfig+0x674>)
 8001e4e:	2180      	movs	r1, #128	; 0x80
 8001e50:	0049      	lsls	r1, r1, #1
 8001e52:	430a      	orrs	r2, r1
 8001e54:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001e56:	f7ff faa1 	bl	800139c <HAL_GetTick>
 8001e5a:	0003      	movs	r3, r0
 8001e5c:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e5e:	e008      	b.n	8001e72 <HAL_RCC_OscConfig+0x486>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001e60:	f7ff fa9c 	bl	800139c <HAL_GetTick>
 8001e64:	0002      	movs	r2, r0
 8001e66:	69bb      	ldr	r3, [r7, #24]
 8001e68:	1ad3      	subs	r3, r2, r3
 8001e6a:	2b64      	cmp	r3, #100	; 0x64
 8001e6c:	d901      	bls.n	8001e72 <HAL_RCC_OscConfig+0x486>
        {
          return HAL_TIMEOUT;
 8001e6e:	2303      	movs	r3, #3
 8001e70:	e120      	b.n	80020b4 <HAL_RCC_OscConfig+0x6c8>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e72:	4b7b      	ldr	r3, [pc, #492]	; (8002060 <HAL_RCC_OscConfig+0x674>)
 8001e74:	681a      	ldr	r2, [r3, #0]
 8001e76:	2380      	movs	r3, #128	; 0x80
 8001e78:	005b      	lsls	r3, r3, #1
 8001e7a:	4013      	ands	r3, r2
 8001e7c:	d0f0      	beq.n	8001e60 <HAL_RCC_OscConfig+0x474>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	689a      	ldr	r2, [r3, #8]
 8001e82:	2380      	movs	r3, #128	; 0x80
 8001e84:	005b      	lsls	r3, r3, #1
 8001e86:	429a      	cmp	r2, r3
 8001e88:	d107      	bne.n	8001e9a <HAL_RCC_OscConfig+0x4ae>
 8001e8a:	4b73      	ldr	r3, [pc, #460]	; (8002058 <HAL_RCC_OscConfig+0x66c>)
 8001e8c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001e8e:	4b72      	ldr	r3, [pc, #456]	; (8002058 <HAL_RCC_OscConfig+0x66c>)
 8001e90:	2180      	movs	r1, #128	; 0x80
 8001e92:	0049      	lsls	r1, r1, #1
 8001e94:	430a      	orrs	r2, r1
 8001e96:	651a      	str	r2, [r3, #80]	; 0x50
 8001e98:	e031      	b.n	8001efe <HAL_RCC_OscConfig+0x512>
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	689b      	ldr	r3, [r3, #8]
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d10c      	bne.n	8001ebc <HAL_RCC_OscConfig+0x4d0>
 8001ea2:	4b6d      	ldr	r3, [pc, #436]	; (8002058 <HAL_RCC_OscConfig+0x66c>)
 8001ea4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001ea6:	4b6c      	ldr	r3, [pc, #432]	; (8002058 <HAL_RCC_OscConfig+0x66c>)
 8001ea8:	496c      	ldr	r1, [pc, #432]	; (800205c <HAL_RCC_OscConfig+0x670>)
 8001eaa:	400a      	ands	r2, r1
 8001eac:	651a      	str	r2, [r3, #80]	; 0x50
 8001eae:	4b6a      	ldr	r3, [pc, #424]	; (8002058 <HAL_RCC_OscConfig+0x66c>)
 8001eb0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001eb2:	4b69      	ldr	r3, [pc, #420]	; (8002058 <HAL_RCC_OscConfig+0x66c>)
 8001eb4:	496b      	ldr	r1, [pc, #428]	; (8002064 <HAL_RCC_OscConfig+0x678>)
 8001eb6:	400a      	ands	r2, r1
 8001eb8:	651a      	str	r2, [r3, #80]	; 0x50
 8001eba:	e020      	b.n	8001efe <HAL_RCC_OscConfig+0x512>
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	689a      	ldr	r2, [r3, #8]
 8001ec0:	23a0      	movs	r3, #160	; 0xa0
 8001ec2:	00db      	lsls	r3, r3, #3
 8001ec4:	429a      	cmp	r2, r3
 8001ec6:	d10e      	bne.n	8001ee6 <HAL_RCC_OscConfig+0x4fa>
 8001ec8:	4b63      	ldr	r3, [pc, #396]	; (8002058 <HAL_RCC_OscConfig+0x66c>)
 8001eca:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001ecc:	4b62      	ldr	r3, [pc, #392]	; (8002058 <HAL_RCC_OscConfig+0x66c>)
 8001ece:	2180      	movs	r1, #128	; 0x80
 8001ed0:	00c9      	lsls	r1, r1, #3
 8001ed2:	430a      	orrs	r2, r1
 8001ed4:	651a      	str	r2, [r3, #80]	; 0x50
 8001ed6:	4b60      	ldr	r3, [pc, #384]	; (8002058 <HAL_RCC_OscConfig+0x66c>)
 8001ed8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001eda:	4b5f      	ldr	r3, [pc, #380]	; (8002058 <HAL_RCC_OscConfig+0x66c>)
 8001edc:	2180      	movs	r1, #128	; 0x80
 8001ede:	0049      	lsls	r1, r1, #1
 8001ee0:	430a      	orrs	r2, r1
 8001ee2:	651a      	str	r2, [r3, #80]	; 0x50
 8001ee4:	e00b      	b.n	8001efe <HAL_RCC_OscConfig+0x512>
 8001ee6:	4b5c      	ldr	r3, [pc, #368]	; (8002058 <HAL_RCC_OscConfig+0x66c>)
 8001ee8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001eea:	4b5b      	ldr	r3, [pc, #364]	; (8002058 <HAL_RCC_OscConfig+0x66c>)
 8001eec:	495b      	ldr	r1, [pc, #364]	; (800205c <HAL_RCC_OscConfig+0x670>)
 8001eee:	400a      	ands	r2, r1
 8001ef0:	651a      	str	r2, [r3, #80]	; 0x50
 8001ef2:	4b59      	ldr	r3, [pc, #356]	; (8002058 <HAL_RCC_OscConfig+0x66c>)
 8001ef4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001ef6:	4b58      	ldr	r3, [pc, #352]	; (8002058 <HAL_RCC_OscConfig+0x66c>)
 8001ef8:	495a      	ldr	r1, [pc, #360]	; (8002064 <HAL_RCC_OscConfig+0x678>)
 8001efa:	400a      	ands	r2, r1
 8001efc:	651a      	str	r2, [r3, #80]	; 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	689b      	ldr	r3, [r3, #8]
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d015      	beq.n	8001f32 <HAL_RCC_OscConfig+0x546>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f06:	f7ff fa49 	bl	800139c <HAL_GetTick>
 8001f0a:	0003      	movs	r3, r0
 8001f0c:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001f0e:	e009      	b.n	8001f24 <HAL_RCC_OscConfig+0x538>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001f10:	f7ff fa44 	bl	800139c <HAL_GetTick>
 8001f14:	0002      	movs	r2, r0
 8001f16:	69bb      	ldr	r3, [r7, #24]
 8001f18:	1ad3      	subs	r3, r2, r3
 8001f1a:	4a53      	ldr	r2, [pc, #332]	; (8002068 <HAL_RCC_OscConfig+0x67c>)
 8001f1c:	4293      	cmp	r3, r2
 8001f1e:	d901      	bls.n	8001f24 <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 8001f20:	2303      	movs	r3, #3
 8001f22:	e0c7      	b.n	80020b4 <HAL_RCC_OscConfig+0x6c8>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001f24:	4b4c      	ldr	r3, [pc, #304]	; (8002058 <HAL_RCC_OscConfig+0x66c>)
 8001f26:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001f28:	2380      	movs	r3, #128	; 0x80
 8001f2a:	009b      	lsls	r3, r3, #2
 8001f2c:	4013      	ands	r3, r2
 8001f2e:	d0ef      	beq.n	8001f10 <HAL_RCC_OscConfig+0x524>
 8001f30:	e014      	b.n	8001f5c <HAL_RCC_OscConfig+0x570>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f32:	f7ff fa33 	bl	800139c <HAL_GetTick>
 8001f36:	0003      	movs	r3, r0
 8001f38:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001f3a:	e009      	b.n	8001f50 <HAL_RCC_OscConfig+0x564>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001f3c:	f7ff fa2e 	bl	800139c <HAL_GetTick>
 8001f40:	0002      	movs	r2, r0
 8001f42:	69bb      	ldr	r3, [r7, #24]
 8001f44:	1ad3      	subs	r3, r2, r3
 8001f46:	4a48      	ldr	r2, [pc, #288]	; (8002068 <HAL_RCC_OscConfig+0x67c>)
 8001f48:	4293      	cmp	r3, r2
 8001f4a:	d901      	bls.n	8001f50 <HAL_RCC_OscConfig+0x564>
        {
          return HAL_TIMEOUT;
 8001f4c:	2303      	movs	r3, #3
 8001f4e:	e0b1      	b.n	80020b4 <HAL_RCC_OscConfig+0x6c8>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001f50:	4b41      	ldr	r3, [pc, #260]	; (8002058 <HAL_RCC_OscConfig+0x66c>)
 8001f52:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001f54:	2380      	movs	r3, #128	; 0x80
 8001f56:	009b      	lsls	r3, r3, #2
 8001f58:	4013      	ands	r3, r2
 8001f5a:	d1ef      	bne.n	8001f3c <HAL_RCC_OscConfig+0x550>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001f5c:	2327      	movs	r3, #39	; 0x27
 8001f5e:	18fb      	adds	r3, r7, r3
 8001f60:	781b      	ldrb	r3, [r3, #0]
 8001f62:	2b01      	cmp	r3, #1
 8001f64:	d105      	bne.n	8001f72 <HAL_RCC_OscConfig+0x586>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001f66:	4b3c      	ldr	r3, [pc, #240]	; (8002058 <HAL_RCC_OscConfig+0x66c>)
 8001f68:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001f6a:	4b3b      	ldr	r3, [pc, #236]	; (8002058 <HAL_RCC_OscConfig+0x66c>)
 8001f6c:	493f      	ldr	r1, [pc, #252]	; (800206c <HAL_RCC_OscConfig+0x680>)
 8001f6e:	400a      	ands	r2, r1
 8001f70:	639a      	str	r2, [r3, #56]	; 0x38
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d100      	bne.n	8001f7c <HAL_RCC_OscConfig+0x590>
 8001f7a:	e09a      	b.n	80020b2 <HAL_RCC_OscConfig+0x6c6>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001f7c:	6a3b      	ldr	r3, [r7, #32]
 8001f7e:	2b0c      	cmp	r3, #12
 8001f80:	d064      	beq.n	800204c <HAL_RCC_OscConfig+0x660>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f86:	2b02      	cmp	r3, #2
 8001f88:	d145      	bne.n	8002016 <HAL_RCC_OscConfig+0x62a>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f8a:	4b33      	ldr	r3, [pc, #204]	; (8002058 <HAL_RCC_OscConfig+0x66c>)
 8001f8c:	681a      	ldr	r2, [r3, #0]
 8001f8e:	4b32      	ldr	r3, [pc, #200]	; (8002058 <HAL_RCC_OscConfig+0x66c>)
 8001f90:	4937      	ldr	r1, [pc, #220]	; (8002070 <HAL_RCC_OscConfig+0x684>)
 8001f92:	400a      	ands	r2, r1
 8001f94:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f96:	f7ff fa01 	bl	800139c <HAL_GetTick>
 8001f9a:	0003      	movs	r3, r0
 8001f9c:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001f9e:	e008      	b.n	8001fb2 <HAL_RCC_OscConfig+0x5c6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001fa0:	f7ff f9fc 	bl	800139c <HAL_GetTick>
 8001fa4:	0002      	movs	r2, r0
 8001fa6:	69bb      	ldr	r3, [r7, #24]
 8001fa8:	1ad3      	subs	r3, r2, r3
 8001faa:	2b02      	cmp	r3, #2
 8001fac:	d901      	bls.n	8001fb2 <HAL_RCC_OscConfig+0x5c6>
          {
            return HAL_TIMEOUT;
 8001fae:	2303      	movs	r3, #3
 8001fb0:	e080      	b.n	80020b4 <HAL_RCC_OscConfig+0x6c8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001fb2:	4b29      	ldr	r3, [pc, #164]	; (8002058 <HAL_RCC_OscConfig+0x66c>)
 8001fb4:	681a      	ldr	r2, [r3, #0]
 8001fb6:	2380      	movs	r3, #128	; 0x80
 8001fb8:	049b      	lsls	r3, r3, #18
 8001fba:	4013      	ands	r3, r2
 8001fbc:	d1f0      	bne.n	8001fa0 <HAL_RCC_OscConfig+0x5b4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001fbe:	4b26      	ldr	r3, [pc, #152]	; (8002058 <HAL_RCC_OscConfig+0x66c>)
 8001fc0:	68db      	ldr	r3, [r3, #12]
 8001fc2:	4a2c      	ldr	r2, [pc, #176]	; (8002074 <HAL_RCC_OscConfig+0x688>)
 8001fc4:	4013      	ands	r3, r2
 8001fc6:	0019      	movs	r1, r3
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fd0:	431a      	orrs	r2, r3
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fd6:	431a      	orrs	r2, r3
 8001fd8:	4b1f      	ldr	r3, [pc, #124]	; (8002058 <HAL_RCC_OscConfig+0x66c>)
 8001fda:	430a      	orrs	r2, r1
 8001fdc:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001fde:	4b1e      	ldr	r3, [pc, #120]	; (8002058 <HAL_RCC_OscConfig+0x66c>)
 8001fe0:	681a      	ldr	r2, [r3, #0]
 8001fe2:	4b1d      	ldr	r3, [pc, #116]	; (8002058 <HAL_RCC_OscConfig+0x66c>)
 8001fe4:	2180      	movs	r1, #128	; 0x80
 8001fe6:	0449      	lsls	r1, r1, #17
 8001fe8:	430a      	orrs	r2, r1
 8001fea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fec:	f7ff f9d6 	bl	800139c <HAL_GetTick>
 8001ff0:	0003      	movs	r3, r0
 8001ff2:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8001ff4:	e008      	b.n	8002008 <HAL_RCC_OscConfig+0x61c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001ff6:	f7ff f9d1 	bl	800139c <HAL_GetTick>
 8001ffa:	0002      	movs	r2, r0
 8001ffc:	69bb      	ldr	r3, [r7, #24]
 8001ffe:	1ad3      	subs	r3, r2, r3
 8002000:	2b02      	cmp	r3, #2
 8002002:	d901      	bls.n	8002008 <HAL_RCC_OscConfig+0x61c>
          {
            return HAL_TIMEOUT;
 8002004:	2303      	movs	r3, #3
 8002006:	e055      	b.n	80020b4 <HAL_RCC_OscConfig+0x6c8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8002008:	4b13      	ldr	r3, [pc, #76]	; (8002058 <HAL_RCC_OscConfig+0x66c>)
 800200a:	681a      	ldr	r2, [r3, #0]
 800200c:	2380      	movs	r3, #128	; 0x80
 800200e:	049b      	lsls	r3, r3, #18
 8002010:	4013      	ands	r3, r2
 8002012:	d0f0      	beq.n	8001ff6 <HAL_RCC_OscConfig+0x60a>
 8002014:	e04d      	b.n	80020b2 <HAL_RCC_OscConfig+0x6c6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002016:	4b10      	ldr	r3, [pc, #64]	; (8002058 <HAL_RCC_OscConfig+0x66c>)
 8002018:	681a      	ldr	r2, [r3, #0]
 800201a:	4b0f      	ldr	r3, [pc, #60]	; (8002058 <HAL_RCC_OscConfig+0x66c>)
 800201c:	4914      	ldr	r1, [pc, #80]	; (8002070 <HAL_RCC_OscConfig+0x684>)
 800201e:	400a      	ands	r2, r1
 8002020:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002022:	f7ff f9bb 	bl	800139c <HAL_GetTick>
 8002026:	0003      	movs	r3, r0
 8002028:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800202a:	e008      	b.n	800203e <HAL_RCC_OscConfig+0x652>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800202c:	f7ff f9b6 	bl	800139c <HAL_GetTick>
 8002030:	0002      	movs	r2, r0
 8002032:	69bb      	ldr	r3, [r7, #24]
 8002034:	1ad3      	subs	r3, r2, r3
 8002036:	2b02      	cmp	r3, #2
 8002038:	d901      	bls.n	800203e <HAL_RCC_OscConfig+0x652>
          {
            return HAL_TIMEOUT;
 800203a:	2303      	movs	r3, #3
 800203c:	e03a      	b.n	80020b4 <HAL_RCC_OscConfig+0x6c8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800203e:	4b06      	ldr	r3, [pc, #24]	; (8002058 <HAL_RCC_OscConfig+0x66c>)
 8002040:	681a      	ldr	r2, [r3, #0]
 8002042:	2380      	movs	r3, #128	; 0x80
 8002044:	049b      	lsls	r3, r3, #18
 8002046:	4013      	ands	r3, r2
 8002048:	d1f0      	bne.n	800202c <HAL_RCC_OscConfig+0x640>
 800204a:	e032      	b.n	80020b2 <HAL_RCC_OscConfig+0x6c6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002050:	2b01      	cmp	r3, #1
 8002052:	d111      	bne.n	8002078 <HAL_RCC_OscConfig+0x68c>
      {
        return HAL_ERROR;
 8002054:	2301      	movs	r3, #1
 8002056:	e02d      	b.n	80020b4 <HAL_RCC_OscConfig+0x6c8>
 8002058:	40021000 	.word	0x40021000
 800205c:	fffffeff 	.word	0xfffffeff
 8002060:	40007000 	.word	0x40007000
 8002064:	fffffbff 	.word	0xfffffbff
 8002068:	00001388 	.word	0x00001388
 800206c:	efffffff 	.word	0xefffffff
 8002070:	feffffff 	.word	0xfeffffff
 8002074:	ff02ffff 	.word	0xff02ffff
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002078:	4b10      	ldr	r3, [pc, #64]	; (80020bc <HAL_RCC_OscConfig+0x6d0>)
 800207a:	68db      	ldr	r3, [r3, #12]
 800207c:	61fb      	str	r3, [r7, #28]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800207e:	69fa      	ldr	r2, [r7, #28]
 8002080:	2380      	movs	r3, #128	; 0x80
 8002082:	025b      	lsls	r3, r3, #9
 8002084:	401a      	ands	r2, r3
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800208a:	429a      	cmp	r2, r3
 800208c:	d10f      	bne.n	80020ae <HAL_RCC_OscConfig+0x6c2>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 800208e:	69fa      	ldr	r2, [r7, #28]
 8002090:	23f0      	movs	r3, #240	; 0xf0
 8002092:	039b      	lsls	r3, r3, #14
 8002094:	401a      	ands	r2, r3
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800209a:	429a      	cmp	r2, r3
 800209c:	d107      	bne.n	80020ae <HAL_RCC_OscConfig+0x6c2>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 800209e:	69fa      	ldr	r2, [r7, #28]
 80020a0:	23c0      	movs	r3, #192	; 0xc0
 80020a2:	041b      	lsls	r3, r3, #16
 80020a4:	401a      	ands	r2, r3
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80020aa:	429a      	cmp	r2, r3
 80020ac:	d001      	beq.n	80020b2 <HAL_RCC_OscConfig+0x6c6>
        {
          return HAL_ERROR;
 80020ae:	2301      	movs	r3, #1
 80020b0:	e000      	b.n	80020b4 <HAL_RCC_OscConfig+0x6c8>
        }
      }
    }
  }
  return HAL_OK;
 80020b2:	2300      	movs	r3, #0
}
 80020b4:	0018      	movs	r0, r3
 80020b6:	46bd      	mov	sp, r7
 80020b8:	b00a      	add	sp, #40	; 0x28
 80020ba:	bdb0      	pop	{r4, r5, r7, pc}
 80020bc:	40021000 	.word	0x40021000

080020c0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80020c0:	b5b0      	push	{r4, r5, r7, lr}
 80020c2:	b084      	sub	sp, #16
 80020c4:	af00      	add	r7, sp, #0
 80020c6:	6078      	str	r0, [r7, #4]
 80020c8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d101      	bne.n	80020d4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80020d0:	2301      	movs	r3, #1
 80020d2:	e128      	b.n	8002326 <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80020d4:	4b96      	ldr	r3, [pc, #600]	; (8002330 <HAL_RCC_ClockConfig+0x270>)
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	2201      	movs	r2, #1
 80020da:	4013      	ands	r3, r2
 80020dc:	683a      	ldr	r2, [r7, #0]
 80020de:	429a      	cmp	r2, r3
 80020e0:	d91e      	bls.n	8002120 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80020e2:	4b93      	ldr	r3, [pc, #588]	; (8002330 <HAL_RCC_ClockConfig+0x270>)
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	2201      	movs	r2, #1
 80020e8:	4393      	bics	r3, r2
 80020ea:	0019      	movs	r1, r3
 80020ec:	4b90      	ldr	r3, [pc, #576]	; (8002330 <HAL_RCC_ClockConfig+0x270>)
 80020ee:	683a      	ldr	r2, [r7, #0]
 80020f0:	430a      	orrs	r2, r1
 80020f2:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80020f4:	f7ff f952 	bl	800139c <HAL_GetTick>
 80020f8:	0003      	movs	r3, r0
 80020fa:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80020fc:	e009      	b.n	8002112 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80020fe:	f7ff f94d 	bl	800139c <HAL_GetTick>
 8002102:	0002      	movs	r2, r0
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	1ad3      	subs	r3, r2, r3
 8002108:	4a8a      	ldr	r2, [pc, #552]	; (8002334 <HAL_RCC_ClockConfig+0x274>)
 800210a:	4293      	cmp	r3, r2
 800210c:	d901      	bls.n	8002112 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800210e:	2303      	movs	r3, #3
 8002110:	e109      	b.n	8002326 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002112:	4b87      	ldr	r3, [pc, #540]	; (8002330 <HAL_RCC_ClockConfig+0x270>)
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	2201      	movs	r2, #1
 8002118:	4013      	ands	r3, r2
 800211a:	683a      	ldr	r2, [r7, #0]
 800211c:	429a      	cmp	r2, r3
 800211e:	d1ee      	bne.n	80020fe <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	2202      	movs	r2, #2
 8002126:	4013      	ands	r3, r2
 8002128:	d009      	beq.n	800213e <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800212a:	4b83      	ldr	r3, [pc, #524]	; (8002338 <HAL_RCC_ClockConfig+0x278>)
 800212c:	68db      	ldr	r3, [r3, #12]
 800212e:	22f0      	movs	r2, #240	; 0xf0
 8002130:	4393      	bics	r3, r2
 8002132:	0019      	movs	r1, r3
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	689a      	ldr	r2, [r3, #8]
 8002138:	4b7f      	ldr	r3, [pc, #508]	; (8002338 <HAL_RCC_ClockConfig+0x278>)
 800213a:	430a      	orrs	r2, r1
 800213c:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	2201      	movs	r2, #1
 8002144:	4013      	ands	r3, r2
 8002146:	d100      	bne.n	800214a <HAL_RCC_ClockConfig+0x8a>
 8002148:	e089      	b.n	800225e <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	685b      	ldr	r3, [r3, #4]
 800214e:	2b02      	cmp	r3, #2
 8002150:	d107      	bne.n	8002162 <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002152:	4b79      	ldr	r3, [pc, #484]	; (8002338 <HAL_RCC_ClockConfig+0x278>)
 8002154:	681a      	ldr	r2, [r3, #0]
 8002156:	2380      	movs	r3, #128	; 0x80
 8002158:	029b      	lsls	r3, r3, #10
 800215a:	4013      	ands	r3, r2
 800215c:	d120      	bne.n	80021a0 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 800215e:	2301      	movs	r3, #1
 8002160:	e0e1      	b.n	8002326 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	685b      	ldr	r3, [r3, #4]
 8002166:	2b03      	cmp	r3, #3
 8002168:	d107      	bne.n	800217a <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800216a:	4b73      	ldr	r3, [pc, #460]	; (8002338 <HAL_RCC_ClockConfig+0x278>)
 800216c:	681a      	ldr	r2, [r3, #0]
 800216e:	2380      	movs	r3, #128	; 0x80
 8002170:	049b      	lsls	r3, r3, #18
 8002172:	4013      	ands	r3, r2
 8002174:	d114      	bne.n	80021a0 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8002176:	2301      	movs	r3, #1
 8002178:	e0d5      	b.n	8002326 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	685b      	ldr	r3, [r3, #4]
 800217e:	2b01      	cmp	r3, #1
 8002180:	d106      	bne.n	8002190 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002182:	4b6d      	ldr	r3, [pc, #436]	; (8002338 <HAL_RCC_ClockConfig+0x278>)
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	2204      	movs	r2, #4
 8002188:	4013      	ands	r3, r2
 800218a:	d109      	bne.n	80021a0 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 800218c:	2301      	movs	r3, #1
 800218e:	e0ca      	b.n	8002326 <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002190:	4b69      	ldr	r3, [pc, #420]	; (8002338 <HAL_RCC_ClockConfig+0x278>)
 8002192:	681a      	ldr	r2, [r3, #0]
 8002194:	2380      	movs	r3, #128	; 0x80
 8002196:	009b      	lsls	r3, r3, #2
 8002198:	4013      	ands	r3, r2
 800219a:	d101      	bne.n	80021a0 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 800219c:	2301      	movs	r3, #1
 800219e:	e0c2      	b.n	8002326 <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80021a0:	4b65      	ldr	r3, [pc, #404]	; (8002338 <HAL_RCC_ClockConfig+0x278>)
 80021a2:	68db      	ldr	r3, [r3, #12]
 80021a4:	2203      	movs	r2, #3
 80021a6:	4393      	bics	r3, r2
 80021a8:	0019      	movs	r1, r3
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	685a      	ldr	r2, [r3, #4]
 80021ae:	4b62      	ldr	r3, [pc, #392]	; (8002338 <HAL_RCC_ClockConfig+0x278>)
 80021b0:	430a      	orrs	r2, r1
 80021b2:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80021b4:	f7ff f8f2 	bl	800139c <HAL_GetTick>
 80021b8:	0003      	movs	r3, r0
 80021ba:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	685b      	ldr	r3, [r3, #4]
 80021c0:	2b02      	cmp	r3, #2
 80021c2:	d111      	bne.n	80021e8 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80021c4:	e009      	b.n	80021da <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80021c6:	f7ff f8e9 	bl	800139c <HAL_GetTick>
 80021ca:	0002      	movs	r2, r0
 80021cc:	68fb      	ldr	r3, [r7, #12]
 80021ce:	1ad3      	subs	r3, r2, r3
 80021d0:	4a58      	ldr	r2, [pc, #352]	; (8002334 <HAL_RCC_ClockConfig+0x274>)
 80021d2:	4293      	cmp	r3, r2
 80021d4:	d901      	bls.n	80021da <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 80021d6:	2303      	movs	r3, #3
 80021d8:	e0a5      	b.n	8002326 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80021da:	4b57      	ldr	r3, [pc, #348]	; (8002338 <HAL_RCC_ClockConfig+0x278>)
 80021dc:	68db      	ldr	r3, [r3, #12]
 80021de:	220c      	movs	r2, #12
 80021e0:	4013      	ands	r3, r2
 80021e2:	2b08      	cmp	r3, #8
 80021e4:	d1ef      	bne.n	80021c6 <HAL_RCC_ClockConfig+0x106>
 80021e6:	e03a      	b.n	800225e <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	685b      	ldr	r3, [r3, #4]
 80021ec:	2b03      	cmp	r3, #3
 80021ee:	d111      	bne.n	8002214 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80021f0:	e009      	b.n	8002206 <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80021f2:	f7ff f8d3 	bl	800139c <HAL_GetTick>
 80021f6:	0002      	movs	r2, r0
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	1ad3      	subs	r3, r2, r3
 80021fc:	4a4d      	ldr	r2, [pc, #308]	; (8002334 <HAL_RCC_ClockConfig+0x274>)
 80021fe:	4293      	cmp	r3, r2
 8002200:	d901      	bls.n	8002206 <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 8002202:	2303      	movs	r3, #3
 8002204:	e08f      	b.n	8002326 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002206:	4b4c      	ldr	r3, [pc, #304]	; (8002338 <HAL_RCC_ClockConfig+0x278>)
 8002208:	68db      	ldr	r3, [r3, #12]
 800220a:	220c      	movs	r2, #12
 800220c:	4013      	ands	r3, r2
 800220e:	2b0c      	cmp	r3, #12
 8002210:	d1ef      	bne.n	80021f2 <HAL_RCC_ClockConfig+0x132>
 8002212:	e024      	b.n	800225e <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	685b      	ldr	r3, [r3, #4]
 8002218:	2b01      	cmp	r3, #1
 800221a:	d11b      	bne.n	8002254 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800221c:	e009      	b.n	8002232 <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800221e:	f7ff f8bd 	bl	800139c <HAL_GetTick>
 8002222:	0002      	movs	r2, r0
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	1ad3      	subs	r3, r2, r3
 8002228:	4a42      	ldr	r2, [pc, #264]	; (8002334 <HAL_RCC_ClockConfig+0x274>)
 800222a:	4293      	cmp	r3, r2
 800222c:	d901      	bls.n	8002232 <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 800222e:	2303      	movs	r3, #3
 8002230:	e079      	b.n	8002326 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002232:	4b41      	ldr	r3, [pc, #260]	; (8002338 <HAL_RCC_ClockConfig+0x278>)
 8002234:	68db      	ldr	r3, [r3, #12]
 8002236:	220c      	movs	r2, #12
 8002238:	4013      	ands	r3, r2
 800223a:	2b04      	cmp	r3, #4
 800223c:	d1ef      	bne.n	800221e <HAL_RCC_ClockConfig+0x15e>
 800223e:	e00e      	b.n	800225e <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002240:	f7ff f8ac 	bl	800139c <HAL_GetTick>
 8002244:	0002      	movs	r2, r0
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	1ad3      	subs	r3, r2, r3
 800224a:	4a3a      	ldr	r2, [pc, #232]	; (8002334 <HAL_RCC_ClockConfig+0x274>)
 800224c:	4293      	cmp	r3, r2
 800224e:	d901      	bls.n	8002254 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8002250:	2303      	movs	r3, #3
 8002252:	e068      	b.n	8002326 <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8002254:	4b38      	ldr	r3, [pc, #224]	; (8002338 <HAL_RCC_ClockConfig+0x278>)
 8002256:	68db      	ldr	r3, [r3, #12]
 8002258:	220c      	movs	r2, #12
 800225a:	4013      	ands	r3, r2
 800225c:	d1f0      	bne.n	8002240 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800225e:	4b34      	ldr	r3, [pc, #208]	; (8002330 <HAL_RCC_ClockConfig+0x270>)
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	2201      	movs	r2, #1
 8002264:	4013      	ands	r3, r2
 8002266:	683a      	ldr	r2, [r7, #0]
 8002268:	429a      	cmp	r2, r3
 800226a:	d21e      	bcs.n	80022aa <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800226c:	4b30      	ldr	r3, [pc, #192]	; (8002330 <HAL_RCC_ClockConfig+0x270>)
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	2201      	movs	r2, #1
 8002272:	4393      	bics	r3, r2
 8002274:	0019      	movs	r1, r3
 8002276:	4b2e      	ldr	r3, [pc, #184]	; (8002330 <HAL_RCC_ClockConfig+0x270>)
 8002278:	683a      	ldr	r2, [r7, #0]
 800227a:	430a      	orrs	r2, r1
 800227c:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800227e:	f7ff f88d 	bl	800139c <HAL_GetTick>
 8002282:	0003      	movs	r3, r0
 8002284:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002286:	e009      	b.n	800229c <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002288:	f7ff f888 	bl	800139c <HAL_GetTick>
 800228c:	0002      	movs	r2, r0
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	1ad3      	subs	r3, r2, r3
 8002292:	4a28      	ldr	r2, [pc, #160]	; (8002334 <HAL_RCC_ClockConfig+0x274>)
 8002294:	4293      	cmp	r3, r2
 8002296:	d901      	bls.n	800229c <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 8002298:	2303      	movs	r3, #3
 800229a:	e044      	b.n	8002326 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800229c:	4b24      	ldr	r3, [pc, #144]	; (8002330 <HAL_RCC_ClockConfig+0x270>)
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	2201      	movs	r2, #1
 80022a2:	4013      	ands	r3, r2
 80022a4:	683a      	ldr	r2, [r7, #0]
 80022a6:	429a      	cmp	r2, r3
 80022a8:	d1ee      	bne.n	8002288 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	2204      	movs	r2, #4
 80022b0:	4013      	ands	r3, r2
 80022b2:	d009      	beq.n	80022c8 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80022b4:	4b20      	ldr	r3, [pc, #128]	; (8002338 <HAL_RCC_ClockConfig+0x278>)
 80022b6:	68db      	ldr	r3, [r3, #12]
 80022b8:	4a20      	ldr	r2, [pc, #128]	; (800233c <HAL_RCC_ClockConfig+0x27c>)
 80022ba:	4013      	ands	r3, r2
 80022bc:	0019      	movs	r1, r3
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	68da      	ldr	r2, [r3, #12]
 80022c2:	4b1d      	ldr	r3, [pc, #116]	; (8002338 <HAL_RCC_ClockConfig+0x278>)
 80022c4:	430a      	orrs	r2, r1
 80022c6:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	2208      	movs	r2, #8
 80022ce:	4013      	ands	r3, r2
 80022d0:	d00a      	beq.n	80022e8 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80022d2:	4b19      	ldr	r3, [pc, #100]	; (8002338 <HAL_RCC_ClockConfig+0x278>)
 80022d4:	68db      	ldr	r3, [r3, #12]
 80022d6:	4a1a      	ldr	r2, [pc, #104]	; (8002340 <HAL_RCC_ClockConfig+0x280>)
 80022d8:	4013      	ands	r3, r2
 80022da:	0019      	movs	r1, r3
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	691b      	ldr	r3, [r3, #16]
 80022e0:	00da      	lsls	r2, r3, #3
 80022e2:	4b15      	ldr	r3, [pc, #84]	; (8002338 <HAL_RCC_ClockConfig+0x278>)
 80022e4:	430a      	orrs	r2, r1
 80022e6:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80022e8:	f000 f832 	bl	8002350 <HAL_RCC_GetSysClockFreq>
 80022ec:	0001      	movs	r1, r0
 80022ee:	4b12      	ldr	r3, [pc, #72]	; (8002338 <HAL_RCC_ClockConfig+0x278>)
 80022f0:	68db      	ldr	r3, [r3, #12]
 80022f2:	091b      	lsrs	r3, r3, #4
 80022f4:	220f      	movs	r2, #15
 80022f6:	4013      	ands	r3, r2
 80022f8:	4a12      	ldr	r2, [pc, #72]	; (8002344 <HAL_RCC_ClockConfig+0x284>)
 80022fa:	5cd3      	ldrb	r3, [r2, r3]
 80022fc:	000a      	movs	r2, r1
 80022fe:	40da      	lsrs	r2, r3
 8002300:	4b11      	ldr	r3, [pc, #68]	; (8002348 <HAL_RCC_ClockConfig+0x288>)
 8002302:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002304:	4b11      	ldr	r3, [pc, #68]	; (800234c <HAL_RCC_ClockConfig+0x28c>)
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	250b      	movs	r5, #11
 800230a:	197c      	adds	r4, r7, r5
 800230c:	0018      	movs	r0, r3
 800230e:	f7fe ffff 	bl	8001310 <HAL_InitTick>
 8002312:	0003      	movs	r3, r0
 8002314:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 8002316:	197b      	adds	r3, r7, r5
 8002318:	781b      	ldrb	r3, [r3, #0]
 800231a:	2b00      	cmp	r3, #0
 800231c:	d002      	beq.n	8002324 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 800231e:	197b      	adds	r3, r7, r5
 8002320:	781b      	ldrb	r3, [r3, #0]
 8002322:	e000      	b.n	8002326 <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8002324:	2300      	movs	r3, #0
}
 8002326:	0018      	movs	r0, r3
 8002328:	46bd      	mov	sp, r7
 800232a:	b004      	add	sp, #16
 800232c:	bdb0      	pop	{r4, r5, r7, pc}
 800232e:	46c0      	nop			; (mov r8, r8)
 8002330:	40022000 	.word	0x40022000
 8002334:	00001388 	.word	0x00001388
 8002338:	40021000 	.word	0x40021000
 800233c:	fffff8ff 	.word	0xfffff8ff
 8002340:	ffffc7ff 	.word	0xffffc7ff
 8002344:	080044b0 	.word	0x080044b0
 8002348:	20000088 	.word	0x20000088
 800234c:	2000008c 	.word	0x2000008c

08002350 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002350:	b5b0      	push	{r4, r5, r7, lr}
 8002352:	b08e      	sub	sp, #56	; 0x38
 8002354:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8002356:	4b4c      	ldr	r3, [pc, #304]	; (8002488 <HAL_RCC_GetSysClockFreq+0x138>)
 8002358:	68db      	ldr	r3, [r3, #12]
 800235a:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800235c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800235e:	230c      	movs	r3, #12
 8002360:	4013      	ands	r3, r2
 8002362:	2b0c      	cmp	r3, #12
 8002364:	d014      	beq.n	8002390 <HAL_RCC_GetSysClockFreq+0x40>
 8002366:	d900      	bls.n	800236a <HAL_RCC_GetSysClockFreq+0x1a>
 8002368:	e07b      	b.n	8002462 <HAL_RCC_GetSysClockFreq+0x112>
 800236a:	2b04      	cmp	r3, #4
 800236c:	d002      	beq.n	8002374 <HAL_RCC_GetSysClockFreq+0x24>
 800236e:	2b08      	cmp	r3, #8
 8002370:	d00b      	beq.n	800238a <HAL_RCC_GetSysClockFreq+0x3a>
 8002372:	e076      	b.n	8002462 <HAL_RCC_GetSysClockFreq+0x112>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8002374:	4b44      	ldr	r3, [pc, #272]	; (8002488 <HAL_RCC_GetSysClockFreq+0x138>)
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	2210      	movs	r2, #16
 800237a:	4013      	ands	r3, r2
 800237c:	d002      	beq.n	8002384 <HAL_RCC_GetSysClockFreq+0x34>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 800237e:	4b43      	ldr	r3, [pc, #268]	; (800248c <HAL_RCC_GetSysClockFreq+0x13c>)
 8002380:	633b      	str	r3, [r7, #48]	; 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8002382:	e07c      	b.n	800247e <HAL_RCC_GetSysClockFreq+0x12e>
        sysclockfreq =  HSI_VALUE;
 8002384:	4b42      	ldr	r3, [pc, #264]	; (8002490 <HAL_RCC_GetSysClockFreq+0x140>)
 8002386:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002388:	e079      	b.n	800247e <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800238a:	4b42      	ldr	r3, [pc, #264]	; (8002494 <HAL_RCC_GetSysClockFreq+0x144>)
 800238c:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800238e:	e076      	b.n	800247e <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8002390:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002392:	0c9a      	lsrs	r2, r3, #18
 8002394:	230f      	movs	r3, #15
 8002396:	401a      	ands	r2, r3
 8002398:	4b3f      	ldr	r3, [pc, #252]	; (8002498 <HAL_RCC_GetSysClockFreq+0x148>)
 800239a:	5c9b      	ldrb	r3, [r3, r2]
 800239c:	62bb      	str	r3, [r7, #40]	; 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 800239e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80023a0:	0d9a      	lsrs	r2, r3, #22
 80023a2:	2303      	movs	r3, #3
 80023a4:	4013      	ands	r3, r2
 80023a6:	3301      	adds	r3, #1
 80023a8:	627b      	str	r3, [r7, #36]	; 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80023aa:	4b37      	ldr	r3, [pc, #220]	; (8002488 <HAL_RCC_GetSysClockFreq+0x138>)
 80023ac:	68da      	ldr	r2, [r3, #12]
 80023ae:	2380      	movs	r3, #128	; 0x80
 80023b0:	025b      	lsls	r3, r3, #9
 80023b2:	4013      	ands	r3, r2
 80023b4:	d01a      	beq.n	80023ec <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 80023b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80023b8:	61bb      	str	r3, [r7, #24]
 80023ba:	2300      	movs	r3, #0
 80023bc:	61fb      	str	r3, [r7, #28]
 80023be:	4a35      	ldr	r2, [pc, #212]	; (8002494 <HAL_RCC_GetSysClockFreq+0x144>)
 80023c0:	2300      	movs	r3, #0
 80023c2:	69b8      	ldr	r0, [r7, #24]
 80023c4:	69f9      	ldr	r1, [r7, #28]
 80023c6:	f7fd ff5d 	bl	8000284 <__aeabi_lmul>
 80023ca:	0002      	movs	r2, r0
 80023cc:	000b      	movs	r3, r1
 80023ce:	0010      	movs	r0, r2
 80023d0:	0019      	movs	r1, r3
 80023d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023d4:	613b      	str	r3, [r7, #16]
 80023d6:	2300      	movs	r3, #0
 80023d8:	617b      	str	r3, [r7, #20]
 80023da:	693a      	ldr	r2, [r7, #16]
 80023dc:	697b      	ldr	r3, [r7, #20]
 80023de:	f7fd ff31 	bl	8000244 <__aeabi_uldivmod>
 80023e2:	0002      	movs	r2, r0
 80023e4:	000b      	movs	r3, r1
 80023e6:	0013      	movs	r3, r2
 80023e8:	637b      	str	r3, [r7, #52]	; 0x34
 80023ea:	e037      	b.n	800245c <HAL_RCC_GetSysClockFreq+0x10c>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80023ec:	4b26      	ldr	r3, [pc, #152]	; (8002488 <HAL_RCC_GetSysClockFreq+0x138>)
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	2210      	movs	r2, #16
 80023f2:	4013      	ands	r3, r2
 80023f4:	d01a      	beq.n	800242c <HAL_RCC_GetSysClockFreq+0xdc>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 80023f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80023f8:	60bb      	str	r3, [r7, #8]
 80023fa:	2300      	movs	r3, #0
 80023fc:	60fb      	str	r3, [r7, #12]
 80023fe:	4a23      	ldr	r2, [pc, #140]	; (800248c <HAL_RCC_GetSysClockFreq+0x13c>)
 8002400:	2300      	movs	r3, #0
 8002402:	68b8      	ldr	r0, [r7, #8]
 8002404:	68f9      	ldr	r1, [r7, #12]
 8002406:	f7fd ff3d 	bl	8000284 <__aeabi_lmul>
 800240a:	0002      	movs	r2, r0
 800240c:	000b      	movs	r3, r1
 800240e:	0010      	movs	r0, r2
 8002410:	0019      	movs	r1, r3
 8002412:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002414:	603b      	str	r3, [r7, #0]
 8002416:	2300      	movs	r3, #0
 8002418:	607b      	str	r3, [r7, #4]
 800241a:	683a      	ldr	r2, [r7, #0]
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	f7fd ff11 	bl	8000244 <__aeabi_uldivmod>
 8002422:	0002      	movs	r2, r0
 8002424:	000b      	movs	r3, r1
 8002426:	0013      	movs	r3, r2
 8002428:	637b      	str	r3, [r7, #52]	; 0x34
 800242a:	e017      	b.n	800245c <HAL_RCC_GetSysClockFreq+0x10c>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 800242c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800242e:	0018      	movs	r0, r3
 8002430:	2300      	movs	r3, #0
 8002432:	0019      	movs	r1, r3
 8002434:	4a16      	ldr	r2, [pc, #88]	; (8002490 <HAL_RCC_GetSysClockFreq+0x140>)
 8002436:	2300      	movs	r3, #0
 8002438:	f7fd ff24 	bl	8000284 <__aeabi_lmul>
 800243c:	0002      	movs	r2, r0
 800243e:	000b      	movs	r3, r1
 8002440:	0010      	movs	r0, r2
 8002442:	0019      	movs	r1, r3
 8002444:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002446:	001c      	movs	r4, r3
 8002448:	2300      	movs	r3, #0
 800244a:	001d      	movs	r5, r3
 800244c:	0022      	movs	r2, r4
 800244e:	002b      	movs	r3, r5
 8002450:	f7fd fef8 	bl	8000244 <__aeabi_uldivmod>
 8002454:	0002      	movs	r2, r0
 8002456:	000b      	movs	r3, r1
 8002458:	0013      	movs	r3, r2
 800245a:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
      sysclockfreq = pllvco;
 800245c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800245e:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002460:	e00d      	b.n	800247e <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8002462:	4b09      	ldr	r3, [pc, #36]	; (8002488 <HAL_RCC_GetSysClockFreq+0x138>)
 8002464:	685b      	ldr	r3, [r3, #4]
 8002466:	0b5b      	lsrs	r3, r3, #13
 8002468:	2207      	movs	r2, #7
 800246a:	4013      	ands	r3, r2
 800246c:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 800246e:	6a3b      	ldr	r3, [r7, #32]
 8002470:	3301      	adds	r3, #1
 8002472:	2280      	movs	r2, #128	; 0x80
 8002474:	0212      	lsls	r2, r2, #8
 8002476:	409a      	lsls	r2, r3
 8002478:	0013      	movs	r3, r2
 800247a:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800247c:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 800247e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8002480:	0018      	movs	r0, r3
 8002482:	46bd      	mov	sp, r7
 8002484:	b00e      	add	sp, #56	; 0x38
 8002486:	bdb0      	pop	{r4, r5, r7, pc}
 8002488:	40021000 	.word	0x40021000
 800248c:	003d0900 	.word	0x003d0900
 8002490:	00f42400 	.word	0x00f42400
 8002494:	007a1200 	.word	0x007a1200
 8002498:	080044c8 	.word	0x080044c8

0800249c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800249c:	b580      	push	{r7, lr}
 800249e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80024a0:	4b02      	ldr	r3, [pc, #8]	; (80024ac <HAL_RCC_GetHCLKFreq+0x10>)
 80024a2:	681b      	ldr	r3, [r3, #0]
}
 80024a4:	0018      	movs	r0, r3
 80024a6:	46bd      	mov	sp, r7
 80024a8:	bd80      	pop	{r7, pc}
 80024aa:	46c0      	nop			; (mov r8, r8)
 80024ac:	20000088 	.word	0x20000088

080024b0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80024b0:	b580      	push	{r7, lr}
 80024b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80024b4:	f7ff fff2 	bl	800249c <HAL_RCC_GetHCLKFreq>
 80024b8:	0001      	movs	r1, r0
 80024ba:	4b06      	ldr	r3, [pc, #24]	; (80024d4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80024bc:	68db      	ldr	r3, [r3, #12]
 80024be:	0a1b      	lsrs	r3, r3, #8
 80024c0:	2207      	movs	r2, #7
 80024c2:	4013      	ands	r3, r2
 80024c4:	4a04      	ldr	r2, [pc, #16]	; (80024d8 <HAL_RCC_GetPCLK1Freq+0x28>)
 80024c6:	5cd3      	ldrb	r3, [r2, r3]
 80024c8:	40d9      	lsrs	r1, r3
 80024ca:	000b      	movs	r3, r1
}
 80024cc:	0018      	movs	r0, r3
 80024ce:	46bd      	mov	sp, r7
 80024d0:	bd80      	pop	{r7, pc}
 80024d2:	46c0      	nop			; (mov r8, r8)
 80024d4:	40021000 	.word	0x40021000
 80024d8:	080044c0 	.word	0x080044c0

080024dc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80024dc:	b580      	push	{r7, lr}
 80024de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80024e0:	f7ff ffdc 	bl	800249c <HAL_RCC_GetHCLKFreq>
 80024e4:	0001      	movs	r1, r0
 80024e6:	4b06      	ldr	r3, [pc, #24]	; (8002500 <HAL_RCC_GetPCLK2Freq+0x24>)
 80024e8:	68db      	ldr	r3, [r3, #12]
 80024ea:	0adb      	lsrs	r3, r3, #11
 80024ec:	2207      	movs	r2, #7
 80024ee:	4013      	ands	r3, r2
 80024f0:	4a04      	ldr	r2, [pc, #16]	; (8002504 <HAL_RCC_GetPCLK2Freq+0x28>)
 80024f2:	5cd3      	ldrb	r3, [r2, r3]
 80024f4:	40d9      	lsrs	r1, r3
 80024f6:	000b      	movs	r3, r1
}
 80024f8:	0018      	movs	r0, r3
 80024fa:	46bd      	mov	sp, r7
 80024fc:	bd80      	pop	{r7, pc}
 80024fe:	46c0      	nop			; (mov r8, r8)
 8002500:	40021000 	.word	0x40021000
 8002504:	080044c0 	.word	0x080044c0

08002508 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002508:	b580      	push	{r7, lr}
 800250a:	b086      	sub	sp, #24
 800250c:	af00      	add	r7, sp, #0
 800250e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 8002510:	2017      	movs	r0, #23
 8002512:	183b      	adds	r3, r7, r0
 8002514:	2200      	movs	r2, #0
 8002516:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	2220      	movs	r2, #32
 800251e:	4013      	ands	r3, r2
 8002520:	d100      	bne.n	8002524 <HAL_RCCEx_PeriphCLKConfig+0x1c>
 8002522:	e0c2      	b.n	80026aa <HAL_RCCEx_PeriphCLKConfig+0x1a2>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002524:	4b89      	ldr	r3, [pc, #548]	; (800274c <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8002526:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002528:	2380      	movs	r3, #128	; 0x80
 800252a:	055b      	lsls	r3, r3, #21
 800252c:	4013      	ands	r3, r2
 800252e:	d109      	bne.n	8002544 <HAL_RCCEx_PeriphCLKConfig+0x3c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002530:	4b86      	ldr	r3, [pc, #536]	; (800274c <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8002532:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002534:	4b85      	ldr	r3, [pc, #532]	; (800274c <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8002536:	2180      	movs	r1, #128	; 0x80
 8002538:	0549      	lsls	r1, r1, #21
 800253a:	430a      	orrs	r2, r1
 800253c:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 800253e:	183b      	adds	r3, r7, r0
 8002540:	2201      	movs	r2, #1
 8002542:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002544:	4b82      	ldr	r3, [pc, #520]	; (8002750 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002546:	681a      	ldr	r2, [r3, #0]
 8002548:	2380      	movs	r3, #128	; 0x80
 800254a:	005b      	lsls	r3, r3, #1
 800254c:	4013      	ands	r3, r2
 800254e:	d11a      	bne.n	8002586 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002550:	4b7f      	ldr	r3, [pc, #508]	; (8002750 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002552:	681a      	ldr	r2, [r3, #0]
 8002554:	4b7e      	ldr	r3, [pc, #504]	; (8002750 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002556:	2180      	movs	r1, #128	; 0x80
 8002558:	0049      	lsls	r1, r1, #1
 800255a:	430a      	orrs	r2, r1
 800255c:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800255e:	f7fe ff1d 	bl	800139c <HAL_GetTick>
 8002562:	0003      	movs	r3, r0
 8002564:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002566:	e008      	b.n	800257a <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002568:	f7fe ff18 	bl	800139c <HAL_GetTick>
 800256c:	0002      	movs	r2, r0
 800256e:	693b      	ldr	r3, [r7, #16]
 8002570:	1ad3      	subs	r3, r2, r3
 8002572:	2b64      	cmp	r3, #100	; 0x64
 8002574:	d901      	bls.n	800257a <HAL_RCCEx_PeriphCLKConfig+0x72>
        {
          return HAL_TIMEOUT;
 8002576:	2303      	movs	r3, #3
 8002578:	e0e3      	b.n	8002742 <HAL_RCCEx_PeriphCLKConfig+0x23a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800257a:	4b75      	ldr	r3, [pc, #468]	; (8002750 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800257c:	681a      	ldr	r2, [r3, #0]
 800257e:	2380      	movs	r3, #128	; 0x80
 8002580:	005b      	lsls	r3, r3, #1
 8002582:	4013      	ands	r3, r2
 8002584:	d0f0      	beq.n	8002568 <HAL_RCCEx_PeriphCLKConfig+0x60>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8002586:	4b71      	ldr	r3, [pc, #452]	; (800274c <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8002588:	681a      	ldr	r2, [r3, #0]
 800258a:	23c0      	movs	r3, #192	; 0xc0
 800258c:	039b      	lsls	r3, r3, #14
 800258e:	4013      	ands	r3, r2
 8002590:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	685a      	ldr	r2, [r3, #4]
 8002596:	23c0      	movs	r3, #192	; 0xc0
 8002598:	039b      	lsls	r3, r3, #14
 800259a:	4013      	ands	r3, r2
 800259c:	68fa      	ldr	r2, [r7, #12]
 800259e:	429a      	cmp	r2, r3
 80025a0:	d013      	beq.n	80025ca <HAL_RCCEx_PeriphCLKConfig+0xc2>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	685a      	ldr	r2, [r3, #4]
 80025a6:	23c0      	movs	r3, #192	; 0xc0
 80025a8:	029b      	lsls	r3, r3, #10
 80025aa:	401a      	ands	r2, r3
 80025ac:	23c0      	movs	r3, #192	; 0xc0
 80025ae:	029b      	lsls	r3, r3, #10
 80025b0:	429a      	cmp	r2, r3
 80025b2:	d10a      	bne.n	80025ca <HAL_RCCEx_PeriphCLKConfig+0xc2>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80025b4:	4b65      	ldr	r3, [pc, #404]	; (800274c <HAL_RCCEx_PeriphCLKConfig+0x244>)
 80025b6:	681a      	ldr	r2, [r3, #0]
 80025b8:	2380      	movs	r3, #128	; 0x80
 80025ba:	029b      	lsls	r3, r3, #10
 80025bc:	401a      	ands	r2, r3
 80025be:	2380      	movs	r3, #128	; 0x80
 80025c0:	029b      	lsls	r3, r3, #10
 80025c2:	429a      	cmp	r2, r3
 80025c4:	d101      	bne.n	80025ca <HAL_RCCEx_PeriphCLKConfig+0xc2>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 80025c6:	2301      	movs	r3, #1
 80025c8:	e0bb      	b.n	8002742 <HAL_RCCEx_PeriphCLKConfig+0x23a>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 80025ca:	4b60      	ldr	r3, [pc, #384]	; (800274c <HAL_RCCEx_PeriphCLKConfig+0x244>)
 80025cc:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80025ce:	23c0      	movs	r3, #192	; 0xc0
 80025d0:	029b      	lsls	r3, r3, #10
 80025d2:	4013      	ands	r3, r2
 80025d4:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d03b      	beq.n	8002654 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	685a      	ldr	r2, [r3, #4]
 80025e0:	23c0      	movs	r3, #192	; 0xc0
 80025e2:	029b      	lsls	r3, r3, #10
 80025e4:	4013      	ands	r3, r2
 80025e6:	68fa      	ldr	r2, [r7, #12]
 80025e8:	429a      	cmp	r2, r3
 80025ea:	d033      	beq.n	8002654 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	2220      	movs	r2, #32
 80025f2:	4013      	ands	r3, r2
 80025f4:	d02e      	beq.n	8002654 <HAL_RCCEx_PeriphCLKConfig+0x14c>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 80025f6:	4b55      	ldr	r3, [pc, #340]	; (800274c <HAL_RCCEx_PeriphCLKConfig+0x244>)
 80025f8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80025fa:	4a56      	ldr	r2, [pc, #344]	; (8002754 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 80025fc:	4013      	ands	r3, r2
 80025fe:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002600:	4b52      	ldr	r3, [pc, #328]	; (800274c <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8002602:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002604:	4b51      	ldr	r3, [pc, #324]	; (800274c <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8002606:	2180      	movs	r1, #128	; 0x80
 8002608:	0309      	lsls	r1, r1, #12
 800260a:	430a      	orrs	r2, r1
 800260c:	651a      	str	r2, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 800260e:	4b4f      	ldr	r3, [pc, #316]	; (800274c <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8002610:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002612:	4b4e      	ldr	r3, [pc, #312]	; (800274c <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8002614:	4950      	ldr	r1, [pc, #320]	; (8002758 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8002616:	400a      	ands	r2, r1
 8002618:	651a      	str	r2, [r3, #80]	; 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 800261a:	4b4c      	ldr	r3, [pc, #304]	; (800274c <HAL_RCCEx_PeriphCLKConfig+0x244>)
 800261c:	68fa      	ldr	r2, [r7, #12]
 800261e:	651a      	str	r2, [r3, #80]	; 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8002620:	68fa      	ldr	r2, [r7, #12]
 8002622:	2380      	movs	r3, #128	; 0x80
 8002624:	005b      	lsls	r3, r3, #1
 8002626:	4013      	ands	r3, r2
 8002628:	d014      	beq.n	8002654 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800262a:	f7fe feb7 	bl	800139c <HAL_GetTick>
 800262e:	0003      	movs	r3, r0
 8002630:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002632:	e009      	b.n	8002648 <HAL_RCCEx_PeriphCLKConfig+0x140>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002634:	f7fe feb2 	bl	800139c <HAL_GetTick>
 8002638:	0002      	movs	r2, r0
 800263a:	693b      	ldr	r3, [r7, #16]
 800263c:	1ad3      	subs	r3, r2, r3
 800263e:	4a47      	ldr	r2, [pc, #284]	; (800275c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8002640:	4293      	cmp	r3, r2
 8002642:	d901      	bls.n	8002648 <HAL_RCCEx_PeriphCLKConfig+0x140>
          {
            return HAL_TIMEOUT;
 8002644:	2303      	movs	r3, #3
 8002646:	e07c      	b.n	8002742 <HAL_RCCEx_PeriphCLKConfig+0x23a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002648:	4b40      	ldr	r3, [pc, #256]	; (800274c <HAL_RCCEx_PeriphCLKConfig+0x244>)
 800264a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800264c:	2380      	movs	r3, #128	; 0x80
 800264e:	009b      	lsls	r3, r3, #2
 8002650:	4013      	ands	r3, r2
 8002652:	d0ef      	beq.n	8002634 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	685a      	ldr	r2, [r3, #4]
 8002658:	23c0      	movs	r3, #192	; 0xc0
 800265a:	029b      	lsls	r3, r3, #10
 800265c:	401a      	ands	r2, r3
 800265e:	23c0      	movs	r3, #192	; 0xc0
 8002660:	029b      	lsls	r3, r3, #10
 8002662:	429a      	cmp	r2, r3
 8002664:	d10c      	bne.n	8002680 <HAL_RCCEx_PeriphCLKConfig+0x178>
 8002666:	4b39      	ldr	r3, [pc, #228]	; (800274c <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	4a3d      	ldr	r2, [pc, #244]	; (8002760 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800266c:	4013      	ands	r3, r2
 800266e:	0019      	movs	r1, r3
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	685a      	ldr	r2, [r3, #4]
 8002674:	23c0      	movs	r3, #192	; 0xc0
 8002676:	039b      	lsls	r3, r3, #14
 8002678:	401a      	ands	r2, r3
 800267a:	4b34      	ldr	r3, [pc, #208]	; (800274c <HAL_RCCEx_PeriphCLKConfig+0x244>)
 800267c:	430a      	orrs	r2, r1
 800267e:	601a      	str	r2, [r3, #0]
 8002680:	4b32      	ldr	r3, [pc, #200]	; (800274c <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8002682:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	685a      	ldr	r2, [r3, #4]
 8002688:	23c0      	movs	r3, #192	; 0xc0
 800268a:	029b      	lsls	r3, r3, #10
 800268c:	401a      	ands	r2, r3
 800268e:	4b2f      	ldr	r3, [pc, #188]	; (800274c <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8002690:	430a      	orrs	r2, r1
 8002692:	651a      	str	r2, [r3, #80]	; 0x50

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002694:	2317      	movs	r3, #23
 8002696:	18fb      	adds	r3, r7, r3
 8002698:	781b      	ldrb	r3, [r3, #0]
 800269a:	2b01      	cmp	r3, #1
 800269c:	d105      	bne.n	80026aa <HAL_RCCEx_PeriphCLKConfig+0x1a2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800269e:	4b2b      	ldr	r3, [pc, #172]	; (800274c <HAL_RCCEx_PeriphCLKConfig+0x244>)
 80026a0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80026a2:	4b2a      	ldr	r3, [pc, #168]	; (800274c <HAL_RCCEx_PeriphCLKConfig+0x244>)
 80026a4:	492f      	ldr	r1, [pc, #188]	; (8002764 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80026a6:	400a      	ands	r2, r1
 80026a8:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	2201      	movs	r2, #1
 80026b0:	4013      	ands	r3, r2
 80026b2:	d009      	beq.n	80026c8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80026b4:	4b25      	ldr	r3, [pc, #148]	; (800274c <HAL_RCCEx_PeriphCLKConfig+0x244>)
 80026b6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80026b8:	2203      	movs	r2, #3
 80026ba:	4393      	bics	r3, r2
 80026bc:	0019      	movs	r1, r3
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	689a      	ldr	r2, [r3, #8]
 80026c2:	4b22      	ldr	r3, [pc, #136]	; (800274c <HAL_RCCEx_PeriphCLKConfig+0x244>)
 80026c4:	430a      	orrs	r2, r1
 80026c6:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	2202      	movs	r2, #2
 80026ce:	4013      	ands	r3, r2
 80026d0:	d009      	beq.n	80026e6 <HAL_RCCEx_PeriphCLKConfig+0x1de>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80026d2:	4b1e      	ldr	r3, [pc, #120]	; (800274c <HAL_RCCEx_PeriphCLKConfig+0x244>)
 80026d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80026d6:	220c      	movs	r2, #12
 80026d8:	4393      	bics	r3, r2
 80026da:	0019      	movs	r1, r3
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	68da      	ldr	r2, [r3, #12]
 80026e0:	4b1a      	ldr	r3, [pc, #104]	; (800274c <HAL_RCCEx_PeriphCLKConfig+0x244>)
 80026e2:	430a      	orrs	r2, r1
 80026e4:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	2204      	movs	r2, #4
 80026ec:	4013      	ands	r3, r2
 80026ee:	d009      	beq.n	8002704 <HAL_RCCEx_PeriphCLKConfig+0x1fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80026f0:	4b16      	ldr	r3, [pc, #88]	; (800274c <HAL_RCCEx_PeriphCLKConfig+0x244>)
 80026f2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80026f4:	4a1c      	ldr	r2, [pc, #112]	; (8002768 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80026f6:	4013      	ands	r3, r2
 80026f8:	0019      	movs	r1, r3
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	691a      	ldr	r2, [r3, #16]
 80026fe:	4b13      	ldr	r3, [pc, #76]	; (800274c <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8002700:	430a      	orrs	r2, r1
 8002702:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	2208      	movs	r2, #8
 800270a:	4013      	ands	r3, r2
 800270c:	d009      	beq.n	8002722 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800270e:	4b0f      	ldr	r3, [pc, #60]	; (800274c <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8002710:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002712:	4a16      	ldr	r2, [pc, #88]	; (800276c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002714:	4013      	ands	r3, r2
 8002716:	0019      	movs	r1, r3
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	695a      	ldr	r2, [r3, #20]
 800271c:	4b0b      	ldr	r3, [pc, #44]	; (800274c <HAL_RCCEx_PeriphCLKConfig+0x244>)
 800271e:	430a      	orrs	r2, r1
 8002720:	64da      	str	r2, [r3, #76]	; 0x4c
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	2280      	movs	r2, #128	; 0x80
 8002728:	4013      	ands	r3, r2
 800272a:	d009      	beq.n	8002740 <HAL_RCCEx_PeriphCLKConfig+0x238>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 800272c:	4b07      	ldr	r3, [pc, #28]	; (800274c <HAL_RCCEx_PeriphCLKConfig+0x244>)
 800272e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002730:	4a0f      	ldr	r2, [pc, #60]	; (8002770 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002732:	4013      	ands	r3, r2
 8002734:	0019      	movs	r1, r3
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	699a      	ldr	r2, [r3, #24]
 800273a:	4b04      	ldr	r3, [pc, #16]	; (800274c <HAL_RCCEx_PeriphCLKConfig+0x244>)
 800273c:	430a      	orrs	r2, r1
 800273e:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8002740:	2300      	movs	r3, #0
}
 8002742:	0018      	movs	r0, r3
 8002744:	46bd      	mov	sp, r7
 8002746:	b006      	add	sp, #24
 8002748:	bd80      	pop	{r7, pc}
 800274a:	46c0      	nop			; (mov r8, r8)
 800274c:	40021000 	.word	0x40021000
 8002750:	40007000 	.word	0x40007000
 8002754:	fffcffff 	.word	0xfffcffff
 8002758:	fff7ffff 	.word	0xfff7ffff
 800275c:	00001388 	.word	0x00001388
 8002760:	ffcfffff 	.word	0xffcfffff
 8002764:	efffffff 	.word	0xefffffff
 8002768:	fffff3ff 	.word	0xfffff3ff
 800276c:	ffffcfff 	.word	0xffffcfff
 8002770:	fff3ffff 	.word	0xfff3ffff

08002774 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002774:	b580      	push	{r7, lr}
 8002776:	b082      	sub	sp, #8
 8002778:	af00      	add	r7, sp, #0
 800277a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	2b00      	cmp	r3, #0
 8002780:	d101      	bne.n	8002786 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002782:	2301      	movs	r3, #1
 8002784:	e044      	b.n	8002810 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800278a:	2b00      	cmp	r3, #0
 800278c:	d107      	bne.n	800279e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	2274      	movs	r2, #116	; 0x74
 8002792:	2100      	movs	r1, #0
 8002794:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	0018      	movs	r0, r3
 800279a:	f7fe fc91 	bl	80010c0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	2224      	movs	r2, #36	; 0x24
 80027a2:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	681a      	ldr	r2, [r3, #0]
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	2101      	movs	r1, #1
 80027b0:	438a      	bics	r2, r1
 80027b2:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	0018      	movs	r0, r3
 80027b8:	f000 fcb4 	bl	8003124 <UART_SetConfig>
 80027bc:	0003      	movs	r3, r0
 80027be:	2b01      	cmp	r3, #1
 80027c0:	d101      	bne.n	80027c6 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80027c2:	2301      	movs	r3, #1
 80027c4:	e024      	b.n	8002810 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d003      	beq.n	80027d6 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	0018      	movs	r0, r3
 80027d2:	f000 ff2b 	bl	800362c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	685a      	ldr	r2, [r3, #4]
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	490d      	ldr	r1, [pc, #52]	; (8002818 <HAL_UART_Init+0xa4>)
 80027e2:	400a      	ands	r2, r1
 80027e4:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	689a      	ldr	r2, [r3, #8]
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	212a      	movs	r1, #42	; 0x2a
 80027f2:	438a      	bics	r2, r1
 80027f4:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	681a      	ldr	r2, [r3, #0]
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	2101      	movs	r1, #1
 8002802:	430a      	orrs	r2, r1
 8002804:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	0018      	movs	r0, r3
 800280a:	f000 ffc3 	bl	8003794 <UART_CheckIdleState>
 800280e:	0003      	movs	r3, r0
}
 8002810:	0018      	movs	r0, r3
 8002812:	46bd      	mov	sp, r7
 8002814:	b002      	add	sp, #8
 8002816:	bd80      	pop	{r7, pc}
 8002818:	ffffb7ff 	.word	0xffffb7ff

0800281c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800281c:	b580      	push	{r7, lr}
 800281e:	b08a      	sub	sp, #40	; 0x28
 8002820:	af02      	add	r7, sp, #8
 8002822:	60f8      	str	r0, [r7, #12]
 8002824:	60b9      	str	r1, [r7, #8]
 8002826:	603b      	str	r3, [r7, #0]
 8002828:	1dbb      	adds	r3, r7, #6
 800282a:	801a      	strh	r2, [r3, #0]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002830:	2b20      	cmp	r3, #32
 8002832:	d000      	beq.n	8002836 <HAL_UART_Transmit+0x1a>
 8002834:	e095      	b.n	8002962 <HAL_UART_Transmit+0x146>
  {
    if ((pData == NULL) || (Size == 0U))
 8002836:	68bb      	ldr	r3, [r7, #8]
 8002838:	2b00      	cmp	r3, #0
 800283a:	d003      	beq.n	8002844 <HAL_UART_Transmit+0x28>
 800283c:	1dbb      	adds	r3, r7, #6
 800283e:	881b      	ldrh	r3, [r3, #0]
 8002840:	2b00      	cmp	r3, #0
 8002842:	d101      	bne.n	8002848 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8002844:	2301      	movs	r3, #1
 8002846:	e08d      	b.n	8002964 <HAL_UART_Transmit+0x148>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	689a      	ldr	r2, [r3, #8]
 800284c:	2380      	movs	r3, #128	; 0x80
 800284e:	015b      	lsls	r3, r3, #5
 8002850:	429a      	cmp	r2, r3
 8002852:	d109      	bne.n	8002868 <HAL_UART_Transmit+0x4c>
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	691b      	ldr	r3, [r3, #16]
 8002858:	2b00      	cmp	r3, #0
 800285a:	d105      	bne.n	8002868 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 800285c:	68bb      	ldr	r3, [r7, #8]
 800285e:	2201      	movs	r2, #1
 8002860:	4013      	ands	r3, r2
 8002862:	d001      	beq.n	8002868 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8002864:	2301      	movs	r3, #1
 8002866:	e07d      	b.n	8002964 <HAL_UART_Transmit+0x148>
      }
    }

    __HAL_LOCK(huart);
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	2274      	movs	r2, #116	; 0x74
 800286c:	5c9b      	ldrb	r3, [r3, r2]
 800286e:	2b01      	cmp	r3, #1
 8002870:	d101      	bne.n	8002876 <HAL_UART_Transmit+0x5a>
 8002872:	2302      	movs	r3, #2
 8002874:	e076      	b.n	8002964 <HAL_UART_Transmit+0x148>
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	2274      	movs	r2, #116	; 0x74
 800287a:	2101      	movs	r1, #1
 800287c:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	2280      	movs	r2, #128	; 0x80
 8002882:	2100      	movs	r1, #0
 8002884:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	2221      	movs	r2, #33	; 0x21
 800288a:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800288c:	f7fe fd86 	bl	800139c <HAL_GetTick>
 8002890:	0003      	movs	r3, r0
 8002892:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	1dba      	adds	r2, r7, #6
 8002898:	2150      	movs	r1, #80	; 0x50
 800289a:	8812      	ldrh	r2, [r2, #0]
 800289c:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	1dba      	adds	r2, r7, #6
 80028a2:	2152      	movs	r1, #82	; 0x52
 80028a4:	8812      	ldrh	r2, [r2, #0]
 80028a6:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	689a      	ldr	r2, [r3, #8]
 80028ac:	2380      	movs	r3, #128	; 0x80
 80028ae:	015b      	lsls	r3, r3, #5
 80028b0:	429a      	cmp	r2, r3
 80028b2:	d108      	bne.n	80028c6 <HAL_UART_Transmit+0xaa>
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	691b      	ldr	r3, [r3, #16]
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d104      	bne.n	80028c6 <HAL_UART_Transmit+0xaa>
    {
      pdata8bits  = NULL;
 80028bc:	2300      	movs	r3, #0
 80028be:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80028c0:	68bb      	ldr	r3, [r7, #8]
 80028c2:	61bb      	str	r3, [r7, #24]
 80028c4:	e003      	b.n	80028ce <HAL_UART_Transmit+0xb2>
    }
    else
    {
      pdata8bits  = pData;
 80028c6:	68bb      	ldr	r3, [r7, #8]
 80028c8:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80028ca:	2300      	movs	r3, #0
 80028cc:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	2274      	movs	r2, #116	; 0x74
 80028d2:	2100      	movs	r1, #0
 80028d4:	5499      	strb	r1, [r3, r2]

    while (huart->TxXferCount > 0U)
 80028d6:	e02c      	b.n	8002932 <HAL_UART_Transmit+0x116>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80028d8:	697a      	ldr	r2, [r7, #20]
 80028da:	68f8      	ldr	r0, [r7, #12]
 80028dc:	683b      	ldr	r3, [r7, #0]
 80028de:	9300      	str	r3, [sp, #0]
 80028e0:	0013      	movs	r3, r2
 80028e2:	2200      	movs	r2, #0
 80028e4:	2180      	movs	r1, #128	; 0x80
 80028e6:	f000 ff9d 	bl	8003824 <UART_WaitOnFlagUntilTimeout>
 80028ea:	1e03      	subs	r3, r0, #0
 80028ec:	d001      	beq.n	80028f2 <HAL_UART_Transmit+0xd6>
      {
        return HAL_TIMEOUT;
 80028ee:	2303      	movs	r3, #3
 80028f0:	e038      	b.n	8002964 <HAL_UART_Transmit+0x148>
      }
      if (pdata8bits == NULL)
 80028f2:	69fb      	ldr	r3, [r7, #28]
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d10b      	bne.n	8002910 <HAL_UART_Transmit+0xf4>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80028f8:	69bb      	ldr	r3, [r7, #24]
 80028fa:	881b      	ldrh	r3, [r3, #0]
 80028fc:	001a      	movs	r2, r3
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	05d2      	lsls	r2, r2, #23
 8002904:	0dd2      	lsrs	r2, r2, #23
 8002906:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8002908:	69bb      	ldr	r3, [r7, #24]
 800290a:	3302      	adds	r3, #2
 800290c:	61bb      	str	r3, [r7, #24]
 800290e:	e007      	b.n	8002920 <HAL_UART_Transmit+0x104>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002910:	69fb      	ldr	r3, [r7, #28]
 8002912:	781a      	ldrb	r2, [r3, #0]
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800291a:	69fb      	ldr	r3, [r7, #28]
 800291c:	3301      	adds	r3, #1
 800291e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	2252      	movs	r2, #82	; 0x52
 8002924:	5a9b      	ldrh	r3, [r3, r2]
 8002926:	b29b      	uxth	r3, r3
 8002928:	3b01      	subs	r3, #1
 800292a:	b299      	uxth	r1, r3
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	2252      	movs	r2, #82	; 0x52
 8002930:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	2252      	movs	r2, #82	; 0x52
 8002936:	5a9b      	ldrh	r3, [r3, r2]
 8002938:	b29b      	uxth	r3, r3
 800293a:	2b00      	cmp	r3, #0
 800293c:	d1cc      	bne.n	80028d8 <HAL_UART_Transmit+0xbc>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800293e:	697a      	ldr	r2, [r7, #20]
 8002940:	68f8      	ldr	r0, [r7, #12]
 8002942:	683b      	ldr	r3, [r7, #0]
 8002944:	9300      	str	r3, [sp, #0]
 8002946:	0013      	movs	r3, r2
 8002948:	2200      	movs	r2, #0
 800294a:	2140      	movs	r1, #64	; 0x40
 800294c:	f000 ff6a 	bl	8003824 <UART_WaitOnFlagUntilTimeout>
 8002950:	1e03      	subs	r3, r0, #0
 8002952:	d001      	beq.n	8002958 <HAL_UART_Transmit+0x13c>
    {
      return HAL_TIMEOUT;
 8002954:	2303      	movs	r3, #3
 8002956:	e005      	b.n	8002964 <HAL_UART_Transmit+0x148>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	2220      	movs	r2, #32
 800295c:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 800295e:	2300      	movs	r3, #0
 8002960:	e000      	b.n	8002964 <HAL_UART_Transmit+0x148>
  }
  else
  {
    return HAL_BUSY;
 8002962:	2302      	movs	r3, #2
  }
}
 8002964:	0018      	movs	r0, r3
 8002966:	46bd      	mov	sp, r7
 8002968:	b008      	add	sp, #32
 800296a:	bd80      	pop	{r7, pc}

0800296c <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800296c:	b580      	push	{r7, lr}
 800296e:	b08a      	sub	sp, #40	; 0x28
 8002970:	af02      	add	r7, sp, #8
 8002972:	60f8      	str	r0, [r7, #12]
 8002974:	60b9      	str	r1, [r7, #8]
 8002976:	603b      	str	r3, [r7, #0]
 8002978:	1dbb      	adds	r3, r7, #6
 800297a:	801a      	strh	r2, [r3, #0]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002980:	2b20      	cmp	r3, #32
 8002982:	d000      	beq.n	8002986 <HAL_UART_Receive+0x1a>
 8002984:	e0d9      	b.n	8002b3a <HAL_UART_Receive+0x1ce>
  {
    if ((pData == NULL) || (Size == 0U))
 8002986:	68bb      	ldr	r3, [r7, #8]
 8002988:	2b00      	cmp	r3, #0
 800298a:	d003      	beq.n	8002994 <HAL_UART_Receive+0x28>
 800298c:	1dbb      	adds	r3, r7, #6
 800298e:	881b      	ldrh	r3, [r3, #0]
 8002990:	2b00      	cmp	r3, #0
 8002992:	d101      	bne.n	8002998 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 8002994:	2301      	movs	r3, #1
 8002996:	e0d1      	b.n	8002b3c <HAL_UART_Receive+0x1d0>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	689a      	ldr	r2, [r3, #8]
 800299c:	2380      	movs	r3, #128	; 0x80
 800299e:	015b      	lsls	r3, r3, #5
 80029a0:	429a      	cmp	r2, r3
 80029a2:	d109      	bne.n	80029b8 <HAL_UART_Receive+0x4c>
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	691b      	ldr	r3, [r3, #16]
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d105      	bne.n	80029b8 <HAL_UART_Receive+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80029ac:	68bb      	ldr	r3, [r7, #8]
 80029ae:	2201      	movs	r2, #1
 80029b0:	4013      	ands	r3, r2
 80029b2:	d001      	beq.n	80029b8 <HAL_UART_Receive+0x4c>
      {
        return  HAL_ERROR;
 80029b4:	2301      	movs	r3, #1
 80029b6:	e0c1      	b.n	8002b3c <HAL_UART_Receive+0x1d0>
      }
    }

    __HAL_LOCK(huart);
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	2274      	movs	r2, #116	; 0x74
 80029bc:	5c9b      	ldrb	r3, [r3, r2]
 80029be:	2b01      	cmp	r3, #1
 80029c0:	d101      	bne.n	80029c6 <HAL_UART_Receive+0x5a>
 80029c2:	2302      	movs	r3, #2
 80029c4:	e0ba      	b.n	8002b3c <HAL_UART_Receive+0x1d0>
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	2274      	movs	r2, #116	; 0x74
 80029ca:	2101      	movs	r1, #1
 80029cc:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	2280      	movs	r2, #128	; 0x80
 80029d2:	2100      	movs	r1, #0
 80029d4:	5099      	str	r1, [r3, r2]
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	2222      	movs	r2, #34	; 0x22
 80029da:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	2200      	movs	r2, #0
 80029e0:	661a      	str	r2, [r3, #96]	; 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80029e2:	f7fe fcdb 	bl	800139c <HAL_GetTick>
 80029e6:	0003      	movs	r3, r0
 80029e8:	617b      	str	r3, [r7, #20]

    huart->RxXferSize  = Size;
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	1dba      	adds	r2, r7, #6
 80029ee:	2158      	movs	r1, #88	; 0x58
 80029f0:	8812      	ldrh	r2, [r2, #0]
 80029f2:	525a      	strh	r2, [r3, r1]
    huart->RxXferCount = Size;
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	1dba      	adds	r2, r7, #6
 80029f8:	215a      	movs	r1, #90	; 0x5a
 80029fa:	8812      	ldrh	r2, [r2, #0]
 80029fc:	525a      	strh	r2, [r3, r1]

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	689a      	ldr	r2, [r3, #8]
 8002a02:	2380      	movs	r3, #128	; 0x80
 8002a04:	015b      	lsls	r3, r3, #5
 8002a06:	429a      	cmp	r2, r3
 8002a08:	d10d      	bne.n	8002a26 <HAL_UART_Receive+0xba>
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	691b      	ldr	r3, [r3, #16]
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d104      	bne.n	8002a1c <HAL_UART_Receive+0xb0>
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	225c      	movs	r2, #92	; 0x5c
 8002a16:	494b      	ldr	r1, [pc, #300]	; (8002b44 <HAL_UART_Receive+0x1d8>)
 8002a18:	5299      	strh	r1, [r3, r2]
 8002a1a:	e02e      	b.n	8002a7a <HAL_UART_Receive+0x10e>
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	225c      	movs	r2, #92	; 0x5c
 8002a20:	21ff      	movs	r1, #255	; 0xff
 8002a22:	5299      	strh	r1, [r3, r2]
 8002a24:	e029      	b.n	8002a7a <HAL_UART_Receive+0x10e>
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	689b      	ldr	r3, [r3, #8]
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d10d      	bne.n	8002a4a <HAL_UART_Receive+0xde>
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	691b      	ldr	r3, [r3, #16]
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d104      	bne.n	8002a40 <HAL_UART_Receive+0xd4>
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	225c      	movs	r2, #92	; 0x5c
 8002a3a:	21ff      	movs	r1, #255	; 0xff
 8002a3c:	5299      	strh	r1, [r3, r2]
 8002a3e:	e01c      	b.n	8002a7a <HAL_UART_Receive+0x10e>
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	225c      	movs	r2, #92	; 0x5c
 8002a44:	217f      	movs	r1, #127	; 0x7f
 8002a46:	5299      	strh	r1, [r3, r2]
 8002a48:	e017      	b.n	8002a7a <HAL_UART_Receive+0x10e>
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	689a      	ldr	r2, [r3, #8]
 8002a4e:	2380      	movs	r3, #128	; 0x80
 8002a50:	055b      	lsls	r3, r3, #21
 8002a52:	429a      	cmp	r2, r3
 8002a54:	d10d      	bne.n	8002a72 <HAL_UART_Receive+0x106>
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	691b      	ldr	r3, [r3, #16]
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d104      	bne.n	8002a68 <HAL_UART_Receive+0xfc>
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	225c      	movs	r2, #92	; 0x5c
 8002a62:	217f      	movs	r1, #127	; 0x7f
 8002a64:	5299      	strh	r1, [r3, r2]
 8002a66:	e008      	b.n	8002a7a <HAL_UART_Receive+0x10e>
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	225c      	movs	r2, #92	; 0x5c
 8002a6c:	213f      	movs	r1, #63	; 0x3f
 8002a6e:	5299      	strh	r1, [r3, r2]
 8002a70:	e003      	b.n	8002a7a <HAL_UART_Receive+0x10e>
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	225c      	movs	r2, #92	; 0x5c
 8002a76:	2100      	movs	r1, #0
 8002a78:	5299      	strh	r1, [r3, r2]
    uhMask = huart->Mask;
 8002a7a:	2312      	movs	r3, #18
 8002a7c:	18fb      	adds	r3, r7, r3
 8002a7e:	68fa      	ldr	r2, [r7, #12]
 8002a80:	215c      	movs	r1, #92	; 0x5c
 8002a82:	5a52      	ldrh	r2, [r2, r1]
 8002a84:	801a      	strh	r2, [r3, #0]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	689a      	ldr	r2, [r3, #8]
 8002a8a:	2380      	movs	r3, #128	; 0x80
 8002a8c:	015b      	lsls	r3, r3, #5
 8002a8e:	429a      	cmp	r2, r3
 8002a90:	d108      	bne.n	8002aa4 <HAL_UART_Receive+0x138>
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	691b      	ldr	r3, [r3, #16]
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d104      	bne.n	8002aa4 <HAL_UART_Receive+0x138>
    {
      pdata8bits  = NULL;
 8002a9a:	2300      	movs	r3, #0
 8002a9c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002a9e:	68bb      	ldr	r3, [r7, #8]
 8002aa0:	61bb      	str	r3, [r7, #24]
 8002aa2:	e003      	b.n	8002aac <HAL_UART_Receive+0x140>
    }
    else
    {
      pdata8bits  = pData;
 8002aa4:	68bb      	ldr	r3, [r7, #8]
 8002aa6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002aa8:	2300      	movs	r3, #0
 8002aaa:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	2274      	movs	r2, #116	; 0x74
 8002ab0:	2100      	movs	r1, #0
 8002ab2:	5499      	strb	r1, [r3, r2]

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8002ab4:	e036      	b.n	8002b24 <HAL_UART_Receive+0x1b8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8002ab6:	697a      	ldr	r2, [r7, #20]
 8002ab8:	68f8      	ldr	r0, [r7, #12]
 8002aba:	683b      	ldr	r3, [r7, #0]
 8002abc:	9300      	str	r3, [sp, #0]
 8002abe:	0013      	movs	r3, r2
 8002ac0:	2200      	movs	r2, #0
 8002ac2:	2120      	movs	r1, #32
 8002ac4:	f000 feae 	bl	8003824 <UART_WaitOnFlagUntilTimeout>
 8002ac8:	1e03      	subs	r3, r0, #0
 8002aca:	d001      	beq.n	8002ad0 <HAL_UART_Receive+0x164>
      {
        return HAL_TIMEOUT;
 8002acc:	2303      	movs	r3, #3
 8002ace:	e035      	b.n	8002b3c <HAL_UART_Receive+0x1d0>
      }
      if (pdata8bits == NULL)
 8002ad0:	69fb      	ldr	r3, [r7, #28]
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d10e      	bne.n	8002af4 <HAL_UART_Receive+0x188>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002adc:	b29b      	uxth	r3, r3
 8002ade:	2212      	movs	r2, #18
 8002ae0:	18ba      	adds	r2, r7, r2
 8002ae2:	8812      	ldrh	r2, [r2, #0]
 8002ae4:	4013      	ands	r3, r2
 8002ae6:	b29a      	uxth	r2, r3
 8002ae8:	69bb      	ldr	r3, [r7, #24]
 8002aea:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8002aec:	69bb      	ldr	r3, [r7, #24]
 8002aee:	3302      	adds	r3, #2
 8002af0:	61bb      	str	r3, [r7, #24]
 8002af2:	e00e      	b.n	8002b12 <HAL_UART_Receive+0x1a6>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002afa:	b2db      	uxtb	r3, r3
 8002afc:	2212      	movs	r2, #18
 8002afe:	18ba      	adds	r2, r7, r2
 8002b00:	8812      	ldrh	r2, [r2, #0]
 8002b02:	b2d2      	uxtb	r2, r2
 8002b04:	4013      	ands	r3, r2
 8002b06:	b2da      	uxtb	r2, r3
 8002b08:	69fb      	ldr	r3, [r7, #28]
 8002b0a:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8002b0c:	69fb      	ldr	r3, [r7, #28]
 8002b0e:	3301      	adds	r3, #1
 8002b10:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	225a      	movs	r2, #90	; 0x5a
 8002b16:	5a9b      	ldrh	r3, [r3, r2]
 8002b18:	b29b      	uxth	r3, r3
 8002b1a:	3b01      	subs	r3, #1
 8002b1c:	b299      	uxth	r1, r3
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	225a      	movs	r2, #90	; 0x5a
 8002b22:	5299      	strh	r1, [r3, r2]
    while (huart->RxXferCount > 0U)
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	225a      	movs	r2, #90	; 0x5a
 8002b28:	5a9b      	ldrh	r3, [r3, r2]
 8002b2a:	b29b      	uxth	r3, r3
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d1c2      	bne.n	8002ab6 <HAL_UART_Receive+0x14a>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	2220      	movs	r2, #32
 8002b34:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8002b36:	2300      	movs	r3, #0
 8002b38:	e000      	b.n	8002b3c <HAL_UART_Receive+0x1d0>
  }
  else
  {
    return HAL_BUSY;
 8002b3a:	2302      	movs	r3, #2
  }
}
 8002b3c:	0018      	movs	r0, r3
 8002b3e:	46bd      	mov	sp, r7
 8002b40:	b008      	add	sp, #32
 8002b42:	bd80      	pop	{r7, pc}
 8002b44:	000001ff 	.word	0x000001ff

08002b48 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002b48:	b590      	push	{r4, r7, lr}
 8002b4a:	b0ab      	sub	sp, #172	; 0xac
 8002b4c:	af00      	add	r7, sp, #0
 8002b4e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	69db      	ldr	r3, [r3, #28]
 8002b56:	22a4      	movs	r2, #164	; 0xa4
 8002b58:	18b9      	adds	r1, r7, r2
 8002b5a:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	20a0      	movs	r0, #160	; 0xa0
 8002b64:	1839      	adds	r1, r7, r0
 8002b66:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	689b      	ldr	r3, [r3, #8]
 8002b6e:	219c      	movs	r1, #156	; 0x9c
 8002b70:	1879      	adds	r1, r7, r1
 8002b72:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8002b74:	0011      	movs	r1, r2
 8002b76:	18bb      	adds	r3, r7, r2
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	4a99      	ldr	r2, [pc, #612]	; (8002de0 <HAL_UART_IRQHandler+0x298>)
 8002b7c:	4013      	ands	r3, r2
 8002b7e:	2298      	movs	r2, #152	; 0x98
 8002b80:	18bc      	adds	r4, r7, r2
 8002b82:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 8002b84:	18bb      	adds	r3, r7, r2
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d114      	bne.n	8002bb6 <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8002b8c:	187b      	adds	r3, r7, r1
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	2220      	movs	r2, #32
 8002b92:	4013      	ands	r3, r2
 8002b94:	d00f      	beq.n	8002bb6 <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8002b96:	183b      	adds	r3, r7, r0
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	2220      	movs	r2, #32
 8002b9c:	4013      	ands	r3, r2
 8002b9e:	d00a      	beq.n	8002bb6 <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d100      	bne.n	8002baa <HAL_UART_IRQHandler+0x62>
 8002ba8:	e298      	b.n	80030dc <HAL_UART_IRQHandler+0x594>
      {
        huart->RxISR(huart);
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002bae:	687a      	ldr	r2, [r7, #4]
 8002bb0:	0010      	movs	r0, r2
 8002bb2:	4798      	blx	r3
      }
      return;
 8002bb4:	e292      	b.n	80030dc <HAL_UART_IRQHandler+0x594>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8002bb6:	2398      	movs	r3, #152	; 0x98
 8002bb8:	18fb      	adds	r3, r7, r3
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d100      	bne.n	8002bc2 <HAL_UART_IRQHandler+0x7a>
 8002bc0:	e114      	b.n	8002dec <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8002bc2:	239c      	movs	r3, #156	; 0x9c
 8002bc4:	18fb      	adds	r3, r7, r3
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	2201      	movs	r2, #1
 8002bca:	4013      	ands	r3, r2
 8002bcc:	d106      	bne.n	8002bdc <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8002bce:	23a0      	movs	r3, #160	; 0xa0
 8002bd0:	18fb      	adds	r3, r7, r3
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	4a83      	ldr	r2, [pc, #524]	; (8002de4 <HAL_UART_IRQHandler+0x29c>)
 8002bd6:	4013      	ands	r3, r2
 8002bd8:	d100      	bne.n	8002bdc <HAL_UART_IRQHandler+0x94>
 8002bda:	e107      	b.n	8002dec <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8002bdc:	23a4      	movs	r3, #164	; 0xa4
 8002bde:	18fb      	adds	r3, r7, r3
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	2201      	movs	r2, #1
 8002be4:	4013      	ands	r3, r2
 8002be6:	d012      	beq.n	8002c0e <HAL_UART_IRQHandler+0xc6>
 8002be8:	23a0      	movs	r3, #160	; 0xa0
 8002bea:	18fb      	adds	r3, r7, r3
 8002bec:	681a      	ldr	r2, [r3, #0]
 8002bee:	2380      	movs	r3, #128	; 0x80
 8002bf0:	005b      	lsls	r3, r3, #1
 8002bf2:	4013      	ands	r3, r2
 8002bf4:	d00b      	beq.n	8002c0e <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	2201      	movs	r2, #1
 8002bfc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	2280      	movs	r2, #128	; 0x80
 8002c02:	589b      	ldr	r3, [r3, r2]
 8002c04:	2201      	movs	r2, #1
 8002c06:	431a      	orrs	r2, r3
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	2180      	movs	r1, #128	; 0x80
 8002c0c:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002c0e:	23a4      	movs	r3, #164	; 0xa4
 8002c10:	18fb      	adds	r3, r7, r3
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	2202      	movs	r2, #2
 8002c16:	4013      	ands	r3, r2
 8002c18:	d011      	beq.n	8002c3e <HAL_UART_IRQHandler+0xf6>
 8002c1a:	239c      	movs	r3, #156	; 0x9c
 8002c1c:	18fb      	adds	r3, r7, r3
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	2201      	movs	r2, #1
 8002c22:	4013      	ands	r3, r2
 8002c24:	d00b      	beq.n	8002c3e <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	2202      	movs	r2, #2
 8002c2c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	2280      	movs	r2, #128	; 0x80
 8002c32:	589b      	ldr	r3, [r3, r2]
 8002c34:	2204      	movs	r2, #4
 8002c36:	431a      	orrs	r2, r3
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	2180      	movs	r1, #128	; 0x80
 8002c3c:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002c3e:	23a4      	movs	r3, #164	; 0xa4
 8002c40:	18fb      	adds	r3, r7, r3
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	2204      	movs	r2, #4
 8002c46:	4013      	ands	r3, r2
 8002c48:	d011      	beq.n	8002c6e <HAL_UART_IRQHandler+0x126>
 8002c4a:	239c      	movs	r3, #156	; 0x9c
 8002c4c:	18fb      	adds	r3, r7, r3
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	2201      	movs	r2, #1
 8002c52:	4013      	ands	r3, r2
 8002c54:	d00b      	beq.n	8002c6e <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	2204      	movs	r2, #4
 8002c5c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	2280      	movs	r2, #128	; 0x80
 8002c62:	589b      	ldr	r3, [r3, r2]
 8002c64:	2202      	movs	r2, #2
 8002c66:	431a      	orrs	r2, r3
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	2180      	movs	r1, #128	; 0x80
 8002c6c:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8002c6e:	23a4      	movs	r3, #164	; 0xa4
 8002c70:	18fb      	adds	r3, r7, r3
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	2208      	movs	r2, #8
 8002c76:	4013      	ands	r3, r2
 8002c78:	d017      	beq.n	8002caa <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8002c7a:	23a0      	movs	r3, #160	; 0xa0
 8002c7c:	18fb      	adds	r3, r7, r3
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	2220      	movs	r2, #32
 8002c82:	4013      	ands	r3, r2
 8002c84:	d105      	bne.n	8002c92 <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8002c86:	239c      	movs	r3, #156	; 0x9c
 8002c88:	18fb      	adds	r3, r7, r3
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	2201      	movs	r2, #1
 8002c8e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8002c90:	d00b      	beq.n	8002caa <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	2208      	movs	r2, #8
 8002c98:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	2280      	movs	r2, #128	; 0x80
 8002c9e:	589b      	ldr	r3, [r3, r2]
 8002ca0:	2208      	movs	r2, #8
 8002ca2:	431a      	orrs	r2, r3
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	2180      	movs	r1, #128	; 0x80
 8002ca8:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8002caa:	23a4      	movs	r3, #164	; 0xa4
 8002cac:	18fb      	adds	r3, r7, r3
 8002cae:	681a      	ldr	r2, [r3, #0]
 8002cb0:	2380      	movs	r3, #128	; 0x80
 8002cb2:	011b      	lsls	r3, r3, #4
 8002cb4:	4013      	ands	r3, r2
 8002cb6:	d013      	beq.n	8002ce0 <HAL_UART_IRQHandler+0x198>
 8002cb8:	23a0      	movs	r3, #160	; 0xa0
 8002cba:	18fb      	adds	r3, r7, r3
 8002cbc:	681a      	ldr	r2, [r3, #0]
 8002cbe:	2380      	movs	r3, #128	; 0x80
 8002cc0:	04db      	lsls	r3, r3, #19
 8002cc2:	4013      	ands	r3, r2
 8002cc4:	d00c      	beq.n	8002ce0 <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	2280      	movs	r2, #128	; 0x80
 8002ccc:	0112      	lsls	r2, r2, #4
 8002cce:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	2280      	movs	r2, #128	; 0x80
 8002cd4:	589b      	ldr	r3, [r3, r2]
 8002cd6:	2220      	movs	r2, #32
 8002cd8:	431a      	orrs	r2, r3
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	2180      	movs	r1, #128	; 0x80
 8002cde:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	2280      	movs	r2, #128	; 0x80
 8002ce4:	589b      	ldr	r3, [r3, r2]
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d100      	bne.n	8002cec <HAL_UART_IRQHandler+0x1a4>
 8002cea:	e1f9      	b.n	80030e0 <HAL_UART_IRQHandler+0x598>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8002cec:	23a4      	movs	r3, #164	; 0xa4
 8002cee:	18fb      	adds	r3, r7, r3
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	2220      	movs	r2, #32
 8002cf4:	4013      	ands	r3, r2
 8002cf6:	d00e      	beq.n	8002d16 <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8002cf8:	23a0      	movs	r3, #160	; 0xa0
 8002cfa:	18fb      	adds	r3, r7, r3
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	2220      	movs	r2, #32
 8002d00:	4013      	ands	r3, r2
 8002d02:	d008      	beq.n	8002d16 <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d004      	beq.n	8002d16 <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002d10:	687a      	ldr	r2, [r7, #4]
 8002d12:	0010      	movs	r0, r2
 8002d14:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	2280      	movs	r2, #128	; 0x80
 8002d1a:	589b      	ldr	r3, [r3, r2]
 8002d1c:	2194      	movs	r1, #148	; 0x94
 8002d1e:	187a      	adds	r2, r7, r1
 8002d20:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	689b      	ldr	r3, [r3, #8]
 8002d28:	2240      	movs	r2, #64	; 0x40
 8002d2a:	4013      	ands	r3, r2
 8002d2c:	2b40      	cmp	r3, #64	; 0x40
 8002d2e:	d004      	beq.n	8002d3a <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8002d30:	187b      	adds	r3, r7, r1
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	2228      	movs	r2, #40	; 0x28
 8002d36:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002d38:	d047      	beq.n	8002dca <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	0018      	movs	r0, r3
 8002d3e:	f000 fe35 	bl	80039ac <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	689b      	ldr	r3, [r3, #8]
 8002d48:	2240      	movs	r2, #64	; 0x40
 8002d4a:	4013      	ands	r3, r2
 8002d4c:	2b40      	cmp	r3, #64	; 0x40
 8002d4e:	d137      	bne.n	8002dc0 <HAL_UART_IRQHandler+0x278>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002d50:	f3ef 8310 	mrs	r3, PRIMASK
 8002d54:	663b      	str	r3, [r7, #96]	; 0x60
  return(result);
 8002d56:	6e3b      	ldr	r3, [r7, #96]	; 0x60
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002d58:	2090      	movs	r0, #144	; 0x90
 8002d5a:	183a      	adds	r2, r7, r0
 8002d5c:	6013      	str	r3, [r2, #0]
 8002d5e:	2301      	movs	r3, #1
 8002d60:	667b      	str	r3, [r7, #100]	; 0x64
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002d62:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002d64:	f383 8810 	msr	PRIMASK, r3
}
 8002d68:	46c0      	nop			; (mov r8, r8)
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	689a      	ldr	r2, [r3, #8]
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	2140      	movs	r1, #64	; 0x40
 8002d76:	438a      	bics	r2, r1
 8002d78:	609a      	str	r2, [r3, #8]
 8002d7a:	183b      	adds	r3, r7, r0
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	66bb      	str	r3, [r7, #104]	; 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002d80:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002d82:	f383 8810 	msr	PRIMASK, r3
}
 8002d86:	46c0      	nop			; (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d012      	beq.n	8002db6 <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d94:	4a14      	ldr	r2, [pc, #80]	; (8002de8 <HAL_UART_IRQHandler+0x2a0>)
 8002d96:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d9c:	0018      	movs	r0, r3
 8002d9e:	f7fe fc49 	bl	8001634 <HAL_DMA_Abort_IT>
 8002da2:	1e03      	subs	r3, r0, #0
 8002da4:	d01a      	beq.n	8002ddc <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002daa:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002db0:	0018      	movs	r0, r3
 8002db2:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002db4:	e012      	b.n	8002ddc <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	0018      	movs	r0, r3
 8002dba:	f7fd fef7 	bl	8000bac <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002dbe:	e00d      	b.n	8002ddc <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	0018      	movs	r0, r3
 8002dc4:	f7fd fef2 	bl	8000bac <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002dc8:	e008      	b.n	8002ddc <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	0018      	movs	r0, r3
 8002dce:	f7fd feed 	bl	8000bac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	2280      	movs	r2, #128	; 0x80
 8002dd6:	2100      	movs	r1, #0
 8002dd8:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 8002dda:	e181      	b.n	80030e0 <HAL_UART_IRQHandler+0x598>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002ddc:	46c0      	nop			; (mov r8, r8)
    return;
 8002dde:	e17f      	b.n	80030e0 <HAL_UART_IRQHandler+0x598>
 8002de0:	0000080f 	.word	0x0000080f
 8002de4:	04000120 	.word	0x04000120
 8002de8:	08003a71 	.word	0x08003a71

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002df0:	2b01      	cmp	r3, #1
 8002df2:	d000      	beq.n	8002df6 <HAL_UART_IRQHandler+0x2ae>
 8002df4:	e133      	b.n	800305e <HAL_UART_IRQHandler+0x516>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8002df6:	23a4      	movs	r3, #164	; 0xa4
 8002df8:	18fb      	adds	r3, r7, r3
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	2210      	movs	r2, #16
 8002dfe:	4013      	ands	r3, r2
 8002e00:	d100      	bne.n	8002e04 <HAL_UART_IRQHandler+0x2bc>
 8002e02:	e12c      	b.n	800305e <HAL_UART_IRQHandler+0x516>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8002e04:	23a0      	movs	r3, #160	; 0xa0
 8002e06:	18fb      	adds	r3, r7, r3
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	2210      	movs	r2, #16
 8002e0c:	4013      	ands	r3, r2
 8002e0e:	d100      	bne.n	8002e12 <HAL_UART_IRQHandler+0x2ca>
 8002e10:	e125      	b.n	800305e <HAL_UART_IRQHandler+0x516>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	2210      	movs	r2, #16
 8002e18:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	689b      	ldr	r3, [r3, #8]
 8002e20:	2240      	movs	r2, #64	; 0x40
 8002e22:	4013      	ands	r3, r2
 8002e24:	2b40      	cmp	r3, #64	; 0x40
 8002e26:	d000      	beq.n	8002e2a <HAL_UART_IRQHandler+0x2e2>
 8002e28:	e09d      	b.n	8002f66 <HAL_UART_IRQHandler+0x41e>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	685a      	ldr	r2, [r3, #4]
 8002e32:	217e      	movs	r1, #126	; 0x7e
 8002e34:	187b      	adds	r3, r7, r1
 8002e36:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8002e38:	187b      	adds	r3, r7, r1
 8002e3a:	881b      	ldrh	r3, [r3, #0]
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d100      	bne.n	8002e42 <HAL_UART_IRQHandler+0x2fa>
 8002e40:	e150      	b.n	80030e4 <HAL_UART_IRQHandler+0x59c>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	2258      	movs	r2, #88	; 0x58
 8002e46:	5a9b      	ldrh	r3, [r3, r2]
 8002e48:	187a      	adds	r2, r7, r1
 8002e4a:	8812      	ldrh	r2, [r2, #0]
 8002e4c:	429a      	cmp	r2, r3
 8002e4e:	d300      	bcc.n	8002e52 <HAL_UART_IRQHandler+0x30a>
 8002e50:	e148      	b.n	80030e4 <HAL_UART_IRQHandler+0x59c>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	187a      	adds	r2, r7, r1
 8002e56:	215a      	movs	r1, #90	; 0x5a
 8002e58:	8812      	ldrh	r2, [r2, #0]
 8002e5a:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	2220      	movs	r2, #32
 8002e66:	4013      	ands	r3, r2
 8002e68:	d16e      	bne.n	8002f48 <HAL_UART_IRQHandler+0x400>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002e6a:	f3ef 8310 	mrs	r3, PRIMASK
 8002e6e:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 8002e70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002e72:	67bb      	str	r3, [r7, #120]	; 0x78
 8002e74:	2301      	movs	r3, #1
 8002e76:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002e78:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002e7a:	f383 8810 	msr	PRIMASK, r3
}
 8002e7e:	46c0      	nop			; (mov r8, r8)
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	681a      	ldr	r2, [r3, #0]
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	499a      	ldr	r1, [pc, #616]	; (80030f4 <HAL_UART_IRQHandler+0x5ac>)
 8002e8c:	400a      	ands	r2, r1
 8002e8e:	601a      	str	r2, [r3, #0]
 8002e90:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002e92:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002e94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e96:	f383 8810 	msr	PRIMASK, r3
}
 8002e9a:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002e9c:	f3ef 8310 	mrs	r3, PRIMASK
 8002ea0:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 8002ea2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002ea4:	677b      	str	r3, [r7, #116]	; 0x74
 8002ea6:	2301      	movs	r3, #1
 8002ea8:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002eaa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002eac:	f383 8810 	msr	PRIMASK, r3
}
 8002eb0:	46c0      	nop			; (mov r8, r8)
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	689a      	ldr	r2, [r3, #8]
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	2101      	movs	r1, #1
 8002ebe:	438a      	bics	r2, r1
 8002ec0:	609a      	str	r2, [r3, #8]
 8002ec2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002ec4:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002ec6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002ec8:	f383 8810 	msr	PRIMASK, r3
}
 8002ecc:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002ece:	f3ef 8310 	mrs	r3, PRIMASK
 8002ed2:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 8002ed4:	6cbb      	ldr	r3, [r7, #72]	; 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002ed6:	673b      	str	r3, [r7, #112]	; 0x70
 8002ed8:	2301      	movs	r3, #1
 8002eda:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002edc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002ede:	f383 8810 	msr	PRIMASK, r3
}
 8002ee2:	46c0      	nop			; (mov r8, r8)
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	689a      	ldr	r2, [r3, #8]
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	2140      	movs	r1, #64	; 0x40
 8002ef0:	438a      	bics	r2, r1
 8002ef2:	609a      	str	r2, [r3, #8]
 8002ef4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002ef6:	653b      	str	r3, [r7, #80]	; 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002ef8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002efa:	f383 8810 	msr	PRIMASK, r3
}
 8002efe:	46c0      	nop			; (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	2220      	movs	r2, #32
 8002f04:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	2200      	movs	r2, #0
 8002f0a:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002f0c:	f3ef 8310 	mrs	r3, PRIMASK
 8002f10:	657b      	str	r3, [r7, #84]	; 0x54
  return(result);
 8002f12:	6d7b      	ldr	r3, [r7, #84]	; 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002f14:	66fb      	str	r3, [r7, #108]	; 0x6c
 8002f16:	2301      	movs	r3, #1
 8002f18:	65bb      	str	r3, [r7, #88]	; 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f1a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002f1c:	f383 8810 	msr	PRIMASK, r3
}
 8002f20:	46c0      	nop			; (mov r8, r8)
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	681a      	ldr	r2, [r3, #0]
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	2110      	movs	r1, #16
 8002f2e:	438a      	bics	r2, r1
 8002f30:	601a      	str	r2, [r3, #0]
 8002f32:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002f34:	65fb      	str	r3, [r7, #92]	; 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f36:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002f38:	f383 8810 	msr	PRIMASK, r3
}
 8002f3c:	46c0      	nop			; (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f42:	0018      	movs	r0, r3
 8002f44:	f7fe fb36 	bl	80015b4 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	2258      	movs	r2, #88	; 0x58
 8002f4c:	5a9a      	ldrh	r2, [r3, r2]
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	215a      	movs	r1, #90	; 0x5a
 8002f52:	5a5b      	ldrh	r3, [r3, r1]
 8002f54:	b29b      	uxth	r3, r3
 8002f56:	1ad3      	subs	r3, r2, r3
 8002f58:	b29a      	uxth	r2, r3
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	0011      	movs	r1, r2
 8002f5e:	0018      	movs	r0, r3
 8002f60:	f000 f8d4 	bl	800310c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8002f64:	e0be      	b.n	80030e4 <HAL_UART_IRQHandler+0x59c>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	2258      	movs	r2, #88	; 0x58
 8002f6a:	5a99      	ldrh	r1, [r3, r2]
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	225a      	movs	r2, #90	; 0x5a
 8002f70:	5a9b      	ldrh	r3, [r3, r2]
 8002f72:	b29a      	uxth	r2, r3
 8002f74:	208e      	movs	r0, #142	; 0x8e
 8002f76:	183b      	adds	r3, r7, r0
 8002f78:	1a8a      	subs	r2, r1, r2
 8002f7a:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	225a      	movs	r2, #90	; 0x5a
 8002f80:	5a9b      	ldrh	r3, [r3, r2]
 8002f82:	b29b      	uxth	r3, r3
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d100      	bne.n	8002f8a <HAL_UART_IRQHandler+0x442>
 8002f88:	e0ae      	b.n	80030e8 <HAL_UART_IRQHandler+0x5a0>
          && (nb_rx_data > 0U))
 8002f8a:	183b      	adds	r3, r7, r0
 8002f8c:	881b      	ldrh	r3, [r3, #0]
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d100      	bne.n	8002f94 <HAL_UART_IRQHandler+0x44c>
 8002f92:	e0a9      	b.n	80030e8 <HAL_UART_IRQHandler+0x5a0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002f94:	f3ef 8310 	mrs	r3, PRIMASK
 8002f98:	60fb      	str	r3, [r7, #12]
  return(result);
 8002f9a:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002f9c:	2488      	movs	r4, #136	; 0x88
 8002f9e:	193a      	adds	r2, r7, r4
 8002fa0:	6013      	str	r3, [r2, #0]
 8002fa2:	2301      	movs	r3, #1
 8002fa4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002fa6:	693b      	ldr	r3, [r7, #16]
 8002fa8:	f383 8810 	msr	PRIMASK, r3
}
 8002fac:	46c0      	nop			; (mov r8, r8)
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	681a      	ldr	r2, [r3, #0]
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	494f      	ldr	r1, [pc, #316]	; (80030f8 <HAL_UART_IRQHandler+0x5b0>)
 8002fba:	400a      	ands	r2, r1
 8002fbc:	601a      	str	r2, [r3, #0]
 8002fbe:	193b      	adds	r3, r7, r4
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002fc4:	697b      	ldr	r3, [r7, #20]
 8002fc6:	f383 8810 	msr	PRIMASK, r3
}
 8002fca:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002fcc:	f3ef 8310 	mrs	r3, PRIMASK
 8002fd0:	61bb      	str	r3, [r7, #24]
  return(result);
 8002fd2:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002fd4:	2484      	movs	r4, #132	; 0x84
 8002fd6:	193a      	adds	r2, r7, r4
 8002fd8:	6013      	str	r3, [r2, #0]
 8002fda:	2301      	movs	r3, #1
 8002fdc:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002fde:	69fb      	ldr	r3, [r7, #28]
 8002fe0:	f383 8810 	msr	PRIMASK, r3
}
 8002fe4:	46c0      	nop			; (mov r8, r8)
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	689a      	ldr	r2, [r3, #8]
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	2101      	movs	r1, #1
 8002ff2:	438a      	bics	r2, r1
 8002ff4:	609a      	str	r2, [r3, #8]
 8002ff6:	193b      	adds	r3, r7, r4
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002ffc:	6a3b      	ldr	r3, [r7, #32]
 8002ffe:	f383 8810 	msr	PRIMASK, r3
}
 8003002:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	2220      	movs	r2, #32
 8003008:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	2200      	movs	r2, #0
 800300e:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	2200      	movs	r2, #0
 8003014:	665a      	str	r2, [r3, #100]	; 0x64
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003016:	f3ef 8310 	mrs	r3, PRIMASK
 800301a:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 800301c:	6a7b      	ldr	r3, [r7, #36]	; 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800301e:	2480      	movs	r4, #128	; 0x80
 8003020:	193a      	adds	r2, r7, r4
 8003022:	6013      	str	r3, [r2, #0]
 8003024:	2301      	movs	r3, #1
 8003026:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003028:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800302a:	f383 8810 	msr	PRIMASK, r3
}
 800302e:	46c0      	nop			; (mov r8, r8)
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	681a      	ldr	r2, [r3, #0]
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	2110      	movs	r1, #16
 800303c:	438a      	bics	r2, r1
 800303e:	601a      	str	r2, [r3, #0]
 8003040:	193b      	adds	r3, r7, r4
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003046:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003048:	f383 8810 	msr	PRIMASK, r3
}
 800304c:	46c0      	nop			; (mov r8, r8)
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800304e:	183b      	adds	r3, r7, r0
 8003050:	881a      	ldrh	r2, [r3, #0]
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	0011      	movs	r1, r2
 8003056:	0018      	movs	r0, r3
 8003058:	f000 f858 	bl	800310c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800305c:	e044      	b.n	80030e8 <HAL_UART_IRQHandler+0x5a0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800305e:	23a4      	movs	r3, #164	; 0xa4
 8003060:	18fb      	adds	r3, r7, r3
 8003062:	681a      	ldr	r2, [r3, #0]
 8003064:	2380      	movs	r3, #128	; 0x80
 8003066:	035b      	lsls	r3, r3, #13
 8003068:	4013      	ands	r3, r2
 800306a:	d010      	beq.n	800308e <HAL_UART_IRQHandler+0x546>
 800306c:	239c      	movs	r3, #156	; 0x9c
 800306e:	18fb      	adds	r3, r7, r3
 8003070:	681a      	ldr	r2, [r3, #0]
 8003072:	2380      	movs	r3, #128	; 0x80
 8003074:	03db      	lsls	r3, r3, #15
 8003076:	4013      	ands	r3, r2
 8003078:	d009      	beq.n	800308e <HAL_UART_IRQHandler+0x546>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	2280      	movs	r2, #128	; 0x80
 8003080:	0352      	lsls	r2, r2, #13
 8003082:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	0018      	movs	r0, r3
 8003088:	f000 fd34 	bl	8003af4 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800308c:	e02f      	b.n	80030ee <HAL_UART_IRQHandler+0x5a6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 800308e:	23a4      	movs	r3, #164	; 0xa4
 8003090:	18fb      	adds	r3, r7, r3
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	2280      	movs	r2, #128	; 0x80
 8003096:	4013      	ands	r3, r2
 8003098:	d00f      	beq.n	80030ba <HAL_UART_IRQHandler+0x572>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800309a:	23a0      	movs	r3, #160	; 0xa0
 800309c:	18fb      	adds	r3, r7, r3
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	2280      	movs	r2, #128	; 0x80
 80030a2:	4013      	ands	r3, r2
 80030a4:	d009      	beq.n	80030ba <HAL_UART_IRQHandler+0x572>
  {
    if (huart->TxISR != NULL)
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d01e      	beq.n	80030ec <HAL_UART_IRQHandler+0x5a4>
    {
      huart->TxISR(huart);
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80030b2:	687a      	ldr	r2, [r7, #4]
 80030b4:	0010      	movs	r0, r2
 80030b6:	4798      	blx	r3
    }
    return;
 80030b8:	e018      	b.n	80030ec <HAL_UART_IRQHandler+0x5a4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80030ba:	23a4      	movs	r3, #164	; 0xa4
 80030bc:	18fb      	adds	r3, r7, r3
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	2240      	movs	r2, #64	; 0x40
 80030c2:	4013      	ands	r3, r2
 80030c4:	d013      	beq.n	80030ee <HAL_UART_IRQHandler+0x5a6>
 80030c6:	23a0      	movs	r3, #160	; 0xa0
 80030c8:	18fb      	adds	r3, r7, r3
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	2240      	movs	r2, #64	; 0x40
 80030ce:	4013      	ands	r3, r2
 80030d0:	d00d      	beq.n	80030ee <HAL_UART_IRQHandler+0x5a6>
  {
    UART_EndTransmit_IT(huart);
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	0018      	movs	r0, r3
 80030d6:	f000 fce2 	bl	8003a9e <UART_EndTransmit_IT>
    return;
 80030da:	e008      	b.n	80030ee <HAL_UART_IRQHandler+0x5a6>
      return;
 80030dc:	46c0      	nop			; (mov r8, r8)
 80030de:	e006      	b.n	80030ee <HAL_UART_IRQHandler+0x5a6>
    return;
 80030e0:	46c0      	nop			; (mov r8, r8)
 80030e2:	e004      	b.n	80030ee <HAL_UART_IRQHandler+0x5a6>
      return;
 80030e4:	46c0      	nop			; (mov r8, r8)
 80030e6:	e002      	b.n	80030ee <HAL_UART_IRQHandler+0x5a6>
      return;
 80030e8:	46c0      	nop			; (mov r8, r8)
 80030ea:	e000      	b.n	80030ee <HAL_UART_IRQHandler+0x5a6>
    return;
 80030ec:	46c0      	nop			; (mov r8, r8)
  }

}
 80030ee:	46bd      	mov	sp, r7
 80030f0:	b02b      	add	sp, #172	; 0xac
 80030f2:	bd90      	pop	{r4, r7, pc}
 80030f4:	fffffeff 	.word	0xfffffeff
 80030f8:	fffffedf 	.word	0xfffffedf

080030fc <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80030fc:	b580      	push	{r7, lr}
 80030fe:	b082      	sub	sp, #8
 8003100:	af00      	add	r7, sp, #0
 8003102:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8003104:	46c0      	nop			; (mov r8, r8)
 8003106:	46bd      	mov	sp, r7
 8003108:	b002      	add	sp, #8
 800310a:	bd80      	pop	{r7, pc}

0800310c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800310c:	b580      	push	{r7, lr}
 800310e:	b082      	sub	sp, #8
 8003110:	af00      	add	r7, sp, #0
 8003112:	6078      	str	r0, [r7, #4]
 8003114:	000a      	movs	r2, r1
 8003116:	1cbb      	adds	r3, r7, #2
 8003118:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800311a:	46c0      	nop			; (mov r8, r8)
 800311c:	46bd      	mov	sp, r7
 800311e:	b002      	add	sp, #8
 8003120:	bd80      	pop	{r7, pc}
	...

08003124 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003124:	b5b0      	push	{r4, r5, r7, lr}
 8003126:	b08e      	sub	sp, #56	; 0x38
 8003128:	af00      	add	r7, sp, #0
 800312a:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800312c:	231a      	movs	r3, #26
 800312e:	2218      	movs	r2, #24
 8003130:	189b      	adds	r3, r3, r2
 8003132:	19db      	adds	r3, r3, r7
 8003134:	2200      	movs	r2, #0
 8003136:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003138:	69fb      	ldr	r3, [r7, #28]
 800313a:	689a      	ldr	r2, [r3, #8]
 800313c:	69fb      	ldr	r3, [r7, #28]
 800313e:	691b      	ldr	r3, [r3, #16]
 8003140:	431a      	orrs	r2, r3
 8003142:	69fb      	ldr	r3, [r7, #28]
 8003144:	695b      	ldr	r3, [r3, #20]
 8003146:	431a      	orrs	r2, r3
 8003148:	69fb      	ldr	r3, [r7, #28]
 800314a:	69db      	ldr	r3, [r3, #28]
 800314c:	4313      	orrs	r3, r2
 800314e:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003150:	69fb      	ldr	r3, [r7, #28]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	4ac6      	ldr	r2, [pc, #792]	; (8003470 <UART_SetConfig+0x34c>)
 8003158:	4013      	ands	r3, r2
 800315a:	0019      	movs	r1, r3
 800315c:	69fb      	ldr	r3, [r7, #28]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003162:	430a      	orrs	r2, r1
 8003164:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003166:	69fb      	ldr	r3, [r7, #28]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	685b      	ldr	r3, [r3, #4]
 800316c:	4ac1      	ldr	r2, [pc, #772]	; (8003474 <UART_SetConfig+0x350>)
 800316e:	4013      	ands	r3, r2
 8003170:	0019      	movs	r1, r3
 8003172:	69fb      	ldr	r3, [r7, #28]
 8003174:	68da      	ldr	r2, [r3, #12]
 8003176:	69fb      	ldr	r3, [r7, #28]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	430a      	orrs	r2, r1
 800317c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800317e:	69fb      	ldr	r3, [r7, #28]
 8003180:	699b      	ldr	r3, [r3, #24]
 8003182:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003184:	69fb      	ldr	r3, [r7, #28]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	4abb      	ldr	r2, [pc, #748]	; (8003478 <UART_SetConfig+0x354>)
 800318a:	4293      	cmp	r3, r2
 800318c:	d004      	beq.n	8003198 <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800318e:	69fb      	ldr	r3, [r7, #28]
 8003190:	6a1b      	ldr	r3, [r3, #32]
 8003192:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003194:	4313      	orrs	r3, r2
 8003196:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003198:	69fb      	ldr	r3, [r7, #28]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	689b      	ldr	r3, [r3, #8]
 800319e:	4ab7      	ldr	r2, [pc, #732]	; (800347c <UART_SetConfig+0x358>)
 80031a0:	4013      	ands	r3, r2
 80031a2:	0019      	movs	r1, r3
 80031a4:	69fb      	ldr	r3, [r7, #28]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80031aa:	430a      	orrs	r2, r1
 80031ac:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80031ae:	69fb      	ldr	r3, [r7, #28]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	4ab3      	ldr	r2, [pc, #716]	; (8003480 <UART_SetConfig+0x35c>)
 80031b4:	4293      	cmp	r3, r2
 80031b6:	d131      	bne.n	800321c <UART_SetConfig+0xf8>
 80031b8:	4bb2      	ldr	r3, [pc, #712]	; (8003484 <UART_SetConfig+0x360>)
 80031ba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80031bc:	2203      	movs	r2, #3
 80031be:	4013      	ands	r3, r2
 80031c0:	2b03      	cmp	r3, #3
 80031c2:	d01d      	beq.n	8003200 <UART_SetConfig+0xdc>
 80031c4:	d823      	bhi.n	800320e <UART_SetConfig+0xea>
 80031c6:	2b02      	cmp	r3, #2
 80031c8:	d00c      	beq.n	80031e4 <UART_SetConfig+0xc0>
 80031ca:	d820      	bhi.n	800320e <UART_SetConfig+0xea>
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d002      	beq.n	80031d6 <UART_SetConfig+0xb2>
 80031d0:	2b01      	cmp	r3, #1
 80031d2:	d00e      	beq.n	80031f2 <UART_SetConfig+0xce>
 80031d4:	e01b      	b.n	800320e <UART_SetConfig+0xea>
 80031d6:	231b      	movs	r3, #27
 80031d8:	2218      	movs	r2, #24
 80031da:	189b      	adds	r3, r3, r2
 80031dc:	19db      	adds	r3, r3, r7
 80031de:	2201      	movs	r2, #1
 80031e0:	701a      	strb	r2, [r3, #0]
 80031e2:	e09c      	b.n	800331e <UART_SetConfig+0x1fa>
 80031e4:	231b      	movs	r3, #27
 80031e6:	2218      	movs	r2, #24
 80031e8:	189b      	adds	r3, r3, r2
 80031ea:	19db      	adds	r3, r3, r7
 80031ec:	2202      	movs	r2, #2
 80031ee:	701a      	strb	r2, [r3, #0]
 80031f0:	e095      	b.n	800331e <UART_SetConfig+0x1fa>
 80031f2:	231b      	movs	r3, #27
 80031f4:	2218      	movs	r2, #24
 80031f6:	189b      	adds	r3, r3, r2
 80031f8:	19db      	adds	r3, r3, r7
 80031fa:	2204      	movs	r2, #4
 80031fc:	701a      	strb	r2, [r3, #0]
 80031fe:	e08e      	b.n	800331e <UART_SetConfig+0x1fa>
 8003200:	231b      	movs	r3, #27
 8003202:	2218      	movs	r2, #24
 8003204:	189b      	adds	r3, r3, r2
 8003206:	19db      	adds	r3, r3, r7
 8003208:	2208      	movs	r2, #8
 800320a:	701a      	strb	r2, [r3, #0]
 800320c:	e087      	b.n	800331e <UART_SetConfig+0x1fa>
 800320e:	231b      	movs	r3, #27
 8003210:	2218      	movs	r2, #24
 8003212:	189b      	adds	r3, r3, r2
 8003214:	19db      	adds	r3, r3, r7
 8003216:	2210      	movs	r2, #16
 8003218:	701a      	strb	r2, [r3, #0]
 800321a:	e080      	b.n	800331e <UART_SetConfig+0x1fa>
 800321c:	69fb      	ldr	r3, [r7, #28]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	4a99      	ldr	r2, [pc, #612]	; (8003488 <UART_SetConfig+0x364>)
 8003222:	4293      	cmp	r3, r2
 8003224:	d131      	bne.n	800328a <UART_SetConfig+0x166>
 8003226:	4b97      	ldr	r3, [pc, #604]	; (8003484 <UART_SetConfig+0x360>)
 8003228:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800322a:	220c      	movs	r2, #12
 800322c:	4013      	ands	r3, r2
 800322e:	2b0c      	cmp	r3, #12
 8003230:	d01d      	beq.n	800326e <UART_SetConfig+0x14a>
 8003232:	d823      	bhi.n	800327c <UART_SetConfig+0x158>
 8003234:	2b08      	cmp	r3, #8
 8003236:	d00c      	beq.n	8003252 <UART_SetConfig+0x12e>
 8003238:	d820      	bhi.n	800327c <UART_SetConfig+0x158>
 800323a:	2b00      	cmp	r3, #0
 800323c:	d002      	beq.n	8003244 <UART_SetConfig+0x120>
 800323e:	2b04      	cmp	r3, #4
 8003240:	d00e      	beq.n	8003260 <UART_SetConfig+0x13c>
 8003242:	e01b      	b.n	800327c <UART_SetConfig+0x158>
 8003244:	231b      	movs	r3, #27
 8003246:	2218      	movs	r2, #24
 8003248:	189b      	adds	r3, r3, r2
 800324a:	19db      	adds	r3, r3, r7
 800324c:	2200      	movs	r2, #0
 800324e:	701a      	strb	r2, [r3, #0]
 8003250:	e065      	b.n	800331e <UART_SetConfig+0x1fa>
 8003252:	231b      	movs	r3, #27
 8003254:	2218      	movs	r2, #24
 8003256:	189b      	adds	r3, r3, r2
 8003258:	19db      	adds	r3, r3, r7
 800325a:	2202      	movs	r2, #2
 800325c:	701a      	strb	r2, [r3, #0]
 800325e:	e05e      	b.n	800331e <UART_SetConfig+0x1fa>
 8003260:	231b      	movs	r3, #27
 8003262:	2218      	movs	r2, #24
 8003264:	189b      	adds	r3, r3, r2
 8003266:	19db      	adds	r3, r3, r7
 8003268:	2204      	movs	r2, #4
 800326a:	701a      	strb	r2, [r3, #0]
 800326c:	e057      	b.n	800331e <UART_SetConfig+0x1fa>
 800326e:	231b      	movs	r3, #27
 8003270:	2218      	movs	r2, #24
 8003272:	189b      	adds	r3, r3, r2
 8003274:	19db      	adds	r3, r3, r7
 8003276:	2208      	movs	r2, #8
 8003278:	701a      	strb	r2, [r3, #0]
 800327a:	e050      	b.n	800331e <UART_SetConfig+0x1fa>
 800327c:	231b      	movs	r3, #27
 800327e:	2218      	movs	r2, #24
 8003280:	189b      	adds	r3, r3, r2
 8003282:	19db      	adds	r3, r3, r7
 8003284:	2210      	movs	r2, #16
 8003286:	701a      	strb	r2, [r3, #0]
 8003288:	e049      	b.n	800331e <UART_SetConfig+0x1fa>
 800328a:	69fb      	ldr	r3, [r7, #28]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	4a7a      	ldr	r2, [pc, #488]	; (8003478 <UART_SetConfig+0x354>)
 8003290:	4293      	cmp	r3, r2
 8003292:	d13e      	bne.n	8003312 <UART_SetConfig+0x1ee>
 8003294:	4b7b      	ldr	r3, [pc, #492]	; (8003484 <UART_SetConfig+0x360>)
 8003296:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003298:	23c0      	movs	r3, #192	; 0xc0
 800329a:	011b      	lsls	r3, r3, #4
 800329c:	4013      	ands	r3, r2
 800329e:	22c0      	movs	r2, #192	; 0xc0
 80032a0:	0112      	lsls	r2, r2, #4
 80032a2:	4293      	cmp	r3, r2
 80032a4:	d027      	beq.n	80032f6 <UART_SetConfig+0x1d2>
 80032a6:	22c0      	movs	r2, #192	; 0xc0
 80032a8:	0112      	lsls	r2, r2, #4
 80032aa:	4293      	cmp	r3, r2
 80032ac:	d82a      	bhi.n	8003304 <UART_SetConfig+0x1e0>
 80032ae:	2280      	movs	r2, #128	; 0x80
 80032b0:	0112      	lsls	r2, r2, #4
 80032b2:	4293      	cmp	r3, r2
 80032b4:	d011      	beq.n	80032da <UART_SetConfig+0x1b6>
 80032b6:	2280      	movs	r2, #128	; 0x80
 80032b8:	0112      	lsls	r2, r2, #4
 80032ba:	4293      	cmp	r3, r2
 80032bc:	d822      	bhi.n	8003304 <UART_SetConfig+0x1e0>
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d004      	beq.n	80032cc <UART_SetConfig+0x1a8>
 80032c2:	2280      	movs	r2, #128	; 0x80
 80032c4:	00d2      	lsls	r2, r2, #3
 80032c6:	4293      	cmp	r3, r2
 80032c8:	d00e      	beq.n	80032e8 <UART_SetConfig+0x1c4>
 80032ca:	e01b      	b.n	8003304 <UART_SetConfig+0x1e0>
 80032cc:	231b      	movs	r3, #27
 80032ce:	2218      	movs	r2, #24
 80032d0:	189b      	adds	r3, r3, r2
 80032d2:	19db      	adds	r3, r3, r7
 80032d4:	2200      	movs	r2, #0
 80032d6:	701a      	strb	r2, [r3, #0]
 80032d8:	e021      	b.n	800331e <UART_SetConfig+0x1fa>
 80032da:	231b      	movs	r3, #27
 80032dc:	2218      	movs	r2, #24
 80032de:	189b      	adds	r3, r3, r2
 80032e0:	19db      	adds	r3, r3, r7
 80032e2:	2202      	movs	r2, #2
 80032e4:	701a      	strb	r2, [r3, #0]
 80032e6:	e01a      	b.n	800331e <UART_SetConfig+0x1fa>
 80032e8:	231b      	movs	r3, #27
 80032ea:	2218      	movs	r2, #24
 80032ec:	189b      	adds	r3, r3, r2
 80032ee:	19db      	adds	r3, r3, r7
 80032f0:	2204      	movs	r2, #4
 80032f2:	701a      	strb	r2, [r3, #0]
 80032f4:	e013      	b.n	800331e <UART_SetConfig+0x1fa>
 80032f6:	231b      	movs	r3, #27
 80032f8:	2218      	movs	r2, #24
 80032fa:	189b      	adds	r3, r3, r2
 80032fc:	19db      	adds	r3, r3, r7
 80032fe:	2208      	movs	r2, #8
 8003300:	701a      	strb	r2, [r3, #0]
 8003302:	e00c      	b.n	800331e <UART_SetConfig+0x1fa>
 8003304:	231b      	movs	r3, #27
 8003306:	2218      	movs	r2, #24
 8003308:	189b      	adds	r3, r3, r2
 800330a:	19db      	adds	r3, r3, r7
 800330c:	2210      	movs	r2, #16
 800330e:	701a      	strb	r2, [r3, #0]
 8003310:	e005      	b.n	800331e <UART_SetConfig+0x1fa>
 8003312:	231b      	movs	r3, #27
 8003314:	2218      	movs	r2, #24
 8003316:	189b      	adds	r3, r3, r2
 8003318:	19db      	adds	r3, r3, r7
 800331a:	2210      	movs	r2, #16
 800331c:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800331e:	69fb      	ldr	r3, [r7, #28]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	4a55      	ldr	r2, [pc, #340]	; (8003478 <UART_SetConfig+0x354>)
 8003324:	4293      	cmp	r3, r2
 8003326:	d000      	beq.n	800332a <UART_SetConfig+0x206>
 8003328:	e084      	b.n	8003434 <UART_SetConfig+0x310>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800332a:	231b      	movs	r3, #27
 800332c:	2218      	movs	r2, #24
 800332e:	189b      	adds	r3, r3, r2
 8003330:	19db      	adds	r3, r3, r7
 8003332:	781b      	ldrb	r3, [r3, #0]
 8003334:	2b08      	cmp	r3, #8
 8003336:	d01d      	beq.n	8003374 <UART_SetConfig+0x250>
 8003338:	dc20      	bgt.n	800337c <UART_SetConfig+0x258>
 800333a:	2b04      	cmp	r3, #4
 800333c:	d015      	beq.n	800336a <UART_SetConfig+0x246>
 800333e:	dc1d      	bgt.n	800337c <UART_SetConfig+0x258>
 8003340:	2b00      	cmp	r3, #0
 8003342:	d002      	beq.n	800334a <UART_SetConfig+0x226>
 8003344:	2b02      	cmp	r3, #2
 8003346:	d005      	beq.n	8003354 <UART_SetConfig+0x230>
 8003348:	e018      	b.n	800337c <UART_SetConfig+0x258>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800334a:	f7ff f8b1 	bl	80024b0 <HAL_RCC_GetPCLK1Freq>
 800334e:	0003      	movs	r3, r0
 8003350:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003352:	e01c      	b.n	800338e <UART_SetConfig+0x26a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003354:	4b4b      	ldr	r3, [pc, #300]	; (8003484 <UART_SetConfig+0x360>)
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	2210      	movs	r2, #16
 800335a:	4013      	ands	r3, r2
 800335c:	d002      	beq.n	8003364 <UART_SetConfig+0x240>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 800335e:	4b4b      	ldr	r3, [pc, #300]	; (800348c <UART_SetConfig+0x368>)
 8003360:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8003362:	e014      	b.n	800338e <UART_SetConfig+0x26a>
          pclk = (uint32_t) HSI_VALUE;
 8003364:	4b4a      	ldr	r3, [pc, #296]	; (8003490 <UART_SetConfig+0x36c>)
 8003366:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003368:	e011      	b.n	800338e <UART_SetConfig+0x26a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800336a:	f7fe fff1 	bl	8002350 <HAL_RCC_GetSysClockFreq>
 800336e:	0003      	movs	r3, r0
 8003370:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003372:	e00c      	b.n	800338e <UART_SetConfig+0x26a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003374:	2380      	movs	r3, #128	; 0x80
 8003376:	021b      	lsls	r3, r3, #8
 8003378:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800337a:	e008      	b.n	800338e <UART_SetConfig+0x26a>
      default:
        pclk = 0U;
 800337c:	2300      	movs	r3, #0
 800337e:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8003380:	231a      	movs	r3, #26
 8003382:	2218      	movs	r2, #24
 8003384:	189b      	adds	r3, r3, r2
 8003386:	19db      	adds	r3, r3, r7
 8003388:	2201      	movs	r2, #1
 800338a:	701a      	strb	r2, [r3, #0]
        break;
 800338c:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800338e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003390:	2b00      	cmp	r3, #0
 8003392:	d100      	bne.n	8003396 <UART_SetConfig+0x272>
 8003394:	e133      	b.n	80035fe <UART_SetConfig+0x4da>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003396:	69fb      	ldr	r3, [r7, #28]
 8003398:	685a      	ldr	r2, [r3, #4]
 800339a:	0013      	movs	r3, r2
 800339c:	005b      	lsls	r3, r3, #1
 800339e:	189b      	adds	r3, r3, r2
 80033a0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80033a2:	429a      	cmp	r2, r3
 80033a4:	d305      	bcc.n	80033b2 <UART_SetConfig+0x28e>
          (pclk > (4096U * huart->Init.BaudRate)))
 80033a6:	69fb      	ldr	r3, [r7, #28]
 80033a8:	685b      	ldr	r3, [r3, #4]
 80033aa:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80033ac:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80033ae:	429a      	cmp	r2, r3
 80033b0:	d906      	bls.n	80033c0 <UART_SetConfig+0x29c>
      {
        ret = HAL_ERROR;
 80033b2:	231a      	movs	r3, #26
 80033b4:	2218      	movs	r2, #24
 80033b6:	189b      	adds	r3, r3, r2
 80033b8:	19db      	adds	r3, r3, r7
 80033ba:	2201      	movs	r2, #1
 80033bc:	701a      	strb	r2, [r3, #0]
 80033be:	e11e      	b.n	80035fe <UART_SetConfig+0x4da>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80033c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80033c2:	613b      	str	r3, [r7, #16]
 80033c4:	2300      	movs	r3, #0
 80033c6:	617b      	str	r3, [r7, #20]
 80033c8:	6939      	ldr	r1, [r7, #16]
 80033ca:	697a      	ldr	r2, [r7, #20]
 80033cc:	000b      	movs	r3, r1
 80033ce:	0e1b      	lsrs	r3, r3, #24
 80033d0:	0010      	movs	r0, r2
 80033d2:	0205      	lsls	r5, r0, #8
 80033d4:	431d      	orrs	r5, r3
 80033d6:	000b      	movs	r3, r1
 80033d8:	021c      	lsls	r4, r3, #8
 80033da:	69fb      	ldr	r3, [r7, #28]
 80033dc:	685b      	ldr	r3, [r3, #4]
 80033de:	085b      	lsrs	r3, r3, #1
 80033e0:	60bb      	str	r3, [r7, #8]
 80033e2:	2300      	movs	r3, #0
 80033e4:	60fb      	str	r3, [r7, #12]
 80033e6:	68b8      	ldr	r0, [r7, #8]
 80033e8:	68f9      	ldr	r1, [r7, #12]
 80033ea:	1900      	adds	r0, r0, r4
 80033ec:	4169      	adcs	r1, r5
 80033ee:	69fb      	ldr	r3, [r7, #28]
 80033f0:	685b      	ldr	r3, [r3, #4]
 80033f2:	603b      	str	r3, [r7, #0]
 80033f4:	2300      	movs	r3, #0
 80033f6:	607b      	str	r3, [r7, #4]
 80033f8:	683a      	ldr	r2, [r7, #0]
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	f7fc ff22 	bl	8000244 <__aeabi_uldivmod>
 8003400:	0002      	movs	r2, r0
 8003402:	000b      	movs	r3, r1
 8003404:	0013      	movs	r3, r2
 8003406:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003408:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800340a:	23c0      	movs	r3, #192	; 0xc0
 800340c:	009b      	lsls	r3, r3, #2
 800340e:	429a      	cmp	r2, r3
 8003410:	d309      	bcc.n	8003426 <UART_SetConfig+0x302>
 8003412:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003414:	2380      	movs	r3, #128	; 0x80
 8003416:	035b      	lsls	r3, r3, #13
 8003418:	429a      	cmp	r2, r3
 800341a:	d204      	bcs.n	8003426 <UART_SetConfig+0x302>
        {
          huart->Instance->BRR = usartdiv;
 800341c:	69fb      	ldr	r3, [r7, #28]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003422:	60da      	str	r2, [r3, #12]
 8003424:	e0eb      	b.n	80035fe <UART_SetConfig+0x4da>
        }
        else
        {
          ret = HAL_ERROR;
 8003426:	231a      	movs	r3, #26
 8003428:	2218      	movs	r2, #24
 800342a:	189b      	adds	r3, r3, r2
 800342c:	19db      	adds	r3, r3, r7
 800342e:	2201      	movs	r2, #1
 8003430:	701a      	strb	r2, [r3, #0]
 8003432:	e0e4      	b.n	80035fe <UART_SetConfig+0x4da>
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003434:	69fb      	ldr	r3, [r7, #28]
 8003436:	69da      	ldr	r2, [r3, #28]
 8003438:	2380      	movs	r3, #128	; 0x80
 800343a:	021b      	lsls	r3, r3, #8
 800343c:	429a      	cmp	r2, r3
 800343e:	d000      	beq.n	8003442 <UART_SetConfig+0x31e>
 8003440:	e086      	b.n	8003550 <UART_SetConfig+0x42c>
  {
    switch (clocksource)
 8003442:	231b      	movs	r3, #27
 8003444:	2218      	movs	r2, #24
 8003446:	189b      	adds	r3, r3, r2
 8003448:	19db      	adds	r3, r3, r7
 800344a:	781b      	ldrb	r3, [r3, #0]
 800344c:	2b08      	cmp	r3, #8
 800344e:	d837      	bhi.n	80034c0 <UART_SetConfig+0x39c>
 8003450:	009a      	lsls	r2, r3, #2
 8003452:	4b10      	ldr	r3, [pc, #64]	; (8003494 <UART_SetConfig+0x370>)
 8003454:	18d3      	adds	r3, r2, r3
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800345a:	f7ff f829 	bl	80024b0 <HAL_RCC_GetPCLK1Freq>
 800345e:	0003      	movs	r3, r0
 8003460:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003462:	e036      	b.n	80034d2 <UART_SetConfig+0x3ae>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003464:	f7ff f83a 	bl	80024dc <HAL_RCC_GetPCLK2Freq>
 8003468:	0003      	movs	r3, r0
 800346a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800346c:	e031      	b.n	80034d2 <UART_SetConfig+0x3ae>
 800346e:	46c0      	nop			; (mov r8, r8)
 8003470:	efff69f3 	.word	0xefff69f3
 8003474:	ffffcfff 	.word	0xffffcfff
 8003478:	40004800 	.word	0x40004800
 800347c:	fffff4ff 	.word	0xfffff4ff
 8003480:	40013800 	.word	0x40013800
 8003484:	40021000 	.word	0x40021000
 8003488:	40004400 	.word	0x40004400
 800348c:	003d0900 	.word	0x003d0900
 8003490:	00f42400 	.word	0x00f42400
 8003494:	080044d4 	.word	0x080044d4
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003498:	4b60      	ldr	r3, [pc, #384]	; (800361c <UART_SetConfig+0x4f8>)
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	2210      	movs	r2, #16
 800349e:	4013      	ands	r3, r2
 80034a0:	d002      	beq.n	80034a8 <UART_SetConfig+0x384>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 80034a2:	4b5f      	ldr	r3, [pc, #380]	; (8003620 <UART_SetConfig+0x4fc>)
 80034a4:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80034a6:	e014      	b.n	80034d2 <UART_SetConfig+0x3ae>
          pclk = (uint32_t) HSI_VALUE;
 80034a8:	4b5e      	ldr	r3, [pc, #376]	; (8003624 <UART_SetConfig+0x500>)
 80034aa:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80034ac:	e011      	b.n	80034d2 <UART_SetConfig+0x3ae>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80034ae:	f7fe ff4f 	bl	8002350 <HAL_RCC_GetSysClockFreq>
 80034b2:	0003      	movs	r3, r0
 80034b4:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80034b6:	e00c      	b.n	80034d2 <UART_SetConfig+0x3ae>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80034b8:	2380      	movs	r3, #128	; 0x80
 80034ba:	021b      	lsls	r3, r3, #8
 80034bc:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80034be:	e008      	b.n	80034d2 <UART_SetConfig+0x3ae>
      default:
        pclk = 0U;
 80034c0:	2300      	movs	r3, #0
 80034c2:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 80034c4:	231a      	movs	r3, #26
 80034c6:	2218      	movs	r2, #24
 80034c8:	189b      	adds	r3, r3, r2
 80034ca:	19db      	adds	r3, r3, r7
 80034cc:	2201      	movs	r2, #1
 80034ce:	701a      	strb	r2, [r3, #0]
        break;
 80034d0:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80034d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d100      	bne.n	80034da <UART_SetConfig+0x3b6>
 80034d8:	e091      	b.n	80035fe <UART_SetConfig+0x4da>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80034da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80034dc:	005a      	lsls	r2, r3, #1
 80034de:	69fb      	ldr	r3, [r7, #28]
 80034e0:	685b      	ldr	r3, [r3, #4]
 80034e2:	085b      	lsrs	r3, r3, #1
 80034e4:	18d2      	adds	r2, r2, r3
 80034e6:	69fb      	ldr	r3, [r7, #28]
 80034e8:	685b      	ldr	r3, [r3, #4]
 80034ea:	0019      	movs	r1, r3
 80034ec:	0010      	movs	r0, r2
 80034ee:	f7fc fe1d 	bl	800012c <__udivsi3>
 80034f2:	0003      	movs	r3, r0
 80034f4:	b29b      	uxth	r3, r3
 80034f6:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80034f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80034fa:	2b0f      	cmp	r3, #15
 80034fc:	d921      	bls.n	8003542 <UART_SetConfig+0x41e>
 80034fe:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003500:	2380      	movs	r3, #128	; 0x80
 8003502:	025b      	lsls	r3, r3, #9
 8003504:	429a      	cmp	r2, r3
 8003506:	d21c      	bcs.n	8003542 <UART_SetConfig+0x41e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003508:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800350a:	b29a      	uxth	r2, r3
 800350c:	200e      	movs	r0, #14
 800350e:	2418      	movs	r4, #24
 8003510:	1903      	adds	r3, r0, r4
 8003512:	19db      	adds	r3, r3, r7
 8003514:	210f      	movs	r1, #15
 8003516:	438a      	bics	r2, r1
 8003518:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800351a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800351c:	085b      	lsrs	r3, r3, #1
 800351e:	b29b      	uxth	r3, r3
 8003520:	2207      	movs	r2, #7
 8003522:	4013      	ands	r3, r2
 8003524:	b299      	uxth	r1, r3
 8003526:	1903      	adds	r3, r0, r4
 8003528:	19db      	adds	r3, r3, r7
 800352a:	1902      	adds	r2, r0, r4
 800352c:	19d2      	adds	r2, r2, r7
 800352e:	8812      	ldrh	r2, [r2, #0]
 8003530:	430a      	orrs	r2, r1
 8003532:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8003534:	69fb      	ldr	r3, [r7, #28]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	1902      	adds	r2, r0, r4
 800353a:	19d2      	adds	r2, r2, r7
 800353c:	8812      	ldrh	r2, [r2, #0]
 800353e:	60da      	str	r2, [r3, #12]
 8003540:	e05d      	b.n	80035fe <UART_SetConfig+0x4da>
      }
      else
      {
        ret = HAL_ERROR;
 8003542:	231a      	movs	r3, #26
 8003544:	2218      	movs	r2, #24
 8003546:	189b      	adds	r3, r3, r2
 8003548:	19db      	adds	r3, r3, r7
 800354a:	2201      	movs	r2, #1
 800354c:	701a      	strb	r2, [r3, #0]
 800354e:	e056      	b.n	80035fe <UART_SetConfig+0x4da>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003550:	231b      	movs	r3, #27
 8003552:	2218      	movs	r2, #24
 8003554:	189b      	adds	r3, r3, r2
 8003556:	19db      	adds	r3, r3, r7
 8003558:	781b      	ldrb	r3, [r3, #0]
 800355a:	2b08      	cmp	r3, #8
 800355c:	d822      	bhi.n	80035a4 <UART_SetConfig+0x480>
 800355e:	009a      	lsls	r2, r3, #2
 8003560:	4b31      	ldr	r3, [pc, #196]	; (8003628 <UART_SetConfig+0x504>)
 8003562:	18d3      	adds	r3, r2, r3
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003568:	f7fe ffa2 	bl	80024b0 <HAL_RCC_GetPCLK1Freq>
 800356c:	0003      	movs	r3, r0
 800356e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003570:	e021      	b.n	80035b6 <UART_SetConfig+0x492>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003572:	f7fe ffb3 	bl	80024dc <HAL_RCC_GetPCLK2Freq>
 8003576:	0003      	movs	r3, r0
 8003578:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800357a:	e01c      	b.n	80035b6 <UART_SetConfig+0x492>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800357c:	4b27      	ldr	r3, [pc, #156]	; (800361c <UART_SetConfig+0x4f8>)
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	2210      	movs	r2, #16
 8003582:	4013      	ands	r3, r2
 8003584:	d002      	beq.n	800358c <UART_SetConfig+0x468>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8003586:	4b26      	ldr	r3, [pc, #152]	; (8003620 <UART_SetConfig+0x4fc>)
 8003588:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800358a:	e014      	b.n	80035b6 <UART_SetConfig+0x492>
          pclk = (uint32_t) HSI_VALUE;
 800358c:	4b25      	ldr	r3, [pc, #148]	; (8003624 <UART_SetConfig+0x500>)
 800358e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003590:	e011      	b.n	80035b6 <UART_SetConfig+0x492>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003592:	f7fe fedd 	bl	8002350 <HAL_RCC_GetSysClockFreq>
 8003596:	0003      	movs	r3, r0
 8003598:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800359a:	e00c      	b.n	80035b6 <UART_SetConfig+0x492>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800359c:	2380      	movs	r3, #128	; 0x80
 800359e:	021b      	lsls	r3, r3, #8
 80035a0:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80035a2:	e008      	b.n	80035b6 <UART_SetConfig+0x492>
      default:
        pclk = 0U;
 80035a4:	2300      	movs	r3, #0
 80035a6:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 80035a8:	231a      	movs	r3, #26
 80035aa:	2218      	movs	r2, #24
 80035ac:	189b      	adds	r3, r3, r2
 80035ae:	19db      	adds	r3, r3, r7
 80035b0:	2201      	movs	r2, #1
 80035b2:	701a      	strb	r2, [r3, #0]
        break;
 80035b4:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 80035b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d020      	beq.n	80035fe <UART_SetConfig+0x4da>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80035bc:	69fb      	ldr	r3, [r7, #28]
 80035be:	685b      	ldr	r3, [r3, #4]
 80035c0:	085a      	lsrs	r2, r3, #1
 80035c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80035c4:	18d2      	adds	r2, r2, r3
 80035c6:	69fb      	ldr	r3, [r7, #28]
 80035c8:	685b      	ldr	r3, [r3, #4]
 80035ca:	0019      	movs	r1, r3
 80035cc:	0010      	movs	r0, r2
 80035ce:	f7fc fdad 	bl	800012c <__udivsi3>
 80035d2:	0003      	movs	r3, r0
 80035d4:	b29b      	uxth	r3, r3
 80035d6:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80035d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80035da:	2b0f      	cmp	r3, #15
 80035dc:	d909      	bls.n	80035f2 <UART_SetConfig+0x4ce>
 80035de:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80035e0:	2380      	movs	r3, #128	; 0x80
 80035e2:	025b      	lsls	r3, r3, #9
 80035e4:	429a      	cmp	r2, r3
 80035e6:	d204      	bcs.n	80035f2 <UART_SetConfig+0x4ce>
      {
        huart->Instance->BRR = usartdiv;
 80035e8:	69fb      	ldr	r3, [r7, #28]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80035ee:	60da      	str	r2, [r3, #12]
 80035f0:	e005      	b.n	80035fe <UART_SetConfig+0x4da>
      }
      else
      {
        ret = HAL_ERROR;
 80035f2:	231a      	movs	r3, #26
 80035f4:	2218      	movs	r2, #24
 80035f6:	189b      	adds	r3, r3, r2
 80035f8:	19db      	adds	r3, r3, r7
 80035fa:	2201      	movs	r2, #1
 80035fc:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80035fe:	69fb      	ldr	r3, [r7, #28]
 8003600:	2200      	movs	r2, #0
 8003602:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8003604:	69fb      	ldr	r3, [r7, #28]
 8003606:	2200      	movs	r2, #0
 8003608:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 800360a:	231a      	movs	r3, #26
 800360c:	2218      	movs	r2, #24
 800360e:	189b      	adds	r3, r3, r2
 8003610:	19db      	adds	r3, r3, r7
 8003612:	781b      	ldrb	r3, [r3, #0]
}
 8003614:	0018      	movs	r0, r3
 8003616:	46bd      	mov	sp, r7
 8003618:	b00e      	add	sp, #56	; 0x38
 800361a:	bdb0      	pop	{r4, r5, r7, pc}
 800361c:	40021000 	.word	0x40021000
 8003620:	003d0900 	.word	0x003d0900
 8003624:	00f42400 	.word	0x00f42400
 8003628:	080044f8 	.word	0x080044f8

0800362c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800362c:	b580      	push	{r7, lr}
 800362e:	b082      	sub	sp, #8
 8003630:	af00      	add	r7, sp, #0
 8003632:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003638:	2201      	movs	r2, #1
 800363a:	4013      	ands	r3, r2
 800363c:	d00b      	beq.n	8003656 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	685b      	ldr	r3, [r3, #4]
 8003644:	4a4a      	ldr	r2, [pc, #296]	; (8003770 <UART_AdvFeatureConfig+0x144>)
 8003646:	4013      	ands	r3, r2
 8003648:	0019      	movs	r1, r3
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	430a      	orrs	r2, r1
 8003654:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800365a:	2202      	movs	r2, #2
 800365c:	4013      	ands	r3, r2
 800365e:	d00b      	beq.n	8003678 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	685b      	ldr	r3, [r3, #4]
 8003666:	4a43      	ldr	r2, [pc, #268]	; (8003774 <UART_AdvFeatureConfig+0x148>)
 8003668:	4013      	ands	r3, r2
 800366a:	0019      	movs	r1, r3
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	430a      	orrs	r2, r1
 8003676:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800367c:	2204      	movs	r2, #4
 800367e:	4013      	ands	r3, r2
 8003680:	d00b      	beq.n	800369a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	685b      	ldr	r3, [r3, #4]
 8003688:	4a3b      	ldr	r2, [pc, #236]	; (8003778 <UART_AdvFeatureConfig+0x14c>)
 800368a:	4013      	ands	r3, r2
 800368c:	0019      	movs	r1, r3
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	430a      	orrs	r2, r1
 8003698:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800369e:	2208      	movs	r2, #8
 80036a0:	4013      	ands	r3, r2
 80036a2:	d00b      	beq.n	80036bc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	685b      	ldr	r3, [r3, #4]
 80036aa:	4a34      	ldr	r2, [pc, #208]	; (800377c <UART_AdvFeatureConfig+0x150>)
 80036ac:	4013      	ands	r3, r2
 80036ae:	0019      	movs	r1, r3
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	430a      	orrs	r2, r1
 80036ba:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036c0:	2210      	movs	r2, #16
 80036c2:	4013      	ands	r3, r2
 80036c4:	d00b      	beq.n	80036de <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	689b      	ldr	r3, [r3, #8]
 80036cc:	4a2c      	ldr	r2, [pc, #176]	; (8003780 <UART_AdvFeatureConfig+0x154>)
 80036ce:	4013      	ands	r3, r2
 80036d0:	0019      	movs	r1, r3
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	430a      	orrs	r2, r1
 80036dc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036e2:	2220      	movs	r2, #32
 80036e4:	4013      	ands	r3, r2
 80036e6:	d00b      	beq.n	8003700 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	689b      	ldr	r3, [r3, #8]
 80036ee:	4a25      	ldr	r2, [pc, #148]	; (8003784 <UART_AdvFeatureConfig+0x158>)
 80036f0:	4013      	ands	r3, r2
 80036f2:	0019      	movs	r1, r3
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	430a      	orrs	r2, r1
 80036fe:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003704:	2240      	movs	r2, #64	; 0x40
 8003706:	4013      	ands	r3, r2
 8003708:	d01d      	beq.n	8003746 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	685b      	ldr	r3, [r3, #4]
 8003710:	4a1d      	ldr	r2, [pc, #116]	; (8003788 <UART_AdvFeatureConfig+0x15c>)
 8003712:	4013      	ands	r3, r2
 8003714:	0019      	movs	r1, r3
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	430a      	orrs	r2, r1
 8003720:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003726:	2380      	movs	r3, #128	; 0x80
 8003728:	035b      	lsls	r3, r3, #13
 800372a:	429a      	cmp	r2, r3
 800372c:	d10b      	bne.n	8003746 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	685b      	ldr	r3, [r3, #4]
 8003734:	4a15      	ldr	r2, [pc, #84]	; (800378c <UART_AdvFeatureConfig+0x160>)
 8003736:	4013      	ands	r3, r2
 8003738:	0019      	movs	r1, r3
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	430a      	orrs	r2, r1
 8003744:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800374a:	2280      	movs	r2, #128	; 0x80
 800374c:	4013      	ands	r3, r2
 800374e:	d00b      	beq.n	8003768 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	685b      	ldr	r3, [r3, #4]
 8003756:	4a0e      	ldr	r2, [pc, #56]	; (8003790 <UART_AdvFeatureConfig+0x164>)
 8003758:	4013      	ands	r3, r2
 800375a:	0019      	movs	r1, r3
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	430a      	orrs	r2, r1
 8003766:	605a      	str	r2, [r3, #4]
  }
}
 8003768:	46c0      	nop			; (mov r8, r8)
 800376a:	46bd      	mov	sp, r7
 800376c:	b002      	add	sp, #8
 800376e:	bd80      	pop	{r7, pc}
 8003770:	fffdffff 	.word	0xfffdffff
 8003774:	fffeffff 	.word	0xfffeffff
 8003778:	fffbffff 	.word	0xfffbffff
 800377c:	ffff7fff 	.word	0xffff7fff
 8003780:	ffffefff 	.word	0xffffefff
 8003784:	ffffdfff 	.word	0xffffdfff
 8003788:	ffefffff 	.word	0xffefffff
 800378c:	ff9fffff 	.word	0xff9fffff
 8003790:	fff7ffff 	.word	0xfff7ffff

08003794 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003794:	b580      	push	{r7, lr}
 8003796:	b086      	sub	sp, #24
 8003798:	af02      	add	r7, sp, #8
 800379a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	2280      	movs	r2, #128	; 0x80
 80037a0:	2100      	movs	r1, #0
 80037a2:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80037a4:	f7fd fdfa 	bl	800139c <HAL_GetTick>
 80037a8:	0003      	movs	r3, r0
 80037aa:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	2208      	movs	r2, #8
 80037b4:	4013      	ands	r3, r2
 80037b6:	2b08      	cmp	r3, #8
 80037b8:	d10c      	bne.n	80037d4 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	2280      	movs	r2, #128	; 0x80
 80037be:	0391      	lsls	r1, r2, #14
 80037c0:	6878      	ldr	r0, [r7, #4]
 80037c2:	4a17      	ldr	r2, [pc, #92]	; (8003820 <UART_CheckIdleState+0x8c>)
 80037c4:	9200      	str	r2, [sp, #0]
 80037c6:	2200      	movs	r2, #0
 80037c8:	f000 f82c 	bl	8003824 <UART_WaitOnFlagUntilTimeout>
 80037cc:	1e03      	subs	r3, r0, #0
 80037ce:	d001      	beq.n	80037d4 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80037d0:	2303      	movs	r3, #3
 80037d2:	e021      	b.n	8003818 <UART_CheckIdleState+0x84>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	2204      	movs	r2, #4
 80037dc:	4013      	ands	r3, r2
 80037de:	2b04      	cmp	r3, #4
 80037e0:	d10c      	bne.n	80037fc <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	2280      	movs	r2, #128	; 0x80
 80037e6:	03d1      	lsls	r1, r2, #15
 80037e8:	6878      	ldr	r0, [r7, #4]
 80037ea:	4a0d      	ldr	r2, [pc, #52]	; (8003820 <UART_CheckIdleState+0x8c>)
 80037ec:	9200      	str	r2, [sp, #0]
 80037ee:	2200      	movs	r2, #0
 80037f0:	f000 f818 	bl	8003824 <UART_WaitOnFlagUntilTimeout>
 80037f4:	1e03      	subs	r3, r0, #0
 80037f6:	d001      	beq.n	80037fc <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80037f8:	2303      	movs	r3, #3
 80037fa:	e00d      	b.n	8003818 <UART_CheckIdleState+0x84>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	2220      	movs	r2, #32
 8003800:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	2220      	movs	r2, #32
 8003806:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	2200      	movs	r2, #0
 800380c:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	2274      	movs	r2, #116	; 0x74
 8003812:	2100      	movs	r1, #0
 8003814:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003816:	2300      	movs	r3, #0
}
 8003818:	0018      	movs	r0, r3
 800381a:	46bd      	mov	sp, r7
 800381c:	b004      	add	sp, #16
 800381e:	bd80      	pop	{r7, pc}
 8003820:	01ffffff 	.word	0x01ffffff

08003824 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003824:	b580      	push	{r7, lr}
 8003826:	b094      	sub	sp, #80	; 0x50
 8003828:	af00      	add	r7, sp, #0
 800382a:	60f8      	str	r0, [r7, #12]
 800382c:	60b9      	str	r1, [r7, #8]
 800382e:	603b      	str	r3, [r7, #0]
 8003830:	1dfb      	adds	r3, r7, #7
 8003832:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003834:	e0a3      	b.n	800397e <UART_WaitOnFlagUntilTimeout+0x15a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003836:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003838:	3301      	adds	r3, #1
 800383a:	d100      	bne.n	800383e <UART_WaitOnFlagUntilTimeout+0x1a>
 800383c:	e09f      	b.n	800397e <UART_WaitOnFlagUntilTimeout+0x15a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800383e:	f7fd fdad 	bl	800139c <HAL_GetTick>
 8003842:	0002      	movs	r2, r0
 8003844:	683b      	ldr	r3, [r7, #0]
 8003846:	1ad3      	subs	r3, r2, r3
 8003848:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800384a:	429a      	cmp	r2, r3
 800384c:	d302      	bcc.n	8003854 <UART_WaitOnFlagUntilTimeout+0x30>
 800384e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003850:	2b00      	cmp	r3, #0
 8003852:	d13d      	bne.n	80038d0 <UART_WaitOnFlagUntilTimeout+0xac>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003854:	f3ef 8310 	mrs	r3, PRIMASK
 8003858:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 800385a:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800385c:	647b      	str	r3, [r7, #68]	; 0x44
 800385e:	2301      	movs	r3, #1
 8003860:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003862:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003864:	f383 8810 	msr	PRIMASK, r3
}
 8003868:	46c0      	nop			; (mov r8, r8)
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	681a      	ldr	r2, [r3, #0]
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	494c      	ldr	r1, [pc, #304]	; (80039a8 <UART_WaitOnFlagUntilTimeout+0x184>)
 8003876:	400a      	ands	r2, r1
 8003878:	601a      	str	r2, [r3, #0]
 800387a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800387c:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800387e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003880:	f383 8810 	msr	PRIMASK, r3
}
 8003884:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003886:	f3ef 8310 	mrs	r3, PRIMASK
 800388a:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 800388c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800388e:	643b      	str	r3, [r7, #64]	; 0x40
 8003890:	2301      	movs	r3, #1
 8003892:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003894:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003896:	f383 8810 	msr	PRIMASK, r3
}
 800389a:	46c0      	nop			; (mov r8, r8)
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	689a      	ldr	r2, [r3, #8]
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	2101      	movs	r1, #1
 80038a8:	438a      	bics	r2, r1
 80038aa:	609a      	str	r2, [r3, #8]
 80038ac:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80038ae:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80038b0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80038b2:	f383 8810 	msr	PRIMASK, r3
}
 80038b6:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	2220      	movs	r2, #32
 80038bc:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	2220      	movs	r2, #32
 80038c2:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	2274      	movs	r2, #116	; 0x74
 80038c8:	2100      	movs	r1, #0
 80038ca:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80038cc:	2303      	movs	r3, #3
 80038ce:	e067      	b.n	80039a0 <UART_WaitOnFlagUntilTimeout+0x17c>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	2204      	movs	r2, #4
 80038d8:	4013      	ands	r3, r2
 80038da:	d050      	beq.n	800397e <UART_WaitOnFlagUntilTimeout+0x15a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	69da      	ldr	r2, [r3, #28]
 80038e2:	2380      	movs	r3, #128	; 0x80
 80038e4:	011b      	lsls	r3, r3, #4
 80038e6:	401a      	ands	r2, r3
 80038e8:	2380      	movs	r3, #128	; 0x80
 80038ea:	011b      	lsls	r3, r3, #4
 80038ec:	429a      	cmp	r2, r3
 80038ee:	d146      	bne.n	800397e <UART_WaitOnFlagUntilTimeout+0x15a>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	2280      	movs	r2, #128	; 0x80
 80038f6:	0112      	lsls	r2, r2, #4
 80038f8:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80038fa:	f3ef 8310 	mrs	r3, PRIMASK
 80038fe:	613b      	str	r3, [r7, #16]
  return(result);
 8003900:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003902:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003904:	2301      	movs	r3, #1
 8003906:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003908:	697b      	ldr	r3, [r7, #20]
 800390a:	f383 8810 	msr	PRIMASK, r3
}
 800390e:	46c0      	nop			; (mov r8, r8)
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	681a      	ldr	r2, [r3, #0]
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	4923      	ldr	r1, [pc, #140]	; (80039a8 <UART_WaitOnFlagUntilTimeout+0x184>)
 800391c:	400a      	ands	r2, r1
 800391e:	601a      	str	r2, [r3, #0]
 8003920:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003922:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003924:	69bb      	ldr	r3, [r7, #24]
 8003926:	f383 8810 	msr	PRIMASK, r3
}
 800392a:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800392c:	f3ef 8310 	mrs	r3, PRIMASK
 8003930:	61fb      	str	r3, [r7, #28]
  return(result);
 8003932:	69fb      	ldr	r3, [r7, #28]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003934:	64bb      	str	r3, [r7, #72]	; 0x48
 8003936:	2301      	movs	r3, #1
 8003938:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800393a:	6a3b      	ldr	r3, [r7, #32]
 800393c:	f383 8810 	msr	PRIMASK, r3
}
 8003940:	46c0      	nop			; (mov r8, r8)
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	689a      	ldr	r2, [r3, #8]
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	2101      	movs	r1, #1
 800394e:	438a      	bics	r2, r1
 8003950:	609a      	str	r2, [r3, #8]
 8003952:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003954:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003956:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003958:	f383 8810 	msr	PRIMASK, r3
}
 800395c:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	2220      	movs	r2, #32
 8003962:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	2220      	movs	r2, #32
 8003968:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	2280      	movs	r2, #128	; 0x80
 800396e:	2120      	movs	r1, #32
 8003970:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	2274      	movs	r2, #116	; 0x74
 8003976:	2100      	movs	r1, #0
 8003978:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800397a:	2303      	movs	r3, #3
 800397c:	e010      	b.n	80039a0 <UART_WaitOnFlagUntilTimeout+0x17c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	69db      	ldr	r3, [r3, #28]
 8003984:	68ba      	ldr	r2, [r7, #8]
 8003986:	4013      	ands	r3, r2
 8003988:	68ba      	ldr	r2, [r7, #8]
 800398a:	1ad3      	subs	r3, r2, r3
 800398c:	425a      	negs	r2, r3
 800398e:	4153      	adcs	r3, r2
 8003990:	b2db      	uxtb	r3, r3
 8003992:	001a      	movs	r2, r3
 8003994:	1dfb      	adds	r3, r7, #7
 8003996:	781b      	ldrb	r3, [r3, #0]
 8003998:	429a      	cmp	r2, r3
 800399a:	d100      	bne.n	800399e <UART_WaitOnFlagUntilTimeout+0x17a>
 800399c:	e74b      	b.n	8003836 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800399e:	2300      	movs	r3, #0
}
 80039a0:	0018      	movs	r0, r3
 80039a2:	46bd      	mov	sp, r7
 80039a4:	b014      	add	sp, #80	; 0x50
 80039a6:	bd80      	pop	{r7, pc}
 80039a8:	fffffe5f 	.word	0xfffffe5f

080039ac <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80039ac:	b580      	push	{r7, lr}
 80039ae:	b08e      	sub	sp, #56	; 0x38
 80039b0:	af00      	add	r7, sp, #0
 80039b2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80039b4:	f3ef 8310 	mrs	r3, PRIMASK
 80039b8:	617b      	str	r3, [r7, #20]
  return(result);
 80039ba:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80039bc:	637b      	str	r3, [r7, #52]	; 0x34
 80039be:	2301      	movs	r3, #1
 80039c0:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80039c2:	69bb      	ldr	r3, [r7, #24]
 80039c4:	f383 8810 	msr	PRIMASK, r3
}
 80039c8:	46c0      	nop			; (mov r8, r8)
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	681a      	ldr	r2, [r3, #0]
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	4925      	ldr	r1, [pc, #148]	; (8003a6c <UART_EndRxTransfer+0xc0>)
 80039d6:	400a      	ands	r2, r1
 80039d8:	601a      	str	r2, [r3, #0]
 80039da:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80039dc:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80039de:	69fb      	ldr	r3, [r7, #28]
 80039e0:	f383 8810 	msr	PRIMASK, r3
}
 80039e4:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80039e6:	f3ef 8310 	mrs	r3, PRIMASK
 80039ea:	623b      	str	r3, [r7, #32]
  return(result);
 80039ec:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80039ee:	633b      	str	r3, [r7, #48]	; 0x30
 80039f0:	2301      	movs	r3, #1
 80039f2:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80039f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039f6:	f383 8810 	msr	PRIMASK, r3
}
 80039fa:	46c0      	nop			; (mov r8, r8)
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	689a      	ldr	r2, [r3, #8]
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	2101      	movs	r1, #1
 8003a08:	438a      	bics	r2, r1
 8003a0a:	609a      	str	r2, [r3, #8]
 8003a0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a0e:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a12:	f383 8810 	msr	PRIMASK, r3
}
 8003a16:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003a1c:	2b01      	cmp	r3, #1
 8003a1e:	d118      	bne.n	8003a52 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003a20:	f3ef 8310 	mrs	r3, PRIMASK
 8003a24:	60bb      	str	r3, [r7, #8]
  return(result);
 8003a26:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003a28:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003a2a:	2301      	movs	r3, #1
 8003a2c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	f383 8810 	msr	PRIMASK, r3
}
 8003a34:	46c0      	nop			; (mov r8, r8)
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	681a      	ldr	r2, [r3, #0]
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	2110      	movs	r1, #16
 8003a42:	438a      	bics	r2, r1
 8003a44:	601a      	str	r2, [r3, #0]
 8003a46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a48:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a4a:	693b      	ldr	r3, [r7, #16]
 8003a4c:	f383 8810 	msr	PRIMASK, r3
}
 8003a50:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	2220      	movs	r2, #32
 8003a56:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	2200      	movs	r2, #0
 8003a5c:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	2200      	movs	r2, #0
 8003a62:	665a      	str	r2, [r3, #100]	; 0x64
}
 8003a64:	46c0      	nop			; (mov r8, r8)
 8003a66:	46bd      	mov	sp, r7
 8003a68:	b00e      	add	sp, #56	; 0x38
 8003a6a:	bd80      	pop	{r7, pc}
 8003a6c:	fffffedf 	.word	0xfffffedf

08003a70 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003a70:	b580      	push	{r7, lr}
 8003a72:	b084      	sub	sp, #16
 8003a74:	af00      	add	r7, sp, #0
 8003a76:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a7c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	225a      	movs	r2, #90	; 0x5a
 8003a82:	2100      	movs	r1, #0
 8003a84:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	2252      	movs	r2, #82	; 0x52
 8003a8a:	2100      	movs	r1, #0
 8003a8c:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	0018      	movs	r0, r3
 8003a92:	f7fd f88b 	bl	8000bac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003a96:	46c0      	nop			; (mov r8, r8)
 8003a98:	46bd      	mov	sp, r7
 8003a9a:	b004      	add	sp, #16
 8003a9c:	bd80      	pop	{r7, pc}

08003a9e <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003a9e:	b580      	push	{r7, lr}
 8003aa0:	b086      	sub	sp, #24
 8003aa2:	af00      	add	r7, sp, #0
 8003aa4:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003aa6:	f3ef 8310 	mrs	r3, PRIMASK
 8003aaa:	60bb      	str	r3, [r7, #8]
  return(result);
 8003aac:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003aae:	617b      	str	r3, [r7, #20]
 8003ab0:	2301      	movs	r3, #1
 8003ab2:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	f383 8810 	msr	PRIMASK, r3
}
 8003aba:	46c0      	nop			; (mov r8, r8)
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	681a      	ldr	r2, [r3, #0]
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	2140      	movs	r1, #64	; 0x40
 8003ac8:	438a      	bics	r2, r1
 8003aca:	601a      	str	r2, [r3, #0]
 8003acc:	697b      	ldr	r3, [r7, #20]
 8003ace:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003ad0:	693b      	ldr	r3, [r7, #16]
 8003ad2:	f383 8810 	msr	PRIMASK, r3
}
 8003ad6:	46c0      	nop			; (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	2220      	movs	r2, #32
 8003adc:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	2200      	movs	r2, #0
 8003ae2:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	0018      	movs	r0, r3
 8003ae8:	f7ff fb08 	bl	80030fc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003aec:	46c0      	nop			; (mov r8, r8)
 8003aee:	46bd      	mov	sp, r7
 8003af0:	b006      	add	sp, #24
 8003af2:	bd80      	pop	{r7, pc}

08003af4 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8003af4:	b580      	push	{r7, lr}
 8003af6:	b082      	sub	sp, #8
 8003af8:	af00      	add	r7, sp, #0
 8003afa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8003afc:	46c0      	nop			; (mov r8, r8)
 8003afe:	46bd      	mov	sp, r7
 8003b00:	b002      	add	sp, #8
 8003b02:	bd80      	pop	{r7, pc}

08003b04 <__errno>:
 8003b04:	4b01      	ldr	r3, [pc, #4]	; (8003b0c <__errno+0x8>)
 8003b06:	6818      	ldr	r0, [r3, #0]
 8003b08:	4770      	bx	lr
 8003b0a:	46c0      	nop			; (mov r8, r8)
 8003b0c:	20000094 	.word	0x20000094

08003b10 <__libc_init_array>:
 8003b10:	b570      	push	{r4, r5, r6, lr}
 8003b12:	2600      	movs	r6, #0
 8003b14:	4d0c      	ldr	r5, [pc, #48]	; (8003b48 <__libc_init_array+0x38>)
 8003b16:	4c0d      	ldr	r4, [pc, #52]	; (8003b4c <__libc_init_array+0x3c>)
 8003b18:	1b64      	subs	r4, r4, r5
 8003b1a:	10a4      	asrs	r4, r4, #2
 8003b1c:	42a6      	cmp	r6, r4
 8003b1e:	d109      	bne.n	8003b34 <__libc_init_array+0x24>
 8003b20:	2600      	movs	r6, #0
 8003b22:	f000 fca9 	bl	8004478 <_init>
 8003b26:	4d0a      	ldr	r5, [pc, #40]	; (8003b50 <__libc_init_array+0x40>)
 8003b28:	4c0a      	ldr	r4, [pc, #40]	; (8003b54 <__libc_init_array+0x44>)
 8003b2a:	1b64      	subs	r4, r4, r5
 8003b2c:	10a4      	asrs	r4, r4, #2
 8003b2e:	42a6      	cmp	r6, r4
 8003b30:	d105      	bne.n	8003b3e <__libc_init_array+0x2e>
 8003b32:	bd70      	pop	{r4, r5, r6, pc}
 8003b34:	00b3      	lsls	r3, r6, #2
 8003b36:	58eb      	ldr	r3, [r5, r3]
 8003b38:	4798      	blx	r3
 8003b3a:	3601      	adds	r6, #1
 8003b3c:	e7ee      	b.n	8003b1c <__libc_init_array+0xc>
 8003b3e:	00b3      	lsls	r3, r6, #2
 8003b40:	58eb      	ldr	r3, [r5, r3]
 8003b42:	4798      	blx	r3
 8003b44:	3601      	adds	r6, #1
 8003b46:	e7f2      	b.n	8003b2e <__libc_init_array+0x1e>
 8003b48:	08004558 	.word	0x08004558
 8003b4c:	08004558 	.word	0x08004558
 8003b50:	08004558 	.word	0x08004558
 8003b54:	0800455c 	.word	0x0800455c

08003b58 <malloc>:
 8003b58:	b510      	push	{r4, lr}
 8003b5a:	4b03      	ldr	r3, [pc, #12]	; (8003b68 <malloc+0x10>)
 8003b5c:	0001      	movs	r1, r0
 8003b5e:	6818      	ldr	r0, [r3, #0]
 8003b60:	f000 f882 	bl	8003c68 <_malloc_r>
 8003b64:	bd10      	pop	{r4, pc}
 8003b66:	46c0      	nop			; (mov r8, r8)
 8003b68:	20000094 	.word	0x20000094

08003b6c <memcpy>:
 8003b6c:	2300      	movs	r3, #0
 8003b6e:	b510      	push	{r4, lr}
 8003b70:	429a      	cmp	r2, r3
 8003b72:	d100      	bne.n	8003b76 <memcpy+0xa>
 8003b74:	bd10      	pop	{r4, pc}
 8003b76:	5ccc      	ldrb	r4, [r1, r3]
 8003b78:	54c4      	strb	r4, [r0, r3]
 8003b7a:	3301      	adds	r3, #1
 8003b7c:	e7f8      	b.n	8003b70 <memcpy+0x4>

08003b7e <memset>:
 8003b7e:	0003      	movs	r3, r0
 8003b80:	1882      	adds	r2, r0, r2
 8003b82:	4293      	cmp	r3, r2
 8003b84:	d100      	bne.n	8003b88 <memset+0xa>
 8003b86:	4770      	bx	lr
 8003b88:	7019      	strb	r1, [r3, #0]
 8003b8a:	3301      	adds	r3, #1
 8003b8c:	e7f9      	b.n	8003b82 <memset+0x4>
	...

08003b90 <_free_r>:
 8003b90:	b570      	push	{r4, r5, r6, lr}
 8003b92:	0005      	movs	r5, r0
 8003b94:	2900      	cmp	r1, #0
 8003b96:	d010      	beq.n	8003bba <_free_r+0x2a>
 8003b98:	1f0c      	subs	r4, r1, #4
 8003b9a:	6823      	ldr	r3, [r4, #0]
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	da00      	bge.n	8003ba2 <_free_r+0x12>
 8003ba0:	18e4      	adds	r4, r4, r3
 8003ba2:	0028      	movs	r0, r5
 8003ba4:	f000 f91c 	bl	8003de0 <__malloc_lock>
 8003ba8:	4a1d      	ldr	r2, [pc, #116]	; (8003c20 <_free_r+0x90>)
 8003baa:	6813      	ldr	r3, [r2, #0]
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d105      	bne.n	8003bbc <_free_r+0x2c>
 8003bb0:	6063      	str	r3, [r4, #4]
 8003bb2:	6014      	str	r4, [r2, #0]
 8003bb4:	0028      	movs	r0, r5
 8003bb6:	f000 f91b 	bl	8003df0 <__malloc_unlock>
 8003bba:	bd70      	pop	{r4, r5, r6, pc}
 8003bbc:	42a3      	cmp	r3, r4
 8003bbe:	d908      	bls.n	8003bd2 <_free_r+0x42>
 8003bc0:	6821      	ldr	r1, [r4, #0]
 8003bc2:	1860      	adds	r0, r4, r1
 8003bc4:	4283      	cmp	r3, r0
 8003bc6:	d1f3      	bne.n	8003bb0 <_free_r+0x20>
 8003bc8:	6818      	ldr	r0, [r3, #0]
 8003bca:	685b      	ldr	r3, [r3, #4]
 8003bcc:	1841      	adds	r1, r0, r1
 8003bce:	6021      	str	r1, [r4, #0]
 8003bd0:	e7ee      	b.n	8003bb0 <_free_r+0x20>
 8003bd2:	001a      	movs	r2, r3
 8003bd4:	685b      	ldr	r3, [r3, #4]
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d001      	beq.n	8003bde <_free_r+0x4e>
 8003bda:	42a3      	cmp	r3, r4
 8003bdc:	d9f9      	bls.n	8003bd2 <_free_r+0x42>
 8003bde:	6811      	ldr	r1, [r2, #0]
 8003be0:	1850      	adds	r0, r2, r1
 8003be2:	42a0      	cmp	r0, r4
 8003be4:	d10b      	bne.n	8003bfe <_free_r+0x6e>
 8003be6:	6820      	ldr	r0, [r4, #0]
 8003be8:	1809      	adds	r1, r1, r0
 8003bea:	1850      	adds	r0, r2, r1
 8003bec:	6011      	str	r1, [r2, #0]
 8003bee:	4283      	cmp	r3, r0
 8003bf0:	d1e0      	bne.n	8003bb4 <_free_r+0x24>
 8003bf2:	6818      	ldr	r0, [r3, #0]
 8003bf4:	685b      	ldr	r3, [r3, #4]
 8003bf6:	1841      	adds	r1, r0, r1
 8003bf8:	6011      	str	r1, [r2, #0]
 8003bfa:	6053      	str	r3, [r2, #4]
 8003bfc:	e7da      	b.n	8003bb4 <_free_r+0x24>
 8003bfe:	42a0      	cmp	r0, r4
 8003c00:	d902      	bls.n	8003c08 <_free_r+0x78>
 8003c02:	230c      	movs	r3, #12
 8003c04:	602b      	str	r3, [r5, #0]
 8003c06:	e7d5      	b.n	8003bb4 <_free_r+0x24>
 8003c08:	6821      	ldr	r1, [r4, #0]
 8003c0a:	1860      	adds	r0, r4, r1
 8003c0c:	4283      	cmp	r3, r0
 8003c0e:	d103      	bne.n	8003c18 <_free_r+0x88>
 8003c10:	6818      	ldr	r0, [r3, #0]
 8003c12:	685b      	ldr	r3, [r3, #4]
 8003c14:	1841      	adds	r1, r0, r1
 8003c16:	6021      	str	r1, [r4, #0]
 8003c18:	6063      	str	r3, [r4, #4]
 8003c1a:	6054      	str	r4, [r2, #4]
 8003c1c:	e7ca      	b.n	8003bb4 <_free_r+0x24>
 8003c1e:	46c0      	nop			; (mov r8, r8)
 8003c20:	20000118 	.word	0x20000118

08003c24 <sbrk_aligned>:
 8003c24:	b570      	push	{r4, r5, r6, lr}
 8003c26:	4e0f      	ldr	r6, [pc, #60]	; (8003c64 <sbrk_aligned+0x40>)
 8003c28:	000d      	movs	r5, r1
 8003c2a:	6831      	ldr	r1, [r6, #0]
 8003c2c:	0004      	movs	r4, r0
 8003c2e:	2900      	cmp	r1, #0
 8003c30:	d102      	bne.n	8003c38 <sbrk_aligned+0x14>
 8003c32:	f000 f88f 	bl	8003d54 <_sbrk_r>
 8003c36:	6030      	str	r0, [r6, #0]
 8003c38:	0029      	movs	r1, r5
 8003c3a:	0020      	movs	r0, r4
 8003c3c:	f000 f88a 	bl	8003d54 <_sbrk_r>
 8003c40:	1c43      	adds	r3, r0, #1
 8003c42:	d00a      	beq.n	8003c5a <sbrk_aligned+0x36>
 8003c44:	2303      	movs	r3, #3
 8003c46:	1cc5      	adds	r5, r0, #3
 8003c48:	439d      	bics	r5, r3
 8003c4a:	42a8      	cmp	r0, r5
 8003c4c:	d007      	beq.n	8003c5e <sbrk_aligned+0x3a>
 8003c4e:	1a29      	subs	r1, r5, r0
 8003c50:	0020      	movs	r0, r4
 8003c52:	f000 f87f 	bl	8003d54 <_sbrk_r>
 8003c56:	1c43      	adds	r3, r0, #1
 8003c58:	d101      	bne.n	8003c5e <sbrk_aligned+0x3a>
 8003c5a:	2501      	movs	r5, #1
 8003c5c:	426d      	negs	r5, r5
 8003c5e:	0028      	movs	r0, r5
 8003c60:	bd70      	pop	{r4, r5, r6, pc}
 8003c62:	46c0      	nop			; (mov r8, r8)
 8003c64:	2000011c 	.word	0x2000011c

08003c68 <_malloc_r>:
 8003c68:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003c6a:	2203      	movs	r2, #3
 8003c6c:	1ccb      	adds	r3, r1, #3
 8003c6e:	4393      	bics	r3, r2
 8003c70:	3308      	adds	r3, #8
 8003c72:	0006      	movs	r6, r0
 8003c74:	001f      	movs	r7, r3
 8003c76:	2b0c      	cmp	r3, #12
 8003c78:	d232      	bcs.n	8003ce0 <_malloc_r+0x78>
 8003c7a:	270c      	movs	r7, #12
 8003c7c:	42b9      	cmp	r1, r7
 8003c7e:	d831      	bhi.n	8003ce4 <_malloc_r+0x7c>
 8003c80:	0030      	movs	r0, r6
 8003c82:	f000 f8ad 	bl	8003de0 <__malloc_lock>
 8003c86:	4d32      	ldr	r5, [pc, #200]	; (8003d50 <_malloc_r+0xe8>)
 8003c88:	682b      	ldr	r3, [r5, #0]
 8003c8a:	001c      	movs	r4, r3
 8003c8c:	2c00      	cmp	r4, #0
 8003c8e:	d12e      	bne.n	8003cee <_malloc_r+0x86>
 8003c90:	0039      	movs	r1, r7
 8003c92:	0030      	movs	r0, r6
 8003c94:	f7ff ffc6 	bl	8003c24 <sbrk_aligned>
 8003c98:	0004      	movs	r4, r0
 8003c9a:	1c43      	adds	r3, r0, #1
 8003c9c:	d11e      	bne.n	8003cdc <_malloc_r+0x74>
 8003c9e:	682c      	ldr	r4, [r5, #0]
 8003ca0:	0025      	movs	r5, r4
 8003ca2:	2d00      	cmp	r5, #0
 8003ca4:	d14a      	bne.n	8003d3c <_malloc_r+0xd4>
 8003ca6:	6823      	ldr	r3, [r4, #0]
 8003ca8:	0029      	movs	r1, r5
 8003caa:	18e3      	adds	r3, r4, r3
 8003cac:	0030      	movs	r0, r6
 8003cae:	9301      	str	r3, [sp, #4]
 8003cb0:	f000 f850 	bl	8003d54 <_sbrk_r>
 8003cb4:	9b01      	ldr	r3, [sp, #4]
 8003cb6:	4283      	cmp	r3, r0
 8003cb8:	d143      	bne.n	8003d42 <_malloc_r+0xda>
 8003cba:	6823      	ldr	r3, [r4, #0]
 8003cbc:	3703      	adds	r7, #3
 8003cbe:	1aff      	subs	r7, r7, r3
 8003cc0:	2303      	movs	r3, #3
 8003cc2:	439f      	bics	r7, r3
 8003cc4:	3708      	adds	r7, #8
 8003cc6:	2f0c      	cmp	r7, #12
 8003cc8:	d200      	bcs.n	8003ccc <_malloc_r+0x64>
 8003cca:	270c      	movs	r7, #12
 8003ccc:	0039      	movs	r1, r7
 8003cce:	0030      	movs	r0, r6
 8003cd0:	f7ff ffa8 	bl	8003c24 <sbrk_aligned>
 8003cd4:	1c43      	adds	r3, r0, #1
 8003cd6:	d034      	beq.n	8003d42 <_malloc_r+0xda>
 8003cd8:	6823      	ldr	r3, [r4, #0]
 8003cda:	19df      	adds	r7, r3, r7
 8003cdc:	6027      	str	r7, [r4, #0]
 8003cde:	e013      	b.n	8003d08 <_malloc_r+0xa0>
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	dacb      	bge.n	8003c7c <_malloc_r+0x14>
 8003ce4:	230c      	movs	r3, #12
 8003ce6:	2500      	movs	r5, #0
 8003ce8:	6033      	str	r3, [r6, #0]
 8003cea:	0028      	movs	r0, r5
 8003cec:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003cee:	6822      	ldr	r2, [r4, #0]
 8003cf0:	1bd1      	subs	r1, r2, r7
 8003cf2:	d420      	bmi.n	8003d36 <_malloc_r+0xce>
 8003cf4:	290b      	cmp	r1, #11
 8003cf6:	d917      	bls.n	8003d28 <_malloc_r+0xc0>
 8003cf8:	19e2      	adds	r2, r4, r7
 8003cfa:	6027      	str	r7, [r4, #0]
 8003cfc:	42a3      	cmp	r3, r4
 8003cfe:	d111      	bne.n	8003d24 <_malloc_r+0xbc>
 8003d00:	602a      	str	r2, [r5, #0]
 8003d02:	6863      	ldr	r3, [r4, #4]
 8003d04:	6011      	str	r1, [r2, #0]
 8003d06:	6053      	str	r3, [r2, #4]
 8003d08:	0030      	movs	r0, r6
 8003d0a:	0025      	movs	r5, r4
 8003d0c:	f000 f870 	bl	8003df0 <__malloc_unlock>
 8003d10:	2207      	movs	r2, #7
 8003d12:	350b      	adds	r5, #11
 8003d14:	1d23      	adds	r3, r4, #4
 8003d16:	4395      	bics	r5, r2
 8003d18:	1aea      	subs	r2, r5, r3
 8003d1a:	429d      	cmp	r5, r3
 8003d1c:	d0e5      	beq.n	8003cea <_malloc_r+0x82>
 8003d1e:	1b5b      	subs	r3, r3, r5
 8003d20:	50a3      	str	r3, [r4, r2]
 8003d22:	e7e2      	b.n	8003cea <_malloc_r+0x82>
 8003d24:	605a      	str	r2, [r3, #4]
 8003d26:	e7ec      	b.n	8003d02 <_malloc_r+0x9a>
 8003d28:	6862      	ldr	r2, [r4, #4]
 8003d2a:	42a3      	cmp	r3, r4
 8003d2c:	d101      	bne.n	8003d32 <_malloc_r+0xca>
 8003d2e:	602a      	str	r2, [r5, #0]
 8003d30:	e7ea      	b.n	8003d08 <_malloc_r+0xa0>
 8003d32:	605a      	str	r2, [r3, #4]
 8003d34:	e7e8      	b.n	8003d08 <_malloc_r+0xa0>
 8003d36:	0023      	movs	r3, r4
 8003d38:	6864      	ldr	r4, [r4, #4]
 8003d3a:	e7a7      	b.n	8003c8c <_malloc_r+0x24>
 8003d3c:	002c      	movs	r4, r5
 8003d3e:	686d      	ldr	r5, [r5, #4]
 8003d40:	e7af      	b.n	8003ca2 <_malloc_r+0x3a>
 8003d42:	230c      	movs	r3, #12
 8003d44:	0030      	movs	r0, r6
 8003d46:	6033      	str	r3, [r6, #0]
 8003d48:	f000 f852 	bl	8003df0 <__malloc_unlock>
 8003d4c:	e7cd      	b.n	8003cea <_malloc_r+0x82>
 8003d4e:	46c0      	nop			; (mov r8, r8)
 8003d50:	20000118 	.word	0x20000118

08003d54 <_sbrk_r>:
 8003d54:	2300      	movs	r3, #0
 8003d56:	b570      	push	{r4, r5, r6, lr}
 8003d58:	4d06      	ldr	r5, [pc, #24]	; (8003d74 <_sbrk_r+0x20>)
 8003d5a:	0004      	movs	r4, r0
 8003d5c:	0008      	movs	r0, r1
 8003d5e:	602b      	str	r3, [r5, #0]
 8003d60:	f7fd fa50 	bl	8001204 <_sbrk>
 8003d64:	1c43      	adds	r3, r0, #1
 8003d66:	d103      	bne.n	8003d70 <_sbrk_r+0x1c>
 8003d68:	682b      	ldr	r3, [r5, #0]
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d000      	beq.n	8003d70 <_sbrk_r+0x1c>
 8003d6e:	6023      	str	r3, [r4, #0]
 8003d70:	bd70      	pop	{r4, r5, r6, pc}
 8003d72:	46c0      	nop			; (mov r8, r8)
 8003d74:	20000120 	.word	0x20000120

08003d78 <siprintf>:
 8003d78:	b40e      	push	{r1, r2, r3}
 8003d7a:	b500      	push	{lr}
 8003d7c:	490b      	ldr	r1, [pc, #44]	; (8003dac <siprintf+0x34>)
 8003d7e:	b09c      	sub	sp, #112	; 0x70
 8003d80:	ab1d      	add	r3, sp, #116	; 0x74
 8003d82:	9002      	str	r0, [sp, #8]
 8003d84:	9006      	str	r0, [sp, #24]
 8003d86:	9107      	str	r1, [sp, #28]
 8003d88:	9104      	str	r1, [sp, #16]
 8003d8a:	4809      	ldr	r0, [pc, #36]	; (8003db0 <siprintf+0x38>)
 8003d8c:	4909      	ldr	r1, [pc, #36]	; (8003db4 <siprintf+0x3c>)
 8003d8e:	cb04      	ldmia	r3!, {r2}
 8003d90:	9105      	str	r1, [sp, #20]
 8003d92:	6800      	ldr	r0, [r0, #0]
 8003d94:	a902      	add	r1, sp, #8
 8003d96:	9301      	str	r3, [sp, #4]
 8003d98:	f000 f894 	bl	8003ec4 <_svfiprintf_r>
 8003d9c:	2300      	movs	r3, #0
 8003d9e:	9a02      	ldr	r2, [sp, #8]
 8003da0:	7013      	strb	r3, [r2, #0]
 8003da2:	b01c      	add	sp, #112	; 0x70
 8003da4:	bc08      	pop	{r3}
 8003da6:	b003      	add	sp, #12
 8003da8:	4718      	bx	r3
 8003daa:	46c0      	nop			; (mov r8, r8)
 8003dac:	7fffffff 	.word	0x7fffffff
 8003db0:	20000094 	.word	0x20000094
 8003db4:	ffff0208 	.word	0xffff0208

08003db8 <strncpy>:
 8003db8:	0003      	movs	r3, r0
 8003dba:	b530      	push	{r4, r5, lr}
 8003dbc:	001d      	movs	r5, r3
 8003dbe:	2a00      	cmp	r2, #0
 8003dc0:	d006      	beq.n	8003dd0 <strncpy+0x18>
 8003dc2:	780c      	ldrb	r4, [r1, #0]
 8003dc4:	3a01      	subs	r2, #1
 8003dc6:	3301      	adds	r3, #1
 8003dc8:	702c      	strb	r4, [r5, #0]
 8003dca:	3101      	adds	r1, #1
 8003dcc:	2c00      	cmp	r4, #0
 8003dce:	d1f5      	bne.n	8003dbc <strncpy+0x4>
 8003dd0:	2100      	movs	r1, #0
 8003dd2:	189a      	adds	r2, r3, r2
 8003dd4:	4293      	cmp	r3, r2
 8003dd6:	d100      	bne.n	8003dda <strncpy+0x22>
 8003dd8:	bd30      	pop	{r4, r5, pc}
 8003dda:	7019      	strb	r1, [r3, #0]
 8003ddc:	3301      	adds	r3, #1
 8003dde:	e7f9      	b.n	8003dd4 <strncpy+0x1c>

08003de0 <__malloc_lock>:
 8003de0:	b510      	push	{r4, lr}
 8003de2:	4802      	ldr	r0, [pc, #8]	; (8003dec <__malloc_lock+0xc>)
 8003de4:	f000 faf0 	bl	80043c8 <__retarget_lock_acquire_recursive>
 8003de8:	bd10      	pop	{r4, pc}
 8003dea:	46c0      	nop			; (mov r8, r8)
 8003dec:	20000124 	.word	0x20000124

08003df0 <__malloc_unlock>:
 8003df0:	b510      	push	{r4, lr}
 8003df2:	4802      	ldr	r0, [pc, #8]	; (8003dfc <__malloc_unlock+0xc>)
 8003df4:	f000 fae9 	bl	80043ca <__retarget_lock_release_recursive>
 8003df8:	bd10      	pop	{r4, pc}
 8003dfa:	46c0      	nop			; (mov r8, r8)
 8003dfc:	20000124 	.word	0x20000124

08003e00 <__ssputs_r>:
 8003e00:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003e02:	688e      	ldr	r6, [r1, #8]
 8003e04:	b085      	sub	sp, #20
 8003e06:	0007      	movs	r7, r0
 8003e08:	000c      	movs	r4, r1
 8003e0a:	9203      	str	r2, [sp, #12]
 8003e0c:	9301      	str	r3, [sp, #4]
 8003e0e:	429e      	cmp	r6, r3
 8003e10:	d83c      	bhi.n	8003e8c <__ssputs_r+0x8c>
 8003e12:	2390      	movs	r3, #144	; 0x90
 8003e14:	898a      	ldrh	r2, [r1, #12]
 8003e16:	00db      	lsls	r3, r3, #3
 8003e18:	421a      	tst	r2, r3
 8003e1a:	d034      	beq.n	8003e86 <__ssputs_r+0x86>
 8003e1c:	6909      	ldr	r1, [r1, #16]
 8003e1e:	6823      	ldr	r3, [r4, #0]
 8003e20:	6960      	ldr	r0, [r4, #20]
 8003e22:	1a5b      	subs	r3, r3, r1
 8003e24:	9302      	str	r3, [sp, #8]
 8003e26:	2303      	movs	r3, #3
 8003e28:	4343      	muls	r3, r0
 8003e2a:	0fdd      	lsrs	r5, r3, #31
 8003e2c:	18ed      	adds	r5, r5, r3
 8003e2e:	9b01      	ldr	r3, [sp, #4]
 8003e30:	9802      	ldr	r0, [sp, #8]
 8003e32:	3301      	adds	r3, #1
 8003e34:	181b      	adds	r3, r3, r0
 8003e36:	106d      	asrs	r5, r5, #1
 8003e38:	42ab      	cmp	r3, r5
 8003e3a:	d900      	bls.n	8003e3e <__ssputs_r+0x3e>
 8003e3c:	001d      	movs	r5, r3
 8003e3e:	0553      	lsls	r3, r2, #21
 8003e40:	d532      	bpl.n	8003ea8 <__ssputs_r+0xa8>
 8003e42:	0029      	movs	r1, r5
 8003e44:	0038      	movs	r0, r7
 8003e46:	f7ff ff0f 	bl	8003c68 <_malloc_r>
 8003e4a:	1e06      	subs	r6, r0, #0
 8003e4c:	d109      	bne.n	8003e62 <__ssputs_r+0x62>
 8003e4e:	230c      	movs	r3, #12
 8003e50:	603b      	str	r3, [r7, #0]
 8003e52:	2340      	movs	r3, #64	; 0x40
 8003e54:	2001      	movs	r0, #1
 8003e56:	89a2      	ldrh	r2, [r4, #12]
 8003e58:	4240      	negs	r0, r0
 8003e5a:	4313      	orrs	r3, r2
 8003e5c:	81a3      	strh	r3, [r4, #12]
 8003e5e:	b005      	add	sp, #20
 8003e60:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003e62:	9a02      	ldr	r2, [sp, #8]
 8003e64:	6921      	ldr	r1, [r4, #16]
 8003e66:	f7ff fe81 	bl	8003b6c <memcpy>
 8003e6a:	89a3      	ldrh	r3, [r4, #12]
 8003e6c:	4a14      	ldr	r2, [pc, #80]	; (8003ec0 <__ssputs_r+0xc0>)
 8003e6e:	401a      	ands	r2, r3
 8003e70:	2380      	movs	r3, #128	; 0x80
 8003e72:	4313      	orrs	r3, r2
 8003e74:	81a3      	strh	r3, [r4, #12]
 8003e76:	9b02      	ldr	r3, [sp, #8]
 8003e78:	6126      	str	r6, [r4, #16]
 8003e7a:	18f6      	adds	r6, r6, r3
 8003e7c:	6026      	str	r6, [r4, #0]
 8003e7e:	6165      	str	r5, [r4, #20]
 8003e80:	9e01      	ldr	r6, [sp, #4]
 8003e82:	1aed      	subs	r5, r5, r3
 8003e84:	60a5      	str	r5, [r4, #8]
 8003e86:	9b01      	ldr	r3, [sp, #4]
 8003e88:	429e      	cmp	r6, r3
 8003e8a:	d900      	bls.n	8003e8e <__ssputs_r+0x8e>
 8003e8c:	9e01      	ldr	r6, [sp, #4]
 8003e8e:	0032      	movs	r2, r6
 8003e90:	9903      	ldr	r1, [sp, #12]
 8003e92:	6820      	ldr	r0, [r4, #0]
 8003e94:	f000 faa5 	bl	80043e2 <memmove>
 8003e98:	68a3      	ldr	r3, [r4, #8]
 8003e9a:	2000      	movs	r0, #0
 8003e9c:	1b9b      	subs	r3, r3, r6
 8003e9e:	60a3      	str	r3, [r4, #8]
 8003ea0:	6823      	ldr	r3, [r4, #0]
 8003ea2:	199e      	adds	r6, r3, r6
 8003ea4:	6026      	str	r6, [r4, #0]
 8003ea6:	e7da      	b.n	8003e5e <__ssputs_r+0x5e>
 8003ea8:	002a      	movs	r2, r5
 8003eaa:	0038      	movs	r0, r7
 8003eac:	f000 faac 	bl	8004408 <_realloc_r>
 8003eb0:	1e06      	subs	r6, r0, #0
 8003eb2:	d1e0      	bne.n	8003e76 <__ssputs_r+0x76>
 8003eb4:	0038      	movs	r0, r7
 8003eb6:	6921      	ldr	r1, [r4, #16]
 8003eb8:	f7ff fe6a 	bl	8003b90 <_free_r>
 8003ebc:	e7c7      	b.n	8003e4e <__ssputs_r+0x4e>
 8003ebe:	46c0      	nop			; (mov r8, r8)
 8003ec0:	fffffb7f 	.word	0xfffffb7f

08003ec4 <_svfiprintf_r>:
 8003ec4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003ec6:	b0a1      	sub	sp, #132	; 0x84
 8003ec8:	9003      	str	r0, [sp, #12]
 8003eca:	001d      	movs	r5, r3
 8003ecc:	898b      	ldrh	r3, [r1, #12]
 8003ece:	000f      	movs	r7, r1
 8003ed0:	0016      	movs	r6, r2
 8003ed2:	061b      	lsls	r3, r3, #24
 8003ed4:	d511      	bpl.n	8003efa <_svfiprintf_r+0x36>
 8003ed6:	690b      	ldr	r3, [r1, #16]
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d10e      	bne.n	8003efa <_svfiprintf_r+0x36>
 8003edc:	2140      	movs	r1, #64	; 0x40
 8003ede:	f7ff fec3 	bl	8003c68 <_malloc_r>
 8003ee2:	6038      	str	r0, [r7, #0]
 8003ee4:	6138      	str	r0, [r7, #16]
 8003ee6:	2800      	cmp	r0, #0
 8003ee8:	d105      	bne.n	8003ef6 <_svfiprintf_r+0x32>
 8003eea:	230c      	movs	r3, #12
 8003eec:	9a03      	ldr	r2, [sp, #12]
 8003eee:	3801      	subs	r0, #1
 8003ef0:	6013      	str	r3, [r2, #0]
 8003ef2:	b021      	add	sp, #132	; 0x84
 8003ef4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003ef6:	2340      	movs	r3, #64	; 0x40
 8003ef8:	617b      	str	r3, [r7, #20]
 8003efa:	2300      	movs	r3, #0
 8003efc:	ac08      	add	r4, sp, #32
 8003efe:	6163      	str	r3, [r4, #20]
 8003f00:	3320      	adds	r3, #32
 8003f02:	7663      	strb	r3, [r4, #25]
 8003f04:	3310      	adds	r3, #16
 8003f06:	76a3      	strb	r3, [r4, #26]
 8003f08:	9507      	str	r5, [sp, #28]
 8003f0a:	0035      	movs	r5, r6
 8003f0c:	782b      	ldrb	r3, [r5, #0]
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d001      	beq.n	8003f16 <_svfiprintf_r+0x52>
 8003f12:	2b25      	cmp	r3, #37	; 0x25
 8003f14:	d147      	bne.n	8003fa6 <_svfiprintf_r+0xe2>
 8003f16:	1bab      	subs	r3, r5, r6
 8003f18:	9305      	str	r3, [sp, #20]
 8003f1a:	42b5      	cmp	r5, r6
 8003f1c:	d00c      	beq.n	8003f38 <_svfiprintf_r+0x74>
 8003f1e:	0032      	movs	r2, r6
 8003f20:	0039      	movs	r1, r7
 8003f22:	9803      	ldr	r0, [sp, #12]
 8003f24:	f7ff ff6c 	bl	8003e00 <__ssputs_r>
 8003f28:	1c43      	adds	r3, r0, #1
 8003f2a:	d100      	bne.n	8003f2e <_svfiprintf_r+0x6a>
 8003f2c:	e0ae      	b.n	800408c <_svfiprintf_r+0x1c8>
 8003f2e:	6962      	ldr	r2, [r4, #20]
 8003f30:	9b05      	ldr	r3, [sp, #20]
 8003f32:	4694      	mov	ip, r2
 8003f34:	4463      	add	r3, ip
 8003f36:	6163      	str	r3, [r4, #20]
 8003f38:	782b      	ldrb	r3, [r5, #0]
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d100      	bne.n	8003f40 <_svfiprintf_r+0x7c>
 8003f3e:	e0a5      	b.n	800408c <_svfiprintf_r+0x1c8>
 8003f40:	2201      	movs	r2, #1
 8003f42:	2300      	movs	r3, #0
 8003f44:	4252      	negs	r2, r2
 8003f46:	6062      	str	r2, [r4, #4]
 8003f48:	a904      	add	r1, sp, #16
 8003f4a:	3254      	adds	r2, #84	; 0x54
 8003f4c:	1852      	adds	r2, r2, r1
 8003f4e:	1c6e      	adds	r6, r5, #1
 8003f50:	6023      	str	r3, [r4, #0]
 8003f52:	60e3      	str	r3, [r4, #12]
 8003f54:	60a3      	str	r3, [r4, #8]
 8003f56:	7013      	strb	r3, [r2, #0]
 8003f58:	65a3      	str	r3, [r4, #88]	; 0x58
 8003f5a:	2205      	movs	r2, #5
 8003f5c:	7831      	ldrb	r1, [r6, #0]
 8003f5e:	4854      	ldr	r0, [pc, #336]	; (80040b0 <_svfiprintf_r+0x1ec>)
 8003f60:	f000 fa34 	bl	80043cc <memchr>
 8003f64:	1c75      	adds	r5, r6, #1
 8003f66:	2800      	cmp	r0, #0
 8003f68:	d11f      	bne.n	8003faa <_svfiprintf_r+0xe6>
 8003f6a:	6822      	ldr	r2, [r4, #0]
 8003f6c:	06d3      	lsls	r3, r2, #27
 8003f6e:	d504      	bpl.n	8003f7a <_svfiprintf_r+0xb6>
 8003f70:	2353      	movs	r3, #83	; 0x53
 8003f72:	a904      	add	r1, sp, #16
 8003f74:	185b      	adds	r3, r3, r1
 8003f76:	2120      	movs	r1, #32
 8003f78:	7019      	strb	r1, [r3, #0]
 8003f7a:	0713      	lsls	r3, r2, #28
 8003f7c:	d504      	bpl.n	8003f88 <_svfiprintf_r+0xc4>
 8003f7e:	2353      	movs	r3, #83	; 0x53
 8003f80:	a904      	add	r1, sp, #16
 8003f82:	185b      	adds	r3, r3, r1
 8003f84:	212b      	movs	r1, #43	; 0x2b
 8003f86:	7019      	strb	r1, [r3, #0]
 8003f88:	7833      	ldrb	r3, [r6, #0]
 8003f8a:	2b2a      	cmp	r3, #42	; 0x2a
 8003f8c:	d016      	beq.n	8003fbc <_svfiprintf_r+0xf8>
 8003f8e:	0035      	movs	r5, r6
 8003f90:	2100      	movs	r1, #0
 8003f92:	200a      	movs	r0, #10
 8003f94:	68e3      	ldr	r3, [r4, #12]
 8003f96:	782a      	ldrb	r2, [r5, #0]
 8003f98:	1c6e      	adds	r6, r5, #1
 8003f9a:	3a30      	subs	r2, #48	; 0x30
 8003f9c:	2a09      	cmp	r2, #9
 8003f9e:	d94e      	bls.n	800403e <_svfiprintf_r+0x17a>
 8003fa0:	2900      	cmp	r1, #0
 8003fa2:	d111      	bne.n	8003fc8 <_svfiprintf_r+0x104>
 8003fa4:	e017      	b.n	8003fd6 <_svfiprintf_r+0x112>
 8003fa6:	3501      	adds	r5, #1
 8003fa8:	e7b0      	b.n	8003f0c <_svfiprintf_r+0x48>
 8003faa:	4b41      	ldr	r3, [pc, #260]	; (80040b0 <_svfiprintf_r+0x1ec>)
 8003fac:	6822      	ldr	r2, [r4, #0]
 8003fae:	1ac0      	subs	r0, r0, r3
 8003fb0:	2301      	movs	r3, #1
 8003fb2:	4083      	lsls	r3, r0
 8003fb4:	4313      	orrs	r3, r2
 8003fb6:	002e      	movs	r6, r5
 8003fb8:	6023      	str	r3, [r4, #0]
 8003fba:	e7ce      	b.n	8003f5a <_svfiprintf_r+0x96>
 8003fbc:	9b07      	ldr	r3, [sp, #28]
 8003fbe:	1d19      	adds	r1, r3, #4
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	9107      	str	r1, [sp, #28]
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	db01      	blt.n	8003fcc <_svfiprintf_r+0x108>
 8003fc8:	930b      	str	r3, [sp, #44]	; 0x2c
 8003fca:	e004      	b.n	8003fd6 <_svfiprintf_r+0x112>
 8003fcc:	425b      	negs	r3, r3
 8003fce:	60e3      	str	r3, [r4, #12]
 8003fd0:	2302      	movs	r3, #2
 8003fd2:	4313      	orrs	r3, r2
 8003fd4:	6023      	str	r3, [r4, #0]
 8003fd6:	782b      	ldrb	r3, [r5, #0]
 8003fd8:	2b2e      	cmp	r3, #46	; 0x2e
 8003fda:	d10a      	bne.n	8003ff2 <_svfiprintf_r+0x12e>
 8003fdc:	786b      	ldrb	r3, [r5, #1]
 8003fde:	2b2a      	cmp	r3, #42	; 0x2a
 8003fe0:	d135      	bne.n	800404e <_svfiprintf_r+0x18a>
 8003fe2:	9b07      	ldr	r3, [sp, #28]
 8003fe4:	3502      	adds	r5, #2
 8003fe6:	1d1a      	adds	r2, r3, #4
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	9207      	str	r2, [sp, #28]
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	db2b      	blt.n	8004048 <_svfiprintf_r+0x184>
 8003ff0:	9309      	str	r3, [sp, #36]	; 0x24
 8003ff2:	4e30      	ldr	r6, [pc, #192]	; (80040b4 <_svfiprintf_r+0x1f0>)
 8003ff4:	2203      	movs	r2, #3
 8003ff6:	0030      	movs	r0, r6
 8003ff8:	7829      	ldrb	r1, [r5, #0]
 8003ffa:	f000 f9e7 	bl	80043cc <memchr>
 8003ffe:	2800      	cmp	r0, #0
 8004000:	d006      	beq.n	8004010 <_svfiprintf_r+0x14c>
 8004002:	2340      	movs	r3, #64	; 0x40
 8004004:	1b80      	subs	r0, r0, r6
 8004006:	4083      	lsls	r3, r0
 8004008:	6822      	ldr	r2, [r4, #0]
 800400a:	3501      	adds	r5, #1
 800400c:	4313      	orrs	r3, r2
 800400e:	6023      	str	r3, [r4, #0]
 8004010:	7829      	ldrb	r1, [r5, #0]
 8004012:	2206      	movs	r2, #6
 8004014:	4828      	ldr	r0, [pc, #160]	; (80040b8 <_svfiprintf_r+0x1f4>)
 8004016:	1c6e      	adds	r6, r5, #1
 8004018:	7621      	strb	r1, [r4, #24]
 800401a:	f000 f9d7 	bl	80043cc <memchr>
 800401e:	2800      	cmp	r0, #0
 8004020:	d03c      	beq.n	800409c <_svfiprintf_r+0x1d8>
 8004022:	4b26      	ldr	r3, [pc, #152]	; (80040bc <_svfiprintf_r+0x1f8>)
 8004024:	2b00      	cmp	r3, #0
 8004026:	d125      	bne.n	8004074 <_svfiprintf_r+0x1b0>
 8004028:	2207      	movs	r2, #7
 800402a:	9b07      	ldr	r3, [sp, #28]
 800402c:	3307      	adds	r3, #7
 800402e:	4393      	bics	r3, r2
 8004030:	3308      	adds	r3, #8
 8004032:	9307      	str	r3, [sp, #28]
 8004034:	6963      	ldr	r3, [r4, #20]
 8004036:	9a04      	ldr	r2, [sp, #16]
 8004038:	189b      	adds	r3, r3, r2
 800403a:	6163      	str	r3, [r4, #20]
 800403c:	e765      	b.n	8003f0a <_svfiprintf_r+0x46>
 800403e:	4343      	muls	r3, r0
 8004040:	0035      	movs	r5, r6
 8004042:	2101      	movs	r1, #1
 8004044:	189b      	adds	r3, r3, r2
 8004046:	e7a6      	b.n	8003f96 <_svfiprintf_r+0xd2>
 8004048:	2301      	movs	r3, #1
 800404a:	425b      	negs	r3, r3
 800404c:	e7d0      	b.n	8003ff0 <_svfiprintf_r+0x12c>
 800404e:	2300      	movs	r3, #0
 8004050:	200a      	movs	r0, #10
 8004052:	001a      	movs	r2, r3
 8004054:	3501      	adds	r5, #1
 8004056:	6063      	str	r3, [r4, #4]
 8004058:	7829      	ldrb	r1, [r5, #0]
 800405a:	1c6e      	adds	r6, r5, #1
 800405c:	3930      	subs	r1, #48	; 0x30
 800405e:	2909      	cmp	r1, #9
 8004060:	d903      	bls.n	800406a <_svfiprintf_r+0x1a6>
 8004062:	2b00      	cmp	r3, #0
 8004064:	d0c5      	beq.n	8003ff2 <_svfiprintf_r+0x12e>
 8004066:	9209      	str	r2, [sp, #36]	; 0x24
 8004068:	e7c3      	b.n	8003ff2 <_svfiprintf_r+0x12e>
 800406a:	4342      	muls	r2, r0
 800406c:	0035      	movs	r5, r6
 800406e:	2301      	movs	r3, #1
 8004070:	1852      	adds	r2, r2, r1
 8004072:	e7f1      	b.n	8004058 <_svfiprintf_r+0x194>
 8004074:	ab07      	add	r3, sp, #28
 8004076:	9300      	str	r3, [sp, #0]
 8004078:	003a      	movs	r2, r7
 800407a:	0021      	movs	r1, r4
 800407c:	4b10      	ldr	r3, [pc, #64]	; (80040c0 <_svfiprintf_r+0x1fc>)
 800407e:	9803      	ldr	r0, [sp, #12]
 8004080:	e000      	b.n	8004084 <_svfiprintf_r+0x1c0>
 8004082:	bf00      	nop
 8004084:	9004      	str	r0, [sp, #16]
 8004086:	9b04      	ldr	r3, [sp, #16]
 8004088:	3301      	adds	r3, #1
 800408a:	d1d3      	bne.n	8004034 <_svfiprintf_r+0x170>
 800408c:	89bb      	ldrh	r3, [r7, #12]
 800408e:	980d      	ldr	r0, [sp, #52]	; 0x34
 8004090:	065b      	lsls	r3, r3, #25
 8004092:	d400      	bmi.n	8004096 <_svfiprintf_r+0x1d2>
 8004094:	e72d      	b.n	8003ef2 <_svfiprintf_r+0x2e>
 8004096:	2001      	movs	r0, #1
 8004098:	4240      	negs	r0, r0
 800409a:	e72a      	b.n	8003ef2 <_svfiprintf_r+0x2e>
 800409c:	ab07      	add	r3, sp, #28
 800409e:	9300      	str	r3, [sp, #0]
 80040a0:	003a      	movs	r2, r7
 80040a2:	0021      	movs	r1, r4
 80040a4:	4b06      	ldr	r3, [pc, #24]	; (80040c0 <_svfiprintf_r+0x1fc>)
 80040a6:	9803      	ldr	r0, [sp, #12]
 80040a8:	f000 f87c 	bl	80041a4 <_printf_i>
 80040ac:	e7ea      	b.n	8004084 <_svfiprintf_r+0x1c0>
 80040ae:	46c0      	nop			; (mov r8, r8)
 80040b0:	0800451c 	.word	0x0800451c
 80040b4:	08004522 	.word	0x08004522
 80040b8:	08004526 	.word	0x08004526
 80040bc:	00000000 	.word	0x00000000
 80040c0:	08003e01 	.word	0x08003e01

080040c4 <_printf_common>:
 80040c4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80040c6:	0015      	movs	r5, r2
 80040c8:	9301      	str	r3, [sp, #4]
 80040ca:	688a      	ldr	r2, [r1, #8]
 80040cc:	690b      	ldr	r3, [r1, #16]
 80040ce:	000c      	movs	r4, r1
 80040d0:	9000      	str	r0, [sp, #0]
 80040d2:	4293      	cmp	r3, r2
 80040d4:	da00      	bge.n	80040d8 <_printf_common+0x14>
 80040d6:	0013      	movs	r3, r2
 80040d8:	0022      	movs	r2, r4
 80040da:	602b      	str	r3, [r5, #0]
 80040dc:	3243      	adds	r2, #67	; 0x43
 80040de:	7812      	ldrb	r2, [r2, #0]
 80040e0:	2a00      	cmp	r2, #0
 80040e2:	d001      	beq.n	80040e8 <_printf_common+0x24>
 80040e4:	3301      	adds	r3, #1
 80040e6:	602b      	str	r3, [r5, #0]
 80040e8:	6823      	ldr	r3, [r4, #0]
 80040ea:	069b      	lsls	r3, r3, #26
 80040ec:	d502      	bpl.n	80040f4 <_printf_common+0x30>
 80040ee:	682b      	ldr	r3, [r5, #0]
 80040f0:	3302      	adds	r3, #2
 80040f2:	602b      	str	r3, [r5, #0]
 80040f4:	6822      	ldr	r2, [r4, #0]
 80040f6:	2306      	movs	r3, #6
 80040f8:	0017      	movs	r7, r2
 80040fa:	401f      	ands	r7, r3
 80040fc:	421a      	tst	r2, r3
 80040fe:	d027      	beq.n	8004150 <_printf_common+0x8c>
 8004100:	0023      	movs	r3, r4
 8004102:	3343      	adds	r3, #67	; 0x43
 8004104:	781b      	ldrb	r3, [r3, #0]
 8004106:	1e5a      	subs	r2, r3, #1
 8004108:	4193      	sbcs	r3, r2
 800410a:	6822      	ldr	r2, [r4, #0]
 800410c:	0692      	lsls	r2, r2, #26
 800410e:	d430      	bmi.n	8004172 <_printf_common+0xae>
 8004110:	0022      	movs	r2, r4
 8004112:	9901      	ldr	r1, [sp, #4]
 8004114:	9800      	ldr	r0, [sp, #0]
 8004116:	9e08      	ldr	r6, [sp, #32]
 8004118:	3243      	adds	r2, #67	; 0x43
 800411a:	47b0      	blx	r6
 800411c:	1c43      	adds	r3, r0, #1
 800411e:	d025      	beq.n	800416c <_printf_common+0xa8>
 8004120:	2306      	movs	r3, #6
 8004122:	6820      	ldr	r0, [r4, #0]
 8004124:	682a      	ldr	r2, [r5, #0]
 8004126:	68e1      	ldr	r1, [r4, #12]
 8004128:	2500      	movs	r5, #0
 800412a:	4003      	ands	r3, r0
 800412c:	2b04      	cmp	r3, #4
 800412e:	d103      	bne.n	8004138 <_printf_common+0x74>
 8004130:	1a8d      	subs	r5, r1, r2
 8004132:	43eb      	mvns	r3, r5
 8004134:	17db      	asrs	r3, r3, #31
 8004136:	401d      	ands	r5, r3
 8004138:	68a3      	ldr	r3, [r4, #8]
 800413a:	6922      	ldr	r2, [r4, #16]
 800413c:	4293      	cmp	r3, r2
 800413e:	dd01      	ble.n	8004144 <_printf_common+0x80>
 8004140:	1a9b      	subs	r3, r3, r2
 8004142:	18ed      	adds	r5, r5, r3
 8004144:	2700      	movs	r7, #0
 8004146:	42bd      	cmp	r5, r7
 8004148:	d120      	bne.n	800418c <_printf_common+0xc8>
 800414a:	2000      	movs	r0, #0
 800414c:	e010      	b.n	8004170 <_printf_common+0xac>
 800414e:	3701      	adds	r7, #1
 8004150:	68e3      	ldr	r3, [r4, #12]
 8004152:	682a      	ldr	r2, [r5, #0]
 8004154:	1a9b      	subs	r3, r3, r2
 8004156:	42bb      	cmp	r3, r7
 8004158:	ddd2      	ble.n	8004100 <_printf_common+0x3c>
 800415a:	0022      	movs	r2, r4
 800415c:	2301      	movs	r3, #1
 800415e:	9901      	ldr	r1, [sp, #4]
 8004160:	9800      	ldr	r0, [sp, #0]
 8004162:	9e08      	ldr	r6, [sp, #32]
 8004164:	3219      	adds	r2, #25
 8004166:	47b0      	blx	r6
 8004168:	1c43      	adds	r3, r0, #1
 800416a:	d1f0      	bne.n	800414e <_printf_common+0x8a>
 800416c:	2001      	movs	r0, #1
 800416e:	4240      	negs	r0, r0
 8004170:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004172:	2030      	movs	r0, #48	; 0x30
 8004174:	18e1      	adds	r1, r4, r3
 8004176:	3143      	adds	r1, #67	; 0x43
 8004178:	7008      	strb	r0, [r1, #0]
 800417a:	0021      	movs	r1, r4
 800417c:	1c5a      	adds	r2, r3, #1
 800417e:	3145      	adds	r1, #69	; 0x45
 8004180:	7809      	ldrb	r1, [r1, #0]
 8004182:	18a2      	adds	r2, r4, r2
 8004184:	3243      	adds	r2, #67	; 0x43
 8004186:	3302      	adds	r3, #2
 8004188:	7011      	strb	r1, [r2, #0]
 800418a:	e7c1      	b.n	8004110 <_printf_common+0x4c>
 800418c:	0022      	movs	r2, r4
 800418e:	2301      	movs	r3, #1
 8004190:	9901      	ldr	r1, [sp, #4]
 8004192:	9800      	ldr	r0, [sp, #0]
 8004194:	9e08      	ldr	r6, [sp, #32]
 8004196:	321a      	adds	r2, #26
 8004198:	47b0      	blx	r6
 800419a:	1c43      	adds	r3, r0, #1
 800419c:	d0e6      	beq.n	800416c <_printf_common+0xa8>
 800419e:	3701      	adds	r7, #1
 80041a0:	e7d1      	b.n	8004146 <_printf_common+0x82>
	...

080041a4 <_printf_i>:
 80041a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80041a6:	b08b      	sub	sp, #44	; 0x2c
 80041a8:	9206      	str	r2, [sp, #24]
 80041aa:	000a      	movs	r2, r1
 80041ac:	3243      	adds	r2, #67	; 0x43
 80041ae:	9307      	str	r3, [sp, #28]
 80041b0:	9005      	str	r0, [sp, #20]
 80041b2:	9204      	str	r2, [sp, #16]
 80041b4:	7e0a      	ldrb	r2, [r1, #24]
 80041b6:	000c      	movs	r4, r1
 80041b8:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80041ba:	2a78      	cmp	r2, #120	; 0x78
 80041bc:	d807      	bhi.n	80041ce <_printf_i+0x2a>
 80041be:	2a62      	cmp	r2, #98	; 0x62
 80041c0:	d809      	bhi.n	80041d6 <_printf_i+0x32>
 80041c2:	2a00      	cmp	r2, #0
 80041c4:	d100      	bne.n	80041c8 <_printf_i+0x24>
 80041c6:	e0c1      	b.n	800434c <_printf_i+0x1a8>
 80041c8:	2a58      	cmp	r2, #88	; 0x58
 80041ca:	d100      	bne.n	80041ce <_printf_i+0x2a>
 80041cc:	e08c      	b.n	80042e8 <_printf_i+0x144>
 80041ce:	0026      	movs	r6, r4
 80041d0:	3642      	adds	r6, #66	; 0x42
 80041d2:	7032      	strb	r2, [r6, #0]
 80041d4:	e022      	b.n	800421c <_printf_i+0x78>
 80041d6:	0010      	movs	r0, r2
 80041d8:	3863      	subs	r0, #99	; 0x63
 80041da:	2815      	cmp	r0, #21
 80041dc:	d8f7      	bhi.n	80041ce <_printf_i+0x2a>
 80041de:	f7fb ff9b 	bl	8000118 <__gnu_thumb1_case_shi>
 80041e2:	0016      	.short	0x0016
 80041e4:	fff6001f 	.word	0xfff6001f
 80041e8:	fff6fff6 	.word	0xfff6fff6
 80041ec:	001ffff6 	.word	0x001ffff6
 80041f0:	fff6fff6 	.word	0xfff6fff6
 80041f4:	fff6fff6 	.word	0xfff6fff6
 80041f8:	003600a8 	.word	0x003600a8
 80041fc:	fff6009a 	.word	0xfff6009a
 8004200:	00b9fff6 	.word	0x00b9fff6
 8004204:	0036fff6 	.word	0x0036fff6
 8004208:	fff6fff6 	.word	0xfff6fff6
 800420c:	009e      	.short	0x009e
 800420e:	0026      	movs	r6, r4
 8004210:	681a      	ldr	r2, [r3, #0]
 8004212:	3642      	adds	r6, #66	; 0x42
 8004214:	1d11      	adds	r1, r2, #4
 8004216:	6019      	str	r1, [r3, #0]
 8004218:	6813      	ldr	r3, [r2, #0]
 800421a:	7033      	strb	r3, [r6, #0]
 800421c:	2301      	movs	r3, #1
 800421e:	e0a7      	b.n	8004370 <_printf_i+0x1cc>
 8004220:	6808      	ldr	r0, [r1, #0]
 8004222:	6819      	ldr	r1, [r3, #0]
 8004224:	1d0a      	adds	r2, r1, #4
 8004226:	0605      	lsls	r5, r0, #24
 8004228:	d50b      	bpl.n	8004242 <_printf_i+0x9e>
 800422a:	680d      	ldr	r5, [r1, #0]
 800422c:	601a      	str	r2, [r3, #0]
 800422e:	2d00      	cmp	r5, #0
 8004230:	da03      	bge.n	800423a <_printf_i+0x96>
 8004232:	232d      	movs	r3, #45	; 0x2d
 8004234:	9a04      	ldr	r2, [sp, #16]
 8004236:	426d      	negs	r5, r5
 8004238:	7013      	strb	r3, [r2, #0]
 800423a:	4b61      	ldr	r3, [pc, #388]	; (80043c0 <_printf_i+0x21c>)
 800423c:	270a      	movs	r7, #10
 800423e:	9303      	str	r3, [sp, #12]
 8004240:	e01b      	b.n	800427a <_printf_i+0xd6>
 8004242:	680d      	ldr	r5, [r1, #0]
 8004244:	601a      	str	r2, [r3, #0]
 8004246:	0641      	lsls	r1, r0, #25
 8004248:	d5f1      	bpl.n	800422e <_printf_i+0x8a>
 800424a:	b22d      	sxth	r5, r5
 800424c:	e7ef      	b.n	800422e <_printf_i+0x8a>
 800424e:	680d      	ldr	r5, [r1, #0]
 8004250:	6819      	ldr	r1, [r3, #0]
 8004252:	1d08      	adds	r0, r1, #4
 8004254:	6018      	str	r0, [r3, #0]
 8004256:	062e      	lsls	r6, r5, #24
 8004258:	d501      	bpl.n	800425e <_printf_i+0xba>
 800425a:	680d      	ldr	r5, [r1, #0]
 800425c:	e003      	b.n	8004266 <_printf_i+0xc2>
 800425e:	066d      	lsls	r5, r5, #25
 8004260:	d5fb      	bpl.n	800425a <_printf_i+0xb6>
 8004262:	680d      	ldr	r5, [r1, #0]
 8004264:	b2ad      	uxth	r5, r5
 8004266:	4b56      	ldr	r3, [pc, #344]	; (80043c0 <_printf_i+0x21c>)
 8004268:	2708      	movs	r7, #8
 800426a:	9303      	str	r3, [sp, #12]
 800426c:	2a6f      	cmp	r2, #111	; 0x6f
 800426e:	d000      	beq.n	8004272 <_printf_i+0xce>
 8004270:	3702      	adds	r7, #2
 8004272:	0023      	movs	r3, r4
 8004274:	2200      	movs	r2, #0
 8004276:	3343      	adds	r3, #67	; 0x43
 8004278:	701a      	strb	r2, [r3, #0]
 800427a:	6863      	ldr	r3, [r4, #4]
 800427c:	60a3      	str	r3, [r4, #8]
 800427e:	2b00      	cmp	r3, #0
 8004280:	db03      	blt.n	800428a <_printf_i+0xe6>
 8004282:	2204      	movs	r2, #4
 8004284:	6821      	ldr	r1, [r4, #0]
 8004286:	4391      	bics	r1, r2
 8004288:	6021      	str	r1, [r4, #0]
 800428a:	2d00      	cmp	r5, #0
 800428c:	d102      	bne.n	8004294 <_printf_i+0xf0>
 800428e:	9e04      	ldr	r6, [sp, #16]
 8004290:	2b00      	cmp	r3, #0
 8004292:	d00c      	beq.n	80042ae <_printf_i+0x10a>
 8004294:	9e04      	ldr	r6, [sp, #16]
 8004296:	0028      	movs	r0, r5
 8004298:	0039      	movs	r1, r7
 800429a:	f7fb ffcd 	bl	8000238 <__aeabi_uidivmod>
 800429e:	9b03      	ldr	r3, [sp, #12]
 80042a0:	3e01      	subs	r6, #1
 80042a2:	5c5b      	ldrb	r3, [r3, r1]
 80042a4:	7033      	strb	r3, [r6, #0]
 80042a6:	002b      	movs	r3, r5
 80042a8:	0005      	movs	r5, r0
 80042aa:	429f      	cmp	r7, r3
 80042ac:	d9f3      	bls.n	8004296 <_printf_i+0xf2>
 80042ae:	2f08      	cmp	r7, #8
 80042b0:	d109      	bne.n	80042c6 <_printf_i+0x122>
 80042b2:	6823      	ldr	r3, [r4, #0]
 80042b4:	07db      	lsls	r3, r3, #31
 80042b6:	d506      	bpl.n	80042c6 <_printf_i+0x122>
 80042b8:	6863      	ldr	r3, [r4, #4]
 80042ba:	6922      	ldr	r2, [r4, #16]
 80042bc:	4293      	cmp	r3, r2
 80042be:	dc02      	bgt.n	80042c6 <_printf_i+0x122>
 80042c0:	2330      	movs	r3, #48	; 0x30
 80042c2:	3e01      	subs	r6, #1
 80042c4:	7033      	strb	r3, [r6, #0]
 80042c6:	9b04      	ldr	r3, [sp, #16]
 80042c8:	1b9b      	subs	r3, r3, r6
 80042ca:	6123      	str	r3, [r4, #16]
 80042cc:	9b07      	ldr	r3, [sp, #28]
 80042ce:	0021      	movs	r1, r4
 80042d0:	9300      	str	r3, [sp, #0]
 80042d2:	9805      	ldr	r0, [sp, #20]
 80042d4:	9b06      	ldr	r3, [sp, #24]
 80042d6:	aa09      	add	r2, sp, #36	; 0x24
 80042d8:	f7ff fef4 	bl	80040c4 <_printf_common>
 80042dc:	1c43      	adds	r3, r0, #1
 80042de:	d14c      	bne.n	800437a <_printf_i+0x1d6>
 80042e0:	2001      	movs	r0, #1
 80042e2:	4240      	negs	r0, r0
 80042e4:	b00b      	add	sp, #44	; 0x2c
 80042e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80042e8:	3145      	adds	r1, #69	; 0x45
 80042ea:	700a      	strb	r2, [r1, #0]
 80042ec:	4a34      	ldr	r2, [pc, #208]	; (80043c0 <_printf_i+0x21c>)
 80042ee:	9203      	str	r2, [sp, #12]
 80042f0:	681a      	ldr	r2, [r3, #0]
 80042f2:	6821      	ldr	r1, [r4, #0]
 80042f4:	ca20      	ldmia	r2!, {r5}
 80042f6:	601a      	str	r2, [r3, #0]
 80042f8:	0608      	lsls	r0, r1, #24
 80042fa:	d516      	bpl.n	800432a <_printf_i+0x186>
 80042fc:	07cb      	lsls	r3, r1, #31
 80042fe:	d502      	bpl.n	8004306 <_printf_i+0x162>
 8004300:	2320      	movs	r3, #32
 8004302:	4319      	orrs	r1, r3
 8004304:	6021      	str	r1, [r4, #0]
 8004306:	2710      	movs	r7, #16
 8004308:	2d00      	cmp	r5, #0
 800430a:	d1b2      	bne.n	8004272 <_printf_i+0xce>
 800430c:	2320      	movs	r3, #32
 800430e:	6822      	ldr	r2, [r4, #0]
 8004310:	439a      	bics	r2, r3
 8004312:	6022      	str	r2, [r4, #0]
 8004314:	e7ad      	b.n	8004272 <_printf_i+0xce>
 8004316:	2220      	movs	r2, #32
 8004318:	6809      	ldr	r1, [r1, #0]
 800431a:	430a      	orrs	r2, r1
 800431c:	6022      	str	r2, [r4, #0]
 800431e:	0022      	movs	r2, r4
 8004320:	2178      	movs	r1, #120	; 0x78
 8004322:	3245      	adds	r2, #69	; 0x45
 8004324:	7011      	strb	r1, [r2, #0]
 8004326:	4a27      	ldr	r2, [pc, #156]	; (80043c4 <_printf_i+0x220>)
 8004328:	e7e1      	b.n	80042ee <_printf_i+0x14a>
 800432a:	0648      	lsls	r0, r1, #25
 800432c:	d5e6      	bpl.n	80042fc <_printf_i+0x158>
 800432e:	b2ad      	uxth	r5, r5
 8004330:	e7e4      	b.n	80042fc <_printf_i+0x158>
 8004332:	681a      	ldr	r2, [r3, #0]
 8004334:	680d      	ldr	r5, [r1, #0]
 8004336:	1d10      	adds	r0, r2, #4
 8004338:	6949      	ldr	r1, [r1, #20]
 800433a:	6018      	str	r0, [r3, #0]
 800433c:	6813      	ldr	r3, [r2, #0]
 800433e:	062e      	lsls	r6, r5, #24
 8004340:	d501      	bpl.n	8004346 <_printf_i+0x1a2>
 8004342:	6019      	str	r1, [r3, #0]
 8004344:	e002      	b.n	800434c <_printf_i+0x1a8>
 8004346:	066d      	lsls	r5, r5, #25
 8004348:	d5fb      	bpl.n	8004342 <_printf_i+0x19e>
 800434a:	8019      	strh	r1, [r3, #0]
 800434c:	2300      	movs	r3, #0
 800434e:	9e04      	ldr	r6, [sp, #16]
 8004350:	6123      	str	r3, [r4, #16]
 8004352:	e7bb      	b.n	80042cc <_printf_i+0x128>
 8004354:	681a      	ldr	r2, [r3, #0]
 8004356:	1d11      	adds	r1, r2, #4
 8004358:	6019      	str	r1, [r3, #0]
 800435a:	6816      	ldr	r6, [r2, #0]
 800435c:	2100      	movs	r1, #0
 800435e:	0030      	movs	r0, r6
 8004360:	6862      	ldr	r2, [r4, #4]
 8004362:	f000 f833 	bl	80043cc <memchr>
 8004366:	2800      	cmp	r0, #0
 8004368:	d001      	beq.n	800436e <_printf_i+0x1ca>
 800436a:	1b80      	subs	r0, r0, r6
 800436c:	6060      	str	r0, [r4, #4]
 800436e:	6863      	ldr	r3, [r4, #4]
 8004370:	6123      	str	r3, [r4, #16]
 8004372:	2300      	movs	r3, #0
 8004374:	9a04      	ldr	r2, [sp, #16]
 8004376:	7013      	strb	r3, [r2, #0]
 8004378:	e7a8      	b.n	80042cc <_printf_i+0x128>
 800437a:	6923      	ldr	r3, [r4, #16]
 800437c:	0032      	movs	r2, r6
 800437e:	9906      	ldr	r1, [sp, #24]
 8004380:	9805      	ldr	r0, [sp, #20]
 8004382:	9d07      	ldr	r5, [sp, #28]
 8004384:	47a8      	blx	r5
 8004386:	1c43      	adds	r3, r0, #1
 8004388:	d0aa      	beq.n	80042e0 <_printf_i+0x13c>
 800438a:	6823      	ldr	r3, [r4, #0]
 800438c:	079b      	lsls	r3, r3, #30
 800438e:	d415      	bmi.n	80043bc <_printf_i+0x218>
 8004390:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004392:	68e0      	ldr	r0, [r4, #12]
 8004394:	4298      	cmp	r0, r3
 8004396:	daa5      	bge.n	80042e4 <_printf_i+0x140>
 8004398:	0018      	movs	r0, r3
 800439a:	e7a3      	b.n	80042e4 <_printf_i+0x140>
 800439c:	0022      	movs	r2, r4
 800439e:	2301      	movs	r3, #1
 80043a0:	9906      	ldr	r1, [sp, #24]
 80043a2:	9805      	ldr	r0, [sp, #20]
 80043a4:	9e07      	ldr	r6, [sp, #28]
 80043a6:	3219      	adds	r2, #25
 80043a8:	47b0      	blx	r6
 80043aa:	1c43      	adds	r3, r0, #1
 80043ac:	d098      	beq.n	80042e0 <_printf_i+0x13c>
 80043ae:	3501      	adds	r5, #1
 80043b0:	68e3      	ldr	r3, [r4, #12]
 80043b2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80043b4:	1a9b      	subs	r3, r3, r2
 80043b6:	42ab      	cmp	r3, r5
 80043b8:	dcf0      	bgt.n	800439c <_printf_i+0x1f8>
 80043ba:	e7e9      	b.n	8004390 <_printf_i+0x1ec>
 80043bc:	2500      	movs	r5, #0
 80043be:	e7f7      	b.n	80043b0 <_printf_i+0x20c>
 80043c0:	0800452d 	.word	0x0800452d
 80043c4:	0800453e 	.word	0x0800453e

080043c8 <__retarget_lock_acquire_recursive>:
 80043c8:	4770      	bx	lr

080043ca <__retarget_lock_release_recursive>:
 80043ca:	4770      	bx	lr

080043cc <memchr>:
 80043cc:	b2c9      	uxtb	r1, r1
 80043ce:	1882      	adds	r2, r0, r2
 80043d0:	4290      	cmp	r0, r2
 80043d2:	d101      	bne.n	80043d8 <memchr+0xc>
 80043d4:	2000      	movs	r0, #0
 80043d6:	4770      	bx	lr
 80043d8:	7803      	ldrb	r3, [r0, #0]
 80043da:	428b      	cmp	r3, r1
 80043dc:	d0fb      	beq.n	80043d6 <memchr+0xa>
 80043de:	3001      	adds	r0, #1
 80043e0:	e7f6      	b.n	80043d0 <memchr+0x4>

080043e2 <memmove>:
 80043e2:	b510      	push	{r4, lr}
 80043e4:	4288      	cmp	r0, r1
 80043e6:	d902      	bls.n	80043ee <memmove+0xc>
 80043e8:	188b      	adds	r3, r1, r2
 80043ea:	4298      	cmp	r0, r3
 80043ec:	d303      	bcc.n	80043f6 <memmove+0x14>
 80043ee:	2300      	movs	r3, #0
 80043f0:	e007      	b.n	8004402 <memmove+0x20>
 80043f2:	5c8b      	ldrb	r3, [r1, r2]
 80043f4:	5483      	strb	r3, [r0, r2]
 80043f6:	3a01      	subs	r2, #1
 80043f8:	d2fb      	bcs.n	80043f2 <memmove+0x10>
 80043fa:	bd10      	pop	{r4, pc}
 80043fc:	5ccc      	ldrb	r4, [r1, r3]
 80043fe:	54c4      	strb	r4, [r0, r3]
 8004400:	3301      	adds	r3, #1
 8004402:	429a      	cmp	r2, r3
 8004404:	d1fa      	bne.n	80043fc <memmove+0x1a>
 8004406:	e7f8      	b.n	80043fa <memmove+0x18>

08004408 <_realloc_r>:
 8004408:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800440a:	0007      	movs	r7, r0
 800440c:	000e      	movs	r6, r1
 800440e:	0014      	movs	r4, r2
 8004410:	2900      	cmp	r1, #0
 8004412:	d105      	bne.n	8004420 <_realloc_r+0x18>
 8004414:	0011      	movs	r1, r2
 8004416:	f7ff fc27 	bl	8003c68 <_malloc_r>
 800441a:	0005      	movs	r5, r0
 800441c:	0028      	movs	r0, r5
 800441e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004420:	2a00      	cmp	r2, #0
 8004422:	d103      	bne.n	800442c <_realloc_r+0x24>
 8004424:	f7ff fbb4 	bl	8003b90 <_free_r>
 8004428:	0025      	movs	r5, r4
 800442a:	e7f7      	b.n	800441c <_realloc_r+0x14>
 800442c:	f000 f81b 	bl	8004466 <_malloc_usable_size_r>
 8004430:	9001      	str	r0, [sp, #4]
 8004432:	4284      	cmp	r4, r0
 8004434:	d803      	bhi.n	800443e <_realloc_r+0x36>
 8004436:	0035      	movs	r5, r6
 8004438:	0843      	lsrs	r3, r0, #1
 800443a:	42a3      	cmp	r3, r4
 800443c:	d3ee      	bcc.n	800441c <_realloc_r+0x14>
 800443e:	0021      	movs	r1, r4
 8004440:	0038      	movs	r0, r7
 8004442:	f7ff fc11 	bl	8003c68 <_malloc_r>
 8004446:	1e05      	subs	r5, r0, #0
 8004448:	d0e8      	beq.n	800441c <_realloc_r+0x14>
 800444a:	9b01      	ldr	r3, [sp, #4]
 800444c:	0022      	movs	r2, r4
 800444e:	429c      	cmp	r4, r3
 8004450:	d900      	bls.n	8004454 <_realloc_r+0x4c>
 8004452:	001a      	movs	r2, r3
 8004454:	0031      	movs	r1, r6
 8004456:	0028      	movs	r0, r5
 8004458:	f7ff fb88 	bl	8003b6c <memcpy>
 800445c:	0031      	movs	r1, r6
 800445e:	0038      	movs	r0, r7
 8004460:	f7ff fb96 	bl	8003b90 <_free_r>
 8004464:	e7da      	b.n	800441c <_realloc_r+0x14>

08004466 <_malloc_usable_size_r>:
 8004466:	1f0b      	subs	r3, r1, #4
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	1f18      	subs	r0, r3, #4
 800446c:	2b00      	cmp	r3, #0
 800446e:	da01      	bge.n	8004474 <_malloc_usable_size_r+0xe>
 8004470:	580b      	ldr	r3, [r1, r0]
 8004472:	18c0      	adds	r0, r0, r3
 8004474:	4770      	bx	lr
	...

08004478 <_init>:
 8004478:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800447a:	46c0      	nop			; (mov r8, r8)
 800447c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800447e:	bc08      	pop	{r3}
 8004480:	469e      	mov	lr, r3
 8004482:	4770      	bx	lr

08004484 <_fini>:
 8004484:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004486:	46c0      	nop			; (mov r8, r8)
 8004488:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800448a:	bc08      	pop	{r3}
 800448c:	469e      	mov	lr, r3
 800448e:	4770      	bx	lr
