#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_000001a283a1c280 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001a283a80cc0 .scope module, "tb" "tb" 3 80;
 .timescale -12 -12;
L_000001a283a5c0d0 .functor NOT 1, L_000001a283ad7140, C4<0>, C4<0>, C4<0>;
L_000001a283a5c920 .functor XOR 512, L_000001a283ad8040, L_000001a283ad7d20, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_000001a283a5bc70 .functor XOR 512, L_000001a283a5c920, L_000001a283ad7820, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v000001a283a5f260_0 .net *"_ivl_10", 511 0, L_000001a283ad7820;  1 drivers
v000001a283a5e540_0 .net *"_ivl_12", 511 0, L_000001a283a5bc70;  1 drivers
v000001a283a5eea0_0 .net *"_ivl_2", 511 0, L_000001a283ad7b40;  1 drivers
v000001a283a5e9a0_0 .net *"_ivl_4", 511 0, L_000001a283ad8040;  1 drivers
v000001a283a5eae0_0 .net *"_ivl_6", 511 0, L_000001a283ad7d20;  1 drivers
v000001a283a5ec20_0 .net *"_ivl_8", 511 0, L_000001a283a5c920;  1 drivers
v000001a283ad7aa0_0 .var "clk", 0 0;
v000001a283ad7500_0 .net "data", 511 0, v000001a283a5e400_0;  1 drivers
v000001a283ad8900_0 .net "load", 0 0, v000001a283a5efe0_0;  1 drivers
v000001a283ad8180_0 .net "q_dut", 511 0, v000001a283a5e7c0_0;  1 drivers
v000001a283ad6f60_0 .net "q_ref", 511 0, v000001a283a5ef40_0;  1 drivers
v000001a283ad6d80_0 .var/2u "stats1", 159 0;
v000001a283ad8860_0 .var/2u "strobe", 0 0;
v000001a283ad8b80_0 .net "tb_match", 0 0, L_000001a283ad7140;  1 drivers
v000001a283ad89a0_0 .net "tb_mismatch", 0 0, L_000001a283a5c0d0;  1 drivers
v000001a283ad7e60_0 .net "wavedrom_enable", 0 0, v000001a283a5e680_0;  1 drivers
v000001a283ad7be0_0 .net "wavedrom_title", 511 0, v000001a283a5ee00_0;  1 drivers
E_000001a283a7f1c0/0 .event negedge, v000001a283a5e5e0_0;
E_000001a283a7f1c0/1 .event posedge, v000001a283a5e5e0_0;
E_000001a283a7f1c0 .event/or E_000001a283a7f1c0/0, E_000001a283a7f1c0/1;
L_000001a283ad7b40 .concat [ 512 0 0 0], v000001a283a5ef40_0;
L_000001a283ad8040 .concat [ 512 0 0 0], v000001a283a5ef40_0;
L_000001a283ad7d20 .concat [ 512 0 0 0], v000001a283a5e7c0_0;
L_000001a283ad7820 .concat [ 512 0 0 0], v000001a283a5ef40_0;
L_000001a283ad7140 .cmp/eeq 512, L_000001a283ad7b40, L_000001a283a5bc70;
S_000001a283a80e50 .scope module, "good1" "RefModule" 3 121, 4 2 0, S_000001a283a80cc0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "load";
    .port_info 2 /INPUT 512 "data";
    .port_info 3 /OUTPUT 512 "q";
v000001a283a5e5e0_0 .net "clk", 0 0, v000001a283ad7aa0_0;  1 drivers
v000001a283a5eb80_0 .net "data", 511 0, v000001a283a5e400_0;  alias, 1 drivers
v000001a283a5e860_0 .net "load", 0 0, v000001a283a5efe0_0;  alias, 1 drivers
v000001a283a5ef40_0 .var "q", 511 0;
E_000001a283a7f200 .event posedge, v000001a283a5e5e0_0;
S_000001a283a65b30 .scope module, "stim1" "stimulus_gen" 3 116, 3 6 0, S_000001a283a80cc0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "load";
    .port_info 2 /OUTPUT 512 "data";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v000001a283a5e4a0_0 .net "clk", 0 0, v000001a283ad7aa0_0;  alias, 1 drivers
v000001a283a5e400_0 .var "data", 511 0;
v000001a283a5efe0_0 .var "load", 0 0;
v000001a283a5e680_0 .var "wavedrom_enable", 0 0;
v000001a283a5ee00_0 .var "wavedrom_title", 511 0;
S_000001a283a65cc0 .scope task, "wavedrom_start" "wavedrom_start" 3 19, 3 19 0, S_000001a283a65b30;
 .timescale -12 -12;
v000001a283a5e360_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_000001a283a65e50 .scope task, "wavedrom_stop" "wavedrom_stop" 3 22, 3 22 0, S_000001a283a65b30;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_000001a283a7c4b0 .scope module, "top_module1" "TopModule" 3 127, 5 3 0, S_000001a283a80cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "load";
    .port_info 2 /INPUT 512 "data";
    .port_info 3 /OUTPUT 512 "q";
v000001a283a5e900_0 .net "clk", 0 0, v000001a283ad7aa0_0;  alias, 1 drivers
v000001a283a5e720_0 .net "data", 511 0, v000001a283a5e400_0;  alias, 1 drivers
v000001a283a5f120_0 .net "load", 0 0, v000001a283a5efe0_0;  alias, 1 drivers
v000001a283a5e7c0_0 .var "q", 511 0;
S_000001a283a7c640 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 135, 3 135 0, S_000001a283a80cc0;
 .timescale -12 -12;
E_000001a283a7f700 .event edge, v000001a283ad8860_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v000001a283ad8860_0;
    %nor/r;
    %assign/vec4 v000001a283ad8860_0, 0;
    %wait E_000001a283a7f700;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_000001a283a65b30;
T_3 ;
    %pushi/vec4 0, 0, 512;
    %assign/vec4 v000001a283a5e400_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001a283a5e400_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a283a5efe0_0, 0;
    %wait E_000001a283a7f200;
    %wait E_000001a283a7f200;
    %wait E_000001a283a7f200;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a283a5efe0_0, 0;
    %pushi/vec4 10, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001a283a7f200;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_000001a283a65e50;
    %join;
    %pushi/vec4 0, 0, 512;
    %assign/vec4 v000001a283a5e400_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 256, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001a283a5e400_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a283a5efe0_0, 0;
    %wait E_000001a283a7f200;
    %wait E_000001a283a7f200;
    %wait E_000001a283a7f200;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a283a5efe0_0, 0;
    %pushi/vec4 1000, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001a283a7f200;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %pushi/vec4 2147483648, 0, 483;
    %concati/vec4 1, 0, 29;
    %assign/vec4 v000001a283a5e400_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a283a5efe0_0, 0;
    %wait E_000001a283a7f200;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a283a5efe0_0, 0;
    %pushi/vec4 1000, 0, 32;
T_3.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.5, 5;
    %jmp/1 T_3.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001a283a7f200;
    %jmp T_3.4;
T_3.5 ;
    %pop/vec4 1;
    %vpi_func 3 56 "$random" 32 {0 0 0};
    %pad/s 512;
    %assign/vec4 v000001a283a5e400_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a283a5efe0_0, 0;
    %wait E_000001a283a7f200;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a283a5efe0_0, 0;
    %pushi/vec4 1000, 0, 32;
T_3.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.7, 5;
    %jmp/1 T_3.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001a283a7f200;
    %jmp T_3.6;
T_3.7 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 512;
    %assign/vec4 v000001a283a5e400_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a283a5efe0_0, 0;
    %pushi/vec4 20, 0, 32;
T_3.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.9, 5;
    %jmp/1 T_3.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001a283a7f200;
    %jmp T_3.8;
T_3.9 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001a283a7f200;
    %load/vec4 v000001a283a5e400_0;
    %addi 2, 0, 512;
    %assign/vec4 v000001a283a5e400_0, 0;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %wait E_000001a283a7f200;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a283a5efe0_0, 0;
    %load/vec4 v000001a283a5e400_0;
    %addi 1, 0, 512;
    %assign/vec4 v000001a283a5e400_0, 0;
    %pushi/vec4 20, 0, 32;
T_3.12 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.13, 5;
    %jmp/1 T_3.13, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001a283a7f200;
    %load/vec4 v000001a283a5e400_0;
    %addi 1, 0, 512;
    %assign/vec4 v000001a283a5e400_0, 0;
    %jmp T_3.12;
T_3.13 ;
    %pop/vec4 1;
    %pushi/vec4 500, 0, 32;
T_3.14 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.15, 5;
    %jmp/1 T_3.15, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001a283a7f200;
    %jmp T_3.14;
T_3.15 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 75 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_000001a283a80e50;
T_4 ;
    %wait E_000001a283a7f200;
    %load/vec4 v000001a283a5e860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001a283a5eb80_0;
    %assign/vec4 v000001a283a5ef40_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001a283a5ef40_0;
    %parti/s 511, 1, 2;
    %pad/u 512;
    %load/vec4 v000001a283a5ef40_0;
    %parti/s 511, 0, 2;
    %concati/vec4 0, 0, 1;
    %xor;
    %assign/vec4 v000001a283a5ef40_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001a283a7c4b0;
T_5 ;
    %wait E_000001a283a7f200;
    %load/vec4 v000001a283a5f120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000001a283a5e720_0;
    %assign/vec4 v000001a283a5e7c0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001a283a5e7c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v000001a283a5e7c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %xor;
    %assign/vec4 v000001a283a5e7c0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001a283a80cc0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a283ad7aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a283ad8860_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_000001a283a80cc0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v000001a283ad7aa0_0;
    %inv;
    %store/vec4 v000001a283ad7aa0_0, 0, 1;
    %jmp T_7.0;
    %end;
    .thread T_7;
    .scope S_000001a283a80cc0;
T_8 ;
    %vpi_call/w 3 108 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 109 "$dumpvars", 32'sb00000000000000000000000000000001, v000001a283a5e4a0_0, v000001a283ad89a0_0, v000001a283ad7aa0_0, v000001a283ad8900_0, v000001a283ad7500_0, v000001a283ad6f60_0, v000001a283ad8180_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_000001a283a80cc0;
T_9 ;
    %load/vec4 v000001a283ad6d80_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %vpi_call/w 3 144 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", &PV<v000001a283ad6d80_0, 64, 32>, &PV<v000001a283ad6d80_0, 32, 32> {0 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 145 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_9.1 ;
    %vpi_call/w 3 147 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v000001a283ad6d80_0, 128, 32>, &PV<v000001a283ad6d80_0, 0, 32> {0 0 0};
    %vpi_call/w 3 148 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 149 "$display", "Mismatches: %1d in %1d samples", &PV<v000001a283ad6d80_0, 128, 32>, &PV<v000001a283ad6d80_0, 0, 32> {0 0 0};
    %end;
    .thread T_9, $final;
    .scope S_000001a283a80cc0;
T_10 ;
    %wait E_000001a283a7f1c0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001a283ad6d80_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001a283ad6d80_0, 4, 32;
    %load/vec4 v000001a283ad8b80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v000001a283ad6d80_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 160 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001a283ad6d80_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001a283ad6d80_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001a283ad6d80_0, 4, 32;
T_10.0 ;
    %load/vec4 v000001a283ad6f60_0;
    %load/vec4 v000001a283ad6f60_0;
    %load/vec4 v000001a283ad8180_0;
    %xor;
    %load/vec4 v000001a283ad6f60_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v000001a283ad6d80_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 164 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001a283ad6d80_0, 4, 32;
T_10.6 ;
    %load/vec4 v000001a283ad6d80_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001a283ad6d80_0, 4, 32;
T_10.4 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001a283a80cc0;
T_11 ;
    %delay 1000000, 0;
    %vpi_call/w 3 172 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 173 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "dataset_code-complete-iccad2023/Prob108_rule90_test.sv";
    "dataset_code-complete-iccad2023/Prob108_rule90_ref.sv";
    "results\gpt-oss_20b_0shot_temp0.0\Prob108_rule90/Prob108_rule90_sample01.sv";
