vhdl xil_defaultlib  \
"../../../bd/design_1/ip/design_1_proc_sys_reset_0_2/sim/design_1_proc_sys_reset_0_2.vhd" \
"../../../bd/design_1/ipshared/1771/hdl/pwm_v1_0_S00_AXI.vhd" \
"../../../bd/design_1/ipshared/1771/hdl/pwm_v1_0.vhd" \
"../../../bd/design_1/ipshared/1771/src/pwm.vhd" \
"../../../bd/design_1/ip/design_1_pwm_0_4/sim/design_1_pwm_0_4.vhd" \
"../../../bd/design_1/sim/design_1.vhd" \

# Do not sort compile order
nosort
