Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Mon Jun 04 16:40:38 2018
| Host         : Jack-GL552VW running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    12 |
| Unused register locations in slices containing registers |    45 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              32 |           11 |
| No           | No                    | Yes                    |               1 |            1 |
| No           | Yes                   | No                     |              16 |            4 |
| Yes          | No                    | No                     |              34 |           11 |
| Yes          | No                    | Yes                    |               4 |            1 |
| Yes          | Yes                   | No                     |              20 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------+---------------------------------+-----------------------------------------+------------------+----------------+
|     Clock Signal    |          Enable Signal          |             Set/Reset Signal            | Slice Load Count | Bel Load Count |
+---------------------+---------------------------------+-----------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG      |                                 | rst_IBUF                                |                1 |              1 |
|  clk_IBUF_BUFG      | nolabel_line15/TRIGGER          |                                         |                1 |              1 |
|  nolabel_line13/I11 | nolabel_line15/E[0]             | rst_IBUF                                |                1 |              4 |
|  clk_IBUF_BUFG      | nolabel_line15/COUNT            | nolabel_line15/COUNT[3]_i_1_n_0         |                1 |              4 |
|  clk_IBUF_BUFG      | nolabel_line15/key0             | nolabel_line15/key[3]_i_1_n_0           |                2 |              4 |
|  clk_IBUF_BUFG      |                                 | nolabel_line15/CODEWORD[7]_i_1_n_0      |                2 |              8 |
|  clk_IBUF_BUFG      |                                 | nolabel_line15/DOWNCOUNTER[7]_i_1_n_0   |                2 |              8 |
|  clk_IBUF_BUFG      | nolabel_line15/cnt2[10]_i_1_n_0 |                                         |                4 |             11 |
|  clk_IBUF_BUFG      | nolabel_line15/cnt[10]_i_1_n_0  |                                         |                3 |             11 |
|  clk_IBUF_BUFG      | nolabel_line15/read4_out        |                                         |                3 |             11 |
|  clk_IBUF_BUFG      | nolabel_line15/TRIGGER          | nolabel_line15/count_reading[0]_i_1_n_0 |                3 |             12 |
|  clk_IBUF_BUFG      |                                 |                                         |               11 |             32 |
+---------------------+---------------------------------+-----------------------------------------+------------------+----------------+


