Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Sat Nov 23 22:50:22 2024
| Host         : AB-UB24Vivado running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
| Design       : system_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   443 |
|    Minimum number of control sets                        |   443 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   815 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   443 |
| >= 0 to < 4        |    10 |
| >= 4 to < 6        |    33 |
| >= 6 to < 8        |    21 |
| >= 8 to < 10       |    49 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |    46 |
| >= 14 to < 16      |    30 |
| >= 16              |   253 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            3300 |          812 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |            9385 |         2337 |
| Yes          | No                    | No                     |            3482 |          978 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            4114 |         1037 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|          Clock Signal         |                                                                                                                                  Enable Signal                                                                                                                                  |                                                                                                      Set/Reset Signal                                                                                                     | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  system_i/pll_0/inst/clk_out1 | system_i/spi_0/inst/int_ssel_reg_i_1_n_0                                                                                                                                                                                                                                        |                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.blanking_cnt[6]_i_2_n_0                                                                                                                                       | system_i/trx_1/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.blanking_cnt[6]_i_1_n_0                                                                                 |                1 |              1 |         1.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/spi_1/inst/int_ssel_reg_i_1_n_0                                                                                                                                                                                                                                        |                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.blanking_cnt[6]_i_2_n_0                                                                                                                                       | system_i/trx_0/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.blanking_cnt[6]_i_1_n_0                                                                                 |                1 |              1 |         1.00 |
|  system_i/pll_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                 | system_i/fifo_0/inst/fifo_0/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                    |                1 |              3 |         3.00 |
|  system_i/pll_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                 | system_i/trx_1/tx_0/fifo_0/inst/fifo_0/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                         |                2 |              3 |         1.50 |
|  system_i/pll_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                 | system_i/fifo_1/inst/fifo_0/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                    |                1 |              3 |         3.00 |
|  system_i/pll_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                 | system_i/trx_1/rx_0/fifo_0/inst/fifo_0/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                         |                1 |              3 |         3.00 |
|  system_i/pll_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                 | system_i/trx_0/tx_0/fifo_0/inst/fifo_0/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                         |                2 |              3 |         1.50 |
|  system_i/pll_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                 | system_i/trx_0/rx_0/fifo_0/inst/fifo_0/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                         |                2 |              3 |         1.50 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/hub_0/inst/buf_4/int_rready_wire                                                                                                                                                                                                                                 | system_i/trx_1/hub_0/inst/buf_3/buf_1/int_data_reg_reg[27]_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/rx_0/fir_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.i_cntrl_wrap_buff_re/Q[0]                                                                                                                                           | system_i/trx_0/rx_0/fir_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/sclr_int                                                                                                                               |                1 |              4 |         4.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/rx_0/cic_1/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.gen_clr_counter.sclr_count_0                                                                                                                                                     | system_i/trx_0/rx_0/cic_1/U0/i_synth/decimator.decimation_filter/sclr_int                                                                                                                                                 |                1 |              4 |         4.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/tx_0/fp_0/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                                                                              | system_i/trx_1/tx_0/fp_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_0                                                                            |                1 |              4 |         4.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/rx_0/cic_0/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.gen_clr_counter.sclr_count_0                                                                                                                                                     | system_i/trx_0/rx_0/cic_0/U0/i_synth/decimator.decimation_filter/sclr_int                                                                                                                                                 |                1 |              4 |         4.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/rx_0/fir_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.i_cntrl_wrap_buff_re/Q[0]                                                                                                                                           | system_i/trx_1/rx_0/fir_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/sclr_int                                                                                                                               |                1 |              4 |         4.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/hub_0/inst/buf_3/buf_1/E[0]                                                                                                                                                                                                                                      | system_i/trx_0/hub_0/inst/buf_3/buf_1/SR[0]                                                                                                                                                                               |                2 |              4 |         2.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/tx_0/cic_0/U0/i_synth/interpolator.interpolation_filter/comb/gen_stages[0].gen_folded.gen_clr_counter.sclr_count_0                                                                                                                                               | system_i/trx_1/tx_0/cic_0/U0/i_synth/interpolator.interpolation_filter/sclr_int                                                                                                                                           |                2 |              4 |         2.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/hub_0/inst/buf_4/int_rready_wire                                                                                                                                                                                                                                 | system_i/trx_0/hub_0/inst/buf_3/buf_1/int_data_reg_reg[27]_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/hub_0/inst/buf_3/buf_1/E[0]                                                                                                                                                                                                                                      | system_i/trx_1/hub_0/inst/buf_3/buf_1/SR[0]                                                                                                                                                                               |                1 |              4 |         4.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/tx_0/cic_0/U0/i_synth/interpolator.interpolation_filter/comb/gen_stages[0].gen_folded.gen_clr_counter.sclr_count_0                                                                                                                                               | system_i/trx_0/tx_0/cic_0/U0/i_synth/interpolator.interpolation_filter/sclr_int                                                                                                                                           |                1 |              4 |         4.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/tx_0/cic_1/U0/i_synth/interpolator.interpolation_filter/comb/gen_stages[0].gen_folded.gen_clr_counter.sclr_count_0                                                                                                                                               | system_i/trx_1/tx_0/cic_1/U0/i_synth/interpolator.interpolation_filter/sclr_int                                                                                                                                           |                1 |              4 |         4.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/rx_0/cic_1/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.gen_clr_counter.sclr_count_0                                                                                                                                                     | system_i/trx_1/rx_0/cic_1/U0/i_synth/decimator.decimation_filter/sclr_int                                                                                                                                                 |                1 |              4 |         4.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/tx_0/fp_0/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                                                                              | system_i/trx_0/tx_0/fp_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_0                                                                            |                1 |              4 |         4.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/tx_0/cic_1/U0/i_synth/interpolator.interpolation_filter/comb/gen_stages[0].gen_folded.gen_clr_counter.sclr_count_0                                                                                                                                               | system_i/trx_0/tx_0/cic_1/U0/i_synth/interpolator.interpolation_filter/sclr_int                                                                                                                                           |                1 |              4 |         4.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/rx_0/cic_0/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.gen_clr_counter.sclr_count_0                                                                                                                                                     | system_i/trx_1/rx_0/cic_0/U0/i_synth/decimator.decimation_filter/sclr_int                                                                                                                                                 |                1 |              4 |         4.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/rx_0/fir_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/p_1_in                                                                                                                                                                                       | system_i/trx_1/rx_0/fir_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.gen_coef_addr[5]_i_1_n_0                                                                                      |                2 |              5 |         2.50 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_latch_op_norm.i_sclr_pipe/gen_dly.gen_shiftreg.gen_sclr_pipe.sclr_count_0                                                                                   | system_i/trx_1/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/sclr_int                                                                                                                         |                2 |              5 |         2.50 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/rx_0/fir_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/p_1_in                                                                                                                                                                                       | system_i/trx_1/rx_0/fir_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.base_cnt[4]_i_1_n_0                                                                                           |                2 |              5 |         2.50 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/base_cnt_41                                                                                                                                                                            | system_i/trx_1/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.base_cnt[4]_i_1_n_0                                                                                     |                2 |              5 |         2.50 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/base_cnt_41                                                                                                                                                                            | system_i/trx_1/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.gen_data_addr[5]_i_1_n_0                                                                                |                2 |              5 |         2.50 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_latch_op_norm.i_sclr_pipe/gen_dly.gen_shiftreg.gen_sclr_pipe.sclr_count_0                                                                                   | system_i/trx_0/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/sclr_int                                                                                                                         |                2 |              5 |         2.50 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.gen_data_sym_addr[5]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/op_rate_cnt_42                                                                                                                                                                         | system_i/trx_1/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.op_rate_cnt[4]_i_1_n_0                                                                                                  |                2 |              5 |         2.50 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/rx_0/fir_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.i_latch_op/sclr_pipe                                                                                                                                                | system_i/trx_1/rx_0/fir_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/sclr_int                                                                                                                               |                2 |              5 |         2.50 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/base_cnt_41                                                                                                                                                                            | system_i/trx_0/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.base_cnt[4]_i_1_n_0                                                                                     |                2 |              5 |         2.50 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/base_cnt_41                                                                                                                                                                            | system_i/trx_0/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.gen_data_addr[5]_i_1_n_0                                                                                |                2 |              5 |         2.50 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/rx_0/fir_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/p_1_in                                                                                                                                                                                       | system_i/trx_0/rx_0/fir_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.base_cnt[4]_i_1_n_0                                                                                           |                2 |              5 |         2.50 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/rx_0/fir_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.i_latch_op/sclr_pipe                                                                                                                                                | system_i/trx_0/rx_0/fir_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/sclr_int                                                                                                                               |                2 |              5 |         2.50 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.gen_data_sym_addr[5]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/rx_0/fir_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/p_1_in                                                                                                                                                                                       | system_i/trx_0/rx_0/fir_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.gen_coef_addr[5]_i_1_n_0                                                                                      |                2 |              5 |         2.50 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/op_rate_cnt_42                                                                                                                                                                         | system_i/trx_0/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.op_rate_cnt[4]_i_1_n_0                                                                                                  |                2 |              5 |         2.50 |
|  system_i/pll_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                 | system_i/rst_0/U0/EXT_LPF/lpf_int                                                                                                                                                                                         |                3 |              5 |         1.67 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/rx_0/fir_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/cin                                                                                                                                                                                          | system_i/trx_0/rx_0/fir_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.i_latch_op/g_sclr.sclr_int_reg[0]                                                                             |                2 |              6 |         3.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/rst_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                | system_i/rst_0/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1_n_0                                                                                                                                                                        |                2 |              6 |         3.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/rx_0/fp_0/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                                                                              | system_i/trx_0/rx_0/fp_0/inst/i_synth/sclr_i                                                                                                                                                                              |                2 |              6 |         3.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/rx_0/cic_1/U0/i_synth/decimator.decimation_filter/op_rate_en                                                                                                                                                                                                     | system_i/trx_0/rx_0/cic_1/U0/i_synth/decimator.decimation_filter/op_rate_cnt[5]_i_1_n_0                                                                                                                                   |                2 |              6 |         3.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/rx_0/cic_0/U0/i_synth/decimator.decimation_filter/op_rate_en                                                                                                                                                                                                     | system_i/trx_0/rx_0/cic_0/U0/i_synth/decimator.decimation_filter/op_rate_cnt[5]_i_1_n_0                                                                                                                                   |                2 |              6 |         3.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/rx_0/fp_0/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                                                                              | system_i/trx_1/rx_0/fp_0/inst/i_synth/sclr_i                                                                                                                                                                              |                2 |              6 |         3.00 |
|  system_i/pll_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                 | system_i/trx_1/rx_0/fifo_0/inst/fifo_0/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                          |                4 |              6 |         1.50 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/base_cnt_41                                                                                                                                                                            | system_i/trx_1/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.gen_coef_addr[5]_i_1_n_0                                                                                |                2 |              6 |         3.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/rx_0/fir_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/cin                                                                                                                                                                                          | system_i/trx_1/rx_0/fir_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.i_latch_op/g_sclr.sclr_int_reg[0]                                                                             |                3 |              6 |         2.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.blanking_cnt[5]_i_1_n_0                                                                                                                                       | system_i/trx_1/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/sclr_int                                                                                                                         |                2 |              6 |         3.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.blanking_cnt[5]_i_1_n_0                                                                                                                                       | system_i/trx_0/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/sclr_int                                                                                                                         |                2 |              6 |         3.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/tx_0/fp_0/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                                                                              | system_i/trx_1/tx_0/fp_0/inst/i_synth/sclr_i                                                                                                                                                                              |                3 |              6 |         2.00 |
|  system_i/pll_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                 | system_i/trx_0/rx_0/fifo_0/inst/fifo_0/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                          |                4 |              6 |         1.50 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/base_cnt_41                                                                                                                                                                            | system_i/trx_0/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.gen_coef_addr[5]_i_1_n_0                                                                                |                2 |              6 |         3.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/rx_0/cic_1/U0/i_synth/decimator.decimation_filter/op_rate_en                                                                                                                                                                                                     | system_i/trx_1/rx_0/cic_1/U0/i_synth/decimator.decimation_filter/op_rate_cnt[5]_i_1_n_0                                                                                                                                   |                2 |              6 |         3.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/tx_0/fp_0/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                                                                              | system_i/trx_0/tx_0/fp_0/inst/i_synth/sclr_i                                                                                                                                                                              |                4 |              6 |         1.50 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/rx_0/cic_0/U0/i_synth/decimator.decimation_filter/op_rate_en                                                                                                                                                                                                     | system_i/trx_1/rx_0/cic_0/U0/i_synth/decimator.decimation_filter/op_rate_cnt[5]_i_1_n_0                                                                                                                                   |                2 |              6 |         3.00 |
|  system_i/pll_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                 | system_i/trx_1/tx_0/fp_0/inst/i_synth/sclr_i                                                                                                                                                                              |                2 |              7 |         3.50 |
|  system_i/pll_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                 | system_i/trx_0/rx_0/fp_0/inst/i_synth/sclr_i                                                                                                                                                                              |                2 |              7 |         3.50 |
|  system_i/pll_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                 | system_i/trx_0/tx_0/fp_0/inst/i_synth/sclr_i                                                                                                                                                                              |                3 |              7 |         2.33 |
|  system_i/pll_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                 | system_i/trx_1/rx_0/fp_0/inst/i_synth/sclr_i                                                                                                                                                                              |                3 |              7 |         2.33 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/hub_0/inst/buf_0/buf_1/CE043_out                                                                                                                                                                                                                                 | system_i/trx_0/hub_0/inst/mbuf_2/buf_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                |                2 |              8 |         4.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/hub_0/inst/buf_0/buf_1/CE029_out                                                                                                                                                                                                                                 | system_i/trx_0/hub_0/inst/mbuf_2/buf_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/hub_0/inst/buf_0/buf_1/CE045_out                                                                                                                                                                                                                                 | system_i/trx_0/hub_0/inst/mbuf_2/buf_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/hub_0/inst/buf_0/buf_1/CE047_out                                                                                                                                                                                                                                 | system_i/trx_0/hub_0/inst/mbuf_2/buf_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/hub_0/inst/buf_0/buf_1/CE041_out                                                                                                                                                                                                                                 | system_i/trx_0/hub_0/inst/mbuf_2/buf_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/hub_0/inst/buf_0/buf_1/CE038_out                                                                                                                                                                                                                                 | system_i/trx_0/hub_0/inst/mbuf_2/buf_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                |                2 |              8 |         4.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/hub_0/inst/buf_0/buf_1/CE036_out                                                                                                                                                                                                                                 | system_i/trx_0/hub_0/inst/mbuf_2/buf_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                |                2 |              8 |         4.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/hub_0/inst/buf_0/buf_1/CE034_out                                                                                                                                                                                                                                 | system_i/trx_0/hub_0/inst/mbuf_2/buf_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                |                2 |              8 |         4.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/hub_0/inst/buf_0/buf_1/int_data_reg_reg[33]_0                                                                                                                                                                                                                    | system_i/trx_0/hub_0/inst/mbuf_2/buf_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                |                3 |              8 |         2.67 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/hub_0/inst/buf_0/buf_1/CE027_out                                                                                                                                                                                                                                 | system_i/trx_0/hub_0/inst/mbuf_2/buf_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                |                2 |              8 |         4.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/hub_0/inst/buf_0/buf_1/CE032_out                                                                                                                                                                                                                                 | system_i/trx_0/hub_0/inst/mbuf_2/buf_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                |                2 |              8 |         4.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/hub_0/inst/buf_0/buf_1/CE025_out                                                                                                                                                                                                                                 | system_i/trx_0/hub_0/inst/mbuf_2/buf_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/hub_0/inst/buf_0/buf_1/CE023_out                                                                                                                                                                                                                                 | system_i/trx_0/hub_0/inst/mbuf_2/buf_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                |                2 |              8 |         4.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/hub_0/inst/buf_0/buf_1/CE019_out                                                                                                                                                                                                                                 | system_i/trx_0/hub_0/inst/mbuf_2/buf_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                |                2 |              8 |         4.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/hub_0/inst/buf_0/buf_1/CE016_out                                                                                                                                                                                                                                 | system_i/trx_0/hub_0/inst/mbuf_2/buf_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                |                2 |              8 |         4.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/rx_0/fp_0/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                                                                              | system_i/trx_0/rx_0/fp_0/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ZERO_DET_CC_1/CHAIN_GEN[7].CARRYS_DEL.NEED_DEL.CARRYS_FD_0                                                                                                 |                2 |              8 |         4.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/hub_0/inst/buf_0/buf_1/CE0                                                                                                                                                                                                                                       | system_i/trx_0/hub_0/inst/mbuf_2/buf_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/hub_0/inst/buf_0/buf_1/CE050_out                                                                                                                                                                                                                                 | system_i/trx_1/hub_0/inst/mbuf_0/buf_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                |                2 |              8 |         4.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/hub_0/inst/buf_0/buf_1/CE027_out                                                                                                                                                                                                                                 | system_i/trx_1/hub_0/inst/mbuf_0/buf_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                |                2 |              8 |         4.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/hub_0/inst/buf_0/buf_1/CE029_out                                                                                                                                                                                                                                 | system_i/trx_1/hub_0/inst/mbuf_0/buf_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                |                2 |              8 |         4.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/hub_0/inst/buf_0/buf_1/CE025_out                                                                                                                                                                                                                                 | system_i/trx_1/hub_0/inst/mbuf_0/buf_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/hub_0/inst/buf_0/buf_1/CE034_out                                                                                                                                                                                                                                 | system_i/trx_1/hub_0/inst/mbuf_0/buf_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                |                3 |              8 |         2.67 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/hub_0/inst/buf_0/buf_1/CE036_out                                                                                                                                                                                                                                 | system_i/trx_1/hub_0/inst/mbuf_0/buf_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                |                2 |              8 |         4.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/hub_0/inst/buf_0/buf_1/CE038_out                                                                                                                                                                                                                                 | system_i/trx_1/hub_0/inst/mbuf_0/buf_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                |                2 |              8 |         4.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/hub_0/inst/buf_0/buf_1/CE041_out                                                                                                                                                                                                                                 | system_i/trx_1/hub_0/inst/mbuf_0/buf_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/hub_0/inst/buf_0/buf_1/CE043_out                                                                                                                                                                                                                                 | system_i/trx_1/hub_0/inst/mbuf_0/buf_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/hub_0/inst/buf_0/buf_1/CE045_out                                                                                                                                                                                                                                 | system_i/trx_1/hub_0/inst/mbuf_0/buf_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                |                2 |              8 |         4.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/hub_0/inst/buf_0/buf_1/CE023_out                                                                                                                                                                                                                                 | system_i/trx_1/hub_0/inst/mbuf_0/buf_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                |                2 |              8 |         4.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/hub_0/inst/buf_0/buf_1/CE047_out                                                                                                                                                                                                                                 | system_i/trx_1/hub_0/inst/mbuf_0/buf_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/hub_0/inst/buf_0/buf_1/CE019_out                                                                                                                                                                                                                                 | system_i/trx_1/hub_0/inst/mbuf_0/buf_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                |                3 |              8 |         2.67 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/hub_0/inst/buf_0/buf_1/CE050_out                                                                                                                                                                                                                                 | system_i/trx_0/hub_0/inst/mbuf_2/buf_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/hub_0/inst/buf_0/buf_1/CE052_out                                                                                                                                                                                                                                 | system_i/trx_1/hub_0/inst/mbuf_0/buf_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                |                2 |              8 |         4.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/hub_0/inst/buf_0/buf_1/CE016_out                                                                                                                                                                                                                                 | system_i/trx_1/hub_0/inst/mbuf_0/buf_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/hub_0/inst/buf_0/buf_1/CE054_out                                                                                                                                                                                                                                 | system_i/trx_1/hub_0/inst/mbuf_0/buf_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                |                4 |              8 |         2.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/hub_0/inst/buf_0/buf_1/CE056_out                                                                                                                                                                                                                                 | system_i/trx_1/hub_0/inst/mbuf_0/buf_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/hub_0/inst/buf_0/buf_1/CE0                                                                                                                                                                                                                                       | system_i/trx_1/hub_0/inst/mbuf_0/buf_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                |                2 |              8 |         4.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/hub_0/inst/buf_0/buf_1/int_data_reg_reg[33]_0                                                                                                                                                                                                                    | system_i/trx_1/hub_0/inst/mbuf_0/buf_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                |                2 |              8 |         4.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/rx_0/fp_0/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                                                                              | system_i/trx_1/rx_0/fp_0/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ZERO_DET_CC_1/CHAIN_GEN[7].CARRYS_DEL.NEED_DEL.CARRYS_FD_0                                                                                                 |                1 |              8 |         8.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/hub_0/inst/buf_0/buf_1/CE032_out                                                                                                                                                                                                                                 | system_i/trx_1/hub_0/inst/mbuf_0/buf_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                |                2 |              8 |         4.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/hub_0/inst/buf_0/buf_1/CE056_out                                                                                                                                                                                                                                 | system_i/trx_0/hub_0/inst/mbuf_2/buf_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/hub_0/inst/buf_0/buf_1/CE054_out                                                                                                                                                                                                                                 | system_i/trx_0/hub_0/inst/mbuf_2/buf_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                |                2 |              8 |         4.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/hub_0/inst/buf_0/buf_1/CE052_out                                                                                                                                                                                                                                 | system_i/trx_0/hub_0/inst/mbuf_2/buf_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                |                2 |              8 |         4.00 |
|  system_i/ps_0/inst/FCLK_CLK0 | system_i/gpio_0/inst/p_0_in                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  system_i/ps_0/inst/FCLK_CLK0 | system_i/gpio_1/gpio[0]                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  system_i/ps_0/inst/FCLK_CLK0 | system_i/iic_0/inst/int_cntr_reg                                                                                                                                                                                                                                                |                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  system_i/pll_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                 | system_i/fifo_0/inst/fifo_0/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                     |                4 |              8 |         2.00 |
|  system_i/pll_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                 | system_i/fifo_1/inst/fifo_0/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                     |                2 |              8 |         4.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/spi_1/inst/int_cntr_reg[2]_i_2_n_0                                                                                                                                                                                                                                     | system_i/spi_1/inst/p_0_in                                                                                                                                                                                                |                3 |              9 |         3.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/spi_0/inst/int_cntr_reg[2]_i_2_n_0                                                                                                                                                                                                                                     | system_i/spi_0/inst/p_0_in                                                                                                                                                                                                |                3 |              9 |         3.00 |
|  system_i/pll_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                 | system_i/trx_1/hub_0/inst/mbuf_0/buf_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                |                4 |             10 |         2.50 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[3].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[3][11]_i_2__0_n_0                   |                                                                                                                                                                                                                           |                2 |             12 |         6.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[3].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[3][11]_i_2_n_0                      | system_i/trx_0/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[3].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/sclr_int                   |                2 |             12 |         6.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[3].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[3][11]_i_2_n_0                      |                                                                                                                                                                                                                           |                2 |             12 |         6.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[2].g_sym_data.g_sym_data_casc.i_data_sym_casc_dly/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][11]_i_1__4_n_0 | system_i/trx_0/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[2].g_sym_data.g_sym_data_casc.i_data_sym_casc_dly/g_buff.i_buff/sclr_int |                2 |             12 |         6.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[3].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[3][11]_i_2__0_n_0                   | system_i/trx_1/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[3].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/sclr_int                   |                2 |             12 |         6.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[2].g_sym_data.g_sym_data_casc.i_data_sym_casc_dly/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][11]_i_1__4_n_0 |                                                                                                                                                                                                                           |                3 |             12 |         4.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[2].g_data.i_data_casc_dly/g_buff.i_buff/gen_reg.d_reg[11]_i_2__1_n_0                                                           | system_i/trx_1/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[2].g_data.i_data_casc_dly/g_buff.i_buff/sclr_int                         |                2 |             12 |         6.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[1].g_sym_data.g_sym_data_casc.i_data_sym_casc_dly/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][11]_i_1__3_n_0 | system_i/trx_0/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[1].g_sym_data.g_sym_data_casc.i_data_sym_casc_dly/g_buff.i_buff/sclr_int |                2 |             12 |         6.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[1].g_sym_data.g_sym_data_casc.i_data_sym_casc_dly/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][11]_i_1__3_n_0 |                                                                                                                                                                                                                           |                3 |             12 |         4.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[3].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[3][11]_i_2__0_n_0                   |                                                                                                                                                                                                                           |                2 |             12 |         6.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[0].g_sym_data.g_sym_data_casc.i_data_sym_casc_dly/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][11]_i_1__2_n_0 | system_i/trx_0/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[0].g_sym_data.g_sym_data_casc.i_data_sym_casc_dly/g_buff.i_buff/sclr_int |                2 |             12 |         6.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[0].g_sym_data.g_sym_data_casc.i_data_sym_casc_dly/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][11]_i_1__2_n_0 |                                                                                                                                                                                                                           |                5 |             12 |         2.40 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[2].g_sym_data.g_sym_data_casc.i_data_sym_casc_dly/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][11]_i_1__1_n_0 | system_i/trx_0/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[2].g_sym_data.g_sym_data_casc.i_data_sym_casc_dly/g_buff.i_buff/sclr_int |                2 |             12 |         6.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[2].g_sym_data.g_sym_data_casc.i_data_sym_casc_dly/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][11]_i_1__1_n_0 |                                                                                                                                                                                                                           |                3 |             12 |         4.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[1].g_sym_data.g_sym_data_casc.i_data_sym_casc_dly/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][11]_i_1__0_n_0 | system_i/trx_0/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[1].g_sym_data.g_sym_data_casc.i_data_sym_casc_dly/g_buff.i_buff/sclr_int |                3 |             12 |         4.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[1].g_sym_data.g_sym_data_casc.i_data_sym_casc_dly/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][11]_i_1__0_n_0 |                                                                                                                                                                                                                           |                3 |             12 |         4.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_sym_data.g_sym_data_casc.i_data_sym_casc_dly/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][11]_i_1_n_0    | system_i/trx_0/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_sym_data.g_sym_data_casc.i_data_sym_casc_dly/g_buff.i_buff/sclr_int |                2 |             12 |         6.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_sym_data.g_sym_data_casc.i_data_sym_casc_dly/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][11]_i_1_n_0    |                                                                                                                                                                                                                           |                2 |             12 |         6.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[2].g_data.i_data_casc_dly/g_buff.i_buff/gen_reg.d_reg[11]_i_2__4_n_0                                                           | system_i/trx_0/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[2].g_data.i_data_casc_dly/g_buff.i_buff/sclr_int                         |                3 |             12 |         4.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[1].g_data.i_data_casc_dly/g_buff.i_buff/gen_reg.d_reg[11]_i_2__3_n_0                                                           | system_i/trx_0/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[1].g_data.i_data_casc_dly/g_buff.i_buff/sclr_int                         |                2 |             12 |         6.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/hub_0/inst/buf_2/int_bready_wire                                                                                                                                                                                                                                 |                                                                                                                                                                                                                           |                2 |             12 |         6.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[0].g_data.i_data_casc_dly/g_buff.i_buff/gen_reg.d_reg[11]_i_2__2_n_0                                                           | system_i/trx_0/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[0].g_data.i_data_casc_dly/g_buff.i_buff/sclr_int                         |                2 |             12 |         6.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/hub_0/inst/buf_2/int_bready_wire                                                                                                                                                                                                                                 |                                                                                                                                                                                                                           |                3 |             12 |         4.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[2].g_data.i_data_casc_dly/g_buff.i_buff/gen_reg.d_reg[11]_i_2__1_n_0                                                           | system_i/trx_0/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[2].g_data.i_data_casc_dly/g_buff.i_buff/sclr_int                         |                4 |             12 |         3.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[1].g_data.i_data_casc_dly/g_buff.i_buff/gen_reg.d_reg[11]_i_2__0_n_0                                                           | system_i/trx_0/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[1].g_data.i_data_casc_dly/g_buff.i_buff/sclr_int                         |                5 |             12 |         2.40 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_data.i_data_casc_dly/g_buff.i_buff/gen_reg.d_reg[11]_i_2_n_0                                                              | system_i/trx_0/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_data.i_data_casc_dly/g_buff.i_buff/sclr_int                         |                2 |             12 |         6.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[0].g_data.i_data_casc_dly/g_buff.i_buff/gen_reg.d_reg[11]_i_2__2_n_0                                                           | system_i/trx_1/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[0].g_data.i_data_casc_dly/g_buff.i_buff/sclr_int                         |                2 |             12 |         6.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[3].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[3][11]_i_2__0_n_0                   | system_i/trx_0/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[3].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/sclr_int                   |                2 |             12 |         6.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[1].g_data.i_data_casc_dly/g_buff.i_buff/gen_reg.d_reg[11]_i_2__3_n_0                                                           | system_i/trx_1/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[1].g_data.i_data_casc_dly/g_buff.i_buff/sclr_int                         |                3 |             12 |         4.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[2].g_data.i_data_casc_dly/g_buff.i_buff/gen_reg.d_reg[11]_i_2__4_n_0                                                           | system_i/trx_1/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[2].g_data.i_data_casc_dly/g_buff.i_buff/sclr_int                         |                3 |             12 |         4.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[1].g_data.i_data_casc_dly/g_buff.i_buff/gen_reg.d_reg[11]_i_2__0_n_0                                                           | system_i/trx_1/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[1].g_data.i_data_casc_dly/g_buff.i_buff/sclr_int                         |                3 |             12 |         4.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_data.i_data_casc_dly/g_buff.i_buff/gen_reg.d_reg[11]_i_2_n_0                                                              | system_i/trx_1/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_data.i_data_casc_dly/g_buff.i_buff/sclr_int                         |                6 |             12 |         2.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_sym_data.g_sym_data_casc.i_data_sym_casc_dly/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][11]_i_1_n_0    |                                                                                                                                                                                                                           |                2 |             12 |         6.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_sym_data.g_sym_data_casc.i_data_sym_casc_dly/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][11]_i_1_n_0    | system_i/trx_1/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_sym_data.g_sym_data_casc.i_data_sym_casc_dly/g_buff.i_buff/sclr_int |                4 |             12 |         3.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[1].g_sym_data.g_sym_data_casc.i_data_sym_casc_dly/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][11]_i_1__0_n_0 |                                                                                                                                                                                                                           |                2 |             12 |         6.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[1].g_sym_data.g_sym_data_casc.i_data_sym_casc_dly/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][11]_i_1__0_n_0 | system_i/trx_1/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[1].g_sym_data.g_sym_data_casc.i_data_sym_casc_dly/g_buff.i_buff/sclr_int |                2 |             12 |         6.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[2].g_sym_data.g_sym_data_casc.i_data_sym_casc_dly/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][11]_i_1__1_n_0 |                                                                                                                                                                                                                           |                2 |             12 |         6.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[0].g_sym_data.g_sym_data_casc.i_data_sym_casc_dly/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][11]_i_1__2_n_0 |                                                                                                                                                                                                                           |                3 |             12 |         4.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[2].g_sym_data.g_sym_data_casc.i_data_sym_casc_dly/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][11]_i_1__1_n_0 | system_i/trx_1/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[2].g_sym_data.g_sym_data_casc.i_data_sym_casc_dly/g_buff.i_buff/sclr_int |                2 |             12 |         6.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[0].g_sym_data.g_sym_data_casc.i_data_sym_casc_dly/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][11]_i_1__2_n_0 | system_i/trx_1/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[0].g_sym_data.g_sym_data_casc.i_data_sym_casc_dly/g_buff.i_buff/sclr_int |                4 |             12 |         3.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[1].g_sym_data.g_sym_data_casc.i_data_sym_casc_dly/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][11]_i_1__3_n_0 |                                                                                                                                                                                                                           |                3 |             12 |         4.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[3].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[3][11]_i_2_n_0                      | system_i/trx_1/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[3].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/sclr_int                   |                2 |             12 |         6.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[3].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[3][11]_i_2_n_0                      |                                                                                                                                                                                                                           |                2 |             12 |         6.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[1].g_sym_data.g_sym_data_casc.i_data_sym_casc_dly/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][11]_i_1__3_n_0 | system_i/trx_1/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[1].g_sym_data.g_sym_data_casc.i_data_sym_casc_dly/g_buff.i_buff/sclr_int |                4 |             12 |         3.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[2].g_sym_data.g_sym_data_casc.i_data_sym_casc_dly/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][11]_i_1__4_n_0 | system_i/trx_1/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[2].g_sym_data.g_sym_data_casc.i_data_sym_casc_dly/g_buff.i_buff/sclr_int |                5 |             12 |         2.40 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[2].g_sym_data.g_sym_data_casc.i_data_sym_casc_dly/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[0][11]_i_1__4_n_0 |                                                                                                                                                                                                                           |                3 |             12 |         4.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/tx_0/cic_0/U0/i_synth/interpolator.interpolation_filter/rate_we_i                                                                                                                                                                                                | system_i/trx_0/tx_0/cic_0/U0/i_synth/reset                                                                                                                                                                                |                2 |             14 |         7.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/tx_0/cic_1/U0/i_synth/interpolator.interpolation_filter/ip_rate_cnt                                                                                                                                                                                              | system_i/trx_0/tx_0/cic_1/U0/i_synth/interpolator.interpolation_filter/ip_rate_cnt[13]_i_1_n_0                                                                                                                            |                5 |             14 |         2.80 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/tx_0/cic_1/U0/i_synth/interpolator.interpolation_filter/op_rate_max                                                                                                                                                                                              | system_i/trx_0/tx_0/cic_1/U0/i_synth/interpolator.interpolation_filter/rate_cnt[13]_i_1_n_0                                                                                                                               |                5 |             14 |         2.80 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/tx_0/cic_1/U0/i_synth/interpolator.interpolation_filter/rate_we_i                                                                                                                                                                                                | system_i/trx_0/tx_0/cic_1/U0/i_synth/reset                                                                                                                                                                                |                3 |             14 |         4.67 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/rx_0/cic_0/U0/i_synth/decimator.decimation_filter/rate_we_i                                                                                                                                                                                                      | system_i/trx_1/rx_0/cic_0/U0/i_synth/reset                                                                                                                                                                                |                2 |             14 |         7.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/rx_0/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[5].gen_unfolded.int_comb_stage/gen_nd_out_dly/gen_rtl.gen_dly.gen_regs.delay_bus_reg[1]_1                                                                                                       | system_i/trx_1/rx_0/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[5].gen_unfolded.int_comb_stage/gen_nd_out_dly/SR[0]                                                                                       |                5 |             14 |         2.80 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/rx_0/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[5].gen_unfolded.int_comb_stage/gen_nd_out_dly/gen_rtl.gen_dly.gen_regs.delay_bus_reg[1]_1                                                                                                       | system_i/trx_1/rx_0/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[5].gen_unfolded.int_comb_stage/gen_nd_out_dly/SR[0]                                                                                       |                5 |             14 |         2.80 |
|  system_i/ps_0/inst/FCLK_CLK0 | system_i/iic_0/inst/int_cntr_reg[13]_i_1_n_0                                                                                                                                                                                                                                    | system_i/iic_0/inst/int_cntr_reg                                                                                                                                                                                          |                5 |             14 |         2.80 |
|  system_i/pll_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                 | system_i/trx_0/rx_0/fifo_0/inst/fifo_0/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                                         |                4 |             14 |         3.50 |
|  system_i/pll_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                 | system_i/trx_0/hub_0/inst/mbuf_2/buf_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                |                8 |             14 |         1.75 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/rx_0/cic_1/U0/i_synth/decimator.decimation_filter/rate_we_i                                                                                                                                                                                                      | system_i/trx_1/rx_0/cic_1/U0/i_synth/reset                                                                                                                                                                                |                3 |             14 |         4.67 |
|  system_i/pll_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                 | system_i/trx_1/rx_0/fifo_0/inst/fifo_0/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                                         |                4 |             14 |         3.50 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/tx_0/cic_0/U0/i_synth/interpolator.interpolation_filter/ip_rate_cnt                                                                                                                                                                                              | system_i/trx_0/tx_0/cic_0/U0/i_synth/interpolator.interpolation_filter/ip_rate_cnt[13]_i_1_n_0                                                                                                                            |                5 |             14 |         2.80 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/tx_0/cic_0/U0/i_synth/interpolator.interpolation_filter/ip_rate_cnt                                                                                                                                                                                              | system_i/trx_1/tx_0/cic_0/U0/i_synth/interpolator.interpolation_filter/ip_rate_cnt[13]_i_1_n_0                                                                                                                            |                5 |             14 |         2.80 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/rx_0/cic_0/U0/i_synth/decimator.decimation_filter/rate_we_i                                                                                                                                                                                                      | system_i/trx_0/rx_0/cic_0/U0/i_synth/reset                                                                                                                                                                                |                3 |             14 |         4.67 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/rx_0/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[5].gen_unfolded.int_comb_stage/gen_nd_out_dly/gen_rtl.gen_dly.gen_regs.delay_bus_reg[1]_1                                                                                                       | system_i/trx_0/rx_0/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[5].gen_unfolded.int_comb_stage/gen_nd_out_dly/SR[0]                                                                                       |                5 |             14 |         2.80 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/rx_0/cic_1/U0/i_synth/decimator.decimation_filter/rate_we_i                                                                                                                                                                                                      | system_i/trx_0/rx_0/cic_1/U0/i_synth/reset                                                                                                                                                                                |                5 |             14 |         2.80 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/tx_0/cic_0/U0/i_synth/interpolator.interpolation_filter/op_rate_max                                                                                                                                                                                              | system_i/trx_1/tx_0/cic_0/U0/i_synth/interpolator.interpolation_filter/rate_cnt[13]_i_1_n_0                                                                                                                               |                5 |             14 |         2.80 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/tx_0/cic_0/U0/i_synth/interpolator.interpolation_filter/rate_we_i                                                                                                                                                                                                | system_i/trx_1/tx_0/cic_0/U0/i_synth/reset                                                                                                                                                                                |                3 |             14 |         4.67 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/tx_0/cic_1/U0/i_synth/interpolator.interpolation_filter/ip_rate_cnt                                                                                                                                                                                              | system_i/trx_1/tx_0/cic_1/U0/i_synth/interpolator.interpolation_filter/ip_rate_cnt[13]_i_1_n_0                                                                                                                            |                5 |             14 |         2.80 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/tx_0/cic_1/U0/i_synth/interpolator.interpolation_filter/op_rate_max                                                                                                                                                                                              | system_i/trx_1/tx_0/cic_1/U0/i_synth/interpolator.interpolation_filter/rate_cnt[13]_i_1_n_0                                                                                                                               |                5 |             14 |         2.80 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/rx_0/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[5].gen_unfolded.int_comb_stage/gen_nd_out_dly/gen_rtl.gen_dly.gen_regs.delay_bus_reg[1]_1                                                                                                       | system_i/trx_0/rx_0/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[5].gen_unfolded.int_comb_stage/gen_nd_out_dly/SR[0]                                                                                       |                5 |             14 |         2.80 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/tx_0/cic_1/U0/i_synth/interpolator.interpolation_filter/rate_we_i                                                                                                                                                                                                | system_i/trx_1/tx_0/cic_1/U0/i_synth/reset                                                                                                                                                                                |                2 |             14 |         7.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/tx_0/cic_0/U0/i_synth/interpolator.interpolation_filter/op_rate_max                                                                                                                                                                                              | system_i/trx_0/tx_0/cic_0/U0/i_synth/interpolator.interpolation_filter/rate_cnt[13]_i_1_n_0                                                                                                                               |                5 |             14 |         2.80 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/tx_0/fp_0/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                                                                              | system_i/trx_0/tx_0/fp_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[22]_i_1_n_0                                                                                      |                2 |             15 |         7.50 |
|  system_i/ps_0/inst/FCLK_CLK0 | system_i/iic_0/inst/p_3_out[15]                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                           |                5 |             15 |         3.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/tx_0/fp_0/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                                                                              | system_i/trx_1/tx_0/fp_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[22]_i_1_n_0                                                                                      |                3 |             15 |         5.00 |
|  system_i/ps_0/inst/FCLK_CLK0 | system_i/iic_0/inst/p_3_out[31]                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                           |                5 |             15 |         3.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/hub_0/inst/buf_4/int_rready_wire                                                                                                                                                                                                                                 |                                                                                                                                                                                                                           |                3 |             15 |         5.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/hub_0/inst/buf_4/int_rready_wire                                                                                                                                                                                                                                 |                                                                                                                                                                                                                           |                3 |             15 |         5.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/spi_1/inst/int_data_reg[15]_i_1_n_0                                                                                                                                                                                                                                    |                                                                                                                                                                                                                           |                5 |             16 |         3.20 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/rx_0/fir_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/p_1_in                                                                                                                                                                                       | system_i/trx_0/rx_0/fir_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/sclr_int                                                                                                                               |                4 |             16 |         4.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/rx_0/fir_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/p_1_in                                                                                                                                                                                       | system_i/trx_1/rx_0/fir_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/sclr_int                                                                                                                               |                4 |             16 |         4.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/rx_0/fir_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[3].g_wrap_buff.i_data_wrap_buff/i_mem_allign/E[0]                                                                                    | system_i/trx_1/rx_0/fir_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[3].g_wrap_buff.i_data_wrap_buff/i_old_data_clred_dly/SR[0]                     |                4 |             16 |         4.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/rx_0/fir_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[3].g_wrap_buff.i_data_wrap_buff/i_mem_allign/E[0]                                                                                    | system_i/trx_1/rx_0/fir_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[3].g_wrap_buff.i_data_wrap_buff/i_old_data_clred_dly/SR[0]                     |                2 |             16 |         8.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/rx_0/fir_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[3].g_wrap_buff.i_data_wrap_buff/i_mem_allign/E[0]                                                                                    | system_i/trx_0/rx_0/fir_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[3].g_wrap_buff.i_data_wrap_buff/i_old_data_clred_dly/SR[0]                     |                3 |             16 |         5.33 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/rx_0/fir_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[3].g_wrap_buff.i_data_wrap_buff/i_mem_allign/E[0]                                                                                    | system_i/trx_0/rx_0/fir_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[3].g_wrap_buff.i_data_wrap_buff/i_old_data_clred_dly/SR[0]                     |                3 |             16 |         5.33 |
|  system_i/pll_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                 | system_i/trx_1/tx_0/rate_0/inst/p_0_in                                                                                                                                                                                    |                4 |             17 |         4.25 |
|  system_i/pll_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                 | system_i/trx_1/tx_0/rate_1/inst/p_0_in                                                                                                                                                                                    |                6 |             17 |         2.83 |
|  system_i/pll_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                 | system_i/trx_0/tx_0/rate_0/inst/p_0_in                                                                                                                                                                                    |                3 |             17 |         5.67 |
|  system_i/pll_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                 | system_i/trx_0/tx_0/rate_1/inst/p_0_in                                                                                                                                                                                    |                4 |             17 |         4.25 |
|  system_i/pll_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                 | system_i/trx_0/rx_0/rate_1/inst/p_0_in                                                                                                                                                                                    |                4 |             17 |         4.25 |
|  system_i/pll_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                 | system_i/trx_0/rx_0/rate_0/inst/p_0_in                                                                                                                                                                                    |                5 |             17 |         3.40 |
|  system_i/pll_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                 | system_i/trx_1/rx_0/rate_1/inst/p_0_in                                                                                                                                                                                    |                4 |             17 |         4.25 |
|  system_i/pll_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                 | system_i/trx_1/rx_0/rate_0/inst/p_0_in                                                                                                                                                                                    |                5 |             17 |         3.40 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/hub_0/inst/buf_0/buf_0/int_ready_reg_reg_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                           |                5 |             19 |         3.80 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/hub_0/inst/buf_0/buf_0/int_ready_reg_reg_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                           |                3 |             19 |         6.33 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/hub_0/inst/buf_1/buf_1/E[0]                                                                                                                                                                                                                                      |                                                                                                                                                                                                                           |                5 |             19 |         3.80 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/hub_0/inst/buf_1/buf_1/E[0]                                                                                                                                                                                                                                      |                                                                                                                                                                                                                           |                5 |             19 |         3.80 |
|  system_i/pll_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                 | system_i/trx_0/tx_0/fifo_0/inst/fifo_0/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                          |                9 |             20 |         2.22 |
|  system_i/pll_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                 | system_i/trx_1/tx_0/fifo_0/inst/fifo_0/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                          |                8 |             20 |         2.50 |
|  system_i/pll_0/inst/clk_out1 | system_i/fifo_0/inst/fifo_0/xpm_fifo_base_inst/rdpp1_inst/FSM_onehot_gen_fwft.curr_fwft_state_reg[3]                                                                                                                                                                            | system_i/fifo_0/inst/fifo_0/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                     |                6 |             20 |         3.33 |
|  system_i/pll_0/inst/clk_out1 | system_i/fifo_0/inst/fifo_0/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                                                                                                                                                                    | system_i/fifo_0/inst/fifo_0/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                     |                7 |             20 |         2.86 |
|  system_i/pll_0/inst/clk_out1 | system_i/fifo_1/inst/fifo_0/xpm_fifo_base_inst/rdpp1_inst/FSM_onehot_gen_fwft.curr_fwft_state_reg[3]                                                                                                                                                                            | system_i/fifo_1/inst/fifo_0/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                     |                6 |             20 |         3.33 |
|  system_i/pll_0/inst/clk_out1 | system_i/fifo_1/inst/fifo_0/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                                                                                                                                                                    | system_i/fifo_1/inst/fifo_0/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                     |                6 |             20 |         3.33 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/rx_0/fp_0/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                                                                              | system_i/trx_0/rx_0/fp_0/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_0                                                                                                  |                5 |             22 |         4.40 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/rx_0/fp_0/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                                                                              | system_i/trx_1/rx_0/fp_0/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_0                                                                                                  |                5 |             22 |         4.40 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/hub_0/inst/buf_3/buf_0/int_ready_reg_reg_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                           |                5 |             23 |         4.60 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/hub_0/inst/buf_3/buf_1/int_ready_wire                                                                                                                                                                                                                            |                                                                                                                                                                                                                           |                7 |             23 |         3.29 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/tx_0/fp_0/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                                                                              | system_i/trx_1/tx_0/fp_0/inst/i_synth/i_nd_to_rdy/p_1_in[0]                                                                                                                                                               |                6 |             23 |         3.83 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/tx_0/fp_0/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                                                                              | system_i/trx_0/tx_0/fp_0/inst/i_synth/i_nd_to_rdy/p_1_in[0]                                                                                                                                                               |                7 |             23 |         3.29 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/hub_0/inst/buf_3/buf_1/int_ready_wire                                                                                                                                                                                                                            |                                                                                                                                                                                                                           |                7 |             23 |         3.29 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/hub_0/inst/buf_3/buf_0/int_ready_reg_reg_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                           |                5 |             23 |         4.60 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_mem_array[3].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[63]0                                                                   |                                                                                                                                                                                                                           |                6 |             24 |         4.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_mem_array[2].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[63]0                                                                   |                                                                                                                                                                                                                           |                7 |             24 |         3.43 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/tx_0/cic_1/U0/i_synth/interpolator.interpolation_filter/gen_prog_rate_op.gen_limited_precision.gen_nd_out/E[0]                                                                                                                                                   | system_i/trx_1/tx_0/cic_1/U0/i_synth/interpolator.interpolation_filter/RDY0                                                                                                                                               |                5 |             24 |         4.80 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/tx_0/cic_1/U0/i_synth/interpolator.interpolation_filter/data_in_reg0                                                                                                                                                                                             | system_i/trx_1/tx_0/cic_1/U0/i_synth/reset                                                                                                                                                                                |                5 |             24 |         4.80 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/tx_0/cic_0/U0/i_synth/interpolator.interpolation_filter/gen_prog_rate_op.gen_limited_precision.gen_nd_out/E[0]                                                                                                                                                   | system_i/trx_1/tx_0/cic_0/U0/i_synth/interpolator.interpolation_filter/RDY0                                                                                                                                               |                6 |             24 |         4.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/rx_0/cic_1/U0/i_synth/decimator.decimation_filter/data_in                                                                                                                                                                                                        | system_i/trx_1/rx_0/cic_1/U0/i_synth/reset                                                                                                                                                                                |                5 |             24 |         4.80 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_mem_array[1].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[63]0                                                                           |                                                                                                                                                                                                                           |                6 |             24 |         4.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[3].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[63]0                                                                           |                                                                                                                                                                                                                           |                6 |             24 |         4.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[1].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[63]0                                                                           |                                                                                                                                                                                                                           |                6 |             24 |         4.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[2].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[63]0                                                                   |                                                                                                                                                                                                                           |                6 |             24 |         4.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_mem_array[2].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[63]0                                                                           |                                                                                                                                                                                                                           |                7 |             24 |         3.43 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/tx_0/conv_1/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data[55]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                           |                4 |             24 |         6.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/tx_0/conv_1/inst/gen_upsizer_conversion.axisc_upsizer_0/p_0_in                                                                                                                                                                                                   |                                                                                                                                                                                                                           |                4 |             24 |         6.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/tx_0/conv_1/inst/gen_upsizer_conversion.axisc_upsizer_0/E[0]                                                                                                                                                                                                     | system_i/trx_1/tx_0/conv_1/inst/areset_r                                                                                                                                                                                  |                4 |             24 |         6.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[2].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[63]0                                                                           |                                                                                                                                                                                                                           |                6 |             24 |         4.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/rx_0/cic_0/U0/i_synth/decimator.decimation_filter/data_in                                                                                                                                                                                                        | system_i/trx_1/rx_0/cic_0/U0/i_synth/reset                                                                                                                                                                                |                5 |             24 |         4.80 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_mem_array[3].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[63]0                                                                           |                                                                                                                                                                                                                           |                6 |             24 |         4.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[63]0                                                                   |                                                                                                                                                                                                                           |                6 |             24 |         4.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/rx_0/fp_0/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_wr                                                                                                                                                                                     |                                                                                                                                                                                                                           |                7 |             24 |         3.43 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/rx_0/fp_0/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_12_in                                                                                                                                                                                       |                                                                                                                                                                                                                           |                7 |             24 |         3.43 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/rd_enable                                                                                                                                  |                                                                                                                                                                                                                           |                3 |             24 |         8.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_mem_array[2].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[63]0                                                                   |                                                                                                                                                                                                                           |                6 |             24 |         4.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_s_data_chan_fifo.i_s_data_chan_fifo/wr_enable                                                                                                                                        |                                                                                                                                                                                                                           |                3 |             24 |         8.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/rx_0/fir_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_m_data_chan_fifo.g_no_tready.m_axis_data_tdata_int0                                                                                                                                        | system_i/trx_1/rx_0/fir_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.i_latch_op/SR[0]                                                                                              |                6 |             24 |         4.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full                                                                                                                                   | system_i/trx_1/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_cntrl_srl_clear.i_cntrl_blank_mem/SR[0]                                                               |               12 |             24 |         2.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_latch_op_norm.i_sclr_pipe/wr_enable                                                                                                                         |                                                                                                                                                                                                                           |                3 |             24 |         8.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_mem_array[1].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[63]0                                                                   |                                                                                                                                                                                                                           |                7 |             24 |         3.43 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[63]0                                                                   |                                                                                                                                                                                                                           |                6 |             24 |         4.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/rx_0/fir_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/rd_enable                                                                                                                                        |                                                                                                                                                                                                                           |                3 |             24 |         8.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[1].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[63]0                                                                   |                                                                                                                                                                                                                           |                6 |             24 |         4.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/rx_0/fir_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.i_latch_op/wr_enable                                                                                                                                                |                                                                                                                                                                                                                           |                3 |             24 |         8.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[3].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[63]0                                                                   |                                                                                                                                                                                                                           |                6 |             24 |         4.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/tx_0/cic_0/U0/i_synth/interpolator.interpolation_filter/data_in_reg0                                                                                                                                                                                             | system_i/trx_1/tx_0/cic_0/U0/i_synth/reset                                                                                                                                                                                |                6 |             24 |         4.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_s_data_chan_fifo.i_s_data_chan_fifo/g_s_data_chan_fifo.rfd_int_ce                                                                                                                    |                                                                                                                                                                                                                           |                3 |             24 |         8.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[3].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[63]0                                                                           |                                                                                                                                                                                                                           |                6 |             24 |         4.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/rd_enable                                                                                                                                  |                                                                                                                                                                                                                           |                3 |             24 |         8.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/tx_0/cic_0/U0/i_synth/interpolator.interpolation_filter/data_in_reg0                                                                                                                                                                                             | system_i/trx_0/tx_0/cic_0/U0/i_synth/reset                                                                                                                                                                                |                5 |             24 |         4.80 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/tx_0/cic_1/U0/i_synth/interpolator.interpolation_filter/gen_prog_rate_op.gen_limited_precision.gen_nd_out/E[0]                                                                                                                                                   | system_i/trx_0/tx_0/cic_1/U0/i_synth/interpolator.interpolation_filter/RDY0                                                                                                                                               |                4 |             24 |         6.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full                                                                                                                                   | system_i/trx_0/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_cntrl_srl_clear.i_cntrl_blank_mem/SR[0]                                                               |               13 |             24 |         1.85 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/tx_0/cic_1/U0/i_synth/interpolator.interpolation_filter/data_in_reg0                                                                                                                                                                                             | system_i/trx_0/tx_0/cic_1/U0/i_synth/reset                                                                                                                                                                                |                4 |             24 |         6.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/tx_0/conv_1/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data[55]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                           |                4 |             24 |         6.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_latch_op_norm.i_sclr_pipe/wr_enable                                                                                                                         |                                                                                                                                                                                                                           |                3 |             24 |         8.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/tx_0/conv_1/inst/gen_upsizer_conversion.axisc_upsizer_0/p_0_in                                                                                                                                                                                                   |                                                                                                                                                                                                                           |                4 |             24 |         6.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/tx_0/conv_1/inst/gen_upsizer_conversion.axisc_upsizer_0/E[0]                                                                                                                                                                                                     | system_i/trx_0/tx_0/conv_1/inst/areset_r                                                                                                                                                                                  |                5 |             24 |         4.80 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_mem_array[3].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[63]0                                                                           |                                                                                                                                                                                                                           |                6 |             24 |         4.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_mem_array[3].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[63]0                                                                   |                                                                                                                                                                                                                           |                7 |             24 |         3.43 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/tx_0/cic_0/U0/i_synth/interpolator.interpolation_filter/gen_prog_rate_op.gen_limited_precision.gen_nd_out/E[0]                                                                                                                                                   | system_i/trx_0/tx_0/cic_0/U0/i_synth/interpolator.interpolation_filter/RDY0                                                                                                                                               |                4 |             24 |         6.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[63]0                                                                   |                                                                                                                                                                                                                           |                7 |             24 |         3.43 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[63]0                                                                   |                                                                                                                                                                                                                           |                6 |             24 |         4.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[1].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[63]0                                                                   |                                                                                                                                                                                                                           |                6 |             24 |         4.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[1].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[63]0                                                                           |                                                                                                                                                                                                                           |                6 |             24 |         4.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_mem_array[1].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[63]0                                                                   |                                                                                                                                                                                                                           |                6 |             24 |         4.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_mem_array[1].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[63]0                                                                           |                                                                                                                                                                                                                           |                6 |             24 |         4.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[2].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[63]0                                                                   |                                                                                                                                                                                                                           |                6 |             24 |         4.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[3].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[63]0                                                                   |                                                                                                                                                                                                                           |                6 |             24 |         4.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_mem_array[2].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[63]0                                                                           |                                                                                                                                                                                                                           |                6 |             24 |         4.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[2].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[63]0                                                                           |                                                                                                                                                                                                                           |                6 |             24 |         4.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/rx_0/fp_0/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_wr                                                                                                                                                                                     |                                                                                                                                                                                                                           |                6 |             24 |         4.00 |
|  system_i/pll_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                 | system_i/trx_0/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/sclr_int                                                                                                                         |               12 |             24 |         2.00 |
|  system_i/pll_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                 | system_i/trx_1/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/sclr_int                                                                                                                         |               10 |             24 |         2.40 |
|  system_i/pll_0/inst/clk_out1 | system_i/spi_0/inst/int_data_reg[23]_i_1_n_0                                                                                                                                                                                                                                    |                                                                                                                                                                                                                           |                7 |             24 |         3.43 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/rx_0/cic_0/U0/i_synth/decimator.decimation_filter/data_in                                                                                                                                                                                                        | system_i/trx_0/rx_0/cic_0/U0/i_synth/reset                                                                                                                                                                                |                4 |             24 |         6.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/rx_0/cic_1/U0/i_synth/decimator.decimation_filter/data_in                                                                                                                                                                                                        | system_i/trx_0/rx_0/cic_1/U0/i_synth/reset                                                                                                                                                                                |                4 |             24 |         6.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/rx_0/fir_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.i_latch_op/wr_enable                                                                                                                                                |                                                                                                                                                                                                                           |                3 |             24 |         8.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/rx_0/fir_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/rd_enable                                                                                                                                        |                                                                                                                                                                                                                           |                3 |             24 |         8.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_s_data_chan_fifo.i_s_data_chan_fifo/wr_enable                                                                                                                                        |                                                                                                                                                                                                                           |                3 |             24 |         8.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/rx_0/fir_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_m_data_chan_fifo.g_no_tready.m_axis_data_tdata_int0                                                                                                                                        | system_i/trx_0/rx_0/fir_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.i_latch_op/SR[0]                                                                                              |                6 |             24 |         4.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_s_data_chan_fifo.i_s_data_chan_fifo/g_s_data_chan_fifo.rfd_int_ce                                                                                                                    |                                                                                                                                                                                                                           |                3 |             24 |         8.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/rx_0/fp_0/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_12_in                                                                                                                                                                                       |                                                                                                                                                                                                                           |                7 |             24 |         3.43 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/tx_0/fifo_0/inst/fifo_0/xpm_fifo_base_inst/rdp_inst/gen_pntr_flags_cc.ram_empty_i_reg                                                                                                                                                                            | system_i/trx_1/tx_0/fifo_0/inst/fifo_0/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                          |                7 |             25 |         3.57 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/rx_0/fifo_0/inst/fifo_0/xpm_fifo_base_inst/rst_d1_inst/E[0]                                                                                                                                                                                                      | system_i/trx_1/rx_0/fifo_0/inst/fifo_0/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                          |                7 |             25 |         3.57 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/tx_0/fifo_0/inst/fifo_0/xpm_fifo_base_inst/rdp_inst/gen_pntr_flags_cc.ram_empty_i_reg                                                                                                                                                                            | system_i/trx_0/tx_0/fifo_0/inst/fifo_0/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                          |                7 |             25 |         3.57 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/rx_0/fifo_0/inst/fifo_0/xpm_fifo_base_inst/rst_d1_inst/E[0]                                                                                                                                                                                                      | system_i/trx_0/rx_0/fifo_0/inst/fifo_0/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                          |                7 |             25 |         3.57 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/rx_0/cic_0/U0/i_synth/decimator.decimation_filter/curr_rate                                                                                                                                                                                                      | system_i/trx_1/rx_0/cic_0/U0/i_synth/reset                                                                                                                                                                                |                9 |             27 |         3.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/rx_0/cic_0/U0/i_synth/decimator.decimation_filter/curr_rate                                                                                                                                                                                                      | system_i/trx_0/rx_0/cic_0/U0/i_synth/reset                                                                                                                                                                                |                8 |             27 |         3.38 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/rx_0/cic_1/U0/i_synth/decimator.decimation_filter/curr_rate                                                                                                                                                                                                      | system_i/trx_0/rx_0/cic_1/U0/i_synth/reset                                                                                                                                                                                |                7 |             27 |         3.86 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/rx_0/fifo_0/inst/fifo_0/xpm_fifo_base_inst/rdp_inst/ram_rd_en_i                                                                                                                                                                                                  | system_i/trx_0/rx_0/fifo_0/inst/fifo_0/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                          |                8 |             27 |         3.38 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/tx_0/fifo_0/inst/fifo_0/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                                                                | system_i/trx_0/tx_0/fifo_0/inst/fifo_0/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                          |                8 |             27 |         3.38 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/rx_0/cic_1/U0/i_synth/decimator.decimation_filter/curr_rate                                                                                                                                                                                                      | system_i/trx_1/rx_0/cic_1/U0/i_synth/reset                                                                                                                                                                                |                8 |             27 |         3.38 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/rx_0/fifo_0/inst/fifo_0/xpm_fifo_base_inst/rdp_inst/ram_rd_en_i                                                                                                                                                                                                  | system_i/trx_1/rx_0/fifo_0/inst/fifo_0/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                          |                8 |             27 |         3.38 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/tx_0/fifo_0/inst/fifo_0/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                                                                | system_i/trx_1/tx_0/fifo_0/inst/fifo_0/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                          |                8 |             27 |         3.38 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/tx_0/cic_0/U0/i_synth/interpolator.interpolation_filter/curr_rate                                                                                                                                                                                                | system_i/trx_0/tx_0/cic_0/U0/i_synth/reset                                                                                                                                                                                |                8 |             28 |         3.50 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/tx_0/cic_1/U0/i_synth/interpolator.interpolation_filter/curr_rate                                                                                                                                                                                                | system_i/trx_0/tx_0/cic_1/U0/i_synth/reset                                                                                                                                                                                |                7 |             28 |         4.00 |
|  system_i/pll_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                 | system_i/dac_0/inst/int_data_a_reg[13]_i_1_n_0                                                                                                                                                                            |                9 |             28 |         3.11 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/tx_0/cic_0/U0/i_synth/interpolator.interpolation_filter/curr_rate                                                                                                                                                                                                | system_i/trx_1/tx_0/cic_0/U0/i_synth/reset                                                                                                                                                                                |                7 |             28 |         4.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/tx_0/cic_1/U0/i_synth/interpolator.interpolation_filter/curr_rate                                                                                                                                                                                                | system_i/trx_1/tx_0/cic_1/U0/i_synth/reset                                                                                                                                                                                |                5 |             28 |         5.60 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/tx_0/cic_1/U0/i_synth/interpolator.interpolation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.gen_en_dly/en_dly                                                                                                       |                                                                                                                                                                                                                           |                4 |             29 |         7.25 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/tx_0/cic_0/U0/i_synth/interpolator.interpolation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.gen_en_dly/en_dly                                                                                                       |                                                                                                                                                                                                                           |                4 |             29 |         7.25 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/tx_0/cic_0/U0/i_synth/interpolator.interpolation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.gen_en_dly/en_dly                                                                                                       | system_i/trx_0/tx_0/cic_0/U0/i_synth/interpolator.interpolation_filter/sclr_int                                                                                                                                           |               16 |             29 |         1.81 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/tx_0/cic_0/U0/i_synth/interpolator.interpolation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.gen_en_dly/E[0]                                                                                                         | system_i/trx_0/tx_0/cic_0/U0/i_synth/interpolator.interpolation_filter/sclr_int                                                                                                                                           |                4 |             29 |         7.25 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/tx_0/cic_1/U0/i_synth/interpolator.interpolation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.gen_en_dly/en_dly                                                                                                       |                                                                                                                                                                                                                           |                4 |             29 |         7.25 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/tx_0/cic_1/U0/i_synth/interpolator.interpolation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.gen_en_dly/en_dly                                                                                                       | system_i/trx_0/tx_0/cic_1/U0/i_synth/interpolator.interpolation_filter/sclr_int                                                                                                                                           |               11 |             29 |         2.64 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/tx_0/cic_1/U0/i_synth/interpolator.interpolation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.gen_en_dly/E[0]                                                                                                         | system_i/trx_0/tx_0/cic_1/U0/i_synth/interpolator.interpolation_filter/sclr_int                                                                                                                                           |                4 |             29 |         7.25 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/tx_0/cic_0/U0/i_synth/interpolator.interpolation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.gen_en_dly/en_dly                                                                                                       |                                                                                                                                                                                                                           |                4 |             29 |         7.25 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/tx_0/cic_0/U0/i_synth/interpolator.interpolation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.gen_en_dly/en_dly                                                                                                       | system_i/trx_1/tx_0/cic_0/U0/i_synth/interpolator.interpolation_filter/sclr_int                                                                                                                                           |               14 |             29 |         2.07 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/tx_0/cic_0/U0/i_synth/interpolator.interpolation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.gen_en_dly/E[0]                                                                                                         | system_i/trx_1/tx_0/cic_0/U0/i_synth/interpolator.interpolation_filter/sclr_int                                                                                                                                           |                4 |             29 |         7.25 |
|  system_i/pll_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                 | system_i/trx_1/tx_0/cic_1/U0/i_synth/interpolator.interpolation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_nd_out_dly/gen_sclr_int.sclr_int_reg                                                              |               10 |             29 |         2.90 |
|  system_i/pll_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                 | system_i/trx_0/rx_0/fir_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.i_cntrl_wrap_buff_re/Q[0]                                                                                     |               10 |             29 |         2.90 |
|  system_i/pll_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                 | system_i/trx_0/tx_0/cic_0/U0/i_synth/interpolator.interpolation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_nd_out_dly/gen_sclr_int.sclr_int_reg                                                              |                7 |             29 |         4.14 |
|  system_i/pll_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                 | system_i/trx_1/tx_0/cic_0/U0/i_synth/interpolator.interpolation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_nd_out_dly/gen_sclr_int.sclr_int_reg                                                              |               10 |             29 |         2.90 |
|  system_i/pll_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                 | system_i/trx_1/rx_0/fir_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.i_cntrl_wrap_buff_re/Q[0]                                                                                     |               14 |             29 |         2.07 |
|  system_i/pll_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                 | system_i/trx_0/tx_0/cic_1/U0/i_synth/interpolator.interpolation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_nd_out_dly/gen_sclr_int.sclr_int_reg                                                              |               11 |             29 |         2.64 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/tx_0/cic_1/U0/i_synth/interpolator.interpolation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.gen_en_dly/E[0]                                                                                                         | system_i/trx_1/tx_0/cic_1/U0/i_synth/interpolator.interpolation_filter/sclr_int                                                                                                                                           |                4 |             29 |         7.25 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/tx_0/cic_1/U0/i_synth/interpolator.interpolation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.gen_en_dly/en_dly                                                                                                       | system_i/trx_1/tx_0/cic_1/U0/i_synth/interpolator.interpolation_filter/sclr_int                                                                                                                                           |               15 |             29 |         1.93 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/rx_0/conv_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r1_data[31]_i_1_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                           |                8 |             32 |         4.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/rx_0/fir_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_cntrl_signals[6].g_others.i_delay/D[0]                                                                                                                            | system_i/trx_0/rx_0/fir_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_cntrl_signals[0].g_others.i_delay/D[0]                                                                      |                4 |             32 |         8.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/rx_0/conv_1/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data[63]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                           |               12 |             32 |         2.67 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/rx_0/fir_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_cntrl[2].cntrl_src[5]                                                                                                                                             | system_i/trx_0/rx_0/fir_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_cntrl[2].cntrl_src[2]                                                                                       |                4 |             32 |         8.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/rx_0/fir_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_cntrl[2].cntrl_src[6]                                                                                                                                             |                                                                                                                                                                                                                           |                4 |             32 |         8.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/rx_0/fir_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_cntrl[2].cntrl_src[6]                                                                                                                                             | system_i/trx_0/rx_0/fir_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_cntrl[2].cntrl_src[1]                                                                                       |                4 |             32 |         8.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/tx_0/conv_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r1_data[31]_i_1_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                           |                8 |             32 |         4.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/rx_0/fir_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_cntrl[3].cntrl_src[5]                                                                                                                                             |                                                                                                                                                                                                                           |                4 |             32 |         8.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/rx_0/fir_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_cntrl[3].cntrl_src[5]                                                                                                                                             | system_i/trx_0/rx_0/fir_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_cntrl[3].cntrl_src[2]                                                                                       |                4 |             32 |         8.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/rx_0/conv_1/inst/gen_upsizer_conversion.axisc_upsizer_0/E[0]                                                                                                                                                                                                     | system_i/trx_1/rx_0/conv_1/inst/areset_r                                                                                                                                                                                  |                7 |             32 |         4.57 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/rx_0/fir_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_cntrl[3].cntrl_src[6]                                                                                                                                             |                                                                                                                                                                                                                           |                4 |             32 |         8.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/rx_0/fir_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_cntrl[3].cntrl_src[6]                                                                                                                                             | system_i/trx_0/rx_0/fir_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_cntrl[3].cntrl_src[1]                                                                                       |                4 |             32 |         8.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/rx_0/conv_1/inst/gen_upsizer_conversion.axisc_upsizer_0/p_0_in                                                                                                                                                                                                   |                                                                                                                                                                                                                           |                9 |             32 |         3.56 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/rx_0/conv_1/inst/gen_upsizer_conversion.axisc_upsizer_0/E[0]                                                                                                                                                                                                     | system_i/trx_0/rx_0/conv_1/inst/areset_r                                                                                                                                                                                  |                8 |             32 |         4.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/rx_0/cic_0/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_nd_out_dly/E[0]                                                                                                                                               | system_i/trx_1/rx_0/cic_0/U0/i_synth/decimator.decimation_filter/RDY0                                                                                                                                                     |                7 |             32 |         4.57 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/tx_0/fp_0/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_wr                                                                                                                                                                                     |                                                                                                                                                                                                                           |                6 |             32 |         5.33 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/tx_0/fp_0/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_12_in                                                                                                                                                                                       |                                                                                                                                                                                                                           |               11 |             32 |         2.91 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_latch_op_norm.i_latch_op/gen_dram.we_ce                                                                                                                     |                                                                                                                                                                                                                           |                4 |             32 |         8.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/rx_0/cic_0/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_nd_out_dly/E[0]                                                                                                                                               | system_i/trx_0/rx_0/cic_0/U0/i_synth/decimator.decimation_filter/RDY0                                                                                                                                                     |                9 |             32 |         3.56 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/rx_0/cic_1/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_nd_out_dly/E[0]                                                                                                                                               | system_i/trx_0/rx_0/cic_1/U0/i_synth/decimator.decimation_filter/RDY0                                                                                                                                                     |                5 |             32 |         6.40 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/rx_0/conv_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r1_data[31]_i_1_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                           |                9 |             32 |         3.56 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/rx_0/conv_1/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data[63]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                           |                5 |             32 |         6.40 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/rx_0/conv_1/inst/gen_upsizer_conversion.axisc_upsizer_0/p_0_in                                                                                                                                                                                                   |                                                                                                                                                                                                                           |                7 |             32 |         4.57 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/rx_0/fir_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_cntrl[2].cntrl_src[5]                                                                                                                                             |                                                                                                                                                                                                                           |                4 |             32 |         8.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/rx_0/cic_1/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_nd_out_dly/E[0]                                                                                                                                               | system_i/trx_1/rx_0/cic_1/U0/i_synth/decimator.decimation_filter/RDY0                                                                                                                                                     |                9 |             32 |         3.56 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/tx_0/fp_0/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_wr                                                                                                                                                                                     |                                                                                                                                                                                                                           |               10 |             32 |         3.20 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/rx_0/fir_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_cntrl_signals[4].g_others.i_delay/D[0]                                                                                                                            |                                                                                                                                                                                                                           |                4 |             32 |         8.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/rx_0/fir_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_cntrl_signals[4].g_others.i_delay/D[0]                                                                                                                            | system_i/trx_0/rx_0/fir_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_cntrl_signals[2].g_others.i_delay/D[0]                                                                      |                4 |             32 |         8.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/rx_0/fir_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_cntrl_signals[6].g_others.i_delay/D[0]                                                                                                                            |                                                                                                                                                                                                                           |                4 |             32 |         8.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/rx_0/fir_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/rfd_int                                                                                                                                                                                      |                                                                                                                                                                                                                           |                4 |             32 |         8.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/tx_0/fp_0/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_12_in                                                                                                                                                                                       |                                                                                                                                                                                                                           |               13 |             32 |         2.46 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/rx_0/fir_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/wr_enable                                                                                                                                              |                                                                                                                                                                                                                           |                4 |             32 |         8.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/rx_0/fir_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_cntrl[3].cntrl_src[6]                                                                                                                                             |                                                                                                                                                                                                                           |                4 |             32 |         8.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/rx_0/fir_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_cntrl[2].cntrl_src[6]                                                                                                                                             | system_i/trx_1/rx_0/fir_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_cntrl[2].cntrl_src[1]                                                                                       |                4 |             32 |         8.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/rx_0/fir_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_cntrl[2].cntrl_src[6]                                                                                                                                             |                                                                                                                                                                                                                           |                4 |             32 |         8.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/rx_0/fir_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_cntrl[2].cntrl_src[5]                                                                                                                                             | system_i/trx_1/rx_0/fir_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_cntrl[2].cntrl_src[2]                                                                                       |                4 |             32 |         8.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/rx_0/fir_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_cntrl[2].cntrl_src[5]                                                                                                                                             |                                                                                                                                                                                                                           |                4 |             32 |         8.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/rx_0/fir_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_cntrl[3].cntrl_src[6]                                                                                                                                             | system_i/trx_1/rx_0/fir_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_cntrl[3].cntrl_src[1]                                                                                       |                4 |             32 |         8.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/rx_0/fir_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/rfd_int                                                                                                                                                                                      |                                                                                                                                                                                                                           |                4 |             32 |         8.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_latch_op_norm.i_latch_op/gen_dram.we_ce                                                                                                                     |                                                                                                                                                                                                                           |                4 |             32 |         8.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/tx_0/conv_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r1_data[31]_i_1_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                           |                9 |             32 |         3.56 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/rx_0/fir_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/wr_enable                                                                                                                                              |                                                                                                                                                                                                                           |                4 |             32 |         8.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/rx_0/fir_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_cntrl[3].cntrl_src[5]                                                                                                                                             |                                                                                                                                                                                                                           |                4 |             32 |         8.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/rx_0/fir_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_cntrl_signals[6].g_others.i_delay/D[0]                                                                                                                            | system_i/trx_1/rx_0/fir_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_cntrl_signals[0].g_others.i_delay/D[0]                                                                      |                4 |             32 |         8.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/rx_0/fir_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_cntrl_signals[6].g_others.i_delay/D[0]                                                                                                                            |                                                                                                                                                                                                                           |                4 |             32 |         8.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/rx_0/fir_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_cntrl_signals[4].g_others.i_delay/D[0]                                                                                                                            | system_i/trx_1/rx_0/fir_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_cntrl_signals[2].g_others.i_delay/D[0]                                                                      |                4 |             32 |         8.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/rx_0/fir_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_cntrl_signals[4].g_others.i_delay/D[0]                                                                                                                            |                                                                                                                                                                                                                           |                4 |             32 |         8.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/rx_0/fir_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_cntrl[3].cntrl_src[5]                                                                                                                                             | system_i/trx_1/rx_0/fir_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_cntrl[3].cntrl_src[2]                                                                                       |                4 |             32 |         8.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/hub_0/inst/mbuf_0/buf_1/int_ready_wire                                                                                                                                                                                                                           |                                                                                                                                                                                                                           |               10 |             32 |         3.20 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/hub_0/inst/mbuf_2/buf_0/int_ready_reg_reg_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                           |                7 |             32 |         4.57 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/hub_0/inst/mbuf_0/buf_0/int_ready_reg_reg_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                           |                8 |             32 |         4.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/hub_0/inst/mbuf_2/buf_1/int_ready_wire                                                                                                                                                                                                                           |                                                                                                                                                                                                                           |                8 |             32 |         4.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/hub_0/inst/mbuf_0/buf_0/int_ready_reg_reg_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                           |               11 |             32 |         2.91 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/hub_0/inst/mbuf_0/buf_1/int_ready_wire                                                                                                                                                                                                                           |                                                                                                                                                                                                                           |               11 |             32 |         2.91 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/hub_0/inst/mbuf_1/buf_0/int_ready_reg_reg_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                           |                9 |             32 |         3.56 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/hub_0/inst/buf_4/int_rready_wire                                                                                                                                                                                                                                 | system_i/trx_1/hub_0/inst/buf_3/buf_1/int_data_reg_reg[26]_0                                                                                                                                                              |               17 |             32 |         1.88 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/hub_0/inst/mbuf_1/buf_1/int_ready_wire                                                                                                                                                                                                                           |                                                                                                                                                                                                                           |               11 |             32 |         2.91 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/hub_0/inst/buf_4/int_rready_wire                                                                                                                                                                                                                                 | system_i/trx_0/hub_0/inst/buf_3/buf_1/int_data_reg_reg[26]_0                                                                                                                                                              |                9 |             32 |         3.56 |
|  system_i/pll_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                 | system_i/trx_1/tx_0/cic_0/U0/i_synth/reset                                                                                                                                                                                |                9 |             36 |         4.00 |
|  system_i/pll_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                 | system_i/trx_1/tx_0/cic_1/U0/i_synth/reset                                                                                                                                                                                |               11 |             36 |         3.27 |
|  system_i/pll_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                 | system_i/trx_0/tx_0/cic_1/U0/i_synth/reset                                                                                                                                                                                |               14 |             36 |         2.57 |
|  system_i/pll_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                 | system_i/trx_0/tx_0/cic_0/U0/i_synth/reset                                                                                                                                                                                |               13 |             36 |         2.77 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/hub_0/inst/buf_1/buf_0/int_ready_reg_reg_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                           |               12 |             37 |         3.08 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/hub_0/inst/buf_1/buf_1/int_ready_wire                                                                                                                                                                                                                            |                                                                                                                                                                                                                           |               12 |             37 |         3.08 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/hub_0/inst/buf_1/buf_1/int_ready_wire                                                                                                                                                                                                                            |                                                                                                                                                                                                                           |               12 |             37 |         3.08 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/hub_0/inst/buf_1/buf_0/int_ready_reg_reg_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                           |               11 |             37 |         3.36 |
|  system_i/ps_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                           |               29 |             37 |         1.28 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/rx_0/cic_0/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.gen_en_dly/en_dly                                                                                                             | system_i/trx_1/rx_0/cic_0/U0/i_synth/decimator.decimation_filter/sclr_int                                                                                                                                                 |               17 |             39 |         2.29 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/rx_0/cic_0/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.gen_en_dly/en_dly                                                                                                             |                                                                                                                                                                                                                           |                5 |             39 |         7.80 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/rx_0/cic_0/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.gen_en_dly/en_dly                                                                                                             |                                                                                                                                                                                                                           |                5 |             39 |         7.80 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/rx_0/cic_0/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.gen_en_dly/en_dly                                                                                                             | system_i/trx_0/rx_0/cic_0/U0/i_synth/decimator.decimation_filter/sclr_int                                                                                                                                                 |               17 |             39 |         2.29 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/rx_0/cic_0/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.gen_en_dly/E[0]                                                                                                               | system_i/trx_1/rx_0/cic_0/U0/i_synth/decimator.decimation_filter/sclr_int                                                                                                                                                 |                5 |             39 |         7.80 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/rx_0/cic_0/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.gen_en_dly/E[0]                                                                                                               | system_i/trx_0/rx_0/cic_0/U0/i_synth/decimator.decimation_filter/sclr_int                                                                                                                                                 |                5 |             39 |         7.80 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/rx_0/cic_1/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.gen_en_dly/en_dly                                                                                                             | system_i/trx_0/rx_0/cic_1/U0/i_synth/decimator.decimation_filter/sclr_int                                                                                                                                                 |               18 |             39 |         2.17 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/rx_0/cic_1/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.gen_en_dly/en_dly                                                                                                             |                                                                                                                                                                                                                           |                5 |             39 |         7.80 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/rx_0/cic_1/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.gen_en_dly/en_dly                                                                                                             |                                                                                                                                                                                                                           |                5 |             39 |         7.80 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/rx_0/cic_1/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.gen_en_dly/E[0]                                                                                                               | system_i/trx_0/rx_0/cic_1/U0/i_synth/decimator.decimation_filter/sclr_int                                                                                                                                                 |                5 |             39 |         7.80 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/rx_0/cic_1/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.gen_en_dly/en_dly                                                                                                             | system_i/trx_1/rx_0/cic_1/U0/i_synth/decimator.decimation_filter/sclr_int                                                                                                                                                 |               20 |             39 |         1.95 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/rx_0/cic_1/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.gen_en_dly/E[0]                                                                                                               | system_i/trx_1/rx_0/cic_1/U0/i_synth/decimator.decimation_filter/sclr_int                                                                                                                                                 |                5 |             39 |         7.80 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_cntrl_cntrl_mem_we/gen_srl16.gen_mem.mem_reg[63]0                                                                                                           |                                                                                                                                                                                                                           |               13 |             48 |         3.69 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/rx_0/fir_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.i_cntrl_wrap_buff_we/g_semi_parallel_and_smac.cntrl_wrap_we                                                                                                         |                                                                                                                                                                                                                           |                6 |             48 |         8.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_cntrl_cntrl_mem_we/gen_srl16.gen_mem.mem_reg[63]0                                                                                                           |                                                                                                                                                                                                                           |               12 |             48 |         4.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/rx_0/fir_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.i_cntrl_wrap_buff_we/g_semi_parallel_and_smac.cntrl_wrap_we                                                                                                         |                                                                                                                                                                                                                           |                6 |             48 |         8.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/rx_0/lfsr_0/inst/m_axis_tvalid                                                                                                                                                                                                                                   | system_i/trx_1/rx_0/lfsr_0/inst/p_0_in                                                                                                                                                                                    |                9 |             63 |         7.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/tx_0/lfsr_0/inst/m_axis_tvalid                                                                                                                                                                                                                                   | system_i/trx_0/tx_0/lfsr_0/inst/p_0_in                                                                                                                                                                                    |                9 |             63 |         7.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/rx_0/lfsr_0/inst/m_axis_tvalid                                                                                                                                                                                                                                   | system_i/trx_0/rx_0/lfsr_0/inst/p_0_in                                                                                                                                                                                    |               11 |             63 |         5.73 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/tx_0/lfsr_0/inst/m_axis_tvalid                                                                                                                                                                                                                                   | system_i/trx_1/tx_0/lfsr_0/inst/p_0_in                                                                                                                                                                                    |               10 |             63 |         6.30 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/tx_0/conv_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_load                                                                                                                                                                                              |                                                                                                                                                                                                                           |               24 |             64 |         2.67 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/tx_0/conv_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_load                                                                                                                                                                                              |                                                                                                                                                                                                                           |               23 |             64 |         2.78 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/rx_0/conv_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_load                                                                                                                                                                                              |                                                                                                                                                                                                                           |               18 |             64 |         3.56 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/rx_0/conv_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_load                                                                                                                                                                                              |                                                                                                                                                                                                                           |               14 |             64 |         4.57 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full                                                                                                                                   | system_i/trx_0/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/sclr_int                                                                                                                         |               29 |             73 |         2.52 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full                                                                                                                                   | system_i/trx_1/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/sclr_int                                                                                                                         |               25 |             73 |         2.92 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/rx_0/fir_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.i_store_accum/E[0]                                                                                                                                                  | system_i/trx_1/rx_0/fir_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/sclr_int                                                                                                                               |               14 |             83 |         5.93 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/rx_0/fir_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.i_store_accum/E[0]                                                                                                                                                  | system_i/trx_0/rx_0/fir_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/sclr_int                                                                                                                               |               21 |             83 |         3.95 |
|  system_i/pll_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                 | system_i/trx_0/rx_0/fir_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/sclr_int                                                                                                                               |               38 |            102 |         2.68 |
|  system_i/pll_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                 | system_i/trx_1/rx_0/fir_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/sclr_int                                                                                                                               |               41 |            102 |         2.49 |
|  system_i/pll_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                 | system_i/trx_1/rx_0/cic_0/U0/i_synth/reset                                                                                                                                                                                |               45 |            128 |         2.84 |
|  system_i/pll_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                 | system_i/trx_1/rx_0/cic_1/U0/i_synth/reset                                                                                                                                                                                |               43 |            128 |         2.98 |
|  system_i/pll_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                 | system_i/trx_0/rx_0/cic_1/U0/i_synth/reset                                                                                                                                                                                |               53 |            128 |         2.42 |
|  system_i/pll_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                 | system_i/trx_0/rx_0/cic_0/U0/i_synth/reset                                                                                                                                                                                |               53 |            128 |         2.42 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/tx_0/fp_0/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                                                                              |                                                                                                                                                                                                                           |               43 |            156 |         3.63 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/tx_0/fp_0/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                                                                              |                                                                                                                                                                                                                           |               39 |            156 |         4.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/rx_0/fp_0/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                                                                              |                                                                                                                                                                                                                           |               38 |            158 |         4.16 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/rx_0/fp_0/inst/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                                                                              |                                                                                                                                                                                                                           |               40 |            158 |         3.95 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_1/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full                                                                                                                                   |                                                                                                                                                                                                                           |              161 |            482 |         2.99 |
|  system_i/pll_0/inst/clk_out1 | system_i/trx_0/tx_0/fir_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full                                                                                                                                   |                                                                                                                                                                                                                           |              160 |            482 |         3.01 |
|  system_i/pll_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                 | system_i/trx_0/tx_0/cic_1/U0/i_synth/interpolator.interpolation_filter/sclr_int                                                                                                                                           |              226 |            949 |         4.20 |
|  system_i/pll_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                 | system_i/trx_0/tx_0/cic_0/U0/i_synth/interpolator.interpolation_filter/sclr_int                                                                                                                                           |              219 |            949 |         4.33 |
|  system_i/pll_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                 | system_i/trx_1/tx_0/cic_0/U0/i_synth/interpolator.interpolation_filter/sclr_int                                                                                                                                           |              216 |            949 |         4.39 |
|  system_i/pll_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                 | system_i/trx_1/tx_0/cic_1/U0/i_synth/interpolator.interpolation_filter/sclr_int                                                                                                                                           |              224 |            949 |         4.24 |
|  system_i/pll_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                 | system_i/trx_1/rx_0/cic_0/U0/i_synth/decimator.decimation_filter/sclr_int                                                                                                                                                 |              239 |           1043 |         4.36 |
|  system_i/pll_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                 | system_i/trx_1/rx_0/cic_1/U0/i_synth/decimator.decimation_filter/sclr_int                                                                                                                                                 |              255 |           1043 |         4.09 |
|  system_i/pll_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                 | system_i/trx_0/rx_0/cic_1/U0/i_synth/decimator.decimation_filter/sclr_int                                                                                                                                                 |              219 |           1043 |         4.76 |
|  system_i/pll_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                 | system_i/trx_0/rx_0/cic_0/U0/i_synth/decimator.decimation_filter/sclr_int                                                                                                                                                 |              218 |           1043 |         4.78 |
|  system_i/pll_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                           |              790 |           3454 |         4.37 |
+-------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


