
                         Lattice Mapping Report File

Design:  Controller_RHD64_Config
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:  High-Performance_1.2V

Mapper:    version Radiant Software (64-bit) 2023.2.1.288.0
Mapped on: Fri Oct 10 12:10:42 2025

Design Information
------------------

Command line:   map -i Passthrough_impl_1_syn.udb -pdc
     C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage
     V2/FPGA/Passthrough/Constrain.pdc -o Passthrough_impl_1_map.udb -mp
     Passthrough_impl_1.mrp -hierrpt -gui -msgset C:/Users/david/Desktop/WiFi
     Headstage/WiFiHeadstage V2/FPGA/Passthrough/promote.xml

Design Summary
--------------

   Number of slice registers:  35 out of  5280 (1%)
   Number of I/O registers:      0 out of   117 (0%)
   Number of LUT4s:            52 out of  5280 (1%)
      Number of logic LUT4s:              18
      Number of ripple logic:             17 (34 LUT4s)
   Number of IO sites used:   15 out of 39 (38%)
      Number of IO sites used for general PIO: 12
      Number of IO sites used for I3C: 0 out of 2 (0%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for PIO+I3C: 12 out of 36 (33%)
      Number of IO sites used for OD+RGB IO buffers: 3 out of 3 (100%)
      (note: If RGB LED drivers are not used, sites can be used as OD outputs,
       see TN1288 iCE40 LED Driver Usage Guide)
      Number of IO sites used for PIO+I3C+OD+RGB: 15 out of 39 (38%)
   Number of DSPs:             0 out of 8 (0%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  0 out of 1 (0%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             0 out of 30 (0%)
   Number of PLLs:             0 out of 1 (0%)
   Number of Clocks:  1
      Net ext_clk_c: 20 loads, 20 rising, 0 falling (Driver: Port ext_clk)
   Number of Clock Enables:  1
      Net n366: 3 loads, 3 SLICEs
   Number of LSRs:  1
      Net n366: 17 loads, 17 SLICEs
   Top 10 highest fanout non-clock nets:
      Net n366: 20 loads
      Net step[2]: 6 loads
      Net step[0]: 5 loads
      Net step[1]: 5 loads
      Net VCC_net: 4 loads

                                    Page 1





Design Summary (cont)
---------------------
      Net counter[24]: 2 loads
      Net counter[27]: 2 loads
      Net counter[28]: 2 loads
      Net counter[30]: 2 loads
      Net counter[31]: 2 loads





   Number of warnings:  10
   Number of errors:    0

Design Errors/Warnings
----------------------

WARNING <1026001> - map: C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage
     V2/FPGA/Passthrough/Constrain.pdc (21) : No port matched 'LED_OUT'.
WARNING <1026001> - map: C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage
     V2/FPGA/Passthrough/Constrain.pdc (25) : No port matched 'pll_clk'.
WARNING <1027013> - map: No port matched 'LED_OUT'.
WARNING <1014301> - map: Can't resolve object 'LED_OUT' in constraint
     'ldc_set_port -iobuf {DRIVE=4 IO_TYPE=LVCMOS18} [get_ports LED_OUT]'.
WARNING <1027013> - map: No port matched 'pll_clk'.
WARNING <1014301> - map: Can't resolve object 'pll_clk' in constraint
     'ldc_set_port -iobuf {IO_TYPE=LVCMOS33} [get_ports pll_clk]'.
WARNING <1011001> - map: Remove invalid constraint 'ldc_set_port -iobuf {DRIVE=4
     IO_TYPE=LVCMOS18} [get_ports LED_OUT]'.
WARNING <1011001> - map: Remove invalid constraint 'ldc_set_port -iobuf
     {IO_TYPE=LVCMOS33} [get_ports pll_clk]'.
INFO <52291017> - map: Port 'RGB0_OUT' is located on BB_OD pad '39'. Its IO
     buffer is mapped to BB_OD accordingly. Please notice PULLMODE is not
     applicable to BB_OD.
INFO <52291017> - map: Port 'RGB1_OUT' is located on BB_OD pad '40'. Its IO
     buffer is mapped to BB_OD accordingly. Please notice PULLMODE is not
     applicable to BB_OD.
INFO <52291017> - map: Port 'RGB2_OUT' is located on BB_OD pad '41'. Its IO
     buffer is mapped to BB_OD accordingly. Please notice PULLMODE is not
     applicable to BB_OD.
WARNING <71003020> - map: Top module port 'LED_CTL' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'LED_CTL' does not connect to
     anything.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+-------+-------+-----------+
| IO Name             | Direction | Levelmode |  IO   |  IO   | Special   |
|                     |           |  IO_TYPE  |  REG  |  DDR  | IO Buffer |
+---------------------+-----------+-----------+-------+-------+-----------+
| MISO_master         | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| MOSI_slave          | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| SCLK_slave          | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| SS_slave            | OUTPUT    | LVCMOS33  |       |       |           |

                                    Page 2





IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+-------+-------+-----------+
| LED1_OUT            | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| LED2_OUT            | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| LED3_OUT            | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| MOSI_master         | INPUT     | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| SCLK_master         | INPUT     | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| SS_master           | INPUT     | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| MISO_slave          | INPUT     | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| ext_clk             | INPUT     | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| RGB0_OUT            | OUTPUT    |           |       |       | OD        |
+---------------------+-----------+-----------+-------+-------+-----------+
| RGB2_OUT            | OUTPUT    |           |       |       | OD        |
+---------------------+-----------+-----------+-------+-------+-----------+
| RGB1_OUT            | OUTPUT    |           |       |       | OD        |
+---------------------+-----------+-----------+-------+-------+-----------+

Removed logic
-------------

Block i1 was optimized away.

Constraint Summary
------------------

   Total number of constraints: 28
   Total number of constraints dropped: 2
   Dropped constraints are:
     ldc_set_port -iobuf {DRIVE=4 IO_TYPE=LVCMOS18} [get_ports LED_OUT]
     ldc_set_port -iobuf {IO_TYPE=LVCMOS33} [get_ports pll_clk]

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs
   Total REAL Time: 0 secs
   Peak Memory Usage: 64 MB
Checksum -- map: be3266843e2b4abe8e6e4c2f39528fc3b6a59ea0













                                    Page 3


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor
     Corporation,  All rights reserved.
