{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1440629260998 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1440629260998 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 26 19:47:40 2015 " "Processing started: Wed Aug 26 19:47:40 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1440629260998 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1440629260998 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CODECSystem -c CODECSystem " "Command: quartus_map --read_settings_files=on --write_settings_files=off CODECSystem -c CODECSystem" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1440629260998 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1440629261338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codecsystem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file codecsystem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CODECSystem-CODECarch " "Found design unit 1: CODECSystem-CODECarch" {  } { { "CODECSystem.vhd" "" { Text "C:/Users/Helder/Documents/PI-VI/FPGAProgram/CODECSystem.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440629261888 ""} { "Info" "ISGN_ENTITY_NAME" "1 CODECSystem " "Found entity 1: CODECSystem" {  } { { "CODECSystem.vhd" "" { Text "C:/Users/Helder/Documents/PI-VI/FPGAProgram/CODECSystem.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440629261888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440629261888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dasystem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dasystem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DASystem-DAArch " "Found design unit 1: DASystem-DAArch" {  } { { "DASystem.vhd" "" { Text "C:/Users/Helder/Documents/PI-VI/FPGAProgram/DASystem.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440629261888 ""} { "Info" "ISGN_ENTITY_NAME" "1 DASystem " "Found entity 1: DASystem" {  } { { "DASystem.vhd" "" { Text "C:/Users/Helder/Documents/PI-VI/FPGAProgram/DASystem.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440629261888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440629261888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file clockdivider32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ClockDivider32 " "Found entity 1: ClockDivider32" {  } { { "ClockDivider32.bdf" "" { Schematic "C:/Users/Helder/Documents/PI-VI/FPGAProgram/ClockDivider32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440629261898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440629261898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider64.bdf 1 1 " "Found 1 design units, including 1 entities, in source file clockdivider64.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ClockDivider64 " "Found entity 1: ClockDivider64" {  } { { "ClockDivider64.bdf" "" { Schematic "C:/Users/Helder/Documents/PI-VI/FPGAProgram/ClockDivider64.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440629261898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440629261898 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CODECSystem " "Elaborating entity \"CODECSystem\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1440629261938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockDivider32 ClockDivider32:CLKD1 " "Elaborating entity \"ClockDivider32\" for hierarchy \"ClockDivider32:CLKD1\"" {  } { { "CODECSystem.vhd" "CLKD1" { Text "C:/Users/Helder/Documents/PI-VI/FPGAProgram/CODECSystem.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440629261948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockDivider64 ClockDivider64:CLKD2 " "Elaborating entity \"ClockDivider64\" for hierarchy \"ClockDivider64:CLKD2\"" {  } { { "CODECSystem.vhd" "CLKD2" { Text "C:/Users/Helder/Documents/PI-VI/FPGAProgram/CODECSystem.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440629261948 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1440629262598 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1440629263238 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1440629263238 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "24 " "Design contains 24 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DACDAT\[0\] " "No output dependent on input pin \"DACDAT\[0\]\"" {  } { { "CODECSystem.vhd" "" { Text "C:/Users/Helder/Documents/PI-VI/FPGAProgram/CODECSystem.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1440629263268 "|CODECSystem|DACDAT[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DACDAT\[1\] " "No output dependent on input pin \"DACDAT\[1\]\"" {  } { { "CODECSystem.vhd" "" { Text "C:/Users/Helder/Documents/PI-VI/FPGAProgram/CODECSystem.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1440629263268 "|CODECSystem|DACDAT[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DACDAT\[2\] " "No output dependent on input pin \"DACDAT\[2\]\"" {  } { { "CODECSystem.vhd" "" { Text "C:/Users/Helder/Documents/PI-VI/FPGAProgram/CODECSystem.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1440629263268 "|CODECSystem|DACDAT[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DACDAT\[3\] " "No output dependent on input pin \"DACDAT\[3\]\"" {  } { { "CODECSystem.vhd" "" { Text "C:/Users/Helder/Documents/PI-VI/FPGAProgram/CODECSystem.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1440629263268 "|CODECSystem|DACDAT[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DACDAT\[4\] " "No output dependent on input pin \"DACDAT\[4\]\"" {  } { { "CODECSystem.vhd" "" { Text "C:/Users/Helder/Documents/PI-VI/FPGAProgram/CODECSystem.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1440629263268 "|CODECSystem|DACDAT[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DACDAT\[5\] " "No output dependent on input pin \"DACDAT\[5\]\"" {  } { { "CODECSystem.vhd" "" { Text "C:/Users/Helder/Documents/PI-VI/FPGAProgram/CODECSystem.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1440629263268 "|CODECSystem|DACDAT[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DACDAT\[6\] " "No output dependent on input pin \"DACDAT\[6\]\"" {  } { { "CODECSystem.vhd" "" { Text "C:/Users/Helder/Documents/PI-VI/FPGAProgram/CODECSystem.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1440629263268 "|CODECSystem|DACDAT[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DACDAT\[7\] " "No output dependent on input pin \"DACDAT\[7\]\"" {  } { { "CODECSystem.vhd" "" { Text "C:/Users/Helder/Documents/PI-VI/FPGAProgram/CODECSystem.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1440629263268 "|CODECSystem|DACDAT[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DACDAT\[8\] " "No output dependent on input pin \"DACDAT\[8\]\"" {  } { { "CODECSystem.vhd" "" { Text "C:/Users/Helder/Documents/PI-VI/FPGAProgram/CODECSystem.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1440629263268 "|CODECSystem|DACDAT[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DACDAT\[9\] " "No output dependent on input pin \"DACDAT\[9\]\"" {  } { { "CODECSystem.vhd" "" { Text "C:/Users/Helder/Documents/PI-VI/FPGAProgram/CODECSystem.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1440629263268 "|CODECSystem|DACDAT[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DACDAT\[10\] " "No output dependent on input pin \"DACDAT\[10\]\"" {  } { { "CODECSystem.vhd" "" { Text "C:/Users/Helder/Documents/PI-VI/FPGAProgram/CODECSystem.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1440629263268 "|CODECSystem|DACDAT[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DACDAT\[11\] " "No output dependent on input pin \"DACDAT\[11\]\"" {  } { { "CODECSystem.vhd" "" { Text "C:/Users/Helder/Documents/PI-VI/FPGAProgram/CODECSystem.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1440629263268 "|CODECSystem|DACDAT[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DACDAT\[12\] " "No output dependent on input pin \"DACDAT\[12\]\"" {  } { { "CODECSystem.vhd" "" { Text "C:/Users/Helder/Documents/PI-VI/FPGAProgram/CODECSystem.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1440629263268 "|CODECSystem|DACDAT[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DACDAT\[13\] " "No output dependent on input pin \"DACDAT\[13\]\"" {  } { { "CODECSystem.vhd" "" { Text "C:/Users/Helder/Documents/PI-VI/FPGAProgram/CODECSystem.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1440629263268 "|CODECSystem|DACDAT[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DACDAT\[14\] " "No output dependent on input pin \"DACDAT\[14\]\"" {  } { { "CODECSystem.vhd" "" { Text "C:/Users/Helder/Documents/PI-VI/FPGAProgram/CODECSystem.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1440629263268 "|CODECSystem|DACDAT[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DACDAT\[15\] " "No output dependent on input pin \"DACDAT\[15\]\"" {  } { { "CODECSystem.vhd" "" { Text "C:/Users/Helder/Documents/PI-VI/FPGAProgram/CODECSystem.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1440629263268 "|CODECSystem|DACDAT[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DACDAT\[16\] " "No output dependent on input pin \"DACDAT\[16\]\"" {  } { { "CODECSystem.vhd" "" { Text "C:/Users/Helder/Documents/PI-VI/FPGAProgram/CODECSystem.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1440629263268 "|CODECSystem|DACDAT[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DACDAT\[17\] " "No output dependent on input pin \"DACDAT\[17\]\"" {  } { { "CODECSystem.vhd" "" { Text "C:/Users/Helder/Documents/PI-VI/FPGAProgram/CODECSystem.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1440629263268 "|CODECSystem|DACDAT[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DACDAT\[18\] " "No output dependent on input pin \"DACDAT\[18\]\"" {  } { { "CODECSystem.vhd" "" { Text "C:/Users/Helder/Documents/PI-VI/FPGAProgram/CODECSystem.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1440629263268 "|CODECSystem|DACDAT[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DACDAT\[19\] " "No output dependent on input pin \"DACDAT\[19\]\"" {  } { { "CODECSystem.vhd" "" { Text "C:/Users/Helder/Documents/PI-VI/FPGAProgram/CODECSystem.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1440629263268 "|CODECSystem|DACDAT[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DACDAT\[20\] " "No output dependent on input pin \"DACDAT\[20\]\"" {  } { { "CODECSystem.vhd" "" { Text "C:/Users/Helder/Documents/PI-VI/FPGAProgram/CODECSystem.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1440629263268 "|CODECSystem|DACDAT[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DACDAT\[21\] " "No output dependent on input pin \"DACDAT\[21\]\"" {  } { { "CODECSystem.vhd" "" { Text "C:/Users/Helder/Documents/PI-VI/FPGAProgram/CODECSystem.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1440629263268 "|CODECSystem|DACDAT[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DACDAT\[22\] " "No output dependent on input pin \"DACDAT\[22\]\"" {  } { { "CODECSystem.vhd" "" { Text "C:/Users/Helder/Documents/PI-VI/FPGAProgram/CODECSystem.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1440629263268 "|CODECSystem|DACDAT[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DACDAT\[23\] " "No output dependent on input pin \"DACDAT\[23\]\"" {  } { { "CODECSystem.vhd" "" { Text "C:/Users/Helder/Documents/PI-VI/FPGAProgram/CODECSystem.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1440629263268 "|CODECSystem|DACDAT[23]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1440629263268 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "48 " "Implemented 48 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "25 " "Implemented 25 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1440629263268 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1440629263268 ""} { "Info" "ICUT_CUT_TM_LCELLS" "16 " "Implemented 16 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1440629263268 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1440629263268 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "661 " "Peak virtual memory: 661 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1440629263298 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 26 19:47:43 2015 " "Processing ended: Wed Aug 26 19:47:43 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1440629263298 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1440629263298 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1440629263298 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1440629263298 ""}
