<dec f='llvm/llvm/lib/Target/AArch64/AArch64Subtarget.h' l='584' type='bool llvm::AArch64Subtarget::useSVEForFixedLengthVectors() const'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='306' u='c' c='_ZN4llvm21AArch64TargetLoweringC1ERKNS_13TargetMachineERKNS_16AArch64SubtargetE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='1201' u='c' c='_ZN4llvm21AArch64TargetLoweringC1ERKNS_13TargetMachineERKNS_16AArch64SubtargetE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='4452' u='c' c='_ZNK4llvm21AArch64TargetLowering28mergeStoresAfterLegalizationENS_3EVTE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='4457' u='c' c='_ZNK4llvm21AArch64TargetLowering28useSVEForFixedLengthVectorVTENS_3EVTEb'/>
<def f='llvm/llvm/lib/Target/AArch64/AArch64Subtarget.cpp' l='379' ll='382' type='bool llvm::AArch64Subtarget::useSVEForFixedLengthVectors() const'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64TargetTransformInfo.cpp' l='796' u='c' c='_ZNK4llvm14AArch64TTIImpl13useNeonVectorEPKNS_4TypeE'/>
