sv axi_protocol_checker_v2_0_1 --include "../../../../adaptive_noise_cancellation.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../adaptive_noise_cancellation.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog" --include "../../../../adaptive_noise_cancellation.srcs/sources_1/bd/design_1/ipshared/1313/hdl" \
"../../../../adaptive_noise_cancellation.srcs/sources_1/bd/design_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" \

sv axi_vip_v1_1_1 --include "../../../../adaptive_noise_cancellation.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../adaptive_noise_cancellation.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog" --include "../../../../adaptive_noise_cancellation.srcs/sources_1/bd/design_1/ipshared/1313/hdl" \
"../../../../adaptive_noise_cancellation.srcs/sources_1/bd/design_1/ipshared/a16a/hdl/axi_vip_v1_1_vl_rfs.sv" \

sv processing_system7_vip_v1_0_3 --include "../../../../adaptive_noise_cancellation.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../adaptive_noise_cancellation.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog" --include "../../../../adaptive_noise_cancellation.srcs/sources_1/bd/design_1/ipshared/1313/hdl" \
"../../../../adaptive_noise_cancellation.srcs/sources_1/bd/design_1/ipshared/1313/hdl/processing_system7_vip_v1_0_vl_rfs.sv" \

verilog xil_defaultlib --include "../../../../adaptive_noise_cancellation.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../adaptive_noise_cancellation.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog" --include "../../../../adaptive_noise_cancellation.srcs/sources_1/bd/design_1/ipshared/1313/hdl" \
"../../../bd/design_1/ip/design_1_processing_system7_0_1/sim/design_1_processing_system7_0_1.v" \
"../../../bd/design_1/ip/design_1_xlconstant_1_0/sim/design_1_xlconstant_1_0.v" \
"../../../bd/design_1/ipshared/9b20/hdl/verilog/nco.v" \
"../../../bd/design_1/ipshared/9b20/hdl/verilog/nco_ap_rst_if.v" \
"../../../bd/design_1/ipshared/9b20/hdl/verilog/nco_AXI4LiteS_if.v" \
"../../../bd/design_1/ipshared/9b20/hdl/verilog/nco_sine_lut_V.v" \
"../../../bd/design_1/ipshared/9b20/hdl/verilog/nco_top.v" \
"../../../bd/design_1/ip/design_1_nco_0_2/sim/design_1_nco_0_2.v" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../bd/design_1/ip/design_1_ZedboardOLED_0_0/src/charLib/sim/charLib.v" \
"../../../bd/design_1/ipshared/a375/src/SpiCtrl.v" \
"../../../bd/design_1/ipshared/a375/src/Delay.v" \
"../../../bd/design_1/ipshared/a375/hdl/ZedboardOLED_v1_0_S00_AXI.v" \
"../../../bd/design_1/ipshared/a375/hdl/ZedboardOLED_v1_0.v" \
"../../../bd/design_1/ip/design_1_ZedboardOLED_0_0/sim/design_1_ZedboardOLED_0_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0_1/sim/design_1_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
