Hierarchical 16:1 Multiplexer in Verilog using 4:1 MUX Instantiation
