\hypertarget{group__CSI2__TX__BASE__ULPS__CLK__ENABLE}{}\doxysection{No description provided (C\+S\+I2\+\_\+\+T\+X\+\_\+\+B\+A\+S\+E\+\_\+\+U\+L\+P\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE) Register}
\label{group__CSI2__TX__BASE__ULPS__CLK__ENABLE}\index{No description provided (CSI2\_TX\_BASE\_ULPS\_CLK\_ENABLE) Register@{No description provided (CSI2\_TX\_BASE\_ULPS\_CLK\_ENABLE) Register}}


No description provided (C\+S\+I2\+\_\+\+T\+X\+\_\+\+B\+A\+S\+E\+\_\+\+U\+L\+P\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE) Register.  


\doxysubsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group__CSI2__TX__BASE__ULPS__ENABLE}{No description provided (\+C\+S\+I2\+\_\+\+T\+X\+\_\+\+B\+A\+S\+E\+\_\+\+U\+L\+P\+S\+\_\+\+E\+N\+A\+B\+L\+E) Register}}
\begin{DoxyCompactList}\small\item\em No description provided (C\+S\+I2\+\_\+\+T\+X\+\_\+\+B\+A\+S\+E\+\_\+\+U\+L\+P\+S\+\_\+\+E\+N\+A\+B\+LE) Register. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct__ADI__CSI2__REGSPEC__TOP__CPU0__CSI2__TX__BASE__ULPS__CLK__ENABLE__t}{\+\_\+\+A\+D\+I\+\_\+\+C\+S\+I2\+\_\+\+R\+E\+G\+S\+P\+E\+C\+\_\+\+T\+O\+P\+\_\+\+C\+P\+U0\+\_\+\+C\+S\+I2\+\_\+\+T\+X\+\_\+\+B\+A\+S\+E\+\_\+\+U\+L\+P\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+L\+E\+\_\+t}}
\item 
struct \mbox{\hyperlink{structADI__CSI2__REGSPEC__TOP__CPU0__CSI2__TX__BASE__ULPS__CLK__ENABLE__t}{A\+D\+I\+\_\+\+C\+S\+I2\+\_\+\+R\+E\+G\+S\+P\+E\+C\+\_\+\+T\+O\+P\+\_\+\+C\+P\+U0\+\_\+\+C\+S\+I2\+\_\+\+T\+X\+\_\+\+B\+A\+S\+E\+\_\+\+U\+L\+P\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+L\+E\+\_\+t}}
\end{DoxyCompactItemize}
\doxysubsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group__CSI2__TX__BASE__ULPS__CLK__ENABLE_ga3b2b01c1b942c72949d2aeaaffbce45e}\label{group__CSI2__TX__BASE__ULPS__CLK__ENABLE_ga3b2b01c1b942c72949d2aeaaffbce45e}} 
typedef struct \mbox{\hyperlink{struct__ADI__CSI2__REGSPEC__TOP__CPU0__CSI2__TX__BASE__ULPS__CLK__ENABLE__t}{\+\_\+\+A\+D\+I\+\_\+\+C\+S\+I2\+\_\+\+R\+E\+G\+S\+P\+E\+C\+\_\+\+T\+O\+P\+\_\+\+C\+P\+U0\+\_\+\+C\+S\+I2\+\_\+\+T\+X\+\_\+\+B\+A\+S\+E\+\_\+\+U\+L\+P\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+L\+E\+\_\+t}} {\bfseries A\+D\+I\+\_\+\+C\+S\+I2\+\_\+\+R\+E\+G\+S\+P\+E\+C\+\_\+\+T\+O\+P\+\_\+\+C\+P\+U0\+\_\+\+C\+S\+I2\+\_\+\+T\+X\+\_\+\+B\+A\+S\+E\+\_\+\+U\+L\+P\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+L\+E\+\_\+t}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
No description provided (C\+S\+I2\+\_\+\+T\+X\+\_\+\+B\+A\+S\+E\+\_\+\+U\+L\+P\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE) Register. 

