$date
	Thu Sep 29 13:40:21 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module muxTest $end
$var wire 1 ! o $end
$var reg 2 " i [1:0] $end
$var reg 1 # s $end
$scope module a1 $end
$var wire 2 $ a [1:0] $end
$var wire 1 ! out $end
$var wire 1 # sel $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1 $
1#
b1 "
0!
$end
#10
1!
b10 "
b10 $
#20
0#
b1 "
b1 $
#30
0!
b10 "
b10 $
