# Plan: Firmware Rewrite — HARA-Driven Architecture

**Status**: Phase 0 DONE, Phase 0.5 DONE, Phase 1 DONE (partial — needs pipeline restructure)
**Date**: 2026-03-20
**Goal**: Rewrite firmware architecture top-down from HARA, not from code bugs.

---

## Mandatory Process Per Phase

Every phase MUST follow this sequence:

1. **Research** — what does industry do for this phase? Find golden examples.
2. **Gap analysis** — compare our approach against research. List all gaps.
3. **Execute** — fix all gaps. No partial fixes.
4. **Verify** — run automated checks. All must pass.
5. **Lesson learned** — write `docs/lessons-learned/embedded/phaseN-<topic>-<date>.md`
6. **HITL review** — present results with HITL lock blocks. Wait for approval.
7. **Next phase** — only after HITL approval.

---

## Traceability Chain

```
HARA (15 hazardous events)
  → Safety Goals (SG-001..SG-008, ASIL A..D)
    → Technical Safety Requirements (TSR)
      → Software Safety Requirements (SSR)
        → Software Requirements (SWR per ECU)
          → DBC (CAN matrix, source of truth)
            → ARXML (system description)
              → Codegen (Com_Cfg, E2E_Cfg, Rte_Cfg, CanIf_Cfg)
                → Firmware (BSW + SWC)
                  → HIL verification
```

Every line of firmware code must trace back through this chain.

---

## Safety Goals Driving the Architecture

| SG | Description | ASIL | FTTI | Safe State | Architecture Impact |
|----|-------------|------|------|------------|-------------------|
| SG-001 | Prevent unintended acceleration | D | 50ms | Torque = 0 | Dual pedal sensors, plausibility check, E2E on Torque_Request |
| SG-002 | Prevent loss of drive torque | B | 500ms | Warn driver | Motor fault detection, DTC broadcast, graceful degradation |
| SG-003 | Prevent unintended/loss of steering | D | 100ms | Center steering | E2E on Steer_Command, steer plausibility, FZC safety SWC |
| SG-004 | Prevent loss of braking | D | 100ms | Max brake | E2E on Brake_Command, brake plausibility, redundant path |
| SG-005 | Prevent unintended braking | A | 200ms | Release brake | Pedal plausibility, brake command validation |
| SG-006 | Detect motor/battery faults | A | 1000ms | Degrade/limp | Overcurrent, overtemp, undervoltage monitoring |
| SG-007 | Detect obstacles reliably | C | 200ms | Emergency brake | Lidar plausibility, sensor disagreement detection |
| SG-008 | Maintain system integrity | C | 500ms | SAFE_STOP | E-Stop, CAN monitoring, heartbeat, SC relay kill |

---

## What HARA Requires of the Firmware

### 1. E2E Protection (SG-001, SG-003, SG-004, SG-008)

Every safety-relevant CAN message MUST have E2E protection:
- **CRC-8** for data integrity
- **Alive counter** for sequence checking (per-PDU, NOT shared)
- **DataID** unique per message (from DBC `E2E_DataID` attribute)

**Current violation**: SWCs share alive counters. DataIDs hardcoded wrong.
**HARA mandate**: Per-PDU E2E state is not optional — ASIL D requires it.

### 2. Timing Compliance (all SGs with FTTI)

Every message MUST be sent within its DBC `GenMsgCycleTime`:
- Torque_Request: 10ms (SG-001 FTTI = 50ms → 5 frames before fault detection)
- Steer_Command: 10ms (SG-003 FTTI = 100ms → 10 frames)
- Heartbeat: 50ms (SG-008 → SC timeout detection within 500ms)

**Current violation**: Bus flooding at 500/s bypasses cycle times.
**HARA mandate**: Timing budget is derived from FTTI, not arbitrary.

### 3. Fault Detection (SG-002, SG-006, SG-007)

Every sensor reading MUST return a valid value or report a fault:
- IoHwAb returns `E_NOT_OK` → SWC MUST set fault flag → DTC broadcast
- Not silently return 0 and pretend everything is fine

**Current violation**: IoHwAb_Init(NULL) → all reads fail → values = 0, no DTC.
**HARA mandate**: Sensor failure = DTC + degraded mode, not silent zero.

### 4. Independent Monitoring (SG-008)

CVC Vehicle State Machine must transition to SAFE_STOP when:
- FZC heartbeat lost for > 500ms
- RZC heartbeat lost for > 500ms
- E-Stop activated (within 100ms FTTI)
- SC relay kill received

**Current violation**: CVC stuck in INIT because heartbeat E2E rejects frames.
**HARA mandate**: VSM transition logic is the core safety mechanism.

---

## Pipeline Architecture — Iterative, Not One-Shot

### Current (broken)

```
DBC ──→ dbc2arxml.py ──→ ARXML ──→ arxmlgen ──→ C configs
         (everything        (everything
          in one shot)        in one shot)
```

Problems:
- No intermediate validation
- Can't re-run a single step
- Error at step 3 requires re-running from step 1
- No way to inspect/fix intermediate ARXML before codegen

### Target (iterative with validation gates)

```
┌──────────────────────────────────────────────────────────────┐
│ Step 1: DBC Validate                                         │
│   Input:  gateway/taktflow_vehicle.dbc                       │
│   Check:  12-point audit (Phase 0 checks)                    │
│   Output: PASS/FAIL + report                                 │
│   Gate:   STOP if FAIL                                       │
└──────────────────────────┬───────────────────────────────────┘
                           ▼
┌──────────────────────────────────────────────────────────────┐
│ Step 2: DBC → ARXML Base                                     │
│   Input:  DBC (validated)                                    │
│   Tool:   dbc2arxml.py --step=base                           │
│   Output: arxml/TaktflowSystem_base.arxml                    │
│           (signals, PDUs, frames, CAN cluster, ECU instances)│
│   Gate:   0 reference errors                                 │
└──────────────────────────┬───────────────────────────────────┘
                           ▼
┌──────────────────────────────────────────────────────────────┐
│ Step 3: Enrich ARXML (E2E + SWCs + Connectors)               │
│   Input:  arxml/TaktflowSystem_base.arxml                    │
│           + model/ecu_sidecar.yaml (scheduling, DTCs, enums) │
│           + DBC (E2E_DataID, Satisfies, MaxDelta attributes) │
│   Tool:   dbc2arxml.py --step=enrich                         │
│   Output: arxml/TaktflowSystem.arxml                         │
│           (base + END-TO-END-PROTECTION-SET                  │
│            + SWC types + assembly connectors                 │
│            + ADMIN-DATA traceability)                        │
│   Gate:   0 reference errors + E2E count matches DBC         │
└──────────────────────────┬───────────────────────────────────┘
                           ▼
┌──────────────────────────────────────────────────────────────┐
│ Step 4: ARXML Validate                                       │
│   Input:  arxml/TaktflowSystem.arxml                         │
│   Check:  - E2E protections == DBC E2E-protected messages    │
│           - Every ASIL message has E2E protection element     │
│           - Every E2E DataID matches DBC BA_ value            │
│           - ADMIN-DATA/Satisfies present on ASIL elements    │
│           - Signal count matches DBC                          │
│           - I-PDU count matches DBC                           │
│   Output: PASS/FAIL + report                                 │
│   Gate:   STOP if FAIL                                       │
└──────────────────────────┬───────────────────────────────────┘
                           ▼
┌──────────────────────────────────────────────────────────────┐
│ Step 5: ARXML → C Configs (per ECU)                          │
│   Input:  arxml/TaktflowSystem.arxml (validated)             │
│           + model/ecu_sidecar.yaml                           │
│   Tool:   python -m tools.arxmlgen --config project.yaml     │
│   Output: firmware/ecu/*/cfg/ (Com_Cfg, CanIf_Cfg, E2E_Cfg, │
│           PduR_Cfg, Rte_Cfg per ECU)                         │
│           firmware/ecu/*/include/ (Ecu_Cfg.h, Rte headers)   │
│   Gate:   93 files written, 0 errors                         │
└──────────────────────────┬───────────────────────────────────┘
                           ▼
┌──────────────────────────────────────────────────────────────┐
│ Step 6: C Config Validate                                    │
│   Input:  Generated C configs                                │
│   Check:  - Every E2E DataID in .h matches ARXML value       │
│           - Every Com CycleTimeMs matches DBC GenMsgCycleTime│
│           - Signal count per ECU matches ARXML                │
│           - PDU ID uniqueness per ECU                         │
│           - gcc -fsyntax-only passes for all ECUs             │
│   Output: PASS/FAIL + report                                 │
│   Gate:   STOP if FAIL                                       │
└──────────────────────────┬───────────────────────────────────┘
                           ▼
                    Code is ready for
                    firmware build + test
```

### Key principles

1. **Each step reads ONLY the output of the previous step** — no reaching back to DBC from step 5
2. **Each step has a validation gate** — STOP on failure, fix, re-run from that step
3. **Steps can be run individually** — `make step2` re-runs only ARXML base generation
4. **Intermediate artifacts are inspectable** — you can open `TaktflowSystem_base.arxml` and check it before enrichment
5. **Errors are caught early** — DBC validation (step 1) catches most issues before any generation

### Implementation

Single Makefile target per step:

```makefile
step1-validate-dbc:
    python tools/sanity_check_all.py --dbc-only

step2-arxml-base:
    python tools/arxml/dbc2arxml.py --step=base gateway/taktflow_vehicle.dbc arxml/

step3-arxml-enrich:
    python tools/arxml/dbc2arxml.py --step=enrich arxml/ model/ecu_sidecar.yaml

step4-validate-arxml:
    python tools/sanity_check_all.py --arxml-only

step5-codegen:
    python -m tools.arxmlgen --config project.yaml

step6-validate-configs:
    python tools/sanity_check_all.py --configs-only

# Full pipeline (stops on first failure)
generate: step1-validate-dbc step2-arxml-base step3-arxml-enrich step4-validate-arxml step5-codegen step6-validate-configs
```

---

## Rewrite Phases (HARA-Ordered)

### Phase 0: DBC Audit — DONE

12-point audit, all checks pass. 7 findings fixed. Lessons: `docs/lessons-learned/embedded/phase0-dbc-audit-2026-03-20.md`

### Phase 0.5: ARXML Generation — IN PROGRESS

**Research finding**: Our ARXML generator puts E2E info in free-text descriptions, not structured AUTOSAR elements. The codegen reads DBC directly for E2E, bypassing ARXML. This breaks the traceability chain.

**Fix required**: Add `END-TO-END-PROTECTION-SET` to ARXML using `autosar_data` library:
- Per E2E-protected message: `END-TO-END-PROTECTION` with Profile P01
- Fields: DATA-ID, MAX-DELTA-COUNTER, DATA-LENGTH, CRC-OFFSET, COUNTER-OFFSET
- Reference to I-SIGNAL-I-PDU
- `ADMIN-DATA > SDGS` with `Satisfies` for traceability

**Golden reference**: AUTOSAR Approach A (`END-TO-END-PROTECTION-SET`), structure confirmed from AUTOSAR PRS E2E Protocol spec and cantools `system-4.2.arxml`.

**After Phase 0.5**: ARXML is the complete system description. Codegen reads ARXML (not DBC) for all parameters.

### Phase 1: Codegen

Verify every safety-relevant message in DBC has:
- [ ] Correct `GenMsgCycleTime` derived from FTTI
- [ ] Correct `E2E_DataID` unique per message
- [ ] Correct `ASIL` attribute
- [ ] Correct `Owner` (sender ECU)

DBC is the contract between ECUs. If DBC is wrong, everything downstream is wrong.

### Phase 1: Codegen — Generate Everything from DBC

1. **E2E DataIDs**: generate `#define <ECU>_E2E_<MSG>_DATA_ID` for ALL E2E-protected PDUs (TX and RX)
2. **Com CycleTimeMs**: already done — propagate from DBC `GenMsgCycleTime`
3. **Com→RTE binding**: populate `RteSignalId` in `Com_SignalConfigType` for automatic signal routing
4. **Per-PDU E2E config**: generate E2E protect/check configs in `E2E_Cfg_<Ecu>.c`

After Phase 1: all generated configs are correct. No hardcoded values needed in SWC code.

### Phase 2: BSW — E2E in Com Layer

Move E2E protection from SWC to Com:

1. `Com_MainFunction_Tx`: after packing signals, call `E2E_Protect` per PDU
2. Per-PDU alive counter array: `com_e2e_alive[COM_MAX_PDUS]`
3. `Com_MainFunction_Rx`: after unpacking, call `E2E_Check` per PDU, report to Dem on failure
4. Cycle time enforcement: already done

After Phase 2: ALL TX goes through Com → E2E → PduR → CanIf → CAN. No bypass paths.

### Phase 3: SWC — Thin Application Layer

Rewrite each SWC to ONLY use Rte_Read/Rte_Write:

```
Sensor → IoHwAb → SWC Rte_Write → (Com reads RTE automatically) → CAN
CAN → (Com unpacks to RTE automatically) → SWC Rte_Read → Actuator
```

SWC does NOT call Com_SendSignal, PduR_Transmit, E2E_Protect, or CanIf_Transmit.

Per-ECU SWC cleanup:
- **CVC**: VehicleState, Pedal, EStop, Dashboard, Heartbeat, CanMonitor
- **FZC**: Steering, Brake, Lidar, Heartbeat, FzcSafety, FzcCom → simplify to Rte only
- **RZC**: Motor, CurrentMonitor, TempMonitor, Battery, Encoder, Heartbeat, RzcCom → simplify

### Phase 4: IoHwAb — Sensor Abstraction

1. Bench mode: configurable test values when no sensors connected
2. Fault reporting: if real HW read fails → set DTC via `Dem_ReportErrorStatus`
3. SWC reads fault flag from RTE and enters degraded mode

### Phase 5: Can MCAL — Clean Recovery

1. Bus-off recovery in `Can_MainFunction_BusOff` (production code, not experiment hack)
2. Auto-restart with backoff timer (not immediate retry causing 84/s recoveries)
3. Remove all inline FDCAN re-init from experiment timer callbacks

### Phase 6: Verification

Trace every test back to a safety goal:

| Test | Traces To | Checks |
|------|-----------|--------|
| HIL CAN rate test | SG-001..SG-008 (FTTI compliance) | Every cyclic message within ±30% of DBC cycle |
| HIL E2E test | SG-001, SG-003, SG-004 | Per-PDU alive counter, correct DataID, CRC valid |
| HIL heartbeat test | SG-008 | CVC sees FZC+RZC heartbeats, transitions INIT→RUN |
| HIL E-Stop test | SG-008 | E-Stop → SAFE_STOP within 100ms |
| HIL sensor fault test | SG-002, SG-006 | IoHwAb failure → DTC + degraded mode |
| SIL regression | All | 16 scenarios pass |

---

## Order of Execution

1. **Phase 0**: DBC audit (30 min)
2. **Phase 1**: Codegen (2-3 hours)
3. **Phase 2**: Com E2E (3-4 hours)
4. **Phase 3**: SWC rewrite (4-6 hours)
5. **Phase 4**: IoHwAb (1-2 hours)
6. **Phase 5**: Can MCAL (1 hour)
7. **Phase 6**: Verification (2-3 hours)

**Total: 14-20 hours**

---

## Success Criteria

- [ ] Every CAN message rate matches DBC GenMsgCycleTime (±30%)
- [ ] Every E2E-protected PDU has unique DataID from DBC
- [ ] Every E2E alive counter is per-PDU (no sharing)
- [ ] No SWC calls PduR_Transmit, CanIf_Transmit, or E2E_Protect directly
- [ ] IoHwAb bench mode shows non-zero test values
- [ ] CVC reaches RUN state with FZC+RZC on bus
- [ ] SIL suite passes >= 14/16
- [ ] Every firmware function traces to a SWR which traces to a SSR which traces to a SG
