13:04:05 DEBUG : Logs will be stored at 'C:/Users/schumae/Documents/vitisprj1/IDE.log'.
13:04:10 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\schumae\Documents\vitisprj1\temp_xsdb_launch_script.tcl
13:04:10 INFO  : Registering command handlers for Vitis TCF services
13:04:10 INFO  : Platform repository initialization has completed.
13:04:13 INFO  : XSCT server has started successfully.
13:04:14 INFO  : plnx-install-location is set to ''
13:04:14 INFO  : Successfully done setting XSCT server connection channel  
13:04:14 INFO  : Successfully done query RDI_DATADIR 
13:04:14 INFO  : Successfully done setting workspace for the tool. 
13:06:31 INFO  : Result from executing command 'getProjects': top_level_wrapper
13:06:31 INFO  : Result from executing command 'getPlatforms': 
13:06:32 WARN  : An unexpected exception occurred in the module 'platform project logging'
13:06:32 INFO  : Platform 'top_level_wrapper' is added to custom repositories.
13:06:42 INFO  : Platform 'top_level_wrapper' is added to custom repositories.
13:08:49 INFO  : Result from executing command 'getProjects': top_level_wrapper
13:08:49 INFO  : Result from executing command 'getPlatforms': top_level_wrapper|C:/Users/schumae/Documents/vitisprj1/top_level_wrapper/export/top_level_wrapper/top_level_wrapper.xpfm
13:08:52 INFO  : Checking for BSP changes to sync application flags for project 'hello_world'...
13:09:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:09:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

13:09:40 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
13:10:26 INFO  : Projects exported to 'C:\Users\schumae\Documents\vitis_export_archive.ide.zip'
