

================================================================
== Vitis HLS Report for 'generic_sincos_16_4_s'
================================================================
* Date:           Tue Jun 24 22:03:06 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        FFT
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z030-sbv485-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.935 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       29|       29|  0.290 us|  0.290 us|   29|   29|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------+----------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                        |                                              |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                        Instance                        |                    Module                    |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------------------------+----------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1_fu_73  |generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1  |       22|       22|  0.220 us|  0.220 us|   22|   22|       no|
        +--------------------------------------------------------+----------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|    110|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        4|    1|     129|    423|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     80|    -|
|Register         |        -|    -|     118|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        4|    2|     247|    613|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      530|  400|  157200|  78600|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------+----------------------------------------------+---------+----+-----+-----+-----+
    |                        Instance                        |                    Module                    | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------------------------+----------------------------------------------+---------+----+-----+-----+-----+
    |grp_generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1_fu_73  |generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1  |        4|   0|  129|  399|    0|
    |mul_14ns_22ns_35_1_1_U70                                |mul_14ns_22ns_35_1_1                          |        0|   1|    0|   24|    0|
    +--------------------------------------------------------+----------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                   |                                              |        4|   1|  129|  423|    0|
    +--------------------------------------------------------+----------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    +-------------------------------------+---------------------------------+--------------+
    |               Instance              |              Module             |  Expression  |
    +-------------------------------------+---------------------------------+--------------+
    |mac_muladd_2ns_16ns_18ns_18_4_1_U71  |mac_muladd_2ns_16ns_18ns_18_4_1  |  i0 + i1 * i2|
    +-------------------------------------+---------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |inabs_fu_82_p2        |         -|   0|  0|  17|           1|          14|
    |sub_ln254_fu_139_p2   |         -|   0|  0|  25|          17|          18|
    |sub_ln280_fu_183_p2   |         -|   0|  0|  24|           1|          17|
    |sub_ln292_fu_210_p2   |         -|   0|  0|  17|           1|          14|
    |icmp_ln251_fu_114_p2  |      icmp|   0|  0|  10|           2|           1|
    |z_fu_168_p3           |    select|   0|  0|  17|           1|          17|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 110|          23|          81|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                               |  48|          9|    1|          9|
    |ap_phi_mux_outcos_0_in_in_phi_fu_67_p4  |  14|          3|   17|         51|
    |ap_return_0                             |   9|          2|   14|         28|
    |ap_return_1                             |   9|          2|   14|         28|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  80|         16|   46|        116|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |                                 Name                                | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                            |   8|   0|    8|          0|
    |ap_return_0_preg                                                     |  14|   0|   14|          0|
    |ap_return_1_preg                                                     |  14|   0|   14|          0|
    |grp_generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1_fu_73_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln251_reg_271                                                   |   1|   0|    1|          0|
    |inabs_reg_250                                                        |  14|   0|   14|          0|
    |k_reg_260                                                            |   2|   0|    2|          0|
    |p_loc2_fu_50                                                         |  17|   0|   17|          0|
    |p_loc_fu_54                                                          |  17|   0|   17|          0|
    |trunc_ln68_reg_255                                                   |  13|   0|   13|          0|
    |z_reg_281                                                            |  17|   0|   17|          0|
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                | 118|   0|  118|          0|
    +---------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+-----------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+-------------+-----+-----+------------+-----------------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  generic_sincos<16, 4>|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  generic_sincos<16, 4>|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  generic_sincos<16, 4>|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  generic_sincos<16, 4>|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  generic_sincos<16, 4>|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  generic_sincos<16, 4>|  return value|
|ap_return_0  |  out|   14|  ap_ctrl_hs|  generic_sincos<16, 4>|  return value|
|ap_return_1  |  out|   14|  ap_ctrl_hs|  generic_sincos<16, 4>|  return value|
|in_val       |   in|   14|     ap_none|                 in_val|        scalar|
+-------------+-----+-----+------------+-----------------------+--------------+

