0.7
2020.2
Sep  5 2024
15:23:16
D:/VeriLogProjects/RISCVP/RISCVP.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,,,,,,,
D:/VeriLogProjects/RISCVP/RISCVP.srcs/sim_1/new/testbench.v,1732449764,verilog,,,,testbench,,,,,,,,
D:/VeriLogProjects/RISCVP/RISCVP.srcs/sources_1/new/processor_top.v,1732453850,verilog,,D:/VeriLogProjects/RISCVP/RISCVP.srcs/sim_1/new/testbench.v,,instr_and_data_mem;processor_core;processor_top;register_file,,,,,,,,
