// Seed: 233021355
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  tri id_5;
  always if (id_5) id_5 = id_1 * id_4;
  id_6(
      id_2
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8#(
        .id_9 (id_10),
        .id_11(1),
        .id_12(id_6[1]),
        .id_13(1),
        .id_14(1),
        .id_15(1)
    ),
    id_16,
    id_17,
    id_18,
    id_19
);
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_5 = id_3;
  id_20 :
  assert property (@(1) id_14) if (id_7) if (id_18) id_14 <= 1;
  if (id_2) begin
    always id_19 = id_2;
  end else wire id_21;
  wire id_22, id_23;
  module_0(
      id_21, id_18, id_21, id_2
  );
  assign id_16 = id_3;
  always_comb
  fork
    id_21 = id_3;
  join_any
  wire id_24;
  wire id_25;
  wire id_26, id_27;
  wire id_28;
endmodule
