<def f='llvm/llvm/include/llvm/MC/LaneBitmask.h' l='82' type='static llvm::LaneBitmask llvm::LaneBitmask::getNone()'/>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='365' u='c' c='_ZN12_GLOBAL__N_115DetectDeadLanes28determineInitialDefinedLanesEj'/>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='407' u='c' c='_ZN12_GLOBAL__N_115DetectDeadLanes28determineInitialDefinedLanesEj'/>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='415' u='c' c='_ZN12_GLOBAL__N_115DetectDeadLanes25determineInitialUsedLanesEj'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='502' u='c' c='_ZN4llvm13LiveIntervals12shrinkToUsesEPNS_12LiveIntervalEPNS_15SmallVectorImplIPNS_12MachineInstrEEE'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='781' u='c' c='_ZN4llvm13LiveIntervals12addKillFlagsEPKNS_10VirtRegMapE'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='1021' u='c' c='_ZN4llvm13LiveIntervals8HMEditor15updateAllRangesEPNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='1044' u='c' c='_ZN4llvm13LiveIntervals8HMEditor15updateAllRangesEPNS_12MachineInstrE'/>
<use f='llvm/llvm/include/llvm/CodeGen/RegisterPressure.h' l='299' u='c' c='_ZNK4llvm10LiveRegSet8containsENS_8RegisterE'/>
<use f='llvm/llvm/include/llvm/CodeGen/RegisterPressure.h' l='313' u='c' c='_ZN4llvm10LiveRegSet6insertENS_16RegisterMaskPairE'/>
<use f='llvm/llvm/include/llvm/CodeGen/RegisterPressure.h' l='322' u='c' c='_ZN4llvm10LiveRegSet5eraseENS_16RegisterMaskPairE'/>
<use f='llvm/llvm/lib/CodeGen/MachinePipeliner.cpp' l='1655' u='c' c='_ZL15computeLiveOutsRN4llvm15MachineFunctionERNS_18RegPressureTrackerERNS_7NodeSetE'/>
<use f='llvm/llvm/lib/CodeGen/MachinePipeliner.cpp' l='1661' u='c' c='_ZL15computeLiveOutsRN4llvm15MachineFunctionERNS_18RegPressureTrackerERNS_7NodeSetE'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='982' u='c' c='_ZN4llvm17ScheduleDAGMILive15collectVRegUsesERNS_5SUnitE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='245' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier18checkLivenessAtUseEPKN4llvm14MachineOperandEjNS1_9SlotIndexERKNS1_9LiveRangeENS1_8RegisterENS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='249' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier18checkLivenessAtDefEPKN4llvm14MachineOperandEjNS1_9SlotIndexERKNS1_9LiveRangeENS1_8RegisterEbNS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='265' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier15verifyLiveRangeERKN4llvm9LiveRangeENS1_8RegisterENS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='245' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier18checkLivenessAtUseEPKN4llvm14MachineOperandEjNS1_9SlotIndexERKNS1_9LiveRangeENS1_8RegisterENS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='249' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier18checkLivenessAtDefEPKN4llvm14MachineOperandEjNS1_9SlotIndexERKNS1_9LiveRangeENS1_8RegisterEbNS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='265' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier15verifyLiveRangeERKN4llvm9LiveRangeENS1_8RegisterENS1_11LaneBitmaskE'/>
<use f='llvm/llvm/include/llvm/CodeGen/RDFRegisters.h' l='73' u='c'/>
<use f='llvm/llvm/include/llvm/CodeGen/RDFRegisters.h' l='77' u='c' c='_ZN4llvm3rdf11RegisterRefC1EjNS_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='1996' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer8joinCopyEPN4llvm12MachineInstrERb'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='2648' u='c' c='_ZN12_GLOBAL__N_18JoinVals12analyzeValueEjRS0_'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='3445' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer12joinVirtRegsERN4llvm13CoalescerPairE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='3447' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer12joinVirtRegsERN4llvm13CoalescerPairE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='367' u='c' c='_ZN4llvm18RegPressureTracker12initLiveThruERKS0_'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='377' u='c' c='_ZL11getRegLanesN4llvm8ArrayRefINS_16RegisterMaskPairEEENS_8RegisterE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='401' u='c' c='_ZL10setRegZeroRN4llvm15SmallVectorImplINS_16RegisterMaskPairEEENS_8RegisterE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='403' u='c' c='_ZL10setRegZeroRN4llvm15SmallVectorImplINS_16RegisterMaskPairEEENS_8RegisterE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='446' u='c' c='_ZL20getLanesWithPropertyRKN4llvm13LiveIntervalsERKNS_19MachineRegisterInfoEbNS_8RegisterENS_9SlotIndexENS_11LaneBitmaskEPFbRKNS_9LiveRangeES7_E'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='726' u='c' c='_ZN4llvm18RegPressureTracker19discoverLiveInOrOutENS_16RegisterMaskPairERNS_15SmallVectorImplIS1_EE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='784' u='c' c='_ZN4llvm18RegPressureTracker6recedeERKNS_16RegisterOperandsEPNS_15SmallVectorImplINS_16RegisterMaskPairEEE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='1239' u='c' c='_ZL14findUseBetweenjN4llvm11LaneBitmaskENS_9SlotIndexES1_RKNS_19MachineRegisterInfoEPKNS_13LiveIntervalsE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='1259' u='c' c='_ZNK4llvm18RegPressureTracker16getLastUsedLanesENS_8RegisterENS_9SlotIndexE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='1270' u='c' c='_ZNK4llvm18RegPressureTracker16getLiveThroughAtENS_8RegisterENS_9SlotIndexE'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='661' u='c' c='_ZN4llvm11SplitEditor13defFromParentEjPNS_6VNInfoENS_9SlotIndexERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.h' l='259' u='c' c='_ZN4llvm14getRegPressureERKNS_19MachineRegisterInfoEOT_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp' l='373' u='c' c='_ZN4llvm20GCNDownwardRPTracker17advanceBeforeNextEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1456' u='c' c='_ZN4llvm14CodeGenRegBank22computeSubRegLaneMasksEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1513' u='c' c='_ZN4llvm14CodeGenRegBank22computeSubRegLaneMasksEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='2063' u='c' c='_ZN4llvm14CodeGenRegBank23computeRegUnitLaneMasksEv'/>
