

================================================================
== Vivado HLS Report for 'GenerationGenerator_generateGeneration'
================================================================
* Date:           Thu Dec 20 14:51:01 2018

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        GeneticAlgoHls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|     7.474|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  269|  269|  269|  269|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1         |  268|  268|       268|          -|          -|  inf |    no    |
        | + mutateChild1  |  128|  128|         2|          2|          2|    64|    yes   |
        | + mutateChild2  |  128|  128|         2|          2|          2|    64|    yes   |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      0|    694|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|    197|
|Register         |        -|      -|    419|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      0|    419|    891|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      0|      1|      5|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+-----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+-----+------------+------------+
    |j_1_fu_369_p2           |     +    |      0|  0|   15|           7|           1|
    |j_2_fu_428_p2           |     +    |      0|  0|   15|           7|           1|
    |tmp_16_fu_445_p2        |     +    |      0|  0|   31|          24|           1|
    |tmp_2_fu_390_p2         |     +    |      0|  0|   31|          24|           1|
    |tmp_5_fu_328_p2         |     +    |      0|  0|   31|          24|           1|
    |tmp_8_fu_348_p2         |     +    |      0|  0|   31|          24|           1|
    |exitcond1_fu_363_p2     |   icmp   |      0|  0|   11|           7|           8|
    |exitcond_fu_422_p2      |   icmp   |      0|  0|   11|           7|           8|
    |grp_fu_311_p2           |   icmp   |      0|  0|   18|          24|          24|
    |tmp_15_fu_439_p2        |   icmp   |      0|  0|   18|          24|           5|
    |tmp_1_fu_384_p2         |   icmp   |      0|  0|   18|          24|           5|
    |tmp_4_fu_322_p2         |   icmp   |      0|  0|   18|          24|           5|
    |tmp_7_fu_342_p2         |   icmp   |      0|  0|   18|          24|           5|
    |p_tmp_1_fu_451_p3       |  select  |      0|  0|   24|           1|           1|
    |p_tmp_8_fu_354_p3       |  select  |      0|  0|   24|           1|           1|
    |p_tmp_s_fu_396_p3       |  select  |      0|  0|   24|           1|           1|
    |storemerge_i_fu_334_p3  |  select  |      0|  0|   24|           1|           1|
    |op2_assign_1_fu_463_p2  |    shl   |      0|  0|  101|           1|          32|
    |op2_assign_fu_405_p2    |    shl   |      0|  0|  101|           1|          32|
    |child1_V_1_fu_415_p2    |    xor   |      0|  0|   64|          64|          64|
    |child2_V_1_fu_473_p2    |    xor   |      0|  0|   64|          64|          64|
    |tmp_12_fu_480_p2        |    xor   |      0|  0|    2|           1|           2|
    +------------------------+----------+-------+---+-----+------------+------------+
    |Total                   |          |      0|  0|  694|         379|         264|
    +------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------+----+-----------+-----+-----------+
    |                     Name                     | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------+----+-----------+-----+-----------+
    |GenerationGenerator_2_reg_221                 |   9|          2|   24|         48|
    |GenerationGenerator_5_reg_266                 |   9|          2|   24|         48|
    |GenerationGenerator_randomNumbers_V_address0  |  15|          3|    8|         24|
    |GenerationGenerator_trueRandomIndex_V_o       |  21|          4|   24|         96|
    |ap_NS_fsm                                     |  62|         15|    1|         15|
    |ap_phi_mux_p_0274_1_phi_fu_258_p4             |  15|          3|   64|        192|
    |ap_phi_mux_p_0438_1_phi_fu_303_p4             |  15|          3|   64|        192|
    |generatingDone                                |  15|          3|    1|          3|
    |j1_reg_287                                    |   9|          2|    7|         14|
    |j_reg_242                                     |   9|          2|    7|         14|
    |v_V_1_reg_276                                 |   9|          2|   64|        128|
    |v_V_reg_231                                   |   9|          2|   64|        128|
    +----------------------------------------------+----+-----------+-----+-----------+
    |Total                                         | 197|         43|  352|        902|
    +----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |GenerationGenerator_2_reg_221  |  24|   0|   24|          0|
    |GenerationGenerator_5_reg_266  |  24|   0|   24|          0|
    |ap_CS_fsm                      |  15|   0|   15|          0|
    |j1_reg_287                     |   7|   0|    7|          0|
    |j_1_reg_515                    |   7|   0|    7|          0|
    |j_2_reg_536                    |   7|   0|    7|          0|
    |j_reg_242                      |   7|   0|    7|          0|
    |p_tmp_1_reg_546                |  24|   0|   24|          0|
    |p_tmp_8_reg_502                |  24|   0|   24|          0|
    |v_V_1_reg_276                  |  64|   0|   64|          0|
    |v_V_reg_231                    |  64|   0|   64|          0|
    |val_V_3_reg_492                |  64|   0|   64|          0|
    |val_V_4_reg_497                |  64|   0|   64|          0|
    |val_V_reg_507                  |  24|   0|   24|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 419|   0|  419|          0|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------------------+-----+-----+------------+-----------------------------------------+--------------+
|                    RTL Ports                   | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+------------------------------------------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk                                          |  in |    1| ap_ctrl_hs | GenerationGenerator::generateGeneration | return value |
|ap_rst                                          |  in |    1| ap_ctrl_hs | GenerationGenerator::generateGeneration | return value |
|startGenerating                                 |  in |    1|   ap_none  |             startGenerating             |    pointer   |
|generatingDone                                  | out |    1|   ap_vld   |              generatingDone             |    pointer   |
|generatingDone_ap_vld                           | out |    1|   ap_vld   |              generatingDone             |    pointer   |
|generation_parent1                              |  in |   64|   ap_none  |            generation_parent1           |    pointer   |
|generation_parent2                              |  in |   64|   ap_none  |            generation_parent2           |    pointer   |
|generation_child1                               | out |   64|   ap_vld   |            generation_child1            |    pointer   |
|generation_child1_ap_vld                        | out |    1|   ap_vld   |            generation_child1            |    pointer   |
|generation_child2                               | out |   64|   ap_vld   |            generation_child2            |    pointer   |
|generation_child2_ap_vld                        | out |    1|   ap_vld   |            generation_child2            |    pointer   |
|mutation_probability                            |  in |   24|   ap_none  |           mutation_probability          |    pointer   |
|GenerationGenerator_trueRandomIndex_V_i         |  in |   24|   ap_ovld  |  GenerationGenerator_trueRandomIndex_V  |    pointer   |
|GenerationGenerator_trueRandomIndex_V_o         | out |   24|   ap_ovld  |  GenerationGenerator_trueRandomIndex_V  |    pointer   |
|GenerationGenerator_trueRandomIndex_V_o_ap_vld  | out |    1|   ap_ovld  |  GenerationGenerator_trueRandomIndex_V  |    pointer   |
|GenerationGenerator_randomNumbers_V_address0    | out |    8|  ap_memory |   GenerationGenerator_randomNumbers_V   |     array    |
|GenerationGenerator_randomNumbers_V_ce0         | out |    1|  ap_memory |   GenerationGenerator_randomNumbers_V   |     array    |
|GenerationGenerator_randomNumbers_V_q0          |  in |   24|  ap_memory |   GenerationGenerator_randomNumbers_V   |     array    |
+------------------------------------------------+-----+-----+------------+-----------------------------------------+--------------+

