INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/.Xilinx/projects/project_half_adder/project_half_adder.srcs/sources_1/new/half adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/.Xilinx/projects/project_half_adder/project_half_adder.srcs/sim_1/new/half adder testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder_testbench
