Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Apr  5 18:38:44 2024
| Host         : Max_Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file pong_timing_summary_routed.rpt -pb pong_timing_summary_routed.pb -rpx pong_timing_summary_routed.rpx -warn_on_violation
| Design       : pong
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     209         
LUTAR-1    Warning           LUT drives async reset alert    1           
TIMING-18  Warning           Missing input or output delay   1           
TIMING-20  Warning           Non-clocked latch               2           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (239)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (618)
5. checking no_input_delay (5)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (239)
--------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: A0/PIXEL_CLK_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[9]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: B0/BALLE_CLK_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: R0/RAQUETTE_CLK_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S0/score_1_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: S0/score_1_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: S0/score_1_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S0/score_2_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: S0/score_2_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: S0/score_2_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (618)
--------------------------------------------------
 There are 618 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.111        0.000                      0                   15        0.210        0.000                      0                   15        4.500        0.000                       0                    18  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.111        0.000                      0                   15        0.210        0.000                      0                   15        4.500        0.000                       0                    18  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.111ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.210ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.111ns  (required time - arrival time)
  Source:                 S0/prev_j1_win_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/score_2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.905ns  (logic 0.900ns (47.236%)  route 1.005ns (52.764%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.559     5.080    S0/CLK
    SLICE_X51Y54         FDCE                                         r  S0/prev_j1_win_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y54         FDCE (Prop_fdce_C_Q)         0.456     5.536 f  S0/prev_j1_win_reg/Q
                         net (fo=6, routed)           0.416     5.951    B1/prev_j1_win
    SLICE_X51Y56         LUT2 (Prop_lut2_I1_O)        0.118     6.069 r  B1/score_2[2]_i_2/O
                         net (fo=1, routed)           0.590     6.659    S0/score_10
    SLICE_X52Y56         LUT6 (Prop_lut6_I4_O)        0.326     6.985 r  S0/score_2[2]_i_1/O
                         net (fo=1, routed)           0.000     6.985    S0/score_2[2]_i_1_n_0
    SLICE_X52Y56         FDCE                                         r  S0/score_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.442    14.783    S0/CLK
    SLICE_X52Y56         FDCE                                         r  S0/score_2_reg[2]/C
                         clock pessimism              0.272    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X52Y56         FDCE (Setup_fdce_C_D)        0.077    15.097    S0/score_2_reg[2]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                          -6.985    
  -------------------------------------------------------------------
                         slack                                  8.111    

Slack (MET) :             8.330ns  (required time - arrival time)
  Source:                 S0/prev_j1_win_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/score_2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.691ns  (logic 0.580ns (34.298%)  route 1.111ns (65.702%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.559     5.080    S0/CLK
    SLICE_X51Y54         FDCE                                         r  S0/prev_j1_win_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y54         FDCE (Prop_fdce_C_Q)         0.456     5.536 r  S0/prev_j1_win_reg/Q
                         net (fo=6, routed)           1.111     6.647    S0/prev_j1_win
    SLICE_X52Y56         LUT5 (Prop_lut5_I1_O)        0.124     6.771 r  S0/score_2[0]_i_1/O
                         net (fo=1, routed)           0.000     6.771    S0/score_2[0]_i_1_n_0
    SLICE_X52Y56         FDCE                                         r  S0/score_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.442    14.783    S0/CLK
    SLICE_X52Y56         FDCE                                         r  S0/score_2_reg[0]/C
                         clock pessimism              0.272    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X52Y56         FDCE (Setup_fdce_C_D)        0.081    15.101    S0/score_2_reg[0]
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                          -6.771    
  -------------------------------------------------------------------
                         slack                                  8.330    

Slack (MET) :             8.371ns  (required time - arrival time)
  Source:                 A0/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A0/PIXEL_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.600ns  (logic 0.718ns (44.862%)  route 0.882ns (55.139%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.571     5.092    A0/CLK
    SLICE_X49Y49         FDCE                                         r  A0/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDCE (Prop_fdce_C_Q)         0.419     5.511 r  A0/cnt_reg[1]/Q
                         net (fo=2, routed)           0.882     6.394    A0/p_1_in
    SLICE_X48Y49         LUT4 (Prop_lut4_I0_O)        0.299     6.693 r  A0/PIXEL_CLK_i_1/O
                         net (fo=1, routed)           0.000     6.693    A0/PIXEL_CLK_i_1_n_0
    SLICE_X48Y49         FDRE                                         r  A0/PIXEL_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.452    14.793    A0/CLK
    SLICE_X48Y49         FDRE                                         r  A0/PIXEL_CLK_reg/C
                         clock pessimism              0.277    15.070    
                         clock uncertainty           -0.035    15.035    
    SLICE_X48Y49         FDRE (Setup_fdre_C_D)        0.029    15.064    A0/PIXEL_CLK_reg
  -------------------------------------------------------------------
                         required time                         15.064    
                         arrival time                          -6.693    
  -------------------------------------------------------------------
                         slack                                  8.371    

Slack (MET) :             8.382ns  (required time - arrival time)
  Source:                 R0/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R0/RAQUETTE_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.592ns  (logic 0.718ns (45.107%)  route 0.874ns (54.893%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.566     5.087    R0/CLK
    SLICE_X37Y47         FDCE                                         r  R0/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDCE (Prop_fdce_C_Q)         0.419     5.506 r  R0/cnt_reg[1]/Q
                         net (fo=2, routed)           0.874     6.380    R0/cnt_reg_n_0_[1]
    SLICE_X36Y47         LUT4 (Prop_lut4_I0_O)        0.299     6.679 r  R0/RAQUETTE_CLK_i_1/O
                         net (fo=1, routed)           0.000     6.679    R0/RAQUETTE_CLK_i_1_n_0
    SLICE_X36Y47         FDRE                                         r  R0/RAQUETTE_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.446    14.787    R0/CLK
    SLICE_X36Y47         FDRE                                         r  R0/RAQUETTE_CLK_reg/C
                         clock pessimism              0.278    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X36Y47         FDRE (Setup_fdre_C_D)        0.031    15.061    R0/RAQUETTE_CLK_reg
  -------------------------------------------------------------------
                         required time                         15.061    
                         arrival time                          -6.679    
  -------------------------------------------------------------------
                         slack                                  8.382    

Slack (MET) :             8.396ns  (required time - arrival time)
  Source:                 B0/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B0/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.597ns  (logic 0.580ns (36.314%)  route 1.017ns (63.686%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.566     5.087    B0/CLK
    SLICE_X36Y48         FDCE                                         r  B0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDCE (Prop_fdce_C_Q)         0.456     5.543 f  B0/cnt_reg[0]/Q
                         net (fo=2, routed)           1.017     6.560    B0/cnt_reg_n_0_[0]
    SLICE_X36Y48         LUT1 (Prop_lut1_I0_O)        0.124     6.684 r  B0/cnt[0]_i_1__0/O
                         net (fo=1, routed)           0.000     6.684    B0/cnt[0]_i_1__0_n_0
    SLICE_X36Y48         FDCE                                         r  B0/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.446    14.787    B0/CLK
    SLICE_X36Y48         FDCE                                         r  B0/cnt_reg[0]/C
                         clock pessimism              0.300    15.087    
                         clock uncertainty           -0.035    15.052    
    SLICE_X36Y48         FDCE (Setup_fdce_C_D)        0.029    15.081    B0/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                          -6.684    
  -------------------------------------------------------------------
                         slack                                  8.396    

Slack (MET) :             8.408ns  (required time - arrival time)
  Source:                 B0/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B0/BALLE_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.560ns  (logic 0.718ns (46.021%)  route 0.842ns (53.979%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.566     5.087    B0/CLK
    SLICE_X36Y48         FDCE                                         r  B0/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDCE (Prop_fdce_C_Q)         0.419     5.506 r  B0/cnt_reg[1]/Q
                         net (fo=2, routed)           0.842     6.348    B0/cnt_reg_n_0_[1]
    SLICE_X36Y47         LUT4 (Prop_lut4_I0_O)        0.299     6.647 r  B0/BALLE_CLK_i_1/O
                         net (fo=1, routed)           0.000     6.647    B0/BALLE_CLK_i_1_n_0
    SLICE_X36Y47         FDRE                                         r  B0/BALLE_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.446    14.787    B0/CLK
    SLICE_X36Y47         FDRE                                         r  B0/BALLE_CLK_reg/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y47         FDRE (Setup_fdre_C_D)        0.029    15.056    B0/BALLE_CLK_reg
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                          -6.647    
  -------------------------------------------------------------------
                         slack                                  8.408    

Slack (MET) :             8.416ns  (required time - arrival time)
  Source:                 B0/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B0/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.623ns  (logic 0.606ns (37.334%)  route 1.017ns (62.666%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.566     5.087    B0/CLK
    SLICE_X36Y48         FDCE                                         r  B0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDCE (Prop_fdce_C_Q)         0.456     5.543 r  B0/cnt_reg[0]/Q
                         net (fo=2, routed)           1.017     6.560    B0/cnt_reg_n_0_[0]
    SLICE_X36Y48         LUT2 (Prop_lut2_I0_O)        0.150     6.710 r  B0/cnt[1]_i_1__1/O
                         net (fo=1, routed)           0.000     6.710    B0/cnt[1]_i_1__1_n_0
    SLICE_X36Y48         FDCE                                         r  B0/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.446    14.787    B0/CLK
    SLICE_X36Y48         FDCE                                         r  B0/cnt_reg[1]/C
                         clock pessimism              0.300    15.087    
                         clock uncertainty           -0.035    15.052    
    SLICE_X36Y48         FDCE (Setup_fdce_C_D)        0.075    15.127    B0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                          -6.710    
  -------------------------------------------------------------------
                         slack                                  8.416    

Slack (MET) :             8.428ns  (required time - arrival time)
  Source:                 S0/score_1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/score_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.577ns  (logic 0.580ns (36.789%)  route 0.997ns (63.211%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.559     5.080    S0/CLK
    SLICE_X53Y54         FDCE                                         r  S0/score_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y54         FDCE (Prop_fdce_C_Q)         0.456     5.536 r  S0/score_1_reg[0]/Q
                         net (fo=6, routed)           0.997     6.532    S0/j1_score[0]
    SLICE_X54Y55         LUT4 (Prop_lut4_I0_O)        0.124     6.656 r  S0/score_1[1]_i_1/O
                         net (fo=1, routed)           0.000     6.656    S0/score_1[1]_i_1_n_0
    SLICE_X54Y55         FDCE                                         r  S0/score_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.442    14.783    S0/CLK
    SLICE_X54Y55         FDCE                                         r  S0/score_1_reg[1]/C
                         clock pessimism              0.258    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X54Y55         FDCE (Setup_fdce_C_D)        0.079    15.085    S0/score_1_reg[1]
  -------------------------------------------------------------------
                         required time                         15.085    
                         arrival time                          -6.656    
  -------------------------------------------------------------------
                         slack                                  8.428    

Slack (MET) :             8.431ns  (required time - arrival time)
  Source:                 R0/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R0/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.609ns  (logic 0.746ns (46.371%)  route 0.863ns (53.629%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.566     5.087    R0/CLK
    SLICE_X37Y47         FDCE                                         r  R0/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDCE (Prop_fdce_C_Q)         0.419     5.506 r  R0/cnt_reg[1]/Q
                         net (fo=2, routed)           0.863     6.369    R0/cnt_reg_n_0_[1]
    SLICE_X37Y47         LUT2 (Prop_lut2_I0_O)        0.327     6.696 r  R0/cnt[1]_i_1__0/O
                         net (fo=1, routed)           0.000     6.696    R0/cnt[1]_i_1__0_n_0
    SLICE_X37Y47         FDCE                                         r  R0/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.446    14.787    R0/CLK
    SLICE_X37Y47         FDCE                                         r  R0/cnt_reg[1]/C
                         clock pessimism              0.300    15.087    
                         clock uncertainty           -0.035    15.052    
    SLICE_X37Y47         FDCE (Setup_fdce_C_D)        0.075    15.127    R0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                          -6.696    
  -------------------------------------------------------------------
                         slack                                  8.431    

Slack (MET) :             8.431ns  (required time - arrival time)
  Source:                 A0/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A0/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.609ns  (logic 0.746ns (46.371%)  route 0.863ns (53.629%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.571     5.092    A0/CLK
    SLICE_X49Y49         FDCE                                         r  A0/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDCE (Prop_fdce_C_Q)         0.419     5.511 r  A0/cnt_reg[1]/Q
                         net (fo=2, routed)           0.863     6.374    A0/p_1_in
    SLICE_X49Y49         LUT2 (Prop_lut2_I0_O)        0.327     6.701 r  A0/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     6.701    A0/cnt[1]_i_1_n_0
    SLICE_X49Y49         FDCE                                         r  A0/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.452    14.793    A0/CLK
    SLICE_X49Y49         FDCE                                         r  A0/cnt_reg[1]/C
                         clock pessimism              0.299    15.092    
                         clock uncertainty           -0.035    15.057    
    SLICE_X49Y49         FDCE (Setup_fdce_C_D)        0.075    15.132    A0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         15.132    
                         arrival time                          -6.701    
  -------------------------------------------------------------------
                         slack                                  8.431    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 S0/score_1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/score_1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.773%)  route 0.115ns (38.227%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.564     1.447    S0/CLK
    SLICE_X53Y54         FDCE                                         r  S0/score_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y54         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  S0/score_1_reg[0]/Q
                         net (fo=6, routed)           0.115     1.703    S0/j1_score[0]
    SLICE_X53Y54         LUT3 (Prop_lut3_I2_O)        0.045     1.748 r  S0/score_1[0]_i_1/O
                         net (fo=1, routed)           0.000     1.748    S0/score_1[0]_i_1_n_0
    SLICE_X53Y54         FDCE                                         r  S0/score_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.834     1.962    S0/CLK
    SLICE_X53Y54         FDCE                                         r  S0/score_1_reg[0]/C
                         clock pessimism             -0.515     1.447    
    SLICE_X53Y54         FDCE (Hold_fdce_C_D)         0.091     1.538    S0/score_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 S0/prev_j2_win_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/score_2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.246ns (74.148%)  route 0.086ns (25.852%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.564     1.447    S0/CLK
    SLICE_X52Y56         FDCE                                         r  S0/prev_j2_win_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y56         FDCE (Prop_fdce_C_Q)         0.148     1.595 r  S0/prev_j2_win_reg/Q
                         net (fo=3, routed)           0.086     1.681    S0/prev_j2_win
    SLICE_X52Y56         LUT5 (Prop_lut5_I3_O)        0.098     1.779 r  S0/score_2[0]_i_1/O
                         net (fo=1, routed)           0.000     1.779    S0/score_2[0]_i_1_n_0
    SLICE_X52Y56         FDCE                                         r  S0/score_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.834     1.962    S0/CLK
    SLICE_X52Y56         FDCE                                         r  S0/score_2_reg[0]/C
                         clock pessimism             -0.515     1.447    
    SLICE_X52Y56         FDCE (Hold_fdce_C_D)         0.121     1.568    S0/score_2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 S0/prev_j2_win_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/score_2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.246ns (73.704%)  route 0.088ns (26.296%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.564     1.447    S0/CLK
    SLICE_X52Y56         FDCE                                         r  S0/prev_j2_win_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y56         FDCE (Prop_fdce_C_Q)         0.148     1.595 r  S0/prev_j2_win_reg/Q
                         net (fo=3, routed)           0.088     1.683    S0/prev_j2_win
    SLICE_X52Y56         LUT6 (Prop_lut6_I2_O)        0.098     1.781 r  S0/score_2[2]_i_1/O
                         net (fo=1, routed)           0.000     1.781    S0/score_2[2]_i_1_n_0
    SLICE_X52Y56         FDCE                                         r  S0/score_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.834     1.962    S0/CLK
    SLICE_X52Y56         FDCE                                         r  S0/score_2_reg[2]/C
                         clock pessimism             -0.515     1.447    
    SLICE_X52Y56         FDCE (Hold_fdce_C_D)         0.120     1.567    S0/score_2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 B0/BALLE_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B0/BALLE_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.564     1.447    B0/CLK
    SLICE_X36Y47         FDRE                                         r  B0/BALLE_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  B0/BALLE_CLK_reg/Q
                         net (fo=2, routed)           0.185     1.773    B0/balle_clk_s
    SLICE_X36Y47         LUT4 (Prop_lut4_I3_O)        0.045     1.818 r  B0/BALLE_CLK_i_1/O
                         net (fo=1, routed)           0.000     1.818    B0/BALLE_CLK_i_1_n_0
    SLICE_X36Y47         FDRE                                         r  B0/BALLE_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.833     1.960    B0/CLK
    SLICE_X36Y47         FDRE                                         r  B0/BALLE_CLK_reg/C
                         clock pessimism             -0.513     1.447    
    SLICE_X36Y47         FDRE (Hold_fdre_C_D)         0.091     1.538    B0/BALLE_CLK_reg
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 S0/prev_j2_win_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/score_2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.246ns (59.167%)  route 0.170ns (40.833%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.564     1.447    S0/CLK
    SLICE_X52Y56         FDCE                                         r  S0/prev_j2_win_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y56         FDCE (Prop_fdce_C_Q)         0.148     1.595 r  S0/prev_j2_win_reg/Q
                         net (fo=3, routed)           0.170     1.765    S0/prev_j2_win
    SLICE_X52Y56         LUT6 (Prop_lut6_I1_O)        0.098     1.863 r  S0/score_2[1]_i_1/O
                         net (fo=1, routed)           0.000     1.863    S0/score_2[1]_i_1_n_0
    SLICE_X52Y56         FDCE                                         r  S0/score_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.834     1.962    S0/CLK
    SLICE_X52Y56         FDCE                                         r  S0/score_2_reg[1]/C
                         clock pessimism             -0.515     1.447    
    SLICE_X52Y56         FDCE (Hold_fdce_C_D)         0.121     1.568    S0/score_2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 S0/score_1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/score_1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.209ns (47.260%)  route 0.233ns (52.740%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.564     1.447    S0/CLK
    SLICE_X54Y55         FDCE                                         r  S0/score_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y55         FDCE (Prop_fdce_C_Q)         0.164     1.611 r  S0/score_1_reg[1]/Q
                         net (fo=6, routed)           0.233     1.844    S0/j1_score[1]
    SLICE_X54Y55         LUT5 (Prop_lut5_I1_O)        0.045     1.889 r  S0/score_1[2]_i_1/O
                         net (fo=1, routed)           0.000     1.889    S0/score_1[2]_i_1_n_0
    SLICE_X54Y55         FDCE                                         r  S0/score_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.834     1.962    S0/CLK
    SLICE_X54Y55         FDCE                                         r  S0/score_1_reg[2]/C
                         clock pessimism             -0.515     1.447    
    SLICE_X54Y55         FDCE (Hold_fdce_C_D)         0.131     1.578    S0/score_1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 S0/score_1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/score_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.209ns (47.260%)  route 0.233ns (52.740%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.564     1.447    S0/CLK
    SLICE_X54Y55         FDCE                                         r  S0/score_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y55         FDCE (Prop_fdce_C_Q)         0.164     1.611 r  S0/score_1_reg[1]/Q
                         net (fo=6, routed)           0.233     1.844    S0/j1_score[1]
    SLICE_X54Y55         LUT4 (Prop_lut4_I3_O)        0.045     1.889 r  S0/score_1[1]_i_1/O
                         net (fo=1, routed)           0.000     1.889    S0/score_1[1]_i_1_n_0
    SLICE_X54Y55         FDCE                                         r  S0/score_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.834     1.962    S0/CLK
    SLICE_X54Y55         FDCE                                         r  S0/score_1_reg[1]/C
                         clock pessimism             -0.515     1.447    
    SLICE_X54Y55         FDCE (Hold_fdce_C_D)         0.121     1.568    S0/score_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 R0/RAQUETTE_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R0/RAQUETTE_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.186ns (43.997%)  route 0.237ns (56.003%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.564     1.447    R0/CLK
    SLICE_X36Y47         FDRE                                         r  R0/RAQUETTE_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  R0/RAQUETTE_CLK_reg/Q
                         net (fo=2, routed)           0.237     1.825    R0/raquette_clk_s
    SLICE_X36Y47         LUT4 (Prop_lut4_I3_O)        0.045     1.870 r  R0/RAQUETTE_CLK_i_1/O
                         net (fo=1, routed)           0.000     1.870    R0/RAQUETTE_CLK_i_1_n_0
    SLICE_X36Y47         FDRE                                         r  R0/RAQUETTE_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.833     1.960    R0/CLK
    SLICE_X36Y47         FDRE                                         r  R0/RAQUETTE_CLK_reg/C
                         clock pessimism             -0.513     1.447    
    SLICE_X36Y47         FDRE (Hold_fdre_C_D)         0.092     1.539    R0/RAQUETTE_CLK_reg
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 A0/PIXEL_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A0/PIXEL_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.186ns (42.880%)  route 0.248ns (57.120%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.567     1.450    A0/CLK
    SLICE_X48Y49         FDRE                                         r  A0/PIXEL_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  A0/PIXEL_CLK_reg/Q
                         net (fo=21, routed)          0.248     1.839    A0/pixel_clk
    SLICE_X48Y49         LUT4 (Prop_lut4_I3_O)        0.045     1.884 r  A0/PIXEL_CLK_i_1/O
                         net (fo=1, routed)           0.000     1.884    A0/PIXEL_CLK_i_1_n_0
    SLICE_X48Y49         FDRE                                         r  A0/PIXEL_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.837     1.964    A0/CLK
    SLICE_X48Y49         FDRE                                         r  A0/PIXEL_CLK_reg/C
                         clock pessimism             -0.514     1.450    
    SLICE_X48Y49         FDRE (Hold_fdre_C_D)         0.091     1.541    A0/PIXEL_CLK_reg
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 A0/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A0/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.185ns (40.202%)  route 0.275ns (59.798%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.567     1.450    A0/CLK
    SLICE_X49Y49         FDCE                                         r  A0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDCE (Prop_fdce_C_Q)         0.141     1.591 r  A0/cnt_reg[0]/Q
                         net (fo=2, routed)           0.275     1.866    A0/cnt_reg_n_0_[0]
    SLICE_X49Y49         LUT2 (Prop_lut2_I1_O)        0.044     1.910 r  A0/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.910    A0/cnt[1]_i_1_n_0
    SLICE_X49Y49         FDCE                                         r  A0/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.837     1.964    A0/CLK
    SLICE_X49Y49         FDCE                                         r  A0/cnt_reg[1]/C
                         clock pessimism             -0.514     1.450    
    SLICE_X49Y49         FDCE (Hold_fdce_C_D)         0.107     1.557    A0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.353    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y49   A0/PIXEL_CLK_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X49Y49   A0/cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X49Y49   A0/cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y47   B0/BALLE_CLK_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y48   B0/cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y48   B0/cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y47   R0/RAQUETTE_CLK_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X37Y47   R0/cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X37Y47   R0/cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y49   A0/PIXEL_CLK_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y49   A0/PIXEL_CLK_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y49   A0/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y49   A0/cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y49   A0/cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y49   A0/cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   B0/BALLE_CLK_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   B0/BALLE_CLK_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y48   B0/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y48   B0/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y49   A0/PIXEL_CLK_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y49   A0/PIXEL_CLK_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y49   A0/cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y49   A0/cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y49   A0/cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y49   A0/cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   B0/BALLE_CLK_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   B0/BALLE_CLK_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y48   B0/cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y48   B0/cnt_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           632 Endpoints
Min Delay           632 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            BLUE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.953ns  (logic 5.899ns (39.448%)  route 9.054ns (60.552%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=5, routed)           3.741     5.182    S1/RST_IBUF
    SLICE_X48Y49         LUT2 (Prop_lut2_I0_O)        0.152     5.334 r  S1/RED_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.451     5.786    A1/p_0_in
    SLICE_X48Y50         LUT6 (Prop_lut6_I2_O)        0.332     6.118 r  A1/RED_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           0.911     7.029    A1/RED_OBUF[3]_inst_i_2_n_0
    SLICE_X46Y51         LUT6 (Prop_lut6_I5_O)        0.124     7.153 f  A1/BLUE_OBUF[3]_inst_i_3/O
                         net (fo=4, routed)           0.607     7.759    A1/BLUE_OBUF[3]_inst_i_3_n_0
    SLICE_X46Y49         LUT3 (Prop_lut3_I1_O)        0.150     7.909 r  A1/BLUE_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.344    11.253    BLUE_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.699    14.953 r  BLUE_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.953    BLUE[0]
    N18                                                               r  BLUE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            BLUE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.713ns  (logic 5.692ns (38.688%)  route 9.021ns (61.312%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=5, routed)           3.741     5.182    S1/RST_IBUF
    SLICE_X48Y49         LUT2 (Prop_lut2_I0_O)        0.152     5.334 r  S1/RED_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.451     5.786    A1/p_0_in
    SLICE_X48Y50         LUT6 (Prop_lut6_I2_O)        0.332     6.118 r  A1/RED_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           0.911     7.029    A1/RED_OBUF[3]_inst_i_2_n_0
    SLICE_X46Y51         LUT6 (Prop_lut6_I5_O)        0.124     7.153 f  A1/BLUE_OBUF[3]_inst_i_3/O
                         net (fo=4, routed)           0.607     7.759    A1/BLUE_OBUF[3]_inst_i_3_n_0
    SLICE_X46Y49         LUT4 (Prop_lut4_I1_O)        0.124     7.883 r  A1/BLUE_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.311    11.194    BLUE_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         3.519    14.713 r  BLUE_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.713    BLUE[2]
    K18                                                               r  BLUE[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1/yBalle_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            RED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.615ns  (logic 6.036ns (41.303%)  route 8.579ns (58.697%))
  Logic Levels:           10  (CARRY4=4 FDCE=1 LUT1=1 LUT2=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y51         FDCE                         0.000     0.000 r  B1/yBalle_reg[1]/C
    SLICE_X35Y51         FDCE (Prop_fdce_C_Q)         0.419     0.419 f  B1/yBalle_reg[1]/Q
                         net (fo=15, routed)          1.779     2.198    B1/Q[1]
    SLICE_X42Y58         LUT1 (Prop_lut1_I0_O)        0.299     2.497 r  B1/i__carry_i_9__2/O
                         net (fo=1, routed)           0.000     2.497    B1/i__carry_i_9__2_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.010 r  B1/i__carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.010    B1/i__carry_i_1_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.249 r  B1/i__carry__0_i_1/O[2]
                         net (fo=2, routed)           0.835     4.084    B1/i__carry__0_i_1_n_5
    SLICE_X43Y57         LUT2 (Prop_lut2_I0_O)        0.301     4.385 r  B1/i__carry__0_i_2__7/O
                         net (fo=1, routed)           0.000     4.385    B1/i__carry__0_i_2__7_n_0
    SLICE_X43Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.786 r  B1/p_1_out_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.786    B1/p_1_out_inferred__0/i__carry__0_n_0
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.900 f  B1/p_1_out_inferred__0/i__carry__1/CO[3]
                         net (fo=2, routed)           1.657     6.557    A1/BLUE_OBUF[1]_inst_i_1_0[0]
    SLICE_X46Y51         LUT5 (Prop_lut5_I1_O)        0.124     6.681 f  A1/RED_OBUF[3]_inst_i_4/O
                         net (fo=3, routed)           0.494     7.175    A1/RED_OBUF[3]_inst_i_4_n_0
    SLICE_X46Y51         LUT3 (Prop_lut3_I2_O)        0.124     7.299 r  A1/RED_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           3.814    11.113    RED_OBUF[2]
    N19                  OBUF (Prop_obuf_I_O)         3.502    14.615 r  RED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.615    RED[3]
    N19                                                               r  RED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            BLUE[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.578ns  (logic 5.698ns (39.086%)  route 8.880ns (60.914%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=5, routed)           3.741     5.182    S1/RST_IBUF
    SLICE_X48Y49         LUT2 (Prop_lut2_I0_O)        0.152     5.334 r  S1/RED_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.451     5.786    A1/p_0_in
    SLICE_X48Y50         LUT6 (Prop_lut6_I2_O)        0.332     6.118 r  A1/RED_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           0.911     7.029    A1/RED_OBUF[3]_inst_i_2_n_0
    SLICE_X46Y51         LUT6 (Prop_lut6_I5_O)        0.124     7.153 f  A1/BLUE_OBUF[3]_inst_i_3/O
                         net (fo=4, routed)           0.604     7.756    A1/BLUE_OBUF[3]_inst_i_3_n_0
    SLICE_X46Y49         LUT3 (Prop_lut3_I1_O)        0.124     7.880 r  A1/BLUE_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.173    11.053    BLUE_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         3.525    14.578 r  BLUE_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.578    BLUE[3]
    J18                                                               r  BLUE[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            BLUE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.558ns  (logic 5.927ns (40.711%)  route 8.631ns (59.289%))
  Logic Levels:           6  (IBUF=1 LUT2=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=5, routed)           3.741     5.182    S1/RST_IBUF
    SLICE_X48Y49         LUT2 (Prop_lut2_I0_O)        0.152     5.334 r  S1/RED_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.451     5.786    A1/p_0_in
    SLICE_X48Y50         LUT6 (Prop_lut6_I2_O)        0.332     6.118 r  A1/RED_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           0.911     7.029    A1/RED_OBUF[3]_inst_i_2_n_0
    SLICE_X46Y51         LUT6 (Prop_lut6_I5_O)        0.124     7.153 f  A1/BLUE_OBUF[3]_inst_i_3/O
                         net (fo=4, routed)           0.604     7.756    A1/BLUE_OBUF[3]_inst_i_3_n_0
    SLICE_X46Y49         LUT2 (Prop_lut2_I1_O)        0.150     7.906 r  A1/BLUE_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.924    10.831    BLUE_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.727    14.558 r  BLUE_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.558    BLUE[1]
    L18                                                               r  BLUE[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            GREEN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.491ns  (logic 5.796ns (39.997%)  route 8.695ns (60.003%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=5, routed)           3.741     5.182    S1/RST_IBUF
    SLICE_X48Y49         LUT2 (Prop_lut2_I0_O)        0.152     5.334 r  S1/RED_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.451     5.786    A1/p_0_in
    SLICE_X48Y50         LUT6 (Prop_lut6_I2_O)        0.332     6.118 r  A1/RED_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           1.053     7.171    A1/RED_OBUF[3]_inst_i_2_n_0
    SLICE_X46Y51         LUT3 (Prop_lut3_I2_O)        0.146     7.317 r  A1/GREEN_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           3.450    10.766    GREEN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.725    14.491 r  GREEN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.491    GREEN[0]
    J17                                                               r  GREEN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            GREEN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.344ns  (logic 5.555ns (38.726%)  route 8.789ns (61.274%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=5, routed)           3.741     5.182    S1/RST_IBUF
    SLICE_X48Y49         LUT2 (Prop_lut2_I0_O)        0.152     5.334 r  S1/RED_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.451     5.786    A1/p_0_in
    SLICE_X48Y50         LUT6 (Prop_lut6_I2_O)        0.332     6.118 r  A1/RED_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           1.108     7.225    A1/RED_OBUF[3]_inst_i_2_n_0
    SLICE_X46Y51         LUT2 (Prop_lut2_I0_O)        0.124     7.349 r  A1/RED_OBUF[1]_inst_i_1/O
                         net (fo=4, routed)           3.489    10.838    GREEN_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.505    14.344 r  GREEN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.344    GREEN[1]
    H17                                                               r  GREEN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            RED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.221ns  (logic 5.573ns (39.188%)  route 8.648ns (60.812%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=5, routed)           3.741     5.182    S1/RST_IBUF
    SLICE_X48Y49         LUT2 (Prop_lut2_I0_O)        0.152     5.334 r  S1/RED_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.451     5.786    A1/p_0_in
    SLICE_X48Y50         LUT6 (Prop_lut6_I2_O)        0.332     6.118 r  A1/RED_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           1.108     7.225    A1/RED_OBUF[3]_inst_i_2_n_0
    SLICE_X46Y51         LUT2 (Prop_lut2_I0_O)        0.124     7.349 r  A1/RED_OBUF[1]_inst_i_1/O
                         net (fo=4, routed)           3.348    10.698    GREEN_OBUF[1]
    G19                  OBUF (Prop_obuf_I_O)         3.524    14.221 r  RED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.221    RED[0]
    G19                                                               r  RED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            GREEN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.209ns  (logic 5.804ns (40.851%)  route 8.404ns (59.149%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=5, routed)           3.741     5.182    S1/RST_IBUF
    SLICE_X48Y49         LUT2 (Prop_lut2_I0_O)        0.152     5.334 r  S1/RED_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.451     5.786    A1/p_0_in
    SLICE_X48Y50         LUT6 (Prop_lut6_I2_O)        0.332     6.118 r  A1/RED_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           1.053     7.171    A1/RED_OBUF[3]_inst_i_2_n_0
    SLICE_X46Y51         LUT3 (Prop_lut3_I2_O)        0.146     7.317 r  A1/GREEN_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           3.159    10.475    GREEN_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.733    14.209 r  GREEN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.209    GREEN[2]
    G17                                                               r  GREEN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1/yBalle_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            RED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.143ns  (logic 6.058ns (42.832%)  route 8.085ns (57.168%))
  Logic Levels:           10  (CARRY4=4 FDCE=1 LUT1=1 LUT2=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y51         FDCE                         0.000     0.000 r  B1/yBalle_reg[1]/C
    SLICE_X35Y51         FDCE (Prop_fdce_C_Q)         0.419     0.419 f  B1/yBalle_reg[1]/Q
                         net (fo=15, routed)          1.779     2.198    B1/Q[1]
    SLICE_X42Y58         LUT1 (Prop_lut1_I0_O)        0.299     2.497 r  B1/i__carry_i_9__2/O
                         net (fo=1, routed)           0.000     2.497    B1/i__carry_i_9__2_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.010 r  B1/i__carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.010    B1/i__carry_i_1_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.249 r  B1/i__carry__0_i_1/O[2]
                         net (fo=2, routed)           0.835     4.084    B1/i__carry__0_i_1_n_5
    SLICE_X43Y57         LUT2 (Prop_lut2_I0_O)        0.301     4.385 r  B1/i__carry__0_i_2__7/O
                         net (fo=1, routed)           0.000     4.385    B1/i__carry__0_i_2__7_n_0
    SLICE_X43Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.786 r  B1/p_1_out_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.786    B1/p_1_out_inferred__0/i__carry__0_n_0
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.900 f  B1/p_1_out_inferred__0/i__carry__1/CO[3]
                         net (fo=2, routed)           1.657     6.557    A1/BLUE_OBUF[1]_inst_i_1_0[0]
    SLICE_X46Y51         LUT5 (Prop_lut5_I1_O)        0.124     6.681 f  A1/RED_OBUF[3]_inst_i_4/O
                         net (fo=3, routed)           0.494     7.175    A1/RED_OBUF[3]_inst_i_4_n_0
    SLICE_X46Y51         LUT3 (Prop_lut3_I2_O)        0.124     7.299 r  A1/RED_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           3.320    10.619    RED_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.524    14.143 r  RED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.143    RED[2]
    J19                                                               r  RED[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A1/countY_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            A1/countY_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.227ns (67.993%)  route 0.107ns (32.007%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y51         FDCE                         0.000     0.000 r  A1/countY_reg[6]/C
    SLICE_X44Y51         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  A1/countY_reg[6]/Q
                         net (fo=20, routed)          0.107     0.235    A1/countY_reg[9]_0[6]
    SLICE_X44Y51         LUT6 (Prop_lut6_I4_O)        0.099     0.334 r  A1/countY[7]_i_1/O
                         net (fo=1, routed)           0.000     0.334    A1/countY[7]_i_1_n_0
    SLICE_X44Y51         FDCE                                         r  A1/countY_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/countY_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            A1/countY_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.186ns (54.367%)  route 0.156ns (45.633%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDCE                         0.000     0.000 r  A1/countY_reg[4]/C
    SLICE_X44Y49         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  A1/countY_reg[4]/Q
                         net (fo=26, routed)          0.156     0.297    A1/countY_reg[9]_0[4]
    SLICE_X44Y49         LUT6 (Prop_lut6_I4_O)        0.045     0.342 r  A1/countY[4]_i_1/O
                         net (fo=1, routed)           0.000     0.342    A1/p_0_in__1[4]
    SLICE_X44Y49         FDCE                                         r  A1/countY_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1/VyBalle_reg[26]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B1/VyBalle_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y60         FDCE                         0.000     0.000 r  B1/VyBalle_reg[26]/C
    SLICE_X35Y60         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  B1/VyBalle_reg[26]/Q
                         net (fo=2, routed)           0.167     0.308    B1/VyBalle_reg_n_0_[26]
    SLICE_X35Y60         LUT1 (Prop_lut1_I0_O)        0.045     0.353 r  B1/VyBalle[26]_i_1/O
                         net (fo=1, routed)           0.000     0.353    B1/VyBalle0[26]
    SLICE_X35Y60         FDCE                                         r  B1/VyBalle_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1/VyBalle_reg[30]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B1/VyBalle_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61         FDCE                         0.000     0.000 r  B1/VyBalle_reg[30]/C
    SLICE_X35Y61         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  B1/VyBalle_reg[30]/Q
                         net (fo=2, routed)           0.167     0.308    B1/VyBalle_reg_n_0_[30]
    SLICE_X35Y61         LUT1 (Prop_lut1_I0_O)        0.045     0.353 r  B1/VyBalle[30]_i_1/O
                         net (fo=1, routed)           0.000     0.353    B1/VyBalle0[30]
    SLICE_X35Y61         FDCE                                         r  B1/VyBalle_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1/VxBalle_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B1/VxBalle_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y53         FDCE                         0.000     0.000 r  B1/VxBalle_reg[2]/C
    SLICE_X47Y53         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  B1/VxBalle_reg[2]/Q
                         net (fo=2, routed)           0.168     0.309    B1/VxBalle_reg_n_0_[2]
    SLICE_X47Y53         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  B1/VxBalle[2]_i_1/O
                         net (fo=1, routed)           0.000     0.354    B1/VxBalle0[2]
    SLICE_X47Y53         FDCE                                         r  B1/VxBalle_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1/VyBalle_reg[17]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B1/VyBalle_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y58         FDCE                         0.000     0.000 r  B1/VyBalle_reg[17]/C
    SLICE_X31Y58         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  B1/VyBalle_reg[17]/Q
                         net (fo=2, routed)           0.168     0.309    B1/VyBalle_reg_n_0_[17]
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  B1/VyBalle[17]_i_1/O
                         net (fo=1, routed)           0.000     0.354    B1/VyBalle0[17]
    SLICE_X31Y58         FDCE                                         r  B1/VyBalle_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1/VyBalle_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B1/VyBalle_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y59         FDCE                         0.000     0.000 r  B1/VyBalle_reg[19]/C
    SLICE_X35Y59         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  B1/VyBalle_reg[19]/Q
                         net (fo=2, routed)           0.168     0.309    B1/VyBalle_reg_n_0_[19]
    SLICE_X35Y59         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  B1/VyBalle[19]_i_1/O
                         net (fo=1, routed)           0.000     0.354    B1/VyBalle0[19]
    SLICE_X35Y59         FDCE                                         r  B1/VyBalle_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1/VyBalle_reg[22]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B1/VyBalle_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y59         FDCE                         0.000     0.000 r  B1/VyBalle_reg[22]/C
    SLICE_X31Y59         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  B1/VyBalle_reg[22]/Q
                         net (fo=2, routed)           0.168     0.309    B1/VyBalle_reg_n_0_[22]
    SLICE_X31Y59         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  B1/VyBalle[22]_i_1/O
                         net (fo=1, routed)           0.000     0.354    B1/VyBalle0[22]
    SLICE_X31Y59         FDCE                                         r  B1/VyBalle_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1/VyBalle_reg[25]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B1/VyBalle_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.186ns (52.364%)  route 0.169ns (47.636%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y59         FDCE                         0.000     0.000 r  B1/VyBalle_reg[25]/C
    SLICE_X35Y59         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  B1/VyBalle_reg[25]/Q
                         net (fo=2, routed)           0.169     0.310    B1/VyBalle_reg_n_0_[25]
    SLICE_X35Y59         LUT1 (Prop_lut1_I0_O)        0.045     0.355 r  B1/VyBalle[25]_i_1/O
                         net (fo=1, routed)           0.000     0.355    B1/VyBalle0[25]
    SLICE_X35Y59         FDCE                                         r  B1/VyBalle_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1/VyBalle_reg[29]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B1/VyBalle_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.186ns (52.364%)  route 0.169ns (47.636%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y60         FDCE                         0.000     0.000 r  B1/VyBalle_reg[29]/C
    SLICE_X35Y60         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  B1/VyBalle_reg[29]/Q
                         net (fo=2, routed)           0.169     0.310    B1/VyBalle_reg_n_0_[29]
    SLICE_X35Y60         LUT1 (Prop_lut1_I0_O)        0.045     0.355 r  B1/VyBalle[29]_i_1/O
                         net (fo=1, routed)           0.000     0.355    B1/VyBalle0[29]
    SLICE_X35Y60         FDCE                                         r  B1/VyBalle_reg[29]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 S0/score_2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S1/IS_NUMBER_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.948ns  (logic 0.890ns (22.542%)  route 3.058ns (77.458%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.559     5.080    S0/CLK
    SLICE_X52Y56         FDCE                                         r  S0/score_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y56         FDCE (Prop_fdce_C_Q)         0.518     5.598 f  S0/score_2_reg[0]/Q
                         net (fo=8, routed)           1.004     6.602    A1/j2_score[0]
    SLICE_X55Y55         LUT3 (Prop_lut3_I0_O)        0.124     6.726 f  A1/IS_NUMBER_reg_i_12/O
                         net (fo=1, routed)           0.665     7.391    A1/IS_NUMBER_reg_i_12_n_0
    SLICE_X55Y55         LUT6 (Prop_lut6_I3_O)        0.124     7.515 f  A1/IS_NUMBER_reg_i_3/O
                         net (fo=2, routed)           1.010     8.525    A1/IS_NUMBER_reg_i_3_n_0
    SLICE_X54Y56         LUT6 (Prop_lut6_I0_O)        0.124     8.649 r  A1/IS_NUMBER_reg_i_1/O
                         net (fo=1, routed)           0.379     9.028    S1/BLUE_OBUF[3]_inst_i_3
    SLICE_X54Y56         LDCE                                         r  S1/IS_NUMBER_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 S0/score_2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S1/IS_NUMBER_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.786ns  (logic 0.254ns (32.304%)  route 0.532ns (67.696%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.564     1.447    S0/CLK
    SLICE_X52Y56         FDCE                                         r  S0/score_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y56         FDCE (Prop_fdce_C_Q)         0.164     1.611 r  S0/score_2_reg[0]/Q
                         net (fo=8, routed)           0.299     1.910    A1/j2_score[0]
    SLICE_X54Y55         LUT6 (Prop_lut6_I4_O)        0.045     1.955 r  A1/IS_NUMBER_reg_i_5/O
                         net (fo=2, routed)           0.117     2.072    A1/IS_NUMBER_reg_i_5_n_0
    SLICE_X54Y56         LUT6 (Prop_lut6_I2_O)        0.045     2.117 r  A1/IS_NUMBER_reg_i_1/O
                         net (fo=1, routed)           0.116     2.234    S1/BLUE_OBUF[3]_inst_i_3
    SLICE_X54Y56         LDCE                                         r  S1/IS_NUMBER_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            R0/cnt_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.150ns  (logic 1.565ns (15.421%)  route 8.585ns (84.579%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=5, routed)           3.741     5.182    S1/RST_IBUF
    SLICE_X48Y49         LUT2 (Prop_lut2_I1_O)        0.124     5.306 f  S1/VyBalle[31]_i_3/O
                         net (fo=225, routed)         4.844    10.150    R0/cnt_reg[1]_0
    SLICE_X37Y47         FDCE                                         f  R0/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.446     4.787    R0/CLK
    SLICE_X37Y47         FDCE                                         r  R0/cnt_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            R0/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.150ns  (logic 1.565ns (15.421%)  route 8.585ns (84.579%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=5, routed)           3.741     5.182    S1/RST_IBUF
    SLICE_X48Y49         LUT2 (Prop_lut2_I1_O)        0.124     5.306 f  S1/VyBalle[31]_i_3/O
                         net (fo=225, routed)         4.844    10.150    R0/cnt_reg[1]_0
    SLICE_X37Y47         FDCE                                         f  R0/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.446     4.787    R0/CLK
    SLICE_X37Y47         FDCE                                         r  R0/cnt_reg[1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            B0/cnt_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.014ns  (logic 1.565ns (15.631%)  route 8.449ns (84.369%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=5, routed)           3.741     5.182    S1/RST_IBUF
    SLICE_X48Y49         LUT2 (Prop_lut2_I1_O)        0.124     5.306 f  S1/VyBalle[31]_i_3/O
                         net (fo=225, routed)         4.708    10.014    B0/cnt_reg[0]_0
    SLICE_X36Y48         FDCE                                         f  B0/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.446     4.787    B0/CLK
    SLICE_X36Y48         FDCE                                         r  B0/cnt_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            B0/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.014ns  (logic 1.565ns (15.631%)  route 8.449ns (84.369%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=5, routed)           3.741     5.182    S1/RST_IBUF
    SLICE_X48Y49         LUT2 (Prop_lut2_I1_O)        0.124     5.306 f  S1/VyBalle[31]_i_3/O
                         net (fo=225, routed)         4.708    10.014    B0/cnt_reg[0]_0
    SLICE_X36Y48         FDCE                                         f  B0/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.446     4.787    B0/CLK
    SLICE_X36Y48         FDCE                                         r  B0/cnt_reg[1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            S0/score_1_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.653ns  (logic 1.565ns (23.529%)  route 5.087ns (76.471%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=5, routed)           3.741     5.182    S1/RST_IBUF
    SLICE_X48Y49         LUT2 (Prop_lut2_I1_O)        0.124     5.306 f  S1/VyBalle[31]_i_3/O
                         net (fo=225, routed)         1.346     6.653    S0/prev_j2_win_reg_0
    SLICE_X54Y55         FDCE                                         f  S0/score_1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.442     4.783    S0/CLK
    SLICE_X54Y55         FDCE                                         r  S0/score_1_reg[1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            S0/score_1_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.653ns  (logic 1.565ns (23.529%)  route 5.087ns (76.471%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=5, routed)           3.741     5.182    S1/RST_IBUF
    SLICE_X48Y49         LUT2 (Prop_lut2_I1_O)        0.124     5.306 f  S1/VyBalle[31]_i_3/O
                         net (fo=225, routed)         1.346     6.653    S0/prev_j2_win_reg_0
    SLICE_X54Y55         FDCE                                         f  S0/score_1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.442     4.783    S0/CLK
    SLICE_X54Y55         FDCE                                         r  S0/score_1_reg[2]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            S0/prev_j1_win_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.496ns  (logic 1.565ns (24.095%)  route 4.931ns (75.905%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=5, routed)           3.741     5.182    S1/RST_IBUF
    SLICE_X48Y49         LUT2 (Prop_lut2_I1_O)        0.124     5.306 f  S1/VyBalle[31]_i_3/O
                         net (fo=225, routed)         1.190     6.496    S0/prev_j2_win_reg_0
    SLICE_X51Y54         FDCE                                         f  S0/prev_j1_win_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.442     4.783    S0/CLK
    SLICE_X51Y54         FDCE                                         r  S0/prev_j1_win_reg/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            S0/prev_j2_win_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.494ns  (logic 1.565ns (24.103%)  route 4.929ns (75.897%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=5, routed)           3.741     5.182    S1/RST_IBUF
    SLICE_X48Y49         LUT2 (Prop_lut2_I1_O)        0.124     5.306 f  S1/VyBalle[31]_i_3/O
                         net (fo=225, routed)         1.188     6.494    S0/prev_j2_win_reg_0
    SLICE_X52Y56         FDCE                                         f  S0/prev_j2_win_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.442     4.783    S0/CLK
    SLICE_X52Y56         FDCE                                         r  S0/prev_j2_win_reg/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            S0/score_2_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.494ns  (logic 1.565ns (24.103%)  route 4.929ns (75.897%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=5, routed)           3.741     5.182    S1/RST_IBUF
    SLICE_X48Y49         LUT2 (Prop_lut2_I1_O)        0.124     5.306 f  S1/VyBalle[31]_i_3/O
                         net (fo=225, routed)         1.188     6.494    S0/prev_j2_win_reg_0
    SLICE_X52Y56         FDCE                                         f  S0/score_2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.442     4.783    S0/CLK
    SLICE_X52Y56         FDCE                                         r  S0/score_2_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            S0/score_2_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.494ns  (logic 1.565ns (24.103%)  route 4.929ns (75.897%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=5, routed)           3.741     5.182    S1/RST_IBUF
    SLICE_X48Y49         LUT2 (Prop_lut2_I1_O)        0.124     5.306 f  S1/VyBalle[31]_i_3/O
                         net (fo=225, routed)         1.188     6.494    S0/prev_j2_win_reg_0
    SLICE_X52Y56         FDCE                                         f  S0/score_2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.442     4.783    S0/CLK
    SLICE_X52Y56         FDCE                                         r  S0/score_2_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 S1/END_GAME_reg/G
                            (positive level-sensitive latch)
  Destination:            A0/PIXEL_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.425ns  (logic 0.223ns (52.523%)  route 0.202ns (47.477%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y51         LDCE                         0.000     0.000 r  S1/END_GAME_reg/G
    SLICE_X50Y51         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  S1/END_GAME_reg/Q
                         net (fo=5, routed)           0.202     0.380    A0/END_GAME
    SLICE_X48Y49         LUT4 (Prop_lut4_I2_O)        0.045     0.425 r  A0/PIXEL_CLK_i_1/O
                         net (fo=1, routed)           0.000     0.425    A0/PIXEL_CLK_i_1_n_0
    SLICE_X48Y49         FDRE                                         r  A0/PIXEL_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.837     1.964    A0/CLK
    SLICE_X48Y49         FDRE                                         r  A0/PIXEL_CLK_reg/C

Slack:                    inf
  Source:                 B1/jwin_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            S0/prev_j2_win_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.425ns  (logic 0.164ns (38.621%)  route 0.261ns (61.379%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y58         FDCE                         0.000     0.000 r  B1/jwin_reg[1]/C
    SLICE_X50Y58         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  B1/jwin_reg[1]/Q
                         net (fo=6, routed)           0.261     0.425    S0/j_win[1]
    SLICE_X52Y56         FDCE                                         r  S0/prev_j2_win_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.834     1.962    S0/CLK
    SLICE_X52Y56         FDCE                                         r  S0/prev_j2_win_reg/C

Slack:                    inf
  Source:                 B1/jwin_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            S0/score_2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.492ns  (logic 0.209ns (42.448%)  route 0.283ns (57.552%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y58         FDCE                         0.000     0.000 r  B1/jwin_reg[1]/C
    SLICE_X50Y58         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  B1/jwin_reg[1]/Q
                         net (fo=6, routed)           0.283     0.447    S0/j_win[1]
    SLICE_X52Y56         LUT5 (Prop_lut5_I2_O)        0.045     0.492 r  S0/score_2[0]_i_1/O
                         net (fo=1, routed)           0.000     0.492    S0/score_2[0]_i_1_n_0
    SLICE_X52Y56         FDCE                                         r  S0/score_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.834     1.962    S0/CLK
    SLICE_X52Y56         FDCE                                         r  S0/score_2_reg[0]/C

Slack:                    inf
  Source:                 B1/jwin_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            S0/score_2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.514ns  (logic 0.209ns (40.635%)  route 0.305ns (59.365%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y58         FDCE                         0.000     0.000 r  B1/jwin_reg[1]/C
    SLICE_X50Y58         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  B1/jwin_reg[1]/Q
                         net (fo=6, routed)           0.305     0.469    S0/j_win[1]
    SLICE_X52Y56         LUT6 (Prop_lut6_I2_O)        0.045     0.514 r  S0/score_2[1]_i_1/O
                         net (fo=1, routed)           0.000     0.514    S0/score_2[1]_i_1_n_0
    SLICE_X52Y56         FDCE                                         r  S0/score_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.834     1.962    S0/CLK
    SLICE_X52Y56         FDCE                                         r  S0/score_2_reg[1]/C

Slack:                    inf
  Source:                 B1/jwin_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            S0/prev_j1_win_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.544ns  (logic 0.164ns (30.147%)  route 0.380ns (69.853%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y58         FDCE                         0.000     0.000 r  B1/jwin_reg[0]/C
    SLICE_X50Y58         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  B1/jwin_reg[0]/Q
                         net (fo=9, routed)           0.380     0.544    S0/j_win[0]
    SLICE_X51Y54         FDCE                                         r  S0/prev_j1_win_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.834     1.962    S0/CLK
    SLICE_X51Y54         FDCE                                         r  S0/prev_j1_win_reg/C

Slack:                    inf
  Source:                 B1/jwin_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            S0/score_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.567ns  (logic 0.209ns (36.838%)  route 0.358ns (63.162%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y58         FDCE                         0.000     0.000 r  B1/jwin_reg[0]/C
    SLICE_X50Y58         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  B1/jwin_reg[0]/Q
                         net (fo=9, routed)           0.358     0.522    S0/j_win[0]
    SLICE_X54Y55         LUT4 (Prop_lut4_I1_O)        0.045     0.567 r  S0/score_1[1]_i_1/O
                         net (fo=1, routed)           0.000     0.567    S0/score_1[1]_i_1_n_0
    SLICE_X54Y55         FDCE                                         r  S0/score_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.834     1.962    S0/CLK
    SLICE_X54Y55         FDCE                                         r  S0/score_1_reg[1]/C

Slack:                    inf
  Source:                 B1/jwin_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            S0/score_1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.571ns  (logic 0.213ns (37.280%)  route 0.358ns (62.720%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y58         FDCE                         0.000     0.000 r  B1/jwin_reg[0]/C
    SLICE_X50Y58         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  B1/jwin_reg[0]/Q
                         net (fo=9, routed)           0.358     0.522    S0/j_win[0]
    SLICE_X54Y55         LUT5 (Prop_lut5_I2_O)        0.049     0.571 r  S0/score_1[2]_i_1/O
                         net (fo=1, routed)           0.000     0.571    S0/score_1[2]_i_1_n_0
    SLICE_X54Y55         FDCE                                         r  S0/score_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.834     1.962    S0/CLK
    SLICE_X54Y55         FDCE                                         r  S0/score_1_reg[2]/C

Slack:                    inf
  Source:                 B1/jwin_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            S0/score_1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.636ns  (logic 0.209ns (32.860%)  route 0.427ns (67.140%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y58         FDCE                         0.000     0.000 r  B1/jwin_reg[0]/C
    SLICE_X50Y58         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  B1/jwin_reg[0]/Q
                         net (fo=9, routed)           0.427     0.591    S0/j_win[0]
    SLICE_X53Y54         LUT3 (Prop_lut3_I1_O)        0.045     0.636 r  S0/score_1[0]_i_1/O
                         net (fo=1, routed)           0.000     0.636    S0/score_1[0]_i_1_n_0
    SLICE_X53Y54         FDCE                                         r  S0/score_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.834     1.962    S0/CLK
    SLICE_X53Y54         FDCE                                         r  S0/score_1_reg[0]/C

Slack:                    inf
  Source:                 B1/jwin_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            S0/score_2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.654ns  (logic 0.209ns (31.941%)  route 0.445ns (68.059%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y58         FDCE                         0.000     0.000 r  B1/jwin_reg[1]/C
    SLICE_X50Y58         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  B1/jwin_reg[1]/Q
                         net (fo=6, routed)           0.445     0.609    S0/j_win[1]
    SLICE_X52Y56         LUT6 (Prop_lut6_I3_O)        0.045     0.654 r  S0/score_2[2]_i_1/O
                         net (fo=1, routed)           0.000     0.654    S0/score_2[2]_i_1_n_0
    SLICE_X52Y56         FDCE                                         r  S0/score_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.834     1.962    S0/CLK
    SLICE_X52Y56         FDCE                                         r  S0/score_2_reg[2]/C

Slack:                    inf
  Source:                 S1/END_GAME_reg/G
                            (positive level-sensitive latch)
  Destination:            R0/RAQUETTE_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.699ns  (logic 0.223ns (31.893%)  route 0.476ns (68.107%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y51         LDCE                         0.000     0.000 r  S1/END_GAME_reg/G
    SLICE_X50Y51         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  S1/END_GAME_reg/Q
                         net (fo=5, routed)           0.476     0.654    R0/END_GAME
    SLICE_X36Y47         LUT4 (Prop_lut4_I2_O)        0.045     0.699 r  R0/RAQUETTE_CLK_i_1/O
                         net (fo=1, routed)           0.000     0.699    R0/RAQUETTE_CLK_i_1_n_0
    SLICE_X36Y47         FDRE                                         r  R0/RAQUETTE_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.833     1.960    R0/CLK
    SLICE_X36Y47         FDRE                                         r  R0/RAQUETTE_CLK_reg/C





