{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1559728122528 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1559728122529 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ECE385 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"ECE385\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1559728122962 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1559728123085 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1559728123085 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "ECE385:ECE385_sys\|ECE385_nios2_pll:nios2_pll\|ECE385_nios2_pll_altpll_8tn2:sd1\|pll7 Cyclone IV E PLL " "Implemented PLL \"ECE385:ECE385_sys\|ECE385_nios2_pll:nios2_pll\|ECE385_nios2_pll_altpll_8tn2:sd1\|pll7\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ECE385:ECE385_sys\|ECE385_nios2_pll:nios2_pll\|ECE385_nios2_pll_altpll_8tn2:sd1\|wire_pll7_clk\[0\] 5 2 0 0 " "Implementing clock multiplication of 5, clock division of 2, and phase shift of 0 degrees (0 ps) for ECE385:ECE385_sys\|ECE385_nios2_pll:nios2_pll\|ECE385_nios2_pll_altpll_8tn2:sd1\|wire_pll7_clk\[0\] port" {  } { { "qsys/synthesis/submodules/ECE385_nios2_pll.v" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/qsys/synthesis/submodules/ECE385_nios2_pll.v" 150 -1 0 } } { "" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 7028 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1559728123576 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ECE385:ECE385_sys\|ECE385_nios2_pll:nios2_pll\|ECE385_nios2_pll_altpll_8tn2:sd1\|wire_pll7_clk\[1\] 1 1 -54 -3000 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of -54 degrees (-3000 ps) for ECE385:ECE385_sys\|ECE385_nios2_pll:nios2_pll\|ECE385_nios2_pll_altpll_8tn2:sd1\|wire_pll7_clk\[1\] port" {  } { { "qsys/synthesis/submodules/ECE385_nios2_pll.v" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/qsys/synthesis/submodules/ECE385_nios2_pll.v" 150 -1 0 } } { "" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 7029 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1559728123576 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ECE385:ECE385_sys\|ECE385_nios2_pll:nios2_pll\|ECE385_nios2_pll_altpll_8tn2:sd1\|wire_pll7_clk\[2\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for ECE385:ECE385_sys\|ECE385_nios2_pll:nios2_pll\|ECE385_nios2_pll_altpll_8tn2:sd1\|wire_pll7_clk\[2\] port" {  } { { "qsys/synthesis/submodules/ECE385_nios2_pll.v" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/qsys/synthesis/submodules/ECE385_nios2_pll.v" 150 -1 0 } } { "" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 7030 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1559728123576 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ECE385:ECE385_sys\|ECE385_nios2_pll:nios2_pll\|ECE385_nios2_pll_altpll_8tn2:sd1\|wire_pll7_clk\[3\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for ECE385:ECE385_sys\|ECE385_nios2_pll:nios2_pll\|ECE385_nios2_pll_altpll_8tn2:sd1\|wire_pll7_clk\[3\] port" {  } { { "qsys/synthesis/submodules/ECE385_nios2_pll.v" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/qsys/synthesis/submodules/ECE385_nios2_pll.v" 150 -1 0 } } { "" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 7031 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1559728123576 ""}  } { { "qsys/synthesis/submodules/ECE385_nios2_pll.v" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/qsys/synthesis/submodules/ECE385_nios2_pll.v" 150 -1 0 } } { "" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 7028 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1559728123576 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1559728124661 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1559728124741 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1559728127268 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1559728127268 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1559728127268 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1559728127268 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1559728127268 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1559728127268 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1559728127268 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1559728127268 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1559728127268 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1559728127268 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 106073 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1559728127442 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 106075 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1559728127442 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 106077 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1559728127442 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 106079 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1559728127442 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1559728127442 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1559728127492 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1559728135083 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559728143139 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559728143139 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559728143139 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559728143139 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559728143139 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559728143139 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559728143139 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559728143139 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559728143139 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559728143139 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559728143139 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559728143139 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559728143139 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559728143139 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559728143139 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559728143139 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559728143139 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559728143139 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559728143139 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559728143139 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559728143139 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559728143139 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559728143139 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559728143139 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559728143139 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559728143139 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1559728143139 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559728143139 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1559728143139 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559728143139 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559728143139 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1559728143139 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1559728143139 ""}
{ "Info" "ISTA_SDC_FOUND" "qsys/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'qsys/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1559728143596 ""}
{ "Info" "ISTA_SDC_FOUND" "qsys/synthesis/submodules/ECE385_usb_nios2_cpu_cpu.sdc " "Reading SDC File: 'qsys/synthesis/submodules/ECE385_usb_nios2_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1559728143700 ""}
{ "Info" "ISTA_SDC_FOUND" "qsys/synthesis/submodules/ECE385_nios2_cpu_cpu.sdc " "Reading SDC File: 'qsys/synthesis/submodules/ECE385_nios2_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1559728143839 ""}
{ "Info" "ISTA_SDC_FOUND" "qsys/synthesis/submodules/altera_avalon_dc_fifo.sdc " "Reading SDC File: 'qsys/synthesis/submodules/altera_avalon_dc_fifo.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1559728143980 ""}
{ "Info" "ISTA_SDC_FOUND" "ECE385.sdc " "Reading SDC File: 'ECE385.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1559728144685 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ECE385.sdc 16 ECE385:ECE385_sys\|lantian_mdio:eth0_mdio\|counter\[1\] port " "Ignored filter at ECE385.sdc(16): ECE385:ECE385_sys\|lantian_mdio:eth0_mdio\|counter\[1\] could not be matched with a port" {  } { { "C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1559728144687 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock ECE385.sdc 16 Argument <targets> is an empty collection " "Ignored create_clock at ECE385.sdc(16): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 400.000ns \[get_ports ECE385:ECE385_sys\|lantian_mdio:eth0_mdio\|counter\[1\]\] " "create_clock -period 400.000ns \[get_ports ECE385:ECE385_sys\|lantian_mdio:eth0_mdio\|counter\[1\]\]" {  } { { "C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559728144687 ""}  } { { "C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1559728144687 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ECE385.sdc 17 ECE385:ECE385_sys\|lantian_mdio:eth1_mdio\|counter\[1\] port " "Ignored filter at ECE385.sdc(17): ECE385:ECE385_sys\|lantian_mdio:eth1_mdio\|counter\[1\] could not be matched with a port" {  } { { "C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1559728144688 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock ECE385.sdc 17 Argument <targets> is an empty collection " "Ignored create_clock at ECE385.sdc(17): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 400.000ns \[get_ports ECE385:ECE385_sys\|lantian_mdio:eth1_mdio\|counter\[1\]\] " "create_clock -period 400.000ns \[get_ports ECE385:ECE385_sys\|lantian_mdio:eth1_mdio\|counter\[1\]\]" {  } { { "C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559728144688 ""}  } { { "C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1559728144688 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ECE385.sdc 18 wm8731:wm8731_inst\|flag1 port " "Ignored filter at ECE385.sdc(18): wm8731:wm8731_inst\|flag1 could not be matched with a port" {  } { { "C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1559728144688 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock ECE385.sdc 18 Argument <targets> is an empty collection " "Ignored create_clock at ECE385.sdc(18): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20833.33ns \[get_ports wm8731:wm8731_inst\|flag1\] " "create_clock -period 20833.33ns \[get_ports wm8731:wm8731_inst\|flag1\]" {  } { { "C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559728144688 ""}  } { { "C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1559728144688 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ECE385.sdc 19 wm8731:wm8731_inst\|i2c_counter\[9\] port " "Ignored filter at ECE385.sdc(19): wm8731:wm8731_inst\|i2c_counter\[9\] could not be matched with a port" {  } { { "C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc" 19 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1559728144689 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock ECE385.sdc 19 Argument <targets> is an empty collection " "Ignored create_clock at ECE385.sdc(19): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 1000.000ns \[get_ports wm8731:wm8731_inst\|i2c_counter\[9\]\] " "create_clock -period 1000.000ns \[get_ports wm8731:wm8731_inst\|i2c_counter\[9\]\]" {  } { { "C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559728144689 ""}  } { { "C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1559728144689 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ECE385_sys\|nios2_pll\|sd1\|pll7\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{ECE385_sys\|nios2_pll\|sd1\|pll7\|clk\[0\]\} \{ECE385_sys\|nios2_pll\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{ECE385_sys\|nios2_pll\|sd1\|pll7\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{ECE385_sys\|nios2_pll\|sd1\|pll7\|clk\[0\]\} \{ECE385_sys\|nios2_pll\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559728144709 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ECE385_sys\|nios2_pll\|sd1\|pll7\|inclk\[0\]\} -phase -54.00 -duty_cycle 50.00 -name \{ECE385_sys\|nios2_pll\|sd1\|pll7\|clk\[1\]\} \{ECE385_sys\|nios2_pll\|sd1\|pll7\|clk\[1\]\} " "create_generated_clock -source \{ECE385_sys\|nios2_pll\|sd1\|pll7\|inclk\[0\]\} -phase -54.00 -duty_cycle 50.00 -name \{ECE385_sys\|nios2_pll\|sd1\|pll7\|clk\[1\]\} \{ECE385_sys\|nios2_pll\|sd1\|pll7\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559728144709 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ECE385_sys\|nios2_pll\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{ECE385_sys\|nios2_pll\|sd1\|pll7\|clk\[2\]\} \{ECE385_sys\|nios2_pll\|sd1\|pll7\|clk\[2\]\} " "create_generated_clock -source \{ECE385_sys\|nios2_pll\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{ECE385_sys\|nios2_pll\|sd1\|pll7\|clk\[2\]\} \{ECE385_sys\|nios2_pll\|sd1\|pll7\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559728144709 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ECE385_sys\|nios2_pll\|sd1\|pll7\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{ECE385_sys\|nios2_pll\|sd1\|pll7\|clk\[3\]\} \{ECE385_sys\|nios2_pll\|sd1\|pll7\|clk\[3\]\} " "create_generated_clock -source \{ECE385_sys\|nios2_pll\|sd1\|pll7\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{ECE385_sys\|nios2_pll\|sd1\|pll7\|clk\[3\]\} \{ECE385_sys\|nios2_pll\|sd1\|pll7\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559728144709 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1559728144709 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1559728144710 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ECE385.sdc 222 wm8731:wm8731_inst\|flag1 clock " "Ignored filter at ECE385.sdc(222): wm8731:wm8731_inst\|flag1 could not be matched with a clock" {  } { { "C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc" 222 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1559728144719 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ECE385.sdc 222 Argument -clock is an empty collection " "Ignored set_input_delay at ECE385.sdc(222): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{wm8731:wm8731_inst\|flag1\}\]  3.000 \[get_ports \{AUD_ADCDAT\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{wm8731:wm8731_inst\|flag1\}\]  3.000 \[get_ports \{AUD_ADCDAT\}\]" {  } { { "C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc" 222 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559728144720 ""}  } { { "C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc" 222 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1559728144720 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ECE385.sdc 223 Argument -clock is an empty collection " "Ignored set_input_delay at ECE385.sdc(223): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{wm8731:wm8731_inst\|flag1\}\]  2.000 \[get_ports \{AUD_ADCDAT\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{wm8731:wm8731_inst\|flag1\}\]  2.000 \[get_ports \{AUD_ADCDAT\}\]" {  } { { "C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc" 223 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559728144720 ""}  } { { "C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc" 223 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1559728144720 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ECE385.sdc 224 Argument -clock is an empty collection " "Ignored set_input_delay at ECE385.sdc(224): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{wm8731:wm8731_inst\|flag1\}\]  3.000 \[get_ports \{AUD_ADCLRCK\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{wm8731:wm8731_inst\|flag1\}\]  3.000 \[get_ports \{AUD_ADCLRCK\}\]" {  } { { "C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc" 224 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559728144720 ""}  } { { "C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc" 224 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1559728144720 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ECE385.sdc 225 Argument -clock is an empty collection " "Ignored set_input_delay at ECE385.sdc(225): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{wm8731:wm8731_inst\|flag1\}\]  2.000 \[get_ports \{AUD_ADCLRCK\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{wm8731:wm8731_inst\|flag1\}\]  2.000 \[get_ports \{AUD_ADCLRCK\}\]" {  } { { "C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc" 225 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559728144721 ""}  } { { "C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc" 225 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1559728144721 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ECE385.sdc 226 Argument -clock is an empty collection " "Ignored set_input_delay at ECE385.sdc(226): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{wm8731:wm8731_inst\|flag1\}\]  3.000 \[get_ports \{AUD_BCLK\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{wm8731:wm8731_inst\|flag1\}\]  3.000 \[get_ports \{AUD_BCLK\}\]" {  } { { "C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc" 226 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559728144721 ""}  } { { "C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc" 226 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1559728144721 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ECE385.sdc 227 Argument -clock is an empty collection " "Ignored set_input_delay at ECE385.sdc(227): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{wm8731:wm8731_inst\|flag1\}\]  2.000 \[get_ports \{AUD_BCLK\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{wm8731:wm8731_inst\|flag1\}\]  2.000 \[get_ports \{AUD_BCLK\}\]" {  } { { "C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc" 227 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559728144721 ""}  } { { "C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc" 227 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1559728144721 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ECE385.sdc 228 Argument -clock is an empty collection " "Ignored set_input_delay at ECE385.sdc(228): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{wm8731:wm8731_inst\|flag1\}\]  3.000 \[get_ports \{AUD_DACLRCK\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{wm8731:wm8731_inst\|flag1\}\]  3.000 \[get_ports \{AUD_DACLRCK\}\]" {  } { { "C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559728144722 ""}  } { { "C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1559728144722 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ECE385.sdc 229 Argument -clock is an empty collection " "Ignored set_input_delay at ECE385.sdc(229): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{wm8731:wm8731_inst\|flag1\}\]  2.000 \[get_ports \{AUD_DACLRCK\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{wm8731:wm8731_inst\|flag1\}\]  2.000 \[get_ports \{AUD_DACLRCK\}\]" {  } { { "C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc" 229 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559728144722 ""}  } { { "C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc" 229 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1559728144722 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ECE385.sdc 231 wm8731:wm8731_inst\|i2c_counter\[9\] clock " "Ignored filter at ECE385.sdc(231): wm8731:wm8731_inst\|i2c_counter\[9\] could not be matched with a clock" {  } { { "C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc" 231 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1559728144722 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ECE385.sdc 231 Argument -clock is an empty collection " "Ignored set_input_delay at ECE385.sdc(231): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{wm8731:wm8731_inst\|i2c_counter\[9\]\}\]  3.000 \[get_ports \{I2C_SDAT\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{wm8731:wm8731_inst\|i2c_counter\[9\]\}\]  3.000 \[get_ports \{I2C_SDAT\}\]" {  } { { "C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc" 231 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559728144722 ""}  } { { "C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc" 231 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1559728144722 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ECE385.sdc 232 Argument -clock is an empty collection " "Ignored set_input_delay at ECE385.sdc(232): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{wm8731:wm8731_inst\|i2c_counter\[9\]\}\]  2.000 \[get_ports \{I2C_SDAT\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{wm8731:wm8731_inst\|i2c_counter\[9\]\}\]  2.000 \[get_ports \{I2C_SDAT\}\]" {  } { { "C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc" 232 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559728144723 ""}  } { { "C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc" 232 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1559728144723 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ECE385.sdc 241 ECE385:ECE385_sys\|lantian_mdio:eth0_mdio\|counter\[1\] clock " "Ignored filter at ECE385.sdc(241): ECE385:ECE385_sys\|lantian_mdio:eth0_mdio\|counter\[1\] could not be matched with a clock" {  } { { "C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc" 241 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1559728144723 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ECE385.sdc 241 Argument -clock is an empty collection " "Ignored set_input_delay at ECE385.sdc(241): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{ECE385:ECE385_sys\|lantian_mdio:eth0_mdio\|counter\[1\]\}\]  3.000 \[get_ports \{ENET0_MDIO\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{ECE385:ECE385_sys\|lantian_mdio:eth0_mdio\|counter\[1\]\}\]  3.000 \[get_ports \{ENET0_MDIO\}\]" {  } { { "C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc" 241 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559728144723 ""}  } { { "C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc" 241 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1559728144723 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ECE385.sdc 242 Argument -clock is an empty collection " "Ignored set_input_delay at ECE385.sdc(242): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{ECE385:ECE385_sys\|lantian_mdio:eth0_mdio\|counter\[1\]\}\]  2.000 \[get_ports \{ENET0_MDIO\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{ECE385:ECE385_sys\|lantian_mdio:eth0_mdio\|counter\[1\]\}\]  2.000 \[get_ports \{ENET0_MDIO\}\]" {  } { { "C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc" 242 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559728144724 ""}  } { { "C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc" 242 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1559728144724 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ECE385.sdc 254 ECE385:ECE385_sys\|lantian_mdio:eth1_mdio\|counter\[1\] clock " "Ignored filter at ECE385.sdc(254): ECE385:ECE385_sys\|lantian_mdio:eth1_mdio\|counter\[1\] could not be matched with a clock" {  } { { "C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc" 254 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1559728144724 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ECE385.sdc 254 Argument -clock is an empty collection " "Ignored set_input_delay at ECE385.sdc(254): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{ECE385:ECE385_sys\|lantian_mdio:eth1_mdio\|counter\[1\]\}\]  3.000 \[get_ports \{ENET1_MDIO\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{ECE385:ECE385_sys\|lantian_mdio:eth1_mdio\|counter\[1\]\}\]  3.000 \[get_ports \{ENET1_MDIO\}\]" {  } { { "C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc" 254 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559728144724 ""}  } { { "C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc" 254 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1559728144724 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ECE385.sdc 255 Argument -clock is an empty collection " "Ignored set_input_delay at ECE385.sdc(255): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{ECE385:ECE385_sys\|lantian_mdio:eth1_mdio\|counter\[1\]\}\]  2.000 \[get_ports \{ENET1_MDIO\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{ECE385:ECE385_sys\|lantian_mdio:eth1_mdio\|counter\[1\]\}\]  2.000 \[get_ports \{ENET1_MDIO\}\]" {  } { { "C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc" 255 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559728144725 ""}  } { { "C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc" 255 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1559728144725 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ECE385.sdc 378 Argument -clock is an empty collection " "Ignored set_output_delay at ECE385.sdc(378): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{wm8731:wm8731_inst\|flag1\}\]  2.000 \[get_ports \{AUD_ADCLRCK\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{wm8731:wm8731_inst\|flag1\}\]  2.000 \[get_ports \{AUD_ADCLRCK\}\]" {  } { { "C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc" 378 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559728144730 ""}  } { { "C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc" 378 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1559728144730 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ECE385.sdc 379 Argument -clock is an empty collection " "Ignored set_output_delay at ECE385.sdc(379): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{wm8731:wm8731_inst\|flag1\}\]  2.000 \[get_ports \{AUD_BCLK\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{wm8731:wm8731_inst\|flag1\}\]  2.000 \[get_ports \{AUD_BCLK\}\]" {  } { { "C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc" 379 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559728144730 ""}  } { { "C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc" 379 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1559728144730 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ECE385.sdc 380 Argument -clock is an empty collection " "Ignored set_output_delay at ECE385.sdc(380): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{wm8731:wm8731_inst\|flag1\}\]  2.000 \[get_ports \{AUD_DACDAT\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{wm8731:wm8731_inst\|flag1\}\]  2.000 \[get_ports \{AUD_DACDAT\}\]" {  } { { "C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc" 380 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559728144730 ""}  } { { "C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc" 380 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1559728144730 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ECE385.sdc 381 Argument -clock is an empty collection " "Ignored set_output_delay at ECE385.sdc(381): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{wm8731:wm8731_inst\|flag1\}\]  2.000 \[get_ports \{AUD_DACLRCK\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{wm8731:wm8731_inst\|flag1\}\]  2.000 \[get_ports \{AUD_DACLRCK\}\]" {  } { { "C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc" 381 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559728144730 ""}  } { { "C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc" 381 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1559728144730 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ECE385.sdc 382 Argument -clock is an empty collection " "Ignored set_output_delay at ECE385.sdc(382): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{wm8731:wm8731_inst\|flag1\}\]  2.000 \[get_ports \{AUD_XCK\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{wm8731:wm8731_inst\|flag1\}\]  2.000 \[get_ports \{AUD_XCK\}\]" {  } { { "C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc" 382 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559728144731 ""}  } { { "C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc" 382 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1559728144731 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ECE385.sdc 384 Argument -clock is an empty collection " "Ignored set_output_delay at ECE385.sdc(384): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{wm8731:wm8731_inst\|i2c_counter\[9\]\}\]  2.000 \[get_ports \{I2C_SCLK\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{wm8731:wm8731_inst\|i2c_counter\[9\]\}\]  2.000 \[get_ports \{I2C_SCLK\}\]" {  } { { "C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc" 384 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559728144731 ""}  } { { "C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc" 384 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1559728144731 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ECE385.sdc 385 Argument -clock is an empty collection " "Ignored set_output_delay at ECE385.sdc(385): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{wm8731:wm8731_inst\|i2c_counter\[9\]\}\]  2.000 \[get_ports \{I2C_SDAT\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{wm8731:wm8731_inst\|i2c_counter\[9\]\}\]  2.000 \[get_ports \{I2C_SDAT\}\]" {  } { { "C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc" 385 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559728144731 ""}  } { { "C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc" 385 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1559728144731 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ECE385.sdc 387 Argument -clock is an empty collection " "Ignored set_output_delay at ECE385.sdc(387): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{ECE385:ECE385_sys\|lantian_mdio:eth0_mdio\|counter\[1\]\}\]  2.000 \[get_ports \{ENET0_MDC\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{ECE385:ECE385_sys\|lantian_mdio:eth0_mdio\|counter\[1\]\}\]  2.000 \[get_ports \{ENET0_MDC\}\]" {  } { { "C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc" 387 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559728144732 ""}  } { { "C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc" 387 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1559728144732 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ECE385.sdc 388 Argument -clock is an empty collection " "Ignored set_output_delay at ECE385.sdc(388): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{ECE385:ECE385_sys\|lantian_mdio:eth0_mdio\|counter\[1\]\}\]  2.000 \[get_ports \{ENET0_MDIO\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{ECE385:ECE385_sys\|lantian_mdio:eth0_mdio\|counter\[1\]\}\]  2.000 \[get_ports \{ENET0_MDIO\}\]" {  } { { "C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc" 388 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559728144732 ""}  } { { "C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc" 388 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1559728144732 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ECE385.sdc 396 Argument -clock is an empty collection " "Ignored set_output_delay at ECE385.sdc(396): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{ECE385:ECE385_sys\|lantian_mdio:eth1_mdio\|counter\[1\]\}\]  2.000 \[get_ports \{ENET1_MDC\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{ECE385:ECE385_sys\|lantian_mdio:eth1_mdio\|counter\[1\]\}\]  2.000 \[get_ports \{ENET1_MDC\}\]" {  } { { "C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc" 396 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559728144733 ""}  } { { "C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc" 396 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1559728144733 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ECE385.sdc 397 Argument -clock is an empty collection " "Ignored set_output_delay at ECE385.sdc(397): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{ECE385:ECE385_sys\|lantian_mdio:eth1_mdio\|counter\[1\]\}\]  2.000 \[get_ports \{ENET1_MDIO\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{ECE385:ECE385_sys\|lantian_mdio:eth1_mdio\|counter\[1\]\}\]  2.000 \[get_ports \{ENET1_MDIO\}\]" {  } { { "C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc" 397 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559728144733 ""}  } { { "C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc" 397 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1559728144733 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ECE385:ECE385_sys\|lantian_mdio:eth0_mdio\|counter\[1\] " "Node: ECE385:ECE385_sys\|lantian_mdio:eth0_mdio\|counter\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ECE385:ECE385_sys\|lantian_mdio:eth0_mdio\|avalon_slave_readdata\[10\] ECE385:ECE385_sys\|lantian_mdio:eth0_mdio\|counter\[1\] " "Register ECE385:ECE385_sys\|lantian_mdio:eth0_mdio\|avalon_slave_readdata\[10\] is being clocked by ECE385:ECE385_sys\|lantian_mdio:eth0_mdio\|counter\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1559728144938 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1559728144938 "|project_top|ECE385:ECE385_sys|lantian_mdio:eth0_mdio|counter[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ECE385:ECE385_sys\|lantian_mdio:eth1_mdio\|counter\[1\] " "Node: ECE385:ECE385_sys\|lantian_mdio:eth1_mdio\|counter\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ECE385:ECE385_sys\|lantian_mdio:eth1_mdio\|avalon_slave_readdata\[10\] ECE385:ECE385_sys\|lantian_mdio:eth1_mdio\|counter\[1\] " "Register ECE385:ECE385_sys\|lantian_mdio:eth1_mdio\|avalon_slave_readdata\[10\] is being clocked by ECE385:ECE385_sys\|lantian_mdio:eth1_mdio\|counter\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1559728144938 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1559728144938 "|project_top|ECE385:ECE385_sys|lantian_mdio:eth1_mdio|counter[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "wm8731:wm8731_inst\|i2c_counter\[9\] " "Node: wm8731:wm8731_inst\|i2c_counter\[9\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register wm8731:wm8731_inst\|word_count\[1\] wm8731:wm8731_inst\|i2c_counter\[9\] " "Register wm8731:wm8731_inst\|word_count\[1\] is being clocked by wm8731:wm8731_inst\|i2c_counter\[9\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1559728144938 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1559728144938 "|project_top|wm8731:wm8731_inst|i2c_counter[9]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1559728145823 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1559728145839 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 12 clocks " "Found 12 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559728145840 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559728145840 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559728145840 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559728145840 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559728145840 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559728145840 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 ECE385_sys\|nios2_pll\|sd1\|pll7\|clk\[0\] " "   8.000 ECE385_sys\|nios2_pll\|sd1\|pll7\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559728145840 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 ECE385_sys\|nios2_pll\|sd1\|pll7\|clk\[1\] " "  20.000 ECE385_sys\|nios2_pll\|sd1\|pll7\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559728145840 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 ECE385_sys\|nios2_pll\|sd1\|pll7\|clk\[2\] " "  10.000 ECE385_sys\|nios2_pll\|sd1\|pll7\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559728145840 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 ECE385_sys\|nios2_pll\|sd1\|pll7\|clk\[3\] " "  40.000 ECE385_sys\|nios2_pll\|sd1\|pll7\|clk\[3\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559728145840 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 ENET0_RX_CLK " "   8.000 ENET0_RX_CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559728145840 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 ENET0_TX_CLK " "   8.000 ENET0_TX_CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559728145840 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 ENET1_RX_CLK " "   8.000 ENET1_RX_CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559728145840 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 ENET1_TX_CLK " "   8.000 ENET1_TX_CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559728145840 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1559728145840 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1559728150085 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wm8731:wm8731_inst\|i2c_counter\[9\] " "Destination node wm8731:wm8731_inst\|i2c_counter\[9\]" {  } { { "comp/wm8731_audio/wm8731.vhdl" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/comp/wm8731_audio/wm8731.vhdl" 121 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 14136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559728150085 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wm8731:wm8731_inst\|state.b_stop1 " "Destination node wm8731:wm8731_inst\|state.b_stop1" {  } { { "comp/wm8731_audio/wm8731.vhdl" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/comp/wm8731_audio/wm8731.vhdl" 55 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 14188 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559728150085 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wm8731:wm8731_inst\|state.b_end " "Destination node wm8731:wm8731_inst\|state.b_end" {  } { { "comp/wm8731_audio/wm8731.vhdl" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/comp/wm8731_audio/wm8731.vhdl" 55 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 14199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559728150085 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ECE385:ECE385_sys\|lantian_mdio:eth0_mdio\|counter\[1\] " "Destination node ECE385:ECE385_sys\|lantian_mdio:eth0_mdio\|counter\[1\]" {  } { { "qsys/synthesis/submodules/lantian_mdio.sv" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/qsys/synthesis/submodules/lantian_mdio.sv" 26 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 13915 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559728150085 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ECE385:ECE385_sys\|lantian_mdio:eth0_mdio\|counter\[2\] " "Destination node ECE385:ECE385_sys\|lantian_mdio:eth0_mdio\|counter\[2\]" {  } { { "qsys/synthesis/submodules/lantian_mdio.sv" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/qsys/synthesis/submodules/lantian_mdio.sv" 26 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 13916 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559728150085 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ECE385:ECE385_sys\|lantian_mdio:eth0_mdio\|counter\[3\] " "Destination node ECE385:ECE385_sys\|lantian_mdio:eth0_mdio\|counter\[3\]" {  } { { "qsys/synthesis/submodules/lantian_mdio.sv" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/qsys/synthesis/submodules/lantian_mdio.sv" 26 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 13917 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559728150085 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ECE385:ECE385_sys\|lantian_mdio:eth0_mdio\|counter\[4\] " "Destination node ECE385:ECE385_sys\|lantian_mdio:eth0_mdio\|counter\[4\]" {  } { { "qsys/synthesis/submodules/lantian_mdio.sv" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/qsys/synthesis/submodules/lantian_mdio.sv" 26 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 13918 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559728150085 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ECE385:ECE385_sys\|lantian_mdio:eth0_mdio\|counter\[5\] " "Destination node ECE385:ECE385_sys\|lantian_mdio:eth0_mdio\|counter\[5\]" {  } { { "qsys/synthesis/submodules/lantian_mdio.sv" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/qsys/synthesis/submodules/lantian_mdio.sv" 26 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 13919 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559728150085 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ECE385:ECE385_sys\|lantian_mdio:eth1_mdio\|counter\[1\] " "Destination node ECE385:ECE385_sys\|lantian_mdio:eth1_mdio\|counter\[1\]" {  } { { "qsys/synthesis/submodules/lantian_mdio.sv" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/qsys/synthesis/submodules/lantian_mdio.sv" 26 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 23212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559728150085 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ECE385:ECE385_sys\|lantian_mdio:eth1_mdio\|counter\[2\] " "Destination node ECE385:ECE385_sys\|lantian_mdio:eth1_mdio\|counter\[2\]" {  } { { "qsys/synthesis/submodules/lantian_mdio.sv" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/qsys/synthesis/submodules/lantian_mdio.sv" 26 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 23213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559728150085 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1559728150085 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1559728150085 ""}  } { { "project_top.sv" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/project_top.sv" 194 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 106024 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559728150085 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ECE385:ECE385_sys\|ECE385_nios2_pll:nios2_pll\|ECE385_nios2_pll_altpll_8tn2:sd1\|wire_pll7_clk\[0\] (placed in counter C3 of PLL_1) " "Automatically promoted node ECE385:ECE385_sys\|ECE385_nios2_pll:nios2_pll\|ECE385_nios2_pll_altpll_8tn2:sd1\|wire_pll7_clk\[0\] (placed in counter C3 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1559728150086 ""}  } { { "qsys/synthesis/submodules/ECE385_nios2_pll.v" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/qsys/synthesis/submodules/ECE385_nios2_pll.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 7028 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559728150086 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ECE385:ECE385_sys\|ECE385_nios2_pll:nios2_pll\|ECE385_nios2_pll_altpll_8tn2:sd1\|wire_pll7_clk\[1\] (placed in counter C0 of PLL_1) " "Automatically promoted node ECE385:ECE385_sys\|ECE385_nios2_pll:nios2_pll\|ECE385_nios2_pll_altpll_8tn2:sd1\|wire_pll7_clk\[1\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1559728150086 ""}  } { { "qsys/synthesis/submodules/ECE385_nios2_pll.v" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/qsys/synthesis/submodules/ECE385_nios2_pll.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 7028 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559728150086 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ECE385:ECE385_sys\|ECE385_nios2_pll:nios2_pll\|ECE385_nios2_pll_altpll_8tn2:sd1\|wire_pll7_clk\[2\] (placed in counter C1 of PLL_1) " "Automatically promoted node ECE385:ECE385_sys\|ECE385_nios2_pll:nios2_pll\|ECE385_nios2_pll_altpll_8tn2:sd1\|wire_pll7_clk\[2\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1559728150086 ""}  } { { "qsys/synthesis/submodules/ECE385_nios2_pll.v" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/qsys/synthesis/submodules/ECE385_nios2_pll.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 7028 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559728150086 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ECE385:ECE385_sys\|ECE385_nios2_pll:nios2_pll\|ECE385_nios2_pll_altpll_8tn2:sd1\|wire_pll7_clk\[3\] (placed in counter C2 of PLL_1) " "Automatically promoted node ECE385:ECE385_sys\|ECE385_nios2_pll:nios2_pll\|ECE385_nios2_pll_altpll_8tn2:sd1\|wire_pll7_clk\[3\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1559728150086 ""}  } { { "qsys/synthesis/submodules/ECE385_nios2_pll.v" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/qsys/synthesis/submodules/ECE385_nios2_pll.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 7028 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559728150086 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ENET0_RX_CLK~input (placed in PIN A15 (CLK8, DIFFCLK_5n)) " "Automatically promoted node ENET0_RX_CLK~input (placed in PIN A15 (CLK8, DIFFCLK_5n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1559728150086 ""}  } { { "project_top.sv" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/project_top.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 106047 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559728150086 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ENET1_RX_CLK~input (placed in PIN B15 (CLK9, DIFFCLK_5p)) " "Automatically promoted node ENET1_RX_CLK~input (placed in PIN B15 (CLK9, DIFFCLK_5p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G12 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G12" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1559728150086 ""}  } { { "project_top.sv" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/project_top.sv" 112 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 106048 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559728150086 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1559728150087 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 105125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559728150087 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ECE385:ECE385_sys\|lantian_mdio:eth0_mdio\|LessThan0  " "Automatically promoted node ECE385:ECE385_sys\|lantian_mdio:eth0_mdio\|LessThan0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1559728150087 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ENET0_MDC~output " "Destination node ENET0_MDC~output" {  } { { "project_top.sv" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/project_top.sv" 90 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 105867 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559728150087 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1559728150087 ""}  } { { "qsys/synthesis/submodules/lantian_mdio.sv" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/qsys/synthesis/submodules/lantian_mdio.sv" 42 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 13948 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559728150087 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ECE385:ECE385_sys\|lantian_mdio:eth1_mdio\|LessThan0  " "Automatically promoted node ECE385:ECE385_sys\|lantian_mdio:eth1_mdio\|LessThan0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1559728150087 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ENET1_MDC~output " "Destination node ENET1_MDC~output" {  } { { "project_top.sv" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/project_top.sv" 109 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 105883 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559728150087 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1559728150087 ""}  } { { "qsys/synthesis/submodules/lantian_mdio.sv" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/qsys/synthesis/submodules/lantian_mdio.sv" 42 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 23142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559728150087 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "wm8731:wm8731_inst\|I2C_SCLK  " "Automatically promoted node wm8731:wm8731_inst\|I2C_SCLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1559728150087 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wm8731:wm8731_inst\|next_state.b_stop1~0 " "Destination node wm8731:wm8731_inst\|next_state.b_stop1~0" {  } { { "comp/wm8731_audio/wm8731.vhdl" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/comp/wm8731_audio/wm8731.vhdl" 55 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 57512 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559728150087 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wm8731:wm8731_inst\|sck0 " "Destination node wm8731:wm8731_inst\|sck0" {  } { { "comp/wm8731_audio/wm8731.vhdl" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/comp/wm8731_audio/wm8731.vhdl" 59 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 14151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559728150087 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wm8731:wm8731_inst\|Selector29~0 " "Destination node wm8731:wm8731_inst\|Selector29~0" {  } { { "comp/wm8731_audio/wm8731.vhdl" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/comp/wm8731_audio/wm8731.vhdl" 205 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 59722 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559728150087 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wm8731:wm8731_inst\|Selector0~1 " "Destination node wm8731:wm8731_inst\|Selector0~1" {  } { { "comp/wm8731_audio/wm8731.vhdl" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/comp/wm8731_audio/wm8731.vhdl" 205 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 60382 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559728150087 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wm8731:wm8731_inst\|Selector1~0 " "Destination node wm8731:wm8731_inst\|Selector1~0" {  } { { "comp/wm8731_audio/wm8731.vhdl" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/comp/wm8731_audio/wm8731.vhdl" 205 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 72354 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559728150087 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_SCLK~output " "Destination node I2C_SCLK~output" {  } { { "project_top.sv" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/project_top.sv" 83 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 105863 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559728150087 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1559728150087 ""}  } { { "comp/wm8731_audio/wm8731.vhdl" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/comp/wm8731_audio/wm8731.vhdl" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 14202 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559728150087 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ECE385:ECE385_sys\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node ECE385:ECE385_sys\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1559728150087 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ECE385:ECE385_sys\|lantian_mdio:eth1_mdio\|avalon_slave_readdata\[0\] " "Destination node ECE385:ECE385_sys\|lantian_mdio:eth1_mdio\|avalon_slave_readdata\[0\]" {  } { { "qsys/synthesis/submodules/lantian_mdio.sv" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/qsys/synthesis/submodules/lantian_mdio.sv" 120 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 23145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559728150087 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ECE385:ECE385_sys\|lantian_mdio:eth0_mdio\|avalon_slave_readdata\[0\] " "Destination node ECE385:ECE385_sys\|lantian_mdio:eth0_mdio\|avalon_slave_readdata\[0\]" {  } { { "qsys/synthesis/submodules/lantian_mdio.sv" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/qsys/synthesis/submodules/lantian_mdio.sv" 120 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 13899 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559728150087 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ECE385:ECE385_sys\|lantian_mdio:eth1_mdio\|avalon_slave_readdata\[1\] " "Destination node ECE385:ECE385_sys\|lantian_mdio:eth1_mdio\|avalon_slave_readdata\[1\]" {  } { { "qsys/synthesis/submodules/lantian_mdio.sv" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/qsys/synthesis/submodules/lantian_mdio.sv" 127 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 23146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559728150087 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ECE385:ECE385_sys\|lantian_mdio:eth0_mdio\|avalon_slave_readdata\[1\] " "Destination node ECE385:ECE385_sys\|lantian_mdio:eth0_mdio\|avalon_slave_readdata\[1\]" {  } { { "qsys/synthesis/submodules/lantian_mdio.sv" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/qsys/synthesis/submodules/lantian_mdio.sv" 127 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 13900 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559728150087 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ECE385:ECE385_sys\|lantian_mdio:eth1_mdio\|avalon_slave_readdata\[2\] " "Destination node ECE385:ECE385_sys\|lantian_mdio:eth1_mdio\|avalon_slave_readdata\[2\]" {  } { { "qsys/synthesis/submodules/lantian_mdio.sv" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/qsys/synthesis/submodules/lantian_mdio.sv" 134 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 23147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559728150087 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ECE385:ECE385_sys\|lantian_mdio:eth0_mdio\|avalon_slave_readdata\[2\] " "Destination node ECE385:ECE385_sys\|lantian_mdio:eth0_mdio\|avalon_slave_readdata\[2\]" {  } { { "qsys/synthesis/submodules/lantian_mdio.sv" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/qsys/synthesis/submodules/lantian_mdio.sv" 134 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 13901 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559728150087 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ECE385:ECE385_sys\|lantian_mdio:eth1_mdio\|avalon_slave_readdata\[3\] " "Destination node ECE385:ECE385_sys\|lantian_mdio:eth1_mdio\|avalon_slave_readdata\[3\]" {  } { { "qsys/synthesis/submodules/lantian_mdio.sv" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/qsys/synthesis/submodules/lantian_mdio.sv" 141 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 23148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559728150087 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ECE385:ECE385_sys\|lantian_mdio:eth0_mdio\|avalon_slave_readdata\[3\] " "Destination node ECE385:ECE385_sys\|lantian_mdio:eth0_mdio\|avalon_slave_readdata\[3\]" {  } { { "qsys/synthesis/submodules/lantian_mdio.sv" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/qsys/synthesis/submodules/lantian_mdio.sv" 141 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 13902 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559728150087 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ECE385:ECE385_sys\|lantian_mdio:eth1_mdio\|avalon_slave_readdata\[4\] " "Destination node ECE385:ECE385_sys\|lantian_mdio:eth1_mdio\|avalon_slave_readdata\[4\]" {  } { { "qsys/synthesis/submodules/lantian_mdio.sv" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/qsys/synthesis/submodules/lantian_mdio.sv" 148 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 23149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559728150087 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ECE385:ECE385_sys\|lantian_mdio:eth0_mdio\|avalon_slave_readdata\[4\] " "Destination node ECE385:ECE385_sys\|lantian_mdio:eth0_mdio\|avalon_slave_readdata\[4\]" {  } { { "qsys/synthesis/submodules/lantian_mdio.sv" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/qsys/synthesis/submodules/lantian_mdio.sv" 148 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 13903 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559728150087 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1559728150087 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1559728150087 ""}  } { { "qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/qsys/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 3089 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559728150087 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ECE385:ECE385_sys\|altera_reset_controller:rst_controller_002\|r_sync_rst  " "Automatically promoted node ECE385:ECE385_sys\|altera_reset_controller:rst_controller_002\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1559728150088 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ECE385:ECE385_sys\|altera_reset_controller:rst_controller_002\|WideOr0~0 " "Destination node ECE385:ECE385_sys\|altera_reset_controller:rst_controller_002\|WideOr0~0" {  } { { "qsys/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/qsys/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 60125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559728150088 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ECE385:ECE385_sys\|ECE385_usb_nios2_cpu:usb_nios2_cpu\|ECE385_usb_nios2_cpu_cpu:cpu\|W_rf_wren " "Destination node ECE385:ECE385_sys\|ECE385_usb_nios2_cpu:usb_nios2_cpu\|ECE385_usb_nios2_cpu_cpu:cpu\|W_rf_wren" {  } { { "qsys/synthesis/submodules/ECE385_usb_nios2_cpu_cpu.v" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/qsys/synthesis/submodules/ECE385_usb_nios2_cpu_cpu.v" 3451 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 6102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559728150088 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ECE385:ECE385_sys\|ECE385_usb_nios2_cpu:usb_nios2_cpu\|ECE385_usb_nios2_cpu_cpu:cpu\|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci\|ECE385_usb_nios2_cpu_cpu_nios2_oci_debug:the_ECE385_usb_nios2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node ECE385:ECE385_sys\|ECE385_usb_nios2_cpu:usb_nios2_cpu\|ECE385_usb_nios2_cpu_cpu:cpu\|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci\|ECE385_usb_nios2_cpu_cpu_nios2_oci_debug:the_ECE385_usb_nios2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "d:/softwares/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ECE385:ECE385_sys\|ECE385_usb_nios2_cpu:usb_nios2_cpu\|ECE385_usb_nios2_cpu_cpu:cpu\|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci\|ECE385_usb_nios2_cpu_cpu_nios2_oci_debug:the_ECE385_usb_nios2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 17714 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559728150088 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1559728150088 ""}  } { { "qsys/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/qsys/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 3067 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559728150088 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ECE385:ECE385_sys\|ECE385_nios2_dma:nios2_dma\|reset_n  " "Automatically promoted node ECE385:ECE385_sys\|ECE385_nios2_dma:nios2_dma\|reset_n " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1559728150088 ""}  } { { "qsys/synthesis/submodules/ECE385_nios2_dma.v" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/qsys/synthesis/submodules/ECE385_nios2_dma.v" 3294 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 9498 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559728150088 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ECE385:ECE385_sys\|ECE385_eth0_tx_dma:eth0_tx_dma\|reset_n  " "Automatically promoted node ECE385:ECE385_sys\|ECE385_eth0_tx_dma:eth0_tx_dma\|reset_n " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1559728150089 ""}  } { { "qsys/synthesis/submodules/ECE385_eth0_tx_dma.v" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/qsys/synthesis/submodules/ECE385_eth0_tx_dma.v" 2116 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 12803 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559728150089 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ECE385:ECE385_sys\|ECE385_eth1_tx_dma:eth1_tx_dma\|reset_n  " "Automatically promoted node ECE385:ECE385_sys\|ECE385_eth1_tx_dma:eth1_tx_dma\|reset_n " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1559728150089 ""}  } { { "qsys/synthesis/submodules/ECE385_eth1_tx_dma.v" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/qsys/synthesis/submodules/ECE385_eth1_tx_dma.v" 2116 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 11679 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559728150089 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ECE385:ECE385_sys\|ECE385_eth0_rx_dma:eth0_rx_dma\|reset_n  " "Automatically promoted node ECE385:ECE385_sys\|ECE385_eth0_rx_dma:eth0_rx_dma\|reset_n " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1559728150089 ""}  } { { "qsys/synthesis/submodules/ECE385_eth0_rx_dma.v" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/qsys/synthesis/submodules/ECE385_eth0_rx_dma.v" 1848 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 13893 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559728150089 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ECE385:ECE385_sys\|ECE385_eth0_rx_dma:eth1_rx_dma\|reset_n  " "Automatically promoted node ECE385:ECE385_sys\|ECE385_eth0_rx_dma:eth1_rx_dma\|reset_n " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1559728150089 ""}  } { { "qsys/synthesis/submodules/ECE385_eth0_rx_dma.v" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/qsys/synthesis/submodules/ECE385_eth0_rx_dma.v" 1848 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 23110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559728150089 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RESET  " "Automatically promoted node RESET " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1559728150089 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_controller:VGA\|VGA_BLANK_N " "Destination node VGA_controller:VGA\|VGA_BLANK_N" {  } { { "comp/vga/VGA_controller.sv" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/comp/vga/VGA_controller.sv" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 14403 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559728150089 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_controller:VGA\|VGA_HS " "Destination node VGA_controller:VGA\|VGA_HS" {  } { { "comp/vga/VGA_controller.sv" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/comp/vga/VGA_controller.sv" 3 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 14401 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559728150089 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_controller:VGA\|VGA_VS " "Destination node VGA_controller:VGA\|VGA_VS" {  } { { "comp/vga/VGA_controller.sv" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/comp/vga/VGA_controller.sv" 4 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 14402 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559728150089 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "eth_mac_1g_rgmii:ETH0\|rgmii_phy_if:rgmii_phy_if_inst\|rgmii_tx_clk_2 " "Destination node eth_mac_1g_rgmii:ETH0\|rgmii_phy_if:rgmii_phy_if_inst\|rgmii_tx_clk_2" {  } { { "comp/verilog_ethernet/rgmii_phy_if.v" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/comp/verilog_ethernet/rgmii_phy_if.v" 90 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 14767 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559728150089 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "eth_mac_1g_rgmii:ETH0\|speed_reg\[0\] " "Destination node eth_mac_1g_rgmii:ETH0\|speed_reg\[0\]" {  } { { "comp/verilog_ethernet/eth_mac_1g_rgmii.v" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/comp/verilog_ethernet/eth_mac_1g_rgmii.v" 126 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 14786 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559728150089 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "eth_mac_1g_rgmii:ETH1\|rgmii_phy_if:rgmii_phy_if_inst\|rgmii_tx_clk_2 " "Destination node eth_mac_1g_rgmii:ETH1\|rgmii_phy_if:rgmii_phy_if_inst\|rgmii_tx_clk_2" {  } { { "comp/verilog_ethernet/rgmii_phy_if.v" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/comp/verilog_ethernet/rgmii_phy_if.v" 90 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 34502 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559728150089 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "eth_mac_1g_rgmii:ETH1\|speed_reg\[0\] " "Destination node eth_mac_1g_rgmii:ETH1\|speed_reg\[0\]" {  } { { "comp/verilog_ethernet/eth_mac_1g_rgmii.v" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/comp/verilog_ethernet/eth_mac_1g_rgmii.v" 126 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 34543 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559728150089 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "eth_mac_1g_rgmii:ETH1\|rgmii_phy_if:rgmii_phy_if_inst\|count_reg\[5\] " "Destination node eth_mac_1g_rgmii:ETH1\|rgmii_phy_if:rgmii_phy_if_inst\|count_reg\[5\]" {  } { { "comp/verilog_ethernet/rgmii_phy_if.v" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/comp/verilog_ethernet/rgmii_phy_if.v" 96 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 34521 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559728150089 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "eth_mac_1g_rgmii:ETH1\|rgmii_phy_if:rgmii_phy_if_inst\|count_reg\[4\] " "Destination node eth_mac_1g_rgmii:ETH1\|rgmii_phy_if:rgmii_phy_if_inst\|count_reg\[4\]" {  } { { "comp/verilog_ethernet/rgmii_phy_if.v" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/comp/verilog_ethernet/rgmii_phy_if.v" 96 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 34520 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559728150089 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "eth_mac_1g_rgmii:ETH1\|rgmii_phy_if:rgmii_phy_if_inst\|count_reg\[2\] " "Destination node eth_mac_1g_rgmii:ETH1\|rgmii_phy_if:rgmii_phy_if_inst\|count_reg\[2\]" {  } { { "comp/verilog_ethernet/rgmii_phy_if.v" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/comp/verilog_ethernet/rgmii_phy_if.v" 96 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 34518 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559728150089 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1559728150089 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1559728150089 ""}  } { { "project_top.sv" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/project_top.sv" 200 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 14866 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559728150089 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ECE385:ECE385_sys\|altera_reset_controller:rst_controller_001\|r_sync_rst  " "Automatically promoted node ECE385:ECE385_sys\|altera_reset_controller:rst_controller_001\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1559728150090 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ECE385:ECE385_sys\|altera_reset_controller:rst_controller_001\|WideOr0~0 " "Destination node ECE385:ECE385_sys\|altera_reset_controller:rst_controller_001\|WideOr0~0" {  } { { "qsys/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/qsys/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 58577 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559728150090 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ECE385:ECE385_sys\|ECE385_nios2_cpu:nios2_cpu\|ECE385_nios2_cpu_cpu:cpu\|W_rf_wren " "Destination node ECE385:ECE385_sys\|ECE385_nios2_cpu:nios2_cpu\|ECE385_nios2_cpu_cpu:cpu\|W_rf_wren" {  } { { "qsys/synthesis/submodules/ECE385_nios2_cpu_cpu.v" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/qsys/synthesis/submodules/ECE385_nios2_cpu_cpu.v" 3451 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 10646 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559728150090 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ECE385:ECE385_sys\|ECE385_nios2_cpu:nios2_cpu\|ECE385_nios2_cpu_cpu:cpu\|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci\|ECE385_nios2_cpu_cpu_nios2_oci_debug:the_ECE385_nios2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node ECE385:ECE385_sys\|ECE385_nios2_cpu:nios2_cpu\|ECE385_nios2_cpu_cpu:cpu\|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci\|ECE385_nios2_cpu_cpu_nios2_oci_debug:the_ECE385_nios2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "d:/softwares/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ECE385:ECE385_sys\|ECE385_nios2_cpu:nios2_cpu\|ECE385_nios2_cpu_cpu:cpu\|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci\|ECE385_nios2_cpu_cpu_nios2_oci_debug:the_ECE385_nios2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 9876 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559728150090 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1559728150090 ""}  } { { "qsys/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/qsys/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 3082 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559728150090 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "wm8731:wm8731_inst\|word_counter~0  " "Automatically promoted node wm8731:wm8731_inst\|word_counter~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1559728150090 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 60378 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559728150090 ""}
{ "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_TOP" "Input " "Following DDIO Input nodes are constrained by the Fitter to improve DDIO timing" { { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "eth_mac_1g_rgmii:ETH0\|rgmii_phy_if:rgmii_phy_if_inst\|iddr:rx_iddr_inst\|altddio_in:altddio_in_inst\|ddio_in_b2d:auto_generated\|input_cell_h\[0\] LAB_X81_Y72_N0 " "Node \"eth_mac_1g_rgmii:ETH0\|rgmii_phy_if:rgmii_phy_if_inst\|iddr:rx_iddr_inst\|altddio_in:altddio_in_inst\|ddio_in_b2d:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X81_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_b2d.tdf" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/db/ddio_in_b2d.tdf" 32 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 14726 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1559728150993 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "eth_mac_1g_rgmii:ETH0\|rgmii_phy_if:rgmii_phy_if_inst\|iddr:rx_iddr_inst\|altddio_in:altddio_in_inst\|ddio_in_b2d:auto_generated\|input_cell_l\[0\] LAB_X81_Y72_N0 " "Node \"eth_mac_1g_rgmii:ETH0\|rgmii_phy_if:rgmii_phy_if_inst\|iddr:rx_iddr_inst\|altddio_in:altddio_in_inst\|ddio_in_b2d:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X81_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_b2d.tdf" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/db/ddio_in_b2d.tdf" 33 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 14731 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1559728150993 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "eth_mac_1g_rgmii:ETH0\|rgmii_phy_if:rgmii_phy_if_inst\|iddr:rx_iddr_inst\|altddio_in:altddio_in_inst\|ddio_in_b2d:auto_generated\|input_latch_l\[0\] LAB_X81_Y72_N0 " "Node \"eth_mac_1g_rgmii:ETH0\|rgmii_phy_if:rgmii_phy_if_inst\|iddr:rx_iddr_inst\|altddio_in:altddio_in_inst\|ddio_in_b2d:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X81_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_b2d.tdf" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/db/ddio_in_b2d.tdf" 34 15 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 14736 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1559728150993 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ENET0_RX_DV~input IOIBUF_X81_Y73_N1 " "Node \"ENET0_RX_DV~input\" is constrained to location IOIBUF_X81_Y73_N1 to improve DDIO timing" {  } { { "project_top.sv" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/project_top.sv" 97 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 106049 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1559728150993 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ENET0_RX_DV PIN C17 " "Node \"ENET0_RX_DV\" is constrained to location PIN C17 to improve DDIO timing" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ENET0_RX_DV } } } { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DV" } } } } { "project_top.sv" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/project_top.sv" 97 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 2312 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1559728150993 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "eth_mac_1g_rgmii:ETH1\|rgmii_phy_if:rgmii_phy_if_inst\|iddr:rx_iddr_inst\|altddio_in:altddio_in_inst\|ddio_in_b2d:auto_generated\|input_cell_h\[0\] LAB_X89_Y72_N0 " "Node \"eth_mac_1g_rgmii:ETH1\|rgmii_phy_if:rgmii_phy_if_inst\|iddr:rx_iddr_inst\|altddio_in:altddio_in_inst\|ddio_in_b2d:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X89_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_b2d.tdf" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/db/ddio_in_b2d.tdf" 32 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 34483 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1559728150993 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "eth_mac_1g_rgmii:ETH1\|rgmii_phy_if:rgmii_phy_if_inst\|iddr:rx_iddr_inst\|altddio_in:altddio_in_inst\|ddio_in_b2d:auto_generated\|input_cell_l\[0\] LAB_X89_Y72_N0 " "Node \"eth_mac_1g_rgmii:ETH1\|rgmii_phy_if:rgmii_phy_if_inst\|iddr:rx_iddr_inst\|altddio_in:altddio_in_inst\|ddio_in_b2d:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X89_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_b2d.tdf" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/db/ddio_in_b2d.tdf" 33 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 34487 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1559728150993 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "eth_mac_1g_rgmii:ETH1\|rgmii_phy_if:rgmii_phy_if_inst\|iddr:rx_iddr_inst\|altddio_in:altddio_in_inst\|ddio_in_b2d:auto_generated\|input_latch_l\[0\] LAB_X89_Y72_N0 " "Node \"eth_mac_1g_rgmii:ETH1\|rgmii_phy_if:rgmii_phy_if_inst\|iddr:rx_iddr_inst\|altddio_in:altddio_in_inst\|ddio_in_b2d:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X89_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_b2d.tdf" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/db/ddio_in_b2d.tdf" 34 15 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 34493 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1559728150993 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ENET1_RX_DV~input IOIBUF_X89_Y73_N8 " "Node \"ENET1_RX_DV~input\" is constrained to location IOIBUF_X89_Y73_N8 to improve DDIO timing" {  } { { "project_top.sv" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/project_top.sv" 116 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 106050 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1559728150993 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ENET1_RX_DV PIN A22 " "Node \"ENET1_RX_DV\" is constrained to location PIN A22 to improve DDIO timing" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ENET1_RX_DV } } } { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DV" } } } } { "project_top.sv" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/project_top.sv" 116 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 2326 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1559728150993 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "eth_mac_1g_rgmii:ETH1\|rgmii_phy_if:rgmii_phy_if_inst\|iddr:rx_iddr_inst\|altddio_in:altddio_in_inst\|ddio_in_b2d:auto_generated\|input_cell_h\[1\] LAB_X102_Y72_N0 " "Node \"eth_mac_1g_rgmii:ETH1\|rgmii_phy_if:rgmii_phy_if_inst\|iddr:rx_iddr_inst\|altddio_in:altddio_in_inst\|ddio_in_b2d:auto_generated\|input_cell_h\[1\]\" is constrained to location LAB_X102_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_b2d.tdf" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/db/ddio_in_b2d.tdf" 32 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 34482 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1559728150993 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "eth_mac_1g_rgmii:ETH1\|rgmii_phy_if:rgmii_phy_if_inst\|iddr:rx_iddr_inst\|altddio_in:altddio_in_inst\|ddio_in_b2d:auto_generated\|input_cell_l\[1\] LAB_X102_Y72_N0 " "Node \"eth_mac_1g_rgmii:ETH1\|rgmii_phy_if:rgmii_phy_if_inst\|iddr:rx_iddr_inst\|altddio_in:altddio_in_inst\|ddio_in_b2d:auto_generated\|input_cell_l\[1\]\" is constrained to location LAB_X102_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_b2d.tdf" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/db/ddio_in_b2d.tdf" 33 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 34486 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1559728150993 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "eth_mac_1g_rgmii:ETH1\|rgmii_phy_if:rgmii_phy_if_inst\|iddr:rx_iddr_inst\|altddio_in:altddio_in_inst\|ddio_in_b2d:auto_generated\|input_latch_l\[1\] LAB_X102_Y72_N0 " "Node \"eth_mac_1g_rgmii:ETH1\|rgmii_phy_if:rgmii_phy_if_inst\|iddr:rx_iddr_inst\|altddio_in:altddio_in_inst\|ddio_in_b2d:auto_generated\|input_latch_l\[1\]\" is constrained to location LAB_X102_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_b2d.tdf" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/db/ddio_in_b2d.tdf" 34 15 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 34492 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1559728150993 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ENET1_RX_DATA\[0\]~input IOIBUF_X102_Y73_N8 " "Node \"ENET1_RX_DATA\[0\]~input\" is constrained to location IOIBUF_X102_Y73_N8 to improve DDIO timing" {  } { { "project_top.sv" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/project_top.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 106051 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1559728150993 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ENET1_RX_DATA\[0\] PIN B23 " "Node \"ENET1_RX_DATA\[0\]\" is constrained to location PIN B23 to improve DDIO timing" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ENET1_RX_DATA[0] } } } { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[0\]" } } } } { "project_top.sv" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/project_top.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 2176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1559728150993 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "eth_mac_1g_rgmii:ETH1\|rgmii_phy_if:rgmii_phy_if_inst\|iddr:rx_iddr_inst\|altddio_in:altddio_in_inst\|ddio_in_b2d:auto_generated\|input_cell_h\[3\] LAB_X102_Y72_N0 " "Node \"eth_mac_1g_rgmii:ETH1\|rgmii_phy_if:rgmii_phy_if_inst\|iddr:rx_iddr_inst\|altddio_in:altddio_in_inst\|ddio_in_b2d:auto_generated\|input_cell_h\[3\]\" is constrained to location LAB_X102_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_b2d.tdf" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/db/ddio_in_b2d.tdf" 32 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 34480 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1559728150993 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "eth_mac_1g_rgmii:ETH1\|rgmii_phy_if:rgmii_phy_if_inst\|iddr:rx_iddr_inst\|altddio_in:altddio_in_inst\|ddio_in_b2d:auto_generated\|input_cell_l\[3\] LAB_X102_Y72_N0 " "Node \"eth_mac_1g_rgmii:ETH1\|rgmii_phy_if:rgmii_phy_if_inst\|iddr:rx_iddr_inst\|altddio_in:altddio_in_inst\|ddio_in_b2d:auto_generated\|input_cell_l\[3\]\" is constrained to location LAB_X102_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_b2d.tdf" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/db/ddio_in_b2d.tdf" 33 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 34484 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1559728150993 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "eth_mac_1g_rgmii:ETH1\|rgmii_phy_if:rgmii_phy_if_inst\|iddr:rx_iddr_inst\|altddio_in:altddio_in_inst\|ddio_in_b2d:auto_generated\|input_latch_l\[3\] LAB_X102_Y72_N0 " "Node \"eth_mac_1g_rgmii:ETH1\|rgmii_phy_if:rgmii_phy_if_inst\|iddr:rx_iddr_inst\|altddio_in:altddio_in_inst\|ddio_in_b2d:auto_generated\|input_latch_l\[3\]\" is constrained to location LAB_X102_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_b2d.tdf" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/db/ddio_in_b2d.tdf" 34 15 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 34490 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1559728150993 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ENET1_RX_DATA\[2\]~input IOIBUF_X102_Y73_N1 " "Node \"ENET1_RX_DATA\[2\]~input\" is constrained to location IOIBUF_X102_Y73_N1 to improve DDIO timing" {  } { { "project_top.sv" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/project_top.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 106052 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1559728150993 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ENET1_RX_DATA\[2\] PIN A23 " "Node \"ENET1_RX_DATA\[2\]\" is constrained to location PIN A23 to improve DDIO timing" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ENET1_RX_DATA[2] } } } { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[2\]" } } } } { "project_top.sv" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/project_top.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 2178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1559728150993 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "eth_mac_1g_rgmii:ETH1\|rgmii_phy_if:rgmii_phy_if_inst\|iddr:rx_iddr_inst\|altddio_in:altddio_in_inst\|ddio_in_b2d:auto_generated\|input_cell_h\[2\] LAB_X91_Y72_N0 " "Node \"eth_mac_1g_rgmii:ETH1\|rgmii_phy_if:rgmii_phy_if_inst\|iddr:rx_iddr_inst\|altddio_in:altddio_in_inst\|ddio_in_b2d:auto_generated\|input_cell_h\[2\]\" is constrained to location LAB_X91_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_b2d.tdf" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/db/ddio_in_b2d.tdf" 32 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 34481 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1559728150993 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "eth_mac_1g_rgmii:ETH1\|rgmii_phy_if:rgmii_phy_if_inst\|iddr:rx_iddr_inst\|altddio_in:altddio_in_inst\|ddio_in_b2d:auto_generated\|input_cell_l\[2\] LAB_X91_Y72_N0 " "Node \"eth_mac_1g_rgmii:ETH1\|rgmii_phy_if:rgmii_phy_if_inst\|iddr:rx_iddr_inst\|altddio_in:altddio_in_inst\|ddio_in_b2d:auto_generated\|input_cell_l\[2\]\" is constrained to location LAB_X91_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_b2d.tdf" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/db/ddio_in_b2d.tdf" 33 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 34485 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1559728150993 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "eth_mac_1g_rgmii:ETH1\|rgmii_phy_if:rgmii_phy_if_inst\|iddr:rx_iddr_inst\|altddio_in:altddio_in_inst\|ddio_in_b2d:auto_generated\|input_latch_l\[2\] LAB_X91_Y72_N0 " "Node \"eth_mac_1g_rgmii:ETH1\|rgmii_phy_if:rgmii_phy_if_inst\|iddr:rx_iddr_inst\|altddio_in:altddio_in_inst\|ddio_in_b2d:auto_generated\|input_latch_l\[2\]\" is constrained to location LAB_X91_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_b2d.tdf" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/db/ddio_in_b2d.tdf" 34 15 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 34491 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1559728150993 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ENET1_RX_DATA\[1\]~input IOIBUF_X91_Y73_N15 " "Node \"ENET1_RX_DATA\[1\]~input\" is constrained to location IOIBUF_X91_Y73_N15 to improve DDIO timing" {  } { { "project_top.sv" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/project_top.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 106053 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1559728150993 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ENET1_RX_DATA\[1\] PIN C21 " "Node \"ENET1_RX_DATA\[1\]\" is constrained to location PIN C21 to improve DDIO timing" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ENET1_RX_DATA[1] } } } { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[1\]" } } } } { "project_top.sv" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/project_top.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 2177 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1559728150993 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "eth_mac_1g_rgmii:ETH1\|rgmii_phy_if:rgmii_phy_if_inst\|iddr:rx_iddr_inst\|altddio_in:altddio_in_inst\|ddio_in_b2d:auto_generated\|input_cell_h\[4\] LAB_X96_Y72_N0 " "Node \"eth_mac_1g_rgmii:ETH1\|rgmii_phy_if:rgmii_phy_if_inst\|iddr:rx_iddr_inst\|altddio_in:altddio_in_inst\|ddio_in_b2d:auto_generated\|input_cell_h\[4\]\" is constrained to location LAB_X96_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_b2d.tdf" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/db/ddio_in_b2d.tdf" 32 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 34479 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1559728150993 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "eth_mac_1g_rgmii:ETH1\|rgmii_phy_if:rgmii_phy_if_inst\|iddr:rx_iddr_inst\|altddio_in:altddio_in_inst\|ddio_in_b2d:auto_generated\|input_cell_l\[4\] LAB_X96_Y72_N0 " "Node \"eth_mac_1g_rgmii:ETH1\|rgmii_phy_if:rgmii_phy_if_inst\|iddr:rx_iddr_inst\|altddio_in:altddio_in_inst\|ddio_in_b2d:auto_generated\|input_cell_l\[4\]\" is constrained to location LAB_X96_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_b2d.tdf" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/db/ddio_in_b2d.tdf" 33 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 34477 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1559728150993 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "eth_mac_1g_rgmii:ETH1\|rgmii_phy_if:rgmii_phy_if_inst\|iddr:rx_iddr_inst\|altddio_in:altddio_in_inst\|ddio_in_b2d:auto_generated\|input_latch_l\[4\] LAB_X96_Y72_N0 " "Node \"eth_mac_1g_rgmii:ETH1\|rgmii_phy_if:rgmii_phy_if_inst\|iddr:rx_iddr_inst\|altddio_in:altddio_in_inst\|ddio_in_b2d:auto_generated\|input_latch_l\[4\]\" is constrained to location LAB_X96_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_b2d.tdf" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/db/ddio_in_b2d.tdf" 34 15 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 34489 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1559728150993 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ENET1_RX_DATA\[3\]~input IOIBUF_X96_Y73_N22 " "Node \"ENET1_RX_DATA\[3\]~input\" is constrained to location IOIBUF_X96_Y73_N22 to improve DDIO timing" {  } { { "project_top.sv" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/project_top.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 106054 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1559728150993 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ENET1_RX_DATA\[3\] PIN D21 " "Node \"ENET1_RX_DATA\[3\]\" is constrained to location PIN D21 to improve DDIO timing" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ENET1_RX_DATA[3] } } } { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[3\]" } } } } { "project_top.sv" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/project_top.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 2179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1559728150993 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "eth_mac_1g_rgmii:ETH0\|rgmii_phy_if:rgmii_phy_if_inst\|iddr:rx_iddr_inst\|altddio_in:altddio_in_inst\|ddio_in_b2d:auto_generated\|input_cell_h\[1\] LAB_X62_Y72_N0 " "Node \"eth_mac_1g_rgmii:ETH0\|rgmii_phy_if:rgmii_phy_if_inst\|iddr:rx_iddr_inst\|altddio_in:altddio_in_inst\|ddio_in_b2d:auto_generated\|input_cell_h\[1\]\" is constrained to location LAB_X62_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_b2d.tdf" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/db/ddio_in_b2d.tdf" 32 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 14725 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1559728150993 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "eth_mac_1g_rgmii:ETH0\|rgmii_phy_if:rgmii_phy_if_inst\|iddr:rx_iddr_inst\|altddio_in:altddio_in_inst\|ddio_in_b2d:auto_generated\|input_cell_l\[1\] LAB_X62_Y72_N0 " "Node \"eth_mac_1g_rgmii:ETH0\|rgmii_phy_if:rgmii_phy_if_inst\|iddr:rx_iddr_inst\|altddio_in:altddio_in_inst\|ddio_in_b2d:auto_generated\|input_cell_l\[1\]\" is constrained to location LAB_X62_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_b2d.tdf" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/db/ddio_in_b2d.tdf" 33 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 14730 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1559728150993 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "eth_mac_1g_rgmii:ETH0\|rgmii_phy_if:rgmii_phy_if_inst\|iddr:rx_iddr_inst\|altddio_in:altddio_in_inst\|ddio_in_b2d:auto_generated\|input_latch_l\[1\] LAB_X62_Y72_N0 " "Node \"eth_mac_1g_rgmii:ETH0\|rgmii_phy_if:rgmii_phy_if_inst\|iddr:rx_iddr_inst\|altddio_in:altddio_in_inst\|ddio_in_b2d:auto_generated\|input_latch_l\[1\]\" is constrained to location LAB_X62_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_b2d.tdf" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/db/ddio_in_b2d.tdf" 34 15 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 14735 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1559728150993 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ENET0_RX_DATA\[0\]~input IOIBUF_X62_Y73_N15 " "Node \"ENET0_RX_DATA\[0\]~input\" is constrained to location IOIBUF_X62_Y73_N15 to improve DDIO timing" {  } { { "project_top.sv" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/project_top.sv" 96 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 106055 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1559728150993 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ENET0_RX_DATA\[0\] PIN C16 " "Node \"ENET0_RX_DATA\[0\]\" is constrained to location PIN C16 to improve DDIO timing" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ENET0_RX_DATA[0] } } } { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[0\]" } } } } { "project_top.sv" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/project_top.sv" 96 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 2168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1559728150993 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "eth_mac_1g_rgmii:ETH0\|rgmii_phy_if:rgmii_phy_if_inst\|iddr:rx_iddr_inst\|altddio_in:altddio_in_inst\|ddio_in_b2d:auto_generated\|input_cell_h\[3\] LAB_X81_Y72_N0 " "Node \"eth_mac_1g_rgmii:ETH0\|rgmii_phy_if:rgmii_phy_if_inst\|iddr:rx_iddr_inst\|altddio_in:altddio_in_inst\|ddio_in_b2d:auto_generated\|input_cell_h\[3\]\" is constrained to location LAB_X81_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_b2d.tdf" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/db/ddio_in_b2d.tdf" 32 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 14723 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1559728150993 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "eth_mac_1g_rgmii:ETH0\|rgmii_phy_if:rgmii_phy_if_inst\|iddr:rx_iddr_inst\|altddio_in:altddio_in_inst\|ddio_in_b2d:auto_generated\|input_cell_l\[3\] LAB_X81_Y72_N0 " "Node \"eth_mac_1g_rgmii:ETH0\|rgmii_phy_if:rgmii_phy_if_inst\|iddr:rx_iddr_inst\|altddio_in:altddio_in_inst\|ddio_in_b2d:auto_generated\|input_cell_l\[3\]\" is constrained to location LAB_X81_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_b2d.tdf" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/db/ddio_in_b2d.tdf" 33 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 14728 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1559728150993 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "eth_mac_1g_rgmii:ETH0\|rgmii_phy_if:rgmii_phy_if_inst\|iddr:rx_iddr_inst\|altddio_in:altddio_in_inst\|ddio_in_b2d:auto_generated\|input_latch_l\[3\] LAB_X81_Y72_N0 " "Node \"eth_mac_1g_rgmii:ETH0\|rgmii_phy_if:rgmii_phy_if_inst\|iddr:rx_iddr_inst\|altddio_in:altddio_in_inst\|ddio_in_b2d:auto_generated\|input_latch_l\[3\]\" is constrained to location LAB_X81_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_b2d.tdf" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/db/ddio_in_b2d.tdf" 34 15 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 14733 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1559728150993 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ENET0_RX_DATA\[2\]~input IOIBUF_X81_Y73_N8 " "Node \"ENET0_RX_DATA\[2\]~input\" is constrained to location IOIBUF_X81_Y73_N8 to improve DDIO timing" {  } { { "project_top.sv" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/project_top.sv" 96 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 106056 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1559728150993 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ENET0_RX_DATA\[2\] PIN D17 " "Node \"ENET0_RX_DATA\[2\]\" is constrained to location PIN D17 to improve DDIO timing" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ENET0_RX_DATA[2] } } } { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[2\]" } } } } { "project_top.sv" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/project_top.sv" 96 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 2170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1559728150993 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "eth_mac_1g_rgmii:ETH0\|rgmii_phy_if:rgmii_phy_if_inst\|iddr:rx_iddr_inst\|altddio_in:altddio_in_inst\|ddio_in_b2d:auto_generated\|input_cell_h\[2\] LAB_X62_Y72_N0 " "Node \"eth_mac_1g_rgmii:ETH0\|rgmii_phy_if:rgmii_phy_if_inst\|iddr:rx_iddr_inst\|altddio_in:altddio_in_inst\|ddio_in_b2d:auto_generated\|input_cell_h\[2\]\" is constrained to location LAB_X62_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_b2d.tdf" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/db/ddio_in_b2d.tdf" 32 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 14724 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1559728150993 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "eth_mac_1g_rgmii:ETH0\|rgmii_phy_if:rgmii_phy_if_inst\|iddr:rx_iddr_inst\|altddio_in:altddio_in_inst\|ddio_in_b2d:auto_generated\|input_cell_l\[2\] LAB_X62_Y72_N0 " "Node \"eth_mac_1g_rgmii:ETH0\|rgmii_phy_if:rgmii_phy_if_inst\|iddr:rx_iddr_inst\|altddio_in:altddio_in_inst\|ddio_in_b2d:auto_generated\|input_cell_l\[2\]\" is constrained to location LAB_X62_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_b2d.tdf" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/db/ddio_in_b2d.tdf" 33 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 14729 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1559728150993 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "eth_mac_1g_rgmii:ETH0\|rgmii_phy_if:rgmii_phy_if_inst\|iddr:rx_iddr_inst\|altddio_in:altddio_in_inst\|ddio_in_b2d:auto_generated\|input_latch_l\[2\] LAB_X62_Y72_N0 " "Node \"eth_mac_1g_rgmii:ETH0\|rgmii_phy_if:rgmii_phy_if_inst\|iddr:rx_iddr_inst\|altddio_in:altddio_in_inst\|ddio_in_b2d:auto_generated\|input_latch_l\[2\]\" is constrained to location LAB_X62_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_b2d.tdf" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/db/ddio_in_b2d.tdf" 34 15 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 14734 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1559728150993 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ENET0_RX_DATA\[1\]~input IOIBUF_X62_Y73_N22 " "Node \"ENET0_RX_DATA\[1\]~input\" is constrained to location IOIBUF_X62_Y73_N22 to improve DDIO timing" {  } { { "project_top.sv" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/project_top.sv" 96 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 106057 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1559728150993 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ENET0_RX_DATA\[1\] PIN D16 " "Node \"ENET0_RX_DATA\[1\]\" is constrained to location PIN D16 to improve DDIO timing" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ENET0_RX_DATA[1] } } } { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[1\]" } } } } { "project_top.sv" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/project_top.sv" 96 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 2169 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1559728150993 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "eth_mac_1g_rgmii:ETH0\|rgmii_phy_if:rgmii_phy_if_inst\|iddr:rx_iddr_inst\|altddio_in:altddio_in_inst\|ddio_in_b2d:auto_generated\|input_cell_h\[4\] LAB_X58_Y72_N0 " "Node \"eth_mac_1g_rgmii:ETH0\|rgmii_phy_if:rgmii_phy_if_inst\|iddr:rx_iddr_inst\|altddio_in:altddio_in_inst\|ddio_in_b2d:auto_generated\|input_cell_h\[4\]\" is constrained to location LAB_X58_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_b2d.tdf" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/db/ddio_in_b2d.tdf" 32 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 14722 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1559728150993 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "eth_mac_1g_rgmii:ETH0\|rgmii_phy_if:rgmii_phy_if_inst\|iddr:rx_iddr_inst\|altddio_in:altddio_in_inst\|ddio_in_b2d:auto_generated\|input_cell_l\[4\] LAB_X58_Y72_N0 " "Node \"eth_mac_1g_rgmii:ETH0\|rgmii_phy_if:rgmii_phy_if_inst\|iddr:rx_iddr_inst\|altddio_in:altddio_in_inst\|ddio_in_b2d:auto_generated\|input_cell_l\[4\]\" is constrained to location LAB_X58_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_b2d.tdf" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/db/ddio_in_b2d.tdf" 33 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 14727 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1559728150993 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "eth_mac_1g_rgmii:ETH0\|rgmii_phy_if:rgmii_phy_if_inst\|iddr:rx_iddr_inst\|altddio_in:altddio_in_inst\|ddio_in_b2d:auto_generated\|input_latch_l\[4\] LAB_X58_Y72_N0 " "Node \"eth_mac_1g_rgmii:ETH0\|rgmii_phy_if:rgmii_phy_if_inst\|iddr:rx_iddr_inst\|altddio_in:altddio_in_inst\|ddio_in_b2d:auto_generated\|input_latch_l\[4\]\" is constrained to location LAB_X58_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_b2d.tdf" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/db/ddio_in_b2d.tdf" 34 15 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 14732 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1559728150993 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ENET0_RX_DATA\[3\]~input IOIBUF_X58_Y73_N15 " "Node \"ENET0_RX_DATA\[3\]~input\" is constrained to location IOIBUF_X58_Y73_N15 to improve DDIO timing" {  } { { "project_top.sv" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/project_top.sv" 96 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 106058 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1559728150993 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ENET0_RX_DATA\[3\] PIN C15 " "Node \"ENET0_RX_DATA\[3\]\" is constrained to location PIN C15 to improve DDIO timing" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ENET0_RX_DATA[3] } } } { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[3\]" } } } } { "project_top.sv" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/project_top.sv" 96 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 2171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1559728150993 ""}  } {  } 0 176466 "Following DDIO %1!s! nodes are constrained by the Fitter to improve DDIO timing" 0 0 "Fitter" 0 -1 1559728150993 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1559728156756 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1559728156834 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1559728156837 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1559728156930 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1559728157123 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_dqm\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_dqm\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559728157123 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_dqm\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_dqm\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559728157123 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559728157123 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559728157123 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559728157123 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559728157123 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559728157123 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559728157123 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559728157123 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[31\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[31\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559728157123 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[30\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[30\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559728157123 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559728157123 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[29\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[29\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559728157123 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[28\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[28\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559728157123 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[27\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[27\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559728157123 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[26\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[26\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559728157123 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[25\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[25\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559728157123 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[24\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[24\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559728157123 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[23\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[23\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559728157123 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[22\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[22\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559728157123 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[21\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[21\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559728157123 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[20\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[20\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559728157123 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559728157123 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[19\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[19\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559728157123 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[18\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[18\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559728157123 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[17\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[17\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559728157123 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[16\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[16\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559728157123 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559728157123 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559728157123 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559728157123 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559728157123 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559728157123 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559728157123 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559728157123 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559728157123 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559728157123 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559728157123 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_bank\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_bank\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559728157123 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_bank\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_bank\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559728157123 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559728157123 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559728157123 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559728157123 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559728157123 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559728157123 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559728157123 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559728157123 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559728157123 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559728157123 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559728157123 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559728157123 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559728157123 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559728157123 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559728157123 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_dqm\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_dqm\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559728157123 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_dqm\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_dqm\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559728157123 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1559728157123 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1559728157126 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1559728157263 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1559728165360 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "94 Block RAM " "Packed 94 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1559728165429 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "1320 Embedded multiplier block " "Packed 1320 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1559728165429 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 I/O Input Buffer " "Packed 32 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1559728165429 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "89 I/O Output Buffer " "Packed 89 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1559728165429 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "1407 " "Created 1407 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1559728165429 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1559728165429 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "ECE385:ECE385_sys\|ECE385_nios2_pll:nios2_pll\|ECE385_nios2_pll_altpll_8tn2:sd1\|pll7 clk\[3\] VGA_CLK~output " "PLL \"ECE385:ECE385_sys\|ECE385_nios2_pll:nios2_pll\|ECE385_nios2_pll_altpll_8tn2:sd1\|pll7\" output port clk\[3\] feeds output pin \"VGA_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "qsys/synthesis/submodules/ECE385_nios2_pll.v" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/qsys/synthesis/submodules/ECE385_nios2_pll.v" 150 -1 0 } } { "qsys/synthesis/submodules/ECE385_nios2_pll.v" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/qsys/synthesis/submodules/ECE385_nios2_pll.v" 309 0 0 } } { "qsys/synthesis/ECE385.v" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/qsys/synthesis/ECE385.v" 1205 0 0 } } { "project_top.sv" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/project_top.sv" 687 0 0 } } { "project_top.sv" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/project_top.sv" 63 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1559728166528 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1559728174178 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:14 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:14" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1559728188129 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SCLK " "Node \"EEP_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SDAT " "Node \"EEP_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[0\] " "Node \"EX_IO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[1\] " "Node \"EX_IO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[2\] " "Node \"EX_IO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[3\] " "Node \"EX_IO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[4\] " "Node \"EX_IO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[5\] " "Node \"EX_IO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[6\] " "Node \"EX_IO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[0\] " "Node \"FL_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[10\] " "Node \"FL_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[11\] " "Node \"FL_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[12\] " "Node \"FL_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[13\] " "Node \"FL_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[14\] " "Node \"FL_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[15\] " "Node \"FL_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[16\] " "Node \"FL_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[17\] " "Node \"FL_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[18\] " "Node \"FL_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[19\] " "Node \"FL_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[1\] " "Node \"FL_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[20\] " "Node \"FL_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[21\] " "Node \"FL_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[22\] " "Node \"FL_ADDR\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[2\] " "Node \"FL_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[3\] " "Node \"FL_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[4\] " "Node \"FL_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[5\] " "Node \"FL_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[6\] " "Node \"FL_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[7\] " "Node \"FL_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[8\] " "Node \"FL_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[9\] " "Node \"FL_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_CE_N " "Node \"FL_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[0\] " "Node \"FL_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[1\] " "Node \"FL_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[2\] " "Node \"FL_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[3\] " "Node \"FL_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[4\] " "Node \"FL_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[5\] " "Node \"FL_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[6\] " "Node \"FL_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[7\] " "Node \"FL_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_OE_N " "Node \"FL_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RST_N " "Node \"FL_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RY " "Node \"FL_RY\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WE_N " "Node \"FL_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WP_N " "Node \"FL_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[0\] " "Node \"GPIO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[10\] " "Node \"GPIO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[11\] " "Node \"GPIO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[12\] " "Node \"GPIO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[13\] " "Node \"GPIO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[14\] " "Node \"GPIO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[15\] " "Node \"GPIO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[16\] " "Node \"GPIO\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[17\] " "Node \"GPIO\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[18\] " "Node \"GPIO\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[19\] " "Node \"GPIO\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[1\] " "Node \"GPIO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[20\] " "Node \"GPIO\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[21\] " "Node \"GPIO\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[22\] " "Node \"GPIO\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[23\] " "Node \"GPIO\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[24\] " "Node \"GPIO\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[25\] " "Node \"GPIO\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[26\] " "Node \"GPIO\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[27\] " "Node \"GPIO\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[28\] " "Node \"GPIO\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[29\] " "Node \"GPIO\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[2\] " "Node \"GPIO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[30\] " "Node \"GPIO\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[31\] " "Node \"GPIO\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[32\] " "Node \"GPIO\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[33\] " "Node \"GPIO\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[34\] " "Node \"GPIO\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[35\] " "Node \"GPIO\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[3\] " "Node \"GPIO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[4\] " "Node \"GPIO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[5\] " "Node \"GPIO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[6\] " "Node \"GPIO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[7\] " "Node \"GPIO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[8\] " "Node \"GPIO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[9\] " "Node \"GPIO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN0 " "Node \"HSMC_CLKIN0\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N1 " "Node \"HSMC_CLKIN_N1\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N2 " "Node \"HSMC_CLKIN_N2\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P1 " "Node \"HSMC_CLKIN_P1\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P2 " "Node \"HSMC_CLKIN_P2\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT0 " "Node \"HSMC_CLKOUT0\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N1 " "Node \"HSMC_CLKOUT_N1\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N2 " "Node \"HSMC_CLKOUT_N2\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P1 " "Node \"HSMC_CLKOUT_P1\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P2 " "Node \"HSMC_CLKOUT_P2\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[0\] " "Node \"HSMC_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[1\] " "Node \"HSMC_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[2\] " "Node \"HSMC_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[3\] " "Node \"HSMC_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[0\] " "Node \"HSMC_RX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[10\] " "Node \"HSMC_RX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[11\] " "Node \"HSMC_RX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[12\] " "Node \"HSMC_RX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[13\] " "Node \"HSMC_RX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[14\] " "Node \"HSMC_RX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[15\] " "Node \"HSMC_RX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[16\] " "Node \"HSMC_RX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[1\] " "Node \"HSMC_RX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[2\] " "Node \"HSMC_RX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[3\] " "Node \"HSMC_RX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[4\] " "Node \"HSMC_RX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[5\] " "Node \"HSMC_RX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[6\] " "Node \"HSMC_RX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[7\] " "Node \"HSMC_RX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[8\] " "Node \"HSMC_RX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[9\] " "Node \"HSMC_RX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[0\] " "Node \"HSMC_RX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[10\] " "Node \"HSMC_RX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[11\] " "Node \"HSMC_RX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[12\] " "Node \"HSMC_RX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[13\] " "Node \"HSMC_RX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[14\] " "Node \"HSMC_RX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[15\] " "Node \"HSMC_RX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[16\] " "Node \"HSMC_RX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[1\] " "Node \"HSMC_RX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[2\] " "Node \"HSMC_RX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[3\] " "Node \"HSMC_RX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[4\] " "Node \"HSMC_RX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[5\] " "Node \"HSMC_RX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[6\] " "Node \"HSMC_RX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[7\] " "Node \"HSMC_RX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[8\] " "Node \"HSMC_RX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[9\] " "Node \"HSMC_RX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[0\] " "Node \"HSMC_TX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[10\] " "Node \"HSMC_TX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[11\] " "Node \"HSMC_TX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[12\] " "Node \"HSMC_TX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[13\] " "Node \"HSMC_TX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[14\] " "Node \"HSMC_TX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[15\] " "Node \"HSMC_TX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[16\] " "Node \"HSMC_TX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[1\] " "Node \"HSMC_TX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[2\] " "Node \"HSMC_TX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[3\] " "Node \"HSMC_TX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[4\] " "Node \"HSMC_TX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[5\] " "Node \"HSMC_TX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[6\] " "Node \"HSMC_TX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[7\] " "Node \"HSMC_TX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[8\] " "Node \"HSMC_TX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[9\] " "Node \"HSMC_TX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[0\] " "Node \"HSMC_TX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[10\] " "Node \"HSMC_TX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[11\] " "Node \"HSMC_TX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[12\] " "Node \"HSMC_TX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[13\] " "Node \"HSMC_TX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[14\] " "Node \"HSMC_TX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[15\] " "Node \"HSMC_TX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[16\] " "Node \"HSMC_TX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[1\] " "Node \"HSMC_TX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[2\] " "Node \"HSMC_TX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[3\] " "Node \"HSMC_TX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[4\] " "Node \"HSMC_TX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[5\] " "Node \"HSMC_TX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[6\] " "Node \"HSMC_TX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[7\] " "Node \"HSMC_TX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[8\] " "Node \"HSMC_TX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[9\] " "Node \"HSMC_TX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_BLON " "Node \"LCD_BLON\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_BLON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[0\] " "Node \"LCD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[1\] " "Node \"LCD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[2\] " "Node \"LCD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[3\] " "Node \"LCD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[4\] " "Node \"LCD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[5\] " "Node \"LCD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[6\] " "Node \"LCD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[7\] " "Node \"LCD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_EN " "Node \"LCD_EN\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_ON " "Node \"LCD_ON\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_ON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RS " "Node \"LCD_RS\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_RS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RW " "Node \"LCD_RW\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_RW" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[0\] " "Node \"SD_DAT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[1\] " "Node \"SD_DAT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[2\] " "Node \"SD_DAT\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[3\] " "Node \"SD_DAT\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_WP_N " "Node \"SD_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKIN " "Node \"SMA_CLKIN\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_CLKIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKOUT " "Node \"SMA_CLKOUT\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_CLKOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_CTS " "Node \"UART_CTS\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_CTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RTS " "Node \"UART_RTS\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559728188834 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1559728188834 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:01:02 " "Fitter preparation operations ending: elapsed time is 00:01:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559728188845 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1559728189119 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1559728198423 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:15 " "Fitter placement preparation operations ending: elapsed time is 00:00:15" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559728213926 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1559728214585 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1559728367654 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:02:34 " "Fitter placement operations ending: elapsed time is 00:02:34" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559728367654 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1559728377026 ""}
{ "Info" "IFITAPI_FITAPI_VPR_RCF_NUM_ROUTES_CONSTRAINED" "0.02 " "Router is attempting to preserve 0.02 percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements." {  } {  } 0 170239 "Router is attempting to preserve %1!s! percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements." 0 0 "Fitter" 0 -1 1559728383117 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "22 " "Router estimated average interconnect usage is 22% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "64 X58_Y37 X68_Y48 " "Router estimated peak interconnect usage is 64% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48" {  } { { "loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 1 { 0 "Router estimated peak interconnect usage is 64% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48"} { { 12 { 0 ""} 58 37 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1559728440156 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1559728440156 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1559728613617 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1559728613617 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:03:51 " "Fitter routing operations ending: elapsed time is 00:03:51" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559728613632 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 96.37 " "Total time spent on timing analysis during the Fitter is 96.37 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1559728615355 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1559728616028 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1559728619853 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1559728619877 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1559728623569 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:20 " "Fitter post-fit operations ending: elapsed time is 00:00:20" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559728635944 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1559728645869 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "76 Cyclone IV E " "76 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_ADCDAT 3.3-V LVTTL D2 " "Pin AUD_ADCDAT uses I/O standard 3.3-V LVTTL at D2" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { AUD_ADCDAT } } } { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } } { "project_top.sv" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/project_top.sv" 71 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 2296 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559728648047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET0_LINK100 3.3-V LVTTL C14 " "Pin ENET0_LINK100 uses I/O standard 3.3-V LVTTL at C14" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ENET0_LINK100 } } } { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_LINK100" } } } } { "project_top.sv" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/project_top.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 2306 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559728648047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENETCLK_25 3.3-V LVTTL A14 " "Pin ENETCLK_25 uses I/O standard 3.3-V LVTTL at A14" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ENETCLK_25 } } } { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENETCLK_25" } } } } { "project_top.sv" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/project_top.sv" 103 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 2317 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559728648047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET1_LINK100 3.3-V LVTTL D13 " "Pin ENET1_LINK100 uses I/O standard 3.3-V LVTTL at D13" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ENET1_LINK100 } } } { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_LINK100" } } } } { "project_top.sv" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/project_top.sv" 108 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 2320 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559728648047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_INT 3.3-V LVTTL D5 " "Pin OTG_INT uses I/O standard 3.3-V LVTTL at D5" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { OTG_INT } } } { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT" } } } } { "project_top.sv" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/project_top.sv" 134 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 2332 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559728648047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK2_50 3.3-V LVTTL AG14 " "Pin CLOCK2_50 uses I/O standard 3.3-V LVTTL at AG14" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { CLOCK2_50 } } } { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } } { "project_top.sv" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/project_top.sv" 195 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 2348 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559728648047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK3_50 3.3-V LVTTL AG15 " "Pin CLOCK3_50 uses I/O standard 3.3-V LVTTL at AG15" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { CLOCK3_50 } } } { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } } { "project_top.sv" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/project_top.sv" 197 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 2349 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559728648047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_ADCLRCK 3.3-V LVTTL C2 " "Pin AUD_ADCLRCK uses I/O standard 3.3-V LVTTL at C2" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "project_top.sv" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/project_top.sv" 72 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 2297 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559728648047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_BCLK 3.3-V LVTTL F2 " "Pin AUD_BCLK uses I/O standard 3.3-V LVTTL at F2" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "project_top.sv" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/project_top.sv" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 2298 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559728648047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_DACLRCK 3.3-V LVTTL E3 " "Pin AUD_DACLRCK uses I/O standard 3.3-V LVTTL at E3" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "project_top.sv" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/project_top.sv" 75 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 2300 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559728648047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "I2C_SDAT 3.3-V LVTTL A8 " "Pin I2C_SDAT uses I/O standard 3.3-V LVTTL at A8" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { I2C_SDAT } } } { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "project_top.sv" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/project_top.sv" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 2303 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559728648047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[0\] 3.3-V LVTTL J6 " "Pin OTG_DATA\[0\] uses I/O standard 3.3-V LVTTL at J6" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[0] } } } { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } } { "project_top.sv" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/project_top.sv" 133 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 2186 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559728648047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[1\] 3.3-V LVTTL K4 " "Pin OTG_DATA\[1\] uses I/O standard 3.3-V LVTTL at K4" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[1] } } } { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } } { "project_top.sv" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/project_top.sv" 133 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 2187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559728648047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[2\] 3.3-V LVTTL J5 " "Pin OTG_DATA\[2\] uses I/O standard 3.3-V LVTTL at J5" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[2] } } } { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } } { "project_top.sv" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/project_top.sv" 133 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 2188 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559728648047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[3\] 3.3-V LVTTL K3 " "Pin OTG_DATA\[3\] uses I/O standard 3.3-V LVTTL at K3" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[3] } } } { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } } { "project_top.sv" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/project_top.sv" 133 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 2189 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559728648047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[4\] 3.3-V LVTTL J4 " "Pin OTG_DATA\[4\] uses I/O standard 3.3-V LVTTL at J4" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[4] } } } { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } } { "project_top.sv" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/project_top.sv" 133 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 2190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559728648047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[5\] 3.3-V LVTTL J3 " "Pin OTG_DATA\[5\] uses I/O standard 3.3-V LVTTL at J3" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[5] } } } { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } } { "project_top.sv" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/project_top.sv" 133 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 2191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559728648047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[6\] 3.3-V LVTTL J7 " "Pin OTG_DATA\[6\] uses I/O standard 3.3-V LVTTL at J7" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[6] } } } { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } } { "project_top.sv" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/project_top.sv" 133 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 2192 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559728648047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[7\] 3.3-V LVTTL H6 " "Pin OTG_DATA\[7\] uses I/O standard 3.3-V LVTTL at H6" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[7] } } } { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } } { "project_top.sv" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/project_top.sv" 133 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 2193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559728648047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[8\] 3.3-V LVTTL H3 " "Pin OTG_DATA\[8\] uses I/O standard 3.3-V LVTTL at H3" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[8] } } } { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } } { "project_top.sv" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/project_top.sv" 133 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 2194 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559728648047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[9\] 3.3-V LVTTL H4 " "Pin OTG_DATA\[9\] uses I/O standard 3.3-V LVTTL at H4" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[9] } } } { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } } { "project_top.sv" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/project_top.sv" 133 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 2195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559728648047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[10\] 3.3-V LVTTL G1 " "Pin OTG_DATA\[10\] uses I/O standard 3.3-V LVTTL at G1" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[10] } } } { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } } { "project_top.sv" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/project_top.sv" 133 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 2196 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559728648047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[11\] 3.3-V LVTTL G2 " "Pin OTG_DATA\[11\] uses I/O standard 3.3-V LVTTL at G2" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[11] } } } { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } } { "project_top.sv" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/project_top.sv" 133 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 2197 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559728648047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[12\] 3.3-V LVTTL G3 " "Pin OTG_DATA\[12\] uses I/O standard 3.3-V LVTTL at G3" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[12] } } } { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } } { "project_top.sv" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/project_top.sv" 133 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 2198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559728648047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[13\] 3.3-V LVTTL F1 " "Pin OTG_DATA\[13\] uses I/O standard 3.3-V LVTTL at F1" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[13] } } } { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } } { "project_top.sv" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/project_top.sv" 133 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 2199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559728648047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[14\] 3.3-V LVTTL F3 " "Pin OTG_DATA\[14\] uses I/O standard 3.3-V LVTTL at F3" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[14] } } } { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } } { "project_top.sv" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/project_top.sv" 133 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 2200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559728648047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[15\] 3.3-V LVTTL G4 " "Pin OTG_DATA\[15\] uses I/O standard 3.3-V LVTTL at G4" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[15] } } } { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } } { "project_top.sv" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/project_top.sv" 133 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 2201 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559728648047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL W3 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at W3" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "project_top.sv" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/project_top.sv" 149 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 2217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559728648047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL W2 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at W2" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "project_top.sv" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/project_top.sv" 149 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 2218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559728648047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL V4 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at V4" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "project_top.sv" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/project_top.sv" 149 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 2219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559728648047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL W1 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at W1" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "project_top.sv" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/project_top.sv" 149 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 2220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559728648047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL V3 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at V3" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "project_top.sv" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/project_top.sv" 149 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 2221 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559728648047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL V2 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at V2" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "project_top.sv" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/project_top.sv" 149 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 2222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559728648047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL V1 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at V1" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "project_top.sv" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/project_top.sv" 149 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 2223 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559728648047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL U3 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at U3" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "project_top.sv" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/project_top.sv" 149 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 2224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559728648047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL Y3 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at Y3" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "project_top.sv" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/project_top.sv" 149 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 2225 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559728648047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL Y4 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at Y4" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "project_top.sv" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/project_top.sv" 149 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 2226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559728648047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL AB1 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at AB1" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "project_top.sv" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/project_top.sv" 149 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 2227 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559728648047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL AA3 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at AA3" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "project_top.sv" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/project_top.sv" 149 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 2228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559728648047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL AB2 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at AB2" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "project_top.sv" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/project_top.sv" 149 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 2229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559728648047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL AC1 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at AC1" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "project_top.sv" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/project_top.sv" 149 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 2230 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559728648047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL AB3 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at AB3" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "project_top.sv" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/project_top.sv" 149 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 2231 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559728648047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL AC2 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at AC2" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "project_top.sv" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/project_top.sv" 149 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 2232 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559728648047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[16\] 3.3-V LVTTL M8 " "Pin DRAM_DQ\[16\] uses I/O standard 3.3-V LVTTL at M8" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[16] } } } { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } } { "project_top.sv" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/project_top.sv" 149 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 2233 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559728648047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[17\] 3.3-V LVTTL L8 " "Pin DRAM_DQ\[17\] uses I/O standard 3.3-V LVTTL at L8" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[17] } } } { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } } { "project_top.sv" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/project_top.sv" 149 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 2234 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559728648047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[18\] 3.3-V LVTTL P2 " "Pin DRAM_DQ\[18\] uses I/O standard 3.3-V LVTTL at P2" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[18] } } } { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } } { "project_top.sv" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/project_top.sv" 149 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 2235 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559728648047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[19\] 3.3-V LVTTL N3 " "Pin DRAM_DQ\[19\] uses I/O standard 3.3-V LVTTL at N3" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[19] } } } { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } } { "project_top.sv" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/project_top.sv" 149 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 2236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559728648047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[20\] 3.3-V LVTTL N4 " "Pin DRAM_DQ\[20\] uses I/O standard 3.3-V LVTTL at N4" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[20] } } } { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } } { "project_top.sv" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/project_top.sv" 149 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 2237 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559728648047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[21\] 3.3-V LVTTL M4 " "Pin DRAM_DQ\[21\] uses I/O standard 3.3-V LVTTL at M4" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[21] } } } { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } } { "project_top.sv" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/project_top.sv" 149 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 2238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559728648047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[22\] 3.3-V LVTTL M7 " "Pin DRAM_DQ\[22\] uses I/O standard 3.3-V LVTTL at M7" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[22] } } } { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } } { "project_top.sv" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/project_top.sv" 149 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 2239 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559728648047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[23\] 3.3-V LVTTL L7 " "Pin DRAM_DQ\[23\] uses I/O standard 3.3-V LVTTL at L7" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[23] } } } { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } } { "project_top.sv" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/project_top.sv" 149 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 2240 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559728648047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[24\] 3.3-V LVTTL U5 " "Pin DRAM_DQ\[24\] uses I/O standard 3.3-V LVTTL at U5" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[24] } } } { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } } { "project_top.sv" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/project_top.sv" 149 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 2241 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559728648047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[25\] 3.3-V LVTTL R7 " "Pin DRAM_DQ\[25\] uses I/O standard 3.3-V LVTTL at R7" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[25] } } } { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } } { "project_top.sv" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/project_top.sv" 149 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 2242 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559728648047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[26\] 3.3-V LVTTL R1 " "Pin DRAM_DQ\[26\] uses I/O standard 3.3-V LVTTL at R1" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[26] } } } { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } } { "project_top.sv" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/project_top.sv" 149 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 2243 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559728648047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[27\] 3.3-V LVTTL R2 " "Pin DRAM_DQ\[27\] uses I/O standard 3.3-V LVTTL at R2" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[27] } } } { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } } { "project_top.sv" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/project_top.sv" 149 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 2244 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559728648047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[28\] 3.3-V LVTTL R3 " "Pin DRAM_DQ\[28\] uses I/O standard 3.3-V LVTTL at R3" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[28] } } } { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } } { "project_top.sv" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/project_top.sv" 149 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 2245 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559728648047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[29\] 3.3-V LVTTL T3 " "Pin DRAM_DQ\[29\] uses I/O standard 3.3-V LVTTL at T3" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[29] } } } { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } } { "project_top.sv" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/project_top.sv" 149 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 2246 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559728648047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[30\] 3.3-V LVTTL U4 " "Pin DRAM_DQ\[30\] uses I/O standard 3.3-V LVTTL at U4" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[30] } } } { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } } { "project_top.sv" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/project_top.sv" 149 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 2247 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559728648047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[31\] 3.3-V LVTTL U1 " "Pin DRAM_DQ\[31\] uses I/O standard 3.3-V LVTTL at U1" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[31] } } } { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } } { "project_top.sv" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/project_top.sv" 149 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 2248 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559728648047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[0\] 3.3-V LVTTL AH3 " "Pin SRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at AH3" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[0] } } } { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "project_top.sv" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/project_top.sv" 157 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 2273 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559728648047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[1\] 3.3-V LVTTL AF4 " "Pin SRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at AF4" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[1] } } } { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "project_top.sv" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/project_top.sv" 157 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 2274 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559728648047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[2\] 3.3-V LVTTL AG4 " "Pin SRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at AG4" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[2] } } } { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "project_top.sv" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/project_top.sv" 157 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 2275 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559728648047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[3\] 3.3-V LVTTL AH4 " "Pin SRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at AH4" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[3] } } } { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "project_top.sv" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/project_top.sv" 157 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 2276 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559728648047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[4\] 3.3-V LVTTL AF6 " "Pin SRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at AF6" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[4] } } } { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "project_top.sv" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/project_top.sv" 157 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 2277 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559728648047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[5\] 3.3-V LVTTL AG6 " "Pin SRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at AG6" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[5] } } } { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "project_top.sv" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/project_top.sv" 157 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 2278 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559728648047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[6\] 3.3-V LVTTL AH6 " "Pin SRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at AH6" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[6] } } } { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "project_top.sv" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/project_top.sv" 157 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 2279 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559728648047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[7\] 3.3-V LVTTL AF7 " "Pin SRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at AF7" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[7] } } } { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "project_top.sv" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/project_top.sv" 157 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 2280 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559728648047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[8\] 3.3-V LVTTL AD1 " "Pin SRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at AD1" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[8] } } } { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "project_top.sv" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/project_top.sv" 157 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 2281 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559728648047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[9\] 3.3-V LVTTL AD2 " "Pin SRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at AD2" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[9] } } } { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "project_top.sv" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/project_top.sv" 157 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 2282 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559728648047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[10\] 3.3-V LVTTL AE2 " "Pin SRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at AE2" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[10] } } } { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "project_top.sv" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/project_top.sv" 157 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 2283 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559728648047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[11\] 3.3-V LVTTL AE1 " "Pin SRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at AE1" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[11] } } } { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "project_top.sv" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/project_top.sv" 157 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 2284 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559728648047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[12\] 3.3-V LVTTL AE3 " "Pin SRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at AE3" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[12] } } } { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "project_top.sv" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/project_top.sv" 157 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 2285 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559728648047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[13\] 3.3-V LVTTL AE4 " "Pin SRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at AE4" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[13] } } } { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "project_top.sv" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/project_top.sv" 157 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 2286 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559728648047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[14\] 3.3-V LVTTL AF3 " "Pin SRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at AF3" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[14] } } } { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "project_top.sv" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/project_top.sv" 157 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 2287 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559728648047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[15\] 3.3-V LVTTL AG3 " "Pin SRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at AG3" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[15] } } } { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "project_top.sv" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/project_top.sv" 157 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 2288 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559728648047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL Y2 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "project_top.sv" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/project_top.sv" 194 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 2347 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559728648047 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1559728648047 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "3 " "Following 3 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "project_top.sv" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/project_top.sv" 72 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 2297 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559728648053 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "project_top.sv" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/project_top.sv" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 2298 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559728648053 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "project_top.sv" "" { Text "C:/Users/xuyh0/Desktop/zjui-ece385/final/project_top.sv" 75 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/xuyh0/Desktop/zjui-ece385/final/" { { 0 { 0 ""} 0 2300 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559728648053 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1559728648053 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.fit.smsg " "Generated suppressed messages file C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1559728651639 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 257 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 257 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6452 " "Peak virtual memory: 6452 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1559728662215 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 05 17:57:42 2019 " "Processing ended: Wed Jun 05 17:57:42 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1559728662215 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:09:04 " "Elapsed time: 00:09:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1559728662215 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:15:26 " "Total CPU time (on all processors): 00:15:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1559728662215 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1559728662215 ""}
