set_max_delay 30 -from port1 -fall_from core_clock -fall_through adder1 -to ff* -fall_to clk1 -ignore_clock_latency -reset_path
