$date
	Thu Jul 15 17:39:13 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module faTest $end
$var wire 1 ! sum $end
$var wire 1 " carry $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % c $end
$var integer 32 & i [31:0] $end
$scope module uut $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % c $end
$var wire 1 " carry $end
$var wire 1 ! sum $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
0%
0$
0#
0"
0!
$end
#10
1!
1%
b1 &
#20
1!
1$
0%
b10 &
#30
1"
0!
1%
b11 &
#40
0"
1!
1#
0$
0%
b100 &
#50
1"
0!
1%
b101 &
#60
0!
1$
0%
b110 &
#70
1!
1%
b111 &
#80
b1000 &
