# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../LedPosition.srcs/sources_1/new/LedPosition.vhd" \
"../../../../LedPosition.srcs/sim_1/new/LedPosition_TB.vhd" \

# Do not sort compile order
nosort
