Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.2 (lin64) Build 932637 Wed Jun 11 13:08:52 MDT 2014
| Date         : Tue Feb 10 17:02:52 2015
| Host         : ubuntu running 64-bit Ubuntu 12.04.5 LTS
| Command      : report_timing_summary -warn_on_violation -file v5pcieDMA_timing_summary_routed.rpt -pb v5pcieDMA_timing_summary_routed.pb
| Design       : v5pcieDMA
| Device       : 7a200t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2014-03-13
-------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but has a clock definition.


7. checking multiple_clock
--------------------------
 There are 874 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.058      -16.995                     95                 4074        0.018        0.000                      0                 4074       -1.333      -21.328                      16                  1761  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                                                     ------------         ----------      --------------
CLK100MHZ                                                                                                                                 {0.000 5.000}        10.000          100.000         
make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK  {0.000 5.000}        10.000          100.000         
  clk_125mhz                                                                                                                              {0.000 4.000}        8.000           125.000         
  clk_250mhz                                                                                                                              {0.000 2.000}        4.000           250.000         
  mmcm_fb                                                                                                                                 {0.000 5.000}        10.000          100.000         
  userclk1                                                                                                                                {0.000 2.000}        4.000           250.000         
sys_clk_c                                                                                                                                 {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                                                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK                                                                                                                                                    3.000        0.000                       0                     7  
  clk_125mhz                                                                                                                                    0.460        0.000                      0                 2714        0.070        0.000                      0                 2714        1.600        0.000                       0                  1225  
  clk_250mhz                                                                                                                                   -0.931       -2.581                     14                 1891        0.262        0.000                      0                 1891       -1.333      -21.328                      16                   876  
  mmcm_fb                                                                                                                                                                                                                                                                                   8.751        0.000                       0                     2  
  userclk1                                                                                                                                     -0.864       -5.977                     22                 1347        0.106        0.000                      0                 1347        0.000        0.000                       0                   528  
sys_clk_c                                                                                                                                                                                                                                                                                   8.462        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_250mhz    clk_125mhz         -0.589       -9.960                     72                 1902        0.018        0.000                      0                 1902  
clk_125mhz    clk_250mhz         -1.058      -10.860                     71                 1900        0.018        0.000                      0                 1900  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_125mhz         clk_125mhz               5.784        0.000                      0                    1        0.629        0.000                      0                    1  
**async_default**  clk_250mhz         clk_125mhz               1.575        0.000                      0                    1        0.385        0.000                      0                    1  
**async_default**  clk_125mhz         clk_250mhz               1.575        0.000                      0                    1        0.385        0.000                      0                    1  
**async_default**  clk_250mhz         clk_250mhz               1.790        0.000                      0                    1        0.629        0.000                      0                    1  
**async_default**  userclk1           userclk1                 1.403        0.000                      0                   11        0.670        0.000                      0                   11  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
  To Clock:  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
Waveform:           { 0 5 }
Period:             10.000
Sources:            { make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required  Actual  Slack   Location            Pin
Min Period        n/a     GTPE2_CHANNEL/TXOUTCLK  n/a            4.266     10.000  5.734   GTPE2_CHANNEL_X0Y7  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000   10.000  90.000  MMCME2_ADV_X0Y2     make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/mmcm_i/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1       n/a            2.000     5.000   3.000   MMCME2_ADV_X0Y2     make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/mmcm_i/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            2.000     5.000   3.000   MMCME2_ADV_X0Y2     make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/mmcm_i/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz
  To Clock:  clk_125mhz

Setup :            0  Failing Endpoints,  Worst Slack        0.460ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.460ns  (required time - arrival time)
  Source:                 make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pclk_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/S0
                            (falling edge-triggered cell BUFGCTRL clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz fall@4.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        1.482ns  (logic 0.456ns (30.778%)  route 1.026ns (69.222%))
  Logic Levels:           0  
  Clock Path Skew:        -1.828ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 9.018 - 4.000 ) 
    Source Clock Delay      (SCD):    7.038ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.503     1.503    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.599 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.763     3.363    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.451 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.843     5.294    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     5.390 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=874, routed)         1.648     7.038    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/O4
    SLICE_X85Y145                                                     r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pclk_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y145        FDRE (Prop_fdre_C_Q)         0.456     7.494 f  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pclk_sel_reg/Q
                         net (fo=3, routed)           1.026     8.520    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/n_0_pclk_sel_reg
    BUFGCTRL_X0Y0        BUFGCTRL                                     r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/S0  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz fall edge)
                                                      4.000     4.000 f  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     4.000 f  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.437     5.437    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.528 f  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.646     7.175    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.258 f  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.760     9.018    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0                                                     f  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I0
                         clock pessimism              0.193     9.211    
                         clock uncertainty           -0.071     9.139    
    BUFGCTRL_X0Y0        BUFGCTRL (Setup_bufgctrl_I0_S0)
                                                     -0.159     8.980    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1
  -------------------------------------------------------------------
                         required time                          8.980    
                         arrival time                          -8.520    
  -------------------------------------------------------------------
                         slack                                  0.460    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/di_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtp_common.gtpe2_common_i/DRPDI[15]
                            (rising edge-triggered cell GTPE2_COMMON clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.889%)  route 0.275ns (66.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.295ns
    Source Clock Delay      (SCD):    2.410ns
    Clock Pessimism Removal (CPR):    0.623ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.518 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.612     1.130    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.545     1.725    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.751 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=348, routed)         0.659     2.410    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/pipe_dclk_in
    SLICE_X51Y226                                                     r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/di_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y226        FDRE (Prop_fdre_C_Q)         0.141     2.551 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/di_reg[15]/Q
                         net (fo=1, routed)           0.275     2.826    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/O1[15]
    GTPE2_COMMON_X0Y1    GTPE2_COMMON                                 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtp_common.gtpe2_common_i/DRPDI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.558 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.881     1.438    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.595     2.086    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.115 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=348, routed)         1.180     3.295    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/pipe_dclk_in
    GTPE2_COMMON_X0Y1                                                 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtp_common.gtpe2_common_i/DRPCLK
                         clock pessimism             -0.623     2.672    
    GTPE2_COMMON_X0Y1    GTPE2_COMMON (Hold_gtpe2_common_DRPCLK_DRPDI[15])
                                                      0.084     2.756    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtp_common.gtpe2_common_i
  -------------------------------------------------------------------
                         required time                         -2.756    
                         arrival time                           2.826    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_125mhz
Waveform:           { 0 4 }
Period:             8.000
Sources:            { make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/mmcm_i/CLKOUT0 }

Check Type        Corner  Lib Pin               Reference Pin  Required  Actual  Slack    Location            Pin
Min Period        n/a     GTPE2_CHANNEL/DRPCLK  n/a            6.400     8.000   1.600    GTPE2_CHANNEL_X0Y7  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/DRPCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0    n/a            213.360   8.000   205.360  MMCME2_ADV_X0Y2     make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/mmcm_i/CLKOUT0
Low Pulse Width   Slow    FDRE/C                n/a            0.500     4.000   3.500    SLICE_X40Y229       make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/FSM_onehot_reg_state_eios_det_reg[0]/C
High Pulse Width  Slow    FDRE/C                n/a            0.500     4.000   3.500    SLICE_X40Y229       make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/FSM_onehot_reg_state_eios_det_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_250mhz
  To Clock:  clk_250mhz

Setup :           14  Failing Endpoints,  Worst Slack       -0.931ns,  Total Violation       -2.581ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :           16  Failing Endpoints,  Worst Slack       -1.333ns,  Total Violation      -21.328ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.931ns  (required time - arrival time)
  Source:                 make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pclk_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/S1
                            (falling edge-triggered cell BUFGCTRL clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_250mhz fall@2.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        0.880ns  (logic 0.456ns (51.830%)  route 0.424ns (48.170%))
  Logic Levels:           0  
  Clock Path Skew:        -1.828ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 7.018 - 2.000 ) 
    Source Clock Delay      (SCD):    7.038ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.503     1.503    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.599 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.763     3.363    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.451 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.843     5.294    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096     5.390 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=874, routed)         1.648     7.038    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/O4
    SLICE_X85Y145                                                     r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pclk_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y145        FDRE (Prop_fdre_C_Q)         0.456     7.494 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pclk_sel_reg/Q
                         net (fo=3, routed)           0.424     7.918    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/n_0_pclk_sel_reg
    BUFGCTRL_X0Y0        BUFGCTRL                                     r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/S1
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz fall edge)
                                                      2.000     2.000 f  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     2.000 f  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.437     3.437    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.528 f  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.646     5.175    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.258 f  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.760     7.018    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0                                                     f  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I1
                         clock pessimism              0.193     7.211    
                         clock uncertainty           -0.065     7.146    
    BUFGCTRL_X0Y0        BUFGCTRL (Setup_bufgctrl_I1_S1)
                                                     -0.159     6.987    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1
  -------------------------------------------------------------------
                         required time                          6.987    
                         arrival time                          -7.918    
  -------------------------------------------------------------------
                         slack                                 -0.931    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_2.pipe_lane_1_i/pipe_stages_1.pipe_tx_data_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz rise@0.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.110ns (33.205%)  route 0.221ns (66.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.061ns
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.518 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.612     1.130    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.180 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.545     1.725    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.751 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=874, routed)         0.705     2.456    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X0Y0                                                         r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_PIPECLK_PIPETX1DATA[2])
                                                      0.110     2.566 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPETX1DATA[2]
                         net (fo=1, routed)           0.221     2.787    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_2.pipe_lane_1_i/I20[2]
    SLICE_X43Y208        FDRE                                         r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_2.pipe_lane_1_i/pipe_stages_1.pipe_tx_data_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.558 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.881     1.438    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.491 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.595     2.086    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.115 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=874, routed)         0.946     3.061    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_2.pipe_lane_1_i/pipe_pclk_in
    SLICE_X43Y208                                                     r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_2.pipe_lane_1_i/pipe_stages_1.pipe_tx_data_q_reg[2]/C
                         clock pessimism             -0.602     2.459    
    SLICE_X43Y208        FDRE (Hold_fdre_C_D)         0.066     2.525    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_2.pipe_lane_1_i/pipe_stages_1.pipe_tx_data_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.525    
                         arrival time                           2.787    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_250mhz
Waveform:           { 0 2 }
Period:             4.000
Sources:            { make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/mmcm_i/CLKOUT1 }

Check Type        Corner  Lib Pin                 Reference Pin  Required  Actual  Slack    Location            Pin
Min Period        n/a     GTPE2_CHANNEL/RXUSRCLK  n/a            5.333     4.000   -1.333   GTPE2_CHANNEL_X0Y7  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXUSRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1      n/a            213.360   4.000   209.360  MMCME2_ADV_X0Y2     make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/mmcm_i/CLKOUT1
Low Pulse Width   Slow    FDRE/C                  n/a            0.500     2.000   1.500    SLICE_X42Y230       make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxcharisk_q_reg[0]/C
High Pulse Width  Slow    FDRE/C                  n/a            0.500     2.000   1.500    SLICE_X42Y229       make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxelecidle_q_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_fb
  To Clock:  mmcm_fb

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_fb
Waveform:           { 0 5 }
Period:             10.000
Sources:            { make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/mmcm_i/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack   Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBIN  n/a            1.249     10.000  8.751   MMCME2_ADV_X0Y2  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/mmcm_i/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000   10.000  90.000  MMCME2_ADV_X0Y2  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/mmcm_i/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  userclk1
  To Clock:  userclk1

Setup :           22  Failing Endpoints,  Worst Slack       -0.864ns,  Total Violation       -5.977ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.864ns  (required time - arrival time)
  Source:                 make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/reg_pkt_len_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/m_axis_rx_tuser_xhdl1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        4.795ns  (logic 2.240ns (46.716%)  route 2.555ns (53.284%))
  Logic Levels:           7  (CARRY4=2 LUT1=1 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.923ns = ( 10.923 - 4.000 ) 
    Source Clock Delay      (SCD):    7.326ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.503     1.503    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.599 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.763     3.363    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     3.451 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.843     5.294    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.390 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=526, routed)         1.936     7.326    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/pipe_userclk2_in
    SLICE_X34Y217                                                     r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/reg_pkt_len_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y217        FDRE (Prop_fdre_C_Q)         0.456     7.782 f  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/reg_pkt_len_counter_reg[7]/Q
                         net (fo=5, routed)           0.658     8.440    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/reg_pkt_len_counter[7]
    SLICE_X35Y217        LUT1 (Prop_lut1_I0_O)        0.124     8.564 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/reg_pkt_len_counter[7]_i_5/O
                         net (fo=1, routed)           0.000     8.564    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/n_0_reg_pkt_len_counter[7]_i_5
    SLICE_X35Y217        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.965 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/reg_pkt_len_counter_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.965    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/n_0_reg_pkt_len_counter_reg[7]_i_2
    SLICE_X35Y218        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.204 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/reg_pkt_len_counter_reg[11]_i_2/O[2]
                         net (fo=1, routed)           0.477     9.681    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/pkt_len_counter_dec[10]
    SLICE_X30Y217        MUXF7 (Prop_muxf7_S_O)       0.474    10.155 f  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/reg_pkt_len_counter_reg[10]_i_1/O
                         net (fo=2, routed)           0.666    10.821    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/n_0_reg_pkt_len_counter_reg[10]_i_1
    SLICE_X30Y216        LUT5 (Prop_lut5_I1_O)        0.298    11.119 f  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/reg_tkeep[7]_i_3/O
                         net (fo=7, routed)           0.463    11.582    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/O3
    SLICE_X31Y214        LUT6 (Prop_lut6_I4_O)        0.124    11.706 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/reg_tlast_i_1/O
                         net (fo=2, routed)           0.291    11.997    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/O6
    SLICE_X28Y214        LUT5 (Prop_lut5_I0_O)        0.124    12.121 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/m_axis_rx_tuser_xhdl1[21]_i_2/O
                         net (fo=1, routed)           0.000    12.121    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/I7[0]
    SLICE_X28Y214        FDRE                                         r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/m_axis_rx_tuser_xhdl1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     4.000 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.437     5.437    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.528 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.646     7.175    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     7.258 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.760     9.018    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.109 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=526, routed)         1.814    10.923    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/pipe_userclk2_in
    SLICE_X28Y214                                                     r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/m_axis_rx_tuser_xhdl1_reg[21]/C
                         clock pessimism              0.369    11.291    
                         clock uncertainty           -0.065    11.227    
    SLICE_X28Y214        FDRE (Setup_fdre_C_D)        0.031    11.258    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/m_axis_rx_tuser_xhdl1_reg[21]
  -------------------------------------------------------------------
                         required time                         11.258    
                         arrival time                         -12.121    
  -------------------------------------------------------------------
                         slack                                 -0.864    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 theTlpControl/rx_Itf/CplD_Channel/Reg_WrAddr_if_last_ds_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            theTlpControl/rx_Itf/CplD_Channel/RegAddr_ds_Dex_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.100ns
    Source Clock Delay      (SCD):    2.459ns
    Clock Pessimism Removal (CPR):    0.628ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.518 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.612     1.130    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.180 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.545     1.725    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.751 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=526, routed)         0.708     2.459    theTlpControl/rx_Itf/CplD_Channel/trn_clk
    SLICE_X21Y210                                                     r  theTlpControl/rx_Itf/CplD_Channel/Reg_WrAddr_if_last_ds_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y210        FDRE (Prop_fdre_C_Q)         0.141     2.600 r  theTlpControl/rx_Itf/CplD_Channel/Reg_WrAddr_if_last_ds_reg[3]/Q
                         net (fo=1, routed)           0.054     2.654    theTlpControl/rx_Itf/Rx_Input_Delays/Reg_WrAddr_if_last_ds[1]
    SLICE_X20Y210        LUT6 (Prop_lut6_I0_O)        0.045     2.699 r  theTlpControl/rx_Itf/Rx_Input_Delays/RegAddr_ds_Dex[3]_i_1/O
                         net (fo=1, routed)           0.000     2.699    theTlpControl/rx_Itf/CplD_Channel/I25
    SLICE_X20Y210        FDRE                                         r  theTlpControl/rx_Itf/CplD_Channel/RegAddr_ds_Dex_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.558 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.881     1.438    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.491 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.595     2.086    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.115 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=526, routed)         0.985     3.100    theTlpControl/rx_Itf/CplD_Channel/trn_clk
    SLICE_X20Y210                                                     r  theTlpControl/rx_Itf/CplD_Channel/RegAddr_ds_Dex_reg[3]/C
                         clock pessimism             -0.628     2.472    
    SLICE_X20Y210        FDRE (Hold_fdre_C_D)         0.121     2.593    theTlpControl/rx_Itf/CplD_Channel/RegAddr_ds_Dex_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.593    
                         arrival time                           2.699    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         userclk1
Waveform:           { 0 2 }
Period:             4.000
Sources:            { make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/mmcm_i/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin     Required  Actual  Slack    Location         Pin
Min Period        n/a     PCIE_2_1/USERCLK    n/a               4.000     4.000   0.000    PCIE_X0Y0        make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a               213.360   4.000   209.360  MMCME2_ADV_X0Y2  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/mmcm_i/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a               0.500     2.000   1.500    SLICE_X33Y216    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/cur_state_reg/C
High Pulse Width  Slow    FDRE/C              n/a               0.500     2.000   1.500    SLICE_X27Y216    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/trn_rd_prev_reg[14]/C
Max Skew          Fast    PCIE_2_1/USERCLK    PCIE_2_1/PIPECLK  0.560     0.518   0.042    PCIE_X0Y0        make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_c
  To Clock:  sys_clk_c

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.462ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_c
Waveform:           { 0 5 }
Period:             10.000
Sources:            { refclk_ibuf/O }

Check Type  Corner  Lib Pin                 Reference Pin  Required  Actual  Slack  Location           Pin
Min Period  n/a     GTPE2_COMMON/GTREFCLK0  n/a            1.538     10.000  8.462  GTPE2_COMMON_X0Y1  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtp_common.gtpe2_common_i/GTREFCLK0



---------------------------------------------------------------------------------------------------
From Clock:  clk_250mhz
  To Clock:  clk_125mhz

Setup :           72  Failing Endpoints,  Worst Slack       -0.589ns,  Total Violation       -9.960ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.589ns  (required time - arrival time)
  Source:                 make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/FSM_onehot_fsm_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/txsync_start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz rise@8.000ns - clk_250mhz rise@4.000ns)
  Data Path Delay:        4.227ns  (logic 1.076ns (25.453%)  route 3.151ns (74.547%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.822ns = ( 14.822 - 8.000 ) 
    Source Clock Delay      (SCD):    7.240ns = ( 11.240 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      4.000     4.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     4.000 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.503     5.503    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.599 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.763     7.363    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     7.451 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.843     9.294    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096     9.390 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=874, routed)         1.850    11.240    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pipe_pclk_in
    SLICE_X49Y212                                                     r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/FSM_onehot_fsm_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y212        FDRE (Prop_fdre_C_Q)         0.456    11.696 f  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/FSM_onehot_fsm_reg[7]/Q
                         net (fo=23, routed)          0.856    12.553    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/n_0_FSM_onehot_fsm_reg[7]
    SLICE_X47Y211        LUT2 (Prop_lut2_I0_O)        0.124    12.677 f  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pipe_rst_fsm[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.426    13.103    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/n_0_pipe_rst_fsm[0]_INST_0_i_3
    SLICE_X46Y211        LUT6 (Prop_lut6_I1_O)        0.124    13.227 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pipe_rst_fsm[0]_INST_0_i_2/O
                         net (fo=6, routed)           0.473    13.700    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/n_0_pipe_rst_fsm[0]_INST_0_i_2
    SLICE_X47Y213        LUT6 (Prop_lut6_I0_O)        0.124    13.824 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/txsync_start_reg1_i_3/O
                         net (fo=1, routed)           0.407    14.231    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/n_0_txsync_start_reg1_i_3
    SLICE_X47Y213        LUT6 (Prop_lut6_I0_O)        0.124    14.355 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/txsync_start_reg1_i_2/O
                         net (fo=4, routed)           0.516    14.871    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/I10
    SLICE_X47Y220        LUT6 (Prop_lut6_I5_O)        0.124    14.995 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/txsync_start_reg1_i_1__1/O
                         net (fo=1, routed)           0.473    15.468    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/SYNC_TXSYNC_START011_out
    SLICE_X47Y222        FDRE                                         r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/txsync_start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.437     9.437    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.528 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.646    11.175    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.258 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.760    13.018    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.109 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=874, routed)         1.713    14.822    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/pipe_pclk_in
    SLICE_X47Y222                                                     r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/txsync_start_reg1_reg/C
                         clock pessimism              0.295    15.117    
                         clock uncertainty           -0.191    14.926    
    SLICE_X47Y222        FDRE (Setup_fdre_C_D)       -0.047    14.879    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/txsync_start_reg1_reg
  -------------------------------------------------------------------
                         required time                         14.879    
                         arrival time                         -15.468    
  -------------------------------------------------------------------
                         slack                                 -0.589    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_2.pipe_lane_1_i/pipe_stages_1.pipe_tx_data_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.110ns (33.205%)  route 0.221ns (66.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.061ns
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.518 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.612     1.130    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.180 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.545     1.725    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.751 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=874, routed)         0.705     2.456    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X0Y0                                                         r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_PIPECLK_PIPETX1DATA[2])
                                                      0.110     2.566 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPETX1DATA[2]
                         net (fo=1, routed)           0.221     2.787    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_2.pipe_lane_1_i/I20[2]
    SLICE_X43Y208        FDRE                                         r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_2.pipe_lane_1_i/pipe_stages_1.pipe_tx_data_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.558 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.881     1.438    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.595     2.086    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     2.115 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=874, routed)         0.946     3.061    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_2.pipe_lane_1_i/pipe_pclk_in
    SLICE_X43Y208                                                     r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_2.pipe_lane_1_i/pipe_stages_1.pipe_tx_data_q_reg[2]/C
                         clock pessimism             -0.549     2.512    
                         clock uncertainty            0.191     2.703    
    SLICE_X43Y208        FDRE (Hold_fdre_C_D)         0.066     2.769    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_2.pipe_lane_1_i/pipe_stages_1.pipe_tx_data_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.769    
                         arrival time                           2.787    
  -------------------------------------------------------------------
                         slack                                  0.018    





---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz
  To Clock:  clk_250mhz

Setup :           71  Failing Endpoints,  Worst Slack       -1.058ns,  Total Violation      -10.860ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.058ns  (required time - arrival time)
  Source:                 make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pclk_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/S1
                            (falling edge-triggered cell BUFGCTRL clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_250mhz fall@2.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.880ns  (logic 0.456ns (51.830%)  route 0.424ns (48.170%))
  Logic Levels:           0  
  Clock Path Skew:        -1.828ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 7.018 - 2.000 ) 
    Source Clock Delay      (SCD):    7.038ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.503     1.503    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.599 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.763     3.363    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.451 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.843     5.294    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     5.390 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=874, routed)         1.648     7.038    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/O4
    SLICE_X85Y145                                                     r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pclk_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y145        FDRE (Prop_fdre_C_Q)         0.456     7.494 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pclk_sel_reg/Q
                         net (fo=3, routed)           0.424     7.918    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/n_0_pclk_sel_reg
    BUFGCTRL_X0Y0        BUFGCTRL                                     r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/S1
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz fall edge)
                                                      2.000     2.000 f  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     2.000 f  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.437     3.437    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.528 f  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.646     5.175    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.258 f  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.760     7.018    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0                                                     f  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I1
                         clock pessimism              0.193     7.211    
                         clock uncertainty           -0.191     7.019    
    BUFGCTRL_X0Y0        BUFGCTRL (Setup_bufgctrl_I1_S1)
                                                     -0.159     6.860    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1
  -------------------------------------------------------------------
                         required time                          6.860    
                         arrival time                          -7.918    
  -------------------------------------------------------------------
                         slack                                 -1.058    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_2.pipe_lane_1_i/pipe_stages_1.pipe_tx_data_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.110ns (33.205%)  route 0.221ns (66.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.061ns
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.518 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.612     1.130    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.545     1.725    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.751 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=874, routed)         0.705     2.456    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X0Y0                                                         r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_PIPECLK_PIPETX1DATA[2])
                                                      0.110     2.566 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPETX1DATA[2]
                         net (fo=1, routed)           0.221     2.787    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_2.pipe_lane_1_i/I20[2]
    SLICE_X43Y208        FDRE                                         r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_2.pipe_lane_1_i/pipe_stages_1.pipe_tx_data_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.558 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.881     1.438    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.491 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.595     2.086    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.115 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=874, routed)         0.946     3.061    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_2.pipe_lane_1_i/pipe_pclk_in
    SLICE_X43Y208                                                     r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_2.pipe_lane_1_i/pipe_stages_1.pipe_tx_data_q_reg[2]/C
                         clock pessimism             -0.549     2.512    
                         clock uncertainty            0.191     2.703    
    SLICE_X43Y208        FDRE (Hold_fdre_C_D)         0.066     2.769    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_2.pipe_lane_1_i/pipe_stages_1.pipe_tx_data_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.769    
                         arrival time                           2.787    
  -------------------------------------------------------------------
                         slack                                  0.018    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_125mhz
  To Clock:  clk_125mhz

Setup :            0  Failing Endpoints,  Worst Slack        5.784ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.629ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.784ns  (required time - arrival time)
  Source:                 make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/reg_clock_locked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/phy_rdy_n_int_reg/CLR
                            (recovery check against rising-edge clock clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz rise@8.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        1.699ns  (logic 0.642ns (37.782%)  route 1.057ns (62.218%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.826ns = ( 14.826 - 8.000 ) 
    Source Clock Delay      (SCD):    7.235ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.503     1.503    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.599 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.763     3.363    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.451 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.843     5.294    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     5.390 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=874, routed)         1.845     7.235    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_pclk_in
    SLICE_X42Y216                                                     r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/reg_clock_locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y216        FDCE (Prop_fdce_C_Q)         0.518     7.753 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/reg_clock_locked_reg/Q
                         net (fo=1, routed)           0.459     8.212    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/reg_clock_locked
    SLICE_X45Y218        LUT1 (Prop_lut1_I0_O)        0.124     8.336 f  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/phy_rdy_n_int_i_2/O
                         net (fo=1, routed)           0.599     8.935    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/n_0_phy_rdy_n_int_i_2
    SLICE_X45Y218        FDCE                                         f  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/phy_rdy_n_int_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.437     9.437    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.528 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.646    11.175    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.258 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.760    13.018    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.109 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=874, routed)         1.717    14.826    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_pclk_in
    SLICE_X45Y218                                                     r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/phy_rdy_n_int_reg/C
                         clock pessimism              0.369    15.194    
                         clock uncertainty           -0.071    15.123    
    SLICE_X45Y218        FDCE (Recov_fdce_C_CLR)     -0.405    14.718    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/phy_rdy_n_int_reg
  -------------------------------------------------------------------
                         required time                         14.718    
                         arrival time                          -8.935    
  -------------------------------------------------------------------
                         slack                                  5.784    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.629ns  (arrival time - required time)
  Source:                 make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/reg_clock_locked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/phy_rdy_n_int_reg/CLR
                            (removal check against rising-edge clock clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.209ns (36.653%)  route 0.361ns (63.347%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.053ns
    Source Clock Delay      (SCD):    2.418ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.518 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.612     1.130    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.545     1.725    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.751 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=874, routed)         0.667     2.418    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_pclk_in
    SLICE_X42Y216                                                     r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/reg_clock_locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y216        FDCE (Prop_fdce_C_Q)         0.164     2.582 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/reg_clock_locked_reg/Q
                         net (fo=1, routed)           0.166     2.748    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/reg_clock_locked
    SLICE_X45Y218        LUT1 (Prop_lut1_I0_O)        0.045     2.793 f  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/phy_rdy_n_int_i_2/O
                         net (fo=1, routed)           0.196     2.988    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/n_0_phy_rdy_n_int_i_2
    SLICE_X45Y218        FDCE                                         f  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/phy_rdy_n_int_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.558 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.881     1.438    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.595     2.086    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     2.115 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=874, routed)         0.938     3.053    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_pclk_in
    SLICE_X45Y218                                                     r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/phy_rdy_n_int_reg/C
                         clock pessimism             -0.602     2.451    
    SLICE_X45Y218        FDCE (Remov_fdce_C_CLR)     -0.092     2.359    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/phy_rdy_n_int_reg
  -------------------------------------------------------------------
                         required time                         -2.359    
                         arrival time                           2.988    
  -------------------------------------------------------------------
                         slack                                  0.629    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_250mhz
  To Clock:  clk_125mhz

Setup :            0  Failing Endpoints,  Worst Slack        1.575ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.385ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.575ns  (required time - arrival time)
  Source:                 make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/reg_clock_locked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/phy_rdy_n_int_reg/CLR
                            (recovery check against rising-edge clock clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz rise@8.000ns - clk_250mhz rise@4.000ns)
  Data Path Delay:        1.699ns  (logic 0.642ns (37.782%)  route 1.057ns (62.218%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.826ns = ( 14.826 - 8.000 ) 
    Source Clock Delay      (SCD):    7.235ns = ( 11.235 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      4.000     4.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     4.000 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.503     5.503    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.599 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.763     7.363    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     7.451 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.843     9.294    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096     9.390 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=874, routed)         1.845    11.235    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_pclk_in
    SLICE_X42Y216                                                     r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/reg_clock_locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y216        FDCE (Prop_fdce_C_Q)         0.518    11.753 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/reg_clock_locked_reg/Q
                         net (fo=1, routed)           0.459    12.212    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/reg_clock_locked
    SLICE_X45Y218        LUT1 (Prop_lut1_I0_O)        0.124    12.336 f  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/phy_rdy_n_int_i_2/O
                         net (fo=1, routed)           0.599    12.935    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/n_0_phy_rdy_n_int_i_2
    SLICE_X45Y218        FDCE                                         f  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/phy_rdy_n_int_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.437     9.437    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.528 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.646    11.175    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.258 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.760    13.018    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.109 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=874, routed)         1.717    14.826    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_pclk_in
    SLICE_X45Y218                                                     r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/phy_rdy_n_int_reg/C
                         clock pessimism              0.280    15.106    
                         clock uncertainty           -0.191    14.915    
    SLICE_X45Y218        FDCE (Recov_fdce_C_CLR)     -0.405    14.510    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/phy_rdy_n_int_reg
  -------------------------------------------------------------------
                         required time                         14.510    
                         arrival time                         -12.935    
  -------------------------------------------------------------------
                         slack                                  1.575    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/reg_clock_locked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/phy_rdy_n_int_reg/CLR
                            (removal check against rising-edge clock clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.209ns (36.653%)  route 0.361ns (63.347%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.053ns
    Source Clock Delay      (SCD):    2.418ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.518 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.612     1.130    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.180 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.545     1.725    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.751 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=874, routed)         0.667     2.418    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_pclk_in
    SLICE_X42Y216                                                     r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/reg_clock_locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y216        FDCE (Prop_fdce_C_Q)         0.164     2.582 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/reg_clock_locked_reg/Q
                         net (fo=1, routed)           0.166     2.748    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/reg_clock_locked
    SLICE_X45Y218        LUT1 (Prop_lut1_I0_O)        0.045     2.793 f  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/phy_rdy_n_int_i_2/O
                         net (fo=1, routed)           0.196     2.988    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/n_0_phy_rdy_n_int_i_2
    SLICE_X45Y218        FDCE                                         f  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/phy_rdy_n_int_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.558 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.881     1.438    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.595     2.086    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     2.115 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=874, routed)         0.938     3.053    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_pclk_in
    SLICE_X45Y218                                                     r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/phy_rdy_n_int_reg/C
                         clock pessimism             -0.549     2.504    
                         clock uncertainty            0.191     2.695    
    SLICE_X45Y218        FDCE (Remov_fdce_C_CLR)     -0.092     2.603    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/phy_rdy_n_int_reg
  -------------------------------------------------------------------
                         required time                         -2.603    
                         arrival time                           2.988    
  -------------------------------------------------------------------
                         slack                                  0.385    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_125mhz
  To Clock:  clk_250mhz

Setup :            0  Failing Endpoints,  Worst Slack        1.575ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.385ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.575ns  (required time - arrival time)
  Source:                 make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/reg_clock_locked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/phy_rdy_n_int_reg/CLR
                            (recovery check against rising-edge clock clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz rise@4.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        1.699ns  (logic 0.642ns (37.782%)  route 1.057ns (62.218%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.826ns = ( 10.826 - 4.000 ) 
    Source Clock Delay      (SCD):    7.235ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.503     1.503    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.599 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.763     3.363    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.451 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.843     5.294    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     5.390 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=874, routed)         1.845     7.235    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_pclk_in
    SLICE_X42Y216                                                     r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/reg_clock_locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y216        FDCE (Prop_fdce_C_Q)         0.518     7.753 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/reg_clock_locked_reg/Q
                         net (fo=1, routed)           0.459     8.212    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/reg_clock_locked
    SLICE_X45Y218        LUT1 (Prop_lut1_I0_O)        0.124     8.336 f  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/phy_rdy_n_int_i_2/O
                         net (fo=1, routed)           0.599     8.935    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/n_0_phy_rdy_n_int_i_2
    SLICE_X45Y218        FDCE                                         f  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/phy_rdy_n_int_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      4.000     4.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     4.000 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.437     5.437    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.528 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.646     7.175    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.258 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.760     9.018    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     9.109 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=874, routed)         1.717    10.826    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_pclk_in
    SLICE_X45Y218                                                     r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/phy_rdy_n_int_reg/C
                         clock pessimism              0.280    11.106    
                         clock uncertainty           -0.191    10.915    
    SLICE_X45Y218        FDCE (Recov_fdce_C_CLR)     -0.405    10.510    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/phy_rdy_n_int_reg
  -------------------------------------------------------------------
                         required time                         10.510    
                         arrival time                          -8.935    
  -------------------------------------------------------------------
                         slack                                  1.575    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/reg_clock_locked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/phy_rdy_n_int_reg/CLR
                            (removal check against rising-edge clock clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.209ns (36.653%)  route 0.361ns (63.347%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.053ns
    Source Clock Delay      (SCD):    2.418ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.518 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.612     1.130    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.545     1.725    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.751 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=874, routed)         0.667     2.418    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_pclk_in
    SLICE_X42Y216                                                     r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/reg_clock_locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y216        FDCE (Prop_fdce_C_Q)         0.164     2.582 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/reg_clock_locked_reg/Q
                         net (fo=1, routed)           0.166     2.748    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/reg_clock_locked
    SLICE_X45Y218        LUT1 (Prop_lut1_I0_O)        0.045     2.793 f  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/phy_rdy_n_int_i_2/O
                         net (fo=1, routed)           0.196     2.988    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/n_0_phy_rdy_n_int_i_2
    SLICE_X45Y218        FDCE                                         f  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/phy_rdy_n_int_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.558 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.881     1.438    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.491 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.595     2.086    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.115 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=874, routed)         0.938     3.053    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_pclk_in
    SLICE_X45Y218                                                     r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/phy_rdy_n_int_reg/C
                         clock pessimism             -0.549     2.504    
                         clock uncertainty            0.191     2.695    
    SLICE_X45Y218        FDCE (Remov_fdce_C_CLR)     -0.092     2.603    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/phy_rdy_n_int_reg
  -------------------------------------------------------------------
                         required time                         -2.603    
                         arrival time                           2.988    
  -------------------------------------------------------------------
                         slack                                  0.385    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_250mhz
  To Clock:  clk_250mhz

Setup :            0  Failing Endpoints,  Worst Slack        1.790ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.629ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.790ns  (required time - arrival time)
  Source:                 make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/reg_clock_locked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/phy_rdy_n_int_reg/CLR
                            (recovery check against rising-edge clock clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz rise@4.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        1.699ns  (logic 0.642ns (37.782%)  route 1.057ns (62.218%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.826ns = ( 10.826 - 4.000 ) 
    Source Clock Delay      (SCD):    7.235ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.503     1.503    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.599 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.763     3.363    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.451 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.843     5.294    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096     5.390 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=874, routed)         1.845     7.235    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_pclk_in
    SLICE_X42Y216                                                     r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/reg_clock_locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y216        FDCE (Prop_fdce_C_Q)         0.518     7.753 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/reg_clock_locked_reg/Q
                         net (fo=1, routed)           0.459     8.212    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/reg_clock_locked
    SLICE_X45Y218        LUT1 (Prop_lut1_I0_O)        0.124     8.336 f  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/phy_rdy_n_int_i_2/O
                         net (fo=1, routed)           0.599     8.935    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/n_0_phy_rdy_n_int_i_2
    SLICE_X45Y218        FDCE                                         f  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/phy_rdy_n_int_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      4.000     4.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     4.000 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.437     5.437    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.528 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.646     7.175    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.258 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.760     9.018    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     9.109 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=874, routed)         1.717    10.826    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_pclk_in
    SLICE_X45Y218                                                     r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/phy_rdy_n_int_reg/C
                         clock pessimism              0.369    11.194    
                         clock uncertainty           -0.065    11.130    
    SLICE_X45Y218        FDCE (Recov_fdce_C_CLR)     -0.405    10.725    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/phy_rdy_n_int_reg
  -------------------------------------------------------------------
                         required time                         10.725    
                         arrival time                          -8.935    
  -------------------------------------------------------------------
                         slack                                  1.790    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.629ns  (arrival time - required time)
  Source:                 make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/reg_clock_locked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/phy_rdy_n_int_reg/CLR
                            (removal check against rising-edge clock clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz rise@0.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.209ns (36.653%)  route 0.361ns (63.347%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.053ns
    Source Clock Delay      (SCD):    2.418ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.518 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.612     1.130    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.180 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.545     1.725    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.751 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=874, routed)         0.667     2.418    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_pclk_in
    SLICE_X42Y216                                                     r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/reg_clock_locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y216        FDCE (Prop_fdce_C_Q)         0.164     2.582 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/reg_clock_locked_reg/Q
                         net (fo=1, routed)           0.166     2.748    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/reg_clock_locked
    SLICE_X45Y218        LUT1 (Prop_lut1_I0_O)        0.045     2.793 f  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/phy_rdy_n_int_i_2/O
                         net (fo=1, routed)           0.196     2.988    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/n_0_phy_rdy_n_int_i_2
    SLICE_X45Y218        FDCE                                         f  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/phy_rdy_n_int_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.558 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.881     1.438    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.491 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.595     2.086    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.115 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=874, routed)         0.938     3.053    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_pclk_in
    SLICE_X45Y218                                                     r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/phy_rdy_n_int_reg/C
                         clock pessimism             -0.602     2.451    
    SLICE_X45Y218        FDCE (Remov_fdce_C_CLR)     -0.092     2.359    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/phy_rdy_n_int_reg
  -------------------------------------------------------------------
                         required time                         -2.359    
                         arrival time                           2.988    
  -------------------------------------------------------------------
                         slack                                  0.629    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  userclk1
  To Clock:  userclk1

Setup :            0  Failing Endpoints,  Worst Slack        1.403ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.403ns  (required time - arrival time)
  Source:                 theTlpControl/Memory_Space/MRd_Channel_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            theTlpControl/rx_Itf/MRd_Channel/FSM_REQ_pio_reg[0]/CLR
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        2.088ns  (logic 0.456ns (21.834%)  route 1.632ns (78.166%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.930ns = ( 10.930 - 4.000 ) 
    Source Clock Delay      (SCD):    7.337ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.503     1.503    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.599 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.763     3.363    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     3.451 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.843     5.294    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.390 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=526, routed)         1.947     7.337    theTlpControl/Memory_Space/trn_clk
    SLICE_X19Y215                                                     r  theTlpControl/Memory_Space/MRd_Channel_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y215        FDRE (Prop_fdre_C_Q)         0.456     7.793 f  theTlpControl/Memory_Space/MRd_Channel_Rst_i_reg/Q
                         net (fo=11, routed)          1.632     9.426    theTlpControl/rx_Itf/MRd_Channel/AS[0]
    SLICE_X25Y203        FDCE                                         f  theTlpControl/rx_Itf/MRd_Channel/FSM_REQ_pio_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     4.000 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.437     5.437    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.528 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.646     7.175    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     7.258 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.760     9.018    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.109 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=526, routed)         1.821    10.930    theTlpControl/rx_Itf/MRd_Channel/trn_clk
    SLICE_X25Y203                                                     r  theTlpControl/rx_Itf/MRd_Channel/FSM_REQ_pio_reg[0]/C
                         clock pessimism              0.369    11.298    
                         clock uncertainty           -0.065    11.234    
    SLICE_X25Y203        FDCE (Recov_fdce_C_CLR)     -0.405    10.829    theTlpControl/rx_Itf/MRd_Channel/FSM_REQ_pio_reg[0]
  -------------------------------------------------------------------
                         required time                         10.829    
                         arrival time                          -9.426    
  -------------------------------------------------------------------
                         slack                                  1.403    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.670ns  (arrival time - required time)
  Source:                 theTlpControl/Memory_Space/MRd_Channel_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            theTlpControl/rx_Itf/MRd_Channel/RxMRdTrn_State_reg[1]/CLR
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.141ns (23.061%)  route 0.470ns (76.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.093ns
    Source Clock Delay      (SCD):    2.458ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.518 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.612     1.130    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.180 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.545     1.725    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.751 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=526, routed)         0.707     2.458    theTlpControl/Memory_Space/trn_clk
    SLICE_X19Y215                                                     r  theTlpControl/Memory_Space/MRd_Channel_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y215        FDRE (Prop_fdre_C_Q)         0.141     2.599 f  theTlpControl/Memory_Space/MRd_Channel_Rst_i_reg/Q
                         net (fo=11, routed)          0.470     3.070    theTlpControl/rx_Itf/MRd_Channel/AS[0]
    SLICE_X29Y213        FDCE                                         f  theTlpControl/rx_Itf/MRd_Channel/RxMRdTrn_State_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.558 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.881     1.438    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.491 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.595     2.086    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.115 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=526, routed)         0.978     3.093    theTlpControl/rx_Itf/MRd_Channel/trn_clk
    SLICE_X29Y213                                                     r  theTlpControl/rx_Itf/MRd_Channel/RxMRdTrn_State_reg[1]/C
                         clock pessimism             -0.602     2.491    
    SLICE_X29Y213        FDCE (Remov_fdce_C_CLR)     -0.092     2.399    theTlpControl/rx_Itf/MRd_Channel/RxMRdTrn_State_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.399    
                         arrival time                           3.070    
  -------------------------------------------------------------------
                         slack                                  0.670    





