--
--	Conversion of Design01.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Wed Aug 23 17:00:54 2017
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL tmpOE__Ultrasonic2_Input_P_12_4_net_0 : bit;
SIGNAL zero : bit;
SIGNAL Net_22 : bit;
SIGNAL tmpIO_0__Ultrasonic2_Input_P_12_4_net_0 : bit;
TERMINAL tmpSIOVREF__Ultrasonic2_Input_P_12_4_net_0 : bit;
SIGNAL one : bit;
SIGNAL tmpINTERRUPT_0__Ultrasonic2_Input_P_12_4_net_0 : bit;
SIGNAL Net_1 : bit;
SIGNAL Net_5 : bit;
SIGNAL \Counter_1:Net_43\ : bit;
SIGNAL Net_3 : bit;
SIGNAL \Counter_1:Net_49\ : bit;
SIGNAL \Counter_1:Net_82\ : bit;
SIGNAL \Counter_1:Net_89\ : bit;
SIGNAL \Counter_1:Net_95\ : bit;
SIGNAL \Counter_1:Net_91\ : bit;
SIGNAL \Counter_1:Net_102\ : bit;
SIGNAL Net_129 : bit;
SIGNAL \Counter_1:CounterUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Counter_1:CounterUDB:ctrl_cmod_2\ : bit;
SIGNAL \Counter_1:CounterUDB:ctrl_cmod_1\ : bit;
SIGNAL \Counter_1:CounterUDB:ctrl_cmod_0\ : bit;
SIGNAL \Counter_1:CounterUDB:ctrl_capmode_1\ : bit;
SIGNAL \Counter_1:CounterUDB:ctrl_capmode_0\ : bit;
SIGNAL \Counter_1:CounterUDB:Clk_Ctl_i\ : bit;
SIGNAL \Counter_1:CounterUDB:control_7\ : bit;
SIGNAL \Counter_1:CounterUDB:control_6\ : bit;
SIGNAL \Counter_1:CounterUDB:control_5\ : bit;
SIGNAL \Counter_1:CounterUDB:control_4\ : bit;
SIGNAL \Counter_1:CounterUDB:control_3\ : bit;
SIGNAL \Counter_1:CounterUDB:control_2\ : bit;
SIGNAL \Counter_1:CounterUDB:control_1\ : bit;
SIGNAL \Counter_1:CounterUDB:control_0\ : bit;
SIGNAL \Counter_1:CounterUDB:ctrl_enable\ : bit;
SIGNAL \Counter_1:CounterUDB:prevCapture\ : bit;
SIGNAL \Counter_1:CounterUDB:capt_rising\ : bit;
SIGNAL \Counter_1:CounterUDB:capt_falling\ : bit;
SIGNAL \Counter_1:CounterUDB:capt_either_edge\ : bit;
SIGNAL \Counter_1:CounterUDB:hwCapture\ : bit;
SIGNAL \Counter_1:CounterUDB:reload\ : bit;
SIGNAL Net_2 : bit;
SIGNAL \Counter_1:CounterUDB:reload_tc\ : bit;
SIGNAL \Counter_1:CounterUDB:final_enable\ : bit;
SIGNAL \Counter_1:CounterUDB:counter_enable\ : bit;
SIGNAL \Counter_1:CounterUDB:status_0\ : bit;
SIGNAL \Counter_1:CounterUDB:cmp_out_status\ : bit;
SIGNAL \Counter_1:CounterUDB:status_1\ : bit;
SIGNAL \Counter_1:CounterUDB:per_zero\ : bit;
SIGNAL \Counter_1:CounterUDB:status_2\ : bit;
SIGNAL \Counter_1:CounterUDB:overflow_status\ : bit;
SIGNAL \Counter_1:CounterUDB:status_3\ : bit;
SIGNAL \Counter_1:CounterUDB:underflow_status\ : bit;
SIGNAL \Counter_1:CounterUDB:status_4\ : bit;
SIGNAL \Counter_1:CounterUDB:status_5\ : bit;
SIGNAL \Counter_1:CounterUDB:fifo_full\ : bit;
SIGNAL \Counter_1:CounterUDB:status_6\ : bit;
SIGNAL \Counter_1:CounterUDB:fifo_nempty\ : bit;
SIGNAL \Counter_1:CounterUDB:overflow\ : bit;
SIGNAL \Counter_1:CounterUDB:dp_dir\ : bit;
SIGNAL \Counter_1:CounterUDB:per_equal\ : bit;
SIGNAL \Counter_1:CounterUDB:underflow\ : bit;
SIGNAL \Counter_1:CounterUDB:overflow_reg_i\ : bit;
SIGNAL \Counter_1:CounterUDB:underflow_reg_i\ : bit;
SIGNAL \Counter_1:CounterUDB:tc_i\ : bit;
SIGNAL \Counter_1:CounterUDB:tc_reg_i\ : bit;
SIGNAL \Counter_1:CounterUDB:cmp_out_i\ : bit;
SIGNAL \Counter_1:CounterUDB:cmp_less\ : bit;
SIGNAL \Counter_1:CounterUDB:cmp_equal\ : bit;
SIGNAL \Counter_1:CounterUDB:prevCompare\ : bit;
SIGNAL \Counter_1:CounterUDB:cmp_out_reg_i\ : bit;
SIGNAL Net_4 : bit;
SIGNAL \Counter_1:CounterUDB:count_stored_i\ : bit;
SIGNAL Net_11 : bit;
SIGNAL \Counter_1:CounterUDB:count_enable\ : bit;
SIGNAL \Counter_1:CounterUDB:cs_addr_2\ : bit;
SIGNAL \Counter_1:CounterUDB:cs_addr_1\ : bit;
SIGNAL \Counter_1:CounterUDB:cs_addr_0\ : bit;
SIGNAL \Counter_1:CounterUDB:nc26\ : bit;
SIGNAL \Counter_1:CounterUDB:nc29\ : bit;
SIGNAL \Counter_1:CounterUDB:nc7\ : bit;
SIGNAL \Counter_1:CounterUDB:nc15\ : bit;
SIGNAL \Counter_1:CounterUDB:nc8\ : bit;
SIGNAL \Counter_1:CounterUDB:nc9\ : bit;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC32:counterdp:z1_0\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC32:counterdp:ff1_0\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC32:counterdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC32:counterdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC32:counterdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:so_0\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC32:counterdp:so_0\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:nc38\ : bit;
SIGNAL \Counter_1:CounterUDB:nc41\ : bit;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC32:counterdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC32:counterdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC32:counterdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC32:counterdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC32:counterdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC32:counterdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC32:counterdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC32:counterdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC32:counterdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC32:counterdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC32:counterdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC32:counterdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC32:counterdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC32:counterdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC32:counterdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC32:counterdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC32:counterdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC32:counterdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:carry0\ : bit;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:sh_right0\ : bit;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:sh_left0\ : bit;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:msb0\ : bit;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:cmp_eq0_1\ : bit;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:cmp_eq0_0\ : bit;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:cmp_lt0_1\ : bit;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:cmp_lt0_0\ : bit;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:cmp_zero0_1\ : bit;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:cmp_zero0_0\ : bit;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:cmp_ff0_1\ : bit;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:cmp_ff0_0\ : bit;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:cap0_1\ : bit;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:cap0_0\ : bit;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:cfb0\ : bit;
SIGNAL \Counter_1:CounterUDB:nc25\ : bit;
SIGNAL \Counter_1:CounterUDB:nc28\ : bit;
SIGNAL \Counter_1:CounterUDB:nc2\ : bit;
SIGNAL \Counter_1:CounterUDB:nc14\ : bit;
SIGNAL \Counter_1:CounterUDB:nc4\ : bit;
SIGNAL \Counter_1:CounterUDB:nc6\ : bit;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC32:counterdp:z1_1\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC32:counterdp:ff1_1\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC32:counterdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC32:counterdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC32:counterdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:so_1\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC32:counterdp:so_1\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:nc37\ : bit;
SIGNAL \Counter_1:CounterUDB:nc40\ : bit;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC32:counterdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC32:counterdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC32:counterdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC32:counterdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC32:counterdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC32:counterdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC32:counterdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC32:counterdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC32:counterdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC32:counterdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC32:counterdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC32:counterdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC32:counterdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC32:counterdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC32:counterdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC32:counterdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC32:counterdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC32:counterdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:carry1\ : bit;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:sh_right1\ : bit;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:sh_left1\ : bit;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:msb1\ : bit;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:cmp_eq1_1\ : bit;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:cmp_eq1_0\ : bit;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:cmp_lt1_1\ : bit;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:cmp_lt1_0\ : bit;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:cmp_zero1_1\ : bit;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:cmp_zero1_0\ : bit;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:cmp_ff1_1\ : bit;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:cmp_ff1_0\ : bit;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:cap1_1\ : bit;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:cap1_0\ : bit;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:cfb1\ : bit;
SIGNAL \Counter_1:CounterUDB:nc24\ : bit;
SIGNAL \Counter_1:CounterUDB:nc27\ : bit;
SIGNAL \Counter_1:CounterUDB:nc1\ : bit;
SIGNAL \Counter_1:CounterUDB:nc13\ : bit;
SIGNAL \Counter_1:CounterUDB:nc3\ : bit;
SIGNAL \Counter_1:CounterUDB:nc5\ : bit;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:z1_2\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC32:counterdp:z1_2\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:ff1_2\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC32:counterdp:ff1_2\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:ov_msb_2\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC32:counterdp:ov_msb_2\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:co_msb_2\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC32:counterdp:co_msb_2\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:cmsb_2\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC32:counterdp:cmsb_2\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:so_2\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC32:counterdp:so_2\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:nc36\ : bit;
SIGNAL \Counter_1:CounterUDB:nc39\ : bit;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:f1_bus_stat_2\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC32:counterdp:f1_bus_stat_2\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:f1_blk_stat_2\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC32:counterdp:f1_blk_stat_2\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:ce0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC32:counterdp:ce0_reg_2\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:cl0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC32:counterdp:cl0_reg_2\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:z0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC32:counterdp:z0_reg_2\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:ff0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC32:counterdp:ff0_reg_2\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:ce1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC32:counterdp:ce1_reg_2\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:cl1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC32:counterdp:cl1_reg_2\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:z1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC32:counterdp:z1_reg_2\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:ff1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC32:counterdp:ff1_reg_2\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:ov_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC32:counterdp:ov_msb_reg_2\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:co_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC32:counterdp:co_msb_reg_2\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:cmsb_reg_2\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC32:counterdp:cmsb_reg_2\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:so_reg_2\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC32:counterdp:so_reg_2\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:f0_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC32:counterdp:f0_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:f0_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC32:counterdp:f0_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:f1_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC32:counterdp:f1_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:f1_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC32:counterdp:f1_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:carry2\ : bit;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:sh_right2\ : bit;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:sh_left2\ : bit;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:msb2\ : bit;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:cmp_eq2_1\ : bit;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:cmp_eq2_0\ : bit;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:cmp_lt2_1\ : bit;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:cmp_lt2_0\ : bit;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:cmp_zero2_1\ : bit;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:cmp_zero2_0\ : bit;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:cmp_ff2_1\ : bit;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:cmp_ff2_0\ : bit;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:cap2_1\ : bit;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:cap2_0\ : bit;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:cfb2\ : bit;
SIGNAL \Counter_1:CounterUDB:nc45\ : bit;
SIGNAL \Counter_1:CounterUDB:per_FF\ : bit;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:z1_3\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC32:counterdp:z1_3\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:ff1_3\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC32:counterdp:ff1_3\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:ov_msb_3\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC32:counterdp:ov_msb_3\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:co_msb_3\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC32:counterdp:co_msb_3\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:cmsb_3\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC32:counterdp:cmsb_3\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:so_3\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC32:counterdp:so_3\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:f1_bus_stat_3\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC32:counterdp:f1_bus_stat_3\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:f1_blk_stat_3\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC32:counterdp:f1_blk_stat_3\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:ce0_reg_3\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC32:counterdp:ce0_reg_3\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:cl0_reg_3\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC32:counterdp:cl0_reg_3\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:z0_reg_3\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC32:counterdp:z0_reg_3\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:ff0_reg_3\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC32:counterdp:ff0_reg_3\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:ce1_reg_3\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC32:counterdp:ce1_reg_3\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:cl1_reg_3\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC32:counterdp:cl1_reg_3\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:z1_reg_3\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC32:counterdp:z1_reg_3\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:ff1_reg_3\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC32:counterdp:ff1_reg_3\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:ov_msb_reg_3\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC32:counterdp:ov_msb_reg_3\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:co_msb_reg_3\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC32:counterdp:co_msb_reg_3\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:cmsb_reg_3\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC32:counterdp:cmsb_reg_3\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:so_reg_3\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC32:counterdp:so_reg_3\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:f0_bus_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC32:counterdp:f0_bus_stat_reg_3\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:f0_blk_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC32:counterdp:f0_blk_stat_reg_3\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:f1_bus_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC32:counterdp:f1_bus_stat_reg_3\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC32:counterdp:f1_blk_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC32:counterdp:f1_blk_stat_reg_3\:SIGNAL IS 2;
SIGNAL \LCD:tmpOE__LCDPort_net_6\ : bit;
SIGNAL \LCD:tmpOE__LCDPort_net_5\ : bit;
SIGNAL \LCD:tmpOE__LCDPort_net_4\ : bit;
SIGNAL \LCD:tmpOE__LCDPort_net_3\ : bit;
SIGNAL \LCD:tmpOE__LCDPort_net_2\ : bit;
SIGNAL \LCD:tmpOE__LCDPort_net_1\ : bit;
SIGNAL \LCD:tmpOE__LCDPort_net_0\ : bit;
SIGNAL \LCD:tmpFB_6__LCDPort_net_6\ : bit;
SIGNAL \LCD:tmpFB_6__LCDPort_net_5\ : bit;
SIGNAL \LCD:tmpFB_6__LCDPort_net_4\ : bit;
SIGNAL \LCD:tmpFB_6__LCDPort_net_3\ : bit;
SIGNAL \LCD:tmpFB_6__LCDPort_net_2\ : bit;
SIGNAL \LCD:tmpFB_6__LCDPort_net_1\ : bit;
SIGNAL \LCD:tmpFB_6__LCDPort_net_0\ : bit;
SIGNAL \LCD:tmpIO_6__LCDPort_net_6\ : bit;
SIGNAL \LCD:tmpIO_6__LCDPort_net_5\ : bit;
SIGNAL \LCD:tmpIO_6__LCDPort_net_4\ : bit;
SIGNAL \LCD:tmpIO_6__LCDPort_net_3\ : bit;
SIGNAL \LCD:tmpIO_6__LCDPort_net_2\ : bit;
SIGNAL \LCD:tmpIO_6__LCDPort_net_1\ : bit;
SIGNAL \LCD:tmpIO_6__LCDPort_net_0\ : bit;
TERMINAL \LCD:tmpSIOVREF__LCDPort_net_0\ : bit;
SIGNAL \LCD:tmpINTERRUPT_0__LCDPort_net_0\ : bit;
SIGNAL tmpOE__Ultrasonic1_Input_P_12_5_net_0 : bit;
SIGNAL Net_16 : bit;
SIGNAL tmpIO_0__Ultrasonic1_Input_P_12_5_net_0 : bit;
TERMINAL tmpSIOVREF__Ultrasonic1_Input_P_12_5_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Ultrasonic1_Input_P_12_5_net_0 : bit;
SIGNAL Net_17 : bit;
SIGNAL Net_74 : bit;
SIGNAL \Counter_2:Net_43\ : bit;
SIGNAL Net_72 : bit;
SIGNAL \Counter_2:Net_49\ : bit;
SIGNAL \Counter_2:Net_82\ : bit;
SIGNAL \Counter_2:Net_89\ : bit;
SIGNAL \Counter_2:Net_95\ : bit;
SIGNAL \Counter_2:Net_91\ : bit;
SIGNAL \Counter_2:Net_102\ : bit;
SIGNAL Net_71 : bit;
SIGNAL \Counter_2:CounterUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Counter_2:CounterUDB:ctrl_cmod_2\ : bit;
SIGNAL \Counter_2:CounterUDB:ctrl_cmod_1\ : bit;
SIGNAL \Counter_2:CounterUDB:ctrl_cmod_0\ : bit;
SIGNAL \Counter_2:CounterUDB:ctrl_capmode_1\ : bit;
SIGNAL \Counter_2:CounterUDB:ctrl_capmode_0\ : bit;
SIGNAL \Counter_2:CounterUDB:Clk_Ctl_i\ : bit;
SIGNAL \Counter_2:CounterUDB:control_7\ : bit;
SIGNAL \Counter_2:CounterUDB:control_6\ : bit;
SIGNAL \Counter_2:CounterUDB:control_5\ : bit;
SIGNAL \Counter_2:CounterUDB:control_4\ : bit;
SIGNAL \Counter_2:CounterUDB:control_3\ : bit;
SIGNAL \Counter_2:CounterUDB:control_2\ : bit;
SIGNAL \Counter_2:CounterUDB:control_1\ : bit;
SIGNAL \Counter_2:CounterUDB:control_0\ : bit;
SIGNAL \Counter_2:CounterUDB:ctrl_enable\ : bit;
SIGNAL \Counter_2:CounterUDB:prevCapture\ : bit;
SIGNAL \Counter_2:CounterUDB:capt_rising\ : bit;
SIGNAL \Counter_2:CounterUDB:capt_falling\ : bit;
SIGNAL \Counter_2:CounterUDB:capt_either_edge\ : bit;
SIGNAL \Counter_2:CounterUDB:hwCapture\ : bit;
SIGNAL \Counter_2:CounterUDB:reload\ : bit;
SIGNAL Net_21 : bit;
SIGNAL \Counter_2:CounterUDB:reload_tc\ : bit;
SIGNAL \Counter_2:CounterUDB:final_enable\ : bit;
SIGNAL \Counter_2:CounterUDB:counter_enable\ : bit;
SIGNAL \Counter_2:CounterUDB:status_0\ : bit;
SIGNAL \Counter_2:CounterUDB:cmp_out_status\ : bit;
SIGNAL \Counter_2:CounterUDB:status_1\ : bit;
SIGNAL \Counter_2:CounterUDB:per_zero\ : bit;
SIGNAL \Counter_2:CounterUDB:status_2\ : bit;
SIGNAL \Counter_2:CounterUDB:overflow_status\ : bit;
SIGNAL \Counter_2:CounterUDB:status_3\ : bit;
SIGNAL \Counter_2:CounterUDB:underflow_status\ : bit;
SIGNAL \Counter_2:CounterUDB:status_4\ : bit;
SIGNAL \Counter_2:CounterUDB:status_5\ : bit;
SIGNAL \Counter_2:CounterUDB:fifo_full\ : bit;
SIGNAL \Counter_2:CounterUDB:status_6\ : bit;
SIGNAL \Counter_2:CounterUDB:fifo_nempty\ : bit;
SIGNAL \Counter_2:CounterUDB:overflow\ : bit;
SIGNAL \Counter_2:CounterUDB:dp_dir\ : bit;
SIGNAL \Counter_2:CounterUDB:per_equal\ : bit;
SIGNAL \Counter_2:CounterUDB:underflow\ : bit;
SIGNAL \Counter_2:CounterUDB:overflow_reg_i\ : bit;
SIGNAL \Counter_2:CounterUDB:underflow_reg_i\ : bit;
SIGNAL \Counter_2:CounterUDB:tc_i\ : bit;
SIGNAL \Counter_2:CounterUDB:tc_reg_i\ : bit;
SIGNAL \Counter_2:CounterUDB:cmp_out_i\ : bit;
SIGNAL \Counter_2:CounterUDB:cmp_less\ : bit;
SIGNAL \Counter_2:CounterUDB:cmp_equal\ : bit;
SIGNAL \Counter_2:CounterUDB:prevCompare\ : bit;
SIGNAL \Counter_2:CounterUDB:cmp_out_reg_i\ : bit;
SIGNAL Net_73 : bit;
SIGNAL \Counter_2:CounterUDB:count_stored_i\ : bit;
SIGNAL Net_29 : bit;
SIGNAL \Counter_2:CounterUDB:count_enable\ : bit;
SIGNAL \Counter_2:CounterUDB:cs_addr_2\ : bit;
SIGNAL \Counter_2:CounterUDB:cs_addr_1\ : bit;
SIGNAL \Counter_2:CounterUDB:cs_addr_0\ : bit;
SIGNAL \Counter_2:CounterUDB:nc26\ : bit;
SIGNAL \Counter_2:CounterUDB:nc29\ : bit;
SIGNAL \Counter_2:CounterUDB:nc7\ : bit;
SIGNAL \Counter_2:CounterUDB:nc15\ : bit;
SIGNAL \Counter_2:CounterUDB:nc8\ : bit;
SIGNAL \Counter_2:CounterUDB:nc9\ : bit;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC32:counterdp:z1_0\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC32:counterdp:ff1_0\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC32:counterdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC32:counterdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC32:counterdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:so_0\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC32:counterdp:so_0\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:nc38\ : bit;
SIGNAL \Counter_2:CounterUDB:nc41\ : bit;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC32:counterdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC32:counterdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC32:counterdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC32:counterdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC32:counterdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC32:counterdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC32:counterdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC32:counterdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC32:counterdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC32:counterdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC32:counterdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC32:counterdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC32:counterdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC32:counterdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC32:counterdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC32:counterdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC32:counterdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC32:counterdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:carry0\ : bit;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:sh_right0\ : bit;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:sh_left0\ : bit;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:msb0\ : bit;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:cmp_eq0_1\ : bit;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:cmp_eq0_0\ : bit;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:cmp_lt0_1\ : bit;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:cmp_lt0_0\ : bit;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:cmp_zero0_1\ : bit;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:cmp_zero0_0\ : bit;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:cmp_ff0_1\ : bit;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:cmp_ff0_0\ : bit;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:cap0_1\ : bit;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:cap0_0\ : bit;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:cfb0\ : bit;
SIGNAL \Counter_2:CounterUDB:nc25\ : bit;
SIGNAL \Counter_2:CounterUDB:nc28\ : bit;
SIGNAL \Counter_2:CounterUDB:nc2\ : bit;
SIGNAL \Counter_2:CounterUDB:nc14\ : bit;
SIGNAL \Counter_2:CounterUDB:nc4\ : bit;
SIGNAL \Counter_2:CounterUDB:nc6\ : bit;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC32:counterdp:z1_1\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC32:counterdp:ff1_1\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC32:counterdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC32:counterdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC32:counterdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:so_1\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC32:counterdp:so_1\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:nc37\ : bit;
SIGNAL \Counter_2:CounterUDB:nc40\ : bit;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC32:counterdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC32:counterdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC32:counterdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC32:counterdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC32:counterdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC32:counterdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC32:counterdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC32:counterdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC32:counterdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC32:counterdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC32:counterdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC32:counterdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC32:counterdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC32:counterdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC32:counterdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC32:counterdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC32:counterdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC32:counterdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:carry1\ : bit;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:sh_right1\ : bit;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:sh_left1\ : bit;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:msb1\ : bit;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:cmp_eq1_1\ : bit;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:cmp_eq1_0\ : bit;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:cmp_lt1_1\ : bit;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:cmp_lt1_0\ : bit;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:cmp_zero1_1\ : bit;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:cmp_zero1_0\ : bit;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:cmp_ff1_1\ : bit;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:cmp_ff1_0\ : bit;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:cap1_1\ : bit;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:cap1_0\ : bit;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:cfb1\ : bit;
SIGNAL \Counter_2:CounterUDB:nc24\ : bit;
SIGNAL \Counter_2:CounterUDB:nc27\ : bit;
SIGNAL \Counter_2:CounterUDB:nc1\ : bit;
SIGNAL \Counter_2:CounterUDB:nc13\ : bit;
SIGNAL \Counter_2:CounterUDB:nc3\ : bit;
SIGNAL \Counter_2:CounterUDB:nc5\ : bit;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:z1_2\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC32:counterdp:z1_2\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:ff1_2\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC32:counterdp:ff1_2\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:ov_msb_2\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC32:counterdp:ov_msb_2\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:co_msb_2\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC32:counterdp:co_msb_2\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:cmsb_2\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC32:counterdp:cmsb_2\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:so_2\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC32:counterdp:so_2\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:nc36\ : bit;
SIGNAL \Counter_2:CounterUDB:nc39\ : bit;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:f1_bus_stat_2\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC32:counterdp:f1_bus_stat_2\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:f1_blk_stat_2\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC32:counterdp:f1_blk_stat_2\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:ce0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC32:counterdp:ce0_reg_2\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:cl0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC32:counterdp:cl0_reg_2\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:z0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC32:counterdp:z0_reg_2\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:ff0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC32:counterdp:ff0_reg_2\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:ce1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC32:counterdp:ce1_reg_2\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:cl1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC32:counterdp:cl1_reg_2\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:z1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC32:counterdp:z1_reg_2\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:ff1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC32:counterdp:ff1_reg_2\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:ov_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC32:counterdp:ov_msb_reg_2\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:co_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC32:counterdp:co_msb_reg_2\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:cmsb_reg_2\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC32:counterdp:cmsb_reg_2\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:so_reg_2\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC32:counterdp:so_reg_2\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:f0_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC32:counterdp:f0_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:f0_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC32:counterdp:f0_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:f1_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC32:counterdp:f1_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:f1_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC32:counterdp:f1_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:carry2\ : bit;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:sh_right2\ : bit;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:sh_left2\ : bit;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:msb2\ : bit;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:cmp_eq2_1\ : bit;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:cmp_eq2_0\ : bit;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:cmp_lt2_1\ : bit;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:cmp_lt2_0\ : bit;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:cmp_zero2_1\ : bit;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:cmp_zero2_0\ : bit;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:cmp_ff2_1\ : bit;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:cmp_ff2_0\ : bit;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:cap2_1\ : bit;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:cap2_0\ : bit;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:cfb2\ : bit;
SIGNAL \Counter_2:CounterUDB:nc45\ : bit;
SIGNAL \Counter_2:CounterUDB:per_FF\ : bit;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:z1_3\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC32:counterdp:z1_3\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:ff1_3\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC32:counterdp:ff1_3\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:ov_msb_3\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC32:counterdp:ov_msb_3\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:co_msb_3\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC32:counterdp:co_msb_3\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:cmsb_3\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC32:counterdp:cmsb_3\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:so_3\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC32:counterdp:so_3\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:f1_bus_stat_3\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC32:counterdp:f1_bus_stat_3\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:f1_blk_stat_3\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC32:counterdp:f1_blk_stat_3\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:ce0_reg_3\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC32:counterdp:ce0_reg_3\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:cl0_reg_3\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC32:counterdp:cl0_reg_3\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:z0_reg_3\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC32:counterdp:z0_reg_3\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:ff0_reg_3\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC32:counterdp:ff0_reg_3\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:ce1_reg_3\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC32:counterdp:ce1_reg_3\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:cl1_reg_3\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC32:counterdp:cl1_reg_3\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:z1_reg_3\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC32:counterdp:z1_reg_3\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:ff1_reg_3\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC32:counterdp:ff1_reg_3\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:ov_msb_reg_3\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC32:counterdp:ov_msb_reg_3\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:co_msb_reg_3\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC32:counterdp:co_msb_reg_3\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:cmsb_reg_3\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC32:counterdp:cmsb_reg_3\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:so_reg_3\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC32:counterdp:so_reg_3\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:f0_bus_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC32:counterdp:f0_bus_stat_reg_3\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:f0_blk_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC32:counterdp:f0_blk_stat_reg_3\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:f1_bus_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC32:counterdp:f1_bus_stat_reg_3\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC32:counterdp:f1_blk_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC32:counterdp:f1_blk_stat_reg_3\:SIGNAL IS 2;
SIGNAL tmpOE__Pin_A1_net_0 : bit;
SIGNAL tmpFB_0__Pin_A1_net_0 : bit;
SIGNAL tmpIO_0__Pin_A1_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_A1_net_0 : bit;
TERMINAL Net_42 : bit;
SIGNAL tmpINTERRUPT_0__Pin_A1_net_0 : bit;
SIGNAL tmpOE__Pin_A2_net_0 : bit;
SIGNAL tmpFB_0__Pin_A2_net_0 : bit;
SIGNAL tmpIO_0__Pin_A2_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_A2_net_0 : bit;
TERMINAL Net_45 : bit;
SIGNAL tmpINTERRUPT_0__Pin_A2_net_0 : bit;
SIGNAL tmpOE__Pin_B1_net_0 : bit;
SIGNAL tmpFB_0__Pin_B1_net_0 : bit;
SIGNAL tmpIO_0__Pin_B1_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_B1_net_0 : bit;
TERMINAL Net_51 : bit;
SIGNAL tmpINTERRUPT_0__Pin_B1_net_0 : bit;
SIGNAL tmpOE__Pin_B2_net_0 : bit;
SIGNAL tmpFB_0__Pin_B2_net_0 : bit;
SIGNAL tmpIO_0__Pin_B2_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_B2_net_0 : bit;
TERMINAL Net_48 : bit;
SIGNAL tmpINTERRUPT_0__Pin_B2_net_0 : bit;
TERMINAL Net_43 : bit;
TERMINAL Net_44 : bit;
TERMINAL Net_52 : bit;
TERMINAL Net_46 : bit;
TERMINAL Net_53 : bit;
TERMINAL Net_54 : bit;
TERMINAL Net_55 : bit;
SIGNAL tmpOE__Ultrasonic1_Trigger_P_12_7_net_0 : bit;
SIGNAL tmpFB_0__Ultrasonic1_Trigger_P_12_7_net_0 : bit;
SIGNAL tmpIO_0__Ultrasonic1_Trigger_P_12_7_net_0 : bit;
TERMINAL tmpSIOVREF__Ultrasonic1_Trigger_P_12_7_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Ultrasonic1_Trigger_P_12_7_net_0 : bit;
SIGNAL tmpOE__Ultrasonic2_Trigger_P_12_6_net_0 : bit;
SIGNAL tmpFB_0__Ultrasonic2_Trigger_P_12_6_net_0 : bit;
SIGNAL tmpIO_0__Ultrasonic2_Trigger_P_12_6_net_0 : bit;
TERMINAL tmpSIOVREF__Ultrasonic2_Trigger_P_12_6_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Ultrasonic2_Trigger_P_12_6_net_0 : bit;
SIGNAL tmpOE__Hall_Sensor_Out_P3_0_net_0 : bit;
SIGNAL Net_49 : bit;
SIGNAL tmpIO_0__Hall_Sensor_Out_P3_0_net_0 : bit;
TERMINAL tmpSIOVREF__Hall_Sensor_Out_P3_0_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Hall_Sensor_Out_P3_0_net_0 : bit;
SIGNAL Net_50 : bit;
SIGNAL tmpOE__Pin_A1_1_net_0 : bit;
SIGNAL tmpFB_0__Pin_A1_1_net_0 : bit;
SIGNAL tmpIO_0__Pin_A1_1_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_A1_1_net_0 : bit;
TERMINAL Net_67 : bit;
SIGNAL tmpINTERRUPT_0__Pin_A1_1_net_0 : bit;
SIGNAL tmpOE__Pin_A2_1_net_0 : bit;
SIGNAL tmpFB_0__Pin_A2_1_net_0 : bit;
SIGNAL tmpIO_0__Pin_A2_1_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_A2_1_net_0 : bit;
TERMINAL Net_68 : bit;
SIGNAL tmpINTERRUPT_0__Pin_A2_1_net_0 : bit;
SIGNAL tmpOE__Pin_B1_1_net_0 : bit;
SIGNAL tmpFB_0__Pin_B1_1_net_0 : bit;
SIGNAL tmpIO_0__Pin_B1_1_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_B1_1_net_0 : bit;
TERMINAL Net_69 : bit;
SIGNAL tmpINTERRUPT_0__Pin_B1_1_net_0 : bit;
SIGNAL tmpOE__Pin_B2_1_net_0 : bit;
SIGNAL tmpFB_0__Pin_B2_1_net_0 : bit;
SIGNAL tmpIO_0__Pin_B2_1_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_B2_1_net_0 : bit;
TERMINAL Net_70 : bit;
SIGNAL tmpINTERRUPT_0__Pin_B2_1_net_0 : bit;
TERMINAL Net_60 : bit;
TERMINAL Net_61 : bit;
TERMINAL Net_62 : bit;
TERMINAL Net_63 : bit;
TERMINAL Net_64 : bit;
TERMINAL Net_65 : bit;
TERMINAL Net_66 : bit;
SIGNAL \Counter_1:CounterUDB:prevCapture\\D\ : bit;
SIGNAL \Counter_1:CounterUDB:overflow_reg_i\\D\ : bit;
SIGNAL \Counter_1:CounterUDB:underflow_reg_i\\D\ : bit;
SIGNAL \Counter_1:CounterUDB:tc_reg_i\\D\ : bit;
SIGNAL \Counter_1:CounterUDB:prevCompare\\D\ : bit;
SIGNAL \Counter_1:CounterUDB:cmp_out_reg_i\\D\ : bit;
SIGNAL \Counter_1:CounterUDB:count_stored_i\\D\ : bit;
SIGNAL \Counter_2:CounterUDB:prevCapture\\D\ : bit;
SIGNAL \Counter_2:CounterUDB:overflow_reg_i\\D\ : bit;
SIGNAL \Counter_2:CounterUDB:underflow_reg_i\\D\ : bit;
SIGNAL \Counter_2:CounterUDB:tc_reg_i\\D\ : bit;
SIGNAL \Counter_2:CounterUDB:prevCompare\\D\ : bit;
SIGNAL \Counter_2:CounterUDB:cmp_out_reg_i\\D\ : bit;
SIGNAL \Counter_2:CounterUDB:count_stored_i\\D\ : bit;
BEGIN

zero <=  ('0') ;

tmpOE__Ultrasonic2_Input_P_12_4_net_0 <=  ('1') ;

Net_1 <= (not Net_22);

\Counter_1:CounterUDB:status_0\ <= ((not \Counter_1:CounterUDB:cmp_less\ and not \Counter_1:CounterUDB:cmp_equal\ and not \Counter_1:CounterUDB:prevCompare\));

\Counter_1:CounterUDB:status_2\ <= ((not \Counter_1:CounterUDB:overflow_reg_i\ and \Counter_1:CounterUDB:reload\));

\Counter_1:CounterUDB:cmp_out_i\ <= ((not \Counter_1:CounterUDB:cmp_less\ and not \Counter_1:CounterUDB:cmp_equal\));

\Counter_1:CounterUDB:count_enable\ <= ((not \Counter_1:CounterUDB:count_stored_i\ and \Counter_1:CounterUDB:control_7\ and Net_11));

Net_17 <= (not Net_16);

\Counter_2:CounterUDB:status_0\ <= ((not \Counter_2:CounterUDB:cmp_less\ and not \Counter_2:CounterUDB:cmp_equal\ and not \Counter_2:CounterUDB:prevCompare\));

\Counter_2:CounterUDB:status_2\ <= ((not \Counter_2:CounterUDB:overflow_reg_i\ and \Counter_2:CounterUDB:reload\));

\Counter_2:CounterUDB:cmp_out_i\ <= ((not \Counter_2:CounterUDB:cmp_less\ and not \Counter_2:CounterUDB:cmp_equal\));

\Counter_2:CounterUDB:count_enable\ <= ((not \Counter_2:CounterUDB:count_stored_i\ and \Counter_2:CounterUDB:control_7\ and Net_29));

Net_50 <= (not Net_49);

Ultrasonic2_Input_P_12_4:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"32329e39-153a-4d04-af95-74417bf90954",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Ultrasonic2_Input_P_12_4_net_0),
		y=>(zero),
		fb=>Net_22,
		analog=>(open),
		io=>(tmpIO_0__Ultrasonic2_Input_P_12_4_net_0),
		siovref=>(tmpSIOVREF__Ultrasonic2_Input_P_12_4_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Ultrasonic2_Input_P_12_4_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Ultrasonic2_Input_P_12_4_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Ultrasonic2_Input_P_12_4_net_0);
isr_1:cy_isr_v1_0
	GENERIC MAP(int_type=>"00",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_22);
isr_3:cy_isr_v1_0
	GENERIC MAP(int_type=>"00",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_1);
\Counter_1:CounterUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_129,
		enable=>tmpOE__Ultrasonic2_Input_P_12_4_net_0,
		clock_out=>\Counter_1:CounterUDB:ClockOutFromEnBlock\);
\Counter_1:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_129,
		enable=>tmpOE__Ultrasonic2_Input_P_12_4_net_0,
		clock_out=>\Counter_1:CounterUDB:Clk_Ctl_i\);
\Counter_1:CounterUDB:sCTRLReg:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\Counter_1:CounterUDB:Clk_Ctl_i\,
		control=>(\Counter_1:CounterUDB:control_7\, \Counter_1:CounterUDB:control_6\, \Counter_1:CounterUDB:control_5\, \Counter_1:CounterUDB:control_4\,
			\Counter_1:CounterUDB:control_3\, \Counter_1:CounterUDB:control_2\, \Counter_1:CounterUDB:control_1\, \Counter_1:CounterUDB:control_0\));
\Counter_1:CounterUDB:sSTSReg:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\Counter_1:CounterUDB:ClockOutFromEnBlock\,
		status=>(\Counter_1:CounterUDB:status_6\, \Counter_1:CounterUDB:status_5\, zero, zero,
			\Counter_1:CounterUDB:status_2\, \Counter_1:CounterUDB:status_1\, \Counter_1:CounterUDB:status_0\),
		interrupt=>\Counter_1:Net_43\);
\Counter_1:CounterUDB:sC32:counterdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Counter_1:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(tmpOE__Ultrasonic2_Input_P_12_4_net_0, \Counter_1:CounterUDB:count_enable\, \Counter_1:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Counter_1:CounterUDB:nc26\,
		cl0=>\Counter_1:CounterUDB:nc29\,
		z0=>\Counter_1:CounterUDB:nc7\,
		ff0=>\Counter_1:CounterUDB:nc15\,
		ce1=>\Counter_1:CounterUDB:nc8\,
		cl1=>\Counter_1:CounterUDB:nc9\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Counter_1:CounterUDB:nc38\,
		f0_blk_stat=>\Counter_1:CounterUDB:nc41\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\Counter_1:CounterUDB:sC32:counterdp:carry0\,
		sir=>zero,
		sor=>open,
		sil=>\Counter_1:CounterUDB:sC32:counterdp:sh_right0\,
		sol=>\Counter_1:CounterUDB:sC32:counterdp:sh_left0\,
		msbi=>\Counter_1:CounterUDB:sC32:counterdp:msb0\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\Counter_1:CounterUDB:sC32:counterdp:cmp_eq0_1\, \Counter_1:CounterUDB:sC32:counterdp:cmp_eq0_0\),
		cli=>(zero, zero),
		clo=>(\Counter_1:CounterUDB:sC32:counterdp:cmp_lt0_1\, \Counter_1:CounterUDB:sC32:counterdp:cmp_lt0_0\),
		zi=>(zero, zero),
		zo=>(\Counter_1:CounterUDB:sC32:counterdp:cmp_zero0_1\, \Counter_1:CounterUDB:sC32:counterdp:cmp_zero0_0\),
		fi=>(zero, zero),
		fo=>(\Counter_1:CounterUDB:sC32:counterdp:cmp_ff0_1\, \Counter_1:CounterUDB:sC32:counterdp:cmp_ff0_0\),
		capi=>(zero, zero),
		capo=>(\Counter_1:CounterUDB:sC32:counterdp:cap0_1\, \Counter_1:CounterUDB:sC32:counterdp:cap0_0\),
		cfbi=>zero,
		cfbo=>\Counter_1:CounterUDB:sC32:counterdp:cfb0\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Counter_1:CounterUDB:sC32:counterdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Counter_1:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(tmpOE__Ultrasonic2_Input_P_12_4_net_0, \Counter_1:CounterUDB:count_enable\, \Counter_1:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Counter_1:CounterUDB:nc25\,
		cl0=>\Counter_1:CounterUDB:nc28\,
		z0=>\Counter_1:CounterUDB:nc2\,
		ff0=>\Counter_1:CounterUDB:nc14\,
		ce1=>\Counter_1:CounterUDB:nc4\,
		cl1=>\Counter_1:CounterUDB:nc6\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Counter_1:CounterUDB:nc37\,
		f0_blk_stat=>\Counter_1:CounterUDB:nc40\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Counter_1:CounterUDB:sC32:counterdp:carry0\,
		co=>\Counter_1:CounterUDB:sC32:counterdp:carry1\,
		sir=>\Counter_1:CounterUDB:sC32:counterdp:sh_left0\,
		sor=>\Counter_1:CounterUDB:sC32:counterdp:sh_right0\,
		sil=>\Counter_1:CounterUDB:sC32:counterdp:sh_right1\,
		sol=>\Counter_1:CounterUDB:sC32:counterdp:sh_left1\,
		msbi=>\Counter_1:CounterUDB:sC32:counterdp:msb1\,
		msbo=>\Counter_1:CounterUDB:sC32:counterdp:msb0\,
		cei=>(\Counter_1:CounterUDB:sC32:counterdp:cmp_eq0_1\, \Counter_1:CounterUDB:sC32:counterdp:cmp_eq0_0\),
		ceo=>(\Counter_1:CounterUDB:sC32:counterdp:cmp_eq1_1\, \Counter_1:CounterUDB:sC32:counterdp:cmp_eq1_0\),
		cli=>(\Counter_1:CounterUDB:sC32:counterdp:cmp_lt0_1\, \Counter_1:CounterUDB:sC32:counterdp:cmp_lt0_0\),
		clo=>(\Counter_1:CounterUDB:sC32:counterdp:cmp_lt1_1\, \Counter_1:CounterUDB:sC32:counterdp:cmp_lt1_0\),
		zi=>(\Counter_1:CounterUDB:sC32:counterdp:cmp_zero0_1\, \Counter_1:CounterUDB:sC32:counterdp:cmp_zero0_0\),
		zo=>(\Counter_1:CounterUDB:sC32:counterdp:cmp_zero1_1\, \Counter_1:CounterUDB:sC32:counterdp:cmp_zero1_0\),
		fi=>(\Counter_1:CounterUDB:sC32:counterdp:cmp_ff0_1\, \Counter_1:CounterUDB:sC32:counterdp:cmp_ff0_0\),
		fo=>(\Counter_1:CounterUDB:sC32:counterdp:cmp_ff1_1\, \Counter_1:CounterUDB:sC32:counterdp:cmp_ff1_0\),
		capi=>(\Counter_1:CounterUDB:sC32:counterdp:cap0_1\, \Counter_1:CounterUDB:sC32:counterdp:cap0_0\),
		capo=>(\Counter_1:CounterUDB:sC32:counterdp:cap1_1\, \Counter_1:CounterUDB:sC32:counterdp:cap1_0\),
		cfbi=>\Counter_1:CounterUDB:sC32:counterdp:cfb0\,
		cfbo=>\Counter_1:CounterUDB:sC32:counterdp:cfb1\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Counter_1:CounterUDB:sC32:counterdp:u2\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Counter_1:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(tmpOE__Ultrasonic2_Input_P_12_4_net_0, \Counter_1:CounterUDB:count_enable\, \Counter_1:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Counter_1:CounterUDB:nc24\,
		cl0=>\Counter_1:CounterUDB:nc27\,
		z0=>\Counter_1:CounterUDB:nc1\,
		ff0=>\Counter_1:CounterUDB:nc13\,
		ce1=>\Counter_1:CounterUDB:nc3\,
		cl1=>\Counter_1:CounterUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Counter_1:CounterUDB:nc36\,
		f0_blk_stat=>\Counter_1:CounterUDB:nc39\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Counter_1:CounterUDB:sC32:counterdp:carry1\,
		co=>\Counter_1:CounterUDB:sC32:counterdp:carry2\,
		sir=>\Counter_1:CounterUDB:sC32:counterdp:sh_left1\,
		sor=>\Counter_1:CounterUDB:sC32:counterdp:sh_right1\,
		sil=>\Counter_1:CounterUDB:sC32:counterdp:sh_right2\,
		sol=>\Counter_1:CounterUDB:sC32:counterdp:sh_left2\,
		msbi=>\Counter_1:CounterUDB:sC32:counterdp:msb2\,
		msbo=>\Counter_1:CounterUDB:sC32:counterdp:msb1\,
		cei=>(\Counter_1:CounterUDB:sC32:counterdp:cmp_eq1_1\, \Counter_1:CounterUDB:sC32:counterdp:cmp_eq1_0\),
		ceo=>(\Counter_1:CounterUDB:sC32:counterdp:cmp_eq2_1\, \Counter_1:CounterUDB:sC32:counterdp:cmp_eq2_0\),
		cli=>(\Counter_1:CounterUDB:sC32:counterdp:cmp_lt1_1\, \Counter_1:CounterUDB:sC32:counterdp:cmp_lt1_0\),
		clo=>(\Counter_1:CounterUDB:sC32:counterdp:cmp_lt2_1\, \Counter_1:CounterUDB:sC32:counterdp:cmp_lt2_0\),
		zi=>(\Counter_1:CounterUDB:sC32:counterdp:cmp_zero1_1\, \Counter_1:CounterUDB:sC32:counterdp:cmp_zero1_0\),
		zo=>(\Counter_1:CounterUDB:sC32:counterdp:cmp_zero2_1\, \Counter_1:CounterUDB:sC32:counterdp:cmp_zero2_0\),
		fi=>(\Counter_1:CounterUDB:sC32:counterdp:cmp_ff1_1\, \Counter_1:CounterUDB:sC32:counterdp:cmp_ff1_0\),
		fo=>(\Counter_1:CounterUDB:sC32:counterdp:cmp_ff2_1\, \Counter_1:CounterUDB:sC32:counterdp:cmp_ff2_0\),
		capi=>(\Counter_1:CounterUDB:sC32:counterdp:cap1_1\, \Counter_1:CounterUDB:sC32:counterdp:cap1_0\),
		capo=>(\Counter_1:CounterUDB:sC32:counterdp:cap2_1\, \Counter_1:CounterUDB:sC32:counterdp:cap2_0\),
		cfbi=>\Counter_1:CounterUDB:sC32:counterdp:cfb1\,
		cfbo=>\Counter_1:CounterUDB:sC32:counterdp:cfb2\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Counter_1:CounterUDB:sC32:counterdp:u3\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Counter_1:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(tmpOE__Ultrasonic2_Input_P_12_4_net_0, \Counter_1:CounterUDB:count_enable\, \Counter_1:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Counter_1:CounterUDB:reload\,
		cl0=>\Counter_1:CounterUDB:nc45\,
		z0=>\Counter_1:CounterUDB:status_1\,
		ff0=>\Counter_1:CounterUDB:per_FF\,
		ce1=>\Counter_1:CounterUDB:cmp_equal\,
		cl1=>\Counter_1:CounterUDB:cmp_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Counter_1:CounterUDB:status_6\,
		f0_blk_stat=>\Counter_1:CounterUDB:status_5\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Counter_1:CounterUDB:sC32:counterdp:carry2\,
		co=>open,
		sir=>\Counter_1:CounterUDB:sC32:counterdp:sh_left2\,
		sor=>\Counter_1:CounterUDB:sC32:counterdp:sh_right2\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\Counter_1:CounterUDB:sC32:counterdp:msb2\,
		cei=>(\Counter_1:CounterUDB:sC32:counterdp:cmp_eq2_1\, \Counter_1:CounterUDB:sC32:counterdp:cmp_eq2_0\),
		ceo=>open,
		cli=>(\Counter_1:CounterUDB:sC32:counterdp:cmp_lt2_1\, \Counter_1:CounterUDB:sC32:counterdp:cmp_lt2_0\),
		clo=>open,
		zi=>(\Counter_1:CounterUDB:sC32:counterdp:cmp_zero2_1\, \Counter_1:CounterUDB:sC32:counterdp:cmp_zero2_0\),
		zo=>open,
		fi=>(\Counter_1:CounterUDB:sC32:counterdp:cmp_ff2_1\, \Counter_1:CounterUDB:sC32:counterdp:cmp_ff2_0\),
		fo=>open,
		capi=>(\Counter_1:CounterUDB:sC32:counterdp:cap2_1\, \Counter_1:CounterUDB:sC32:counterdp:cap2_0\),
		capo=>open,
		cfbi=>\Counter_1:CounterUDB:sC32:counterdp:cfb2\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
Clock_2:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"80c064d8-6abc-40c2-9b8a-0e1c5c2751fe",
		source_clock_id=>"",
		divisor=>0,
		period=>"1000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_11,
		dig_domain_out=>open);
\LCD:LCDPort\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"a508e111-a6bc-4060-bd78-f7955f09ca2a/ed092b9b-d398-4703-be89-cebf998501f6",
		drive_mode=>"110110110110110110110",
		ibuf_enabled=>"1111111",
		init_dr_st=>"0000000",
		input_sync=>"1111111",
		input_clk_en=>'0',
		input_sync_mode=>"0000000",
		intr_mode=>"00000000000000",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>",,,,,,",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0000000",
		output_sync=>"0000000",
		output_clk_en=>'0',
		output_mode=>"0000000",
		output_reset=>'0',
		output_clock_mode=>"0000000",
		oe_sync=>"0000000",
		oe_conn=>"0000000",
		oe_reset=>'0',
		pin_aliases=>",,,,,,",
		pin_mode=>"OOOOOOO",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1111111",
		sio_ibuf=>"00000000",
		sio_info=>"00000000000000",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0000000",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10101010101010",
		width=>7,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0000000",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0000000",
		ovt_slew_control=>"00000000000000",
		ovt_hyst_trim=>"0000000",
		input_buffer_sel=>"00000000000000")
	PORT MAP(oe=>(tmpOE__Ultrasonic2_Input_P_12_4_net_0, tmpOE__Ultrasonic2_Input_P_12_4_net_0, tmpOE__Ultrasonic2_Input_P_12_4_net_0, tmpOE__Ultrasonic2_Input_P_12_4_net_0,
			tmpOE__Ultrasonic2_Input_P_12_4_net_0, tmpOE__Ultrasonic2_Input_P_12_4_net_0, tmpOE__Ultrasonic2_Input_P_12_4_net_0),
		y=>(zero, zero, zero, zero,
			zero, zero, zero),
		fb=>(\LCD:tmpFB_6__LCDPort_net_6\, \LCD:tmpFB_6__LCDPort_net_5\, \LCD:tmpFB_6__LCDPort_net_4\, \LCD:tmpFB_6__LCDPort_net_3\,
			\LCD:tmpFB_6__LCDPort_net_2\, \LCD:tmpFB_6__LCDPort_net_1\, \LCD:tmpFB_6__LCDPort_net_0\),
		analog=>(open, open, open, open,
			open, open, open),
		io=>(\LCD:tmpIO_6__LCDPort_net_6\, \LCD:tmpIO_6__LCDPort_net_5\, \LCD:tmpIO_6__LCDPort_net_4\, \LCD:tmpIO_6__LCDPort_net_3\,
			\LCD:tmpIO_6__LCDPort_net_2\, \LCD:tmpIO_6__LCDPort_net_1\, \LCD:tmpIO_6__LCDPort_net_0\),
		siovref=>(\LCD:tmpSIOVREF__LCDPort_net_0\),
		annotation=>(open, open, open, open,
			open, open, open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Ultrasonic2_Input_P_12_4_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Ultrasonic2_Input_P_12_4_net_0,
		out_reset=>zero,
		interrupt=>\LCD:tmpINTERRUPT_0__LCDPort_net_0\);
Clock_3:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"15c445b4-9eb7-42f0-bafd-cfc57919d57a",
		source_clock_id=>"",
		divisor=>0,
		period=>"83333333.3333333",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_129,
		dig_domain_out=>open);
Ultrasonic1_Input_P_12_5:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Ultrasonic2_Input_P_12_4_net_0),
		y=>(zero),
		fb=>Net_16,
		analog=>(open),
		io=>(tmpIO_0__Ultrasonic1_Input_P_12_5_net_0),
		siovref=>(tmpSIOVREF__Ultrasonic1_Input_P_12_5_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Ultrasonic2_Input_P_12_4_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Ultrasonic2_Input_P_12_4_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Ultrasonic1_Input_P_12_5_net_0);
isr_2:cy_isr_v1_0
	GENERIC MAP(int_type=>"00",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_16);
isr_4:cy_isr_v1_0
	GENERIC MAP(int_type=>"00",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_17);
\Counter_2:CounterUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_71,
		enable=>tmpOE__Ultrasonic2_Input_P_12_4_net_0,
		clock_out=>\Counter_2:CounterUDB:ClockOutFromEnBlock\);
\Counter_2:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_71,
		enable=>tmpOE__Ultrasonic2_Input_P_12_4_net_0,
		clock_out=>\Counter_2:CounterUDB:Clk_Ctl_i\);
\Counter_2:CounterUDB:sCTRLReg:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\Counter_2:CounterUDB:Clk_Ctl_i\,
		control=>(\Counter_2:CounterUDB:control_7\, \Counter_2:CounterUDB:control_6\, \Counter_2:CounterUDB:control_5\, \Counter_2:CounterUDB:control_4\,
			\Counter_2:CounterUDB:control_3\, \Counter_2:CounterUDB:control_2\, \Counter_2:CounterUDB:control_1\, \Counter_2:CounterUDB:control_0\));
\Counter_2:CounterUDB:sSTSReg:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\Counter_2:CounterUDB:ClockOutFromEnBlock\,
		status=>(\Counter_2:CounterUDB:status_6\, \Counter_2:CounterUDB:status_5\, zero, zero,
			\Counter_2:CounterUDB:status_2\, \Counter_2:CounterUDB:status_1\, \Counter_2:CounterUDB:status_0\),
		interrupt=>\Counter_2:Net_43\);
\Counter_2:CounterUDB:sC32:counterdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Counter_2:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(tmpOE__Ultrasonic2_Input_P_12_4_net_0, \Counter_2:CounterUDB:count_enable\, \Counter_2:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Counter_2:CounterUDB:nc26\,
		cl0=>\Counter_2:CounterUDB:nc29\,
		z0=>\Counter_2:CounterUDB:nc7\,
		ff0=>\Counter_2:CounterUDB:nc15\,
		ce1=>\Counter_2:CounterUDB:nc8\,
		cl1=>\Counter_2:CounterUDB:nc9\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Counter_2:CounterUDB:nc38\,
		f0_blk_stat=>\Counter_2:CounterUDB:nc41\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\Counter_2:CounterUDB:sC32:counterdp:carry0\,
		sir=>zero,
		sor=>open,
		sil=>\Counter_2:CounterUDB:sC32:counterdp:sh_right0\,
		sol=>\Counter_2:CounterUDB:sC32:counterdp:sh_left0\,
		msbi=>\Counter_2:CounterUDB:sC32:counterdp:msb0\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\Counter_2:CounterUDB:sC32:counterdp:cmp_eq0_1\, \Counter_2:CounterUDB:sC32:counterdp:cmp_eq0_0\),
		cli=>(zero, zero),
		clo=>(\Counter_2:CounterUDB:sC32:counterdp:cmp_lt0_1\, \Counter_2:CounterUDB:sC32:counterdp:cmp_lt0_0\),
		zi=>(zero, zero),
		zo=>(\Counter_2:CounterUDB:sC32:counterdp:cmp_zero0_1\, \Counter_2:CounterUDB:sC32:counterdp:cmp_zero0_0\),
		fi=>(zero, zero),
		fo=>(\Counter_2:CounterUDB:sC32:counterdp:cmp_ff0_1\, \Counter_2:CounterUDB:sC32:counterdp:cmp_ff0_0\),
		capi=>(zero, zero),
		capo=>(\Counter_2:CounterUDB:sC32:counterdp:cap0_1\, \Counter_2:CounterUDB:sC32:counterdp:cap0_0\),
		cfbi=>zero,
		cfbo=>\Counter_2:CounterUDB:sC32:counterdp:cfb0\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Counter_2:CounterUDB:sC32:counterdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Counter_2:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(tmpOE__Ultrasonic2_Input_P_12_4_net_0, \Counter_2:CounterUDB:count_enable\, \Counter_2:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Counter_2:CounterUDB:nc25\,
		cl0=>\Counter_2:CounterUDB:nc28\,
		z0=>\Counter_2:CounterUDB:nc2\,
		ff0=>\Counter_2:CounterUDB:nc14\,
		ce1=>\Counter_2:CounterUDB:nc4\,
		cl1=>\Counter_2:CounterUDB:nc6\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Counter_2:CounterUDB:nc37\,
		f0_blk_stat=>\Counter_2:CounterUDB:nc40\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Counter_2:CounterUDB:sC32:counterdp:carry0\,
		co=>\Counter_2:CounterUDB:sC32:counterdp:carry1\,
		sir=>\Counter_2:CounterUDB:sC32:counterdp:sh_left0\,
		sor=>\Counter_2:CounterUDB:sC32:counterdp:sh_right0\,
		sil=>\Counter_2:CounterUDB:sC32:counterdp:sh_right1\,
		sol=>\Counter_2:CounterUDB:sC32:counterdp:sh_left1\,
		msbi=>\Counter_2:CounterUDB:sC32:counterdp:msb1\,
		msbo=>\Counter_2:CounterUDB:sC32:counterdp:msb0\,
		cei=>(\Counter_2:CounterUDB:sC32:counterdp:cmp_eq0_1\, \Counter_2:CounterUDB:sC32:counterdp:cmp_eq0_0\),
		ceo=>(\Counter_2:CounterUDB:sC32:counterdp:cmp_eq1_1\, \Counter_2:CounterUDB:sC32:counterdp:cmp_eq1_0\),
		cli=>(\Counter_2:CounterUDB:sC32:counterdp:cmp_lt0_1\, \Counter_2:CounterUDB:sC32:counterdp:cmp_lt0_0\),
		clo=>(\Counter_2:CounterUDB:sC32:counterdp:cmp_lt1_1\, \Counter_2:CounterUDB:sC32:counterdp:cmp_lt1_0\),
		zi=>(\Counter_2:CounterUDB:sC32:counterdp:cmp_zero0_1\, \Counter_2:CounterUDB:sC32:counterdp:cmp_zero0_0\),
		zo=>(\Counter_2:CounterUDB:sC32:counterdp:cmp_zero1_1\, \Counter_2:CounterUDB:sC32:counterdp:cmp_zero1_0\),
		fi=>(\Counter_2:CounterUDB:sC32:counterdp:cmp_ff0_1\, \Counter_2:CounterUDB:sC32:counterdp:cmp_ff0_0\),
		fo=>(\Counter_2:CounterUDB:sC32:counterdp:cmp_ff1_1\, \Counter_2:CounterUDB:sC32:counterdp:cmp_ff1_0\),
		capi=>(\Counter_2:CounterUDB:sC32:counterdp:cap0_1\, \Counter_2:CounterUDB:sC32:counterdp:cap0_0\),
		capo=>(\Counter_2:CounterUDB:sC32:counterdp:cap1_1\, \Counter_2:CounterUDB:sC32:counterdp:cap1_0\),
		cfbi=>\Counter_2:CounterUDB:sC32:counterdp:cfb0\,
		cfbo=>\Counter_2:CounterUDB:sC32:counterdp:cfb1\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Counter_2:CounterUDB:sC32:counterdp:u2\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Counter_2:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(tmpOE__Ultrasonic2_Input_P_12_4_net_0, \Counter_2:CounterUDB:count_enable\, \Counter_2:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Counter_2:CounterUDB:nc24\,
		cl0=>\Counter_2:CounterUDB:nc27\,
		z0=>\Counter_2:CounterUDB:nc1\,
		ff0=>\Counter_2:CounterUDB:nc13\,
		ce1=>\Counter_2:CounterUDB:nc3\,
		cl1=>\Counter_2:CounterUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Counter_2:CounterUDB:nc36\,
		f0_blk_stat=>\Counter_2:CounterUDB:nc39\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Counter_2:CounterUDB:sC32:counterdp:carry1\,
		co=>\Counter_2:CounterUDB:sC32:counterdp:carry2\,
		sir=>\Counter_2:CounterUDB:sC32:counterdp:sh_left1\,
		sor=>\Counter_2:CounterUDB:sC32:counterdp:sh_right1\,
		sil=>\Counter_2:CounterUDB:sC32:counterdp:sh_right2\,
		sol=>\Counter_2:CounterUDB:sC32:counterdp:sh_left2\,
		msbi=>\Counter_2:CounterUDB:sC32:counterdp:msb2\,
		msbo=>\Counter_2:CounterUDB:sC32:counterdp:msb1\,
		cei=>(\Counter_2:CounterUDB:sC32:counterdp:cmp_eq1_1\, \Counter_2:CounterUDB:sC32:counterdp:cmp_eq1_0\),
		ceo=>(\Counter_2:CounterUDB:sC32:counterdp:cmp_eq2_1\, \Counter_2:CounterUDB:sC32:counterdp:cmp_eq2_0\),
		cli=>(\Counter_2:CounterUDB:sC32:counterdp:cmp_lt1_1\, \Counter_2:CounterUDB:sC32:counterdp:cmp_lt1_0\),
		clo=>(\Counter_2:CounterUDB:sC32:counterdp:cmp_lt2_1\, \Counter_2:CounterUDB:sC32:counterdp:cmp_lt2_0\),
		zi=>(\Counter_2:CounterUDB:sC32:counterdp:cmp_zero1_1\, \Counter_2:CounterUDB:sC32:counterdp:cmp_zero1_0\),
		zo=>(\Counter_2:CounterUDB:sC32:counterdp:cmp_zero2_1\, \Counter_2:CounterUDB:sC32:counterdp:cmp_zero2_0\),
		fi=>(\Counter_2:CounterUDB:sC32:counterdp:cmp_ff1_1\, \Counter_2:CounterUDB:sC32:counterdp:cmp_ff1_0\),
		fo=>(\Counter_2:CounterUDB:sC32:counterdp:cmp_ff2_1\, \Counter_2:CounterUDB:sC32:counterdp:cmp_ff2_0\),
		capi=>(\Counter_2:CounterUDB:sC32:counterdp:cap1_1\, \Counter_2:CounterUDB:sC32:counterdp:cap1_0\),
		capo=>(\Counter_2:CounterUDB:sC32:counterdp:cap2_1\, \Counter_2:CounterUDB:sC32:counterdp:cap2_0\),
		cfbi=>\Counter_2:CounterUDB:sC32:counterdp:cfb1\,
		cfbo=>\Counter_2:CounterUDB:sC32:counterdp:cfb2\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Counter_2:CounterUDB:sC32:counterdp:u3\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Counter_2:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(tmpOE__Ultrasonic2_Input_P_12_4_net_0, \Counter_2:CounterUDB:count_enable\, \Counter_2:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Counter_2:CounterUDB:reload\,
		cl0=>\Counter_2:CounterUDB:nc45\,
		z0=>\Counter_2:CounterUDB:status_1\,
		ff0=>\Counter_2:CounterUDB:per_FF\,
		ce1=>\Counter_2:CounterUDB:cmp_equal\,
		cl1=>\Counter_2:CounterUDB:cmp_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Counter_2:CounterUDB:status_6\,
		f0_blk_stat=>\Counter_2:CounterUDB:status_5\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Counter_2:CounterUDB:sC32:counterdp:carry2\,
		co=>open,
		sir=>\Counter_2:CounterUDB:sC32:counterdp:sh_left2\,
		sor=>\Counter_2:CounterUDB:sC32:counterdp:sh_right2\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\Counter_2:CounterUDB:sC32:counterdp:msb2\,
		cei=>(\Counter_2:CounterUDB:sC32:counterdp:cmp_eq2_1\, \Counter_2:CounterUDB:sC32:counterdp:cmp_eq2_0\),
		ceo=>open,
		cli=>(\Counter_2:CounterUDB:sC32:counterdp:cmp_lt2_1\, \Counter_2:CounterUDB:sC32:counterdp:cmp_lt2_0\),
		clo=>open,
		zi=>(\Counter_2:CounterUDB:sC32:counterdp:cmp_zero2_1\, \Counter_2:CounterUDB:sC32:counterdp:cmp_zero2_0\),
		zo=>open,
		fi=>(\Counter_2:CounterUDB:sC32:counterdp:cmp_ff2_1\, \Counter_2:CounterUDB:sC32:counterdp:cmp_ff2_0\),
		fo=>open,
		capi=>(\Counter_2:CounterUDB:sC32:counterdp:cap2_1\, \Counter_2:CounterUDB:sC32:counterdp:cap2_0\),
		capo=>open,
		cfbi=>\Counter_2:CounterUDB:sC32:counterdp:cfb2\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
Clock_1:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"b8d0b45f-9769-441f-a2d4-1f4bb38c2fb9",
		source_clock_id=>"",
		divisor=>0,
		period=>"1000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_29,
		dig_domain_out=>open);
Clock_4:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"db912f37-5f0b-4225-b0f9-652ec79648de",
		source_clock_id=>"",
		divisor=>0,
		period=>"83333333.3333333",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_71,
		dig_domain_out=>open);
Pin_A1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e0ee678a-371a-4c6c-b8e3-bbeb5816620a",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Ultrasonic2_Input_P_12_4_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin_A1_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_A1_net_0),
		siovref=>(tmpSIOVREF__Pin_A1_net_0),
		annotation=>Net_42,
		in_clock=>zero,
		in_clock_en=>tmpOE__Ultrasonic2_Input_P_12_4_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Ultrasonic2_Input_P_12_4_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_A1_net_0);
Pin_A2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f9e690c3-bfd6-40c0-b38e-a55be3cfa2a4",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Ultrasonic2_Input_P_12_4_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin_A2_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_A2_net_0),
		siovref=>(tmpSIOVREF__Pin_A2_net_0),
		annotation=>Net_45,
		in_clock=>zero,
		in_clock_en=>tmpOE__Ultrasonic2_Input_P_12_4_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Ultrasonic2_Input_P_12_4_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_A2_net_0);
Pin_B1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"35420190-cf4f-4cc0-b562-1e9af710ed31",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Ultrasonic2_Input_P_12_4_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin_B1_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_B1_net_0),
		siovref=>(tmpSIOVREF__Pin_B1_net_0),
		annotation=>Net_51,
		in_clock=>zero,
		in_clock_en=>tmpOE__Ultrasonic2_Input_P_12_4_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Ultrasonic2_Input_P_12_4_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_B1_net_0);
Pin_B2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8d959fa6-17c5-4e12-914b-e45dd08dfede",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Ultrasonic2_Input_P_12_4_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin_B2_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_B2_net_0),
		siovref=>(tmpSIOVREF__Pin_B2_net_0),
		annotation=>Net_48,
		in_clock=>zero,
		in_clock_en=>tmpOE__Ultrasonic2_Input_P_12_4_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Ultrasonic2_Input_P_12_4_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_B2_net_0);
L_1:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Inductor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_43, Net_44));
L_2:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Inductor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_52, Net_46));
GND_2:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Gnd_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_53);
External_12V:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Power_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_54);
PWR_2:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Power_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_55);
Ultrasonic1_Trigger_P_12_7:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e851a3b9-efb8-48be-bbb8-b303b216c393",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Ultrasonic2_Input_P_12_4_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Ultrasonic1_Trigger_P_12_7_net_0),
		analog=>(open),
		io=>(tmpIO_0__Ultrasonic1_Trigger_P_12_7_net_0),
		siovref=>(tmpSIOVREF__Ultrasonic1_Trigger_P_12_7_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Ultrasonic2_Input_P_12_4_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Ultrasonic2_Input_P_12_4_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Ultrasonic1_Trigger_P_12_7_net_0);
Ultrasonic2_Trigger_P_12_6:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"6fa47601-dde7-4bcc-a553-a814de5d037a",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Ultrasonic2_Input_P_12_4_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Ultrasonic2_Trigger_P_12_6_net_0),
		analog=>(open),
		io=>(tmpIO_0__Ultrasonic2_Trigger_P_12_6_net_0),
		siovref=>(tmpSIOVREF__Ultrasonic2_Trigger_P_12_6_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Ultrasonic2_Input_P_12_4_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Ultrasonic2_Input_P_12_4_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Ultrasonic2_Trigger_P_12_6_net_0);
Hall_Sensor_Out_P3_0:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"7ef5d519-fa79-4738-b9b6-063922d3b493",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Ultrasonic2_Input_P_12_4_net_0),
		y=>(zero),
		fb=>Net_49,
		analog=>(open),
		io=>(tmpIO_0__Hall_Sensor_Out_P3_0_net_0),
		siovref=>(tmpSIOVREF__Hall_Sensor_Out_P3_0_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Ultrasonic2_Input_P_12_4_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Ultrasonic2_Input_P_12_4_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Hall_Sensor_Out_P3_0_net_0);
isr_5:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_50);
Pin_A1_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"260b7e34-229b-42e0-b616-76420992d2b6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Ultrasonic2_Input_P_12_4_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin_A1_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_A1_1_net_0),
		siovref=>(tmpSIOVREF__Pin_A1_1_net_0),
		annotation=>Net_67,
		in_clock=>zero,
		in_clock_en=>tmpOE__Ultrasonic2_Input_P_12_4_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Ultrasonic2_Input_P_12_4_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_A1_1_net_0);
Pin_A2_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"3c81f615-8256-445e-a451-6875b4d08186",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Ultrasonic2_Input_P_12_4_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin_A2_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_A2_1_net_0),
		siovref=>(tmpSIOVREF__Pin_A2_1_net_0),
		annotation=>Net_68,
		in_clock=>zero,
		in_clock_en=>tmpOE__Ultrasonic2_Input_P_12_4_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Ultrasonic2_Input_P_12_4_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_A2_1_net_0);
Pin_B1_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e1652b03-0ebe-4552-8d4c-296464463602",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Ultrasonic2_Input_P_12_4_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin_B1_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_B1_1_net_0),
		siovref=>(tmpSIOVREF__Pin_B1_1_net_0),
		annotation=>Net_69,
		in_clock=>zero,
		in_clock_en=>tmpOE__Ultrasonic2_Input_P_12_4_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Ultrasonic2_Input_P_12_4_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_B1_1_net_0);
Pin_B2_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"18576534-0c58-4894-8eef-eb4e712a125b",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Ultrasonic2_Input_P_12_4_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin_B2_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_B2_1_net_0),
		siovref=>(tmpSIOVREF__Pin_B2_1_net_0),
		annotation=>Net_70,
		in_clock=>zero,
		in_clock_en=>tmpOE__Ultrasonic2_Input_P_12_4_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Ultrasonic2_Input_P_12_4_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_B2_1_net_0);
L_3:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Inductor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_60, Net_61));
L_4:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Inductor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_62, Net_63));
GND_1:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Gnd_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_64);
PWR:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Power_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_65);
PWR_4:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Power_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_66);
\Counter_1:CounterUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Counter_1:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_1:CounterUDB:prevCapture\);
\Counter_1:CounterUDB:overflow_reg_i\:cy_dff
	PORT MAP(d=>\Counter_1:CounterUDB:reload\,
		clk=>\Counter_1:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_1:CounterUDB:overflow_reg_i\);
\Counter_1:CounterUDB:underflow_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Counter_1:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_1:CounterUDB:underflow_reg_i\);
\Counter_1:CounterUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\Counter_1:CounterUDB:reload\,
		clk=>\Counter_1:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_1:CounterUDB:tc_reg_i\);
\Counter_1:CounterUDB:prevCompare\:cy_dff
	PORT MAP(d=>\Counter_1:CounterUDB:cmp_out_i\,
		clk=>\Counter_1:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_1:CounterUDB:prevCompare\);
\Counter_1:CounterUDB:cmp_out_reg_i\:cy_dff
	PORT MAP(d=>\Counter_1:CounterUDB:cmp_out_i\,
		clk=>\Counter_1:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_1:CounterUDB:cmp_out_reg_i\);
\Counter_1:CounterUDB:count_stored_i\:cy_dff
	PORT MAP(d=>Net_11,
		clk=>\Counter_1:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_1:CounterUDB:count_stored_i\);
\Counter_2:CounterUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Counter_2:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_2:CounterUDB:prevCapture\);
\Counter_2:CounterUDB:overflow_reg_i\:cy_dff
	PORT MAP(d=>\Counter_2:CounterUDB:reload\,
		clk=>\Counter_2:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_2:CounterUDB:overflow_reg_i\);
\Counter_2:CounterUDB:underflow_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Counter_2:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_2:CounterUDB:underflow_reg_i\);
\Counter_2:CounterUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\Counter_2:CounterUDB:reload\,
		clk=>\Counter_2:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_2:CounterUDB:tc_reg_i\);
\Counter_2:CounterUDB:prevCompare\:cy_dff
	PORT MAP(d=>\Counter_2:CounterUDB:cmp_out_i\,
		clk=>\Counter_2:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_2:CounterUDB:prevCompare\);
\Counter_2:CounterUDB:cmp_out_reg_i\:cy_dff
	PORT MAP(d=>\Counter_2:CounterUDB:cmp_out_i\,
		clk=>\Counter_2:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_2:CounterUDB:cmp_out_reg_i\);
\Counter_2:CounterUDB:count_stored_i\:cy_dff
	PORT MAP(d=>Net_29,
		clk=>\Counter_2:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_2:CounterUDB:count_stored_i\);

END R_T_L;
