<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>DCCISW</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">DCCISW, Data Cache line Clean and Invalidate by Set/Way</h1><p>The DCCISW characteristics are:</p><h2>Purpose</h2>
          <p>Clean and Invalidate data or unified cache line by set/way.</p>
        <p>This 
        System instruction
       is part of the Cache maintenance instructions functional group.</p><h2>Configuration</h2><p>There are no configuration notes.</p><h2>Attributes</h2>
          <p>DCCISW is a 32-bit System instruction.</p>
        <h2>Field descriptions</h2><p>The DCCISW input value bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="28"><a href="#SetWay">SetWay</a></td><td class="lr" colspan="3"><a href="#Level">Level</a></td><td class="r">0</td></tr></tbody></table><h4 id="SetWay">SetWay, bits [31:4]
                  </h4>
              <p>Contains two fields:</p>
            
              <ul>
                <li>
                  Way, bits[31:32-A], the number of the way to operate on.
                </li>
                <li>
                  Set, bits[B-1:L], the number of the set to operate on.
                </li>
              </ul>
            
              <p>Bits[L-1:4] are <span class="arm-defined-word">RES0</span>.</p>
            
              <p>A = Log<sub>2</sub>(ASSOCIATIVITY), L = Log<sub>2</sub>(LINELEN), B = (L + S), S = Log<sub>2</sub>(NSETS).</p>
            
              <p>ASSOCIATIVITY, LINELEN (line length, in bytes), and NSETS (number of sets) have their usual meanings and are the values for the cache level being operated on. The values of A and S are rounded up to the next integer.</p>
            <h4 id="Level">Level, bits [3:1]
                  </h4>
              <p>Cache level to operate on, minus 1. For example, this field is 0 for operations on L1 cache, or 1 for operations on L2 cache.</p>
            <h4 id="0">
                Bit [0]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <div class="access_mechanisms"><h2>Executing the DCCISW instruction</h2><div class="access_instructions"><div class="access_instruction"><p>This instruction is executed using MCR with the following syntax:</p><p class="asm-code">MCR  
    &lt;syntax&gt;</p></div><p>This syntax uses the following encoding in the System instruction encoding space:</p><table class="access_instructions"><tr><th rowspan="1">
        &lt;syntax&gt;
      </th><th>opc1</th><th>opc2</th><th>CRn</th><th>coproc</th><th>CRm</th></tr><tr><td>p15, 0, 
                &lt;Rt&gt;, c7, c14, 2</td><td>000</td><td>010</td><td>0111</td><td>1111</td><td>1110</td></tr></table><ul></ul></div><h3>Accessibility</h3><p>The instruction is executable as follows:</p><table class="accessibility"><tr><th rowspan="2">
        &lt;syntax&gt;
      </th><th class="accessibility_control" colspan="1">
          Control
        </th><th colspan="3">
        Accessibility
      </th></tr><tr><th class="accessibility_control">TGE</th><th>EL0</th><th>EL1</th><th>EL2</th></tr><tr><td>p15, 0, 
                &lt;Rt&gt;, c7, c14, 2</td><td class="accessibility_control">0</td><td>
        -
      </td><td>WO</td><td>WO</td></tr><tr><td>p15, 0, 
                &lt;Rt&gt;, c7, c14, 2</td><td class="accessibility_control">1</td><td>
        -
      </td><td>
        n/a
      </td><td>WO</td></tr></table>
            <p>If this instruction is executed with a set, way or level argument that is larger than the value supported by the implementation then the behavior is <span class="arm-defined-word">CONSTRAINED UNPREDICTABLE</span> and one of the following occurs:</p>
          
            <ul>
              <li>
                The instruction is <span class="arm-defined-word">UNDEFINED</span>
              </li>
              <li>
                The instruction performs cache maintenance on one of:<ul><li>No cache lines.</li><li>A single arbitrary cache line.</li><li>Multiple arbitrary cache lines.</li></ul>
              </li>
            </ul>
          <h3>Traps and enables</h3><div class="traps_intro"><p>For a description of the prioritization of any generated exceptions, see section G1.11.2 (Exception priority order) in the <i>ARM<sup>®</sup> Architecture Reference Manual, ARMv8, for ARMv8-A architecture profile</i> for exceptions taken to AArch32 state, and section D1.13.2 (Synchronous exception prioritization) for exceptions taken to AArch64 state. Subject to the prioritization rules, the following traps and enables are applicable when accessing this register.</p></div><p>
        When
        EL2 is implemented
        :
      </p><ul><li><p>If <a href="AArch32-hcr.html">HCR</a>.TSW==1, execution of this instruction at EL1 is trapped to Hyp mode.</p></li><li><p>If <a href="AArch32-hstr.html">HSTR</a>.T7==1, execution of this instruction at EL1 is trapped to Hyp mode.</p></li></ul></div><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">10/08/2016 10:36</p><p class="copyconf">Copyright © 2010-2016 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
