Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to /home/heystek/heystek_thesis/thesis/window_and_fft_test_v4/XPS_ROACH2_base/synthesis/xst_temp_dir/


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.02 secs
 
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_xst.prj"
Verilog Include Directory          : {"/home/heystek/heystek_thesis/thesis/window_and_fft_test_v4/XPS_ROACH2_base/pcores/" "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/" }

---- Target Parameters
Target Device                      : xc6vsx475tff1759-1
Output File Name                   : "../implementation/system.ngc"

---- Source Options
Top Module Name                    : system

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 10000

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/heystek/heystek_thesis/thesis/window_and_fft_test_v4/XPS_ROACH2_base/hdl/system.vhd" into library work
Parsing entity <system>.
Parsing architecture <STRUCTURE> of entity <system>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <system> (architecture <STRUCTURE>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <system>.
    Related source file is "/home/heystek/heystek_thesis/thesis/window_and_fft_test_v4/XPS_ROACH2_base/hdl/system.vhd".
    Set property "BOX_TYPE = user_black_box" for instance <opb_adccontroller_0>.
    Set property "BOX_TYPE = user_black_box" for instance <infrastructure_inst>.
    Set property "BOX_TYPE = user_black_box" for instance <reset_block_inst>.
    Set property "BOX_TYPE = user_black_box" for instance <opb0>.
    Set property "BOX_TYPE = user_black_box" for instance <epb_opb_bridge_inst>.
    Set property "BOX_TYPE = user_black_box" for instance <epb_infrastructure_inst>.
    Set property "BOX_TYPE = user_black_box" for instance <sys_block_inst>.
    Set property "BOX_TYPE = user_black_box" for instance <window_and_fft_test_v4_xsg_core_config>.
    Set property "BOX_TYPE = user_black_box" for instance <window_and_fft_test_v4_Subsystem_lo_1_Shared_BRAM_ramblk>.
    Set property "BOX_TYPE = user_black_box" for instance <window_and_fft_test_v4_Subsystem_lo_1_Shared_BRAM>.
    Set property "BOX_TYPE = user_black_box" for instance <window_and_fft_test_v4_Subsystem_lo_1_Shared_BRAM1_ramif>.
    Set property "BOX_TYPE = user_black_box" for instance <window_and_fft_test_v4_subsystem_lo_1_shared_bram1_ramblk>.
    Set property "BOX_TYPE = user_black_box" for instance <window_and_fft_test_v4_Subsystem_lo_1_Shared_BRAM1>.
    Set property "BOX_TYPE = user_black_box" for instance <window_and_fft_test_v4_Subsystem_lo_2_Shared_BRAM_ramif>.
    Set property "BOX_TYPE = user_black_box" for instance <window_and_fft_test_v4_subsystem_lo_2_shared_bram_ramblk>.
    Set property "BOX_TYPE = user_black_box" for instance <window_and_fft_test_v4_Subsystem_lo_2_Shared_BRAM>.
    Set property "BOX_TYPE = user_black_box" for instance <window_and_fft_test_v4_Subsystem_lo_2_Shared_BRAM1_ramif>.
    Set property "BOX_TYPE = user_black_box" for instance <window_and_fft_test_v4_subsystem_lo_2_shared_bram1_ramblk>.
    Set property "BOX_TYPE = user_black_box" for instance <window_and_fft_test_v4_Subsystem_lo_2_Shared_BRAM1>.
    Set property "BOX_TYPE = user_black_box" for instance <window_and_fft_test_v4_Subsystem_lo_3_Shared_BRAM_ramif>.
    Set property "BOX_TYPE = user_black_box" for instance <window_and_fft_test_v4_subsystem_lo_3_shared_bram_ramblk>.
    Set property "BOX_TYPE = user_black_box" for instance <window_and_fft_test_v4_Subsystem_lo_3_Shared_BRAM>.
    Set property "BOX_TYPE = user_black_box" for instance <window_and_fft_test_v4_Subsystem_lo_3_Shared_BRAM1_ramif>.
    Set property "BOX_TYPE = user_black_box" for instance <window_and_fft_test_v4_subsystem_lo_3_shared_bram1_ramblk>.
    Set property "BOX_TYPE = user_black_box" for instance <window_and_fft_test_v4_Subsystem_lo_3_Shared_BRAM1>.
    Set property "BOX_TYPE = user_black_box" for instance <window_and_fft_test_v4_Subsystem_lo_4_Shared_BRAM_ramif>.
    Set property "BOX_TYPE = user_black_box" for instance <window_and_fft_test_v4_subsystem_lo_4_shared_bram_ramblk>.
    Set property "BOX_TYPE = user_black_box" for instance <window_and_fft_test_v4_Subsystem_lo_4_Shared_BRAM>.
    Set property "BOX_TYPE = user_black_box" for instance <window_and_fft_test_v4_Subsystem_lo_4_Shared_BRAM1_ramif>.
    Set property "BOX_TYPE = user_black_box" for instance <window_and_fft_test_v4_subsystem_lo_4_shared_bram1_ramblk>.
    Set property "BOX_TYPE = user_black_box" for instance <window_and_fft_test_v4_Subsystem_lo_4_Shared_BRAM1>.
    Set property "BOX_TYPE = user_black_box" for instance <window_and_fft_test_v4_adc>.
    Set property "BOX_TYPE = user_black_box" for instance <window_and_fft_test_v4_bypass_pfb>.
    Set property "BOX_TYPE = user_black_box" for instance <window_and_fft_test_v4_coarse_fft_shift_mask1>.
    Set property "BOX_TYPE = user_black_box" for instance <window_and_fft_test_v4_even_window1_ramblk>.
    Set property "BOX_TYPE = user_black_box" for instance <window_and_fft_test_v4_even_window1>.
    Set property "BOX_TYPE = user_black_box" for instance <window_and_fft_test_v4_gpio>.
    Set property "BOX_TYPE = user_black_box" for instance <window_and_fft_test_v4_mixer_cnt>.
    Set property "BOX_TYPE = user_black_box" for instance <window_and_fft_test_v4_odd_window1_ramblk>.
    Set property "BOX_TYPE = user_black_box" for instance <window_and_fft_test_v4_odd_window1>.
INFO:Xst:3210 - "/home/heystek/heystek_thesis/thesis/window_and_fft_test_v4/XPS_ROACH2_base/hdl/system.vhd" line 1284: Output port <adc1_adc3wire_clk> of the instance <opb_adccontroller_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/heystek/heystek_thesis/thesis/window_and_fft_test_v4/XPS_ROACH2_base/hdl/system.vhd" line 1284: Output port <adc1_adc3wire_data> of the instance <opb_adccontroller_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/heystek/heystek_thesis/thesis/window_and_fft_test_v4/XPS_ROACH2_base/hdl/system.vhd" line 1284: Output port <adc1_adc3wire_strobe> of the instance <opb_adccontroller_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/heystek/heystek_thesis/thesis/window_and_fft_test_v4/XPS_ROACH2_base/hdl/system.vhd" line 1284: Output port <adc1_modepin> of the instance <opb_adccontroller_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/heystek/heystek_thesis/thesis/window_and_fft_test_v4/XPS_ROACH2_base/hdl/system.vhd" line 1284: Output port <adc1_ddrb> of the instance <opb_adccontroller_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/heystek/heystek_thesis/thesis/window_and_fft_test_v4/XPS_ROACH2_base/hdl/system.vhd" line 1284: Output port <adc1_mmcm_reset> of the instance <opb_adccontroller_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/heystek/heystek_thesis/thesis/window_and_fft_test_v4/XPS_ROACH2_base/hdl/system.vhd" line 1284: Output port <adc1_psclk> of the instance <opb_adccontroller_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/heystek/heystek_thesis/thesis/window_and_fft_test_v4/XPS_ROACH2_base/hdl/system.vhd" line 1284: Output port <adc1_psen> of the instance <opb_adccontroller_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/heystek/heystek_thesis/thesis/window_and_fft_test_v4/XPS_ROACH2_base/hdl/system.vhd" line 1284: Output port <adc1_psincdec> of the instance <opb_adccontroller_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/heystek/heystek_thesis/thesis/window_and_fft_test_v4/XPS_ROACH2_base/hdl/system.vhd" line 1323: Output port <sys_clk180> of the instance <infrastructure_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/heystek/heystek_thesis/thesis/window_and_fft_test_v4/XPS_ROACH2_base/hdl/system.vhd" line 1323: Output port <sys_clk270> of the instance <infrastructure_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/heystek/heystek_thesis/thesis/window_and_fft_test_v4/XPS_ROACH2_base/hdl/system.vhd" line 1323: Output port <sys_clk_lock> of the instance <infrastructure_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/heystek/heystek_thesis/thesis/window_and_fft_test_v4/XPS_ROACH2_base/hdl/system.vhd" line 1323: Output port <sys_clk2x> of the instance <infrastructure_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/heystek/heystek_thesis/thesis/window_and_fft_test_v4/XPS_ROACH2_base/hdl/system.vhd" line 1323: Output port <sys_clk2x90> of the instance <infrastructure_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/heystek/heystek_thesis/thesis/window_and_fft_test_v4/XPS_ROACH2_base/hdl/system.vhd" line 1323: Output port <sys_clk2x180> of the instance <infrastructure_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/heystek/heystek_thesis/thesis/window_and_fft_test_v4/XPS_ROACH2_base/hdl/system.vhd" line 1323: Output port <sys_clk2x270> of the instance <infrastructure_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/heystek/heystek_thesis/thesis/window_and_fft_test_v4/XPS_ROACH2_base/hdl/system.vhd" line 1323: Output port <aux_clk> of the instance <infrastructure_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/heystek/heystek_thesis/thesis/window_and_fft_test_v4/XPS_ROACH2_base/hdl/system.vhd" line 1323: Output port <aux_clk90> of the instance <infrastructure_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/heystek/heystek_thesis/thesis/window_and_fft_test_v4/XPS_ROACH2_base/hdl/system.vhd" line 1323: Output port <aux_clk180> of the instance <infrastructure_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/heystek/heystek_thesis/thesis/window_and_fft_test_v4/XPS_ROACH2_base/hdl/system.vhd" line 1323: Output port <aux_clk270> of the instance <infrastructure_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/heystek/heystek_thesis/thesis/window_and_fft_test_v4/XPS_ROACH2_base/hdl/system.vhd" line 1323: Output port <aux_clk2x> of the instance <infrastructure_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/heystek/heystek_thesis/thesis/window_and_fft_test_v4/XPS_ROACH2_base/hdl/system.vhd" line 1323: Output port <aux_clk2x90> of the instance <infrastructure_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/heystek/heystek_thesis/thesis/window_and_fft_test_v4/XPS_ROACH2_base/hdl/system.vhd" line 1323: Output port <aux_clk2x180> of the instance <infrastructure_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/heystek/heystek_thesis/thesis/window_and_fft_test_v4/XPS_ROACH2_base/hdl/system.vhd" line 1323: Output port <aux_clk2x270> of the instance <infrastructure_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/heystek/heystek_thesis/thesis/window_and_fft_test_v4/XPS_ROACH2_base/hdl/system.vhd" line 1323: Output port <idelay_rdy> of the instance <infrastructure_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/heystek/heystek_thesis/thesis/window_and_fft_test_v4/XPS_ROACH2_base/hdl/system.vhd" line 1323: Output port <clk_200> of the instance <infrastructure_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/heystek/heystek_thesis/thesis/window_and_fft_test_v4/XPS_ROACH2_base/hdl/system.vhd" line 1323: Output port <clk_100> of the instance <infrastructure_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/heystek/heystek_thesis/thesis/window_and_fft_test_v4/XPS_ROACH2_base/hdl/system.vhd" line 1355: Output port <op_reset_o> of the instance <reset_block_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/heystek/heystek_thesis/thesis/window_and_fft_test_v4/XPS_ROACH2_base/hdl/system.vhd" line 1363: Output port <OPB_MRequest> of the instance <opb0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/heystek/heystek_thesis/thesis/window_and_fft_test_v4/XPS_ROACH2_base/hdl/system.vhd" line 1363: Output port <OPB_rdDBus> of the instance <opb0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/heystek/heystek_thesis/thesis/window_and_fft_test_v4/XPS_ROACH2_base/hdl/system.vhd" line 1363: Output port <OPB_wrDBus> of the instance <opb0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/heystek/heystek_thesis/thesis/window_and_fft_test_v4/XPS_ROACH2_base/hdl/system.vhd" line 1363: Output port <OPB_pendReq> of the instance <opb0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/heystek/heystek_thesis/thesis/window_and_fft_test_v4/XPS_ROACH2_base/hdl/system.vhd" line 1363: Output port <OPB_beXfer> of the instance <opb0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/heystek/heystek_thesis/thesis/window_and_fft_test_v4/XPS_ROACH2_base/hdl/system.vhd" line 1363: Output port <OPB_beAck> of the instance <opb0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/heystek/heystek_thesis/thesis/window_and_fft_test_v4/XPS_ROACH2_base/hdl/system.vhd" line 1363: Output port <OPB_busLock> of the instance <opb0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/heystek/heystek_thesis/thesis/window_and_fft_test_v4/XPS_ROACH2_base/hdl/system.vhd" line 1363: Output port <OPB_dwAck> of the instance <opb0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/heystek/heystek_thesis/thesis/window_and_fft_test_v4/XPS_ROACH2_base/hdl/system.vhd" line 1363: Output port <OPB_dwXfer> of the instance <opb0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/heystek/heystek_thesis/thesis/window_and_fft_test_v4/XPS_ROACH2_base/hdl/system.vhd" line 1363: Output port <OPB_fwAck> of the instance <opb0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/heystek/heystek_thesis/thesis/window_and_fft_test_v4/XPS_ROACH2_base/hdl/system.vhd" line 1363: Output port <OPB_fwXfer> of the instance <opb0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/heystek/heystek_thesis/thesis/window_and_fft_test_v4/XPS_ROACH2_base/hdl/system.vhd" line 1363: Output port <OPB_hwAck> of the instance <opb0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/heystek/heystek_thesis/thesis/window_and_fft_test_v4/XPS_ROACH2_base/hdl/system.vhd" line 1363: Output port <OPB_hwXfer> of the instance <opb0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/heystek/heystek_thesis/thesis/window_and_fft_test_v4/XPS_ROACH2_base/hdl/system.vhd" line 1363: Output port <OPB_toutSup> of the instance <opb0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/heystek/heystek_thesis/thesis/window_and_fft_test_v4/XPS_ROACH2_base/hdl/system.vhd" line 1461: Output port <soft_reset> of the instance <sys_block_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/heystek/heystek_thesis/thesis/window_and_fft_test_v4/XPS_ROACH2_base/hdl/system.vhd" line 1995: Output port <ctrl_clk90_out> of the instance <window_and_fft_test_v4_adc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/heystek/heystek_thesis/thesis/window_and_fft_test_v4/XPS_ROACH2_base/hdl/system.vhd" line 1995: Output port <ctrl_clk180_out> of the instance <window_and_fft_test_v4_adc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/heystek/heystek_thesis/thesis/window_and_fft_test_v4/XPS_ROACH2_base/hdl/system.vhd" line 1995: Output port <ctrl_clk270_out> of the instance <window_and_fft_test_v4_adc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/heystek/heystek_thesis/thesis/window_and_fft_test_v4/XPS_ROACH2_base/hdl/system.vhd" line 1995: Output port <ctrl_dcm_locked> of the instance <window_and_fft_test_v4_adc> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <system> synthesized.

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <../implementation/system_epb_opb_bridge_inst_wrapper.ngc>.
Reading core <../implementation/system_window_and_fft_test_v4_adc_wrapper.ngc>.
Reading Secure Unit <U0/fgas>.
Reading core <../implementation/system_window_and_fft_test_v4_gpio_wrapper.ngc>.
Reading core <../implementation/system_infrastructure_inst_wrapper.ngc>.
Reading core <../implementation/system_epb_infrastructure_inst_wrapper.ngc>.
Reading core <../implementation/system_opb0_wrapper.ngc>.
Reading core <../implementation/system_window_and_fft_test_v4_xsg_core_config_wrapper.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <../implementation/system_opb_adccontroller_0_wrapper.ngc>.
Reading core <../implementation/system_reset_block_inst_wrapper.ngc>.
Reading core <../implementation/system_sys_block_inst_wrapper.ngc>.
Reading core <../implementation/system_window_and_fft_test_v4_subsystem_lo_1_shared_bram_ramblk_wrapper.ngc>.
Reading core <../implementation/system_window_and_fft_test_v4_subsystem_lo_1_shared_bram1_ramif_wrapper.ngc>.
Reading core <../implementation/system_window_and_fft_test_v4_subsystem_lo_2_shared_bram_ramif_wrapper.ngc>.
Reading core <../implementation/system_window_and_fft_test_v4_subsystem_lo_2_shared_bram1_ramif_wrapper.ngc>.
Reading core <../implementation/system_window_and_fft_test_v4_subsystem_lo_3_shared_bram_ramif_wrapper.ngc>.
Reading core <../implementation/system_window_and_fft_test_v4_subsystem_lo_3_shared_bram1_ramif_wrapper.ngc>.
Reading core <../implementation/system_window_and_fft_test_v4_subsystem_lo_4_shared_bram_ramif_wrapper.ngc>.
Reading core <../implementation/system_window_and_fft_test_v4_subsystem_lo_4_shared_bram1_ramif_wrapper.ngc>.
Reading core <../implementation/system_window_and_fft_test_v4_bypass_pfb_wrapper.ngc>.
Reading core <../implementation/system_window_and_fft_test_v4_coarse_fft_shift_mask1_wrapper.ngc>.
Reading core <../implementation/system_window_and_fft_test_v4_even_window1_ramblk_wrapper.ngc>.
Reading core <../implementation/system_window_and_fft_test_v4_mixer_cnt_wrapper.ngc>.
Reading core <../implementation/system_window_and_fft_test_v4_odd_window1_ramblk_wrapper.ngc>.
Reading core <../implementation/system_window_and_fft_test_v4_subsystem_lo_1_shared_bram_wrapper.ngc>.
Reading core <../implementation/system_window_and_fft_test_v4_subsystem_lo_1_shared_bram1_wrapper.ngc>.
Reading core <../implementation/system_window_and_fft_test_v4_subsystem_lo_2_shared_bram_wrapper.ngc>.
Reading core <../implementation/system_window_and_fft_test_v4_subsystem_lo_2_shared_bram1_wrapper.ngc>.
Reading core <../implementation/system_window_and_fft_test_v4_subsystem_lo_3_shared_bram_wrapper.ngc>.
Reading core <../implementation/system_window_and_fft_test_v4_subsystem_lo_3_shared_bram1_wrapper.ngc>.
Reading core <../implementation/system_window_and_fft_test_v4_subsystem_lo_4_shared_bram_wrapper.ngc>.
Reading core <../implementation/system_window_and_fft_test_v4_subsystem_lo_4_shared_bram1_wrapper.ngc>.
Reading core <../implementation/system_window_and_fft_test_v4_even_window1_wrapper.ngc>.
Reading core <../implementation/system_window_and_fft_test_v4_odd_window1_wrapper.ngc>.
Reading core <../implementation/system_window_and_fft_test_v4_subsystem_lo_1_shared_bram1_ramblk_wrapper.ngc>.
Reading core <../implementation/system_window_and_fft_test_v4_subsystem_lo_2_shared_bram_ramblk_wrapper.ngc>.
Reading core <../implementation/system_window_and_fft_test_v4_subsystem_lo_2_shared_bram1_ramblk_wrapper.ngc>.
Reading core <../implementation/system_window_and_fft_test_v4_subsystem_lo_3_shared_bram_ramblk_wrapper.ngc>.
Reading core <../implementation/system_window_and_fft_test_v4_subsystem_lo_3_shared_bram1_ramblk_wrapper.ngc>.
Reading core <../implementation/system_window_and_fft_test_v4_subsystem_lo_4_shared_bram_ramblk_wrapper.ngc>.
Reading core <../implementation/system_window_and_fft_test_v4_subsystem_lo_4_shared_bram1_ramblk_wrapper.ngc>.
Loading core <system_epb_opb_bridge_inst_wrapper> for timing and area information for instance <epb_opb_bridge_inst>.
Loading core <system_window_and_fft_test_v4_adc_wrapper> for timing and area information for instance <window_and_fft_test_v4_adc>.
Loading core <system_window_and_fft_test_v4_gpio_wrapper> for timing and area information for instance <window_and_fft_test_v4_gpio>.
Loading core <system_infrastructure_inst_wrapper> for timing and area information for instance <infrastructure_inst>.
Loading core <system_epb_infrastructure_inst_wrapper> for timing and area information for instance <epb_infrastructure_inst>.
Loading core <system_opb0_wrapper> for timing and area information for instance <opb0>.
Loading core <system_window_and_fft_test_v4_xsg_core_config_wrapper> for timing and area information for instance <window_and_fft_test_v4_xsg_core_config>.
Loading core <system_opb_adccontroller_0_wrapper> for timing and area information for instance <opb_adccontroller_0>.
Loading core <system_reset_block_inst_wrapper> for timing and area information for instance <reset_block_inst>.
Loading core <system_sys_block_inst_wrapper> for timing and area information for instance <sys_block_inst>.
Loading core <system_window_and_fft_test_v4_subsystem_lo_1_shared_bram_ramblk_wrapper> for timing and area information for instance <window_and_fft_test_v4_Subsystem_lo_1_Shared_BRAM_ramblk>.
Loading core <system_window_and_fft_test_v4_subsystem_lo_1_shared_bram1_ramif_wrapper> for timing and area information for instance <window_and_fft_test_v4_Subsystem_lo_1_Shared_BRAM1_ramif>.
Loading core <system_window_and_fft_test_v4_subsystem_lo_2_shared_bram_ramif_wrapper> for timing and area information for instance <window_and_fft_test_v4_Subsystem_lo_2_Shared_BRAM_ramif>.
Loading core <system_window_and_fft_test_v4_subsystem_lo_2_shared_bram1_ramif_wrapper> for timing and area information for instance <window_and_fft_test_v4_Subsystem_lo_2_Shared_BRAM1_ramif>.
Loading core <system_window_and_fft_test_v4_subsystem_lo_3_shared_bram_ramif_wrapper> for timing and area information for instance <window_and_fft_test_v4_Subsystem_lo_3_Shared_BRAM_ramif>.
Loading core <system_window_and_fft_test_v4_subsystem_lo_3_shared_bram1_ramif_wrapper> for timing and area information for instance <window_and_fft_test_v4_Subsystem_lo_3_Shared_BRAM1_ramif>.
Loading core <system_window_and_fft_test_v4_subsystem_lo_4_shared_bram_ramif_wrapper> for timing and area information for instance <window_and_fft_test_v4_Subsystem_lo_4_Shared_BRAM_ramif>.
Loading core <system_window_and_fft_test_v4_subsystem_lo_4_shared_bram1_ramif_wrapper> for timing and area information for instance <window_and_fft_test_v4_Subsystem_lo_4_Shared_BRAM1_ramif>.
Loading core <system_window_and_fft_test_v4_bypass_pfb_wrapper> for timing and area information for instance <window_and_fft_test_v4_bypass_pfb>.
Loading core <system_window_and_fft_test_v4_coarse_fft_shift_mask1_wrapper> for timing and area information for instance <window_and_fft_test_v4_coarse_fft_shift_mask1>.
Loading core <system_window_and_fft_test_v4_even_window1_ramblk_wrapper> for timing and area information for instance <window_and_fft_test_v4_even_window1_ramblk>.
Loading core <system_window_and_fft_test_v4_mixer_cnt_wrapper> for timing and area information for instance <window_and_fft_test_v4_mixer_cnt>.
Loading core <system_window_and_fft_test_v4_odd_window1_ramblk_wrapper> for timing and area information for instance <window_and_fft_test_v4_odd_window1_ramblk>.
Loading core <system_window_and_fft_test_v4_subsystem_lo_1_shared_bram_wrapper> for timing and area information for instance <window_and_fft_test_v4_Subsystem_lo_1_Shared_BRAM>.
Loading core <system_window_and_fft_test_v4_subsystem_lo_1_shared_bram1_wrapper> for timing and area information for instance <window_and_fft_test_v4_Subsystem_lo_1_Shared_BRAM1>.
Loading core <system_window_and_fft_test_v4_subsystem_lo_2_shared_bram_wrapper> for timing and area information for instance <window_and_fft_test_v4_Subsystem_lo_2_Shared_BRAM>.
Loading core <system_window_and_fft_test_v4_subsystem_lo_2_shared_bram1_wrapper> for timing and area information for instance <window_and_fft_test_v4_Subsystem_lo_2_Shared_BRAM1>.
Loading core <system_window_and_fft_test_v4_subsystem_lo_3_shared_bram_wrapper> for timing and area information for instance <window_and_fft_test_v4_Subsystem_lo_3_Shared_BRAM>.
Loading core <system_window_and_fft_test_v4_subsystem_lo_3_shared_bram1_wrapper> for timing and area information for instance <window_and_fft_test_v4_Subsystem_lo_3_Shared_BRAM1>.
Loading core <system_window_and_fft_test_v4_subsystem_lo_4_shared_bram_wrapper> for timing and area information for instance <window_and_fft_test_v4_Subsystem_lo_4_Shared_BRAM>.
Loading core <system_window_and_fft_test_v4_subsystem_lo_4_shared_bram1_wrapper> for timing and area information for instance <window_and_fft_test_v4_Subsystem_lo_4_Shared_BRAM1>.
Loading core <system_window_and_fft_test_v4_even_window1_wrapper> for timing and area information for instance <window_and_fft_test_v4_even_window1>.
Loading core <system_window_and_fft_test_v4_odd_window1_wrapper> for timing and area information for instance <window_and_fft_test_v4_odd_window1>.
Loading core <system_window_and_fft_test_v4_subsystem_lo_1_shared_bram1_ramblk_wrapper> for timing and area information for instance <window_and_fft_test_v4_subsystem_lo_1_shared_bram1_ramblk>.
Loading core <system_window_and_fft_test_v4_subsystem_lo_2_shared_bram_ramblk_wrapper> for timing and area information for instance <window_and_fft_test_v4_subsystem_lo_2_shared_bram_ramblk>.
Loading core <system_window_and_fft_test_v4_subsystem_lo_2_shared_bram1_ramblk_wrapper> for timing and area information for instance <window_and_fft_test_v4_subsystem_lo_2_shared_bram1_ramblk>.
Loading core <system_window_and_fft_test_v4_subsystem_lo_3_shared_bram_ramblk_wrapper> for timing and area information for instance <window_and_fft_test_v4_subsystem_lo_3_shared_bram_ramblk>.
Loading core <system_window_and_fft_test_v4_subsystem_lo_3_shared_bram1_ramblk_wrapper> for timing and area information for instance <window_and_fft_test_v4_subsystem_lo_3_shared_bram1_ramblk>.
Loading core <system_window_and_fft_test_v4_subsystem_lo_4_shared_bram_ramblk_wrapper> for timing and area information for instance <window_and_fft_test_v4_subsystem_lo_4_shared_bram_ramblk>.
Loading core <system_window_and_fft_test_v4_subsystem_lo_4_shared_bram1_ramblk_wrapper> for timing and area information for instance <window_and_fft_test_v4_subsystem_lo_4_shared_bram1_ramblk>.
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1

=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <system> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block system, actual ratio is 1.
INFO:Xst:2260 - The FF/Latch <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_2> in Unit <U0/fgas> is equivalent to the following 12 FFs/Latches : <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_3> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_4> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_5> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_6> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_7> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_13> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_14> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_15> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_16> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_17> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_18> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_19> 
INFO:Xst:2260 - The FF/Latch <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_8> in Unit <U0/fgas> is equivalent to the following FF/Latch : <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_9> 
INFO:Xst:2260 - The FF/Latch <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_4_1> in Unit <U0/fgas> is equivalent to the following 7 FFs/Latches : <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_4_2> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_4_3> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_4_4> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_4_5> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_4_6> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_4_7> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_4_8> 
INFO:Xst:2260 - The FF/Latch <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_3> in Unit <U0/fgas> is equivalent to the following 6 FFs/Latches : <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_4> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_5> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_6> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_7> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_8> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_9> 
INFO:Xst:2260 - The FF/Latch <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1> in Unit <U0/fgas> is equivalent to the following 5 FFs/Latches : <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_1> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_10> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_11> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_12> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_13> 
INFO:Xst:2260 - The FF/Latch <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2> in Unit <U0/fgas> is equivalent to the following 11 FFs/Latches : <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_1> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_10> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_11> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_12> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_13> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_14> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_15> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_16> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_17> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_18> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_19> 
INFO:Xst:2260 - The FF/Latch <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0> in Unit <U0/fgas> is equivalent to the following 12 FFs/Latches : <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_1> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_2> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_10> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_11> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_12> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_13> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_14> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_15> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_16> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_17> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_18> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_19> 
INFO:Xst:2260 - The FF/Latch <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_2> in Unit <U0/fgas> is equivalent to the following 7 FFs/Latches : <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_3> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_4> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_5> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_6> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_7> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_8> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_9> 
INFO:Xst:2260 - The FF/Latch <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_2> in Unit <U0/fgas> is equivalent to the following 12 FFs/Latches : <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_3> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_4> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_5> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_6> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_7> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_8> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_14> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_15> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_16> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_17> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_18> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_19> 
INFO:Xst:2260 - The FF/Latch <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3> in Unit <U0/fgas> is equivalent to the following 4 FFs/Latches : <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_1> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_10> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_11> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_12> 
INFO:Xst:2260 - The FF/Latch <cntblk/gen_wr_cntr/bin_cnt_top/bld_bin_cnt/count_0> in Unit <U0/fgas> is equivalent to the following FF/Latch : <cntblk/gen_wr_cntr/bin_cnt_top/bld_bin_cnt/count_0_1> 
INFO:Xst:2260 - The FF/Latch <cntblk/gen_wr_cntr/bin_cnt_top/bld_bin_cnt/count_1> in Unit <U0/fgas> is equivalent to the following 3 FFs/Latches : <cntblk/gen_wr_cntr/bin_cnt_top/bld_bin_cnt/count_1_1> <cntblk/gen_wr_cntr/bin_cnt_top/bld_bin_cnt/count_1_2> <cntblk/gen_wr_cntr/bin_cnt_top/bld_bin_cnt/count_1_3> 
INFO:Xst:2260 - The FF/Latch <cntblk/gen_wr_cntr/bin_cnt_top/bld_bin_cnt/count_2> in Unit <U0/fgas> is equivalent to the following 3 FFs/Latches : <cntblk/gen_wr_cntr/bin_cnt_top/bld_bin_cnt/count_2_1> <cntblk/gen_wr_cntr/bin_cnt_top/bld_bin_cnt/count_2_2> <cntblk/gen_wr_cntr/bin_cnt_top/bld_bin_cnt/count_2_3> 
INFO:Xst:2260 - The FF/Latch <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <pipeline20_ed6ce63c1a/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <pipeline27_03a229182e/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly0_0_0276d59789/twiddle_5f068b21a9/coeff_gen_45e50c8248/feedback_osc_8ae9a48d50/sel_replicate_ed643ef8b8/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly0_0_0276d59789/twiddle_5f068b21a9/coeff_gen_45e50c8248/feedback_osc_8ae9a48d50/sel_replicate_ed643ef8b8/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/we_replicate_4c813c783b/din1_2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/we_replicate_4c813c783b/din1_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din1_2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din1_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din1_2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din1_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din1_2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din1_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din1_2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din1_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din1_2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din1_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din1_2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din1_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din1_2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din1_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din1_2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din1_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/we_replicate_4c813c783b/din1_3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/we_replicate_4c813c783b/din1_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <pipeline20_ed6ce63c1a/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <pipeline27_03a229182e/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <delay6/op_mem_20_24_0_0> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of9_537d0575b1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay6/op_mem_20_24_0_1> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of9_537d0575b1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay6/op_mem_20_24_0_2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of9_537d0575b1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay6/op_mem_20_24_0_3> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of9_537d0575b1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay6/op_mem_20_24_0_4> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of9_537d0575b1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay6/op_mem_20_24_0_5> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of9_537d0575b1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay6/op_mem_20_24_0_6> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of9_537d0575b1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay6/op_mem_20_24_0_7> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of9_537d0575b1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay6/op_mem_20_24_0_8> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of9_537d0575b1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay6/op_mem_20_24_0_9> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of9_537d0575b1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <delay4/op_mem_20_24_0_0> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of8_b71b88c5a1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_unscrambler_6e62eedbc0/reorder_6cf90680c7/buf0_f7768151e2/rep_addr_accc32e192/din1_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_unscrambler_6e62eedbc0/reorder_6cf90680c7/buf1_772c6daf83/rep_addr_accc32e192/din1_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay4/op_mem_20_24_0_1> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of8_b71b88c5a1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_unscrambler_6e62eedbc0/reorder_6cf90680c7/buf0_f7768151e2/rep_addr_accc32e192/din1_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_unscrambler_6e62eedbc0/reorder_6cf90680c7/buf1_772c6daf83/rep_addr_accc32e192/din1_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay4/op_mem_20_24_0_2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of8_b71b88c5a1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_unscrambler_6e62eedbc0/reorder_6cf90680c7/buf0_f7768151e2/rep_addr_accc32e192/din1_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_unscrambler_6e62eedbc0/reorder_6cf90680c7/buf1_772c6daf83/rep_addr_accc32e192/din1_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay4/op_mem_20_24_0_3> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of8_b71b88c5a1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_unscrambler_6e62eedbc0/reorder_6cf90680c7/buf0_f7768151e2/rep_addr_accc32e192/din1_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_unscrambler_6e62eedbc0/reorder_6cf90680c7/buf1_772c6daf83/rep_addr_accc32e192/din1_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay4/op_mem_20_24_0_4> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of8_b71b88c5a1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_unscrambler_6e62eedbc0/reorder_6cf90680c7/buf0_f7768151e2/rep_addr_accc32e192/din1_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_unscrambler_6e62eedbc0/reorder_6cf90680c7/buf1_772c6daf83/rep_addr_accc32e192/din1_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay4/op_mem_20_24_0_5> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of8_b71b88c5a1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_unscrambler_6e62eedbc0/reorder_6cf90680c7/buf0_f7768151e2/rep_addr_accc32e192/din1_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_unscrambler_6e62eedbc0/reorder_6cf90680c7/buf1_772c6daf83/rep_addr_accc32e192/din1_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay4/op_mem_20_24_0_6> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of8_b71b88c5a1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_unscrambler_6e62eedbc0/reorder_6cf90680c7/buf0_f7768151e2/rep_addr_accc32e192/din1_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_unscrambler_6e62eedbc0/reorder_6cf90680c7/buf1_772c6daf83/rep_addr_accc32e192/din1_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay4/op_mem_20_24_0_7> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of8_b71b88c5a1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_unscrambler_6e62eedbc0/reorder_6cf90680c7/buf0_f7768151e2/rep_addr_accc32e192/din1_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_unscrambler_6e62eedbc0/reorder_6cf90680c7/buf1_772c6daf83/rep_addr_accc32e192/din1_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay4/op_mem_20_24_0_8> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of8_b71b88c5a1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_unscrambler_6e62eedbc0/reorder_6cf90680c7/buf0_f7768151e2/rep_addr_accc32e192/din1_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_unscrambler_6e62eedbc0/reorder_6cf90680c7/buf1_772c6daf83/rep_addr_accc32e192/din1_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay4/op_mem_20_24_0_9> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of8_b71b88c5a1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <pipeline20_ed6ce63c1a/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <pipeline27_03a229182e/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <pipeline34_16ae506fde/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <pipeline18_449c822a97/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <pipeline20_ed6ce63c1a/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <pipeline27_03a229182e/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/we_replicate_4c813c783b/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/we_replicate_4c813c783b/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_wideband_real1_41856fd605/fft_unscrambler_6e62eedbc0/reorder_6cf90680c7/we_replicate_d7457fff3f/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_wideband_real1_41856fd605/fft_unscrambler_6e62eedbc0/reorder_6cf90680c7/current_map_aff4ba913d/rep_wea_0a2bb606c3/din1_0/op_mem_20_24_0> 
INFO:Xst:2260 - The FF/Latch <delay4/op_mem_20_24_0_10> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of8_b71b88c5a1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[10].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay4/op_mem_20_24_0_11> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of8_b71b88c5a1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[11].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay4/op_mem_20_24_0_12> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of8_b71b88c5a1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[12].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay4/op_mem_20_24_0_13> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of8_b71b88c5a1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[13].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay4/op_mem_20_24_0_14> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of8_b71b88c5a1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[14].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay4/op_mem_20_24_0_15> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of8_b71b88c5a1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[15].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay4/op_mem_20_24_0_16> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of8_b71b88c5a1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[16].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay4/op_mem_20_24_0_17> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of8_b71b88c5a1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[17].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pipeline20_ed6ce63c1a/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <pipeline27_03a229182e/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pipeline20_ed6ce63c1a/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <pipeline27_03a229182e/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <delay5/op_mem_20_24_0_0> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of11_b834127c92/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay5/op_mem_20_24_0_1> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of11_b834127c92/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly0_0_0276d59789/shift_replicate_6ea815bf7e/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 7 FFs/Latches : <fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly0_0_0276d59789/shift_replicate_6ea815bf7e/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly0_0_0276d59789/shift_replicate_6ea815bf7e/din0_2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly0_0_0276d59789/shift_replicate_6ea815bf7e/din0_3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2>
   <fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly0_0_0276d59789/shift_replicate_6ea815bf7e/din0_4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly0_0_0276d59789/shift_replicate_6ea815bf7e/din0_5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly0_0_0276d59789/shift_replicate_6ea815bf7e/din0_6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly0_0_0276d59789/shift_replicate_6ea815bf7e/din0_7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay5/op_mem_20_24_0_2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of11_b834127c92/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay5/op_mem_20_24_0_3> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of11_b834127c92/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay5/op_mem_20_24_0_4> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of11_b834127c92/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay5/op_mem_20_24_0_5> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of11_b834127c92/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay6/op_mem_20_24_0_10> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of9_537d0575b1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[10].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay5/op_mem_20_24_0_6> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of11_b834127c92/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay6/op_mem_20_24_0_11> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of9_537d0575b1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[11].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay5/op_mem_20_24_0_7> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of11_b834127c92/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay6/op_mem_20_24_0_12> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of9_537d0575b1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[12].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay5/op_mem_20_24_0_8> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of11_b834127c92/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay6/op_mem_20_24_0_13> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of9_537d0575b1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[13].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay5/op_mem_20_24_0_9> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of11_b834127c92/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay6/op_mem_20_24_0_14> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of9_537d0575b1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[14].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay6/op_mem_20_24_0_15> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of9_537d0575b1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[15].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay6/op_mem_20_24_0_16> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of9_537d0575b1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[16].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay6/op_mem_20_24_0_17> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of9_537d0575b1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[17].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pipeline20_ed6ce63c1a/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <pipeline27_03a229182e/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay7/op_mem_20_24_0_10> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of10_dfa7148607/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[10].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay7/op_mem_20_24_0_11> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of10_dfa7148607/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[11].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap2_4888fc9b88/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 129 FFs/Latches : <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap2_4888fc9b88/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap2_4888fc9b88/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap2_4888fc9b88/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap2_4888fc9b88/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp>
   <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap2_4888fc9b88/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap2_4888fc9b88/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap2_4888fc9b88/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap2_4888fc9b88/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap2_4888fc9b88/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap2_4888fc9b88/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp>
   <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap2_4888fc9b88/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap2_4888fc9b88/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap2_4888fc9b88/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap2_4888fc9b88/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap2_4888fc9b88/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap4_21a3cb2afe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp>
   <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap4_21a3cb2afe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap4_21a3cb2afe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap4_21a3cb2afe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap4_21a3cb2afe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap4_21a3cb2afe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap4_21a3cb2afe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp>
   <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap4_21a3cb2afe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap4_21a3cb2afe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap4_21a3cb2afe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap4_21a3cb2afe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap4_21a3cb2afe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap4_21a3cb2afe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp>
   <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap4_21a3cb2afe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap4_21a3cb2afe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap4_21a3cb2afe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp>
   <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp>
   <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp>
   <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap1_3f6ed236eb/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap1_3f6ed236eb/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap1_3f6ed236eb/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap1_3f6ed236eb/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap1_3f6ed236eb/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp>
   <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap1_3f6ed236eb/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap1_3f6ed236eb/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap1_3f6ed236eb/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap1_3f6ed236eb/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap1_3f6ed236eb/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap1_3f6ed236eb/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp>
   <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap1_3f6ed236eb/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap1_3f6ed236eb/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap1_3f6ed236eb/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap1_3f6ed236eb/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap1_3f6ed236eb/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap2_4888fc9b88/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp>
   <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap2_4888fc9b88/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap2_4888fc9b88/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap2_4888fc9b88/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap2_4888fc9b88/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap2_4888fc9b88/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap2_4888fc9b88/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp>
   <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap2_4888fc9b88/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap2_4888fc9b88/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap2_4888fc9b88/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap2_4888fc9b88/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap2_4888fc9b88/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap2_4888fc9b88/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp>
   <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap2_4888fc9b88/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap2_4888fc9b88/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap2_4888fc9b88/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap4_21a3cb2afe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap4_21a3cb2afe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap4_21a3cb2afe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp>
   <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap4_21a3cb2afe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap4_21a3cb2afe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap4_21a3cb2afe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap4_21a3cb2afe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap4_21a3cb2afe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap4_21a3cb2afe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp>
   <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap4_21a3cb2afe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap4_21a3cb2afe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap4_21a3cb2afe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap4_21a3cb2afe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap4_21a3cb2afe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap4_21a3cb2afe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp>
   <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap4_21a3cb2afe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp>
   <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp>
   <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap1_3f6ed236eb/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp>
   <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap1_3f6ed236eb/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap1_3f6ed236eb/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap1_3f6ed236eb/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap1_3f6ed236eb/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap1_3f6ed236eb/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap1_3f6ed236eb/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp>
   <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap1_3f6ed236eb/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap1_3f6ed236eb/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap1_3f6ed236eb/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap1_3f6ed236eb/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap1_3f6ed236eb/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap1_3f6ed236eb/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp>
   <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap1_3f6ed236eb/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap1_3f6ed236eb/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap1_3f6ed236eb/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <pipeline32_2d07f7b9aa/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <pipeline33_a5c811f9db/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp>
INFO:Xst:2260 - The FF/Latch <delay7/op_mem_20_24_0_12> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of10_dfa7148607/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[12].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay7/op_mem_20_24_0_13> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of10_dfa7148607/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[13].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay7/op_mem_20_24_0_14> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of10_dfa7148607/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[14].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay7/op_mem_20_24_0_15> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of10_dfa7148607/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[15].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pipeline20_ed6ce63c1a/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <pipeline27_03a229182e/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <delay7/op_mem_20_24_0_16> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of10_dfa7148607/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[16].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay7/op_mem_20_24_0_17> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of10_dfa7148607/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[17].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly1_1_d1c7ec9809/twiddle_22d3e50fff/coeff_gen_60ab7febeb/feedback_osc_ad82cf63a0/sel_replicate_fada1cd6d3/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly1_1_d1c7ec9809/twiddle_22d3e50fff/coeff_gen_60ab7febeb/feedback_osc_ad82cf63a0/sel_replicate_fada1cd6d3/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly1_0_135fbf9fb0/twiddle_9e73da22c9/coeff_gen_95edfda61e/feedback_osc_24b0f033c4/sel_replicate_318fce8bca/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly1_0_135fbf9fb0/twiddle_9e73da22c9/coeff_gen_95edfda61e/feedback_osc_24b0f033c4/sel_replicate_318fce8bca/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <pipeline20_ed6ce63c1a/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <pipeline27_03a229182e/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <pipeline20_ed6ce63c1a/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <pipeline27_03a229182e/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din1_3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din1_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din1_3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din1_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din1_3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din1_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly1_0_135fbf9fb0/shift_replicate_66ad24b9af/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 7 FFs/Latches : <fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly1_0_135fbf9fb0/shift_replicate_66ad24b9af/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly1_0_135fbf9fb0/shift_replicate_66ad24b9af/din0_2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly1_0_135fbf9fb0/shift_replicate_66ad24b9af/din0_3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2>
   <fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly1_1_d1c7ec9809/shift_replicate_9988fc47c7/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly1_1_d1c7ec9809/shift_replicate_9988fc47c7/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly1_1_d1c7ec9809/shift_replicate_9988fc47c7/din0_2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly1_1_d1c7ec9809/shift_replicate_9988fc47c7/din0_3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din1_3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din1_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din1_3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din1_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din1_3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din1_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din1_3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din1_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din1_3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din1_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay5/op_mem_20_24_0_10> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of11_b834127c92/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[10].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay5/op_mem_20_24_0_11> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of11_b834127c92/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[11].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay5/op_mem_20_24_0_12> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of11_b834127c92/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[12].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay5/op_mem_20_24_0_13> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of11_b834127c92/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[13].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay5/op_mem_20_24_0_14> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of11_b834127c92/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[14].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay5/op_mem_20_24_0_15> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of11_b834127c92/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[15].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay7/op_mem_20_24_0_0> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of10_dfa7148607/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay5/op_mem_20_24_0_16> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of11_b834127c92/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[16].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay7/op_mem_20_24_0_1> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of10_dfa7148607/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay5/op_mem_20_24_0_17> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of11_b834127c92/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[17].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay7/op_mem_20_24_0_2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of10_dfa7148607/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay7/op_mem_20_24_0_3> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of10_dfa7148607/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay7/op_mem_20_24_0_4> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of10_dfa7148607/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay7/op_mem_20_24_0_5> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of10_dfa7148607/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay7/op_mem_20_24_0_6> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of10_dfa7148607/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay7/op_mem_20_24_0_7> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of10_dfa7148607/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay7/op_mem_20_24_0_8> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of10_dfa7148607/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay7/op_mem_20_24_0_9> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of10_dfa7148607/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_stage_3_c0581b89be/butterfly_direct_180ee69db7/twiddle_3d85e5872d/coeff_gen_e2244a71ac/cosin_80132246cb/add_convert1_92ef968a6f/convert2/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/biplex_core_7d6e890ad3> is equivalent to the following FF/Latch : <fft_stage_3_c0581b89be/butterfly_direct_180ee69db7/twiddle_3d85e5872d/coeff_gen_e2244a71ac/cosin_80132246cb/add_convert0_d2c4c6e53f/convert2/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_stage_5_59ea763c91/butterfly_direct_1e090309de/twiddle_2b0105065d/coeff_gen_81f5cc5f96/cosin_6408c1a8ec/add_convert1_44de86632a/convert2/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/biplex_core_7d6e890ad3> is equivalent to the following FF/Latch : <fft_stage_5_59ea763c91/butterfly_direct_1e090309de/twiddle_2b0105065d/coeff_gen_81f5cc5f96/cosin_6408c1a8ec/add_convert0_42f0096abc/convert2/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_stage_5_59ea763c91/butterfly_direct_1e090309de/twiddle_2b0105065d/coeff_gen_81f5cc5f96/cosin_6408c1a8ec/add_convert1_44de86632a/convert2/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/biplex_core_7d6e890ad3> is equivalent to the following FF/Latch : <fft_stage_5_59ea763c91/butterfly_direct_1e090309de/twiddle_2b0105065d/coeff_gen_81f5cc5f96/cosin_6408c1a8ec/add_convert0_42f0096abc/convert2/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_stage_5_59ea763c91/butterfly_direct_1e090309de/twiddle_2b0105065d/coeff_gen_81f5cc5f96/cosin_6408c1a8ec/add_convert1_44de86632a/convert2/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/biplex_core_7d6e890ad3> is equivalent to the following FF/Latch : <fft_stage_5_59ea763c91/butterfly_direct_1e090309de/twiddle_2b0105065d/coeff_gen_81f5cc5f96/cosin_6408c1a8ec/add_convert0_42f0096abc/convert2/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_stage_1_034856f8b2/butterfly_direct_b23e641f27/shift_replicate_7f26e672bf/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/biplex_core_7d6e890ad3> is equivalent to the following 3 FFs/Latches : <fft_stage_1_034856f8b2/butterfly_direct_b23e641f27/shift_replicate_7f26e672bf/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_1_034856f8b2/butterfly_direct_b23e641f27/shift_replicate_7f26e672bf/din0_2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_1_034856f8b2/butterfly_direct_b23e641f27/shift_replicate_7f26e672bf/din0_3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_stage_2_4375fddaf7/butterfly_direct_cb7d3cc823/shift_replicate_fbdfdde73c/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/biplex_core_7d6e890ad3> is equivalent to the following 3 FFs/Latches : <fft_stage_2_4375fddaf7/butterfly_direct_cb7d3cc823/shift_replicate_fbdfdde73c/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_2_4375fddaf7/butterfly_direct_cb7d3cc823/shift_replicate_fbdfdde73c/din0_2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_2_4375fddaf7/butterfly_direct_cb7d3cc823/shift_replicate_fbdfdde73c/din0_3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_stage_3_c0581b89be/butterfly_direct_180ee69db7/shift_replicate_a4c4bbe79a/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/biplex_core_7d6e890ad3> is equivalent to the following 3 FFs/Latches : <fft_stage_3_c0581b89be/butterfly_direct_180ee69db7/shift_replicate_a4c4bbe79a/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_3_c0581b89be/butterfly_direct_180ee69db7/shift_replicate_a4c4bbe79a/din0_2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_3_c0581b89be/butterfly_direct_180ee69db7/shift_replicate_a4c4bbe79a/din0_3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_stage_4_a2df2ada34/butterfly_direct_f24af96afb/shift_replicate_54e45f1621/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/biplex_core_7d6e890ad3> is equivalent to the following 3 FFs/Latches : <fft_stage_4_a2df2ada34/butterfly_direct_f24af96afb/shift_replicate_54e45f1621/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_4_a2df2ada34/butterfly_direct_f24af96afb/shift_replicate_54e45f1621/din0_2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_4_a2df2ada34/butterfly_direct_f24af96afb/shift_replicate_54e45f1621/din0_3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_stage_5_59ea763c91/butterfly_direct_1e090309de/shift_replicate_5ba95f6b8b/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/biplex_core_7d6e890ad3> is equivalent to the following 3 FFs/Latches : <fft_stage_5_59ea763c91/butterfly_direct_1e090309de/shift_replicate_5ba95f6b8b/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_5_59ea763c91/butterfly_direct_1e090309de/shift_replicate_5ba95f6b8b/din0_2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_5_59ea763c91/butterfly_direct_1e090309de/shift_replicate_5ba95f6b8b/din0_3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_stage_6_d40c47c187/butterfly_direct_bfd65c4e7e/shift_replicate_7dbd17b250/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/biplex_core_7d6e890ad3> is equivalent to the following 3 FFs/Latches : <fft_stage_6_d40c47c187/butterfly_direct_bfd65c4e7e/shift_replicate_7dbd17b250/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_6_d40c47c187/butterfly_direct_bfd65c4e7e/shift_replicate_7dbd17b250/din0_2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_6_d40c47c187/butterfly_direct_bfd65c4e7e/shift_replicate_7dbd17b250/din0_3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_stage_7_6fa5bc8de3/butterfly_direct_f9c91ad558/shift_replicate_aee00b267f/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/biplex_core_7d6e890ad3> is equivalent to the following 3 FFs/Latches : <fft_stage_7_6fa5bc8de3/butterfly_direct_f9c91ad558/shift_replicate_aee00b267f/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_7_6fa5bc8de3/butterfly_direct_f9c91ad558/shift_replicate_aee00b267f/din0_2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_7_6fa5bc8de3/butterfly_direct_f9c91ad558/shift_replicate_aee00b267f/din0_3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_stage_8_5893958c25/butterfly_direct_62660c0fbf/shift_replicate_63a8eb8c08/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/biplex_core_7d6e890ad3> is equivalent to the following 3 FFs/Latches : <fft_stage_8_5893958c25/butterfly_direct_62660c0fbf/shift_replicate_63a8eb8c08/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_8_5893958c25/butterfly_direct_62660c0fbf/shift_replicate_63a8eb8c08/din0_2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_8_5893958c25/butterfly_direct_62660c0fbf/shift_replicate_63a8eb8c08/din0_3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_stage_9_ba3a650d43/butterfly_direct_886de93ba2/shift_replicate_99d64bed7f/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/biplex_core_7d6e890ad3> is equivalent to the following 3 FFs/Latches : <fft_stage_9_ba3a650d43/butterfly_direct_886de93ba2/shift_replicate_99d64bed7f/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_9_ba3a650d43/butterfly_direct_886de93ba2/shift_replicate_99d64bed7f/din0_2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_9_ba3a650d43/butterfly_direct_886de93ba2/shift_replicate_99d64bed7f/din0_3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_stage_4_a2df2ada34/butterfly_direct_f24af96afb/twiddle_6b9ef71698/coeff_gen_6d96bea0c6/cosin_94bc1bbca6/add_convert1_911bdff28e/convert2/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/biplex_core_7d6e890ad3> is equivalent to the following FF/Latch : <fft_stage_4_a2df2ada34/butterfly_direct_f24af96afb/twiddle_6b9ef71698/coeff_gen_6d96bea0c6/cosin_94bc1bbca6/add_convert0_fb90dc6902/convert2/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_stage_4_a2df2ada34/butterfly_direct_f24af96afb/twiddle_6b9ef71698/coeff_gen_6d96bea0c6/cosin_94bc1bbca6/add_convert1_911bdff28e/convert2/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/biplex_core_7d6e890ad3> is equivalent to the following FF/Latch : <fft_stage_4_a2df2ada34/butterfly_direct_f24af96afb/twiddle_6b9ef71698/coeff_gen_6d96bea0c6/cosin_94bc1bbca6/add_convert0_fb90dc6902/convert2/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <blk00000221> in Unit <blk0000021b> is equivalent to the following FF/Latch : <blk00000224> 
INFO:Xst:2260 - The FF/Latch <blk00000222> in Unit <blk0000021b> is equivalent to the following FF/Latch : <blk00000225> 
INFO:Xst:2260 - The FF/Latch <blk00000275> in Unit <blk0000026e> is equivalent to the following FF/Latch : <blk00000276> 
INFO:Xst:2260 - The FF/Latch <blk00000284> in Unit <blk0000027e> is equivalent to the following 2 FFs/Latches : <blk00000285> <blk00000286> 
INFO:Xst:2260 - The FF/Latch <blk000002cf> in Unit <blk000002cb> is equivalent to the following FF/Latch : <blk000002d0> 
INFO:Xst:2260 - The FF/Latch <blk00000221> in Unit <blk0000021b> is equivalent to the following FF/Latch : <blk00000224> 
INFO:Xst:2260 - The FF/Latch <blk00000222> in Unit <blk0000021b> is equivalent to the following FF/Latch : <blk00000225> 
INFO:Xst:2260 - The FF/Latch <blk00000275> in Unit <blk0000026e> is equivalent to the following FF/Latch : <blk00000276> 
INFO:Xst:2260 - The FF/Latch <blk00000284> in Unit <blk0000027e> is equivalent to the following 2 FFs/Latches : <blk00000285> <blk00000286> 
INFO:Xst:2260 - The FF/Latch <blk000002cf> in Unit <blk000002cb> is equivalent to the following FF/Latch : <blk000002d0> 
INFO:Xst:2260 - The FF/Latch <blk00000221> in Unit <blk0000021b> is equivalent to the following FF/Latch : <blk00000224> 
INFO:Xst:2260 - The FF/Latch <blk00000222> in Unit <blk0000021b> is equivalent to the following FF/Latch : <blk00000225> 
INFO:Xst:2260 - The FF/Latch <blk00000275> in Unit <blk0000026e> is equivalent to the following FF/Latch : <blk00000276> 
INFO:Xst:2260 - The FF/Latch <blk00000284> in Unit <blk0000027e> is equivalent to the following 2 FFs/Latches : <blk00000285> <blk00000286> 
INFO:Xst:2260 - The FF/Latch <blk000002cf> in Unit <blk000002cb> is equivalent to the following FF/Latch : <blk000002d0> 
INFO:Xst:2260 - The FF/Latch <blk00000221> in Unit <blk0000021b> is equivalent to the following FF/Latch : <blk00000224> 
INFO:Xst:2260 - The FF/Latch <blk00000222> in Unit <blk0000021b> is equivalent to the following FF/Latch : <blk00000225> 
INFO:Xst:2260 - The FF/Latch <blk00000275> in Unit <blk0000026e> is equivalent to the following FF/Latch : <blk00000276> 
INFO:Xst:2260 - The FF/Latch <blk00000284> in Unit <blk0000027e> is equivalent to the following 2 FFs/Latches : <blk00000285> <blk00000286> 
INFO:Xst:2260 - The FF/Latch <blk000002cf> in Unit <blk000002cb> is equivalent to the following FF/Latch : <blk000002d0> 
INFO:Xst:2260 - The FF/Latch <window_and_fft_test_v4_coarse_fft_shift_mask1/register_readyRR> in Unit <window_and_fft_test_v4_coarse_fft_shift_mask1> is equivalent to the following FF/Latch : <window_and_fft_test_v4_coarse_fft_shift_mask1/register_readyRR_1> 
INFO:Xst:2260 - The FF/Latch <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_2> in Unit <U0/fgas> is equivalent to the following 12 FFs/Latches : <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_3> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_4> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_5> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_6> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_7> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_13> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_14> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_15> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_16> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_17> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_18> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_19> 
INFO:Xst:2260 - The FF/Latch <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_8> in Unit <U0/fgas> is equivalent to the following FF/Latch : <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_9> 
INFO:Xst:2260 - The FF/Latch <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_4_1> in Unit <U0/fgas> is equivalent to the following 7 FFs/Latches : <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_4_2> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_4_3> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_4_4> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_4_5> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_4_6> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_4_7> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_4_8> 
INFO:Xst:2260 - The FF/Latch <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_3> in Unit <U0/fgas> is equivalent to the following 6 FFs/Latches : <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_4> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_5> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_6> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_7> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_8> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_9> 
INFO:Xst:2260 - The FF/Latch <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1> in Unit <U0/fgas> is equivalent to the following 5 FFs/Latches : <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_1> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_10> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_11> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_12> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_13> 
INFO:Xst:2260 - The FF/Latch <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2> in Unit <U0/fgas> is equivalent to the following 11 FFs/Latches : <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_1> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_10> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_11> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_12> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_13> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_14> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_15> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_16> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_17> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_18> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_19> 
INFO:Xst:2260 - The FF/Latch <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0> in Unit <U0/fgas> is equivalent to the following 12 FFs/Latches : <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_1> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_2> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_10> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_11> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_12> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_13> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_14> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_15> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_16> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_17> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_18> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_19> 
INFO:Xst:2260 - The FF/Latch <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_2> in Unit <U0/fgas> is equivalent to the following 7 FFs/Latches : <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_3> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_4> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_5> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_6> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_7> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_8> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_9> 
INFO:Xst:2260 - The FF/Latch <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_2> in Unit <U0/fgas> is equivalent to the following 12 FFs/Latches : <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_3> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_4> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_5> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_6> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_7> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_8> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_14> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_15> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_16> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_17> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_18> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_19> 
INFO:Xst:2260 - The FF/Latch <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3> in Unit <U0/fgas> is equivalent to the following 4 FFs/Latches : <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_1> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_10> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_11> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_12> 
INFO:Xst:2260 - The FF/Latch <cntblk/gen_wr_cntr/bin_cnt_top/bld_bin_cnt/count_0> in Unit <U0/fgas> is equivalent to the following FF/Latch : <cntblk/gen_wr_cntr/bin_cnt_top/bld_bin_cnt/count_0_1> 
INFO:Xst:2260 - The FF/Latch <cntblk/gen_wr_cntr/bin_cnt_top/bld_bin_cnt/count_1> in Unit <U0/fgas> is equivalent to the following 3 FFs/Latches : <cntblk/gen_wr_cntr/bin_cnt_top/bld_bin_cnt/count_1_1> <cntblk/gen_wr_cntr/bin_cnt_top/bld_bin_cnt/count_1_2> <cntblk/gen_wr_cntr/bin_cnt_top/bld_bin_cnt/count_1_3> 
INFO:Xst:2260 - The FF/Latch <cntblk/gen_wr_cntr/bin_cnt_top/bld_bin_cnt/count_2> in Unit <U0/fgas> is equivalent to the following 3 FFs/Latches : <cntblk/gen_wr_cntr/bin_cnt_top/bld_bin_cnt/count_2_1> <cntblk/gen_wr_cntr/bin_cnt_top/bld_bin_cnt/count_2_2> <cntblk/gen_wr_cntr/bin_cnt_top/bld_bin_cnt/count_2_3> 
INFO:Xst:2260 - The FF/Latch <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_2> in Unit <U0/fgas> is equivalent to the following 12 FFs/Latches : <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_3> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_4> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_5> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_6> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_7> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_13> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_14> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_15> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_16> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_17> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_18> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_19> 
INFO:Xst:2260 - The FF/Latch <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_8> in Unit <U0/fgas> is equivalent to the following FF/Latch : <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_9> 
INFO:Xst:2260 - The FF/Latch <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_4_1> in Unit <U0/fgas> is equivalent to the following 7 FFs/Latches : <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_4_2> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_4_3> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_4_4> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_4_5> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_4_6> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_4_7> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_4_8> 
INFO:Xst:2260 - The FF/Latch <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_3> in Unit <U0/fgas> is equivalent to the following 6 FFs/Latches : <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_4> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_5> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_6> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_7> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_8> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_9> 
INFO:Xst:2260 - The FF/Latch <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1> in Unit <U0/fgas> is equivalent to the following 5 FFs/Latches : <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_1> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_10> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_11> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_12> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_13> 
INFO:Xst:2260 - The FF/Latch <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2> in Unit <U0/fgas> is equivalent to the following 11 FFs/Latches : <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_1> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_10> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_11> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_12> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_13> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_14> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_15> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_16> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_17> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_18> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_19> 
INFO:Xst:2260 - The FF/Latch <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0> in Unit <U0/fgas> is equivalent to the following 12 FFs/Latches : <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_1> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_2> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_10> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_11> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_12> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_13> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_14> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_15> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_16> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_17> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_18> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_19> 
INFO:Xst:2260 - The FF/Latch <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_2> in Unit <U0/fgas> is equivalent to the following 7 FFs/Latches : <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_3> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_4> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_5> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_6> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_7> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_8> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_9> 
INFO:Xst:2260 - The FF/Latch <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_2> in Unit <U0/fgas> is equivalent to the following 12 FFs/Latches : <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_3> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_4> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_5> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_6> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_7> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_8> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_14> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_15> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_16> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_17> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_18> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_19> 
INFO:Xst:2260 - The FF/Latch <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3> in Unit <U0/fgas> is equivalent to the following 4 FFs/Latches : <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_1> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_10> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_11> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_12> 
INFO:Xst:2260 - The FF/Latch <cntblk/gen_wr_cntr/bin_cnt_top/bld_bin_cnt/count_0> in Unit <U0/fgas> is equivalent to the following FF/Latch : <cntblk/gen_wr_cntr/bin_cnt_top/bld_bin_cnt/count_0_1> 
INFO:Xst:2260 - The FF/Latch <cntblk/gen_wr_cntr/bin_cnt_top/bld_bin_cnt/count_1> in Unit <U0/fgas> is equivalent to the following 3 FFs/Latches : <cntblk/gen_wr_cntr/bin_cnt_top/bld_bin_cnt/count_1_1> <cntblk/gen_wr_cntr/bin_cnt_top/bld_bin_cnt/count_1_2> <cntblk/gen_wr_cntr/bin_cnt_top/bld_bin_cnt/count_1_3> 
INFO:Xst:2260 - The FF/Latch <cntblk/gen_wr_cntr/bin_cnt_top/bld_bin_cnt/count_2> in Unit <U0/fgas> is equivalent to the following 3 FFs/Latches : <cntblk/gen_wr_cntr/bin_cnt_top/bld_bin_cnt/count_2_1> <cntblk/gen_wr_cntr/bin_cnt_top/bld_bin_cnt/count_2_2> <cntblk/gen_wr_cntr/bin_cnt_top/bld_bin_cnt/count_2_3> 
INFO:Xst:2260 - The FF/Latch <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_2> in Unit <U0/fgas> is equivalent to the following 12 FFs/Latches : <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_3> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_4> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_5> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_6> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_7> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_13> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_14> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_15> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_16> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_17> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_18> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_19> 
INFO:Xst:2260 - The FF/Latch <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_8> in Unit <U0/fgas> is equivalent to the following FF/Latch : <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_9> 
INFO:Xst:2260 - The FF/Latch <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_4_1> in Unit <U0/fgas> is equivalent to the following 7 FFs/Latches : <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_4_2> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_4_3> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_4_4> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_4_5> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_4_6> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_4_7> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_4_8> 
INFO:Xst:2260 - The FF/Latch <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_3> in Unit <U0/fgas> is equivalent to the following 6 FFs/Latches : <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_4> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_5> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_6> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_7> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_8> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_9> 
INFO:Xst:2260 - The FF/Latch <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1> in Unit <U0/fgas> is equivalent to the following 5 FFs/Latches : <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_1> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_10> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_11> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_12> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_13> 
INFO:Xst:2260 - The FF/Latch <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2> in Unit <U0/fgas> is equivalent to the following 11 FFs/Latches : <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_1> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_10> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_11> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_12> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_13> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_14> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_15> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_16> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_17> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_18> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_19> 
INFO:Xst:2260 - The FF/Latch <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0> in Unit <U0/fgas> is equivalent to the following 12 FFs/Latches : <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_1> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_2> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_10> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_11> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_12> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_13> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_14> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_15> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_16> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_17> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_18> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_19> 
INFO:Xst:2260 - The FF/Latch <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_2> in Unit <U0/fgas> is equivalent to the following 7 FFs/Latches : <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_3> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_4> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_5> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_6> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_7> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_8> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_9> 
INFO:Xst:2260 - The FF/Latch <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_2> in Unit <U0/fgas> is equivalent to the following 12 FFs/Latches : <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_3> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_4> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_5> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_6> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_7> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_8> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_14> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_15> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_16> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_17> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_18> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_19> 
INFO:Xst:2260 - The FF/Latch <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3> in Unit <U0/fgas> is equivalent to the following 4 FFs/Latches : <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_1> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_10> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_11> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_12> 
INFO:Xst:2260 - The FF/Latch <cntblk/gen_wr_cntr/bin_cnt_top/bld_bin_cnt/count_0> in Unit <U0/fgas> is equivalent to the following FF/Latch : <cntblk/gen_wr_cntr/bin_cnt_top/bld_bin_cnt/count_0_1> 
INFO:Xst:2260 - The FF/Latch <cntblk/gen_wr_cntr/bin_cnt_top/bld_bin_cnt/count_1> in Unit <U0/fgas> is equivalent to the following 3 FFs/Latches : <cntblk/gen_wr_cntr/bin_cnt_top/bld_bin_cnt/count_1_1> <cntblk/gen_wr_cntr/bin_cnt_top/bld_bin_cnt/count_1_2> <cntblk/gen_wr_cntr/bin_cnt_top/bld_bin_cnt/count_1_3> 
INFO:Xst:2260 - The FF/Latch <cntblk/gen_wr_cntr/bin_cnt_top/bld_bin_cnt/count_2> in Unit <U0/fgas> is equivalent to the following 3 FFs/Latches : <cntblk/gen_wr_cntr/bin_cnt_top/bld_bin_cnt/count_2_1> <cntblk/gen_wr_cntr/bin_cnt_top/bld_bin_cnt/count_2_2> <cntblk/gen_wr_cntr/bin_cnt_top/bld_bin_cnt/count_2_3> 
INFO:Xst:2260 - The FF/Latch <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_2> in Unit <U0/fgas> is equivalent to the following 12 FFs/Latches : <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_3> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_4> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_5> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_6> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_7> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_13> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_14> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_15> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_16> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_17> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_18> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_19> 
INFO:Xst:2260 - The FF/Latch <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_8> in Unit <U0/fgas> is equivalent to the following FF/Latch : <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_9> 
INFO:Xst:2260 - The FF/Latch <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_4_1> in Unit <U0/fgas> is equivalent to the following 7 FFs/Latches : <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_4_2> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_4_3> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_4_4> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_4_5> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_4_6> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_4_7> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_4_8> 
INFO:Xst:2260 - The FF/Latch <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_3> in Unit <U0/fgas> is equivalent to the following 6 FFs/Latches : <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_4> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_5> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_6> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_7> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_8> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_9> 
INFO:Xst:2260 - The FF/Latch <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1> in Unit <U0/fgas> is equivalent to the following 5 FFs/Latches : <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_1> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_10> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_11> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_12> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_13> 
INFO:Xst:2260 - The FF/Latch <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2> in Unit <U0/fgas> is equivalent to the following 11 FFs/Latches : <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_1> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_10> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_11> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_12> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_13> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_14> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_15> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_16> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_17> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_18> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_19> 
INFO:Xst:2260 - The FF/Latch <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0> in Unit <U0/fgas> is equivalent to the following 12 FFs/Latches : <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_1> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_2> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_10> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_11> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_12> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_13> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_14> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_15> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_16> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_17> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_18> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_19> 
INFO:Xst:2260 - The FF/Latch <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_2> in Unit <U0/fgas> is equivalent to the following 7 FFs/Latches : <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_3> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_4> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_5> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_6> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_7> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_8> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_9> 
INFO:Xst:2260 - The FF/Latch <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_2> in Unit <U0/fgas> is equivalent to the following 12 FFs/Latches : <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_3> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_4> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_5> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_6> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_7> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_8> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_14> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_15> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_16> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_17> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_18> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_19> 
INFO:Xst:2260 - The FF/Latch <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3> in Unit <U0/fgas> is equivalent to the following 4 FFs/Latches : <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_1> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_10> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_11> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_12> 
INFO:Xst:2260 - The FF/Latch <cntblk/gen_wr_cntr/bin_cnt_top/bld_bin_cnt/count_0> in Unit <U0/fgas> is equivalent to the following FF/Latch : <cntblk/gen_wr_cntr/bin_cnt_top/bld_bin_cnt/count_0_1> 
INFO:Xst:2260 - The FF/Latch <cntblk/gen_wr_cntr/bin_cnt_top/bld_bin_cnt/count_1> in Unit <U0/fgas> is equivalent to the following 3 FFs/Latches : <cntblk/gen_wr_cntr/bin_cnt_top/bld_bin_cnt/count_1_1> <cntblk/gen_wr_cntr/bin_cnt_top/bld_bin_cnt/count_1_2> <cntblk/gen_wr_cntr/bin_cnt_top/bld_bin_cnt/count_1_3> 
INFO:Xst:2260 - The FF/Latch <cntblk/gen_wr_cntr/bin_cnt_top/bld_bin_cnt/count_2> in Unit <U0/fgas> is equivalent to the following 3 FFs/Latches : <cntblk/gen_wr_cntr/bin_cnt_top/bld_bin_cnt/count_2_1> <cntblk/gen_wr_cntr/bin_cnt_top/bld_bin_cnt/count_2_2> <cntblk/gen_wr_cntr/bin_cnt_top/bld_bin_cnt/count_2_3> 
INFO:Xst:2260 - The FF/Latch <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <pipeline20_ed6ce63c1a/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <pipeline27_03a229182e/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly0_0_0276d59789/twiddle_5f068b21a9/coeff_gen_45e50c8248/feedback_osc_8ae9a48d50/sel_replicate_ed643ef8b8/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly0_0_0276d59789/twiddle_5f068b21a9/coeff_gen_45e50c8248/feedback_osc_8ae9a48d50/sel_replicate_ed643ef8b8/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/we_replicate_4c813c783b/din1_2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/we_replicate_4c813c783b/din1_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din1_2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din1_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din1_2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din1_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din1_2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din1_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din1_2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din1_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din1_2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din1_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din1_2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din1_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din1_2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din1_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din1_2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din1_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/we_replicate_4c813c783b/din1_3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/we_replicate_4c813c783b/din1_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <pipeline20_ed6ce63c1a/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <pipeline27_03a229182e/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <delay6/op_mem_20_24_0_0> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of9_537d0575b1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay6/op_mem_20_24_0_1> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of9_537d0575b1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay6/op_mem_20_24_0_2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of9_537d0575b1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay6/op_mem_20_24_0_3> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of9_537d0575b1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay6/op_mem_20_24_0_4> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of9_537d0575b1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay6/op_mem_20_24_0_5> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of9_537d0575b1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay6/op_mem_20_24_0_6> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of9_537d0575b1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay6/op_mem_20_24_0_7> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of9_537d0575b1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay6/op_mem_20_24_0_8> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of9_537d0575b1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay6/op_mem_20_24_0_9> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of9_537d0575b1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <delay4/op_mem_20_24_0_0> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of8_b71b88c5a1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_unscrambler_6e62eedbc0/reorder_6cf90680c7/buf0_f7768151e2/rep_addr_accc32e192/din1_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_unscrambler_6e62eedbc0/reorder_6cf90680c7/buf1_772c6daf83/rep_addr_accc32e192/din1_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay4/op_mem_20_24_0_1> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of8_b71b88c5a1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_unscrambler_6e62eedbc0/reorder_6cf90680c7/buf0_f7768151e2/rep_addr_accc32e192/din1_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_unscrambler_6e62eedbc0/reorder_6cf90680c7/buf1_772c6daf83/rep_addr_accc32e192/din1_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay4/op_mem_20_24_0_2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of8_b71b88c5a1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_unscrambler_6e62eedbc0/reorder_6cf90680c7/buf0_f7768151e2/rep_addr_accc32e192/din1_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_unscrambler_6e62eedbc0/reorder_6cf90680c7/buf1_772c6daf83/rep_addr_accc32e192/din1_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay4/op_mem_20_24_0_3> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of8_b71b88c5a1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_unscrambler_6e62eedbc0/reorder_6cf90680c7/buf0_f7768151e2/rep_addr_accc32e192/din1_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_unscrambler_6e62eedbc0/reorder_6cf90680c7/buf1_772c6daf83/rep_addr_accc32e192/din1_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay4/op_mem_20_24_0_4> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of8_b71b88c5a1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_unscrambler_6e62eedbc0/reorder_6cf90680c7/buf0_f7768151e2/rep_addr_accc32e192/din1_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_unscrambler_6e62eedbc0/reorder_6cf90680c7/buf1_772c6daf83/rep_addr_accc32e192/din1_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay4/op_mem_20_24_0_5> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of8_b71b88c5a1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_unscrambler_6e62eedbc0/reorder_6cf90680c7/buf0_f7768151e2/rep_addr_accc32e192/din1_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_unscrambler_6e62eedbc0/reorder_6cf90680c7/buf1_772c6daf83/rep_addr_accc32e192/din1_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay4/op_mem_20_24_0_6> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of8_b71b88c5a1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_unscrambler_6e62eedbc0/reorder_6cf90680c7/buf0_f7768151e2/rep_addr_accc32e192/din1_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_unscrambler_6e62eedbc0/reorder_6cf90680c7/buf1_772c6daf83/rep_addr_accc32e192/din1_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay4/op_mem_20_24_0_7> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of8_b71b88c5a1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_unscrambler_6e62eedbc0/reorder_6cf90680c7/buf0_f7768151e2/rep_addr_accc32e192/din1_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_unscrambler_6e62eedbc0/reorder_6cf90680c7/buf1_772c6daf83/rep_addr_accc32e192/din1_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay4/op_mem_20_24_0_8> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of8_b71b88c5a1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_unscrambler_6e62eedbc0/reorder_6cf90680c7/buf0_f7768151e2/rep_addr_accc32e192/din1_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_unscrambler_6e62eedbc0/reorder_6cf90680c7/buf1_772c6daf83/rep_addr_accc32e192/din1_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay4/op_mem_20_24_0_9> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of8_b71b88c5a1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <pipeline20_ed6ce63c1a/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <pipeline27_03a229182e/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <pipeline34_16ae506fde/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <pipeline18_449c822a97/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <pipeline20_ed6ce63c1a/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <pipeline27_03a229182e/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/we_replicate_4c813c783b/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/we_replicate_4c813c783b/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_wideband_real1_41856fd605/fft_unscrambler_6e62eedbc0/reorder_6cf90680c7/we_replicate_d7457fff3f/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_wideband_real1_41856fd605/fft_unscrambler_6e62eedbc0/reorder_6cf90680c7/current_map_aff4ba913d/rep_wea_0a2bb606c3/din1_0/op_mem_20_24_0> 
INFO:Xst:2260 - The FF/Latch <delay4/op_mem_20_24_0_10> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of8_b71b88c5a1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[10].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay4/op_mem_20_24_0_11> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of8_b71b88c5a1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[11].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay4/op_mem_20_24_0_12> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of8_b71b88c5a1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[12].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay4/op_mem_20_24_0_13> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of8_b71b88c5a1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[13].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay4/op_mem_20_24_0_14> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of8_b71b88c5a1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[14].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay4/op_mem_20_24_0_15> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of8_b71b88c5a1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[15].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay4/op_mem_20_24_0_16> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of8_b71b88c5a1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[16].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay4/op_mem_20_24_0_17> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of8_b71b88c5a1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[17].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pipeline20_ed6ce63c1a/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <pipeline27_03a229182e/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pipeline20_ed6ce63c1a/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <pipeline27_03a229182e/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <delay5/op_mem_20_24_0_0> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of11_b834127c92/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay5/op_mem_20_24_0_1> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of11_b834127c92/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly0_0_0276d59789/shift_replicate_6ea815bf7e/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 7 FFs/Latches : <fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly0_0_0276d59789/shift_replicate_6ea815bf7e/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly0_0_0276d59789/shift_replicate_6ea815bf7e/din0_2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly0_0_0276d59789/shift_replicate_6ea815bf7e/din0_3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2>
   <fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly0_0_0276d59789/shift_replicate_6ea815bf7e/din0_4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly0_0_0276d59789/shift_replicate_6ea815bf7e/din0_5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly0_0_0276d59789/shift_replicate_6ea815bf7e/din0_6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly0_0_0276d59789/shift_replicate_6ea815bf7e/din0_7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay5/op_mem_20_24_0_2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of11_b834127c92/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay5/op_mem_20_24_0_3> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of11_b834127c92/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay5/op_mem_20_24_0_4> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of11_b834127c92/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay5/op_mem_20_24_0_5> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of11_b834127c92/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay6/op_mem_20_24_0_10> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of9_537d0575b1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[10].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay5/op_mem_20_24_0_6> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of11_b834127c92/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay6/op_mem_20_24_0_11> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of9_537d0575b1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[11].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay5/op_mem_20_24_0_7> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of11_b834127c92/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay6/op_mem_20_24_0_12> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of9_537d0575b1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[12].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay5/op_mem_20_24_0_8> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of11_b834127c92/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay6/op_mem_20_24_0_13> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of9_537d0575b1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[13].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay5/op_mem_20_24_0_9> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of11_b834127c92/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay6/op_mem_20_24_0_14> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of9_537d0575b1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[14].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay6/op_mem_20_24_0_15> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of9_537d0575b1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[15].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay6/op_mem_20_24_0_16> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of9_537d0575b1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[16].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay6/op_mem_20_24_0_17> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of9_537d0575b1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[17].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pipeline20_ed6ce63c1a/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <pipeline27_03a229182e/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay7/op_mem_20_24_0_10> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of10_dfa7148607/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[10].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay7/op_mem_20_24_0_11> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of10_dfa7148607/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[11].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap2_4888fc9b88/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 129 FFs/Latches : <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap2_4888fc9b88/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap2_4888fc9b88/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap2_4888fc9b88/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap2_4888fc9b88/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp>
   <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap2_4888fc9b88/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap2_4888fc9b88/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap2_4888fc9b88/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap2_4888fc9b88/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap2_4888fc9b88/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap2_4888fc9b88/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp>
   <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap2_4888fc9b88/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap2_4888fc9b88/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap2_4888fc9b88/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap2_4888fc9b88/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap2_4888fc9b88/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap4_21a3cb2afe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp>
   <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap4_21a3cb2afe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap4_21a3cb2afe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap4_21a3cb2afe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap4_21a3cb2afe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap4_21a3cb2afe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap4_21a3cb2afe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp>
   <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap4_21a3cb2afe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap4_21a3cb2afe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap4_21a3cb2afe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap4_21a3cb2afe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap4_21a3cb2afe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap4_21a3cb2afe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp>
   <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap4_21a3cb2afe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap4_21a3cb2afe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap4_21a3cb2afe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp>
   <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp>
   <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp>
   <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap1_3f6ed236eb/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap1_3f6ed236eb/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap1_3f6ed236eb/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap1_3f6ed236eb/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap1_3f6ed236eb/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp>
   <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap1_3f6ed236eb/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap1_3f6ed236eb/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap1_3f6ed236eb/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap1_3f6ed236eb/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap1_3f6ed236eb/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap1_3f6ed236eb/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp>
   <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap1_3f6ed236eb/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap1_3f6ed236eb/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap1_3f6ed236eb/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap1_3f6ed236eb/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap1_3f6ed236eb/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap2_4888fc9b88/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp>
   <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap2_4888fc9b88/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap2_4888fc9b88/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap2_4888fc9b88/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap2_4888fc9b88/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap2_4888fc9b88/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap2_4888fc9b88/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp>
   <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap2_4888fc9b88/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap2_4888fc9b88/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap2_4888fc9b88/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap2_4888fc9b88/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap2_4888fc9b88/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap2_4888fc9b88/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp>
   <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap2_4888fc9b88/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap2_4888fc9b88/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap2_4888fc9b88/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap4_21a3cb2afe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap4_21a3cb2afe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap4_21a3cb2afe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp>
   <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap4_21a3cb2afe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap4_21a3cb2afe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap4_21a3cb2afe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap4_21a3cb2afe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap4_21a3cb2afe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap4_21a3cb2afe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp>
   <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap4_21a3cb2afe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap4_21a3cb2afe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap4_21a3cb2afe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap4_21a3cb2afe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap4_21a3cb2afe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap4_21a3cb2afe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp>
   <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap4_21a3cb2afe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp>
   <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp>
   <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap1_3f6ed236eb/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp>
   <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap1_3f6ed236eb/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap1_3f6ed236eb/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap1_3f6ed236eb/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap1_3f6ed236eb/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap1_3f6ed236eb/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap1_3f6ed236eb/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp>
   <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap1_3f6ed236eb/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap1_3f6ed236eb/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap1_3f6ed236eb/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap1_3f6ed236eb/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap1_3f6ed236eb/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap1_3f6ed236eb/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp>
   <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap1_3f6ed236eb/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap1_3f6ed236eb/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap1_3f6ed236eb/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <pipeline32_2d07f7b9aa/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <pipeline33_a5c811f9db/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp>
INFO:Xst:2260 - The FF/Latch <delay7/op_mem_20_24_0_12> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of10_dfa7148607/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[12].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay7/op_mem_20_24_0_13> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of10_dfa7148607/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[13].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay7/op_mem_20_24_0_14> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of10_dfa7148607/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[14].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay7/op_mem_20_24_0_15> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of10_dfa7148607/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[15].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pipeline20_ed6ce63c1a/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <pipeline27_03a229182e/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <delay7/op_mem_20_24_0_16> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of10_dfa7148607/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[16].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay7/op_mem_20_24_0_17> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of10_dfa7148607/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[17].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly1_1_d1c7ec9809/twiddle_22d3e50fff/coeff_gen_60ab7febeb/feedback_osc_ad82cf63a0/sel_replicate_fada1cd6d3/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly1_1_d1c7ec9809/twiddle_22d3e50fff/coeff_gen_60ab7febeb/feedback_osc_ad82cf63a0/sel_replicate_fada1cd6d3/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly1_0_135fbf9fb0/twiddle_9e73da22c9/coeff_gen_95edfda61e/feedback_osc_24b0f033c4/sel_replicate_318fce8bca/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly1_0_135fbf9fb0/twiddle_9e73da22c9/coeff_gen_95edfda61e/feedback_osc_24b0f033c4/sel_replicate_318fce8bca/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <pipeline20_ed6ce63c1a/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <pipeline27_03a229182e/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <pipeline20_ed6ce63c1a/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <pipeline27_03a229182e/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din1_3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din1_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din1_3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din1_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din1_3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din1_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly1_0_135fbf9fb0/shift_replicate_66ad24b9af/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 7 FFs/Latches : <fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly1_0_135fbf9fb0/shift_replicate_66ad24b9af/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly1_0_135fbf9fb0/shift_replicate_66ad24b9af/din0_2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly1_0_135fbf9fb0/shift_replicate_66ad24b9af/din0_3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2>
   <fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly1_1_d1c7ec9809/shift_replicate_9988fc47c7/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly1_1_d1c7ec9809/shift_replicate_9988fc47c7/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly1_1_d1c7ec9809/shift_replicate_9988fc47c7/din0_2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly1_1_d1c7ec9809/shift_replicate_9988fc47c7/din0_3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din1_3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din1_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din1_3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din1_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din1_3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din1_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din1_3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din1_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din1_3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din1_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay5/op_mem_20_24_0_10> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of11_b834127c92/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[10].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay5/op_mem_20_24_0_11> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of11_b834127c92/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[11].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay5/op_mem_20_24_0_12> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of11_b834127c92/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[12].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay5/op_mem_20_24_0_13> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of11_b834127c92/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[13].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay5/op_mem_20_24_0_14> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of11_b834127c92/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[14].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay5/op_mem_20_24_0_15> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of11_b834127c92/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[15].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay7/op_mem_20_24_0_0> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of10_dfa7148607/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay5/op_mem_20_24_0_16> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of11_b834127c92/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[16].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay7/op_mem_20_24_0_1> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of10_dfa7148607/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay5/op_mem_20_24_0_17> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of11_b834127c92/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[17].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay7/op_mem_20_24_0_2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of10_dfa7148607/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay7/op_mem_20_24_0_3> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of10_dfa7148607/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay7/op_mem_20_24_0_4> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of10_dfa7148607/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay7/op_mem_20_24_0_5> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of10_dfa7148607/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay7/op_mem_20_24_0_6> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of10_dfa7148607/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay7/op_mem_20_24_0_7> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of10_dfa7148607/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay7/op_mem_20_24_0_8> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of10_dfa7148607/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay7/op_mem_20_24_0_9> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of10_dfa7148607/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_stage_3_c0581b89be/butterfly_direct_180ee69db7/twiddle_3d85e5872d/coeff_gen_e2244a71ac/cosin_80132246cb/add_convert1_92ef968a6f/convert2/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/biplex_core_7d6e890ad3> is equivalent to the following FF/Latch : <fft_stage_3_c0581b89be/butterfly_direct_180ee69db7/twiddle_3d85e5872d/coeff_gen_e2244a71ac/cosin_80132246cb/add_convert0_d2c4c6e53f/convert2/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_stage_5_59ea763c91/butterfly_direct_1e090309de/twiddle_2b0105065d/coeff_gen_81f5cc5f96/cosin_6408c1a8ec/add_convert1_44de86632a/convert2/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/biplex_core_7d6e890ad3> is equivalent to the following FF/Latch : <fft_stage_5_59ea763c91/butterfly_direct_1e090309de/twiddle_2b0105065d/coeff_gen_81f5cc5f96/cosin_6408c1a8ec/add_convert0_42f0096abc/convert2/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_stage_5_59ea763c91/butterfly_direct_1e090309de/twiddle_2b0105065d/coeff_gen_81f5cc5f96/cosin_6408c1a8ec/add_convert1_44de86632a/convert2/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/biplex_core_7d6e890ad3> is equivalent to the following FF/Latch : <fft_stage_5_59ea763c91/butterfly_direct_1e090309de/twiddle_2b0105065d/coeff_gen_81f5cc5f96/cosin_6408c1a8ec/add_convert0_42f0096abc/convert2/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_stage_5_59ea763c91/butterfly_direct_1e090309de/twiddle_2b0105065d/coeff_gen_81f5cc5f96/cosin_6408c1a8ec/add_convert1_44de86632a/convert2/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/biplex_core_7d6e890ad3> is equivalent to the following FF/Latch : <fft_stage_5_59ea763c91/butterfly_direct_1e090309de/twiddle_2b0105065d/coeff_gen_81f5cc5f96/cosin_6408c1a8ec/add_convert0_42f0096abc/convert2/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_stage_1_034856f8b2/butterfly_direct_b23e641f27/shift_replicate_7f26e672bf/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/biplex_core_7d6e890ad3> is equivalent to the following 3 FFs/Latches : <fft_stage_1_034856f8b2/butterfly_direct_b23e641f27/shift_replicate_7f26e672bf/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_1_034856f8b2/butterfly_direct_b23e641f27/shift_replicate_7f26e672bf/din0_2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_1_034856f8b2/butterfly_direct_b23e641f27/shift_replicate_7f26e672bf/din0_3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_stage_2_4375fddaf7/butterfly_direct_cb7d3cc823/shift_replicate_fbdfdde73c/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/biplex_core_7d6e890ad3> is equivalent to the following 3 FFs/Latches : <fft_stage_2_4375fddaf7/butterfly_direct_cb7d3cc823/shift_replicate_fbdfdde73c/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_2_4375fddaf7/butterfly_direct_cb7d3cc823/shift_replicate_fbdfdde73c/din0_2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_2_4375fddaf7/butterfly_direct_cb7d3cc823/shift_replicate_fbdfdde73c/din0_3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_stage_3_c0581b89be/butterfly_direct_180ee69db7/shift_replicate_a4c4bbe79a/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/biplex_core_7d6e890ad3> is equivalent to the following 3 FFs/Latches : <fft_stage_3_c0581b89be/butterfly_direct_180ee69db7/shift_replicate_a4c4bbe79a/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_3_c0581b89be/butterfly_direct_180ee69db7/shift_replicate_a4c4bbe79a/din0_2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_3_c0581b89be/butterfly_direct_180ee69db7/shift_replicate_a4c4bbe79a/din0_3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_stage_4_a2df2ada34/butterfly_direct_f24af96afb/shift_replicate_54e45f1621/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/biplex_core_7d6e890ad3> is equivalent to the following 3 FFs/Latches : <fft_stage_4_a2df2ada34/butterfly_direct_f24af96afb/shift_replicate_54e45f1621/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_4_a2df2ada34/butterfly_direct_f24af96afb/shift_replicate_54e45f1621/din0_2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_4_a2df2ada34/butterfly_direct_f24af96afb/shift_replicate_54e45f1621/din0_3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_stage_5_59ea763c91/butterfly_direct_1e090309de/shift_replicate_5ba95f6b8b/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/biplex_core_7d6e890ad3> is equivalent to the following 3 FFs/Latches : <fft_stage_5_59ea763c91/butterfly_direct_1e090309de/shift_replicate_5ba95f6b8b/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_5_59ea763c91/butterfly_direct_1e090309de/shift_replicate_5ba95f6b8b/din0_2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_5_59ea763c91/butterfly_direct_1e090309de/shift_replicate_5ba95f6b8b/din0_3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_stage_6_d40c47c187/butterfly_direct_bfd65c4e7e/shift_replicate_7dbd17b250/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/biplex_core_7d6e890ad3> is equivalent to the following 3 FFs/Latches : <fft_stage_6_d40c47c187/butterfly_direct_bfd65c4e7e/shift_replicate_7dbd17b250/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_6_d40c47c187/butterfly_direct_bfd65c4e7e/shift_replicate_7dbd17b250/din0_2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_6_d40c47c187/butterfly_direct_bfd65c4e7e/shift_replicate_7dbd17b250/din0_3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_stage_7_6fa5bc8de3/butterfly_direct_f9c91ad558/shift_replicate_aee00b267f/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/biplex_core_7d6e890ad3> is equivalent to the following 3 FFs/Latches : <fft_stage_7_6fa5bc8de3/butterfly_direct_f9c91ad558/shift_replicate_aee00b267f/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_7_6fa5bc8de3/butterfly_direct_f9c91ad558/shift_replicate_aee00b267f/din0_2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_7_6fa5bc8de3/butterfly_direct_f9c91ad558/shift_replicate_aee00b267f/din0_3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_stage_8_5893958c25/butterfly_direct_62660c0fbf/shift_replicate_63a8eb8c08/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/biplex_core_7d6e890ad3> is equivalent to the following 3 FFs/Latches : <fft_stage_8_5893958c25/butterfly_direct_62660c0fbf/shift_replicate_63a8eb8c08/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_8_5893958c25/butterfly_direct_62660c0fbf/shift_replicate_63a8eb8c08/din0_2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_8_5893958c25/butterfly_direct_62660c0fbf/shift_replicate_63a8eb8c08/din0_3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_stage_9_ba3a650d43/butterfly_direct_886de93ba2/shift_replicate_99d64bed7f/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/biplex_core_7d6e890ad3> is equivalent to the following 3 FFs/Latches : <fft_stage_9_ba3a650d43/butterfly_direct_886de93ba2/shift_replicate_99d64bed7f/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_9_ba3a650d43/butterfly_direct_886de93ba2/shift_replicate_99d64bed7f/din0_2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_9_ba3a650d43/butterfly_direct_886de93ba2/shift_replicate_99d64bed7f/din0_3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_stage_4_a2df2ada34/butterfly_direct_f24af96afb/twiddle_6b9ef71698/coeff_gen_6d96bea0c6/cosin_94bc1bbca6/add_convert1_911bdff28e/convert2/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/biplex_core_7d6e890ad3> is equivalent to the following FF/Latch : <fft_stage_4_a2df2ada34/butterfly_direct_f24af96afb/twiddle_6b9ef71698/coeff_gen_6d96bea0c6/cosin_94bc1bbca6/add_convert0_fb90dc6902/convert2/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_stage_4_a2df2ada34/butterfly_direct_f24af96afb/twiddle_6b9ef71698/coeff_gen_6d96bea0c6/cosin_94bc1bbca6/add_convert1_911bdff28e/convert2/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/biplex_core_7d6e890ad3> is equivalent to the following FF/Latch : <fft_stage_4_a2df2ada34/butterfly_direct_f24af96afb/twiddle_6b9ef71698/coeff_gen_6d96bea0c6/cosin_94bc1bbca6/add_convert0_fb90dc6902/convert2/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <blk00000221> in Unit <blk0000021b> is equivalent to the following FF/Latch : <blk00000224> 
INFO:Xst:2260 - The FF/Latch <blk00000222> in Unit <blk0000021b> is equivalent to the following FF/Latch : <blk00000225> 
INFO:Xst:2260 - The FF/Latch <blk00000275> in Unit <blk0000026e> is equivalent to the following FF/Latch : <blk00000276> 
INFO:Xst:2260 - The FF/Latch <blk00000284> in Unit <blk0000027e> is equivalent to the following 2 FFs/Latches : <blk00000285> <blk00000286> 
INFO:Xst:2260 - The FF/Latch <blk000002cf> in Unit <blk000002cb> is equivalent to the following FF/Latch : <blk000002d0> 
INFO:Xst:2260 - The FF/Latch <blk00000221> in Unit <blk0000021b> is equivalent to the following FF/Latch : <blk00000224> 
INFO:Xst:2260 - The FF/Latch <blk00000222> in Unit <blk0000021b> is equivalent to the following FF/Latch : <blk00000225> 
INFO:Xst:2260 - The FF/Latch <blk00000275> in Unit <blk0000026e> is equivalent to the following FF/Latch : <blk00000276> 
INFO:Xst:2260 - The FF/Latch <blk00000284> in Unit <blk0000027e> is equivalent to the following 2 FFs/Latches : <blk00000285> <blk00000286> 
INFO:Xst:2260 - The FF/Latch <blk000002cf> in Unit <blk000002cb> is equivalent to the following FF/Latch : <blk000002d0> 
INFO:Xst:2260 - The FF/Latch <blk00000221> in Unit <blk0000021b> is equivalent to the following FF/Latch : <blk00000224> 
INFO:Xst:2260 - The FF/Latch <blk00000222> in Unit <blk0000021b> is equivalent to the following FF/Latch : <blk00000225> 
INFO:Xst:2260 - The FF/Latch <blk00000275> in Unit <blk0000026e> is equivalent to the following FF/Latch : <blk00000276> 
INFO:Xst:2260 - The FF/Latch <blk00000284> in Unit <blk0000027e> is equivalent to the following 2 FFs/Latches : <blk00000285> <blk00000286> 
INFO:Xst:2260 - The FF/Latch <blk000002cf> in Unit <blk000002cb> is equivalent to the following FF/Latch : <blk000002d0> 
INFO:Xst:2260 - The FF/Latch <blk00000221> in Unit <blk0000021b> is equivalent to the following FF/Latch : <blk00000224> 
INFO:Xst:2260 - The FF/Latch <blk00000222> in Unit <blk0000021b> is equivalent to the following FF/Latch : <blk00000225> 
INFO:Xst:2260 - The FF/Latch <blk00000275> in Unit <blk0000026e> is equivalent to the following FF/Latch : <blk00000276> 
INFO:Xst:2260 - The FF/Latch <blk00000284> in Unit <blk0000027e> is equivalent to the following 2 FFs/Latches : <blk00000285> <blk00000286> 
INFO:Xst:2260 - The FF/Latch <blk000002cf> in Unit <blk000002cb> is equivalent to the following FF/Latch : <blk000002d0> 
INFO:Xst:2260 - The FF/Latch <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <pipeline20_ed6ce63c1a/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <pipeline27_03a229182e/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly0_0_0276d59789/twiddle_5f068b21a9/coeff_gen_45e50c8248/feedback_osc_8ae9a48d50/sel_replicate_ed643ef8b8/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly0_0_0276d59789/twiddle_5f068b21a9/coeff_gen_45e50c8248/feedback_osc_8ae9a48d50/sel_replicate_ed643ef8b8/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/we_replicate_4c813c783b/din1_2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/we_replicate_4c813c783b/din1_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din1_2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din1_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din1_2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din1_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din1_2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din1_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din1_2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din1_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din1_2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din1_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din1_2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din1_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din1_2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din1_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din1_2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din1_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/we_replicate_4c813c783b/din1_3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/we_replicate_4c813c783b/din1_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <pipeline20_ed6ce63c1a/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <pipeline27_03a229182e/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <delay6/op_mem_20_24_0_0> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of9_537d0575b1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay6/op_mem_20_24_0_1> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of9_537d0575b1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay6/op_mem_20_24_0_2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of9_537d0575b1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay6/op_mem_20_24_0_3> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of9_537d0575b1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay6/op_mem_20_24_0_4> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of9_537d0575b1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay6/op_mem_20_24_0_5> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of9_537d0575b1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay6/op_mem_20_24_0_6> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of9_537d0575b1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay6/op_mem_20_24_0_7> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of9_537d0575b1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay6/op_mem_20_24_0_8> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of9_537d0575b1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay6/op_mem_20_24_0_9> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of9_537d0575b1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <delay4/op_mem_20_24_0_0> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of8_b71b88c5a1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_unscrambler_6e62eedbc0/reorder_6cf90680c7/buf0_f7768151e2/rep_addr_accc32e192/din1_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_unscrambler_6e62eedbc0/reorder_6cf90680c7/buf1_772c6daf83/rep_addr_accc32e192/din1_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay4/op_mem_20_24_0_1> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of8_b71b88c5a1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_unscrambler_6e62eedbc0/reorder_6cf90680c7/buf0_f7768151e2/rep_addr_accc32e192/din1_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_unscrambler_6e62eedbc0/reorder_6cf90680c7/buf1_772c6daf83/rep_addr_accc32e192/din1_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay4/op_mem_20_24_0_2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of8_b71b88c5a1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_unscrambler_6e62eedbc0/reorder_6cf90680c7/buf0_f7768151e2/rep_addr_accc32e192/din1_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_unscrambler_6e62eedbc0/reorder_6cf90680c7/buf1_772c6daf83/rep_addr_accc32e192/din1_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay4/op_mem_20_24_0_3> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of8_b71b88c5a1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_unscrambler_6e62eedbc0/reorder_6cf90680c7/buf0_f7768151e2/rep_addr_accc32e192/din1_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_unscrambler_6e62eedbc0/reorder_6cf90680c7/buf1_772c6daf83/rep_addr_accc32e192/din1_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay4/op_mem_20_24_0_4> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of8_b71b88c5a1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_unscrambler_6e62eedbc0/reorder_6cf90680c7/buf0_f7768151e2/rep_addr_accc32e192/din1_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_unscrambler_6e62eedbc0/reorder_6cf90680c7/buf1_772c6daf83/rep_addr_accc32e192/din1_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay4/op_mem_20_24_0_5> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of8_b71b88c5a1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_unscrambler_6e62eedbc0/reorder_6cf90680c7/buf0_f7768151e2/rep_addr_accc32e192/din1_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_unscrambler_6e62eedbc0/reorder_6cf90680c7/buf1_772c6daf83/rep_addr_accc32e192/din1_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay4/op_mem_20_24_0_6> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of8_b71b88c5a1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_unscrambler_6e62eedbc0/reorder_6cf90680c7/buf0_f7768151e2/rep_addr_accc32e192/din1_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_unscrambler_6e62eedbc0/reorder_6cf90680c7/buf1_772c6daf83/rep_addr_accc32e192/din1_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay4/op_mem_20_24_0_7> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of8_b71b88c5a1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_unscrambler_6e62eedbc0/reorder_6cf90680c7/buf0_f7768151e2/rep_addr_accc32e192/din1_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_unscrambler_6e62eedbc0/reorder_6cf90680c7/buf1_772c6daf83/rep_addr_accc32e192/din1_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay4/op_mem_20_24_0_8> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of8_b71b88c5a1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_unscrambler_6e62eedbc0/reorder_6cf90680c7/buf0_f7768151e2/rep_addr_accc32e192/din1_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_unscrambler_6e62eedbc0/reorder_6cf90680c7/buf1_772c6daf83/rep_addr_accc32e192/din1_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay4/op_mem_20_24_0_9> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of8_b71b88c5a1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <pipeline20_ed6ce63c1a/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <pipeline27_03a229182e/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <pipeline34_16ae506fde/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <pipeline18_449c822a97/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <pipeline20_ed6ce63c1a/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <pipeline27_03a229182e/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/we_replicate_4c813c783b/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/we_replicate_4c813c783b/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_wideband_real1_41856fd605/fft_unscrambler_6e62eedbc0/reorder_6cf90680c7/we_replicate_d7457fff3f/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_wideband_real1_41856fd605/fft_unscrambler_6e62eedbc0/reorder_6cf90680c7/current_map_aff4ba913d/rep_wea_0a2bb606c3/din1_0/op_mem_20_24_0> 
INFO:Xst:2260 - The FF/Latch <delay4/op_mem_20_24_0_10> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of8_b71b88c5a1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[10].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay4/op_mem_20_24_0_11> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of8_b71b88c5a1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[11].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay4/op_mem_20_24_0_12> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of8_b71b88c5a1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[12].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay4/op_mem_20_24_0_13> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of8_b71b88c5a1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[13].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay4/op_mem_20_24_0_14> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of8_b71b88c5a1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[14].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay4/op_mem_20_24_0_15> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of8_b71b88c5a1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[15].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay4/op_mem_20_24_0_16> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of8_b71b88c5a1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[16].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay4/op_mem_20_24_0_17> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of8_b71b88c5a1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[17].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pipeline20_ed6ce63c1a/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <pipeline27_03a229182e/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pipeline20_ed6ce63c1a/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <pipeline27_03a229182e/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <delay5/op_mem_20_24_0_0> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of11_b834127c92/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay5/op_mem_20_24_0_1> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of11_b834127c92/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly0_0_0276d59789/shift_replicate_6ea815bf7e/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 7 FFs/Latches : <fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly0_0_0276d59789/shift_replicate_6ea815bf7e/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly0_0_0276d59789/shift_replicate_6ea815bf7e/din0_2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly0_0_0276d59789/shift_replicate_6ea815bf7e/din0_3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2>
   <fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly0_0_0276d59789/shift_replicate_6ea815bf7e/din0_4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly0_0_0276d59789/shift_replicate_6ea815bf7e/din0_5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly0_0_0276d59789/shift_replicate_6ea815bf7e/din0_6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly0_0_0276d59789/shift_replicate_6ea815bf7e/din0_7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay5/op_mem_20_24_0_2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of11_b834127c92/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay5/op_mem_20_24_0_3> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of11_b834127c92/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay5/op_mem_20_24_0_4> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of11_b834127c92/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay5/op_mem_20_24_0_5> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of11_b834127c92/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay6/op_mem_20_24_0_10> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of9_537d0575b1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[10].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay5/op_mem_20_24_0_6> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of11_b834127c92/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay6/op_mem_20_24_0_11> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of9_537d0575b1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[11].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay5/op_mem_20_24_0_7> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of11_b834127c92/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay6/op_mem_20_24_0_12> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of9_537d0575b1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[12].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay5/op_mem_20_24_0_8> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of11_b834127c92/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay6/op_mem_20_24_0_13> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of9_537d0575b1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[13].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay5/op_mem_20_24_0_9> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of11_b834127c92/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay6/op_mem_20_24_0_14> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of9_537d0575b1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[14].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay6/op_mem_20_24_0_15> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of9_537d0575b1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[15].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay6/op_mem_20_24_0_16> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of9_537d0575b1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[16].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay6/op_mem_20_24_0_17> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of9_537d0575b1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[17].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pipeline20_ed6ce63c1a/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <pipeline27_03a229182e/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay7/op_mem_20_24_0_10> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of10_dfa7148607/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[10].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay7/op_mem_20_24_0_11> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of10_dfa7148607/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[11].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap2_4888fc9b88/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 129 FFs/Latches : <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap2_4888fc9b88/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap2_4888fc9b88/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap2_4888fc9b88/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap2_4888fc9b88/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp>
   <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap2_4888fc9b88/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap2_4888fc9b88/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap2_4888fc9b88/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap2_4888fc9b88/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap2_4888fc9b88/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap2_4888fc9b88/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp>
   <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap2_4888fc9b88/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap2_4888fc9b88/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap2_4888fc9b88/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap2_4888fc9b88/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap2_4888fc9b88/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap4_21a3cb2afe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp>
   <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap4_21a3cb2afe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap4_21a3cb2afe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap4_21a3cb2afe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap4_21a3cb2afe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap4_21a3cb2afe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap4_21a3cb2afe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp>
   <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap4_21a3cb2afe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap4_21a3cb2afe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap4_21a3cb2afe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap4_21a3cb2afe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap4_21a3cb2afe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap4_21a3cb2afe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp>
   <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap4_21a3cb2afe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap4_21a3cb2afe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap4_21a3cb2afe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp>
   <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp>
   <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp>
   <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap1_3f6ed236eb/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap1_3f6ed236eb/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap1_3f6ed236eb/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap1_3f6ed236eb/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap1_3f6ed236eb/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp>
   <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap1_3f6ed236eb/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap1_3f6ed236eb/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap1_3f6ed236eb/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap1_3f6ed236eb/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap1_3f6ed236eb/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap1_3f6ed236eb/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp>
   <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap1_3f6ed236eb/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap1_3f6ed236eb/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap1_3f6ed236eb/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap1_3f6ed236eb/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap1_3f6ed236eb/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap2_4888fc9b88/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp>
   <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap2_4888fc9b88/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap2_4888fc9b88/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap2_4888fc9b88/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap2_4888fc9b88/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap2_4888fc9b88/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap2_4888fc9b88/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp>
   <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap2_4888fc9b88/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap2_4888fc9b88/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap2_4888fc9b88/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap2_4888fc9b88/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap2_4888fc9b88/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap2_4888fc9b88/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp>
   <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap2_4888fc9b88/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap2_4888fc9b88/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap2_4888fc9b88/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap4_21a3cb2afe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap4_21a3cb2afe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap4_21a3cb2afe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp>
   <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap4_21a3cb2afe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap4_21a3cb2afe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap4_21a3cb2afe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap4_21a3cb2afe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap4_21a3cb2afe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap4_21a3cb2afe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp>
   <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap4_21a3cb2afe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap4_21a3cb2afe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap4_21a3cb2afe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap4_21a3cb2afe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap4_21a3cb2afe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap4_21a3cb2afe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp>
   <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap4_21a3cb2afe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp>
   <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp>
   <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap1_3f6ed236eb/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp>
   <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap1_3f6ed236eb/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap1_3f6ed236eb/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap1_3f6ed236eb/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap1_3f6ed236eb/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap1_3f6ed236eb/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap1_3f6ed236eb/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp>
   <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap1_3f6ed236eb/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap1_3f6ed236eb/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap1_3f6ed236eb/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap1_3f6ed236eb/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap1_3f6ed236eb/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap1_3f6ed236eb/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp>
   <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap1_3f6ed236eb/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap1_3f6ed236eb/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap1_3f6ed236eb/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <pipeline32_2d07f7b9aa/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <pipeline33_a5c811f9db/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp>
INFO:Xst:2260 - The FF/Latch <delay7/op_mem_20_24_0_12> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of10_dfa7148607/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[12].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay7/op_mem_20_24_0_13> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of10_dfa7148607/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[13].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay7/op_mem_20_24_0_14> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of10_dfa7148607/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[14].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay7/op_mem_20_24_0_15> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of10_dfa7148607/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[15].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pipeline20_ed6ce63c1a/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <pipeline27_03a229182e/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <delay7/op_mem_20_24_0_16> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of10_dfa7148607/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[16].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay7/op_mem_20_24_0_17> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of10_dfa7148607/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[17].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly1_1_d1c7ec9809/twiddle_22d3e50fff/coeff_gen_60ab7febeb/feedback_osc_ad82cf63a0/sel_replicate_fada1cd6d3/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly1_1_d1c7ec9809/twiddle_22d3e50fff/coeff_gen_60ab7febeb/feedback_osc_ad82cf63a0/sel_replicate_fada1cd6d3/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly1_0_135fbf9fb0/twiddle_9e73da22c9/coeff_gen_95edfda61e/feedback_osc_24b0f033c4/sel_replicate_318fce8bca/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly1_0_135fbf9fb0/twiddle_9e73da22c9/coeff_gen_95edfda61e/feedback_osc_24b0f033c4/sel_replicate_318fce8bca/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <pipeline20_ed6ce63c1a/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <pipeline27_03a229182e/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <pipeline20_ed6ce63c1a/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <pipeline27_03a229182e/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din1_3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din1_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din1_3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din1_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din1_3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din1_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly1_0_135fbf9fb0/shift_replicate_66ad24b9af/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 7 FFs/Latches : <fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly1_0_135fbf9fb0/shift_replicate_66ad24b9af/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly1_0_135fbf9fb0/shift_replicate_66ad24b9af/din0_2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly1_0_135fbf9fb0/shift_replicate_66ad24b9af/din0_3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2>
   <fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly1_1_d1c7ec9809/shift_replicate_9988fc47c7/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly1_1_d1c7ec9809/shift_replicate_9988fc47c7/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly1_1_d1c7ec9809/shift_replicate_9988fc47c7/din0_2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly1_1_d1c7ec9809/shift_replicate_9988fc47c7/din0_3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din1_3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din1_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din1_3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din1_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din1_3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din1_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din1_3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din1_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din1_3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din1_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay5/op_mem_20_24_0_10> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of11_b834127c92/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[10].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay5/op_mem_20_24_0_11> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of11_b834127c92/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[11].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay5/op_mem_20_24_0_12> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of11_b834127c92/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[12].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay5/op_mem_20_24_0_13> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of11_b834127c92/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[13].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay5/op_mem_20_24_0_14> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of11_b834127c92/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[14].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay5/op_mem_20_24_0_15> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of11_b834127c92/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[15].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay7/op_mem_20_24_0_0> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of10_dfa7148607/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay5/op_mem_20_24_0_16> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of11_b834127c92/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[16].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay7/op_mem_20_24_0_1> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of10_dfa7148607/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay5/op_mem_20_24_0_17> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of11_b834127c92/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[17].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay7/op_mem_20_24_0_2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of10_dfa7148607/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay7/op_mem_20_24_0_3> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of10_dfa7148607/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay7/op_mem_20_24_0_4> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of10_dfa7148607/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay7/op_mem_20_24_0_5> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of10_dfa7148607/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay7/op_mem_20_24_0_6> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of10_dfa7148607/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay7/op_mem_20_24_0_7> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of10_dfa7148607/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay7/op_mem_20_24_0_8> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of10_dfa7148607/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay7/op_mem_20_24_0_9> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of10_dfa7148607/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_stage_3_c0581b89be/butterfly_direct_180ee69db7/twiddle_3d85e5872d/coeff_gen_e2244a71ac/cosin_80132246cb/add_convert1_92ef968a6f/convert2/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/biplex_core_7d6e890ad3> is equivalent to the following FF/Latch : <fft_stage_3_c0581b89be/butterfly_direct_180ee69db7/twiddle_3d85e5872d/coeff_gen_e2244a71ac/cosin_80132246cb/add_convert0_d2c4c6e53f/convert2/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_stage_5_59ea763c91/butterfly_direct_1e090309de/twiddle_2b0105065d/coeff_gen_81f5cc5f96/cosin_6408c1a8ec/add_convert1_44de86632a/convert2/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/biplex_core_7d6e890ad3> is equivalent to the following FF/Latch : <fft_stage_5_59ea763c91/butterfly_direct_1e090309de/twiddle_2b0105065d/coeff_gen_81f5cc5f96/cosin_6408c1a8ec/add_convert0_42f0096abc/convert2/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_stage_5_59ea763c91/butterfly_direct_1e090309de/twiddle_2b0105065d/coeff_gen_81f5cc5f96/cosin_6408c1a8ec/add_convert1_44de86632a/convert2/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/biplex_core_7d6e890ad3> is equivalent to the following FF/Latch : <fft_stage_5_59ea763c91/butterfly_direct_1e090309de/twiddle_2b0105065d/coeff_gen_81f5cc5f96/cosin_6408c1a8ec/add_convert0_42f0096abc/convert2/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_stage_5_59ea763c91/butterfly_direct_1e090309de/twiddle_2b0105065d/coeff_gen_81f5cc5f96/cosin_6408c1a8ec/add_convert1_44de86632a/convert2/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/biplex_core_7d6e890ad3> is equivalent to the following FF/Latch : <fft_stage_5_59ea763c91/butterfly_direct_1e090309de/twiddle_2b0105065d/coeff_gen_81f5cc5f96/cosin_6408c1a8ec/add_convert0_42f0096abc/convert2/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_stage_1_034856f8b2/butterfly_direct_b23e641f27/shift_replicate_7f26e672bf/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/biplex_core_7d6e890ad3> is equivalent to the following 3 FFs/Latches : <fft_stage_1_034856f8b2/butterfly_direct_b23e641f27/shift_replicate_7f26e672bf/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_1_034856f8b2/butterfly_direct_b23e641f27/shift_replicate_7f26e672bf/din0_2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_1_034856f8b2/butterfly_direct_b23e641f27/shift_replicate_7f26e672bf/din0_3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_stage_2_4375fddaf7/butterfly_direct_cb7d3cc823/shift_replicate_fbdfdde73c/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/biplex_core_7d6e890ad3> is equivalent to the following 3 FFs/Latches : <fft_stage_2_4375fddaf7/butterfly_direct_cb7d3cc823/shift_replicate_fbdfdde73c/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_2_4375fddaf7/butterfly_direct_cb7d3cc823/shift_replicate_fbdfdde73c/din0_2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_2_4375fddaf7/butterfly_direct_cb7d3cc823/shift_replicate_fbdfdde73c/din0_3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_stage_3_c0581b89be/butterfly_direct_180ee69db7/shift_replicate_a4c4bbe79a/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/biplex_core_7d6e890ad3> is equivalent to the following 3 FFs/Latches : <fft_stage_3_c0581b89be/butterfly_direct_180ee69db7/shift_replicate_a4c4bbe79a/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_3_c0581b89be/butterfly_direct_180ee69db7/shift_replicate_a4c4bbe79a/din0_2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_3_c0581b89be/butterfly_direct_180ee69db7/shift_replicate_a4c4bbe79a/din0_3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_stage_4_a2df2ada34/butterfly_direct_f24af96afb/shift_replicate_54e45f1621/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/biplex_core_7d6e890ad3> is equivalent to the following 3 FFs/Latches : <fft_stage_4_a2df2ada34/butterfly_direct_f24af96afb/shift_replicate_54e45f1621/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_4_a2df2ada34/butterfly_direct_f24af96afb/shift_replicate_54e45f1621/din0_2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_4_a2df2ada34/butterfly_direct_f24af96afb/shift_replicate_54e45f1621/din0_3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_stage_5_59ea763c91/butterfly_direct_1e090309de/shift_replicate_5ba95f6b8b/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/biplex_core_7d6e890ad3> is equivalent to the following 3 FFs/Latches : <fft_stage_5_59ea763c91/butterfly_direct_1e090309de/shift_replicate_5ba95f6b8b/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_5_59ea763c91/butterfly_direct_1e090309de/shift_replicate_5ba95f6b8b/din0_2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_5_59ea763c91/butterfly_direct_1e090309de/shift_replicate_5ba95f6b8b/din0_3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_stage_6_d40c47c187/butterfly_direct_bfd65c4e7e/shift_replicate_7dbd17b250/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/biplex_core_7d6e890ad3> is equivalent to the following 3 FFs/Latches : <fft_stage_6_d40c47c187/butterfly_direct_bfd65c4e7e/shift_replicate_7dbd17b250/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_6_d40c47c187/butterfly_direct_bfd65c4e7e/shift_replicate_7dbd17b250/din0_2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_6_d40c47c187/butterfly_direct_bfd65c4e7e/shift_replicate_7dbd17b250/din0_3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_stage_7_6fa5bc8de3/butterfly_direct_f9c91ad558/shift_replicate_aee00b267f/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/biplex_core_7d6e890ad3> is equivalent to the following 3 FFs/Latches : <fft_stage_7_6fa5bc8de3/butterfly_direct_f9c91ad558/shift_replicate_aee00b267f/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_7_6fa5bc8de3/butterfly_direct_f9c91ad558/shift_replicate_aee00b267f/din0_2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_7_6fa5bc8de3/butterfly_direct_f9c91ad558/shift_replicate_aee00b267f/din0_3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_stage_8_5893958c25/butterfly_direct_62660c0fbf/shift_replicate_63a8eb8c08/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/biplex_core_7d6e890ad3> is equivalent to the following 3 FFs/Latches : <fft_stage_8_5893958c25/butterfly_direct_62660c0fbf/shift_replicate_63a8eb8c08/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_8_5893958c25/butterfly_direct_62660c0fbf/shift_replicate_63a8eb8c08/din0_2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_8_5893958c25/butterfly_direct_62660c0fbf/shift_replicate_63a8eb8c08/din0_3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_stage_9_ba3a650d43/butterfly_direct_886de93ba2/shift_replicate_99d64bed7f/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/biplex_core_7d6e890ad3> is equivalent to the following 3 FFs/Latches : <fft_stage_9_ba3a650d43/butterfly_direct_886de93ba2/shift_replicate_99d64bed7f/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_9_ba3a650d43/butterfly_direct_886de93ba2/shift_replicate_99d64bed7f/din0_2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_9_ba3a650d43/butterfly_direct_886de93ba2/shift_replicate_99d64bed7f/din0_3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_stage_4_a2df2ada34/butterfly_direct_f24af96afb/twiddle_6b9ef71698/coeff_gen_6d96bea0c6/cosin_94bc1bbca6/add_convert1_911bdff28e/convert2/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/biplex_core_7d6e890ad3> is equivalent to the following FF/Latch : <fft_stage_4_a2df2ada34/butterfly_direct_f24af96afb/twiddle_6b9ef71698/coeff_gen_6d96bea0c6/cosin_94bc1bbca6/add_convert0_fb90dc6902/convert2/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_stage_4_a2df2ada34/butterfly_direct_f24af96afb/twiddle_6b9ef71698/coeff_gen_6d96bea0c6/cosin_94bc1bbca6/add_convert1_911bdff28e/convert2/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/biplex_core_7d6e890ad3> is equivalent to the following FF/Latch : <fft_stage_4_a2df2ada34/butterfly_direct_f24af96afb/twiddle_6b9ef71698/coeff_gen_6d96bea0c6/cosin_94bc1bbca6/add_convert0_fb90dc6902/convert2/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <blk00000221> in Unit <blk0000021b> is equivalent to the following FF/Latch : <blk00000224> 
INFO:Xst:2260 - The FF/Latch <blk00000222> in Unit <blk0000021b> is equivalent to the following FF/Latch : <blk00000225> 
INFO:Xst:2260 - The FF/Latch <blk00000275> in Unit <blk0000026e> is equivalent to the following FF/Latch : <blk00000276> 
INFO:Xst:2260 - The FF/Latch <blk00000284> in Unit <blk0000027e> is equivalent to the following 2 FFs/Latches : <blk00000285> <blk00000286> 
INFO:Xst:2260 - The FF/Latch <blk000002cf> in Unit <blk000002cb> is equivalent to the following FF/Latch : <blk000002d0> 
INFO:Xst:2260 - The FF/Latch <blk00000221> in Unit <blk0000021b> is equivalent to the following FF/Latch : <blk00000224> 
INFO:Xst:2260 - The FF/Latch <blk00000222> in Unit <blk0000021b> is equivalent to the following FF/Latch : <blk00000225> 
INFO:Xst:2260 - The FF/Latch <blk00000275> in Unit <blk0000026e> is equivalent to the following FF/Latch : <blk00000276> 
INFO:Xst:2260 - The FF/Latch <blk00000284> in Unit <blk0000027e> is equivalent to the following 2 FFs/Latches : <blk00000285> <blk00000286> 
INFO:Xst:2260 - The FF/Latch <blk000002cf> in Unit <blk000002cb> is equivalent to the following FF/Latch : <blk000002d0> 
INFO:Xst:2260 - The FF/Latch <blk00000221> in Unit <blk0000021b> is equivalent to the following FF/Latch : <blk00000224> 
INFO:Xst:2260 - The FF/Latch <blk00000222> in Unit <blk0000021b> is equivalent to the following FF/Latch : <blk00000225> 
INFO:Xst:2260 - The FF/Latch <blk00000275> in Unit <blk0000026e> is equivalent to the following FF/Latch : <blk00000276> 
INFO:Xst:2260 - The FF/Latch <blk00000284> in Unit <blk0000027e> is equivalent to the following 2 FFs/Latches : <blk00000285> <blk00000286> 
INFO:Xst:2260 - The FF/Latch <blk000002cf> in Unit <blk000002cb> is equivalent to the following FF/Latch : <blk000002d0> 
INFO:Xst:2260 - The FF/Latch <blk00000221> in Unit <blk0000021b> is equivalent to the following FF/Latch : <blk00000224> 
INFO:Xst:2260 - The FF/Latch <blk00000222> in Unit <blk0000021b> is equivalent to the following FF/Latch : <blk00000225> 
INFO:Xst:2260 - The FF/Latch <blk00000275> in Unit <blk0000026e> is equivalent to the following FF/Latch : <blk00000276> 
INFO:Xst:2260 - The FF/Latch <blk00000284> in Unit <blk0000027e> is equivalent to the following 2 FFs/Latches : <blk00000285> <blk00000286> 
INFO:Xst:2260 - The FF/Latch <blk000002cf> in Unit <blk000002cb> is equivalent to the following FF/Latch : <blk000002d0> 
INFO:Xst:2260 - The FF/Latch <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <pipeline20_ed6ce63c1a/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <pipeline27_03a229182e/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly0_0_0276d59789/twiddle_5f068b21a9/coeff_gen_45e50c8248/feedback_osc_8ae9a48d50/sel_replicate_ed643ef8b8/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly0_0_0276d59789/twiddle_5f068b21a9/coeff_gen_45e50c8248/feedback_osc_8ae9a48d50/sel_replicate_ed643ef8b8/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/we_replicate_4c813c783b/din1_2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/we_replicate_4c813c783b/din1_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din1_2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din1_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din1_2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din1_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din1_2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din1_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din1_2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din1_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din1_2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din1_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din1_2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din1_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din1_2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din1_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din1_2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din1_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/we_replicate_4c813c783b/din1_3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/we_replicate_4c813c783b/din1_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <pipeline20_ed6ce63c1a/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <pipeline27_03a229182e/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <delay6/op_mem_20_24_0_0> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of9_537d0575b1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay6/op_mem_20_24_0_1> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of9_537d0575b1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay6/op_mem_20_24_0_2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of9_537d0575b1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay6/op_mem_20_24_0_3> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of9_537d0575b1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay6/op_mem_20_24_0_4> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of9_537d0575b1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay6/op_mem_20_24_0_5> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of9_537d0575b1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay6/op_mem_20_24_0_6> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of9_537d0575b1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay6/op_mem_20_24_0_7> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of9_537d0575b1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay6/op_mem_20_24_0_8> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of9_537d0575b1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay6/op_mem_20_24_0_9> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of9_537d0575b1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <delay4/op_mem_20_24_0_0> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of8_b71b88c5a1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_unscrambler_6e62eedbc0/reorder_6cf90680c7/buf0_f7768151e2/rep_addr_accc32e192/din1_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_unscrambler_6e62eedbc0/reorder_6cf90680c7/buf1_772c6daf83/rep_addr_accc32e192/din1_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay4/op_mem_20_24_0_1> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of8_b71b88c5a1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_unscrambler_6e62eedbc0/reorder_6cf90680c7/buf0_f7768151e2/rep_addr_accc32e192/din1_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_unscrambler_6e62eedbc0/reorder_6cf90680c7/buf1_772c6daf83/rep_addr_accc32e192/din1_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay4/op_mem_20_24_0_2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of8_b71b88c5a1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_unscrambler_6e62eedbc0/reorder_6cf90680c7/buf0_f7768151e2/rep_addr_accc32e192/din1_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_unscrambler_6e62eedbc0/reorder_6cf90680c7/buf1_772c6daf83/rep_addr_accc32e192/din1_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay4/op_mem_20_24_0_3> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of8_b71b88c5a1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_unscrambler_6e62eedbc0/reorder_6cf90680c7/buf0_f7768151e2/rep_addr_accc32e192/din1_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_unscrambler_6e62eedbc0/reorder_6cf90680c7/buf1_772c6daf83/rep_addr_accc32e192/din1_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay4/op_mem_20_24_0_4> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of8_b71b88c5a1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_unscrambler_6e62eedbc0/reorder_6cf90680c7/buf0_f7768151e2/rep_addr_accc32e192/din1_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_unscrambler_6e62eedbc0/reorder_6cf90680c7/buf1_772c6daf83/rep_addr_accc32e192/din1_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay4/op_mem_20_24_0_5> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of8_b71b88c5a1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_unscrambler_6e62eedbc0/reorder_6cf90680c7/buf0_f7768151e2/rep_addr_accc32e192/din1_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_unscrambler_6e62eedbc0/reorder_6cf90680c7/buf1_772c6daf83/rep_addr_accc32e192/din1_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay4/op_mem_20_24_0_6> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of8_b71b88c5a1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_unscrambler_6e62eedbc0/reorder_6cf90680c7/buf0_f7768151e2/rep_addr_accc32e192/din1_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_unscrambler_6e62eedbc0/reorder_6cf90680c7/buf1_772c6daf83/rep_addr_accc32e192/din1_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay4/op_mem_20_24_0_7> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of8_b71b88c5a1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_unscrambler_6e62eedbc0/reorder_6cf90680c7/buf0_f7768151e2/rep_addr_accc32e192/din1_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_unscrambler_6e62eedbc0/reorder_6cf90680c7/buf1_772c6daf83/rep_addr_accc32e192/din1_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay4/op_mem_20_24_0_8> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of8_b71b88c5a1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_unscrambler_6e62eedbc0/reorder_6cf90680c7/buf0_f7768151e2/rep_addr_accc32e192/din1_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_unscrambler_6e62eedbc0/reorder_6cf90680c7/buf1_772c6daf83/rep_addr_accc32e192/din1_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay4/op_mem_20_24_0_9> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of8_b71b88c5a1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <pipeline20_ed6ce63c1a/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <pipeline27_03a229182e/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <pipeline34_16ae506fde/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <pipeline18_449c822a97/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <pipeline20_ed6ce63c1a/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <pipeline27_03a229182e/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/we_replicate_4c813c783b/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/we_replicate_4c813c783b/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_wideband_real1_41856fd605/fft_unscrambler_6e62eedbc0/reorder_6cf90680c7/we_replicate_d7457fff3f/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_wideband_real1_41856fd605/fft_unscrambler_6e62eedbc0/reorder_6cf90680c7/current_map_aff4ba913d/rep_wea_0a2bb606c3/din1_0/op_mem_20_24_0> 
INFO:Xst:2260 - The FF/Latch <delay4/op_mem_20_24_0_10> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of8_b71b88c5a1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[10].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay4/op_mem_20_24_0_11> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of8_b71b88c5a1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[11].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay4/op_mem_20_24_0_12> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of8_b71b88c5a1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[12].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay4/op_mem_20_24_0_13> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of8_b71b88c5a1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[13].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay4/op_mem_20_24_0_14> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of8_b71b88c5a1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[14].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay4/op_mem_20_24_0_15> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of8_b71b88c5a1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[15].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay4/op_mem_20_24_0_16> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of8_b71b88c5a1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[16].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay4/op_mem_20_24_0_17> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of8_b71b88c5a1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[17].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pipeline20_ed6ce63c1a/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <pipeline27_03a229182e/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pipeline20_ed6ce63c1a/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <pipeline27_03a229182e/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <delay5/op_mem_20_24_0_0> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of11_b834127c92/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay5/op_mem_20_24_0_1> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of11_b834127c92/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly0_0_0276d59789/shift_replicate_6ea815bf7e/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 7 FFs/Latches : <fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly0_0_0276d59789/shift_replicate_6ea815bf7e/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly0_0_0276d59789/shift_replicate_6ea815bf7e/din0_2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly0_0_0276d59789/shift_replicate_6ea815bf7e/din0_3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2>
   <fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly0_0_0276d59789/shift_replicate_6ea815bf7e/din0_4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly0_0_0276d59789/shift_replicate_6ea815bf7e/din0_5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly0_0_0276d59789/shift_replicate_6ea815bf7e/din0_6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly0_0_0276d59789/shift_replicate_6ea815bf7e/din0_7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay5/op_mem_20_24_0_2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of11_b834127c92/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay5/op_mem_20_24_0_3> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of11_b834127c92/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay5/op_mem_20_24_0_4> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of11_b834127c92/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay5/op_mem_20_24_0_5> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of11_b834127c92/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay6/op_mem_20_24_0_10> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of9_537d0575b1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[10].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay5/op_mem_20_24_0_6> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of11_b834127c92/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay6/op_mem_20_24_0_11> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of9_537d0575b1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[11].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay5/op_mem_20_24_0_7> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of11_b834127c92/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay6/op_mem_20_24_0_12> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of9_537d0575b1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[12].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay5/op_mem_20_24_0_8> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of11_b834127c92/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay6/op_mem_20_24_0_13> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of9_537d0575b1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[13].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay5/op_mem_20_24_0_9> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of11_b834127c92/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay6/op_mem_20_24_0_14> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of9_537d0575b1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[14].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay6/op_mem_20_24_0_15> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of9_537d0575b1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[15].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay6/op_mem_20_24_0_16> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of9_537d0575b1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[16].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay6/op_mem_20_24_0_17> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of9_537d0575b1/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[17].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pipeline20_ed6ce63c1a/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <pipeline27_03a229182e/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay7/op_mem_20_24_0_10> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of10_dfa7148607/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[10].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay7/op_mem_20_24_0_11> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of10_dfa7148607/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[11].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap2_4888fc9b88/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 129 FFs/Latches : <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap2_4888fc9b88/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap2_4888fc9b88/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap2_4888fc9b88/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap2_4888fc9b88/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp>
   <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap2_4888fc9b88/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap2_4888fc9b88/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap2_4888fc9b88/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap2_4888fc9b88/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap2_4888fc9b88/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap2_4888fc9b88/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp>
   <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap2_4888fc9b88/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap2_4888fc9b88/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap2_4888fc9b88/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap2_4888fc9b88/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap2_4888fc9b88/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap4_21a3cb2afe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp>
   <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap4_21a3cb2afe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap4_21a3cb2afe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap4_21a3cb2afe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap4_21a3cb2afe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap4_21a3cb2afe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap4_21a3cb2afe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp>
   <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap4_21a3cb2afe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap4_21a3cb2afe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap4_21a3cb2afe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap4_21a3cb2afe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap4_21a3cb2afe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap4_21a3cb2afe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp>
   <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap4_21a3cb2afe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap4_21a3cb2afe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap4_21a3cb2afe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp>
   <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp>
   <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp>
   <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap1_3f6ed236eb/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap1_3f6ed236eb/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap1_3f6ed236eb/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap1_3f6ed236eb/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap1_3f6ed236eb/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp>
   <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap1_3f6ed236eb/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap1_3f6ed236eb/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap1_3f6ed236eb/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap1_3f6ed236eb/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap1_3f6ed236eb/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap1_3f6ed236eb/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp>
   <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap1_3f6ed236eb/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap1_3f6ed236eb/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap1_3f6ed236eb/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap1_3f6ed236eb/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap1_3f6ed236eb/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap2_4888fc9b88/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp>
   <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap2_4888fc9b88/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap2_4888fc9b88/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap2_4888fc9b88/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap2_4888fc9b88/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap2_4888fc9b88/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap2_4888fc9b88/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp>
   <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap2_4888fc9b88/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap2_4888fc9b88/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap2_4888fc9b88/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap2_4888fc9b88/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap2_4888fc9b88/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap2_4888fc9b88/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp>
   <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap2_4888fc9b88/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap2_4888fc9b88/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap2_4888fc9b88/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap4_21a3cb2afe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap4_21a3cb2afe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap4_21a3cb2afe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp>
   <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap4_21a3cb2afe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap4_21a3cb2afe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap4_21a3cb2afe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap4_21a3cb2afe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap4_21a3cb2afe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap4_21a3cb2afe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp>
   <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap4_21a3cb2afe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap4_21a3cb2afe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap4_21a3cb2afe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap4_21a3cb2afe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap4_21a3cb2afe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap4_21a3cb2afe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp>
   <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap4_21a3cb2afe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp>
   <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp>
   <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap1_3f6ed236eb/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp>
   <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap1_3f6ed236eb/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap1_3f6ed236eb/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap1_3f6ed236eb/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap1_3f6ed236eb/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap1_3f6ed236eb/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap1_3f6ed236eb/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp>
   <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap1_3f6ed236eb/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap1_3f6ed236eb/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap1_3f6ed236eb/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap1_3f6ed236eb/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap1_3f6ed236eb/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap1_3f6ed236eb/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp>
   <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap1_3f6ed236eb/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap1_3f6ed236eb/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap1_3f6ed236eb/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <pipeline32_2d07f7b9aa/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <pipeline33_a5c811f9db/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp>
INFO:Xst:2260 - The FF/Latch <delay7/op_mem_20_24_0_12> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of10_dfa7148607/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[12].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay7/op_mem_20_24_0_13> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of10_dfa7148607/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[13].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay7/op_mem_20_24_0_14> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of10_dfa7148607/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[14].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay7/op_mem_20_24_0_15> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of10_dfa7148607/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[15].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pipeline20_ed6ce63c1a/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <pipeline27_03a229182e/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <delay7/op_mem_20_24_0_16> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of10_dfa7148607/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[16].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay7/op_mem_20_24_0_17> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of10_dfa7148607/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[17].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly1_1_d1c7ec9809/twiddle_22d3e50fff/coeff_gen_60ab7febeb/feedback_osc_ad82cf63a0/sel_replicate_fada1cd6d3/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly1_1_d1c7ec9809/twiddle_22d3e50fff/coeff_gen_60ab7febeb/feedback_osc_ad82cf63a0/sel_replicate_fada1cd6d3/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly1_0_135fbf9fb0/twiddle_9e73da22c9/coeff_gen_95edfda61e/feedback_osc_24b0f033c4/sel_replicate_318fce8bca/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly1_0_135fbf9fb0/twiddle_9e73da22c9/coeff_gen_95edfda61e/feedback_osc_24b0f033c4/sel_replicate_318fce8bca/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> <pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <dec_fir_ce31f24969/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <dec_fir1_a748e0413b/fir_dbl_col1_e0284fea29/fir_dbl_tap3_520a1ed3ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <pipeline20_ed6ce63c1a/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <pipeline27_03a229182e/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <pipeline20_ed6ce63c1a/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <pipeline27_03a229182e/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din1_3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din1_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din1_3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din1_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din1_3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din1_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly1_0_135fbf9fb0/shift_replicate_66ad24b9af/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 7 FFs/Latches : <fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly1_0_135fbf9fb0/shift_replicate_66ad24b9af/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly1_0_135fbf9fb0/shift_replicate_66ad24b9af/din0_2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly1_0_135fbf9fb0/shift_replicate_66ad24b9af/din0_3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2>
   <fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly1_1_d1c7ec9809/shift_replicate_9988fc47c7/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly1_1_d1c7ec9809/shift_replicate_9988fc47c7/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly1_1_d1c7ec9809/shift_replicate_9988fc47c7/din0_2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly1_1_d1c7ec9809/shift_replicate_9988fc47c7/din0_3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din1_3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din1_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din1_3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din1_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din1_3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din1_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din1_3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din1_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din1_3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/addr_replicate_86bc6d4fb7/din1_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following 3 FFs/Latches : <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> <pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay5/op_mem_20_24_0_10> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of11_b834127c92/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[10].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay5/op_mem_20_24_0_11> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of11_b834127c92/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[11].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay5/op_mem_20_24_0_12> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of11_b834127c92/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[12].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay5/op_mem_20_24_0_13> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of11_b834127c92/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[13].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay5/op_mem_20_24_0_14> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of11_b834127c92/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[14].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay5/op_mem_20_24_0_15> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of11_b834127c92/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[15].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay7/op_mem_20_24_0_0> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of10_dfa7148607/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay5/op_mem_20_24_0_16> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of11_b834127c92/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[16].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay7/op_mem_20_24_0_1> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of10_dfa7148607/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay5/op_mem_20_24_0_17> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of11_b834127c92/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[17].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay7/op_mem_20_24_0_2> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of10_dfa7148607/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay7/op_mem_20_24_0_3> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of10_dfa7148607/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay7/op_mem_20_24_0_4> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of10_dfa7148607/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay7/op_mem_20_24_0_5> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of10_dfa7148607/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay7/op_mem_20_24_0_6> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of10_dfa7148607/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay7/op_mem_20_24_0_7> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of10_dfa7148607/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay7/op_mem_20_24_0_8> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of10_dfa7148607/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <delay7/op_mem_20_24_0_9> in Unit <window_and_fft_test_v4_x0> is equivalent to the following FF/Latch : <convert_of10_dfa7148607/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_stage_3_c0581b89be/butterfly_direct_180ee69db7/twiddle_3d85e5872d/coeff_gen_e2244a71ac/cosin_80132246cb/add_convert1_92ef968a6f/convert2/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/biplex_core_7d6e890ad3> is equivalent to the following FF/Latch : <fft_stage_3_c0581b89be/butterfly_direct_180ee69db7/twiddle_3d85e5872d/coeff_gen_e2244a71ac/cosin_80132246cb/add_convert0_d2c4c6e53f/convert2/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_stage_5_59ea763c91/butterfly_direct_1e090309de/twiddle_2b0105065d/coeff_gen_81f5cc5f96/cosin_6408c1a8ec/add_convert1_44de86632a/convert2/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/biplex_core_7d6e890ad3> is equivalent to the following FF/Latch : <fft_stage_5_59ea763c91/butterfly_direct_1e090309de/twiddle_2b0105065d/coeff_gen_81f5cc5f96/cosin_6408c1a8ec/add_convert0_42f0096abc/convert2/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_stage_5_59ea763c91/butterfly_direct_1e090309de/twiddle_2b0105065d/coeff_gen_81f5cc5f96/cosin_6408c1a8ec/add_convert1_44de86632a/convert2/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/biplex_core_7d6e890ad3> is equivalent to the following FF/Latch : <fft_stage_5_59ea763c91/butterfly_direct_1e090309de/twiddle_2b0105065d/coeff_gen_81f5cc5f96/cosin_6408c1a8ec/add_convert0_42f0096abc/convert2/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_stage_5_59ea763c91/butterfly_direct_1e090309de/twiddle_2b0105065d/coeff_gen_81f5cc5f96/cosin_6408c1a8ec/add_convert1_44de86632a/convert2/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/biplex_core_7d6e890ad3> is equivalent to the following FF/Latch : <fft_stage_5_59ea763c91/butterfly_direct_1e090309de/twiddle_2b0105065d/coeff_gen_81f5cc5f96/cosin_6408c1a8ec/add_convert0_42f0096abc/convert2/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_stage_1_034856f8b2/butterfly_direct_b23e641f27/shift_replicate_7f26e672bf/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/biplex_core_7d6e890ad3> is equivalent to the following 3 FFs/Latches : <fft_stage_1_034856f8b2/butterfly_direct_b23e641f27/shift_replicate_7f26e672bf/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_1_034856f8b2/butterfly_direct_b23e641f27/shift_replicate_7f26e672bf/din0_2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_1_034856f8b2/butterfly_direct_b23e641f27/shift_replicate_7f26e672bf/din0_3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_stage_2_4375fddaf7/butterfly_direct_cb7d3cc823/shift_replicate_fbdfdde73c/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/biplex_core_7d6e890ad3> is equivalent to the following 3 FFs/Latches : <fft_stage_2_4375fddaf7/butterfly_direct_cb7d3cc823/shift_replicate_fbdfdde73c/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_2_4375fddaf7/butterfly_direct_cb7d3cc823/shift_replicate_fbdfdde73c/din0_2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_2_4375fddaf7/butterfly_direct_cb7d3cc823/shift_replicate_fbdfdde73c/din0_3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_stage_3_c0581b89be/butterfly_direct_180ee69db7/shift_replicate_a4c4bbe79a/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/biplex_core_7d6e890ad3> is equivalent to the following 3 FFs/Latches : <fft_stage_3_c0581b89be/butterfly_direct_180ee69db7/shift_replicate_a4c4bbe79a/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_3_c0581b89be/butterfly_direct_180ee69db7/shift_replicate_a4c4bbe79a/din0_2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_3_c0581b89be/butterfly_direct_180ee69db7/shift_replicate_a4c4bbe79a/din0_3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_stage_4_a2df2ada34/butterfly_direct_f24af96afb/shift_replicate_54e45f1621/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/biplex_core_7d6e890ad3> is equivalent to the following 3 FFs/Latches : <fft_stage_4_a2df2ada34/butterfly_direct_f24af96afb/shift_replicate_54e45f1621/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_4_a2df2ada34/butterfly_direct_f24af96afb/shift_replicate_54e45f1621/din0_2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_4_a2df2ada34/butterfly_direct_f24af96afb/shift_replicate_54e45f1621/din0_3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_stage_5_59ea763c91/butterfly_direct_1e090309de/shift_replicate_5ba95f6b8b/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/biplex_core_7d6e890ad3> is equivalent to the following 3 FFs/Latches : <fft_stage_5_59ea763c91/butterfly_direct_1e090309de/shift_replicate_5ba95f6b8b/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_5_59ea763c91/butterfly_direct_1e090309de/shift_replicate_5ba95f6b8b/din0_2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_5_59ea763c91/butterfly_direct_1e090309de/shift_replicate_5ba95f6b8b/din0_3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_stage_6_d40c47c187/butterfly_direct_bfd65c4e7e/shift_replicate_7dbd17b250/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/biplex_core_7d6e890ad3> is equivalent to the following 3 FFs/Latches : <fft_stage_6_d40c47c187/butterfly_direct_bfd65c4e7e/shift_replicate_7dbd17b250/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_6_d40c47c187/butterfly_direct_bfd65c4e7e/shift_replicate_7dbd17b250/din0_2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_6_d40c47c187/butterfly_direct_bfd65c4e7e/shift_replicate_7dbd17b250/din0_3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_stage_7_6fa5bc8de3/butterfly_direct_f9c91ad558/shift_replicate_aee00b267f/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/biplex_core_7d6e890ad3> is equivalent to the following 3 FFs/Latches : <fft_stage_7_6fa5bc8de3/butterfly_direct_f9c91ad558/shift_replicate_aee00b267f/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_7_6fa5bc8de3/butterfly_direct_f9c91ad558/shift_replicate_aee00b267f/din0_2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_7_6fa5bc8de3/butterfly_direct_f9c91ad558/shift_replicate_aee00b267f/din0_3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_stage_8_5893958c25/butterfly_direct_62660c0fbf/shift_replicate_63a8eb8c08/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/biplex_core_7d6e890ad3> is equivalent to the following 3 FFs/Latches : <fft_stage_8_5893958c25/butterfly_direct_62660c0fbf/shift_replicate_63a8eb8c08/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_8_5893958c25/butterfly_direct_62660c0fbf/shift_replicate_63a8eb8c08/din0_2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_8_5893958c25/butterfly_direct_62660c0fbf/shift_replicate_63a8eb8c08/din0_3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_stage_9_ba3a650d43/butterfly_direct_886de93ba2/shift_replicate_99d64bed7f/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/biplex_core_7d6e890ad3> is equivalent to the following 3 FFs/Latches : <fft_stage_9_ba3a650d43/butterfly_direct_886de93ba2/shift_replicate_99d64bed7f/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_9_ba3a650d43/butterfly_direct_886de93ba2/shift_replicate_99d64bed7f/din0_2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_9_ba3a650d43/butterfly_direct_886de93ba2/shift_replicate_99d64bed7f/din0_3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_stage_4_a2df2ada34/butterfly_direct_f24af96afb/twiddle_6b9ef71698/coeff_gen_6d96bea0c6/cosin_94bc1bbca6/add_convert1_911bdff28e/convert2/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/biplex_core_7d6e890ad3> is equivalent to the following FF/Latch : <fft_stage_4_a2df2ada34/butterfly_direct_f24af96afb/twiddle_6b9ef71698/coeff_gen_6d96bea0c6/cosin_94bc1bbca6/add_convert0_fb90dc6902/convert2/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_stage_4_a2df2ada34/butterfly_direct_f24af96afb/twiddle_6b9ef71698/coeff_gen_6d96bea0c6/cosin_94bc1bbca6/add_convert1_911bdff28e/convert2/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/biplex_core_7d6e890ad3> is equivalent to the following FF/Latch : <fft_stage_4_a2df2ada34/butterfly_direct_f24af96afb/twiddle_6b9ef71698/coeff_gen_6d96bea0c6/cosin_94bc1bbca6/add_convert0_fb90dc6902/convert2/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <blk00000221> in Unit <blk0000021b> is equivalent to the following FF/Latch : <blk00000224> 
INFO:Xst:2260 - The FF/Latch <blk00000222> in Unit <blk0000021b> is equivalent to the following FF/Latch : <blk00000225> 
INFO:Xst:2260 - The FF/Latch <blk00000275> in Unit <blk0000026e> is equivalent to the following FF/Latch : <blk00000276> 
INFO:Xst:2260 - The FF/Latch <blk00000284> in Unit <blk0000027e> is equivalent to the following 2 FFs/Latches : <blk00000285> <blk00000286> 
INFO:Xst:2260 - The FF/Latch <blk000002cf> in Unit <blk000002cb> is equivalent to the following FF/Latch : <blk000002d0> 
INFO:Xst:2260 - The FF/Latch <blk00000221> in Unit <blk0000021b> is equivalent to the following FF/Latch : <blk00000224> 
INFO:Xst:2260 - The FF/Latch <blk00000222> in Unit <blk0000021b> is equivalent to the following FF/Latch : <blk00000225> 
INFO:Xst:2260 - The FF/Latch <blk00000275> in Unit <blk0000026e> is equivalent to the following FF/Latch : <blk00000276> 
INFO:Xst:2260 - The FF/Latch <blk00000284> in Unit <blk0000027e> is equivalent to the following 2 FFs/Latches : <blk00000285> <blk00000286> 
INFO:Xst:2260 - The FF/Latch <blk000002cf> in Unit <blk000002cb> is equivalent to the following FF/Latch : <blk000002d0> 
INFO:Xst:2260 - The FF/Latch <blk00000221> in Unit <blk0000021b> is equivalent to the following FF/Latch : <blk00000224> 
INFO:Xst:2260 - The FF/Latch <blk00000222> in Unit <blk0000021b> is equivalent to the following FF/Latch : <blk00000225> 
INFO:Xst:2260 - The FF/Latch <blk00000275> in Unit <blk0000026e> is equivalent to the following FF/Latch : <blk00000276> 
INFO:Xst:2260 - The FF/Latch <blk00000284> in Unit <blk0000027e> is equivalent to the following 2 FFs/Latches : <blk00000285> <blk00000286> 
INFO:Xst:2260 - The FF/Latch <blk000002cf> in Unit <blk000002cb> is equivalent to the following FF/Latch : <blk000002d0> 
INFO:Xst:2260 - The FF/Latch <blk00000221> in Unit <blk0000021b> is equivalent to the following FF/Latch : <blk00000224> 
INFO:Xst:2260 - The FF/Latch <blk00000222> in Unit <blk0000021b> is equivalent to the following FF/Latch : <blk00000225> 
INFO:Xst:2260 - The FF/Latch <blk00000275> in Unit <blk0000026e> is equivalent to the following FF/Latch : <blk00000276> 
INFO:Xst:2260 - The FF/Latch <blk00000284> in Unit <blk0000027e> is equivalent to the following 2 FFs/Latches : <blk00000285> <blk00000286> 
INFO:Xst:2260 - The FF/Latch <blk000002cf> in Unit <blk000002cb> is equivalent to the following FF/Latch : <blk000002d0> 
INFO:Xst:2260 - The FF/Latch <fft_stage_4_a2df2ada34/butterfly_direct_f24af96afb/twiddle_6b9ef71698/coeff_gen_6d96bea0c6/cosin_94bc1bbca6/add_convert1_911bdff28e/convert2/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/biplex_core_7d6e890ad3> is equivalent to the following FF/Latch : <fft_stage_4_a2df2ada34/butterfly_direct_f24af96afb/twiddle_6b9ef71698/coeff_gen_6d96bea0c6/cosin_94bc1bbca6/add_convert0_fb90dc6902/convert2/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_stage_4_a2df2ada34/butterfly_direct_f24af96afb/twiddle_6b9ef71698/coeff_gen_6d96bea0c6/cosin_94bc1bbca6/add_convert1_911bdff28e/convert2/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/biplex_core_7d6e890ad3> is equivalent to the following FF/Latch : <fft_stage_4_a2df2ada34/butterfly_direct_f24af96afb/twiddle_6b9ef71698/coeff_gen_6d96bea0c6/cosin_94bc1bbca6/add_convert0_fb90dc6902/convert2/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_stage_1_034856f8b2/butterfly_direct_b23e641f27/shift_replicate_7f26e672bf/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/biplex_core_7d6e890ad3> is equivalent to the following 3 FFs/Latches : <fft_stage_1_034856f8b2/butterfly_direct_b23e641f27/shift_replicate_7f26e672bf/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_1_034856f8b2/butterfly_direct_b23e641f27/shift_replicate_7f26e672bf/din0_2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_1_034856f8b2/butterfly_direct_b23e641f27/shift_replicate_7f26e672bf/din0_3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_stage_2_4375fddaf7/butterfly_direct_cb7d3cc823/shift_replicate_fbdfdde73c/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/biplex_core_7d6e890ad3> is equivalent to the following 3 FFs/Latches : <fft_stage_2_4375fddaf7/butterfly_direct_cb7d3cc823/shift_replicate_fbdfdde73c/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_2_4375fddaf7/butterfly_direct_cb7d3cc823/shift_replicate_fbdfdde73c/din0_2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_2_4375fddaf7/butterfly_direct_cb7d3cc823/shift_replicate_fbdfdde73c/din0_3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_stage_3_c0581b89be/butterfly_direct_180ee69db7/shift_replicate_a4c4bbe79a/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/biplex_core_7d6e890ad3> is equivalent to the following 3 FFs/Latches : <fft_stage_3_c0581b89be/butterfly_direct_180ee69db7/shift_replicate_a4c4bbe79a/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_3_c0581b89be/butterfly_direct_180ee69db7/shift_replicate_a4c4bbe79a/din0_2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_3_c0581b89be/butterfly_direct_180ee69db7/shift_replicate_a4c4bbe79a/din0_3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_stage_3_c0581b89be/butterfly_direct_180ee69db7/twiddle_3d85e5872d/coeff_gen_e2244a71ac/cosin_80132246cb/add_convert1_92ef968a6f/convert2/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/biplex_core_7d6e890ad3> is equivalent to the following FF/Latch : <fft_stage_3_c0581b89be/butterfly_direct_180ee69db7/twiddle_3d85e5872d/coeff_gen_e2244a71ac/cosin_80132246cb/add_convert0_d2c4c6e53f/convert2/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_stage_4_a2df2ada34/butterfly_direct_f24af96afb/shift_replicate_54e45f1621/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/biplex_core_7d6e890ad3> is equivalent to the following 3 FFs/Latches : <fft_stage_4_a2df2ada34/butterfly_direct_f24af96afb/shift_replicate_54e45f1621/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_4_a2df2ada34/butterfly_direct_f24af96afb/shift_replicate_54e45f1621/din0_2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_4_a2df2ada34/butterfly_direct_f24af96afb/shift_replicate_54e45f1621/din0_3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_stage_5_59ea763c91/butterfly_direct_1e090309de/shift_replicate_5ba95f6b8b/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/biplex_core_7d6e890ad3> is equivalent to the following 3 FFs/Latches : <fft_stage_5_59ea763c91/butterfly_direct_1e090309de/shift_replicate_5ba95f6b8b/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_5_59ea763c91/butterfly_direct_1e090309de/shift_replicate_5ba95f6b8b/din0_2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_5_59ea763c91/butterfly_direct_1e090309de/shift_replicate_5ba95f6b8b/din0_3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_stage_6_d40c47c187/butterfly_direct_bfd65c4e7e/shift_replicate_7dbd17b250/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/biplex_core_7d6e890ad3> is equivalent to the following 3 FFs/Latches : <fft_stage_6_d40c47c187/butterfly_direct_bfd65c4e7e/shift_replicate_7dbd17b250/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_6_d40c47c187/butterfly_direct_bfd65c4e7e/shift_replicate_7dbd17b250/din0_2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_6_d40c47c187/butterfly_direct_bfd65c4e7e/shift_replicate_7dbd17b250/din0_3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_stage_7_6fa5bc8de3/butterfly_direct_f9c91ad558/shift_replicate_aee00b267f/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/biplex_core_7d6e890ad3> is equivalent to the following 3 FFs/Latches : <fft_stage_7_6fa5bc8de3/butterfly_direct_f9c91ad558/shift_replicate_aee00b267f/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_7_6fa5bc8de3/butterfly_direct_f9c91ad558/shift_replicate_aee00b267f/din0_2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_7_6fa5bc8de3/butterfly_direct_f9c91ad558/shift_replicate_aee00b267f/din0_3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_stage_5_59ea763c91/butterfly_direct_1e090309de/twiddle_2b0105065d/coeff_gen_81f5cc5f96/cosin_6408c1a8ec/add_convert1_44de86632a/convert2/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/biplex_core_7d6e890ad3> is equivalent to the following FF/Latch : <fft_stage_5_59ea763c91/butterfly_direct_1e090309de/twiddle_2b0105065d/coeff_gen_81f5cc5f96/cosin_6408c1a8ec/add_convert0_42f0096abc/convert2/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_stage_8_5893958c25/butterfly_direct_62660c0fbf/shift_replicate_63a8eb8c08/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/biplex_core_7d6e890ad3> is equivalent to the following 3 FFs/Latches : <fft_stage_8_5893958c25/butterfly_direct_62660c0fbf/shift_replicate_63a8eb8c08/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_8_5893958c25/butterfly_direct_62660c0fbf/shift_replicate_63a8eb8c08/din0_2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_8_5893958c25/butterfly_direct_62660c0fbf/shift_replicate_63a8eb8c08/din0_3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_stage_9_ba3a650d43/butterfly_direct_886de93ba2/shift_replicate_99d64bed7f/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/biplex_core_7d6e890ad3> is equivalent to the following 3 FFs/Latches : <fft_stage_9_ba3a650d43/butterfly_direct_886de93ba2/shift_replicate_99d64bed7f/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_9_ba3a650d43/butterfly_direct_886de93ba2/shift_replicate_99d64bed7f/din0_2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_stage_9_ba3a650d43/butterfly_direct_886de93ba2/shift_replicate_99d64bed7f/din0_3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_stage_5_59ea763c91/butterfly_direct_1e090309de/twiddle_2b0105065d/coeff_gen_81f5cc5f96/cosin_6408c1a8ec/add_convert1_44de86632a/convert2/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/biplex_core_7d6e890ad3> is equivalent to the following FF/Latch : <fft_stage_5_59ea763c91/butterfly_direct_1e090309de/twiddle_2b0105065d/coeff_gen_81f5cc5f96/cosin_6408c1a8ec/add_convert0_42f0096abc/convert2/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_stage_5_59ea763c91/butterfly_direct_1e090309de/twiddle_2b0105065d/coeff_gen_81f5cc5f96/cosin_6408c1a8ec/add_convert1_44de86632a/convert2/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/biplex_core_7d6e890ad3> is equivalent to the following FF/Latch : <fft_stage_5_59ea763c91/butterfly_direct_1e090309de/twiddle_2b0105065d/coeff_gen_81f5cc5f96/cosin_6408c1a8ec/add_convert0_42f0096abc/convert2/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <blk00000221> in Unit <blk0000021b> is equivalent to the following FF/Latch : <blk00000224> 
INFO:Xst:2260 - The FF/Latch <blk00000222> in Unit <blk0000021b> is equivalent to the following FF/Latch : <blk00000225> 
INFO:Xst:2260 - The FF/Latch <blk00000275> in Unit <blk0000026e> is equivalent to the following FF/Latch : <blk00000276> 
INFO:Xst:2260 - The FF/Latch <blk00000284> in Unit <blk0000027e> is equivalent to the following 2 FFs/Latches : <blk00000285> <blk00000286> 
INFO:Xst:2260 - The FF/Latch <blk000002cf> in Unit <blk000002cb> is equivalent to the following FF/Latch : <blk000002d0> 
INFO:Xst:2260 - The FF/Latch <blk00000221> in Unit <blk0000021b> is equivalent to the following FF/Latch : <blk00000224> 
INFO:Xst:2260 - The FF/Latch <blk00000222> in Unit <blk0000021b> is equivalent to the following FF/Latch : <blk00000225> 
INFO:Xst:2260 - The FF/Latch <blk00000275> in Unit <blk0000026e> is equivalent to the following FF/Latch : <blk00000276> 
INFO:Xst:2260 - The FF/Latch <blk00000284> in Unit <blk0000027e> is equivalent to the following 2 FFs/Latches : <blk00000285> <blk00000286> 
INFO:Xst:2260 - The FF/Latch <blk000002cf> in Unit <blk000002cb> is equivalent to the following FF/Latch : <blk000002d0> 
INFO:Xst:2260 - The FF/Latch <blk00000221> in Unit <blk0000021b> is equivalent to the following FF/Latch : <blk00000224> 
INFO:Xst:2260 - The FF/Latch <blk00000222> in Unit <blk0000021b> is equivalent to the following FF/Latch : <blk00000225> 
INFO:Xst:2260 - The FF/Latch <blk00000275> in Unit <blk0000026e> is equivalent to the following FF/Latch : <blk00000276> 
INFO:Xst:2260 - The FF/Latch <blk00000284> in Unit <blk0000027e> is equivalent to the following 2 FFs/Latches : <blk00000285> <blk00000286> 
INFO:Xst:2260 - The FF/Latch <blk000002cf> in Unit <blk000002cb> is equivalent to the following FF/Latch : <blk000002d0> 
INFO:Xst:2260 - The FF/Latch <blk00000221> in Unit <blk0000021b> is equivalent to the following FF/Latch : <blk00000224> 
INFO:Xst:2260 - The FF/Latch <blk00000222> in Unit <blk0000021b> is equivalent to the following FF/Latch : <blk00000225> 
INFO:Xst:2260 - The FF/Latch <blk00000275> in Unit <blk0000026e> is equivalent to the following FF/Latch : <blk00000276> 
INFO:Xst:2260 - The FF/Latch <blk00000284> in Unit <blk0000027e> is equivalent to the following 2 FFs/Latches : <blk00000285> <blk00000286> 
INFO:Xst:2260 - The FF/Latch <blk000002cf> in Unit <blk000002cb> is equivalent to the following FF/Latch : <blk000002d0> 
INFO:Xst:2260 - The FF/Latch <blk00000221> in Unit <blk0000021b> is equivalent to the following FF/Latch : <blk00000224> 
INFO:Xst:2260 - The FF/Latch <blk00000222> in Unit <blk0000021b> is equivalent to the following FF/Latch : <blk00000225> 
INFO:Xst:2260 - The FF/Latch <blk00000275> in Unit <blk0000026e> is equivalent to the following FF/Latch : <blk00000276> 
INFO:Xst:2260 - The FF/Latch <blk00000284> in Unit <blk0000027e> is equivalent to the following 2 FFs/Latches : <blk00000285> <blk00000286> 
INFO:Xst:2260 - The FF/Latch <blk000002cf> in Unit <blk000002cb> is equivalent to the following FF/Latch : <blk000002d0> 
INFO:Xst:2260 - The FF/Latch <blk00000221> in Unit <blk0000021b> is equivalent to the following FF/Latch : <blk00000224> 
INFO:Xst:2260 - The FF/Latch <blk00000222> in Unit <blk0000021b> is equivalent to the following FF/Latch : <blk00000225> 
INFO:Xst:2260 - The FF/Latch <blk00000275> in Unit <blk0000026e> is equivalent to the following FF/Latch : <blk00000276> 
INFO:Xst:2260 - The FF/Latch <blk00000284> in Unit <blk0000027e> is equivalent to the following 2 FFs/Latches : <blk00000285> <blk00000286> 
INFO:Xst:2260 - The FF/Latch <blk000002cf> in Unit <blk000002cb> is equivalent to the following FF/Latch : <blk000002d0> 
INFO:Xst:2260 - The FF/Latch <blk00000221> in Unit <blk0000021b> is equivalent to the following FF/Latch : <blk00000224> 
INFO:Xst:2260 - The FF/Latch <blk00000222> in Unit <blk0000021b> is equivalent to the following FF/Latch : <blk00000225> 
INFO:Xst:2260 - The FF/Latch <blk00000275> in Unit <blk0000026e> is equivalent to the following FF/Latch : <blk00000276> 
INFO:Xst:2260 - The FF/Latch <blk00000284> in Unit <blk0000027e> is equivalent to the following 2 FFs/Latches : <blk00000285> <blk00000286> 
INFO:Xst:2260 - The FF/Latch <blk000002cf> in Unit <blk000002cb> is equivalent to the following FF/Latch : <blk000002d0> 
INFO:Xst:2260 - The FF/Latch <blk00000221> in Unit <blk0000021b> is equivalent to the following FF/Latch : <blk00000224> 
INFO:Xst:2260 - The FF/Latch <blk00000222> in Unit <blk0000021b> is equivalent to the following FF/Latch : <blk00000225> 
INFO:Xst:2260 - The FF/Latch <blk00000275> in Unit <blk0000026e> is equivalent to the following FF/Latch : <blk00000276> 
INFO:Xst:2260 - The FF/Latch <blk00000284> in Unit <blk0000027e> is equivalent to the following 2 FFs/Latches : <blk00000285> <blk00000286> 
INFO:Xst:2260 - The FF/Latch <blk000002cf> in Unit <blk000002cb> is equivalent to the following FF/Latch : <blk000002d0> 
INFO:Xst:2260 - The FF/Latch <blk00000221> in Unit <blk0000021b> is equivalent to the following FF/Latch : <blk00000224> 
INFO:Xst:2260 - The FF/Latch <blk00000222> in Unit <blk0000021b> is equivalent to the following FF/Latch : <blk00000225> 
INFO:Xst:2260 - The FF/Latch <blk00000275> in Unit <blk0000026e> is equivalent to the following FF/Latch : <blk00000276> 
INFO:Xst:2260 - The FF/Latch <blk00000284> in Unit <blk0000027e> is equivalent to the following 2 FFs/Latches : <blk00000285> <blk00000286> 
INFO:Xst:2260 - The FF/Latch <blk000002cf> in Unit <blk000002cb> is equivalent to the following FF/Latch : <blk000002d0> 
INFO:Xst:2260 - The FF/Latch <blk00000221> in Unit <blk0000021b> is equivalent to the following FF/Latch : <blk00000224> 
INFO:Xst:2260 - The FF/Latch <blk00000222> in Unit <blk0000021b> is equivalent to the following FF/Latch : <blk00000225> 
INFO:Xst:2260 - The FF/Latch <blk00000275> in Unit <blk0000026e> is equivalent to the following FF/Latch : <blk00000276> 
INFO:Xst:2260 - The FF/Latch <blk00000284> in Unit <blk0000027e> is equivalent to the following 2 FFs/Latches : <blk00000285> <blk00000286> 
INFO:Xst:2260 - The FF/Latch <blk000002cf> in Unit <blk000002cb> is equivalent to the following FF/Latch : <blk000002d0> 
INFO:Xst:2260 - The FF/Latch <blk00000221> in Unit <blk0000021b> is equivalent to the following FF/Latch : <blk00000224> 
INFO:Xst:2260 - The FF/Latch <blk00000222> in Unit <blk0000021b> is equivalent to the following FF/Latch : <blk00000225> 
INFO:Xst:2260 - The FF/Latch <blk00000275> in Unit <blk0000026e> is equivalent to the following FF/Latch : <blk00000276> 
INFO:Xst:2260 - The FF/Latch <blk00000284> in Unit <blk0000027e> is equivalent to the following 2 FFs/Latches : <blk00000285> <blk00000286> 
INFO:Xst:2260 - The FF/Latch <blk000002cf> in Unit <blk000002cb> is equivalent to the following FF/Latch : <blk000002d0> 
INFO:Xst:2260 - The FF/Latch <blk00000221> in Unit <blk0000021b> is equivalent to the following FF/Latch : <blk00000224> 
INFO:Xst:2260 - The FF/Latch <blk00000222> in Unit <blk0000021b> is equivalent to the following FF/Latch : <blk00000225> 
INFO:Xst:2260 - The FF/Latch <blk00000275> in Unit <blk0000026e> is equivalent to the following FF/Latch : <blk00000276> 
INFO:Xst:2260 - The FF/Latch <blk00000284> in Unit <blk0000027e> is equivalent to the following 2 FFs/Latches : <blk00000285> <blk00000286> 
INFO:Xst:2260 - The FF/Latch <blk000002cf> in Unit <blk000002cb> is equivalent to the following FF/Latch : <blk000002d0> 
INFO:Xst:2260 - The FF/Latch <window_and_fft_test_v4_coarse_fft_shift_mask1/register_readyRR> in Unit <window_and_fft_test_v4_coarse_fft_shift_mask1> is equivalent to the following FF/Latch : <window_and_fft_test_v4_coarse_fft_shift_mask1/register_readyRR_1> 

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : system.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 26954
#      GND                         : 334
#      INV                         : 510
#      LUT1                        : 560
#      LUT2                        : 5122
#      LUT2_L                      : 6
#      LUT3                        : 3272
#      LUT4                        : 403
#      LUT4_D                      : 3
#      LUT4_L                      : 8
#      LUT5                        : 1809
#      LUT6                        : 1900
#      MUXCY                       : 6258
#      MUXCY_D                     : 36
#      MUXCY_L                     : 80
#      VCC                         : 119
#      XORCY                       : 6534
# FlipFlops/Latches                : 23328
#      FD                          : 1201
#      FD_1                        : 2
#      FDC                         : 42
#      FDCE                        : 186
#      FDE                         : 17829
#      FDP                         : 5
#      FDPE                        : 5
#      FDR                         : 60
#      FDRE                        : 3783
#      FDS                         : 2
#      FDSE                        : 179
#      IDDR_2CLK                   : 34
# RAMS                             : 300
#      RAM32X1D                    : 234
#      RAMB18E1                    : 49
#      RAMB36E1                    : 17
# Shift Registers                  : 4999
#      SRL16                       : 1
#      SRL16E                      : 493
#      SRLC16E                     : 1920
#      SRLC32E                     : 2585
# Clock Buffers                    : 17
#      BUFG                        : 17
# IO Buffers                       : 112
#      IBUF                        : 33
#      IBUFDS                      : 36
#      IBUFG                       : 1
#      IBUFGDS                     : 2
#      IOBUF                       : 32
#      OBUF                        : 7
#      OBUFDS                      : 1
# DSPs                             : 252
#      DSP48E1                     : 252
# Others                           : 4
#      IDELAYCTRL                  : 1
#      MMCM_ADV                    : 3

Device utilization summary:
---------------------------

Selected Device : 6vsx475tff1759-1 


Slice Logic Utilization: 
 Number of Slice Registers:           23327  out of  595200     3%  
 Number of Slice LUTs:                19060  out of  297600     6%  
    Number used as Logic:             13593  out of  297600     4%  
    Number used as Memory:             5467  out of  122240     4%  
       Number used as RAM:              468
       Number used as SRL:             4999

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  31731
   Number with an unused Flip Flop:    8404  out of  31731    26%  
   Number with an unused LUT:         12671  out of  31731    39%  
   Number of fully used LUT-FF pairs: 10656  out of  31731    33%  
   Number of unique control sets:       303

IO Utilization: 
 Number of IOs:                         151
 Number of bonded IOBs:                  74  out of    840     8%  
    IOB Flip Flops/Latches:               1

Specific Feature Utilization:
 Number of Block RAM/FIFO:               42  out of   1064     3%  
    Number using Block RAM only:         42
 Number of BUFG/BUFGCTRLs:               17  out of     32    53%  
 Number of DSP48E1s:                    252  out of   2016    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                  | Load  |
-----------------------------------+------------------------------------------------------------------------+-------+
epb_clk_in                         | IBUFG+BUFG                                                             | 882   |
adc0clk_p                          | MMCM_ADV:CLKOUT0                                                       | 192   |
sys_clk_p                          | MMCM_ADV:CLKOUT1                                                       | 27776 |
adc0clk_p                          | MMCM_ADV:CLKOUT1                                                       | 4     |
net_gnd0                           | NONE(opb_adccontroller_0/opb_adccontroller_0/USER_LOGIC_I/FD_ADC1_ADC0)| 3     |
-----------------------------------+------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               | Buffer(FF name)                                                                                                                                                                                                                                                                                                                                                                  
                                                                                 | Load  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------+-------+
window_and_fft_test_v4_even_window1_ramblk/window_and_fft_test_v4_even_window1_ramblk/bram_inst/N1(window_and_fft_test_v4_even_window1_ramblk/window_and_fft_test_v4_even_window1_ramblk/bram_inst/XST_GND:G)                                                                                                                                                                                                                                                                                                                                                                                                                                                                | NONE(window_and_fft_test_v4_even_window1_ramblk/window_and_fft_test_v4_even_window1_ramblk/bram_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram)                                                                                                                                     
                                                                                 | 8     |
window_and_fft_test_v4_odd_window1_ramblk/window_and_fft_test_v4_odd_window1_ramblk/bram_inst/N1(window_and_fft_test_v4_odd_window1_ramblk/window_and_fft_test_v4_odd_window1_ramblk/bram_inst/XST_GND:G)                                                                                                                                                                                                                                                                                                                                                                                                                                                                    | NONE(window_and_fft_test_v4_odd_window1_ramblk/window_and_fft_test_v4_odd_window1_ramblk/bram_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram)                                                                                                                                       
                                                                                 | 8     |
window_and_fft_test_v4_Subsystem_lo_1_Shared_BRAM_ramblk/window_and_fft_test_v4_Subsystem_lo_1_Shared_BRAM_ramblk/bram_inst/N1(window_and_fft_test_v4_Subsystem_lo_1_Shared_BRAM_ramblk/window_and_fft_test_v4_Subsystem_lo_1_Shared_BRAM_ramblk/bram_inst/XST_GND:G)                                                                                                                                                                                                                                                                                                                                                                                                        | NONE(window_and_fft_test_v4_Subsystem_lo_1_Shared_BRAM_ramblk/window_and_fft_test_v4_Subsystem_lo_1_Shared_BRAM_ramblk/bram_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram)                                                                                                         
                                                                                 | 4     |
window_and_fft_test_v4_subsystem_lo_1_shared_bram1_ramblk/window_and_fft_test_v4_subsystem_lo_1_shared_bram1_ramblk/net_gnd0(window_and_fft_test_v4_subsystem_lo_1_shared_bram1_ramblk/window_and_fft_test_v4_subsystem_lo_1_shared_bram1_ramblk/XST_GND:G)                                                                                                                                                                                                                                                                                                                                                                                                                  | NONE(window_and_fft_test_v4_subsystem_lo_1_shared_bram1_ramblk/window_and_fft_test_v4_subsystem_lo_1_shared_bram1_ramblk/ramb36e1_0)                                                                                                                                                                                                                                             
                                                                                 | 4     |
window_and_fft_test_v4_subsystem_lo_2_shared_bram1_ramblk/window_and_fft_test_v4_subsystem_lo_2_shared_bram1_ramblk/net_gnd0(window_and_fft_test_v4_subsystem_lo_2_shared_bram1_ramblk/window_and_fft_test_v4_subsystem_lo_2_shared_bram1_ramblk/XST_GND:G)                                                                                                                                                                                                                                                                                                                                                                                                                  | NONE(window_and_fft_test_v4_subsystem_lo_2_shared_bram1_ramblk/window_and_fft_test_v4_subsystem_lo_2_shared_bram1_ramblk/ramb36e1_0)                                                                                                                                                                                                                                             
                                                                                 | 4     |
window_and_fft_test_v4_subsystem_lo_2_shared_bram_ramblk/window_and_fft_test_v4_subsystem_lo_2_shared_bram_ramblk/net_gnd0(window_and_fft_test_v4_subsystem_lo_2_shared_bram_ramblk/window_and_fft_test_v4_subsystem_lo_2_shared_bram_ramblk/XST_GND:G)                                                                                                                                                                                                                                                                                                                                                                                                                      | NONE(window_and_fft_test_v4_subsystem_lo_2_shared_bram_ramblk/window_and_fft_test_v4_subsystem_lo_2_shared_bram_ramblk/ramb36e1_0)                                                                                                                                                                                                                                               
                                                                                 | 4     |
window_and_fft_test_v4_subsystem_lo_3_shared_bram1_ramblk/window_and_fft_test_v4_subsystem_lo_3_shared_bram1_ramblk/net_gnd0(window_and_fft_test_v4_subsystem_lo_3_shared_bram1_ramblk/window_and_fft_test_v4_subsystem_lo_3_shared_bram1_ramblk/XST_GND:G)                                                                                                                                                                                                                                                                                                                                                                                                                  | NONE(window_and_fft_test_v4_subsystem_lo_3_shared_bram1_ramblk/window_and_fft_test_v4_subsystem_lo_3_shared_bram1_ramblk/ramb36e1_0)                                                                                                                                                                                                                                             
                                                                                 | 4     |
window_and_fft_test_v4_subsystem_lo_3_shared_bram_ramblk/window_and_fft_test_v4_subsystem_lo_3_shared_bram_ramblk/net_gnd0(window_and_fft_test_v4_subsystem_lo_3_shared_bram_ramblk/window_and_fft_test_v4_subsystem_lo_3_shared_bram_ramblk/XST_GND:G)                                                                                                                                                                                                                                                                                                                                                                                                                      | NONE(window_and_fft_test_v4_subsystem_lo_3_shared_bram_ramblk/window_and_fft_test_v4_subsystem_lo_3_shared_bram_ramblk/ramb36e1_0)                                                                                                                                                                                                                                               
                                                                                 | 4     |
window_and_fft_test_v4_subsystem_lo_4_shared_bram1_ramblk/window_and_fft_test_v4_subsystem_lo_4_shared_bram1_ramblk/net_gnd0(window_and_fft_test_v4_subsystem_lo_4_shared_bram1_ramblk/window_and_fft_test_v4_subsystem_lo_4_shared_bram1_ramblk/XST_GND:G)                                                                                                                                                                                                                                                                                                                                                                                                                  | NONE(window_and_fft_test_v4_subsystem_lo_4_shared_bram1_ramblk/window_and_fft_test_v4_subsystem_lo_4_shared_bram1_ramblk/ramb36e1_0)                                                                                                                                                                                                                                             
                                                                                 | 4     |
window_and_fft_test_v4_subsystem_lo_4_shared_bram_ramblk/window_and_fft_test_v4_subsystem_lo_4_shared_bram_ramblk/net_gnd0(window_and_fft_test_v4_subsystem_lo_4_shared_bram_ramblk/window_and_fft_test_v4_subsystem_lo_4_shared_bram_ramblk/XST_GND:G)                                                                                                                                                                                                                                                                                                                                                                                                                      | NONE(window_and_fft_test_v4_subsystem_lo_4_shared_bram_ramblk/window_and_fft_test_v4_subsystem_lo_4_shared_bram_ramblk/ramb36e1_0)                                                                                                                                                                                                                                               
                                                                                 | 4     |
window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_even_3d95ec0a9d/delay_we0/op_mem_20_24(3)(window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_even_3d95ec0a9d/delay_we0/op_mem_20_24_3:Q)                                                                                                                                                                        |
NONE(window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_odd_19b1685430/buf0_a058f87a6e/bram0/comp1.core_instance1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram)                                                              | 4     |
window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_even_3d95ec0a9d/map1/comp0.core_instance0/N1(window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_even_3d95ec0a9d/map1/comp0.core_instance0/XST_GND:G)                                                                                                                                                            |
NONE(window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_even_3d95ec0a9d/map1/comp0.core_instance0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram)                                                                              | 4     |
window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_odd_19b1685430/map1/comp1.core_instance1/N1(window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_odd_19b1685430/map1/comp1.core_instance1/XST_GND:G)                                                                                                                                                              |
NONE(window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_odd_19b1685430/map1/comp1.core_instance1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram)                                                                               | 4     |
window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/map1/comp2.core_instance2/N1(window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/map1/comp2.core_instance2/XST_GND:G)                                                                                                                                                              |
NONE(window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/map1/comp2.core_instance2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram)                                                                               | 4     |
window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/biplex_core_7d6e890ad3/fft_stage_6_d40c47c187/butterfly_direct_bfd65c4e7e/twiddle_dc0873997e/coeff_gen_057102c93a/cosin_760f324305/rom/comp3.core_instance3/N1(window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/biplex_core_7d6e890ad3/fft_stage_6_d40c47c187/butterfly_direct_bfd65c4e7e/twiddle_dc0873997e/coeff_gen_057102c93a/cosin_760f324305/rom/comp3.core_instance3/XST_GND:G)|
NONE(window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/biplex_core_7d6e890ad3/fft_stage_6_d40c47c187/butterfly_direct_bfd65c4e7e/twiddle_dc0873997e/coeff_gen_057102c93a/cosin_760f324305/rom/comp3.core_instance3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram)| 4     |
window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/biplex_core_7d6e890ad3/fft_stage_7_6fa5bc8de3/butterfly_direct_f9c91ad558/twiddle_420b4158b4/coeff_gen_0bae10a195/cosin_f904571ae6/rom/comp4.core_instance4/N1(window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/biplex_core_7d6e890ad3/fft_stage_7_6fa5bc8de3/butterfly_direct_f9c91ad558/twiddle_420b4158b4/coeff_gen_0bae10a195/cosin_f904571ae6/rom/comp4.core_instance4/XST_GND:G)|
NONE(window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/biplex_core_7d6e890ad3/fft_stage_7_6fa5bc8de3/butterfly_direct_f9c91ad558/twiddle_420b4158b4/coeff_gen_0bae10a195/cosin_f904571ae6/rom/comp4.core_instance4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram)| 4     |
window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/biplex_core_7d6e890ad3/fft_stage_8_5893958c25/butterfly_direct_62660c0fbf/twiddle_7018a27052/coeff_gen_8adbac56fc/cosin_0283122a71/rom/comp5.core_instance5/N1(window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/biplex_core_7d6e890ad3/fft_stage_8_5893958c25/butterfly_direct_62660c0fbf/twiddle_7018a27052/coeff_gen_8adbac56fc/cosin_0283122a71/rom/comp5.core_instance5/XST_GND:G)|
NONE(window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/biplex_core_7d6e890ad3/fft_stage_8_5893958c25/butterfly_direct_62660c0fbf/twiddle_7018a27052/coeff_gen_8adbac56fc/cosin_0283122a71/rom/comp5.core_instance5/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram)| 4     |
window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/biplex_core_7d6e890ad3/fft_stage_9_ba3a650d43/butterfly_direct_886de93ba2/twiddle_31b045e282/coeff_gen_934757690e/cosin_603fb9966d/rom/comp6.core_instance6/N1(window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/biplex_core_7d6e890ad3/fft_stage_9_ba3a650d43/butterfly_direct_886de93ba2/twiddle_31b045e282/coeff_gen_934757690e/cosin_603fb9966d/rom/comp6.core_instance6/XST_GND:G)|
NONE(window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/biplex_core_7d6e890ad3/fft_stage_9_ba3a650d43/butterfly_direct_886de93ba2/twiddle_31b045e282/coeff_gen_934757690e/cosin_603fb9966d/rom/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram)| 4     |
window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly0_0_0276d59789/twiddle_5f068b21a9/coeff_gen_45e50c8248/feedback_osc_8ae9a48d50/cmult_99c91d3ed6/convert_im/convert/internal_ce(window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/XST_VCC:P)                                                                                                                                                                                                                                                       | NONE(window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/delay1_696cf65d05/ram/comp0.core_instance0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram)   
                                                                                 | 4     |
window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly0_0_0276d59789/twiddle_5f068b21a9/coeff_gen_45e50c8248/feedback_osc_8ae9a48d50/reference_values/comp7.core_instance7/N1(window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly0_0_0276d59789/twiddle_5f068b21a9/coeff_gen_45e50c8248/feedback_osc_8ae9a48d50/reference_values/comp7.core_instance7/XST_GND:G)                                                                            |
NONE(window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly0_0_0276d59789/twiddle_5f068b21a9/coeff_gen_45e50c8248/feedback_osc_8ae9a48d50/reference_values/comp7.core_instance7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram)                                      | 4     |
window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly1_0_135fbf9fb0/twiddle_9e73da22c9/coeff_gen_95edfda61e/feedback_osc_24b0f033c4/reference_values/comp8.core_instance8/N1(window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly1_0_135fbf9fb0/twiddle_9e73da22c9/coeff_gen_95edfda61e/feedback_osc_24b0f033c4/reference_values/comp8.core_instance8/XST_GND:G)                                                                            |
NONE(window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly1_0_135fbf9fb0/twiddle_9e73da22c9/coeff_gen_95edfda61e/feedback_osc_24b0f033c4/reference_values/comp8.core_instance8/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram)                                      | 4     |
window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly1_1_d1c7ec9809/twiddle_22d3e50fff/coeff_gen_60ab7febeb/feedback_osc_ad82cf63a0/reference_values/comp9.core_instance9/N1(window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly1_1_d1c7ec9809/twiddle_22d3e50fff/coeff_gen_60ab7febeb/feedback_osc_ad82cf63a0/reference_values/comp9.core_instance9/XST_GND:G)                                                                            |
NONE(window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly1_1_d1c7ec9809/twiddle_22d3e50fff/coeff_gen_60ab7febeb/feedback_osc_ad82cf63a0/reference_values/comp9.core_instance9/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram)                                      | 4     |
window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/fft_wideband_real1_41856fd605/fft_unscrambler_6e62eedbc0/reorder_6cf90680c7/map_mod/comp10.core_instance10/N1(window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/fft_wideband_real1_41856fd605/fft_unscrambler_6e62eedbc0/reorder_6cf90680c7/map_mod/comp10.core_instance10/XST_GND:G)                                                                                                                                                                                                                          | NONE(window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/fft_wideband_real1_41856fd605/fft_unscrambler_6e62eedbc0/reorder_6cf90680c7/map_mod/comp10.core_instance10/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram)                           
                                                                                 | 4     |
window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/rom1/comp11.core_instance11/N1(window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/rom1/comp11.core_instance11/XST_GND:G)                                                                                                                                                                                                                                                                                | NONE(window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/rom1/comp11.core_instance11/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram)                                                    
                                                                                 | 4     |
window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/rom2/comp12.core_instance12/N1(window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/rom2/comp12.core_instance12/XST_GND:G)                                                                                                                                                                                                                                                                                | NONE(window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/rom2/comp12.core_instance12/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram)                                                    
                                                                                 | 4     |
window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/rom3/comp13.core_instance13/N1(window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/rom3/comp13.core_instance13/XST_GND:G)                                                                                                                                                                                                                                                                                | NONE(window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/rom3/comp13.core_instance13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram)                                                    
                                                                                 | 4     |
window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/rom4/comp14.core_instance14/N1(window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/rom4/comp14.core_instance14/XST_GND:G)                                                                                                                                                                                                                                                                                | NONE(window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/pfb_fir_real1_f049311348/pol1_in1_coeffs_ad249aca95/rom4/comp14.core_instance14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram)                                                    
                                                                                 | 4     |
window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/pfb_fir_real1_f049311348/pol1_in1_first_tap_68007830ab/delay_bram_14d0e85ca6/ram/comp3.core_instance3/N1(window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/pfb_fir_real1_f049311348/pol1_in1_first_tap_68007830ab/delay_bram_14d0e85ca6/ram/comp3.core_instance3/XST_GND:G)                                                                                                                                                                                                                                    | NONE(window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/pfb_fir_real1_f049311348/pol1_in1_first_tap_68007830ab/delay_bram_14d0e85ca6/ram/comp3.core_instance3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram)                              
                                                                                 | 4     |
window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/pfb_fir_real1_f049311348/pol1_in1_tap2_7dc3d635c1/delay_bram_70cae5a35b/ram/comp3.core_instance3/N1(window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/pfb_fir_real1_f049311348/pol1_in1_tap2_7dc3d635c1/delay_bram_70cae5a35b/ram/comp3.core_instance3/XST_GND:G)                                                                                                                                                                                                                                              | NONE(window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/pfb_fir_real1_f049311348/pol1_in1_tap2_7dc3d635c1/delay_bram_70cae5a35b/ram/comp3.core_instance3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram)                                   
                                                                                 | 4     |
window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/pfb_fir_real1_f049311348/pol1_in1_tap3_81eacbfb0d/delay_bram_86af2ea276/ram/comp3.core_instance3/N1(window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/pfb_fir_real1_f049311348/pol1_in1_tap3_81eacbfb0d/delay_bram_86af2ea276/ram/comp3.core_instance3/XST_GND:G)                                                                                                                                                                                                                                              | NONE(window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/pfb_fir_real1_f049311348/pol1_in1_tap3_81eacbfb0d/delay_bram_86af2ea276/ram/comp3.core_instance3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram)                                   
                                                                                 | 4     |
window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/rom1/comp15.core_instance15/N1(window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/rom1/comp15.core_instance15/XST_GND:G)                                                                                                                                                                                                                                                                                | NONE(window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/rom1/comp15.core_instance15/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram)                                                    
                                                                                 | 4     |
window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/rom2/comp16.core_instance16/N1(window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/rom2/comp16.core_instance16/XST_GND:G)                                                                                                                                                                                                                                                                                | NONE(window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/rom2/comp16.core_instance16/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram)                                                    
                                                                                 | 4     |
window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/rom3/comp17.core_instance17/N1(window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/rom3/comp17.core_instance17/XST_GND:G)                                                                                                                                                                                                                                                                                | NONE(window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/rom3/comp17.core_instance17/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram)                                                    
                                                                                 | 4     |
window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/rom4/comp18.core_instance18/N1(window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/rom4/comp18.core_instance18/XST_GND:G)                                                                                                                                                                                                                                                                                | NONE(window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/pfb_fir_real1_f049311348/pol1_in2_coeffs_9c1b410463/rom4/comp18.core_instance18/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram)                                                    
                                                                                 | 4     |
window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/pfb_fir_real1_f049311348/pol1_in2_first_tap_b598ad2e00/delay_bram_10e84c989a/ram/comp3.core_instance3/N1(window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/pfb_fir_real1_f049311348/pol1_in2_first_tap_b598ad2e00/delay_bram_10e84c989a/ram/comp3.core_instance3/XST_GND:G)                                                                                                                                                                                                                                    | NONE(window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/pfb_fir_real1_f049311348/pol1_in2_first_tap_b598ad2e00/delay_bram_10e84c989a/ram/comp3.core_instance3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram)                              
                                                                                 | 4     |
window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/pfb_fir_real1_f049311348/pol1_in2_tap2_aca9bffd0b/delay_bram_1f81bd2aeb/ram/comp3.core_instance3/N1(window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/pfb_fir_real1_f049311348/pol1_in2_tap2_aca9bffd0b/delay_bram_1f81bd2aeb/ram/comp3.core_instance3/XST_GND:G)                                                                                                                                                                                                                                              | NONE(window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/pfb_fir_real1_f049311348/pol1_in2_tap2_aca9bffd0b/delay_bram_1f81bd2aeb/ram/comp3.core_instance3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram)                                   
                                                                                 | 4     |
window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/pfb_fir_real1_f049311348/pol1_in2_tap3_f7161a8727/delay_bram_afed761e3e/ram/comp3.core_instance3/N1(window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/pfb_fir_real1_f049311348/pol1_in2_tap3_f7161a8727/delay_bram_afed761e3e/ram/comp3.core_instance3/XST_GND:G)                                                                                                                                                                                                                                              | NONE(window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/pfb_fir_real1_f049311348/pol1_in2_tap3_f7161a8727/delay_bram_afed761e3e/ram/comp3.core_instance3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram)                                   
                                                                                 | 4     |
window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/rom1/comp11.core_instance11/N1(window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/rom1/comp11.core_instance11/XST_GND:G)                                                                                                                                                                                                                                                                                | NONE(window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/rom1/comp11.core_instance11/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram)                                                    
                                                                                 | 4     |
window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/rom2/comp12.core_instance12/N1(window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/rom2/comp12.core_instance12/XST_GND:G)                                                                                                                                                                                                                                                                                | NONE(window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/rom2/comp12.core_instance12/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram)                                                    
                                                                                 | 4     |
window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/rom3/comp13.core_instance13/N1(window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/rom3/comp13.core_instance13/XST_GND:G)                                                                                                                                                                                                                                                                                | NONE(window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/rom3/comp13.core_instance13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram)                                                    
                                                                                 | 4     |
window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/rom4/comp14.core_instance14/N1(window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/rom4/comp14.core_instance14/XST_GND:G)                                                                                                                                                                                                                                                                                | NONE(window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/pfb_fir_real1_f049311348/pol2_in1_coeffs_ff63cdf37d/rom4/comp14.core_instance14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram)                                                    
                                                                                 | 4     |
window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/pfb_fir_real1_f049311348/pol2_in1_first_tap_abf4a9c2f9/delay_bram_10e84c989a/ram/comp3.core_instance3/N1(window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/pfb_fir_real1_f049311348/pol2_in1_first_tap_abf4a9c2f9/delay_bram_10e84c989a/ram/comp3.core_instance3/XST_GND:G)                                                                                                                                                                                                                                    | NONE(window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/pfb_fir_real1_f049311348/pol2_in1_first_tap_abf4a9c2f9/delay_bram_10e84c989a/ram/comp3.core_instance3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram)                              
                                                                                 | 4     |
window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/pfb_fir_real1_f049311348/pol2_in1_tap2_ef5e707762/delay_bram_1f81bd2aeb/ram/comp3.core_instance3/N1(window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/pfb_fir_real1_f049311348/pol2_in1_tap2_ef5e707762/delay_bram_1f81bd2aeb/ram/comp3.core_instance3/XST_GND:G)                                                                                                                                                                                                                                              | NONE(window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/pfb_fir_real1_f049311348/pol2_in1_tap2_ef5e707762/delay_bram_1f81bd2aeb/ram/comp3.core_instance3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram)                                   
                                                                                 | 4     |
window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/pfb_fir_real1_f049311348/pol2_in1_tap3_55d4577ec4/delay_bram_afed761e3e/ram/comp3.core_instance3/N1(window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/pfb_fir_real1_f049311348/pol2_in1_tap3_55d4577ec4/delay_bram_afed761e3e/ram/comp3.core_instance3/XST_GND:G)                                                                                                                                                                                                                                              | NONE(window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/pfb_fir_real1_f049311348/pol2_in1_tap3_55d4577ec4/delay_bram_afed761e3e/ram/comp3.core_instance3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram)                                   
                                                                                 | 4     |
window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/rom1/comp15.core_instance15/N1(window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/rom1/comp15.core_instance15/XST_GND:G)                                                                                                                                                                                                                                                                                | NONE(window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/rom1/comp15.core_instance15/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram)                                                    
                                                                                 | 4     |
window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/rom2/comp16.core_instance16/N1(window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/rom2/comp16.core_instance16/XST_GND:G)                                                                                                                                                                                                                                                                                | NONE(window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/rom2/comp16.core_instance16/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram)                                                    
                                                                                 | 4     |
window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/rom3/comp17.core_instance17/N1(window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/rom3/comp17.core_instance17/XST_GND:G)                                                                                                                                                                                                                                                                                | NONE(window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/rom3/comp17.core_instance17/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram)                                                    
                                                                                 | 4     |
window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/rom4/comp18.core_instance18/N1(window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/rom4/comp18.core_instance18/XST_GND:G)                                                                                                                                                                                                                                                                                | NONE(window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/pfb_fir_real1_f049311348/pol2_in2_coeffs_39e111adf1/rom4/comp18.core_instance18/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram)                                                    
                                                                                 | 4     |
window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/pfb_fir_real1_f049311348/pol2_in2_first_tap_3cd2d753cd/delay_bram_10e84c989a/ram/comp3.core_instance3/N1(window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/pfb_fir_real1_f049311348/pol2_in2_first_tap_3cd2d753cd/delay_bram_10e84c989a/ram/comp3.core_instance3/XST_GND:G)                                                                                                                                                                                                                                    | NONE(window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/pfb_fir_real1_f049311348/pol2_in2_first_tap_3cd2d753cd/delay_bram_10e84c989a/ram/comp3.core_instance3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram)                              
                                                                                 | 4     |
window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/pfb_fir_real1_f049311348/pol2_in2_tap2_93f8b91f92/delay_bram_1f81bd2aeb/ram/comp3.core_instance3/N1(window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/pfb_fir_real1_f049311348/pol2_in2_tap2_93f8b91f92/delay_bram_1f81bd2aeb/ram/comp3.core_instance3/XST_GND:G)                                                                                                                                                                                                                                              | NONE(window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/pfb_fir_real1_f049311348/pol2_in2_tap2_93f8b91f92/delay_bram_1f81bd2aeb/ram/comp3.core_instance3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram)                                   
                                                                                 | 4     |
window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/pfb_fir_real1_f049311348/pol2_in2_tap3_adbe42185d/delay_bram_afed761e3e/ram/comp3.core_instance3/N1(window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/pfb_fir_real1_f049311348/pol2_in2_tap3_adbe42185d/delay_bram_afed761e3e/ram/comp3.core_instance3/XST_GND:G)                                                                                                                                                                                                                                              | NONE(window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/pfb_fir_real1_f049311348/pol2_in2_tap3_adbe42185d/delay_bram_afed761e3e/ram/comp3.core_instance3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram)                                   
                                                                                 | 4     |
window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/simple_bram_vacc2_b7c86c1381/delay_bram_01c7d0f737/single_port_ram/comp4.core_instance4/N1(window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/simple_bram_vacc2_b7c86c1381/delay_bram_01c7d0f737/single_port_ram/comp4.core_instance4/XST_GND:G)                                                                                                                                                                                                                                                                | NONE(window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/simple_bram_vacc2_b7c86c1381/delay_bram_01c7d0f737/single_port_ram/comp4.core_instance4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)                                            
                                                                                 | 4     |
window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/simple_bram_vacc4_69e504a5d1/delay_bram_01c7d0f737/single_port_ram/comp4.core_instance4/N1(window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/simple_bram_vacc4_69e504a5d1/delay_bram_01c7d0f737/single_port_ram/comp4.core_instance4/XST_GND:G)                                                                                                                                                                                                                                                                | NONE(window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/simple_bram_vacc4_69e504a5d1/delay_bram_01c7d0f737/single_port_ram/comp4.core_instance4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)                                            
                                                                                 | 4     |
window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/delay0_ea819b516e/ram/comp0.core_instance0/N1(window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/delay0_ea819b516e/ram/comp0.core_instance0/XST_GND:G)                                                                                                                                                                          | NONE(window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/delay0_ea819b516e/ram/comp0.core_instance0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram)   
                                                                                 | 2     |
window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/delay1_696cf65d05/ram/comp0.core_instance0/N1(window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/delay1_696cf65d05/ram/comp0.core_instance0/XST_GND:G)                                                                                                                                                                          | NONE(window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/delay1_696cf65d05/ram/comp0.core_instance0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram)   
                                                                                 | 2     |
window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_even_3d95ec0a9d/buf0_232262617c/bram0/comp1.core_instance1/N1(window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_even_3d95ec0a9d/buf0_232262617c/bram0/comp1.core_instance1/XST_GND:G)                                                                                                                          |
NONE(window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_even_3d95ec0a9d/buf0_232262617c/bram0/comp1.core_instance1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram)                                                             | 2     |
window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_odd_19b1685430/buf0_a058f87a6e/bram0/comp1.core_instance1/N1(window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_odd_19b1685430/buf0_a058f87a6e/bram0/comp1.core_instance1/XST_GND:G)                                                                                                                            |
NONE(window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_odd_19b1685430/buf0_a058f87a6e/bram0/comp1.core_instance1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram)                                                              | 2     |
window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/buf0_8e3e29005c/bram0/comp1.core_instance1/N1(window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/buf0_8e3e29005c/bram0/comp1.core_instance1/XST_GND:G)                                                                                                                            |
NONE(window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/buf0_8e3e29005c/bram0/comp1.core_instance1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram)                                                              | 2     |
window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/buf1_cbcb29b34c/bram0/comp1.core_instance1/N1(window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/buf1_cbcb29b34c/bram0/comp1.core_instance1/XST_GND:G)                                                                                                                            |
NONE(window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/buf1_cbcb29b34c/bram0/comp1.core_instance1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram)                                                              | 2     |
window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/buf2_79d4fd962d/bram0/comp1.core_instance1/N1(window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/buf2_79d4fd962d/bram0/comp1.core_instance1/XST_GND:G)                                                                                                                            |
NONE(window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/buf2_79d4fd962d/bram0/comp1.core_instance1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram)                                                              | 2     |
window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/buf3_214a13354c/bram0/comp1.core_instance1/N1(window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/buf3_214a13354c/bram0/comp1.core_instance1/XST_GND:G)                                                                                                                            |
NONE(window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/buf3_214a13354c/bram0/comp1.core_instance1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram)                                                              | 2     |
window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/concatenate_y_net_x3(0)(window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/we_replicate_4c813c783b/din1_3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2:Q)                                                                                        |
NONE(window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/buf3_214a13354c/bram0/comp1.core_instance1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram)                                                              | 2     |
window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/concatenate_y_net_x3(1)(window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/we_replicate_4c813c783b/din1_2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2:Q)                                                                                        |
NONE(window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/buf2_79d4fd962d/bram0/comp1.core_instance1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram)                                                              | 2     |
window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/concatenate_y_net_x3(2)(window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/we_replicate_4c813c783b/din1_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2:Q)                                                                                        |
NONE(window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/buf1_cbcb29b34c/bram0/comp1.core_instance1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram)                                                              | 2     |
window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/concatenate_y_net_x3(3)(window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/we_replicate_4c813c783b/din1_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2:Q)                                                                                        |
NONE(window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/fft_wideband_real1_41856fd605/fft_biplex_real_4x_a1cfde3192/bi_real_unscr_4x_73f633bed2/reorder_out_c7d133390a/buf0_8e3e29005c/bram0/comp1.core_instance1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram)                                                              | 2     |
window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/fft_wideband_real1_41856fd605/fft_unscrambler_6e62eedbc0/reorder_6cf90680c7/buf0_f7768151e2/bram0/comp2.core_instance2/N1(window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/fft_wideband_real1_41856fd605/fft_unscrambler_6e62eedbc0/reorder_6cf90680c7/buf0_f7768151e2/bram0/comp2.core_instance2/XST_GND:G)                                                                                                                                                                                                  | NONE(window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/fft_wideband_real1_41856fd605/fft_unscrambler_6e62eedbc0/reorder_6cf90680c7/buf0_f7768151e2/bram0/comp2.core_instance2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram)               
                                                                                 | 2     |
window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/fft_wideband_real1_41856fd605/fft_unscrambler_6e62eedbc0/reorder_6cf90680c7/buf0_f7768151e2/reinterpret1_output_port_net_x5(window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/fft_wideband_real1_41856fd605/fft_unscrambler_6e62eedbc0/reorder_6cf90680c7/buf0_f7768151e2/rep_we_50649b4f04/din1_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2:Q)                                                                                                                            | NONE(window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/fft_wideband_real1_41856fd605/fft_unscrambler_6e62eedbc0/reorder_6cf90680c7/buf0_f7768151e2/bram0/comp2.core_instance2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram)               
                                                                                 | 2     |
window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/fft_wideband_real1_41856fd605/fft_unscrambler_6e62eedbc0/reorder_6cf90680c7/buf1_772c6daf83/bram0/comp2.core_instance2/N1(window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/fft_wideband_real1_41856fd605/fft_unscrambler_6e62eedbc0/reorder_6cf90680c7/buf1_772c6daf83/bram0/comp2.core_instance2/XST_GND:G)                                                                                                                                                                                                  | NONE(window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/fft_wideband_real1_41856fd605/fft_unscrambler_6e62eedbc0/reorder_6cf90680c7/buf1_772c6daf83/bram0/comp2.core_instance2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram)               
                                                                                 | 2     |
window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/fft_wideband_real1_41856fd605/fft_unscrambler_6e62eedbc0/reorder_6cf90680c7/buf1_772c6daf83/reinterpret1_output_port_net_x5(window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/fft_wideband_real1_41856fd605/fft_unscrambler_6e62eedbc0/reorder_6cf90680c7/buf1_772c6daf83/rep_we_50649b4f04/din1_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2:Q)                                                                                                                            | NONE(window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/fft_wideband_real1_41856fd605/fft_unscrambler_6e62eedbc0/reorder_6cf90680c7/buf1_772c6daf83/bram0/comp2.core_instance2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram)               
                                                                                 | 2     |
window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/fft_wideband_real1_41856fd605/fft_unscrambler_6e62eedbc0/reorder_6cf90680c7/current_map_aff4ba913d/bram0/comp0.core_instance0/N1(window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/fft_wideband_real1_41856fd605/fft_unscrambler_6e62eedbc0/reorder_6cf90680c7/current_map_aff4ba913d/bram0/comp0.core_instance0/XST_GND:G)                                                                                                                                                                                    | NONE(window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/fft_wideband_real1_41856fd605/fft_unscrambler_6e62eedbc0/reorder_6cf90680c7/current_map_aff4ba913d/bram0/comp0.core_instance0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram) 
                                                                                 | 2     |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 7.443ns (Maximum Frequency: 134.354MHz)
   Minimum input arrival time before clock: 0.600ns
   Maximum output required time after clock: 2.215ns
   Maximum combinational path delay: 1.043ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'epb_clk_in'
  Clock period: 5.232ns (frequency: 191.120MHz)
  Total number of paths / destination ports: 36575 / 1694
-------------------------------------------------------------------------
Delay:               5.232ns (Levels of Logic = 11)
  Source:            epb_opb_bridge_inst/epb_opb_bridge_inst/epb_addr_reg_3 (FF)
  Destination:       window_and_fft_test_v4_Subsystem_lo_1_Shared_BRAM_ramblk/window_and_fft_test_v4_Subsystem_lo_1_Shared_BRAM_ramblk/bram_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram (RAM)
  Source Clock:      epb_clk_in rising
  Destination Clock: epb_clk_in rising

  Data Path: epb_opb_bridge_inst/epb_opb_bridge_inst/epb_addr_reg_3 to window_and_fft_test_v4_Subsystem_lo_1_Shared_BRAM_ramblk/window_and_fft_test_v4_Subsystem_lo_1_Shared_BRAM_ramblk/bram_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              18   0.375   0.693  epb_opb_bridge_inst/epb_addr_reg_3 (M_ABus<26>)
     end scope: 'epb_opb_bridge_inst:M_ABus<26>'
     begin scope: 'opb0:M_ABus<26>'
     end scope: 'opb0:OPB_ABus<26>'
     begin scope: 'sys_block_inst:OPB_ABus<26>'
     LUT4:I1->O           31   0.068   0.927  sys_block_inst/Mmux_Sl_DBus1121 (sys_block_inst/Mmux_Sl_DBus112)
     LUT5:I0->O            1   0.068   0.638  sys_block_inst/Mmux_Sl_DBus231 (Sl_DBus<2>)
     end scope: 'sys_block_inst:Sl_DBus<2>'
     begin scope: 'opb0:Sl_DBus<34>'
     LUT5:I1->O            1   0.068   0.638  opb0/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y<2><130>1 (opb0/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y<2><130>)
     LUT6:I2->O            1   0.068   0.417  opb0/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y<2><130>3 (OPB_rdDBus<2>)
     LUT2:I1->O           16   0.068   0.497  opb0/OPB_DBus_I/Y<2>1 (OPB_DBus<2>)
     end scope: 'opb0:OPB_DBus<2>'
     begin scope: 'window_and_fft_test_v4_Subsystem_lo_1_Shared_BRAM:opb_dbus<2>'
     end scope: 'window_and_fft_test_v4_Subsystem_lo_1_Shared_BRAM:bram_dout<2>'
     begin scope: 'window_and_fft_test_v4_Subsystem_lo_1_Shared_BRAM_ramblk:BRAM_Dout_B<2>'
     begin scope: 'window_and_fft_test_v4_Subsystem_lo_1_Shared_BRAM_ramblk/window_and_fft_test_v4_Subsystem_lo_1_Shared_BRAM_ramblk/bram_inst:dinb<29>'
     RAMB36E1:DIBDI29          0.707          U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
    ----------------------------------------
    Total                      5.232ns (1.422ns logic, 3.810ns route)
                                       (27.2% logic, 72.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'adc0clk_p'
  Clock period: 1.863ns (frequency: 536.769MHz)
  Total number of paths / destination ports: 689 / 613
-------------------------------------------------------------------------
Delay:               1.863ns (Levels of Logic = 1)
  Source:            window_and_fft_test_v4_adc/window_and_fft_test_v4_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/flblk/thrmod/flogic/RAM_FULL_i (FF)
  Destination:       window_and_fft_test_v4_adc/window_and_fft_test_v4_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/memblk/distinst/Mram_RAM_inst_ramx1d_67 (RAM)
  Source Clock:      adc0clk_p rising
  Destination Clock: adc0clk_p rising

  Data Path: window_and_fft_test_v4_adc/window_and_fft_test_v4_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/flblk/thrmod/flogic/RAM_FULL_i to window_and_fft_test_v4_adc/window_and_fft_test_v4_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/memblk/distinst/Mram_RAM_inst_ramx1d_67
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q             11   0.375   0.557  flblk/thrmod/flogic/RAM_FULL_i (FULL)
     LUT2:I0->O           12   0.068   0.471  flblk/wpremod/RAM_WR_EN1_10 (flblk/wpremod/RAM_WR_EN1_18)
     RAM32X1D:WE               0.392          memblk/distinst/Mram_RAM_inst_ramx1d_67
    ----------------------------------------
    Total                      1.863ns (0.835ns logic, 1.028ns route)
                                       (44.8% logic, 55.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'sys_clk_p'
  Clock period: 7.443ns (frequency: 134.354MHz)
  Total number of paths / destination ports: 337745 / 47311
-------------------------------------------------------------------------
Delay:               3.722ns (Levels of Logic = 20)
  Source:            window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly0_0_0276d59789/twiddle_5f068b21a9/coeff_gen_45e50c8248/feedback_osc_8ae9a48d50/cmult_99c91d3ed6/rere/Maddsub_mult_46_56 (DSP)
  Destination:       window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly0_0_0276d59789/twiddle_5f068b21a9/coeff_gen_45e50c8248/feedback_osc_8ae9a48d50/cmult_99c91d3ed6/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[16].fde_used.u2 (FF)
  Source Clock:      sys_clk_p rising 2.0X
  Destination Clock: sys_clk_p rising 2.0X

  Data Path: window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly0_0_0276d59789/twiddle_5f068b21a9/coeff_gen_45e50c8248/feedback_osc_8ae9a48d50/cmult_99c91d3ed6/rere/Maddsub_mult_46_56 to window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_xsg_core_config/window_and_fft_test_v4_x0/fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly0_0_0276d59789/twiddle_5f068b21a9/coeff_gen_45e50c8248/feedback_osc_8ae9a48d50/cmult_99c91d3ed6/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[16].fde_used.u2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     DSP48E1:CLK->P4       1   0.494   0.778  fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly0_0_0276d59789/twiddle_5f068b21a9/coeff_gen_45e50c8248/feedback_osc_8ae9a48d50/cmult_99c91d3ed6/rere/Maddsub_mult_46_56 (fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly0_0_0276d59789/twiddle_5f068b21a9/coeff_gen_45e50c8248/feedback_osc_8ae9a48d50/cmult_99c91d3ed6/addsub_re_s_net(4))
     LUT6:I0->O            1   0.068   0.638  fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly0_0_0276d59789/twiddle_5f068b21a9/coeff_gen_45e50c8248/feedback_osc_8ae9a48d50/cmult_99c91d3ed6/convert_re/convert/Mmux_GND_3100_o_GND_3100_o_MUX_601_o14 (fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly0_0_0276d59789/twiddle_5f068b21a9/coeff_gen_45e50c8248/feedback_osc_8ae9a48d50/cmult_99c91d3ed6/convert_re/convert/Mmux_GND_3100_o_GND_3100_o_MUX_601_o13)
     LUT6:I2->O            1   0.068   0.000  fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly0_0_0276d59789/twiddle_5f068b21a9/coeff_gen_45e50c8248/feedback_osc_8ae9a48d50/cmult_99c91d3ed6/convert_re/convert/Madd_quantized_result_in_lut(0) (fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly0_0_0276d59789/twiddle_5f068b21a9/coeff_gen_45e50c8248/feedback_osc_8ae9a48d50/cmult_99c91d3ed6/convert_re/convert/Madd_quantized_result_in_lut(0))
     MUXCY:S->O            1   0.290   0.000  fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly0_0_0276d59789/twiddle_5f068b21a9/coeff_gen_45e50c8248/feedback_osc_8ae9a48d50/cmult_99c91d3ed6/convert_re/convert/Madd_quantized_result_in_cy(0) (fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly0_0_0276d59789/twiddle_5f068b21a9/coeff_gen_45e50c8248/feedback_osc_8ae9a48d50/cmult_99c91d3ed6/convert_re/convert/Madd_quantized_result_in_cy(0))
     MUXCY:CI->O           1   0.020   0.000  fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly0_0_0276d59789/twiddle_5f068b21a9/coeff_gen_45e50c8248/feedback_osc_8ae9a48d50/cmult_99c91d3ed6/convert_re/convert/Madd_quantized_result_in_cy(1) (fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly0_0_0276d59789/twiddle_5f068b21a9/coeff_gen_45e50c8248/feedback_osc_8ae9a48d50/cmult_99c91d3ed6/convert_re/convert/Madd_quantized_result_in_cy(1))
     MUXCY:CI->O           1   0.020   0.000  fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly0_0_0276d59789/twiddle_5f068b21a9/coeff_gen_45e50c8248/feedback_osc_8ae9a48d50/cmult_99c91d3ed6/convert_re/convert/Madd_quantized_result_in_cy(2) (fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly0_0_0276d59789/twiddle_5f068b21a9/coeff_gen_45e50c8248/feedback_osc_8ae9a48d50/cmult_99c91d3ed6/convert_re/convert/Madd_quantized_result_in_cy(2))
     MUXCY:CI->O           1   0.020   0.000  fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly0_0_0276d59789/twiddle_5f068b21a9/coeff_gen_45e50c8248/feedback_osc_8ae9a48d50/cmult_99c91d3ed6/convert_re/convert/Madd_quantized_result_in_cy(3) (fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly0_0_0276d59789/twiddle_5f068b21a9/coeff_gen_45e50c8248/feedback_osc_8ae9a48d50/cmult_99c91d3ed6/convert_re/convert/Madd_quantized_result_in_cy(3))
     MUXCY:CI->O           1   0.020   0.000  fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly0_0_0276d59789/twiddle_5f068b21a9/coeff_gen_45e50c8248/feedback_osc_8ae9a48d50/cmult_99c91d3ed6/convert_re/convert/Madd_quantized_result_in_cy(4) (fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly0_0_0276d59789/twiddle_5f068b21a9/coeff_gen_45e50c8248/feedback_osc_8ae9a48d50/cmult_99c91d3ed6/convert_re/convert/Madd_quantized_result_in_cy(4))
     MUXCY:CI->O           1   0.020   0.000  fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly0_0_0276d59789/twiddle_5f068b21a9/coeff_gen_45e50c8248/feedback_osc_8ae9a48d50/cmult_99c91d3ed6/convert_re/convert/Madd_quantized_result_in_cy(5) (fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly0_0_0276d59789/twiddle_5f068b21a9/coeff_gen_45e50c8248/feedback_osc_8ae9a48d50/cmult_99c91d3ed6/convert_re/convert/Madd_quantized_result_in_cy(5))
     MUXCY:CI->O           1   0.020   0.000  fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly0_0_0276d59789/twiddle_5f068b21a9/coeff_gen_45e50c8248/feedback_osc_8ae9a48d50/cmult_99c91d3ed6/convert_re/convert/Madd_quantized_result_in_cy(6) (fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly0_0_0276d59789/twiddle_5f068b21a9/coeff_gen_45e50c8248/feedback_osc_8ae9a48d50/cmult_99c91d3ed6/convert_re/convert/Madd_quantized_result_in_cy(6))
     MUXCY:CI->O           1   0.020   0.000  fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly0_0_0276d59789/twiddle_5f068b21a9/coeff_gen_45e50c8248/feedback_osc_8ae9a48d50/cmult_99c91d3ed6/convert_re/convert/Madd_quantized_result_in_cy(7) (fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly0_0_0276d59789/twiddle_5f068b21a9/coeff_gen_45e50c8248/feedback_osc_8ae9a48d50/cmult_99c91d3ed6/convert_re/convert/Madd_quantized_result_in_cy(7))
     MUXCY:CI->O           1   0.020   0.000  fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly0_0_0276d59789/twiddle_5f068b21a9/coeff_gen_45e50c8248/feedback_osc_8ae9a48d50/cmult_99c91d3ed6/convert_re/convert/Madd_quantized_result_in_cy(8) (fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly0_0_0276d59789/twiddle_5f068b21a9/coeff_gen_45e50c8248/feedback_osc_8ae9a48d50/cmult_99c91d3ed6/convert_re/convert/Madd_quantized_result_in_cy(8))
     MUXCY:CI->O           1   0.020   0.000  fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly0_0_0276d59789/twiddle_5f068b21a9/coeff_gen_45e50c8248/feedback_osc_8ae9a48d50/cmult_99c91d3ed6/convert_re/convert/Madd_quantized_result_in_cy(9) (fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly0_0_0276d59789/twiddle_5f068b21a9/coeff_gen_45e50c8248/feedback_osc_8ae9a48d50/cmult_99c91d3ed6/convert_re/convert/Madd_quantized_result_in_cy(9))
     MUXCY:CI->O           1   0.020   0.000  fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly0_0_0276d59789/twiddle_5f068b21a9/coeff_gen_45e50c8248/feedback_osc_8ae9a48d50/cmult_99c91d3ed6/convert_re/convert/Madd_quantized_result_in_cy(10) (fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly0_0_0276d59789/twiddle_5f068b21a9/coeff_gen_45e50c8248/feedback_osc_8ae9a48d50/cmult_99c91d3ed6/convert_re/convert/Madd_quantized_result_in_cy(10))
     MUXCY:CI->O           1   0.020   0.000  fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly0_0_0276d59789/twiddle_5f068b21a9/coeff_gen_45e50c8248/feedback_osc_8ae9a48d50/cmult_99c91d3ed6/convert_re/convert/Madd_quantized_result_in_cy(11) (fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly0_0_0276d59789/twiddle_5f068b21a9/coeff_gen_45e50c8248/feedback_osc_8ae9a48d50/cmult_99c91d3ed6/convert_re/convert/Madd_quantized_result_in_cy(11))
     MUXCY:CI->O           1   0.020   0.000  fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly0_0_0276d59789/twiddle_5f068b21a9/coeff_gen_45e50c8248/feedback_osc_8ae9a48d50/cmult_99c91d3ed6/convert_re/convert/Madd_quantized_result_in_cy(12) (fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly0_0_0276d59789/twiddle_5f068b21a9/coeff_gen_45e50c8248/feedback_osc_8ae9a48d50/cmult_99c91d3ed6/convert_re/convert/Madd_quantized_result_in_cy(12))
     MUXCY:CI->O           1   0.020   0.000  fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly0_0_0276d59789/twiddle_5f068b21a9/coeff_gen_45e50c8248/feedback_osc_8ae9a48d50/cmult_99c91d3ed6/convert_re/convert/Madd_quantized_result_in_cy(13) (fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly0_0_0276d59789/twiddle_5f068b21a9/coeff_gen_45e50c8248/feedback_osc_8ae9a48d50/cmult_99c91d3ed6/convert_re/convert/Madd_quantized_result_in_cy(13))
     MUXCY:CI->O           1   0.020   0.000  fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly0_0_0276d59789/twiddle_5f068b21a9/coeff_gen_45e50c8248/feedback_osc_8ae9a48d50/cmult_99c91d3ed6/convert_re/convert/Madd_quantized_result_in_cy(14) (fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly0_0_0276d59789/twiddle_5f068b21a9/coeff_gen_45e50c8248/feedback_osc_8ae9a48d50/cmult_99c91d3ed6/convert_re/convert/Madd_quantized_result_in_cy(14))
     MUXCY:CI->O           1   0.020   0.000  fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly0_0_0276d59789/twiddle_5f068b21a9/coeff_gen_45e50c8248/feedback_osc_8ae9a48d50/cmult_99c91d3ed6/convert_re/convert/Madd_quantized_result_in_cy(15) (fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly0_0_0276d59789/twiddle_5f068b21a9/coeff_gen_45e50c8248/feedback_osc_8ae9a48d50/cmult_99c91d3ed6/convert_re/convert/Madd_quantized_result_in_cy(15))
     XORCY:CI->O           1   0.239   0.775  fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly0_0_0276d59789/twiddle_5f068b21a9/coeff_gen_45e50c8248/feedback_osc_8ae9a48d50/cmult_99c91d3ed6/convert_re/convert/Madd_quantized_result_in_xor(16) (fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly0_0_0276d59789/twiddle_5f068b21a9/coeff_gen_45e50c8248/feedback_osc_8ae9a48d50/cmult_99c91d3ed6/convert_re/convert/quantized_result_in(16))
     LUT5:I0->O            1   0.068   0.000  fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly0_0_0276d59789/twiddle_5f068b21a9/coeff_gen_45e50c8248/feedback_osc_8ae9a48d50/cmult_99c91d3ed6/convert_re/convert/Mmux_result_in91 (fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly0_0_0276d59789/twiddle_5f068b21a9/coeff_gen_45e50c8248/feedback_osc_8ae9a48d50/cmult_99c91d3ed6/convert_re/convert/result_in(16))
     FDE:D                     0.011          fft_wideband_real1_41856fd605/fft_direct_bb6d489f82/butterfly0_0_0276d59789/twiddle_5f068b21a9/coeff_gen_45e50c8248/feedback_osc_8ae9a48d50/cmult_99c91d3ed6/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[16].fde_used.u2
    ----------------------------------------
    Total                      3.722ns (1.531ns logic, 2.191ns route)
                                       (41.1% logic, 58.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'net_gnd0'
  Clock period: 1.534ns (frequency: 651.890MHz)
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Delay:               1.534ns (Levels of Logic = 1)
  Source:            opb_adccontroller_0/opb_adccontroller_0/USER_LOGIC_I/FD_ADC1_HALF (FF)
  Destination:       opb_adccontroller_0/opb_adccontroller_0/USER_LOGIC_I/FD_ADC1_ADC0 (FF)
  Source Clock:      net_gnd0 rising
  Destination Clock: net_gnd0 rising

  Data Path: opb_adccontroller_0/opb_adccontroller_0/USER_LOGIC_I/FD_ADC1_HALF to opb_adccontroller_0/opb_adccontroller_0/USER_LOGIC_I/FD_ADC1_ADC0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.375   0.405  opb_adccontroller_0/USER_LOGIC_I/FD_ADC1_HALF (opb_adccontroller_0/USER_LOGIC_I/adc1_toggle)
     INV:I->O              2   0.086   0.405  opb_adccontroller_0/USER_LOGIC_I/not_adc1_toggle1_INV_0 (opb_adccontroller_0/USER_LOGIC_I/not_adc1_toggle)
     FDE:CE                    0.263          opb_adccontroller_0/USER_LOGIC_I/FD_ADC1_ADC0
    ----------------------------------------
    Total                      1.534ns (0.724ns logic, 0.810ns route)
                                       (47.2% logic, 52.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'epb_clk_in'
  Total number of paths / destination ports: 34 / 34
-------------------------------------------------------------------------
Offset:              0.600ns (Levels of Logic = 3)
  Source:            epb_cs_n (PAD)
  Destination:       epb_opb_bridge_inst/epb_opb_bridge_inst/cmnd_got_retimed (FF)
  Destination Clock: epb_clk_in rising

  Data Path: epb_cs_n to epb_opb_bridge_inst/epb_opb_bridge_inst/cmnd_got_retimed
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   0.003   0.518  epb_cs_n_IBUF (epb_cs_n_IBUF)
     begin scope: 'epb_opb_bridge_inst:epb_cs_n'
     LUT3:I1->O            1   0.068   0.000  epb_opb_bridge_inst/cmnd_got_unstable1 (epb_opb_bridge_inst/cmnd_got_unstable)
     FD:D                      0.011          epb_opb_bridge_inst/cmnd_got_retimed
    ----------------------------------------
    Total                      0.600ns (0.082ns logic, 0.518ns route)
                                       (13.7% logic, 86.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'adc0clk_p'
  Total number of paths / destination ports: 76 / 72
-------------------------------------------------------------------------
Offset:              0.433ns (Levels of Logic = 2)
  Source:            adc0sync_p (PAD)
  Destination:       window_and_fft_test_v4_adc/window_and_fft_test_v4_adc/adc_sync_ddr_3 (FF)
  Destination Clock: adc0clk_p rising

  Data Path: adc0sync_p to window_and_fft_test_v4_adc/window_and_fft_test_v4_adc/adc_sync_ddr_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     begin scope: 'window_and_fft_test_v4_adc:adc_sync_p'
     IBUFDS:I->O           4   0.003   0.419  window_and_fft_test_v4_adc/IBUFDS_SYNC (window_and_fft_test_v4_adc/adc_sync)
     FD:D                      0.011          window_and_fft_test_v4_adc/adc_sync_ddr_3
    ----------------------------------------
    Total                      0.433ns (0.014ns logic, 0.419ns route)
                                       (3.2% logic, 96.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sys_clk_p'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.413ns (Levels of Logic = 2)
  Source:            window_and_fft_test_v4_gpio_ext<0> (PAD)
  Destination:       window_and_fft_test_v4_gpio/window_and_fft_test_v4_gpio/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR (FF)
  Destination Clock: sys_clk_p rising 2.0X

  Data Path: window_and_fft_test_v4_gpio_ext<0> to window_and_fft_test_v4_gpio/window_and_fft_test_v4_gpio/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.003   0.399  window_and_fft_test_v4_gpio_ext_0_IBUF (window_and_fft_test_v4_gpio_ext_0_IBUF)
     begin scope: 'window_and_fft_test_v4_gpio:io_pad<0>'
     FD:D                      0.011          window_and_fft_test_v4_gpio/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR
    ----------------------------------------
    Total                      0.413ns (0.014ns logic, 0.399ns route)
                                       (3.4% logic, 96.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'epb_clk_in'
  Total number of paths / destination ports: 89 / 40
-------------------------------------------------------------------------
Offset:              2.215ns (Levels of Logic = 4)
  Source:            opb_adccontroller_0/opb_adccontroller_0/adc_config_mux_1/clear_wait_7 (FF)
  Destination:       adc0_modepin (PAD)
  Source Clock:      epb_clk_in rising

  Data Path: opb_adccontroller_0/opb_adccontroller_0/adc_config_mux_1/clear_wait_7 to adc0_modepin
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDSE:C->Q             5   0.375   0.805  opb_adccontroller_0/adc_config_mux_1/clear_wait_7 (opb_adccontroller_0/adc_config_mux_1/clear_wait<7>)
     LUT6:I0->O            2   0.068   0.497  opb_adccontroller_0/adc_config_mux_1/Mmux_mode_o11 (opb_adccontroller_0/adc_config_mux_0/Mmux_mode_o1)
     LUT5:I3->O            1   0.068   0.399  opb_adccontroller_0/adc_config_mux_0/Mmux_mode_o13 (adc0_modepin)
     end scope: 'opb_adccontroller_0:adc0_modepin'
     OBUF:I->O                 0.003          adc0_modepin_OBUF (adc0_modepin)
    ----------------------------------------
    Total                      2.215ns (0.514ns logic, 1.701ns route)
                                       (23.2% logic, 76.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 102 / 68
-------------------------------------------------------------------------
Delay:               1.043ns (Levels of Logic = 5)
  Source:            epb_oe_n (PAD)
  Destination:       epb_data<0> (PAD)

  Data Path: epb_oe_n to epb_data<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.003   0.417  epb_oe_n_IBUF (epb_oe_n_IBUF)
     begin scope: 'epb_opb_bridge_inst:epb_oe_n'
     LUT2:I1->O           33   0.068   0.552  epb_opb_bridge_inst/Mmux_epb_data_oe_n11 (epb_data_oe_n)
     end scope: 'epb_opb_bridge_inst:epb_data_oe_n'
     begin scope: 'epb_infrastructure_inst:epb_data_oe_n_i'
     IOBUF:T->IO               0.003          epb_infrastructure_inst/iob_data<31> (epb_data_buf<31>)
     end scope: 'epb_infrastructure_inst:epb_data_buf<31>'
    ----------------------------------------
    Total                      1.043ns (0.074ns logic, 0.969ns route)
                                       (7.1% logic, 92.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock adc0clk_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
adc0clk_p      |    1.863|    0.778|         |         |
epb_clk_in     |    1.950|         |         |         |
net_gnd0       |    0.785|         |         |         |
sys_clk_p      |    0.836|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock epb_clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
adc0clk_p      |    1.058|         |         |         |
epb_clk_in     |    5.232|         |         |         |
net_gnd0       |    1.058|         |         |         |
sys_clk_p      |    1.064|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock net_gnd0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
adc0clk_p      |    0.785|         |         |         |
net_gnd0       |    1.534|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys_clk_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
adc0clk_p      |    1.675|         |         |         |
epb_clk_in     |    1.950|         |         |         |
sys_clk_p      |    3.722|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 86.00 secs
Total CPU time to Xst completion: 81.84 secs
 
--> 


Total memory usage is 749500 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    : 1034 (   0 filtered)

