/***************************************************************************
 *     Copyright (c) 1999-2010, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_pcm.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 1/25/10 9:14p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Fri Jan 22 20:06:42 2010
 *                 MD5 Checksum         a2d1f2163f65e87d228a0fb491cb442d
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7125/rdb/c0/bchp_pcm.h $
 * 
 * Hydra_Software_Devel/1   1/25/10 9:14p albertl
 * SW7125-177: Initial revision.
 *
 ***************************************************************************/

#ifndef BCHP_PCM_H__
#define BCHP_PCM_H__

/***************************************************************************
 *PCM - PCM Registers & Memory
 ***************************************************************************/
#define BCHP_PCM_CTRL                            0x02060000 /*  */
#define BCHP_PCM_CHANNEL_CTRL                    0x02060004 /*  */
#define BCHP_PCM_INT_PENDING                     0x02060008 /*  */
#define BCHP_PCM_INT_MASK                        0x0206000c /*  */
#define BCHP_PCM_CLOCK_CTRL_0                    0x02060010 /* PCM MISC FCW */
#define BCHP_PCM_CLOCK_CTRL_1                    0x02060014 /* PCM FCW SCALE */
#define BCHP_PCM_CLOCK_CTRL_2                    0x02060018 /* Mux Ctrl, Soft Init, Load, Shift */
#define BCHP_PCM_REG_DPLL_CNTRL                  0x02060020 /* Digital PLL control register */
#define BCHP_PCM_REG_DPLL_NOM_FREQ               0x02060024 /* Digital PLL Nominal Frequency (control) */
#define BCHP_PCM_REG_DPLL_DIV                    0x02060028 /* Digital PLL Divide Register */
#define BCHP_PCM_REG_DPLL_ACQ_FREQ               0x0206002c /* Digital PLL Acquired Frequency */
#define BCHP_PCM_REG_DPLL_STATUS                 0x02060300 /* Digital PLL status register */
#define BCHP_PCM_TABLE0                          0x02060040 /* PCM Slot Allocation Table */
#define BCHP_PCM_TABLE1                          0x02060044 /*  */
#define BCHP_PCM_TABLE2                          0x02060048 /*  */
#define BCHP_PCM_TABLE3                          0x0206004c /*  */
#define BCHP_PCM_TABLE4                          0x02060050 /*  */
#define BCHP_PCM_TABLE5                          0x02060054 /*  */
#define BCHP_PCM_TABLE6                          0x02060058 /*  */
#define BCHP_PCM_TABLE7                          0x0206005c /*  */
#define BCHP_PCM_TABLE8                          0x02060060 /*  */
#define BCHP_PCM_TABLE9                          0x02060064 /*  */
#define BCHP_PCM_TABLE10                         0x02060068 /*  */
#define BCHP_PCM_TABLE11                         0x0206006c /*  */
#define BCHP_PCM_TABLE12                         0x02060070 /*  */
#define BCHP_PCM_TABLE13                         0x02060074 /*  */
#define BCHP_PCM_TABLE14                         0x02060078 /*  */
#define BCHP_PCM_TABLE15                         0x0206007c /*  */

/***************************************************************************
 *CTRL - 
 ***************************************************************************/
/* PCM :: CTRL :: PCM_ENABLE [31:31] */
#define BCHP_PCM_CTRL_PCM_ENABLE_MASK                              0x80000000
#define BCHP_PCM_CTRL_PCM_ENABLE_SHIFT                             31

/* PCM :: CTRL :: PCM_SLAVE_SEL [30:30] */
#define BCHP_PCM_CTRL_PCM_SLAVE_SEL_MASK                           0x40000000
#define BCHP_PCM_CTRL_PCM_SLAVE_SEL_SHIFT                          30

/* PCM :: CTRL :: PCM_CLOCK_INV [29:29] */
#define BCHP_PCM_CTRL_PCM_CLOCK_INV_MASK                           0x20000000
#define BCHP_PCM_CTRL_PCM_CLOCK_INV_SHIFT                          29

/* PCM :: CTRL :: PCM_FS_INVERT [28:28] */
#define BCHP_PCM_CTRL_PCM_FS_INVERT_MASK                           0x10000000
#define BCHP_PCM_CTRL_PCM_FS_INVERT_SHIFT                          28

/* PCM :: CTRL :: PCM_FS_FREQ_16_8 [27:27] */
#define BCHP_PCM_CTRL_PCM_FS_FREQ_16_8_MASK                        0x08000000
#define BCHP_PCM_CTRL_PCM_FS_FREQ_16_8_SHIFT                       27

/* PCM :: CTRL :: PCM_FS_LONG [26:26] */
#define BCHP_PCM_CTRL_PCM_FS_LONG_MASK                             0x04000000
#define BCHP_PCM_CTRL_PCM_FS_LONG_SHIFT                            26

/* PCM :: CTRL :: PCM_FS_TRIG [25:25] */
#define BCHP_PCM_CTRL_PCM_FS_TRIG_MASK                             0x02000000
#define BCHP_PCM_CTRL_PCM_FS_TRIG_SHIFT                            25

/* PCM :: CTRL :: PCM_DATA_OFF [24:24] */
#define BCHP_PCM_CTRL_PCM_DATA_OFF_MASK                            0x01000000
#define BCHP_PCM_CTRL_PCM_DATA_OFF_SHIFT                           24

/* PCM :: CTRL :: PCM_DATA_16_8 [23:23] */
#define BCHP_PCM_CTRL_PCM_DATA_16_8_MASK                           0x00800000
#define BCHP_PCM_CTRL_PCM_DATA_16_8_SHIFT                          23

/* PCM :: CTRL :: PCM_CLOCK_SEL [22:20] */
#define BCHP_PCM_CTRL_PCM_CLOCK_SEL_MASK                           0x00700000
#define BCHP_PCM_CTRL_PCM_CLOCK_SEL_SHIFT                          20
#define BCHP_PCM_CTRL_PCM_CLOCK_SEL_CLK8192                        0
#define BCHP_PCM_CTRL_PCM_CLOCK_SEL_CLK4096                        1
#define BCHP_PCM_CTRL_PCM_CLOCK_SEL_CLK2048                        2
#define BCHP_PCM_CTRL_PCM_CLOCK_SEL_CLK1024                        3
#define BCHP_PCM_CTRL_PCM_CLOCK_SEL_CLK512                         4
#define BCHP_PCM_CTRL_PCM_CLOCK_SEL_CLK256                         5
#define BCHP_PCM_CTRL_PCM_CLOCK_SEL_CLK128                         6
#define BCHP_PCM_CTRL_PCM_CLOCK_SEL_reserved                       7

/* PCM :: CTRL :: reserved0 [19:19] */
#define BCHP_PCM_CTRL_reserved0_MASK                               0x00080000
#define BCHP_PCM_CTRL_reserved0_SHIFT                              19

/* PCM :: CTRL :: PCM_LSB_FIRST [18:18] */
#define BCHP_PCM_CTRL_PCM_LSB_FIRST_MASK                           0x00040000
#define BCHP_PCM_CTRL_PCM_LSB_FIRST_SHIFT                          18

/* PCM :: CTRL :: PCM_LOOPBACK [17:17] */
#define BCHP_PCM_CTRL_PCM_LOOPBACK_MASK                            0x00020000
#define BCHP_PCM_CTRL_PCM_LOOPBACK_SHIFT                           17

/* PCM :: CTRL :: reserved1 [16:11] */
#define BCHP_PCM_CTRL_reserved1_MASK                               0x0001f800
#define BCHP_PCM_CTRL_reserved1_SHIFT                              11

/* PCM :: CTRL :: BITS_PER_FRAME [10:00] */
#define BCHP_PCM_CTRL_BITS_PER_FRAME_MASK                          0x000007ff
#define BCHP_PCM_CTRL_BITS_PER_FRAME_SHIFT                         0

/***************************************************************************
 *CHANNEL_CTRL - 
 ***************************************************************************/
/* PCM :: CHANNEL_CTRL :: reserved0 [31:24] */
#define BCHP_PCM_CHANNEL_CTRL_reserved0_MASK                       0xff000000
#define BCHP_PCM_CHANNEL_CTRL_reserved0_SHIFT                      24

/* PCM :: CHANNEL_CTRL :: PCM_RX_PACKET_SIZE [23:16] */
#define BCHP_PCM_CHANNEL_CTRL_PCM_RX_PACKET_SIZE_MASK              0x00ff0000
#define BCHP_PCM_CHANNEL_CTRL_PCM_RX_PACKET_SIZE_SHIFT             16

/* PCM :: CHANNEL_CTRL :: PCM_RX_ENABLE [15:08] */
#define BCHP_PCM_CHANNEL_CTRL_PCM_RX_ENABLE_MASK                   0x0000ff00
#define BCHP_PCM_CHANNEL_CTRL_PCM_RX_ENABLE_SHIFT                  8

/* PCM :: CHANNEL_CTRL :: PCM_TX_ENABLE [07:00] */
#define BCHP_PCM_CHANNEL_CTRL_PCM_TX_ENABLE_MASK                   0x000000ff
#define BCHP_PCM_CHANNEL_CTRL_PCM_TX_ENABLE_SHIFT                  0

/***************************************************************************
 *INT_PENDING - 
 ***************************************************************************/
/* PCM :: INT_PENDING :: reserved0 [31:03] */
#define BCHP_PCM_INT_PENDING_reserved0_MASK                        0xfffffff8
#define BCHP_PCM_INT_PENDING_reserved0_SHIFT                       3

/* PCM :: INT_PENDING :: PCM_TDM_FRAME [02:02] */
#define BCHP_PCM_INT_PENDING_PCM_TDM_FRAME_MASK                    0x00000004
#define BCHP_PCM_INT_PENDING_PCM_TDM_FRAME_SHIFT                   2

/* PCM :: INT_PENDING :: PCM_RX_OVERFLOW [01:01] */
#define BCHP_PCM_INT_PENDING_PCM_RX_OVERFLOW_MASK                  0x00000002
#define BCHP_PCM_INT_PENDING_PCM_RX_OVERFLOW_SHIFT                 1

/* PCM :: INT_PENDING :: PCM_TX_UNDERFLOW [00:00] */
#define BCHP_PCM_INT_PENDING_PCM_TX_UNDERFLOW_MASK                 0x00000001
#define BCHP_PCM_INT_PENDING_PCM_TX_UNDERFLOW_SHIFT                0

/***************************************************************************
 *INT_MASK - 
 ***************************************************************************/
/* PCM :: INT_MASK :: reserved0 [31:03] */
#define BCHP_PCM_INT_MASK_reserved0_MASK                           0xfffffff8
#define BCHP_PCM_INT_MASK_reserved0_SHIFT                          3

/* PCM :: INT_MASK :: PCM_TDM_FRAME [02:02] */
#define BCHP_PCM_INT_MASK_PCM_TDM_FRAME_MASK                       0x00000004
#define BCHP_PCM_INT_MASK_PCM_TDM_FRAME_SHIFT                      2

/* PCM :: INT_MASK :: PCM_RX_OVERFLOW [01:01] */
#define BCHP_PCM_INT_MASK_PCM_RX_OVERFLOW_MASK                     0x00000002
#define BCHP_PCM_INT_MASK_PCM_RX_OVERFLOW_SHIFT                    1

/* PCM :: INT_MASK :: PCM_TX_UNDERFLOW [00:00] */
#define BCHP_PCM_INT_MASK_PCM_TX_UNDERFLOW_MASK                    0x00000001
#define BCHP_PCM_INT_MASK_PCM_TX_UNDERFLOW_SHIFT                   0

/***************************************************************************
 *CLOCK_CTRL_0 - PCM MISC FCW
 ***************************************************************************/
/* PCM :: CLOCK_CTRL_0 :: MISC_FCW [31:00] */
#define BCHP_PCM_CLOCK_CTRL_0_MISC_FCW_MASK                        0xffffffff
#define BCHP_PCM_CLOCK_CTRL_0_MISC_FCW_SHIFT                       0

/***************************************************************************
 *CLOCK_CTRL_1 - PCM FCW SCALE
 ***************************************************************************/
/* PCM :: CLOCK_CTRL_1 :: FCW_SCALE [31:00] */
#define BCHP_PCM_CLOCK_CTRL_1_FCW_SCALE_MASK                       0xffffffff
#define BCHP_PCM_CLOCK_CTRL_1_FCW_SCALE_SHIFT                      0

/***************************************************************************
 *CLOCK_CTRL_2 - Mux Ctrl, Soft Init, Load, Shift
 ***************************************************************************/
/* PCM :: CLOCK_CTRL_2 :: reserved0 [31:08] */
#define BCHP_PCM_CLOCK_CTRL_2_reserved0_MASK                       0xffffff00
#define BCHP_PCM_CLOCK_CTRL_2_reserved0_SHIFT                      8

/* PCM :: CLOCK_CTRL_2 :: NCO_SOFT_INIT [07:07] */
#define BCHP_PCM_CLOCK_CTRL_2_NCO_SOFT_INIT_MASK                   0x00000080
#define BCHP_PCM_CLOCK_CTRL_2_NCO_SOFT_INIT_SHIFT                  7

/* PCM :: CLOCK_CTRL_2 :: LOAD_MISC [06:06] */
#define BCHP_PCM_CLOCK_CTRL_2_LOAD_MISC_MASK                       0x00000040
#define BCHP_PCM_CLOCK_CTRL_2_LOAD_MISC_SHIFT                      6

/* PCM :: CLOCK_CTRL_2 :: NCO_MUX_CTRL [05:04] */
#define BCHP_PCM_CLOCK_CTRL_2_NCO_MUX_CTRL_MASK                    0x00000030
#define BCHP_PCM_CLOCK_CTRL_2_NCO_MUX_CTRL_SHIFT                   4

/* PCM :: CLOCK_CTRL_2 :: NCO_SHIFT [03:00] */
#define BCHP_PCM_CLOCK_CTRL_2_NCO_SHIFT_MASK                       0x0000000f
#define BCHP_PCM_CLOCK_CTRL_2_NCO_SHIFT_SHIFT                      0

/***************************************************************************
 *REG_DPLL_CNTRL - Digital PLL control register
 ***************************************************************************/
/* PCM :: REG_DPLL_CNTRL :: DPLL_SOFT_INIT [31:31] */
#define BCHP_PCM_REG_DPLL_CNTRL_DPLL_SOFT_INIT_MASK                0x80000000
#define BCHP_PCM_REG_DPLL_CNTRL_DPLL_SOFT_INIT_SHIFT               31

/* PCM :: REG_DPLL_CNTRL :: DPLL_FORCE_ACQ [30:30] */
#define BCHP_PCM_REG_DPLL_CNTRL_DPLL_FORCE_ACQ_MASK                0x40000000
#define BCHP_PCM_REG_DPLL_CNTRL_DPLL_FORCE_ACQ_SHIFT               30

/* PCM :: REG_DPLL_CNTRL :: DPLL_OPEN_LOOP [29:29] */
#define BCHP_PCM_REG_DPLL_CNTRL_DPLL_OPEN_LOOP_MASK                0x20000000
#define BCHP_PCM_REG_DPLL_CNTRL_DPLL_OPEN_LOOP_SHIFT               29

/* PCM :: REG_DPLL_CNTRL :: DPLL_CONST_K [28:28] */
#define BCHP_PCM_REG_DPLL_CNTRL_DPLL_CONST_K_MASK                  0x10000000
#define BCHP_PCM_REG_DPLL_CNTRL_DPLL_CONST_K_SHIFT                 28

/* PCM :: REG_DPLL_CNTRL :: RESERVED [27:11] */
#define BCHP_PCM_REG_DPLL_CNTRL_RESERVED_MASK                      0x0ffff800
#define BCHP_PCM_REG_DPLL_CNTRL_RESERVED_SHIFT                     11

/* PCM :: REG_DPLL_CNTRL :: DPLL_PHS_THSHLD [10:04] */
#define BCHP_PCM_REG_DPLL_CNTRL_DPLL_PHS_THSHLD_MASK               0x000007f0
#define BCHP_PCM_REG_DPLL_CNTRL_DPLL_PHS_THSHLD_SHIFT              4

/* PCM :: REG_DPLL_CNTRL :: DPLL_K0_MAX [03:00] */
#define BCHP_PCM_REG_DPLL_CNTRL_DPLL_K0_MAX_MASK                   0x0000000f
#define BCHP_PCM_REG_DPLL_CNTRL_DPLL_K0_MAX_SHIFT                  0

/***************************************************************************
 *REG_DPLL_NOM_FREQ - Digital PLL Nominal Frequency (control)
 ***************************************************************************/
/* PCM :: REG_DPLL_NOM_FREQ :: DPLL_NOM_FREQ [31:00] */
#define BCHP_PCM_REG_DPLL_NOM_FREQ_DPLL_NOM_FREQ_MASK              0xffffffff
#define BCHP_PCM_REG_DPLL_NOM_FREQ_DPLL_NOM_FREQ_SHIFT             0

/***************************************************************************
 *REG_DPLL_DIV - Digital PLL Divide Register
 ***************************************************************************/
/* PCM :: REG_DPLL_DIV :: DPLL_REF_DIV [31:16] */
#define BCHP_PCM_REG_DPLL_DIV_DPLL_REF_DIV_MASK                    0xffff0000
#define BCHP_PCM_REG_DPLL_DIV_DPLL_REF_DIV_SHIFT                   16

/* PCM :: REG_DPLL_DIV :: DPLL_LOCAL_DIV [15:00] */
#define BCHP_PCM_REG_DPLL_DIV_DPLL_LOCAL_DIV_MASK                  0x0000ffff
#define BCHP_PCM_REG_DPLL_DIV_DPLL_LOCAL_DIV_SHIFT                 0

/***************************************************************************
 *REG_DPLL_ACQ_FREQ - Digital PLL Acquired Frequency
 ***************************************************************************/
/* PCM :: REG_DPLL_ACQ_FREQ :: DPLL_ACQ_FREQ [31:00] */
#define BCHP_PCM_REG_DPLL_ACQ_FREQ_DPLL_ACQ_FREQ_MASK              0xffffffff
#define BCHP_PCM_REG_DPLL_ACQ_FREQ_DPLL_ACQ_FREQ_SHIFT             0

/***************************************************************************
 *REG_DPLL_STATUS - Digital PLL status register
 ***************************************************************************/
/* PCM :: REG_DPLL_STATUS :: DPLL_IN_SYNC [31:31] */
#define BCHP_PCM_REG_DPLL_STATUS_DPLL_IN_SYNC_MASK                 0x80000000
#define BCHP_PCM_REG_DPLL_STATUS_DPLL_IN_SYNC_SHIFT                31

/* PCM :: REG_DPLL_STATUS :: DPLL_ACQ_FREQ_VALID [30:30] */
#define BCHP_PCM_REG_DPLL_STATUS_DPLL_ACQ_FREQ_VALID_MASK          0x40000000
#define BCHP_PCM_REG_DPLL_STATUS_DPLL_ACQ_FREQ_VALID_SHIFT         30

/* PCM :: REG_DPLL_STATUS :: RESERVED [29:12] */
#define BCHP_PCM_REG_DPLL_STATUS_RESERVED_MASK                     0x3ffff000
#define BCHP_PCM_REG_DPLL_STATUS_RESERVED_SHIFT                    12

/* PCM :: REG_DPLL_STATUS :: DPLL_K0 [11:08] */
#define BCHP_PCM_REG_DPLL_STATUS_DPLL_K0_MASK                      0x00000f00
#define BCHP_PCM_REG_DPLL_STATUS_DPLL_K0_SHIFT                     8

/* PCM :: REG_DPLL_STATUS :: DPLL_PHS_ERR [07:00] */
#define BCHP_PCM_REG_DPLL_STATUS_DPLL_PHS_ERR_MASK                 0x000000ff
#define BCHP_PCM_REG_DPLL_STATUS_DPLL_PHS_ERR_SHIFT                0

/***************************************************************************
 *TABLE0 - PCM Slot Allocation Table
 ***************************************************************************/
/* PCM :: TABLE0 :: TS_0 [31:28] */
#define BCHP_PCM_TABLE0_TS_0_MASK                                  0xf0000000
#define BCHP_PCM_TABLE0_TS_0_SHIFT                                 28

/* PCM :: TABLE0 :: TS_1 [27:24] */
#define BCHP_PCM_TABLE0_TS_1_MASK                                  0x0f000000
#define BCHP_PCM_TABLE0_TS_1_SHIFT                                 24

/* PCM :: TABLE0 :: TS_2 [23:20] */
#define BCHP_PCM_TABLE0_TS_2_MASK                                  0x00f00000
#define BCHP_PCM_TABLE0_TS_2_SHIFT                                 20

/* PCM :: TABLE0 :: TS_3 [19:16] */
#define BCHP_PCM_TABLE0_TS_3_MASK                                  0x000f0000
#define BCHP_PCM_TABLE0_TS_3_SHIFT                                 16

/* PCM :: TABLE0 :: TS_4 [15:12] */
#define BCHP_PCM_TABLE0_TS_4_MASK                                  0x0000f000
#define BCHP_PCM_TABLE0_TS_4_SHIFT                                 12

/* PCM :: TABLE0 :: TS_5 [11:08] */
#define BCHP_PCM_TABLE0_TS_5_MASK                                  0x00000f00
#define BCHP_PCM_TABLE0_TS_5_SHIFT                                 8

/* PCM :: TABLE0 :: TS_6 [07:04] */
#define BCHP_PCM_TABLE0_TS_6_MASK                                  0x000000f0
#define BCHP_PCM_TABLE0_TS_6_SHIFT                                 4

/* PCM :: TABLE0 :: TS_7 [03:00] */
#define BCHP_PCM_TABLE0_TS_7_MASK                                  0x0000000f
#define BCHP_PCM_TABLE0_TS_7_SHIFT                                 0

/***************************************************************************
 *TABLE1 - 
 ***************************************************************************/
/* PCM :: TABLE1 :: TS_8 [31:28] */
#define BCHP_PCM_TABLE1_TS_8_MASK                                  0xf0000000
#define BCHP_PCM_TABLE1_TS_8_SHIFT                                 28

/* PCM :: TABLE1 :: TS_9 [27:24] */
#define BCHP_PCM_TABLE1_TS_9_MASK                                  0x0f000000
#define BCHP_PCM_TABLE1_TS_9_SHIFT                                 24

/* PCM :: TABLE1 :: TS_10 [23:20] */
#define BCHP_PCM_TABLE1_TS_10_MASK                                 0x00f00000
#define BCHP_PCM_TABLE1_TS_10_SHIFT                                20

/* PCM :: TABLE1 :: TS_11 [19:16] */
#define BCHP_PCM_TABLE1_TS_11_MASK                                 0x000f0000
#define BCHP_PCM_TABLE1_TS_11_SHIFT                                16

/* PCM :: TABLE1 :: TS_12 [15:12] */
#define BCHP_PCM_TABLE1_TS_12_MASK                                 0x0000f000
#define BCHP_PCM_TABLE1_TS_12_SHIFT                                12

/* PCM :: TABLE1 :: TS_13 [11:08] */
#define BCHP_PCM_TABLE1_TS_13_MASK                                 0x00000f00
#define BCHP_PCM_TABLE1_TS_13_SHIFT                                8

/* PCM :: TABLE1 :: TS_14 [07:04] */
#define BCHP_PCM_TABLE1_TS_14_MASK                                 0x000000f0
#define BCHP_PCM_TABLE1_TS_14_SHIFT                                4

/* PCM :: TABLE1 :: TS_15 [03:00] */
#define BCHP_PCM_TABLE1_TS_15_MASK                                 0x0000000f
#define BCHP_PCM_TABLE1_TS_15_SHIFT                                0

/***************************************************************************
 *TABLE2 - 
 ***************************************************************************/
/* PCM :: TABLE2 :: TS_16 [31:28] */
#define BCHP_PCM_TABLE2_TS_16_MASK                                 0xf0000000
#define BCHP_PCM_TABLE2_TS_16_SHIFT                                28

/* PCM :: TABLE2 :: TS_17 [27:24] */
#define BCHP_PCM_TABLE2_TS_17_MASK                                 0x0f000000
#define BCHP_PCM_TABLE2_TS_17_SHIFT                                24

/* PCM :: TABLE2 :: TS_18 [23:20] */
#define BCHP_PCM_TABLE2_TS_18_MASK                                 0x00f00000
#define BCHP_PCM_TABLE2_TS_18_SHIFT                                20

/* PCM :: TABLE2 :: TS_19 [19:16] */
#define BCHP_PCM_TABLE2_TS_19_MASK                                 0x000f0000
#define BCHP_PCM_TABLE2_TS_19_SHIFT                                16

/* PCM :: TABLE2 :: TS_20 [15:12] */
#define BCHP_PCM_TABLE2_TS_20_MASK                                 0x0000f000
#define BCHP_PCM_TABLE2_TS_20_SHIFT                                12

/* PCM :: TABLE2 :: TS_21 [11:08] */
#define BCHP_PCM_TABLE2_TS_21_MASK                                 0x00000f00
#define BCHP_PCM_TABLE2_TS_21_SHIFT                                8

/* PCM :: TABLE2 :: TS_22 [07:04] */
#define BCHP_PCM_TABLE2_TS_22_MASK                                 0x000000f0
#define BCHP_PCM_TABLE2_TS_22_SHIFT                                4

/* PCM :: TABLE2 :: TS_23 [03:00] */
#define BCHP_PCM_TABLE2_TS_23_MASK                                 0x0000000f
#define BCHP_PCM_TABLE2_TS_23_SHIFT                                0

/***************************************************************************
 *TABLE3 - 
 ***************************************************************************/
/* PCM :: TABLE3 :: TS_24 [31:28] */
#define BCHP_PCM_TABLE3_TS_24_MASK                                 0xf0000000
#define BCHP_PCM_TABLE3_TS_24_SHIFT                                28

/* PCM :: TABLE3 :: TS_25 [27:24] */
#define BCHP_PCM_TABLE3_TS_25_MASK                                 0x0f000000
#define BCHP_PCM_TABLE3_TS_25_SHIFT                                24

/* PCM :: TABLE3 :: TS_26 [23:20] */
#define BCHP_PCM_TABLE3_TS_26_MASK                                 0x00f00000
#define BCHP_PCM_TABLE3_TS_26_SHIFT                                20

/* PCM :: TABLE3 :: TS_27 [19:16] */
#define BCHP_PCM_TABLE3_TS_27_MASK                                 0x000f0000
#define BCHP_PCM_TABLE3_TS_27_SHIFT                                16

/* PCM :: TABLE3 :: TS_28 [15:12] */
#define BCHP_PCM_TABLE3_TS_28_MASK                                 0x0000f000
#define BCHP_PCM_TABLE3_TS_28_SHIFT                                12

/* PCM :: TABLE3 :: TS_29 [11:08] */
#define BCHP_PCM_TABLE3_TS_29_MASK                                 0x00000f00
#define BCHP_PCM_TABLE3_TS_29_SHIFT                                8

/* PCM :: TABLE3 :: TS_30 [07:04] */
#define BCHP_PCM_TABLE3_TS_30_MASK                                 0x000000f0
#define BCHP_PCM_TABLE3_TS_30_SHIFT                                4

/* PCM :: TABLE3 :: TS_31 [03:00] */
#define BCHP_PCM_TABLE3_TS_31_MASK                                 0x0000000f
#define BCHP_PCM_TABLE3_TS_31_SHIFT                                0

/***************************************************************************
 *TABLE4 - 
 ***************************************************************************/
/* PCM :: TABLE4 :: TS_32 [31:28] */
#define BCHP_PCM_TABLE4_TS_32_MASK                                 0xf0000000
#define BCHP_PCM_TABLE4_TS_32_SHIFT                                28

/* PCM :: TABLE4 :: TS_33 [27:24] */
#define BCHP_PCM_TABLE4_TS_33_MASK                                 0x0f000000
#define BCHP_PCM_TABLE4_TS_33_SHIFT                                24

/* PCM :: TABLE4 :: TS_34 [23:20] */
#define BCHP_PCM_TABLE4_TS_34_MASK                                 0x00f00000
#define BCHP_PCM_TABLE4_TS_34_SHIFT                                20

/* PCM :: TABLE4 :: TS_35 [19:16] */
#define BCHP_PCM_TABLE4_TS_35_MASK                                 0x000f0000
#define BCHP_PCM_TABLE4_TS_35_SHIFT                                16

/* PCM :: TABLE4 :: TS_36 [15:12] */
#define BCHP_PCM_TABLE4_TS_36_MASK                                 0x0000f000
#define BCHP_PCM_TABLE4_TS_36_SHIFT                                12

/* PCM :: TABLE4 :: TS_37 [11:08] */
#define BCHP_PCM_TABLE4_TS_37_MASK                                 0x00000f00
#define BCHP_PCM_TABLE4_TS_37_SHIFT                                8

/* PCM :: TABLE4 :: TS_38 [07:04] */
#define BCHP_PCM_TABLE4_TS_38_MASK                                 0x000000f0
#define BCHP_PCM_TABLE4_TS_38_SHIFT                                4

/* PCM :: TABLE4 :: TS_39 [03:00] */
#define BCHP_PCM_TABLE4_TS_39_MASK                                 0x0000000f
#define BCHP_PCM_TABLE4_TS_39_SHIFT                                0

/***************************************************************************
 *TABLE5 - 
 ***************************************************************************/
/* PCM :: TABLE5 :: TS_40 [31:28] */
#define BCHP_PCM_TABLE5_TS_40_MASK                                 0xf0000000
#define BCHP_PCM_TABLE5_TS_40_SHIFT                                28

/* PCM :: TABLE5 :: TS_41 [27:24] */
#define BCHP_PCM_TABLE5_TS_41_MASK                                 0x0f000000
#define BCHP_PCM_TABLE5_TS_41_SHIFT                                24

/* PCM :: TABLE5 :: TS_42 [23:20] */
#define BCHP_PCM_TABLE5_TS_42_MASK                                 0x00f00000
#define BCHP_PCM_TABLE5_TS_42_SHIFT                                20

/* PCM :: TABLE5 :: TS_43 [19:16] */
#define BCHP_PCM_TABLE5_TS_43_MASK                                 0x000f0000
#define BCHP_PCM_TABLE5_TS_43_SHIFT                                16

/* PCM :: TABLE5 :: TS_44 [15:12] */
#define BCHP_PCM_TABLE5_TS_44_MASK                                 0x0000f000
#define BCHP_PCM_TABLE5_TS_44_SHIFT                                12

/* PCM :: TABLE5 :: TS_45 [11:08] */
#define BCHP_PCM_TABLE5_TS_45_MASK                                 0x00000f00
#define BCHP_PCM_TABLE5_TS_45_SHIFT                                8

/* PCM :: TABLE5 :: TS_46 [07:04] */
#define BCHP_PCM_TABLE5_TS_46_MASK                                 0x000000f0
#define BCHP_PCM_TABLE5_TS_46_SHIFT                                4

/* PCM :: TABLE5 :: TS_47 [03:00] */
#define BCHP_PCM_TABLE5_TS_47_MASK                                 0x0000000f
#define BCHP_PCM_TABLE5_TS_47_SHIFT                                0

/***************************************************************************
 *TABLE6 - 
 ***************************************************************************/
/* PCM :: TABLE6 :: TS_48 [31:28] */
#define BCHP_PCM_TABLE6_TS_48_MASK                                 0xf0000000
#define BCHP_PCM_TABLE6_TS_48_SHIFT                                28

/* PCM :: TABLE6 :: TS_49 [27:24] */
#define BCHP_PCM_TABLE6_TS_49_MASK                                 0x0f000000
#define BCHP_PCM_TABLE6_TS_49_SHIFT                                24

/* PCM :: TABLE6 :: TS_50 [23:20] */
#define BCHP_PCM_TABLE6_TS_50_MASK                                 0x00f00000
#define BCHP_PCM_TABLE6_TS_50_SHIFT                                20

/* PCM :: TABLE6 :: TS_51 [19:16] */
#define BCHP_PCM_TABLE6_TS_51_MASK                                 0x000f0000
#define BCHP_PCM_TABLE6_TS_51_SHIFT                                16

/* PCM :: TABLE6 :: TS_52 [15:12] */
#define BCHP_PCM_TABLE6_TS_52_MASK                                 0x0000f000
#define BCHP_PCM_TABLE6_TS_52_SHIFT                                12

/* PCM :: TABLE6 :: TS_53 [11:08] */
#define BCHP_PCM_TABLE6_TS_53_MASK                                 0x00000f00
#define BCHP_PCM_TABLE6_TS_53_SHIFT                                8

/* PCM :: TABLE6 :: TS_54 [07:04] */
#define BCHP_PCM_TABLE6_TS_54_MASK                                 0x000000f0
#define BCHP_PCM_TABLE6_TS_54_SHIFT                                4

/* PCM :: TABLE6 :: TS_55 [03:00] */
#define BCHP_PCM_TABLE6_TS_55_MASK                                 0x0000000f
#define BCHP_PCM_TABLE6_TS_55_SHIFT                                0

/***************************************************************************
 *TABLE7 - 
 ***************************************************************************/
/* PCM :: TABLE7 :: TS_56 [31:28] */
#define BCHP_PCM_TABLE7_TS_56_MASK                                 0xf0000000
#define BCHP_PCM_TABLE7_TS_56_SHIFT                                28

/* PCM :: TABLE7 :: TS_57 [27:24] */
#define BCHP_PCM_TABLE7_TS_57_MASK                                 0x0f000000
#define BCHP_PCM_TABLE7_TS_57_SHIFT                                24

/* PCM :: TABLE7 :: TS_58 [23:20] */
#define BCHP_PCM_TABLE7_TS_58_MASK                                 0x00f00000
#define BCHP_PCM_TABLE7_TS_58_SHIFT                                20

/* PCM :: TABLE7 :: TS_59 [19:16] */
#define BCHP_PCM_TABLE7_TS_59_MASK                                 0x000f0000
#define BCHP_PCM_TABLE7_TS_59_SHIFT                                16

/* PCM :: TABLE7 :: TS_60 [15:12] */
#define BCHP_PCM_TABLE7_TS_60_MASK                                 0x0000f000
#define BCHP_PCM_TABLE7_TS_60_SHIFT                                12

/* PCM :: TABLE7 :: TS_61 [11:08] */
#define BCHP_PCM_TABLE7_TS_61_MASK                                 0x00000f00
#define BCHP_PCM_TABLE7_TS_61_SHIFT                                8

/* PCM :: TABLE7 :: TS_62 [07:04] */
#define BCHP_PCM_TABLE7_TS_62_MASK                                 0x000000f0
#define BCHP_PCM_TABLE7_TS_62_SHIFT                                4

/* PCM :: TABLE7 :: TS_63 [03:00] */
#define BCHP_PCM_TABLE7_TS_63_MASK                                 0x0000000f
#define BCHP_PCM_TABLE7_TS_63_SHIFT                                0

/***************************************************************************
 *TABLE8 - 
 ***************************************************************************/
/* PCM :: TABLE8 :: TS_64 [31:28] */
#define BCHP_PCM_TABLE8_TS_64_MASK                                 0xf0000000
#define BCHP_PCM_TABLE8_TS_64_SHIFT                                28

/* PCM :: TABLE8 :: TS_65 [27:24] */
#define BCHP_PCM_TABLE8_TS_65_MASK                                 0x0f000000
#define BCHP_PCM_TABLE8_TS_65_SHIFT                                24

/* PCM :: TABLE8 :: TS_66 [23:20] */
#define BCHP_PCM_TABLE8_TS_66_MASK                                 0x00f00000
#define BCHP_PCM_TABLE8_TS_66_SHIFT                                20

/* PCM :: TABLE8 :: TS_67 [19:16] */
#define BCHP_PCM_TABLE8_TS_67_MASK                                 0x000f0000
#define BCHP_PCM_TABLE8_TS_67_SHIFT                                16

/* PCM :: TABLE8 :: TS_68 [15:12] */
#define BCHP_PCM_TABLE8_TS_68_MASK                                 0x0000f000
#define BCHP_PCM_TABLE8_TS_68_SHIFT                                12

/* PCM :: TABLE8 :: TS_69 [11:08] */
#define BCHP_PCM_TABLE8_TS_69_MASK                                 0x00000f00
#define BCHP_PCM_TABLE8_TS_69_SHIFT                                8

/* PCM :: TABLE8 :: TS_70 [07:04] */
#define BCHP_PCM_TABLE8_TS_70_MASK                                 0x000000f0
#define BCHP_PCM_TABLE8_TS_70_SHIFT                                4

/* PCM :: TABLE8 :: TS_71 [03:00] */
#define BCHP_PCM_TABLE8_TS_71_MASK                                 0x0000000f
#define BCHP_PCM_TABLE8_TS_71_SHIFT                                0

/***************************************************************************
 *TABLE9 - 
 ***************************************************************************/
/* PCM :: TABLE9 :: TS_72 [31:28] */
#define BCHP_PCM_TABLE9_TS_72_MASK                                 0xf0000000
#define BCHP_PCM_TABLE9_TS_72_SHIFT                                28

/* PCM :: TABLE9 :: TS_73 [27:24] */
#define BCHP_PCM_TABLE9_TS_73_MASK                                 0x0f000000
#define BCHP_PCM_TABLE9_TS_73_SHIFT                                24

/* PCM :: TABLE9 :: TS_74 [23:20] */
#define BCHP_PCM_TABLE9_TS_74_MASK                                 0x00f00000
#define BCHP_PCM_TABLE9_TS_74_SHIFT                                20

/* PCM :: TABLE9 :: TS_75 [19:16] */
#define BCHP_PCM_TABLE9_TS_75_MASK                                 0x000f0000
#define BCHP_PCM_TABLE9_TS_75_SHIFT                                16

/* PCM :: TABLE9 :: TS_76 [15:12] */
#define BCHP_PCM_TABLE9_TS_76_MASK                                 0x0000f000
#define BCHP_PCM_TABLE9_TS_76_SHIFT                                12

/* PCM :: TABLE9 :: TS_77 [11:08] */
#define BCHP_PCM_TABLE9_TS_77_MASK                                 0x00000f00
#define BCHP_PCM_TABLE9_TS_77_SHIFT                                8

/* PCM :: TABLE9 :: TS_78 [07:04] */
#define BCHP_PCM_TABLE9_TS_78_MASK                                 0x000000f0
#define BCHP_PCM_TABLE9_TS_78_SHIFT                                4

/* PCM :: TABLE9 :: TS_79 [03:00] */
#define BCHP_PCM_TABLE9_TS_79_MASK                                 0x0000000f
#define BCHP_PCM_TABLE9_TS_79_SHIFT                                0

/***************************************************************************
 *TABLE10 - 
 ***************************************************************************/
/* PCM :: TABLE10 :: TS_80 [31:28] */
#define BCHP_PCM_TABLE10_TS_80_MASK                                0xf0000000
#define BCHP_PCM_TABLE10_TS_80_SHIFT                               28

/* PCM :: TABLE10 :: TS_81 [27:24] */
#define BCHP_PCM_TABLE10_TS_81_MASK                                0x0f000000
#define BCHP_PCM_TABLE10_TS_81_SHIFT                               24

/* PCM :: TABLE10 :: TS_82 [23:20] */
#define BCHP_PCM_TABLE10_TS_82_MASK                                0x00f00000
#define BCHP_PCM_TABLE10_TS_82_SHIFT                               20

/* PCM :: TABLE10 :: TS_83 [19:16] */
#define BCHP_PCM_TABLE10_TS_83_MASK                                0x000f0000
#define BCHP_PCM_TABLE10_TS_83_SHIFT                               16

/* PCM :: TABLE10 :: TS_84 [15:12] */
#define BCHP_PCM_TABLE10_TS_84_MASK                                0x0000f000
#define BCHP_PCM_TABLE10_TS_84_SHIFT                               12

/* PCM :: TABLE10 :: TS_85 [11:08] */
#define BCHP_PCM_TABLE10_TS_85_MASK                                0x00000f00
#define BCHP_PCM_TABLE10_TS_85_SHIFT                               8

/* PCM :: TABLE10 :: TS_86 [07:04] */
#define BCHP_PCM_TABLE10_TS_86_MASK                                0x000000f0
#define BCHP_PCM_TABLE10_TS_86_SHIFT                               4

/* PCM :: TABLE10 :: TS_87 [03:00] */
#define BCHP_PCM_TABLE10_TS_87_MASK                                0x0000000f
#define BCHP_PCM_TABLE10_TS_87_SHIFT                               0

/***************************************************************************
 *TABLE11 - 
 ***************************************************************************/
/* PCM :: TABLE11 :: TS_88 [31:28] */
#define BCHP_PCM_TABLE11_TS_88_MASK                                0xf0000000
#define BCHP_PCM_TABLE11_TS_88_SHIFT                               28

/* PCM :: TABLE11 :: TS_89 [27:24] */
#define BCHP_PCM_TABLE11_TS_89_MASK                                0x0f000000
#define BCHP_PCM_TABLE11_TS_89_SHIFT                               24

/* PCM :: TABLE11 :: TS_90 [23:20] */
#define BCHP_PCM_TABLE11_TS_90_MASK                                0x00f00000
#define BCHP_PCM_TABLE11_TS_90_SHIFT                               20

/* PCM :: TABLE11 :: TS_91 [19:16] */
#define BCHP_PCM_TABLE11_TS_91_MASK                                0x000f0000
#define BCHP_PCM_TABLE11_TS_91_SHIFT                               16

/* PCM :: TABLE11 :: TS_92 [15:12] */
#define BCHP_PCM_TABLE11_TS_92_MASK                                0x0000f000
#define BCHP_PCM_TABLE11_TS_92_SHIFT                               12

/* PCM :: TABLE11 :: TS_93 [11:08] */
#define BCHP_PCM_TABLE11_TS_93_MASK                                0x00000f00
#define BCHP_PCM_TABLE11_TS_93_SHIFT                               8

/* PCM :: TABLE11 :: TS_94 [07:04] */
#define BCHP_PCM_TABLE11_TS_94_MASK                                0x000000f0
#define BCHP_PCM_TABLE11_TS_94_SHIFT                               4

/* PCM :: TABLE11 :: TS_95 [03:00] */
#define BCHP_PCM_TABLE11_TS_95_MASK                                0x0000000f
#define BCHP_PCM_TABLE11_TS_95_SHIFT                               0

/***************************************************************************
 *TABLE12 - 
 ***************************************************************************/
/* PCM :: TABLE12 :: TS_96 [31:28] */
#define BCHP_PCM_TABLE12_TS_96_MASK                                0xf0000000
#define BCHP_PCM_TABLE12_TS_96_SHIFT                               28

/* PCM :: TABLE12 :: TS_97 [27:24] */
#define BCHP_PCM_TABLE12_TS_97_MASK                                0x0f000000
#define BCHP_PCM_TABLE12_TS_97_SHIFT                               24

/* PCM :: TABLE12 :: TS_98 [23:20] */
#define BCHP_PCM_TABLE12_TS_98_MASK                                0x00f00000
#define BCHP_PCM_TABLE12_TS_98_SHIFT                               20

/* PCM :: TABLE12 :: TS_99 [19:16] */
#define BCHP_PCM_TABLE12_TS_99_MASK                                0x000f0000
#define BCHP_PCM_TABLE12_TS_99_SHIFT                               16

/* PCM :: TABLE12 :: TS_100 [15:12] */
#define BCHP_PCM_TABLE12_TS_100_MASK                               0x0000f000
#define BCHP_PCM_TABLE12_TS_100_SHIFT                              12

/* PCM :: TABLE12 :: TS_101 [11:08] */
#define BCHP_PCM_TABLE12_TS_101_MASK                               0x00000f00
#define BCHP_PCM_TABLE12_TS_101_SHIFT                              8

/* PCM :: TABLE12 :: TS_102 [07:04] */
#define BCHP_PCM_TABLE12_TS_102_MASK                               0x000000f0
#define BCHP_PCM_TABLE12_TS_102_SHIFT                              4

/* PCM :: TABLE12 :: TS_103 [03:00] */
#define BCHP_PCM_TABLE12_TS_103_MASK                               0x0000000f
#define BCHP_PCM_TABLE12_TS_103_SHIFT                              0

/***************************************************************************
 *TABLE13 - 
 ***************************************************************************/
/* PCM :: TABLE13 :: TS_104 [31:28] */
#define BCHP_PCM_TABLE13_TS_104_MASK                               0xf0000000
#define BCHP_PCM_TABLE13_TS_104_SHIFT                              28

/* PCM :: TABLE13 :: TS_105 [27:24] */
#define BCHP_PCM_TABLE13_TS_105_MASK                               0x0f000000
#define BCHP_PCM_TABLE13_TS_105_SHIFT                              24

/* PCM :: TABLE13 :: TS_106 [23:20] */
#define BCHP_PCM_TABLE13_TS_106_MASK                               0x00f00000
#define BCHP_PCM_TABLE13_TS_106_SHIFT                              20

/* PCM :: TABLE13 :: TS_107 [19:16] */
#define BCHP_PCM_TABLE13_TS_107_MASK                               0x000f0000
#define BCHP_PCM_TABLE13_TS_107_SHIFT                              16

/* PCM :: TABLE13 :: TS_108 [15:12] */
#define BCHP_PCM_TABLE13_TS_108_MASK                               0x0000f000
#define BCHP_PCM_TABLE13_TS_108_SHIFT                              12

/* PCM :: TABLE13 :: TS_109 [11:08] */
#define BCHP_PCM_TABLE13_TS_109_MASK                               0x00000f00
#define BCHP_PCM_TABLE13_TS_109_SHIFT                              8

/* PCM :: TABLE13 :: TS_110 [07:04] */
#define BCHP_PCM_TABLE13_TS_110_MASK                               0x000000f0
#define BCHP_PCM_TABLE13_TS_110_SHIFT                              4

/* PCM :: TABLE13 :: TS_111 [03:00] */
#define BCHP_PCM_TABLE13_TS_111_MASK                               0x0000000f
#define BCHP_PCM_TABLE13_TS_111_SHIFT                              0

/***************************************************************************
 *TABLE14 - 
 ***************************************************************************/
/* PCM :: TABLE14 :: TS_112 [31:28] */
#define BCHP_PCM_TABLE14_TS_112_MASK                               0xf0000000
#define BCHP_PCM_TABLE14_TS_112_SHIFT                              28

/* PCM :: TABLE14 :: TS_113 [27:24] */
#define BCHP_PCM_TABLE14_TS_113_MASK                               0x0f000000
#define BCHP_PCM_TABLE14_TS_113_SHIFT                              24

/* PCM :: TABLE14 :: TS_114 [23:20] */
#define BCHP_PCM_TABLE14_TS_114_MASK                               0x00f00000
#define BCHP_PCM_TABLE14_TS_114_SHIFT                              20

/* PCM :: TABLE14 :: TS_115 [19:16] */
#define BCHP_PCM_TABLE14_TS_115_MASK                               0x000f0000
#define BCHP_PCM_TABLE14_TS_115_SHIFT                              16

/* PCM :: TABLE14 :: TS_116 [15:12] */
#define BCHP_PCM_TABLE14_TS_116_MASK                               0x0000f000
#define BCHP_PCM_TABLE14_TS_116_SHIFT                              12

/* PCM :: TABLE14 :: TS_117 [11:08] */
#define BCHP_PCM_TABLE14_TS_117_MASK                               0x00000f00
#define BCHP_PCM_TABLE14_TS_117_SHIFT                              8

/* PCM :: TABLE14 :: TS_118 [07:04] */
#define BCHP_PCM_TABLE14_TS_118_MASK                               0x000000f0
#define BCHP_PCM_TABLE14_TS_118_SHIFT                              4

/* PCM :: TABLE14 :: TS_119 [03:00] */
#define BCHP_PCM_TABLE14_TS_119_MASK                               0x0000000f
#define BCHP_PCM_TABLE14_TS_119_SHIFT                              0

/***************************************************************************
 *TABLE15 - 
 ***************************************************************************/
/* PCM :: TABLE15 :: TS_120 [31:28] */
#define BCHP_PCM_TABLE15_TS_120_MASK                               0xf0000000
#define BCHP_PCM_TABLE15_TS_120_SHIFT                              28

/* PCM :: TABLE15 :: TS_121 [27:24] */
#define BCHP_PCM_TABLE15_TS_121_MASK                               0x0f000000
#define BCHP_PCM_TABLE15_TS_121_SHIFT                              24

/* PCM :: TABLE15 :: TS_122 [23:20] */
#define BCHP_PCM_TABLE15_TS_122_MASK                               0x00f00000
#define BCHP_PCM_TABLE15_TS_122_SHIFT                              20

/* PCM :: TABLE15 :: TS_123 [19:16] */
#define BCHP_PCM_TABLE15_TS_123_MASK                               0x000f0000
#define BCHP_PCM_TABLE15_TS_123_SHIFT                              16

/* PCM :: TABLE15 :: TS_124 [15:12] */
#define BCHP_PCM_TABLE15_TS_124_MASK                               0x0000f000
#define BCHP_PCM_TABLE15_TS_124_SHIFT                              12

/* PCM :: TABLE15 :: TS_125 [11:08] */
#define BCHP_PCM_TABLE15_TS_125_MASK                               0x00000f00
#define BCHP_PCM_TABLE15_TS_125_SHIFT                              8

/* PCM :: TABLE15 :: TS_126 [07:04] */
#define BCHP_PCM_TABLE15_TS_126_MASK                               0x000000f0
#define BCHP_PCM_TABLE15_TS_126_SHIFT                              4

/* PCM :: TABLE15 :: TS_127 [03:00] */
#define BCHP_PCM_TABLE15_TS_127_MASK                               0x0000000f
#define BCHP_PCM_TABLE15_TS_127_SHIFT                              0

#endif /* #ifndef BCHP_PCM_H__ */

/* End of File */
