E:\FPGA\my.verilog.learn\a_uart_tx\prj\uart_byte_tx\uart_byte_tx.ngc 1634296634
OK
