------------------------------------------------------------------------------------------------------------------------------------------------------
          _____                    _____                    _____                _____                    _____                    _____          
         /\    \                  /\    \                  /\    \              /\    \                  /\    \                  /\    \         
        /::\    \                /::\    \                /::\    \            /::\____\                /::\    \                /::\    \        
        \:::\    \              /::::\    \              /::::\    \          /:::/    /                \:::\    \              /::::\    \       
         \:::\    \            /::::::\    \            /::::::\    \        /:::/    /                  \:::\    \            /::::::\    \      
          \:::\    \          /:::/\:::\    \          /:::/\:::\    \      /:::/    /                    \:::\    \          /:::/\:::\    \     
           \:::\    \        /:::/__\:::\    \        /:::/__\:::\    \    /:::/____/                      \:::\    \        /:::/__\:::\    \    
           /::::\    \      /::::\   \:::\    \      /::::\   \:::\    \   |::|    |                       /::::\    \       \:::\   \:::\    \   
  _____   /::::::\    \    /::::::\   \:::\    \    /::::::\   \:::\    \  |::|    |     _____    ____    /::::::\    \    ___\:::\   \:::\    \  
 /\    \ /:::/\:::\    \  /:::/\:::\   \:::\    \  /:::/\:::\   \:::\____\ |::|    |    /\    \  /\   \  /:::/\:::\    \  /\   \:::\   \:::\    \ 
/::\    /:::/  \:::\____\/:::/  \:::\   \:::\____\/:::/  \:::\   \:::|    ||::|    |   /::\____\/::\   \/:::/  \:::\____\/::\   \:::\   \:::\____\
\:::\  /:::/    \::/    /\::/    \:::\  /:::/    /\::/   |::::\  /:::|____||::|    |  /:::/    /\:::\  /:::/    \::/    /\:::\   \:::\   \::/    /
 \:::\/:::/    / \/____/  \/____/ \:::\/:::/    /  \/____|:::::\/:::/    / |::|    | /:::/    /  \:::\/:::/    / \/____/  \:::\   \:::\   \/____/ 
  \::::::/    /                    \::::::/    /         |:::::::::/    /  |::|____|/:::/    /    \::::::/    /            \:::\   \:::\    \     
   \::::/    /                      \::::/    /          |::|\::::/    /   |:::::::::::/    /      \::::/____/              \:::\   \:::\____\    
    \::/    /                       /:::/    /           |::| \::/____/    \::::::::::/____/        \:::\    \               \:::\  /:::/    /    
     \/____/                       /:::/    /            |::|  ~|           ~~~~~~~~~~               \:::\    \               \:::\/:::/    /     
                                  /:::/    /             |::|   |                                     \:::\    \               \::::::/    /      
                                 /:::/    /              \::|   |                                      \:::\____\               \::::/    /       
                                 \::/    /                \:|   |                                       \::/    /                \::/    /        
                                  \/____/                  \|___|                                        \/____/                  \/____/         
                                                                                                                                                  


-------------------------------------------------------------------------------------------------------------------------------------------------------


Requirements: 

- PYTHON: python 3.5, numpy, matplotlib, scipy, h5py

- LABVIEW: Labview 14.0 Full Development & Professional Development, FPGA module, Andor Software Development Kit (SDK), Live HDF5


Installation: 
 
Add Jarvis/user_lib/atmcd32d.llb to [Your NI Folder]/LabvVIEW####/user.lib/


Version History


Pre-compilation flags:

In the labview project window, go to Project -> Properties -> Conditional Disable Symbols, set to TRUE or FALSE

- FPGA_ENABLED == TRUE : FPGA code is compiled and functionalities enabled

- RUN_SIMULATED == TRUE : The main controller for pulse sequences is replaced by simulated data


                                                   
                                                   
                                                   
                                                   
                                                   
