

================================================================
== Vitis HLS Report for 'fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc265'
================================================================
* Date:           Thu Jan 27 12:44:35 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        fft2DKernel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.612 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       18|       18|  72.000 ns|  72.000 ns|   18|   18|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name               |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_3267_1_VITIS_LOOP_3268_2  |       16|       16|         2|          1|          1|    16|       yes|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.73>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %fftInStrm_V_M_imag_V_3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %fftInStrm_V_M_imag_V_2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %fftInStrm_V_M_imag_V_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %fftInStrm_V_M_imag_V_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %fftInStrm_V_M_real_V_3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %fftInStrm_V_M_real_V_2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %fftInStrm_V_M_real_V_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %fftInStrm_V_M_real_V_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.38ns)   --->   "%store_ln3267 = store i5 0, i5 %indvar_flatten" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:3267]   --->   Operation 16 'store' 'store_ln3267' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 17 [1/1] (0.38ns)   --->   "%store_ln3267 = store i3 0, i3 %i" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:3267]   --->   Operation 17 'store' 'store_ln3267' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 18 [1/1] (0.38ns)   --->   "%store_ln3267 = store i3 0, i3 %j" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:3267]   --->   Operation 18 'store' 'store_ln3267' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln3267 = br void" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:3267]   --->   Operation 19 'br' 'br_ln3267' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i5 %indvar_flatten" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:3267]   --->   Operation 20 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.63ns)   --->   "%icmp_ln3267 = icmp_eq  i5 %indvar_flatten_load, i5 16" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:3267]   --->   Operation 21 'icmp' 'icmp_ln3267' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.70ns)   --->   "%add_ln3267 = add i5 %indvar_flatten_load, i5 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:3267]   --->   Operation 22 'add' 'add_ln3267' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln3267 = br i1 %icmp_ln3267, void %.split6.i, void %_ZN2xf3dsp3fft12array2StreamILi16ELi4ESt7complexI8ap_fixedILi27ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEEEEvPAdvT_T0__T1_PN3hls6streamIS9_Li0EEE.exit.i.exitStub" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:3267]   --->   Operation 23 'br' 'br_ln3267' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%j_load = load i3 %j" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:3268]   --->   Operation 24 'load' 'j_load' <Predicate = (!icmp_ln3267)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%i_load = load i3 %i" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:3267]   --->   Operation 25 'load' 'i_load' <Predicate = (!icmp_ln3267)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.49ns)   --->   "%icmp_ln3268 = icmp_eq  i3 %j_load, i3 4" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:3268]   --->   Operation 26 'icmp' 'icmp_ln3268' <Predicate = (!icmp_ln3267)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.27ns)   --->   "%select_ln3267 = select i1 %icmp_ln3268, i3 0, i3 %j_load" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:3267]   --->   Operation 27 'select' 'select_ln3267' <Predicate = (!icmp_ln3267)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.57ns)   --->   "%add_ln3267_1 = add i3 %i_load, i3 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:3267]   --->   Operation 28 'add' 'add_ln3267_1' <Predicate = (!icmp_ln3267)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.27ns)   --->   "%select_ln3267_1 = select i1 %icmp_ln3268, i3 %add_ln3267_1, i3 %i_load" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:3267]   --->   Operation 29 'select' 'select_ln3267_1' <Predicate = (!icmp_ln3267)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln3267 = zext i3 %select_ln3267_1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:3267]   --->   Operation 30 'zext' 'zext_ln3267' <Predicate = (!icmp_ln3267)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln3270 = trunc i3 %select_ln3267" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:3270]   --->   Operation 31 'trunc' 'trunc_ln3270' <Predicate = (!icmp_ln3267)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_inDataArray_M_real_V_0_addr = getelementptr i27 %p_inDataArray_M_real_V_0, i64 0, i64 %zext_ln3267" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 32 'getelementptr' 'p_inDataArray_M_real_V_0_addr' <Predicate = (!icmp_ln3267)> <Delay = 0.00>
ST_1 : Operation 33 [2/2] (0.69ns)   --->   "%p_inDataArray_M_real_V_0_load = load i2 %p_inDataArray_M_real_V_0_addr" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 33 'load' 'p_inDataArray_M_real_V_0_load' <Predicate = (!icmp_ln3267)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 4> <RAM>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_inDataArray_M_real_V_1_addr = getelementptr i27 %p_inDataArray_M_real_V_1, i64 0, i64 %zext_ln3267" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 34 'getelementptr' 'p_inDataArray_M_real_V_1_addr' <Predicate = (!icmp_ln3267)> <Delay = 0.00>
ST_1 : Operation 35 [2/2] (0.69ns)   --->   "%p_inDataArray_M_real_V_1_load = load i2 %p_inDataArray_M_real_V_1_addr" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 35 'load' 'p_inDataArray_M_real_V_1_load' <Predicate = (!icmp_ln3267)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 4> <RAM>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_inDataArray_M_real_V_2_addr = getelementptr i27 %p_inDataArray_M_real_V_2, i64 0, i64 %zext_ln3267" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 36 'getelementptr' 'p_inDataArray_M_real_V_2_addr' <Predicate = (!icmp_ln3267)> <Delay = 0.00>
ST_1 : Operation 37 [2/2] (0.69ns)   --->   "%p_inDataArray_M_real_V_2_load = load i2 %p_inDataArray_M_real_V_2_addr" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 37 'load' 'p_inDataArray_M_real_V_2_load' <Predicate = (!icmp_ln3267)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 4> <RAM>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p_inDataArray_M_real_V_3_addr = getelementptr i27 %p_inDataArray_M_real_V_3, i64 0, i64 %zext_ln3267" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 38 'getelementptr' 'p_inDataArray_M_real_V_3_addr' <Predicate = (!icmp_ln3267)> <Delay = 0.00>
ST_1 : Operation 39 [2/2] (0.69ns)   --->   "%p_inDataArray_M_real_V_3_load = load i2 %p_inDataArray_M_real_V_3_addr" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 39 'load' 'p_inDataArray_M_real_V_3_load' <Predicate = (!icmp_ln3267)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 4> <RAM>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%p_inDataArray_M_imag_V_0_addr = getelementptr i27 %p_inDataArray_M_imag_V_0, i64 0, i64 %zext_ln3267" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 40 'getelementptr' 'p_inDataArray_M_imag_V_0_addr' <Predicate = (!icmp_ln3267)> <Delay = 0.00>
ST_1 : Operation 41 [2/2] (0.69ns)   --->   "%p_inDataArray_M_imag_V_0_load = load i2 %p_inDataArray_M_imag_V_0_addr" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 41 'load' 'p_inDataArray_M_imag_V_0_load' <Predicate = (!icmp_ln3267)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 4> <RAM>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%p_inDataArray_M_imag_V_1_addr = getelementptr i27 %p_inDataArray_M_imag_V_1, i64 0, i64 %zext_ln3267" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 42 'getelementptr' 'p_inDataArray_M_imag_V_1_addr' <Predicate = (!icmp_ln3267)> <Delay = 0.00>
ST_1 : Operation 43 [2/2] (0.69ns)   --->   "%p_inDataArray_M_imag_V_1_load = load i2 %p_inDataArray_M_imag_V_1_addr" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 43 'load' 'p_inDataArray_M_imag_V_1_load' <Predicate = (!icmp_ln3267)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 4> <RAM>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%p_inDataArray_M_imag_V_2_addr = getelementptr i27 %p_inDataArray_M_imag_V_2, i64 0, i64 %zext_ln3267" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 44 'getelementptr' 'p_inDataArray_M_imag_V_2_addr' <Predicate = (!icmp_ln3267)> <Delay = 0.00>
ST_1 : Operation 45 [2/2] (0.69ns)   --->   "%p_inDataArray_M_imag_V_2_load = load i2 %p_inDataArray_M_imag_V_2_addr" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 45 'load' 'p_inDataArray_M_imag_V_2_load' <Predicate = (!icmp_ln3267)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 4> <RAM>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%p_inDataArray_M_imag_V_3_addr = getelementptr i27 %p_inDataArray_M_imag_V_3, i64 0, i64 %zext_ln3267" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 46 'getelementptr' 'p_inDataArray_M_imag_V_3_addr' <Predicate = (!icmp_ln3267)> <Delay = 0.00>
ST_1 : Operation 47 [2/2] (0.69ns)   --->   "%p_inDataArray_M_imag_V_3_load = load i2 %p_inDataArray_M_imag_V_3_addr" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 47 'load' 'p_inDataArray_M_imag_V_3_load' <Predicate = (!icmp_ln3267)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 4> <RAM>
ST_1 : Operation 48 [1/1] (0.65ns)   --->   "%switch_ln174 = switch i2 %trunc_ln3270, void %branch11, i2 0, void %branch8, i2 1, void %branch9, i2 2, void %branch14" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 48 'switch' 'switch_ln174' <Predicate = (!icmp_ln3267)> <Delay = 0.65>
ST_1 : Operation 49 [1/1] (0.57ns)   --->   "%add_ln3268 = add i3 %select_ln3267, i3 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:3268]   --->   Operation 49 'add' 'add_ln3268' <Predicate = (!icmp_ln3267)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.38ns)   --->   "%store_ln3267 = store i5 %add_ln3267, i5 %indvar_flatten" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:3267]   --->   Operation 50 'store' 'store_ln3267' <Predicate = (!icmp_ln3267)> <Delay = 0.38>
ST_1 : Operation 51 [1/1] (0.38ns)   --->   "%store_ln3267 = store i3 %select_ln3267_1, i3 %i" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:3267]   --->   Operation 51 'store' 'store_ln3267' <Predicate = (!icmp_ln3267)> <Delay = 0.38>
ST_1 : Operation 52 [1/1] (0.38ns)   --->   "%store_ln3268 = store i3 %add_ln3268, i3 %j" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:3268]   --->   Operation 52 'store' 'store_ln3268' <Predicate = (!icmp_ln3267)> <Delay = 0.38>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 53 'br' 'br_ln0' <Predicate = (!icmp_ln3267)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 76 'ret' 'ret_ln0' <Predicate = (icmp_ln3267)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.61>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_3267_1_VITIS_LOOP_3268_2_str"   --->   Operation 54 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 55 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%specpipeline_ln3268 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:3268]   --->   Operation 56 'specpipeline' 'specpipeline_ln3268' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%specloopname_ln3268 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:3268]   --->   Operation 57 'specloopname' 'specloopname_ln3268' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/2] (0.69ns)   --->   "%p_inDataArray_M_real_V_0_load = load i2 %p_inDataArray_M_real_V_0_addr" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 58 'load' 'p_inDataArray_M_real_V_0_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 4> <RAM>
ST_2 : Operation 59 [1/2] (0.69ns)   --->   "%p_inDataArray_M_real_V_1_load = load i2 %p_inDataArray_M_real_V_1_addr" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 59 'load' 'p_inDataArray_M_real_V_1_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 4> <RAM>
ST_2 : Operation 60 [1/2] (0.69ns)   --->   "%p_inDataArray_M_real_V_2_load = load i2 %p_inDataArray_M_real_V_2_addr" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 60 'load' 'p_inDataArray_M_real_V_2_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 4> <RAM>
ST_2 : Operation 61 [1/2] (0.69ns)   --->   "%p_inDataArray_M_real_V_3_load = load i2 %p_inDataArray_M_real_V_3_addr" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 61 'load' 'p_inDataArray_M_real_V_3_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 4> <RAM>
ST_2 : Operation 62 [1/1] (0.45ns)   --->   "%tmp = mux i27 @_ssdm_op_Mux.ap_auto.4i27.i2, i27 %p_inDataArray_M_real_V_0_load, i27 %p_inDataArray_M_real_V_1_load, i27 %p_inDataArray_M_real_V_2_load, i27 %p_inDataArray_M_real_V_3_load, i2 %trunc_ln3270" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 62 'mux' 'tmp' <Predicate = true> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/2] (0.69ns)   --->   "%p_inDataArray_M_imag_V_0_load = load i2 %p_inDataArray_M_imag_V_0_addr" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 63 'load' 'p_inDataArray_M_imag_V_0_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 4> <RAM>
ST_2 : Operation 64 [1/2] (0.69ns)   --->   "%p_inDataArray_M_imag_V_1_load = load i2 %p_inDataArray_M_imag_V_1_addr" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 64 'load' 'p_inDataArray_M_imag_V_1_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 4> <RAM>
ST_2 : Operation 65 [1/2] (0.69ns)   --->   "%p_inDataArray_M_imag_V_2_load = load i2 %p_inDataArray_M_imag_V_2_addr" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 65 'load' 'p_inDataArray_M_imag_V_2_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 4> <RAM>
ST_2 : Operation 66 [1/2] (0.69ns)   --->   "%p_inDataArray_M_imag_V_3_load = load i2 %p_inDataArray_M_imag_V_3_addr" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 66 'load' 'p_inDataArray_M_imag_V_3_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 4> <RAM>
ST_2 : Operation 67 [1/1] (0.45ns)   --->   "%tmp_s = mux i27 @_ssdm_op_Mux.ap_auto.4i27.i2, i27 %p_inDataArray_M_imag_V_0_load, i27 %p_inDataArray_M_imag_V_1_load, i27 %p_inDataArray_M_imag_V_2_load, i27 %p_inDataArray_M_imag_V_3_load, i2 %trunc_ln3270" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 67 'mux' 'tmp_s' <Predicate = true> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (1.46ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i27P0A.i27P0A, i27 %fftInStrm_V_M_real_V_2, i27 %fftInStrm_V_M_imag_V_2, i27 %tmp, i27 %tmp_s" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 68 'write' 'write_ln174' <Predicate = (trunc_ln3270 == 2)> <Delay = 1.46> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 4> <FIFO>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln174 = br void %.split4.i25" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 69 'br' 'br_ln174' <Predicate = (trunc_ln3270 == 2)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (1.46ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i27P0A.i27P0A, i27 %fftInStrm_V_M_real_V_1, i27 %fftInStrm_V_M_imag_V_1, i27 %tmp, i27 %tmp_s" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 70 'write' 'write_ln174' <Predicate = (trunc_ln3270 == 1)> <Delay = 1.46> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 4> <FIFO>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln174 = br void %.split4.i25" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 71 'br' 'br_ln174' <Predicate = (trunc_ln3270 == 1)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (1.46ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i27P0A.i27P0A, i27 %fftInStrm_V_M_real_V_0, i27 %fftInStrm_V_M_imag_V_0, i27 %tmp, i27 %tmp_s" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 72 'write' 'write_ln174' <Predicate = (trunc_ln3270 == 0)> <Delay = 1.46> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 4> <FIFO>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln174 = br void %.split4.i25" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 73 'br' 'br_ln174' <Predicate = (trunc_ln3270 == 0)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (1.46ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i27P0A.i27P0A, i27 %fftInStrm_V_M_real_V_3, i27 %fftInStrm_V_M_imag_V_3, i27 %tmp, i27 %tmp_s" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 74 'write' 'write_ln174' <Predicate = (trunc_ln3270 == 3)> <Delay = 1.46> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 4> <FIFO>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln174 = br void %.split4.i25" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 75 'br' 'br_ln174' <Predicate = (trunc_ln3270 == 3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 1.74ns
The critical path consists of the following:
	'alloca' operation ('j') [17]  (0 ns)
	'load' operation ('j_load', /home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:3268) on local variable 'j' [38]  (0 ns)
	'icmp' operation ('icmp_ln3268', /home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:3268) [42]  (0.5 ns)
	'select' operation ('select_ln3267', /home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:3267) [43]  (0.278 ns)
	'add' operation ('add_ln3268', /home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:3268) [82]  (0.572 ns)
	'store' operation ('store_ln3268', /home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:3268) of variable 'add_ln3268', /home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:3268 on local variable 'j' [85]  (0.387 ns)

 <State 2>: 2.61ns
The critical path consists of the following:
	'load' operation ('p_inDataArray_M_real_V_0_load', /opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174) on array 'p_inDataArray_M_real_V_0' [51]  (0.699 ns)
	'mux' operation ('tmp', /opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174) [58]  (0.453 ns)
	fifo write operation ('write_ln174', /opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174) on port 'fftInStrm_V_M_real_V_0' (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174) [76]  (1.46 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
