---
import BaseLayout from '../layouts/BaseLayout.astro';
---

<BaseLayout title="Publications" description="Research publications by Prabhu Vellaisamy - conference papers, journal articles, and workshop papers on unary computing, deep learning architectures, and LLM inference.">
  <header class="page-header">
    <h1>Publications</h1>
    <p class="subtitle">Conference papers, journal articles, and workshop papers</p>
  </header>

  <section class="section">
    <h2 class="section-title">Conference & Journal Papers</h2>

    <div class="publication">
      <p class="publication-title">Mugi: Value Level Parallelism for Efficient LLMs</p>
      <p class="publication-authors">D. Price, <strong>P. Vellaisamy</strong>, JP. Shen, D. Wu</p>
      <p class="publication-venue">ASPLOS 2026</p>
    </div>

    <div class="publication">
      <p class="publication-title">Catwalk: Unary Top-K for Efficient Ramp-No-Leak Neuron Design for Temporal Neural Networks</p>
      <p class="publication-authors">D. Lister, <strong>P. Vellaisamy</strong>, JP. Shen, D. Wu</p>
      <p class="publication-venue">ISVLSI 2025 <span class="award">Best Paper Award</span></p>
    </div>

    <div class="publication">
      <p class="publication-title">Characterizing and Optimizing LLM Inference Workloads on CPU-GPU Coupled Architectures</p>
      <p class="publication-authors"><strong>P. Vellaisamy</strong>, T. Labonte, S. Chakraborty, M. Turner, S. Sury, JP. Shen</p>
      <p class="publication-venue">ISPASS 2025</p>
    </div>

    <div class="publication">
      <p class="publication-title">Tempus Core: Area-Power Efficient Temporal-Unary Convolution Core for Low-Precision Edge DLAs</p>
      <p class="publication-authors"><strong>P. Vellaisamy</strong>, H. Nair, T. Kang, Y. Ni, H. Fan, B. Qi, HF. Hung, J. Chen, RDS. Blanton, JP. Shen</p>
      <p class="publication-venue">DATE 2025</p>
    </div>

    <div class="publication">
      <p class="publication-title">OzMAC: An Energy-Efficient Sparsity-Exploiting Multiply-Accumulate-Unit Design for DL Inference</p>
      <p class="publication-authors">H. Nair, <strong>P. Vellaisamy</strong>, TH. Lin, P. Wang, RDS. Blanton, JP. Shen</p>
      <p class="publication-venue">VLSI-SoC 2024</p>
    </div>

    <div class="publication">
      <p class="publication-title">Exploration of Unary Arithmetic-Based Matrix Multiply Units for Low Precision DL Accelerators</p>
      <p class="publication-authors"><strong>P. Vellaisamy</strong>, H. Nair, D. Wu, RDS. Blanton, JP. Shen</p>
      <p class="publication-venue">ISVLSI 2024</p>
    </div>

    <div class="publication">
      <p class="publication-title">Realtime Person Identification via Gait Analysis using IMU Sensors on Edge Devices</p>
      <p class="publication-authors">S. Venkatachelam, H. Nair, <strong>P. Vellaisamy</strong>, Y. Zhou, Z. Youssfi, JP. Shen</p>
      <p class="publication-venue">ICONS 2024</p>
    </div>

    <div class="publication">
      <p class="publication-title">TNNGen: Automated Design of Neuromorphic Sensory Processing Units for Time-Series Clustering</p>
      <p class="publication-authors"><strong>P. Vellaisamy</strong>, H. Nair, D. Gupta, V. Ratnakaram, JP. Shen</p>
      <p class="publication-venue">ISCAS 2024 <span class="journal-badge">TCAS-II 2024</span></p>
    </div>

    <div class="publication">
      <p class="publication-title">tubGEMM: Energy-Efficient and Sparsity-Effective Temporal-Unary-Binary Based Matrix Multiply Unit</p>
      <p class="publication-authors"><strong>P. Vellaisamy</strong>, H. Nair, J. Finn, M. Trivedi, A. Chen, A. Li, TH. Lin, P. Wang, RDS. Blanton, JP. Shen</p>
      <p class="publication-venue">ISVLSI 2023</p>
    </div>

    <div class="publication">
      <p class="publication-title">tuGEMM: Area-Power-Efficient Temporal Unary GEMM Architecture for Low Resolution Edge AI</p>
      <p class="publication-authors">H. Nair, <strong>P. Vellaisamy</strong>, A. Chen, J. Finn, A. Li, M. Trivedi, JP. Shen</p>
      <p class="publication-venue">ISCAS 2023</p>
    </div>

    <div class="publication">
      <p class="publication-title">TNN7: A Custom Macro Suite for Implementing Highly Optimized Designs of Neuromorphic TNNs</p>
      <p class="publication-authors">H. Nair, <strong>P. Vellaisamy</strong>, S. Bhasuthkar, JP. Shen</p>
      <p class="publication-venue">ISVLSI 2022</p>
    </div>
  </section>

  <section class="section">
    <h2 class="section-title">Workshop Papers</h2>

    <div class="publication">
      <p class="publication-title">Exploration of Unary Based GEMM designs for Conventional AI/DL Accelerators</p>
      <p class="publication-authors"><strong>P. Vellaisamy</strong>, H. Nair, D. Wu, JP. Shen</p>
      <p class="publication-venue">2nd Workshop on Unary Computing (WUC), ASPLOS 2024</p>
    </div>

    <div class="publication">
      <p class="publication-title">xBrain: Brain-Like Computing for Explainable Brain-Computer Interfaces</p>
      <p class="publication-authors">Q. Xi, <strong>P. Vellaisamy</strong>, D. Wu</p>
      <p class="publication-venue">Young Architect Workshop (YArch), ASPLOS 2024</p>
    </div>

    <div class="publication">
      <p class="publication-title">Towards a Design Framework for TNN-Based Neuromorphic Sensory Processing Units</p>
      <p class="publication-authors"><strong>P. Vellaisamy</strong>, JP. Shen</p>
      <p class="publication-venue">Young Architect Workshop (YArch), ASPLOS 2022</p>
    </div>
  </section>
</BaseLayout>

<style>
  .award {
    background-color: #fef3c7;
    color: #92400e;
    padding: 0.15rem 0.4rem;
    border-radius: 3px;
    font-size: 0.8rem;
    font-weight: 600;
  }

  .journal-badge {
    background-color: #dbeafe;
    color: #1e40af;
    padding: 0.15rem 0.4rem;
    border-radius: 3px;
    font-size: 0.8rem;
    font-weight: 600;
  }
</style>
