/* Automatically generated by Amaranth 0.3. Do not edit. */
/* Generated by Yosys 0.13+3 (git sha1 61324cf55, clang 10.0.0-4ubuntu1 -fPIC -Os) */

(* \amaranth.hierarchy  = "top.dut.U$$0" *)
(* generator = "Amaranth" *)
module \U$$0 (spi_device__sck, spi_device__cs, spi_device__sdi, spi_device__sdo, rst, clk, trigger, button_fire_0__i, button_fire_1__i, complete);
  reg \$auto$verilog_backend.cc:2083:dump_module$307  = 0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:803" *)
  wire \$1 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:511" *)
  wire [1:0] \$100 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *)
  wire \$102 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *)
  wire \$104 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *)
  wire \$106 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *)
  wire \$108 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:822" *)
  wire \$11 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:822" *)
  wire \$13 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:822" *)
  wire \$15 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *)
  wire \$17 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *)
  wire \$19 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:803" *)
  wire \$21 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:816" *)
  wire \$23 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:816" *)
  wire \$25 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *)
  wire \$27 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *)
  wire \$29 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:803" *)
  wire \$3 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:803" *)
  wire \$31 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:816" *)
  wire \$33 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:816" *)
  wire \$35 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:512" *)
  wire [6:0] \$37 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:512" *)
  wire [6:0] \$38 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:803" *)
  wire \$40 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:816" *)
  wire \$42 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:816" *)
  wire \$44 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:803" *)
  wire \$46 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:816" *)
  wire \$48 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:803" *)
  wire \$5 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:816" *)
  wire \$50 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:803" *)
  wire \$52 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:816" *)
  wire \$54 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:816" *)
  wire \$56 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:516" *)
  wire [6:0] \$58 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:516" *)
  wire [6:0] \$59 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:803" *)
  wire \$61 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:816" *)
  wire \$63 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:816" *)
  wire \$65 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:876" *)
  wire \$67 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:876" *)
  wire \$69 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:816" *)
  wire \$7 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:876" *)
  wire \$71 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:876" *)
  wire \$73 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:876" *)
  wire \$75 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:876" *)
  wire \$77 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:876" *)
  wire \$79 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:876" *)
  wire \$81 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:876" *)
  wire \$83 ;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:690" *)
  wire [15:0] \$85 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:84" *)
  wire [15:0] \$87 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:86" *)
  wire [15:0] \$89 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:816" *)
  wire \$9 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:79" *)
  wire [15:0] \$91 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:81" *)
  wire [15:0] \$93 ;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:714" *)
  wire [15:0] \$95 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:511" *)
  wire [1:0] \$97 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:511" *)
  wire [1:0] \$98 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:672" *)
  wire [6:0] _address;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:671" *)
  wire _is_write;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  input button_fire_0__i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  input button_fire_1__i;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:228" *)
  input clk;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:714" *)
  input complete;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:510" *)
  wire consume_buffered_cdc_r_consume_buffered;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:514" *)
  wire consume_buffered_cdc_w_consume_buffered;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:654" *)
  wire idle;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:474" *)
  wire [7:0] interface_command;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:483" *)
  wire interface_idle;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23" *)
  wire interface_spi_device__cs;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:499" *)
  wire interface_spi_device__sck;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23" *)
  wire interface_spi_device__sdi;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23" *)
  wire interface_spi_device__sdo;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:484" *)
  wire interface_stalled;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:480" *)
  wire interface_word_complete;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:478" *)
  wire [15:0] interface_word_received;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:479" *)
  reg [15:0] interface_word_to_send;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:83" *)
  reg [15:0] r_data = 16'h0000;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:83" *)
  reg [15:0] \r_data$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:85" *)
  wire r_en;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:86" *)
  reg [5:0] r_level = 6'h00;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:86" *)
  reg [5:0] \r_level$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:84" *)
  reg r_rdy = 1'h0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:84" *)
  reg \r_rdy$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:488" *)
  reg r_rst = 1'h0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:488" *)
  reg \r_rst$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:772" *)
  wire register_6_write_strobe;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:775" *)
  wire [15:0] register_6_write_value;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:772" *)
  wire register_7_write_strobe;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:775" *)
  wire register_7_write_value;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:772" *)
  wire register_8_write_strobe;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:775" *)
  wire [5:0] register_8_write_value;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:775" *)
  wire [15:0] register_9_write_value;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:772" *)
  wire register_a_write_strobe;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:775" *)
  wire register_a_write_value;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:802" *)
  wire register_address_matches_0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:802" *)
  wire register_address_matches_2;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:802" *)
  wire register_address_matches_5;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:802" *)
  wire register_address_matches_6;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:802" *)
  wire register_address_matches_7;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:802" *)
  wire register_address_matches_8;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:802" *)
  wire register_address_matches_9;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:802" *)
  wire register_address_matches_a;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:802" *)
  wire register_address_matches_b;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:772" *)
  wire register_b_write_strobe;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:775" *)
  wire [5:0] register_b_write_value;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:228" *)
  input rst;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23" *)
  input spi_device__cs;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23" *)
  input spi_device__sck;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23" *)
  input spi_device__sdi;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23" *)
  output spi_device__sdo;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:655" *)
  wire stalled;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:401" *)
  output trigger;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:83" *)
  wire [15:0] unbuffered_r_data;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:85" *)
  reg unbuffered_r_en;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:86" *)
  wire [5:0] unbuffered_r_level;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:84" *)
  wire unbuffered_r_rdy;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:311" *)
  wire unbuffered_r_rst;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:78" *)
  wire [15:0] unbuffered_w_data;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:80" *)
  wire unbuffered_w_en;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:81" *)
  wire [5:0] unbuffered_w_level;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:79" *)
  wire unbuffered_w_rdy;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:78" *)
  reg [15:0] w_data = 16'h0000;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:78" *)
  reg [15:0] \w_data$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:80" *)
  wire w_en;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:81" *)
  reg [5:0] w_level = 6'h00;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:81" *)
  reg [5:0] \w_level$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:79" *)
  reg w_rdy = 1'h0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:79" *)
  reg \w_rdy$next ;
  assign \$9  = \$7  & (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:816" *) register_address_matches_6;
  assign \$100  = \$98  & (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:511" *) r_rdy;
  assign \$102  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *) r_rdy;
  assign \$104  = r_en | (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *) \$102 ;
  assign \$106  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *) r_rdy;
  assign \$108  = r_en | (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *) \$106 ;
  assign \$11  = ~ (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:822" *) _is_write;
  assign \$13  = \$11  & (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:822" *) interface_word_complete;
  assign \$15  = \$13  & (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:822" *) register_address_matches_6;
  assign \$17  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *) r_rdy;
  assign \$1  = ! (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:803" *) _address;
  assign \$19  = r_en | (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *) \$17 ;
  assign \$21  = _address == (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:803" *) 3'h7;
  assign \$23  = _is_write & (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:816" *) interface_word_complete;
  assign \$25  = \$23  & (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:816" *) register_address_matches_7;
  assign \$27  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *) r_rdy;
  assign \$29  = r_en | (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *) \$27 ;
  assign \$31  = _address == (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:803" *) 4'h8;
  assign \$33  = _is_write & (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:816" *) interface_word_complete;
  assign \$35  = \$33  & (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:816" *) register_address_matches_8;
  assign \$38  = unbuffered_r_level + (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:512" *) consume_buffered_cdc_r_consume_buffered;
  assign \$3  = _address == (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:803" *) 2'h2;
  assign \$40  = _address == (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:803" *) 4'h9;
  assign \$42  = _is_write & (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:816" *) interface_word_complete;
  assign \$44  = \$42  & (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:816" *) register_address_matches_9;
  assign \$46  = _address == (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:803" *) 4'ha;
  assign \$48  = _is_write & (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:816" *) interface_word_complete;
  assign \$50  = \$48  & (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:816" *) register_address_matches_a;
  assign \$52  = _address == (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:803" *) 4'hb;
  assign \$54  = _is_write & (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:816" *) interface_word_complete;
  assign \$56  = \$54  & (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:816" *) register_address_matches_b;
  assign \$5  = _address == (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:803" *) 3'h6;
  assign \$59  = unbuffered_w_level + (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:516" *) consume_buffered_cdc_w_consume_buffered;
  assign \$61  = _address == (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:803" *) 3'h5;
  assign \$63  = _is_write & (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:816" *) interface_word_complete;
  assign \$65  = \$63  & (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:816" *) register_address_matches_5;
  assign \$67  = ! (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:876" *) _address;
  assign \$69  = _address == (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:876" *) 2'h2;
  assign \$71  = _address == (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:876" *) 3'h6;
  assign \$73  = _address == (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:876" *) 3'h7;
  assign \$75  = _address == (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:876" *) 4'h8;
  assign \$77  = _address == (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:876" *) 4'h9;
  assign \$7  = _is_write & (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:816" *) interface_word_complete;
  assign \$79  = _address == (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:876" *) 4'ha;
  assign \$81  = _address == (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:876" *) 4'hb;
  assign \$83  = _address == (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:876" *) 3'h5;
  assign \$85  = + (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:690" *) { button_fire_1__i, button_fire_0__i };
  assign \$87  = + (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:84" *) r_rdy;
  assign \$89  = + (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:86" *) r_level;
  assign \$91  = + (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:79" *) w_rdy;
  assign \$93  = + (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:81" *) w_level;
  assign \$95  = + (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:714" *) complete;
  assign \$98  = r_rdy - (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:511" *) r_en;
  always @(posedge clk)
    r_rst <= \r_rst$next ;
  always @(posedge clk)
    w_level <= \w_level$next ;
  always @(posedge clk)
    w_rdy <= \w_rdy$next ;
  always @(posedge clk)
    w_data <= \w_data$next ;
  always @(posedge clk)
    r_level <= \r_level$next ;
  always @(posedge clk)
    r_rdy <= \r_rdy$next ;
  always @(posedge clk)
    r_data <= \r_data$next ;
  consume_buffered_cdc consume_buffered_cdc (
    .clk(clk),
    .r_consume_buffered(consume_buffered_cdc_r_consume_buffered),
    .rst(rst),
    .w_consume_buffered(consume_buffered_cdc_w_consume_buffered)
  );
  \interface  \interface  (
    .clk(clk),
    .command(interface_command),
    .idle(interface_idle),
    .rst(rst),
    .spi_device__cs(interface_spi_device__cs),
    .spi_device__sck(interface_spi_device__sck),
    .spi_device__sdi(interface_spi_device__sdi),
    .spi_device__sdo(interface_spi_device__sdo),
    .stalled(interface_stalled),
    .word_complete(interface_word_complete),
    .word_received(interface_word_received),
    .word_to_send(interface_word_to_send)
  );
  unbuffered unbuffered (
    .clk(clk),
    .r_data(unbuffered_r_data),
    .r_en(unbuffered_r_en),
    .r_level(unbuffered_r_level),
    .r_rdy(unbuffered_r_rdy),
    .r_rst(unbuffered_r_rst),
    .rst(rst),
    .w_data(unbuffered_w_data),
    .w_en(unbuffered_w_en),
    .w_level(unbuffered_w_level),
    .w_rdy(unbuffered_w_rdy)
  );
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$307 ) begin end
    \r_data$next  = r_data;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:779" *)
    casez (register_6_write_strobe)
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:779" */
      1'h1:
          \r_data$next  = register_6_write_value;
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *)
    casez (\$19 )
      /* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" */
      1'h1:
          \r_data$next  = unbuffered_r_data;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$307 ) begin end
    \r_rdy$next  = r_rdy;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:779" *)
    casez (register_7_write_strobe)
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:779" */
      1'h1:
          \r_rdy$next  = register_7_write_value;
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *)
    casez (\$29 )
      /* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" */
      1'h1:
          \r_rdy$next  = unbuffered_r_rdy;
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \r_rdy$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$307 ) begin end
    \r_level$next  = \$38 [5:0];
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \r_level$next  = 6'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$307 ) begin end
    \w_data$next  = w_data;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:779" *)
    casez (w_en)
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:779" */
      1'h1:
          \w_data$next  = register_9_write_value;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$307 ) begin end
    \w_rdy$next  = unbuffered_w_rdy;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \w_rdy$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$307 ) begin end
    \w_level$next  = \$59 [5:0];
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \w_level$next  = 6'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$307 ) begin end
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:876" *)
    casez ({ \$83 , \$81 , \$79 , \$77 , \$75 , \$73 , \$71 , \$69 , \$67  })
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:876" */
      9'b????????1:
          interface_word_to_send = 16'hffff;
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:876" */
      9'b???????1?:
          interface_word_to_send = \$85 ;
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:876" */
      9'b??????1??:
          interface_word_to_send = r_data;
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:876" */
      9'b?????1???:
          interface_word_to_send = \$87 ;
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:876" */
      9'b????1????:
          interface_word_to_send = \$89 ;
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:876" */
      9'b???1?????:
          interface_word_to_send = w_data;
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:876" */
      9'b??1??????:
          interface_word_to_send = \$91 ;
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:876" */
      9'b?1???????:
          interface_word_to_send = \$93 ;
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:876" */
      9'h1??:
          interface_word_to_send = \$95 ;
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:889" */
      default:
          interface_word_to_send = 16'h0000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$307 ) begin end
    \r_rst$next  = r_rst;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *)
    casez (\$104 )
      /* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" */
      1'h1:
          \r_rst$next  = unbuffered_r_rst;
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \r_rst$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$307 ) begin end
    unbuffered_r_en = 1'h0;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *)
    casez (\$108 )
      /* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" */
      1'h1:
          unbuffered_r_en = 1'h1;
    endcase
  end
  assign \$37  = \$38 ;
  assign \$58  = \$59 ;
  assign \$97  = \$100 ;
  assign consume_buffered_cdc_r_consume_buffered = \$100 [0];
  assign unbuffered_w_en = w_en;
  assign unbuffered_w_data = w_data;
  assign trigger = \$65 ;
  assign register_address_matches_5 = \$61 ;
  assign register_b_write_strobe = \$56 ;
  assign register_b_write_value = interface_word_received[5:0];
  assign register_address_matches_b = \$52 ;
  assign register_a_write_strobe = \$50 ;
  assign register_a_write_value = interface_word_received[0];
  assign register_address_matches_a = \$46 ;
  assign w_en = \$44 ;
  assign register_9_write_value = interface_word_received;
  assign register_address_matches_9 = \$40 ;
  assign register_8_write_strobe = \$35 ;
  assign register_8_write_value = interface_word_received[5:0];
  assign register_address_matches_8 = \$31 ;
  assign register_7_write_strobe = \$25 ;
  assign register_7_write_value = interface_word_received[0];
  assign register_address_matches_7 = \$21 ;
  assign r_en = \$15 ;
  assign register_6_write_strobe = \$9 ;
  assign register_6_write_value = interface_word_received;
  assign register_address_matches_6 = \$5 ;
  assign register_address_matches_2 = \$3 ;
  assign register_address_matches_0 = \$1 ;
  assign _address = interface_command[6:0];
  assign _is_write = interface_command[7];
  assign stalled = interface_stalled;
  assign idle = interface_idle;
  assign interface_spi_device__cs = spi_device__cs;
  assign spi_device__sdo = interface_spi_device__sdo;
  assign interface_spi_device__sdi = spi_device__sdi;
  assign interface_spi_device__sck = spi_device__sck;
endmodule

(* \amaranth.hierarchy  = "top.dut.U$$1" *)
(* generator = "Amaranth" *)
module \U$$1 (spi_device__sck, spi_device__sdi, spi_device__sdo, spi_device__cs, counter, rst, clk, trigger, sdram_0__a__o, sdram_0__dqm__o, sdram_0__dq__oe, sdram_0__dq__i, sdram_0__dq__o, sdram_0__ba__o, sdram_0__cs__o, sdram_0__we__o, sdram_0__ras__o, sdram_0__cas__o, sdram_0__clk__o, sdram_0__clk_en__o, clk25_0__i
, complete);
  reg \$auto$verilog_backend.cc:2083:dump_module$308  = 0;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:407" *)
  wire [31:0] \$1 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/ast.py:1369" *)
  wire \$3 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/ast.py:1369" *)
  wire \$5 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/debug/ila.py:576" *)
  wire [7:0] \$7 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/debug/ila.py:576" *)
  wire [7:0] \$8 ;
  (* \amaranth.sample_reg  = 32'd1 *)
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/debug/ila.py:548" *)
  reg \$sample$s$spi_device__cs$sync$1  = 1'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/debug/ila.py:548" *)
  wire \$sample$s$spi_device__cs$sync$1$next ;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:228" *)
  output clk;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  input clk25_0__i;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:714" *)
  output complete;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/tests/ulx3s_gui_test/common/test_common/fpga_gui_interface.py:8" *)
  input [15:0] counter;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/debug/ila.py:565" *)
  reg [6:0] current_sample_number = 7'h00;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/debug/ila.py:565" *)
  reg [6:0] \current_sample_number$next ;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:407" *)
  wire [23:0] ila_captured_sample;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:406" *)
  reg [6:0] ila_captured_sample_number = 7'h00;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:406" *)
  reg [6:0] \ila_captured_sample_number$next ;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:228" *)
  input rst;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  output [12:0] sdram_0__a__o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  output [1:0] sdram_0__ba__o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  output sdram_0__cas__o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  output sdram_0__clk__o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  output sdram_0__clk_en__o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  output sdram_0__cs__o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  input [15:0] sdram_0__dq__i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  output [15:0] sdram_0__dq__o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  output sdram_0__dq__oe;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  output [1:0] sdram_0__dqm__o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  output sdram_0__ras__o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  output sdram_0__we__o;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/debug/ila.py:548" *)
  input spi_device__cs;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23" *)
  input spi_device__sck;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23" *)
  input spi_device__sdi;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23" *)
  output spi_device__sdo;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23" *)
  wire spi_spi_device__cs;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23" *)
  wire spi_spi_device__sck;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23" *)
  wire spi_spi_device__sdi;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23" *)
  wire spi_spi_device__sdo;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:210" *)
  wire spi_word_accepted;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:209" *)
  wire [31:0] spi_word_out;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:401" *)
  input trigger;
  assign \$1  = + (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:407" *) ila_captured_sample;
  assign \$3  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/ast.py:1369" *) \$sample$s$spi_device__cs$sync$1 ;
  assign \$5  = \$3  & (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/ast.py:1369" *) spi_device__cs;
  assign \$8  = current_sample_number + (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/debug/ila.py:576" *) 1'h1;
  always @(posedge clk)
    \$sample$s$spi_device__cs$sync$1  <= spi_device__cs;
  always @(posedge clk)
    ila_captured_sample_number <= \ila_captured_sample_number$next ;
  always @(posedge clk)
    current_sample_number <= \current_sample_number$next ;
  ila ila (
    .captured_sample(ila_captured_sample),
    .captured_sample_number(ila_captured_sample_number),
    .clk(clk),
    .clk25_0__i(clk25_0__i),
    .complete(complete),
    .counter(counter),
    .rst(rst),
    .sdram_0__a__o(sdram_0__a__o),
    .sdram_0__ba__o(sdram_0__ba__o),
    .sdram_0__cas__o(sdram_0__cas__o),
    .sdram_0__clk__o(sdram_0__clk__o),
    .sdram_0__clk_en__o(sdram_0__clk_en__o),
    .sdram_0__cs__o(sdram_0__cs__o),
    .sdram_0__dq__i(sdram_0__dq__i),
    .sdram_0__dq__o(sdram_0__dq__o),
    .sdram_0__dq__oe(sdram_0__dq__oe),
    .sdram_0__dqm__o(sdram_0__dqm__o),
    .sdram_0__ras__o(sdram_0__ras__o),
    .sdram_0__we__o(sdram_0__we__o),
    .trigger(trigger)
  );
  spi spi (
    .clk(clk),
    .rst(rst),
    .spi_device__cs(spi_spi_device__cs),
    .spi_device__sck(spi_spi_device__sck),
    .spi_device__sdi(spi_spi_device__sdi),
    .spi_device__sdo(spi_spi_device__sdo),
    .word_accepted(spi_word_accepted),
    .word_out(spi_word_out)
  );
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$308 ) begin end
    \current_sample_number$next  = current_sample_number;
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/debug/ila.py:569" *)
    casez (spi_device__cs)
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/debug/ila.py:569" */
      1'h1:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/debug/ila.py:570" *)
          casez ({ spi_word_accepted, \$5  })
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/debug/ila.py:570" */
            2'b?1:
                \current_sample_number$next  = 7'h01;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/debug/ila.py:575" */
            2'b1?:
                \current_sample_number$next  = \$8 [6:0];
          endcase
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/debug/ila.py:580" */
      default:
          \current_sample_number$next  = 7'h00;
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \current_sample_number$next  = 7'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$308 ) begin end
    \ila_captured_sample_number$next  = current_sample_number;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \ila_captured_sample_number$next  = 7'h00;
    endcase
  end
  assign \$7  = \$8 ;
  assign \$sample$s$spi_device__cs$sync$1$next  = spi_device__cs;
  assign spi_word_out = \$1 ;
  assign spi_spi_device__cs = spi_device__cs;
  assign spi_device__sdo = spi_spi_device__sdo;
  assign spi_spi_device__sdi = spi_device__sdi;
  assign spi_spi_device__sck = spi_device__sck;
endmodule

(* \amaranth.hierarchy  = "top.dut.U$$2" *)
(* generator = "Amaranth" *)
module \U$$2 (rst, clk, esp32_spi_0__gpio4_copi__i, spi_device__sdi);
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:228" *)
  input clk;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  input esp32_spi_0__gpio4_copi__i;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:228" *)
  input rst;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23" *)
  output spi_device__sdi;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  reg stage0 = 1'h0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  wire \stage0$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  reg stage1 = 1'h0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  wire \stage1$next ;
  always @(posedge clk)
    stage1 <= stage0;
  always @(posedge clk)
    stage0 <= esp32_spi_0__gpio4_copi__i;
  assign spi_device__sdi = stage1;
  assign \stage1$next  = stage0;
  assign \stage0$next  = esp32_spi_0__gpio4_copi__i;
endmodule

(* \amaranth.hierarchy  = "top.dut.U$$3" *)
(* generator = "Amaranth" *)
module \U$$3 (rst, clk, esp32_spi_0__gpio16_sclk__i, spi_device__sck);
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:228" *)
  input clk;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  input esp32_spi_0__gpio16_sclk__i;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:228" *)
  input rst;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23" *)
  output spi_device__sck;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  reg stage0 = 1'h0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  wire \stage0$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  reg stage1 = 1'h0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  wire \stage1$next ;
  always @(posedge clk)
    stage1 <= stage0;
  always @(posedge clk)
    stage0 <= esp32_spi_0__gpio16_sclk__i;
  assign spi_device__sck = stage1;
  assign \stage1$next  = stage0;
  assign \stage0$next  = esp32_spi_0__gpio16_sclk__i;
endmodule

(* \amaranth.hierarchy  = "top.dut.U$$4" *)
(* generator = "Amaranth" *)
module \U$$4 (rst, clk, esp32_spi_0__gpio5_cs__i, spi_device__cs);
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:228" *)
  input clk;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  input esp32_spi_0__gpio5_cs__i;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:228" *)
  input rst;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23" *)
  output spi_device__cs;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  reg stage0 = 1'h0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  wire \stage0$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  reg stage1 = 1'h0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  wire \stage1$next ;
  always @(posedge clk)
    stage1 <= stage0;
  always @(posedge clk)
    stage0 <= esp32_spi_0__gpio5_cs__i;
  assign spi_device__cs = stage1;
  assign \stage1$next  = stage0;
  assign \stage0$next  = esp32_spi_0__gpio5_cs__i;
endmodule

(* \amaranth.hierarchy  = "top.dut.U$$0.consume_buffered_cdc" *)
(* generator = "Amaranth" *)
module consume_buffered_cdc(clk, r_consume_buffered, w_consume_buffered, rst);
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:228" *)
  input clk;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:510" *)
  input r_consume_buffered;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:228" *)
  input rst;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  reg stage0 = 1'h0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  wire \stage0$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  reg stage1 = 1'h0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  wire \stage1$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  reg stage2 = 1'h0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  wire \stage2$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  reg stage3 = 1'h0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  wire \stage3$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:514" *)
  output w_consume_buffered;
  always @(posedge clk)
    stage3 <= stage2;
  always @(posedge clk)
    stage2 <= stage1;
  always @(posedge clk)
    stage1 <= stage0;
  always @(posedge clk)
    stage0 <= r_consume_buffered;
  assign w_consume_buffered = stage3;
  assign \stage3$next  = stage2;
  assign \stage2$next  = stage1;
  assign \stage1$next  = stage0;
  assign \stage0$next  = r_consume_buffered;
endmodule

(* \amaranth.hierarchy  = "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_0_src.consume_buffered_cdc" *)
(* generator = "Amaranth" *)
module \consume_buffered_cdc$10 (w_consume_buffered, write_0_rst, write_0_clk, r_consume_buffered);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:510" *)
  input r_consume_buffered;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  reg stage0 = 1'h0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  wire \stage0$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  reg stage1 = 1'h0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  wire \stage1$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  reg stage2 = 1'h0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  wire \stage2$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  reg stage3 = 1'h0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  wire \stage3$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:514" *)
  output w_consume_buffered;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:267" *)
  input write_0_clk;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:267" *)
  input write_0_rst;
  always @(posedge write_0_clk)
    stage3 <= stage2;
  always @(posedge write_0_clk)
    stage2 <= stage1;
  always @(posedge write_0_clk)
    stage1 <= stage0;
  always @(posedge write_0_clk)
    stage0 <= r_consume_buffered;
  assign w_consume_buffered = stage3;
  assign \stage3$next  = stage2;
  assign \stage2$next  = stage1;
  assign \stage1$next  = stage0;
  assign \stage0$next  = r_consume_buffered;
endmodule

(* \amaranth.hierarchy  = "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_0_dst.consume_buffered_cdc" *)
(* generator = "Amaranth" *)
module \consume_buffered_cdc$20 (sdram_clk, r_consume_buffered, w_consume_buffered, sdram_rst);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:510" *)
  input r_consume_buffered;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210" *)
  input sdram_clk;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210" *)
  input sdram_rst;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  reg stage0 = 1'h0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  wire \stage0$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  reg stage1 = 1'h0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  wire \stage1$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  reg stage2 = 1'h0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  wire \stage2$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  reg stage3 = 1'h0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  wire \stage3$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:514" *)
  output w_consume_buffered;
  always @(posedge sdram_clk)
    stage3 <= stage2;
  always @(posedge sdram_clk)
    stage2 <= stage1;
  always @(posedge sdram_clk)
    stage1 <= stage0;
  always @(posedge sdram_clk)
    stage0 <= r_consume_buffered;
  assign w_consume_buffered = stage3;
  assign \stage3$next  = stage2;
  assign \stage2$next  = stage1;
  assign \stage1$next  = stage0;
  assign \stage0$next  = r_consume_buffered;
endmodule

(* \amaranth.hierarchy  = "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_1_src.consume_buffered_cdc" *)
(* generator = "Amaranth" *)
module \consume_buffered_cdc$30 (w_consume_buffered, write_1_rst, write_1_clk, r_consume_buffered);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:510" *)
  input r_consume_buffered;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  reg stage0 = 1'h0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  wire \stage0$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  reg stage1 = 1'h0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  wire \stage1$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  reg stage2 = 1'h0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  wire \stage2$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  reg stage3 = 1'h0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  wire \stage3$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:514" *)
  output w_consume_buffered;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:267" *)
  input write_1_clk;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:267" *)
  input write_1_rst;
  always @(posedge write_1_clk)
    stage3 <= stage2;
  always @(posedge write_1_clk)
    stage2 <= stage1;
  always @(posedge write_1_clk)
    stage1 <= stage0;
  always @(posedge write_1_clk)
    stage0 <= r_consume_buffered;
  assign w_consume_buffered = stage3;
  assign \stage3$next  = stage2;
  assign \stage2$next  = stage1;
  assign \stage1$next  = stage0;
  assign \stage0$next  = r_consume_buffered;
endmodule

(* \amaranth.hierarchy  = "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_1_dst.consume_buffered_cdc" *)
(* generator = "Amaranth" *)
module \consume_buffered_cdc$40 (sdram_clk, r_consume_buffered, w_consume_buffered, sdram_rst);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:510" *)
  input r_consume_buffered;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210" *)
  input sdram_clk;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210" *)
  input sdram_rst;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  reg stage0 = 1'h0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  wire \stage0$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  reg stage1 = 1'h0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  wire \stage1$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  reg stage2 = 1'h0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  wire \stage2$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  reg stage3 = 1'h0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  wire \stage3$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:514" *)
  output w_consume_buffered;
  always @(posedge sdram_clk)
    stage3 <= stage2;
  always @(posedge sdram_clk)
    stage2 <= stage1;
  always @(posedge sdram_clk)
    stage1 <= stage0;
  always @(posedge sdram_clk)
    stage0 <= r_consume_buffered;
  assign w_consume_buffered = stage3;
  assign \stage3$next  = stage2;
  assign \stage2$next  = stage1;
  assign \stage1$next  = stage0;
  assign \stage0$next  = r_consume_buffered;
endmodule

(* \amaranth.hierarchy  = "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_2_src.consume_buffered_cdc" *)
(* generator = "Amaranth" *)
module \consume_buffered_cdc$50 (w_consume_buffered, write_2_rst, write_2_clk, r_consume_buffered);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:510" *)
  input r_consume_buffered;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  reg stage0 = 1'h0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  wire \stage0$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  reg stage1 = 1'h0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  wire \stage1$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  reg stage2 = 1'h0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  wire \stage2$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  reg stage3 = 1'h0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  wire \stage3$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:514" *)
  output w_consume_buffered;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:267" *)
  input write_2_clk;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:267" *)
  input write_2_rst;
  always @(posedge write_2_clk)
    stage3 <= stage2;
  always @(posedge write_2_clk)
    stage2 <= stage1;
  always @(posedge write_2_clk)
    stage1 <= stage0;
  always @(posedge write_2_clk)
    stage0 <= r_consume_buffered;
  assign w_consume_buffered = stage3;
  assign \stage3$next  = stage2;
  assign \stage2$next  = stage1;
  assign \stage1$next  = stage0;
  assign \stage0$next  = r_consume_buffered;
endmodule

(* \amaranth.hierarchy  = "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_2_dst.consume_buffered_cdc" *)
(* generator = "Amaranth" *)
module \consume_buffered_cdc$60 (sdram_clk, r_consume_buffered, w_consume_buffered, sdram_rst);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:510" *)
  input r_consume_buffered;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210" *)
  input sdram_clk;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210" *)
  input sdram_rst;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  reg stage0 = 1'h0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  wire \stage0$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  reg stage1 = 1'h0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  wire \stage1$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  reg stage2 = 1'h0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  wire \stage2$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  reg stage3 = 1'h0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  wire \stage3$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:514" *)
  output w_consume_buffered;
  always @(posedge sdram_clk)
    stage3 <= stage2;
  always @(posedge sdram_clk)
    stage2 <= stage1;
  always @(posedge sdram_clk)
    stage1 <= stage0;
  always @(posedge sdram_clk)
    stage0 <= r_consume_buffered;
  assign w_consume_buffered = stage3;
  assign \stage3$next  = stage2;
  assign \stage2$next  = stage1;
  assign \stage1$next  = stage0;
  assign \stage0$next  = r_consume_buffered;
endmodule

(* \amaranth.hierarchy  = "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_3_src.consume_buffered_cdc" *)
(* generator = "Amaranth" *)
module \consume_buffered_cdc$70 (w_consume_buffered, write_3_rst, write_3_clk, r_consume_buffered);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:510" *)
  input r_consume_buffered;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  reg stage0 = 1'h0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  wire \stage0$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  reg stage1 = 1'h0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  wire \stage1$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  reg stage2 = 1'h0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  wire \stage2$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  reg stage3 = 1'h0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  wire \stage3$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:514" *)
  output w_consume_buffered;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:267" *)
  input write_3_clk;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:267" *)
  input write_3_rst;
  always @(posedge write_3_clk)
    stage3 <= stage2;
  always @(posedge write_3_clk)
    stage2 <= stage1;
  always @(posedge write_3_clk)
    stage1 <= stage0;
  always @(posedge write_3_clk)
    stage0 <= r_consume_buffered;
  assign w_consume_buffered = stage3;
  assign \stage3$next  = stage2;
  assign \stage2$next  = stage1;
  assign \stage1$next  = stage0;
  assign \stage0$next  = r_consume_buffered;
endmodule

(* \amaranth.hierarchy  = "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_3_dst.consume_buffered_cdc" *)
(* generator = "Amaranth" *)
module \consume_buffered_cdc$80 (sdram_clk, r_consume_buffered, w_consume_buffered, sdram_rst);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:510" *)
  input r_consume_buffered;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210" *)
  input sdram_clk;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210" *)
  input sdram_rst;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  reg stage0 = 1'h0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  wire \stage0$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  reg stage1 = 1'h0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  wire \stage1$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  reg stage2 = 1'h0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  wire \stage2$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  reg stage3 = 1'h0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  wire \stage3$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:514" *)
  output w_consume_buffered;
  always @(posedge sdram_clk)
    stage3 <= stage2;
  always @(posedge sdram_clk)
    stage2 <= stage1;
  always @(posedge sdram_clk)
    stage1 <= stage0;
  always @(posedge sdram_clk)
    stage0 <= r_consume_buffered;
  assign w_consume_buffered = stage3;
  assign \stage3$next  = stage2;
  assign \stage2$next  = stage1;
  assign \stage1$next  = stage0;
  assign \stage0$next  = r_consume_buffered;
endmodule

(* \amaranth.hierarchy  = "top.dut.U$$1.ila.fifo.consume_buffered_cdc" *)
(* generator = "Amaranth" *)
module \consume_buffered_cdc$81 (clk, r_consume_buffered, w_consume_buffered, rst);
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:228" *)
  input clk;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:308" *)
  input r_consume_buffered;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:228" *)
  input rst;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  reg stage0 = 1'h0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  wire \stage0$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  reg stage1 = 1'h0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  wire \stage1$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  reg stage2 = 1'h0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  wire \stage2$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  reg stage3 = 1'h0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  wire \stage3$next ;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:312" *)
  output w_consume_buffered;
  always @(posedge clk)
    stage3 <= stage2;
  always @(posedge clk)
    stage2 <= stage1;
  always @(posedge clk)
    stage1 <= stage0;
  always @(posedge clk)
    stage0 <= r_consume_buffered;
  assign w_consume_buffered = stage3;
  assign \stage3$next  = stage2;
  assign \stage2$next  = stage1;
  assign \stage1$next  = stage0;
  assign \stage0$next  = r_consume_buffered;
endmodule

(* \amaranth.hierarchy  = "top.dut.U$$0.unbuffered.consume_cdc" *)
(* generator = "Amaranth" *)
module consume_cdc(clk, consume_r_gry, consume_w_gry, rst);
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:228" *)
  input clk;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:353" *)
  input [5:0] consume_r_gry;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:354" *)
  output [5:0] consume_w_gry;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:228" *)
  input rst;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  reg [5:0] stage0 = 6'h00;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  wire [5:0] \stage0$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  reg [5:0] stage1 = 6'h00;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  wire [5:0] \stage1$next ;
  always @(posedge clk)
    stage1 <= stage0;
  always @(posedge clk)
    stage0 <= consume_r_gry;
  assign consume_w_gry = stage1;
  assign \stage1$next  = stage0;
  assign \stage0$next  = consume_r_gry;
endmodule

(* \amaranth.hierarchy  = "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_0_dst.unbuffered.consume_cdc" *)
(* generator = "Amaranth" *)
module \consume_cdc$15 (sdram_clk, consume_r_gry, consume_w_gry, sdram_rst);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:353" *)
  input [6:0] consume_r_gry;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:354" *)
  output [6:0] consume_w_gry;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210" *)
  input sdram_clk;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210" *)
  input sdram_rst;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  reg [6:0] stage0 = 7'h00;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  wire [6:0] \stage0$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  reg [6:0] stage1 = 7'h00;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  wire [6:0] \stage1$next ;
  always @(posedge sdram_clk)
    stage1 <= stage0;
  always @(posedge sdram_clk)
    stage0 <= consume_r_gry;
  assign consume_w_gry = stage1;
  assign \stage1$next  = stage0;
  assign \stage0$next  = consume_r_gry;
endmodule

(* \amaranth.hierarchy  = "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_1_src.unbuffered.consume_cdc" *)
(* generator = "Amaranth" *)
module \consume_cdc$25 (consume_w_gry, write_1_rst, write_1_clk, consume_r_gry);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:353" *)
  input [6:0] consume_r_gry;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:354" *)
  output [6:0] consume_w_gry;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  reg [6:0] stage0 = 7'h00;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  wire [6:0] \stage0$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  reg [6:0] stage1 = 7'h00;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  wire [6:0] \stage1$next ;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:267" *)
  input write_1_clk;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:267" *)
  input write_1_rst;
  always @(posedge write_1_clk)
    stage1 <= stage0;
  always @(posedge write_1_clk)
    stage0 <= consume_r_gry;
  assign consume_w_gry = stage1;
  assign \stage1$next  = stage0;
  assign \stage0$next  = consume_r_gry;
endmodule

(* \amaranth.hierarchy  = "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_1_dst.unbuffered.consume_cdc" *)
(* generator = "Amaranth" *)
module \consume_cdc$35 (sdram_clk, consume_r_gry, consume_w_gry, sdram_rst);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:353" *)
  input [6:0] consume_r_gry;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:354" *)
  output [6:0] consume_w_gry;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210" *)
  input sdram_clk;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210" *)
  input sdram_rst;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  reg [6:0] stage0 = 7'h00;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  wire [6:0] \stage0$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  reg [6:0] stage1 = 7'h00;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  wire [6:0] \stage1$next ;
  always @(posedge sdram_clk)
    stage1 <= stage0;
  always @(posedge sdram_clk)
    stage0 <= consume_r_gry;
  assign consume_w_gry = stage1;
  assign \stage1$next  = stage0;
  assign \stage0$next  = consume_r_gry;
endmodule

(* \amaranth.hierarchy  = "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_2_src.unbuffered.consume_cdc" *)
(* generator = "Amaranth" *)
module \consume_cdc$45 (consume_w_gry, write_2_rst, write_2_clk, consume_r_gry);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:353" *)
  input [6:0] consume_r_gry;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:354" *)
  output [6:0] consume_w_gry;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  reg [6:0] stage0 = 7'h00;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  wire [6:0] \stage0$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  reg [6:0] stage1 = 7'h00;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  wire [6:0] \stage1$next ;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:267" *)
  input write_2_clk;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:267" *)
  input write_2_rst;
  always @(posedge write_2_clk)
    stage1 <= stage0;
  always @(posedge write_2_clk)
    stage0 <= consume_r_gry;
  assign consume_w_gry = stage1;
  assign \stage1$next  = stage0;
  assign \stage0$next  = consume_r_gry;
endmodule

(* \amaranth.hierarchy  = "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_0_src.unbuffered.consume_cdc" *)
(* generator = "Amaranth" *)
module \consume_cdc$5 (consume_w_gry, write_0_rst, write_0_clk, consume_r_gry);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:353" *)
  input [6:0] consume_r_gry;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:354" *)
  output [6:0] consume_w_gry;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  reg [6:0] stage0 = 7'h00;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  wire [6:0] \stage0$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  reg [6:0] stage1 = 7'h00;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  wire [6:0] \stage1$next ;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:267" *)
  input write_0_clk;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:267" *)
  input write_0_rst;
  always @(posedge write_0_clk)
    stage1 <= stage0;
  always @(posedge write_0_clk)
    stage0 <= consume_r_gry;
  assign consume_w_gry = stage1;
  assign \stage1$next  = stage0;
  assign \stage0$next  = consume_r_gry;
endmodule

(* \amaranth.hierarchy  = "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_2_dst.unbuffered.consume_cdc" *)
(* generator = "Amaranth" *)
module \consume_cdc$55 (sdram_clk, consume_r_gry, consume_w_gry, sdram_rst);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:353" *)
  input [6:0] consume_r_gry;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:354" *)
  output [6:0] consume_w_gry;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210" *)
  input sdram_clk;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210" *)
  input sdram_rst;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  reg [6:0] stage0 = 7'h00;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  wire [6:0] \stage0$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  reg [6:0] stage1 = 7'h00;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  wire [6:0] \stage1$next ;
  always @(posedge sdram_clk)
    stage1 <= stage0;
  always @(posedge sdram_clk)
    stage0 <= consume_r_gry;
  assign consume_w_gry = stage1;
  assign \stage1$next  = stage0;
  assign \stage0$next  = consume_r_gry;
endmodule

(* \amaranth.hierarchy  = "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_3_src.unbuffered.consume_cdc" *)
(* generator = "Amaranth" *)
module \consume_cdc$65 (consume_w_gry, write_3_rst, write_3_clk, consume_r_gry);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:353" *)
  input [6:0] consume_r_gry;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:354" *)
  output [6:0] consume_w_gry;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  reg [6:0] stage0 = 7'h00;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  wire [6:0] \stage0$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  reg [6:0] stage1 = 7'h00;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  wire [6:0] \stage1$next ;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:267" *)
  input write_3_clk;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:267" *)
  input write_3_rst;
  always @(posedge write_3_clk)
    stage1 <= stage0;
  always @(posedge write_3_clk)
    stage0 <= consume_r_gry;
  assign consume_w_gry = stage1;
  assign \stage1$next  = stage0;
  assign \stage0$next  = consume_r_gry;
endmodule

(* \amaranth.hierarchy  = "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_3_dst.unbuffered.consume_cdc" *)
(* generator = "Amaranth" *)
module \consume_cdc$75 (sdram_clk, consume_r_gry, consume_w_gry, sdram_rst);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:353" *)
  input [6:0] consume_r_gry;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:354" *)
  output [6:0] consume_w_gry;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210" *)
  input sdram_clk;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210" *)
  input sdram_rst;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  reg [6:0] stage0 = 7'h00;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  wire [6:0] \stage0$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  reg [6:0] stage1 = 7'h00;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  wire [6:0] \stage1$next ;
  always @(posedge sdram_clk)
    stage1 <= stage0;
  always @(posedge sdram_clk)
    stage0 <= consume_r_gry;
  assign consume_w_gry = stage1;
  assign \stage1$next  = stage0;
  assign \stage0$next  = consume_r_gry;
endmodule

(* \amaranth.hierarchy  = "top.dut.U$$0.unbuffered.consume_dec" *)
(* generator = "Amaranth" *)
module consume_dec(o, i);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$1 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$3 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$5 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$7 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$9 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176" *)
  input [5:0] i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177" *)
  output [5:0] o;
  assign \$9  = o[1] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[0];
  assign \$1  = o[5] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[4];
  assign \$3  = o[4] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[3];
  assign \$5  = o[3] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[2];
  assign \$7  = o[2] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[1];
  assign o[0] = \$9 ;
  assign o[1] = \$7 ;
  assign o[2] = \$5 ;
  assign o[3] = \$3 ;
  assign o[4] = \$1 ;
  assign o[5] = i[5];
endmodule

(* \amaranth.hierarchy  = "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_0_dst.unbuffered.consume_dec" *)
(* generator = "Amaranth" *)
module \consume_dec$16 (o, i);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$1 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$11 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$3 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$5 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$7 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$9 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176" *)
  input [6:0] i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177" *)
  output [6:0] o;
  assign \$9  = o[2] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[1];
  assign \$11  = o[1] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[0];
  assign \$1  = o[6] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[5];
  assign \$3  = o[5] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[4];
  assign \$5  = o[4] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[3];
  assign \$7  = o[3] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[2];
  assign o[0] = \$11 ;
  assign o[1] = \$9 ;
  assign o[2] = \$7 ;
  assign o[3] = \$5 ;
  assign o[4] = \$3 ;
  assign o[5] = \$1 ;
  assign o[6] = i[6];
endmodule

(* \amaranth.hierarchy  = "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_1_src.unbuffered.consume_dec" *)
(* generator = "Amaranth" *)
module \consume_dec$26 (o, i);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$1 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$11 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$3 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$5 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$7 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$9 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176" *)
  input [6:0] i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177" *)
  output [6:0] o;
  assign \$9  = o[2] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[1];
  assign \$11  = o[1] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[0];
  assign \$1  = o[6] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[5];
  assign \$3  = o[5] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[4];
  assign \$5  = o[4] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[3];
  assign \$7  = o[3] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[2];
  assign o[0] = \$11 ;
  assign o[1] = \$9 ;
  assign o[2] = \$7 ;
  assign o[3] = \$5 ;
  assign o[4] = \$3 ;
  assign o[5] = \$1 ;
  assign o[6] = i[6];
endmodule

(* \amaranth.hierarchy  = "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_1_dst.unbuffered.consume_dec" *)
(* generator = "Amaranth" *)
module \consume_dec$36 (o, i);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$1 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$11 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$3 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$5 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$7 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$9 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176" *)
  input [6:0] i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177" *)
  output [6:0] o;
  assign \$9  = o[2] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[1];
  assign \$11  = o[1] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[0];
  assign \$1  = o[6] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[5];
  assign \$3  = o[5] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[4];
  assign \$5  = o[4] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[3];
  assign \$7  = o[3] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[2];
  assign o[0] = \$11 ;
  assign o[1] = \$9 ;
  assign o[2] = \$7 ;
  assign o[3] = \$5 ;
  assign o[4] = \$3 ;
  assign o[5] = \$1 ;
  assign o[6] = i[6];
endmodule

(* \amaranth.hierarchy  = "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_2_src.unbuffered.consume_dec" *)
(* generator = "Amaranth" *)
module \consume_dec$46 (o, i);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$1 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$11 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$3 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$5 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$7 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$9 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176" *)
  input [6:0] i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177" *)
  output [6:0] o;
  assign \$9  = o[2] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[1];
  assign \$11  = o[1] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[0];
  assign \$1  = o[6] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[5];
  assign \$3  = o[5] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[4];
  assign \$5  = o[4] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[3];
  assign \$7  = o[3] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[2];
  assign o[0] = \$11 ;
  assign o[1] = \$9 ;
  assign o[2] = \$7 ;
  assign o[3] = \$5 ;
  assign o[4] = \$3 ;
  assign o[5] = \$1 ;
  assign o[6] = i[6];
endmodule

(* \amaranth.hierarchy  = "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_2_dst.unbuffered.consume_dec" *)
(* generator = "Amaranth" *)
module \consume_dec$56 (o, i);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$1 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$11 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$3 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$5 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$7 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$9 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176" *)
  input [6:0] i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177" *)
  output [6:0] o;
  assign \$9  = o[2] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[1];
  assign \$11  = o[1] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[0];
  assign \$1  = o[6] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[5];
  assign \$3  = o[5] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[4];
  assign \$5  = o[4] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[3];
  assign \$7  = o[3] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[2];
  assign o[0] = \$11 ;
  assign o[1] = \$9 ;
  assign o[2] = \$7 ;
  assign o[3] = \$5 ;
  assign o[4] = \$3 ;
  assign o[5] = \$1 ;
  assign o[6] = i[6];
endmodule

(* \amaranth.hierarchy  = "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_0_src.unbuffered.consume_dec" *)
(* generator = "Amaranth" *)
module \consume_dec$6 (o, i);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$1 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$11 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$3 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$5 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$7 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$9 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176" *)
  input [6:0] i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177" *)
  output [6:0] o;
  assign \$9  = o[2] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[1];
  assign \$11  = o[1] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[0];
  assign \$1  = o[6] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[5];
  assign \$3  = o[5] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[4];
  assign \$5  = o[4] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[3];
  assign \$7  = o[3] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[2];
  assign o[0] = \$11 ;
  assign o[1] = \$9 ;
  assign o[2] = \$7 ;
  assign o[3] = \$5 ;
  assign o[4] = \$3 ;
  assign o[5] = \$1 ;
  assign o[6] = i[6];
endmodule

(* \amaranth.hierarchy  = "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_3_src.unbuffered.consume_dec" *)
(* generator = "Amaranth" *)
module \consume_dec$66 (o, i);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$1 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$11 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$3 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$5 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$7 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$9 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176" *)
  input [6:0] i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177" *)
  output [6:0] o;
  assign \$9  = o[2] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[1];
  assign \$11  = o[1] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[0];
  assign \$1  = o[6] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[5];
  assign \$3  = o[5] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[4];
  assign \$5  = o[4] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[3];
  assign \$7  = o[3] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[2];
  assign o[0] = \$11 ;
  assign o[1] = \$9 ;
  assign o[2] = \$7 ;
  assign o[3] = \$5 ;
  assign o[4] = \$3 ;
  assign o[5] = \$1 ;
  assign o[6] = i[6];
endmodule

(* \amaranth.hierarchy  = "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_3_dst.unbuffered.consume_dec" *)
(* generator = "Amaranth" *)
module \consume_dec$76 (o, i);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$1 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$11 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$3 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$5 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$7 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$9 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176" *)
  input [6:0] i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177" *)
  output [6:0] o;
  assign \$9  = o[2] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[1];
  assign \$11  = o[1] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[0];
  assign \$1  = o[6] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[5];
  assign \$3  = o[5] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[4];
  assign \$5  = o[4] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[3];
  assign \$7  = o[3] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[2];
  assign o[0] = \$11 ;
  assign o[1] = \$9 ;
  assign o[2] = \$7 ;
  assign o[3] = \$5 ;
  assign o[4] = \$3 ;
  assign o[5] = \$1 ;
  assign o[6] = i[6];
endmodule

(* \amaranth.hierarchy  = "top.dut.U$$0.unbuffered.consume_enc" *)
(* generator = "Amaranth" *)
module consume_enc(o, i);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:154" *)
  wire [5:0] \$1 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:149" *)
  input [5:0] i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:150" *)
  output [5:0] o;
  assign \$1  = i ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:154" *) i[5:1];
  assign o = \$1 ;
endmodule

(* \amaranth.hierarchy  = "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_0_dst.unbuffered.consume_enc" *)
(* generator = "Amaranth" *)
module \consume_enc$14 (o, i);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:154" *)
  wire [6:0] \$1 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:149" *)
  input [6:0] i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:150" *)
  output [6:0] o;
  assign \$1  = i ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:154" *) i[6:1];
  assign o = \$1 ;
endmodule

(* \amaranth.hierarchy  = "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_1_src.unbuffered.consume_enc" *)
(* generator = "Amaranth" *)
module \consume_enc$24 (o, i);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:154" *)
  wire [6:0] \$1 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:149" *)
  input [6:0] i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:150" *)
  output [6:0] o;
  assign \$1  = i ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:154" *) i[6:1];
  assign o = \$1 ;
endmodule

(* \amaranth.hierarchy  = "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_1_dst.unbuffered.consume_enc" *)
(* generator = "Amaranth" *)
module \consume_enc$34 (o, i);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:154" *)
  wire [6:0] \$1 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:149" *)
  input [6:0] i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:150" *)
  output [6:0] o;
  assign \$1  = i ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:154" *) i[6:1];
  assign o = \$1 ;
endmodule

(* \amaranth.hierarchy  = "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_0_src.unbuffered.consume_enc" *)
(* generator = "Amaranth" *)
module \consume_enc$4 (o, i);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:154" *)
  wire [6:0] \$1 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:149" *)
  input [6:0] i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:150" *)
  output [6:0] o;
  assign \$1  = i ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:154" *) i[6:1];
  assign o = \$1 ;
endmodule

(* \amaranth.hierarchy  = "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_2_src.unbuffered.consume_enc" *)
(* generator = "Amaranth" *)
module \consume_enc$44 (o, i);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:154" *)
  wire [6:0] \$1 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:149" *)
  input [6:0] i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:150" *)
  output [6:0] o;
  assign \$1  = i ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:154" *) i[6:1];
  assign o = \$1 ;
endmodule

(* \amaranth.hierarchy  = "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_2_dst.unbuffered.consume_enc" *)
(* generator = "Amaranth" *)
module \consume_enc$54 (o, i);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:154" *)
  wire [6:0] \$1 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:149" *)
  input [6:0] i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:150" *)
  output [6:0] o;
  assign \$1  = i ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:154" *) i[6:1];
  assign o = \$1 ;
endmodule

(* \amaranth.hierarchy  = "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_3_src.unbuffered.consume_enc" *)
(* generator = "Amaranth" *)
module \consume_enc$64 (o, i);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:154" *)
  wire [6:0] \$1 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:149" *)
  input [6:0] i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:150" *)
  output [6:0] o;
  assign \$1  = i ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:154" *) i[6:1];
  assign o = \$1 ;
endmodule

(* \amaranth.hierarchy  = "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_3_dst.unbuffered.consume_enc" *)
(* generator = "Amaranth" *)
module \consume_enc$74 (o, i);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:154" *)
  wire [6:0] \$1 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:149" *)
  input [6:0] i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:150" *)
  output [6:0] o;
  assign \$1  = i ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:154" *) i[6:1];
  assign o = \$1 ;
endmodule

(* \amaranth.hierarchy  = "top.dut" *)
(* generator = "Amaranth" *)
module dut(led_1__o, led_2__o, led_3__o, led_4__o, led_5__o, led_6__o, led_7__o, esp32_spi_0__gpio12_cipo__o, button_fire_0__i, button_fire_1__i, sdram_0__a__o, sdram_0__dqm__o, sdram_0__dq__oe, sdram_0__dq__i, sdram_0__dq__o, sdram_0__ba__o, sdram_0__cs__o, sdram_0__we__o, sdram_0__ras__o, sdram_0__cas__o, sdram_0__clk__o
, sdram_0__clk_en__o, clk25_0__i, esp32_spi_0__gpio4_copi__i, esp32_spi_0__gpio16_sclk__i, esp32_spi_0__gpio5_cs__i, led_0__o);
  reg \$auto$verilog_backend.cc:2083:dump_module$309  = 0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/ast.py:1369" *)
  wire \$10 ;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:715" *)
  wire [8:0] \$12 ;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:715" *)
  wire [8:0] \$13 ;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:748" *)
  wire \$15 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/ast.py:1369" *)
  wire \$17 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/ast.py:1369" *)
  wire \$19 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/ast.py:1373" *)
  wire \$21 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/ast.py:1373" *)
  wire \$23 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/ast.py:1369" *)
  wire \$25 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/ast.py:1369" *)
  wire \$27 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/ast.py:1373" *)
  wire \$29 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/ast.py:1373" *)
  wire \$31 ;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:774" *)
  wire [16:0] \$33 ;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:774" *)
  wire [16:0] \$34 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/ast.py:1369" *)
  wire \$8 ;
  (* \amaranth.sample_reg  = 32'd1 *)
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:714" *)
  reg \$sample$s$complete$sync$1  = 1'h0;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:714" *)
  wire \$sample$s$complete$sync$1$next ;
  (* \amaranth.sample_reg  = 32'd1 *)
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:765" *)
  reg \$sample$s$spi_device__sck$sync$1  = 1'h0;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:765" *)
  wire \$sample$s$spi_device__sck$sync$1$next ;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:714" *)
  wire \U$$0_complete ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23" *)
  wire \U$$0_spi_device__cs ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23" *)
  wire \U$$0_spi_device__sck ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23" *)
  wire \U$$0_spi_device__sdi ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23" *)
  wire \U$$0_spi_device__sdo ;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:401" *)
  wire \U$$0_trigger ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/tests/ulx3s_gui_test/common/test_common/fpga_gui_interface.py:8" *)
  reg [15:0] \U$$1_counter  = 16'h0000;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/tests/ulx3s_gui_test/common/test_common/fpga_gui_interface.py:8" *)
  reg [15:0] \U$$1_counter$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/debug/ila.py:548" *)
  wire \U$$1_spi_device__cs ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23" *)
  wire \U$$1_spi_device__sck ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23" *)
  wire \U$$1_spi_device__sdi ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23" *)
  wire \U$$1_spi_device__sdo ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23" *)
  wire \U$$2_spi_device__sdi ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23" *)
  wire \U$$3_spi_device__sck ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23" *)
  wire \U$$4_spi_device__cs ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  input button_fire_0__i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  input button_fire_1__i;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:228" *)
  wire clk;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  input clk25_0__i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  output esp32_spi_0__gpio12_cipo__o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  input esp32_spi_0__gpio16_sclk__i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  input esp32_spi_0__gpio4_copi__i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  input esp32_spi_0__gpio5_cs__i;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:762" *)
  reg last_sdo = 1'h0;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:762" *)
  reg \last_sdo$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  output led_0__o;
  reg led_0__o = 1'h0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  reg \led_0__o$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  output led_1__o;
  reg led_1__o = 1'h0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  reg \led_1__o$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  output led_2__o;
  reg led_2__o = 1'h0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  reg \led_2__o$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  output led_3__o;
  reg led_3__o = 1'h0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  reg \led_3__o$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  output led_4__o;
  reg led_4__o = 1'h0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  reg \led_4__o$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  output led_5__o;
  reg led_5__o = 1'h0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  reg \led_5__o$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  output led_6__o;
  reg led_6__o = 1'h0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  reg \led_6__o$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  output led_7__o;
  reg led_7__o = 1'h0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  reg \led_7__o$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23" *)
  wire mux_spi_device__cs;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23" *)
  wire \mux_spi_device__cs$5 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23" *)
  wire mux_spi_device__sck;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23" *)
  wire \mux_spi_device__sck$1 ;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:765" *)
  wire \mux_spi_device__sck$4 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23" *)
  wire mux_spi_device__sdi;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23" *)
  wire \mux_spi_device__sdi$2 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23" *)
  wire \mux_spi_device__sdi$6 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23" *)
  wire mux_spi_device__sdo;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23" *)
  wire \mux_spi_device__sdo$3 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23" *)
  reg \mux_spi_device__sdo$7  = 1'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23" *)
  reg \mux_spi_device__sdo$7$next ;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:228" *)
  wire rst;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  output [12:0] sdram_0__a__o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  output [1:0] sdram_0__ba__o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  output sdram_0__cas__o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  output sdram_0__clk__o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  output sdram_0__clk_en__o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  output sdram_0__cs__o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  input [15:0] sdram_0__dq__i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  output [15:0] sdram_0__dq__o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  output sdram_0__dq__oe;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  output [1:0] sdram_0__dqm__o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  output sdram_0__ras__o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  output sdram_0__we__o;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23" *)
  wire spi_device__cs;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23" *)
  wire spi_device__sdo;
  assign \$10  = \$8  & (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/ast.py:1369" *) \U$$0_complete ;
  assign \$13  = { led_7__o, led_6__o, led_5__o, led_4__o, led_3__o, led_2__o, led_1__o, led_0__o } + (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:715" *) 1'h1;
  assign \$15  = ~ (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:748" *) \U$$4_spi_device__cs ;
  assign \$17  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/ast.py:1369" *) \$sample$s$spi_device__sck$sync$1 ;
  assign \$19  = \$17  & (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/ast.py:1369" *) \mux_spi_device__sck$4 ;
  assign \$21  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/ast.py:1373" *) \mux_spi_device__sck$4 ;
  assign \$23  = \$sample$s$spi_device__sck$sync$1  & (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/ast.py:1373" *) \$21 ;
  assign \$25  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/ast.py:1369" *) \$sample$s$spi_device__sck$sync$1 ;
  assign \$27  = \$25  & (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/ast.py:1369" *) \mux_spi_device__sck$4 ;
  assign \$29  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/ast.py:1373" *) \mux_spi_device__sck$4 ;
  assign \$31  = \$sample$s$spi_device__sck$sync$1  & (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/ast.py:1373" *) \$29 ;
  assign \$34  = \U$$1_counter  + (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:774" *) 1'h1;
  assign \$8  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/ast.py:1369" *) \$sample$s$complete$sync$1 ;
  always @(posedge clk)
    \$sample$s$spi_device__sck$sync$1  <= \mux_spi_device__sck$4 ;
  always @(posedge clk)
    led_4__o <= \led_4__o$next ;
  always @(posedge clk)
    led_5__o <= \led_5__o$next ;
  always @(posedge clk)
    led_6__o <= \led_6__o$next ;
  always @(posedge clk)
    led_7__o <= \led_7__o$next ;
  always @(posedge clk)
    \$sample$s$complete$sync$1  <= \U$$0_complete ;
  always @(posedge clk)
    \U$$1_counter  <= \U$$1_counter$next ;
  always @(posedge clk)
    \mux_spi_device__sdo$7  <= \mux_spi_device__sdo$7$next ;
  always @(posedge clk)
    last_sdo <= \last_sdo$next ;
  always @(posedge clk)
    led_0__o <= \led_0__o$next ;
  always @(posedge clk)
    led_1__o <= \led_1__o$next ;
  always @(posedge clk)
    led_2__o <= \led_2__o$next ;
  always @(posedge clk)
    led_3__o <= \led_3__o$next ;
  \U$$0  \U$$0  (
    .button_fire_0__i(button_fire_0__i),
    .button_fire_1__i(button_fire_1__i),
    .clk(clk),
    .complete(\U$$0_complete ),
    .rst(1'h0),
    .spi_device__cs(\U$$0_spi_device__cs ),
    .spi_device__sck(\U$$0_spi_device__sck ),
    .spi_device__sdi(\U$$0_spi_device__sdi ),
    .spi_device__sdo(\U$$0_spi_device__sdo ),
    .trigger(\U$$0_trigger )
  );
  \U$$1  \U$$1  (
    .clk(clk),
    .clk25_0__i(clk25_0__i),
    .complete(\U$$0_complete ),
    .counter(\U$$1_counter ),
    .rst(1'h0),
    .sdram_0__a__o(sdram_0__a__o),
    .sdram_0__ba__o(sdram_0__ba__o),
    .sdram_0__cas__o(sdram_0__cas__o),
    .sdram_0__clk__o(sdram_0__clk__o),
    .sdram_0__clk_en__o(sdram_0__clk_en__o),
    .sdram_0__cs__o(sdram_0__cs__o),
    .sdram_0__dq__i(sdram_0__dq__i),
    .sdram_0__dq__o(sdram_0__dq__o),
    .sdram_0__dq__oe(sdram_0__dq__oe),
    .sdram_0__dqm__o(sdram_0__dqm__o),
    .sdram_0__ras__o(sdram_0__ras__o),
    .sdram_0__we__o(sdram_0__we__o),
    .spi_device__cs(\U$$1_spi_device__cs ),
    .spi_device__sck(\U$$1_spi_device__sck ),
    .spi_device__sdi(\U$$1_spi_device__sdi ),
    .spi_device__sdo(\U$$1_spi_device__sdo ),
    .trigger(\U$$0_trigger )
  );
  \U$$2  \U$$2  (
    .clk(clk),
    .esp32_spi_0__gpio4_copi__i(esp32_spi_0__gpio4_copi__i),
    .rst(1'h0),
    .spi_device__sdi(\U$$2_spi_device__sdi )
  );
  \U$$3  \U$$3  (
    .clk(clk),
    .esp32_spi_0__gpio16_sclk__i(esp32_spi_0__gpio16_sclk__i),
    .rst(1'h0),
    .spi_device__sck(\U$$3_spi_device__sck )
  );
  \U$$4  \U$$4  (
    .clk(clk),
    .esp32_spi_0__gpio5_cs__i(esp32_spi_0__gpio5_cs__i),
    .rst(1'h0),
    .spi_device__cs(\U$$4_spi_device__cs )
  );
  mux mux (
    .spi_device__cs(mux_spi_device__cs),
    .\spi_device__cs$5 (\mux_spi_device__cs$5 ),
    .spi_device__sck(mux_spi_device__sck),
    .\spi_device__sck$1 (\mux_spi_device__sck$1 ),
    .\spi_device__sck$4 (\mux_spi_device__sck$4 ),
    .spi_device__sdi(mux_spi_device__sdi),
    .\spi_device__sdi$2 (\mux_spi_device__sdi$2 ),
    .\spi_device__sdi$6 (\mux_spi_device__sdi$6 ),
    .spi_device__sdo(mux_spi_device__sdo),
    .\spi_device__sdo$3 (\mux_spi_device__sdo$3 ),
    .\spi_device__sdo$7 (\mux_spi_device__sdo$7 )
  );
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$309 ) begin end
    \led_0__o$next  = led_0__o;
    \led_1__o$next  = led_1__o;
    \led_2__o$next  = led_2__o;
    \led_3__o$next  = led_3__o;
    \led_4__o$next  = led_4__o;
    \led_5__o$next  = led_5__o;
    \led_6__o$next  = led_6__o;
    \led_7__o$next  = led_7__o;
    (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:714" *)
    casez (\$10 )
      /* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:714" */
      1'h1:
          { \led_7__o$next , \led_6__o$next , \led_5__o$next , \led_4__o$next , \led_3__o$next , \led_2__o$next , \led_1__o$next , \led_0__o$next  } = \$13 [7:0];
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
        begin
          \led_0__o$next  = 1'h0;
          \led_1__o$next  = 1'h0;
          \led_2__o$next  = 1'h0;
          \led_3__o$next  = 1'h0;
          \led_4__o$next  = 1'h0;
          \led_5__o$next  = 1'h0;
          \led_6__o$next  = 1'h0;
          \led_7__o$next  = 1'h0;
        end
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$309 ) begin end
    \last_sdo$next  = last_sdo;
    (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:763" *)
    casez ({ \$23 , \$19  })
      /* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:763" */
      2'b?1:
          \last_sdo$next  = \U$$0_spi_device__sdo ;
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \last_sdo$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$309 ) begin end
    \mux_spi_device__sdo$7$next  = \mux_spi_device__sdo$7 ;
    (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:763" *)
    casez ({ \$31 , \$27  })
      /* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:763" */
      2'b?1:
          /* empty */;
      /* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:765" */
      2'b1?:
          \mux_spi_device__sdo$7$next  = last_sdo;
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \mux_spi_device__sdo$7$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$309 ) begin end
    \U$$1_counter$next  = \$34 [15:0];
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \U$$1_counter$next  = 16'h0000;
    endcase
  end
  assign \$12  = \$13 ;
  assign \$33  = \$34 ;
  assign rst = 1'h0;
  assign \$sample$s$spi_device__sck$sync$1$next  = \mux_spi_device__sck$4 ;
  assign \$sample$s$complete$sync$1$next  = \U$$0_complete ;
  assign \mux_spi_device__cs$5  = \U$$4_spi_device__cs ;
  assign \U$$0_spi_device__sdi  = \mux_spi_device__sdi$6 ;
  assign \U$$0_spi_device__cs  = \mux_spi_device__cs$5 ;
  assign \U$$0_spi_device__sck  = \mux_spi_device__sck$4 ;
  assign mux_spi_device__cs = \$15 ;
  assign \U$$1_spi_device__cs  = mux_spi_device__cs;
  assign \mux_spi_device__sdo$3  = \U$$1_spi_device__sdo ;
  assign \U$$1_spi_device__sdi  = \mux_spi_device__sdi$2 ;
  assign \U$$1_spi_device__sck  = \mux_spi_device__sck$1 ;
  assign spi_device__cs = \U$$4_spi_device__cs ;
  assign spi_device__sdo = mux_spi_device__sdo;
  assign mux_spi_device__sdi = \U$$2_spi_device__sdi ;
  assign mux_spi_device__sck = \U$$3_spi_device__sck ;
  assign esp32_spi_0__gpio12_cipo__o = spi_device__sdo;
endmodule

(* \amaranth.hierarchy  = "top.dut.U$$1.ila.fifo.ecp5pll" *)
(* generator = "Amaranth" *)
module ecp5pll(clk25_0__i, sdram_clk);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  input clk25_0__i;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:55" *)
  wire locked;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:54" *)
  wire reset;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210" *)
  output sdram_clk;
  (* FREQUENCY_PIN_CLKI = "25.0" *)
  (* ICP_CURRENT = "6" *)
  (* LPF_RESISTOR = "16" *)
  (* MFG_ENABLE_FILTEROPAMP = "1" *)
  (* MFG_GMCREF_SEL = "2" *)
  EHXPLLL #(
    .CLKFB_DIV(32'd16),
    .CLKI_DIV(32'd1),
    .CLKOP_CPHASE(32'd16),
    .CLKOP_DIV(32'd16),
    .CLKOP_ENABLE("ENABLED"),
    .CLKOP_FPHASE(32'd0),
    .CLKOS3_DIV(32'd1),
    .CLKOS3_ENABLE("ENABLED"),
    .FEEDBK_PATH("INT_OS3")
  ) \U$$0  (
    .CLKI(clk25_0__i),
    .CLKOP(sdram_clk),
    .LOCK(locked),
    .RST(1'h0)
  );
  assign reset = 1'h0;
endmodule

(* \amaranth.hierarchy  = "top.dut.U$$1.ila.fifo" *)
(* generator = "Amaranth" *)
module fifo(clk, r_rdy, r_en, w_rdy, w_level, w_en, w_data, r_data, sdram_0__a__o, sdram_0__dqm__o, sdram_0__dq__oe, sdram_0__dq__i, sdram_0__dq__o, sdram_0__ba__o, sdram_0__cs__o, sdram_0__we__o, sdram_0__ras__o, sdram_0__cas__o, sdram_0__clk__o, sdram_0__clk_en__o, clk25_0__i
, rst);
  reg \$auto$verilog_backend.cc:2083:dump_module$310  = 0;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:225" *)
  wire [3:0] \$1 ;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:310" *)
  wire [6:0] \$10 ;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:314" *)
  wire [7:0] \$13 ;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:314" *)
  wire [6:0] \$14 ;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:316" *)
  wire \$17 ;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:316" *)
  wire \$19 ;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:225" *)
  wire [3:0] \$2 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:89" *)
  wire [23:0] \$21 ;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:316" *)
  wire \$23 ;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:316" *)
  wire \$25 ;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:316" *)
  wire \$27 ;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:316" *)
  wire \$29 ;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:316" *)
  wire \$32 ;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:316" *)
  wire \$34 ;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:309" *)
  wire [1:0] \$4 ;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:309" *)
  wire [1:0] \$5 ;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:309" *)
  wire [1:0] \$7 ;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:310" *)
  wire [7:0] \$9 ;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:228" *)
  output clk;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  input clk25_0__i;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:308" *)
  wire consume_buffered_cdc_r_consume_buffered;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:312" *)
  wire consume_buffered_cdc_w_consume_buffered;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:224" *)
  reg [2:0] div = 3'h0;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:224" *)
  reg [2:0] \div$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:83" *)
  output [23:0] r_data;
  reg [23:0] r_data = 24'h000000;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:83" *)
  reg [23:0] \r_data$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:85" *)
  input r_en;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:86" *)
  reg [7:0] r_level = 8'h00;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:86" *)
  reg [7:0] \r_level$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:84" *)
  output r_rdy;
  reg r_rdy = 1'h0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:84" *)
  reg \r_rdy$next ;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:192" *)
  reg r_rst = 1'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:89" *)
  wire \r_rst$31 ;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:192" *)
  reg \r_rst$next ;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:228" *)
  input rst;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  output [12:0] sdram_0__a__o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  output [1:0] sdram_0__ba__o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  output sdram_0__cas__o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  output sdram_0__clk__o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  output sdram_0__clk_en__o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  output sdram_0__cs__o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  input [15:0] sdram_0__dq__i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  output [15:0] sdram_0__dq__o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  output sdram_0__dq__oe;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  output [1:0] sdram_0__dqm__o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  output sdram_0__ras__o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  output sdram_0__we__o;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210" *)
  wire sdram_clk;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:51" *)
  wire [15:0] sdram_controller_i_dq;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:53" *)
  wire [12:0] sdram_controller_o_a;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:54" *)
  wire [1:0] sdram_controller_o_ba;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:58" *)
  wire sdram_controller_o_cas;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:46" *)
  wire sdram_controller_o_clk;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:47" *)
  wire sdram_controller_o_clk_en;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:55" *)
  wire sdram_controller_o_cs;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:50" *)
  wire [15:0] sdram_controller_o_dq;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:48" *)
  wire sdram_controller_o_dqm;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:57" *)
  wire sdram_controller_o_ras;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:56" *)
  wire sdram_controller_o_we;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:89" *)
  wire [15:0] sdram_controller_r_data;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:89" *)
  reg sdram_controller_r_en;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:89" *)
  wire [5:0] sdram_controller_r_level;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:89" *)
  wire sdram_controller_r_rdy;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:89" *)
  wire [15:0] sdram_controller_w_data;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:89" *)
  wire sdram_controller_w_en;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:89" *)
  wire [5:0] sdram_controller_w_level;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:89" *)
  wire sdram_controller_w_rdy;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210" *)
  wire sdram_rst;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:78" *)
  input [23:0] w_data;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:80" *)
  input w_en;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:81" *)
  output [7:0] w_level;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:79" *)
  output w_rdy;
  assign \$10  = sdram_controller_r_level + (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:310" *) consume_buffered_cdc_r_consume_buffered;
  assign \$9  = + (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:310" *) \$10 ;
  assign \$14  = sdram_controller_w_level + (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:314" *) consume_buffered_cdc_w_consume_buffered;
  assign \$13  = + (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:314" *) \$14 ;
  assign \$17  = ~ (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:316" *) r_rdy;
  assign \$19  = r_en | (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:316" *) \$17 ;
  assign \$21  = + (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:89" *) sdram_controller_r_data;
  assign \$23  = ~ (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:316" *) r_rdy;
  assign \$25  = r_en | (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:316" *) \$23 ;
  assign \$27  = ~ (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:316" *) r_rdy;
  assign \$2  = div + (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:225" *) 1'h1;
  assign \$29  = r_en | (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:316" *) \$27 ;
  assign \$32  = ~ (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:316" *) r_rdy;
  assign \$34  = r_en | (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:316" *) \$32 ;
  assign \$5  = r_rdy - (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:309" *) r_en;
  assign \$7  = \$5  & (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:309" *) r_rdy;
  always @(posedge clk)
    r_rst <= \r_rst$next ;
  always @(posedge clk)
    r_rdy <= \r_rdy$next ;
  always @(posedge clk)
    r_data <= \r_data$next ;
  always @(posedge clk)
    r_level <= \r_level$next ;
  always @(posedge sdram_clk)
    div <= \div$next ;
  \consume_buffered_cdc$81  consume_buffered_cdc (
    .clk(clk),
    .r_consume_buffered(consume_buffered_cdc_r_consume_buffered),
    .rst(rst),
    .w_consume_buffered(consume_buffered_cdc_w_consume_buffered)
  );
  ecp5pll ecp5pll (
    .clk25_0__i(clk25_0__i),
    .sdram_clk(sdram_clk)
  );
  sdram_controller sdram_controller (
    .i_dq(sdram_controller_i_dq),
    .o_a(sdram_controller_o_a),
    .o_ba(sdram_controller_o_ba),
    .o_cas(sdram_controller_o_cas),
    .o_clk(sdram_controller_o_clk),
    .o_clk_en(sdram_controller_o_clk_en),
    .o_cs(sdram_controller_o_cs),
    .o_dq(sdram_controller_o_dq),
    .o_dqm(sdram_controller_o_dqm),
    .o_ras(sdram_controller_o_ras),
    .o_we(sdram_controller_o_we),
    .r_data(sdram_controller_r_data),
    .r_en(sdram_controller_r_en),
    .r_level(sdram_controller_r_level),
    .r_rdy(sdram_controller_r_rdy),
    .sdram_clk(sdram_clk),
    .sdram_rst(1'h0),
    .w_data(sdram_controller_w_data),
    .w_en(sdram_controller_w_en),
    .w_level(sdram_controller_w_level),
    .w_rdy(sdram_controller_w_rdy)
  );
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$310 ) begin end
    \div$next  = \$2 [2:0];
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \div$next  = 3'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$310 ) begin end
    \r_level$next  = \$9 ;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \r_level$next  = 8'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$310 ) begin end
    \r_data$next  = r_data;
    (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:316" *)
    casez (\$19 )
      /* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:316" */
      1'h1:
          \r_data$next  = \$21 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$310 ) begin end
    \r_rdy$next  = r_rdy;
    (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:316" *)
    casez (\$25 )
      /* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:316" */
      1'h1:
          \r_rdy$next  = sdram_controller_r_rdy;
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \r_rdy$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$310 ) begin end
    \r_rst$next  = r_rst;
    (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:316" *)
    casez (\$29 )
      /* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:316" */
      1'h1:
          \r_rst$next  = 1'h0;
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \r_rst$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$310 ) begin end
    sdram_controller_r_en = 1'h0;
    (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:316" *)
    casez (\$34 )
      /* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:316" */
      1'h1:
          sdram_controller_r_en = 1'h1;
    endcase
  end
  assign \$1  = \$2 ;
  assign \$4  = \$7 ;
  assign sdram_rst = 1'h0;
  assign \r_rst$31  = 1'h0;
  assign w_level = \$13 ;
  assign consume_buffered_cdc_r_consume_buffered = \$7 [0];
  assign sdram_controller_w_en = w_en;
  assign w_rdy = sdram_controller_w_rdy;
  assign sdram_controller_w_data = w_data[15:0];
  assign sdram_0__clk_en__o = sdram_controller_o_clk_en;
  assign sdram_0__clk__o = sdram_controller_o_clk;
  assign sdram_0__cas__o = sdram_controller_o_cas;
  assign sdram_0__ras__o = sdram_controller_o_ras;
  assign sdram_0__we__o = sdram_controller_o_we;
  assign sdram_0__cs__o = sdram_controller_o_cs;
  assign sdram_0__ba__o = sdram_controller_o_ba;
  assign sdram_0__dq__o = sdram_controller_o_dq;
  assign sdram_controller_i_dq = sdram_0__dq__i;
  assign sdram_0__dq__oe = sdram_controller_o_dqm;
  assign sdram_0__dqm__o[1] = sdram_controller_o_dqm;
  assign sdram_0__dqm__o[0] = sdram_controller_o_dqm;
  assign sdram_0__a__o = sdram_controller_o_a;
  assign clk = div[1];
endmodule

(* \amaranth.hierarchy  = "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_0_dst" *)
(* generator = "Amaranth" *)
module fifo_0_dst(sdram_clk, r_data, r_rdy, r_en, r_level, w_rdy, w_data, w_en, sdram_rst);
  reg \$auto$verilog_backend.cc:2083:dump_module$311  = 0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:511" *)
  wire [1:0] \$1 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:516" *)
  wire [7:0] \$10 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *)
  wire \$12 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *)
  wire \$14 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *)
  wire \$16 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *)
  wire \$18 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:511" *)
  wire [1:0] \$2 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *)
  wire \$20 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *)
  wire \$22 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *)
  wire \$24 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *)
  wire \$26 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:511" *)
  wire [1:0] \$4 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:512" *)
  wire [7:0] \$6 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:512" *)
  wire [7:0] \$7 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:516" *)
  wire [7:0] \$9 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:510" *)
  wire consume_buffered_cdc_r_consume_buffered;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:514" *)
  wire consume_buffered_cdc_w_consume_buffered;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:83" *)
  output [15:0] r_data;
  reg [15:0] r_data = 16'h0000;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:83" *)
  reg [15:0] \r_data$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:85" *)
  input r_en;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:86" *)
  output [6:0] r_level;
  reg [6:0] r_level = 7'h00;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:86" *)
  reg [6:0] \r_level$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:84" *)
  output r_rdy;
  reg r_rdy = 1'h0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:84" *)
  reg \r_rdy$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:488" *)
  reg r_rst = 1'h0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:488" *)
  reg \r_rst$next ;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:267" *)
  wire read_0_clk;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:267" *)
  wire read_0_rst;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210" *)
  input sdram_clk;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210" *)
  input sdram_rst;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:83" *)
  wire [15:0] unbuffered_r_data;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:85" *)
  reg unbuffered_r_en;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:86" *)
  wire [6:0] unbuffered_r_level;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:84" *)
  wire unbuffered_r_rdy;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:311" *)
  wire unbuffered_r_rst;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:78" *)
  wire [15:0] unbuffered_w_data;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:80" *)
  wire unbuffered_w_en;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:81" *)
  wire [6:0] unbuffered_w_level;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:79" *)
  wire unbuffered_w_rdy;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:78" *)
  input [15:0] w_data;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:80" *)
  input w_en;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:81" *)
  wire [6:0] w_level;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:79" *)
  output w_rdy;
  assign \$10  = unbuffered_w_level + (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:516" *) consume_buffered_cdc_w_consume_buffered;
  assign \$12  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *) r_rdy;
  assign \$14  = r_en | (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *) \$12 ;
  assign \$16  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *) r_rdy;
  assign \$18  = r_en | (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *) \$16 ;
  assign \$20  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *) r_rdy;
  assign \$22  = r_en | (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *) \$20 ;
  assign \$24  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *) r_rdy;
  assign \$26  = r_en | (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *) \$24 ;
  assign \$2  = r_rdy - (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:511" *) r_en;
  assign \$4  = \$2  & (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:511" *) r_rdy;
  assign \$7  = unbuffered_r_level + (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:512" *) consume_buffered_cdc_r_consume_buffered;
  always @(posedge 1'h0)
    r_rst <= \r_rst$next ;
  always @(posedge 1'h0)
    r_rdy <= \r_rdy$next ;
  always @(posedge 1'h0)
    r_data <= \r_data$next ;
  always @(posedge 1'h0)
    r_level <= \r_level$next ;
  \consume_buffered_cdc$20  consume_buffered_cdc (
    .r_consume_buffered(consume_buffered_cdc_r_consume_buffered),
    .sdram_clk(sdram_clk),
    .sdram_rst(sdram_rst),
    .w_consume_buffered(consume_buffered_cdc_w_consume_buffered)
  );
  \unbuffered$11  unbuffered (
    .r_data(unbuffered_r_data),
    .r_en(unbuffered_r_en),
    .r_level(unbuffered_r_level),
    .r_rdy(unbuffered_r_rdy),
    .r_rst(unbuffered_r_rst),
    .read_0_clk(1'h0),
    .read_0_rst(1'h0),
    .sdram_clk(sdram_clk),
    .sdram_rst(sdram_rst),
    .w_data(unbuffered_w_data),
    .w_en(unbuffered_w_en),
    .w_level(unbuffered_w_level),
    .w_rdy(unbuffered_w_rdy)
  );
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$311 ) begin end
    \r_level$next  = \$7 [6:0];
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (read_0_rst)
      1'h1:
          \r_level$next  = 7'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$311 ) begin end
    \r_data$next  = r_data;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *)
    casez (\$14 )
      /* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" */
      1'h1:
          \r_data$next  = unbuffered_r_data;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$311 ) begin end
    \r_rdy$next  = r_rdy;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *)
    casez (\$18 )
      /* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" */
      1'h1:
          \r_rdy$next  = unbuffered_r_rdy;
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (read_0_rst)
      1'h1:
          \r_rdy$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$311 ) begin end
    \r_rst$next  = r_rst;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *)
    casez (\$22 )
      /* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" */
      1'h1:
          \r_rst$next  = unbuffered_r_rst;
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (read_0_rst)
      1'h1:
          \r_rst$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$311 ) begin end
    unbuffered_r_en = 1'h0;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *)
    casez (\$26 )
      /* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" */
      1'h1:
          unbuffered_r_en = 1'h1;
    endcase
  end
  assign \$1  = \$4 ;
  assign \$6  = \$7 ;
  assign \$9  = \$10 ;
  assign read_0_clk = 1'h0;
  assign read_0_rst = 1'h0;
  assign w_level = \$10 [6:0];
  assign consume_buffered_cdc_r_consume_buffered = \$4 [0];
  assign unbuffered_w_en = w_en;
  assign w_rdy = unbuffered_w_rdy;
  assign unbuffered_w_data = w_data;
endmodule

(* \amaranth.hierarchy  = "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_0_src" *)
(* generator = "Amaranth" *)
module fifo_0_src(sdram_clk, w_data, w_rdy, w_en, w_level, r_rdy, r_en, r_data, r_level, sdram_rst);
  reg \$auto$verilog_backend.cc:2083:dump_module$312  = 0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:511" *)
  wire [1:0] \$1 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:516" *)
  wire [7:0] \$10 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *)
  wire \$12 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *)
  wire \$14 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *)
  wire \$16 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *)
  wire \$18 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:511" *)
  wire [1:0] \$2 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *)
  wire \$20 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *)
  wire \$22 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *)
  wire \$24 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *)
  wire \$26 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:511" *)
  wire [1:0] \$4 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:512" *)
  wire [7:0] \$6 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:512" *)
  wire [7:0] \$7 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:516" *)
  wire [7:0] \$9 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:510" *)
  wire consume_buffered_cdc_r_consume_buffered;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:514" *)
  wire consume_buffered_cdc_w_consume_buffered;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:83" *)
  output [15:0] r_data;
  reg [15:0] r_data = 16'h0000;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:83" *)
  reg [15:0] \r_data$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:85" *)
  input r_en;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:86" *)
  output [6:0] r_level;
  reg [6:0] r_level = 7'h00;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:86" *)
  reg [6:0] \r_level$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:84" *)
  output r_rdy;
  reg r_rdy = 1'h0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:84" *)
  reg \r_rdy$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:488" *)
  reg r_rst = 1'h0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:488" *)
  reg \r_rst$next ;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210" *)
  input sdram_clk;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210" *)
  input sdram_rst;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:83" *)
  wire [15:0] unbuffered_r_data;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:85" *)
  reg unbuffered_r_en;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:86" *)
  wire [6:0] unbuffered_r_level;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:84" *)
  wire unbuffered_r_rdy;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:311" *)
  wire unbuffered_r_rst;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:78" *)
  wire [15:0] unbuffered_w_data;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:80" *)
  wire unbuffered_w_en;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:81" *)
  wire [6:0] unbuffered_w_level;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:79" *)
  wire unbuffered_w_rdy;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:267" *)
  wire unbuffered_write_0_clk;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:267" *)
  wire unbuffered_write_0_rst;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:78" *)
  input [15:0] w_data;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:80" *)
  input w_en;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:81" *)
  output [6:0] w_level;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:79" *)
  output w_rdy;
  assign \$10  = unbuffered_w_level + (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:516" *) consume_buffered_cdc_w_consume_buffered;
  assign \$12  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *) r_rdy;
  assign \$14  = r_en | (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *) \$12 ;
  assign \$16  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *) r_rdy;
  assign \$18  = r_en | (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *) \$16 ;
  assign \$20  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *) r_rdy;
  assign \$22  = r_en | (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *) \$20 ;
  assign \$24  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *) r_rdy;
  assign \$26  = r_en | (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *) \$24 ;
  assign \$2  = r_rdy - (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:511" *) r_en;
  assign \$4  = \$2  & (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:511" *) r_rdy;
  assign \$7  = unbuffered_r_level + (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:512" *) consume_buffered_cdc_r_consume_buffered;
  always @(posedge sdram_clk)
    r_rst <= \r_rst$next ;
  always @(posedge sdram_clk)
    r_rdy <= \r_rdy$next ;
  always @(posedge sdram_clk)
    r_data <= \r_data$next ;
  always @(posedge sdram_clk)
    r_level <= \r_level$next ;
  \consume_buffered_cdc$10  consume_buffered_cdc (
    .r_consume_buffered(consume_buffered_cdc_r_consume_buffered),
    .w_consume_buffered(consume_buffered_cdc_w_consume_buffered),
    .write_0_clk(1'h0),
    .write_0_rst(1'h0)
  );
  \unbuffered$1  unbuffered (
    .r_data(unbuffered_r_data),
    .r_en(unbuffered_r_en),
    .r_level(unbuffered_r_level),
    .r_rdy(unbuffered_r_rdy),
    .r_rst(unbuffered_r_rst),
    .sdram_clk(sdram_clk),
    .sdram_rst(sdram_rst),
    .w_data(unbuffered_w_data),
    .w_en(unbuffered_w_en),
    .w_level(unbuffered_w_level),
    .w_rdy(unbuffered_w_rdy),
    .write_0_clk(1'h0),
    .write_0_rst(1'h0)
  );
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$312 ) begin end
    \r_level$next  = \$7 [6:0];
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \r_level$next  = 7'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$312 ) begin end
    \r_data$next  = r_data;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *)
    casez (\$14 )
      /* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" */
      1'h1:
          \r_data$next  = unbuffered_r_data;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$312 ) begin end
    \r_rdy$next  = r_rdy;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *)
    casez (\$18 )
      /* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" */
      1'h1:
          \r_rdy$next  = unbuffered_r_rdy;
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \r_rdy$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$312 ) begin end
    \r_rst$next  = r_rst;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *)
    casez (\$22 )
      /* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" */
      1'h1:
          \r_rst$next  = unbuffered_r_rst;
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \r_rst$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$312 ) begin end
    unbuffered_r_en = 1'h0;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *)
    casez (\$26 )
      /* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" */
      1'h1:
          unbuffered_r_en = 1'h1;
    endcase
  end
  assign \$1  = \$4 ;
  assign \$6  = \$7 ;
  assign \$9  = \$10 ;
  assign unbuffered_write_0_rst = 1'h0;
  assign unbuffered_write_0_clk = 1'h0;
  assign w_level = \$10 [6:0];
  assign consume_buffered_cdc_r_consume_buffered = \$4 [0];
  assign unbuffered_w_en = w_en;
  assign w_rdy = unbuffered_w_rdy;
  assign unbuffered_w_data = w_data;
endmodule

(* \amaranth.hierarchy  = "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_1_dst" *)
(* generator = "Amaranth" *)
module fifo_1_dst(sdram_clk, r_data, r_rdy, r_en, r_level, w_rdy, w_data, w_en, sdram_rst);
  reg \$auto$verilog_backend.cc:2083:dump_module$313  = 0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:511" *)
  wire [1:0] \$1 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:516" *)
  wire [7:0] \$10 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *)
  wire \$12 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *)
  wire \$14 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *)
  wire \$16 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *)
  wire \$18 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:511" *)
  wire [1:0] \$2 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *)
  wire \$20 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *)
  wire \$22 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *)
  wire \$24 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *)
  wire \$26 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:511" *)
  wire [1:0] \$4 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:512" *)
  wire [7:0] \$6 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:512" *)
  wire [7:0] \$7 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:516" *)
  wire [7:0] \$9 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:510" *)
  wire consume_buffered_cdc_r_consume_buffered;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:514" *)
  wire consume_buffered_cdc_w_consume_buffered;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:83" *)
  output [15:0] r_data;
  reg [15:0] r_data = 16'h0000;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:83" *)
  reg [15:0] \r_data$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:85" *)
  input r_en;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:86" *)
  output [6:0] r_level;
  reg [6:0] r_level = 7'h00;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:86" *)
  reg [6:0] \r_level$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:84" *)
  output r_rdy;
  reg r_rdy = 1'h0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:84" *)
  reg \r_rdy$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:488" *)
  reg r_rst = 1'h0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:488" *)
  reg \r_rst$next ;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:267" *)
  wire read_1_clk;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:267" *)
  wire read_1_rst;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210" *)
  input sdram_clk;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210" *)
  input sdram_rst;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:83" *)
  wire [15:0] unbuffered_r_data;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:85" *)
  reg unbuffered_r_en;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:86" *)
  wire [6:0] unbuffered_r_level;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:84" *)
  wire unbuffered_r_rdy;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:311" *)
  wire unbuffered_r_rst;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:78" *)
  wire [15:0] unbuffered_w_data;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:80" *)
  wire unbuffered_w_en;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:81" *)
  wire [6:0] unbuffered_w_level;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:79" *)
  wire unbuffered_w_rdy;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:78" *)
  input [15:0] w_data;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:80" *)
  input w_en;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:81" *)
  wire [6:0] w_level;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:79" *)
  output w_rdy;
  assign \$10  = unbuffered_w_level + (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:516" *) consume_buffered_cdc_w_consume_buffered;
  assign \$12  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *) r_rdy;
  assign \$14  = r_en | (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *) \$12 ;
  assign \$16  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *) r_rdy;
  assign \$18  = r_en | (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *) \$16 ;
  assign \$20  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *) r_rdy;
  assign \$22  = r_en | (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *) \$20 ;
  assign \$24  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *) r_rdy;
  assign \$26  = r_en | (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *) \$24 ;
  assign \$2  = r_rdy - (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:511" *) r_en;
  assign \$4  = \$2  & (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:511" *) r_rdy;
  assign \$7  = unbuffered_r_level + (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:512" *) consume_buffered_cdc_r_consume_buffered;
  always @(posedge 1'h0)
    r_rst <= \r_rst$next ;
  always @(posedge 1'h0)
    r_rdy <= \r_rdy$next ;
  always @(posedge 1'h0)
    r_data <= \r_data$next ;
  always @(posedge 1'h0)
    r_level <= \r_level$next ;
  \consume_buffered_cdc$40  consume_buffered_cdc (
    .r_consume_buffered(consume_buffered_cdc_r_consume_buffered),
    .sdram_clk(sdram_clk),
    .sdram_rst(sdram_rst),
    .w_consume_buffered(consume_buffered_cdc_w_consume_buffered)
  );
  \unbuffered$31  unbuffered (
    .r_data(unbuffered_r_data),
    .r_en(unbuffered_r_en),
    .r_level(unbuffered_r_level),
    .r_rdy(unbuffered_r_rdy),
    .r_rst(unbuffered_r_rst),
    .read_1_clk(1'h0),
    .read_1_rst(1'h0),
    .sdram_clk(sdram_clk),
    .sdram_rst(sdram_rst),
    .w_data(unbuffered_w_data),
    .w_en(unbuffered_w_en),
    .w_level(unbuffered_w_level),
    .w_rdy(unbuffered_w_rdy)
  );
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$313 ) begin end
    \r_level$next  = \$7 [6:0];
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (read_1_rst)
      1'h1:
          \r_level$next  = 7'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$313 ) begin end
    \r_data$next  = r_data;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *)
    casez (\$14 )
      /* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" */
      1'h1:
          \r_data$next  = unbuffered_r_data;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$313 ) begin end
    \r_rdy$next  = r_rdy;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *)
    casez (\$18 )
      /* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" */
      1'h1:
          \r_rdy$next  = unbuffered_r_rdy;
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (read_1_rst)
      1'h1:
          \r_rdy$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$313 ) begin end
    \r_rst$next  = r_rst;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *)
    casez (\$22 )
      /* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" */
      1'h1:
          \r_rst$next  = unbuffered_r_rst;
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (read_1_rst)
      1'h1:
          \r_rst$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$313 ) begin end
    unbuffered_r_en = 1'h0;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *)
    casez (\$26 )
      /* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" */
      1'h1:
          unbuffered_r_en = 1'h1;
    endcase
  end
  assign \$1  = \$4 ;
  assign \$6  = \$7 ;
  assign \$9  = \$10 ;
  assign read_1_clk = 1'h0;
  assign read_1_rst = 1'h0;
  assign w_level = \$10 [6:0];
  assign consume_buffered_cdc_r_consume_buffered = \$4 [0];
  assign unbuffered_w_en = w_en;
  assign w_rdy = unbuffered_w_rdy;
  assign unbuffered_w_data = w_data;
endmodule

(* \amaranth.hierarchy  = "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_1_src" *)
(* generator = "Amaranth" *)
module fifo_1_src(sdram_clk, w_data, w_rdy, w_en, w_level, r_rdy, r_en, r_data, r_level, sdram_rst);
  reg \$auto$verilog_backend.cc:2083:dump_module$314  = 0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:511" *)
  wire [1:0] \$1 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:516" *)
  wire [7:0] \$10 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *)
  wire \$12 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *)
  wire \$14 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *)
  wire \$16 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *)
  wire \$18 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:511" *)
  wire [1:0] \$2 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *)
  wire \$20 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *)
  wire \$22 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *)
  wire \$24 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *)
  wire \$26 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:511" *)
  wire [1:0] \$4 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:512" *)
  wire [7:0] \$6 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:512" *)
  wire [7:0] \$7 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:516" *)
  wire [7:0] \$9 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:510" *)
  wire consume_buffered_cdc_r_consume_buffered;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:514" *)
  wire consume_buffered_cdc_w_consume_buffered;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:83" *)
  output [15:0] r_data;
  reg [15:0] r_data = 16'h0000;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:83" *)
  reg [15:0] \r_data$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:85" *)
  input r_en;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:86" *)
  output [6:0] r_level;
  reg [6:0] r_level = 7'h00;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:86" *)
  reg [6:0] \r_level$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:84" *)
  output r_rdy;
  reg r_rdy = 1'h0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:84" *)
  reg \r_rdy$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:488" *)
  reg r_rst = 1'h0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:488" *)
  reg \r_rst$next ;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210" *)
  input sdram_clk;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210" *)
  input sdram_rst;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:83" *)
  wire [15:0] unbuffered_r_data;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:85" *)
  reg unbuffered_r_en;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:86" *)
  wire [6:0] unbuffered_r_level;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:84" *)
  wire unbuffered_r_rdy;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:311" *)
  wire unbuffered_r_rst;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:78" *)
  wire [15:0] unbuffered_w_data;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:80" *)
  wire unbuffered_w_en;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:81" *)
  wire [6:0] unbuffered_w_level;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:79" *)
  wire unbuffered_w_rdy;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:267" *)
  wire unbuffered_write_1_clk;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:267" *)
  wire unbuffered_write_1_rst;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:78" *)
  input [15:0] w_data;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:80" *)
  input w_en;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:81" *)
  output [6:0] w_level;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:79" *)
  output w_rdy;
  assign \$10  = unbuffered_w_level + (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:516" *) consume_buffered_cdc_w_consume_buffered;
  assign \$12  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *) r_rdy;
  assign \$14  = r_en | (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *) \$12 ;
  assign \$16  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *) r_rdy;
  assign \$18  = r_en | (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *) \$16 ;
  assign \$20  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *) r_rdy;
  assign \$22  = r_en | (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *) \$20 ;
  assign \$24  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *) r_rdy;
  assign \$26  = r_en | (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *) \$24 ;
  assign \$2  = r_rdy - (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:511" *) r_en;
  assign \$4  = \$2  & (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:511" *) r_rdy;
  assign \$7  = unbuffered_r_level + (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:512" *) consume_buffered_cdc_r_consume_buffered;
  always @(posedge sdram_clk)
    r_rst <= \r_rst$next ;
  always @(posedge sdram_clk)
    r_rdy <= \r_rdy$next ;
  always @(posedge sdram_clk)
    r_data <= \r_data$next ;
  always @(posedge sdram_clk)
    r_level <= \r_level$next ;
  \consume_buffered_cdc$30  consume_buffered_cdc (
    .r_consume_buffered(consume_buffered_cdc_r_consume_buffered),
    .w_consume_buffered(consume_buffered_cdc_w_consume_buffered),
    .write_1_clk(1'h0),
    .write_1_rst(1'h0)
  );
  \unbuffered$21  unbuffered (
    .r_data(unbuffered_r_data),
    .r_en(unbuffered_r_en),
    .r_level(unbuffered_r_level),
    .r_rdy(unbuffered_r_rdy),
    .r_rst(unbuffered_r_rst),
    .sdram_clk(sdram_clk),
    .sdram_rst(sdram_rst),
    .w_data(unbuffered_w_data),
    .w_en(unbuffered_w_en),
    .w_level(unbuffered_w_level),
    .w_rdy(unbuffered_w_rdy),
    .write_1_clk(1'h0),
    .write_1_rst(1'h0)
  );
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$314 ) begin end
    \r_level$next  = \$7 [6:0];
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \r_level$next  = 7'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$314 ) begin end
    \r_data$next  = r_data;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *)
    casez (\$14 )
      /* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" */
      1'h1:
          \r_data$next  = unbuffered_r_data;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$314 ) begin end
    \r_rdy$next  = r_rdy;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *)
    casez (\$18 )
      /* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" */
      1'h1:
          \r_rdy$next  = unbuffered_r_rdy;
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \r_rdy$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$314 ) begin end
    \r_rst$next  = r_rst;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *)
    casez (\$22 )
      /* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" */
      1'h1:
          \r_rst$next  = unbuffered_r_rst;
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \r_rst$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$314 ) begin end
    unbuffered_r_en = 1'h0;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *)
    casez (\$26 )
      /* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" */
      1'h1:
          unbuffered_r_en = 1'h1;
    endcase
  end
  assign \$1  = \$4 ;
  assign \$6  = \$7 ;
  assign \$9  = \$10 ;
  assign unbuffered_write_1_rst = 1'h0;
  assign unbuffered_write_1_clk = 1'h0;
  assign w_level = \$10 [6:0];
  assign consume_buffered_cdc_r_consume_buffered = \$4 [0];
  assign unbuffered_w_en = w_en;
  assign w_rdy = unbuffered_w_rdy;
  assign unbuffered_w_data = w_data;
endmodule

(* \amaranth.hierarchy  = "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_2_dst" *)
(* generator = "Amaranth" *)
module fifo_2_dst(sdram_clk, r_data, r_rdy, r_en, r_level, w_rdy, w_data, w_en, sdram_rst);
  reg \$auto$verilog_backend.cc:2083:dump_module$315  = 0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:511" *)
  wire [1:0] \$1 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:516" *)
  wire [7:0] \$10 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *)
  wire \$12 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *)
  wire \$14 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *)
  wire \$16 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *)
  wire \$18 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:511" *)
  wire [1:0] \$2 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *)
  wire \$20 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *)
  wire \$22 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *)
  wire \$24 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *)
  wire \$26 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:511" *)
  wire [1:0] \$4 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:512" *)
  wire [7:0] \$6 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:512" *)
  wire [7:0] \$7 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:516" *)
  wire [7:0] \$9 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:510" *)
  wire consume_buffered_cdc_r_consume_buffered;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:514" *)
  wire consume_buffered_cdc_w_consume_buffered;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:83" *)
  output [15:0] r_data;
  reg [15:0] r_data = 16'h0000;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:83" *)
  reg [15:0] \r_data$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:85" *)
  input r_en;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:86" *)
  output [6:0] r_level;
  reg [6:0] r_level = 7'h00;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:86" *)
  reg [6:0] \r_level$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:84" *)
  output r_rdy;
  reg r_rdy = 1'h0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:84" *)
  reg \r_rdy$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:488" *)
  reg r_rst = 1'h0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:488" *)
  reg \r_rst$next ;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:267" *)
  wire read_2_clk;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:267" *)
  wire read_2_rst;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210" *)
  input sdram_clk;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210" *)
  input sdram_rst;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:83" *)
  wire [15:0] unbuffered_r_data;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:85" *)
  reg unbuffered_r_en;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:86" *)
  wire [6:0] unbuffered_r_level;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:84" *)
  wire unbuffered_r_rdy;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:311" *)
  wire unbuffered_r_rst;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:78" *)
  wire [15:0] unbuffered_w_data;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:80" *)
  wire unbuffered_w_en;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:81" *)
  wire [6:0] unbuffered_w_level;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:79" *)
  wire unbuffered_w_rdy;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:78" *)
  input [15:0] w_data;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:80" *)
  input w_en;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:81" *)
  wire [6:0] w_level;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:79" *)
  output w_rdy;
  assign \$10  = unbuffered_w_level + (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:516" *) consume_buffered_cdc_w_consume_buffered;
  assign \$12  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *) r_rdy;
  assign \$14  = r_en | (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *) \$12 ;
  assign \$16  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *) r_rdy;
  assign \$18  = r_en | (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *) \$16 ;
  assign \$20  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *) r_rdy;
  assign \$22  = r_en | (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *) \$20 ;
  assign \$24  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *) r_rdy;
  assign \$26  = r_en | (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *) \$24 ;
  assign \$2  = r_rdy - (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:511" *) r_en;
  assign \$4  = \$2  & (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:511" *) r_rdy;
  assign \$7  = unbuffered_r_level + (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:512" *) consume_buffered_cdc_r_consume_buffered;
  always @(posedge 1'h0)
    r_rst <= \r_rst$next ;
  always @(posedge 1'h0)
    r_rdy <= \r_rdy$next ;
  always @(posedge 1'h0)
    r_data <= \r_data$next ;
  always @(posedge 1'h0)
    r_level <= \r_level$next ;
  \consume_buffered_cdc$60  consume_buffered_cdc (
    .r_consume_buffered(consume_buffered_cdc_r_consume_buffered),
    .sdram_clk(sdram_clk),
    .sdram_rst(sdram_rst),
    .w_consume_buffered(consume_buffered_cdc_w_consume_buffered)
  );
  \unbuffered$51  unbuffered (
    .r_data(unbuffered_r_data),
    .r_en(unbuffered_r_en),
    .r_level(unbuffered_r_level),
    .r_rdy(unbuffered_r_rdy),
    .r_rst(unbuffered_r_rst),
    .read_2_clk(1'h0),
    .read_2_rst(1'h0),
    .sdram_clk(sdram_clk),
    .sdram_rst(sdram_rst),
    .w_data(unbuffered_w_data),
    .w_en(unbuffered_w_en),
    .w_level(unbuffered_w_level),
    .w_rdy(unbuffered_w_rdy)
  );
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$315 ) begin end
    \r_level$next  = \$7 [6:0];
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (read_2_rst)
      1'h1:
          \r_level$next  = 7'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$315 ) begin end
    \r_data$next  = r_data;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *)
    casez (\$14 )
      /* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" */
      1'h1:
          \r_data$next  = unbuffered_r_data;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$315 ) begin end
    \r_rdy$next  = r_rdy;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *)
    casez (\$18 )
      /* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" */
      1'h1:
          \r_rdy$next  = unbuffered_r_rdy;
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (read_2_rst)
      1'h1:
          \r_rdy$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$315 ) begin end
    \r_rst$next  = r_rst;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *)
    casez (\$22 )
      /* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" */
      1'h1:
          \r_rst$next  = unbuffered_r_rst;
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (read_2_rst)
      1'h1:
          \r_rst$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$315 ) begin end
    unbuffered_r_en = 1'h0;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *)
    casez (\$26 )
      /* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" */
      1'h1:
          unbuffered_r_en = 1'h1;
    endcase
  end
  assign \$1  = \$4 ;
  assign \$6  = \$7 ;
  assign \$9  = \$10 ;
  assign read_2_clk = 1'h0;
  assign read_2_rst = 1'h0;
  assign w_level = \$10 [6:0];
  assign consume_buffered_cdc_r_consume_buffered = \$4 [0];
  assign unbuffered_w_en = w_en;
  assign w_rdy = unbuffered_w_rdy;
  assign unbuffered_w_data = w_data;
endmodule

(* \amaranth.hierarchy  = "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_2_src" *)
(* generator = "Amaranth" *)
module fifo_2_src(sdram_clk, w_data, w_rdy, w_en, w_level, r_rdy, r_en, r_data, r_level, sdram_rst);
  reg \$auto$verilog_backend.cc:2083:dump_module$316  = 0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:511" *)
  wire [1:0] \$1 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:516" *)
  wire [7:0] \$10 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *)
  wire \$12 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *)
  wire \$14 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *)
  wire \$16 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *)
  wire \$18 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:511" *)
  wire [1:0] \$2 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *)
  wire \$20 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *)
  wire \$22 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *)
  wire \$24 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *)
  wire \$26 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:511" *)
  wire [1:0] \$4 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:512" *)
  wire [7:0] \$6 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:512" *)
  wire [7:0] \$7 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:516" *)
  wire [7:0] \$9 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:510" *)
  wire consume_buffered_cdc_r_consume_buffered;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:514" *)
  wire consume_buffered_cdc_w_consume_buffered;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:83" *)
  output [15:0] r_data;
  reg [15:0] r_data = 16'h0000;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:83" *)
  reg [15:0] \r_data$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:85" *)
  input r_en;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:86" *)
  output [6:0] r_level;
  reg [6:0] r_level = 7'h00;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:86" *)
  reg [6:0] \r_level$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:84" *)
  output r_rdy;
  reg r_rdy = 1'h0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:84" *)
  reg \r_rdy$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:488" *)
  reg r_rst = 1'h0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:488" *)
  reg \r_rst$next ;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210" *)
  input sdram_clk;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210" *)
  input sdram_rst;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:83" *)
  wire [15:0] unbuffered_r_data;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:85" *)
  reg unbuffered_r_en;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:86" *)
  wire [6:0] unbuffered_r_level;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:84" *)
  wire unbuffered_r_rdy;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:311" *)
  wire unbuffered_r_rst;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:78" *)
  wire [15:0] unbuffered_w_data;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:80" *)
  wire unbuffered_w_en;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:81" *)
  wire [6:0] unbuffered_w_level;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:79" *)
  wire unbuffered_w_rdy;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:267" *)
  wire unbuffered_write_2_clk;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:267" *)
  wire unbuffered_write_2_rst;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:78" *)
  input [15:0] w_data;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:80" *)
  input w_en;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:81" *)
  output [6:0] w_level;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:79" *)
  output w_rdy;
  assign \$10  = unbuffered_w_level + (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:516" *) consume_buffered_cdc_w_consume_buffered;
  assign \$12  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *) r_rdy;
  assign \$14  = r_en | (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *) \$12 ;
  assign \$16  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *) r_rdy;
  assign \$18  = r_en | (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *) \$16 ;
  assign \$20  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *) r_rdy;
  assign \$22  = r_en | (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *) \$20 ;
  assign \$24  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *) r_rdy;
  assign \$26  = r_en | (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *) \$24 ;
  assign \$2  = r_rdy - (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:511" *) r_en;
  assign \$4  = \$2  & (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:511" *) r_rdy;
  assign \$7  = unbuffered_r_level + (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:512" *) consume_buffered_cdc_r_consume_buffered;
  always @(posedge sdram_clk)
    r_rst <= \r_rst$next ;
  always @(posedge sdram_clk)
    r_rdy <= \r_rdy$next ;
  always @(posedge sdram_clk)
    r_data <= \r_data$next ;
  always @(posedge sdram_clk)
    r_level <= \r_level$next ;
  \consume_buffered_cdc$50  consume_buffered_cdc (
    .r_consume_buffered(consume_buffered_cdc_r_consume_buffered),
    .w_consume_buffered(consume_buffered_cdc_w_consume_buffered),
    .write_2_clk(1'h0),
    .write_2_rst(1'h0)
  );
  \unbuffered$41  unbuffered (
    .r_data(unbuffered_r_data),
    .r_en(unbuffered_r_en),
    .r_level(unbuffered_r_level),
    .r_rdy(unbuffered_r_rdy),
    .r_rst(unbuffered_r_rst),
    .sdram_clk(sdram_clk),
    .sdram_rst(sdram_rst),
    .w_data(unbuffered_w_data),
    .w_en(unbuffered_w_en),
    .w_level(unbuffered_w_level),
    .w_rdy(unbuffered_w_rdy),
    .write_2_clk(1'h0),
    .write_2_rst(1'h0)
  );
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$316 ) begin end
    \r_level$next  = \$7 [6:0];
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \r_level$next  = 7'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$316 ) begin end
    \r_data$next  = r_data;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *)
    casez (\$14 )
      /* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" */
      1'h1:
          \r_data$next  = unbuffered_r_data;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$316 ) begin end
    \r_rdy$next  = r_rdy;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *)
    casez (\$18 )
      /* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" */
      1'h1:
          \r_rdy$next  = unbuffered_r_rdy;
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \r_rdy$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$316 ) begin end
    \r_rst$next  = r_rst;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *)
    casez (\$22 )
      /* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" */
      1'h1:
          \r_rst$next  = unbuffered_r_rst;
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \r_rst$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$316 ) begin end
    unbuffered_r_en = 1'h0;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *)
    casez (\$26 )
      /* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" */
      1'h1:
          unbuffered_r_en = 1'h1;
    endcase
  end
  assign \$1  = \$4 ;
  assign \$6  = \$7 ;
  assign \$9  = \$10 ;
  assign unbuffered_write_2_rst = 1'h0;
  assign unbuffered_write_2_clk = 1'h0;
  assign w_level = \$10 [6:0];
  assign consume_buffered_cdc_r_consume_buffered = \$4 [0];
  assign unbuffered_w_en = w_en;
  assign w_rdy = unbuffered_w_rdy;
  assign unbuffered_w_data = w_data;
endmodule

(* \amaranth.hierarchy  = "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_3_dst" *)
(* generator = "Amaranth" *)
module fifo_3_dst(sdram_clk, r_data, r_rdy, r_en, r_level, w_rdy, w_data, w_en, sdram_rst);
  reg \$auto$verilog_backend.cc:2083:dump_module$317  = 0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:511" *)
  wire [1:0] \$1 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:516" *)
  wire [7:0] \$10 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *)
  wire \$12 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *)
  wire \$14 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *)
  wire \$16 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *)
  wire \$18 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:511" *)
  wire [1:0] \$2 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *)
  wire \$20 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *)
  wire \$22 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *)
  wire \$24 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *)
  wire \$26 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:511" *)
  wire [1:0] \$4 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:512" *)
  wire [7:0] \$6 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:512" *)
  wire [7:0] \$7 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:516" *)
  wire [7:0] \$9 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:510" *)
  wire consume_buffered_cdc_r_consume_buffered;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:514" *)
  wire consume_buffered_cdc_w_consume_buffered;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:83" *)
  output [15:0] r_data;
  reg [15:0] r_data = 16'h0000;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:83" *)
  reg [15:0] \r_data$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:85" *)
  input r_en;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:86" *)
  output [6:0] r_level;
  reg [6:0] r_level = 7'h00;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:86" *)
  reg [6:0] \r_level$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:84" *)
  output r_rdy;
  reg r_rdy = 1'h0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:84" *)
  reg \r_rdy$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:488" *)
  reg r_rst = 1'h0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:488" *)
  reg \r_rst$next ;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:267" *)
  wire read_3_clk;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:267" *)
  wire read_3_rst;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210" *)
  input sdram_clk;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210" *)
  input sdram_rst;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:83" *)
  wire [15:0] unbuffered_r_data;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:85" *)
  reg unbuffered_r_en;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:86" *)
  wire [6:0] unbuffered_r_level;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:84" *)
  wire unbuffered_r_rdy;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:311" *)
  wire unbuffered_r_rst;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:78" *)
  wire [15:0] unbuffered_w_data;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:80" *)
  wire unbuffered_w_en;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:81" *)
  wire [6:0] unbuffered_w_level;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:79" *)
  wire unbuffered_w_rdy;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:78" *)
  input [15:0] w_data;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:80" *)
  input w_en;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:81" *)
  wire [6:0] w_level;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:79" *)
  output w_rdy;
  assign \$10  = unbuffered_w_level + (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:516" *) consume_buffered_cdc_w_consume_buffered;
  assign \$12  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *) r_rdy;
  assign \$14  = r_en | (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *) \$12 ;
  assign \$16  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *) r_rdy;
  assign \$18  = r_en | (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *) \$16 ;
  assign \$20  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *) r_rdy;
  assign \$22  = r_en | (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *) \$20 ;
  assign \$24  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *) r_rdy;
  assign \$26  = r_en | (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *) \$24 ;
  assign \$2  = r_rdy - (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:511" *) r_en;
  assign \$4  = \$2  & (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:511" *) r_rdy;
  assign \$7  = unbuffered_r_level + (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:512" *) consume_buffered_cdc_r_consume_buffered;
  always @(posedge 1'h0)
    r_rst <= \r_rst$next ;
  always @(posedge 1'h0)
    r_rdy <= \r_rdy$next ;
  always @(posedge 1'h0)
    r_data <= \r_data$next ;
  always @(posedge 1'h0)
    r_level <= \r_level$next ;
  \consume_buffered_cdc$80  consume_buffered_cdc (
    .r_consume_buffered(consume_buffered_cdc_r_consume_buffered),
    .sdram_clk(sdram_clk),
    .sdram_rst(sdram_rst),
    .w_consume_buffered(consume_buffered_cdc_w_consume_buffered)
  );
  \unbuffered$71  unbuffered (
    .r_data(unbuffered_r_data),
    .r_en(unbuffered_r_en),
    .r_level(unbuffered_r_level),
    .r_rdy(unbuffered_r_rdy),
    .r_rst(unbuffered_r_rst),
    .read_3_clk(1'h0),
    .read_3_rst(1'h0),
    .sdram_clk(sdram_clk),
    .sdram_rst(sdram_rst),
    .w_data(unbuffered_w_data),
    .w_en(unbuffered_w_en),
    .w_level(unbuffered_w_level),
    .w_rdy(unbuffered_w_rdy)
  );
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$317 ) begin end
    \r_level$next  = \$7 [6:0];
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (read_3_rst)
      1'h1:
          \r_level$next  = 7'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$317 ) begin end
    \r_data$next  = r_data;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *)
    casez (\$14 )
      /* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" */
      1'h1:
          \r_data$next  = unbuffered_r_data;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$317 ) begin end
    \r_rdy$next  = r_rdy;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *)
    casez (\$18 )
      /* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" */
      1'h1:
          \r_rdy$next  = unbuffered_r_rdy;
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (read_3_rst)
      1'h1:
          \r_rdy$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$317 ) begin end
    \r_rst$next  = r_rst;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *)
    casez (\$22 )
      /* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" */
      1'h1:
          \r_rst$next  = unbuffered_r_rst;
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (read_3_rst)
      1'h1:
          \r_rst$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$317 ) begin end
    unbuffered_r_en = 1'h0;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *)
    casez (\$26 )
      /* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" */
      1'h1:
          unbuffered_r_en = 1'h1;
    endcase
  end
  assign \$1  = \$4 ;
  assign \$6  = \$7 ;
  assign \$9  = \$10 ;
  assign read_3_clk = 1'h0;
  assign read_3_rst = 1'h0;
  assign w_level = \$10 [6:0];
  assign consume_buffered_cdc_r_consume_buffered = \$4 [0];
  assign unbuffered_w_en = w_en;
  assign w_rdy = unbuffered_w_rdy;
  assign unbuffered_w_data = w_data;
endmodule

(* \amaranth.hierarchy  = "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_3_src" *)
(* generator = "Amaranth" *)
module fifo_3_src(sdram_clk, w_data, w_rdy, w_en, w_level, r_rdy, r_en, r_data, r_level, sdram_rst);
  reg \$auto$verilog_backend.cc:2083:dump_module$318  = 0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:511" *)
  wire [1:0] \$1 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:516" *)
  wire [7:0] \$10 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *)
  wire \$12 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *)
  wire \$14 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *)
  wire \$16 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *)
  wire \$18 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:511" *)
  wire [1:0] \$2 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *)
  wire \$20 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *)
  wire \$22 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *)
  wire \$24 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *)
  wire \$26 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:511" *)
  wire [1:0] \$4 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:512" *)
  wire [7:0] \$6 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:512" *)
  wire [7:0] \$7 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:516" *)
  wire [7:0] \$9 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:510" *)
  wire consume_buffered_cdc_r_consume_buffered;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:514" *)
  wire consume_buffered_cdc_w_consume_buffered;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:83" *)
  output [15:0] r_data;
  reg [15:0] r_data = 16'h0000;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:83" *)
  reg [15:0] \r_data$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:85" *)
  input r_en;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:86" *)
  output [6:0] r_level;
  reg [6:0] r_level = 7'h00;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:86" *)
  reg [6:0] \r_level$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:84" *)
  output r_rdy;
  reg r_rdy = 1'h0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:84" *)
  reg \r_rdy$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:488" *)
  reg r_rst = 1'h0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:488" *)
  reg \r_rst$next ;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210" *)
  input sdram_clk;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210" *)
  input sdram_rst;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:83" *)
  wire [15:0] unbuffered_r_data;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:85" *)
  reg unbuffered_r_en;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:86" *)
  wire [6:0] unbuffered_r_level;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:84" *)
  wire unbuffered_r_rdy;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:311" *)
  wire unbuffered_r_rst;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:78" *)
  wire [15:0] unbuffered_w_data;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:80" *)
  wire unbuffered_w_en;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:81" *)
  wire [6:0] unbuffered_w_level;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:79" *)
  wire unbuffered_w_rdy;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:267" *)
  wire unbuffered_write_3_clk;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:267" *)
  wire unbuffered_write_3_rst;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:78" *)
  input [15:0] w_data;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:80" *)
  input w_en;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:81" *)
  output [6:0] w_level;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:79" *)
  output w_rdy;
  assign \$10  = unbuffered_w_level + (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:516" *) consume_buffered_cdc_w_consume_buffered;
  assign \$12  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *) r_rdy;
  assign \$14  = r_en | (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *) \$12 ;
  assign \$16  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *) r_rdy;
  assign \$18  = r_en | (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *) \$16 ;
  assign \$20  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *) r_rdy;
  assign \$22  = r_en | (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *) \$20 ;
  assign \$24  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *) r_rdy;
  assign \$26  = r_en | (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *) \$24 ;
  assign \$2  = r_rdy - (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:511" *) r_en;
  assign \$4  = \$2  & (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:511" *) r_rdy;
  assign \$7  = unbuffered_r_level + (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:512" *) consume_buffered_cdc_r_consume_buffered;
  always @(posedge sdram_clk)
    r_rst <= \r_rst$next ;
  always @(posedge sdram_clk)
    r_rdy <= \r_rdy$next ;
  always @(posedge sdram_clk)
    r_data <= \r_data$next ;
  always @(posedge sdram_clk)
    r_level <= \r_level$next ;
  \consume_buffered_cdc$70  consume_buffered_cdc (
    .r_consume_buffered(consume_buffered_cdc_r_consume_buffered),
    .w_consume_buffered(consume_buffered_cdc_w_consume_buffered),
    .write_3_clk(1'h0),
    .write_3_rst(1'h0)
  );
  \unbuffered$61  unbuffered (
    .r_data(unbuffered_r_data),
    .r_en(unbuffered_r_en),
    .r_level(unbuffered_r_level),
    .r_rdy(unbuffered_r_rdy),
    .r_rst(unbuffered_r_rst),
    .sdram_clk(sdram_clk),
    .sdram_rst(sdram_rst),
    .w_data(unbuffered_w_data),
    .w_en(unbuffered_w_en),
    .w_level(unbuffered_w_level),
    .w_rdy(unbuffered_w_rdy),
    .write_3_clk(1'h0),
    .write_3_rst(1'h0)
  );
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$318 ) begin end
    \r_level$next  = \$7 [6:0];
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \r_level$next  = 7'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$318 ) begin end
    \r_data$next  = r_data;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *)
    casez (\$14 )
      /* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" */
      1'h1:
          \r_data$next  = unbuffered_r_data;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$318 ) begin end
    \r_rdy$next  = r_rdy;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *)
    casez (\$18 )
      /* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" */
      1'h1:
          \r_rdy$next  = unbuffered_r_rdy;
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \r_rdy$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$318 ) begin end
    \r_rst$next  = r_rst;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *)
    casez (\$22 )
      /* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" */
      1'h1:
          \r_rst$next  = unbuffered_r_rst;
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \r_rst$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$318 ) begin end
    unbuffered_r_en = 1'h0;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" *)
    casez (\$26 )
      /* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518" */
      1'h1:
          unbuffered_r_en = 1'h1;
    endcase
  end
  assign \$1  = \$4 ;
  assign \$6  = \$7 ;
  assign \$9  = \$10 ;
  assign unbuffered_write_3_rst = 1'h0;
  assign unbuffered_write_3_clk = 1'h0;
  assign w_level = \$10 [6:0];
  assign consume_buffered_cdc_r_consume_buffered = \$4 [0];
  assign unbuffered_w_en = w_en;
  assign w_rdy = unbuffered_w_rdy;
  assign unbuffered_w_data = w_data;
endmodule

(* \amaranth.hierarchy  = "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller" *)
(* generator = "Amaranth" *)
module fifo_controller(sdram_clk, w_data, w_rdy, w_en, w_level, r_data, r_rdy, r_en, r_level, \$signal , \w_data$1 , \w_rdy$2 , \w_en$3 , \w_level$4 , \r_data$5 , \r_rdy$6 , \r_en$7 , \r_level$8 , \$signal$9 , \w_data$10 , \w_rdy$11 
, \w_en$12 , \w_level$13 , \r_data$14 , \r_rdy$15 , \r_en$16 , \r_level$17 , \$signal$18 , \w_data$19 , \w_rdy$20 , \w_en$21 , \w_level$22 , \r_data$23 , \r_rdy$24 , \r_en$25 , \r_level$26 , \$signal$27 , initialised, refresh_in_progress, trigger_refresh, request_to_refresh_soon, readback_sdram_pipeline_active
, readback_sdram_addr, readback_sdram_data, task_request, in_progress, burst_index, sdram_addr, sdram_data, sdram_rst);
  reg \$auto$verilog_backend.cc:2083:dump_module$319  = 0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:237" *)
  wire [3:0] \$101 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:237" *)
  wire \$102 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:239" *)
  wire \$105 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:265" *)
  wire \$107 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:266" *)
  wire [20:0] \$109 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:266" *)
  wire [20:0] \$110 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:268" *)
  wire [21:0] \$112 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:268" *)
  wire [20:0] \$113 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:268" *)
  wire [21:0] \$115 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:265" *)
  wire \$119 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:266" *)
  wire [20:0] \$121 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:266" *)
  wire [20:0] \$122 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:268" *)
  wire [21:0] \$124 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:268" *)
  wire [20:0] \$125 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:268" *)
  wire [21:0] \$127 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:265" *)
  wire \$131 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:266" *)
  wire [20:0] \$133 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:266" *)
  wire [20:0] \$134 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:268" *)
  wire [21:0] \$136 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:268" *)
  wire [20:0] \$137 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:268" *)
  wire [21:0] \$139 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:265" *)
  wire \$143 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:266" *)
  wire [20:0] \$145 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:266" *)
  wire [20:0] \$146 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:268" *)
  wire [21:0] \$148 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:268" *)
  wire [20:0] \$149 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:268" *)
  wire [21:0] \$151 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:314" *)
  wire \$153 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:314" *)
  wire \$155 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:314" *)
  wire \$157 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:314" *)
  wire \$159 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:314" *)
  wire \$161 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:314" *)
  wire \$163 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:314" *)
  wire \$165 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:314" *)
  wire \$167 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:314" *)
  wire \$169 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:314" *)
  wire \$171 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:314" *)
  wire \$173 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:314" *)
  wire \$175 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:314" *)
  wire \$177 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:314" *)
  wire \$179 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:314" *)
  wire \$181 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:314" *)
  wire \$183 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:315" *)
  wire [20:0] \$185 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:315" *)
  wire \$187 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:315" *)
  wire [20:0] \$189 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:315" *)
  wire \$191 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:315" *)
  wire [20:0] \$193 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:315" *)
  wire \$195 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:315" *)
  wire [20:0] \$197 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:315" *)
  wire \$199 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:315" *)
  wire [20:0] \$201 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:315" *)
  wire \$203 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:315" *)
  wire [20:0] \$205 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:315" *)
  wire \$207 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:315" *)
  wire [20:0] \$209 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:315" *)
  wire \$211 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:315" *)
  wire [20:0] \$213 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:315" *)
  wire \$215 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:315" *)
  wire [20:0] \$217 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:315" *)
  wire \$219 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:315" *)
  wire [20:0] \$221 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:315" *)
  wire \$223 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:315" *)
  wire [20:0] \$225 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:315" *)
  wire \$227 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:315" *)
  wire [20:0] \$229 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:315" *)
  wire \$231 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:315" *)
  wire [20:0] \$233 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:315" *)
  wire \$235 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:315" *)
  wire [20:0] \$237 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:315" *)
  wire \$239 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:315" *)
  wire [20:0] \$241 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:315" *)
  wire \$243 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:315" *)
  wire [20:0] \$245 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:315" *)
  wire \$247 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:316" *)
  wire \$249 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:316" *)
  wire \$251 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:316" *)
  wire \$253 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:316" *)
  wire \$255 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:316" *)
  wire \$257 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:316" *)
  wire \$259 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:316" *)
  wire \$261 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:316" *)
  wire \$263 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:316" *)
  wire \$265 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:316" *)
  wire \$267 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:316" *)
  wire \$269 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:316" *)
  wire \$271 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:316" *)
  wire \$273 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:316" *)
  wire \$275 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:316" *)
  wire \$277 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:316" *)
  wire \$279 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197" *)
  wire \$28 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:316" *)
  wire \$281 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:316" *)
  wire \$283 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:316" *)
  wire \$285 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:316" *)
  wire \$287 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:316" *)
  wire \$289 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:316" *)
  wire \$291 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:316" *)
  wire \$293 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:316" *)
  wire \$295 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:316" *)
  wire \$297 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:316" *)
  wire \$299 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:221" *)
  wire \$30 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:316" *)
  wire \$301 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:316" *)
  wire \$303 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:316" *)
  wire \$305 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:316" *)
  wire \$307 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:316" *)
  wire \$309 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:316" *)
  wire \$311 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:318" *)
  wire \$313 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:318" *)
  wire \$315 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:318" *)
  wire \$317 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:318" *)
  wire \$319 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197" *)
  wire \$32 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:318" *)
  wire \$321 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:318" *)
  wire \$323 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:318" *)
  wire \$325 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:318" *)
  wire \$327 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:330" *)
  wire \$329 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:330" *)
  wire \$331 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:330" *)
  wire \$333 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:330" *)
  wire \$335 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:330" *)
  wire \$337 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:330" *)
  wire \$339 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:330" *)
  wire \$341 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:330" *)
  wire \$343 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:330" *)
  wire \$345 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:330" *)
  wire \$347 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:330" *)
  wire \$349 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197" *)
  wire \$35 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:330" *)
  wire \$351 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:330" *)
  wire \$353 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:330" *)
  wire \$355 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:330" *)
  wire \$357 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:330" *)
  wire \$359 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:331" *)
  wire [7:0] \$361 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:331" *)
  wire \$363 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:331" *)
  wire [7:0] \$365 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:331" *)
  wire \$367 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:331" *)
  wire [7:0] \$369 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:331" *)
  wire \$371 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:331" *)
  wire [7:0] \$373 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:331" *)
  wire \$375 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:331" *)
  wire [7:0] \$377 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:331" *)
  wire \$379 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197" *)
  wire \$38 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:331" *)
  wire [7:0] \$381 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:331" *)
  wire \$383 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:331" *)
  wire [7:0] \$385 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:331" *)
  wire \$387 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:331" *)
  wire [7:0] \$389 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:331" *)
  wire \$391 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:331" *)
  wire [7:0] \$393 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:331" *)
  wire \$395 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:331" *)
  wire [7:0] \$397 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:331" *)
  wire \$399 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:331" *)
  wire [7:0] \$401 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:331" *)
  wire \$403 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:331" *)
  wire [7:0] \$405 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:331" *)
  wire \$407 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:331" *)
  wire [7:0] \$409 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197" *)
  wire \$41 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:331" *)
  wire \$411 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:331" *)
  wire [7:0] \$413 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:331" *)
  wire \$415 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:331" *)
  wire [7:0] \$417 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:331" *)
  wire \$419 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:331" *)
  wire [7:0] \$421 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:331" *)
  wire \$423 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:333" *)
  wire \$425 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:333" *)
  wire \$427 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:333" *)
  wire \$429 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197" *)
  wire \$43 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:333" *)
  wire \$431 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:412" *)
  wire [20:0] \$433 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:412" *)
  wire [20:0] \$434 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:412" *)
  wire [20:0] \$436 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:412" *)
  wire [20:0] \$437 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:412" *)
  wire [20:0] \$439 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:412" *)
  wire [20:0] \$440 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:412" *)
  wire [20:0] \$442 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:412" *)
  wire [20:0] \$443 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:474" *)
  wire [20:0] \$445 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:474" *)
  wire [20:0] \$446 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:474" *)
  wire [20:0] \$448 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:474" *)
  wire [20:0] \$449 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197" *)
  wire \$45 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:474" *)
  wire [20:0] \$451 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:474" *)
  wire [20:0] \$452 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:474" *)
  wire [20:0] \$454 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:474" *)
  wire [20:0] \$455 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417" *)
  wire [3:0] \$457 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417" *)
  wire \$459 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420" *)
  wire [1:0] \$461 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420" *)
  wire \$463 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:429" *)
  wire \$465 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417" *)
  wire [3:0] \$467 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417" *)
  wire \$469 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197" *)
  wire \$47 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420" *)
  wire [1:0] \$471 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420" *)
  wire \$473 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:429" *)
  wire \$475 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417" *)
  wire [3:0] \$477 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417" *)
  wire \$479 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420" *)
  wire [1:0] \$481 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420" *)
  wire \$483 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:429" *)
  wire \$485 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417" *)
  wire [3:0] \$487 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417" *)
  wire \$489 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197" *)
  wire \$49 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420" *)
  wire [1:0] \$491 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420" *)
  wire \$493 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:429" *)
  wire \$495 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479" *)
  wire [3:0] \$497 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479" *)
  wire \$499 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482" *)
  wire [1:0] \$501 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482" *)
  wire \$503 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:491" *)
  wire \$505 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479" *)
  wire [3:0] \$507 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479" *)
  wire \$509 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197" *)
  wire \$51 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482" *)
  wire [1:0] \$511 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482" *)
  wire \$513 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:491" *)
  wire \$515 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479" *)
  wire [3:0] \$517 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479" *)
  wire \$519 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482" *)
  wire [1:0] \$521 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482" *)
  wire \$523 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:491" *)
  wire \$525 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479" *)
  wire [3:0] \$527 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479" *)
  wire \$529 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197" *)
  wire \$53 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482" *)
  wire [1:0] \$531 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482" *)
  wire \$533 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:491" *)
  wire \$535 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417" *)
  wire [3:0] \$537 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417" *)
  wire \$539 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420" *)
  wire [1:0] \$541 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420" *)
  wire \$543 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:429" *)
  wire \$545 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417" *)
  wire [3:0] \$547 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417" *)
  wire \$549 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197" *)
  wire \$55 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420" *)
  wire [1:0] \$551 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420" *)
  wire \$553 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:429" *)
  wire \$555 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417" *)
  wire [3:0] \$557 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417" *)
  wire \$559 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420" *)
  wire [1:0] \$561 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420" *)
  wire \$563 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:429" *)
  wire \$565 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417" *)
  wire [3:0] \$567 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417" *)
  wire \$569 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197" *)
  wire \$57 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420" *)
  wire [1:0] \$571 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420" *)
  wire \$573 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:429" *)
  wire \$575 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479" *)
  wire [3:0] \$577 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479" *)
  wire \$579 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482" *)
  wire [1:0] \$581 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482" *)
  wire \$583 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:491" *)
  wire \$585 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479" *)
  wire [3:0] \$587 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479" *)
  wire \$589 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197" *)
  wire \$59 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482" *)
  wire [1:0] \$591 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482" *)
  wire \$593 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:491" *)
  wire \$595 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479" *)
  wire [3:0] \$597 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479" *)
  wire \$599 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482" *)
  wire [1:0] \$601 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482" *)
  wire \$603 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:491" *)
  wire \$605 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479" *)
  wire [3:0] \$607 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479" *)
  wire \$609 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:218" *)
  wire \$61 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482" *)
  wire [1:0] \$611 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482" *)
  wire \$613 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:491" *)
  wire \$615 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:364" *)
  wire \$617 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:399" *)
  wire \$619 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:399" *)
  wire \$621 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:399" *)
  wire \$623 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:399" *)
  wire \$625 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:462" *)
  wire \$627 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:462" *)
  wire \$629 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:218" *)
  wire \$63 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:462" *)
  wire \$631 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:462" *)
  wire \$633 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417" *)
  wire [3:0] \$635 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417" *)
  wire \$637 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:444" *)
  wire [3:0] \$639 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:444" *)
  wire [3:0] \$640 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417" *)
  wire [3:0] \$642 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417" *)
  wire \$644 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:444" *)
  wire [3:0] \$646 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:444" *)
  wire [3:0] \$647 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417" *)
  wire [3:0] \$649 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197" *)
  wire \$65 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417" *)
  wire \$651 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:444" *)
  wire [3:0] \$653 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:444" *)
  wire [3:0] \$654 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417" *)
  wire [3:0] \$656 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417" *)
  wire \$658 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:444" *)
  wire [3:0] \$660 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:444" *)
  wire [3:0] \$661 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479" *)
  wire [3:0] \$663 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479" *)
  wire \$665 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:506" *)
  wire [3:0] \$667 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:506" *)
  wire [3:0] \$668 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:221" *)
  wire \$67 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479" *)
  wire [3:0] \$670 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479" *)
  wire \$672 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:506" *)
  wire [3:0] \$674 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:506" *)
  wire [3:0] \$675 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479" *)
  wire [3:0] \$677 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479" *)
  wire \$679 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:506" *)
  wire [3:0] \$681 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:506" *)
  wire [3:0] \$682 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479" *)
  wire [3:0] \$684 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479" *)
  wire \$686 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:506" *)
  wire [3:0] \$688 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:506" *)
  wire [3:0] \$689 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417" *)
  wire [3:0] \$691 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417" *)
  wire \$693 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420" *)
  wire [1:0] \$695 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420" *)
  wire \$697 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:441" *)
  wire [1:0] \$699 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197" *)
  wire \$70 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:441" *)
  wire [1:0] \$700 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417" *)
  wire [3:0] \$702 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417" *)
  wire \$704 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420" *)
  wire [1:0] \$706 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420" *)
  wire \$708 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:441" *)
  wire [1:0] \$710 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:441" *)
  wire [1:0] \$711 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417" *)
  wire [3:0] \$713 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417" *)
  wire \$715 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420" *)
  wire [1:0] \$717 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420" *)
  wire \$719 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:218" *)
  wire \$72 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:441" *)
  wire [1:0] \$721 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:441" *)
  wire [1:0] \$722 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417" *)
  wire [3:0] \$724 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417" *)
  wire \$726 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420" *)
  wire [1:0] \$728 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420" *)
  wire \$730 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:441" *)
  wire [1:0] \$732 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:441" *)
  wire [1:0] \$733 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479" *)
  wire [3:0] \$735 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479" *)
  wire \$737 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482" *)
  wire [1:0] \$739 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:218" *)
  wire \$74 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482" *)
  wire \$741 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:503" *)
  wire [1:0] \$743 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:503" *)
  wire [1:0] \$744 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479" *)
  wire [3:0] \$746 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479" *)
  wire \$748 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482" *)
  wire [1:0] \$750 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482" *)
  wire \$752 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:503" *)
  wire [1:0] \$754 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:503" *)
  wire [1:0] \$755 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479" *)
  wire [3:0] \$757 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479" *)
  wire \$759 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197" *)
  wire \$76 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482" *)
  wire [1:0] \$761 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482" *)
  wire \$763 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:503" *)
  wire [1:0] \$765 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:503" *)
  wire [1:0] \$766 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479" *)
  wire [3:0] \$768 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479" *)
  wire \$770 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482" *)
  wire [1:0] \$772 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482" *)
  wire \$774 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:503" *)
  wire [1:0] \$776 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:503" *)
  wire [1:0] \$777 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:221" *)
  wire \$78 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197" *)
  wire \$81 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:218" *)
  wire \$83 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:218" *)
  wire \$85 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197" *)
  wire \$87 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:221" *)
  wire \$89 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197" *)
  wire \$92 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:218" *)
  wire \$94 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:218" *)
  wire \$96 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:237" *)
  wire [3:0] \$98 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:237" *)
  wire [3:0] \$99 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:65" *)
  output \$signal ;
  reg \$signal ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:65" *)
  output \$signal$18 ;
  reg \$signal$18 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:65" *)
  output \$signal$27 ;
  reg \$signal$27 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:65" *)
  output \$signal$9 ;
  reg \$signal$9 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:40" *)
  output [2:0] burst_index;
  reg [2:0] burst_index = 3'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:40" *)
  reg [2:0] \burst_index$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:295" *)
  reg dstfifo_w_space_enough;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:78" *)
  reg [15:0] fifo_0_dst_w_data;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:80" *)
  reg fifo_0_dst_w_en;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:79" *)
  wire fifo_0_dst_w_rdy;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:195" *)
  reg fifo_0_router_fsm_state = 1'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:195" *)
  reg \fifo_0_router_fsm_state$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:83" *)
  wire [15:0] fifo_0_src_r_data;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:85" *)
  reg fifo_0_src_r_en;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:86" *)
  wire [6:0] fifo_0_src_r_level;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:84" *)
  wire fifo_0_src_r_rdy;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:78" *)
  reg [15:0] fifo_1_dst_w_data;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:80" *)
  reg fifo_1_dst_w_en;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:79" *)
  wire fifo_1_dst_w_rdy;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:195" *)
  reg fifo_1_router_fsm_state = 1'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:195" *)
  reg \fifo_1_router_fsm_state$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:83" *)
  wire [15:0] fifo_1_src_r_data;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:85" *)
  reg fifo_1_src_r_en;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:86" *)
  wire [6:0] fifo_1_src_r_level;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:84" *)
  wire fifo_1_src_r_rdy;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:78" *)
  reg [15:0] fifo_2_dst_w_data;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:80" *)
  reg fifo_2_dst_w_en;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:79" *)
  wire fifo_2_dst_w_rdy;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:195" *)
  reg fifo_2_router_fsm_state = 1'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:195" *)
  reg \fifo_2_router_fsm_state$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:83" *)
  wire [15:0] fifo_2_src_r_data;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:85" *)
  reg fifo_2_src_r_en;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:86" *)
  wire [6:0] fifo_2_src_r_level;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:84" *)
  wire fifo_2_src_r_rdy;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:78" *)
  reg [15:0] fifo_3_dst_w_data;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:80" *)
  reg fifo_3_dst_w_en;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:79" *)
  wire fifo_3_dst_w_rdy;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:195" *)
  reg fifo_3_router_fsm_state = 1'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:195" *)
  reg \fifo_3_router_fsm_state$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:83" *)
  wire [15:0] fifo_3_src_r_data;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:85" *)
  reg fifo_3_src_r_en;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:86" *)
  wire [6:0] fifo_3_src_r_level;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:84" *)
  wire fifo_3_src_r_rdy;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:343" *)
  reg [2:0] fifo_controller_fsm_state = 3'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:343" *)
  reg [2:0] \fifo_controller_fsm_state$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:36" *)
  reg [1:0] fifo_index = 2'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:36" *)
  reg [1:0] \fifo_index$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:144" *)
  input in_progress;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:34" *)
  input initialised;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:170" *)
  reg [1:0] next_dstfifo_index;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:169" *)
  reg next_dstfifo_writeable_from_sdram;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:166" *)
  reg [1:0] next_srcfifo_index;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:165" *)
  reg next_srcfifo_readable_to_sdram;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:42" *)
  reg numburst_index = 1'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:42" *)
  reg \numburst_index$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:83" *)
  output [15:0] r_data;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:83" *)
  output [15:0] \r_data$14 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:83" *)
  output [15:0] \r_data$23 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:83" *)
  output [15:0] \r_data$5 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:85" *)
  input r_en;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:85" *)
  input \r_en$16 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:85" *)
  input \r_en$25 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:85" *)
  input \r_en$7 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:86" *)
  output [6:0] r_level;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:86" *)
  output [6:0] \r_level$17 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:86" *)
  output [6:0] \r_level$26 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:86" *)
  output [6:0] \r_level$8 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:187" *)
  reg [19:0] r_next_addr = 20'h00000;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:187" *)
  reg [19:0] \r_next_addr$117  = 20'h00000;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:187" *)
  reg [19:0] \r_next_addr$117$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:187" *)
  reg [19:0] \r_next_addr$129  = 20'h00000;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:187" *)
  reg [19:0] \r_next_addr$129$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:187" *)
  reg [19:0] \r_next_addr$141  = 20'h00000;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:187" *)
  reg [19:0] \r_next_addr$141$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:187" *)
  reg [19:0] \r_next_addr$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:84" *)
  output r_rdy;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:84" *)
  output \r_rdy$15 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:84" *)
  output \r_rdy$24 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:84" *)
  output \r_rdy$6 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:291" *)
  reg ram_wont_overfill;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:294" *)
  reg ram_wont_overread;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:231" *)
  reg [21:0] readback_addr;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:230" *)
  reg [19:0] readback_buf_addr;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:229" *)
  reg [1:0] readback_fifo_id;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:233" *)
  reg [2:0] readback_phase = 3'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:233" *)
  reg [2:0] \readback_phase$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:60" *)
  input [21:0] readback_sdram_addr;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:61" *)
  input [15:0] readback_sdram_data;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:59" *)
  input readback_sdram_pipeline_active;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:38" *)
  input refresh_in_progress;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:36" *)
  input request_to_refresh_soon;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:187" *)
  reg request_to_store_data_in_ram;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:187" *)
  reg \request_to_store_data_in_ram$69 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:187" *)
  reg \request_to_store_data_in_ram$80 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:187" *)
  reg \request_to_store_data_in_ram$91 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:56" *)
  output [21:0] sdram_addr;
  reg [21:0] sdram_addr;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210" *)
  input sdram_clk;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:57" *)
  output [15:0] sdram_data;
  reg [15:0] sdram_data;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210" *)
  input sdram_rst;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:290" *)
  reg srcfifo_r_level_enough;
  (* enum_base_type = "rw_cmds" *)
  (* enum_value_00 = "RW_IDLE" *)
  (* enum_value_01 = "RW_READ_16W" *)
  (* enum_value_10 = "RW_WRITE_16W" *)
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:140" *)
  output [1:0] task_request;
  reg [1:0] task_request;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:37" *)
  output trigger_refresh;
  reg trigger_refresh;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:292" *)
  reg using_ram;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:78" *)
  input [15:0] w_data;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:78" *)
  input [15:0] \w_data$1 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:78" *)
  input [15:0] \w_data$10 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:78" *)
  input [15:0] \w_data$19 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:80" *)
  input w_en;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:80" *)
  input \w_en$12 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:80" *)
  input \w_en$21 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:80" *)
  input \w_en$3 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:81" *)
  output [6:0] w_level;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:81" *)
  output [6:0] \w_level$13 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:81" *)
  output [6:0] \w_level$22 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:81" *)
  output [6:0] \w_level$4 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:187" *)
  reg [19:0] w_next_addr = 20'h00000;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:187" *)
  reg [19:0] \w_next_addr$118  = 20'h00000;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:187" *)
  reg [19:0] \w_next_addr$118$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:187" *)
  reg [19:0] \w_next_addr$130  = 20'h00000;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:187" *)
  reg [19:0] \w_next_addr$130$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:187" *)
  reg [19:0] \w_next_addr$142  = 20'h00000;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:187" *)
  reg [19:0] \w_next_addr$142$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:187" *)
  reg [19:0] \w_next_addr$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:79" *)
  output w_rdy;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:79" *)
  output \w_rdy$11 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:79" *)
  output \w_rdy$2 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:79" *)
  output \w_rdy$20 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:187" *)
  reg [19:0] words_stored_in_ram;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:187" *)
  reg [19:0] \words_stored_in_ram$34 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:187" *)
  reg [19:0] \words_stored_in_ram$37 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:187" *)
  reg [19:0] \words_stored_in_ram$40 ;
  assign \$99  = readback_phase + (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:237" *) 1'h1;
  assign \$102  = readback_phase < (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:237" *) 3'h7;
  assign \$101  = \$102  ? (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:237" *) \$99  : 4'h0;
  assign \$105  = ! (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:239" *) readback_phase;
  assign \$107  = r_next_addr <= (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:265" *) w_next_addr;
  assign \$110  = w_next_addr - (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:266" *) r_next_addr;
  assign \$113  = 20'hfffff - (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:268" *) r_next_addr;
  assign \$115  = w_next_addr + (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:268" *) \$113 ;
  assign \$119  = \r_next_addr$117  <= (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:265" *) \w_next_addr$118 ;
  assign \$122  = \w_next_addr$118  - (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:266" *) \r_next_addr$117 ;
  assign \$125  = 20'hfffff - (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:268" *) \r_next_addr$117 ;
  assign \$127  = \w_next_addr$118  + (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:268" *) \$125 ;
  assign \$131  = \r_next_addr$129  <= (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:265" *) \w_next_addr$130 ;
  assign \$134  = \w_next_addr$130  - (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:266" *) \r_next_addr$129 ;
  assign \$137  = 20'hfffff - (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:268" *) \r_next_addr$129 ;
  assign \$139  = \w_next_addr$130  + (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:268" *) \$137 ;
  assign \$143  = \r_next_addr$141  <= (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:265" *) \w_next_addr$142 ;
  assign \$146  = \w_next_addr$142  - (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:266" *) \r_next_addr$141 ;
  assign \$149  = 20'hfffff - (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:268" *) \r_next_addr$141 ;
  assign \$151  = \w_next_addr$142  + (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:268" *) \$149 ;
  assign \$153  = fifo_0_src_r_level >= (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:314" *) 5'h10;
  assign \$155  = fifo_1_src_r_level >= (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:314" *) 5'h10;
  assign \$157  = fifo_2_src_r_level >= (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:314" *) 5'h10;
  assign \$159  = fifo_3_src_r_level >= (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:314" *) 5'h10;
  assign \$161  = fifo_0_src_r_level >= (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:314" *) 5'h10;
  assign \$163  = fifo_1_src_r_level >= (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:314" *) 5'h10;
  assign \$165  = fifo_2_src_r_level >= (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:314" *) 5'h10;
  assign \$167  = fifo_3_src_r_level >= (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:314" *) 5'h10;
  assign \$169  = fifo_0_src_r_level >= (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:314" *) 5'h10;
  assign \$171  = fifo_1_src_r_level >= (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:314" *) 5'h10;
  assign \$173  = fifo_2_src_r_level >= (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:314" *) 5'h10;
  assign \$175  = fifo_3_src_r_level >= (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:314" *) 5'h10;
  assign \$177  = fifo_0_src_r_level >= (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:314" *) 5'h10;
  assign \$179  = fifo_1_src_r_level >= (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:314" *) 5'h10;
  assign \$181  = fifo_2_src_r_level >= (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:314" *) 5'h10;
  assign \$183  = fifo_3_src_r_level >= (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:314" *) 5'h10;
  assign \$187  = words_stored_in_ram < (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:315" *) 21'h0fffef;
  assign \$191  = \words_stored_in_ram$34  < (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:315" *) 21'h0fffef;
  assign \$195  = \words_stored_in_ram$37  < (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:315" *) 21'h0fffef;
  assign \$199  = \words_stored_in_ram$40  < (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:315" *) 21'h0fffef;
  assign \$203  = words_stored_in_ram < (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:315" *) 21'h0fffef;
  assign \$207  = \words_stored_in_ram$34  < (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:315" *) 21'h0fffef;
  assign \$211  = \words_stored_in_ram$37  < (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:315" *) 21'h0fffef;
  assign \$215  = \words_stored_in_ram$40  < (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:315" *) 21'h0fffef;
  assign \$219  = words_stored_in_ram < (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:315" *) 21'h0fffef;
  assign \$223  = \words_stored_in_ram$34  < (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:315" *) 21'h0fffef;
  assign \$227  = \words_stored_in_ram$37  < (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:315" *) 21'h0fffef;
  assign \$231  = \words_stored_in_ram$40  < (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:315" *) 21'h0fffef;
  assign \$235  = words_stored_in_ram < (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:315" *) 21'h0fffef;
  assign \$239  = \words_stored_in_ram$34  < (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:315" *) 21'h0fffef;
  assign \$243  = \words_stored_in_ram$37  < (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:315" *) 21'h0fffef;
  assign \$247  = \words_stored_in_ram$40  < (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:315" *) 21'h0fffef;
  assign \$249  = | (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:316" *) words_stored_in_ram;
  assign \$251  = request_to_store_data_in_ram | (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:316" *) \$249 ;
  assign \$253  = | (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:316" *) \words_stored_in_ram$34 ;
  assign \$255  = \request_to_store_data_in_ram$69  | (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:316" *) \$253 ;
  assign \$257  = | (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:316" *) \words_stored_in_ram$37 ;
  assign \$259  = \request_to_store_data_in_ram$80  | (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:316" *) \$257 ;
  assign \$261  = | (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:316" *) \words_stored_in_ram$40 ;
  assign \$263  = \request_to_store_data_in_ram$91  | (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:316" *) \$261 ;
  assign \$265  = | (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:316" *) words_stored_in_ram;
  assign \$267  = request_to_store_data_in_ram | (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:316" *) \$265 ;
  assign \$269  = | (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:316" *) \words_stored_in_ram$34 ;
  assign \$271  = \request_to_store_data_in_ram$69  | (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:316" *) \$269 ;
  assign \$273  = | (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:316" *) \words_stored_in_ram$37 ;
  assign \$275  = \request_to_store_data_in_ram$80  | (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:316" *) \$273 ;
  assign \$277  = | (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:316" *) \words_stored_in_ram$40 ;
  assign \$279  = \request_to_store_data_in_ram$91  | (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:316" *) \$277 ;
  assign \$281  = | (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:316" *) words_stored_in_ram;
  assign \$283  = request_to_store_data_in_ram | (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:316" *) \$281 ;
  assign \$285  = | (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:316" *) \words_stored_in_ram$34 ;
  assign \$287  = \request_to_store_data_in_ram$69  | (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:316" *) \$285 ;
  assign \$28  = | (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197" *) words_stored_in_ram;
  assign \$289  = | (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:316" *) \words_stored_in_ram$37 ;
  assign \$291  = \request_to_store_data_in_ram$80  | (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:316" *) \$289 ;
  assign \$293  = | (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:316" *) \words_stored_in_ram$40 ;
  assign \$295  = \request_to_store_data_in_ram$91  | (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:316" *) \$293 ;
  assign \$297  = | (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:316" *) words_stored_in_ram;
  assign \$299  = request_to_store_data_in_ram | (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:316" *) \$297 ;
  assign \$301  = | (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:316" *) \words_stored_in_ram$34 ;
  assign \$303  = \request_to_store_data_in_ram$69  | (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:316" *) \$301 ;
  assign \$305  = | (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:316" *) \words_stored_in_ram$37 ;
  assign \$307  = \request_to_store_data_in_ram$80  | (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:316" *) \$305 ;
  assign \$30  = ! (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:221" *) words_stored_in_ram;
  assign \$309  = | (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:316" *) \words_stored_in_ram$40 ;
  assign \$311  = \request_to_store_data_in_ram$91  | (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:316" *) \$309 ;
  assign \$313  = srcfifo_r_level_enough & (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:318" *) ram_wont_overfill;
  assign \$315  = \$313  & (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:318" *) using_ram;
  assign \$317  = srcfifo_r_level_enough & (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:318" *) ram_wont_overfill;
  assign \$319  = \$317  & (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:318" *) using_ram;
  assign \$321  = srcfifo_r_level_enough & (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:318" *) ram_wont_overfill;
  assign \$323  = \$321  & (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:318" *) using_ram;
  assign \$325  = srcfifo_r_level_enough & (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:318" *) ram_wont_overfill;
  assign \$327  = \$325  & (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:318" *) using_ram;
  assign \$32  = | (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197" *) words_stored_in_ram;
  assign \$329  = words_stored_in_ram >= (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:330" *) 5'h10;
  assign \$331  = \words_stored_in_ram$34  >= (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:330" *) 5'h10;
  assign \$333  = \words_stored_in_ram$37  >= (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:330" *) 5'h10;
  assign \$335  = \words_stored_in_ram$40  >= (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:330" *) 5'h10;
  assign \$337  = words_stored_in_ram >= (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:330" *) 5'h10;
  assign \$339  = \words_stored_in_ram$34  >= (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:330" *) 5'h10;
  assign \$341  = \words_stored_in_ram$37  >= (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:330" *) 5'h10;
  assign \$343  = \words_stored_in_ram$40  >= (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:330" *) 5'h10;
  assign \$345  = words_stored_in_ram >= (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:330" *) 5'h10;
  assign \$347  = \words_stored_in_ram$34  >= (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:330" *) 5'h10;
  assign \$349  = \words_stored_in_ram$37  >= (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:330" *) 5'h10;
  assign \$351  = \words_stored_in_ram$40  >= (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:330" *) 5'h10;
  assign \$353  = words_stored_in_ram >= (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:330" *) 5'h10;
  assign \$355  = \words_stored_in_ram$34  >= (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:330" *) 5'h10;
  assign \$357  = \words_stored_in_ram$37  >= (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:330" *) 5'h10;
  assign \$35  = | (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197" *) \words_stored_in_ram$34 ;
  assign \$359  = \words_stored_in_ram$40  >= (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:330" *) 5'h10;
  assign \$361  = 7'h41 - (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:331" *) r_level;
  assign \$363  = \$361  >= (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:331" *) 5'h13;
  assign \$365  = 7'h41 - (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:331" *) \r_level$8 ;
  assign \$367  = \$365  >= (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:331" *) 5'h13;
  assign \$369  = 7'h41 - (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:331" *) \r_level$17 ;
  assign \$371  = \$369  >= (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:331" *) 5'h13;
  assign \$373  = 7'h41 - (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:331" *) \r_level$26 ;
  assign \$375  = \$373  >= (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:331" *) 5'h13;
  assign \$377  = 7'h41 - (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:331" *) r_level;
  assign \$379  = \$377  >= (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:331" *) 5'h13;
  assign \$381  = 7'h41 - (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:331" *) \r_level$8 ;
  assign \$383  = \$381  >= (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:331" *) 5'h13;
  assign \$385  = 7'h41 - (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:331" *) \r_level$17 ;
  assign \$387  = \$385  >= (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:331" *) 5'h13;
  assign \$38  = | (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197" *) \words_stored_in_ram$37 ;
  assign \$389  = 7'h41 - (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:331" *) \r_level$26 ;
  assign \$391  = \$389  >= (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:331" *) 5'h13;
  assign \$393  = 7'h41 - (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:331" *) r_level;
  assign \$395  = \$393  >= (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:331" *) 5'h13;
  assign \$397  = 7'h41 - (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:331" *) \r_level$8 ;
  assign \$399  = \$397  >= (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:331" *) 5'h13;
  assign \$401  = 7'h41 - (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:331" *) \r_level$17 ;
  assign \$403  = \$401  >= (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:331" *) 5'h13;
  assign \$405  = 7'h41 - (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:331" *) \r_level$26 ;
  assign \$407  = \$405  >= (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:331" *) 5'h13;
  assign \$409  = 7'h41 - (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:331" *) r_level;
  assign \$411  = \$409  >= (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:331" *) 5'h13;
  assign \$413  = 7'h41 - (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:331" *) \r_level$8 ;
  assign \$415  = \$413  >= (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:331" *) 5'h13;
  assign \$417  = 7'h41 - (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:331" *) \r_level$17 ;
  assign \$41  = | (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197" *) \words_stored_in_ram$40 ;
  assign \$419  = \$417  >= (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:331" *) 5'h13;
  assign \$421  = 7'h41 - (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:331" *) \r_level$26 ;
  assign \$423  = \$421  >= (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:331" *) 5'h13;
  assign \$425  = ram_wont_overread & (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:333" *) dstfifo_w_space_enough;
  assign \$427  = ram_wont_overread & (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:333" *) dstfifo_w_space_enough;
  assign \$429  = ram_wont_overread & (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:333" *) dstfifo_w_space_enough;
  assign \$431  = ram_wont_overread & (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:333" *) dstfifo_w_space_enough;
  assign \$434  = w_next_addr + (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:412" *) 1'h1;
  assign \$437  = \w_next_addr$118  + (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:412" *) 1'h1;
  assign \$43  = | (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197" *) words_stored_in_ram;
  assign \$440  = \w_next_addr$130  + (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:412" *) 1'h1;
  assign \$443  = \w_next_addr$142  + (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:412" *) 1'h1;
  assign \$446  = r_next_addr + (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:474" *) 1'h1;
  assign \$449  = \r_next_addr$117  + (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:474" *) 1'h1;
  assign \$452  = \r_next_addr$129  + (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:474" *) 1'h1;
  assign \$455  = \r_next_addr$141  + (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:474" *) 1'h1;
  assign \$457  = burst_index + (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417" *) 1'h1;
  assign \$45  = | (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197" *) \words_stored_in_ram$34 ;
  assign \$459  = \$457  == (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417" *) 4'h8;
  assign \$461  = numburst_index + (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420" *) 1'h1;
  assign \$463  = \$461  == (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420" *) 2'h2;
  assign \$465  = ~ (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:429" *) next_srcfifo_readable_to_sdram;
  assign \$467  = burst_index + (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417" *) 1'h1;
  assign \$469  = \$467  == (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417" *) 4'h8;
  assign \$471  = numburst_index + (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420" *) 1'h1;
  assign \$473  = \$471  == (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420" *) 2'h2;
  assign \$475  = ~ (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:429" *) next_srcfifo_readable_to_sdram;
  assign \$477  = burst_index + (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417" *) 1'h1;
  assign \$47  = | (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197" *) \words_stored_in_ram$37 ;
  assign \$479  = \$477  == (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417" *) 4'h8;
  assign \$481  = numburst_index + (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420" *) 1'h1;
  assign \$483  = \$481  == (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420" *) 2'h2;
  assign \$485  = ~ (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:429" *) next_srcfifo_readable_to_sdram;
  assign \$487  = burst_index + (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417" *) 1'h1;
  assign \$489  = \$487  == (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417" *) 4'h8;
  assign \$491  = numburst_index + (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420" *) 1'h1;
  assign \$493  = \$491  == (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420" *) 2'h2;
  assign \$495  = ~ (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:429" *) next_srcfifo_readable_to_sdram;
  assign \$497  = burst_index + (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479" *) 1'h1;
  assign \$49  = | (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197" *) \words_stored_in_ram$40 ;
  assign \$499  = \$497  == (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479" *) 4'h8;
  assign \$501  = numburst_index + (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482" *) 1'h1;
  assign \$503  = \$501  == (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482" *) 2'h2;
  assign \$505  = ~ (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:491" *) next_dstfifo_writeable_from_sdram;
  assign \$507  = burst_index + (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479" *) 1'h1;
  assign \$509  = \$507  == (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479" *) 4'h8;
  assign \$511  = numburst_index + (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482" *) 1'h1;
  assign \$513  = \$511  == (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482" *) 2'h2;
  assign \$515  = ~ (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:491" *) next_dstfifo_writeable_from_sdram;
  assign \$517  = burst_index + (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479" *) 1'h1;
  assign \$51  = | (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197" *) words_stored_in_ram;
  assign \$519  = \$517  == (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479" *) 4'h8;
  assign \$521  = numburst_index + (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482" *) 1'h1;
  assign \$523  = \$521  == (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482" *) 2'h2;
  assign \$525  = ~ (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:491" *) next_dstfifo_writeable_from_sdram;
  assign \$527  = burst_index + (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479" *) 1'h1;
  assign \$529  = \$527  == (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479" *) 4'h8;
  assign \$531  = numburst_index + (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482" *) 1'h1;
  assign \$533  = \$531  == (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482" *) 2'h2;
  assign \$535  = ~ (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:491" *) next_dstfifo_writeable_from_sdram;
  assign \$537  = burst_index + (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417" *) 1'h1;
  assign \$53  = | (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197" *) \words_stored_in_ram$34 ;
  assign \$539  = \$537  == (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417" *) 4'h8;
  assign \$541  = numburst_index + (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420" *) 1'h1;
  assign \$543  = \$541  == (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420" *) 2'h2;
  assign \$545  = ~ (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:429" *) next_srcfifo_readable_to_sdram;
  assign \$547  = burst_index + (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417" *) 1'h1;
  assign \$549  = \$547  == (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417" *) 4'h8;
  assign \$551  = numburst_index + (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420" *) 1'h1;
  assign \$553  = \$551  == (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420" *) 2'h2;
  assign \$555  = ~ (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:429" *) next_srcfifo_readable_to_sdram;
  assign \$557  = burst_index + (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417" *) 1'h1;
  assign \$55  = | (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197" *) \words_stored_in_ram$37 ;
  assign \$559  = \$557  == (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417" *) 4'h8;
  assign \$561  = numburst_index + (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420" *) 1'h1;
  assign \$563  = \$561  == (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420" *) 2'h2;
  assign \$565  = ~ (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:429" *) next_srcfifo_readable_to_sdram;
  assign \$567  = burst_index + (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417" *) 1'h1;
  assign \$569  = \$567  == (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417" *) 4'h8;
  assign \$571  = numburst_index + (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420" *) 1'h1;
  assign \$573  = \$571  == (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420" *) 2'h2;
  assign \$575  = ~ (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:429" *) next_srcfifo_readable_to_sdram;
  assign \$577  = burst_index + (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479" *) 1'h1;
  assign \$57  = | (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197" *) \words_stored_in_ram$40 ;
  assign \$579  = \$577  == (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479" *) 4'h8;
  assign \$581  = numburst_index + (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482" *) 1'h1;
  assign \$583  = \$581  == (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482" *) 2'h2;
  assign \$585  = ~ (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:491" *) next_dstfifo_writeable_from_sdram;
  assign \$587  = burst_index + (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479" *) 1'h1;
  assign \$589  = \$587  == (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479" *) 4'h8;
  assign \$591  = numburst_index + (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482" *) 1'h1;
  assign \$593  = \$591  == (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482" *) 2'h2;
  assign \$595  = ~ (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:491" *) next_dstfifo_writeable_from_sdram;
  assign \$597  = burst_index + (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479" *) 1'h1;
  assign \$59  = | (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197" *) words_stored_in_ram;
  assign \$599  = \$597  == (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479" *) 4'h8;
  assign \$601  = numburst_index + (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482" *) 1'h1;
  assign \$603  = \$601  == (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482" *) 2'h2;
  assign \$605  = ~ (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:491" *) next_dstfifo_writeable_from_sdram;
  assign \$607  = burst_index + (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479" *) 1'h1;
  assign \$609  = \$607  == (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479" *) 4'h8;
  assign \$611  = numburst_index + (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482" *) 1'h1;
  assign \$613  = \$611  == (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482" *) 2'h2;
  assign \$615  = ~ (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:491" *) next_dstfifo_writeable_from_sdram;
  assign \$617  = ~ (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:364" *) in_progress;
  assign \$61  = ~ (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:218" *) r_rdy;
  assign \$619  = ! (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:399" *) burst_index;
  assign \$621  = ! (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:399" *) burst_index;
  assign \$623  = ! (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:399" *) burst_index;
  assign \$625  = ! (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:399" *) burst_index;
  assign \$627  = ! (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:462" *) burst_index;
  assign \$629  = ! (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:462" *) burst_index;
  assign \$631  = ! (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:462" *) burst_index;
  assign \$633  = ! (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:462" *) burst_index;
  assign \$635  = burst_index + (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417" *) 1'h1;
  assign \$637  = \$635  == (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417" *) 4'h8;
  assign \$63  = w_rdy & (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:218" *) \$61 ;
  assign \$640  = burst_index + (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:444" *) 1'h1;
  assign \$642  = burst_index + (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417" *) 1'h1;
  assign \$644  = \$642  == (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417" *) 4'h8;
  assign \$647  = burst_index + (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:444" *) 1'h1;
  assign \$649  = burst_index + (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417" *) 1'h1;
  assign \$651  = \$649  == (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417" *) 4'h8;
  assign \$654  = burst_index + (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:444" *) 1'h1;
  assign \$656  = burst_index + (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417" *) 1'h1;
  assign \$658  = \$656  == (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417" *) 4'h8;
  assign \$65  = | (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197" *) \words_stored_in_ram$34 ;
  assign \$661  = burst_index + (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:444" *) 1'h1;
  assign \$663  = burst_index + (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479" *) 1'h1;
  assign \$665  = \$663  == (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479" *) 4'h8;
  assign \$668  = burst_index + (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:506" *) 1'h1;
  assign \$670  = burst_index + (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479" *) 1'h1;
  assign \$672  = \$670  == (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479" *) 4'h8;
  assign \$675  = burst_index + (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:506" *) 1'h1;
  assign \$677  = burst_index + (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479" *) 1'h1;
  assign \$67  = ! (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:221" *) \words_stored_in_ram$34 ;
  assign \$679  = \$677  == (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479" *) 4'h8;
  assign \$682  = burst_index + (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:506" *) 1'h1;
  assign \$684  = burst_index + (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479" *) 1'h1;
  assign \$686  = \$684  == (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479" *) 4'h8;
  assign \$689  = burst_index + (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:506" *) 1'h1;
  assign \$691  = burst_index + (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417" *) 1'h1;
  assign \$693  = \$691  == (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417" *) 4'h8;
  assign \$695  = numburst_index + (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420" *) 1'h1;
  assign \$697  = \$695  == (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420" *) 2'h2;
  assign \$700  = numburst_index + (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:441" *) 1'h1;
  assign \$702  = burst_index + (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417" *) 1'h1;
  assign \$704  = \$702  == (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417" *) 4'h8;
  assign \$706  = numburst_index + (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420" *) 1'h1;
  assign \$708  = \$706  == (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420" *) 2'h2;
  assign \$70  = | (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197" *) \words_stored_in_ram$34 ;
  assign \$711  = numburst_index + (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:441" *) 1'h1;
  assign \$713  = burst_index + (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417" *) 1'h1;
  assign \$715  = \$713  == (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417" *) 4'h8;
  assign \$717  = numburst_index + (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420" *) 1'h1;
  assign \$719  = \$717  == (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420" *) 2'h2;
  assign \$722  = numburst_index + (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:441" *) 1'h1;
  assign \$724  = burst_index + (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417" *) 1'h1;
  assign \$726  = \$724  == (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417" *) 4'h8;
  assign \$728  = numburst_index + (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420" *) 1'h1;
  assign \$72  = ~ (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:218" *) \r_rdy$6 ;
  assign \$730  = \$728  == (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420" *) 2'h2;
  assign \$733  = numburst_index + (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:441" *) 1'h1;
  assign \$735  = burst_index + (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479" *) 1'h1;
  assign \$737  = \$735  == (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479" *) 4'h8;
  assign \$739  = numburst_index + (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482" *) 1'h1;
  assign \$741  = \$739  == (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482" *) 2'h2;
  assign \$744  = numburst_index + (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:503" *) 1'h1;
  assign \$746  = burst_index + (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479" *) 1'h1;
  assign \$748  = \$746  == (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479" *) 4'h8;
  assign \$74  = \w_rdy$2  & (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:218" *) \$72 ;
  assign \$750  = numburst_index + (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482" *) 1'h1;
  assign \$752  = \$750  == (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482" *) 2'h2;
  assign \$755  = numburst_index + (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:503" *) 1'h1;
  assign \$757  = burst_index + (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479" *) 1'h1;
  assign \$759  = \$757  == (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479" *) 4'h8;
  assign \$761  = numburst_index + (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482" *) 1'h1;
  assign \$763  = \$761  == (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482" *) 2'h2;
  assign \$766  = numburst_index + (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:503" *) 1'h1;
  assign \$768  = burst_index + (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479" *) 1'h1;
  assign \$76  = | (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197" *) \words_stored_in_ram$37 ;
  assign \$770  = \$768  == (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479" *) 4'h8;
  assign \$772  = numburst_index + (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482" *) 1'h1;
  assign \$774  = \$772  == (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482" *) 2'h2;
  assign \$777  = numburst_index + (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:503" *) 1'h1;
  assign \$78  = ! (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:221" *) \words_stored_in_ram$37 ;
  assign \$81  = | (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197" *) \words_stored_in_ram$37 ;
  assign \$83  = ~ (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:218" *) \r_rdy$15 ;
  assign \$85  = \w_rdy$11  & (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:218" *) \$83 ;
  assign \$87  = | (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197" *) \words_stored_in_ram$40 ;
  assign \$89  = ! (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:221" *) \words_stored_in_ram$40 ;
  assign \$92  = | (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197" *) \words_stored_in_ram$40 ;
  assign \$94  = ~ (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:218" *) \r_rdy$24 ;
  assign \$96  = \w_rdy$20  & (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:218" *) \$94 ;
  always @(posedge sdram_clk)
    numburst_index <= \numburst_index$next ;
  always @(posedge sdram_clk)
    burst_index <= \burst_index$next ;
  always @(posedge sdram_clk)
    fifo_controller_fsm_state <= \fifo_controller_fsm_state$next ;
  always @(posedge sdram_clk)
    fifo_index <= \fifo_index$next ;
  always @(posedge sdram_clk)
    \r_next_addr$141  <= \r_next_addr$141$next ;
  always @(posedge sdram_clk)
    \r_next_addr$129  <= \r_next_addr$129$next ;
  always @(posedge sdram_clk)
    \r_next_addr$117  <= \r_next_addr$117$next ;
  always @(posedge sdram_clk)
    r_next_addr <= \r_next_addr$next ;
  always @(posedge sdram_clk)
    \w_next_addr$142  <= \w_next_addr$142$next ;
  always @(posedge sdram_clk)
    \w_next_addr$130  <= \w_next_addr$130$next ;
  always @(posedge sdram_clk)
    \w_next_addr$118  <= \w_next_addr$118$next ;
  always @(posedge sdram_clk)
    w_next_addr <= \w_next_addr$next ;
  always @(posedge sdram_clk)
    readback_phase <= \readback_phase$next ;
  always @(posedge sdram_clk)
    fifo_3_router_fsm_state <= \fifo_3_router_fsm_state$next ;
  always @(posedge sdram_clk)
    fifo_2_router_fsm_state <= \fifo_2_router_fsm_state$next ;
  always @(posedge sdram_clk)
    fifo_1_router_fsm_state <= \fifo_1_router_fsm_state$next ;
  always @(posedge sdram_clk)
    fifo_0_router_fsm_state <= \fifo_0_router_fsm_state$next ;
  fifo_0_dst fifo_0_dst (
    .r_data(r_data),
    .r_en(r_en),
    .r_level(r_level),
    .r_rdy(r_rdy),
    .sdram_clk(sdram_clk),
    .sdram_rst(sdram_rst),
    .w_data(fifo_0_dst_w_data),
    .w_en(fifo_0_dst_w_en),
    .w_rdy(fifo_0_dst_w_rdy)
  );
  fifo_0_src fifo_0_src (
    .r_data(fifo_0_src_r_data),
    .r_en(fifo_0_src_r_en),
    .r_level(fifo_0_src_r_level),
    .r_rdy(fifo_0_src_r_rdy),
    .sdram_clk(sdram_clk),
    .sdram_rst(sdram_rst),
    .w_data(w_data),
    .w_en(w_en),
    .w_level(w_level),
    .w_rdy(w_rdy)
  );
  fifo_1_dst fifo_1_dst (
    .r_data(\r_data$5 ),
    .r_en(\r_en$7 ),
    .r_level(\r_level$8 ),
    .r_rdy(\r_rdy$6 ),
    .sdram_clk(sdram_clk),
    .sdram_rst(sdram_rst),
    .w_data(fifo_1_dst_w_data),
    .w_en(fifo_1_dst_w_en),
    .w_rdy(fifo_1_dst_w_rdy)
  );
  fifo_1_src fifo_1_src (
    .r_data(fifo_1_src_r_data),
    .r_en(fifo_1_src_r_en),
    .r_level(fifo_1_src_r_level),
    .r_rdy(fifo_1_src_r_rdy),
    .sdram_clk(sdram_clk),
    .sdram_rst(sdram_rst),
    .w_data(\w_data$1 ),
    .w_en(\w_en$3 ),
    .w_level(\w_level$4 ),
    .w_rdy(\w_rdy$2 )
  );
  fifo_2_dst fifo_2_dst (
    .r_data(\r_data$14 ),
    .r_en(\r_en$16 ),
    .r_level(\r_level$17 ),
    .r_rdy(\r_rdy$15 ),
    .sdram_clk(sdram_clk),
    .sdram_rst(sdram_rst),
    .w_data(fifo_2_dst_w_data),
    .w_en(fifo_2_dst_w_en),
    .w_rdy(fifo_2_dst_w_rdy)
  );
  fifo_2_src fifo_2_src (
    .r_data(fifo_2_src_r_data),
    .r_en(fifo_2_src_r_en),
    .r_level(fifo_2_src_r_level),
    .r_rdy(fifo_2_src_r_rdy),
    .sdram_clk(sdram_clk),
    .sdram_rst(sdram_rst),
    .w_data(\w_data$10 ),
    .w_en(\w_en$12 ),
    .w_level(\w_level$13 ),
    .w_rdy(\w_rdy$11 )
  );
  fifo_3_dst fifo_3_dst (
    .r_data(\r_data$23 ),
    .r_en(\r_en$25 ),
    .r_level(\r_level$26 ),
    .r_rdy(\r_rdy$24 ),
    .sdram_clk(sdram_clk),
    .sdram_rst(sdram_rst),
    .w_data(fifo_3_dst_w_data),
    .w_en(fifo_3_dst_w_en),
    .w_rdy(fifo_3_dst_w_rdy)
  );
  fifo_3_src fifo_3_src (
    .r_data(fifo_3_src_r_data),
    .r_en(fifo_3_src_r_en),
    .r_level(fifo_3_src_r_level),
    .r_rdy(fifo_3_src_r_rdy),
    .sdram_clk(sdram_clk),
    .sdram_rst(sdram_rst),
    .w_data(\w_data$19 ),
    .w_en(\w_en$21 ),
    .w_level(\w_level$22 ),
    .w_rdy(\w_rdy$20 )
  );
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$319 ) begin end
    \fifo_0_router_fsm_state$next  = fifo_0_router_fsm_state;
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:195" *)
    casez (fifo_0_router_fsm_state)
      /* \amaranth.decoding  = "BYPASS_SDRAM/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:196" */
      1'h0:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197" *)
          casez ({ fifo_0_src_r_rdy, \$28  })
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197" */
            2'b?1:
                \fifo_0_router_fsm_state$next  = 1'h1;
          endcase
      /* \amaranth.decoding  = "USE_SDRAM/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:220" */
      1'h1:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:221" *)
          casez ({ fifo_0_dst_w_rdy, \$30  })
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:221" */
            2'b?1:
                \fifo_0_router_fsm_state$next  = 1'h0;
          endcase
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \fifo_0_router_fsm_state$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$319 ) begin end
    fifo_0_src_r_en = 1'h0;
    fifo_1_src_r_en = 1'h0;
    fifo_2_src_r_en = 1'h0;
    fifo_3_src_r_en = 1'h0;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:195" *)
    casez (fifo_0_router_fsm_state)
      /* \amaranth.decoding  = "BYPASS_SDRAM/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:196" */
      1'h0:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197" *)
          casez ({ fifo_0_src_r_rdy, \$32  })
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197" */
            2'b?1:
                /* empty */;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:200" */
            2'b1?:
                (* full_case = 32'd1 *)
                (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:201" *)
                casez (fifo_0_dst_w_rdy)
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:201" */
                  1'h1:
                      fifo_0_src_r_en = fifo_0_dst_w_rdy;
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:208" */
                  default:
                      fifo_0_src_r_en = 1'h0;
                endcase
          endcase
    endcase
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:195" *)
    casez (fifo_1_router_fsm_state)
      /* \amaranth.decoding  = "BYPASS_SDRAM/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:196" */
      1'h0:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197" *)
          casez ({ fifo_1_src_r_rdy, \$35  })
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197" */
            2'b?1:
                /* empty */;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:200" */
            2'b1?:
                (* full_case = 32'd1 *)
                (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:201" *)
                casez (fifo_1_dst_w_rdy)
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:201" */
                  1'h1:
                      fifo_1_src_r_en = fifo_1_dst_w_rdy;
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:208" */
                  default:
                      fifo_1_src_r_en = 1'h0;
                endcase
          endcase
    endcase
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:195" *)
    casez (fifo_2_router_fsm_state)
      /* \amaranth.decoding  = "BYPASS_SDRAM/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:196" */
      1'h0:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197" *)
          casez ({ fifo_2_src_r_rdy, \$38  })
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197" */
            2'b?1:
                /* empty */;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:200" */
            2'b1?:
                (* full_case = 32'd1 *)
                (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:201" *)
                casez (fifo_2_dst_w_rdy)
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:201" */
                  1'h1:
                      fifo_2_src_r_en = fifo_2_dst_w_rdy;
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:208" */
                  default:
                      fifo_2_src_r_en = 1'h0;
                endcase
          endcase
    endcase
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:195" *)
    casez (fifo_3_router_fsm_state)
      /* \amaranth.decoding  = "BYPASS_SDRAM/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:196" */
      1'h0:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197" *)
          casez ({ fifo_3_src_r_rdy, \$41  })
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197" */
            2'b?1:
                /* empty */;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:200" */
            2'b1?:
                (* full_case = 32'd1 *)
                (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:201" *)
                casez (fifo_3_dst_w_rdy)
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:201" */
                  1'h1:
                      fifo_3_src_r_en = fifo_3_dst_w_rdy;
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:208" */
                  default:
                      fifo_3_src_r_en = 1'h0;
                endcase
          endcase
    endcase
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:343" *)
    casez (fifo_controller_fsm_state)
      /* \amaranth.decoding  = "WAITING_FOR_INITIALISE/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:344" */
      3'h0:
          /* empty */;
      /* \amaranth.decoding  = "REFRESH_OR_IDLE/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:356" */
      3'h1:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_SRCFIFOS_TO_SDRAM/2" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:388" */
      3'h2:
          (* full_case = 32'd1 *)
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:393" *)
          casez (fifo_index)
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:397" */
            2'h0:
                (* full_case = 32'd1 *)
                (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:409" *)
                casez (fifo_index)
                  2'h0:
                      fifo_0_src_r_en = 1'h1;
                  2'h1:
                      fifo_1_src_r_en = 1'h1;
                  2'h2:
                      fifo_2_src_r_en = 1'h1;
                  2'h?:
                      fifo_3_src_r_en = 1'h1;
                endcase
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:397" */
            2'h1:
                (* full_case = 32'd1 *)
                (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:409" *)
                casez (fifo_index)
                  2'h0:
                      fifo_0_src_r_en = 1'h1;
                  2'h1:
                      fifo_1_src_r_en = 1'h1;
                  2'h2:
                      fifo_2_src_r_en = 1'h1;
                  2'h?:
                      fifo_3_src_r_en = 1'h1;
                endcase
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:397" */
            2'h2:
                (* full_case = 32'd1 *)
                (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:409" *)
                casez (fifo_index)
                  2'h0:
                      fifo_0_src_r_en = 1'h1;
                  2'h1:
                      fifo_1_src_r_en = 1'h1;
                  2'h2:
                      fifo_2_src_r_en = 1'h1;
                  2'h?:
                      fifo_3_src_r_en = 1'h1;
                endcase
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:397" */
            2'h3:
                (* full_case = 32'd1 *)
                (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:409" *)
                casez (fifo_index)
                  2'h0:
                      fifo_0_src_r_en = 1'h1;
                  2'h1:
                      fifo_1_src_r_en = 1'h1;
                  2'h2:
                      fifo_2_src_r_en = 1'h1;
                  2'h?:
                      fifo_3_src_r_en = 1'h1;
                endcase
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$319 ) begin end
    \request_to_store_data_in_ram$69  = 1'h0;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:195" *)
    casez (fifo_1_router_fsm_state)
      /* \amaranth.decoding  = "BYPASS_SDRAM/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:196" */
      1'h0:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197" *)
          casez ({ fifo_1_src_r_rdy, \$70  })
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197" */
            2'b?1:
                /* empty */;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:200" */
            2'b1?:
                (* full_case = 32'd1 *)
                (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:201" *)
                casez (fifo_1_dst_w_rdy)
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:201" */
                  1'h1:
                      /* empty */;
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:208" */
                  default:
                      \request_to_store_data_in_ram$69  = 1'h1;
                endcase
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$319 ) begin end
    \$signal$9  = 1'h0;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:195" *)
    casez (fifo_1_router_fsm_state)
      /* \amaranth.decoding  = "BYPASS_SDRAM/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:196" */
      1'h0:
          \$signal$9  = \$74 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$319 ) begin end
    \fifo_2_router_fsm_state$next  = fifo_2_router_fsm_state;
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:195" *)
    casez (fifo_2_router_fsm_state)
      /* \amaranth.decoding  = "BYPASS_SDRAM/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:196" */
      1'h0:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197" *)
          casez ({ fifo_2_src_r_rdy, \$76  })
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197" */
            2'b?1:
                \fifo_2_router_fsm_state$next  = 1'h1;
          endcase
      /* \amaranth.decoding  = "USE_SDRAM/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:220" */
      1'h1:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:221" *)
          casez ({ fifo_2_dst_w_rdy, \$78  })
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:221" */
            2'b?1:
                \fifo_2_router_fsm_state$next  = 1'h0;
          endcase
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \fifo_2_router_fsm_state$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$319 ) begin end
    \request_to_store_data_in_ram$80  = 1'h0;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:195" *)
    casez (fifo_2_router_fsm_state)
      /* \amaranth.decoding  = "BYPASS_SDRAM/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:196" */
      1'h0:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197" *)
          casez ({ fifo_2_src_r_rdy, \$81  })
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197" */
            2'b?1:
                /* empty */;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:200" */
            2'b1?:
                (* full_case = 32'd1 *)
                (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:201" *)
                casez (fifo_2_dst_w_rdy)
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:201" */
                  1'h1:
                      /* empty */;
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:208" */
                  default:
                      \request_to_store_data_in_ram$80  = 1'h1;
                endcase
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$319 ) begin end
    \$signal$18  = 1'h0;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:195" *)
    casez (fifo_2_router_fsm_state)
      /* \amaranth.decoding  = "BYPASS_SDRAM/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:196" */
      1'h0:
          \$signal$18  = \$85 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$319 ) begin end
    \fifo_3_router_fsm_state$next  = fifo_3_router_fsm_state;
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:195" *)
    casez (fifo_3_router_fsm_state)
      /* \amaranth.decoding  = "BYPASS_SDRAM/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:196" */
      1'h0:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197" *)
          casez ({ fifo_3_src_r_rdy, \$87  })
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197" */
            2'b?1:
                \fifo_3_router_fsm_state$next  = 1'h1;
          endcase
      /* \amaranth.decoding  = "USE_SDRAM/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:220" */
      1'h1:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:221" *)
          casez ({ fifo_3_dst_w_rdy, \$89  })
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:221" */
            2'b?1:
                \fifo_3_router_fsm_state$next  = 1'h0;
          endcase
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \fifo_3_router_fsm_state$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$319 ) begin end
    fifo_0_dst_w_data = 16'h0000;
    fifo_1_dst_w_data = 16'h0000;
    fifo_2_dst_w_data = 16'h0000;
    fifo_3_dst_w_data = 16'h0000;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:195" *)
    casez (fifo_0_router_fsm_state)
      /* \amaranth.decoding  = "BYPASS_SDRAM/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:196" */
      1'h0:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197" *)
          casez ({ fifo_0_src_r_rdy, \$43  })
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197" */
            2'b?1:
                /* empty */;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:200" */
            2'b1?:
                (* full_case = 32'd1 *)
                (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:201" *)
                casez (fifo_0_dst_w_rdy)
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:201" */
                  1'h1:
                      fifo_0_dst_w_data = fifo_0_src_r_data;
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:208" */
                  default:
                      fifo_0_dst_w_data = 16'h0000;
                endcase
          endcase
    endcase
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:195" *)
    casez (fifo_1_router_fsm_state)
      /* \amaranth.decoding  = "BYPASS_SDRAM/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:196" */
      1'h0:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197" *)
          casez ({ fifo_1_src_r_rdy, \$45  })
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197" */
            2'b?1:
                /* empty */;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:200" */
            2'b1?:
                (* full_case = 32'd1 *)
                (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:201" *)
                casez (fifo_1_dst_w_rdy)
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:201" */
                  1'h1:
                      fifo_1_dst_w_data = fifo_1_src_r_data;
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:208" */
                  default:
                      fifo_1_dst_w_data = 16'h0000;
                endcase
          endcase
    endcase
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:195" *)
    casez (fifo_2_router_fsm_state)
      /* \amaranth.decoding  = "BYPASS_SDRAM/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:196" */
      1'h0:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197" *)
          casez ({ fifo_2_src_r_rdy, \$47  })
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197" */
            2'b?1:
                /* empty */;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:200" */
            2'b1?:
                (* full_case = 32'd1 *)
                (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:201" *)
                casez (fifo_2_dst_w_rdy)
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:201" */
                  1'h1:
                      fifo_2_dst_w_data = fifo_2_src_r_data;
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:208" */
                  default:
                      fifo_2_dst_w_data = 16'h0000;
                endcase
          endcase
    endcase
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:195" *)
    casez (fifo_3_router_fsm_state)
      /* \amaranth.decoding  = "BYPASS_SDRAM/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:196" */
      1'h0:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197" *)
          casez ({ fifo_3_src_r_rdy, \$49  })
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197" */
            2'b?1:
                /* empty */;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:200" */
            2'b1?:
                (* full_case = 32'd1 *)
                (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:201" *)
                casez (fifo_3_dst_w_rdy)
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:201" */
                  1'h1:
                      fifo_3_dst_w_data = fifo_3_src_r_data;
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:208" */
                  default:
                      fifo_3_dst_w_data = 16'h0000;
                endcase
          endcase
    endcase
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:235" *)
    casez (readback_sdram_pipeline_active)
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:235" */
      1'h1:
          (* full_case = 32'd1 *)
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:255" *)
          casez (readback_fifo_id)
            2'h0:
                fifo_0_dst_w_data = readback_sdram_data;
            2'h1:
                fifo_1_dst_w_data = readback_sdram_data;
            2'h2:
                fifo_2_dst_w_data = readback_sdram_data;
            2'h?:
                fifo_3_dst_w_data = readback_sdram_data;
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$319 ) begin end
    \request_to_store_data_in_ram$91  = 1'h0;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:195" *)
    casez (fifo_3_router_fsm_state)
      /* \amaranth.decoding  = "BYPASS_SDRAM/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:196" */
      1'h0:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197" *)
          casez ({ fifo_3_src_r_rdy, \$92  })
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197" */
            2'b?1:
                /* empty */;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:200" */
            2'b1?:
                (* full_case = 32'd1 *)
                (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:201" *)
                casez (fifo_3_dst_w_rdy)
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:201" */
                  1'h1:
                      /* empty */;
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:208" */
                  default:
                      \request_to_store_data_in_ram$91  = 1'h1;
                endcase
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$319 ) begin end
    \$signal$27  = 1'h0;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:195" *)
    casez (fifo_3_router_fsm_state)
      /* \amaranth.decoding  = "BYPASS_SDRAM/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:196" */
      1'h0:
          \$signal$27  = \$96 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$319 ) begin end
    \readback_phase$next  = readback_phase;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:235" *)
    casez (readback_sdram_pipeline_active)
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:235" */
      1'h1:
          \readback_phase$next  = \$101 [2:0];
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \readback_phase$next  = 3'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$319 ) begin end
    readback_addr = 22'h000000;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:235" *)
    casez (readback_sdram_pipeline_active)
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:235" */
      1'h1:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:239" *)
          casez (\$105 )
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:239" */
            1'h1:
                readback_addr = readback_sdram_addr;
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$319 ) begin end
    readback_fifo_id = 2'h0;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:235" *)
    casez (readback_sdram_pipeline_active)
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:235" */
      1'h1:
          readback_fifo_id = readback_addr[21:20];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$319 ) begin end
    readback_buf_addr = 20'h00000;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:235" *)
    casez (readback_sdram_pipeline_active)
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:235" */
      1'h1:
          readback_buf_addr = readback_addr[19:0];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$319 ) begin end
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:265" *)
    casez (\$107 )
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:265" */
      1'h1:
          words_stored_in_ram = \$110 [19:0];
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:267" */
      default:
          words_stored_in_ram = \$115 [19:0];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$319 ) begin end
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:265" *)
    casez (\$119 )
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:265" */
      1'h1:
          \words_stored_in_ram$34  = \$122 [19:0];
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:267" */
      default:
          \words_stored_in_ram$34  = \$127 [19:0];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$319 ) begin end
    fifo_0_dst_w_en = 1'h0;
    fifo_1_dst_w_en = 1'h0;
    fifo_2_dst_w_en = 1'h0;
    fifo_3_dst_w_en = 1'h0;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:195" *)
    casez (fifo_0_router_fsm_state)
      /* \amaranth.decoding  = "BYPASS_SDRAM/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:196" */
      1'h0:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197" *)
          casez ({ fifo_0_src_r_rdy, \$51  })
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197" */
            2'b?1:
                /* empty */;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:200" */
            2'b1?:
                (* full_case = 32'd1 *)
                (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:201" *)
                casez (fifo_0_dst_w_rdy)
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:201" */
                  1'h1:
                      fifo_0_dst_w_en = fifo_0_src_r_rdy;
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:208" */
                  default:
                      fifo_0_dst_w_en = 1'h0;
                endcase
          endcase
    endcase
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:195" *)
    casez (fifo_1_router_fsm_state)
      /* \amaranth.decoding  = "BYPASS_SDRAM/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:196" */
      1'h0:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197" *)
          casez ({ fifo_1_src_r_rdy, \$53  })
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197" */
            2'b?1:
                /* empty */;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:200" */
            2'b1?:
                (* full_case = 32'd1 *)
                (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:201" *)
                casez (fifo_1_dst_w_rdy)
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:201" */
                  1'h1:
                      fifo_1_dst_w_en = fifo_1_src_r_rdy;
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:208" */
                  default:
                      fifo_1_dst_w_en = 1'h0;
                endcase
          endcase
    endcase
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:195" *)
    casez (fifo_2_router_fsm_state)
      /* \amaranth.decoding  = "BYPASS_SDRAM/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:196" */
      1'h0:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197" *)
          casez ({ fifo_2_src_r_rdy, \$55  })
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197" */
            2'b?1:
                /* empty */;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:200" */
            2'b1?:
                (* full_case = 32'd1 *)
                (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:201" *)
                casez (fifo_2_dst_w_rdy)
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:201" */
                  1'h1:
                      fifo_2_dst_w_en = fifo_2_src_r_rdy;
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:208" */
                  default:
                      fifo_2_dst_w_en = 1'h0;
                endcase
          endcase
    endcase
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:195" *)
    casez (fifo_3_router_fsm_state)
      /* \amaranth.decoding  = "BYPASS_SDRAM/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:196" */
      1'h0:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197" *)
          casez ({ fifo_3_src_r_rdy, \$57  })
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197" */
            2'b?1:
                /* empty */;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:200" */
            2'b1?:
                (* full_case = 32'd1 *)
                (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:201" *)
                casez (fifo_3_dst_w_rdy)
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:201" */
                  1'h1:
                      fifo_3_dst_w_en = fifo_3_src_r_rdy;
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:208" */
                  default:
                      fifo_3_dst_w_en = 1'h0;
                endcase
          endcase
    endcase
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:235" *)
    casez (readback_sdram_pipeline_active)
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:235" */
      1'h1:
          (* full_case = 32'd1 *)
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:254" *)
          casez (readback_fifo_id)
            2'h0:
                fifo_0_dst_w_en = 1'h1;
            2'h1:
                fifo_1_dst_w_en = 1'h1;
            2'h2:
                fifo_2_dst_w_en = 1'h1;
            2'h?:
                fifo_3_dst_w_en = 1'h1;
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$319 ) begin end
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:265" *)
    casez (\$131 )
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:265" */
      1'h1:
          \words_stored_in_ram$37  = \$134 [19:0];
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:267" */
      default:
          \words_stored_in_ram$37  = \$139 [19:0];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$319 ) begin end
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:265" *)
    casez (\$143 )
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:265" */
      1'h1:
          \words_stored_in_ram$40  = \$146 [19:0];
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:267" */
      default:
          \words_stored_in_ram$40  = \$151 [19:0];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$319 ) begin end
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:302" *)
    casez (fifo_index)
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:304" */
      2'h0:
          next_srcfifo_index = 2'h1;
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:304" */
      2'h1:
          next_srcfifo_index = 2'h2;
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:304" */
      2'h2:
          next_srcfifo_index = 2'h3;
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:304" */
      2'h3:
          next_srcfifo_index = 2'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$319 ) begin end
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:302" *)
    casez (fifo_index)
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:304" */
      2'h0:
          (* full_case = 32'd1 *)
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:314" *)
          casez (next_srcfifo_index)
            2'h0:
                srcfifo_r_level_enough = \$153 ;
            2'h1:
                srcfifo_r_level_enough = \$155 ;
            2'h2:
                srcfifo_r_level_enough = \$157 ;
            2'h?:
                srcfifo_r_level_enough = \$159 ;
          endcase
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:304" */
      2'h1:
          (* full_case = 32'd1 *)
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:314" *)
          casez (next_srcfifo_index)
            2'h0:
                srcfifo_r_level_enough = \$161 ;
            2'h1:
                srcfifo_r_level_enough = \$163 ;
            2'h2:
                srcfifo_r_level_enough = \$165 ;
            2'h?:
                srcfifo_r_level_enough = \$167 ;
          endcase
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:304" */
      2'h2:
          (* full_case = 32'd1 *)
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:314" *)
          casez (next_srcfifo_index)
            2'h0:
                srcfifo_r_level_enough = \$169 ;
            2'h1:
                srcfifo_r_level_enough = \$171 ;
            2'h2:
                srcfifo_r_level_enough = \$173 ;
            2'h?:
                srcfifo_r_level_enough = \$175 ;
          endcase
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:304" */
      2'h3:
          (* full_case = 32'd1 *)
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:314" *)
          casez (next_srcfifo_index)
            2'h0:
                srcfifo_r_level_enough = \$177 ;
            2'h1:
                srcfifo_r_level_enough = \$179 ;
            2'h2:
                srcfifo_r_level_enough = \$181 ;
            2'h?:
                srcfifo_r_level_enough = \$183 ;
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$319 ) begin end
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:302" *)
    casez (fifo_index)
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:304" */
      2'h0:
          (* full_case = 32'd1 *)
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:315" *)
          casez (next_srcfifo_index)
            2'h0:
                ram_wont_overfill = \$187 ;
            2'h1:
                ram_wont_overfill = \$191 ;
            2'h2:
                ram_wont_overfill = \$195 ;
            2'h?:
                ram_wont_overfill = \$199 ;
          endcase
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:304" */
      2'h1:
          (* full_case = 32'd1 *)
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:315" *)
          casez (next_srcfifo_index)
            2'h0:
                ram_wont_overfill = \$203 ;
            2'h1:
                ram_wont_overfill = \$207 ;
            2'h2:
                ram_wont_overfill = \$211 ;
            2'h?:
                ram_wont_overfill = \$215 ;
          endcase
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:304" */
      2'h2:
          (* full_case = 32'd1 *)
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:315" *)
          casez (next_srcfifo_index)
            2'h0:
                ram_wont_overfill = \$219 ;
            2'h1:
                ram_wont_overfill = \$223 ;
            2'h2:
                ram_wont_overfill = \$227 ;
            2'h?:
                ram_wont_overfill = \$231 ;
          endcase
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:304" */
      2'h3:
          (* full_case = 32'd1 *)
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:315" *)
          casez (next_srcfifo_index)
            2'h0:
                ram_wont_overfill = \$235 ;
            2'h1:
                ram_wont_overfill = \$239 ;
            2'h2:
                ram_wont_overfill = \$243 ;
            2'h?:
                ram_wont_overfill = \$247 ;
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$319 ) begin end
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:302" *)
    casez (fifo_index)
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:304" */
      2'h0:
          (* full_case = 32'd1 *)
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:316" *)
          casez (next_srcfifo_index)
            2'h0:
                using_ram = \$251 ;
            2'h1:
                using_ram = \$255 ;
            2'h2:
                using_ram = \$259 ;
            2'h?:
                using_ram = \$263 ;
          endcase
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:304" */
      2'h1:
          (* full_case = 32'd1 *)
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:316" *)
          casez (next_srcfifo_index)
            2'h0:
                using_ram = \$267 ;
            2'h1:
                using_ram = \$271 ;
            2'h2:
                using_ram = \$275 ;
            2'h?:
                using_ram = \$279 ;
          endcase
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:304" */
      2'h2:
          (* full_case = 32'd1 *)
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:316" *)
          casez (next_srcfifo_index)
            2'h0:
                using_ram = \$283 ;
            2'h1:
                using_ram = \$287 ;
            2'h2:
                using_ram = \$291 ;
            2'h?:
                using_ram = \$295 ;
          endcase
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:304" */
      2'h3:
          (* full_case = 32'd1 *)
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:316" *)
          casez (next_srcfifo_index)
            2'h0:
                using_ram = \$299 ;
            2'h1:
                using_ram = \$303 ;
            2'h2:
                using_ram = \$307 ;
            2'h?:
                using_ram = \$311 ;
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$319 ) begin end
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:302" *)
    casez (fifo_index)
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:304" */
      2'h0:
          next_srcfifo_readable_to_sdram = \$315 ;
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:304" */
      2'h1:
          next_srcfifo_readable_to_sdram = \$319 ;
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:304" */
      2'h2:
          next_srcfifo_readable_to_sdram = \$323 ;
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:304" */
      2'h3:
          next_srcfifo_readable_to_sdram = \$327 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$319 ) begin end
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:302" *)
    casez (fifo_index)
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:304" */
      2'h0:
          next_dstfifo_index = 2'h1;
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:304" */
      2'h1:
          next_dstfifo_index = 2'h2;
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:304" */
      2'h2:
          next_dstfifo_index = 2'h3;
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:304" */
      2'h3:
          next_dstfifo_index = 2'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$319 ) begin end
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:302" *)
    casez (fifo_index)
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:304" */
      2'h0:
          (* full_case = 32'd1 *)
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:330" *)
          casez (next_dstfifo_index)
            2'h0:
                ram_wont_overread = \$329 ;
            2'h1:
                ram_wont_overread = \$331 ;
            2'h2:
                ram_wont_overread = \$333 ;
            2'h?:
                ram_wont_overread = \$335 ;
          endcase
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:304" */
      2'h1:
          (* full_case = 32'd1 *)
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:330" *)
          casez (next_dstfifo_index)
            2'h0:
                ram_wont_overread = \$337 ;
            2'h1:
                ram_wont_overread = \$339 ;
            2'h2:
                ram_wont_overread = \$341 ;
            2'h?:
                ram_wont_overread = \$343 ;
          endcase
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:304" */
      2'h2:
          (* full_case = 32'd1 *)
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:330" *)
          casez (next_dstfifo_index)
            2'h0:
                ram_wont_overread = \$345 ;
            2'h1:
                ram_wont_overread = \$347 ;
            2'h2:
                ram_wont_overread = \$349 ;
            2'h?:
                ram_wont_overread = \$351 ;
          endcase
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:304" */
      2'h3:
          (* full_case = 32'd1 *)
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:330" *)
          casez (next_dstfifo_index)
            2'h0:
                ram_wont_overread = \$353 ;
            2'h1:
                ram_wont_overread = \$355 ;
            2'h2:
                ram_wont_overread = \$357 ;
            2'h?:
                ram_wont_overread = \$359 ;
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$319 ) begin end
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:302" *)
    casez (fifo_index)
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:304" */
      2'h0:
          (* full_case = 32'd1 *)
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:331" *)
          casez (next_dstfifo_index)
            2'h0:
                dstfifo_w_space_enough = \$363 ;
            2'h1:
                dstfifo_w_space_enough = \$367 ;
            2'h2:
                dstfifo_w_space_enough = \$371 ;
            2'h?:
                dstfifo_w_space_enough = \$375 ;
          endcase
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:304" */
      2'h1:
          (* full_case = 32'd1 *)
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:331" *)
          casez (next_dstfifo_index)
            2'h0:
                dstfifo_w_space_enough = \$379 ;
            2'h1:
                dstfifo_w_space_enough = \$383 ;
            2'h2:
                dstfifo_w_space_enough = \$387 ;
            2'h?:
                dstfifo_w_space_enough = \$391 ;
          endcase
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:304" */
      2'h2:
          (* full_case = 32'd1 *)
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:331" *)
          casez (next_dstfifo_index)
            2'h0:
                dstfifo_w_space_enough = \$395 ;
            2'h1:
                dstfifo_w_space_enough = \$399 ;
            2'h2:
                dstfifo_w_space_enough = \$403 ;
            2'h?:
                dstfifo_w_space_enough = \$407 ;
          endcase
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:304" */
      2'h3:
          (* full_case = 32'd1 *)
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:331" *)
          casez (next_dstfifo_index)
            2'h0:
                dstfifo_w_space_enough = \$411 ;
            2'h1:
                dstfifo_w_space_enough = \$415 ;
            2'h2:
                dstfifo_w_space_enough = \$419 ;
            2'h?:
                dstfifo_w_space_enough = \$423 ;
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$319 ) begin end
    request_to_store_data_in_ram = 1'h0;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:195" *)
    casez (fifo_0_router_fsm_state)
      /* \amaranth.decoding  = "BYPASS_SDRAM/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:196" */
      1'h0:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197" *)
          casez ({ fifo_0_src_r_rdy, \$59  })
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197" */
            2'b?1:
                /* empty */;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:200" */
            2'b1?:
                (* full_case = 32'd1 *)
                (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:201" *)
                casez (fifo_0_dst_w_rdy)
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:201" */
                  1'h1:
                      /* empty */;
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:208" */
                  default:
                      request_to_store_data_in_ram = 1'h1;
                endcase
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$319 ) begin end
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:302" *)
    casez (fifo_index)
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:304" */
      2'h0:
          next_dstfifo_writeable_from_sdram = \$425 ;
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:304" */
      2'h1:
          next_dstfifo_writeable_from_sdram = \$427 ;
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:304" */
      2'h2:
          next_dstfifo_writeable_from_sdram = \$429 ;
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:304" */
      2'h3:
          next_dstfifo_writeable_from_sdram = \$431 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$319 ) begin end
    task_request = 2'h0;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:343" *)
    casez (fifo_controller_fsm_state)
      /* \amaranth.decoding  = "WAITING_FOR_INITIALISE/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:344" */
      3'h0:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:345" *)
          casez (initialised)
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:345" */
            1'h1:
                task_request = 2'h0;
          endcase
      /* \amaranth.decoding  = "REFRESH_OR_IDLE/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:356" */
      3'h1:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_SRCFIFOS_TO_SDRAM/2" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:388" */
      3'h2:
          task_request = 2'h2;
      /* \amaranth.decoding  = "READ_SDRAM_TO_DSTFIFOS/3" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:450" */
      3'h3:
          task_request = 2'h1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$319 ) begin end
    \w_next_addr$next  = w_next_addr;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:343" *)
    casez (fifo_controller_fsm_state)
      /* \amaranth.decoding  = "WAITING_FOR_INITIALISE/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:344" */
      3'h0:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:345" *)
          casez (initialised)
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:345" */
            1'h1:
                \w_next_addr$next  = 20'h00000;
          endcase
      /* \amaranth.decoding  = "REFRESH_OR_IDLE/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:356" */
      3'h1:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_SRCFIFOS_TO_SDRAM/2" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:388" */
      3'h2:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:393" *)
          casez (fifo_index)
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:397" */
            2'h0:
                \w_next_addr$next  = \$434 [19:0];
          endcase
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \w_next_addr$next  = 20'h00000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$319 ) begin end
    \w_next_addr$118$next  = \w_next_addr$118 ;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:343" *)
    casez (fifo_controller_fsm_state)
      /* \amaranth.decoding  = "WAITING_FOR_INITIALISE/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:344" */
      3'h0:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:345" *)
          casez (initialised)
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:345" */
            1'h1:
                \w_next_addr$118$next  = 20'h00000;
          endcase
      /* \amaranth.decoding  = "REFRESH_OR_IDLE/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:356" */
      3'h1:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_SRCFIFOS_TO_SDRAM/2" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:388" */
      3'h2:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:393" *)
          casez (fifo_index)
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:397" */
            2'h0:
                /* empty */;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:397" */
            2'h1:
                \w_next_addr$118$next  = \$437 [19:0];
          endcase
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \w_next_addr$118$next  = 20'h00000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$319 ) begin end
    \w_next_addr$130$next  = \w_next_addr$130 ;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:343" *)
    casez (fifo_controller_fsm_state)
      /* \amaranth.decoding  = "WAITING_FOR_INITIALISE/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:344" */
      3'h0:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:345" *)
          casez (initialised)
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:345" */
            1'h1:
                \w_next_addr$130$next  = 20'h00000;
          endcase
      /* \amaranth.decoding  = "REFRESH_OR_IDLE/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:356" */
      3'h1:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_SRCFIFOS_TO_SDRAM/2" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:388" */
      3'h2:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:393" *)
          casez (fifo_index)
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:397" */
            2'h0:
                /* empty */;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:397" */
            2'h1:
                /* empty */;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:397" */
            2'h2:
                \w_next_addr$130$next  = \$440 [19:0];
          endcase
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \w_next_addr$130$next  = 20'h00000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$319 ) begin end
    \w_next_addr$142$next  = \w_next_addr$142 ;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:343" *)
    casez (fifo_controller_fsm_state)
      /* \amaranth.decoding  = "WAITING_FOR_INITIALISE/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:344" */
      3'h0:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:345" *)
          casez (initialised)
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:345" */
            1'h1:
                \w_next_addr$142$next  = 20'h00000;
          endcase
      /* \amaranth.decoding  = "REFRESH_OR_IDLE/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:356" */
      3'h1:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_SRCFIFOS_TO_SDRAM/2" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:388" */
      3'h2:
          (* full_case = 32'd1 *)
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:393" *)
          casez (fifo_index)
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:397" */
            2'h0:
                /* empty */;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:397" */
            2'h1:
                /* empty */;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:397" */
            2'h2:
                /* empty */;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:397" */
            2'h3:
                \w_next_addr$142$next  = \$443 [19:0];
          endcase
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \w_next_addr$142$next  = 20'h00000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$319 ) begin end
    \r_next_addr$next  = r_next_addr;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:343" *)
    casez (fifo_controller_fsm_state)
      /* \amaranth.decoding  = "WAITING_FOR_INITIALISE/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:344" */
      3'h0:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:345" *)
          casez (initialised)
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:345" */
            1'h1:
                \r_next_addr$next  = 20'h00000;
          endcase
      /* \amaranth.decoding  = "REFRESH_OR_IDLE/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:356" */
      3'h1:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_SRCFIFOS_TO_SDRAM/2" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:388" */
      3'h2:
          /* empty */;
      /* \amaranth.decoding  = "READ_SDRAM_TO_DSTFIFOS/3" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:450" */
      3'h3:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:456" *)
          casez (fifo_index)
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:459" */
            2'h0:
                \r_next_addr$next  = \$446 [19:0];
          endcase
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \r_next_addr$next  = 20'h00000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$319 ) begin end
    \r_next_addr$117$next  = \r_next_addr$117 ;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:343" *)
    casez (fifo_controller_fsm_state)
      /* \amaranth.decoding  = "WAITING_FOR_INITIALISE/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:344" */
      3'h0:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:345" *)
          casez (initialised)
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:345" */
            1'h1:
                \r_next_addr$117$next  = 20'h00000;
          endcase
      /* \amaranth.decoding  = "REFRESH_OR_IDLE/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:356" */
      3'h1:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_SRCFIFOS_TO_SDRAM/2" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:388" */
      3'h2:
          /* empty */;
      /* \amaranth.decoding  = "READ_SDRAM_TO_DSTFIFOS/3" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:450" */
      3'h3:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:456" *)
          casez (fifo_index)
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:459" */
            2'h0:
                /* empty */;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:459" */
            2'h1:
                \r_next_addr$117$next  = \$449 [19:0];
          endcase
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \r_next_addr$117$next  = 20'h00000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$319 ) begin end
    \r_next_addr$129$next  = \r_next_addr$129 ;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:343" *)
    casez (fifo_controller_fsm_state)
      /* \amaranth.decoding  = "WAITING_FOR_INITIALISE/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:344" */
      3'h0:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:345" *)
          casez (initialised)
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:345" */
            1'h1:
                \r_next_addr$129$next  = 20'h00000;
          endcase
      /* \amaranth.decoding  = "REFRESH_OR_IDLE/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:356" */
      3'h1:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_SRCFIFOS_TO_SDRAM/2" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:388" */
      3'h2:
          /* empty */;
      /* \amaranth.decoding  = "READ_SDRAM_TO_DSTFIFOS/3" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:450" */
      3'h3:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:456" *)
          casez (fifo_index)
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:459" */
            2'h0:
                /* empty */;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:459" */
            2'h1:
                /* empty */;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:459" */
            2'h2:
                \r_next_addr$129$next  = \$452 [19:0];
          endcase
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \r_next_addr$129$next  = 20'h00000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$319 ) begin end
    \r_next_addr$141$next  = \r_next_addr$141 ;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:343" *)
    casez (fifo_controller_fsm_state)
      /* \amaranth.decoding  = "WAITING_FOR_INITIALISE/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:344" */
      3'h0:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:345" *)
          casez (initialised)
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:345" */
            1'h1:
                \r_next_addr$141$next  = 20'h00000;
          endcase
      /* \amaranth.decoding  = "REFRESH_OR_IDLE/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:356" */
      3'h1:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_SRCFIFOS_TO_SDRAM/2" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:388" */
      3'h2:
          /* empty */;
      /* \amaranth.decoding  = "READ_SDRAM_TO_DSTFIFOS/3" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:450" */
      3'h3:
          (* full_case = 32'd1 *)
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:456" *)
          casez (fifo_index)
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:459" */
            2'h0:
                /* empty */;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:459" */
            2'h1:
                /* empty */;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:459" */
            2'h2:
                /* empty */;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:459" */
            2'h3:
                \r_next_addr$141$next  = \$455 [19:0];
          endcase
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \r_next_addr$141$next  = 20'h00000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$319 ) begin end
    \$signal  = 1'h0;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:195" *)
    casez (fifo_0_router_fsm_state)
      /* \amaranth.decoding  = "BYPASS_SDRAM/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:196" */
      1'h0:
          \$signal  = \$63 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$319 ) begin end
    \fifo_index$next  = fifo_index;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:343" *)
    casez (fifo_controller_fsm_state)
      /* \amaranth.decoding  = "WAITING_FOR_INITIALISE/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:344" */
      3'h0:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:345" *)
          casez (initialised)
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:345" */
            1'h1:
                \fifo_index$next  = 2'h0;
          endcase
      /* \amaranth.decoding  = "REFRESH_OR_IDLE/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:356" */
      3'h1:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_SRCFIFOS_TO_SDRAM/2" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:388" */
      3'h2:
          (* full_case = 32'd1 *)
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:393" *)
          casez (fifo_index)
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:397" */
            2'h0:
                (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417" *)
                casez (\$459 )
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417" */
                  1'h1:
                      (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420" *)
                      casez (\$463 )
                        /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420" */
                        1'h1:
                          begin
                            \fifo_index$next  = next_srcfifo_index;
                            (* full_case = 32'd1 *)
                            (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:425" *)
                            casez (request_to_refresh_soon)
                              /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:425" */
                              1'h1:
                                  /* empty */;
                              /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:428" */
                              default:
                                  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:429" *)
                                  casez (\$465 )
                                    /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:429" */
                                    1'h1:
                                        \fifo_index$next  = 2'h0;
                                  endcase
                            endcase
                          end
                      endcase
                endcase
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:397" */
            2'h1:
                (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417" *)
                casez (\$469 )
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417" */
                  1'h1:
                      (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420" *)
                      casez (\$473 )
                        /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420" */
                        1'h1:
                          begin
                            \fifo_index$next  = next_srcfifo_index;
                            (* full_case = 32'd1 *)
                            (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:425" *)
                            casez (request_to_refresh_soon)
                              /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:425" */
                              1'h1:
                                  /* empty */;
                              /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:428" */
                              default:
                                  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:429" *)
                                  casez (\$475 )
                                    /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:429" */
                                    1'h1:
                                        \fifo_index$next  = 2'h0;
                                  endcase
                            endcase
                          end
                      endcase
                endcase
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:397" */
            2'h2:
                (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417" *)
                casez (\$479 )
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417" */
                  1'h1:
                      (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420" *)
                      casez (\$483 )
                        /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420" */
                        1'h1:
                          begin
                            \fifo_index$next  = next_srcfifo_index;
                            (* full_case = 32'd1 *)
                            (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:425" *)
                            casez (request_to_refresh_soon)
                              /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:425" */
                              1'h1:
                                  /* empty */;
                              /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:428" */
                              default:
                                  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:429" *)
                                  casez (\$485 )
                                    /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:429" */
                                    1'h1:
                                        \fifo_index$next  = 2'h0;
                                  endcase
                            endcase
                          end
                      endcase
                endcase
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:397" */
            2'h3:
                (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417" *)
                casez (\$489 )
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417" */
                  1'h1:
                      (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420" *)
                      casez (\$493 )
                        /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420" */
                        1'h1:
                          begin
                            \fifo_index$next  = next_srcfifo_index;
                            (* full_case = 32'd1 *)
                            (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:425" *)
                            casez (request_to_refresh_soon)
                              /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:425" */
                              1'h1:
                                  /* empty */;
                              /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:428" */
                              default:
                                  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:429" *)
                                  casez (\$495 )
                                    /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:429" */
                                    1'h1:
                                        \fifo_index$next  = 2'h0;
                                  endcase
                            endcase
                          end
                      endcase
                endcase
          endcase
      /* \amaranth.decoding  = "READ_SDRAM_TO_DSTFIFOS/3" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:450" */
      3'h3:
          (* full_case = 32'd1 *)
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:456" *)
          casez (fifo_index)
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:459" */
            2'h0:
                (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479" *)
                casez (\$499 )
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479" */
                  1'h1:
                      (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482" *)
                      casez (\$503 )
                        /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482" */
                        1'h1:
                          begin
                            \fifo_index$next  = next_dstfifo_index;
                            (* full_case = 32'd1 *)
                            (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:487" *)
                            casez (request_to_refresh_soon)
                              /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:487" */
                              1'h1:
                                  /* empty */;
                              /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:490" */
                              default:
                                  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:491" *)
                                  casez (\$505 )
                                    /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:491" */
                                    1'h1:
                                        \fifo_index$next  = 2'h0;
                                  endcase
                            endcase
                          end
                      endcase
                endcase
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:459" */
            2'h1:
                (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479" *)
                casez (\$509 )
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479" */
                  1'h1:
                      (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482" *)
                      casez (\$513 )
                        /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482" */
                        1'h1:
                          begin
                            \fifo_index$next  = next_dstfifo_index;
                            (* full_case = 32'd1 *)
                            (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:487" *)
                            casez (request_to_refresh_soon)
                              /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:487" */
                              1'h1:
                                  /* empty */;
                              /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:490" */
                              default:
                                  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:491" *)
                                  casez (\$515 )
                                    /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:491" */
                                    1'h1:
                                        \fifo_index$next  = 2'h0;
                                  endcase
                            endcase
                          end
                      endcase
                endcase
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:459" */
            2'h2:
                (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479" *)
                casez (\$519 )
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479" */
                  1'h1:
                      (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482" *)
                      casez (\$523 )
                        /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482" */
                        1'h1:
                          begin
                            \fifo_index$next  = next_dstfifo_index;
                            (* full_case = 32'd1 *)
                            (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:487" *)
                            casez (request_to_refresh_soon)
                              /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:487" */
                              1'h1:
                                  /* empty */;
                              /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:490" */
                              default:
                                  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:491" *)
                                  casez (\$525 )
                                    /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:491" */
                                    1'h1:
                                        \fifo_index$next  = 2'h0;
                                  endcase
                            endcase
                          end
                      endcase
                endcase
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:459" */
            2'h3:
                (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479" *)
                casez (\$529 )
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479" */
                  1'h1:
                      (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482" *)
                      casez (\$533 )
                        /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482" */
                        1'h1:
                          begin
                            \fifo_index$next  = next_dstfifo_index;
                            (* full_case = 32'd1 *)
                            (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:487" *)
                            casez (request_to_refresh_soon)
                              /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:487" */
                              1'h1:
                                  /* empty */;
                              /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:490" */
                              default:
                                  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:491" *)
                                  casez (\$535 )
                                    /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:491" */
                                    1'h1:
                                        \fifo_index$next  = 2'h0;
                                  endcase
                            endcase
                          end
                      endcase
                endcase
          endcase
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \fifo_index$next  = 2'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$319 ) begin end
    \fifo_controller_fsm_state$next  = fifo_controller_fsm_state;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:343" *)
    casez (fifo_controller_fsm_state)
      /* \amaranth.decoding  = "WAITING_FOR_INITIALISE/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:344" */
      3'h0:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:345" *)
          casez (initialised)
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:345" */
            1'h1:
                \fifo_controller_fsm_state$next  = 3'h1;
          endcase
      /* \amaranth.decoding  = "REFRESH_OR_IDLE/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:356" */
      3'h1:
          (* full_case = 32'd1 *)
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:363" *)
          casez ({ refresh_in_progress, request_to_refresh_soon })
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:363" */
            2'b?1:
                /* empty */;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:367" */
            2'b1?:
                /* empty */;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:370" */
            default:
              begin
                (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:372" *)
                casez (next_srcfifo_readable_to_sdram)
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:372" */
                  1'h1:
                      \fifo_controller_fsm_state$next  = 3'h2;
                endcase
                (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:376" *)
                casez (next_dstfifo_writeable_from_sdram)
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:376" */
                  1'h1:
                      \fifo_controller_fsm_state$next  = 3'h3;
                endcase
              end
          endcase
      /* \amaranth.decoding  = "WRITE_SRCFIFOS_TO_SDRAM/2" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:388" */
      3'h2:
          (* full_case = 32'd1 *)
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:393" *)
          casez (fifo_index)
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:397" */
            2'h0:
                (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417" *)
                casez (\$539 )
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417" */
                  1'h1:
                      (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420" *)
                      casez (\$543 )
                        /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420" */
                        1'h1:
                            (* full_case = 32'd1 *)
                            (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:425" *)
                            casez (request_to_refresh_soon)
                              /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:425" */
                              1'h1:
                                  \fifo_controller_fsm_state$next  = 3'h1;
                              /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:428" */
                              default:
                                  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:429" *)
                                  casez (\$545 )
                                    /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:429" */
                                    1'h1:
                                        (* full_case = 32'd1 *)
                                        (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:432" *)
                                        casez (next_dstfifo_writeable_from_sdram)
                                          /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:432" */
                                          1'h1:
                                              \fifo_controller_fsm_state$next  = 3'h3;
                                          /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:434" */
                                          default:
                                              \fifo_controller_fsm_state$next  = 3'h1;
                                        endcase
                                  endcase
                            endcase
                      endcase
                endcase
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:397" */
            2'h1:
                (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417" *)
                casez (\$549 )
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417" */
                  1'h1:
                      (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420" *)
                      casez (\$553 )
                        /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420" */
                        1'h1:
                            (* full_case = 32'd1 *)
                            (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:425" *)
                            casez (request_to_refresh_soon)
                              /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:425" */
                              1'h1:
                                  \fifo_controller_fsm_state$next  = 3'h1;
                              /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:428" */
                              default:
                                  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:429" *)
                                  casez (\$555 )
                                    /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:429" */
                                    1'h1:
                                        (* full_case = 32'd1 *)
                                        (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:432" *)
                                        casez (next_dstfifo_writeable_from_sdram)
                                          /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:432" */
                                          1'h1:
                                              \fifo_controller_fsm_state$next  = 3'h3;
                                          /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:434" */
                                          default:
                                              \fifo_controller_fsm_state$next  = 3'h1;
                                        endcase
                                  endcase
                            endcase
                      endcase
                endcase
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:397" */
            2'h2:
                (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417" *)
                casez (\$559 )
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417" */
                  1'h1:
                      (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420" *)
                      casez (\$563 )
                        /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420" */
                        1'h1:
                            (* full_case = 32'd1 *)
                            (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:425" *)
                            casez (request_to_refresh_soon)
                              /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:425" */
                              1'h1:
                                  \fifo_controller_fsm_state$next  = 3'h1;
                              /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:428" */
                              default:
                                  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:429" *)
                                  casez (\$565 )
                                    /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:429" */
                                    1'h1:
                                        (* full_case = 32'd1 *)
                                        (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:432" *)
                                        casez (next_dstfifo_writeable_from_sdram)
                                          /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:432" */
                                          1'h1:
                                              \fifo_controller_fsm_state$next  = 3'h3;
                                          /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:434" */
                                          default:
                                              \fifo_controller_fsm_state$next  = 3'h1;
                                        endcase
                                  endcase
                            endcase
                      endcase
                endcase
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:397" */
            2'h3:
                (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417" *)
                casez (\$569 )
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417" */
                  1'h1:
                      (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420" *)
                      casez (\$573 )
                        /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420" */
                        1'h1:
                            (* full_case = 32'd1 *)
                            (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:425" *)
                            casez (request_to_refresh_soon)
                              /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:425" */
                              1'h1:
                                  \fifo_controller_fsm_state$next  = 3'h1;
                              /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:428" */
                              default:
                                  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:429" *)
                                  casez (\$575 )
                                    /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:429" */
                                    1'h1:
                                        (* full_case = 32'd1 *)
                                        (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:432" *)
                                        casez (next_dstfifo_writeable_from_sdram)
                                          /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:432" */
                                          1'h1:
                                              \fifo_controller_fsm_state$next  = 3'h3;
                                          /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:434" */
                                          default:
                                              \fifo_controller_fsm_state$next  = 3'h1;
                                        endcase
                                  endcase
                            endcase
                      endcase
                endcase
          endcase
      /* \amaranth.decoding  = "READ_SDRAM_TO_DSTFIFOS/3" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:450" */
      3'h3:
          (* full_case = 32'd1 *)
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:456" *)
          casez (fifo_index)
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:459" */
            2'h0:
                (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479" *)
                casez (\$579 )
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479" */
                  1'h1:
                      (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482" *)
                      casez (\$583 )
                        /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482" */
                        1'h1:
                            (* full_case = 32'd1 *)
                            (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:487" *)
                            casez (request_to_refresh_soon)
                              /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:487" */
                              1'h1:
                                  \fifo_controller_fsm_state$next  = 3'h1;
                              /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:490" */
                              default:
                                  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:491" *)
                                  casez (\$585 )
                                    /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:491" */
                                    1'h1:
                                        (* full_case = 32'd1 *)
                                        (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:494" *)
                                        casez (next_srcfifo_readable_to_sdram)
                                          /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:494" */
                                          1'h1:
                                              \fifo_controller_fsm_state$next  = 3'h2;
                                          /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:496" */
                                          default:
                                              \fifo_controller_fsm_state$next  = 3'h1;
                                        endcase
                                  endcase
                            endcase
                      endcase
                endcase
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:459" */
            2'h1:
                (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479" *)
                casez (\$589 )
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479" */
                  1'h1:
                      (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482" *)
                      casez (\$593 )
                        /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482" */
                        1'h1:
                            (* full_case = 32'd1 *)
                            (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:487" *)
                            casez (request_to_refresh_soon)
                              /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:487" */
                              1'h1:
                                  \fifo_controller_fsm_state$next  = 3'h1;
                              /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:490" */
                              default:
                                  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:491" *)
                                  casez (\$595 )
                                    /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:491" */
                                    1'h1:
                                        (* full_case = 32'd1 *)
                                        (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:494" *)
                                        casez (next_srcfifo_readable_to_sdram)
                                          /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:494" */
                                          1'h1:
                                              \fifo_controller_fsm_state$next  = 3'h2;
                                          /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:496" */
                                          default:
                                              \fifo_controller_fsm_state$next  = 3'h1;
                                        endcase
                                  endcase
                            endcase
                      endcase
                endcase
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:459" */
            2'h2:
                (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479" *)
                casez (\$599 )
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479" */
                  1'h1:
                      (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482" *)
                      casez (\$603 )
                        /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482" */
                        1'h1:
                            (* full_case = 32'd1 *)
                            (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:487" *)
                            casez (request_to_refresh_soon)
                              /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:487" */
                              1'h1:
                                  \fifo_controller_fsm_state$next  = 3'h1;
                              /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:490" */
                              default:
                                  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:491" *)
                                  casez (\$605 )
                                    /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:491" */
                                    1'h1:
                                        (* full_case = 32'd1 *)
                                        (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:494" *)
                                        casez (next_srcfifo_readable_to_sdram)
                                          /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:494" */
                                          1'h1:
                                              \fifo_controller_fsm_state$next  = 3'h2;
                                          /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:496" */
                                          default:
                                              \fifo_controller_fsm_state$next  = 3'h1;
                                        endcase
                                  endcase
                            endcase
                      endcase
                endcase
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:459" */
            2'h3:
                (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479" *)
                casez (\$609 )
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479" */
                  1'h1:
                      (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482" *)
                      casez (\$613 )
                        /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482" */
                        1'h1:
                            (* full_case = 32'd1 *)
                            (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:487" *)
                            casez (request_to_refresh_soon)
                              /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:487" */
                              1'h1:
                                  \fifo_controller_fsm_state$next  = 3'h1;
                              /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:490" */
                              default:
                                  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:491" *)
                                  casez (\$615 )
                                    /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:491" */
                                    1'h1:
                                        (* full_case = 32'd1 *)
                                        (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:494" *)
                                        casez (next_srcfifo_readable_to_sdram)
                                          /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:494" */
                                          1'h1:
                                              \fifo_controller_fsm_state$next  = 3'h2;
                                          /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:496" */
                                          default:
                                              \fifo_controller_fsm_state$next  = 3'h1;
                                        endcase
                                  endcase
                            endcase
                      endcase
                endcase
          endcase
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \fifo_controller_fsm_state$next  = 3'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$319 ) begin end
    trigger_refresh = 1'h0;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:343" *)
    casez (fifo_controller_fsm_state)
      /* \amaranth.decoding  = "WAITING_FOR_INITIALISE/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:344" */
      3'h0:
          /* empty */;
      /* \amaranth.decoding  = "REFRESH_OR_IDLE/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:356" */
      3'h1:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:363" *)
          casez ({ refresh_in_progress, request_to_refresh_soon })
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:363" */
            2'b?1:
                (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:364" *)
                casez (\$617 )
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:364" */
                  1'h1:
                      trigger_refresh = 1'h1;
                endcase
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$319 ) begin end
    sdram_addr = 22'h000000;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:343" *)
    casez (fifo_controller_fsm_state)
      /* \amaranth.decoding  = "WAITING_FOR_INITIALISE/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:344" */
      3'h0:
          /* empty */;
      /* \amaranth.decoding  = "REFRESH_OR_IDLE/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:356" */
      3'h1:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_SRCFIFOS_TO_SDRAM/2" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:388" */
      3'h2:
          (* full_case = 32'd1 *)
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:393" *)
          casez (fifo_index)
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:397" */
            2'h0:
                (* full_case = 32'd1 *)
                (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:399" *)
                casez (\$619 )
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:399" */
                  1'h1:
                      sdram_addr = { fifo_index, w_next_addr };
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:403" */
                  default:
                      sdram_addr = 22'h000000;
                endcase
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:397" */
            2'h1:
                (* full_case = 32'd1 *)
                (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:399" *)
                casez (\$621 )
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:399" */
                  1'h1:
                      sdram_addr = { fifo_index, \w_next_addr$118  };
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:403" */
                  default:
                      sdram_addr = 22'h000000;
                endcase
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:397" */
            2'h2:
                (* full_case = 32'd1 *)
                (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:399" *)
                casez (\$623 )
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:399" */
                  1'h1:
                      sdram_addr = { fifo_index, \w_next_addr$130  };
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:403" */
                  default:
                      sdram_addr = 22'h000000;
                endcase
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:397" */
            2'h3:
                (* full_case = 32'd1 *)
                (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:399" *)
                casez (\$625 )
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:399" */
                  1'h1:
                      sdram_addr = { fifo_index, \w_next_addr$142  };
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:403" */
                  default:
                      sdram_addr = 22'h000000;
                endcase
          endcase
      /* \amaranth.decoding  = "READ_SDRAM_TO_DSTFIFOS/3" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:450" */
      3'h3:
          (* full_case = 32'd1 *)
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:456" *)
          casez (fifo_index)
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:459" */
            2'h0:
                (* full_case = 32'd1 *)
                (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:462" *)
                casez (\$627 )
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:462" */
                  1'h1:
                      sdram_addr = { fifo_index, r_next_addr };
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:464" */
                  default:
                      sdram_addr = 22'h000000;
                endcase
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:459" */
            2'h1:
                (* full_case = 32'd1 *)
                (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:462" *)
                casez (\$629 )
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:462" */
                  1'h1:
                      sdram_addr = { fifo_index, \r_next_addr$117  };
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:464" */
                  default:
                      sdram_addr = 22'h000000;
                endcase
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:459" */
            2'h2:
                (* full_case = 32'd1 *)
                (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:462" *)
                casez (\$631 )
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:462" */
                  1'h1:
                      sdram_addr = { fifo_index, \r_next_addr$129  };
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:464" */
                  default:
                      sdram_addr = 22'h000000;
                endcase
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:459" */
            2'h3:
                (* full_case = 32'd1 *)
                (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:462" *)
                casez (\$633 )
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:462" */
                  1'h1:
                      sdram_addr = { fifo_index, \r_next_addr$141  };
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:464" */
                  default:
                      sdram_addr = 22'h000000;
                endcase
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$319 ) begin end
    sdram_data = 16'h0000;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:343" *)
    casez (fifo_controller_fsm_state)
      /* \amaranth.decoding  = "WAITING_FOR_INITIALISE/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:344" */
      3'h0:
          /* empty */;
      /* \amaranth.decoding  = "REFRESH_OR_IDLE/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:356" */
      3'h1:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_SRCFIFOS_TO_SDRAM/2" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:388" */
      3'h2:
          (* full_case = 32'd1 *)
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:393" *)
          casez (fifo_index)
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:397" */
            2'h0:
                (* full_case = 32'd1 *)
                (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:408" *)
                casez (fifo_index)
                  2'h0:
                      sdram_data = fifo_0_src_r_data;
                  2'h1:
                      sdram_data = fifo_1_src_r_data;
                  2'h2:
                      sdram_data = fifo_2_src_r_data;
                  2'h?:
                      sdram_data = fifo_3_src_r_data;
                endcase
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:397" */
            2'h1:
                (* full_case = 32'd1 *)
                (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:408" *)
                casez (fifo_index)
                  2'h0:
                      sdram_data = fifo_0_src_r_data;
                  2'h1:
                      sdram_data = fifo_1_src_r_data;
                  2'h2:
                      sdram_data = fifo_2_src_r_data;
                  2'h?:
                      sdram_data = fifo_3_src_r_data;
                endcase
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:397" */
            2'h2:
                (* full_case = 32'd1 *)
                (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:408" *)
                casez (fifo_index)
                  2'h0:
                      sdram_data = fifo_0_src_r_data;
                  2'h1:
                      sdram_data = fifo_1_src_r_data;
                  2'h2:
                      sdram_data = fifo_2_src_r_data;
                  2'h?:
                      sdram_data = fifo_3_src_r_data;
                endcase
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:397" */
            2'h3:
                (* full_case = 32'd1 *)
                (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:408" *)
                casez (fifo_index)
                  2'h0:
                      sdram_data = fifo_0_src_r_data;
                  2'h1:
                      sdram_data = fifo_1_src_r_data;
                  2'h2:
                      sdram_data = fifo_2_src_r_data;
                  2'h?:
                      sdram_data = fifo_3_src_r_data;
                endcase
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$319 ) begin end
    \burst_index$next  = burst_index;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:343" *)
    casez (fifo_controller_fsm_state)
      /* \amaranth.decoding  = "WAITING_FOR_INITIALISE/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:344" */
      3'h0:
          /* empty */;
      /* \amaranth.decoding  = "REFRESH_OR_IDLE/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:356" */
      3'h1:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_SRCFIFOS_TO_SDRAM/2" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:388" */
      3'h2:
          (* full_case = 32'd1 *)
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:393" *)
          casez (fifo_index)
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:397" */
            2'h0:
                (* full_case = 32'd1 *)
                (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417" *)
                casez (\$637 )
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417" */
                  1'h1:
                      \burst_index$next  = 3'h0;
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:443" */
                  default:
                      \burst_index$next  = \$640 [2:0];
                endcase
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:397" */
            2'h1:
                (* full_case = 32'd1 *)
                (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417" *)
                casez (\$644 )
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417" */
                  1'h1:
                      \burst_index$next  = 3'h0;
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:443" */
                  default:
                      \burst_index$next  = \$647 [2:0];
                endcase
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:397" */
            2'h2:
                (* full_case = 32'd1 *)
                (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417" *)
                casez (\$651 )
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417" */
                  1'h1:
                      \burst_index$next  = 3'h0;
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:443" */
                  default:
                      \burst_index$next  = \$654 [2:0];
                endcase
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:397" */
            2'h3:
                (* full_case = 32'd1 *)
                (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417" *)
                casez (\$658 )
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417" */
                  1'h1:
                      \burst_index$next  = 3'h0;
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:443" */
                  default:
                      \burst_index$next  = \$661 [2:0];
                endcase
          endcase
      /* \amaranth.decoding  = "READ_SDRAM_TO_DSTFIFOS/3" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:450" */
      3'h3:
          (* full_case = 32'd1 *)
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:456" *)
          casez (fifo_index)
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:459" */
            2'h0:
                (* full_case = 32'd1 *)
                (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479" *)
                casez (\$665 )
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479" */
                  1'h1:
                      \burst_index$next  = 3'h0;
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:505" */
                  default:
                      \burst_index$next  = \$668 [2:0];
                endcase
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:459" */
            2'h1:
                (* full_case = 32'd1 *)
                (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479" *)
                casez (\$672 )
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479" */
                  1'h1:
                      \burst_index$next  = 3'h0;
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:505" */
                  default:
                      \burst_index$next  = \$675 [2:0];
                endcase
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:459" */
            2'h2:
                (* full_case = 32'd1 *)
                (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479" *)
                casez (\$679 )
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479" */
                  1'h1:
                      \burst_index$next  = 3'h0;
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:505" */
                  default:
                      \burst_index$next  = \$682 [2:0];
                endcase
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:459" */
            2'h3:
                (* full_case = 32'd1 *)
                (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479" *)
                casez (\$686 )
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479" */
                  1'h1:
                      \burst_index$next  = 3'h0;
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:505" */
                  default:
                      \burst_index$next  = \$689 [2:0];
                endcase
          endcase
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \burst_index$next  = 3'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$319 ) begin end
    \numburst_index$next  = numburst_index;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:343" *)
    casez (fifo_controller_fsm_state)
      /* \amaranth.decoding  = "WAITING_FOR_INITIALISE/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:344" */
      3'h0:
          /* empty */;
      /* \amaranth.decoding  = "REFRESH_OR_IDLE/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:356" */
      3'h1:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_SRCFIFOS_TO_SDRAM/2" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:388" */
      3'h2:
          (* full_case = 32'd1 *)
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:393" *)
          casez (fifo_index)
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:397" */
            2'h0:
                (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417" *)
                casez (\$693 )
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417" */
                  1'h1:
                      (* full_case = 32'd1 *)
                      (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420" *)
                      casez (\$697 )
                        /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420" */
                        1'h1:
                            \numburst_index$next  = 1'h0;
                        /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:440" */
                        default:
                            \numburst_index$next  = \$700 [0];
                      endcase
                endcase
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:397" */
            2'h1:
                (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417" *)
                casez (\$704 )
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417" */
                  1'h1:
                      (* full_case = 32'd1 *)
                      (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420" *)
                      casez (\$708 )
                        /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420" */
                        1'h1:
                            \numburst_index$next  = 1'h0;
                        /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:440" */
                        default:
                            \numburst_index$next  = \$711 [0];
                      endcase
                endcase
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:397" */
            2'h2:
                (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417" *)
                casez (\$715 )
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417" */
                  1'h1:
                      (* full_case = 32'd1 *)
                      (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420" *)
                      casez (\$719 )
                        /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420" */
                        1'h1:
                            \numburst_index$next  = 1'h0;
                        /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:440" */
                        default:
                            \numburst_index$next  = \$722 [0];
                      endcase
                endcase
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:397" */
            2'h3:
                (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417" *)
                casez (\$726 )
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417" */
                  1'h1:
                      (* full_case = 32'd1 *)
                      (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420" *)
                      casez (\$730 )
                        /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420" */
                        1'h1:
                            \numburst_index$next  = 1'h0;
                        /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:440" */
                        default:
                            \numburst_index$next  = \$733 [0];
                      endcase
                endcase
          endcase
      /* \amaranth.decoding  = "READ_SDRAM_TO_DSTFIFOS/3" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:450" */
      3'h3:
          (* full_case = 32'd1 *)
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:456" *)
          casez (fifo_index)
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:459" */
            2'h0:
                (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479" *)
                casez (\$737 )
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479" */
                  1'h1:
                      (* full_case = 32'd1 *)
                      (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482" *)
                      casez (\$741 )
                        /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482" */
                        1'h1:
                            \numburst_index$next  = 1'h0;
                        /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:502" */
                        default:
                            \numburst_index$next  = \$744 [0];
                      endcase
                endcase
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:459" */
            2'h1:
                (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479" *)
                casez (\$748 )
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479" */
                  1'h1:
                      (* full_case = 32'd1 *)
                      (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482" *)
                      casez (\$752 )
                        /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482" */
                        1'h1:
                            \numburst_index$next  = 1'h0;
                        /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:502" */
                        default:
                            \numburst_index$next  = \$755 [0];
                      endcase
                endcase
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:459" */
            2'h2:
                (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479" *)
                casez (\$759 )
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479" */
                  1'h1:
                      (* full_case = 32'd1 *)
                      (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482" *)
                      casez (\$763 )
                        /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482" */
                        1'h1:
                            \numburst_index$next  = 1'h0;
                        /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:502" */
                        default:
                            \numburst_index$next  = \$766 [0];
                      endcase
                endcase
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:459" */
            2'h3:
                (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479" *)
                casez (\$770 )
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479" */
                  1'h1:
                      (* full_case = 32'd1 *)
                      (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482" *)
                      casez (\$774 )
                        /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482" */
                        1'h1:
                            \numburst_index$next  = 1'h0;
                        /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:502" */
                        default:
                            \numburst_index$next  = \$777 [0];
                      endcase
                endcase
          endcase
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \numburst_index$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$319 ) begin end
    \fifo_1_router_fsm_state$next  = fifo_1_router_fsm_state;
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:195" *)
    casez (fifo_1_router_fsm_state)
      /* \amaranth.decoding  = "BYPASS_SDRAM/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:196" */
      1'h0:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197" *)
          casez ({ fifo_1_src_r_rdy, \$65  })
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197" */
            2'b?1:
                \fifo_1_router_fsm_state$next  = 1'h1;
          endcase
      /* \amaranth.decoding  = "USE_SDRAM/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:220" */
      1'h1:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:221" *)
          casez ({ fifo_1_dst_w_rdy, \$67  })
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:221" */
            2'b?1:
                \fifo_1_router_fsm_state$next  = 1'h0;
          endcase
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \fifo_1_router_fsm_state$next  = 1'h0;
    endcase
  end
  assign \$98  = \$101 ;
  assign \$109  = \$110 ;
  assign \$112  = \$115 ;
  assign \$121  = \$122 ;
  assign \$124  = \$127 ;
  assign \$133  = \$134 ;
  assign \$136  = \$139 ;
  assign \$145  = \$146 ;
  assign \$148  = \$151 ;
  assign \$433  = \$434 ;
  assign \$436  = \$437 ;
  assign \$439  = \$440 ;
  assign \$442  = \$443 ;
  assign \$445  = \$446 ;
  assign \$448  = \$449 ;
  assign \$451  = \$452 ;
  assign \$454  = \$455 ;
  assign \$639  = \$640 ;
  assign \$646  = \$647 ;
  assign \$653  = \$654 ;
  assign \$660  = \$661 ;
  assign \$667  = \$668 ;
  assign \$674  = \$675 ;
  assign \$681  = \$682 ;
  assign \$688  = \$689 ;
  assign \$699  = \$700 ;
  assign \$710  = \$711 ;
  assign \$721  = \$722 ;
  assign \$732  = \$733 ;
  assign \$743  = \$744 ;
  assign \$754  = \$755 ;
  assign \$765  = \$766 ;
  assign \$776  = \$777 ;
  assign \$185  = 21'h0fffef;
  assign \$189  = 21'h0fffef;
  assign \$193  = 21'h0fffef;
  assign \$197  = 21'h0fffef;
  assign \$201  = 21'h0fffef;
  assign \$205  = 21'h0fffef;
  assign \$209  = 21'h0fffef;
  assign \$213  = 21'h0fffef;
  assign \$217  = 21'h0fffef;
  assign \$221  = 21'h0fffef;
  assign \$225  = 21'h0fffef;
  assign \$229  = 21'h0fffef;
  assign \$233  = 21'h0fffef;
  assign \$237  = 21'h0fffef;
  assign \$241  = 21'h0fffef;
  assign \$245  = 21'h0fffef;
endmodule

(* \amaranth.hierarchy  = "top.dut.U$$1.ila" *)
(* generator = "Amaranth" *)
module ila(counter, rst, clk, trigger, captured_sample, captured_sample_number, sdram_0__a__o, sdram_0__dqm__o, sdram_0__dq__oe, sdram_0__dq__i, sdram_0__dq__o, sdram_0__ba__o, sdram_0__cs__o, sdram_0__we__o, sdram_0__ras__o, sdram_0__cas__o, sdram_0__clk__o, sdram_0__clk_en__o, clk25_0__i, complete);
  reg \$auto$verilog_backend.cc:2083:dump_module$320  = 0;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:543" *)
  wire \$11 ;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:543" *)
  wire \$13 ;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:543" *)
  wire [8:0] \$15 ;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:543" *)
  wire \$17 ;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:543" *)
  wire \$19 ;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:543" *)
  wire [8:0] \$21 ;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:543" *)
  wire \$23 ;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:543" *)
  wire \$25 ;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:543" *)
  wire [8:0] \$27 ;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:543" *)
  wire \$29 ;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:512" *)
  wire \$3 ;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:543" *)
  wire \$31 ;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:543" *)
  wire [8:0] \$33 ;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:543" *)
  wire \$35 ;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:543" *)
  wire \$37 ;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:568" *)
  wire [7:0] \$39 ;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:568" *)
  wire \$41 ;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:568" *)
  wire [7:0] \$5 ;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:568" *)
  wire \$7 ;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:543" *)
  wire [8:0] \$9 ;
  (* \amaranth.sample_reg  = 32'd1 *)
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:568" *)
  reg [6:0] \$sample$s$captured_sample_number$sync$1  = 7'h00;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:568" *)
  wire [6:0] \$sample$s$captured_sample_number$sync$1$next ;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:407" *)
  output [23:0] captured_sample;
  reg [23:0] captured_sample = 24'h000000;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:407" *)
  reg [23:0] \captured_sample$next ;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:406" *)
  input [6:0] captured_sample_number;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:402" *)
  wire capturing;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:228" *)
  output clk;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  input clk25_0__i;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:714" *)
  output complete;
  reg complete = 1'h0;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:714" *)
  reg \complete$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/tests/ulx3s_gui_test/common/test_common/fpga_gui_interface.py:8" *)
  input [15:0] counter;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:422" *)
  wire [23:0] delayed_inputs;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:83" *)
  wire [23:0] fifo_r_data;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:85" *)
  reg fifo_r_en = 1'h0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:85" *)
  reg \fifo_r_en$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:84" *)
  wire fifo_r_rdy;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:78" *)
  reg [23:0] fifo_w_data = 24'h000000;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:78" *)
  reg [23:0] \fifo_w_data$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:80" *)
  reg fifo_w_en = 1'h0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:80" *)
  reg \fifo_w_en$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:81" *)
  wire [7:0] fifo_w_level;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:79" *)
  wire fifo_w_rdy;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:416" *)
  wire [6:0] ila_buffer_r_addr;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:416" *)
  wire [23:0] ila_buffer_r_data;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:415" *)
  wire [6:0] ila_buffer_w_addr;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:415" *)
  wire [23:0] ila_buffer_w_data;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:415" *)
  wire ila_buffer_w_en;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:511" *)
  reg [1:0] ila_fifo_fsm_state = 2'h1;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:511" *)
  reg [1:0] \ila_fifo_fsm_state$next ;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:421" *)
  wire [23:0] pretrigger_samples_synced_inputs;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:228" *)
  input rst;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:505" *)
  reg sampling;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:403" *)
  wire \sampling$2 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  output [12:0] sdram_0__a__o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  output [1:0] sdram_0__ba__o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  output sdram_0__cas__o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  output sdram_0__clk__o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  output sdram_0__clk_en__o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  output sdram_0__cs__o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  input [15:0] sdram_0__dq__i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  output [15:0] sdram_0__dq__o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  output sdram_0__dq__oe;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  output [1:0] sdram_0__dqm__o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  output sdram_0__ras__o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  output sdram_0__we__o;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:401" *)
  input trigger;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:485" *)
  reg [6:0] write_position = 7'h00;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:485" *)
  reg [6:0] \write_position$next ;
  reg [23:0] ila_buffer [99:0];
  initial begin
    ila_buffer[0] = 24'h000000;
    ila_buffer[1] = 24'h000000;
    ila_buffer[2] = 24'h000000;
    ila_buffer[3] = 24'h000000;
    ila_buffer[4] = 24'h000000;
    ila_buffer[5] = 24'h000000;
    ila_buffer[6] = 24'h000000;
    ila_buffer[7] = 24'h000000;
    ila_buffer[8] = 24'h000000;
    ila_buffer[9] = 24'h000000;
    ila_buffer[10] = 24'h000000;
    ila_buffer[11] = 24'h000000;
    ila_buffer[12] = 24'h000000;
    ila_buffer[13] = 24'h000000;
    ila_buffer[14] = 24'h000000;
    ila_buffer[15] = 24'h000000;
    ila_buffer[16] = 24'h000000;
    ila_buffer[17] = 24'h000000;
    ila_buffer[18] = 24'h000000;
    ila_buffer[19] = 24'h000000;
    ila_buffer[20] = 24'h000000;
    ila_buffer[21] = 24'h000000;
    ila_buffer[22] = 24'h000000;
    ila_buffer[23] = 24'h000000;
    ila_buffer[24] = 24'h000000;
    ila_buffer[25] = 24'h000000;
    ila_buffer[26] = 24'h000000;
    ila_buffer[27] = 24'h000000;
    ila_buffer[28] = 24'h000000;
    ila_buffer[29] = 24'h000000;
    ila_buffer[30] = 24'h000000;
    ila_buffer[31] = 24'h000000;
    ila_buffer[32] = 24'h000000;
    ila_buffer[33] = 24'h000000;
    ila_buffer[34] = 24'h000000;
    ila_buffer[35] = 24'h000000;
    ila_buffer[36] = 24'h000000;
    ila_buffer[37] = 24'h000000;
    ila_buffer[38] = 24'h000000;
    ila_buffer[39] = 24'h000000;
    ila_buffer[40] = 24'h000000;
    ila_buffer[41] = 24'h000000;
    ila_buffer[42] = 24'h000000;
    ila_buffer[43] = 24'h000000;
    ila_buffer[44] = 24'h000000;
    ila_buffer[45] = 24'h000000;
    ila_buffer[46] = 24'h000000;
    ila_buffer[47] = 24'h000000;
    ila_buffer[48] = 24'h000000;
    ila_buffer[49] = 24'h000000;
    ila_buffer[50] = 24'h000000;
    ila_buffer[51] = 24'h000000;
    ila_buffer[52] = 24'h000000;
    ila_buffer[53] = 24'h000000;
    ila_buffer[54] = 24'h000000;
    ila_buffer[55] = 24'h000000;
    ila_buffer[56] = 24'h000000;
    ila_buffer[57] = 24'h000000;
    ila_buffer[58] = 24'h000000;
    ila_buffer[59] = 24'h000000;
    ila_buffer[60] = 24'h000000;
    ila_buffer[61] = 24'h000000;
    ila_buffer[62] = 24'h000000;
    ila_buffer[63] = 24'h000000;
    ila_buffer[64] = 24'h000000;
    ila_buffer[65] = 24'h000000;
    ila_buffer[66] = 24'h000000;
    ila_buffer[67] = 24'h000000;
    ila_buffer[68] = 24'h000000;
    ila_buffer[69] = 24'h000000;
    ila_buffer[70] = 24'h000000;
    ila_buffer[71] = 24'h000000;
    ila_buffer[72] = 24'h000000;
    ila_buffer[73] = 24'h000000;
    ila_buffer[74] = 24'h000000;
    ila_buffer[75] = 24'h000000;
    ila_buffer[76] = 24'h000000;
    ila_buffer[77] = 24'h000000;
    ila_buffer[78] = 24'h000000;
    ila_buffer[79] = 24'h000000;
    ila_buffer[80] = 24'h000000;
    ila_buffer[81] = 24'h000000;
    ila_buffer[82] = 24'h000000;
    ila_buffer[83] = 24'h000000;
    ila_buffer[84] = 24'h000000;
    ila_buffer[85] = 24'h000000;
    ila_buffer[86] = 24'h000000;
    ila_buffer[87] = 24'h000000;
    ila_buffer[88] = 24'h000000;
    ila_buffer[89] = 24'h000000;
    ila_buffer[90] = 24'h000000;
    ila_buffer[91] = 24'h000000;
    ila_buffer[92] = 24'h000000;
    ila_buffer[93] = 24'h000000;
    ila_buffer[94] = 24'h000000;
    ila_buffer[95] = 24'h000000;
    ila_buffer[96] = 24'h000000;
    ila_buffer[97] = 24'h000000;
    ila_buffer[98] = 24'h000000;
    ila_buffer[99] = 24'h000000;
  end
  always @(posedge clk) begin
    if (ila_buffer_w_en)
      ila_buffer[7'h00] <= 24'h000000;
  end
  assign ila_buffer_r_data = ila_buffer[7'h00];
  assign \$9  = fifo_w_level + (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:543" *) 2'h2;
  assign \$11  = \$9  <= (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:543" *) 7'h64;
  assign \$13  = fifo_w_rdy & (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:543" *) \$11 ;
  assign \$15  = fifo_w_level + (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:543" *) 2'h2;
  assign \$17  = \$15  <= (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:543" *) 7'h64;
  assign \$19  = fifo_w_rdy & (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:543" *) \$17 ;
  assign \$21  = fifo_w_level + (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:543" *) 2'h2;
  assign \$23  = \$21  <= (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:543" *) 7'h64;
  assign \$25  = fifo_w_rdy & (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:543" *) \$23 ;
  assign \$27  = fifo_w_level + (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:543" *) 2'h2;
  assign \$29  = \$27  <= (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:543" *) 7'h64;
  assign \$31  = fifo_w_rdy & (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:543" *) \$29 ;
  assign \$33  = fifo_w_level + (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:543" *) 2'h2;
  assign \$35  = \$33  <= (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:543" *) 7'h64;
  assign \$37  = fifo_w_rdy & (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:543" *) \$35 ;
  assign \$3  = ! (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:512" *) ila_fifo_fsm_state;
  assign \$39  = \$sample$s$captured_sample_number$sync$1  + (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:568" *) 1'h1;
  assign \$41  = \$39  == (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:568" *) captured_sample_number;
  assign \$5  = \$sample$s$captured_sample_number$sync$1  + (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:568" *) 1'h1;
  assign \$7  = \$5  == (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:568" *) captured_sample_number;
  always @(posedge clk)
    \$sample$s$captured_sample_number$sync$1  <= captured_sample_number;
  always @(posedge clk)
    captured_sample <= \captured_sample$next ;
  always @(posedge clk)
    fifo_w_data <= \fifo_w_data$next ;
  always @(posedge clk)
    fifo_w_en <= \fifo_w_en$next ;
  always @(posedge clk)
    complete <= \complete$next ;
  always @(posedge clk)
    write_position <= \write_position$next ;
  always @(posedge clk)
    ila_fifo_fsm_state <= \ila_fifo_fsm_state$next ;
  always @(posedge clk)
    fifo_r_en <= \fifo_r_en$next ;
  fifo fifo (
    .clk(clk),
    .clk25_0__i(clk25_0__i),
    .r_data(fifo_r_data),
    .r_en(fifo_r_en),
    .r_rdy(fifo_r_rdy),
    .rst(rst),
    .sdram_0__a__o(sdram_0__a__o),
    .sdram_0__ba__o(sdram_0__ba__o),
    .sdram_0__cas__o(sdram_0__cas__o),
    .sdram_0__clk__o(sdram_0__clk__o),
    .sdram_0__clk_en__o(sdram_0__clk_en__o),
    .sdram_0__cs__o(sdram_0__cs__o),
    .sdram_0__dq__i(sdram_0__dq__i),
    .sdram_0__dq__o(sdram_0__dq__o),
    .sdram_0__dq__oe(sdram_0__dq__oe),
    .sdram_0__dqm__o(sdram_0__dqm__o),
    .sdram_0__ras__o(sdram_0__ras__o),
    .sdram_0__we__o(sdram_0__we__o),
    .w_data(fifo_w_data),
    .w_en(fifo_w_en),
    .w_level(fifo_w_level),
    .w_rdy(fifo_w_rdy)
  );
  pretrigger_samples pretrigger_samples (
    .clk(clk),
    .counter(counter),
    .rst(rst),
    .synced_inputs(pretrigger_samples_synced_inputs)
  );
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$320 ) begin end
    \fifo_w_data$next  = fifo_w_data;
    (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:511" *)
    casez (ila_fifo_fsm_state)
      /* \amaranth.decoding  = "IDLE/1" */
      /* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:515" */
      2'h1:
          /* empty */;
      /* \amaranth.decoding  = "CAPTURE/0" */
      /* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:532" */
      2'h0:
          (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:536" *)
          casez (sampling)
            /* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:536" */
            1'h1:
                (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:543" *)
                casez ({ fifo_r_rdy, \$31  })
                  /* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:543" */
                  2'b?1:
                      \fifo_w_data$next  = delayed_inputs;
                endcase
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$320 ) begin end
    \captured_sample$next  = captured_sample;
    (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:511" *)
    casez (ila_fifo_fsm_state)
      /* \amaranth.decoding  = "IDLE/1" */
      /* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:515" */
      2'h1:
          /* empty */;
      /* \amaranth.decoding  = "CAPTURE/0" */
      /* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:532" */
      2'h0:
          (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:536" *)
          casez (sampling)
            /* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:536" */
            1'h1:
                (* full_case = 32'd1 *)
                (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:543" *)
                casez ({ fifo_r_rdy, \$37  })
                  /* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:543" */
                  2'b?1:
                      /* empty */;
                  /* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:549" */
                  2'b1?:
                      \captured_sample$next  = fifo_r_data;
                  /* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:557" */
                  default:
                      \captured_sample$next  = 24'heebeee;
                endcase
          endcase
      /* \amaranth.decoding  = "READABLE/2" */
      /* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:564" */
      2'h2:
          (* full_case = 32'd1 *)
          (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:566" *)
          casez (fifo_r_rdy)
            /* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:566" */
            1'h1:
                (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:568" *)
                casez (\$41 )
                  /* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:568" */
                  1'h1:
                      \captured_sample$next  = fifo_r_data;
                endcase
            /* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:578" */
            default:
                \captured_sample$next  = 24'hadbeef;
          endcase
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \captured_sample$next  = 24'h000000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$320 ) begin end
    sampling = 1'h0;
    (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:511" *)
    casez (ila_fifo_fsm_state)
      /* \amaranth.decoding  = "IDLE/1" */
      /* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:515" */
      2'h1:
          sampling = 1'h0;
      /* \amaranth.decoding  = "CAPTURE/0" */
      /* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:532" */
      2'h0:
          sampling = 1'h1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$320 ) begin end
    \fifo_r_en$next  = fifo_r_en;
    (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:511" *)
    casez (ila_fifo_fsm_state)
      /* \amaranth.decoding  = "IDLE/1" */
      /* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:515" */
      2'h1:
          (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:519" *)
          casez (fifo_r_rdy)
            /* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:519" */
            1'h1:
                \fifo_r_en$next  = 1'h1;
          endcase
      /* \amaranth.decoding  = "CAPTURE/0" */
      /* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:532" */
      2'h0:
          /* empty */;
      /* \amaranth.decoding  = "READABLE/2" */
      /* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:564" */
      2'h2:
          (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:566" *)
          casez (fifo_r_rdy)
            /* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:566" */
            1'h1:
                (* full_case = 32'd1 *)
                (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:568" *)
                casez (\$7 )
                  /* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:568" */
                  1'h1:
                      \fifo_r_en$next  = 1'h1;
                  /* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:573" */
                  default:
                      \fifo_r_en$next  = 1'h0;
                endcase
          endcase
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \fifo_r_en$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$320 ) begin end
    \ila_fifo_fsm_state$next  = ila_fifo_fsm_state;
    (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:511" *)
    casez (ila_fifo_fsm_state)
      /* \amaranth.decoding  = "IDLE/1" */
      /* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:515" */
      2'h1:
          (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:522" *)
          casez (trigger)
            /* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:522" */
            1'h1:
                (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:523" *)
                casez (fifo_w_rdy)
                  /* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:523" */
                  1'h1:
                      \ila_fifo_fsm_state$next  = 2'h0;
                endcase
          endcase
      /* \amaranth.decoding  = "CAPTURE/0" */
      /* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:532" */
      2'h0:
          (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:536" *)
          casez (sampling)
            /* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:536" */
            1'h1:
                (* full_case = 32'd1 *)
                (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:543" *)
                casez ({ fifo_r_rdy, \$13  })
                  /* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:543" */
                  2'b?1:
                      /* empty */;
                  /* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:549" */
                  2'b1?:
                      \ila_fifo_fsm_state$next  = 2'h2;
                  /* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:557" */
                  default:
                      \ila_fifo_fsm_state$next  = 2'h1;
                endcase
          endcase
      /* \amaranth.decoding  = "READABLE/2" */
      /* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:564" */
      2'h2:
          (* full_case = 32'd1 *)
          (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:566" *)
          casez (fifo_r_rdy)
            /* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:566" */
            1'h1:
                /* empty */;
            /* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:578" */
            default:
                \ila_fifo_fsm_state$next  = 2'h1;
          endcase
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \ila_fifo_fsm_state$next  = 2'h1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$320 ) begin end
    \write_position$next  = write_position;
    (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:511" *)
    casez (ila_fifo_fsm_state)
      /* \amaranth.decoding  = "IDLE/1" */
      /* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:515" */
      2'h1:
          (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:522" *)
          casez (trigger)
            /* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:522" */
            1'h1:
                \write_position$next  = 7'h00;
          endcase
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \write_position$next  = 7'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$320 ) begin end
    \complete$next  = complete;
    (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:511" *)
    casez (ila_fifo_fsm_state)
      /* \amaranth.decoding  = "IDLE/1" */
      /* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:515" */
      2'h1:
          (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:522" *)
          casez (trigger)
            /* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:522" */
            1'h1:
                \complete$next  = 1'h0;
          endcase
      /* \amaranth.decoding  = "CAPTURE/0" */
      /* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:532" */
      2'h0:
          (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:536" *)
          casez (sampling)
            /* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:536" */
            1'h1:
                (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:543" *)
                casez ({ fifo_r_rdy, \$19  })
                  /* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:543" */
                  2'b?1:
                      /* empty */;
                  /* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:549" */
                  2'b1?:
                      \complete$next  = 1'h1;
                endcase
          endcase
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \complete$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$320 ) begin end
    \fifo_w_en$next  = fifo_w_en;
    (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:511" *)
    casez (ila_fifo_fsm_state)
      /* \amaranth.decoding  = "IDLE/1" */
      /* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:515" */
      2'h1:
          /* empty */;
      /* \amaranth.decoding  = "CAPTURE/0" */
      /* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:532" */
      2'h0:
          (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:536" *)
          casez (sampling)
            /* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:536" */
            1'h1:
                (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:543" *)
                casez ({ fifo_r_rdy, \$25  })
                  /* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:543" */
                  2'b?1:
                      \fifo_w_en$next  = 1'h1;
                  /* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:549" */
                  2'b1?:
                      \fifo_w_en$next  = 1'h0;
                endcase
          endcase
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \fifo_w_en$next  = 1'h0;
    endcase
  end
  assign ila_buffer_w_addr = 7'h00;
  assign ila_buffer_w_data = 24'h000000;
  assign ila_buffer_r_addr = 7'h00;
  assign \$sample$s$captured_sample_number$sync$1$next  = captured_sample_number;
  assign capturing = \$3 ;
  assign \sampling$2  = sampling;
  assign ila_buffer_w_en = sampling;
  assign delayed_inputs = pretrigger_samples_synced_inputs;
endmodule

(* \amaranth.hierarchy  = "top.dut.U$$0.interface" *)
(* generator = "Amaranth" *)
module \interface (clk, spi_device__sck, spi_device__sdi, spi_device__sdo, spi_device__cs, idle, stalled, command, word_received, word_complete, word_to_send, rst);
  reg \$auto$verilog_backend.cc:2083:dump_module$321  = 0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:548" *)
  wire \$1 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:544" *)
  wire \$11 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:548" *)
  wire \$13 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:580" *)
  wire \$15 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:586" *)
  wire \$17 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:548" *)
  wire \$19 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/ast.py:1373" *)
  wire \$21 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/ast.py:1373" *)
  wire \$23 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:551" *)
  wire [5:0] \$25 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:551" *)
  wire [5:0] \$26 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:586" *)
  wire \$28 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:586" *)
  wire \$3 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/ast.py:1373" *)
  wire \$30 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/ast.py:1373" *)
  wire \$32 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:589" *)
  wire [5:0] \$34 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:589" *)
  wire [5:0] \$35 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:548" *)
  wire \$37 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/ast.py:1373" *)
  wire \$39 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/ast.py:1373" *)
  wire \$41 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:548" *)
  wire \$43 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:586" *)
  wire \$45 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/ast.py:1373" *)
  wire \$47 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/ast.py:1373" *)
  wire \$49 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:518" *)
  wire \$5 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:586" *)
  wire \$51 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:519" *)
  wire \$7 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:527" *)
  wire \$9 ;
  (* \amaranth.sample_reg  = 32'd1 *)
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:499" *)
  reg \$sample$s$spi_device__sck$sync$1  = 1'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:499" *)
  wire \$sample$s$spi_device__sck$sync$1$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:503" *)
  reg [4:0] bit_count = 5'h00;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:503" *)
  reg [4:0] \bit_count$next ;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:228" *)
  input clk;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:474" *)
  output [7:0] command;
  reg [7:0] command = 8'h00;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:474" *)
  reg [7:0] \command$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:475" *)
  reg command_ready = 1'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:475" *)
  reg \command_ready$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:506" *)
  reg [7:0] current_command = 8'h00;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:506" *)
  reg [7:0] \current_command$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:507" *)
  reg [15:0] current_word = 16'h0000;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:507" *)
  reg [15:0] \current_word$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:516" *)
  reg [2:0] fsm_state = 3'h1;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:516" *)
  reg [2:0] \fsm_state$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:483" *)
  output idle;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:228" *)
  input rst;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23" *)
  input spi_device__cs;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:499" *)
  input spi_device__sck;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23" *)
  input spi_device__sdi;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23" *)
  output spi_device__sdo;
  reg spi_device__sdo = 1'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23" *)
  reg \spi_device__sdo$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:484" *)
  output stalled;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:480" *)
  output word_complete;
  reg word_complete = 1'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:480" *)
  reg \word_complete$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:478" *)
  output [15:0] word_received;
  reg [15:0] word_received = 16'h0000;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:478" *)
  reg [15:0] \word_received$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:479" *)
  input [15:0] word_to_send;
  assign \$9  = ~ (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:527" *) spi_device__cs;
  assign \$11  = ~ (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:544" *) spi_device__cs;
  assign \$13  = bit_count < (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:548" *) 4'h8;
  assign \$15  = ~ (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:580" *) spi_device__cs;
  assign \$17  = bit_count < (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:586" *) 5'h10;
  assign \$1  = bit_count < (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:548" *) 4'h8;
  assign \$19  = bit_count < (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:548" *) 4'h8;
  assign \$21  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/ast.py:1373" *) spi_device__sck;
  assign \$23  = \$sample$s$spi_device__sck$sync$1  & (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/ast.py:1373" *) \$21 ;
  assign \$26  = bit_count + (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:551" *) 1'h1;
  assign \$28  = bit_count < (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:586" *) 5'h10;
  assign \$30  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/ast.py:1373" *) spi_device__sck;
  assign \$32  = \$sample$s$spi_device__sck$sync$1  & (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/ast.py:1373" *) \$30 ;
  assign \$35  = bit_count + (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:589" *) 1'h1;
  assign \$37  = bit_count < (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:548" *) 4'h8;
  assign \$3  = bit_count < (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:586" *) 5'h10;
  assign \$39  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/ast.py:1373" *) spi_device__sck;
  assign \$41  = \$sample$s$spi_device__sck$sync$1  & (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/ast.py:1373" *) \$39 ;
  assign \$43  = bit_count < (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:548" *) 4'h8;
  assign \$45  = bit_count < (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:586" *) 5'h10;
  assign \$47  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/ast.py:1373" *) spi_device__sck;
  assign \$49  = \$sample$s$spi_device__sck$sync$1  & (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/ast.py:1373" *) \$47 ;
  assign \$51  = bit_count < (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:586" *) 5'h10;
  assign \$5  = ! (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:518" *) fsm_state;
  assign \$7  = fsm_state == (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:519" *) 1'h1;
  always @(posedge clk)
    \$sample$s$spi_device__sck$sync$1  <= spi_device__sck;
  always @(posedge clk)
    word_received <= \word_received$next ;
  always @(posedge clk)
    spi_device__sdo <= \spi_device__sdo$next ;
  always @(posedge clk)
    current_word <= \current_word$next ;
  always @(posedge clk)
    command <= \command$next ;
  always @(posedge clk)
    current_command <= \current_command$next ;
  always @(posedge clk)
    bit_count <= \bit_count$next ;
  always @(posedge clk)
    fsm_state <= \fsm_state$next ;
  always @(posedge clk)
    word_complete <= \word_complete$next ;
  always @(posedge clk)
    command_ready <= \command_ready$next ;
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$321 ) begin end
    \command_ready$next  = 1'h0;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:516" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "STALL/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:524" */
      3'h1:
          /* empty */;
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:533" */
      3'h0:
          /* empty */;
      /* \amaranth.decoding  = "RECEIVE_COMMAND/2" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:541" */
      3'h2:
          (* full_case = 32'd1 *)
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:548" *)
          casez (\$1 )
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:548" */
            1'h1:
                /* empty */;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:556" */
            default:
                \command_ready$next  = 1'h1;
          endcase
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \command_ready$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$321 ) begin end
    \word_complete$next  = 1'h0;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:516" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "STALL/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:524" */
      3'h1:
          /* empty */;
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:533" */
      3'h0:
          /* empty */;
      /* \amaranth.decoding  = "RECEIVE_COMMAND/2" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:541" */
      3'h2:
          /* empty */;
      /* \amaranth.decoding  = "PROCESSING/3" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:566" */
      3'h3:
          /* empty */;
      /* \amaranth.decoding  = "LATCH_OUTPUT/4" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:571" */
      3'h4:
          /* empty */;
      /* \amaranth.decoding  = "SHIFT_DATA/5" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:577" */
      3'h5:
          (* full_case = 32'd1 *)
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:586" *)
          casez (\$3 )
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:586" */
            1'h1:
                /* empty */;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:594" */
            default:
                \word_complete$next  = 1'h1;
          endcase
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \word_complete$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$321 ) begin end
    \word_received$next  = word_received;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:516" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "STALL/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:524" */
      3'h1:
          /* empty */;
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:533" */
      3'h0:
          /* empty */;
      /* \amaranth.decoding  = "RECEIVE_COMMAND/2" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:541" */
      3'h2:
          /* empty */;
      /* \amaranth.decoding  = "PROCESSING/3" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:566" */
      3'h3:
          /* empty */;
      /* \amaranth.decoding  = "LATCH_OUTPUT/4" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:571" */
      3'h4:
          /* empty */;
      /* \amaranth.decoding  = "SHIFT_DATA/5" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:577" */
      3'h5:
          (* full_case = 32'd1 *)
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:586" *)
          casez (\$51 )
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:586" */
            1'h1:
                /* empty */;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:594" */
            default:
                \word_received$next  = current_word;
          endcase
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \word_received$next  = 16'h0000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$321 ) begin end
    \fsm_state$next  = fsm_state;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:516" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "STALL/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:524" */
      3'h1:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:527" *)
          casez (\$9 )
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:527" */
            1'h1:
                \fsm_state$next  = 3'h0;
          endcase
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:533" */
      3'h0:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:536" *)
          casez (spi_device__cs)
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:536" */
            1'h1:
                \fsm_state$next  = 3'h2;
          endcase
      /* \amaranth.decoding  = "RECEIVE_COMMAND/2" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:541" */
      3'h2:
        begin
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:544" *)
          casez (\$11 )
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:544" */
            1'h1:
                \fsm_state$next  = 3'h0;
          endcase
          (* full_case = 32'd1 *)
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:548" *)
          casez (\$13 )
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:548" */
            1'h1:
                /* empty */;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:556" */
            default:
                \fsm_state$next  = 3'h3;
          endcase
        end
      /* \amaranth.decoding  = "PROCESSING/3" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:566" */
      3'h3:
          \fsm_state$next  = 3'h4;
      /* \amaranth.decoding  = "LATCH_OUTPUT/4" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:571" */
      3'h4:
          \fsm_state$next  = 3'h5;
      /* \amaranth.decoding  = "SHIFT_DATA/5" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:577" */
      3'h5:
        begin
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:580" *)
          casez (\$15 )
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:580" */
            1'h1:
                \fsm_state$next  = 3'h0;
          endcase
          (* full_case = 32'd1 *)
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:586" *)
          casez (\$17 )
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:586" */
            1'h1:
                /* empty */;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:594" */
            default:
                \fsm_state$next  = 3'h1;
          endcase
        end
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \fsm_state$next  = 3'h1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$321 ) begin end
    \bit_count$next  = bit_count;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:516" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "STALL/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:524" */
      3'h1:
          /* empty */;
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:533" */
      3'h0:
          \bit_count$next  = 5'h00;
      /* \amaranth.decoding  = "RECEIVE_COMMAND/2" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:541" */
      3'h2:
          (* full_case = 32'd1 *)
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:548" *)
          casez (\$19 )
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:548" */
            1'h1:
                (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:549" *)
                casez (\$23 )
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:549" */
                  1'h1:
                      \bit_count$next  = \$26 [4:0];
                endcase
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:556" */
            default:
                \bit_count$next  = 5'h00;
          endcase
      /* \amaranth.decoding  = "PROCESSING/3" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:566" */
      3'h3:
          /* empty */;
      /* \amaranth.decoding  = "LATCH_OUTPUT/4" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:571" */
      3'h4:
          /* empty */;
      /* \amaranth.decoding  = "SHIFT_DATA/5" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:577" */
      3'h5:
          (* full_case = 32'd1 *)
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:586" *)
          casez (\$28 )
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:586" */
            1'h1:
                (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:587" *)
                casez (\$32 )
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:587" */
                  1'h1:
                      \bit_count$next  = \$35 [4:0];
                endcase
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:594" */
            default:
                \bit_count$next  = 5'h00;
          endcase
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \bit_count$next  = 5'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$321 ) begin end
    \current_command$next  = current_command;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:516" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "STALL/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:524" */
      3'h1:
          /* empty */;
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:533" */
      3'h0:
          /* empty */;
      /* \amaranth.decoding  = "RECEIVE_COMMAND/2" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:541" */
      3'h2:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:548" *)
          casez (\$37 )
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:548" */
            1'h1:
                (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:549" *)
                casez (\$41 )
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:549" */
                  1'h1:
                      \current_command$next  = { current_command[6:0], spi_device__sdi };
                endcase
          endcase
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \current_command$next  = 8'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$321 ) begin end
    \command$next  = command;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:516" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "STALL/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:524" */
      3'h1:
          /* empty */;
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:533" */
      3'h0:
          /* empty */;
      /* \amaranth.decoding  = "RECEIVE_COMMAND/2" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:541" */
      3'h2:
          (* full_case = 32'd1 *)
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:548" *)
          casez (\$43 )
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:548" */
            1'h1:
                /* empty */;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:556" */
            default:
                \command$next  = current_command;
          endcase
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \command$next  = 8'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$321 ) begin end
    \current_word$next  = current_word;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:516" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "STALL/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:524" */
      3'h1:
          /* empty */;
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:533" */
      3'h0:
          /* empty */;
      /* \amaranth.decoding  = "RECEIVE_COMMAND/2" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:541" */
      3'h2:
          /* empty */;
      /* \amaranth.decoding  = "PROCESSING/3" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:566" */
      3'h3:
          /* empty */;
      /* \amaranth.decoding  = "LATCH_OUTPUT/4" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:571" */
      3'h4:
          \current_word$next  = word_to_send;
      /* \amaranth.decoding  = "SHIFT_DATA/5" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:577" */
      3'h5:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:586" *)
          casez (\$45 )
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:586" */
            1'h1:
                (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:587" *)
                casez (\$49 )
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:587" */
                  1'h1:
                      \current_word$next  = { current_word[14:0], spi_device__sdi };
                endcase
          endcase
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \current_word$next  = 16'h0000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$321 ) begin end
    \spi_device__sdo$next  = spi_device__sdo;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:516" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "STALL/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:524" */
      3'h1:
          /* empty */;
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:533" */
      3'h0:
          /* empty */;
      /* \amaranth.decoding  = "RECEIVE_COMMAND/2" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:541" */
      3'h2:
          /* empty */;
      /* \amaranth.decoding  = "PROCESSING/3" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:566" */
      3'h3:
          /* empty */;
      /* \amaranth.decoding  = "LATCH_OUTPUT/4" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:571" */
      3'h4:
          /* empty */;
      /* \amaranth.decoding  = "SHIFT_DATA/5" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:577" */
      3'h5:
          \spi_device__sdo$next  = current_word[15];
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \spi_device__sdo$next  = 1'h0;
    endcase
  end
  assign \$25  = \$26 ;
  assign \$34  = \$35 ;
  assign \$sample$s$spi_device__sck$sync$1$next  = spi_device__sck;
  assign stalled = \$7 ;
  assign idle = \$5 ;
endmodule

(* \amaranth.hierarchy  = "top.dut.mux" *)
(* generator = "Amaranth" *)
module mux(spi_device__sdi, spi_device__sdo, \spi_device__sck$1 , \spi_device__sdi$2 , \spi_device__sdo$3 , spi_device__cs, \spi_device__sck$4 , \spi_device__cs$5 , \spi_device__sdi$6 , \spi_device__sdo$7 , spi_device__sck);
  reg \$auto$verilog_backend.cc:2083:dump_module$322  = 0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23" *)
  input spi_device__cs;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23" *)
  input \spi_device__cs$5 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23" *)
  input spi_device__sck;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23" *)
  output \spi_device__sck$1 ;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:765" *)
  output \spi_device__sck$4 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23" *)
  input spi_device__sdi;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23" *)
  output \spi_device__sdi$2 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23" *)
  output \spi_device__sdi$6 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23" *)
  output spi_device__sdo;
  reg spi_device__sdo;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23" *)
  input \spi_device__sdo$3 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23" *)
  input \spi_device__sdo$7 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$322 ) begin end
    spi_device__sdo = 1'h0;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:979" *)
    casez ({ \spi_device__cs$5 , spi_device__cs })
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:979" */
      2'b?1:
          spi_device__sdo = \spi_device__sdo$3 ;
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:979" */
      2'b1?:
          spi_device__sdo = \spi_device__sdo$7 ;
    endcase
  end
  assign \spi_device__sdi$6  = spi_device__sdi;
  assign \spi_device__sck$4  = spi_device__sck;
  assign \spi_device__sdi$2  = spi_device__sdi;
  assign \spi_device__sck$1  = spi_device__sck;
endmodule

(* \amaranth.hierarchy  = "top.pin_button_down_0" *)
(* generator = "Amaranth" *)
module pin_button_down_0(button_down_0__io);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  wire button_down_0__i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  input button_down_0__io;
  IB button_down_0_0 (
    .I(button_down_0__io),
    .O(button_down_0__i)
  );
endmodule

(* \amaranth.hierarchy  = "top.pin_button_fire_0" *)
(* generator = "Amaranth" *)
module pin_button_fire_0(button_fire_0__io, button_fire_0__i);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  output button_fire_0__i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  input button_fire_0__io;
  IB button_fire_0_0 (
    .I(button_fire_0__io),
    .O(button_fire_0__i)
  );
endmodule

(* \amaranth.hierarchy  = "top.pin_button_fire_1" *)
(* generator = "Amaranth" *)
module pin_button_fire_1(button_fire_1__io, button_fire_1__i);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  output button_fire_1__i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  input button_fire_1__io;
  IB button_fire_1_0 (
    .I(button_fire_1__io),
    .O(button_fire_1__i)
  );
endmodule

(* \amaranth.hierarchy  = "top.pin_button_left_0" *)
(* generator = "Amaranth" *)
module pin_button_left_0(button_left_0__io);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  wire button_left_0__i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  input button_left_0__io;
  IB button_left_0_0 (
    .I(button_left_0__io),
    .O(button_left_0__i)
  );
endmodule

(* \amaranth.hierarchy  = "top.pin_button_pwr_0" *)
(* generator = "Amaranth" *)
module pin_button_pwr_0(button_pwr_0__io, button_pwr_0__i);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:465" *)
  wire \$1 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  output button_pwr_0__i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:464" *)
  wire button_pwr_0__i_n;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  input button_pwr_0__io;
  assign \$1  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:465" *) button_pwr_0__i_n;
  IB button_pwr_0_0 (
    .I(button_pwr_0__io),
    .O(button_pwr_0__i_n)
  );
  assign button_pwr_0__i = \$1 ;
endmodule

(* \amaranth.hierarchy  = "top.pin_button_right_0" *)
(* generator = "Amaranth" *)
module pin_button_right_0(button_right_0__io);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  wire button_right_0__i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  input button_right_0__io;
  IB button_right_0_0 (
    .I(button_right_0__io),
    .O(button_right_0__i)
  );
endmodule

(* \amaranth.hierarchy  = "top.pin_button_up_0" *)
(* generator = "Amaranth" *)
module pin_button_up_0(button_up_0__io);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  wire button_up_0__i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  input button_up_0__io;
  IB button_up_0_0 (
    .I(button_up_0__io),
    .O(button_up_0__i)
  );
endmodule

(* \amaranth.hierarchy  = "top.pin_clk25_0" *)
(* generator = "Amaranth" *)
module pin_clk25_0(clk25_0__io, clk25_0__i);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  output clk25_0__i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  input clk25_0__io;
  IB clk25_0_0 (
    .I(clk25_0__io),
    .O(clk25_0__i)
  );
endmodule

(* \amaranth.hierarchy  = "top.dut.U$$1.ila.fifo.sdram_controller.pin_controller" *)
(* generator = "Amaranth" *)
module pin_controller(sdram_clk, o_clk_en, o_dqm, o_dq, i_dq, o_a, o_ba, o_cs, o_we, o_ras, o_cas, initialised, refresh_in_progress, trigger_refresh, ios__o_a, \ios__o_a$1 , ios__o_ba, ios__o_clk_en, \ios__o_clk_en$2 , ios__o_dqm, ios__o_dq
, ios__i_dq, ios__o_cmd, \ios__o_cmd$3 , sdram_rst);
  reg \$auto$verilog_backend.cc:2083:dump_module$323  = 0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:104" *)
  wire \$4 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:104" *)
  wire \$5 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:110" *)
  wire \$8 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:37" *)
  input [15:0] i_dq;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:34" *)
  input initialised;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:149" *)
  output [15:0] ios__i_dq;
  reg [15:0] ios__i_dq;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:55" *)
  reg [15:0] \ios__i_dq$13 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:55" *)
  input [12:0] ios__o_a;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:149" *)
  input [12:0] \ios__o_a$1 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:149" *)
  input [1:0] ios__o_ba;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:55" *)
  wire [1:0] \ios__o_ba$10 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:55" *)
  input ios__o_clk_en;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:149" *)
  input \ios__o_clk_en$2 ;
  (* enum_base_type = "cmd_to_dram_ic" *)
  (* enum_value_0000 = "CMDO_DESL" *)
  (* enum_value_0001 = "CMDO_NOP" *)
  (* enum_value_0010 = "CMDO_BST" *)
  (* enum_value_0011 = "CMDO_READ" *)
  (* enum_value_0100 = "CMDO_READ_AP" *)
  (* enum_value_0101 = "CMDO_WRITE" *)
  (* enum_value_0110 = "CMDO_WRITE_AP" *)
  (* enum_value_0111 = "CMDO_ACT" *)
  (* enum_value_1000 = "CMDO_PRE" *)
  (* enum_value_1001 = "CMDO_PALL" *)
  (* enum_value_1010 = "CMDO_REF" *)
  (* enum_value_1011 = "CMDO_SELF" *)
  (* enum_value_1100 = "CMDO_MRS" *)
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:55" *)
  input [3:0] ios__o_cmd;
  (* enum_base_type = "cmd_to_dram_ic" *)
  (* enum_value_0000 = "CMDO_DESL" *)
  (* enum_value_0001 = "CMDO_NOP" *)
  (* enum_value_0010 = "CMDO_BST" *)
  (* enum_value_0011 = "CMDO_READ" *)
  (* enum_value_0100 = "CMDO_READ_AP" *)
  (* enum_value_0101 = "CMDO_WRITE" *)
  (* enum_value_0110 = "CMDO_WRITE_AP" *)
  (* enum_value_0111 = "CMDO_ACT" *)
  (* enum_value_1000 = "CMDO_PRE" *)
  (* enum_value_1001 = "CMDO_PALL" *)
  (* enum_value_1010 = "CMDO_REF" *)
  (* enum_value_1011 = "CMDO_SELF" *)
  (* enum_value_1100 = "CMDO_MRS" *)
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:149" *)
  input [3:0] \ios__o_cmd$3 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:149" *)
  input [15:0] ios__o_dq;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:55" *)
  wire [15:0] \ios__o_dq$12 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:149" *)
  input ios__o_dqm;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:55" *)
  wire \ios__o_dqm$11 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:39" *)
  output [12:0] o_a;
  reg [12:0] o_a;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:40" *)
  output [1:0] o_ba;
  reg [1:0] o_ba;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:44" *)
  output o_cas;
  reg o_cas;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:33" *)
  output o_clk_en;
  reg o_clk_en;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:41" *)
  output o_cs;
  reg o_cs;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:36" *)
  output [15:0] o_dq;
  reg [15:0] o_dq;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:34" *)
  output o_dqm;
  reg o_dqm;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:43" *)
  output o_ras;
  reg o_ras;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:42" *)
  output o_we;
  reg o_we;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:99" *)
  reg pin_controller_fsm_state = 1'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:99" *)
  reg \pin_controller_fsm_state$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:38" *)
  input refresh_in_progress;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210" *)
  input sdram_clk;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210" *)
  input sdram_rst;
  (* enum_base_type = "demux_enum" *)
  (* enum_value_0 = "DEMUX_REFRESH_CTRL" *)
  (* enum_value_1 = "DEMUX_READWRITE_CTRL" *)
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:95" *)
  reg selected_index;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:37" *)
  input trigger_refresh;
  assign \$5  = refresh_in_progress | (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:104" *) trigger_refresh;
  assign \$4  = ~ (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:104" *) \$5 ;
  assign \$8  = refresh_in_progress | (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:110" *) trigger_refresh;
  always @(posedge sdram_clk)
    pin_controller_fsm_state <= \pin_controller_fsm_state$next ;
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$323 ) begin end
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:99" *)
    casez (pin_controller_fsm_state)
      /* \amaranth.decoding  = "CMD_FROM_REFRESH_CTRL/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:100" */
      1'h0:
          selected_index = 1'h0;
      /* \amaranth.decoding  = "CMD_FROM_READWRITE_CTRL/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:107" */
      1'h1:
          selected_index = 1'h1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$323 ) begin end
    \pin_controller_fsm_state$next  = pin_controller_fsm_state;
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:99" *)
    casez (pin_controller_fsm_state)
      /* \amaranth.decoding  = "CMD_FROM_REFRESH_CTRL/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:100" */
      1'h0:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:103" *)
          casez (initialised)
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:103" */
            1'h1:
                (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:104" *)
                casez (\$4 )
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:104" */
                  1'h1:
                      \pin_controller_fsm_state$next  = 1'h1;
                endcase
          endcase
      /* \amaranth.decoding  = "CMD_FROM_READWRITE_CTRL/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:107" */
      1'h1:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:110" *)
          casez (\$8 )
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:110" */
            1'h1:
                \pin_controller_fsm_state$next  = 1'h0;
          endcase
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \pin_controller_fsm_state$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$323 ) begin end
    o_ras = 1'h1;
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:130" *)
    casez (selected_index)
      1'h0:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:130" *)
          casez (ios__o_cmd)
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:131" */
            4'h0:
                /* empty */;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:136" */
            4'h1:
                o_ras = 1'h0;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:144" */
            4'h2:
                o_ras = 1'h0;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:152" */
            4'h3:
                o_ras = 1'h0;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:162" */
            4'h4:
                o_ras = 1'h0;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:172" */
            4'h5:
                o_ras = 1'h0;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:182" */
            4'h6:
                o_ras = 1'h0;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:192" */
            4'h7:
                o_ras = 1'h1;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:201" */
            4'h8:
                o_ras = 1'h1;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:211" */
            4'h9:
                o_ras = 1'h1;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:220" */
            4'ha:
                o_ras = 1'h1;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:229" */
            4'hb:
                o_ras = 1'h1;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:238" */
            4'hc:
                o_ras = 1'h1;
          endcase
      1'h?:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:130" *)
          casez (\ios__o_cmd$3 )
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:131" */
            4'h0:
                /* empty */;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:136" */
            4'h1:
                o_ras = 1'h0;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:144" */
            4'h2:
                o_ras = 1'h0;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:152" */
            4'h3:
                o_ras = 1'h0;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:162" */
            4'h4:
                o_ras = 1'h0;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:172" */
            4'h5:
                o_ras = 1'h0;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:182" */
            4'h6:
                o_ras = 1'h0;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:192" */
            4'h7:
                o_ras = 1'h1;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:201" */
            4'h8:
                o_ras = 1'h1;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:211" */
            4'h9:
                o_ras = 1'h1;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:220" */
            4'ha:
                o_ras = 1'h1;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:229" */
            4'hb:
                o_ras = 1'h1;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:238" */
            4'hc:
                o_ras = 1'h1;
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$323 ) begin end
    o_cas = 1'h1;
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:130" *)
    casez (selected_index)
      1'h0:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:130" *)
          casez (ios__o_cmd)
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:131" */
            4'h0:
                /* empty */;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:136" */
            4'h1:
                o_cas = 1'h0;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:144" */
            4'h2:
                o_cas = 1'h0;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:152" */
            4'h3:
                o_cas = 1'h1;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:162" */
            4'h4:
                o_cas = 1'h1;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:172" */
            4'h5:
                o_cas = 1'h1;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:182" */
            4'h6:
                o_cas = 1'h1;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:192" */
            4'h7:
                o_cas = 1'h0;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:201" */
            4'h8:
                o_cas = 1'h0;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:211" */
            4'h9:
                o_cas = 1'h0;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:220" */
            4'ha:
                o_cas = 1'h1;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:229" */
            4'hb:
                o_cas = 1'h1;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:238" */
            4'hc:
                o_cas = 1'h1;
          endcase
      1'h?:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:130" *)
          casez (\ios__o_cmd$3 )
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:131" */
            4'h0:
                /* empty */;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:136" */
            4'h1:
                o_cas = 1'h0;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:144" */
            4'h2:
                o_cas = 1'h0;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:152" */
            4'h3:
                o_cas = 1'h1;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:162" */
            4'h4:
                o_cas = 1'h1;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:172" */
            4'h5:
                o_cas = 1'h1;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:182" */
            4'h6:
                o_cas = 1'h1;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:192" */
            4'h7:
                o_cas = 1'h0;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:201" */
            4'h8:
                o_cas = 1'h0;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:211" */
            4'h9:
                o_cas = 1'h0;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:220" */
            4'ha:
                o_cas = 1'h1;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:229" */
            4'hb:
                o_cas = 1'h1;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:238" */
            4'hc:
                o_cas = 1'h1;
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$323 ) begin end
    o_we = 1'h1;
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:130" *)
    casez (selected_index)
      1'h0:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:130" *)
          casez (ios__o_cmd)
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:131" */
            4'h0:
                /* empty */;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:136" */
            4'h1:
                o_we = 1'h0;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:144" */
            4'h2:
                o_we = 1'h1;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:152" */
            4'h3:
                o_we = 1'h0;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:162" */
            4'h4:
                o_we = 1'h0;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:172" */
            4'h5:
                o_we = 1'h1;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:182" */
            4'h6:
                o_we = 1'h1;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:192" */
            4'h7:
                o_we = 1'h0;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:201" */
            4'h8:
                o_we = 1'h1;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:211" */
            4'h9:
                o_we = 1'h1;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:220" */
            4'ha:
                o_we = 1'h0;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:229" */
            4'hb:
                o_we = 1'h0;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:238" */
            4'hc:
                o_we = 1'h1;
          endcase
      1'h?:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:130" *)
          casez (\ios__o_cmd$3 )
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:131" */
            4'h0:
                /* empty */;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:136" */
            4'h1:
                o_we = 1'h0;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:144" */
            4'h2:
                o_we = 1'h1;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:152" */
            4'h3:
                o_we = 1'h0;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:162" */
            4'h4:
                o_we = 1'h0;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:172" */
            4'h5:
                o_we = 1'h1;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:182" */
            4'h6:
                o_we = 1'h1;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:192" */
            4'h7:
                o_we = 1'h0;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:201" */
            4'h8:
                o_we = 1'h1;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:211" */
            4'h9:
                o_we = 1'h1;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:220" */
            4'ha:
                o_we = 1'h0;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:229" */
            4'hb:
                o_we = 1'h0;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:238" */
            4'hc:
                o_we = 1'h1;
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$323 ) begin end
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:121" *)
    casez (selected_index)
      1'h0:
          o_a = ios__o_a;
      1'h?:
          o_a = \ios__o_a$1 ;
    endcase
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:130" *)
    casez (selected_index)
      1'h0:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:130" *)
          casez (ios__o_cmd)
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:131" */
            4'h0:
                /* empty */;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:136" */
            4'h1:
                /* empty */;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:144" */
            4'h2:
                /* empty */;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:152" */
            4'h3:
                o_a[10] = 1'h0;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:162" */
            4'h4:
                o_a[10] = 1'h1;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:172" */
            4'h5:
                o_a[10] = 1'h0;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:182" */
            4'h6:
                o_a[10] = 1'h1;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:192" */
            4'h7:
                /* empty */;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:201" */
            4'h8:
                o_a[10] = 1'h0;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:211" */
            4'h9:
                o_a[10] = 1'h1;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:220" */
            4'ha:
                /* empty */;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:229" */
            4'hb:
                /* empty */;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:238" */
            4'hc:
                o_a[10] = 1'h0;
          endcase
      1'h?:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:130" *)
          casez (\ios__o_cmd$3 )
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:131" */
            4'h0:
                /* empty */;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:136" */
            4'h1:
                /* empty */;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:144" */
            4'h2:
                /* empty */;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:152" */
            4'h3:
                o_a[10] = 1'h0;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:162" */
            4'h4:
                o_a[10] = 1'h1;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:172" */
            4'h5:
                o_a[10] = 1'h0;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:182" */
            4'h6:
                o_a[10] = 1'h1;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:192" */
            4'h7:
                /* empty */;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:201" */
            4'h8:
                o_a[10] = 1'h0;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:211" */
            4'h9:
                o_a[10] = 1'h1;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:220" */
            4'ha:
                /* empty */;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:229" */
            4'hb:
                /* empty */;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:238" */
            4'hc:
                o_a[10] = 1'h0;
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$323 ) begin end
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:122" *)
    casez (selected_index)
      1'h0:
          o_ba = 2'h0;
      1'h?:
          o_ba = ios__o_ba;
    endcase
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:130" *)
    casez (selected_index)
      1'h0:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:130" *)
          casez (ios__o_cmd)
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:131" */
            4'h0:
                /* empty */;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:136" */
            4'h1:
                /* empty */;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:144" */
            4'h2:
                /* empty */;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:152" */
            4'h3:
                /* empty */;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:162" */
            4'h4:
                /* empty */;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:172" */
            4'h5:
                /* empty */;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:182" */
            4'h6:
                /* empty */;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:192" */
            4'h7:
                /* empty */;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:201" */
            4'h8:
                /* empty */;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:211" */
            4'h9:
                /* empty */;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:220" */
            4'ha:
                /* empty */;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:229" */
            4'hb:
                /* empty */;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:238" */
            4'hc:
                o_ba = 2'h0;
          endcase
      1'h?:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:130" *)
          casez (\ios__o_cmd$3 )
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:131" */
            4'h0:
                /* empty */;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:136" */
            4'h1:
                /* empty */;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:144" */
            4'h2:
                /* empty */;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:152" */
            4'h3:
                /* empty */;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:162" */
            4'h4:
                /* empty */;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:172" */
            4'h5:
                /* empty */;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:182" */
            4'h6:
                /* empty */;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:192" */
            4'h7:
                /* empty */;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:201" */
            4'h8:
                /* empty */;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:211" */
            4'h9:
                /* empty */;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:220" */
            4'ha:
                /* empty */;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:229" */
            4'hb:
                /* empty */;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:238" */
            4'hc:
                o_ba = 2'h0;
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$323 ) begin end
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:123" *)
    casez (selected_index)
      1'h0:
          o_clk_en = ios__o_clk_en;
      1'h?:
          o_clk_en = \ios__o_clk_en$2 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$323 ) begin end
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:124" *)
    casez (selected_index)
      1'h0:
          o_dqm = 1'h0;
      1'h?:
          o_dqm = ios__o_dqm;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$323 ) begin end
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:125" *)
    casez (selected_index)
      1'h0:
          o_dq = 16'h0000;
      1'h?:
          o_dq = ios__o_dq;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$323 ) begin end
    \ios__i_dq$13  = 16'h0000;
    ios__i_dq = 16'h0000;
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:126" *)
    casez (selected_index)
      1'h0:
          \ios__i_dq$13  = i_dq;
      1'h?:
          ios__i_dq = i_dq;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$323 ) begin end
    o_cs = 1'h1;
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:130" *)
    casez (selected_index)
      1'h0:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:130" *)
          casez (ios__o_cmd)
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:131" */
            4'h0:
                o_cs = 1'h0;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:136" */
            4'h1:
                o_cs = 1'h1;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:144" */
            4'h2:
                o_cs = 1'h1;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:152" */
            4'h3:
                o_cs = 1'h1;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:162" */
            4'h4:
                o_cs = 1'h1;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:172" */
            4'h5:
                o_cs = 1'h1;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:182" */
            4'h6:
                o_cs = 1'h1;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:192" */
            4'h7:
                o_cs = 1'h1;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:201" */
            4'h8:
                o_cs = 1'h1;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:211" */
            4'h9:
                o_cs = 1'h1;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:220" */
            4'ha:
                o_cs = 1'h1;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:229" */
            4'hb:
                o_cs = 1'h1;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:238" */
            4'hc:
                o_cs = 1'h1;
          endcase
      1'h?:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:130" *)
          casez (\ios__o_cmd$3 )
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:131" */
            4'h0:
                o_cs = 1'h0;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:136" */
            4'h1:
                o_cs = 1'h1;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:144" */
            4'h2:
                o_cs = 1'h1;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:152" */
            4'h3:
                o_cs = 1'h1;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:162" */
            4'h4:
                o_cs = 1'h1;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:172" */
            4'h5:
                o_cs = 1'h1;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:182" */
            4'h6:
                o_cs = 1'h1;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:192" */
            4'h7:
                o_cs = 1'h1;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:201" */
            4'h8:
                o_cs = 1'h1;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:211" */
            4'h9:
                o_cs = 1'h1;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:220" */
            4'ha:
                o_cs = 1'h1;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:229" */
            4'hb:
                o_cs = 1'h1;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:238" */
            4'hc:
                o_cs = 1'h1;
          endcase
    endcase
  end
  assign \ios__o_ba$10  = 2'h0;
  assign \ios__o_dqm$11  = 1'h0;
  assign \ios__o_dq$12  = 16'h0000;
endmodule

(* \amaranth.hierarchy  = "top.pin_esp32_spi_0__en" *)
(* generator = "Amaranth" *)
module pin_esp32_spi_0__en(esp32_spi_0__en__io, esp32_spi_0__en__o);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  output esp32_spi_0__en__io;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  input esp32_spi_0__en__o;
  OB esp32_spi_0__en_0 (
    .I(esp32_spi_0__en__o),
    .O(esp32_spi_0__en__io)
  );
endmodule

(* \amaranth.hierarchy  = "top.pin_esp32_spi_0__gpio0" *)
(* generator = "Amaranth" *)
module pin_esp32_spi_0__gpio0(esp32_spi_0__gpio0__io, esp32_spi_0__gpio0__o);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$1 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  wire esp32_spi_0__gpio0__i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  inout esp32_spi_0__gpio0__io;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  input esp32_spi_0__gpio0__o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  wire esp32_spi_0__gpio0__oe;
  BB esp32_spi_0__gpio0_0 (
    .B(esp32_spi_0__gpio0__io),
    .I(esp32_spi_0__gpio0__o),
    .O(esp32_spi_0__gpio0__i),
    .T(1'h1)
  );
  assign esp32_spi_0__gpio0__oe = 1'h0;
  assign \$1  = 1'h1;
endmodule

(* \amaranth.hierarchy  = "top.pin_esp32_spi_0__gpio12_cipo" *)
(* generator = "Amaranth" *)
module pin_esp32_spi_0__gpio12_cipo(esp32_spi_0__gpio12_cipo__io, esp32_spi_0__gpio12_cipo__o);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  output esp32_spi_0__gpio12_cipo__io;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  input esp32_spi_0__gpio12_cipo__o;
  OB esp32_spi_0__gpio12_cipo_0 (
    .I(esp32_spi_0__gpio12_cipo__o),
    .O(esp32_spi_0__gpio12_cipo__io)
  );
endmodule

(* \amaranth.hierarchy  = "top.pin_esp32_spi_0__gpio16_sclk" *)
(* generator = "Amaranth" *)
module pin_esp32_spi_0__gpio16_sclk(esp32_spi_0__gpio16_sclk__io, esp32_spi_0__gpio16_sclk__i);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  output esp32_spi_0__gpio16_sclk__i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  input esp32_spi_0__gpio16_sclk__io;
  IB esp32_spi_0__gpio16_sclk_0 (
    .I(esp32_spi_0__gpio16_sclk__io),
    .O(esp32_spi_0__gpio16_sclk__i)
  );
endmodule

(* \amaranth.hierarchy  = "top.pin_esp32_spi_0__gpio4_copi" *)
(* generator = "Amaranth" *)
module pin_esp32_spi_0__gpio4_copi(esp32_spi_0__gpio4_copi__io, esp32_spi_0__gpio4_copi__i);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  output esp32_spi_0__gpio4_copi__i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  input esp32_spi_0__gpio4_copi__io;
  IB esp32_spi_0__gpio4_copi_0 (
    .I(esp32_spi_0__gpio4_copi__io),
    .O(esp32_spi_0__gpio4_copi__i)
  );
endmodule

(* \amaranth.hierarchy  = "top.pin_esp32_spi_0__gpio5_cs" *)
(* generator = "Amaranth" *)
module pin_esp32_spi_0__gpio5_cs(esp32_spi_0__gpio5_cs__io, esp32_spi_0__gpio5_cs__i);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:465" *)
  wire \$1 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  output esp32_spi_0__gpio5_cs__i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:464" *)
  wire esp32_spi_0__gpio5_cs__i_n;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  input esp32_spi_0__gpio5_cs__io;
  assign \$1  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:465" *) esp32_spi_0__gpio5_cs__i_n;
  IB esp32_spi_0__gpio5_cs_0 (
    .I(esp32_spi_0__gpio5_cs__io),
    .O(esp32_spi_0__gpio5_cs__i_n)
  );
  assign esp32_spi_0__gpio5_cs__i = \$1 ;
endmodule

(* \amaranth.hierarchy  = "top.pin_esp32_spi_0__rx" *)
(* generator = "Amaranth" *)
module pin_esp32_spi_0__rx(esp32_spi_0__rx__io, esp32_spi_0__rx__i);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  output esp32_spi_0__rx__i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  input esp32_spi_0__rx__io;
  IB esp32_spi_0__rx_0 (
    .I(esp32_spi_0__rx__io),
    .O(esp32_spi_0__rx__i)
  );
endmodule

(* \amaranth.hierarchy  = "top.pin_esp32_spi_0__tx" *)
(* generator = "Amaranth" *)
module pin_esp32_spi_0__tx(esp32_spi_0__tx__io, esp32_spi_0__tx__o);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  output esp32_spi_0__tx__io;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  input esp32_spi_0__tx__o;
  OB esp32_spi_0__tx_0 (
    .I(esp32_spi_0__tx__o),
    .O(esp32_spi_0__tx__io)
  );
endmodule

(* \amaranth.hierarchy  = "top.pin_led_0" *)
(* generator = "Amaranth" *)
module pin_led_0(led_0__io, led_0__o);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  output led_0__io;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  input led_0__o;
  OB led_0_0 (
    .I(led_0__o),
    .O(led_0__io)
  );
endmodule

(* \amaranth.hierarchy  = "top.pin_led_1" *)
(* generator = "Amaranth" *)
module pin_led_1(led_1__io, led_1__o);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  output led_1__io;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  input led_1__o;
  OB led_1_0 (
    .I(led_1__o),
    .O(led_1__io)
  );
endmodule

(* \amaranth.hierarchy  = "top.pin_led_2" *)
(* generator = "Amaranth" *)
module pin_led_2(led_2__io, led_2__o);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  output led_2__io;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  input led_2__o;
  OB led_2_0 (
    .I(led_2__o),
    .O(led_2__io)
  );
endmodule

(* \amaranth.hierarchy  = "top.pin_led_3" *)
(* generator = "Amaranth" *)
module pin_led_3(led_3__io, led_3__o);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  output led_3__io;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  input led_3__o;
  OB led_3_0 (
    .I(led_3__o),
    .O(led_3__io)
  );
endmodule

(* \amaranth.hierarchy  = "top.pin_led_4" *)
(* generator = "Amaranth" *)
module pin_led_4(led_4__io, led_4__o);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  output led_4__io;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  input led_4__o;
  OB led_4_0 (
    .I(led_4__o),
    .O(led_4__io)
  );
endmodule

(* \amaranth.hierarchy  = "top.pin_led_5" *)
(* generator = "Amaranth" *)
module pin_led_5(led_5__io, led_5__o);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  output led_5__io;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  input led_5__o;
  OB led_5_0 (
    .I(led_5__o),
    .O(led_5__io)
  );
endmodule

(* \amaranth.hierarchy  = "top.pin_led_6" *)
(* generator = "Amaranth" *)
module pin_led_6(led_6__io, led_6__o);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  output led_6__io;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  input led_6__o;
  OB led_6_0 (
    .I(led_6__o),
    .O(led_6__io)
  );
endmodule

(* \amaranth.hierarchy  = "top.pin_led_7" *)
(* generator = "Amaranth" *)
module pin_led_7(led_7__io, led_7__o);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  output led_7__io;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  input led_7__o;
  OB led_7_0 (
    .I(led_7__o),
    .O(led_7__io)
  );
endmodule

(* \amaranth.hierarchy  = "top.pin_sdram_0__a" *)
(* generator = "Amaranth" *)
module pin_sdram_0__a(sdram_0__a__io, sdram_0__a__o);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  output [12:0] sdram_0__a__io;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  input [12:0] sdram_0__a__o;
  OB sdram_0__a_0 (
    .I(sdram_0__a__o[0]),
    .O(sdram_0__a__io[0])
  );
  OB sdram_0__a_1 (
    .I(sdram_0__a__o[1]),
    .O(sdram_0__a__io[1])
  );
  OB sdram_0__a_10 (
    .I(sdram_0__a__o[10]),
    .O(sdram_0__a__io[10])
  );
  OB sdram_0__a_11 (
    .I(sdram_0__a__o[11]),
    .O(sdram_0__a__io[11])
  );
  OB sdram_0__a_12 (
    .I(sdram_0__a__o[12]),
    .O(sdram_0__a__io[12])
  );
  OB sdram_0__a_2 (
    .I(sdram_0__a__o[2]),
    .O(sdram_0__a__io[2])
  );
  OB sdram_0__a_3 (
    .I(sdram_0__a__o[3]),
    .O(sdram_0__a__io[3])
  );
  OB sdram_0__a_4 (
    .I(sdram_0__a__o[4]),
    .O(sdram_0__a__io[4])
  );
  OB sdram_0__a_5 (
    .I(sdram_0__a__o[5]),
    .O(sdram_0__a__io[5])
  );
  OB sdram_0__a_6 (
    .I(sdram_0__a__o[6]),
    .O(sdram_0__a__io[6])
  );
  OB sdram_0__a_7 (
    .I(sdram_0__a__o[7]),
    .O(sdram_0__a__io[7])
  );
  OB sdram_0__a_8 (
    .I(sdram_0__a__o[8]),
    .O(sdram_0__a__io[8])
  );
  OB sdram_0__a_9 (
    .I(sdram_0__a__o[9]),
    .O(sdram_0__a__io[9])
  );
endmodule

(* \amaranth.hierarchy  = "top.pin_sdram_0__ba" *)
(* generator = "Amaranth" *)
module pin_sdram_0__ba(sdram_0__ba__io, sdram_0__ba__o);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  output [1:0] sdram_0__ba__io;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  input [1:0] sdram_0__ba__o;
  OB sdram_0__ba_0 (
    .I(sdram_0__ba__o[0]),
    .O(sdram_0__ba__io[0])
  );
  OB sdram_0__ba_1 (
    .I(sdram_0__ba__o[1]),
    .O(sdram_0__ba__io[1])
  );
endmodule

(* \amaranth.hierarchy  = "top.pin_sdram_0__cas" *)
(* generator = "Amaranth" *)
module pin_sdram_0__cas(sdram_0__cas__io, sdram_0__cas__o);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:473" *)
  wire \$1 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  output sdram_0__cas__io;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  input sdram_0__cas__o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:472" *)
  wire sdram_0__cas__o_n;
  assign \$1  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:473" *) sdram_0__cas__o;
  OB sdram_0__cas_0 (
    .I(sdram_0__cas__o_n),
    .O(sdram_0__cas__io)
  );
  assign sdram_0__cas__o_n = \$1 ;
endmodule

(* \amaranth.hierarchy  = "top.pin_sdram_0__clk" *)
(* generator = "Amaranth" *)
module pin_sdram_0__clk(sdram_0__clk__io, sdram_0__clk__o);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  output sdram_0__clk__io;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  input sdram_0__clk__o;
  OB sdram_0__clk_0 (
    .I(sdram_0__clk__o),
    .O(sdram_0__clk__io)
  );
endmodule

(* \amaranth.hierarchy  = "top.pin_sdram_0__clk_en" *)
(* generator = "Amaranth" *)
module pin_sdram_0__clk_en(sdram_0__clk_en__io, sdram_0__clk_en__o);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  output sdram_0__clk_en__io;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  input sdram_0__clk_en__o;
  OB sdram_0__clk_en_0 (
    .I(sdram_0__clk_en__o),
    .O(sdram_0__clk_en__io)
  );
endmodule

(* \amaranth.hierarchy  = "top.pin_sdram_0__cs" *)
(* generator = "Amaranth" *)
module pin_sdram_0__cs(sdram_0__cs__io, sdram_0__cs__o);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:473" *)
  wire \$1 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  output sdram_0__cs__io;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  input sdram_0__cs__o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:472" *)
  wire sdram_0__cs__o_n;
  assign \$1  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:473" *) sdram_0__cs__o;
  OB sdram_0__cs_0 (
    .I(sdram_0__cs__o_n),
    .O(sdram_0__cs__io)
  );
  assign sdram_0__cs__o_n = \$1 ;
endmodule

(* \amaranth.hierarchy  = "top.pin_sdram_0__dq" *)
(* generator = "Amaranth" *)
module pin_sdram_0__dq(sdram_0__dq__i, sdram_0__dq__o, sdram_0__dq__io, sdram_0__dq__oe);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire [15:0] \$1 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$10 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire [15:0] \$100 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$101 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$103 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$105 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$107 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$109 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$111 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$113 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$115 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$117 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$119 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$12 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$121 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$123 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$125 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$127 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$129 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$131 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire [15:0] \$133 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$134 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$136 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$138 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$14 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$140 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$142 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$144 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$146 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$148 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$150 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$152 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$154 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$156 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$158 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$16 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$160 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$162 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$164 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire [15:0] \$166 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$167 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$169 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$171 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$173 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$175 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$177 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$179 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$18 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$181 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$183 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$185 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$187 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$189 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$191 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$193 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$195 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$197 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire [15:0] \$199 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$2 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$20 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$200 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$202 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$204 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$206 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$208 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$210 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$212 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$214 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$216 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$218 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$22 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$220 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$222 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$224 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$226 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$228 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$230 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire [15:0] \$232 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$233 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$235 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$237 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$239 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$24 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$241 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$243 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$245 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$247 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$249 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$251 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$253 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$255 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$257 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$259 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$26 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$261 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$263 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire [15:0] \$265 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$266 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$268 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$270 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$272 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$274 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$276 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$278 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$28 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$280 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$282 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$284 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$286 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$288 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$290 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$292 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$294 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$296 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire [15:0] \$298 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$299 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$30 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$301 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$303 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$305 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$307 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$309 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$311 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$313 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$315 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$317 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$319 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$32 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$321 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$323 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$325 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$327 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$329 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire [15:0] \$331 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$332 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$334 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$336 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$338 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire [15:0] \$34 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$340 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$342 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$344 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$346 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$348 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$35 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$350 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$352 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$354 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$356 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$358 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$360 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$362 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire [15:0] \$364 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$365 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$367 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$369 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$37 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$371 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$373 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$375 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$377 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$379 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$381 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$383 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$385 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$387 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$389 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$39 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$391 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$393 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$395 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire [15:0] \$397 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$398 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$4 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$400 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$402 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$404 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$406 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$408 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$41 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$410 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$412 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$414 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$416 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$418 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$420 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$422 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$424 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$426 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$428 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$43 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire [15:0] \$430 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$431 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$433 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$435 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$437 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$439 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$441 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$443 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$445 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$447 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$449 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$45 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$451 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$453 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$455 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$457 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$459 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$461 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire [15:0] \$463 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$464 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$466 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$468 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$47 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$470 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$472 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$474 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$476 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$478 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$480 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$482 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$484 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$486 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$488 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$49 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$490 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$492 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$494 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire [15:0] \$496 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$497 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$499 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$501 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$503 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$505 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$507 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$509 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$51 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$511 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$513 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$515 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$517 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$519 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$521 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$523 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$525 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$527 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$53 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$55 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$57 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$59 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$6 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$61 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$63 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$65 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire [15:0] \$67 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$68 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$70 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$72 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$74 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$76 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$78 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$8 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$80 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$82 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$84 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$86 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$88 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$90 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$92 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$94 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$96 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$98 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  output [15:0] sdram_0__dq__i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  inout [15:0] sdram_0__dq__io;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  input [15:0] sdram_0__dq__o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  input sdram_0__dq__oe;
  assign \$101  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$103  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$105  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$107  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$10  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$109  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$111  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$113  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$115  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$117  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$119  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$121  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$123  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$125  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$127  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$12  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$129  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$131  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$134  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$136  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$138  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$140  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$142  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$144  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$146  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$148  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$14  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$150  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$152  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$154  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$156  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$158  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$160  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$162  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$164  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$167  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$16  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$169  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$171  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$173  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$175  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$177  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$179  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$181  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$183  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$185  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$187  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$18  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$189  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$191  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$193  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$195  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$197  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$200  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$202  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$204  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$206  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$208  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$20  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$210  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$212  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$214  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$216  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$218  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$220  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$222  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$224  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$226  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$228  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$22  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$230  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$233  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$235  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$237  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$239  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$241  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$243  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$245  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$247  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$24  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$249  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$251  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$253  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$255  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$257  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$259  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$261  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$263  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$266  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$268  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$26  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$270  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$272  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$274  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$276  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$278  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$280  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$282  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$284  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$286  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$288  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$28  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$290  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$292  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$294  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$296  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$2  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$299  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$301  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$303  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$305  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$307  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$30  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$309  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$311  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$313  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$315  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$317  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$319  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$321  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$323  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$325  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$327  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$32  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$329  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$332  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$334  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$336  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$338  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$340  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$342  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$344  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$346  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$348  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$350  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$352  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$354  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$356  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$358  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$35  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$360  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$362  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$365  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$367  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$369  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$371  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$373  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$375  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$377  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$37  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$379  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$381  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$383  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$385  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$387  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$389  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$391  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$393  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$395  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$398  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$39  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$400  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$402  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$404  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$406  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$408  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$410  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$412  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$414  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$416  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$418  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$41  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$420  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$422  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$424  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$426  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$428  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$431  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$433  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$435  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$437  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$43  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$439  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$441  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$443  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$445  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$447  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$449  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$451  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$453  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$455  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$457  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$45  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$459  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$461  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$464  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$466  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$468  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$470  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$472  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$474  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$476  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$478  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$47  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$480  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$482  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$484  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$486  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$488  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$490  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$492  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$494  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$497  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$4  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$49  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$499  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$501  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$503  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$505  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$507  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$509  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$511  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$513  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$515  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$517  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$51  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$519  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$521  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$523  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$525  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$527  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$53  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$55  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$57  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$59  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$61  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$63  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$65  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$68  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$6  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$70  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$72  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$74  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$76  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$78  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$80  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$82  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$84  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$86  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$88  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$8  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$90  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$92  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$94  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$96  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$98  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  BB sdram_0__dq_0 (
    .B(sdram_0__dq__io[0]),
    .I(sdram_0__dq__o[0]),
    .O(sdram_0__dq__i[0]),
    .T(\$1 [0])
  );
  BB sdram_0__dq_1 (
    .B(sdram_0__dq__io[1]),
    .I(sdram_0__dq__o[1]),
    .O(sdram_0__dq__i[1]),
    .T(\$34 [1])
  );
  BB sdram_0__dq_10 (
    .B(sdram_0__dq__io[10]),
    .I(sdram_0__dq__o[10]),
    .O(sdram_0__dq__i[10]),
    .T(\$331 [10])
  );
  BB sdram_0__dq_11 (
    .B(sdram_0__dq__io[11]),
    .I(sdram_0__dq__o[11]),
    .O(sdram_0__dq__i[11]),
    .T(\$364 [11])
  );
  BB sdram_0__dq_12 (
    .B(sdram_0__dq__io[12]),
    .I(sdram_0__dq__o[12]),
    .O(sdram_0__dq__i[12]),
    .T(\$397 [12])
  );
  BB sdram_0__dq_13 (
    .B(sdram_0__dq__io[13]),
    .I(sdram_0__dq__o[13]),
    .O(sdram_0__dq__i[13]),
    .T(\$430 [13])
  );
  BB sdram_0__dq_14 (
    .B(sdram_0__dq__io[14]),
    .I(sdram_0__dq__o[14]),
    .O(sdram_0__dq__i[14]),
    .T(\$463 [14])
  );
  BB sdram_0__dq_15 (
    .B(sdram_0__dq__io[15]),
    .I(sdram_0__dq__o[15]),
    .O(sdram_0__dq__i[15]),
    .T(\$496 [15])
  );
  BB sdram_0__dq_2 (
    .B(sdram_0__dq__io[2]),
    .I(sdram_0__dq__o[2]),
    .O(sdram_0__dq__i[2]),
    .T(\$67 [2])
  );
  BB sdram_0__dq_3 (
    .B(sdram_0__dq__io[3]),
    .I(sdram_0__dq__o[3]),
    .O(sdram_0__dq__i[3]),
    .T(\$100 [3])
  );
  BB sdram_0__dq_4 (
    .B(sdram_0__dq__io[4]),
    .I(sdram_0__dq__o[4]),
    .O(sdram_0__dq__i[4]),
    .T(\$133 [4])
  );
  BB sdram_0__dq_5 (
    .B(sdram_0__dq__io[5]),
    .I(sdram_0__dq__o[5]),
    .O(sdram_0__dq__i[5]),
    .T(\$166 [5])
  );
  BB sdram_0__dq_6 (
    .B(sdram_0__dq__io[6]),
    .I(sdram_0__dq__o[6]),
    .O(sdram_0__dq__i[6]),
    .T(\$199 [6])
  );
  BB sdram_0__dq_7 (
    .B(sdram_0__dq__io[7]),
    .I(sdram_0__dq__o[7]),
    .O(sdram_0__dq__i[7]),
    .T(\$232 [7])
  );
  BB sdram_0__dq_8 (
    .B(sdram_0__dq__io[8]),
    .I(sdram_0__dq__o[8]),
    .O(sdram_0__dq__i[8]),
    .T(\$265 [8])
  );
  BB sdram_0__dq_9 (
    .B(sdram_0__dq__io[9]),
    .I(sdram_0__dq__o[9]),
    .O(sdram_0__dq__i[9]),
    .T(\$298 [9])
  );
  assign \$1  = { \$2 , \$4 , \$6 , \$8 , \$10 , \$12 , \$14 , \$16 , \$18 , \$20 , \$22 , \$24 , \$26 , \$28 , \$30 , \$32  };
  assign \$34  = { \$35 , \$37 , \$39 , \$41 , \$43 , \$45 , \$47 , \$49 , \$51 , \$53 , \$55 , \$57 , \$59 , \$61 , \$63 , \$65  };
  assign \$67  = { \$68 , \$70 , \$72 , \$74 , \$76 , \$78 , \$80 , \$82 , \$84 , \$86 , \$88 , \$90 , \$92 , \$94 , \$96 , \$98  };
  assign \$100  = { \$101 , \$103 , \$105 , \$107 , \$109 , \$111 , \$113 , \$115 , \$117 , \$119 , \$121 , \$123 , \$125 , \$127 , \$129 , \$131  };
  assign \$133  = { \$134 , \$136 , \$138 , \$140 , \$142 , \$144 , \$146 , \$148 , \$150 , \$152 , \$154 , \$156 , \$158 , \$160 , \$162 , \$164  };
  assign \$166  = { \$167 , \$169 , \$171 , \$173 , \$175 , \$177 , \$179 , \$181 , \$183 , \$185 , \$187 , \$189 , \$191 , \$193 , \$195 , \$197  };
  assign \$199  = { \$200 , \$202 , \$204 , \$206 , \$208 , \$210 , \$212 , \$214 , \$216 , \$218 , \$220 , \$222 , \$224 , \$226 , \$228 , \$230  };
  assign \$232  = { \$233 , \$235 , \$237 , \$239 , \$241 , \$243 , \$245 , \$247 , \$249 , \$251 , \$253 , \$255 , \$257 , \$259 , \$261 , \$263  };
  assign \$265  = { \$266 , \$268 , \$270 , \$272 , \$274 , \$276 , \$278 , \$280 , \$282 , \$284 , \$286 , \$288 , \$290 , \$292 , \$294 , \$296  };
  assign \$298  = { \$299 , \$301 , \$303 , \$305 , \$307 , \$309 , \$311 , \$313 , \$315 , \$317 , \$319 , \$321 , \$323 , \$325 , \$327 , \$329  };
  assign \$331  = { \$332 , \$334 , \$336 , \$338 , \$340 , \$342 , \$344 , \$346 , \$348 , \$350 , \$352 , \$354 , \$356 , \$358 , \$360 , \$362  };
  assign \$364  = { \$365 , \$367 , \$369 , \$371 , \$373 , \$375 , \$377 , \$379 , \$381 , \$383 , \$385 , \$387 , \$389 , \$391 , \$393 , \$395  };
  assign \$397  = { \$398 , \$400 , \$402 , \$404 , \$406 , \$408 , \$410 , \$412 , \$414 , \$416 , \$418 , \$420 , \$422 , \$424 , \$426 , \$428  };
  assign \$430  = { \$431 , \$433 , \$435 , \$437 , \$439 , \$441 , \$443 , \$445 , \$447 , \$449 , \$451 , \$453 , \$455 , \$457 , \$459 , \$461  };
  assign \$463  = { \$464 , \$466 , \$468 , \$470 , \$472 , \$474 , \$476 , \$478 , \$480 , \$482 , \$484 , \$486 , \$488 , \$490 , \$492 , \$494  };
  assign \$496  = { \$497 , \$499 , \$501 , \$503 , \$505 , \$507 , \$509 , \$511 , \$513 , \$515 , \$517 , \$519 , \$521 , \$523 , \$525 , \$527  };
endmodule

(* \amaranth.hierarchy  = "top.pin_sdram_0__dqm" *)
(* generator = "Amaranth" *)
module pin_sdram_0__dqm(sdram_0__dqm__io, sdram_0__dqm__o);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  output [1:0] sdram_0__dqm__io;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  input [1:0] sdram_0__dqm__o;
  OB sdram_0__dqm_0 (
    .I(sdram_0__dqm__o[0]),
    .O(sdram_0__dqm__io[0])
  );
  OB sdram_0__dqm_1 (
    .I(sdram_0__dqm__o[1]),
    .O(sdram_0__dqm__io[1])
  );
endmodule

(* \amaranth.hierarchy  = "top.pin_sdram_0__ras" *)
(* generator = "Amaranth" *)
module pin_sdram_0__ras(sdram_0__ras__io, sdram_0__ras__o);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:473" *)
  wire \$1 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  output sdram_0__ras__io;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  input sdram_0__ras__o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:472" *)
  wire sdram_0__ras__o_n;
  assign \$1  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:473" *) sdram_0__ras__o;
  OB sdram_0__ras_0 (
    .I(sdram_0__ras__o_n),
    .O(sdram_0__ras__io)
  );
  assign sdram_0__ras__o_n = \$1 ;
endmodule

(* \amaranth.hierarchy  = "top.pin_sdram_0__we" *)
(* generator = "Amaranth" *)
module pin_sdram_0__we(sdram_0__we__io, sdram_0__we__o);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:473" *)
  wire \$1 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  output sdram_0__we__io;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  input sdram_0__we__o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:472" *)
  wire sdram_0__we__o_n;
  assign \$1  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:473" *) sdram_0__we__o;
  OB sdram_0__we_0 (
    .I(sdram_0__we__o_n),
    .O(sdram_0__we__io)
  );
  assign sdram_0__we__o_n = \$1 ;
endmodule

(* \amaranth.hierarchy  = "top.pin_uart_0__dtr" *)
(* generator = "Amaranth" *)
module pin_uart_0__dtr(uart_0__dtr__io, uart_0__dtr__i);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  output uart_0__dtr__i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  input uart_0__dtr__io;
  IB uart_0__dtr_0 (
    .I(uart_0__dtr__io),
    .O(uart_0__dtr__i)
  );
endmodule

(* \amaranth.hierarchy  = "top.pin_uart_0__rts" *)
(* generator = "Amaranth" *)
module pin_uart_0__rts(uart_0__rts__io, uart_0__rts__i);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  output uart_0__rts__i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  input uart_0__rts__io;
  IB uart_0__rts_0 (
    .I(uart_0__rts__io),
    .O(uart_0__rts__i)
  );
endmodule

(* \amaranth.hierarchy  = "top.pin_uart_0__rx" *)
(* generator = "Amaranth" *)
module pin_uart_0__rx(uart_0__rx__io, uart_0__rx__i);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  output uart_0__rx__i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  input uart_0__rx__io;
  IB uart_0__rx_0 (
    .I(uart_0__rx__io),
    .O(uart_0__rx__i)
  );
endmodule

(* \amaranth.hierarchy  = "top.pin_uart_0__tx" *)
(* generator = "Amaranth" *)
module pin_uart_0__tx(uart_0__tx__io, uart_0__tx__o);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  output uart_0__tx__io;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  input uart_0__tx__o;
  OB uart_0__tx_0 (
    .I(uart_0__tx__o),
    .O(uart_0__tx__io)
  );
endmodule

(* \amaranth.hierarchy  = "top.dut.U$$1.ila.pretrigger_samples" *)
(* generator = "Amaranth" *)
module pretrigger_samples(rst, clk, synced_inputs, counter);
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:228" *)
  input clk;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/tests/ulx3s_gui_test/common/test_common/fpga_gui_interface.py:10" *)
  wire [7:0] const_0xAB;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/tests/ulx3s_gui_test/common/test_common/fpga_gui_interface.py:8" *)
  input [15:0] counter;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:228" *)
  input rst;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  reg [23:0] stage0 = 24'h000000;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  wire [23:0] \stage0$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  reg [23:0] stage1 = 24'h000000;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  wire [23:0] \stage1$next ;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:421" *)
  output [23:0] synced_inputs;
  always @(posedge clk)
    stage1 <= stage0;
  always @(posedge clk)
    stage0 <= { 8'hab, counter };
  assign const_0xAB = 8'hab;
  assign synced_inputs = stage1;
  assign \stage1$next  = stage0;
  assign \stage0$next  = { 8'hab, counter };
endmodule

(* \amaranth.hierarchy  = "top.dut.U$$0.unbuffered.produce_cdc" *)
(* generator = "Amaranth" *)
module produce_cdc(clk, produce_w_gry, produce_r_gry, rst);
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:228" *)
  input clk;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:345" *)
  output [5:0] produce_r_gry;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:344" *)
  input [5:0] produce_w_gry;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:228" *)
  input rst;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  reg [5:0] stage0 = 6'h00;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  wire [5:0] \stage0$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  reg [5:0] stage1 = 6'h00;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  wire [5:0] \stage1$next ;
  always @(posedge clk)
    stage1 <= stage0;
  always @(posedge clk)
    stage0 <= produce_w_gry;
  assign produce_r_gry = stage1;
  assign \stage1$next  = stage0;
  assign \stage0$next  = produce_w_gry;
endmodule

(* \amaranth.hierarchy  = "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_0_dst.unbuffered.produce_cdc" *)
(* generator = "Amaranth" *)
module \produce_cdc$13 (read_0_clk, produce_w_gry, produce_r_gry, read_0_rst);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:345" *)
  output [6:0] produce_r_gry;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:344" *)
  input [6:0] produce_w_gry;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:267" *)
  input read_0_clk;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:267" *)
  input read_0_rst;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  reg [6:0] stage0 = 7'h00;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  wire [6:0] \stage0$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  reg [6:0] stage1 = 7'h00;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  wire [6:0] \stage1$next ;
  always @(posedge read_0_clk)
    stage1 <= stage0;
  always @(posedge read_0_clk)
    stage0 <= produce_w_gry;
  assign produce_r_gry = stage1;
  assign \stage1$next  = stage0;
  assign \stage0$next  = produce_w_gry;
endmodule

(* \amaranth.hierarchy  = "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_1_src.unbuffered.produce_cdc" *)
(* generator = "Amaranth" *)
module \produce_cdc$23 (sdram_clk, produce_w_gry, produce_r_gry, sdram_rst);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:345" *)
  output [6:0] produce_r_gry;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:344" *)
  input [6:0] produce_w_gry;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210" *)
  input sdram_clk;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210" *)
  input sdram_rst;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  reg [6:0] stage0 = 7'h00;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  wire [6:0] \stage0$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  reg [6:0] stage1 = 7'h00;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  wire [6:0] \stage1$next ;
  always @(posedge sdram_clk)
    stage1 <= stage0;
  always @(posedge sdram_clk)
    stage0 <= produce_w_gry;
  assign produce_r_gry = stage1;
  assign \stage1$next  = stage0;
  assign \stage0$next  = produce_w_gry;
endmodule

(* \amaranth.hierarchy  = "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_0_src.unbuffered.produce_cdc" *)
(* generator = "Amaranth" *)
module \produce_cdc$3 (sdram_clk, produce_w_gry, produce_r_gry, sdram_rst);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:345" *)
  output [6:0] produce_r_gry;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:344" *)
  input [6:0] produce_w_gry;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210" *)
  input sdram_clk;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210" *)
  input sdram_rst;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  reg [6:0] stage0 = 7'h00;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  wire [6:0] \stage0$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  reg [6:0] stage1 = 7'h00;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  wire [6:0] \stage1$next ;
  always @(posedge sdram_clk)
    stage1 <= stage0;
  always @(posedge sdram_clk)
    stage0 <= produce_w_gry;
  assign produce_r_gry = stage1;
  assign \stage1$next  = stage0;
  assign \stage0$next  = produce_w_gry;
endmodule

(* \amaranth.hierarchy  = "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_1_dst.unbuffered.produce_cdc" *)
(* generator = "Amaranth" *)
module \produce_cdc$33 (read_1_clk, produce_w_gry, produce_r_gry, read_1_rst);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:345" *)
  output [6:0] produce_r_gry;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:344" *)
  input [6:0] produce_w_gry;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:267" *)
  input read_1_clk;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:267" *)
  input read_1_rst;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  reg [6:0] stage0 = 7'h00;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  wire [6:0] \stage0$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  reg [6:0] stage1 = 7'h00;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  wire [6:0] \stage1$next ;
  always @(posedge read_1_clk)
    stage1 <= stage0;
  always @(posedge read_1_clk)
    stage0 <= produce_w_gry;
  assign produce_r_gry = stage1;
  assign \stage1$next  = stage0;
  assign \stage0$next  = produce_w_gry;
endmodule

(* \amaranth.hierarchy  = "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_2_src.unbuffered.produce_cdc" *)
(* generator = "Amaranth" *)
module \produce_cdc$43 (sdram_clk, produce_w_gry, produce_r_gry, sdram_rst);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:345" *)
  output [6:0] produce_r_gry;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:344" *)
  input [6:0] produce_w_gry;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210" *)
  input sdram_clk;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210" *)
  input sdram_rst;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  reg [6:0] stage0 = 7'h00;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  wire [6:0] \stage0$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  reg [6:0] stage1 = 7'h00;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  wire [6:0] \stage1$next ;
  always @(posedge sdram_clk)
    stage1 <= stage0;
  always @(posedge sdram_clk)
    stage0 <= produce_w_gry;
  assign produce_r_gry = stage1;
  assign \stage1$next  = stage0;
  assign \stage0$next  = produce_w_gry;
endmodule

(* \amaranth.hierarchy  = "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_2_dst.unbuffered.produce_cdc" *)
(* generator = "Amaranth" *)
module \produce_cdc$53 (read_2_clk, produce_w_gry, produce_r_gry, read_2_rst);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:345" *)
  output [6:0] produce_r_gry;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:344" *)
  input [6:0] produce_w_gry;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:267" *)
  input read_2_clk;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:267" *)
  input read_2_rst;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  reg [6:0] stage0 = 7'h00;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  wire [6:0] \stage0$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  reg [6:0] stage1 = 7'h00;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  wire [6:0] \stage1$next ;
  always @(posedge read_2_clk)
    stage1 <= stage0;
  always @(posedge read_2_clk)
    stage0 <= produce_w_gry;
  assign produce_r_gry = stage1;
  assign \stage1$next  = stage0;
  assign \stage0$next  = produce_w_gry;
endmodule

(* \amaranth.hierarchy  = "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_3_src.unbuffered.produce_cdc" *)
(* generator = "Amaranth" *)
module \produce_cdc$63 (sdram_clk, produce_w_gry, produce_r_gry, sdram_rst);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:345" *)
  output [6:0] produce_r_gry;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:344" *)
  input [6:0] produce_w_gry;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210" *)
  input sdram_clk;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210" *)
  input sdram_rst;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  reg [6:0] stage0 = 7'h00;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  wire [6:0] \stage0$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  reg [6:0] stage1 = 7'h00;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  wire [6:0] \stage1$next ;
  always @(posedge sdram_clk)
    stage1 <= stage0;
  always @(posedge sdram_clk)
    stage0 <= produce_w_gry;
  assign produce_r_gry = stage1;
  assign \stage1$next  = stage0;
  assign \stage0$next  = produce_w_gry;
endmodule

(* \amaranth.hierarchy  = "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_3_dst.unbuffered.produce_cdc" *)
(* generator = "Amaranth" *)
module \produce_cdc$73 (read_3_clk, produce_w_gry, produce_r_gry, read_3_rst);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:345" *)
  output [6:0] produce_r_gry;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:344" *)
  input [6:0] produce_w_gry;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:267" *)
  input read_3_clk;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:267" *)
  input read_3_rst;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  reg [6:0] stage0 = 7'h00;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  wire [6:0] \stage0$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  reg [6:0] stage1 = 7'h00;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  wire [6:0] \stage1$next ;
  always @(posedge read_3_clk)
    stage1 <= stage0;
  always @(posedge read_3_clk)
    stage0 <= produce_w_gry;
  assign produce_r_gry = stage1;
  assign \stage1$next  = stage0;
  assign \stage0$next  = produce_w_gry;
endmodule

(* \amaranth.hierarchy  = "top.dut.U$$0.unbuffered.produce_dec" *)
(* generator = "Amaranth" *)
module produce_dec(o, i);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$1 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$3 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$5 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$7 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$9 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176" *)
  input [5:0] i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177" *)
  output [5:0] o;
  assign \$9  = o[1] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[0];
  assign \$1  = o[5] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[4];
  assign \$3  = o[4] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[3];
  assign \$5  = o[3] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[2];
  assign \$7  = o[2] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[1];
  assign o[0] = \$9 ;
  assign o[1] = \$7 ;
  assign o[2] = \$5 ;
  assign o[3] = \$3 ;
  assign o[4] = \$1 ;
  assign o[5] = i[5];
endmodule

(* \amaranth.hierarchy  = "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_0_dst.unbuffered.produce_dec" *)
(* generator = "Amaranth" *)
module \produce_dec$17 (o, i);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$1 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$11 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$3 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$5 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$7 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$9 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176" *)
  input [6:0] i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177" *)
  output [6:0] o;
  assign \$9  = o[2] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[1];
  assign \$11  = o[1] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[0];
  assign \$1  = o[6] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[5];
  assign \$3  = o[5] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[4];
  assign \$5  = o[4] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[3];
  assign \$7  = o[3] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[2];
  assign o[0] = \$11 ;
  assign o[1] = \$9 ;
  assign o[2] = \$7 ;
  assign o[3] = \$5 ;
  assign o[4] = \$3 ;
  assign o[5] = \$1 ;
  assign o[6] = i[6];
endmodule

(* \amaranth.hierarchy  = "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_1_src.unbuffered.produce_dec" *)
(* generator = "Amaranth" *)
module \produce_dec$27 (o, i);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$1 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$11 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$3 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$5 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$7 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$9 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176" *)
  input [6:0] i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177" *)
  output [6:0] o;
  assign \$9  = o[2] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[1];
  assign \$11  = o[1] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[0];
  assign \$1  = o[6] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[5];
  assign \$3  = o[5] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[4];
  assign \$5  = o[4] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[3];
  assign \$7  = o[3] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[2];
  assign o[0] = \$11 ;
  assign o[1] = \$9 ;
  assign o[2] = \$7 ;
  assign o[3] = \$5 ;
  assign o[4] = \$3 ;
  assign o[5] = \$1 ;
  assign o[6] = i[6];
endmodule

(* \amaranth.hierarchy  = "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_1_dst.unbuffered.produce_dec" *)
(* generator = "Amaranth" *)
module \produce_dec$37 (o, i);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$1 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$11 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$3 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$5 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$7 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$9 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176" *)
  input [6:0] i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177" *)
  output [6:0] o;
  assign \$9  = o[2] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[1];
  assign \$11  = o[1] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[0];
  assign \$1  = o[6] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[5];
  assign \$3  = o[5] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[4];
  assign \$5  = o[4] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[3];
  assign \$7  = o[3] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[2];
  assign o[0] = \$11 ;
  assign o[1] = \$9 ;
  assign o[2] = \$7 ;
  assign o[3] = \$5 ;
  assign o[4] = \$3 ;
  assign o[5] = \$1 ;
  assign o[6] = i[6];
endmodule

(* \amaranth.hierarchy  = "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_2_src.unbuffered.produce_dec" *)
(* generator = "Amaranth" *)
module \produce_dec$47 (o, i);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$1 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$11 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$3 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$5 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$7 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$9 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176" *)
  input [6:0] i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177" *)
  output [6:0] o;
  assign \$9  = o[2] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[1];
  assign \$11  = o[1] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[0];
  assign \$1  = o[6] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[5];
  assign \$3  = o[5] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[4];
  assign \$5  = o[4] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[3];
  assign \$7  = o[3] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[2];
  assign o[0] = \$11 ;
  assign o[1] = \$9 ;
  assign o[2] = \$7 ;
  assign o[3] = \$5 ;
  assign o[4] = \$3 ;
  assign o[5] = \$1 ;
  assign o[6] = i[6];
endmodule

(* \amaranth.hierarchy  = "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_2_dst.unbuffered.produce_dec" *)
(* generator = "Amaranth" *)
module \produce_dec$57 (o, i);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$1 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$11 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$3 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$5 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$7 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$9 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176" *)
  input [6:0] i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177" *)
  output [6:0] o;
  assign \$9  = o[2] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[1];
  assign \$11  = o[1] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[0];
  assign \$1  = o[6] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[5];
  assign \$3  = o[5] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[4];
  assign \$5  = o[4] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[3];
  assign \$7  = o[3] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[2];
  assign o[0] = \$11 ;
  assign o[1] = \$9 ;
  assign o[2] = \$7 ;
  assign o[3] = \$5 ;
  assign o[4] = \$3 ;
  assign o[5] = \$1 ;
  assign o[6] = i[6];
endmodule

(* \amaranth.hierarchy  = "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_3_src.unbuffered.produce_dec" *)
(* generator = "Amaranth" *)
module \produce_dec$67 (o, i);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$1 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$11 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$3 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$5 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$7 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$9 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176" *)
  input [6:0] i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177" *)
  output [6:0] o;
  assign \$9  = o[2] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[1];
  assign \$11  = o[1] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[0];
  assign \$1  = o[6] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[5];
  assign \$3  = o[5] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[4];
  assign \$5  = o[4] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[3];
  assign \$7  = o[3] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[2];
  assign o[0] = \$11 ;
  assign o[1] = \$9 ;
  assign o[2] = \$7 ;
  assign o[3] = \$5 ;
  assign o[4] = \$3 ;
  assign o[5] = \$1 ;
  assign o[6] = i[6];
endmodule

(* \amaranth.hierarchy  = "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_0_src.unbuffered.produce_dec" *)
(* generator = "Amaranth" *)
module \produce_dec$7 (o, i);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$1 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$11 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$3 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$5 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$7 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$9 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176" *)
  input [6:0] i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177" *)
  output [6:0] o;
  assign \$9  = o[2] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[1];
  assign \$11  = o[1] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[0];
  assign \$1  = o[6] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[5];
  assign \$3  = o[5] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[4];
  assign \$5  = o[4] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[3];
  assign \$7  = o[3] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[2];
  assign o[0] = \$11 ;
  assign o[1] = \$9 ;
  assign o[2] = \$7 ;
  assign o[3] = \$5 ;
  assign o[4] = \$3 ;
  assign o[5] = \$1 ;
  assign o[6] = i[6];
endmodule

(* \amaranth.hierarchy  = "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_3_dst.unbuffered.produce_dec" *)
(* generator = "Amaranth" *)
module \produce_dec$77 (o, i);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$1 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$11 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$3 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$5 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$7 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$9 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176" *)
  input [6:0] i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177" *)
  output [6:0] o;
  assign \$9  = o[2] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[1];
  assign \$11  = o[1] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[0];
  assign \$1  = o[6] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[5];
  assign \$3  = o[5] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[4];
  assign \$5  = o[4] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[3];
  assign \$7  = o[3] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[2];
  assign o[0] = \$11 ;
  assign o[1] = \$9 ;
  assign o[2] = \$7 ;
  assign o[3] = \$5 ;
  assign o[4] = \$3 ;
  assign o[5] = \$1 ;
  assign o[6] = i[6];
endmodule

(* \amaranth.hierarchy  = "top.dut.U$$0.unbuffered.produce_enc" *)
(* generator = "Amaranth" *)
module produce_enc(o, i);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:154" *)
  wire [5:0] \$1 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:149" *)
  input [5:0] i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:150" *)
  output [5:0] o;
  assign \$1  = i ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:154" *) i[5:1];
  assign o = \$1 ;
endmodule

(* \amaranth.hierarchy  = "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_0_dst.unbuffered.produce_enc" *)
(* generator = "Amaranth" *)
module \produce_enc$12 (o, i);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:154" *)
  wire [6:0] \$1 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:149" *)
  input [6:0] i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:150" *)
  output [6:0] o;
  assign \$1  = i ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:154" *) i[6:1];
  assign o = \$1 ;
endmodule

(* \amaranth.hierarchy  = "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_0_src.unbuffered.produce_enc" *)
(* generator = "Amaranth" *)
module \produce_enc$2 (o, i);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:154" *)
  wire [6:0] \$1 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:149" *)
  input [6:0] i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:150" *)
  output [6:0] o;
  assign \$1  = i ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:154" *) i[6:1];
  assign o = \$1 ;
endmodule

(* \amaranth.hierarchy  = "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_1_src.unbuffered.produce_enc" *)
(* generator = "Amaranth" *)
module \produce_enc$22 (o, i);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:154" *)
  wire [6:0] \$1 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:149" *)
  input [6:0] i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:150" *)
  output [6:0] o;
  assign \$1  = i ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:154" *) i[6:1];
  assign o = \$1 ;
endmodule

(* \amaranth.hierarchy  = "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_1_dst.unbuffered.produce_enc" *)
(* generator = "Amaranth" *)
module \produce_enc$32 (o, i);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:154" *)
  wire [6:0] \$1 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:149" *)
  input [6:0] i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:150" *)
  output [6:0] o;
  assign \$1  = i ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:154" *) i[6:1];
  assign o = \$1 ;
endmodule

(* \amaranth.hierarchy  = "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_2_src.unbuffered.produce_enc" *)
(* generator = "Amaranth" *)
module \produce_enc$42 (o, i);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:154" *)
  wire [6:0] \$1 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:149" *)
  input [6:0] i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:150" *)
  output [6:0] o;
  assign \$1  = i ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:154" *) i[6:1];
  assign o = \$1 ;
endmodule

(* \amaranth.hierarchy  = "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_2_dst.unbuffered.produce_enc" *)
(* generator = "Amaranth" *)
module \produce_enc$52 (o, i);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:154" *)
  wire [6:0] \$1 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:149" *)
  input [6:0] i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:150" *)
  output [6:0] o;
  assign \$1  = i ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:154" *) i[6:1];
  assign o = \$1 ;
endmodule

(* \amaranth.hierarchy  = "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_3_src.unbuffered.produce_enc" *)
(* generator = "Amaranth" *)
module \produce_enc$62 (o, i);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:154" *)
  wire [6:0] \$1 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:149" *)
  input [6:0] i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:150" *)
  output [6:0] o;
  assign \$1  = i ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:154" *) i[6:1];
  assign o = \$1 ;
endmodule

(* \amaranth.hierarchy  = "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_3_dst.unbuffered.produce_enc" *)
(* generator = "Amaranth" *)
module \produce_enc$72 (o, i);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:154" *)
  wire [6:0] \$1 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:149" *)
  input [6:0] i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:150" *)
  output [6:0] o;
  assign \$1  = i ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:154" *) i[6:1];
  assign o = \$1 ;
endmodule

(* \amaranth.hierarchy  = "top.dut.U$$1.ila.fifo.sdram_controller.read_write_controller" *)
(* generator = "Amaranth" *)
module read_write_controller(sdram_clk, ios__o_a, ios__o_ba, ios__o_clk_en, ios__o_dqm, ios__o_dq, ios__i_dq, ios__o_cmd, readback_sdram_pipeline_active, readback_sdram_addr, readback_sdram_data, task_request, in_progress, burst_index, sdram_addr, sdram_data, sdram_rst);
  reg \$auto$verilog_backend.cc:2083:dump_module$324  = 0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:91" *)
  wire \$1 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *)
  wire \$100 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *)
  wire \$102 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *)
  wire \$104 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *)
  wire \$106 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *)
  wire \$108 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:99" *)
  wire \$11 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *)
  wire \$110 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *)
  wire \$112 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *)
  wire \$114 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *)
  wire \$116 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *)
  wire \$118 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *)
  wire \$120 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *)
  wire \$122 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *)
  wire \$124 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *)
  wire \$126 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *)
  wire \$128 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:101" *)
  wire [25:0] \$13 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *)
  wire \$130 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *)
  wire \$132 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *)
  wire \$134 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *)
  wire \$136 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *)
  wire \$138 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:101" *)
  wire [25:0] \$14 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *)
  wire \$140 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *)
  wire \$142 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *)
  wire \$144 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *)
  wire \$146 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *)
  wire \$148 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *)
  wire \$150 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *)
  wire \$152 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *)
  wire \$154 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *)
  wire \$156 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:223" *)
  wire [11:0] \$158 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:103" *)
  wire \$16 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *)
  wire \$160 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *)
  wire \$162 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *)
  wire \$164 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *)
  wire \$166 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *)
  wire \$168 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:223" *)
  wire [11:0] \$170 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *)
  wire \$172 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *)
  wire \$174 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *)
  wire \$176 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *)
  wire \$178 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:105" *)
  wire [25:0] \$18 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *)
  wire \$180 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:223" *)
  wire [11:0] \$182 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *)
  wire \$184 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *)
  wire \$186 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *)
  wire \$188 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:105" *)
  wire [25:0] \$19 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *)
  wire \$190 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *)
  wire \$192 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:223" *)
  wire [11:0] \$194 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *)
  wire \$196 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *)
  wire \$198 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *)
  wire \$200 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *)
  wire \$202 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *)
  wire \$204 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:305" *)
  wire \$206 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:308" *)
  wire \$208 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:110" *)
  wire \$21 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *)
  wire \$211 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *)
  wire \$213 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *)
  wire \$215 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *)
  wire \$217 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *)
  wire \$219 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *)
  wire \$221 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *)
  wire \$223 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *)
  wire \$225 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *)
  wire \$227 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *)
  wire \$229 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:111" *)
  wire \$23 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:305" *)
  wire \$231 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:308" *)
  wire \$233 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *)
  wire \$237 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *)
  wire \$239 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *)
  wire \$241 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *)
  wire \$243 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *)
  wire \$245 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *)
  wire \$247 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *)
  wire \$249 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:112" *)
  wire \$25 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *)
  wire \$251 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *)
  wire \$253 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *)
  wire \$255 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:305" *)
  wire \$257 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:308" *)
  wire \$259 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *)
  wire \$263 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *)
  wire \$265 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *)
  wire \$267 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *)
  wire \$269 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:113" *)
  wire \$27 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *)
  wire \$271 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *)
  wire \$273 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *)
  wire \$275 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *)
  wire \$277 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *)
  wire \$279 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *)
  wire \$281 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:305" *)
  wire \$283 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:308" *)
  wire \$285 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:117" *)
  wire \$29 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:93" *)
  wire [25:0] \$3 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:117" *)
  wire \$31 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:117" *)
  wire \$33 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:118" *)
  wire \$35 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:118" *)
  wire \$37 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:118" *)
  wire \$39 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:93" *)
  wire [25:0] \$4 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:119" *)
  wire \$41 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:119" *)
  wire \$43 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:119" *)
  wire \$45 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:120" *)
  wire \$47 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:120" *)
  wire \$49 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:120" *)
  wire \$51 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:269" *)
  wire \$56 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *)
  wire \$58 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:95" *)
  wire \$6 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *)
  wire \$60 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *)
  wire \$62 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *)
  wire \$64 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *)
  wire \$66 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *)
  wire \$68 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *)
  wire \$70 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *)
  wire \$72 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *)
  wire \$74 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *)
  wire \$76 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *)
  wire \$78 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:97" *)
  wire [25:0] \$8 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *)
  wire \$80 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *)
  wire \$82 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *)
  wire \$84 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *)
  wire \$86 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *)
  wire \$88 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:97" *)
  wire [25:0] \$9 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *)
  wire \$90 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *)
  wire \$92 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *)
  wire \$94 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *)
  wire \$96 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *)
  wire \$98 ;
  (* \amaranth.sample_reg  = 32'd1 *)
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572" *)
  reg [1:0] \$sample$s$o_bank$sdram$1  = 2'h0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572" *)
  wire [1:0] \$sample$s$o_bank$sdram$1$next ;
  (* \amaranth.sample_reg  = 32'd1 *)
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572" *)
  reg [1:0] \$sample$s$o_bank$sdram$2  = 2'h0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572" *)
  wire [1:0] \$sample$s$o_bank$sdram$2$next ;
  (* \amaranth.sample_reg  = 32'd1 *)
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:355" *)
  reg [1:0] \$sample$s$o_bank$sdram$3  = 2'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:355" *)
  wire [1:0] \$sample$s$o_bank$sdram$3$next ;
  (* \amaranth.sample_reg  = 32'd1 *)
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572" *)
  reg [8:0] \$sample$s$o_col$sdram$1  = 9'h000;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572" *)
  wire [8:0] \$sample$s$o_col$sdram$1$next ;
  (* \amaranth.sample_reg  = 32'd1 *)
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572" *)
  reg [8:0] \$sample$s$o_col$sdram$2  = 9'h000;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572" *)
  wire [8:0] \$sample$s$o_col$sdram$2$next ;
  (* \amaranth.sample_reg  = 32'd1 *)
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:356" *)
  reg [8:0] \$sample$s$o_col$sdram$3  = 9'h000;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:356" *)
  wire [8:0] \$sample$s$o_col$sdram$3$next ;
  (* \amaranth.sample_reg  = 32'd1 *)
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572" *)
  reg [21:0] \$sample$s$sdram_addr$sdram$1  = 22'h000000;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572" *)
  wire [21:0] \$sample$s$sdram_addr$sdram$1$next ;
  (* \amaranth.sample_reg  = 32'd1 *)
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572" *)
  reg [21:0] \$sample$s$sdram_addr$sdram$2  = 22'h000000;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572" *)
  wire [21:0] \$sample$s$sdram_addr$sdram$2$next ;
  (* \amaranth.sample_reg  = 32'd1 *)
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572" *)
  reg [21:0] \$sample$s$sdram_addr$sdram$3  = 22'h000000;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572" *)
  wire [21:0] \$sample$s$sdram_addr$sdram$3$next ;
  (* \amaranth.sample_reg  = 32'd1 *)
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572" *)
  reg [21:0] \$sample$s$sdram_addr$sdram$4  = 22'h000000;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572" *)
  wire [21:0] \$sample$s$sdram_addr$sdram$4$next ;
  (* \amaranth.sample_reg  = 32'd1 *)
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572" *)
  reg [21:0] \$sample$s$sdram_addr$sdram$5  = 22'h000000;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572" *)
  wire [21:0] \$sample$s$sdram_addr$sdram$5$next ;
  (* \amaranth.sample_reg  = 32'd1 *)
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:370" *)
  reg [21:0] \$sample$s$sdram_addr$sdram$6  = 22'h000000;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:370" *)
  wire [21:0] \$sample$s$sdram_addr$sdram$6$next ;
  (* \amaranth.sample_reg  = 32'd1 *)
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572" *)
  reg [1:0] \$sample$s$task_request$sdram$1  = 2'h0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572" *)
  wire [1:0] \$sample$s$task_request$sdram$1$next ;
  (* \amaranth.sample_reg  = 32'd1 *)
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:308" *)
  reg [1:0] \$sample$s$task_request$sdram$2  = 2'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:308" *)
  wire [1:0] \$sample$s$task_request$sdram$2$next ;
  (* \amaranth.sample_reg  = 32'd1 *)
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572" *)
  reg [15:0] \$sample$s$w_data$sdram$1  = 16'h0000;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572" *)
  wire [15:0] \$sample$s$w_data$sdram$1$next ;
  (* \amaranth.sample_reg  = 32'd1 *)
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572" *)
  reg [15:0] \$sample$s$w_data$sdram$2  = 16'h0000;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572" *)
  wire [15:0] \$sample$s$w_data$sdram$2$next ;
  (* \amaranth.sample_reg  = 32'd1 *)
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:334" *)
  reg [15:0] \$sample$s$w_data$sdram$3  = 16'h0000;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:334" *)
  wire [15:0] \$sample$s$w_data$sdram$3$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:259" *)
  reg IN_PROGRESS;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:259" *)
  reg \IN_PROGRESS$53 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:259" *)
  reg \IN_PROGRESS$54 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:259" *)
  reg \IN_PROGRESS$55 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:259" *)
  reg [15:0] R_DATA;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:259" *)
  reg [15:0] \R_DATA$235 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:259" *)
  reg [15:0] \R_DATA$261 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:259" *)
  reg [15:0] \R_DATA$287 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:259" *)
  reg [15:0] W_DATA;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:259" *)
  reg [15:0] \W_DATA$210 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:259" *)
  reg [15:0] \W_DATA$236 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:259" *)
  reg [15:0] \W_DATA$262 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:231" *)
  wire [21:0] addr_temp;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:40" *)
  input [2:0] burst_index;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:144" *)
  output in_progress;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:149" *)
  input [15:0] ios__i_dq;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:149" *)
  output [12:0] ios__o_a;
  reg [12:0] ios__o_a;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:149" *)
  output [1:0] ios__o_ba;
  reg [1:0] ios__o_ba;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:149" *)
  output ios__o_clk_en;
  (* enum_base_type = "cmd_to_dram_ic" *)
  (* enum_value_0000 = "CMDO_DESL" *)
  (* enum_value_0001 = "CMDO_NOP" *)
  (* enum_value_0010 = "CMDO_BST" *)
  (* enum_value_0011 = "CMDO_READ" *)
  (* enum_value_0100 = "CMDO_READ_AP" *)
  (* enum_value_0101 = "CMDO_WRITE" *)
  (* enum_value_0110 = "CMDO_WRITE_AP" *)
  (* enum_value_0111 = "CMDO_ACT" *)
  (* enum_value_1000 = "CMDO_PRE" *)
  (* enum_value_1001 = "CMDO_PALL" *)
  (* enum_value_1010 = "CMDO_REF" *)
  (* enum_value_1011 = "CMDO_SELF" *)
  (* enum_value_1100 = "CMDO_MRS" *)
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:149" *)
  output [3:0] ios__o_cmd;
  reg [3:0] ios__o_cmd;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:149" *)
  output [15:0] ios__o_dq;
  reg [15:0] ios__o_dq;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:149" *)
  output ios__o_dqm;
  reg ios__o_dqm;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:224" *)
  wire [1:0] o_bank;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:225" *)
  wire [8:0] o_col;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:223" *)
  wire [10:0] o_row;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:60" *)
  output [21:0] readback_sdram_addr;
  reg [21:0] readback_sdram_addr;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:61" *)
  output [15:0] readback_sdram_data;
  reg [15:0] readback_sdram_data;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:59" *)
  output readback_sdram_pipeline_active;
  reg readback_sdram_pipeline_active;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:280" *)
  reg [4:0] rw_bank_0_fsm_state = 5'h00;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:280" *)
  reg [4:0] \rw_bank_0_fsm_state$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:280" *)
  reg [4:0] rw_bank_1_fsm_state = 5'h00;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:280" *)
  reg [4:0] \rw_bank_1_fsm_state$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:280" *)
  reg [4:0] rw_bank_2_fsm_state = 5'h00;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:280" *)
  reg [4:0] \rw_bank_2_fsm_state$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:280" *)
  reg [4:0] rw_bank_3_fsm_state = 5'h00;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:280" *)
  reg [4:0] \rw_bank_3_fsm_state$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:56" *)
  input [21:0] sdram_addr;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210" *)
  input sdram_clk;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:57" *)
  input [15:0] sdram_data;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210" *)
  input sdram_rst;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:73" *)
  reg [24:0] shared_timer = 25'h0000000;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:73" *)
  reg [24:0] \shared_timer$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:74" *)
  reg [24:0] shared_timer_1 = 25'h0000000;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:74" *)
  reg [24:0] \shared_timer_1$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:75" *)
  reg [24:0] shared_timer_2 = 25'h0000000;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:75" *)
  reg [24:0] \shared_timer_2$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:76" *)
  reg [24:0] shared_timer_3 = 25'h0000000;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:76" *)
  reg [24:0] \shared_timer_3$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:77" *)
  wire shared_timer_done;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:78" *)
  wire shared_timer_done_1;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:79" *)
  wire shared_timer_done_2;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:80" *)
  wire shared_timer_done_3;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:81" *)
  wire shared_timer_inactive;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:82" *)
  wire shared_timer_inactive_1;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:83" *)
  wire shared_timer_inactive_2;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:84" *)
  wire shared_timer_inactive_3;
  (* enum_base_type = "rw_cmds" *)
  (* enum_value_00 = "RW_IDLE" *)
  (* enum_value_01 = "RW_READ_16W" *)
  (* enum_value_10 = "RW_WRITE_16W" *)
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:140" *)
  input [1:0] task_request;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:226" *)
  wire [15:0] w_data;
  assign \$9  = shared_timer_1 - (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:97" *) 1'h1;
  assign \$100  = ! (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *) burst_index;
  assign \$102  = \$98  & (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *) \$100 ;
  assign \$104  = | (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *) task_request;
  assign \$106  = \$102  & (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *) \$104 ;
  assign \$108  = ! (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *) o_bank;
  assign \$110  = ! (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *) burst_index;
  assign \$112  = \$108  & (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *) \$110 ;
  assign \$114  = | (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *) task_request;
  assign \$116  = \$112  & (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *) \$114 ;
  assign \$118  = o_bank == (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *) 1'h1;
  assign \$11  = shared_timer_2 > (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:99" *) 1'h0;
  assign \$120  = ! (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *) burst_index;
  assign \$122  = \$118  & (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *) \$120 ;
  assign \$124  = | (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *) task_request;
  assign \$126  = \$122  & (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *) \$124 ;
  assign \$128  = o_bank == (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *) 2'h2;
  assign \$130  = ! (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *) burst_index;
  assign \$132  = \$128  & (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *) \$130 ;
  assign \$134  = | (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *) task_request;
  assign \$136  = \$132  & (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *) \$134 ;
  assign \$138  = o_bank == (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *) 2'h3;
  assign \$140  = ! (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *) burst_index;
  assign \$142  = \$138  & (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *) \$140 ;
  assign \$144  = | (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *) task_request;
  assign \$146  = \$142  & (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *) \$144 ;
  assign \$148  = ! (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *) o_bank;
  assign \$14  = shared_timer_2 - (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:101" *) 1'h1;
  assign \$150  = ! (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *) burst_index;
  assign \$152  = \$148  & (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *) \$150 ;
  assign \$154  = | (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *) task_request;
  assign \$156  = \$152  & (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *) \$154 ;
  assign \$158  = + (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:223" *) o_row;
  assign \$160  = o_bank == (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *) 1'h1;
  assign \$162  = ! (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *) burst_index;
  assign \$164  = \$160  & (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *) \$162 ;
  assign \$166  = | (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *) task_request;
  assign \$168  = \$164  & (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *) \$166 ;
  assign \$16  = shared_timer_3 > (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:103" *) 1'h0;
  assign \$170  = + (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:223" *) o_row;
  assign \$172  = o_bank == (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *) 2'h2;
  assign \$174  = ! (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *) burst_index;
  assign \$176  = \$172  & (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *) \$174 ;
  assign \$178  = | (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *) task_request;
  assign \$180  = \$176  & (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *) \$178 ;
  assign \$182  = + (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:223" *) o_row;
  assign \$184  = o_bank == (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *) 2'h3;
  assign \$186  = ! (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *) burst_index;
  assign \$188  = \$184  & (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *) \$186 ;
  assign \$190  = | (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *) task_request;
  assign \$192  = \$188  & (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *) \$190 ;
  assign \$194  = + (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:223" *) o_row;
  assign \$196  = ! (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *) o_bank;
  assign \$198  = ! (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *) burst_index;
  assign \$1  = shared_timer > (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:91" *) 1'h0;
  assign \$19  = shared_timer_3 - (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:105" *) 1'h1;
  assign \$200  = \$196  & (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *) \$198 ;
  assign \$202  = | (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *) task_request;
  assign \$204  = \$200  & (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *) \$202 ;
  assign \$206  = \$sample$s$task_request$sdram$2  == (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:305" *) 2'h2;
  assign \$208  = \$sample$s$task_request$sdram$2  == (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:308" *) 2'h1;
  assign \$211  = o_bank == (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *) 1'h1;
  assign \$213  = ! (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *) burst_index;
  assign \$215  = \$211  & (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *) \$213 ;
  assign \$217  = | (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *) task_request;
  assign \$21  = shared_timer == (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:110" *) 1'h1;
  assign \$219  = \$215  & (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *) \$217 ;
  assign \$221  = o_bank == (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *) 1'h1;
  assign \$223  = ! (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *) burst_index;
  assign \$225  = \$221  & (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *) \$223 ;
  assign \$227  = | (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *) task_request;
  assign \$229  = \$225  & (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *) \$227 ;
  assign \$231  = \$sample$s$task_request$sdram$2  == (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:305" *) 2'h2;
  assign \$233  = \$sample$s$task_request$sdram$2  == (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:308" *) 2'h1;
  assign \$237  = o_bank == (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *) 2'h2;
  assign \$23  = shared_timer_1 == (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:111" *) 1'h1;
  assign \$239  = ! (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *) burst_index;
  assign \$241  = \$237  & (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *) \$239 ;
  assign \$243  = | (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *) task_request;
  assign \$245  = \$241  & (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *) \$243 ;
  assign \$247  = o_bank == (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *) 2'h2;
  assign \$249  = ! (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *) burst_index;
  assign \$251  = \$247  & (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *) \$249 ;
  assign \$253  = | (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *) task_request;
  assign \$255  = \$251  & (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *) \$253 ;
  assign \$257  = \$sample$s$task_request$sdram$2  == (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:305" *) 2'h2;
  assign \$25  = shared_timer_2 == (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:112" *) 1'h1;
  assign \$259  = \$sample$s$task_request$sdram$2  == (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:308" *) 2'h1;
  assign \$263  = o_bank == (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *) 2'h3;
  assign \$265  = ! (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *) burst_index;
  assign \$267  = \$263  & (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *) \$265 ;
  assign \$269  = | (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *) task_request;
  assign \$271  = \$267  & (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *) \$269 ;
  assign \$273  = o_bank == (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *) 2'h3;
  assign \$275  = ! (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *) burst_index;
  assign \$277  = \$273  & (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *) \$275 ;
  assign \$27  = shared_timer_3 == (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:113" *) 1'h1;
  assign \$279  = | (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *) task_request;
  assign \$281  = \$277  & (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *) \$279 ;
  assign \$283  = \$sample$s$task_request$sdram$2  == (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:305" *) 2'h2;
  assign \$285  = \$sample$s$task_request$sdram$2  == (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:308" *) 2'h1;
  assign \$29  = ! (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:117" *) shared_timer;
  assign \$31  = ~ (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:117" *) shared_timer_done;
  assign \$33  = \$29  & (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:117" *) \$31 ;
  assign \$35  = ! (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:118" *) shared_timer_1;
  assign \$37  = ~ (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:118" *) shared_timer_done_1;
  assign \$39  = \$35  & (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:118" *) \$37 ;
  assign \$41  = ! (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:119" *) shared_timer_2;
  assign \$43  = ~ (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:119" *) shared_timer_done_2;
  assign \$45  = \$41  & (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:119" *) \$43 ;
  assign \$47  = ! (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:120" *) shared_timer_3;
  assign \$4  = shared_timer - (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:93" *) 1'h1;
  assign \$49  = ~ (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:120" *) shared_timer_done_3;
  assign \$51  = \$47  & (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:120" *) \$49 ;
  assign \$56  = | (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:269" *) { \IN_PROGRESS$55 , \IN_PROGRESS$54 , \IN_PROGRESS$53 , IN_PROGRESS };
  assign \$58  = ! (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *) o_bank;
  assign \$60  = ! (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *) burst_index;
  assign \$62  = \$58  & (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *) \$60 ;
  assign \$64  = | (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *) task_request;
  assign \$66  = \$62  & (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *) \$64 ;
  assign \$68  = ! (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *) o_bank;
  assign \$6  = shared_timer_1 > (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:95" *) 1'h0;
  assign \$70  = ! (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *) burst_index;
  assign \$72  = \$68  & (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *) \$70 ;
  assign \$74  = | (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *) task_request;
  assign \$76  = \$72  & (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *) \$74 ;
  assign \$78  = o_bank == (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *) 1'h1;
  assign \$80  = ! (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *) burst_index;
  assign \$82  = \$78  & (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *) \$80 ;
  assign \$84  = | (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *) task_request;
  assign \$86  = \$82  & (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *) \$84 ;
  assign \$88  = o_bank == (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *) 2'h2;
  assign \$90  = ! (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *) burst_index;
  assign \$92  = \$88  & (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *) \$90 ;
  assign \$94  = | (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *) task_request;
  assign \$96  = \$92  & (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *) \$94 ;
  assign \$98  = o_bank == (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *) 2'h3;
  always @(posedge sdram_clk)
    \$sample$s$sdram_addr$sdram$6  <= \$sample$s$sdram_addr$sdram$5 ;
  always @(posedge sdram_clk)
    \$sample$s$sdram_addr$sdram$5  <= \$sample$s$sdram_addr$sdram$4 ;
  always @(posedge sdram_clk)
    \$sample$s$sdram_addr$sdram$4  <= \$sample$s$sdram_addr$sdram$3 ;
  always @(posedge sdram_clk)
    \$sample$s$sdram_addr$sdram$3  <= \$sample$s$sdram_addr$sdram$2 ;
  always @(posedge sdram_clk)
    \$sample$s$sdram_addr$sdram$2  <= \$sample$s$sdram_addr$sdram$1 ;
  always @(posedge sdram_clk)
    \$sample$s$sdram_addr$sdram$1  <= sdram_addr;
  always @(posedge sdram_clk)
    \$sample$s$w_data$sdram$3  <= \$sample$s$w_data$sdram$2 ;
  always @(posedge sdram_clk)
    \$sample$s$w_data$sdram$2  <= \$sample$s$w_data$sdram$1 ;
  always @(posedge sdram_clk)
    \$sample$s$w_data$sdram$1  <= sdram_data;
  always @(posedge sdram_clk)
    \$sample$s$o_col$sdram$3  <= \$sample$s$o_col$sdram$2 ;
  always @(posedge sdram_clk)
    \$sample$s$o_col$sdram$2  <= \$sample$s$o_col$sdram$1 ;
  always @(posedge sdram_clk)
    \$sample$s$o_col$sdram$1  <= { sdram_addr[10:5], sdram_addr[2:0] };
  always @(posedge sdram_clk)
    \$sample$s$o_bank$sdram$3  <= \$sample$s$o_bank$sdram$2 ;
  always @(posedge sdram_clk)
    \$sample$s$o_bank$sdram$2  <= \$sample$s$o_bank$sdram$1 ;
  always @(posedge sdram_clk)
    \$sample$s$o_bank$sdram$1  <= sdram_addr[4:3];
  always @(posedge sdram_clk)
    \$sample$s$task_request$sdram$2  <= \$sample$s$task_request$sdram$1 ;
  always @(posedge sdram_clk)
    \$sample$s$task_request$sdram$1  <= task_request;
  always @(posedge sdram_clk)
    rw_bank_3_fsm_state <= \rw_bank_3_fsm_state$next ;
  always @(posedge sdram_clk)
    rw_bank_2_fsm_state <= \rw_bank_2_fsm_state$next ;
  always @(posedge sdram_clk)
    rw_bank_1_fsm_state <= \rw_bank_1_fsm_state$next ;
  always @(posedge sdram_clk)
    rw_bank_0_fsm_state <= \rw_bank_0_fsm_state$next ;
  always @(posedge sdram_clk)
    shared_timer_3 <= \shared_timer_3$next ;
  always @(posedge sdram_clk)
    shared_timer_2 <= \shared_timer_2$next ;
  always @(posedge sdram_clk)
    shared_timer_1 <= \shared_timer_1$next ;
  always @(posedge sdram_clk)
    shared_timer <= \shared_timer$next ;
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$324 ) begin end
    \shared_timer$next  = shared_timer;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:91" *)
    casez (\$1 )
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:91" */
      1'h1:
          \shared_timer$next  = \$4 [24:0];
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \shared_timer$next  = 25'h0000000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$324 ) begin end
    \shared_timer_1$next  = shared_timer_1;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:95" *)
    casez (\$6 )
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:95" */
      1'h1:
          \shared_timer_1$next  = \$9 [24:0];
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \shared_timer_1$next  = 25'h0000000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$324 ) begin end
    ios__o_dqm = 1'h1;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:280" *)
    casez (rw_bank_0_fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:290" */
      5'h00:
          /* empty */;
      /* \amaranth.decoding  = "WAS_ACTIVE_NOP1/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:301" */
      5'h01:
          /* empty */;
      /* \amaranth.decoding  = "NOP3/2" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:304" */
      5'h02:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_0/3" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:316" */
      5'h03:
          ios__o_dqm = 1'h0;
      /* \amaranth.decoding  = "WRITE_1/6" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h06:
          ios__o_dqm = 1'h0;
      /* \amaranth.decoding  = "WRITE_2/7" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h07:
          ios__o_dqm = 1'h0;
      /* \amaranth.decoding  = "WRITE_3/8" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h08:
          ios__o_dqm = 1'h0;
      /* \amaranth.decoding  = "WRITE_4/9" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h09:
          ios__o_dqm = 1'h0;
      /* \amaranth.decoding  = "WRITE_5/10" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h0a:
          ios__o_dqm = 1'h0;
      /* \amaranth.decoding  = "WRITE_6/11" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h0b:
          ios__o_dqm = 1'h0;
      /* \amaranth.decoding  = "WRITE_7/12" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h0c:
          ios__o_dqm = 1'h0;
      /* \amaranth.decoding  = "READ_-3/4" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:348" */
      5'h04:
          ios__o_dqm = 1'h0;
      /* \amaranth.decoding  = "READ_-2/13" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h0d:
          ios__o_dqm = 1'h0;
      /* \amaranth.decoding  = "READ_-1/14" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h0e:
          ios__o_dqm = 1'h0;
      /* \amaranth.decoding  = "READ_0/15" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h0f:
          ios__o_dqm = 1'h0;
      /* \amaranth.decoding  = "READ_1/16" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h10:
          ios__o_dqm = 1'h0;
      /* \amaranth.decoding  = "READ_2/17" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h11:
          ios__o_dqm = 1'h0;
      /* \amaranth.decoding  = "READ_3/18" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h12:
          ios__o_dqm = 1'h0;
      /* \amaranth.decoding  = "READ_4/19" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h13:
          ios__o_dqm = 1'h0;
    endcase
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:280" *)
    casez (rw_bank_1_fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:290" */
      5'h00:
          /* empty */;
      /* \amaranth.decoding  = "WAS_ACTIVE_NOP1/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:301" */
      5'h01:
          /* empty */;
      /* \amaranth.decoding  = "NOP3/2" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:304" */
      5'h02:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_0/3" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:316" */
      5'h03:
          ios__o_dqm = 1'h0;
      /* \amaranth.decoding  = "WRITE_1/6" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h06:
          ios__o_dqm = 1'h0;
      /* \amaranth.decoding  = "WRITE_2/7" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h07:
          ios__o_dqm = 1'h0;
      /* \amaranth.decoding  = "WRITE_3/8" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h08:
          ios__o_dqm = 1'h0;
      /* \amaranth.decoding  = "WRITE_4/9" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h09:
          ios__o_dqm = 1'h0;
      /* \amaranth.decoding  = "WRITE_5/10" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h0a:
          ios__o_dqm = 1'h0;
      /* \amaranth.decoding  = "WRITE_6/11" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h0b:
          ios__o_dqm = 1'h0;
      /* \amaranth.decoding  = "WRITE_7/12" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h0c:
          ios__o_dqm = 1'h0;
      /* \amaranth.decoding  = "READ_-3/4" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:348" */
      5'h04:
          ios__o_dqm = 1'h0;
      /* \amaranth.decoding  = "READ_-2/13" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h0d:
          ios__o_dqm = 1'h0;
      /* \amaranth.decoding  = "READ_-1/14" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h0e:
          ios__o_dqm = 1'h0;
      /* \amaranth.decoding  = "READ_0/15" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h0f:
          ios__o_dqm = 1'h0;
      /* \amaranth.decoding  = "READ_1/16" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h10:
          ios__o_dqm = 1'h0;
      /* \amaranth.decoding  = "READ_2/17" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h11:
          ios__o_dqm = 1'h0;
      /* \amaranth.decoding  = "READ_3/18" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h12:
          ios__o_dqm = 1'h0;
      /* \amaranth.decoding  = "READ_4/19" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h13:
          ios__o_dqm = 1'h0;
    endcase
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:280" *)
    casez (rw_bank_2_fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:290" */
      5'h00:
          /* empty */;
      /* \amaranth.decoding  = "WAS_ACTIVE_NOP1/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:301" */
      5'h01:
          /* empty */;
      /* \amaranth.decoding  = "NOP3/2" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:304" */
      5'h02:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_0/3" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:316" */
      5'h03:
          ios__o_dqm = 1'h0;
      /* \amaranth.decoding  = "WRITE_1/6" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h06:
          ios__o_dqm = 1'h0;
      /* \amaranth.decoding  = "WRITE_2/7" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h07:
          ios__o_dqm = 1'h0;
      /* \amaranth.decoding  = "WRITE_3/8" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h08:
          ios__o_dqm = 1'h0;
      /* \amaranth.decoding  = "WRITE_4/9" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h09:
          ios__o_dqm = 1'h0;
      /* \amaranth.decoding  = "WRITE_5/10" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h0a:
          ios__o_dqm = 1'h0;
      /* \amaranth.decoding  = "WRITE_6/11" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h0b:
          ios__o_dqm = 1'h0;
      /* \amaranth.decoding  = "WRITE_7/12" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h0c:
          ios__o_dqm = 1'h0;
      /* \amaranth.decoding  = "READ_-3/4" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:348" */
      5'h04:
          ios__o_dqm = 1'h0;
      /* \amaranth.decoding  = "READ_-2/13" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h0d:
          ios__o_dqm = 1'h0;
      /* \amaranth.decoding  = "READ_-1/14" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h0e:
          ios__o_dqm = 1'h0;
      /* \amaranth.decoding  = "READ_0/15" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h0f:
          ios__o_dqm = 1'h0;
      /* \amaranth.decoding  = "READ_1/16" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h10:
          ios__o_dqm = 1'h0;
      /* \amaranth.decoding  = "READ_2/17" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h11:
          ios__o_dqm = 1'h0;
      /* \amaranth.decoding  = "READ_3/18" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h12:
          ios__o_dqm = 1'h0;
      /* \amaranth.decoding  = "READ_4/19" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h13:
          ios__o_dqm = 1'h0;
    endcase
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:280" *)
    casez (rw_bank_3_fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:290" */
      5'h00:
          /* empty */;
      /* \amaranth.decoding  = "WAS_ACTIVE_NOP1/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:301" */
      5'h01:
          /* empty */;
      /* \amaranth.decoding  = "NOP3/2" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:304" */
      5'h02:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_0/3" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:316" */
      5'h03:
          ios__o_dqm = 1'h0;
      /* \amaranth.decoding  = "WRITE_1/6" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h06:
          ios__o_dqm = 1'h0;
      /* \amaranth.decoding  = "WRITE_2/7" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h07:
          ios__o_dqm = 1'h0;
      /* \amaranth.decoding  = "WRITE_3/8" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h08:
          ios__o_dqm = 1'h0;
      /* \amaranth.decoding  = "WRITE_4/9" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h09:
          ios__o_dqm = 1'h0;
      /* \amaranth.decoding  = "WRITE_5/10" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h0a:
          ios__o_dqm = 1'h0;
      /* \amaranth.decoding  = "WRITE_6/11" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h0b:
          ios__o_dqm = 1'h0;
      /* \amaranth.decoding  = "WRITE_7/12" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h0c:
          ios__o_dqm = 1'h0;
      /* \amaranth.decoding  = "READ_-3/4" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:348" */
      5'h04:
          ios__o_dqm = 1'h0;
      /* \amaranth.decoding  = "READ_-2/13" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h0d:
          ios__o_dqm = 1'h0;
      /* \amaranth.decoding  = "READ_-1/14" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h0e:
          ios__o_dqm = 1'h0;
      /* \amaranth.decoding  = "READ_0/15" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h0f:
          ios__o_dqm = 1'h0;
      /* \amaranth.decoding  = "READ_1/16" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h10:
          ios__o_dqm = 1'h0;
      /* \amaranth.decoding  = "READ_2/17" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h11:
          ios__o_dqm = 1'h0;
      /* \amaranth.decoding  = "READ_3/18" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h12:
          ios__o_dqm = 1'h0;
      /* \amaranth.decoding  = "READ_4/19" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h13:
          ios__o_dqm = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$324 ) begin end
    \shared_timer_2$next  = shared_timer_2;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:99" *)
    casez (\$11 )
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:99" */
      1'h1:
          \shared_timer_2$next  = \$14 [24:0];
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \shared_timer_2$next  = 25'h0000000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$324 ) begin end
    W_DATA = 16'h0000;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:280" *)
    casez (rw_bank_0_fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:290" */
      5'h00:
          /* empty */;
      /* \amaranth.decoding  = "WAS_ACTIVE_NOP1/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:301" */
      5'h01:
          /* empty */;
      /* \amaranth.decoding  = "NOP3/2" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:304" */
      5'h02:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_0/3" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:316" */
      5'h03:
          W_DATA = ios__o_dq;
      /* \amaranth.decoding  = "WRITE_1/6" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h06:
          W_DATA = ios__o_dq;
      /* \amaranth.decoding  = "WRITE_2/7" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h07:
          W_DATA = ios__o_dq;
      /* \amaranth.decoding  = "WRITE_3/8" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h08:
          W_DATA = ios__o_dq;
      /* \amaranth.decoding  = "WRITE_4/9" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h09:
          W_DATA = ios__o_dq;
      /* \amaranth.decoding  = "WRITE_5/10" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h0a:
          W_DATA = ios__o_dq;
      /* \amaranth.decoding  = "WRITE_6/11" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h0b:
          W_DATA = ios__o_dq;
      /* \amaranth.decoding  = "WRITE_7/12" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h0c:
          W_DATA = ios__o_dq;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$324 ) begin end
    IN_PROGRESS = 1'h1;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:280" *)
    casez (rw_bank_0_fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:290" */
      5'h00:
          (* full_case = 32'd1 *)
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *)
          casez (\$66 )
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" */
            1'h1:
                /* empty */;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:298" */
            default:
                IN_PROGRESS = 1'h0;
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$324 ) begin end
    ios__o_cmd = 4'h0;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:280" *)
    casez (rw_bank_0_fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:290" */
      5'h00:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *)
          casez (\$76 )
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" */
            1'h1:
                ios__o_cmd = 4'h7;
          endcase
      /* \amaranth.decoding  = "WAS_ACTIVE_NOP1/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:301" */
      5'h01:
          /* empty */;
      /* \amaranth.decoding  = "NOP3/2" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:304" */
      5'h02:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_0/3" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:316" */
      5'h03:
          ios__o_cmd = 4'h6;
      /* \amaranth.decoding  = "WRITE_1/6" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h06:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_2/7" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h07:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_3/8" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h08:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_4/9" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h09:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_5/10" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h0a:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_6/11" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h0b:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_7/12" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h0c:
          /* empty */;
      /* \amaranth.decoding  = "READ_-3/4" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:348" */
      5'h04:
          ios__o_cmd = 4'h4;
    endcase
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:280" *)
    casez (rw_bank_1_fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:290" */
      5'h00:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *)
          casez (\$86 )
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" */
            1'h1:
                ios__o_cmd = 4'h7;
          endcase
      /* \amaranth.decoding  = "WAS_ACTIVE_NOP1/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:301" */
      5'h01:
          /* empty */;
      /* \amaranth.decoding  = "NOP3/2" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:304" */
      5'h02:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_0/3" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:316" */
      5'h03:
          ios__o_cmd = 4'h6;
      /* \amaranth.decoding  = "WRITE_1/6" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h06:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_2/7" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h07:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_3/8" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h08:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_4/9" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h09:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_5/10" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h0a:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_6/11" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h0b:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_7/12" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h0c:
          /* empty */;
      /* \amaranth.decoding  = "READ_-3/4" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:348" */
      5'h04:
          ios__o_cmd = 4'h4;
    endcase
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:280" *)
    casez (rw_bank_2_fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:290" */
      5'h00:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *)
          casez (\$96 )
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" */
            1'h1:
                ios__o_cmd = 4'h7;
          endcase
      /* \amaranth.decoding  = "WAS_ACTIVE_NOP1/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:301" */
      5'h01:
          /* empty */;
      /* \amaranth.decoding  = "NOP3/2" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:304" */
      5'h02:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_0/3" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:316" */
      5'h03:
          ios__o_cmd = 4'h6;
      /* \amaranth.decoding  = "WRITE_1/6" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h06:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_2/7" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h07:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_3/8" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h08:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_4/9" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h09:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_5/10" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h0a:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_6/11" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h0b:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_7/12" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h0c:
          /* empty */;
      /* \amaranth.decoding  = "READ_-3/4" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:348" */
      5'h04:
          ios__o_cmd = 4'h4;
    endcase
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:280" *)
    casez (rw_bank_3_fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:290" */
      5'h00:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *)
          casez (\$106 )
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" */
            1'h1:
                ios__o_cmd = 4'h7;
          endcase
      /* \amaranth.decoding  = "WAS_ACTIVE_NOP1/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:301" */
      5'h01:
          /* empty */;
      /* \amaranth.decoding  = "NOP3/2" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:304" */
      5'h02:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_0/3" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:316" */
      5'h03:
          ios__o_cmd = 4'h6;
      /* \amaranth.decoding  = "WRITE_1/6" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h06:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_2/7" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h07:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_3/8" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h08:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_4/9" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h09:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_5/10" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h0a:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_6/11" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h0b:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_7/12" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h0c:
          /* empty */;
      /* \amaranth.decoding  = "READ_-3/4" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:348" */
      5'h04:
          ios__o_cmd = 4'h4;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$324 ) begin end
    ios__o_ba = 2'h0;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:280" *)
    casez (rw_bank_0_fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:290" */
      5'h00:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *)
          casez (\$116 )
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" */
            1'h1:
                ios__o_ba = o_bank;
          endcase
      /* \amaranth.decoding  = "WAS_ACTIVE_NOP1/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:301" */
      5'h01:
          /* empty */;
      /* \amaranth.decoding  = "NOP3/2" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:304" */
      5'h02:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_0/3" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:316" */
      5'h03:
          ios__o_ba = \$sample$s$o_bank$sdram$3 ;
      /* \amaranth.decoding  = "WRITE_1/6" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h06:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_2/7" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h07:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_3/8" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h08:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_4/9" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h09:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_5/10" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h0a:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_6/11" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h0b:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_7/12" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h0c:
          /* empty */;
      /* \amaranth.decoding  = "READ_-3/4" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:348" */
      5'h04:
          ios__o_ba = \$sample$s$o_bank$sdram$3 ;
    endcase
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:280" *)
    casez (rw_bank_1_fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:290" */
      5'h00:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *)
          casez (\$126 )
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" */
            1'h1:
                ios__o_ba = o_bank;
          endcase
      /* \amaranth.decoding  = "WAS_ACTIVE_NOP1/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:301" */
      5'h01:
          /* empty */;
      /* \amaranth.decoding  = "NOP3/2" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:304" */
      5'h02:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_0/3" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:316" */
      5'h03:
          ios__o_ba = \$sample$s$o_bank$sdram$3 ;
      /* \amaranth.decoding  = "WRITE_1/6" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h06:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_2/7" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h07:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_3/8" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h08:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_4/9" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h09:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_5/10" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h0a:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_6/11" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h0b:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_7/12" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h0c:
          /* empty */;
      /* \amaranth.decoding  = "READ_-3/4" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:348" */
      5'h04:
          ios__o_ba = \$sample$s$o_bank$sdram$3 ;
    endcase
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:280" *)
    casez (rw_bank_2_fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:290" */
      5'h00:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *)
          casez (\$136 )
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" */
            1'h1:
                ios__o_ba = o_bank;
          endcase
      /* \amaranth.decoding  = "WAS_ACTIVE_NOP1/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:301" */
      5'h01:
          /* empty */;
      /* \amaranth.decoding  = "NOP3/2" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:304" */
      5'h02:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_0/3" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:316" */
      5'h03:
          ios__o_ba = \$sample$s$o_bank$sdram$3 ;
      /* \amaranth.decoding  = "WRITE_1/6" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h06:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_2/7" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h07:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_3/8" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h08:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_4/9" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h09:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_5/10" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h0a:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_6/11" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h0b:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_7/12" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h0c:
          /* empty */;
      /* \amaranth.decoding  = "READ_-3/4" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:348" */
      5'h04:
          ios__o_ba = \$sample$s$o_bank$sdram$3 ;
    endcase
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:280" *)
    casez (rw_bank_3_fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:290" */
      5'h00:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *)
          casez (\$146 )
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" */
            1'h1:
                ios__o_ba = o_bank;
          endcase
      /* \amaranth.decoding  = "WAS_ACTIVE_NOP1/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:301" */
      5'h01:
          /* empty */;
      /* \amaranth.decoding  = "NOP3/2" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:304" */
      5'h02:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_0/3" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:316" */
      5'h03:
          ios__o_ba = \$sample$s$o_bank$sdram$3 ;
      /* \amaranth.decoding  = "WRITE_1/6" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h06:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_2/7" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h07:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_3/8" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h08:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_4/9" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h09:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_5/10" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h0a:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_6/11" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h0b:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_7/12" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h0c:
          /* empty */;
      /* \amaranth.decoding  = "READ_-3/4" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:348" */
      5'h04:
          ios__o_ba = \$sample$s$o_bank$sdram$3 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$324 ) begin end
    ios__o_a[11:0] = 12'h000;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:280" *)
    casez (rw_bank_0_fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:290" */
      5'h00:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *)
          casez (\$156 )
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" */
            1'h1:
                ios__o_a[11:0] = \$158 ;
          endcase
      /* \amaranth.decoding  = "WAS_ACTIVE_NOP1/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:301" */
      5'h01:
          /* empty */;
      /* \amaranth.decoding  = "NOP3/2" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:304" */
      5'h02:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_0/3" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:316" */
      5'h03:
          ios__o_a[8:0] = \$sample$s$o_col$sdram$3 ;
      /* \amaranth.decoding  = "WRITE_1/6" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h06:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_2/7" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h07:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_3/8" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h08:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_4/9" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h09:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_5/10" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h0a:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_6/11" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h0b:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_7/12" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h0c:
          /* empty */;
      /* \amaranth.decoding  = "READ_-3/4" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:348" */
      5'h04:
          ios__o_a[8:0] = \$sample$s$o_col$sdram$3 ;
    endcase
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:280" *)
    casez (rw_bank_1_fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:290" */
      5'h00:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *)
          casez (\$168 )
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" */
            1'h1:
                ios__o_a[11:0] = \$170 ;
          endcase
      /* \amaranth.decoding  = "WAS_ACTIVE_NOP1/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:301" */
      5'h01:
          /* empty */;
      /* \amaranth.decoding  = "NOP3/2" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:304" */
      5'h02:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_0/3" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:316" */
      5'h03:
          ios__o_a[8:0] = \$sample$s$o_col$sdram$3 ;
      /* \amaranth.decoding  = "WRITE_1/6" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h06:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_2/7" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h07:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_3/8" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h08:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_4/9" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h09:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_5/10" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h0a:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_6/11" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h0b:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_7/12" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h0c:
          /* empty */;
      /* \amaranth.decoding  = "READ_-3/4" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:348" */
      5'h04:
          ios__o_a[8:0] = \$sample$s$o_col$sdram$3 ;
    endcase
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:280" *)
    casez (rw_bank_2_fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:290" */
      5'h00:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *)
          casez (\$180 )
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" */
            1'h1:
                ios__o_a[11:0] = \$182 ;
          endcase
      /* \amaranth.decoding  = "WAS_ACTIVE_NOP1/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:301" */
      5'h01:
          /* empty */;
      /* \amaranth.decoding  = "NOP3/2" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:304" */
      5'h02:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_0/3" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:316" */
      5'h03:
          ios__o_a[8:0] = \$sample$s$o_col$sdram$3 ;
      /* \amaranth.decoding  = "WRITE_1/6" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h06:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_2/7" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h07:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_3/8" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h08:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_4/9" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h09:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_5/10" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h0a:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_6/11" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h0b:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_7/12" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h0c:
          /* empty */;
      /* \amaranth.decoding  = "READ_-3/4" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:348" */
      5'h04:
          ios__o_a[8:0] = \$sample$s$o_col$sdram$3 ;
    endcase
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:280" *)
    casez (rw_bank_3_fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:290" */
      5'h00:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *)
          casez (\$192 )
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" */
            1'h1:
                ios__o_a[11:0] = \$194 ;
          endcase
      /* \amaranth.decoding  = "WAS_ACTIVE_NOP1/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:301" */
      5'h01:
          /* empty */;
      /* \amaranth.decoding  = "NOP3/2" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:304" */
      5'h02:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_0/3" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:316" */
      5'h03:
          ios__o_a[8:0] = \$sample$s$o_col$sdram$3 ;
      /* \amaranth.decoding  = "WRITE_1/6" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h06:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_2/7" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h07:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_3/8" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h08:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_4/9" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h09:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_5/10" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h0a:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_6/11" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h0b:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_7/12" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h0c:
          /* empty */;
      /* \amaranth.decoding  = "READ_-3/4" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:348" */
      5'h04:
          ios__o_a[8:0] = \$sample$s$o_col$sdram$3 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$324 ) begin end
    \rw_bank_0_fsm_state$next  = rw_bank_0_fsm_state;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:280" *)
    casez (rw_bank_0_fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:290" */
      5'h00:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *)
          casez (\$204 )
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" */
            1'h1:
                \rw_bank_0_fsm_state$next  = 5'h01;
          endcase
      /* \amaranth.decoding  = "WAS_ACTIVE_NOP1/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:301" */
      5'h01:
          \rw_bank_0_fsm_state$next  = 5'h02;
      /* \amaranth.decoding  = "NOP3/2" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:304" */
      5'h02:
          (* full_case = 32'd1 *)
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:305" *)
          casez ({ \$208 , \$206  })
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:305" */
            2'b?1:
                \rw_bank_0_fsm_state$next  = 5'h03;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:308" */
            2'b1?:
                \rw_bank_0_fsm_state$next  = 5'h04;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:311" */
            default:
                \rw_bank_0_fsm_state$next  = 5'h05;
          endcase
      /* \amaranth.decoding  = "WRITE_0/3" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:316" */
      5'h03:
          \rw_bank_0_fsm_state$next  = 5'h06;
      /* \amaranth.decoding  = "WRITE_1/6" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h06:
          \rw_bank_0_fsm_state$next  = 5'h07;
      /* \amaranth.decoding  = "WRITE_2/7" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h07:
          \rw_bank_0_fsm_state$next  = 5'h08;
      /* \amaranth.decoding  = "WRITE_3/8" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h08:
          \rw_bank_0_fsm_state$next  = 5'h09;
      /* \amaranth.decoding  = "WRITE_4/9" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h09:
          \rw_bank_0_fsm_state$next  = 5'h0a;
      /* \amaranth.decoding  = "WRITE_5/10" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h0a:
          \rw_bank_0_fsm_state$next  = 5'h0b;
      /* \amaranth.decoding  = "WRITE_6/11" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h0b:
          \rw_bank_0_fsm_state$next  = 5'h0c;
      /* \amaranth.decoding  = "WRITE_7/12" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h0c:
          \rw_bank_0_fsm_state$next  = 5'h00;
      /* \amaranth.decoding  = "READ_-3/4" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:348" */
      5'h04:
          \rw_bank_0_fsm_state$next  = 5'h0d;
      /* \amaranth.decoding  = "READ_-2/13" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h0d:
          \rw_bank_0_fsm_state$next  = 5'h0e;
      /* \amaranth.decoding  = "READ_-1/14" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h0e:
          \rw_bank_0_fsm_state$next  = 5'h0f;
      /* \amaranth.decoding  = "READ_0/15" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h0f:
          \rw_bank_0_fsm_state$next  = 5'h10;
      /* \amaranth.decoding  = "READ_1/16" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h10:
          \rw_bank_0_fsm_state$next  = 5'h11;
      /* \amaranth.decoding  = "READ_2/17" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h11:
          \rw_bank_0_fsm_state$next  = 5'h12;
      /* \amaranth.decoding  = "READ_3/18" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h12:
          \rw_bank_0_fsm_state$next  = 5'h13;
      /* \amaranth.decoding  = "READ_4/19" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h13:
          \rw_bank_0_fsm_state$next  = 5'h14;
      /* \amaranth.decoding  = "READ_5/20" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h14:
          \rw_bank_0_fsm_state$next  = 5'h15;
      /* \amaranth.decoding  = "READ_6/21" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h15:
          \rw_bank_0_fsm_state$next  = 5'h16;
      /* \amaranth.decoding  = "READ_7/22" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h16:
          \rw_bank_0_fsm_state$next  = 5'h00;
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \rw_bank_0_fsm_state$next  = 5'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$324 ) begin end
    ios__o_dq = 16'h0000;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:280" *)
    casez (rw_bank_0_fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:290" */
      5'h00:
          /* empty */;
      /* \amaranth.decoding  = "WAS_ACTIVE_NOP1/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:301" */
      5'h01:
          /* empty */;
      /* \amaranth.decoding  = "NOP3/2" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:304" */
      5'h02:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_0/3" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:316" */
      5'h03:
          ios__o_dq = \$sample$s$w_data$sdram$3 ;
      /* \amaranth.decoding  = "WRITE_1/6" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h06:
          ios__o_dq = \$sample$s$w_data$sdram$3 ;
      /* \amaranth.decoding  = "WRITE_2/7" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h07:
          ios__o_dq = \$sample$s$w_data$sdram$3 ;
      /* \amaranth.decoding  = "WRITE_3/8" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h08:
          ios__o_dq = \$sample$s$w_data$sdram$3 ;
      /* \amaranth.decoding  = "WRITE_4/9" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h09:
          ios__o_dq = \$sample$s$w_data$sdram$3 ;
      /* \amaranth.decoding  = "WRITE_5/10" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h0a:
          ios__o_dq = \$sample$s$w_data$sdram$3 ;
      /* \amaranth.decoding  = "WRITE_6/11" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h0b:
          ios__o_dq = \$sample$s$w_data$sdram$3 ;
      /* \amaranth.decoding  = "WRITE_7/12" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h0c:
          ios__o_dq = \$sample$s$w_data$sdram$3 ;
    endcase
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:280" *)
    casez (rw_bank_1_fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:290" */
      5'h00:
          /* empty */;
      /* \amaranth.decoding  = "WAS_ACTIVE_NOP1/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:301" */
      5'h01:
          /* empty */;
      /* \amaranth.decoding  = "NOP3/2" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:304" */
      5'h02:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_0/3" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:316" */
      5'h03:
          ios__o_dq = \$sample$s$w_data$sdram$3 ;
      /* \amaranth.decoding  = "WRITE_1/6" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h06:
          ios__o_dq = \$sample$s$w_data$sdram$3 ;
      /* \amaranth.decoding  = "WRITE_2/7" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h07:
          ios__o_dq = \$sample$s$w_data$sdram$3 ;
      /* \amaranth.decoding  = "WRITE_3/8" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h08:
          ios__o_dq = \$sample$s$w_data$sdram$3 ;
      /* \amaranth.decoding  = "WRITE_4/9" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h09:
          ios__o_dq = \$sample$s$w_data$sdram$3 ;
      /* \amaranth.decoding  = "WRITE_5/10" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h0a:
          ios__o_dq = \$sample$s$w_data$sdram$3 ;
      /* \amaranth.decoding  = "WRITE_6/11" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h0b:
          ios__o_dq = \$sample$s$w_data$sdram$3 ;
      /* \amaranth.decoding  = "WRITE_7/12" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h0c:
          ios__o_dq = \$sample$s$w_data$sdram$3 ;
    endcase
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:280" *)
    casez (rw_bank_2_fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:290" */
      5'h00:
          /* empty */;
      /* \amaranth.decoding  = "WAS_ACTIVE_NOP1/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:301" */
      5'h01:
          /* empty */;
      /* \amaranth.decoding  = "NOP3/2" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:304" */
      5'h02:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_0/3" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:316" */
      5'h03:
          ios__o_dq = \$sample$s$w_data$sdram$3 ;
      /* \amaranth.decoding  = "WRITE_1/6" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h06:
          ios__o_dq = \$sample$s$w_data$sdram$3 ;
      /* \amaranth.decoding  = "WRITE_2/7" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h07:
          ios__o_dq = \$sample$s$w_data$sdram$3 ;
      /* \amaranth.decoding  = "WRITE_3/8" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h08:
          ios__o_dq = \$sample$s$w_data$sdram$3 ;
      /* \amaranth.decoding  = "WRITE_4/9" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h09:
          ios__o_dq = \$sample$s$w_data$sdram$3 ;
      /* \amaranth.decoding  = "WRITE_5/10" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h0a:
          ios__o_dq = \$sample$s$w_data$sdram$3 ;
      /* \amaranth.decoding  = "WRITE_6/11" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h0b:
          ios__o_dq = \$sample$s$w_data$sdram$3 ;
      /* \amaranth.decoding  = "WRITE_7/12" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h0c:
          ios__o_dq = \$sample$s$w_data$sdram$3 ;
    endcase
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:280" *)
    casez (rw_bank_3_fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:290" */
      5'h00:
          /* empty */;
      /* \amaranth.decoding  = "WAS_ACTIVE_NOP1/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:301" */
      5'h01:
          /* empty */;
      /* \amaranth.decoding  = "NOP3/2" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:304" */
      5'h02:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_0/3" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:316" */
      5'h03:
          ios__o_dq = \$sample$s$w_data$sdram$3 ;
      /* \amaranth.decoding  = "WRITE_1/6" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h06:
          ios__o_dq = \$sample$s$w_data$sdram$3 ;
      /* \amaranth.decoding  = "WRITE_2/7" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h07:
          ios__o_dq = \$sample$s$w_data$sdram$3 ;
      /* \amaranth.decoding  = "WRITE_3/8" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h08:
          ios__o_dq = \$sample$s$w_data$sdram$3 ;
      /* \amaranth.decoding  = "WRITE_4/9" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h09:
          ios__o_dq = \$sample$s$w_data$sdram$3 ;
      /* \amaranth.decoding  = "WRITE_5/10" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h0a:
          ios__o_dq = \$sample$s$w_data$sdram$3 ;
      /* \amaranth.decoding  = "WRITE_6/11" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h0b:
          ios__o_dq = \$sample$s$w_data$sdram$3 ;
      /* \amaranth.decoding  = "WRITE_7/12" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h0c:
          ios__o_dq = \$sample$s$w_data$sdram$3 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$324 ) begin end
    R_DATA = 16'h0000;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:280" *)
    casez (rw_bank_0_fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:290" */
      5'h00:
          /* empty */;
      /* \amaranth.decoding  = "WAS_ACTIVE_NOP1/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:301" */
      5'h01:
          /* empty */;
      /* \amaranth.decoding  = "NOP3/2" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:304" */
      5'h02:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_0/3" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:316" */
      5'h03:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_1/6" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h06:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_2/7" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h07:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_3/8" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h08:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_4/9" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h09:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_5/10" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h0a:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_6/11" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h0b:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_7/12" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h0c:
          /* empty */;
      /* \amaranth.decoding  = "READ_-3/4" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:348" */
      5'h04:
          /* empty */;
      /* \amaranth.decoding  = "READ_-2/13" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h0d:
          R_DATA = 16'h0000;
      /* \amaranth.decoding  = "READ_-1/14" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h0e:
          R_DATA = 16'h0000;
      /* \amaranth.decoding  = "READ_0/15" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h0f:
          R_DATA = ios__i_dq;
      /* \amaranth.decoding  = "READ_1/16" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h10:
          R_DATA = ios__i_dq;
      /* \amaranth.decoding  = "READ_2/17" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h11:
          R_DATA = ios__i_dq;
      /* \amaranth.decoding  = "READ_3/18" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h12:
          R_DATA = ios__i_dq;
      /* \amaranth.decoding  = "READ_4/19" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h13:
          R_DATA = ios__i_dq;
      /* \amaranth.decoding  = "READ_5/20" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h14:
          R_DATA = ios__i_dq;
      /* \amaranth.decoding  = "READ_6/21" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h15:
          R_DATA = ios__i_dq;
      /* \amaranth.decoding  = "READ_7/22" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h16:
          R_DATA = ios__i_dq;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$324 ) begin end
    readback_sdram_pipeline_active = 1'h0;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:280" *)
    casez (rw_bank_0_fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:290" */
      5'h00:
          /* empty */;
      /* \amaranth.decoding  = "WAS_ACTIVE_NOP1/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:301" */
      5'h01:
          /* empty */;
      /* \amaranth.decoding  = "NOP3/2" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:304" */
      5'h02:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_0/3" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:316" */
      5'h03:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_1/6" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h06:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_2/7" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h07:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_3/8" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h08:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_4/9" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h09:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_5/10" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h0a:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_6/11" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h0b:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_7/12" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h0c:
          /* empty */;
      /* \amaranth.decoding  = "READ_-3/4" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:348" */
      5'h04:
          /* empty */;
      /* \amaranth.decoding  = "READ_-2/13" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h0d:
          /* empty */;
      /* \amaranth.decoding  = "READ_-1/14" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h0e:
          /* empty */;
      /* \amaranth.decoding  = "READ_0/15" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h0f:
          readback_sdram_pipeline_active = 1'h1;
      /* \amaranth.decoding  = "READ_1/16" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h10:
          readback_sdram_pipeline_active = 1'h1;
      /* \amaranth.decoding  = "READ_2/17" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h11:
          readback_sdram_pipeline_active = 1'h1;
      /* \amaranth.decoding  = "READ_3/18" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h12:
          readback_sdram_pipeline_active = 1'h1;
      /* \amaranth.decoding  = "READ_4/19" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h13:
          readback_sdram_pipeline_active = 1'h1;
      /* \amaranth.decoding  = "READ_5/20" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h14:
          readback_sdram_pipeline_active = 1'h1;
      /* \amaranth.decoding  = "READ_6/21" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h15:
          readback_sdram_pipeline_active = 1'h1;
      /* \amaranth.decoding  = "READ_7/22" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h16:
          readback_sdram_pipeline_active = 1'h1;
    endcase
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:280" *)
    casez (rw_bank_1_fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:290" */
      5'h00:
          /* empty */;
      /* \amaranth.decoding  = "WAS_ACTIVE_NOP1/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:301" */
      5'h01:
          /* empty */;
      /* \amaranth.decoding  = "NOP3/2" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:304" */
      5'h02:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_0/3" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:316" */
      5'h03:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_1/6" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h06:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_2/7" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h07:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_3/8" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h08:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_4/9" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h09:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_5/10" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h0a:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_6/11" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h0b:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_7/12" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h0c:
          /* empty */;
      /* \amaranth.decoding  = "READ_-3/4" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:348" */
      5'h04:
          /* empty */;
      /* \amaranth.decoding  = "READ_-2/13" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h0d:
          /* empty */;
      /* \amaranth.decoding  = "READ_-1/14" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h0e:
          /* empty */;
      /* \amaranth.decoding  = "READ_0/15" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h0f:
          readback_sdram_pipeline_active = 1'h1;
      /* \amaranth.decoding  = "READ_1/16" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h10:
          readback_sdram_pipeline_active = 1'h1;
      /* \amaranth.decoding  = "READ_2/17" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h11:
          readback_sdram_pipeline_active = 1'h1;
      /* \amaranth.decoding  = "READ_3/18" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h12:
          readback_sdram_pipeline_active = 1'h1;
      /* \amaranth.decoding  = "READ_4/19" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h13:
          readback_sdram_pipeline_active = 1'h1;
      /* \amaranth.decoding  = "READ_5/20" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h14:
          readback_sdram_pipeline_active = 1'h1;
      /* \amaranth.decoding  = "READ_6/21" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h15:
          readback_sdram_pipeline_active = 1'h1;
      /* \amaranth.decoding  = "READ_7/22" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h16:
          readback_sdram_pipeline_active = 1'h1;
    endcase
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:280" *)
    casez (rw_bank_2_fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:290" */
      5'h00:
          /* empty */;
      /* \amaranth.decoding  = "WAS_ACTIVE_NOP1/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:301" */
      5'h01:
          /* empty */;
      /* \amaranth.decoding  = "NOP3/2" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:304" */
      5'h02:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_0/3" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:316" */
      5'h03:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_1/6" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h06:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_2/7" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h07:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_3/8" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h08:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_4/9" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h09:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_5/10" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h0a:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_6/11" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h0b:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_7/12" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h0c:
          /* empty */;
      /* \amaranth.decoding  = "READ_-3/4" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:348" */
      5'h04:
          /* empty */;
      /* \amaranth.decoding  = "READ_-2/13" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h0d:
          /* empty */;
      /* \amaranth.decoding  = "READ_-1/14" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h0e:
          /* empty */;
      /* \amaranth.decoding  = "READ_0/15" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h0f:
          readback_sdram_pipeline_active = 1'h1;
      /* \amaranth.decoding  = "READ_1/16" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h10:
          readback_sdram_pipeline_active = 1'h1;
      /* \amaranth.decoding  = "READ_2/17" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h11:
          readback_sdram_pipeline_active = 1'h1;
      /* \amaranth.decoding  = "READ_3/18" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h12:
          readback_sdram_pipeline_active = 1'h1;
      /* \amaranth.decoding  = "READ_4/19" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h13:
          readback_sdram_pipeline_active = 1'h1;
      /* \amaranth.decoding  = "READ_5/20" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h14:
          readback_sdram_pipeline_active = 1'h1;
      /* \amaranth.decoding  = "READ_6/21" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h15:
          readback_sdram_pipeline_active = 1'h1;
      /* \amaranth.decoding  = "READ_7/22" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h16:
          readback_sdram_pipeline_active = 1'h1;
    endcase
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:280" *)
    casez (rw_bank_3_fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:290" */
      5'h00:
          /* empty */;
      /* \amaranth.decoding  = "WAS_ACTIVE_NOP1/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:301" */
      5'h01:
          /* empty */;
      /* \amaranth.decoding  = "NOP3/2" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:304" */
      5'h02:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_0/3" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:316" */
      5'h03:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_1/6" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h06:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_2/7" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h07:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_3/8" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h08:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_4/9" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h09:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_5/10" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h0a:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_6/11" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h0b:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_7/12" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h0c:
          /* empty */;
      /* \amaranth.decoding  = "READ_-3/4" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:348" */
      5'h04:
          /* empty */;
      /* \amaranth.decoding  = "READ_-2/13" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h0d:
          /* empty */;
      /* \amaranth.decoding  = "READ_-1/14" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h0e:
          /* empty */;
      /* \amaranth.decoding  = "READ_0/15" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h0f:
          readback_sdram_pipeline_active = 1'h1;
      /* \amaranth.decoding  = "READ_1/16" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h10:
          readback_sdram_pipeline_active = 1'h1;
      /* \amaranth.decoding  = "READ_2/17" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h11:
          readback_sdram_pipeline_active = 1'h1;
      /* \amaranth.decoding  = "READ_3/18" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h12:
          readback_sdram_pipeline_active = 1'h1;
      /* \amaranth.decoding  = "READ_4/19" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h13:
          readback_sdram_pipeline_active = 1'h1;
      /* \amaranth.decoding  = "READ_5/20" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h14:
          readback_sdram_pipeline_active = 1'h1;
      /* \amaranth.decoding  = "READ_6/21" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h15:
          readback_sdram_pipeline_active = 1'h1;
      /* \amaranth.decoding  = "READ_7/22" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h16:
          readback_sdram_pipeline_active = 1'h1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$324 ) begin end
    readback_sdram_addr = 22'h000000;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:280" *)
    casez (rw_bank_0_fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:290" */
      5'h00:
          /* empty */;
      /* \amaranth.decoding  = "WAS_ACTIVE_NOP1/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:301" */
      5'h01:
          /* empty */;
      /* \amaranth.decoding  = "NOP3/2" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:304" */
      5'h02:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_0/3" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:316" */
      5'h03:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_1/6" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h06:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_2/7" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h07:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_3/8" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h08:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_4/9" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h09:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_5/10" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h0a:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_6/11" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h0b:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_7/12" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h0c:
          /* empty */;
      /* \amaranth.decoding  = "READ_-3/4" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:348" */
      5'h04:
          /* empty */;
      /* \amaranth.decoding  = "READ_-2/13" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h0d:
          /* empty */;
      /* \amaranth.decoding  = "READ_-1/14" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h0e:
          /* empty */;
      /* \amaranth.decoding  = "READ_0/15" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h0f:
          readback_sdram_addr = \$sample$s$sdram_addr$sdram$6 ;
      /* \amaranth.decoding  = "READ_1/16" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h10:
          readback_sdram_addr = \$sample$s$sdram_addr$sdram$6 ;
      /* \amaranth.decoding  = "READ_2/17" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h11:
          readback_sdram_addr = \$sample$s$sdram_addr$sdram$6 ;
      /* \amaranth.decoding  = "READ_3/18" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h12:
          readback_sdram_addr = \$sample$s$sdram_addr$sdram$6 ;
      /* \amaranth.decoding  = "READ_4/19" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h13:
          readback_sdram_addr = \$sample$s$sdram_addr$sdram$6 ;
      /* \amaranth.decoding  = "READ_5/20" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h14:
          readback_sdram_addr = \$sample$s$sdram_addr$sdram$6 ;
      /* \amaranth.decoding  = "READ_6/21" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h15:
          readback_sdram_addr = \$sample$s$sdram_addr$sdram$6 ;
      /* \amaranth.decoding  = "READ_7/22" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h16:
          readback_sdram_addr = \$sample$s$sdram_addr$sdram$6 ;
    endcase
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:280" *)
    casez (rw_bank_1_fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:290" */
      5'h00:
          /* empty */;
      /* \amaranth.decoding  = "WAS_ACTIVE_NOP1/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:301" */
      5'h01:
          /* empty */;
      /* \amaranth.decoding  = "NOP3/2" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:304" */
      5'h02:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_0/3" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:316" */
      5'h03:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_1/6" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h06:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_2/7" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h07:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_3/8" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h08:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_4/9" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h09:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_5/10" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h0a:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_6/11" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h0b:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_7/12" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h0c:
          /* empty */;
      /* \amaranth.decoding  = "READ_-3/4" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:348" */
      5'h04:
          /* empty */;
      /* \amaranth.decoding  = "READ_-2/13" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h0d:
          /* empty */;
      /* \amaranth.decoding  = "READ_-1/14" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h0e:
          /* empty */;
      /* \amaranth.decoding  = "READ_0/15" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h0f:
          readback_sdram_addr = \$sample$s$sdram_addr$sdram$6 ;
      /* \amaranth.decoding  = "READ_1/16" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h10:
          readback_sdram_addr = \$sample$s$sdram_addr$sdram$6 ;
      /* \amaranth.decoding  = "READ_2/17" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h11:
          readback_sdram_addr = \$sample$s$sdram_addr$sdram$6 ;
      /* \amaranth.decoding  = "READ_3/18" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h12:
          readback_sdram_addr = \$sample$s$sdram_addr$sdram$6 ;
      /* \amaranth.decoding  = "READ_4/19" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h13:
          readback_sdram_addr = \$sample$s$sdram_addr$sdram$6 ;
      /* \amaranth.decoding  = "READ_5/20" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h14:
          readback_sdram_addr = \$sample$s$sdram_addr$sdram$6 ;
      /* \amaranth.decoding  = "READ_6/21" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h15:
          readback_sdram_addr = \$sample$s$sdram_addr$sdram$6 ;
      /* \amaranth.decoding  = "READ_7/22" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h16:
          readback_sdram_addr = \$sample$s$sdram_addr$sdram$6 ;
    endcase
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:280" *)
    casez (rw_bank_2_fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:290" */
      5'h00:
          /* empty */;
      /* \amaranth.decoding  = "WAS_ACTIVE_NOP1/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:301" */
      5'h01:
          /* empty */;
      /* \amaranth.decoding  = "NOP3/2" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:304" */
      5'h02:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_0/3" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:316" */
      5'h03:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_1/6" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h06:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_2/7" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h07:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_3/8" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h08:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_4/9" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h09:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_5/10" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h0a:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_6/11" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h0b:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_7/12" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h0c:
          /* empty */;
      /* \amaranth.decoding  = "READ_-3/4" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:348" */
      5'h04:
          /* empty */;
      /* \amaranth.decoding  = "READ_-2/13" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h0d:
          /* empty */;
      /* \amaranth.decoding  = "READ_-1/14" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h0e:
          /* empty */;
      /* \amaranth.decoding  = "READ_0/15" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h0f:
          readback_sdram_addr = \$sample$s$sdram_addr$sdram$6 ;
      /* \amaranth.decoding  = "READ_1/16" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h10:
          readback_sdram_addr = \$sample$s$sdram_addr$sdram$6 ;
      /* \amaranth.decoding  = "READ_2/17" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h11:
          readback_sdram_addr = \$sample$s$sdram_addr$sdram$6 ;
      /* \amaranth.decoding  = "READ_3/18" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h12:
          readback_sdram_addr = \$sample$s$sdram_addr$sdram$6 ;
      /* \amaranth.decoding  = "READ_4/19" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h13:
          readback_sdram_addr = \$sample$s$sdram_addr$sdram$6 ;
      /* \amaranth.decoding  = "READ_5/20" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h14:
          readback_sdram_addr = \$sample$s$sdram_addr$sdram$6 ;
      /* \amaranth.decoding  = "READ_6/21" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h15:
          readback_sdram_addr = \$sample$s$sdram_addr$sdram$6 ;
      /* \amaranth.decoding  = "READ_7/22" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h16:
          readback_sdram_addr = \$sample$s$sdram_addr$sdram$6 ;
    endcase
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:280" *)
    casez (rw_bank_3_fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:290" */
      5'h00:
          /* empty */;
      /* \amaranth.decoding  = "WAS_ACTIVE_NOP1/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:301" */
      5'h01:
          /* empty */;
      /* \amaranth.decoding  = "NOP3/2" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:304" */
      5'h02:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_0/3" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:316" */
      5'h03:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_1/6" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h06:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_2/7" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h07:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_3/8" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h08:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_4/9" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h09:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_5/10" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h0a:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_6/11" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h0b:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_7/12" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h0c:
          /* empty */;
      /* \amaranth.decoding  = "READ_-3/4" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:348" */
      5'h04:
          /* empty */;
      /* \amaranth.decoding  = "READ_-2/13" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h0d:
          /* empty */;
      /* \amaranth.decoding  = "READ_-1/14" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h0e:
          /* empty */;
      /* \amaranth.decoding  = "READ_0/15" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h0f:
          readback_sdram_addr = \$sample$s$sdram_addr$sdram$6 ;
      /* \amaranth.decoding  = "READ_1/16" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h10:
          readback_sdram_addr = \$sample$s$sdram_addr$sdram$6 ;
      /* \amaranth.decoding  = "READ_2/17" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h11:
          readback_sdram_addr = \$sample$s$sdram_addr$sdram$6 ;
      /* \amaranth.decoding  = "READ_3/18" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h12:
          readback_sdram_addr = \$sample$s$sdram_addr$sdram$6 ;
      /* \amaranth.decoding  = "READ_4/19" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h13:
          readback_sdram_addr = \$sample$s$sdram_addr$sdram$6 ;
      /* \amaranth.decoding  = "READ_5/20" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h14:
          readback_sdram_addr = \$sample$s$sdram_addr$sdram$6 ;
      /* \amaranth.decoding  = "READ_6/21" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h15:
          readback_sdram_addr = \$sample$s$sdram_addr$sdram$6 ;
      /* \amaranth.decoding  = "READ_7/22" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h16:
          readback_sdram_addr = \$sample$s$sdram_addr$sdram$6 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$324 ) begin end
    \shared_timer_3$next  = shared_timer_3;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:103" *)
    casez (\$16 )
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:103" */
      1'h1:
          \shared_timer_3$next  = \$19 [24:0];
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \shared_timer_3$next  = 25'h0000000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$324 ) begin end
    readback_sdram_data = 16'h0000;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:280" *)
    casez (rw_bank_0_fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:290" */
      5'h00:
          /* empty */;
      /* \amaranth.decoding  = "WAS_ACTIVE_NOP1/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:301" */
      5'h01:
          /* empty */;
      /* \amaranth.decoding  = "NOP3/2" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:304" */
      5'h02:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_0/3" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:316" */
      5'h03:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_1/6" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h06:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_2/7" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h07:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_3/8" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h08:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_4/9" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h09:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_5/10" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h0a:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_6/11" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h0b:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_7/12" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h0c:
          /* empty */;
      /* \amaranth.decoding  = "READ_-3/4" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:348" */
      5'h04:
          /* empty */;
      /* \amaranth.decoding  = "READ_-2/13" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h0d:
          /* empty */;
      /* \amaranth.decoding  = "READ_-1/14" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h0e:
          /* empty */;
      /* \amaranth.decoding  = "READ_0/15" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h0f:
          readback_sdram_data = ios__i_dq;
      /* \amaranth.decoding  = "READ_1/16" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h10:
          readback_sdram_data = ios__i_dq;
      /* \amaranth.decoding  = "READ_2/17" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h11:
          readback_sdram_data = ios__i_dq;
      /* \amaranth.decoding  = "READ_3/18" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h12:
          readback_sdram_data = ios__i_dq;
      /* \amaranth.decoding  = "READ_4/19" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h13:
          readback_sdram_data = ios__i_dq;
      /* \amaranth.decoding  = "READ_5/20" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h14:
          readback_sdram_data = ios__i_dq;
      /* \amaranth.decoding  = "READ_6/21" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h15:
          readback_sdram_data = ios__i_dq;
      /* \amaranth.decoding  = "READ_7/22" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h16:
          readback_sdram_data = ios__i_dq;
    endcase
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:280" *)
    casez (rw_bank_1_fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:290" */
      5'h00:
          /* empty */;
      /* \amaranth.decoding  = "WAS_ACTIVE_NOP1/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:301" */
      5'h01:
          /* empty */;
      /* \amaranth.decoding  = "NOP3/2" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:304" */
      5'h02:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_0/3" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:316" */
      5'h03:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_1/6" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h06:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_2/7" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h07:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_3/8" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h08:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_4/9" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h09:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_5/10" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h0a:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_6/11" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h0b:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_7/12" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h0c:
          /* empty */;
      /* \amaranth.decoding  = "READ_-3/4" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:348" */
      5'h04:
          /* empty */;
      /* \amaranth.decoding  = "READ_-2/13" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h0d:
          /* empty */;
      /* \amaranth.decoding  = "READ_-1/14" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h0e:
          /* empty */;
      /* \amaranth.decoding  = "READ_0/15" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h0f:
          readback_sdram_data = ios__i_dq;
      /* \amaranth.decoding  = "READ_1/16" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h10:
          readback_sdram_data = ios__i_dq;
      /* \amaranth.decoding  = "READ_2/17" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h11:
          readback_sdram_data = ios__i_dq;
      /* \amaranth.decoding  = "READ_3/18" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h12:
          readback_sdram_data = ios__i_dq;
      /* \amaranth.decoding  = "READ_4/19" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h13:
          readback_sdram_data = ios__i_dq;
      /* \amaranth.decoding  = "READ_5/20" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h14:
          readback_sdram_data = ios__i_dq;
      /* \amaranth.decoding  = "READ_6/21" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h15:
          readback_sdram_data = ios__i_dq;
      /* \amaranth.decoding  = "READ_7/22" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h16:
          readback_sdram_data = ios__i_dq;
    endcase
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:280" *)
    casez (rw_bank_2_fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:290" */
      5'h00:
          /* empty */;
      /* \amaranth.decoding  = "WAS_ACTIVE_NOP1/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:301" */
      5'h01:
          /* empty */;
      /* \amaranth.decoding  = "NOP3/2" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:304" */
      5'h02:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_0/3" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:316" */
      5'h03:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_1/6" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h06:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_2/7" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h07:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_3/8" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h08:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_4/9" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h09:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_5/10" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h0a:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_6/11" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h0b:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_7/12" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h0c:
          /* empty */;
      /* \amaranth.decoding  = "READ_-3/4" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:348" */
      5'h04:
          /* empty */;
      /* \amaranth.decoding  = "READ_-2/13" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h0d:
          /* empty */;
      /* \amaranth.decoding  = "READ_-1/14" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h0e:
          /* empty */;
      /* \amaranth.decoding  = "READ_0/15" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h0f:
          readback_sdram_data = ios__i_dq;
      /* \amaranth.decoding  = "READ_1/16" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h10:
          readback_sdram_data = ios__i_dq;
      /* \amaranth.decoding  = "READ_2/17" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h11:
          readback_sdram_data = ios__i_dq;
      /* \amaranth.decoding  = "READ_3/18" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h12:
          readback_sdram_data = ios__i_dq;
      /* \amaranth.decoding  = "READ_4/19" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h13:
          readback_sdram_data = ios__i_dq;
      /* \amaranth.decoding  = "READ_5/20" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h14:
          readback_sdram_data = ios__i_dq;
      /* \amaranth.decoding  = "READ_6/21" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h15:
          readback_sdram_data = ios__i_dq;
      /* \amaranth.decoding  = "READ_7/22" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h16:
          readback_sdram_data = ios__i_dq;
    endcase
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:280" *)
    casez (rw_bank_3_fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:290" */
      5'h00:
          /* empty */;
      /* \amaranth.decoding  = "WAS_ACTIVE_NOP1/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:301" */
      5'h01:
          /* empty */;
      /* \amaranth.decoding  = "NOP3/2" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:304" */
      5'h02:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_0/3" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:316" */
      5'h03:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_1/6" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h06:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_2/7" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h07:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_3/8" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h08:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_4/9" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h09:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_5/10" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h0a:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_6/11" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h0b:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_7/12" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h0c:
          /* empty */;
      /* \amaranth.decoding  = "READ_-3/4" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:348" */
      5'h04:
          /* empty */;
      /* \amaranth.decoding  = "READ_-2/13" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h0d:
          /* empty */;
      /* \amaranth.decoding  = "READ_-1/14" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h0e:
          /* empty */;
      /* \amaranth.decoding  = "READ_0/15" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h0f:
          readback_sdram_data = ios__i_dq;
      /* \amaranth.decoding  = "READ_1/16" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h10:
          readback_sdram_data = ios__i_dq;
      /* \amaranth.decoding  = "READ_2/17" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h11:
          readback_sdram_data = ios__i_dq;
      /* \amaranth.decoding  = "READ_3/18" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h12:
          readback_sdram_data = ios__i_dq;
      /* \amaranth.decoding  = "READ_4/19" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h13:
          readback_sdram_data = ios__i_dq;
      /* \amaranth.decoding  = "READ_5/20" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h14:
          readback_sdram_data = ios__i_dq;
      /* \amaranth.decoding  = "READ_6/21" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h15:
          readback_sdram_data = ios__i_dq;
      /* \amaranth.decoding  = "READ_7/22" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h16:
          readback_sdram_data = ios__i_dq;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$324 ) begin end
    \W_DATA$210  = 16'h0000;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:280" *)
    casez (rw_bank_1_fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:290" */
      5'h00:
          /* empty */;
      /* \amaranth.decoding  = "WAS_ACTIVE_NOP1/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:301" */
      5'h01:
          /* empty */;
      /* \amaranth.decoding  = "NOP3/2" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:304" */
      5'h02:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_0/3" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:316" */
      5'h03:
          \W_DATA$210  = ios__o_dq;
      /* \amaranth.decoding  = "WRITE_1/6" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h06:
          \W_DATA$210  = ios__o_dq;
      /* \amaranth.decoding  = "WRITE_2/7" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h07:
          \W_DATA$210  = ios__o_dq;
      /* \amaranth.decoding  = "WRITE_3/8" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h08:
          \W_DATA$210  = ios__o_dq;
      /* \amaranth.decoding  = "WRITE_4/9" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h09:
          \W_DATA$210  = ios__o_dq;
      /* \amaranth.decoding  = "WRITE_5/10" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h0a:
          \W_DATA$210  = ios__o_dq;
      /* \amaranth.decoding  = "WRITE_6/11" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h0b:
          \W_DATA$210  = ios__o_dq;
      /* \amaranth.decoding  = "WRITE_7/12" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h0c:
          \W_DATA$210  = ios__o_dq;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$324 ) begin end
    \IN_PROGRESS$53  = 1'h1;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:280" *)
    casez (rw_bank_1_fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:290" */
      5'h00:
          (* full_case = 32'd1 *)
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *)
          casez (\$219 )
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" */
            1'h1:
                /* empty */;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:298" */
            default:
                \IN_PROGRESS$53  = 1'h0;
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$324 ) begin end
    \rw_bank_1_fsm_state$next  = rw_bank_1_fsm_state;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:280" *)
    casez (rw_bank_1_fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:290" */
      5'h00:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *)
          casez (\$229 )
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" */
            1'h1:
                \rw_bank_1_fsm_state$next  = 5'h01;
          endcase
      /* \amaranth.decoding  = "WAS_ACTIVE_NOP1/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:301" */
      5'h01:
          \rw_bank_1_fsm_state$next  = 5'h02;
      /* \amaranth.decoding  = "NOP3/2" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:304" */
      5'h02:
          (* full_case = 32'd1 *)
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:305" *)
          casez ({ \$233 , \$231  })
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:305" */
            2'b?1:
                \rw_bank_1_fsm_state$next  = 5'h03;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:308" */
            2'b1?:
                \rw_bank_1_fsm_state$next  = 5'h04;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:311" */
            default:
                \rw_bank_1_fsm_state$next  = 5'h05;
          endcase
      /* \amaranth.decoding  = "WRITE_0/3" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:316" */
      5'h03:
          \rw_bank_1_fsm_state$next  = 5'h06;
      /* \amaranth.decoding  = "WRITE_1/6" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h06:
          \rw_bank_1_fsm_state$next  = 5'h07;
      /* \amaranth.decoding  = "WRITE_2/7" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h07:
          \rw_bank_1_fsm_state$next  = 5'h08;
      /* \amaranth.decoding  = "WRITE_3/8" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h08:
          \rw_bank_1_fsm_state$next  = 5'h09;
      /* \amaranth.decoding  = "WRITE_4/9" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h09:
          \rw_bank_1_fsm_state$next  = 5'h0a;
      /* \amaranth.decoding  = "WRITE_5/10" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h0a:
          \rw_bank_1_fsm_state$next  = 5'h0b;
      /* \amaranth.decoding  = "WRITE_6/11" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h0b:
          \rw_bank_1_fsm_state$next  = 5'h0c;
      /* \amaranth.decoding  = "WRITE_7/12" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h0c:
          \rw_bank_1_fsm_state$next  = 5'h00;
      /* \amaranth.decoding  = "READ_-3/4" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:348" */
      5'h04:
          \rw_bank_1_fsm_state$next  = 5'h0d;
      /* \amaranth.decoding  = "READ_-2/13" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h0d:
          \rw_bank_1_fsm_state$next  = 5'h0e;
      /* \amaranth.decoding  = "READ_-1/14" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h0e:
          \rw_bank_1_fsm_state$next  = 5'h0f;
      /* \amaranth.decoding  = "READ_0/15" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h0f:
          \rw_bank_1_fsm_state$next  = 5'h10;
      /* \amaranth.decoding  = "READ_1/16" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h10:
          \rw_bank_1_fsm_state$next  = 5'h11;
      /* \amaranth.decoding  = "READ_2/17" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h11:
          \rw_bank_1_fsm_state$next  = 5'h12;
      /* \amaranth.decoding  = "READ_3/18" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h12:
          \rw_bank_1_fsm_state$next  = 5'h13;
      /* \amaranth.decoding  = "READ_4/19" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h13:
          \rw_bank_1_fsm_state$next  = 5'h14;
      /* \amaranth.decoding  = "READ_5/20" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h14:
          \rw_bank_1_fsm_state$next  = 5'h15;
      /* \amaranth.decoding  = "READ_6/21" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h15:
          \rw_bank_1_fsm_state$next  = 5'h16;
      /* \amaranth.decoding  = "READ_7/22" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h16:
          \rw_bank_1_fsm_state$next  = 5'h00;
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \rw_bank_1_fsm_state$next  = 5'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$324 ) begin end
    \R_DATA$235  = 16'h0000;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:280" *)
    casez (rw_bank_1_fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:290" */
      5'h00:
          /* empty */;
      /* \amaranth.decoding  = "WAS_ACTIVE_NOP1/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:301" */
      5'h01:
          /* empty */;
      /* \amaranth.decoding  = "NOP3/2" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:304" */
      5'h02:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_0/3" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:316" */
      5'h03:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_1/6" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h06:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_2/7" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h07:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_3/8" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h08:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_4/9" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h09:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_5/10" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h0a:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_6/11" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h0b:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_7/12" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h0c:
          /* empty */;
      /* \amaranth.decoding  = "READ_-3/4" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:348" */
      5'h04:
          /* empty */;
      /* \amaranth.decoding  = "READ_-2/13" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h0d:
          \R_DATA$235  = 16'h0000;
      /* \amaranth.decoding  = "READ_-1/14" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h0e:
          \R_DATA$235  = 16'h0000;
      /* \amaranth.decoding  = "READ_0/15" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h0f:
          \R_DATA$235  = ios__i_dq;
      /* \amaranth.decoding  = "READ_1/16" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h10:
          \R_DATA$235  = ios__i_dq;
      /* \amaranth.decoding  = "READ_2/17" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h11:
          \R_DATA$235  = ios__i_dq;
      /* \amaranth.decoding  = "READ_3/18" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h12:
          \R_DATA$235  = ios__i_dq;
      /* \amaranth.decoding  = "READ_4/19" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h13:
          \R_DATA$235  = ios__i_dq;
      /* \amaranth.decoding  = "READ_5/20" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h14:
          \R_DATA$235  = ios__i_dq;
      /* \amaranth.decoding  = "READ_6/21" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h15:
          \R_DATA$235  = ios__i_dq;
      /* \amaranth.decoding  = "READ_7/22" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h16:
          \R_DATA$235  = ios__i_dq;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$324 ) begin end
    \W_DATA$236  = 16'h0000;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:280" *)
    casez (rw_bank_2_fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:290" */
      5'h00:
          /* empty */;
      /* \amaranth.decoding  = "WAS_ACTIVE_NOP1/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:301" */
      5'h01:
          /* empty */;
      /* \amaranth.decoding  = "NOP3/2" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:304" */
      5'h02:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_0/3" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:316" */
      5'h03:
          \W_DATA$236  = ios__o_dq;
      /* \amaranth.decoding  = "WRITE_1/6" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h06:
          \W_DATA$236  = ios__o_dq;
      /* \amaranth.decoding  = "WRITE_2/7" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h07:
          \W_DATA$236  = ios__o_dq;
      /* \amaranth.decoding  = "WRITE_3/8" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h08:
          \W_DATA$236  = ios__o_dq;
      /* \amaranth.decoding  = "WRITE_4/9" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h09:
          \W_DATA$236  = ios__o_dq;
      /* \amaranth.decoding  = "WRITE_5/10" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h0a:
          \W_DATA$236  = ios__o_dq;
      /* \amaranth.decoding  = "WRITE_6/11" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h0b:
          \W_DATA$236  = ios__o_dq;
      /* \amaranth.decoding  = "WRITE_7/12" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h0c:
          \W_DATA$236  = ios__o_dq;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$324 ) begin end
    \IN_PROGRESS$54  = 1'h1;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:280" *)
    casez (rw_bank_2_fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:290" */
      5'h00:
          (* full_case = 32'd1 *)
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *)
          casez (\$245 )
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" */
            1'h1:
                /* empty */;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:298" */
            default:
                \IN_PROGRESS$54  = 1'h0;
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$324 ) begin end
    \rw_bank_2_fsm_state$next  = rw_bank_2_fsm_state;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:280" *)
    casez (rw_bank_2_fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:290" */
      5'h00:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *)
          casez (\$255 )
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" */
            1'h1:
                \rw_bank_2_fsm_state$next  = 5'h01;
          endcase
      /* \amaranth.decoding  = "WAS_ACTIVE_NOP1/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:301" */
      5'h01:
          \rw_bank_2_fsm_state$next  = 5'h02;
      /* \amaranth.decoding  = "NOP3/2" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:304" */
      5'h02:
          (* full_case = 32'd1 *)
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:305" *)
          casez ({ \$259 , \$257  })
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:305" */
            2'b?1:
                \rw_bank_2_fsm_state$next  = 5'h03;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:308" */
            2'b1?:
                \rw_bank_2_fsm_state$next  = 5'h04;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:311" */
            default:
                \rw_bank_2_fsm_state$next  = 5'h05;
          endcase
      /* \amaranth.decoding  = "WRITE_0/3" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:316" */
      5'h03:
          \rw_bank_2_fsm_state$next  = 5'h06;
      /* \amaranth.decoding  = "WRITE_1/6" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h06:
          \rw_bank_2_fsm_state$next  = 5'h07;
      /* \amaranth.decoding  = "WRITE_2/7" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h07:
          \rw_bank_2_fsm_state$next  = 5'h08;
      /* \amaranth.decoding  = "WRITE_3/8" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h08:
          \rw_bank_2_fsm_state$next  = 5'h09;
      /* \amaranth.decoding  = "WRITE_4/9" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h09:
          \rw_bank_2_fsm_state$next  = 5'h0a;
      /* \amaranth.decoding  = "WRITE_5/10" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h0a:
          \rw_bank_2_fsm_state$next  = 5'h0b;
      /* \amaranth.decoding  = "WRITE_6/11" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h0b:
          \rw_bank_2_fsm_state$next  = 5'h0c;
      /* \amaranth.decoding  = "WRITE_7/12" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h0c:
          \rw_bank_2_fsm_state$next  = 5'h00;
      /* \amaranth.decoding  = "READ_-3/4" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:348" */
      5'h04:
          \rw_bank_2_fsm_state$next  = 5'h0d;
      /* \amaranth.decoding  = "READ_-2/13" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h0d:
          \rw_bank_2_fsm_state$next  = 5'h0e;
      /* \amaranth.decoding  = "READ_-1/14" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h0e:
          \rw_bank_2_fsm_state$next  = 5'h0f;
      /* \amaranth.decoding  = "READ_0/15" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h0f:
          \rw_bank_2_fsm_state$next  = 5'h10;
      /* \amaranth.decoding  = "READ_1/16" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h10:
          \rw_bank_2_fsm_state$next  = 5'h11;
      /* \amaranth.decoding  = "READ_2/17" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h11:
          \rw_bank_2_fsm_state$next  = 5'h12;
      /* \amaranth.decoding  = "READ_3/18" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h12:
          \rw_bank_2_fsm_state$next  = 5'h13;
      /* \amaranth.decoding  = "READ_4/19" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h13:
          \rw_bank_2_fsm_state$next  = 5'h14;
      /* \amaranth.decoding  = "READ_5/20" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h14:
          \rw_bank_2_fsm_state$next  = 5'h15;
      /* \amaranth.decoding  = "READ_6/21" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h15:
          \rw_bank_2_fsm_state$next  = 5'h16;
      /* \amaranth.decoding  = "READ_7/22" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h16:
          \rw_bank_2_fsm_state$next  = 5'h00;
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \rw_bank_2_fsm_state$next  = 5'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$324 ) begin end
    \R_DATA$261  = 16'h0000;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:280" *)
    casez (rw_bank_2_fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:290" */
      5'h00:
          /* empty */;
      /* \amaranth.decoding  = "WAS_ACTIVE_NOP1/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:301" */
      5'h01:
          /* empty */;
      /* \amaranth.decoding  = "NOP3/2" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:304" */
      5'h02:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_0/3" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:316" */
      5'h03:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_1/6" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h06:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_2/7" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h07:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_3/8" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h08:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_4/9" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h09:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_5/10" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h0a:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_6/11" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h0b:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_7/12" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h0c:
          /* empty */;
      /* \amaranth.decoding  = "READ_-3/4" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:348" */
      5'h04:
          /* empty */;
      /* \amaranth.decoding  = "READ_-2/13" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h0d:
          \R_DATA$261  = 16'h0000;
      /* \amaranth.decoding  = "READ_-1/14" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h0e:
          \R_DATA$261  = 16'h0000;
      /* \amaranth.decoding  = "READ_0/15" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h0f:
          \R_DATA$261  = ios__i_dq;
      /* \amaranth.decoding  = "READ_1/16" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h10:
          \R_DATA$261  = ios__i_dq;
      /* \amaranth.decoding  = "READ_2/17" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h11:
          \R_DATA$261  = ios__i_dq;
      /* \amaranth.decoding  = "READ_3/18" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h12:
          \R_DATA$261  = ios__i_dq;
      /* \amaranth.decoding  = "READ_4/19" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h13:
          \R_DATA$261  = ios__i_dq;
      /* \amaranth.decoding  = "READ_5/20" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h14:
          \R_DATA$261  = ios__i_dq;
      /* \amaranth.decoding  = "READ_6/21" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h15:
          \R_DATA$261  = ios__i_dq;
      /* \amaranth.decoding  = "READ_7/22" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h16:
          \R_DATA$261  = ios__i_dq;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$324 ) begin end
    \W_DATA$262  = 16'h0000;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:280" *)
    casez (rw_bank_3_fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:290" */
      5'h00:
          /* empty */;
      /* \amaranth.decoding  = "WAS_ACTIVE_NOP1/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:301" */
      5'h01:
          /* empty */;
      /* \amaranth.decoding  = "NOP3/2" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:304" */
      5'h02:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_0/3" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:316" */
      5'h03:
          \W_DATA$262  = ios__o_dq;
      /* \amaranth.decoding  = "WRITE_1/6" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h06:
          \W_DATA$262  = ios__o_dq;
      /* \amaranth.decoding  = "WRITE_2/7" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h07:
          \W_DATA$262  = ios__o_dq;
      /* \amaranth.decoding  = "WRITE_3/8" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h08:
          \W_DATA$262  = ios__o_dq;
      /* \amaranth.decoding  = "WRITE_4/9" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h09:
          \W_DATA$262  = ios__o_dq;
      /* \amaranth.decoding  = "WRITE_5/10" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h0a:
          \W_DATA$262  = ios__o_dq;
      /* \amaranth.decoding  = "WRITE_6/11" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h0b:
          \W_DATA$262  = ios__o_dq;
      /* \amaranth.decoding  = "WRITE_7/12" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h0c:
          \W_DATA$262  = ios__o_dq;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$324 ) begin end
    \IN_PROGRESS$55  = 1'h1;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:280" *)
    casez (rw_bank_3_fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:290" */
      5'h00:
          (* full_case = 32'd1 *)
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *)
          casez (\$271 )
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" */
            1'h1:
                /* empty */;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:298" */
            default:
                \IN_PROGRESS$55  = 1'h0;
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$324 ) begin end
    \rw_bank_3_fsm_state$next  = rw_bank_3_fsm_state;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:280" *)
    casez (rw_bank_3_fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:290" */
      5'h00:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" *)
          casez (\$281 )
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291" */
            1'h1:
                \rw_bank_3_fsm_state$next  = 5'h01;
          endcase
      /* \amaranth.decoding  = "WAS_ACTIVE_NOP1/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:301" */
      5'h01:
          \rw_bank_3_fsm_state$next  = 5'h02;
      /* \amaranth.decoding  = "NOP3/2" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:304" */
      5'h02:
          (* full_case = 32'd1 *)
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:305" *)
          casez ({ \$285 , \$283  })
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:305" */
            2'b?1:
                \rw_bank_3_fsm_state$next  = 5'h03;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:308" */
            2'b1?:
                \rw_bank_3_fsm_state$next  = 5'h04;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:311" */
            default:
                \rw_bank_3_fsm_state$next  = 5'h05;
          endcase
      /* \amaranth.decoding  = "WRITE_0/3" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:316" */
      5'h03:
          \rw_bank_3_fsm_state$next  = 5'h06;
      /* \amaranth.decoding  = "WRITE_1/6" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h06:
          \rw_bank_3_fsm_state$next  = 5'h07;
      /* \amaranth.decoding  = "WRITE_2/7" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h07:
          \rw_bank_3_fsm_state$next  = 5'h08;
      /* \amaranth.decoding  = "WRITE_3/8" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h08:
          \rw_bank_3_fsm_state$next  = 5'h09;
      /* \amaranth.decoding  = "WRITE_4/9" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h09:
          \rw_bank_3_fsm_state$next  = 5'h0a;
      /* \amaranth.decoding  = "WRITE_5/10" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h0a:
          \rw_bank_3_fsm_state$next  = 5'h0b;
      /* \amaranth.decoding  = "WRITE_6/11" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h0b:
          \rw_bank_3_fsm_state$next  = 5'h0c;
      /* \amaranth.decoding  = "WRITE_7/12" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h0c:
          \rw_bank_3_fsm_state$next  = 5'h00;
      /* \amaranth.decoding  = "READ_-3/4" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:348" */
      5'h04:
          \rw_bank_3_fsm_state$next  = 5'h0d;
      /* \amaranth.decoding  = "READ_-2/13" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h0d:
          \rw_bank_3_fsm_state$next  = 5'h0e;
      /* \amaranth.decoding  = "READ_-1/14" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h0e:
          \rw_bank_3_fsm_state$next  = 5'h0f;
      /* \amaranth.decoding  = "READ_0/15" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h0f:
          \rw_bank_3_fsm_state$next  = 5'h10;
      /* \amaranth.decoding  = "READ_1/16" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h10:
          \rw_bank_3_fsm_state$next  = 5'h11;
      /* \amaranth.decoding  = "READ_2/17" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h11:
          \rw_bank_3_fsm_state$next  = 5'h12;
      /* \amaranth.decoding  = "READ_3/18" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h12:
          \rw_bank_3_fsm_state$next  = 5'h13;
      /* \amaranth.decoding  = "READ_4/19" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h13:
          \rw_bank_3_fsm_state$next  = 5'h14;
      /* \amaranth.decoding  = "READ_5/20" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h14:
          \rw_bank_3_fsm_state$next  = 5'h15;
      /* \amaranth.decoding  = "READ_6/21" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h15:
          \rw_bank_3_fsm_state$next  = 5'h16;
      /* \amaranth.decoding  = "READ_7/22" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h16:
          \rw_bank_3_fsm_state$next  = 5'h00;
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \rw_bank_3_fsm_state$next  = 5'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$324 ) begin end
    \R_DATA$287  = 16'h0000;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:280" *)
    casez (rw_bank_3_fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:290" */
      5'h00:
          /* empty */;
      /* \amaranth.decoding  = "WAS_ACTIVE_NOP1/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:301" */
      5'h01:
          /* empty */;
      /* \amaranth.decoding  = "NOP3/2" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:304" */
      5'h02:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_0/3" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:316" */
      5'h03:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_1/6" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h06:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_2/7" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h07:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_3/8" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h08:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_4/9" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h09:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_5/10" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h0a:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_6/11" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h0b:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_7/12" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331" */
      5'h0c:
          /* empty */;
      /* \amaranth.decoding  = "READ_-3/4" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:348" */
      5'h04:
          /* empty */;
      /* \amaranth.decoding  = "READ_-2/13" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h0d:
          \R_DATA$287  = 16'h0000;
      /* \amaranth.decoding  = "READ_-1/14" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h0e:
          \R_DATA$287  = 16'h0000;
      /* \amaranth.decoding  = "READ_0/15" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h0f:
          \R_DATA$287  = ios__i_dq;
      /* \amaranth.decoding  = "READ_1/16" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h10:
          \R_DATA$287  = ios__i_dq;
      /* \amaranth.decoding  = "READ_2/17" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h11:
          \R_DATA$287  = ios__i_dq;
      /* \amaranth.decoding  = "READ_3/18" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h12:
          \R_DATA$287  = ios__i_dq;
      /* \amaranth.decoding  = "READ_4/19" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h13:
          \R_DATA$287  = ios__i_dq;
      /* \amaranth.decoding  = "READ_5/20" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h14:
          \R_DATA$287  = ios__i_dq;
      /* \amaranth.decoding  = "READ_6/21" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h15:
          \R_DATA$287  = ios__i_dq;
      /* \amaranth.decoding  = "READ_7/22" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363" */
      5'h16:
          \R_DATA$287  = ios__i_dq;
    endcase
  end
  assign \$3  = \$4 ;
  assign \$8  = \$9 ;
  assign \$13  = \$14 ;
  assign \$18  = \$19 ;
  assign \$sample$s$sdram_addr$sdram$6$next  = \$sample$s$sdram_addr$sdram$5 ;
  assign \$sample$s$sdram_addr$sdram$5$next  = \$sample$s$sdram_addr$sdram$4 ;
  assign \$sample$s$sdram_addr$sdram$4$next  = \$sample$s$sdram_addr$sdram$3 ;
  assign \$sample$s$sdram_addr$sdram$3$next  = \$sample$s$sdram_addr$sdram$2 ;
  assign \$sample$s$sdram_addr$sdram$2$next  = \$sample$s$sdram_addr$sdram$1 ;
  assign \$sample$s$sdram_addr$sdram$1$next  = sdram_addr;
  assign \$sample$s$w_data$sdram$3$next  = \$sample$s$w_data$sdram$2 ;
  assign \$sample$s$w_data$sdram$2$next  = \$sample$s$w_data$sdram$1 ;
  assign \$sample$s$w_data$sdram$1$next  = w_data;
  assign \$sample$s$o_col$sdram$3$next  = \$sample$s$o_col$sdram$2 ;
  assign \$sample$s$o_col$sdram$2$next  = \$sample$s$o_col$sdram$1 ;
  assign \$sample$s$o_col$sdram$1$next  = o_col;
  assign \$sample$s$o_bank$sdram$3$next  = \$sample$s$o_bank$sdram$2 ;
  assign \$sample$s$o_bank$sdram$2$next  = \$sample$s$o_bank$sdram$1 ;
  assign \$sample$s$o_bank$sdram$1$next  = o_bank;
  assign \$sample$s$task_request$sdram$2$next  = \$sample$s$task_request$sdram$1 ;
  assign \$sample$s$task_request$sdram$1$next  = task_request;
  assign ios__o_a[12] = 1'h0;
  assign in_progress = \$56 ;
  assign w_data = sdram_data;
  assign o_row = addr_temp[21:11];
  assign o_col = { addr_temp[10:5], addr_temp[2:0] };
  assign o_bank = addr_temp[4:3];
  assign addr_temp = sdram_addr;
  assign ios__o_clk_en = 1'h1;
  assign shared_timer_inactive_3 = \$51 ;
  assign shared_timer_inactive_2 = \$45 ;
  assign shared_timer_inactive_1 = \$39 ;
  assign shared_timer_inactive = \$33 ;
  assign shared_timer_done_3 = \$27 ;
  assign shared_timer_done_2 = \$25 ;
  assign shared_timer_done_1 = \$23 ;
  assign shared_timer_done = \$21 ;
endmodule

(* \amaranth.hierarchy  = "top.dut.U$$1.ila.fifo.sdram_controller.refresh_controller" *)
(* generator = "Amaranth" *)
module refresh_controller(sdram_clk, initialised, refresh_in_progress, trigger_refresh, ios__o_a, ios__o_clk_en, ios__o_cmd, request_to_refresh_soon, sdram_rst);
  reg \$auto$verilog_backend.cc:2083:dump_module$325  = 0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:60" *)
  wire [23:0] \$1 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:117" *)
  wire [23:0] \$11 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:117" *)
  wire \$12 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:69" *)
  wire \$15 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:91" *)
  wire \$17 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:93" *)
  wire [25:0] \$19 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:60" *)
  wire [23:0] \$2 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:93" *)
  wire [25:0] \$20 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:69" *)
  wire \$22 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:95" *)
  wire \$24 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:97" *)
  wire [25:0] \$26 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:97" *)
  wire [25:0] \$27 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:149" *)
  wire [25:0] \$29 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:85" *)
  wire [23:0] \$30 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:85" *)
  wire [24:0] \$32 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:149" *)
  wire [25:0] \$34 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:99" *)
  wire \$36 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:101" *)
  wire [25:0] \$38 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:101" *)
  wire [25:0] \$39 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:60" *)
  wire [23:0] \$4 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:103" *)
  wire \$41 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:105" *)
  wire [25:0] \$43 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:105" *)
  wire [25:0] \$44 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:110" *)
  wire \$46 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:111" *)
  wire \$48 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:60" *)
  wire \$5 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:112" *)
  wire \$50 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:113" *)
  wire \$52 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:117" *)
  wire \$54 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:117" *)
  wire \$56 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:117" *)
  wire \$58 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:118" *)
  wire \$60 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:118" *)
  wire \$62 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:118" *)
  wire \$64 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:119" *)
  wire \$66 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:119" *)
  wire \$68 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:119" *)
  wire \$70 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:120" *)
  wire \$72 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:120" *)
  wire \$74 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:120" *)
  wire \$76 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:69" *)
  wire \$78 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:117" *)
  wire [23:0] \$8 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:69" *)
  wire \$80 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:69" *)
  wire \$82 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:69" *)
  wire \$84 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:69" *)
  wire \$86 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:100" *)
  wire \$88 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:117" *)
  wire [23:0] \$9 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:100" *)
  wire \$90 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:101" *)
  wire [3:0] \$92 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:101" *)
  wire [3:0] \$93 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:100" *)
  wire \$95 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:129" *)
  reg complete;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:131" *)
  reg [2:0] initialise_and_load_mode_register_fsm_state = 3'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:131" *)
  reg [2:0] \initialise_and_load_mode_register_fsm_state$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:34" *)
  output initialised;
  reg initialised = 1'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:34" *)
  reg \initialised$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:55" *)
  output [12:0] ios__o_a;
  reg [12:0] ios__o_a;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:55" *)
  output ios__o_clk_en;
  reg ios__o_clk_en;
  (* enum_base_type = "cmd_to_dram_ic" *)
  (* enum_value_0000 = "CMDO_DESL" *)
  (* enum_value_0001 = "CMDO_NOP" *)
  (* enum_value_0010 = "CMDO_BST" *)
  (* enum_value_0011 = "CMDO_READ" *)
  (* enum_value_0100 = "CMDO_READ_AP" *)
  (* enum_value_0101 = "CMDO_WRITE" *)
  (* enum_value_0110 = "CMDO_WRITE_AP" *)
  (* enum_value_0111 = "CMDO_ACT" *)
  (* enum_value_1000 = "CMDO_PRE" *)
  (* enum_value_1001 = "CMDO_PALL" *)
  (* enum_value_1010 = "CMDO_REF" *)
  (* enum_value_1011 = "CMDO_SELF" *)
  (* enum_value_1100 = "CMDO_MRS" *)
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:55" *)
  output [3:0] ios__o_cmd;
  reg [3:0] ios__o_cmd;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:67" *)
  reg [2:0] refresh_controller_fsm_state = 3'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:67" *)
  reg [2:0] \refresh_controller_fsm_state$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:38" *)
  output refresh_in_progress;
  reg refresh_in_progress = 1'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:38" *)
  reg \refresh_in_progress$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:47" *)
  reg [22:0] refresh_level = 23'h45d300;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:47" *)
  reg [22:0] \refresh_level$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:40" *)
  reg [2:0] refreshes_to_do = 3'h5;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:40" *)
  reg [2:0] \refreshes_to_do$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:36" *)
  output request_to_refresh_soon;
  reg request_to_refresh_soon = 1'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:36" *)
  reg \request_to_refresh_soon$next ;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210" *)
  input sdram_clk;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210" *)
  input sdram_rst;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:73" *)
  reg [24:0] shared_timer = 25'h0000000;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:73" *)
  reg [24:0] \shared_timer$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:74" *)
  reg [24:0] shared_timer_1 = 25'h0000000;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:74" *)
  reg [24:0] \shared_timer_1$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:75" *)
  reg [24:0] shared_timer_2 = 25'h0000000;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:75" *)
  reg [24:0] \shared_timer_2$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:76" *)
  reg [24:0] shared_timer_3 = 25'h0000000;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:76" *)
  reg [24:0] \shared_timer_3$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:77" *)
  wire shared_timer_done;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:78" *)
  wire shared_timer_done_1;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:79" *)
  wire shared_timer_done_2;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:80" *)
  wire shared_timer_done_3;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:81" *)
  wire shared_timer_inactive;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:82" *)
  wire shared_timer_inactive_1;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:83" *)
  wire shared_timer_inactive_2;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:84" *)
  wire shared_timer_inactive_3;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:37" *)
  input trigger_refresh;
  assign \$9  = refresh_level + (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:117" *) 10'h22e;
  assign \$12  = refresh_level < (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:117" *) 23'h45d0d2;
  assign \$11  = \$12  ? (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:117" *) \$9  : 24'h45d300;
  assign \$15  = ~ (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:69" *) initialised;
  assign \$17  = shared_timer > (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:91" *) 1'h0;
  assign \$20  = shared_timer - (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:93" *) 1'h1;
  assign \$22  = ~ (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:69" *) initialised;
  assign \$24  = shared_timer_1 > (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:95" *) 1'h0;
  assign \$27  = shared_timer_1 - (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:97" *) 1'h1;
  assign \$2  = refresh_level - (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:60" *) 1'h1;
  assign \$30  = 23'h45d300 - (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:85" *) refresh_level;
  assign \$32  = 10'h22e - (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:85" *) \$30 ;
  assign \$34  = \$32  - (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:149" *) 1'h1;
  assign \$36  = shared_timer_2 > (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:99" *) 1'h0;
  assign \$39  = shared_timer_2 - (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:101" *) 1'h1;
  assign \$41  = shared_timer_3 > (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:103" *) 1'h0;
  assign \$44  = shared_timer_3 - (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:105" *) 1'h1;
  assign \$46  = shared_timer == (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:110" *) 1'h1;
  assign \$48  = shared_timer_1 == (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:111" *) 1'h1;
  assign \$50  = shared_timer_2 == (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:112" *) 1'h1;
  assign \$52  = shared_timer_3 == (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:113" *) 1'h1;
  assign \$54  = ! (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:117" *) shared_timer;
  assign \$56  = ~ (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:117" *) shared_timer_done;
  assign \$58  = \$54  & (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:117" *) \$56 ;
  assign \$5  = refresh_level > (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:60" *) 1'h0;
  assign \$60  = ! (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:118" *) shared_timer_1;
  assign \$62  = ~ (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:118" *) shared_timer_done_1;
  assign \$64  = \$60  & (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:118" *) \$62 ;
  assign \$66  = ! (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:119" *) shared_timer_2;
  assign \$68  = ~ (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:119" *) shared_timer_done_2;
  assign \$4  = \$5  ? (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:60" *) \$2  : 24'h000000;
  assign \$70  = \$66  & (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:119" *) \$68 ;
  assign \$72  = ! (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:120" *) shared_timer_3;
  assign \$74  = ~ (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:120" *) shared_timer_done_3;
  assign \$76  = \$72  & (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:120" *) \$74 ;
  assign \$78  = ~ (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:69" *) initialised;
  assign \$80  = ~ (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:69" *) initialised;
  assign \$82  = ~ (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:69" *) initialised;
  assign \$84  = ~ (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:69" *) initialised;
  assign \$86  = ~ (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:69" *) initialised;
  assign \$88  = refreshes_to_do > (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:100" *) 1'h0;
  assign \$90  = refreshes_to_do > (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:100" *) 1'h0;
  assign \$93  = refreshes_to_do - (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:101" *) 1'h1;
  assign \$95  = refreshes_to_do > (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:100" *) 1'h0;
  always @(posedge sdram_clk)
    refresh_in_progress <= \refresh_in_progress$next ;
  always @(posedge sdram_clk)
    request_to_refresh_soon <= \request_to_refresh_soon$next ;
  always @(posedge sdram_clk)
    refreshes_to_do <= \refreshes_to_do$next ;
  always @(posedge sdram_clk)
    refresh_controller_fsm_state <= \refresh_controller_fsm_state$next ;
  always @(posedge sdram_clk)
    initialised <= \initialised$next ;
  always @(posedge sdram_clk)
    initialise_and_load_mode_register_fsm_state <= \initialise_and_load_mode_register_fsm_state$next ;
  always @(posedge sdram_clk)
    shared_timer_3 <= \shared_timer_3$next ;
  always @(posedge sdram_clk)
    shared_timer_2 <= \shared_timer_2$next ;
  always @(posedge sdram_clk)
    shared_timer_1 <= \shared_timer_1$next ;
  always @(posedge sdram_clk)
    shared_timer <= \shared_timer$next ;
  always @(posedge sdram_clk)
    refresh_level <= \refresh_level$next ;
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$325 ) begin end
    \refresh_level$next  = \$4 [22:0];
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:67" *)
    casez (refresh_controller_fsm_state)
      /* \amaranth.decoding  = "AFTER_RESET/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:68" */
      3'h0:
          /* empty */;
      /* \amaranth.decoding  = "INITIAL_SETUP/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:72" */
      3'h1:
          /* empty */;
      /* \amaranth.decoding  = "READY_FOR_NORMAL_OPERATION/3" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:81" */
      3'h3:
          /* empty */;
      /* \amaranth.decoding  = "REQUEST_REFRESH_SOON/2" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:92" */
      3'h2:
          /* empty */;
      /* \amaranth.decoding  = "DO_ANOTHER_REFRESH?/4" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:98" */
      3'h4:
          /* empty */;
      /* \amaranth.decoding  = "AUTO_REFRESH/5" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:111" */
      3'h5:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:112" *)
          casez (shared_timer_inactive)
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:112" */
            1'h1:
                \refresh_level$next  = \$11 [22:0];
          endcase
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \refresh_level$next  = 23'h45d300;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$325 ) begin end
    ios__o_clk_en = 1'h1;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:67" *)
    casez (refresh_controller_fsm_state)
      /* \amaranth.decoding  = "AFTER_RESET/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:68" */
      3'h0:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:130" *)
          casez (\$15 )
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:130" */
            1'h1:
                (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:131" *)
                casez (initialise_and_load_mode_register_fsm_state)
                  /* \amaranth.decoding  = "POWERUP/0" */
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:133" */
                  3'h0:
                      (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:134" *)
                      casez (shared_timer_inactive)
                        /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:134" */
                        1'h1:
                            ios__o_clk_en = 1'h1;
                      endcase
                endcase
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$325 ) begin end
    ios__o_cmd = 4'h0;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:67" *)
    casez (refresh_controller_fsm_state)
      /* \amaranth.decoding  = "AFTER_RESET/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:68" */
      3'h0:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:130" *)
          casez (\$78 )
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:130" */
            1'h1:
                (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:131" *)
                casez (initialise_and_load_mode_register_fsm_state)
                  /* \amaranth.decoding  = "POWERUP/0" */
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:133" */
                  3'h0:
                      (* full_case = 32'd1 *)
                      (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:134" *)
                      casez (shared_timer_inactive)
                        /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:134" */
                        1'h1:
                            ios__o_cmd = 4'h1;
                        /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:140" */
                        default:
                            ios__o_cmd = 4'h1;
                      endcase
                  /* \amaranth.decoding  = "PRECH_BANKS/1" */
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:145" */
                  3'h1:
                      (* full_case = 32'd1 *)
                      (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:146" *)
                      casez (shared_timer_inactive)
                        /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:146" */
                        1'h1:
                            ios__o_cmd = 4'h9;
                        /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:149" */
                        default:
                            ios__o_cmd = 4'h1;
                      endcase
                  /* \amaranth.decoding  = "AUTO_REFRESH_1/2" */
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:154" */
                  3'h2:
                      (* full_case = 32'd1 *)
                      (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:155" *)
                      casez (shared_timer_inactive)
                        /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:155" */
                        1'h1:
                            ios__o_cmd = 4'ha;
                        /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:158" */
                        default:
                            ios__o_cmd = 4'h1;
                      endcase
                  /* \amaranth.decoding  = "AUTO_REFRESH_2/3" */
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:163" */
                  3'h3:
                      (* full_case = 32'd1 *)
                      (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:164" *)
                      casez (shared_timer_inactive)
                        /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:164" */
                        1'h1:
                            ios__o_cmd = 4'ha;
                        /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:167" */
                        default:
                            ios__o_cmd = 4'h1;
                      endcase
                  /* \amaranth.decoding  = "LOAD_MODE_REG/4" */
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:172" */
                  3'h4:
                    begin
                      (* full_case = 32'd1 *)
                      (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:173" *)
                      casez (shared_timer_inactive)
                        /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:173" */
                        1'h1:
                            ios__o_cmd = 4'hc;
                        /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:181" */
                        default:
                            ios__o_cmd = 4'h1;
                      endcase
                      (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:183" *)
                      casez (shared_timer_done)
                        /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:183" */
                        1'h1:
                            ios__o_cmd = 4'h1;
                      endcase
                    end
                endcase
          endcase
      /* \amaranth.decoding  = "INITIAL_SETUP/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:72" */
      3'h1:
          /* empty */;
      /* \amaranth.decoding  = "READY_FOR_NORMAL_OPERATION/3" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:81" */
      3'h3:
          /* empty */;
      /* \amaranth.decoding  = "REQUEST_REFRESH_SOON/2" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:92" */
      3'h2:
          /* empty */;
      /* \amaranth.decoding  = "DO_ANOTHER_REFRESH?/4" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:98" */
      3'h4:
          /* empty */;
      /* \amaranth.decoding  = "AUTO_REFRESH/5" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:111" */
      3'h5:
          (* full_case = 32'd1 *)
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:112" *)
          casez (shared_timer_inactive)
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:112" */
            1'h1:
                ios__o_cmd = 4'ha;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:120" */
            default:
                ios__o_cmd = 4'h1;
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$325 ) begin end
    \initialise_and_load_mode_register_fsm_state$next  = initialise_and_load_mode_register_fsm_state;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:67" *)
    casez (refresh_controller_fsm_state)
      /* \amaranth.decoding  = "AFTER_RESET/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:68" */
      3'h0:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:130" *)
          casez (\$80 )
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:130" */
            1'h1:
                (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:131" *)
                casez (initialise_and_load_mode_register_fsm_state)
                  /* \amaranth.decoding  = "POWERUP/0" */
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:133" */
                  3'h0:
                      (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:142" *)
                      casez (shared_timer_done)
                        /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:142" */
                        1'h1:
                            \initialise_and_load_mode_register_fsm_state$next  = 3'h1;
                      endcase
                  /* \amaranth.decoding  = "PRECH_BANKS/1" */
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:145" */
                  3'h1:
                      (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:151" *)
                      casez (shared_timer_done)
                        /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:151" */
                        1'h1:
                            \initialise_and_load_mode_register_fsm_state$next  = 3'h2;
                      endcase
                  /* \amaranth.decoding  = "AUTO_REFRESH_1/2" */
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:154" */
                  3'h2:
                      (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:160" *)
                      casez (shared_timer_done)
                        /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:160" */
                        1'h1:
                            \initialise_and_load_mode_register_fsm_state$next  = 3'h3;
                      endcase
                  /* \amaranth.decoding  = "AUTO_REFRESH_2/3" */
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:163" */
                  3'h3:
                      (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:169" *)
                      casez (shared_timer_done)
                        /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:169" */
                        1'h1:
                            \initialise_and_load_mode_register_fsm_state$next  = 3'h4;
                      endcase
                  /* \amaranth.decoding  = "LOAD_MODE_REG/4" */
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:172" */
                  3'h4:
                      (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:183" *)
                      casez (shared_timer_done)
                        /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:183" */
                        1'h1:
                            \initialise_and_load_mode_register_fsm_state$next  = 3'h5;
                      endcase
                endcase
          endcase
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \initialise_and_load_mode_register_fsm_state$next  = 3'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$325 ) begin end
    ios__o_a[9:0] = 10'h000;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:67" *)
    casez (refresh_controller_fsm_state)
      /* \amaranth.decoding  = "AFTER_RESET/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:68" */
      3'h0:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:130" *)
          casez (\$82 )
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:130" */
            1'h1:
                (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:131" *)
                casez (initialise_and_load_mode_register_fsm_state)
                  /* \amaranth.decoding  = "POWERUP/0" */
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:133" */
                  3'h0:
                      /* empty */;
                  /* \amaranth.decoding  = "PRECH_BANKS/1" */
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:145" */
                  3'h1:
                      /* empty */;
                  /* \amaranth.decoding  = "AUTO_REFRESH_1/2" */
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:154" */
                  3'h2:
                      /* empty */;
                  /* \amaranth.decoding  = "AUTO_REFRESH_2/3" */
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:163" */
                  3'h3:
                      /* empty */;
                  /* \amaranth.decoding  = "LOAD_MODE_REG/4" */
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:172" */
                  3'h4:
                      (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:173" *)
                      casez (shared_timer_inactive)
                        /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:173" */
                        1'h1:
                            ios__o_a[9:0] = 10'h033;
                      endcase
                endcase
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$325 ) begin end
    complete = 1'h0;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:67" *)
    casez (refresh_controller_fsm_state)
      /* \amaranth.decoding  = "AFTER_RESET/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:68" */
      3'h0:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:130" *)
          casez (\$84 )
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:130" */
            1'h1:
                (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:131" *)
                casez (initialise_and_load_mode_register_fsm_state)
                  /* \amaranth.decoding  = "POWERUP/0" */
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:133" */
                  3'h0:
                      /* empty */;
                  /* \amaranth.decoding  = "PRECH_BANKS/1" */
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:145" */
                  3'h1:
                      /* empty */;
                  /* \amaranth.decoding  = "AUTO_REFRESH_1/2" */
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:154" */
                  3'h2:
                      /* empty */;
                  /* \amaranth.decoding  = "AUTO_REFRESH_2/3" */
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:163" */
                  3'h3:
                      /* empty */;
                  /* \amaranth.decoding  = "LOAD_MODE_REG/4" */
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:172" */
                  3'h4:
                      /* empty */;
                  /* \amaranth.decoding  = "DONE/5" */
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:187" */
                  3'h5:
                      complete = 1'h1;
                endcase
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$325 ) begin end
    \initialised$next  = initialised;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:67" *)
    casez (refresh_controller_fsm_state)
      /* \amaranth.decoding  = "AFTER_RESET/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:68" */
      3'h0:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:130" *)
          casez (\$86 )
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:130" */
            1'h1:
                (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:131" *)
                casez (initialise_and_load_mode_register_fsm_state)
                  /* \amaranth.decoding  = "POWERUP/0" */
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:133" */
                  3'h0:
                      /* empty */;
                  /* \amaranth.decoding  = "PRECH_BANKS/1" */
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:145" */
                  3'h1:
                      /* empty */;
                  /* \amaranth.decoding  = "AUTO_REFRESH_1/2" */
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:154" */
                  3'h2:
                      /* empty */;
                  /* \amaranth.decoding  = "AUTO_REFRESH_2/3" */
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:163" */
                  3'h3:
                      /* empty */;
                  /* \amaranth.decoding  = "LOAD_MODE_REG/4" */
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:172" */
                  3'h4:
                      /* empty */;
                  /* \amaranth.decoding  = "DONE/5" */
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:187" */
                  3'h5:
                      \initialised$next  = 1'h1;
                endcase
          endcase
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \initialised$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$325 ) begin end
    \refresh_controller_fsm_state$next  = refresh_controller_fsm_state;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:67" *)
    casez (refresh_controller_fsm_state)
      /* \amaranth.decoding  = "AFTER_RESET/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:68" */
      3'h0:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:69" *)
          casez (complete)
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:69" */
            1'h1:
                \refresh_controller_fsm_state$next  = 3'h1;
          endcase
      /* \amaranth.decoding  = "INITIAL_SETUP/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:72" */
      3'h1:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:78" *)
          casez (shared_timer_done_1)
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:78" */
            1'h1:
                \refresh_controller_fsm_state$next  = 3'h2;
          endcase
      /* \amaranth.decoding  = "READY_FOR_NORMAL_OPERATION/3" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:81" */
      3'h3:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:88" *)
          casez (shared_timer_done_1)
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:88" */
            1'h1:
                \refresh_controller_fsm_state$next  = 3'h2;
          endcase
      /* \amaranth.decoding  = "REQUEST_REFRESH_SOON/2" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:92" */
      3'h2:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:94" *)
          casez (trigger_refresh)
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:94" */
            1'h1:
                \refresh_controller_fsm_state$next  = 3'h4;
          endcase
      /* \amaranth.decoding  = "DO_ANOTHER_REFRESH?/4" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:98" */
      3'h4:
          (* full_case = 32'd1 *)
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:100" *)
          casez (\$88 )
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:100" */
            1'h1:
                \refresh_controller_fsm_state$next  = 3'h5;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:104" */
            default:
                \refresh_controller_fsm_state$next  = 3'h3;
          endcase
      /* \amaranth.decoding  = "AUTO_REFRESH/5" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:111" */
      3'h5:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:122" *)
          casez (shared_timer_done)
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:122" */
            1'h1:
                \refresh_controller_fsm_state$next  = 3'h4;
          endcase
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \refresh_controller_fsm_state$next  = 3'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$325 ) begin end
    \shared_timer$next  = shared_timer;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:91" *)
    casez (\$17 )
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:91" */
      1'h1:
          \shared_timer$next  = \$20 [24:0];
    endcase
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:67" *)
    casez (refresh_controller_fsm_state)
      /* \amaranth.decoding  = "AFTER_RESET/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:68" */
      3'h0:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:130" *)
          casez (\$22 )
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:130" */
            1'h1:
                (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:131" *)
                casez (initialise_and_load_mode_register_fsm_state)
                  /* \amaranth.decoding  = "POWERUP/0" */
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:133" */
                  3'h0:
                      (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:134" *)
                      casez (shared_timer_inactive)
                        /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:134" */
                        1'h1:
                            \shared_timer$next  = 25'h000011d;
                      endcase
                  /* \amaranth.decoding  = "PRECH_BANKS/1" */
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:145" */
                  3'h1:
                      (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:146" *)
                      casez (shared_timer_inactive)
                        /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:146" */
                        1'h1:
                            \shared_timer$next  = 25'h0000002;
                      endcase
                  /* \amaranth.decoding  = "AUTO_REFRESH_1/2" */
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:154" */
                  3'h2:
                      (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:155" *)
                      casez (shared_timer_inactive)
                        /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:155" */
                        1'h1:
                            \shared_timer$next  = 25'h0000008;
                      endcase
                  /* \amaranth.decoding  = "AUTO_REFRESH_2/3" */
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:163" */
                  3'h3:
                      (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:164" *)
                      casez (shared_timer_inactive)
                        /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:164" */
                        1'h1:
                            \shared_timer$next  = 25'h0000008;
                      endcase
                  /* \amaranth.decoding  = "LOAD_MODE_REG/4" */
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:172" */
                  3'h4:
                      (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:173" *)
                      casez (shared_timer_inactive)
                        /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:173" */
                        1'h1:
                            \shared_timer$next  = 25'h0000002;
                      endcase
                endcase
          endcase
      /* \amaranth.decoding  = "INITIAL_SETUP/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:72" */
      3'h1:
          /* empty */;
      /* \amaranth.decoding  = "READY_FOR_NORMAL_OPERATION/3" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:81" */
      3'h3:
          /* empty */;
      /* \amaranth.decoding  = "REQUEST_REFRESH_SOON/2" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:92" */
      3'h2:
          /* empty */;
      /* \amaranth.decoding  = "DO_ANOTHER_REFRESH?/4" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:98" */
      3'h4:
          /* empty */;
      /* \amaranth.decoding  = "AUTO_REFRESH/5" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:111" */
      3'h5:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:112" *)
          casez (shared_timer_inactive)
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:112" */
            1'h1:
                \shared_timer$next  = 25'h0000008;
          endcase
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \shared_timer$next  = 25'h0000000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$325 ) begin end
    \refreshes_to_do$next  = refreshes_to_do;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:67" *)
    casez (refresh_controller_fsm_state)
      /* \amaranth.decoding  = "AFTER_RESET/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:68" */
      3'h0:
          /* empty */;
      /* \amaranth.decoding  = "INITIAL_SETUP/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:72" */
      3'h1:
          /* empty */;
      /* \amaranth.decoding  = "READY_FOR_NORMAL_OPERATION/3" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:81" */
      3'h3:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:88" *)
          casez (shared_timer_done_1)
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:88" */
            1'h1:
                \refreshes_to_do$next  = 3'h1;
          endcase
      /* \amaranth.decoding  = "REQUEST_REFRESH_SOON/2" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:92" */
      3'h2:
          /* empty */;
      /* \amaranth.decoding  = "DO_ANOTHER_REFRESH?/4" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:98" */
      3'h4:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:100" *)
          casez (\$90 )
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:100" */
            1'h1:
                \refreshes_to_do$next  = \$93 [2:0];
          endcase
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \refreshes_to_do$next  = 3'h5;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$325 ) begin end
    \request_to_refresh_soon$next  = request_to_refresh_soon;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:67" *)
    casez (refresh_controller_fsm_state)
      /* \amaranth.decoding  = "AFTER_RESET/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:68" */
      3'h0:
          /* empty */;
      /* \amaranth.decoding  = "INITIAL_SETUP/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:72" */
      3'h1:
          /* empty */;
      /* \amaranth.decoding  = "READY_FOR_NORMAL_OPERATION/3" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:81" */
      3'h3:
          /* empty */;
      /* \amaranth.decoding  = "REQUEST_REFRESH_SOON/2" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:92" */
      3'h2:
          \request_to_refresh_soon$next  = 1'h1;
      /* \amaranth.decoding  = "DO_ANOTHER_REFRESH?/4" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:98" */
      3'h4:
          \request_to_refresh_soon$next  = 1'h0;
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \request_to_refresh_soon$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$325 ) begin end
    \refresh_in_progress$next  = refresh_in_progress;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:67" *)
    casez (refresh_controller_fsm_state)
      /* \amaranth.decoding  = "AFTER_RESET/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:68" */
      3'h0:
          /* empty */;
      /* \amaranth.decoding  = "INITIAL_SETUP/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:72" */
      3'h1:
          /* empty */;
      /* \amaranth.decoding  = "READY_FOR_NORMAL_OPERATION/3" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:81" */
      3'h3:
          /* empty */;
      /* \amaranth.decoding  = "REQUEST_REFRESH_SOON/2" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:92" */
      3'h2:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:94" *)
          casez (trigger_refresh)
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:94" */
            1'h1:
                \refresh_in_progress$next  = 1'h1;
          endcase
      /* \amaranth.decoding  = "DO_ANOTHER_REFRESH?/4" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:98" */
      3'h4:
          (* full_case = 32'd1 *)
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:100" *)
          casez (\$95 )
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:100" */
            1'h1:
                /* empty */;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:104" */
            default:
                \refresh_in_progress$next  = 1'h0;
          endcase
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \refresh_in_progress$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$325 ) begin end
    \shared_timer_1$next  = shared_timer_1;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:95" *)
    casez (\$24 )
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:95" */
      1'h1:
          \shared_timer_1$next  = \$27 [24:0];
    endcase
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:67" *)
    casez (refresh_controller_fsm_state)
      /* \amaranth.decoding  = "AFTER_RESET/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:68" */
      3'h0:
          /* empty */;
      /* \amaranth.decoding  = "INITIAL_SETUP/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:72" */
      3'h1:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:73" *)
          casez (shared_timer_inactive_1)
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:73" */
            1'h1:
                \shared_timer_1$next  = 25'h000023b;
          endcase
      /* \amaranth.decoding  = "READY_FOR_NORMAL_OPERATION/3" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:81" */
      3'h3:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:82" *)
          casez (shared_timer_inactive_1)
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:82" */
            1'h1:
                \shared_timer_1$next  = \$34 [24:0];
          endcase
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \shared_timer_1$next  = 25'h0000000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$325 ) begin end
    \shared_timer_2$next  = shared_timer_2;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:99" *)
    casez (\$36 )
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:99" */
      1'h1:
          \shared_timer_2$next  = \$39 [24:0];
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \shared_timer_2$next  = 25'h0000000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$325 ) begin end
    \shared_timer_3$next  = shared_timer_3;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:103" *)
    casez (\$41 )
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:103" */
      1'h1:
          \shared_timer_3$next  = \$44 [24:0];
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \shared_timer_3$next  = 25'h0000000;
    endcase
  end
  assign \$1  = \$4 ;
  assign \$8  = \$11 ;
  assign \$19  = \$20 ;
  assign \$26  = \$27 ;
  assign \$29  = \$34 ;
  assign \$38  = \$39 ;
  assign \$43  = \$44 ;
  assign \$92  = \$93 ;
  assign ios__o_a[12:10] = 3'h0;
  assign shared_timer_inactive_3 = \$76 ;
  assign shared_timer_inactive_2 = \$70 ;
  assign shared_timer_inactive_1 = \$64 ;
  assign shared_timer_inactive = \$58 ;
  assign shared_timer_done_3 = \$52 ;
  assign shared_timer_done_2 = \$50 ;
  assign shared_timer_done_1 = \$48 ;
  assign shared_timer_done = \$46 ;
endmodule

(* \amaranth.hierarchy  = "top.dut.U$$0.unbuffered.rst_cdc" *)
(* generator = "Amaranth" *)
module rst_cdc(clk, r_rst, rst);
  reg \$auto$verilog_backend.cc:2083:dump_module$326  = 0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:163" *)
  wire async_ff_clk;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:163" *)
  wire async_ff_rst;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:228" *)
  input clk;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:415" *)
  output r_rst;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:228" *)
  input rst;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:164" *)
  reg stage0 = 1'h1;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:164" *)
  reg \stage0$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:164" *)
  reg stage1 = 1'h1;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:164" *)
  reg \stage1$next ;
  always @(posedge async_ff_clk, posedge async_ff_rst)
    if (async_ff_rst) stage1 <= 1'h1;
    else stage1 <= \stage1$next ;
  always @(posedge async_ff_clk, posedge async_ff_rst)
    if (async_ff_rst) stage0 <= 1'h1;
    else stage0 <= \stage0$next ;
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$326 ) begin end
    \stage0$next  = 1'h0;
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$326 ) begin end
    \stage1$next  = stage0;
  end
  assign r_rst = stage1;
  assign async_ff_clk = clk;
  assign async_ff_rst = rst;
endmodule

(* \amaranth.hierarchy  = "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_0_dst.unbuffered.rst_cdc" *)
(* generator = "Amaranth" *)
module \rst_cdc$18 (read_0_clk, r_rst, sdram_rst);
  reg \$auto$verilog_backend.cc:2083:dump_module$327  = 0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:163" *)
  wire async_ff_clk;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:163" *)
  wire async_ff_rst;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:415" *)
  output r_rst;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:267" *)
  input read_0_clk;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210" *)
  input sdram_rst;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:164" *)
  reg stage0 = 1'h1;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:164" *)
  reg \stage0$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:164" *)
  reg stage1 = 1'h1;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:164" *)
  reg \stage1$next ;
  always @(posedge async_ff_clk, posedge async_ff_rst)
    if (async_ff_rst) stage1 <= 1'h1;
    else stage1 <= \stage1$next ;
  always @(posedge async_ff_clk, posedge async_ff_rst)
    if (async_ff_rst) stage0 <= 1'h1;
    else stage0 <= \stage0$next ;
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$327 ) begin end
    \stage0$next  = 1'h0;
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$327 ) begin end
    \stage1$next  = stage0;
  end
  assign r_rst = stage1;
  assign async_ff_clk = read_0_clk;
  assign async_ff_rst = sdram_rst;
endmodule

(* \amaranth.hierarchy  = "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_1_src.unbuffered.rst_cdc" *)
(* generator = "Amaranth" *)
module \rst_cdc$28 (r_rst, write_1_rst, sdram_clk);
  reg \$auto$verilog_backend.cc:2083:dump_module$328  = 0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:163" *)
  wire async_ff_clk;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:163" *)
  wire async_ff_rst;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:415" *)
  output r_rst;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210" *)
  input sdram_clk;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:164" *)
  reg stage0 = 1'h1;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:164" *)
  reg \stage0$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:164" *)
  reg stage1 = 1'h1;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:164" *)
  reg \stage1$next ;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:267" *)
  input write_1_rst;
  always @(posedge async_ff_clk, posedge async_ff_rst)
    if (async_ff_rst) stage1 <= 1'h1;
    else stage1 <= \stage1$next ;
  always @(posedge async_ff_clk, posedge async_ff_rst)
    if (async_ff_rst) stage0 <= 1'h1;
    else stage0 <= \stage0$next ;
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$328 ) begin end
    \stage0$next  = 1'h0;
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$328 ) begin end
    \stage1$next  = stage0;
  end
  assign r_rst = stage1;
  assign async_ff_clk = sdram_clk;
  assign async_ff_rst = write_1_rst;
endmodule

(* \amaranth.hierarchy  = "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_1_dst.unbuffered.rst_cdc" *)
(* generator = "Amaranth" *)
module \rst_cdc$38 (read_1_clk, r_rst, sdram_rst);
  reg \$auto$verilog_backend.cc:2083:dump_module$329  = 0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:163" *)
  wire async_ff_clk;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:163" *)
  wire async_ff_rst;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:415" *)
  output r_rst;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:267" *)
  input read_1_clk;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210" *)
  input sdram_rst;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:164" *)
  reg stage0 = 1'h1;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:164" *)
  reg \stage0$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:164" *)
  reg stage1 = 1'h1;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:164" *)
  reg \stage1$next ;
  always @(posedge async_ff_clk, posedge async_ff_rst)
    if (async_ff_rst) stage1 <= 1'h1;
    else stage1 <= \stage1$next ;
  always @(posedge async_ff_clk, posedge async_ff_rst)
    if (async_ff_rst) stage0 <= 1'h1;
    else stage0 <= \stage0$next ;
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$329 ) begin end
    \stage0$next  = 1'h0;
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$329 ) begin end
    \stage1$next  = stage0;
  end
  assign r_rst = stage1;
  assign async_ff_clk = read_1_clk;
  assign async_ff_rst = sdram_rst;
endmodule

(* \amaranth.hierarchy  = "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_2_src.unbuffered.rst_cdc" *)
(* generator = "Amaranth" *)
module \rst_cdc$48 (r_rst, write_2_rst, sdram_clk);
  reg \$auto$verilog_backend.cc:2083:dump_module$330  = 0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:163" *)
  wire async_ff_clk;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:163" *)
  wire async_ff_rst;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:415" *)
  output r_rst;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210" *)
  input sdram_clk;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:164" *)
  reg stage0 = 1'h1;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:164" *)
  reg \stage0$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:164" *)
  reg stage1 = 1'h1;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:164" *)
  reg \stage1$next ;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:267" *)
  input write_2_rst;
  always @(posedge async_ff_clk, posedge async_ff_rst)
    if (async_ff_rst) stage1 <= 1'h1;
    else stage1 <= \stage1$next ;
  always @(posedge async_ff_clk, posedge async_ff_rst)
    if (async_ff_rst) stage0 <= 1'h1;
    else stage0 <= \stage0$next ;
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$330 ) begin end
    \stage0$next  = 1'h0;
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$330 ) begin end
    \stage1$next  = stage0;
  end
  assign r_rst = stage1;
  assign async_ff_clk = sdram_clk;
  assign async_ff_rst = write_2_rst;
endmodule

(* \amaranth.hierarchy  = "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_2_dst.unbuffered.rst_cdc" *)
(* generator = "Amaranth" *)
module \rst_cdc$58 (read_2_clk, r_rst, sdram_rst);
  reg \$auto$verilog_backend.cc:2083:dump_module$331  = 0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:163" *)
  wire async_ff_clk;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:163" *)
  wire async_ff_rst;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:415" *)
  output r_rst;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:267" *)
  input read_2_clk;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210" *)
  input sdram_rst;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:164" *)
  reg stage0 = 1'h1;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:164" *)
  reg \stage0$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:164" *)
  reg stage1 = 1'h1;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:164" *)
  reg \stage1$next ;
  always @(posedge async_ff_clk, posedge async_ff_rst)
    if (async_ff_rst) stage1 <= 1'h1;
    else stage1 <= \stage1$next ;
  always @(posedge async_ff_clk, posedge async_ff_rst)
    if (async_ff_rst) stage0 <= 1'h1;
    else stage0 <= \stage0$next ;
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$331 ) begin end
    \stage0$next  = 1'h0;
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$331 ) begin end
    \stage1$next  = stage0;
  end
  assign r_rst = stage1;
  assign async_ff_clk = read_2_clk;
  assign async_ff_rst = sdram_rst;
endmodule

(* \amaranth.hierarchy  = "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_3_src.unbuffered.rst_cdc" *)
(* generator = "Amaranth" *)
module \rst_cdc$68 (r_rst, write_3_rst, sdram_clk);
  reg \$auto$verilog_backend.cc:2083:dump_module$332  = 0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:163" *)
  wire async_ff_clk;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:163" *)
  wire async_ff_rst;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:415" *)
  output r_rst;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210" *)
  input sdram_clk;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:164" *)
  reg stage0 = 1'h1;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:164" *)
  reg \stage0$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:164" *)
  reg stage1 = 1'h1;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:164" *)
  reg \stage1$next ;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:267" *)
  input write_3_rst;
  always @(posedge async_ff_clk, posedge async_ff_rst)
    if (async_ff_rst) stage1 <= 1'h1;
    else stage1 <= \stage1$next ;
  always @(posedge async_ff_clk, posedge async_ff_rst)
    if (async_ff_rst) stage0 <= 1'h1;
    else stage0 <= \stage0$next ;
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$332 ) begin end
    \stage0$next  = 1'h0;
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$332 ) begin end
    \stage1$next  = stage0;
  end
  assign r_rst = stage1;
  assign async_ff_clk = sdram_clk;
  assign async_ff_rst = write_3_rst;
endmodule

(* \amaranth.hierarchy  = "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_3_dst.unbuffered.rst_cdc" *)
(* generator = "Amaranth" *)
module \rst_cdc$78 (read_3_clk, r_rst, sdram_rst);
  reg \$auto$verilog_backend.cc:2083:dump_module$333  = 0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:163" *)
  wire async_ff_clk;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:163" *)
  wire async_ff_rst;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:415" *)
  output r_rst;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:267" *)
  input read_3_clk;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210" *)
  input sdram_rst;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:164" *)
  reg stage0 = 1'h1;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:164" *)
  reg \stage0$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:164" *)
  reg stage1 = 1'h1;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:164" *)
  reg \stage1$next ;
  always @(posedge async_ff_clk, posedge async_ff_rst)
    if (async_ff_rst) stage1 <= 1'h1;
    else stage1 <= \stage1$next ;
  always @(posedge async_ff_clk, posedge async_ff_rst)
    if (async_ff_rst) stage0 <= 1'h1;
    else stage0 <= \stage0$next ;
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$333 ) begin end
    \stage0$next  = 1'h0;
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$333 ) begin end
    \stage1$next  = stage0;
  end
  assign r_rst = stage1;
  assign async_ff_clk = read_3_clk;
  assign async_ff_rst = sdram_rst;
endmodule

(* \amaranth.hierarchy  = "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_0_src.unbuffered.rst_cdc" *)
(* generator = "Amaranth" *)
module \rst_cdc$8 (r_rst, write_0_rst, sdram_clk);
  reg \$auto$verilog_backend.cc:2083:dump_module$334  = 0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:163" *)
  wire async_ff_clk;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:163" *)
  wire async_ff_rst;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:415" *)
  output r_rst;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210" *)
  input sdram_clk;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:164" *)
  reg stage0 = 1'h1;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:164" *)
  reg \stage0$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:164" *)
  reg stage1 = 1'h1;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:164" *)
  reg \stage1$next ;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:267" *)
  input write_0_rst;
  always @(posedge async_ff_clk, posedge async_ff_rst)
    if (async_ff_rst) stage1 <= 1'h1;
    else stage1 <= \stage1$next ;
  always @(posedge async_ff_clk, posedge async_ff_rst)
    if (async_ff_rst) stage0 <= 1'h1;
    else stage0 <= \stage0$next ;
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$334 ) begin end
    \stage0$next  = 1'h0;
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$334 ) begin end
    \stage1$next  = stage0;
  end
  assign r_rst = stage1;
  assign async_ff_clk = sdram_clk;
  assign async_ff_rst = write_0_rst;
endmodule

(* \amaranth.hierarchy  = "top.dut.U$$0.unbuffered.rst_dec" *)
(* generator = "Amaranth" *)
module rst_dec(o, i);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$1 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$3 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$5 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$7 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$9 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176" *)
  input [5:0] i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177" *)
  output [5:0] o;
  assign \$9  = o[1] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[0];
  assign \$1  = o[5] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[4];
  assign \$3  = o[4] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[3];
  assign \$5  = o[3] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[2];
  assign \$7  = o[2] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[1];
  assign o[0] = \$9 ;
  assign o[1] = \$7 ;
  assign o[2] = \$5 ;
  assign o[3] = \$3 ;
  assign o[4] = \$1 ;
  assign o[5] = i[5];
endmodule

(* \amaranth.hierarchy  = "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_0_dst.unbuffered.rst_dec" *)
(* generator = "Amaranth" *)
module \rst_dec$19 (o, i);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$1 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$11 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$3 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$5 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$7 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$9 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176" *)
  input [6:0] i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177" *)
  output [6:0] o;
  assign \$9  = o[2] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[1];
  assign \$11  = o[1] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[0];
  assign \$1  = o[6] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[5];
  assign \$3  = o[5] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[4];
  assign \$5  = o[4] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[3];
  assign \$7  = o[3] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[2];
  assign o[0] = \$11 ;
  assign o[1] = \$9 ;
  assign o[2] = \$7 ;
  assign o[3] = \$5 ;
  assign o[4] = \$3 ;
  assign o[5] = \$1 ;
  assign o[6] = i[6];
endmodule

(* \amaranth.hierarchy  = "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_1_src.unbuffered.rst_dec" *)
(* generator = "Amaranth" *)
module \rst_dec$29 (o, i);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$1 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$11 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$3 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$5 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$7 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$9 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176" *)
  input [6:0] i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177" *)
  output [6:0] o;
  assign \$9  = o[2] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[1];
  assign \$11  = o[1] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[0];
  assign \$1  = o[6] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[5];
  assign \$3  = o[5] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[4];
  assign \$5  = o[4] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[3];
  assign \$7  = o[3] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[2];
  assign o[0] = \$11 ;
  assign o[1] = \$9 ;
  assign o[2] = \$7 ;
  assign o[3] = \$5 ;
  assign o[4] = \$3 ;
  assign o[5] = \$1 ;
  assign o[6] = i[6];
endmodule

(* \amaranth.hierarchy  = "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_1_dst.unbuffered.rst_dec" *)
(* generator = "Amaranth" *)
module \rst_dec$39 (o, i);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$1 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$11 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$3 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$5 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$7 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$9 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176" *)
  input [6:0] i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177" *)
  output [6:0] o;
  assign \$9  = o[2] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[1];
  assign \$11  = o[1] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[0];
  assign \$1  = o[6] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[5];
  assign \$3  = o[5] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[4];
  assign \$5  = o[4] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[3];
  assign \$7  = o[3] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[2];
  assign o[0] = \$11 ;
  assign o[1] = \$9 ;
  assign o[2] = \$7 ;
  assign o[3] = \$5 ;
  assign o[4] = \$3 ;
  assign o[5] = \$1 ;
  assign o[6] = i[6];
endmodule

(* \amaranth.hierarchy  = "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_2_src.unbuffered.rst_dec" *)
(* generator = "Amaranth" *)
module \rst_dec$49 (o, i);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$1 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$11 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$3 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$5 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$7 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$9 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176" *)
  input [6:0] i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177" *)
  output [6:0] o;
  assign \$9  = o[2] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[1];
  assign \$11  = o[1] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[0];
  assign \$1  = o[6] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[5];
  assign \$3  = o[5] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[4];
  assign \$5  = o[4] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[3];
  assign \$7  = o[3] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[2];
  assign o[0] = \$11 ;
  assign o[1] = \$9 ;
  assign o[2] = \$7 ;
  assign o[3] = \$5 ;
  assign o[4] = \$3 ;
  assign o[5] = \$1 ;
  assign o[6] = i[6];
endmodule

(* \amaranth.hierarchy  = "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_2_dst.unbuffered.rst_dec" *)
(* generator = "Amaranth" *)
module \rst_dec$59 (o, i);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$1 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$11 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$3 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$5 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$7 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$9 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176" *)
  input [6:0] i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177" *)
  output [6:0] o;
  assign \$9  = o[2] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[1];
  assign \$11  = o[1] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[0];
  assign \$1  = o[6] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[5];
  assign \$3  = o[5] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[4];
  assign \$5  = o[4] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[3];
  assign \$7  = o[3] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[2];
  assign o[0] = \$11 ;
  assign o[1] = \$9 ;
  assign o[2] = \$7 ;
  assign o[3] = \$5 ;
  assign o[4] = \$3 ;
  assign o[5] = \$1 ;
  assign o[6] = i[6];
endmodule

(* \amaranth.hierarchy  = "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_3_src.unbuffered.rst_dec" *)
(* generator = "Amaranth" *)
module \rst_dec$69 (o, i);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$1 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$11 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$3 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$5 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$7 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$9 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176" *)
  input [6:0] i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177" *)
  output [6:0] o;
  assign \$9  = o[2] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[1];
  assign \$11  = o[1] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[0];
  assign \$1  = o[6] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[5];
  assign \$3  = o[5] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[4];
  assign \$5  = o[4] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[3];
  assign \$7  = o[3] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[2];
  assign o[0] = \$11 ;
  assign o[1] = \$9 ;
  assign o[2] = \$7 ;
  assign o[3] = \$5 ;
  assign o[4] = \$3 ;
  assign o[5] = \$1 ;
  assign o[6] = i[6];
endmodule

(* \amaranth.hierarchy  = "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_3_dst.unbuffered.rst_dec" *)
(* generator = "Amaranth" *)
module \rst_dec$79 (o, i);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$1 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$11 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$3 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$5 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$7 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$9 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176" *)
  input [6:0] i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177" *)
  output [6:0] o;
  assign \$9  = o[2] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[1];
  assign \$11  = o[1] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[0];
  assign \$1  = o[6] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[5];
  assign \$3  = o[5] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[4];
  assign \$5  = o[4] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[3];
  assign \$7  = o[3] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[2];
  assign o[0] = \$11 ;
  assign o[1] = \$9 ;
  assign o[2] = \$7 ;
  assign o[3] = \$5 ;
  assign o[4] = \$3 ;
  assign o[5] = \$1 ;
  assign o[6] = i[6];
endmodule

(* \amaranth.hierarchy  = "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_0_src.unbuffered.rst_dec" *)
(* generator = "Amaranth" *)
module \rst_dec$9 (o, i);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$1 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$11 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$3 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$5 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$7 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$9 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176" *)
  input [6:0] i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177" *)
  output [6:0] o;
  assign \$9  = o[2] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[1];
  assign \$11  = o[1] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[0];
  assign \$1  = o[6] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[5];
  assign \$3  = o[5] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[4];
  assign \$5  = o[4] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[3];
  assign \$7  = o[3] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[2];
  assign o[0] = \$11 ;
  assign o[1] = \$9 ;
  assign o[2] = \$7 ;
  assign o[3] = \$5 ;
  assign o[4] = \$3 ;
  assign o[5] = \$1 ;
  assign o[6] = i[6];
endmodule

(* \amaranth.hierarchy  = "top.dut.U$$1.ila.fifo.sdram_controller" *)
(* generator = "Amaranth" *)
module sdram_controller(o_dqm, i_dq, o_dq, o_ba, o_cs, o_we, o_ras, o_cas, o_clk, o_clk_en, w_data, w_rdy, w_en, r_level, w_level, r_data, r_rdy, r_en, sdram_rst, sdram_clk, o_a
);
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:77" *)
  wire \$59 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:65" *)
  wire \fifo_controller_$signal ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:65" *)
  wire \fifo_controller_$signal$12 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:65" *)
  wire \fifo_controller_$signal$21 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:65" *)
  wire \fifo_controller_$signal$30 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:40" *)
  wire [2:0] fifo_controller_burst_index;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:144" *)
  wire fifo_controller_in_progress;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:83" *)
  wire [15:0] fifo_controller_r_data;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:83" *)
  wire [15:0] \fifo_controller_r_data$17 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:83" *)
  wire [15:0] \fifo_controller_r_data$26 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:83" *)
  wire [15:0] \fifo_controller_r_data$8 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:85" *)
  wire fifo_controller_r_en;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:85" *)
  wire \fifo_controller_r_en$10 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:85" *)
  wire \fifo_controller_r_en$19 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:85" *)
  wire \fifo_controller_r_en$28 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:86" *)
  wire [6:0] fifo_controller_r_level;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:86" *)
  wire [6:0] \fifo_controller_r_level$11 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:86" *)
  wire [6:0] \fifo_controller_r_level$20 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:86" *)
  wire [6:0] \fifo_controller_r_level$29 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:84" *)
  wire fifo_controller_r_rdy;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:84" *)
  wire \fifo_controller_r_rdy$18 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:84" *)
  wire \fifo_controller_r_rdy$27 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:84" *)
  wire \fifo_controller_r_rdy$9 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:60" *)
  wire [21:0] fifo_controller_readback_sdram_addr;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:61" *)
  wire [15:0] fifo_controller_readback_sdram_data;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:59" *)
  wire fifo_controller_readback_sdram_pipeline_active;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:56" *)
  wire [21:0] fifo_controller_sdram_addr;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:57" *)
  wire [15:0] fifo_controller_sdram_data;
  (* enum_base_type = "rw_cmds" *)
  (* enum_value_00 = "RW_IDLE" *)
  (* enum_value_01 = "RW_READ_16W" *)
  (* enum_value_10 = "RW_WRITE_16W" *)
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:140" *)
  wire [1:0] fifo_controller_task_request;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:78" *)
  wire [15:0] fifo_controller_w_data;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:78" *)
  wire [15:0] \fifo_controller_w_data$13 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:78" *)
  wire [15:0] \fifo_controller_w_data$22 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:78" *)
  wire [15:0] \fifo_controller_w_data$4 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:80" *)
  wire fifo_controller_w_en;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:80" *)
  wire \fifo_controller_w_en$15 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:80" *)
  wire \fifo_controller_w_en$24 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:80" *)
  wire \fifo_controller_w_en$6 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:81" *)
  wire [6:0] fifo_controller_w_level;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:81" *)
  wire [6:0] \fifo_controller_w_level$16 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:81" *)
  wire [6:0] \fifo_controller_w_level$25 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:81" *)
  wire [6:0] \fifo_controller_w_level$7 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:79" *)
  wire fifo_controller_w_rdy;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:79" *)
  wire \fifo_controller_w_rdy$14 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:79" *)
  wire \fifo_controller_w_rdy$23 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:79" *)
  wire \fifo_controller_w_rdy$5 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:89" *)
  wire fully_read;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:89" *)
  wire \fully_read$39 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:89" *)
  wire \fully_read$48 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:89" *)
  wire \fully_read$57 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:51" *)
  input [15:0] i_dq;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:53" *)
  output [12:0] o_a;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:54" *)
  output [1:0] o_ba;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:58" *)
  output o_cas;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:46" *)
  output o_clk;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:32" *)
  wire \o_clk$58 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:47" *)
  output o_clk_en;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:55" *)
  output o_cs;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:50" *)
  output [15:0] o_dq;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:48" *)
  output o_dqm;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:57" *)
  output o_ras;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:56" *)
  output o_we;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:37" *)
  wire [15:0] pin_controller_i_dq;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:34" *)
  wire pin_controller_initialised;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:149" *)
  wire [15:0] pin_controller_ios__i_dq;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:55" *)
  wire [12:0] pin_controller_ios__o_a;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:149" *)
  wire [12:0] \pin_controller_ios__o_a$1 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:149" *)
  wire [1:0] pin_controller_ios__o_ba;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:55" *)
  wire pin_controller_ios__o_clk_en;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:149" *)
  wire \pin_controller_ios__o_clk_en$2 ;
  (* enum_base_type = "cmd_to_dram_ic" *)
  (* enum_value_0000 = "CMDO_DESL" *)
  (* enum_value_0001 = "CMDO_NOP" *)
  (* enum_value_0010 = "CMDO_BST" *)
  (* enum_value_0011 = "CMDO_READ" *)
  (* enum_value_0100 = "CMDO_READ_AP" *)
  (* enum_value_0101 = "CMDO_WRITE" *)
  (* enum_value_0110 = "CMDO_WRITE_AP" *)
  (* enum_value_0111 = "CMDO_ACT" *)
  (* enum_value_1000 = "CMDO_PRE" *)
  (* enum_value_1001 = "CMDO_PALL" *)
  (* enum_value_1010 = "CMDO_REF" *)
  (* enum_value_1011 = "CMDO_SELF" *)
  (* enum_value_1100 = "CMDO_MRS" *)
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:55" *)
  wire [3:0] pin_controller_ios__o_cmd;
  (* enum_base_type = "cmd_to_dram_ic" *)
  (* enum_value_0000 = "CMDO_DESL" *)
  (* enum_value_0001 = "CMDO_NOP" *)
  (* enum_value_0010 = "CMDO_BST" *)
  (* enum_value_0011 = "CMDO_READ" *)
  (* enum_value_0100 = "CMDO_READ_AP" *)
  (* enum_value_0101 = "CMDO_WRITE" *)
  (* enum_value_0110 = "CMDO_WRITE_AP" *)
  (* enum_value_0111 = "CMDO_ACT" *)
  (* enum_value_1000 = "CMDO_PRE" *)
  (* enum_value_1001 = "CMDO_PALL" *)
  (* enum_value_1010 = "CMDO_REF" *)
  (* enum_value_1011 = "CMDO_SELF" *)
  (* enum_value_1100 = "CMDO_MRS" *)
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:149" *)
  wire [3:0] \pin_controller_ios__o_cmd$3 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:149" *)
  wire [15:0] pin_controller_ios__o_dq;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:149" *)
  wire pin_controller_ios__o_dqm;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:39" *)
  wire [12:0] pin_controller_o_a;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:40" *)
  wire [1:0] pin_controller_o_ba;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:44" *)
  wire pin_controller_o_cas;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:33" *)
  wire pin_controller_o_clk_en;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:41" *)
  wire pin_controller_o_cs;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:36" *)
  wire [15:0] pin_controller_o_dq;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:34" *)
  wire pin_controller_o_dqm;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:43" *)
  wire pin_controller_o_ras;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:42" *)
  wire pin_controller_o_we;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:38" *)
  wire pin_controller_refresh_in_progress;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:37" *)
  wire pin_controller_trigger_refresh;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:89" *)
  output [15:0] r_data;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:89" *)
  wire [15:0] \r_data$35 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:89" *)
  wire [15:0] \r_data$44 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:89" *)
  wire [15:0] \r_data$53 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:89" *)
  input r_en;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:89" *)
  wire \r_en$37 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:89" *)
  wire \r_en$46 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:89" *)
  wire \r_en$55 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:89" *)
  output [5:0] r_level;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:89" *)
  wire [5:0] \r_level$38 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:89" *)
  wire [5:0] \r_level$47 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:89" *)
  wire [5:0] \r_level$56 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:89" *)
  output r_rdy;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:89" *)
  wire \r_rdy$36 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:89" *)
  wire \r_rdy$45 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:89" *)
  wire \r_rdy$54 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:36" *)
  wire refresh_controller_request_to_refresh_soon;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210" *)
  input sdram_clk;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210" *)
  input sdram_rst;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:89" *)
  input [15:0] w_data;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:89" *)
  wire [15:0] \w_data$31 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:89" *)
  wire [15:0] \w_data$40 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:89" *)
  wire [15:0] \w_data$49 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:89" *)
  input w_en;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:89" *)
  wire \w_en$33 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:89" *)
  wire \w_en$42 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:89" *)
  wire \w_en$51 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:89" *)
  output [5:0] w_level;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:89" *)
  wire [5:0] \w_level$34 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:89" *)
  wire [5:0] \w_level$43 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:89" *)
  wire [5:0] \w_level$52 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:89" *)
  output w_rdy;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:89" *)
  wire \w_rdy$32 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:89" *)
  wire \w_rdy$41 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:89" *)
  wire \w_rdy$50 ;
  assign \$59  = ~ (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:77" *) sdram_clk;
  fifo_controller fifo_controller (
    .\$signal (\fifo_controller_$signal ),
    .\$signal$18 (\fifo_controller_$signal$21 ),
    .\$signal$27 (\fifo_controller_$signal$30 ),
    .\$signal$9 (\fifo_controller_$signal$12 ),
    .burst_index(fifo_controller_burst_index),
    .in_progress(fifo_controller_in_progress),
    .initialised(pin_controller_initialised),
    .r_data(fifo_controller_r_data),
    .\r_data$14 (\fifo_controller_r_data$17 ),
    .\r_data$23 (\fifo_controller_r_data$26 ),
    .\r_data$5 (\fifo_controller_r_data$8 ),
    .r_en(fifo_controller_r_en),
    .\r_en$16 (1'h0),
    .\r_en$25 (1'h0),
    .\r_en$7 (1'h0),
    .r_level(fifo_controller_r_level),
    .\r_level$17 (\fifo_controller_r_level$20 ),
    .\r_level$26 (\fifo_controller_r_level$29 ),
    .\r_level$8 (\fifo_controller_r_level$11 ),
    .r_rdy(fifo_controller_r_rdy),
    .\r_rdy$15 (\fifo_controller_r_rdy$18 ),
    .\r_rdy$24 (\fifo_controller_r_rdy$27 ),
    .\r_rdy$6 (\fifo_controller_r_rdy$9 ),
    .readback_sdram_addr(fifo_controller_readback_sdram_addr),
    .readback_sdram_data(fifo_controller_readback_sdram_data),
    .readback_sdram_pipeline_active(fifo_controller_readback_sdram_pipeline_active),
    .refresh_in_progress(pin_controller_refresh_in_progress),
    .request_to_refresh_soon(refresh_controller_request_to_refresh_soon),
    .sdram_addr(fifo_controller_sdram_addr),
    .sdram_clk(sdram_clk),
    .sdram_data(fifo_controller_sdram_data),
    .sdram_rst(sdram_rst),
    .task_request(fifo_controller_task_request),
    .trigger_refresh(pin_controller_trigger_refresh),
    .w_data(fifo_controller_w_data),
    .\w_data$1 (16'h0000),
    .\w_data$10 (16'h0000),
    .\w_data$19 (16'h0000),
    .w_en(fifo_controller_w_en),
    .\w_en$12 (1'h0),
    .\w_en$21 (1'h0),
    .\w_en$3 (1'h0),
    .w_level(fifo_controller_w_level),
    .\w_level$13 (\fifo_controller_w_level$16 ),
    .\w_level$22 (\fifo_controller_w_level$25 ),
    .\w_level$4 (\fifo_controller_w_level$7 ),
    .w_rdy(fifo_controller_w_rdy),
    .\w_rdy$11 (\fifo_controller_w_rdy$14 ),
    .\w_rdy$2 (\fifo_controller_w_rdy$5 ),
    .\w_rdy$20 (\fifo_controller_w_rdy$23 )
  );
  pin_controller pin_controller (
    .i_dq(pin_controller_i_dq),
    .initialised(pin_controller_initialised),
    .ios__i_dq(pin_controller_ios__i_dq),
    .ios__o_a(pin_controller_ios__o_a),
    .\ios__o_a$1 (\pin_controller_ios__o_a$1 ),
    .ios__o_ba(pin_controller_ios__o_ba),
    .ios__o_clk_en(pin_controller_ios__o_clk_en),
    .\ios__o_clk_en$2 (\pin_controller_ios__o_clk_en$2 ),
    .ios__o_cmd(pin_controller_ios__o_cmd),
    .\ios__o_cmd$3 (\pin_controller_ios__o_cmd$3 ),
    .ios__o_dq(pin_controller_ios__o_dq),
    .ios__o_dqm(pin_controller_ios__o_dqm),
    .o_a(pin_controller_o_a),
    .o_ba(pin_controller_o_ba),
    .o_cas(pin_controller_o_cas),
    .o_clk_en(pin_controller_o_clk_en),
    .o_cs(pin_controller_o_cs),
    .o_dq(pin_controller_o_dq),
    .o_dqm(pin_controller_o_dqm),
    .o_ras(pin_controller_o_ras),
    .o_we(pin_controller_o_we),
    .refresh_in_progress(pin_controller_refresh_in_progress),
    .sdram_clk(sdram_clk),
    .sdram_rst(sdram_rst),
    .trigger_refresh(pin_controller_trigger_refresh)
  );
  read_write_controller read_write_controller (
    .burst_index(fifo_controller_burst_index),
    .in_progress(fifo_controller_in_progress),
    .ios__i_dq(pin_controller_ios__i_dq),
    .ios__o_a(\pin_controller_ios__o_a$1 ),
    .ios__o_ba(pin_controller_ios__o_ba),
    .ios__o_clk_en(\pin_controller_ios__o_clk_en$2 ),
    .ios__o_cmd(\pin_controller_ios__o_cmd$3 ),
    .ios__o_dq(pin_controller_ios__o_dq),
    .ios__o_dqm(pin_controller_ios__o_dqm),
    .readback_sdram_addr(fifo_controller_readback_sdram_addr),
    .readback_sdram_data(fifo_controller_readback_sdram_data),
    .readback_sdram_pipeline_active(fifo_controller_readback_sdram_pipeline_active),
    .sdram_addr(fifo_controller_sdram_addr),
    .sdram_clk(sdram_clk),
    .sdram_data(fifo_controller_sdram_data),
    .sdram_rst(sdram_rst),
    .task_request(fifo_controller_task_request)
  );
  refresh_controller refresh_controller (
    .initialised(pin_controller_initialised),
    .ios__o_a(pin_controller_ios__o_a),
    .ios__o_clk_en(pin_controller_ios__o_clk_en),
    .ios__o_cmd(pin_controller_ios__o_cmd),
    .refresh_in_progress(pin_controller_refresh_in_progress),
    .request_to_refresh_soon(refresh_controller_request_to_refresh_soon),
    .sdram_clk(sdram_clk),
    .sdram_rst(sdram_rst),
    .trigger_refresh(pin_controller_trigger_refresh)
  );
  assign \w_data$31  = 16'h0000;
  assign \w_en$33  = 1'h0;
  assign \r_en$37  = 1'h0;
  assign \w_data$40  = 16'h0000;
  assign \w_en$42  = 1'h0;
  assign \r_en$46  = 1'h0;
  assign \w_data$49  = 16'h0000;
  assign \w_en$51  = 1'h0;
  assign \r_en$55  = 1'h0;
  assign \o_clk$58  = 1'h0;
  assign o_cas = pin_controller_o_cas;
  assign o_ras = pin_controller_o_ras;
  assign o_we = pin_controller_o_we;
  assign o_cs = pin_controller_o_cs;
  assign o_ba = pin_controller_o_ba;
  assign o_a = pin_controller_o_a;
  assign pin_controller_i_dq = i_dq;
  assign o_dq = pin_controller_o_dq;
  assign o_dqm = pin_controller_o_dqm;
  assign o_clk_en = pin_controller_o_clk_en;
  assign o_clk = \$59 ;
  assign \fully_read$57  = \fifo_controller_$signal$30 ;
  assign \r_level$56  = \fifo_controller_r_level$29 [5:0];
  assign \fifo_controller_r_en$28  = 1'h0;
  assign \r_rdy$54  = \fifo_controller_r_rdy$27 ;
  assign \r_data$53  = \fifo_controller_r_data$26 ;
  assign \w_level$52  = \fifo_controller_w_level$25 [5:0];
  assign \fifo_controller_w_en$24  = 1'h0;
  assign \w_rdy$50  = \fifo_controller_w_rdy$23 ;
  assign \fifo_controller_w_data$22  = 16'h0000;
  assign \fully_read$48  = \fifo_controller_$signal$21 ;
  assign \r_level$47  = \fifo_controller_r_level$20 [5:0];
  assign \fifo_controller_r_en$19  = 1'h0;
  assign \r_rdy$45  = \fifo_controller_r_rdy$18 ;
  assign \r_data$44  = \fifo_controller_r_data$17 ;
  assign \w_level$43  = \fifo_controller_w_level$16 [5:0];
  assign \fifo_controller_w_en$15  = 1'h0;
  assign \w_rdy$41  = \fifo_controller_w_rdy$14 ;
  assign \fifo_controller_w_data$13  = 16'h0000;
  assign \fully_read$39  = \fifo_controller_$signal$12 ;
  assign \r_level$38  = \fifo_controller_r_level$11 [5:0];
  assign \fifo_controller_r_en$10  = 1'h0;
  assign \r_rdy$36  = \fifo_controller_r_rdy$9 ;
  assign \r_data$35  = \fifo_controller_r_data$8 ;
  assign \w_level$34  = \fifo_controller_w_level$7 [5:0];
  assign \fifo_controller_w_en$6  = 1'h0;
  assign \w_rdy$32  = \fifo_controller_w_rdy$5 ;
  assign \fifo_controller_w_data$4  = 16'h0000;
  assign fully_read = \fifo_controller_$signal ;
  assign r_level = fifo_controller_r_level[5:0];
  assign fifo_controller_r_en = r_en;
  assign r_rdy = fifo_controller_r_rdy;
  assign r_data = fifo_controller_r_data;
  assign w_level = fifo_controller_w_level[5:0];
  assign fifo_controller_w_en = w_en;
  assign w_rdy = fifo_controller_w_rdy;
  assign fifo_controller_w_data = w_data;
endmodule

(* \amaranth.hierarchy  = "top.dut.U$$1.spi" *)
(* generator = "Amaranth" *)
module spi(clk, spi_device__sck, spi_device__sdi, spi_device__sdo, spi_device__cs, word_out, word_accepted, rst);
  reg \$auto$verilog_backend.cc:2083:dump_module$335  = 0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:232" *)
  wire \$1 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/ast.py:1373" *)
  wire \$11 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/ast.py:1373" *)
  wire \$13 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:287" *)
  wire [5:0] \$15 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:287" *)
  wire [5:0] \$16 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/ast.py:1373" *)
  wire \$18 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/ast.py:1373" *)
  wire \$20 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/ast.py:1373" *)
  wire \$22 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/ast.py:1373" *)
  wire \$24 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/ast.py:1373" *)
  wire \$26 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/ast.py:1373" *)
  wire \$28 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/ast.py:1373" *)
  wire \$3 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:297" *)
  wire [5:0] \$30 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:297" *)
  wire \$32 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/ast.py:1369" *)
  wire \$34 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/ast.py:1369" *)
  wire \$36 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/ast.py:1373" *)
  wire \$5 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:297" *)
  wire [5:0] \$7 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:297" *)
  wire \$9 ;
  (* \amaranth.sample_reg  = 32'd1 *)
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:239" *)
  reg \$sample$s$serial_clock$sync$1  = 1'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:239" *)
  wire \$sample$s$serial_clock$sync$1$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:257" *)
  reg [4:0] bit_count = 5'h00;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:257" *)
  reg [4:0] \bit_count$next ;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:228" *)
  input clk;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:259" *)
  reg [31:0] current_rx = 32'd0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:259" *)
  reg [31:0] \current_rx$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:258" *)
  reg [31:0] current_tx = 32'd0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:258" *)
  reg [31:0] \current_tx$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:262" *)
  reg is_first_bit = 1'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:262" *)
  reg \is_first_bit$next ;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:228" *)
  input rst;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:239" *)
  wire serial_clock;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23" *)
  input spi_device__cs;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23" *)
  input spi_device__sck;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23" *)
  input spi_device__sdi;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23" *)
  output spi_device__sdo;
  reg spi_device__sdo = 1'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23" *)
  reg \spi_device__sdo$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:210" *)
  output word_accepted;
  reg word_accepted = 1'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:210" *)
  reg \word_accepted$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:211" *)
  reg word_complete = 1'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:211" *)
  reg \word_complete$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:208" *)
  reg [31:0] word_in = 32'd0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:208" *)
  reg [31:0] \word_in$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:209" *)
  input [31:0] word_out;
  assign \$9  = \$7  == (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:297" *) 6'h20;
  assign \$13  = \$sample$s$serial_clock$sync$1  & (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/ast.py:1373" *) \$11 ;
  assign \$16  = bit_count + (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:287" *) 1'h1;
  assign \$1  = ~ (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:232" *) spi_device__sck;
  assign \$20  = \$sample$s$serial_clock$sync$1  & (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/ast.py:1373" *) \$18 ;
  assign \$24  = \$sample$s$serial_clock$sync$1  & (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/ast.py:1373" *) \$22 ;
  assign \$28  = \$sample$s$serial_clock$sync$1  & (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/ast.py:1373" *) \$26 ;
  assign \$30  = bit_count + (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:297" *) 1'h1;
  assign \$32  = \$30  == (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:297" *) 6'h20;
  assign \$34  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/ast.py:1369" *) \$sample$s$serial_clock$sync$1 ;
  assign \$36  = \$34  & (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/ast.py:1369" *) serial_clock;
  assign \$5  = \$sample$s$serial_clock$sync$1  & (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/ast.py:1373" *) \$3 ;
  assign \$7  = bit_count + (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:297" *) 1'h1;
  always @(posedge clk)
    \$sample$s$serial_clock$sync$1  <= \$1 ;
  always @(posedge clk)
    current_tx <= \current_tx$next ;
  always @(posedge clk)
    spi_device__sdo <= \spi_device__sdo$next ;
  always @(posedge clk)
    current_rx <= \current_rx$next ;
  always @(posedge clk)
    is_first_bit <= \is_first_bit$next ;
  always @(posedge clk)
    bit_count <= \bit_count$next ;
  always @(posedge clk)
    word_accepted <= \word_accepted$next ;
  always @(posedge clk)
    word_complete <= \word_complete$next ;
  always @(posedge clk)
    word_in <= \word_in$next ;
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$335 ) begin end
    \word_in$next  = word_in;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:266" *)
    casez (word_accepted)
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:266" */
      1'h1:
          \word_in$next  = current_rx;
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \word_in$next  = 32'd0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$335 ) begin end
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:266" *)
    casez (word_accepted)
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:266" */
      1'h1:
          \word_complete$next  = 1'h1;
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:271" */
      default:
          \word_complete$next  = 1'h0;
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \word_complete$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$335 ) begin end
    \word_accepted$next  = 1'h0;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:282" *)
    casez (spi_device__cs)
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:282" */
      1'h1:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:285" *)
          casez (\$5 )
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:285" */
            1'h1:
                (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:297" *)
                casez (\$9 )
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:297" */
                  1'h1:
                      \word_accepted$next  = 1'h1;
                endcase
          endcase
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \word_accepted$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$335 ) begin end
    \bit_count$next  = bit_count;
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:282" *)
    casez (spi_device__cs)
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:282" */
      1'h1:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:285" *)
          casez (\$13 )
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:285" */
            1'h1:
                \bit_count$next  = \$16 [4:0];
          endcase
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:311" */
      default:
          \bit_count$next  = 5'h00;
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \bit_count$next  = 5'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$335 ) begin end
    \is_first_bit$next  = is_first_bit;
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:282" *)
    casez (spi_device__cs)
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:282" */
      1'h1:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:285" *)
          casez (\$20 )
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:285" */
            1'h1:
                \is_first_bit$next  = 1'h0;
          endcase
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:311" */
      default:
          \is_first_bit$next  = 1'h1;
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \is_first_bit$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$335 ) begin end
    \current_rx$next  = current_rx;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:282" *)
    casez (spi_device__cs)
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:282" */
      1'h1:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:285" *)
          casez (\$24 )
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:285" */
            1'h1:
                \current_rx$next  = { current_rx[30:0], spi_device__sdi };
          endcase
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \current_rx$next  = 32'd0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$335 ) begin end
    \current_tx$next  = current_tx;
    \spi_device__sdo$next  = spi_device__sdo;
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:282" *)
    casez (spi_device__cs)
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:282" */
      1'h1:
        begin
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:285" *)
          casez (\$28 )
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:285" */
            1'h1:
                (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:297" *)
                casez (\$32 )
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:297" */
                  1'h1:
                      \current_tx$next  = word_out;
                endcase
          endcase
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:305" *)
          casez (\$36 )
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:305" */
            1'h1:
                { \spi_device__sdo$next , \current_tx$next [31:1] } = current_tx;
          endcase
        end
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:311" */
      default:
          \current_tx$next  = word_out;
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
        begin
          \current_tx$next  = 32'd0;
          \spi_device__sdo$next  = 1'h0;
        end
    endcase
  end
  assign \$15  = \$16 ;
  assign \$sample$s$serial_clock$sync$1$next  = serial_clock;
  assign serial_clock = \$1 ;
  assign \$3  = spi_device__sck;
  assign \$11  = spi_device__sck;
  assign \$18  = spi_device__sck;
  assign \$22  = spi_device__sck;
  assign \$26  = spi_device__sck;
endmodule

(* \amaranth.hierarchy  = "top" *)
(* top =  1  *)
(* generator = "Amaranth" *)
module top(sdram_0__dq__io, led_0__io, led_1__io, led_2__io, led_3__io, led_4__io, led_5__io, led_6__io, led_7__io, esp32_spi_0__en__io, esp32_spi_0__tx__io, esp32_spi_0__rx__io, esp32_spi_0__gpio4_copi__io, esp32_spi_0__gpio5_cs__io, esp32_spi_0__gpio12_cipo__io, esp32_spi_0__gpio16_sclk__io, uart_0__rx__io, uart_0__tx__io, uart_0__rts__io, uart_0__dtr__io, button_pwr_0__io
, button_fire_0__io, button_fire_1__io, button_up_0__io, button_down_0__io, button_left_0__io, button_right_0__io, clk25_0__io, sdram_0__clk__io, sdram_0__clk_en__io, sdram_0__cs__io, sdram_0__we__io, sdram_0__ras__io, sdram_0__cas__io, sdram_0__ba__io, sdram_0__a__io, sdram_0__dqm__io, esp32_spi_0__gpio0__io);
  reg \$auto$verilog_backend.cc:2083:dump_module$336  = 0;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:942" *)
  wire \$1 ;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:945" *)
  wire \$11 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/rec.py:258" *)
  wire \$13 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/rec.py:258" *)
  wire \$15 ;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:948" *)
  wire \$17 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/rec.py:258" *)
  wire \$19 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/rec.py:258" *)
  wire \$21 ;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:951" *)
  wire \$23 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/rec.py:258" *)
  wire \$25 ;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:943" *)
  wire \$27 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/rec.py:258" *)
  wire \$29 ;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:942" *)
  wire \$3 ;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:946" *)
  wire \$31 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/rec.py:258" *)
  wire \$33 ;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:949" *)
  wire \$35 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/rec.py:258" *)
  wire \$37 ;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:952" *)
  wire \$39 ;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:942" *)
  wire \$41 ;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:942" *)
  wire \$43 ;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:942" *)
  wire \$45 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/rec.py:258" *)
  wire \$47 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/rec.py:258" *)
  wire \$49 ;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:942" *)
  wire \$5 ;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:945" *)
  wire \$51 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/rec.py:258" *)
  wire \$53 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/rec.py:258" *)
  wire \$55 ;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:948" *)
  wire \$57 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/rec.py:258" *)
  wire \$59 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/rec.py:258" *)
  wire \$61 ;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:951" *)
  wire \$63 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/rec.py:258" *)
  wire \$7 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/rec.py:258" *)
  wire \$9 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  input button_down_0__io;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  input button_fire_0__io;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  input button_fire_1__io;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  input button_left_0__io;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  input button_pwr_0__io;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  input button_right_0__io;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  input button_up_0__io;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  input clk25_0__io;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  wire dut_button_fire_0__i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  wire dut_button_fire_1__i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  wire dut_clk25_0__i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  wire dut_esp32_spi_0__gpio12_cipo__o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  wire dut_esp32_spi_0__gpio16_sclk__i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  wire dut_esp32_spi_0__gpio4_copi__i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  wire dut_esp32_spi_0__gpio5_cs__i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  wire dut_led_0__o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  wire dut_led_1__o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  wire dut_led_2__o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  wire dut_led_3__o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  wire dut_led_4__o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  wire dut_led_5__o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  wire dut_led_6__o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  wire dut_led_7__o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  wire [12:0] dut_sdram_0__a__o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  wire [1:0] dut_sdram_0__ba__o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  wire dut_sdram_0__cas__o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  wire dut_sdram_0__clk__o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  wire dut_sdram_0__clk_en__o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  wire dut_sdram_0__cs__o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  wire [15:0] dut_sdram_0__dq__i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  wire [15:0] dut_sdram_0__dq__o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  wire dut_sdram_0__dq__oe;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  wire [1:0] dut_sdram_0__dqm__o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  wire dut_sdram_0__ras__o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  wire dut_sdram_0__we__o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  output esp32_spi_0__en__io;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  inout esp32_spi_0__gpio0__io;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  output esp32_spi_0__gpio12_cipo__io;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  input esp32_spi_0__gpio16_sclk__io;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  input esp32_spi_0__gpio4_copi__io;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  input esp32_spi_0__gpio5_cs__io;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  input esp32_spi_0__rx__io;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  output esp32_spi_0__tx__io;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  output led_0__io;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  output led_1__io;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  output led_2__io;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  output led_3__io;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  output led_4__io;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  output led_5__io;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  output led_6__io;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  output led_7__io;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  wire pin_button_pwr_0_button_pwr_0__i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  reg pin_esp32_spi_0__en_esp32_spi_0__en__o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  reg pin_esp32_spi_0__gpio0_esp32_spi_0__gpio0__o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  wire pin_esp32_spi_0__rx_esp32_spi_0__rx__i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  wire pin_esp32_spi_0__tx_esp32_spi_0__tx__o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  wire pin_uart_0__dtr_uart_0__dtr__i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  wire pin_uart_0__rts_uart_0__rts__i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  wire pin_uart_0__rx_uart_0__rx__i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  wire pin_uart_0__tx_uart_0__tx__o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  output [12:0] sdram_0__a__io;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  output [1:0] sdram_0__ba__io;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  output sdram_0__cas__io;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  output sdram_0__clk__io;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  output sdram_0__clk_en__io;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  output sdram_0__cs__io;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  inout [15:0] sdram_0__dq__io;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  output [1:0] sdram_0__dqm__io;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  output sdram_0__ras__io;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  output sdram_0__we__io;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  input uart_0__dtr__io;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  input uart_0__rts__io;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  input uart_0__rx__io;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  output uart_0__tx__io;
  assign \$9  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/rec.py:258" *) pin_uart_0__rts_uart_0__rts__i;
  assign \$11  = \$7  & (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:945" *) \$9 ;
  assign \$15  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/rec.py:258" *) pin_uart_0__rts_uart_0__rts__i;
  assign \$17  = \$13  & (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:948" *) \$15 ;
  assign \$19  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/rec.py:258" *) pin_uart_0__dtr_uart_0__dtr__i;
  assign \$23  = \$19  & (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:951" *) \$21 ;
  assign \$25  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/rec.py:258" *) pin_button_pwr_0_button_pwr_0__i;
  assign \$29  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/rec.py:258" *) pin_button_pwr_0_button_pwr_0__i;
  assign \$33  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/rec.py:258" *) pin_button_pwr_0_button_pwr_0__i;
  assign \$37  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/rec.py:258" *) pin_button_pwr_0_button_pwr_0__i;
  assign \$45  = \$41  & (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:942" *) \$43 ;
  assign \$47  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/rec.py:258" *) pin_uart_0__dtr_uart_0__dtr__i;
  assign \$49  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/rec.py:258" *) pin_uart_0__rts_uart_0__rts__i;
  assign \$51  = \$47  & (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:945" *) \$49 ;
  assign \$55  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/rec.py:258" *) pin_uart_0__rts_uart_0__rts__i;
  assign \$57  = \$53  & (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:948" *) \$55 ;
  assign \$5  = \$1  & (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:942" *) \$3 ;
  assign \$59  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/rec.py:258" *) pin_uart_0__dtr_uart_0__dtr__i;
  assign \$63  = \$59  & (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:951" *) \$61 ;
  assign \$7  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/rec.py:258" *) pin_uart_0__dtr_uart_0__dtr__i;
  dut dut (
    .button_fire_0__i(dut_button_fire_0__i),
    .button_fire_1__i(dut_button_fire_1__i),
    .clk25_0__i(dut_clk25_0__i),
    .esp32_spi_0__gpio12_cipo__o(dut_esp32_spi_0__gpio12_cipo__o),
    .esp32_spi_0__gpio16_sclk__i(dut_esp32_spi_0__gpio16_sclk__i),
    .esp32_spi_0__gpio4_copi__i(dut_esp32_spi_0__gpio4_copi__i),
    .esp32_spi_0__gpio5_cs__i(dut_esp32_spi_0__gpio5_cs__i),
    .led_0__o(dut_led_0__o),
    .led_1__o(dut_led_1__o),
    .led_2__o(dut_led_2__o),
    .led_3__o(dut_led_3__o),
    .led_4__o(dut_led_4__o),
    .led_5__o(dut_led_5__o),
    .led_6__o(dut_led_6__o),
    .led_7__o(dut_led_7__o),
    .sdram_0__a__o(dut_sdram_0__a__o),
    .sdram_0__ba__o(dut_sdram_0__ba__o),
    .sdram_0__cas__o(dut_sdram_0__cas__o),
    .sdram_0__clk__o(dut_sdram_0__clk__o),
    .sdram_0__clk_en__o(dut_sdram_0__clk_en__o),
    .sdram_0__cs__o(dut_sdram_0__cs__o),
    .sdram_0__dq__i(dut_sdram_0__dq__i),
    .sdram_0__dq__o(dut_sdram_0__dq__o),
    .sdram_0__dq__oe(dut_sdram_0__dq__oe),
    .sdram_0__dqm__o(dut_sdram_0__dqm__o),
    .sdram_0__ras__o(dut_sdram_0__ras__o),
    .sdram_0__we__o(dut_sdram_0__we__o)
  );
  pin_button_down_0 pin_button_down_0 (
    .button_down_0__io(button_down_0__io)
  );
  pin_button_fire_0 pin_button_fire_0 (
    .button_fire_0__i(dut_button_fire_0__i),
    .button_fire_0__io(button_fire_0__io)
  );
  pin_button_fire_1 pin_button_fire_1 (
    .button_fire_1__i(dut_button_fire_1__i),
    .button_fire_1__io(button_fire_1__io)
  );
  pin_button_left_0 pin_button_left_0 (
    .button_left_0__io(button_left_0__io)
  );
  pin_button_pwr_0 pin_button_pwr_0 (
    .button_pwr_0__i(pin_button_pwr_0_button_pwr_0__i),
    .button_pwr_0__io(button_pwr_0__io)
  );
  pin_button_right_0 pin_button_right_0 (
    .button_right_0__io(button_right_0__io)
  );
  pin_button_up_0 pin_button_up_0 (
    .button_up_0__io(button_up_0__io)
  );
  pin_clk25_0 pin_clk25_0 (
    .clk25_0__i(dut_clk25_0__i),
    .clk25_0__io(clk25_0__io)
  );
  pin_esp32_spi_0__en pin_esp32_spi_0__en (
    .esp32_spi_0__en__io(esp32_spi_0__en__io),
    .esp32_spi_0__en__o(pin_esp32_spi_0__en_esp32_spi_0__en__o)
  );
  pin_esp32_spi_0__gpio0 pin_esp32_spi_0__gpio0 (
    .esp32_spi_0__gpio0__io(esp32_spi_0__gpio0__io),
    .esp32_spi_0__gpio0__o(pin_esp32_spi_0__gpio0_esp32_spi_0__gpio0__o)
  );
  pin_esp32_spi_0__gpio12_cipo pin_esp32_spi_0__gpio12_cipo (
    .esp32_spi_0__gpio12_cipo__io(esp32_spi_0__gpio12_cipo__io),
    .esp32_spi_0__gpio12_cipo__o(dut_esp32_spi_0__gpio12_cipo__o)
  );
  pin_esp32_spi_0__gpio16_sclk pin_esp32_spi_0__gpio16_sclk (
    .esp32_spi_0__gpio16_sclk__i(dut_esp32_spi_0__gpio16_sclk__i),
    .esp32_spi_0__gpio16_sclk__io(esp32_spi_0__gpio16_sclk__io)
  );
  pin_esp32_spi_0__gpio4_copi pin_esp32_spi_0__gpio4_copi (
    .esp32_spi_0__gpio4_copi__i(dut_esp32_spi_0__gpio4_copi__i),
    .esp32_spi_0__gpio4_copi__io(esp32_spi_0__gpio4_copi__io)
  );
  pin_esp32_spi_0__gpio5_cs pin_esp32_spi_0__gpio5_cs (
    .esp32_spi_0__gpio5_cs__i(dut_esp32_spi_0__gpio5_cs__i),
    .esp32_spi_0__gpio5_cs__io(esp32_spi_0__gpio5_cs__io)
  );
  pin_esp32_spi_0__rx pin_esp32_spi_0__rx (
    .esp32_spi_0__rx__i(pin_esp32_spi_0__rx_esp32_spi_0__rx__i),
    .esp32_spi_0__rx__io(esp32_spi_0__rx__io)
  );
  pin_esp32_spi_0__tx pin_esp32_spi_0__tx (
    .esp32_spi_0__tx__io(esp32_spi_0__tx__io),
    .esp32_spi_0__tx__o(pin_esp32_spi_0__tx_esp32_spi_0__tx__o)
  );
  pin_led_0 pin_led_0 (
    .led_0__io(led_0__io),
    .led_0__o(dut_led_0__o)
  );
  pin_led_1 pin_led_1 (
    .led_1__io(led_1__io),
    .led_1__o(dut_led_1__o)
  );
  pin_led_2 pin_led_2 (
    .led_2__io(led_2__io),
    .led_2__o(dut_led_2__o)
  );
  pin_led_3 pin_led_3 (
    .led_3__io(led_3__io),
    .led_3__o(dut_led_3__o)
  );
  pin_led_4 pin_led_4 (
    .led_4__io(led_4__io),
    .led_4__o(dut_led_4__o)
  );
  pin_led_5 pin_led_5 (
    .led_5__io(led_5__io),
    .led_5__o(dut_led_5__o)
  );
  pin_led_6 pin_led_6 (
    .led_6__io(led_6__io),
    .led_6__o(dut_led_6__o)
  );
  pin_led_7 pin_led_7 (
    .led_7__io(led_7__io),
    .led_7__o(dut_led_7__o)
  );
  pin_sdram_0__a pin_sdram_0__a (
    .sdram_0__a__io(sdram_0__a__io),
    .sdram_0__a__o(dut_sdram_0__a__o)
  );
  pin_sdram_0__ba pin_sdram_0__ba (
    .sdram_0__ba__io(sdram_0__ba__io),
    .sdram_0__ba__o(dut_sdram_0__ba__o)
  );
  pin_sdram_0__cas pin_sdram_0__cas (
    .sdram_0__cas__io(sdram_0__cas__io),
    .sdram_0__cas__o(dut_sdram_0__cas__o)
  );
  pin_sdram_0__clk pin_sdram_0__clk (
    .sdram_0__clk__io(sdram_0__clk__io),
    .sdram_0__clk__o(dut_sdram_0__clk__o)
  );
  pin_sdram_0__clk_en pin_sdram_0__clk_en (
    .sdram_0__clk_en__io(sdram_0__clk_en__io),
    .sdram_0__clk_en__o(dut_sdram_0__clk_en__o)
  );
  pin_sdram_0__cs pin_sdram_0__cs (
    .sdram_0__cs__io(sdram_0__cs__io),
    .sdram_0__cs__o(dut_sdram_0__cs__o)
  );
  pin_sdram_0__dq pin_sdram_0__dq (
    .sdram_0__dq__i(dut_sdram_0__dq__i),
    .sdram_0__dq__io(sdram_0__dq__io),
    .sdram_0__dq__o(dut_sdram_0__dq__o),
    .sdram_0__dq__oe(dut_sdram_0__dq__oe)
  );
  pin_sdram_0__dqm pin_sdram_0__dqm (
    .sdram_0__dqm__io(sdram_0__dqm__io),
    .sdram_0__dqm__o(dut_sdram_0__dqm__o)
  );
  pin_sdram_0__ras pin_sdram_0__ras (
    .sdram_0__ras__io(sdram_0__ras__io),
    .sdram_0__ras__o(dut_sdram_0__ras__o)
  );
  pin_sdram_0__we pin_sdram_0__we (
    .sdram_0__we__io(sdram_0__we__io),
    .sdram_0__we__o(dut_sdram_0__we__o)
  );
  pin_uart_0__dtr pin_uart_0__dtr (
    .uart_0__dtr__i(pin_uart_0__dtr_uart_0__dtr__i),
    .uart_0__dtr__io(uart_0__dtr__io)
  );
  pin_uart_0__rts pin_uart_0__rts (
    .uart_0__rts__i(pin_uart_0__rts_uart_0__rts__i),
    .uart_0__rts__io(uart_0__rts__io)
  );
  pin_uart_0__rx pin_uart_0__rx (
    .uart_0__rx__i(pin_uart_0__rx_uart_0__rx__i),
    .uart_0__rx__io(uart_0__rx__io)
  );
  pin_uart_0__tx pin_uart_0__tx (
    .uart_0__tx__io(uart_0__tx__io),
    .uart_0__tx__o(pin_uart_0__tx_uart_0__tx__o)
  );
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$336 ) begin end
    pin_esp32_spi_0__en_esp32_spi_0__en__o = 1'h0;
    (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:942" *)
    casez ({ \$23 , \$17 , \$11 , \$5  })
      /* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:942" */
      4'b???1:
          pin_esp32_spi_0__en_esp32_spi_0__en__o = \$27 ;
      /* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:945" */
      4'b??1?:
          pin_esp32_spi_0__en_esp32_spi_0__en__o = \$31 ;
      /* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:948" */
      4'b?1??:
          pin_esp32_spi_0__en_esp32_spi_0__en__o = \$35 ;
      /* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:951" */
      4'b1???:
          pin_esp32_spi_0__en_esp32_spi_0__en__o = \$39 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$336 ) begin end
    pin_esp32_spi_0__gpio0_esp32_spi_0__gpio0__o = 1'h0;
    (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:942" *)
    casez ({ \$63 , \$57 , \$51 , \$45  })
      /* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:942" */
      4'b???1:
          pin_esp32_spi_0__gpio0_esp32_spi_0__gpio0__o = 1'h1;
      /* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:945" */
      4'b??1?:
          pin_esp32_spi_0__gpio0_esp32_spi_0__gpio0__o = 1'h1;
      /* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:948" */
      4'b?1??:
          pin_esp32_spi_0__gpio0_esp32_spi_0__gpio0__o = 1'h1;
      /* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:951" */
      4'b1???:
          pin_esp32_spi_0__gpio0_esp32_spi_0__gpio0__o = 1'h0;
    endcase
  end
  assign pin_uart_0__tx_uart_0__tx__o = pin_esp32_spi_0__rx_esp32_spi_0__rx__i;
  assign pin_esp32_spi_0__tx_esp32_spi_0__tx__o = pin_uart_0__rx_uart_0__rx__i;
  assign \$1  = pin_uart_0__dtr_uart_0__dtr__i;
  assign \$3  = pin_uart_0__rts_uart_0__rts__i;
  assign \$13  = pin_uart_0__dtr_uart_0__dtr__i;
  assign \$21  = pin_uart_0__rts_uart_0__rts__i;
  assign \$27  = \$25 ;
  assign \$31  = \$29 ;
  assign \$35  = 1'h0;
  assign \$39  = \$37 ;
  assign \$41  = pin_uart_0__dtr_uart_0__dtr__i;
  assign \$43  = pin_uart_0__rts_uart_0__rts__i;
  assign \$53  = pin_uart_0__dtr_uart_0__dtr__i;
  assign \$61  = pin_uart_0__rts_uart_0__rts__i;
endmodule

(* \amaranth.hierarchy  = "top.dut.U$$0.unbuffered" *)
(* generator = "Amaranth" *)
module unbuffered(clk, w_data, w_rdy, w_en, r_level, w_level, r_data, r_rdy, r_rst, r_en, rst);
  reg \$auto$verilog_backend.cc:2083:dump_module$337  = 0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:341" *)
  wire [6:0] \$10 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:377" *)
  wire \$12 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:378" *)
  wire \$14 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:377" *)
  wire \$16 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:379" *)
  wire \$18 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:335" *)
  wire [6:0] \$2 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:377" *)
  wire \$20 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:380" *)
  wire \$22 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:383" *)
  wire [6:0] \$24 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:383" *)
  wire [6:0] \$25 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:384" *)
  wire [6:0] \$27 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:384" *)
  wire [6:0] \$28 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:329" *)
  wire \$3 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:329" *)
  wire \$30 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:394" *)
  wire \$32 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:400" *)
  wire \$34 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:335" *)
  wire [6:0] \$5 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:341" *)
  wire [6:0] \$7 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:330" *)
  wire \$8 ;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:228" *)
  input clk;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:353" *)
  reg [5:0] consume_cdc_consume_r_gry = 6'h00;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:353" *)
  reg [5:0] \consume_cdc_consume_r_gry$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:354" *)
  wire [5:0] consume_cdc_consume_w_gry;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176" *)
  wire [5:0] consume_dec_i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177" *)
  wire [5:0] consume_dec_o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:149" *)
  wire [5:0] consume_enc_i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:150" *)
  wire [5:0] consume_enc_o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:339" *)
  reg [5:0] consume_r_bin = 6'h00;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:339" *)
  reg [5:0] \consume_r_bin$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:340" *)
  wire [5:0] consume_r_nxt;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:362" *)
  reg [5:0] consume_w_bin = 6'h00;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:362" *)
  reg [5:0] \consume_w_bin$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:345" *)
  wire [5:0] produce_cdc_produce_r_gry;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:344" *)
  reg [5:0] produce_cdc_produce_w_gry = 6'h00;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:344" *)
  reg [5:0] \produce_cdc_produce_w_gry$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176" *)
  wire [5:0] produce_dec_i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177" *)
  wire [5:0] produce_dec_o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:149" *)
  wire [5:0] produce_enc_i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:150" *)
  wire [5:0] produce_enc_o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:368" *)
  wire [5:0] produce_r_bin;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:333" *)
  reg [5:0] produce_w_bin = 6'h00;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:333" *)
  reg [5:0] \produce_w_bin$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:334" *)
  wire [5:0] produce_w_nxt;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:83" *)
  output [15:0] r_data;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:375" *)
  reg r_empty;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:85" *)
  input r_en;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:86" *)
  output [5:0] r_level;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:84" *)
  output r_rdy;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:311" *)
  output r_rst;
  reg r_rst = 1'h0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:311" *)
  reg \r_rst$next ;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:228" *)
  input rst;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:415" *)
  wire rst_cdc_r_rst;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176" *)
  wire [5:0] rst_dec_i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177" *)
  wire [5:0] rst_dec_o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:388" *)
  wire [4:0] storage_r_addr;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:388" *)
  wire [15:0] storage_r_data;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:388" *)
  wire storage_r_en;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:387" *)
  wire [4:0] storage_w_addr;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:387" *)
  wire [15:0] storage_w_data;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:387" *)
  wire storage_w_en;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:78" *)
  input [15:0] w_data;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:80" *)
  input w_en;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:374" *)
  wire w_full;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:81" *)
  output [5:0] w_level;
  reg [5:0] w_level = 6'h00;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:81" *)
  reg [5:0] \w_level$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:79" *)
  output w_rdy;
  reg [15:0] storage [31:0];
  initial begin
    storage[0] = 16'h0000;
    storage[1] = 16'h0000;
    storage[2] = 16'h0000;
    storage[3] = 16'h0000;
    storage[4] = 16'h0000;
    storage[5] = 16'h0000;
    storage[6] = 16'h0000;
    storage[7] = 16'h0000;
    storage[8] = 16'h0000;
    storage[9] = 16'h0000;
    storage[10] = 16'h0000;
    storage[11] = 16'h0000;
    storage[12] = 16'h0000;
    storage[13] = 16'h0000;
    storage[14] = 16'h0000;
    storage[15] = 16'h0000;
    storage[16] = 16'h0000;
    storage[17] = 16'h0000;
    storage[18] = 16'h0000;
    storage[19] = 16'h0000;
    storage[20] = 16'h0000;
    storage[21] = 16'h0000;
    storage[22] = 16'h0000;
    storage[23] = 16'h0000;
    storage[24] = 16'h0000;
    storage[25] = 16'h0000;
    storage[26] = 16'h0000;
    storage[27] = 16'h0000;
    storage[28] = 16'h0000;
    storage[29] = 16'h0000;
    storage[30] = 16'h0000;
    storage[31] = 16'h0000;
  end
  always @(posedge clk) begin
    if (storage_w_en)
      storage[storage_w_addr] <= storage_w_data;
  end
  reg [15:0] _0_;
  always @(posedge clk) begin
    _0_ <= storage[storage_r_addr];
  end
  assign storage_r_data = _0_;
  assign \$10  = consume_r_bin + (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:341" *) \$8 ;
  assign \$12  = produce_cdc_produce_w_gry[5] != (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:377" *) consume_cdc_consume_w_gry[5];
  assign \$14  = produce_cdc_produce_w_gry[4] != (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:378" *) consume_cdc_consume_w_gry[4];
  assign \$16  = \$12  & (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:377" *) \$14 ;
  assign \$18  = produce_cdc_produce_w_gry[3:0] == (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:379" *) consume_cdc_consume_w_gry[3:0];
  assign \$20  = \$16  & (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:377" *) \$18 ;
  assign \$22  = consume_cdc_consume_r_gry == (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:380" *) produce_cdc_produce_r_gry;
  assign \$25  = produce_w_bin - (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:383" *) consume_w_bin;
  assign \$28  = produce_r_bin - (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:384" *) consume_r_bin;
  assign \$30  = w_rdy & (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:329" *) w_en;
  assign \$32  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:394" *) w_full;
  assign \$34  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:400" *) r_empty;
  assign \$3  = w_rdy & (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:329" *) w_en;
  assign \$5  = produce_w_bin + (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:335" *) \$3 ;
  assign \$8  = r_rdy & (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:330" *) r_en;
  always @(posedge clk)
    r_rst <= \r_rst$next ;
  always @(posedge clk)
    w_level <= \w_level$next ;
  always @(posedge clk)
    consume_w_bin <= \consume_w_bin$next ;
  always @(posedge clk)
    consume_cdc_consume_r_gry <= \consume_cdc_consume_r_gry$next ;
  always @(posedge clk)
    produce_cdc_produce_w_gry <= \produce_cdc_produce_w_gry$next ;
  always @(posedge clk)
    consume_r_bin <= \consume_r_bin$next ;
  always @(posedge clk)
    produce_w_bin <= \produce_w_bin$next ;
  consume_cdc consume_cdc (
    .clk(clk),
    .consume_r_gry(consume_cdc_consume_r_gry),
    .consume_w_gry(consume_cdc_consume_w_gry),
    .rst(rst)
  );
  consume_dec consume_dec (
    .i(consume_dec_i),
    .o(consume_dec_o)
  );
  consume_enc consume_enc (
    .i(consume_enc_i),
    .o(consume_enc_o)
  );
  produce_cdc produce_cdc (
    .clk(clk),
    .produce_r_gry(produce_cdc_produce_r_gry),
    .produce_w_gry(produce_cdc_produce_w_gry),
    .rst(rst)
  );
  produce_dec produce_dec (
    .i(produce_dec_i),
    .o(produce_dec_o)
  );
  produce_enc produce_enc (
    .i(produce_enc_i),
    .o(produce_enc_o)
  );
  rst_cdc rst_cdc (
    .clk(clk),
    .r_rst(rst_cdc_r_rst),
    .rst(rst)
  );
  rst_dec rst_dec (
    .i(rst_dec_i),
    .o(rst_dec_o)
  );
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$337 ) begin end
    \produce_w_bin$next  = produce_w_nxt;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \produce_w_bin$next  = 6'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$337 ) begin end
    r_empty = \$22 ;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426" *)
    casez (rst_cdc_r_rst)
      /* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426" */
      1'h1:
          r_empty = 1'h1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$337 ) begin end
    \w_level$next  = \$25 [5:0];
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \w_level$next  = 6'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$337 ) begin end
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426" *)
    casez (rst_cdc_r_rst)
      /* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426" */
      1'h1:
          \r_rst$next  = 1'h1;
      /* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:431" */
      default:
          \r_rst$next  = 1'h0;
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \r_rst$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$337 ) begin end
    \consume_r_bin$next  = consume_r_nxt;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426" *)
    casez (rst_cdc_r_rst)
      /* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426" */
      1'h1:
          \consume_r_bin$next  = rst_dec_o;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$337 ) begin end
    \produce_cdc_produce_w_gry$next  = produce_enc_o;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \produce_cdc_produce_w_gry$next  = 6'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$337 ) begin end
    \consume_cdc_consume_r_gry$next  = consume_enc_o;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426" *)
    casez (rst_cdc_r_rst)
      /* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426" */
      1'h1:
          \consume_cdc_consume_r_gry$next  = produce_cdc_produce_r_gry;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$337 ) begin end
    \consume_w_bin$next  = consume_dec_o;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \consume_w_bin$next  = 6'h00;
    endcase
  end
  assign \$2  = \$5 ;
  assign \$7  = \$10 ;
  assign \$24  = \$25 ;
  assign \$27  = \$28 ;
  assign rst_dec_i = produce_cdc_produce_r_gry;
  assign r_rdy = \$34 ;
  assign storage_r_en = 1'h1;
  assign r_data = storage_r_data;
  assign storage_r_addr = consume_r_nxt[4:0];
  assign w_rdy = \$32 ;
  assign storage_w_en = \$30 ;
  assign storage_w_data = w_data;
  assign storage_w_addr = produce_w_bin[4:0];
  assign r_level = \$28 [5:0];
  assign w_full = \$20 ;
  assign produce_r_bin = produce_dec_o;
  assign produce_dec_i = produce_cdc_produce_r_gry;
  assign consume_dec_i = consume_cdc_consume_w_gry;
  assign consume_enc_i = consume_r_nxt;
  assign produce_enc_i = produce_w_nxt;
  assign consume_r_nxt = \$10 [5:0];
  assign produce_w_nxt = \$5 [5:0];
endmodule

(* \amaranth.hierarchy  = "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_0_src.unbuffered" *)
(* generator = "Amaranth" *)
module \unbuffered$1 (sdram_clk, w_data, w_rdy, w_en, r_level, w_level, r_data, r_rdy, r_rst, r_en, write_0_rst, write_0_clk, sdram_rst);
  reg \$auto$verilog_backend.cc:2083:dump_module$338  = 0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:341" *)
  wire [7:0] \$10 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:377" *)
  wire \$12 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:378" *)
  wire \$14 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:377" *)
  wire \$16 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:379" *)
  wire \$18 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:335" *)
  wire [7:0] \$2 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:377" *)
  wire \$20 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:380" *)
  wire \$22 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:383" *)
  wire [7:0] \$24 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:383" *)
  wire [7:0] \$25 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:384" *)
  wire [7:0] \$27 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:384" *)
  wire [7:0] \$28 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:329" *)
  wire \$3 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:329" *)
  wire \$30 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:394" *)
  wire \$32 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:400" *)
  wire \$34 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:335" *)
  wire [7:0] \$5 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:341" *)
  wire [7:0] \$7 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:330" *)
  wire \$8 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:353" *)
  reg [6:0] consume_cdc_consume_r_gry = 7'h00;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:353" *)
  reg [6:0] \consume_cdc_consume_r_gry$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:354" *)
  wire [6:0] consume_cdc_consume_w_gry;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176" *)
  wire [6:0] consume_dec_i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177" *)
  wire [6:0] consume_dec_o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:149" *)
  wire [6:0] consume_enc_i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:150" *)
  wire [6:0] consume_enc_o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:339" *)
  reg [6:0] consume_r_bin = 7'h00;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:339" *)
  reg [6:0] \consume_r_bin$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:340" *)
  wire [6:0] consume_r_nxt;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:362" *)
  reg [6:0] consume_w_bin = 7'h00;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:362" *)
  reg [6:0] \consume_w_bin$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:345" *)
  wire [6:0] produce_cdc_produce_r_gry;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:344" *)
  reg [6:0] produce_cdc_produce_w_gry = 7'h00;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:344" *)
  reg [6:0] \produce_cdc_produce_w_gry$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176" *)
  wire [6:0] produce_dec_i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177" *)
  wire [6:0] produce_dec_o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:149" *)
  wire [6:0] produce_enc_i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:150" *)
  wire [6:0] produce_enc_o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:368" *)
  wire [6:0] produce_r_bin;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:333" *)
  reg [6:0] produce_w_bin = 7'h00;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:333" *)
  reg [6:0] \produce_w_bin$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:334" *)
  wire [6:0] produce_w_nxt;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:83" *)
  output [15:0] r_data;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:375" *)
  reg r_empty;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:85" *)
  input r_en;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:86" *)
  output [6:0] r_level;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:84" *)
  output r_rdy;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:311" *)
  output r_rst;
  reg r_rst = 1'h0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:311" *)
  reg \r_rst$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:415" *)
  wire rst_cdc_r_rst;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176" *)
  wire [6:0] rst_dec_i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177" *)
  wire [6:0] rst_dec_o;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210" *)
  input sdram_clk;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210" *)
  input sdram_rst;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:388" *)
  wire [5:0] storage_r_addr;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:388" *)
  wire [15:0] storage_r_data;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:388" *)
  wire storage_r_en;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:387" *)
  wire [5:0] storage_w_addr;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:387" *)
  wire [15:0] storage_w_data;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:387" *)
  wire storage_w_en;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:78" *)
  input [15:0] w_data;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:80" *)
  input w_en;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:374" *)
  wire w_full;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:81" *)
  output [6:0] w_level;
  reg [6:0] w_level = 7'h00;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:81" *)
  reg [6:0] \w_level$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:79" *)
  output w_rdy;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:267" *)
  input write_0_clk;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:267" *)
  input write_0_rst;
  reg [15:0] storage [63:0];
  initial begin
    storage[0] = 16'h0000;
    storage[1] = 16'h0000;
    storage[2] = 16'h0000;
    storage[3] = 16'h0000;
    storage[4] = 16'h0000;
    storage[5] = 16'h0000;
    storage[6] = 16'h0000;
    storage[7] = 16'h0000;
    storage[8] = 16'h0000;
    storage[9] = 16'h0000;
    storage[10] = 16'h0000;
    storage[11] = 16'h0000;
    storage[12] = 16'h0000;
    storage[13] = 16'h0000;
    storage[14] = 16'h0000;
    storage[15] = 16'h0000;
    storage[16] = 16'h0000;
    storage[17] = 16'h0000;
    storage[18] = 16'h0000;
    storage[19] = 16'h0000;
    storage[20] = 16'h0000;
    storage[21] = 16'h0000;
    storage[22] = 16'h0000;
    storage[23] = 16'h0000;
    storage[24] = 16'h0000;
    storage[25] = 16'h0000;
    storage[26] = 16'h0000;
    storage[27] = 16'h0000;
    storage[28] = 16'h0000;
    storage[29] = 16'h0000;
    storage[30] = 16'h0000;
    storage[31] = 16'h0000;
    storage[32] = 16'h0000;
    storage[33] = 16'h0000;
    storage[34] = 16'h0000;
    storage[35] = 16'h0000;
    storage[36] = 16'h0000;
    storage[37] = 16'h0000;
    storage[38] = 16'h0000;
    storage[39] = 16'h0000;
    storage[40] = 16'h0000;
    storage[41] = 16'h0000;
    storage[42] = 16'h0000;
    storage[43] = 16'h0000;
    storage[44] = 16'h0000;
    storage[45] = 16'h0000;
    storage[46] = 16'h0000;
    storage[47] = 16'h0000;
    storage[48] = 16'h0000;
    storage[49] = 16'h0000;
    storage[50] = 16'h0000;
    storage[51] = 16'h0000;
    storage[52] = 16'h0000;
    storage[53] = 16'h0000;
    storage[54] = 16'h0000;
    storage[55] = 16'h0000;
    storage[56] = 16'h0000;
    storage[57] = 16'h0000;
    storage[58] = 16'h0000;
    storage[59] = 16'h0000;
    storage[60] = 16'h0000;
    storage[61] = 16'h0000;
    storage[62] = 16'h0000;
    storage[63] = 16'h0000;
  end
  always @(posedge write_0_clk) begin
    if (storage_w_en)
      storage[storage_w_addr] <= storage_w_data;
  end
  reg [15:0] _0_;
  always @(posedge sdram_clk) begin
    _0_ <= storage[storage_r_addr];
  end
  assign storage_r_data = _0_;
  assign \$10  = consume_r_bin + (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:341" *) \$8 ;
  assign \$12  = produce_cdc_produce_w_gry[6] != (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:377" *) consume_cdc_consume_w_gry[6];
  assign \$14  = produce_cdc_produce_w_gry[5] != (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:378" *) consume_cdc_consume_w_gry[5];
  assign \$16  = \$12  & (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:377" *) \$14 ;
  assign \$18  = produce_cdc_produce_w_gry[4:0] == (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:379" *) consume_cdc_consume_w_gry[4:0];
  assign \$20  = \$16  & (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:377" *) \$18 ;
  assign \$22  = consume_cdc_consume_r_gry == (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:380" *) produce_cdc_produce_r_gry;
  assign \$25  = produce_w_bin - (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:383" *) consume_w_bin;
  assign \$28  = produce_r_bin - (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:384" *) consume_r_bin;
  assign \$30  = w_rdy & (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:329" *) w_en;
  assign \$32  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:394" *) w_full;
  assign \$34  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:400" *) r_empty;
  assign \$3  = w_rdy & (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:329" *) w_en;
  assign \$5  = produce_w_bin + (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:335" *) \$3 ;
  assign \$8  = r_rdy & (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:330" *) r_en;
  always @(posedge sdram_clk)
    r_rst <= \r_rst$next ;
  always @(posedge write_0_clk)
    w_level <= \w_level$next ;
  always @(posedge write_0_clk)
    consume_w_bin <= \consume_w_bin$next ;
  always @(posedge sdram_clk)
    consume_cdc_consume_r_gry <= \consume_cdc_consume_r_gry$next ;
  always @(posedge write_0_clk)
    produce_cdc_produce_w_gry <= \produce_cdc_produce_w_gry$next ;
  always @(posedge sdram_clk)
    consume_r_bin <= \consume_r_bin$next ;
  always @(posedge write_0_clk)
    produce_w_bin <= \produce_w_bin$next ;
  \consume_cdc$5  consume_cdc (
    .consume_r_gry(consume_cdc_consume_r_gry),
    .consume_w_gry(consume_cdc_consume_w_gry),
    .write_0_clk(write_0_clk),
    .write_0_rst(write_0_rst)
  );
  \consume_dec$6  consume_dec (
    .i(consume_dec_i),
    .o(consume_dec_o)
  );
  \consume_enc$4  consume_enc (
    .i(consume_enc_i),
    .o(consume_enc_o)
  );
  \produce_cdc$3  produce_cdc (
    .produce_r_gry(produce_cdc_produce_r_gry),
    .produce_w_gry(produce_cdc_produce_w_gry),
    .sdram_clk(sdram_clk),
    .sdram_rst(sdram_rst)
  );
  \produce_dec$7  produce_dec (
    .i(produce_dec_i),
    .o(produce_dec_o)
  );
  \produce_enc$2  produce_enc (
    .i(produce_enc_i),
    .o(produce_enc_o)
  );
  \rst_cdc$8  rst_cdc (
    .r_rst(rst_cdc_r_rst),
    .sdram_clk(sdram_clk),
    .write_0_rst(write_0_rst)
  );
  \rst_dec$9  rst_dec (
    .i(rst_dec_i),
    .o(rst_dec_o)
  );
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$338 ) begin end
    \produce_w_bin$next  = produce_w_nxt;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (write_0_rst)
      1'h1:
          \produce_w_bin$next  = 7'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$338 ) begin end
    r_empty = \$22 ;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426" *)
    casez (rst_cdc_r_rst)
      /* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426" */
      1'h1:
          r_empty = 1'h1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$338 ) begin end
    \w_level$next  = \$25 [6:0];
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (write_0_rst)
      1'h1:
          \w_level$next  = 7'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$338 ) begin end
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426" *)
    casez (rst_cdc_r_rst)
      /* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426" */
      1'h1:
          \r_rst$next  = 1'h1;
      /* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:431" */
      default:
          \r_rst$next  = 1'h0;
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \r_rst$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$338 ) begin end
    \consume_r_bin$next  = consume_r_nxt;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426" *)
    casez (rst_cdc_r_rst)
      /* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426" */
      1'h1:
          \consume_r_bin$next  = rst_dec_o;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$338 ) begin end
    \produce_cdc_produce_w_gry$next  = produce_enc_o;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (write_0_rst)
      1'h1:
          \produce_cdc_produce_w_gry$next  = 7'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$338 ) begin end
    \consume_cdc_consume_r_gry$next  = consume_enc_o;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426" *)
    casez (rst_cdc_r_rst)
      /* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426" */
      1'h1:
          \consume_cdc_consume_r_gry$next  = produce_cdc_produce_r_gry;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$338 ) begin end
    \consume_w_bin$next  = consume_dec_o;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (write_0_rst)
      1'h1:
          \consume_w_bin$next  = 7'h00;
    endcase
  end
  assign \$2  = \$5 ;
  assign \$7  = \$10 ;
  assign \$24  = \$25 ;
  assign \$27  = \$28 ;
  assign rst_dec_i = produce_cdc_produce_r_gry;
  assign r_rdy = \$34 ;
  assign storage_r_en = 1'h1;
  assign r_data = storage_r_data;
  assign storage_r_addr = consume_r_nxt[5:0];
  assign w_rdy = \$32 ;
  assign storage_w_en = \$30 ;
  assign storage_w_data = w_data;
  assign storage_w_addr = produce_w_bin[5:0];
  assign r_level = \$28 [6:0];
  assign w_full = \$20 ;
  assign produce_r_bin = produce_dec_o;
  assign produce_dec_i = produce_cdc_produce_r_gry;
  assign consume_dec_i = consume_cdc_consume_w_gry;
  assign consume_enc_i = consume_r_nxt;
  assign produce_enc_i = produce_w_nxt;
  assign consume_r_nxt = \$10 [6:0];
  assign produce_w_nxt = \$5 [6:0];
endmodule

(* \amaranth.hierarchy  = "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_0_dst.unbuffered" *)
(* generator = "Amaranth" *)
module \unbuffered$11 (sdram_clk, w_data, w_rdy, w_en, r_level, w_level, r_data, r_rdy, r_rst, r_en, read_0_rst, read_0_clk, sdram_rst);
  reg \$auto$verilog_backend.cc:2083:dump_module$339  = 0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:341" *)
  wire [7:0] \$10 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:377" *)
  wire \$12 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:378" *)
  wire \$14 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:377" *)
  wire \$16 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:379" *)
  wire \$18 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:335" *)
  wire [7:0] \$2 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:377" *)
  wire \$20 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:380" *)
  wire \$22 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:383" *)
  wire [7:0] \$24 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:383" *)
  wire [7:0] \$25 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:384" *)
  wire [7:0] \$27 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:384" *)
  wire [7:0] \$28 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:329" *)
  wire \$3 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:329" *)
  wire \$30 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:394" *)
  wire \$32 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:400" *)
  wire \$34 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:335" *)
  wire [7:0] \$5 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:341" *)
  wire [7:0] \$7 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:330" *)
  wire \$8 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:353" *)
  reg [6:0] consume_cdc_consume_r_gry = 7'h00;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:353" *)
  reg [6:0] \consume_cdc_consume_r_gry$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:354" *)
  wire [6:0] consume_cdc_consume_w_gry;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176" *)
  wire [6:0] consume_dec_i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177" *)
  wire [6:0] consume_dec_o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:149" *)
  wire [6:0] consume_enc_i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:150" *)
  wire [6:0] consume_enc_o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:339" *)
  reg [6:0] consume_r_bin = 7'h00;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:339" *)
  reg [6:0] \consume_r_bin$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:340" *)
  wire [6:0] consume_r_nxt;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:362" *)
  reg [6:0] consume_w_bin = 7'h00;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:362" *)
  reg [6:0] \consume_w_bin$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:345" *)
  wire [6:0] produce_cdc_produce_r_gry;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:344" *)
  reg [6:0] produce_cdc_produce_w_gry = 7'h00;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:344" *)
  reg [6:0] \produce_cdc_produce_w_gry$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176" *)
  wire [6:0] produce_dec_i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177" *)
  wire [6:0] produce_dec_o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:149" *)
  wire [6:0] produce_enc_i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:150" *)
  wire [6:0] produce_enc_o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:368" *)
  wire [6:0] produce_r_bin;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:333" *)
  reg [6:0] produce_w_bin = 7'h00;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:333" *)
  reg [6:0] \produce_w_bin$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:334" *)
  wire [6:0] produce_w_nxt;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:83" *)
  output [15:0] r_data;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:375" *)
  reg r_empty;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:85" *)
  input r_en;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:86" *)
  output [6:0] r_level;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:84" *)
  output r_rdy;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:311" *)
  output r_rst;
  reg r_rst = 1'h0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:311" *)
  reg \r_rst$next ;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:267" *)
  input read_0_clk;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:267" *)
  input read_0_rst;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:415" *)
  wire rst_cdc_r_rst;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176" *)
  wire [6:0] rst_dec_i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177" *)
  wire [6:0] rst_dec_o;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210" *)
  input sdram_clk;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210" *)
  input sdram_rst;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:388" *)
  wire [5:0] storage_r_addr;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:388" *)
  wire [15:0] storage_r_data;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:388" *)
  wire storage_r_en;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:387" *)
  wire [5:0] storage_w_addr;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:387" *)
  wire [15:0] storage_w_data;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:387" *)
  wire storage_w_en;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:78" *)
  input [15:0] w_data;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:80" *)
  input w_en;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:374" *)
  wire w_full;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:81" *)
  output [6:0] w_level;
  reg [6:0] w_level = 7'h00;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:81" *)
  reg [6:0] \w_level$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:79" *)
  output w_rdy;
  reg [15:0] storage [63:0];
  initial begin
    storage[0] = 16'h0000;
    storage[1] = 16'h0000;
    storage[2] = 16'h0000;
    storage[3] = 16'h0000;
    storage[4] = 16'h0000;
    storage[5] = 16'h0000;
    storage[6] = 16'h0000;
    storage[7] = 16'h0000;
    storage[8] = 16'h0000;
    storage[9] = 16'h0000;
    storage[10] = 16'h0000;
    storage[11] = 16'h0000;
    storage[12] = 16'h0000;
    storage[13] = 16'h0000;
    storage[14] = 16'h0000;
    storage[15] = 16'h0000;
    storage[16] = 16'h0000;
    storage[17] = 16'h0000;
    storage[18] = 16'h0000;
    storage[19] = 16'h0000;
    storage[20] = 16'h0000;
    storage[21] = 16'h0000;
    storage[22] = 16'h0000;
    storage[23] = 16'h0000;
    storage[24] = 16'h0000;
    storage[25] = 16'h0000;
    storage[26] = 16'h0000;
    storage[27] = 16'h0000;
    storage[28] = 16'h0000;
    storage[29] = 16'h0000;
    storage[30] = 16'h0000;
    storage[31] = 16'h0000;
    storage[32] = 16'h0000;
    storage[33] = 16'h0000;
    storage[34] = 16'h0000;
    storage[35] = 16'h0000;
    storage[36] = 16'h0000;
    storage[37] = 16'h0000;
    storage[38] = 16'h0000;
    storage[39] = 16'h0000;
    storage[40] = 16'h0000;
    storage[41] = 16'h0000;
    storage[42] = 16'h0000;
    storage[43] = 16'h0000;
    storage[44] = 16'h0000;
    storage[45] = 16'h0000;
    storage[46] = 16'h0000;
    storage[47] = 16'h0000;
    storage[48] = 16'h0000;
    storage[49] = 16'h0000;
    storage[50] = 16'h0000;
    storage[51] = 16'h0000;
    storage[52] = 16'h0000;
    storage[53] = 16'h0000;
    storage[54] = 16'h0000;
    storage[55] = 16'h0000;
    storage[56] = 16'h0000;
    storage[57] = 16'h0000;
    storage[58] = 16'h0000;
    storage[59] = 16'h0000;
    storage[60] = 16'h0000;
    storage[61] = 16'h0000;
    storage[62] = 16'h0000;
    storage[63] = 16'h0000;
  end
  always @(posedge sdram_clk) begin
    if (storage_w_en)
      storage[storage_w_addr] <= storage_w_data;
  end
  reg [15:0] _0_;
  always @(posedge read_0_clk) begin
    _0_ <= storage[storage_r_addr];
  end
  assign storage_r_data = _0_;
  assign \$10  = consume_r_bin + (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:341" *) \$8 ;
  assign \$12  = produce_cdc_produce_w_gry[6] != (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:377" *) consume_cdc_consume_w_gry[6];
  assign \$14  = produce_cdc_produce_w_gry[5] != (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:378" *) consume_cdc_consume_w_gry[5];
  assign \$16  = \$12  & (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:377" *) \$14 ;
  assign \$18  = produce_cdc_produce_w_gry[4:0] == (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:379" *) consume_cdc_consume_w_gry[4:0];
  assign \$20  = \$16  & (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:377" *) \$18 ;
  assign \$22  = consume_cdc_consume_r_gry == (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:380" *) produce_cdc_produce_r_gry;
  assign \$25  = produce_w_bin - (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:383" *) consume_w_bin;
  assign \$28  = produce_r_bin - (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:384" *) consume_r_bin;
  assign \$30  = w_rdy & (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:329" *) w_en;
  assign \$32  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:394" *) w_full;
  assign \$34  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:400" *) r_empty;
  assign \$3  = w_rdy & (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:329" *) w_en;
  assign \$5  = produce_w_bin + (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:335" *) \$3 ;
  assign \$8  = r_rdy & (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:330" *) r_en;
  always @(posedge read_0_clk)
    r_rst <= \r_rst$next ;
  always @(posedge sdram_clk)
    w_level <= \w_level$next ;
  always @(posedge sdram_clk)
    consume_w_bin <= \consume_w_bin$next ;
  always @(posedge read_0_clk)
    consume_cdc_consume_r_gry <= \consume_cdc_consume_r_gry$next ;
  always @(posedge sdram_clk)
    produce_cdc_produce_w_gry <= \produce_cdc_produce_w_gry$next ;
  always @(posedge read_0_clk)
    consume_r_bin <= \consume_r_bin$next ;
  always @(posedge sdram_clk)
    produce_w_bin <= \produce_w_bin$next ;
  \consume_cdc$15  consume_cdc (
    .consume_r_gry(consume_cdc_consume_r_gry),
    .consume_w_gry(consume_cdc_consume_w_gry),
    .sdram_clk(sdram_clk),
    .sdram_rst(sdram_rst)
  );
  \consume_dec$16  consume_dec (
    .i(consume_dec_i),
    .o(consume_dec_o)
  );
  \consume_enc$14  consume_enc (
    .i(consume_enc_i),
    .o(consume_enc_o)
  );
  \produce_cdc$13  produce_cdc (
    .produce_r_gry(produce_cdc_produce_r_gry),
    .produce_w_gry(produce_cdc_produce_w_gry),
    .read_0_clk(read_0_clk),
    .read_0_rst(read_0_rst)
  );
  \produce_dec$17  produce_dec (
    .i(produce_dec_i),
    .o(produce_dec_o)
  );
  \produce_enc$12  produce_enc (
    .i(produce_enc_i),
    .o(produce_enc_o)
  );
  \rst_cdc$18  rst_cdc (
    .r_rst(rst_cdc_r_rst),
    .read_0_clk(read_0_clk),
    .sdram_rst(sdram_rst)
  );
  \rst_dec$19  rst_dec (
    .i(rst_dec_i),
    .o(rst_dec_o)
  );
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$339 ) begin end
    \produce_w_bin$next  = produce_w_nxt;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \produce_w_bin$next  = 7'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$339 ) begin end
    r_empty = \$22 ;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426" *)
    casez (rst_cdc_r_rst)
      /* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426" */
      1'h1:
          r_empty = 1'h1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$339 ) begin end
    \w_level$next  = \$25 [6:0];
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \w_level$next  = 7'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$339 ) begin end
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426" *)
    casez (rst_cdc_r_rst)
      /* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426" */
      1'h1:
          \r_rst$next  = 1'h1;
      /* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:431" */
      default:
          \r_rst$next  = 1'h0;
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (read_0_rst)
      1'h1:
          \r_rst$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$339 ) begin end
    \consume_r_bin$next  = consume_r_nxt;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426" *)
    casez (rst_cdc_r_rst)
      /* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426" */
      1'h1:
          \consume_r_bin$next  = rst_dec_o;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$339 ) begin end
    \produce_cdc_produce_w_gry$next  = produce_enc_o;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \produce_cdc_produce_w_gry$next  = 7'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$339 ) begin end
    \consume_cdc_consume_r_gry$next  = consume_enc_o;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426" *)
    casez (rst_cdc_r_rst)
      /* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426" */
      1'h1:
          \consume_cdc_consume_r_gry$next  = produce_cdc_produce_r_gry;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$339 ) begin end
    \consume_w_bin$next  = consume_dec_o;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \consume_w_bin$next  = 7'h00;
    endcase
  end
  assign \$2  = \$5 ;
  assign \$7  = \$10 ;
  assign \$24  = \$25 ;
  assign \$27  = \$28 ;
  assign rst_dec_i = produce_cdc_produce_r_gry;
  assign r_rdy = \$34 ;
  assign storage_r_en = 1'h1;
  assign r_data = storage_r_data;
  assign storage_r_addr = consume_r_nxt[5:0];
  assign w_rdy = \$32 ;
  assign storage_w_en = \$30 ;
  assign storage_w_data = w_data;
  assign storage_w_addr = produce_w_bin[5:0];
  assign r_level = \$28 [6:0];
  assign w_full = \$20 ;
  assign produce_r_bin = produce_dec_o;
  assign produce_dec_i = produce_cdc_produce_r_gry;
  assign consume_dec_i = consume_cdc_consume_w_gry;
  assign consume_enc_i = consume_r_nxt;
  assign produce_enc_i = produce_w_nxt;
  assign consume_r_nxt = \$10 [6:0];
  assign produce_w_nxt = \$5 [6:0];
endmodule

(* \amaranth.hierarchy  = "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_1_src.unbuffered" *)
(* generator = "Amaranth" *)
module \unbuffered$21 (sdram_clk, w_data, w_rdy, w_en, r_level, w_level, r_data, r_rdy, r_rst, r_en, write_1_rst, write_1_clk, sdram_rst);
  reg \$auto$verilog_backend.cc:2083:dump_module$340  = 0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:341" *)
  wire [7:0] \$10 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:377" *)
  wire \$12 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:378" *)
  wire \$14 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:377" *)
  wire \$16 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:379" *)
  wire \$18 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:335" *)
  wire [7:0] \$2 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:377" *)
  wire \$20 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:380" *)
  wire \$22 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:383" *)
  wire [7:0] \$24 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:383" *)
  wire [7:0] \$25 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:384" *)
  wire [7:0] \$27 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:384" *)
  wire [7:0] \$28 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:329" *)
  wire \$3 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:329" *)
  wire \$30 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:394" *)
  wire \$32 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:400" *)
  wire \$34 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:335" *)
  wire [7:0] \$5 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:341" *)
  wire [7:0] \$7 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:330" *)
  wire \$8 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:353" *)
  reg [6:0] consume_cdc_consume_r_gry = 7'h00;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:353" *)
  reg [6:0] \consume_cdc_consume_r_gry$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:354" *)
  wire [6:0] consume_cdc_consume_w_gry;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176" *)
  wire [6:0] consume_dec_i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177" *)
  wire [6:0] consume_dec_o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:149" *)
  wire [6:0] consume_enc_i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:150" *)
  wire [6:0] consume_enc_o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:339" *)
  reg [6:0] consume_r_bin = 7'h00;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:339" *)
  reg [6:0] \consume_r_bin$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:340" *)
  wire [6:0] consume_r_nxt;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:362" *)
  reg [6:0] consume_w_bin = 7'h00;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:362" *)
  reg [6:0] \consume_w_bin$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:345" *)
  wire [6:0] produce_cdc_produce_r_gry;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:344" *)
  reg [6:0] produce_cdc_produce_w_gry = 7'h00;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:344" *)
  reg [6:0] \produce_cdc_produce_w_gry$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176" *)
  wire [6:0] produce_dec_i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177" *)
  wire [6:0] produce_dec_o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:149" *)
  wire [6:0] produce_enc_i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:150" *)
  wire [6:0] produce_enc_o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:368" *)
  wire [6:0] produce_r_bin;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:333" *)
  reg [6:0] produce_w_bin = 7'h00;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:333" *)
  reg [6:0] \produce_w_bin$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:334" *)
  wire [6:0] produce_w_nxt;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:83" *)
  output [15:0] r_data;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:375" *)
  reg r_empty;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:85" *)
  input r_en;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:86" *)
  output [6:0] r_level;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:84" *)
  output r_rdy;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:311" *)
  output r_rst;
  reg r_rst = 1'h0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:311" *)
  reg \r_rst$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:415" *)
  wire rst_cdc_r_rst;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176" *)
  wire [6:0] rst_dec_i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177" *)
  wire [6:0] rst_dec_o;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210" *)
  input sdram_clk;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210" *)
  input sdram_rst;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:388" *)
  wire [5:0] storage_r_addr;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:388" *)
  wire [15:0] storage_r_data;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:388" *)
  wire storage_r_en;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:387" *)
  wire [5:0] storage_w_addr;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:387" *)
  wire [15:0] storage_w_data;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:387" *)
  wire storage_w_en;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:78" *)
  input [15:0] w_data;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:80" *)
  input w_en;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:374" *)
  wire w_full;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:81" *)
  output [6:0] w_level;
  reg [6:0] w_level = 7'h00;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:81" *)
  reg [6:0] \w_level$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:79" *)
  output w_rdy;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:267" *)
  input write_1_clk;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:267" *)
  input write_1_rst;
  reg [15:0] storage [63:0];
  initial begin
    storage[0] = 16'h0000;
    storage[1] = 16'h0000;
    storage[2] = 16'h0000;
    storage[3] = 16'h0000;
    storage[4] = 16'h0000;
    storage[5] = 16'h0000;
    storage[6] = 16'h0000;
    storage[7] = 16'h0000;
    storage[8] = 16'h0000;
    storage[9] = 16'h0000;
    storage[10] = 16'h0000;
    storage[11] = 16'h0000;
    storage[12] = 16'h0000;
    storage[13] = 16'h0000;
    storage[14] = 16'h0000;
    storage[15] = 16'h0000;
    storage[16] = 16'h0000;
    storage[17] = 16'h0000;
    storage[18] = 16'h0000;
    storage[19] = 16'h0000;
    storage[20] = 16'h0000;
    storage[21] = 16'h0000;
    storage[22] = 16'h0000;
    storage[23] = 16'h0000;
    storage[24] = 16'h0000;
    storage[25] = 16'h0000;
    storage[26] = 16'h0000;
    storage[27] = 16'h0000;
    storage[28] = 16'h0000;
    storage[29] = 16'h0000;
    storage[30] = 16'h0000;
    storage[31] = 16'h0000;
    storage[32] = 16'h0000;
    storage[33] = 16'h0000;
    storage[34] = 16'h0000;
    storage[35] = 16'h0000;
    storage[36] = 16'h0000;
    storage[37] = 16'h0000;
    storage[38] = 16'h0000;
    storage[39] = 16'h0000;
    storage[40] = 16'h0000;
    storage[41] = 16'h0000;
    storage[42] = 16'h0000;
    storage[43] = 16'h0000;
    storage[44] = 16'h0000;
    storage[45] = 16'h0000;
    storage[46] = 16'h0000;
    storage[47] = 16'h0000;
    storage[48] = 16'h0000;
    storage[49] = 16'h0000;
    storage[50] = 16'h0000;
    storage[51] = 16'h0000;
    storage[52] = 16'h0000;
    storage[53] = 16'h0000;
    storage[54] = 16'h0000;
    storage[55] = 16'h0000;
    storage[56] = 16'h0000;
    storage[57] = 16'h0000;
    storage[58] = 16'h0000;
    storage[59] = 16'h0000;
    storage[60] = 16'h0000;
    storage[61] = 16'h0000;
    storage[62] = 16'h0000;
    storage[63] = 16'h0000;
  end
  always @(posedge write_1_clk) begin
    if (storage_w_en)
      storage[storage_w_addr] <= storage_w_data;
  end
  reg [15:0] _0_;
  always @(posedge sdram_clk) begin
    _0_ <= storage[storage_r_addr];
  end
  assign storage_r_data = _0_;
  assign \$10  = consume_r_bin + (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:341" *) \$8 ;
  assign \$12  = produce_cdc_produce_w_gry[6] != (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:377" *) consume_cdc_consume_w_gry[6];
  assign \$14  = produce_cdc_produce_w_gry[5] != (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:378" *) consume_cdc_consume_w_gry[5];
  assign \$16  = \$12  & (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:377" *) \$14 ;
  assign \$18  = produce_cdc_produce_w_gry[4:0] == (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:379" *) consume_cdc_consume_w_gry[4:0];
  assign \$20  = \$16  & (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:377" *) \$18 ;
  assign \$22  = consume_cdc_consume_r_gry == (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:380" *) produce_cdc_produce_r_gry;
  assign \$25  = produce_w_bin - (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:383" *) consume_w_bin;
  assign \$28  = produce_r_bin - (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:384" *) consume_r_bin;
  assign \$30  = w_rdy & (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:329" *) w_en;
  assign \$32  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:394" *) w_full;
  assign \$34  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:400" *) r_empty;
  assign \$3  = w_rdy & (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:329" *) w_en;
  assign \$5  = produce_w_bin + (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:335" *) \$3 ;
  assign \$8  = r_rdy & (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:330" *) r_en;
  always @(posedge sdram_clk)
    r_rst <= \r_rst$next ;
  always @(posedge write_1_clk)
    w_level <= \w_level$next ;
  always @(posedge write_1_clk)
    consume_w_bin <= \consume_w_bin$next ;
  always @(posedge sdram_clk)
    consume_cdc_consume_r_gry <= \consume_cdc_consume_r_gry$next ;
  always @(posedge write_1_clk)
    produce_cdc_produce_w_gry <= \produce_cdc_produce_w_gry$next ;
  always @(posedge sdram_clk)
    consume_r_bin <= \consume_r_bin$next ;
  always @(posedge write_1_clk)
    produce_w_bin <= \produce_w_bin$next ;
  \consume_cdc$25  consume_cdc (
    .consume_r_gry(consume_cdc_consume_r_gry),
    .consume_w_gry(consume_cdc_consume_w_gry),
    .write_1_clk(write_1_clk),
    .write_1_rst(write_1_rst)
  );
  \consume_dec$26  consume_dec (
    .i(consume_dec_i),
    .o(consume_dec_o)
  );
  \consume_enc$24  consume_enc (
    .i(consume_enc_i),
    .o(consume_enc_o)
  );
  \produce_cdc$23  produce_cdc (
    .produce_r_gry(produce_cdc_produce_r_gry),
    .produce_w_gry(produce_cdc_produce_w_gry),
    .sdram_clk(sdram_clk),
    .sdram_rst(sdram_rst)
  );
  \produce_dec$27  produce_dec (
    .i(produce_dec_i),
    .o(produce_dec_o)
  );
  \produce_enc$22  produce_enc (
    .i(produce_enc_i),
    .o(produce_enc_o)
  );
  \rst_cdc$28  rst_cdc (
    .r_rst(rst_cdc_r_rst),
    .sdram_clk(sdram_clk),
    .write_1_rst(write_1_rst)
  );
  \rst_dec$29  rst_dec (
    .i(rst_dec_i),
    .o(rst_dec_o)
  );
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$340 ) begin end
    \produce_w_bin$next  = produce_w_nxt;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (write_1_rst)
      1'h1:
          \produce_w_bin$next  = 7'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$340 ) begin end
    r_empty = \$22 ;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426" *)
    casez (rst_cdc_r_rst)
      /* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426" */
      1'h1:
          r_empty = 1'h1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$340 ) begin end
    \w_level$next  = \$25 [6:0];
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (write_1_rst)
      1'h1:
          \w_level$next  = 7'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$340 ) begin end
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426" *)
    casez (rst_cdc_r_rst)
      /* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426" */
      1'h1:
          \r_rst$next  = 1'h1;
      /* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:431" */
      default:
          \r_rst$next  = 1'h0;
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \r_rst$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$340 ) begin end
    \consume_r_bin$next  = consume_r_nxt;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426" *)
    casez (rst_cdc_r_rst)
      /* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426" */
      1'h1:
          \consume_r_bin$next  = rst_dec_o;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$340 ) begin end
    \produce_cdc_produce_w_gry$next  = produce_enc_o;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (write_1_rst)
      1'h1:
          \produce_cdc_produce_w_gry$next  = 7'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$340 ) begin end
    \consume_cdc_consume_r_gry$next  = consume_enc_o;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426" *)
    casez (rst_cdc_r_rst)
      /* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426" */
      1'h1:
          \consume_cdc_consume_r_gry$next  = produce_cdc_produce_r_gry;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$340 ) begin end
    \consume_w_bin$next  = consume_dec_o;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (write_1_rst)
      1'h1:
          \consume_w_bin$next  = 7'h00;
    endcase
  end
  assign \$2  = \$5 ;
  assign \$7  = \$10 ;
  assign \$24  = \$25 ;
  assign \$27  = \$28 ;
  assign rst_dec_i = produce_cdc_produce_r_gry;
  assign r_rdy = \$34 ;
  assign storage_r_en = 1'h1;
  assign r_data = storage_r_data;
  assign storage_r_addr = consume_r_nxt[5:0];
  assign w_rdy = \$32 ;
  assign storage_w_en = \$30 ;
  assign storage_w_data = w_data;
  assign storage_w_addr = produce_w_bin[5:0];
  assign r_level = \$28 [6:0];
  assign w_full = \$20 ;
  assign produce_r_bin = produce_dec_o;
  assign produce_dec_i = produce_cdc_produce_r_gry;
  assign consume_dec_i = consume_cdc_consume_w_gry;
  assign consume_enc_i = consume_r_nxt;
  assign produce_enc_i = produce_w_nxt;
  assign consume_r_nxt = \$10 [6:0];
  assign produce_w_nxt = \$5 [6:0];
endmodule

(* \amaranth.hierarchy  = "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_1_dst.unbuffered" *)
(* generator = "Amaranth" *)
module \unbuffered$31 (sdram_clk, w_data, w_rdy, w_en, r_level, w_level, r_data, r_rdy, r_rst, r_en, read_1_rst, read_1_clk, sdram_rst);
  reg \$auto$verilog_backend.cc:2083:dump_module$341  = 0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:341" *)
  wire [7:0] \$10 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:377" *)
  wire \$12 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:378" *)
  wire \$14 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:377" *)
  wire \$16 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:379" *)
  wire \$18 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:335" *)
  wire [7:0] \$2 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:377" *)
  wire \$20 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:380" *)
  wire \$22 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:383" *)
  wire [7:0] \$24 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:383" *)
  wire [7:0] \$25 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:384" *)
  wire [7:0] \$27 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:384" *)
  wire [7:0] \$28 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:329" *)
  wire \$3 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:329" *)
  wire \$30 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:394" *)
  wire \$32 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:400" *)
  wire \$34 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:335" *)
  wire [7:0] \$5 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:341" *)
  wire [7:0] \$7 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:330" *)
  wire \$8 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:353" *)
  reg [6:0] consume_cdc_consume_r_gry = 7'h00;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:353" *)
  reg [6:0] \consume_cdc_consume_r_gry$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:354" *)
  wire [6:0] consume_cdc_consume_w_gry;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176" *)
  wire [6:0] consume_dec_i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177" *)
  wire [6:0] consume_dec_o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:149" *)
  wire [6:0] consume_enc_i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:150" *)
  wire [6:0] consume_enc_o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:339" *)
  reg [6:0] consume_r_bin = 7'h00;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:339" *)
  reg [6:0] \consume_r_bin$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:340" *)
  wire [6:0] consume_r_nxt;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:362" *)
  reg [6:0] consume_w_bin = 7'h00;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:362" *)
  reg [6:0] \consume_w_bin$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:345" *)
  wire [6:0] produce_cdc_produce_r_gry;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:344" *)
  reg [6:0] produce_cdc_produce_w_gry = 7'h00;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:344" *)
  reg [6:0] \produce_cdc_produce_w_gry$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176" *)
  wire [6:0] produce_dec_i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177" *)
  wire [6:0] produce_dec_o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:149" *)
  wire [6:0] produce_enc_i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:150" *)
  wire [6:0] produce_enc_o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:368" *)
  wire [6:0] produce_r_bin;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:333" *)
  reg [6:0] produce_w_bin = 7'h00;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:333" *)
  reg [6:0] \produce_w_bin$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:334" *)
  wire [6:0] produce_w_nxt;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:83" *)
  output [15:0] r_data;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:375" *)
  reg r_empty;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:85" *)
  input r_en;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:86" *)
  output [6:0] r_level;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:84" *)
  output r_rdy;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:311" *)
  output r_rst;
  reg r_rst = 1'h0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:311" *)
  reg \r_rst$next ;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:267" *)
  input read_1_clk;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:267" *)
  input read_1_rst;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:415" *)
  wire rst_cdc_r_rst;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176" *)
  wire [6:0] rst_dec_i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177" *)
  wire [6:0] rst_dec_o;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210" *)
  input sdram_clk;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210" *)
  input sdram_rst;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:388" *)
  wire [5:0] storage_r_addr;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:388" *)
  wire [15:0] storage_r_data;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:388" *)
  wire storage_r_en;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:387" *)
  wire [5:0] storage_w_addr;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:387" *)
  wire [15:0] storage_w_data;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:387" *)
  wire storage_w_en;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:78" *)
  input [15:0] w_data;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:80" *)
  input w_en;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:374" *)
  wire w_full;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:81" *)
  output [6:0] w_level;
  reg [6:0] w_level = 7'h00;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:81" *)
  reg [6:0] \w_level$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:79" *)
  output w_rdy;
  reg [15:0] storage [63:0];
  initial begin
    storage[0] = 16'h0000;
    storage[1] = 16'h0000;
    storage[2] = 16'h0000;
    storage[3] = 16'h0000;
    storage[4] = 16'h0000;
    storage[5] = 16'h0000;
    storage[6] = 16'h0000;
    storage[7] = 16'h0000;
    storage[8] = 16'h0000;
    storage[9] = 16'h0000;
    storage[10] = 16'h0000;
    storage[11] = 16'h0000;
    storage[12] = 16'h0000;
    storage[13] = 16'h0000;
    storage[14] = 16'h0000;
    storage[15] = 16'h0000;
    storage[16] = 16'h0000;
    storage[17] = 16'h0000;
    storage[18] = 16'h0000;
    storage[19] = 16'h0000;
    storage[20] = 16'h0000;
    storage[21] = 16'h0000;
    storage[22] = 16'h0000;
    storage[23] = 16'h0000;
    storage[24] = 16'h0000;
    storage[25] = 16'h0000;
    storage[26] = 16'h0000;
    storage[27] = 16'h0000;
    storage[28] = 16'h0000;
    storage[29] = 16'h0000;
    storage[30] = 16'h0000;
    storage[31] = 16'h0000;
    storage[32] = 16'h0000;
    storage[33] = 16'h0000;
    storage[34] = 16'h0000;
    storage[35] = 16'h0000;
    storage[36] = 16'h0000;
    storage[37] = 16'h0000;
    storage[38] = 16'h0000;
    storage[39] = 16'h0000;
    storage[40] = 16'h0000;
    storage[41] = 16'h0000;
    storage[42] = 16'h0000;
    storage[43] = 16'h0000;
    storage[44] = 16'h0000;
    storage[45] = 16'h0000;
    storage[46] = 16'h0000;
    storage[47] = 16'h0000;
    storage[48] = 16'h0000;
    storage[49] = 16'h0000;
    storage[50] = 16'h0000;
    storage[51] = 16'h0000;
    storage[52] = 16'h0000;
    storage[53] = 16'h0000;
    storage[54] = 16'h0000;
    storage[55] = 16'h0000;
    storage[56] = 16'h0000;
    storage[57] = 16'h0000;
    storage[58] = 16'h0000;
    storage[59] = 16'h0000;
    storage[60] = 16'h0000;
    storage[61] = 16'h0000;
    storage[62] = 16'h0000;
    storage[63] = 16'h0000;
  end
  always @(posedge sdram_clk) begin
    if (storage_w_en)
      storage[storage_w_addr] <= storage_w_data;
  end
  reg [15:0] _0_;
  always @(posedge read_1_clk) begin
    _0_ <= storage[storage_r_addr];
  end
  assign storage_r_data = _0_;
  assign \$10  = consume_r_bin + (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:341" *) \$8 ;
  assign \$12  = produce_cdc_produce_w_gry[6] != (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:377" *) consume_cdc_consume_w_gry[6];
  assign \$14  = produce_cdc_produce_w_gry[5] != (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:378" *) consume_cdc_consume_w_gry[5];
  assign \$16  = \$12  & (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:377" *) \$14 ;
  assign \$18  = produce_cdc_produce_w_gry[4:0] == (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:379" *) consume_cdc_consume_w_gry[4:0];
  assign \$20  = \$16  & (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:377" *) \$18 ;
  assign \$22  = consume_cdc_consume_r_gry == (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:380" *) produce_cdc_produce_r_gry;
  assign \$25  = produce_w_bin - (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:383" *) consume_w_bin;
  assign \$28  = produce_r_bin - (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:384" *) consume_r_bin;
  assign \$30  = w_rdy & (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:329" *) w_en;
  assign \$32  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:394" *) w_full;
  assign \$34  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:400" *) r_empty;
  assign \$3  = w_rdy & (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:329" *) w_en;
  assign \$5  = produce_w_bin + (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:335" *) \$3 ;
  assign \$8  = r_rdy & (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:330" *) r_en;
  always @(posedge read_1_clk)
    r_rst <= \r_rst$next ;
  always @(posedge sdram_clk)
    w_level <= \w_level$next ;
  always @(posedge sdram_clk)
    consume_w_bin <= \consume_w_bin$next ;
  always @(posedge read_1_clk)
    consume_cdc_consume_r_gry <= \consume_cdc_consume_r_gry$next ;
  always @(posedge sdram_clk)
    produce_cdc_produce_w_gry <= \produce_cdc_produce_w_gry$next ;
  always @(posedge read_1_clk)
    consume_r_bin <= \consume_r_bin$next ;
  always @(posedge sdram_clk)
    produce_w_bin <= \produce_w_bin$next ;
  \consume_cdc$35  consume_cdc (
    .consume_r_gry(consume_cdc_consume_r_gry),
    .consume_w_gry(consume_cdc_consume_w_gry),
    .sdram_clk(sdram_clk),
    .sdram_rst(sdram_rst)
  );
  \consume_dec$36  consume_dec (
    .i(consume_dec_i),
    .o(consume_dec_o)
  );
  \consume_enc$34  consume_enc (
    .i(consume_enc_i),
    .o(consume_enc_o)
  );
  \produce_cdc$33  produce_cdc (
    .produce_r_gry(produce_cdc_produce_r_gry),
    .produce_w_gry(produce_cdc_produce_w_gry),
    .read_1_clk(read_1_clk),
    .read_1_rst(read_1_rst)
  );
  \produce_dec$37  produce_dec (
    .i(produce_dec_i),
    .o(produce_dec_o)
  );
  \produce_enc$32  produce_enc (
    .i(produce_enc_i),
    .o(produce_enc_o)
  );
  \rst_cdc$38  rst_cdc (
    .r_rst(rst_cdc_r_rst),
    .read_1_clk(read_1_clk),
    .sdram_rst(sdram_rst)
  );
  \rst_dec$39  rst_dec (
    .i(rst_dec_i),
    .o(rst_dec_o)
  );
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$341 ) begin end
    \produce_w_bin$next  = produce_w_nxt;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \produce_w_bin$next  = 7'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$341 ) begin end
    r_empty = \$22 ;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426" *)
    casez (rst_cdc_r_rst)
      /* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426" */
      1'h1:
          r_empty = 1'h1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$341 ) begin end
    \w_level$next  = \$25 [6:0];
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \w_level$next  = 7'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$341 ) begin end
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426" *)
    casez (rst_cdc_r_rst)
      /* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426" */
      1'h1:
          \r_rst$next  = 1'h1;
      /* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:431" */
      default:
          \r_rst$next  = 1'h0;
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (read_1_rst)
      1'h1:
          \r_rst$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$341 ) begin end
    \consume_r_bin$next  = consume_r_nxt;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426" *)
    casez (rst_cdc_r_rst)
      /* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426" */
      1'h1:
          \consume_r_bin$next  = rst_dec_o;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$341 ) begin end
    \produce_cdc_produce_w_gry$next  = produce_enc_o;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \produce_cdc_produce_w_gry$next  = 7'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$341 ) begin end
    \consume_cdc_consume_r_gry$next  = consume_enc_o;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426" *)
    casez (rst_cdc_r_rst)
      /* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426" */
      1'h1:
          \consume_cdc_consume_r_gry$next  = produce_cdc_produce_r_gry;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$341 ) begin end
    \consume_w_bin$next  = consume_dec_o;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \consume_w_bin$next  = 7'h00;
    endcase
  end
  assign \$2  = \$5 ;
  assign \$7  = \$10 ;
  assign \$24  = \$25 ;
  assign \$27  = \$28 ;
  assign rst_dec_i = produce_cdc_produce_r_gry;
  assign r_rdy = \$34 ;
  assign storage_r_en = 1'h1;
  assign r_data = storage_r_data;
  assign storage_r_addr = consume_r_nxt[5:0];
  assign w_rdy = \$32 ;
  assign storage_w_en = \$30 ;
  assign storage_w_data = w_data;
  assign storage_w_addr = produce_w_bin[5:0];
  assign r_level = \$28 [6:0];
  assign w_full = \$20 ;
  assign produce_r_bin = produce_dec_o;
  assign produce_dec_i = produce_cdc_produce_r_gry;
  assign consume_dec_i = consume_cdc_consume_w_gry;
  assign consume_enc_i = consume_r_nxt;
  assign produce_enc_i = produce_w_nxt;
  assign consume_r_nxt = \$10 [6:0];
  assign produce_w_nxt = \$5 [6:0];
endmodule

(* \amaranth.hierarchy  = "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_2_src.unbuffered" *)
(* generator = "Amaranth" *)
module \unbuffered$41 (sdram_clk, w_data, w_rdy, w_en, r_level, w_level, r_data, r_rdy, r_rst, r_en, write_2_rst, write_2_clk, sdram_rst);
  reg \$auto$verilog_backend.cc:2083:dump_module$342  = 0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:341" *)
  wire [7:0] \$10 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:377" *)
  wire \$12 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:378" *)
  wire \$14 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:377" *)
  wire \$16 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:379" *)
  wire \$18 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:335" *)
  wire [7:0] \$2 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:377" *)
  wire \$20 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:380" *)
  wire \$22 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:383" *)
  wire [7:0] \$24 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:383" *)
  wire [7:0] \$25 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:384" *)
  wire [7:0] \$27 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:384" *)
  wire [7:0] \$28 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:329" *)
  wire \$3 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:329" *)
  wire \$30 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:394" *)
  wire \$32 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:400" *)
  wire \$34 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:335" *)
  wire [7:0] \$5 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:341" *)
  wire [7:0] \$7 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:330" *)
  wire \$8 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:353" *)
  reg [6:0] consume_cdc_consume_r_gry = 7'h00;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:353" *)
  reg [6:0] \consume_cdc_consume_r_gry$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:354" *)
  wire [6:0] consume_cdc_consume_w_gry;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176" *)
  wire [6:0] consume_dec_i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177" *)
  wire [6:0] consume_dec_o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:149" *)
  wire [6:0] consume_enc_i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:150" *)
  wire [6:0] consume_enc_o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:339" *)
  reg [6:0] consume_r_bin = 7'h00;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:339" *)
  reg [6:0] \consume_r_bin$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:340" *)
  wire [6:0] consume_r_nxt;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:362" *)
  reg [6:0] consume_w_bin = 7'h00;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:362" *)
  reg [6:0] \consume_w_bin$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:345" *)
  wire [6:0] produce_cdc_produce_r_gry;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:344" *)
  reg [6:0] produce_cdc_produce_w_gry = 7'h00;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:344" *)
  reg [6:0] \produce_cdc_produce_w_gry$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176" *)
  wire [6:0] produce_dec_i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177" *)
  wire [6:0] produce_dec_o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:149" *)
  wire [6:0] produce_enc_i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:150" *)
  wire [6:0] produce_enc_o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:368" *)
  wire [6:0] produce_r_bin;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:333" *)
  reg [6:0] produce_w_bin = 7'h00;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:333" *)
  reg [6:0] \produce_w_bin$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:334" *)
  wire [6:0] produce_w_nxt;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:83" *)
  output [15:0] r_data;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:375" *)
  reg r_empty;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:85" *)
  input r_en;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:86" *)
  output [6:0] r_level;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:84" *)
  output r_rdy;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:311" *)
  output r_rst;
  reg r_rst = 1'h0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:311" *)
  reg \r_rst$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:415" *)
  wire rst_cdc_r_rst;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176" *)
  wire [6:0] rst_dec_i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177" *)
  wire [6:0] rst_dec_o;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210" *)
  input sdram_clk;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210" *)
  input sdram_rst;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:388" *)
  wire [5:0] storage_r_addr;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:388" *)
  wire [15:0] storage_r_data;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:388" *)
  wire storage_r_en;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:387" *)
  wire [5:0] storage_w_addr;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:387" *)
  wire [15:0] storage_w_data;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:387" *)
  wire storage_w_en;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:78" *)
  input [15:0] w_data;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:80" *)
  input w_en;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:374" *)
  wire w_full;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:81" *)
  output [6:0] w_level;
  reg [6:0] w_level = 7'h00;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:81" *)
  reg [6:0] \w_level$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:79" *)
  output w_rdy;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:267" *)
  input write_2_clk;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:267" *)
  input write_2_rst;
  reg [15:0] storage [63:0];
  initial begin
    storage[0] = 16'h0000;
    storage[1] = 16'h0000;
    storage[2] = 16'h0000;
    storage[3] = 16'h0000;
    storage[4] = 16'h0000;
    storage[5] = 16'h0000;
    storage[6] = 16'h0000;
    storage[7] = 16'h0000;
    storage[8] = 16'h0000;
    storage[9] = 16'h0000;
    storage[10] = 16'h0000;
    storage[11] = 16'h0000;
    storage[12] = 16'h0000;
    storage[13] = 16'h0000;
    storage[14] = 16'h0000;
    storage[15] = 16'h0000;
    storage[16] = 16'h0000;
    storage[17] = 16'h0000;
    storage[18] = 16'h0000;
    storage[19] = 16'h0000;
    storage[20] = 16'h0000;
    storage[21] = 16'h0000;
    storage[22] = 16'h0000;
    storage[23] = 16'h0000;
    storage[24] = 16'h0000;
    storage[25] = 16'h0000;
    storage[26] = 16'h0000;
    storage[27] = 16'h0000;
    storage[28] = 16'h0000;
    storage[29] = 16'h0000;
    storage[30] = 16'h0000;
    storage[31] = 16'h0000;
    storage[32] = 16'h0000;
    storage[33] = 16'h0000;
    storage[34] = 16'h0000;
    storage[35] = 16'h0000;
    storage[36] = 16'h0000;
    storage[37] = 16'h0000;
    storage[38] = 16'h0000;
    storage[39] = 16'h0000;
    storage[40] = 16'h0000;
    storage[41] = 16'h0000;
    storage[42] = 16'h0000;
    storage[43] = 16'h0000;
    storage[44] = 16'h0000;
    storage[45] = 16'h0000;
    storage[46] = 16'h0000;
    storage[47] = 16'h0000;
    storage[48] = 16'h0000;
    storage[49] = 16'h0000;
    storage[50] = 16'h0000;
    storage[51] = 16'h0000;
    storage[52] = 16'h0000;
    storage[53] = 16'h0000;
    storage[54] = 16'h0000;
    storage[55] = 16'h0000;
    storage[56] = 16'h0000;
    storage[57] = 16'h0000;
    storage[58] = 16'h0000;
    storage[59] = 16'h0000;
    storage[60] = 16'h0000;
    storage[61] = 16'h0000;
    storage[62] = 16'h0000;
    storage[63] = 16'h0000;
  end
  always @(posedge write_2_clk) begin
    if (storage_w_en)
      storage[storage_w_addr] <= storage_w_data;
  end
  reg [15:0] _0_;
  always @(posedge sdram_clk) begin
    _0_ <= storage[storage_r_addr];
  end
  assign storage_r_data = _0_;
  assign \$10  = consume_r_bin + (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:341" *) \$8 ;
  assign \$12  = produce_cdc_produce_w_gry[6] != (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:377" *) consume_cdc_consume_w_gry[6];
  assign \$14  = produce_cdc_produce_w_gry[5] != (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:378" *) consume_cdc_consume_w_gry[5];
  assign \$16  = \$12  & (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:377" *) \$14 ;
  assign \$18  = produce_cdc_produce_w_gry[4:0] == (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:379" *) consume_cdc_consume_w_gry[4:0];
  assign \$20  = \$16  & (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:377" *) \$18 ;
  assign \$22  = consume_cdc_consume_r_gry == (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:380" *) produce_cdc_produce_r_gry;
  assign \$25  = produce_w_bin - (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:383" *) consume_w_bin;
  assign \$28  = produce_r_bin - (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:384" *) consume_r_bin;
  assign \$30  = w_rdy & (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:329" *) w_en;
  assign \$32  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:394" *) w_full;
  assign \$34  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:400" *) r_empty;
  assign \$3  = w_rdy & (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:329" *) w_en;
  assign \$5  = produce_w_bin + (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:335" *) \$3 ;
  assign \$8  = r_rdy & (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:330" *) r_en;
  always @(posedge sdram_clk)
    r_rst <= \r_rst$next ;
  always @(posedge write_2_clk)
    w_level <= \w_level$next ;
  always @(posedge write_2_clk)
    consume_w_bin <= \consume_w_bin$next ;
  always @(posedge sdram_clk)
    consume_cdc_consume_r_gry <= \consume_cdc_consume_r_gry$next ;
  always @(posedge write_2_clk)
    produce_cdc_produce_w_gry <= \produce_cdc_produce_w_gry$next ;
  always @(posedge sdram_clk)
    consume_r_bin <= \consume_r_bin$next ;
  always @(posedge write_2_clk)
    produce_w_bin <= \produce_w_bin$next ;
  \consume_cdc$45  consume_cdc (
    .consume_r_gry(consume_cdc_consume_r_gry),
    .consume_w_gry(consume_cdc_consume_w_gry),
    .write_2_clk(write_2_clk),
    .write_2_rst(write_2_rst)
  );
  \consume_dec$46  consume_dec (
    .i(consume_dec_i),
    .o(consume_dec_o)
  );
  \consume_enc$44  consume_enc (
    .i(consume_enc_i),
    .o(consume_enc_o)
  );
  \produce_cdc$43  produce_cdc (
    .produce_r_gry(produce_cdc_produce_r_gry),
    .produce_w_gry(produce_cdc_produce_w_gry),
    .sdram_clk(sdram_clk),
    .sdram_rst(sdram_rst)
  );
  \produce_dec$47  produce_dec (
    .i(produce_dec_i),
    .o(produce_dec_o)
  );
  \produce_enc$42  produce_enc (
    .i(produce_enc_i),
    .o(produce_enc_o)
  );
  \rst_cdc$48  rst_cdc (
    .r_rst(rst_cdc_r_rst),
    .sdram_clk(sdram_clk),
    .write_2_rst(write_2_rst)
  );
  \rst_dec$49  rst_dec (
    .i(rst_dec_i),
    .o(rst_dec_o)
  );
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$342 ) begin end
    \produce_w_bin$next  = produce_w_nxt;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (write_2_rst)
      1'h1:
          \produce_w_bin$next  = 7'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$342 ) begin end
    r_empty = \$22 ;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426" *)
    casez (rst_cdc_r_rst)
      /* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426" */
      1'h1:
          r_empty = 1'h1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$342 ) begin end
    \w_level$next  = \$25 [6:0];
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (write_2_rst)
      1'h1:
          \w_level$next  = 7'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$342 ) begin end
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426" *)
    casez (rst_cdc_r_rst)
      /* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426" */
      1'h1:
          \r_rst$next  = 1'h1;
      /* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:431" */
      default:
          \r_rst$next  = 1'h0;
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \r_rst$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$342 ) begin end
    \consume_r_bin$next  = consume_r_nxt;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426" *)
    casez (rst_cdc_r_rst)
      /* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426" */
      1'h1:
          \consume_r_bin$next  = rst_dec_o;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$342 ) begin end
    \produce_cdc_produce_w_gry$next  = produce_enc_o;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (write_2_rst)
      1'h1:
          \produce_cdc_produce_w_gry$next  = 7'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$342 ) begin end
    \consume_cdc_consume_r_gry$next  = consume_enc_o;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426" *)
    casez (rst_cdc_r_rst)
      /* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426" */
      1'h1:
          \consume_cdc_consume_r_gry$next  = produce_cdc_produce_r_gry;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$342 ) begin end
    \consume_w_bin$next  = consume_dec_o;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (write_2_rst)
      1'h1:
          \consume_w_bin$next  = 7'h00;
    endcase
  end
  assign \$2  = \$5 ;
  assign \$7  = \$10 ;
  assign \$24  = \$25 ;
  assign \$27  = \$28 ;
  assign rst_dec_i = produce_cdc_produce_r_gry;
  assign r_rdy = \$34 ;
  assign storage_r_en = 1'h1;
  assign r_data = storage_r_data;
  assign storage_r_addr = consume_r_nxt[5:0];
  assign w_rdy = \$32 ;
  assign storage_w_en = \$30 ;
  assign storage_w_data = w_data;
  assign storage_w_addr = produce_w_bin[5:0];
  assign r_level = \$28 [6:0];
  assign w_full = \$20 ;
  assign produce_r_bin = produce_dec_o;
  assign produce_dec_i = produce_cdc_produce_r_gry;
  assign consume_dec_i = consume_cdc_consume_w_gry;
  assign consume_enc_i = consume_r_nxt;
  assign produce_enc_i = produce_w_nxt;
  assign consume_r_nxt = \$10 [6:0];
  assign produce_w_nxt = \$5 [6:0];
endmodule

(* \amaranth.hierarchy  = "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_2_dst.unbuffered" *)
(* generator = "Amaranth" *)
module \unbuffered$51 (sdram_clk, w_data, w_rdy, w_en, r_level, w_level, r_data, r_rdy, r_rst, r_en, read_2_rst, read_2_clk, sdram_rst);
  reg \$auto$verilog_backend.cc:2083:dump_module$343  = 0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:341" *)
  wire [7:0] \$10 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:377" *)
  wire \$12 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:378" *)
  wire \$14 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:377" *)
  wire \$16 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:379" *)
  wire \$18 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:335" *)
  wire [7:0] \$2 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:377" *)
  wire \$20 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:380" *)
  wire \$22 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:383" *)
  wire [7:0] \$24 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:383" *)
  wire [7:0] \$25 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:384" *)
  wire [7:0] \$27 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:384" *)
  wire [7:0] \$28 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:329" *)
  wire \$3 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:329" *)
  wire \$30 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:394" *)
  wire \$32 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:400" *)
  wire \$34 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:335" *)
  wire [7:0] \$5 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:341" *)
  wire [7:0] \$7 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:330" *)
  wire \$8 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:353" *)
  reg [6:0] consume_cdc_consume_r_gry = 7'h00;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:353" *)
  reg [6:0] \consume_cdc_consume_r_gry$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:354" *)
  wire [6:0] consume_cdc_consume_w_gry;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176" *)
  wire [6:0] consume_dec_i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177" *)
  wire [6:0] consume_dec_o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:149" *)
  wire [6:0] consume_enc_i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:150" *)
  wire [6:0] consume_enc_o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:339" *)
  reg [6:0] consume_r_bin = 7'h00;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:339" *)
  reg [6:0] \consume_r_bin$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:340" *)
  wire [6:0] consume_r_nxt;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:362" *)
  reg [6:0] consume_w_bin = 7'h00;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:362" *)
  reg [6:0] \consume_w_bin$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:345" *)
  wire [6:0] produce_cdc_produce_r_gry;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:344" *)
  reg [6:0] produce_cdc_produce_w_gry = 7'h00;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:344" *)
  reg [6:0] \produce_cdc_produce_w_gry$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176" *)
  wire [6:0] produce_dec_i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177" *)
  wire [6:0] produce_dec_o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:149" *)
  wire [6:0] produce_enc_i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:150" *)
  wire [6:0] produce_enc_o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:368" *)
  wire [6:0] produce_r_bin;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:333" *)
  reg [6:0] produce_w_bin = 7'h00;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:333" *)
  reg [6:0] \produce_w_bin$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:334" *)
  wire [6:0] produce_w_nxt;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:83" *)
  output [15:0] r_data;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:375" *)
  reg r_empty;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:85" *)
  input r_en;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:86" *)
  output [6:0] r_level;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:84" *)
  output r_rdy;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:311" *)
  output r_rst;
  reg r_rst = 1'h0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:311" *)
  reg \r_rst$next ;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:267" *)
  input read_2_clk;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:267" *)
  input read_2_rst;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:415" *)
  wire rst_cdc_r_rst;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176" *)
  wire [6:0] rst_dec_i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177" *)
  wire [6:0] rst_dec_o;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210" *)
  input sdram_clk;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210" *)
  input sdram_rst;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:388" *)
  wire [5:0] storage_r_addr;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:388" *)
  wire [15:0] storage_r_data;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:388" *)
  wire storage_r_en;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:387" *)
  wire [5:0] storage_w_addr;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:387" *)
  wire [15:0] storage_w_data;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:387" *)
  wire storage_w_en;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:78" *)
  input [15:0] w_data;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:80" *)
  input w_en;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:374" *)
  wire w_full;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:81" *)
  output [6:0] w_level;
  reg [6:0] w_level = 7'h00;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:81" *)
  reg [6:0] \w_level$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:79" *)
  output w_rdy;
  reg [15:0] storage [63:0];
  initial begin
    storage[0] = 16'h0000;
    storage[1] = 16'h0000;
    storage[2] = 16'h0000;
    storage[3] = 16'h0000;
    storage[4] = 16'h0000;
    storage[5] = 16'h0000;
    storage[6] = 16'h0000;
    storage[7] = 16'h0000;
    storage[8] = 16'h0000;
    storage[9] = 16'h0000;
    storage[10] = 16'h0000;
    storage[11] = 16'h0000;
    storage[12] = 16'h0000;
    storage[13] = 16'h0000;
    storage[14] = 16'h0000;
    storage[15] = 16'h0000;
    storage[16] = 16'h0000;
    storage[17] = 16'h0000;
    storage[18] = 16'h0000;
    storage[19] = 16'h0000;
    storage[20] = 16'h0000;
    storage[21] = 16'h0000;
    storage[22] = 16'h0000;
    storage[23] = 16'h0000;
    storage[24] = 16'h0000;
    storage[25] = 16'h0000;
    storage[26] = 16'h0000;
    storage[27] = 16'h0000;
    storage[28] = 16'h0000;
    storage[29] = 16'h0000;
    storage[30] = 16'h0000;
    storage[31] = 16'h0000;
    storage[32] = 16'h0000;
    storage[33] = 16'h0000;
    storage[34] = 16'h0000;
    storage[35] = 16'h0000;
    storage[36] = 16'h0000;
    storage[37] = 16'h0000;
    storage[38] = 16'h0000;
    storage[39] = 16'h0000;
    storage[40] = 16'h0000;
    storage[41] = 16'h0000;
    storage[42] = 16'h0000;
    storage[43] = 16'h0000;
    storage[44] = 16'h0000;
    storage[45] = 16'h0000;
    storage[46] = 16'h0000;
    storage[47] = 16'h0000;
    storage[48] = 16'h0000;
    storage[49] = 16'h0000;
    storage[50] = 16'h0000;
    storage[51] = 16'h0000;
    storage[52] = 16'h0000;
    storage[53] = 16'h0000;
    storage[54] = 16'h0000;
    storage[55] = 16'h0000;
    storage[56] = 16'h0000;
    storage[57] = 16'h0000;
    storage[58] = 16'h0000;
    storage[59] = 16'h0000;
    storage[60] = 16'h0000;
    storage[61] = 16'h0000;
    storage[62] = 16'h0000;
    storage[63] = 16'h0000;
  end
  always @(posedge sdram_clk) begin
    if (storage_w_en)
      storage[storage_w_addr] <= storage_w_data;
  end
  reg [15:0] _0_;
  always @(posedge read_2_clk) begin
    _0_ <= storage[storage_r_addr];
  end
  assign storage_r_data = _0_;
  assign \$10  = consume_r_bin + (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:341" *) \$8 ;
  assign \$12  = produce_cdc_produce_w_gry[6] != (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:377" *) consume_cdc_consume_w_gry[6];
  assign \$14  = produce_cdc_produce_w_gry[5] != (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:378" *) consume_cdc_consume_w_gry[5];
  assign \$16  = \$12  & (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:377" *) \$14 ;
  assign \$18  = produce_cdc_produce_w_gry[4:0] == (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:379" *) consume_cdc_consume_w_gry[4:0];
  assign \$20  = \$16  & (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:377" *) \$18 ;
  assign \$22  = consume_cdc_consume_r_gry == (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:380" *) produce_cdc_produce_r_gry;
  assign \$25  = produce_w_bin - (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:383" *) consume_w_bin;
  assign \$28  = produce_r_bin - (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:384" *) consume_r_bin;
  assign \$30  = w_rdy & (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:329" *) w_en;
  assign \$32  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:394" *) w_full;
  assign \$34  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:400" *) r_empty;
  assign \$3  = w_rdy & (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:329" *) w_en;
  assign \$5  = produce_w_bin + (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:335" *) \$3 ;
  assign \$8  = r_rdy & (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:330" *) r_en;
  always @(posedge read_2_clk)
    r_rst <= \r_rst$next ;
  always @(posedge sdram_clk)
    w_level <= \w_level$next ;
  always @(posedge sdram_clk)
    consume_w_bin <= \consume_w_bin$next ;
  always @(posedge read_2_clk)
    consume_cdc_consume_r_gry <= \consume_cdc_consume_r_gry$next ;
  always @(posedge sdram_clk)
    produce_cdc_produce_w_gry <= \produce_cdc_produce_w_gry$next ;
  always @(posedge read_2_clk)
    consume_r_bin <= \consume_r_bin$next ;
  always @(posedge sdram_clk)
    produce_w_bin <= \produce_w_bin$next ;
  \consume_cdc$55  consume_cdc (
    .consume_r_gry(consume_cdc_consume_r_gry),
    .consume_w_gry(consume_cdc_consume_w_gry),
    .sdram_clk(sdram_clk),
    .sdram_rst(sdram_rst)
  );
  \consume_dec$56  consume_dec (
    .i(consume_dec_i),
    .o(consume_dec_o)
  );
  \consume_enc$54  consume_enc (
    .i(consume_enc_i),
    .o(consume_enc_o)
  );
  \produce_cdc$53  produce_cdc (
    .produce_r_gry(produce_cdc_produce_r_gry),
    .produce_w_gry(produce_cdc_produce_w_gry),
    .read_2_clk(read_2_clk),
    .read_2_rst(read_2_rst)
  );
  \produce_dec$57  produce_dec (
    .i(produce_dec_i),
    .o(produce_dec_o)
  );
  \produce_enc$52  produce_enc (
    .i(produce_enc_i),
    .o(produce_enc_o)
  );
  \rst_cdc$58  rst_cdc (
    .r_rst(rst_cdc_r_rst),
    .read_2_clk(read_2_clk),
    .sdram_rst(sdram_rst)
  );
  \rst_dec$59  rst_dec (
    .i(rst_dec_i),
    .o(rst_dec_o)
  );
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$343 ) begin end
    \produce_w_bin$next  = produce_w_nxt;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \produce_w_bin$next  = 7'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$343 ) begin end
    r_empty = \$22 ;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426" *)
    casez (rst_cdc_r_rst)
      /* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426" */
      1'h1:
          r_empty = 1'h1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$343 ) begin end
    \w_level$next  = \$25 [6:0];
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \w_level$next  = 7'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$343 ) begin end
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426" *)
    casez (rst_cdc_r_rst)
      /* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426" */
      1'h1:
          \r_rst$next  = 1'h1;
      /* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:431" */
      default:
          \r_rst$next  = 1'h0;
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (read_2_rst)
      1'h1:
          \r_rst$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$343 ) begin end
    \consume_r_bin$next  = consume_r_nxt;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426" *)
    casez (rst_cdc_r_rst)
      /* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426" */
      1'h1:
          \consume_r_bin$next  = rst_dec_o;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$343 ) begin end
    \produce_cdc_produce_w_gry$next  = produce_enc_o;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \produce_cdc_produce_w_gry$next  = 7'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$343 ) begin end
    \consume_cdc_consume_r_gry$next  = consume_enc_o;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426" *)
    casez (rst_cdc_r_rst)
      /* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426" */
      1'h1:
          \consume_cdc_consume_r_gry$next  = produce_cdc_produce_r_gry;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$343 ) begin end
    \consume_w_bin$next  = consume_dec_o;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \consume_w_bin$next  = 7'h00;
    endcase
  end
  assign \$2  = \$5 ;
  assign \$7  = \$10 ;
  assign \$24  = \$25 ;
  assign \$27  = \$28 ;
  assign rst_dec_i = produce_cdc_produce_r_gry;
  assign r_rdy = \$34 ;
  assign storage_r_en = 1'h1;
  assign r_data = storage_r_data;
  assign storage_r_addr = consume_r_nxt[5:0];
  assign w_rdy = \$32 ;
  assign storage_w_en = \$30 ;
  assign storage_w_data = w_data;
  assign storage_w_addr = produce_w_bin[5:0];
  assign r_level = \$28 [6:0];
  assign w_full = \$20 ;
  assign produce_r_bin = produce_dec_o;
  assign produce_dec_i = produce_cdc_produce_r_gry;
  assign consume_dec_i = consume_cdc_consume_w_gry;
  assign consume_enc_i = consume_r_nxt;
  assign produce_enc_i = produce_w_nxt;
  assign consume_r_nxt = \$10 [6:0];
  assign produce_w_nxt = \$5 [6:0];
endmodule

(* \amaranth.hierarchy  = "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_3_src.unbuffered" *)
(* generator = "Amaranth" *)
module \unbuffered$61 (sdram_clk, w_data, w_rdy, w_en, r_level, w_level, r_data, r_rdy, r_rst, r_en, write_3_rst, write_3_clk, sdram_rst);
  reg \$auto$verilog_backend.cc:2083:dump_module$344  = 0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:341" *)
  wire [7:0] \$10 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:377" *)
  wire \$12 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:378" *)
  wire \$14 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:377" *)
  wire \$16 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:379" *)
  wire \$18 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:335" *)
  wire [7:0] \$2 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:377" *)
  wire \$20 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:380" *)
  wire \$22 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:383" *)
  wire [7:0] \$24 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:383" *)
  wire [7:0] \$25 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:384" *)
  wire [7:0] \$27 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:384" *)
  wire [7:0] \$28 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:329" *)
  wire \$3 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:329" *)
  wire \$30 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:394" *)
  wire \$32 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:400" *)
  wire \$34 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:335" *)
  wire [7:0] \$5 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:341" *)
  wire [7:0] \$7 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:330" *)
  wire \$8 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:353" *)
  reg [6:0] consume_cdc_consume_r_gry = 7'h00;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:353" *)
  reg [6:0] \consume_cdc_consume_r_gry$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:354" *)
  wire [6:0] consume_cdc_consume_w_gry;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176" *)
  wire [6:0] consume_dec_i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177" *)
  wire [6:0] consume_dec_o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:149" *)
  wire [6:0] consume_enc_i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:150" *)
  wire [6:0] consume_enc_o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:339" *)
  reg [6:0] consume_r_bin = 7'h00;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:339" *)
  reg [6:0] \consume_r_bin$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:340" *)
  wire [6:0] consume_r_nxt;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:362" *)
  reg [6:0] consume_w_bin = 7'h00;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:362" *)
  reg [6:0] \consume_w_bin$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:345" *)
  wire [6:0] produce_cdc_produce_r_gry;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:344" *)
  reg [6:0] produce_cdc_produce_w_gry = 7'h00;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:344" *)
  reg [6:0] \produce_cdc_produce_w_gry$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176" *)
  wire [6:0] produce_dec_i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177" *)
  wire [6:0] produce_dec_o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:149" *)
  wire [6:0] produce_enc_i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:150" *)
  wire [6:0] produce_enc_o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:368" *)
  wire [6:0] produce_r_bin;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:333" *)
  reg [6:0] produce_w_bin = 7'h00;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:333" *)
  reg [6:0] \produce_w_bin$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:334" *)
  wire [6:0] produce_w_nxt;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:83" *)
  output [15:0] r_data;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:375" *)
  reg r_empty;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:85" *)
  input r_en;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:86" *)
  output [6:0] r_level;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:84" *)
  output r_rdy;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:311" *)
  output r_rst;
  reg r_rst = 1'h0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:311" *)
  reg \r_rst$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:415" *)
  wire rst_cdc_r_rst;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176" *)
  wire [6:0] rst_dec_i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177" *)
  wire [6:0] rst_dec_o;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210" *)
  input sdram_clk;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210" *)
  input sdram_rst;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:388" *)
  wire [5:0] storage_r_addr;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:388" *)
  wire [15:0] storage_r_data;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:388" *)
  wire storage_r_en;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:387" *)
  wire [5:0] storage_w_addr;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:387" *)
  wire [15:0] storage_w_data;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:387" *)
  wire storage_w_en;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:78" *)
  input [15:0] w_data;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:80" *)
  input w_en;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:374" *)
  wire w_full;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:81" *)
  output [6:0] w_level;
  reg [6:0] w_level = 7'h00;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:81" *)
  reg [6:0] \w_level$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:79" *)
  output w_rdy;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:267" *)
  input write_3_clk;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:267" *)
  input write_3_rst;
  reg [15:0] storage [63:0];
  initial begin
    storage[0] = 16'h0000;
    storage[1] = 16'h0000;
    storage[2] = 16'h0000;
    storage[3] = 16'h0000;
    storage[4] = 16'h0000;
    storage[5] = 16'h0000;
    storage[6] = 16'h0000;
    storage[7] = 16'h0000;
    storage[8] = 16'h0000;
    storage[9] = 16'h0000;
    storage[10] = 16'h0000;
    storage[11] = 16'h0000;
    storage[12] = 16'h0000;
    storage[13] = 16'h0000;
    storage[14] = 16'h0000;
    storage[15] = 16'h0000;
    storage[16] = 16'h0000;
    storage[17] = 16'h0000;
    storage[18] = 16'h0000;
    storage[19] = 16'h0000;
    storage[20] = 16'h0000;
    storage[21] = 16'h0000;
    storage[22] = 16'h0000;
    storage[23] = 16'h0000;
    storage[24] = 16'h0000;
    storage[25] = 16'h0000;
    storage[26] = 16'h0000;
    storage[27] = 16'h0000;
    storage[28] = 16'h0000;
    storage[29] = 16'h0000;
    storage[30] = 16'h0000;
    storage[31] = 16'h0000;
    storage[32] = 16'h0000;
    storage[33] = 16'h0000;
    storage[34] = 16'h0000;
    storage[35] = 16'h0000;
    storage[36] = 16'h0000;
    storage[37] = 16'h0000;
    storage[38] = 16'h0000;
    storage[39] = 16'h0000;
    storage[40] = 16'h0000;
    storage[41] = 16'h0000;
    storage[42] = 16'h0000;
    storage[43] = 16'h0000;
    storage[44] = 16'h0000;
    storage[45] = 16'h0000;
    storage[46] = 16'h0000;
    storage[47] = 16'h0000;
    storage[48] = 16'h0000;
    storage[49] = 16'h0000;
    storage[50] = 16'h0000;
    storage[51] = 16'h0000;
    storage[52] = 16'h0000;
    storage[53] = 16'h0000;
    storage[54] = 16'h0000;
    storage[55] = 16'h0000;
    storage[56] = 16'h0000;
    storage[57] = 16'h0000;
    storage[58] = 16'h0000;
    storage[59] = 16'h0000;
    storage[60] = 16'h0000;
    storage[61] = 16'h0000;
    storage[62] = 16'h0000;
    storage[63] = 16'h0000;
  end
  always @(posedge write_3_clk) begin
    if (storage_w_en)
      storage[storage_w_addr] <= storage_w_data;
  end
  reg [15:0] _0_;
  always @(posedge sdram_clk) begin
    _0_ <= storage[storage_r_addr];
  end
  assign storage_r_data = _0_;
  assign \$10  = consume_r_bin + (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:341" *) \$8 ;
  assign \$12  = produce_cdc_produce_w_gry[6] != (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:377" *) consume_cdc_consume_w_gry[6];
  assign \$14  = produce_cdc_produce_w_gry[5] != (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:378" *) consume_cdc_consume_w_gry[5];
  assign \$16  = \$12  & (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:377" *) \$14 ;
  assign \$18  = produce_cdc_produce_w_gry[4:0] == (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:379" *) consume_cdc_consume_w_gry[4:0];
  assign \$20  = \$16  & (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:377" *) \$18 ;
  assign \$22  = consume_cdc_consume_r_gry == (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:380" *) produce_cdc_produce_r_gry;
  assign \$25  = produce_w_bin - (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:383" *) consume_w_bin;
  assign \$28  = produce_r_bin - (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:384" *) consume_r_bin;
  assign \$30  = w_rdy & (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:329" *) w_en;
  assign \$32  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:394" *) w_full;
  assign \$34  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:400" *) r_empty;
  assign \$3  = w_rdy & (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:329" *) w_en;
  assign \$5  = produce_w_bin + (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:335" *) \$3 ;
  assign \$8  = r_rdy & (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:330" *) r_en;
  always @(posedge sdram_clk)
    r_rst <= \r_rst$next ;
  always @(posedge write_3_clk)
    w_level <= \w_level$next ;
  always @(posedge write_3_clk)
    consume_w_bin <= \consume_w_bin$next ;
  always @(posedge sdram_clk)
    consume_cdc_consume_r_gry <= \consume_cdc_consume_r_gry$next ;
  always @(posedge write_3_clk)
    produce_cdc_produce_w_gry <= \produce_cdc_produce_w_gry$next ;
  always @(posedge sdram_clk)
    consume_r_bin <= \consume_r_bin$next ;
  always @(posedge write_3_clk)
    produce_w_bin <= \produce_w_bin$next ;
  \consume_cdc$65  consume_cdc (
    .consume_r_gry(consume_cdc_consume_r_gry),
    .consume_w_gry(consume_cdc_consume_w_gry),
    .write_3_clk(write_3_clk),
    .write_3_rst(write_3_rst)
  );
  \consume_dec$66  consume_dec (
    .i(consume_dec_i),
    .o(consume_dec_o)
  );
  \consume_enc$64  consume_enc (
    .i(consume_enc_i),
    .o(consume_enc_o)
  );
  \produce_cdc$63  produce_cdc (
    .produce_r_gry(produce_cdc_produce_r_gry),
    .produce_w_gry(produce_cdc_produce_w_gry),
    .sdram_clk(sdram_clk),
    .sdram_rst(sdram_rst)
  );
  \produce_dec$67  produce_dec (
    .i(produce_dec_i),
    .o(produce_dec_o)
  );
  \produce_enc$62  produce_enc (
    .i(produce_enc_i),
    .o(produce_enc_o)
  );
  \rst_cdc$68  rst_cdc (
    .r_rst(rst_cdc_r_rst),
    .sdram_clk(sdram_clk),
    .write_3_rst(write_3_rst)
  );
  \rst_dec$69  rst_dec (
    .i(rst_dec_i),
    .o(rst_dec_o)
  );
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$344 ) begin end
    \produce_w_bin$next  = produce_w_nxt;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (write_3_rst)
      1'h1:
          \produce_w_bin$next  = 7'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$344 ) begin end
    r_empty = \$22 ;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426" *)
    casez (rst_cdc_r_rst)
      /* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426" */
      1'h1:
          r_empty = 1'h1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$344 ) begin end
    \w_level$next  = \$25 [6:0];
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (write_3_rst)
      1'h1:
          \w_level$next  = 7'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$344 ) begin end
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426" *)
    casez (rst_cdc_r_rst)
      /* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426" */
      1'h1:
          \r_rst$next  = 1'h1;
      /* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:431" */
      default:
          \r_rst$next  = 1'h0;
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \r_rst$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$344 ) begin end
    \consume_r_bin$next  = consume_r_nxt;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426" *)
    casez (rst_cdc_r_rst)
      /* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426" */
      1'h1:
          \consume_r_bin$next  = rst_dec_o;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$344 ) begin end
    \produce_cdc_produce_w_gry$next  = produce_enc_o;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (write_3_rst)
      1'h1:
          \produce_cdc_produce_w_gry$next  = 7'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$344 ) begin end
    \consume_cdc_consume_r_gry$next  = consume_enc_o;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426" *)
    casez (rst_cdc_r_rst)
      /* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426" */
      1'h1:
          \consume_cdc_consume_r_gry$next  = produce_cdc_produce_r_gry;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$344 ) begin end
    \consume_w_bin$next  = consume_dec_o;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (write_3_rst)
      1'h1:
          \consume_w_bin$next  = 7'h00;
    endcase
  end
  assign \$2  = \$5 ;
  assign \$7  = \$10 ;
  assign \$24  = \$25 ;
  assign \$27  = \$28 ;
  assign rst_dec_i = produce_cdc_produce_r_gry;
  assign r_rdy = \$34 ;
  assign storage_r_en = 1'h1;
  assign r_data = storage_r_data;
  assign storage_r_addr = consume_r_nxt[5:0];
  assign w_rdy = \$32 ;
  assign storage_w_en = \$30 ;
  assign storage_w_data = w_data;
  assign storage_w_addr = produce_w_bin[5:0];
  assign r_level = \$28 [6:0];
  assign w_full = \$20 ;
  assign produce_r_bin = produce_dec_o;
  assign produce_dec_i = produce_cdc_produce_r_gry;
  assign consume_dec_i = consume_cdc_consume_w_gry;
  assign consume_enc_i = consume_r_nxt;
  assign produce_enc_i = produce_w_nxt;
  assign consume_r_nxt = \$10 [6:0];
  assign produce_w_nxt = \$5 [6:0];
endmodule

(* \amaranth.hierarchy  = "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_3_dst.unbuffered" *)
(* generator = "Amaranth" *)
module \unbuffered$71 (sdram_clk, w_data, w_rdy, w_en, r_level, w_level, r_data, r_rdy, r_rst, r_en, read_3_rst, read_3_clk, sdram_rst);
  reg \$auto$verilog_backend.cc:2083:dump_module$345  = 0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:341" *)
  wire [7:0] \$10 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:377" *)
  wire \$12 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:378" *)
  wire \$14 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:377" *)
  wire \$16 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:379" *)
  wire \$18 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:335" *)
  wire [7:0] \$2 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:377" *)
  wire \$20 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:380" *)
  wire \$22 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:383" *)
  wire [7:0] \$24 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:383" *)
  wire [7:0] \$25 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:384" *)
  wire [7:0] \$27 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:384" *)
  wire [7:0] \$28 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:329" *)
  wire \$3 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:329" *)
  wire \$30 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:394" *)
  wire \$32 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:400" *)
  wire \$34 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:335" *)
  wire [7:0] \$5 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:341" *)
  wire [7:0] \$7 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:330" *)
  wire \$8 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:353" *)
  reg [6:0] consume_cdc_consume_r_gry = 7'h00;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:353" *)
  reg [6:0] \consume_cdc_consume_r_gry$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:354" *)
  wire [6:0] consume_cdc_consume_w_gry;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176" *)
  wire [6:0] consume_dec_i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177" *)
  wire [6:0] consume_dec_o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:149" *)
  wire [6:0] consume_enc_i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:150" *)
  wire [6:0] consume_enc_o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:339" *)
  reg [6:0] consume_r_bin = 7'h00;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:339" *)
  reg [6:0] \consume_r_bin$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:340" *)
  wire [6:0] consume_r_nxt;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:362" *)
  reg [6:0] consume_w_bin = 7'h00;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:362" *)
  reg [6:0] \consume_w_bin$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:345" *)
  wire [6:0] produce_cdc_produce_r_gry;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:344" *)
  reg [6:0] produce_cdc_produce_w_gry = 7'h00;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:344" *)
  reg [6:0] \produce_cdc_produce_w_gry$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176" *)
  wire [6:0] produce_dec_i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177" *)
  wire [6:0] produce_dec_o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:149" *)
  wire [6:0] produce_enc_i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:150" *)
  wire [6:0] produce_enc_o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:368" *)
  wire [6:0] produce_r_bin;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:333" *)
  reg [6:0] produce_w_bin = 7'h00;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:333" *)
  reg [6:0] \produce_w_bin$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:334" *)
  wire [6:0] produce_w_nxt;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:83" *)
  output [15:0] r_data;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:375" *)
  reg r_empty;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:85" *)
  input r_en;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:86" *)
  output [6:0] r_level;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:84" *)
  output r_rdy;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:311" *)
  output r_rst;
  reg r_rst = 1'h0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:311" *)
  reg \r_rst$next ;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:267" *)
  input read_3_clk;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:267" *)
  input read_3_rst;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:415" *)
  wire rst_cdc_r_rst;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176" *)
  wire [6:0] rst_dec_i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177" *)
  wire [6:0] rst_dec_o;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210" *)
  input sdram_clk;
  (* src = "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210" *)
  input sdram_rst;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:388" *)
  wire [5:0] storage_r_addr;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:388" *)
  wire [15:0] storage_r_data;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:388" *)
  wire storage_r_en;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:387" *)
  wire [5:0] storage_w_addr;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:387" *)
  wire [15:0] storage_w_data;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:387" *)
  wire storage_w_en;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:78" *)
  input [15:0] w_data;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:80" *)
  input w_en;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:374" *)
  wire w_full;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:81" *)
  output [6:0] w_level;
  reg [6:0] w_level = 7'h00;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:81" *)
  reg [6:0] \w_level$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:79" *)
  output w_rdy;
  reg [15:0] storage [63:0];
  initial begin
    storage[0] = 16'h0000;
    storage[1] = 16'h0000;
    storage[2] = 16'h0000;
    storage[3] = 16'h0000;
    storage[4] = 16'h0000;
    storage[5] = 16'h0000;
    storage[6] = 16'h0000;
    storage[7] = 16'h0000;
    storage[8] = 16'h0000;
    storage[9] = 16'h0000;
    storage[10] = 16'h0000;
    storage[11] = 16'h0000;
    storage[12] = 16'h0000;
    storage[13] = 16'h0000;
    storage[14] = 16'h0000;
    storage[15] = 16'h0000;
    storage[16] = 16'h0000;
    storage[17] = 16'h0000;
    storage[18] = 16'h0000;
    storage[19] = 16'h0000;
    storage[20] = 16'h0000;
    storage[21] = 16'h0000;
    storage[22] = 16'h0000;
    storage[23] = 16'h0000;
    storage[24] = 16'h0000;
    storage[25] = 16'h0000;
    storage[26] = 16'h0000;
    storage[27] = 16'h0000;
    storage[28] = 16'h0000;
    storage[29] = 16'h0000;
    storage[30] = 16'h0000;
    storage[31] = 16'h0000;
    storage[32] = 16'h0000;
    storage[33] = 16'h0000;
    storage[34] = 16'h0000;
    storage[35] = 16'h0000;
    storage[36] = 16'h0000;
    storage[37] = 16'h0000;
    storage[38] = 16'h0000;
    storage[39] = 16'h0000;
    storage[40] = 16'h0000;
    storage[41] = 16'h0000;
    storage[42] = 16'h0000;
    storage[43] = 16'h0000;
    storage[44] = 16'h0000;
    storage[45] = 16'h0000;
    storage[46] = 16'h0000;
    storage[47] = 16'h0000;
    storage[48] = 16'h0000;
    storage[49] = 16'h0000;
    storage[50] = 16'h0000;
    storage[51] = 16'h0000;
    storage[52] = 16'h0000;
    storage[53] = 16'h0000;
    storage[54] = 16'h0000;
    storage[55] = 16'h0000;
    storage[56] = 16'h0000;
    storage[57] = 16'h0000;
    storage[58] = 16'h0000;
    storage[59] = 16'h0000;
    storage[60] = 16'h0000;
    storage[61] = 16'h0000;
    storage[62] = 16'h0000;
    storage[63] = 16'h0000;
  end
  always @(posedge sdram_clk) begin
    if (storage_w_en)
      storage[storage_w_addr] <= storage_w_data;
  end
  reg [15:0] _0_;
  always @(posedge read_3_clk) begin
    _0_ <= storage[storage_r_addr];
  end
  assign storage_r_data = _0_;
  assign \$10  = consume_r_bin + (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:341" *) \$8 ;
  assign \$12  = produce_cdc_produce_w_gry[6] != (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:377" *) consume_cdc_consume_w_gry[6];
  assign \$14  = produce_cdc_produce_w_gry[5] != (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:378" *) consume_cdc_consume_w_gry[5];
  assign \$16  = \$12  & (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:377" *) \$14 ;
  assign \$18  = produce_cdc_produce_w_gry[4:0] == (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:379" *) consume_cdc_consume_w_gry[4:0];
  assign \$20  = \$16  & (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:377" *) \$18 ;
  assign \$22  = consume_cdc_consume_r_gry == (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:380" *) produce_cdc_produce_r_gry;
  assign \$25  = produce_w_bin - (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:383" *) consume_w_bin;
  assign \$28  = produce_r_bin - (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:384" *) consume_r_bin;
  assign \$30  = w_rdy & (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:329" *) w_en;
  assign \$32  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:394" *) w_full;
  assign \$34  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:400" *) r_empty;
  assign \$3  = w_rdy & (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:329" *) w_en;
  assign \$5  = produce_w_bin + (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:335" *) \$3 ;
  assign \$8  = r_rdy & (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:330" *) r_en;
  always @(posedge sdram_clk)
    w_level <= \w_level$next ;
  always @(posedge sdram_clk)
    consume_w_bin <= \consume_w_bin$next ;
  always @(posedge read_3_clk)
    consume_cdc_consume_r_gry <= \consume_cdc_consume_r_gry$next ;
  always @(posedge sdram_clk)
    produce_cdc_produce_w_gry <= \produce_cdc_produce_w_gry$next ;
  always @(posedge read_3_clk)
    consume_r_bin <= \consume_r_bin$next ;
  always @(posedge sdram_clk)
    produce_w_bin <= \produce_w_bin$next ;
  always @(posedge read_3_clk)
    r_rst <= \r_rst$next ;
  \consume_cdc$75  consume_cdc (
    .consume_r_gry(consume_cdc_consume_r_gry),
    .consume_w_gry(consume_cdc_consume_w_gry),
    .sdram_clk(sdram_clk),
    .sdram_rst(sdram_rst)
  );
  \consume_dec$76  consume_dec (
    .i(consume_dec_i),
    .o(consume_dec_o)
  );
  \consume_enc$74  consume_enc (
    .i(consume_enc_i),
    .o(consume_enc_o)
  );
  \produce_cdc$73  produce_cdc (
    .produce_r_gry(produce_cdc_produce_r_gry),
    .produce_w_gry(produce_cdc_produce_w_gry),
    .read_3_clk(read_3_clk),
    .read_3_rst(read_3_rst)
  );
  \produce_dec$77  produce_dec (
    .i(produce_dec_i),
    .o(produce_dec_o)
  );
  \produce_enc$72  produce_enc (
    .i(produce_enc_i),
    .o(produce_enc_o)
  );
  \rst_cdc$78  rst_cdc (
    .r_rst(rst_cdc_r_rst),
    .read_3_clk(read_3_clk),
    .sdram_rst(sdram_rst)
  );
  \rst_dec$79  rst_dec (
    .i(rst_dec_i),
    .o(rst_dec_o)
  );
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$345 ) begin end
    \produce_w_bin$next  = produce_w_nxt;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \produce_w_bin$next  = 7'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$345 ) begin end
    r_empty = \$22 ;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426" *)
    casez (rst_cdc_r_rst)
      /* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426" */
      1'h1:
          r_empty = 1'h1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$345 ) begin end
    \w_level$next  = \$25 [6:0];
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \w_level$next  = 7'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$345 ) begin end
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426" *)
    casez (rst_cdc_r_rst)
      /* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426" */
      1'h1:
          \r_rst$next  = 1'h1;
      /* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:431" */
      default:
          \r_rst$next  = 1'h0;
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (read_3_rst)
      1'h1:
          \r_rst$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$345 ) begin end
    \consume_r_bin$next  = consume_r_nxt;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426" *)
    casez (rst_cdc_r_rst)
      /* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426" */
      1'h1:
          \consume_r_bin$next  = rst_dec_o;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$345 ) begin end
    \produce_cdc_produce_w_gry$next  = produce_enc_o;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \produce_cdc_produce_w_gry$next  = 7'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$345 ) begin end
    \consume_cdc_consume_r_gry$next  = consume_enc_o;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426" *)
    casez (rst_cdc_r_rst)
      /* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426" */
      1'h1:
          \consume_cdc_consume_r_gry$next  = produce_cdc_produce_r_gry;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$345 ) begin end
    \consume_w_bin$next  = consume_dec_o;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \consume_w_bin$next  = 7'h00;
    endcase
  end
  assign \$2  = \$5 ;
  assign \$7  = \$10 ;
  assign \$24  = \$25 ;
  assign \$27  = \$28 ;
  assign rst_dec_i = produce_cdc_produce_r_gry;
  assign r_rdy = \$34 ;
  assign storage_r_en = 1'h1;
  assign r_data = storage_r_data;
  assign storage_r_addr = consume_r_nxt[5:0];
  assign w_rdy = \$32 ;
  assign storage_w_en = \$30 ;
  assign storage_w_data = w_data;
  assign storage_w_addr = produce_w_bin[5:0];
  assign r_level = \$28 [6:0];
  assign w_full = \$20 ;
  assign produce_r_bin = produce_dec_o;
  assign produce_dec_i = produce_cdc_produce_r_gry;
  assign consume_dec_i = consume_cdc_consume_w_gry;
  assign consume_enc_i = consume_r_nxt;
  assign produce_enc_i = produce_w_nxt;
  assign consume_r_nxt = \$10 [6:0];
  assign produce_w_nxt = \$5 [6:0];
endmodule
