// Seed: 2798107366
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  input wire id_10;
  input wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  id_12(
      id_4
  ); id_13(
      .id_0(1),
      .sum(id_4),
      .id_1(1),
      .id_2(id_1 == id_5),
      .id_3(id_1),
      .id_4(id_9),
      .id_5(id_8 - 1'b0 - 1'b0),
      .id_6(1),
      .id_7(0)
  );
  assign id_2 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  input wire id_11;
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_12;
  assign id_1 = 1;
  wire id_13;
  module_0(
      id_12, id_5, id_8, id_5, id_12, id_13, id_8, id_13, id_11, id_8, id_10
  );
endmodule
