# 100 Days of RTL â€“ Simulation and Synthesis

This project implements and tests various simple SystemVerilog modules using simulation tools (Icarus Verilog and GTKWave) and performs RTL synthesis using Yosys.

---

## ğŸ”§ Makefile Targets

### ğŸ§ª `make sim`
Runs the simulation by compiling and executing the testbench:
- Compiles `module.sv` and `module_tb.sv` into a binary `vvpmodule`
- Executes the binary to generate `waveform.vcd`

```bash
make sim
```

---

### ğŸŒŠ `make waves`
Opens the generated waveform file (`waveform.vcd`) in GTKWave.

```bash
make waves
```

---

### ğŸ›  `make rtl`
Generates and runs a Yosys script to perform RTL synthesis on `module.sv`.

- The script includes:
  - Reading the Verilog file
  - Synthesizing with `-top module`
  - Using a custom Liberty file for mapping
  - Running `show` to visualize the synthesized design

```bash
make rtl
```

> ğŸ“ Note: The Liberty file path is hardcoded as:
> `../my_lib/lib/sky130_fd_sc_hd__tt_025C_1v80.lib`

---

### ğŸ§¼ `make clean`
Cleans up generated files:
- `vvpmodule`
- `waveform.vcd`
- `ripple_carry.sh`

```bash
make clean
```

---

## ğŸ“¦ Dependencies

- [Icarus Verilog](https://github.com/steveicarus/iverilog)
- [GTKWave](http://gtkwave.sourceforge.net/)
- [Yosys](https://yosyshq.net/yosys/)

Make sure these tools are installed and available in your system `PATH`.

---

## ğŸ“ File Structure

```
.
â”œâ”€â”€ Makefile
â”œâ”€â”€ module.sv             # RTL module
â”œâ”€â”€ module_tb.sv          # Testbench
â”œâ”€â”€ waveform.vcd          # (Generated) Waveform output
â”œâ”€â”€ vvpmodule             # (Generated) Simulation output
â””â”€â”€ module.sh             # (Generated) YOSYS Synthesis Script
```

---


## ğŸ™‹â€â™‚ï¸ Author

Adway Paul
