0.7
2020.2
Nov  8 2024
22:36:57
C:/Users/getni/ENGN4213-FPGA-Assignment/uartProtocolImplementation/uartProtocolImplementation.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,,,,,,,
C:/Users/getni/ENGN4213-FPGA-Assignment/uartProtocolImplementation/uartProtocolImplementation.srcs/sim_1/new/combined_TOP_tb.v,1744423087,verilog,,,,combined_TOP_tb,,,,,,,,
C:/Users/getni/ENGN4213-FPGA-Assignment/uartProtocolImplementation/uartProtocolImplementation.srcs/sim_1/new/tb_clockDividerHB.v,1744249583,verilog,,C:/Users/getni/ENGN4213-FPGA-Assignment/uartProtocolImplementation/uartProtocolImplementation.srcs/sim_1/new/combined_TOP_tb.v,,tb_clockDividerHB,,,,,,,,
C:/Users/getni/ENGN4213-FPGA-Assignment/uartProtocolImplementation/uartProtocolImplementation.srcs/sim_1/new/uart_tx_rx_tb.v,1744440702,verilog,,C:/Users/getni/ENGN4213-FPGA-Assignment/uartProtocolImplementation/uartProtocolImplementation.srcs/sim_1/new/tb_clockDividerHB.v,,uart_top_tb,,,,,,,,
C:/Users/getni/ENGN4213-FPGA-Assignment/uartProtocolImplementation/uartProtocolImplementation.srcs/sources_1/imports/Activity 3/debouncer.v,1741665796,verilog,,C:/Users/getni/ENGN4213-FPGA-Assignment/uartProtocolImplementation/uartProtocolImplementation.srcs/sources_1/imports/ENGN4213-FPGA-Assignment/uart_tx/uart_tx.srcs/sources_1/new/uart_tx.v,,debouncer,,,,,,,,
C:/Users/getni/ENGN4213-FPGA-Assignment/uartProtocolImplementation/uartProtocolImplementation.srcs/sources_1/imports/ENGN4213-FPGA-Assignment/uart_rx/uart_rx.srcs/sources_1/new/uart_rx.v,1744438365,verilog,,C:/Users/getni/ENGN4213-FPGA-Assignment/uartProtocolImplementation/uartProtocolImplementation.srcs/sources_1/new/uart_top.v,,uart_rx,,,,,,,,
C:/Users/getni/ENGN4213-FPGA-Assignment/uartProtocolImplementation/uartProtocolImplementation.srcs/sources_1/imports/ENGN4213-FPGA-Assignment/uart_tx/uart_tx.srcs/sources_1/new/uart_tx.v,1744439523,verilog,,C:/Users/getni/ENGN4213-FPGA-Assignment/uartProtocolImplementation/uartProtocolImplementation.srcs/sources_1/imports/ENGN4213-FPGA-Assignment/uart_rx/uart_rx.srcs/sources_1/new/uart_rx.v,,uart_tx,,,,,,,,
C:/Users/getni/ENGN4213-FPGA-Assignment/uartProtocolImplementation/uartProtocolImplementation.srcs/sources_1/imports/new/clockDividerHB.v,1741645279,verilog,,C:/Users/getni/ENGN4213-FPGA-Assignment/uartProtocolImplementation/uartProtocolImplementation.srcs/sources_1/imports/new/spot.v,,clockDividerHB,,,,,,,,
C:/Users/getni/ENGN4213-FPGA-Assignment/uartProtocolImplementation/uartProtocolImplementation.srcs/sources_1/imports/new/clockDividerHB2.v,1741059959,verilog,,C:/Users/getni/ENGN4213-FPGA-Assignment/uartProtocolImplementation/uartProtocolImplementation.srcs/sources_1/new/uart_tx.v,,clockDividerHB2,,,,,,,,
C:/Users/getni/ENGN4213-FPGA-Assignment/uartProtocolImplementation/uartProtocolImplementation.srcs/sources_1/imports/new/spot.v,1743820716,verilog,,C:/Users/getni/ENGN4213-FPGA-Assignment/uartProtocolImplementation/uartProtocolImplementation.srcs/sources_1/imports/Activity 3/debouncer.v,,spot,,,,,,,,
C:/Users/getni/ENGN4213-FPGA-Assignment/uartProtocolImplementation/uartProtocolImplementation.srcs/sources_1/new/RX_TOP.v,1744247543,verilog,,C:/Users/getni/ENGN4213-FPGA-Assignment/uartProtocolImplementation/uartProtocolImplementation.srcs/sources_1/imports/new/clockDividerHB.v,,RX_TOP,,,,,,,,
C:/Users/getni/ENGN4213-FPGA-Assignment/uartProtocolImplementation/uartProtocolImplementation.srcs/sources_1/new/TX_TOP.v,1744249073,verilog,,C:/Users/getni/ENGN4213-FPGA-Assignment/uartProtocolImplementation/uartProtocolImplementation.srcs/sources_1/new/uart_rx.v,,TX_TOP,,,,,,,,
C:/Users/getni/ENGN4213-FPGA-Assignment/uartProtocolImplementation/uartProtocolImplementation.srcs/sources_1/new/combined_TOP.v,1744423829,verilog,,C:/Users/getni/ENGN4213-FPGA-Assignment/uartProtocolImplementation/uartProtocolImplementation.srcs/sources_1/imports/Activity 3/debouncer.v,,combined_TOP,,,,,,,,
C:/Users/getni/ENGN4213-FPGA-Assignment/uartProtocolImplementation/uartProtocolImplementation.srcs/sources_1/new/uart_top.v,1744439305,verilog,,C:/Users/getni/ENGN4213-FPGA-Assignment/uartProtocolImplementation/uartProtocolImplementation.srcs/sim_1/new/uart_tx_rx_tb.v,,uart_top,,,,,,,,
