

================================================================
== Vitis HLS Report for 'matrixmul'
================================================================
* Date:           Sat Jul 19 17:12:29 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        MM_ProductPipeline
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.022 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      106|      106|  1.060 us|  1.060 us|  107|  107|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row     |      105|      105|        35|          -|          -|     3|        no|
        | + Col    |       33|       33|        11|          -|          -|     3|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 
5 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../files/matrixmul.cpp:19]   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp_loc = alloca i64 1"   --->   Operation 7 'alloca' 'tmp_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%spectopmodule_ln4 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [../files/matrixmul.cpp:4]   --->   Operation 8 'spectopmodule' 'spectopmodule_ln4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %a, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %a"   --->   Operation 10 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %b, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %b"   --->   Operation 12 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %res, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %res"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.42ns)   --->   "%store_ln19 = store i2 0, i2 %i" [../files/matrixmul.cpp:19]   --->   Operation 15 'store' 'store_ln19' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln19 = br void %Col" [../files/matrixmul.cpp:19]   --->   Operation 16 'br' 'br_ln19' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.97>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%i_1 = load i2 %i" [../files/matrixmul.cpp:19]   --->   Operation 17 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.54ns)   --->   "%icmp_ln19 = icmp_eq  i2 %i_1, i2 3" [../files/matrixmul.cpp:19]   --->   Operation 18 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 0.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.54ns)   --->   "%add_ln19 = add i2 %i_1, i2 1" [../files/matrixmul.cpp:19]   --->   Operation 19 'add' 'add_ln19' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln19 = br i1 %icmp_ln19, void %Col.split, void %for.end27" [../files/matrixmul.cpp:19]   --->   Operation 20 'br' 'br_ln19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i2 %i_1" [../files/matrixmul.cpp:26]   --->   Operation 21 'zext' 'zext_ln26' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %i_1, i2 0" [../files/matrixmul.cpp:26]   --->   Operation 22 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.79ns)   --->   "%sub_ln26 = sub i4 %p_shl, i4 %zext_ln26" [../files/matrixmul.cpp:26]   --->   Operation 23 'sub' 'sub_ln26' <Predicate = (!icmp_ln19)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%speclooptripcount_ln19 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [../files/matrixmul.cpp:19]   --->   Operation 24 'speclooptripcount' 'speclooptripcount_ln19' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [../files/matrixmul.cpp:19]   --->   Operation 25 'specloopname' 'specloopname_ln19' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.42ns)   --->   "%br_ln21 = br void %Product" [../files/matrixmul.cpp:21]   --->   Operation 26 'br' 'br_ln21' <Predicate = (!icmp_ln19)> <Delay = 0.42>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%ret_ln31 = ret" [../files/matrixmul.cpp:31]   --->   Operation 27 'ret' 'ret_ln31' <Predicate = (icmp_ln19)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.02>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%j = phi i2 0, void %Col.split, i2 %add_ln21, void %Product.split" [../files/matrixmul.cpp:21]   --->   Operation 28 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.54ns)   --->   "%icmp_ln21 = icmp_eq  i2 %j, i2 3" [../files/matrixmul.cpp:21]   --->   Operation 29 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 0.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.54ns)   --->   "%add_ln21 = add i2 %j, i2 1" [../files/matrixmul.cpp:21]   --->   Operation 30 'add' 'add_ln21' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %icmp_ln21, void %Product.split, void %for.inc25" [../files/matrixmul.cpp:21]   --->   Operation 31 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i2 %j" [../files/matrixmul.cpp:28]   --->   Operation 32 'zext' 'zext_ln28' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.79ns)   --->   "%add_ln28 = add i4 %sub_ln26, i4 %zext_ln28" [../files/matrixmul.cpp:28]   --->   Operation 33 'add' 'add_ln28' <Predicate = (!icmp_ln21)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [2/2] (1.47ns)   --->   "%call_ln26 = call void @matrixmul_Pipeline_Product, i4 %sub_ln26, i8 %a, i2 %j, i8 %b, i16 %tmp_loc" [../files/matrixmul.cpp:26]   --->   Operation 34 'call' 'call_ln26' <Predicate = (!icmp_ln21)> <Delay = 1.47> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 35 [1/1] (0.42ns)   --->   "%store_ln19 = store i2 %add_ln19, i2 %i" [../files/matrixmul.cpp:19]   --->   Operation 35 'store' 'store_ln19' <Predicate = (icmp_ln21)> <Delay = 0.42>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln19 = br void %Col" [../files/matrixmul.cpp:19]   --->   Operation 36 'br' 'br_ln19' <Predicate = (icmp_ln21)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 37 [1/2] (0.00ns)   --->   "%call_ln26 = call void @matrixmul_Pipeline_Product, i4 %sub_ln26, i8 %a, i2 %j, i8 %b, i16 %tmp_loc" [../files/matrixmul.cpp:26]   --->   Operation 37 'call' 'call_ln26' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.67>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln28_1 = zext i4 %add_ln28" [../files/matrixmul.cpp:28]   --->   Operation 38 'zext' 'zext_ln28_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%res_addr = getelementptr i16 %res, i64 0, i64 %zext_ln28_1" [../files/matrixmul.cpp:28]   --->   Operation 39 'getelementptr' 'res_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%speclooptripcount_ln21 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [../files/matrixmul.cpp:21]   --->   Operation 40 'speclooptripcount' 'speclooptripcount_ln21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln21 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [../files/matrixmul.cpp:21]   --->   Operation 41 'specloopname' 'specloopname_ln21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_loc_load = load i16 %tmp_loc"   --->   Operation 42 'load' 'tmp_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.67ns)   --->   "%store_ln28 = store i16 %tmp_loc_load, i4 %res_addr" [../files/matrixmul.cpp:28]   --->   Operation 43 'store' 'store_ln28' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln21 = br void %Product" [../files/matrixmul.cpp:21]   --->   Operation 44 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation 2 bit ('i', ../files/matrixmul.cpp:19) [4]  (0.000 ns)
	'store' operation 0 bit ('store_ln19', ../files/matrixmul.cpp:19) of constant 0 on local variable 'i', ../files/matrixmul.cpp:19 [13]  (0.427 ns)

 <State 2>: 0.975ns
The critical path consists of the following:
	'load' operation 2 bit ('i', ../files/matrixmul.cpp:19) on local variable 'i', ../files/matrixmul.cpp:19 [16]  (0.000 ns)
	'sub' operation 4 bit ('sub_ln26', ../files/matrixmul.cpp:26) [23]  (0.797 ns)
	blocking operation 0.178 ns on control path)

 <State 3>: 2.022ns
The critical path consists of the following:
	'phi' operation 2 bit ('j', ../files/matrixmul.cpp:21) with incoming values : ('add_ln21', ../files/matrixmul.cpp:21) [28]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln21', ../files/matrixmul.cpp:21) [29]  (0.548 ns)
	'call' operation 0 bit ('call_ln26', ../files/matrixmul.cpp:26) to 'matrixmul_Pipeline_Product' [39]  (1.474 ns)

 <State 4>: 0.000ns
The critical path consists of the following:

 <State 5>: 0.677ns
The critical path consists of the following:
	'getelementptr' operation 4 bit ('res_addr', ../files/matrixmul.cpp:28) [36]  (0.000 ns)
	'store' operation 0 bit ('store_ln28', ../files/matrixmul.cpp:28) of variable 'tmp_loc_load' on array 'res' [41]  (0.677 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
