# Reading pref.tcl
# do Video_Controller_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlib platform
# vmap platform platform
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap platform platform 
# Modifying modelsim.ini
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/platform.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:46:56 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/platform.v 
# -- Compiling module platform
# 
# Top level modules:
# 	platform
# End time: 18:46:56 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_reset_controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:46:57 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_reset_controller.v 
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# End time: 18:46:57 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_reset_synchronizer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:46:57 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_reset_synchronizer.v 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 18:46:57 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:46:57 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1.v 
# -- Compiling module platform_mm_interconnect_1
# 
# Top level modules:
# 	platform_mm_interconnect_1
# End time: 18:46:57 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:46:57 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter.v 
# -- Compiling module platform_mm_interconnect_0_avalon_st_adapter
# 
# Top level modules:
# 	platform_mm_interconnect_0_avalon_st_adapter
# End time: 18:46:57 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_sc_fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:46:57 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_sc_fifo.v 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 18:46:57 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:46:57 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0.v 
# -- Compiling module platform_mm_interconnect_0
# 
# Top level modules:
# 	platform_mm_interconnect_0
# End time: 18:46:57 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter_001.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:46:57 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter_001.v 
# -- Compiling module platform_mm_interconnect_0_avalon_st_adapter_001
# 
# Top level modules:
# 	platform_mm_interconnect_0_avalon_st_adapter_001
# End time: 18:46:57 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_pll_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:46:57 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_pll_1.v 
# -- Compiling module platform_pll_1
# 
# Top level modules:
# 	platform_pll_1
# End time: 18:46:58 on Apr 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_pll_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:46:58 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_pll_0.v 
# -- Compiling module platform_pll_0
# 
# Top level modules:
# 	platform_pll_0
# End time: 18:46:58 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_pio_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:46:58 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_pio_0.v 
# -- Compiling module platform_pio_0
# 
# Top level modules:
# 	platform_pio_0
# End time: 18:46:58 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_new_sdram_controller_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:46:58 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_new_sdram_controller_0.v 
# -- Compiling module platform_new_sdram_controller_0_input_efifo_module
# -- Compiling module platform_new_sdram_controller_0
# 
# Top level modules:
# 	platform_new_sdram_controller_0
# End time: 18:46:58 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_master_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:46:58 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_master_0.v 
# -- Compiling module platform_master_0
# 
# Top level modules:
# 	platform_master_0
# End time: 18:46:58 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_packets_to_master.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:46:58 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_packets_to_master.v 
# -- Compiling module altera_avalon_packets_to_master
# -- Compiling module packets_to_fifo
# -- Compiling module fifo_buffer_single_clock_fifo
# -- Compiling module fifo_buffer_scfifo_with_controls
# -- Compiling module fifo_buffer
# -- Compiling module fifo_to_packet
# -- Compiling module packets_to_master
# 
# Top level modules:
# 	altera_avalon_packets_to_master
# End time: 18:46:58 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_packets_to_bytes.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:46:58 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_packets_to_bytes.v 
# -- Compiling module altera_avalon_st_packets_to_bytes
# 
# Top level modules:
# 	altera_avalon_st_packets_to_bytes
# End time: 18:46:58 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_bytes_to_packets.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:46:58 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_bytes_to_packets.v 
# -- Compiling module altera_avalon_st_bytes_to_packets
# 
# Top level modules:
# 	altera_avalon_st_bytes_to_packets
# End time: 18:46:59 on Apr 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_jtag_interface.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:46:59 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_jtag_interface.v 
# -- Compiling module altera_avalon_st_jtag_interface
# 
# Top level modules:
# 	altera_avalon_st_jtag_interface
# End time: 18:46:59 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_jtag_dc_streaming.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:46:59 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_jtag_dc_streaming.v 
# -- Compiling module altera_jtag_control_signal_crosser
# -- Compiling module altera_jtag_src_crosser
# -- Compiling module altera_jtag_dc_streaming
# 
# Top level modules:
# 	altera_jtag_dc_streaming
# End time: 18:46:59 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_jtag_sld_node.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:46:59 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_jtag_sld_node.v 
# -- Compiling module altera_jtag_sld_node
# 
# Top level modules:
# 	altera_jtag_sld_node
# End time: 18:46:59 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_jtag_streaming.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:46:59 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_jtag_streaming.v 
# -- Compiling module altera_jtag_streaming
# 
# Top level modules:
# 	altera_jtag_streaming
# End time: 18:46:59 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_clock_crosser.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:46:59 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_clock_crosser.v 
# -- Compiling module altera_avalon_st_clock_crosser
# 
# Top level modules:
# 	altera_avalon_st_clock_crosser
# End time: 18:46:59 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_std_synchronizer_nocut.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:46:59 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_std_synchronizer_nocut.v 
# -- Compiling module altera_std_synchronizer_nocut
# 
# Top level modules:
# 	altera_std_synchronizer_nocut
# End time: 18:46:59 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_idle_remover.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:46:59 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_idle_remover.v 
# -- Compiling module altera_avalon_st_idle_remover
# 
# Top level modules:
# 	altera_avalon_st_idle_remover
# End time: 18:46:59 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_idle_inserter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:46:59 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_idle_inserter.v 
# -- Compiling module altera_avalon_st_idle_inserter
# 
# Top level modules:
# 	altera_avalon_st_idle_inserter
# End time: 18:47:00 on Apr 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_fifo_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:47:00 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_fifo_0.v 
# -- Compiling module platform_fifo_0_dual_clock_fifo
# -- Compiling module platform_fifo_0_dcfifo_with_controls
# -- Compiling module platform_fifo_0_map_avalonmm_to_avalonst
# -- Compiling module platform_fifo_0
# 
# Top level modules:
# 	platform_fifo_0
# End time: 18:47:00 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_dma_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:47:00 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_dma_0.v 
# -- Compiling module platform_dma_0_read_data_mux
# -- Compiling module platform_dma_0_byteenables
# -- Compiling module platform_dma_0_fifo_module_fifo_ram_module
# -- Compiling module platform_dma_0_fifo_module
# -- Compiling module platform_dma_0_mem_read
# -- Compiling module platform_dma_0_mem_write
# -- Compiling module platform_dma_0
# 
# Top level modules:
# 	platform_dma_0
# End time: 18:47:00 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/reset.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:47:00 on Apr 29,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/reset.sv 
# -- Compiling module vga_reset
# 
# Top level modules:
# 	vga_reset
# End time: 18:47:00 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/Video_Controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:47:00 on Apr 29,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/Video_Controller.sv 
# -- Compiling module Video_Controller
# 
# Top level modules:
# 	Video_Controller
# End time: 18:47:00 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/vga_pixel_gen.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:47:00 on Apr 29,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/vga_pixel_gen.sv 
# -- Compiling module vga_pixel_gen
# 
# Top level modules:
# 	vga_pixel_gen
# End time: 18:47:00 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/vga_clock.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:47:00 on Apr 29,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/vga_clock.sv 
# -- Compiling module vga_clock
# 
# Top level modules:
# 	vga_clock
# End time: 18:47:00 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:47:00 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 
# -- Compiling module platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# 
# Top level modules:
# 	platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# End time: 18:47:00 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1_rsp_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:47:01 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1_rsp_mux.sv 
# -- Compiling module platform_mm_interconnect_1_rsp_mux
# 
# Top level modules:
# 	platform_mm_interconnect_1_rsp_mux
# End time: 18:47:01 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_arbitrator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:47:01 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_arbitrator.sv 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 18:47:01 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1_cmd_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:47:01 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1_cmd_mux.sv 
# -- Compiling module platform_mm_interconnect_1_cmd_mux
# 
# Top level modules:
# 	platform_mm_interconnect_1_cmd_mux
# End time: 18:47:01 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1_cmd_demux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:47:01 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1_cmd_demux.sv 
# -- Compiling module platform_mm_interconnect_1_cmd_demux
# 
# Top level modules:
# 	platform_mm_interconnect_1_cmd_demux
# End time: 18:47:01 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_burst_adapter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:47:01 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_burst_adapter.sv 
# -- Compiling module altera_merlin_burst_adapter
# 
# Top level modules:
# 	altera_merlin_burst_adapter
# End time: 18:47:01 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:47:01 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 
# -- Compiling module altera_merlin_burst_adapter_burstwrap_increment
# -- Compiling module altera_merlin_burst_adapter_adder
# -- Compiling module altera_merlin_burst_adapter_subtractor
# -- Compiling module altera_merlin_burst_adapter_min
# -- Compiling module altera_merlin_burst_adapter_13_1
# 
# Top level modules:
# 	altera_merlin_burst_adapter_13_1
# End time: 18:47:01 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_address_alignment.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:47:01 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_address_alignment.sv 
# -- Compiling module altera_merlin_address_alignment
# 
# Top level modules:
# 	altera_merlin_address_alignment
# End time: 18:47:01 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_pipeline_base.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:47:01 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_pipeline_base.v 
# -- Compiling module altera_avalon_st_pipeline_base
# 
# Top level modules:
# 	altera_avalon_st_pipeline_base
# End time: 18:47:02 on Apr 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1_router_001.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:47:02 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1_router_001.sv 
# -- Compiling module platform_mm_interconnect_1_router_001_default_decode
# -- Compiling module platform_mm_interconnect_1_router_001
# 
# Top level modules:
# 	platform_mm_interconnect_1_router_001
# End time: 18:47:02 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1_router.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:47:02 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1_router.sv 
# -- Compiling module platform_mm_interconnect_1_router_default_decode
# -- Compiling module platform_mm_interconnect_1_router
# 
# Top level modules:
# 	platform_mm_interconnect_1_router
# End time: 18:47:02 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_slave_agent.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:47:02 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_slave_agent.sv 
# -- Compiling module altera_merlin_slave_agent
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_slave_agent.sv(618): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_slave_agent.sv(488): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_slave_agent.sv(489): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_slave_agent.sv(490): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_slave_agent.sv(491): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_slave_agent.sv(34): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	altera_merlin_slave_agent
# End time: 18:47:02 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_burst_uncompressor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:47:02 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_burst_uncompressor.sv 
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# End time: 18:47:02 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_master_agent.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:47:02 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_master_agent.sv 
# -- Compiling module altera_merlin_master_agent
# 
# Top level modules:
# 	altera_merlin_master_agent
# End time: 18:47:02 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_slave_translator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:47:02 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_slave_translator.sv 
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# End time: 18:47:03 on Apr 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_master_translator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:47:03 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_master_translator.sv 
# -- Compiling module altera_merlin_master_translator
# 
# Top level modules:
# 	altera_merlin_master_translator
# End time: 18:47:03 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:47:03 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 
# -- Compiling module platform_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
# 
# Top level modules:
# 	platform_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
# End time: 18:47:03 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_width_adapter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:47:03 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_width_adapter.sv 
# -- Compiling module altera_merlin_width_adapter
# 
# Top level modules:
# 	altera_merlin_width_adapter
# End time: 18:47:03 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_mux_001.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:47:03 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_mux_001.sv 
# -- Compiling module platform_mm_interconnect_0_rsp_mux_001
# 
# Top level modules:
# 	platform_mm_interconnect_0_rsp_mux_001
# End time: 18:47:03 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:47:03 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_mux.sv 
# -- Compiling module platform_mm_interconnect_0_rsp_mux
# 
# Top level modules:
# 	platform_mm_interconnect_0_rsp_mux
# End time: 18:47:03 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_demux_002.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:47:03 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_demux_002.sv 
# -- Compiling module platform_mm_interconnect_0_rsp_demux_002
# 
# Top level modules:
# 	platform_mm_interconnect_0_rsp_demux_002
# End time: 18:47:03 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_demux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:47:03 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_demux.sv 
# -- Compiling module platform_mm_interconnect_0_rsp_demux
# 
# Top level modules:
# 	platform_mm_interconnect_0_rsp_demux
# End time: 18:47:04 on Apr 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_mux_002.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:47:04 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_mux_002.sv 
# -- Compiling module platform_mm_interconnect_0_cmd_mux_002
# 
# Top level modules:
# 	platform_mm_interconnect_0_cmd_mux_002
# End time: 18:47:04 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:47:04 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_mux.sv 
# -- Compiling module platform_mm_interconnect_0_cmd_mux
# 
# Top level modules:
# 	platform_mm_interconnect_0_cmd_mux
# End time: 18:47:04 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_demux_001.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:47:04 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_demux_001.sv 
# -- Compiling module platform_mm_interconnect_0_cmd_demux_001
# 
# Top level modules:
# 	platform_mm_interconnect_0_cmd_demux_001
# End time: 18:47:04 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_demux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:47:04 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_demux.sv 
# -- Compiling module platform_mm_interconnect_0_cmd_demux
# 
# Top level modules:
# 	platform_mm_interconnect_0_cmd_demux
# End time: 18:47:04 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:47:04 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv 
# -- Compiling module altera_merlin_traffic_limiter
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(531): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(602): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(603): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(604): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(605): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(606): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(607): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(612): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(614): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(617): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(618): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(644): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(646): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(647): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(648): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(649): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(650): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(655): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(657): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(660): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(661): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# 
# Top level modules:
# 	altera_merlin_traffic_limiter
# End time: 18:47:04 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 21
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router_004.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:47:04 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router_004.sv 
# -- Compiling module platform_mm_interconnect_0_router_004_default_decode
# -- Compiling module platform_mm_interconnect_0_router_004
# 
# Top level modules:
# 	platform_mm_interconnect_0_router_004
# End time: 18:47:05 on Apr 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router_003.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:47:05 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router_003.sv 
# -- Compiling module platform_mm_interconnect_0_router_003_default_decode
# -- Compiling module platform_mm_interconnect_0_router_003
# 
# Top level modules:
# 	platform_mm_interconnect_0_router_003
# End time: 18:47:05 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router_002.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:47:05 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router_002.sv 
# -- Compiling module platform_mm_interconnect_0_router_002_default_decode
# -- Compiling module platform_mm_interconnect_0_router_002
# 
# Top level modules:
# 	platform_mm_interconnect_0_router_002
# End time: 18:47:05 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router_001.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:47:05 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router_001.sv 
# -- Compiling module platform_mm_interconnect_0_router_001_default_decode
# -- Compiling module platform_mm_interconnect_0_router_001
# 
# Top level modules:
# 	platform_mm_interconnect_0_router_001
# End time: 18:47:05 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:47:05 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router.sv 
# -- Compiling module platform_mm_interconnect_0_router_default_decode
# -- Compiling module platform_mm_interconnect_0_router
# 
# Top level modules:
# 	platform_mm_interconnect_0_router
# End time: 18:47:05 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_master_0_p2b_adapter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:47:05 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_master_0_p2b_adapter.sv 
# -- Compiling module platform_master_0_p2b_adapter
# 
# Top level modules:
# 	platform_master_0_p2b_adapter
# End time: 18:47:05 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_master_0_b2p_adapter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:47:05 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_master_0_b2p_adapter.sv 
# -- Compiling module platform_master_0_b2p_adapter
# 
# Top level modules:
# 	platform_master_0_b2p_adapter
# End time: 18:47:05 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_master_0_timing_adt.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:47:05 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_master_0_timing_adt.sv 
# -- Compiling module platform_master_0_timing_adt
# 
# Top level modules:
# 	platform_master_0_timing_adt
# End time: 18:47:06 on Apr 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:47:06 on Apr 29,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/tb.sv 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 18:47:06 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L platform -voptargs="+acc"  tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L platform -voptargs=""+acc"" tb 
# Start time: 18:47:06 on Apr 29,2021
# Loading sv_std.std
# Loading work.tb
# ** Error: (vsim-3033) Instantiation of 'vga_controller' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /tb File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/tb.sv Line: 18
#         Searched libraries:
#             C:/intelFPGA/20.1/modelsim_ase/altera/verilog/altera
#             C:/intelFPGA/20.1/modelsim_ase/altera/verilog/220model
#             C:/intelFPGA/20.1/modelsim_ase/altera/verilog/sgate
#             C:/intelFPGA/20.1/modelsim_ase/altera/verilog/altera_mf
#             C:/intelFPGA/20.1/modelsim_ase/altera/verilog/altera_lnsim
#             C:/intelFPGA/20.1/modelsim_ase/altera/verilog/cyclonev
#             C:/intelFPGA/20.1/modelsim_ase/altera/verilog/cyclonev_hssi
#             C:/intelFPGA/20.1/modelsim_ase/altera/verilog/cyclonev_pcie_hip
#             C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/simulation/modelsim/rtl_work
#             C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/simulation/modelsim/rtl_work
#             C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/simulation/modelsim/platform
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./Video_Controller_run_msim_rtl_verilog.do PAUSED at line 78
do Video_Controller_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlib platform
# ** Warning: (vlib-34) Library already exists at "platform".
# vmap platform platform
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap platform platform 
# Modifying modelsim.ini
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/platform.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:23 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/platform.v 
# -- Compiling module platform
# 
# Top level modules:
# 	platform
# End time: 18:48:23 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_reset_controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:23 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_reset_controller.v 
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# End time: 18:48:23 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_reset_synchronizer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:23 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_reset_synchronizer.v 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 18:48:24 on Apr 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:24 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1.v 
# -- Compiling module platform_mm_interconnect_1
# 
# Top level modules:
# 	platform_mm_interconnect_1
# End time: 18:48:24 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:24 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter.v 
# -- Compiling module platform_mm_interconnect_0_avalon_st_adapter
# 
# Top level modules:
# 	platform_mm_interconnect_0_avalon_st_adapter
# End time: 18:48:24 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_sc_fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:24 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_sc_fifo.v 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 18:48:24 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:24 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0.v 
# -- Compiling module platform_mm_interconnect_0
# 
# Top level modules:
# 	platform_mm_interconnect_0
# End time: 18:48:24 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter_001.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:24 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter_001.v 
# -- Compiling module platform_mm_interconnect_0_avalon_st_adapter_001
# 
# Top level modules:
# 	platform_mm_interconnect_0_avalon_st_adapter_001
# End time: 18:48:24 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_pll_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:24 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_pll_1.v 
# -- Compiling module platform_pll_1
# 
# Top level modules:
# 	platform_pll_1
# End time: 18:48:24 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_pll_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:24 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_pll_0.v 
# -- Compiling module platform_pll_0
# 
# Top level modules:
# 	platform_pll_0
# End time: 18:48:25 on Apr 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_pio_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:25 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_pio_0.v 
# -- Compiling module platform_pio_0
# 
# Top level modules:
# 	platform_pio_0
# End time: 18:48:25 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_new_sdram_controller_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:25 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_new_sdram_controller_0.v 
# -- Compiling module platform_new_sdram_controller_0_input_efifo_module
# -- Compiling module platform_new_sdram_controller_0
# 
# Top level modules:
# 	platform_new_sdram_controller_0
# End time: 18:48:25 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_master_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:25 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_master_0.v 
# -- Compiling module platform_master_0
# 
# Top level modules:
# 	platform_master_0
# End time: 18:48:25 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_packets_to_master.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:25 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_packets_to_master.v 
# -- Compiling module altera_avalon_packets_to_master
# -- Compiling module packets_to_fifo
# -- Compiling module fifo_buffer_single_clock_fifo
# -- Compiling module fifo_buffer_scfifo_with_controls
# -- Compiling module fifo_buffer
# -- Compiling module fifo_to_packet
# -- Compiling module packets_to_master
# 
# Top level modules:
# 	altera_avalon_packets_to_master
# End time: 18:48:25 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_packets_to_bytes.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:25 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_packets_to_bytes.v 
# -- Compiling module altera_avalon_st_packets_to_bytes
# 
# Top level modules:
# 	altera_avalon_st_packets_to_bytes
# End time: 18:48:25 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_bytes_to_packets.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:25 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_bytes_to_packets.v 
# -- Compiling module altera_avalon_st_bytes_to_packets
# 
# Top level modules:
# 	altera_avalon_st_bytes_to_packets
# End time: 18:48:25 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_jtag_interface.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:25 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_jtag_interface.v 
# -- Compiling module altera_avalon_st_jtag_interface
# 
# Top level modules:
# 	altera_avalon_st_jtag_interface
# End time: 18:48:25 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_jtag_dc_streaming.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:25 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_jtag_dc_streaming.v 
# -- Compiling module altera_jtag_control_signal_crosser
# -- Compiling module altera_jtag_src_crosser
# -- Compiling module altera_jtag_dc_streaming
# 
# Top level modules:
# 	altera_jtag_dc_streaming
# End time: 18:48:26 on Apr 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_jtag_sld_node.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:26 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_jtag_sld_node.v 
# -- Compiling module altera_jtag_sld_node
# 
# Top level modules:
# 	altera_jtag_sld_node
# End time: 18:48:26 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_jtag_streaming.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:26 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_jtag_streaming.v 
# -- Compiling module altera_jtag_streaming
# 
# Top level modules:
# 	altera_jtag_streaming
# End time: 18:48:26 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_clock_crosser.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:26 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_clock_crosser.v 
# -- Compiling module altera_avalon_st_clock_crosser
# 
# Top level modules:
# 	altera_avalon_st_clock_crosser
# End time: 18:48:26 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_std_synchronizer_nocut.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:26 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_std_synchronizer_nocut.v 
# -- Compiling module altera_std_synchronizer_nocut
# 
# Top level modules:
# 	altera_std_synchronizer_nocut
# End time: 18:48:26 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_idle_remover.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:26 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_idle_remover.v 
# -- Compiling module altera_avalon_st_idle_remover
# 
# Top level modules:
# 	altera_avalon_st_idle_remover
# End time: 18:48:26 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_idle_inserter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:26 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_idle_inserter.v 
# -- Compiling module altera_avalon_st_idle_inserter
# 
# Top level modules:
# 	altera_avalon_st_idle_inserter
# End time: 18:48:26 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_fifo_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:26 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_fifo_0.v 
# -- Compiling module platform_fifo_0_dual_clock_fifo
# -- Compiling module platform_fifo_0_dcfifo_with_controls
# -- Compiling module platform_fifo_0_map_avalonmm_to_avalonst
# -- Compiling module platform_fifo_0
# 
# Top level modules:
# 	platform_fifo_0
# End time: 18:48:27 on Apr 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_dma_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:27 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_dma_0.v 
# -- Compiling module platform_dma_0_read_data_mux
# -- Compiling module platform_dma_0_byteenables
# -- Compiling module platform_dma_0_fifo_module_fifo_ram_module
# -- Compiling module platform_dma_0_fifo_module
# -- Compiling module platform_dma_0_mem_read
# -- Compiling module platform_dma_0_mem_write
# -- Compiling module platform_dma_0
# 
# Top level modules:
# 	platform_dma_0
# End time: 18:48:27 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/reset.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:27 on Apr 29,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/reset.sv 
# -- Compiling module vga_reset
# 
# Top level modules:
# 	vga_reset
# End time: 18:48:27 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/Video_Controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:27 on Apr 29,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/Video_Controller.sv 
# -- Compiling module Video_Controller
# 
# Top level modules:
# 	Video_Controller
# End time: 18:48:27 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/vga_pixel_gen.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:27 on Apr 29,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/vga_pixel_gen.sv 
# -- Compiling module vga_pixel_gen
# 
# Top level modules:
# 	vga_pixel_gen
# End time: 18:48:27 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/vga_clock.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:27 on Apr 29,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/vga_clock.sv 
# -- Compiling module vga_clock
# 
# Top level modules:
# 	vga_clock
# End time: 18:48:27 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:27 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 
# -- Compiling module platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# 
# Top level modules:
# 	platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# End time: 18:48:27 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1_rsp_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:27 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1_rsp_mux.sv 
# -- Compiling module platform_mm_interconnect_1_rsp_mux
# 
# Top level modules:
# 	platform_mm_interconnect_1_rsp_mux
# End time: 18:48:27 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_arbitrator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:28 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_arbitrator.sv 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 18:48:28 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1_cmd_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:28 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1_cmd_mux.sv 
# -- Compiling module platform_mm_interconnect_1_cmd_mux
# 
# Top level modules:
# 	platform_mm_interconnect_1_cmd_mux
# End time: 18:48:28 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1_cmd_demux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:28 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1_cmd_demux.sv 
# -- Compiling module platform_mm_interconnect_1_cmd_demux
# 
# Top level modules:
# 	platform_mm_interconnect_1_cmd_demux
# End time: 18:48:28 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_burst_adapter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:28 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_burst_adapter.sv 
# -- Compiling module altera_merlin_burst_adapter
# 
# Top level modules:
# 	altera_merlin_burst_adapter
# End time: 18:48:28 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:28 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 
# -- Compiling module altera_merlin_burst_adapter_burstwrap_increment
# -- Compiling module altera_merlin_burst_adapter_adder
# -- Compiling module altera_merlin_burst_adapter_subtractor
# -- Compiling module altera_merlin_burst_adapter_min
# -- Compiling module altera_merlin_burst_adapter_13_1
# 
# Top level modules:
# 	altera_merlin_burst_adapter_13_1
# End time: 18:48:28 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_address_alignment.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:28 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_address_alignment.sv 
# -- Compiling module altera_merlin_address_alignment
# 
# Top level modules:
# 	altera_merlin_address_alignment
# End time: 18:48:28 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_pipeline_base.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:28 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_pipeline_base.v 
# -- Compiling module altera_avalon_st_pipeline_base
# 
# Top level modules:
# 	altera_avalon_st_pipeline_base
# End time: 18:48:28 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1_router_001.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:28 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1_router_001.sv 
# -- Compiling module platform_mm_interconnect_1_router_001_default_decode
# -- Compiling module platform_mm_interconnect_1_router_001
# 
# Top level modules:
# 	platform_mm_interconnect_1_router_001
# End time: 18:48:29 on Apr 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1_router.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:29 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1_router.sv 
# -- Compiling module platform_mm_interconnect_1_router_default_decode
# -- Compiling module platform_mm_interconnect_1_router
# 
# Top level modules:
# 	platform_mm_interconnect_1_router
# End time: 18:48:29 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_slave_agent.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:29 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_slave_agent.sv 
# -- Compiling module altera_merlin_slave_agent
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_slave_agent.sv(618): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_slave_agent.sv(488): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_slave_agent.sv(489): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_slave_agent.sv(490): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_slave_agent.sv(491): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_slave_agent.sv(34): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	altera_merlin_slave_agent
# End time: 18:48:29 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_burst_uncompressor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:29 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_burst_uncompressor.sv 
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# End time: 18:48:29 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_master_agent.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:29 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_master_agent.sv 
# -- Compiling module altera_merlin_master_agent
# 
# Top level modules:
# 	altera_merlin_master_agent
# End time: 18:48:29 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_slave_translator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:29 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_slave_translator.sv 
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# End time: 18:48:29 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_master_translator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:29 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_master_translator.sv 
# -- Compiling module altera_merlin_master_translator
# 
# Top level modules:
# 	altera_merlin_master_translator
# End time: 18:48:30 on Apr 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:30 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 
# -- Compiling module platform_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
# 
# Top level modules:
# 	platform_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
# End time: 18:48:30 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_width_adapter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:30 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_width_adapter.sv 
# -- Compiling module altera_merlin_width_adapter
# 
# Top level modules:
# 	altera_merlin_width_adapter
# End time: 18:48:30 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_mux_001.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:30 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_mux_001.sv 
# -- Compiling module platform_mm_interconnect_0_rsp_mux_001
# 
# Top level modules:
# 	platform_mm_interconnect_0_rsp_mux_001
# End time: 18:48:30 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:30 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_mux.sv 
# -- Compiling module platform_mm_interconnect_0_rsp_mux
# 
# Top level modules:
# 	platform_mm_interconnect_0_rsp_mux
# End time: 18:48:30 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_demux_002.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:30 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_demux_002.sv 
# -- Compiling module platform_mm_interconnect_0_rsp_demux_002
# 
# Top level modules:
# 	platform_mm_interconnect_0_rsp_demux_002
# End time: 18:48:30 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_demux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:30 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_demux.sv 
# -- Compiling module platform_mm_interconnect_0_rsp_demux
# 
# Top level modules:
# 	platform_mm_interconnect_0_rsp_demux
# End time: 18:48:30 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_mux_002.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:30 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_mux_002.sv 
# -- Compiling module platform_mm_interconnect_0_cmd_mux_002
# 
# Top level modules:
# 	platform_mm_interconnect_0_cmd_mux_002
# End time: 18:48:31 on Apr 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:31 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_mux.sv 
# -- Compiling module platform_mm_interconnect_0_cmd_mux
# 
# Top level modules:
# 	platform_mm_interconnect_0_cmd_mux
# End time: 18:48:31 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_demux_001.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:31 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_demux_001.sv 
# -- Compiling module platform_mm_interconnect_0_cmd_demux_001
# 
# Top level modules:
# 	platform_mm_interconnect_0_cmd_demux_001
# End time: 18:48:31 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_demux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:31 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_demux.sv 
# -- Compiling module platform_mm_interconnect_0_cmd_demux
# 
# Top level modules:
# 	platform_mm_interconnect_0_cmd_demux
# End time: 18:48:31 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:31 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv 
# -- Compiling module altera_merlin_traffic_limiter
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(531): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(602): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(603): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(604): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(605): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(606): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(607): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(612): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(614): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(617): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(618): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(644): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(646): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(647): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(648): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(649): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(650): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(655): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(657): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(660): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(661): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# 
# Top level modules:
# 	altera_merlin_traffic_limiter
# End time: 18:48:31 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 21
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router_004.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:31 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router_004.sv 
# -- Compiling module platform_mm_interconnect_0_router_004_default_decode
# -- Compiling module platform_mm_interconnect_0_router_004
# 
# Top level modules:
# 	platform_mm_interconnect_0_router_004
# End time: 18:48:31 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router_003.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:31 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router_003.sv 
# -- Compiling module platform_mm_interconnect_0_router_003_default_decode
# -- Compiling module platform_mm_interconnect_0_router_003
# 
# Top level modules:
# 	platform_mm_interconnect_0_router_003
# End time: 18:48:31 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router_002.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:32 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router_002.sv 
# -- Compiling module platform_mm_interconnect_0_router_002_default_decode
# -- Compiling module platform_mm_interconnect_0_router_002
# 
# Top level modules:
# 	platform_mm_interconnect_0_router_002
# End time: 18:48:32 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router_001.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:32 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router_001.sv 
# -- Compiling module platform_mm_interconnect_0_router_001_default_decode
# -- Compiling module platform_mm_interconnect_0_router_001
# 
# Top level modules:
# 	platform_mm_interconnect_0_router_001
# End time: 18:48:32 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:32 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router.sv 
# -- Compiling module platform_mm_interconnect_0_router_default_decode
# -- Compiling module platform_mm_interconnect_0_router
# 
# Top level modules:
# 	platform_mm_interconnect_0_router
# End time: 18:48:32 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_master_0_p2b_adapter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:32 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_master_0_p2b_adapter.sv 
# -- Compiling module platform_master_0_p2b_adapter
# 
# Top level modules:
# 	platform_master_0_p2b_adapter
# End time: 18:48:32 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_master_0_b2p_adapter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:32 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_master_0_b2p_adapter.sv 
# -- Compiling module platform_master_0_b2p_adapter
# 
# Top level modules:
# 	platform_master_0_b2p_adapter
# End time: 18:48:32 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_master_0_timing_adt.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:32 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_master_0_timing_adt.sv 
# -- Compiling module platform_master_0_timing_adt
# 
# Top level modules:
# 	platform_master_0_timing_adt
# End time: 18:48:32 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:32 on Apr 29,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/tb.sv 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 18:48:32 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L platform -voptargs="+acc"  tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L platform -voptargs=""+acc"" tb 
# Start time: 18:47:06 on Apr 29,2021
# Loading sv_std.std
# Loading work.tb
# ** Error: (vsim-3033) Instantiation of 'vga_controller' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /tb File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/tb.sv Line: 18
#         Searched libraries:
#             C:/intelFPGA/20.1/modelsim_ase/altera/verilog/altera
#             C:/intelFPGA/20.1/modelsim_ase/altera/verilog/220model
#             C:/intelFPGA/20.1/modelsim_ase/altera/verilog/sgate
#             C:/intelFPGA/20.1/modelsim_ase/altera/verilog/altera_mf
#             C:/intelFPGA/20.1/modelsim_ase/altera/verilog/altera_lnsim
#             C:/intelFPGA/20.1/modelsim_ase/altera/verilog/cyclonev
#             C:/intelFPGA/20.1/modelsim_ase/altera/verilog/cyclonev_hssi
#             C:/intelFPGA/20.1/modelsim_ase/altera/verilog/cyclonev_pcie_hip
#             C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/simulation/modelsim/rtl_work
#             C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/simulation/modelsim/rtl_work
#             C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/simulation/modelsim/platform
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./Video_Controller_run_msim_rtl_verilog.do PAUSED at line 78
do Video_Controller_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlib platform
# ** Warning: (vlib-34) Library already exists at "platform".
# vmap platform platform
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap platform platform 
# Modifying modelsim.ini
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/platform.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:52 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/platform.v 
# -- Compiling module platform
# 
# Top level modules:
# 	platform
# End time: 18:48:52 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_reset_controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:52 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_reset_controller.v 
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# End time: 18:48:52 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_reset_synchronizer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:52 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_reset_synchronizer.v 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 18:48:52 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:52 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1.v 
# -- Compiling module platform_mm_interconnect_1
# 
# Top level modules:
# 	platform_mm_interconnect_1
# End time: 18:48:53 on Apr 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:53 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter.v 
# -- Compiling module platform_mm_interconnect_0_avalon_st_adapter
# 
# Top level modules:
# 	platform_mm_interconnect_0_avalon_st_adapter
# End time: 18:48:53 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_sc_fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:53 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_sc_fifo.v 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 18:48:53 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:53 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0.v 
# -- Compiling module platform_mm_interconnect_0
# 
# Top level modules:
# 	platform_mm_interconnect_0
# End time: 18:48:53 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter_001.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:53 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter_001.v 
# -- Compiling module platform_mm_interconnect_0_avalon_st_adapter_001
# 
# Top level modules:
# 	platform_mm_interconnect_0_avalon_st_adapter_001
# End time: 18:48:53 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_pll_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:53 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_pll_1.v 
# -- Compiling module platform_pll_1
# 
# Top level modules:
# 	platform_pll_1
# End time: 18:48:53 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_pll_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:53 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_pll_0.v 
# -- Compiling module platform_pll_0
# 
# Top level modules:
# 	platform_pll_0
# End time: 18:48:53 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_pio_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:53 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_pio_0.v 
# -- Compiling module platform_pio_0
# 
# Top level modules:
# 	platform_pio_0
# End time: 18:48:54 on Apr 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_new_sdram_controller_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:54 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_new_sdram_controller_0.v 
# -- Compiling module platform_new_sdram_controller_0_input_efifo_module
# -- Compiling module platform_new_sdram_controller_0
# 
# Top level modules:
# 	platform_new_sdram_controller_0
# End time: 18:48:54 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_master_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:54 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_master_0.v 
# -- Compiling module platform_master_0
# 
# Top level modules:
# 	platform_master_0
# End time: 18:48:54 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_packets_to_master.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:54 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_packets_to_master.v 
# -- Compiling module altera_avalon_packets_to_master
# -- Compiling module packets_to_fifo
# -- Compiling module fifo_buffer_single_clock_fifo
# -- Compiling module fifo_buffer_scfifo_with_controls
# -- Compiling module fifo_buffer
# -- Compiling module fifo_to_packet
# -- Compiling module packets_to_master
# 
# Top level modules:
# 	altera_avalon_packets_to_master
# End time: 18:48:54 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_packets_to_bytes.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:54 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_packets_to_bytes.v 
# -- Compiling module altera_avalon_st_packets_to_bytes
# 
# Top level modules:
# 	altera_avalon_st_packets_to_bytes
# End time: 18:48:54 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_bytes_to_packets.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:54 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_bytes_to_packets.v 
# -- Compiling module altera_avalon_st_bytes_to_packets
# 
# Top level modules:
# 	altera_avalon_st_bytes_to_packets
# End time: 18:48:54 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_jtag_interface.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:54 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_jtag_interface.v 
# -- Compiling module altera_avalon_st_jtag_interface
# 
# Top level modules:
# 	altera_avalon_st_jtag_interface
# End time: 18:48:54 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_jtag_dc_streaming.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:54 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_jtag_dc_streaming.v 
# -- Compiling module altera_jtag_control_signal_crosser
# -- Compiling module altera_jtag_src_crosser
# -- Compiling module altera_jtag_dc_streaming
# 
# Top level modules:
# 	altera_jtag_dc_streaming
# End time: 18:48:55 on Apr 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_jtag_sld_node.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:55 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_jtag_sld_node.v 
# -- Compiling module altera_jtag_sld_node
# 
# Top level modules:
# 	altera_jtag_sld_node
# End time: 18:48:55 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_jtag_streaming.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:55 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_jtag_streaming.v 
# -- Compiling module altera_jtag_streaming
# 
# Top level modules:
# 	altera_jtag_streaming
# End time: 18:48:55 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_clock_crosser.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:55 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_clock_crosser.v 
# -- Compiling module altera_avalon_st_clock_crosser
# 
# Top level modules:
# 	altera_avalon_st_clock_crosser
# End time: 18:48:55 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_std_synchronizer_nocut.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:55 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_std_synchronizer_nocut.v 
# -- Compiling module altera_std_synchronizer_nocut
# 
# Top level modules:
# 	altera_std_synchronizer_nocut
# End time: 18:48:55 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_idle_remover.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:55 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_idle_remover.v 
# -- Compiling module altera_avalon_st_idle_remover
# 
# Top level modules:
# 	altera_avalon_st_idle_remover
# End time: 18:48:55 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_idle_inserter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:55 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_idle_inserter.v 
# -- Compiling module altera_avalon_st_idle_inserter
# 
# Top level modules:
# 	altera_avalon_st_idle_inserter
# End time: 18:48:55 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_fifo_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:55 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_fifo_0.v 
# -- Compiling module platform_fifo_0_dual_clock_fifo
# -- Compiling module platform_fifo_0_dcfifo_with_controls
# -- Compiling module platform_fifo_0_map_avalonmm_to_avalonst
# -- Compiling module platform_fifo_0
# 
# Top level modules:
# 	platform_fifo_0
# End time: 18:48:56 on Apr 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_dma_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:56 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_dma_0.v 
# -- Compiling module platform_dma_0_read_data_mux
# -- Compiling module platform_dma_0_byteenables
# -- Compiling module platform_dma_0_fifo_module_fifo_ram_module
# -- Compiling module platform_dma_0_fifo_module
# -- Compiling module platform_dma_0_mem_read
# -- Compiling module platform_dma_0_mem_write
# -- Compiling module platform_dma_0
# 
# Top level modules:
# 	platform_dma_0
# End time: 18:48:56 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/reset.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:56 on Apr 29,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/reset.sv 
# -- Compiling module vga_reset
# 
# Top level modules:
# 	vga_reset
# End time: 18:48:56 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/Video_Controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:56 on Apr 29,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/Video_Controller.sv 
# -- Compiling module Video_Controller
# 
# Top level modules:
# 	Video_Controller
# End time: 18:48:56 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/vga_pixel_gen.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:56 on Apr 29,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/vga_pixel_gen.sv 
# -- Compiling module vga_pixel_gen
# 
# Top level modules:
# 	vga_pixel_gen
# End time: 18:48:56 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/vga_clock.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:56 on Apr 29,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/vga_clock.sv 
# -- Compiling module vga_clock
# 
# Top level modules:
# 	vga_clock
# End time: 18:48:56 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:56 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 
# -- Compiling module platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# 
# Top level modules:
# 	platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# End time: 18:48:56 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1_rsp_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:56 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1_rsp_mux.sv 
# -- Compiling module platform_mm_interconnect_1_rsp_mux
# 
# Top level modules:
# 	platform_mm_interconnect_1_rsp_mux
# End time: 18:48:57 on Apr 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_arbitrator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:57 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_arbitrator.sv 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 18:48:57 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1_cmd_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:57 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1_cmd_mux.sv 
# -- Compiling module platform_mm_interconnect_1_cmd_mux
# 
# Top level modules:
# 	platform_mm_interconnect_1_cmd_mux
# End time: 18:48:57 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1_cmd_demux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:57 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1_cmd_demux.sv 
# -- Compiling module platform_mm_interconnect_1_cmd_demux
# 
# Top level modules:
# 	platform_mm_interconnect_1_cmd_demux
# End time: 18:48:57 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_burst_adapter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:57 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_burst_adapter.sv 
# -- Compiling module altera_merlin_burst_adapter
# 
# Top level modules:
# 	altera_merlin_burst_adapter
# End time: 18:48:57 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:57 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 
# -- Compiling module altera_merlin_burst_adapter_burstwrap_increment
# -- Compiling module altera_merlin_burst_adapter_adder
# -- Compiling module altera_merlin_burst_adapter_subtractor
# -- Compiling module altera_merlin_burst_adapter_min
# -- Compiling module altera_merlin_burst_adapter_13_1
# 
# Top level modules:
# 	altera_merlin_burst_adapter_13_1
# End time: 18:48:57 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_address_alignment.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:57 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_address_alignment.sv 
# -- Compiling module altera_merlin_address_alignment
# 
# Top level modules:
# 	altera_merlin_address_alignment
# End time: 18:48:57 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_pipeline_base.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:57 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_pipeline_base.v 
# -- Compiling module altera_avalon_st_pipeline_base
# 
# Top level modules:
# 	altera_avalon_st_pipeline_base
# End time: 18:48:58 on Apr 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1_router_001.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:58 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1_router_001.sv 
# -- Compiling module platform_mm_interconnect_1_router_001_default_decode
# -- Compiling module platform_mm_interconnect_1_router_001
# 
# Top level modules:
# 	platform_mm_interconnect_1_router_001
# End time: 18:48:58 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1_router.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:58 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1_router.sv 
# -- Compiling module platform_mm_interconnect_1_router_default_decode
# -- Compiling module platform_mm_interconnect_1_router
# 
# Top level modules:
# 	platform_mm_interconnect_1_router
# End time: 18:48:58 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_slave_agent.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:58 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_slave_agent.sv 
# -- Compiling module altera_merlin_slave_agent
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_slave_agent.sv(618): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_slave_agent.sv(488): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_slave_agent.sv(489): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_slave_agent.sv(490): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_slave_agent.sv(491): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_slave_agent.sv(34): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	altera_merlin_slave_agent
# End time: 18:48:58 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_burst_uncompressor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:58 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_burst_uncompressor.sv 
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# End time: 18:48:58 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_master_agent.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:58 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_master_agent.sv 
# -- Compiling module altera_merlin_master_agent
# 
# Top level modules:
# 	altera_merlin_master_agent
# End time: 18:48:58 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_slave_translator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:58 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_slave_translator.sv 
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# End time: 18:48:58 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_master_translator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:59 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_master_translator.sv 
# -- Compiling module altera_merlin_master_translator
# 
# Top level modules:
# 	altera_merlin_master_translator
# End time: 18:48:59 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:59 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 
# -- Compiling module platform_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
# 
# Top level modules:
# 	platform_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
# End time: 18:48:59 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_width_adapter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:59 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_width_adapter.sv 
# -- Compiling module altera_merlin_width_adapter
# 
# Top level modules:
# 	altera_merlin_width_adapter
# End time: 18:48:59 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_mux_001.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:59 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_mux_001.sv 
# -- Compiling module platform_mm_interconnect_0_rsp_mux_001
# 
# Top level modules:
# 	platform_mm_interconnect_0_rsp_mux_001
# End time: 18:48:59 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:59 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_mux.sv 
# -- Compiling module platform_mm_interconnect_0_rsp_mux
# 
# Top level modules:
# 	platform_mm_interconnect_0_rsp_mux
# End time: 18:48:59 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_demux_002.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:59 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_demux_002.sv 
# -- Compiling module platform_mm_interconnect_0_rsp_demux_002
# 
# Top level modules:
# 	platform_mm_interconnect_0_rsp_demux_002
# End time: 18:48:59 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_demux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:59 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_demux.sv 
# -- Compiling module platform_mm_interconnect_0_rsp_demux
# 
# Top level modules:
# 	platform_mm_interconnect_0_rsp_demux
# End time: 18:49:00 on Apr 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_mux_002.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:49:00 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_mux_002.sv 
# -- Compiling module platform_mm_interconnect_0_cmd_mux_002
# 
# Top level modules:
# 	platform_mm_interconnect_0_cmd_mux_002
# End time: 18:49:00 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:49:00 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_mux.sv 
# -- Compiling module platform_mm_interconnect_0_cmd_mux
# 
# Top level modules:
# 	platform_mm_interconnect_0_cmd_mux
# End time: 18:49:00 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_demux_001.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:49:00 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_demux_001.sv 
# -- Compiling module platform_mm_interconnect_0_cmd_demux_001
# 
# Top level modules:
# 	platform_mm_interconnect_0_cmd_demux_001
# End time: 18:49:00 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_demux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:49:00 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_demux.sv 
# -- Compiling module platform_mm_interconnect_0_cmd_demux
# 
# Top level modules:
# 	platform_mm_interconnect_0_cmd_demux
# End time: 18:49:00 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:49:00 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv 
# -- Compiling module altera_merlin_traffic_limiter
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(531): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(602): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(603): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(604): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(605): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(606): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(607): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(612): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(614): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(617): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(618): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(644): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(646): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(647): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(648): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(649): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(650): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(655): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(657): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(660): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(661): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# 
# Top level modules:
# 	altera_merlin_traffic_limiter
# End time: 18:49:00 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 21
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router_004.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:49:00 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router_004.sv 
# -- Compiling module platform_mm_interconnect_0_router_004_default_decode
# -- Compiling module platform_mm_interconnect_0_router_004
# 
# Top level modules:
# 	platform_mm_interconnect_0_router_004
# End time: 18:49:01 on Apr 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router_003.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:49:01 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router_003.sv 
# -- Compiling module platform_mm_interconnect_0_router_003_default_decode
# -- Compiling module platform_mm_interconnect_0_router_003
# 
# Top level modules:
# 	platform_mm_interconnect_0_router_003
# End time: 18:49:01 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router_002.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:49:01 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router_002.sv 
# -- Compiling module platform_mm_interconnect_0_router_002_default_decode
# -- Compiling module platform_mm_interconnect_0_router_002
# 
# Top level modules:
# 	platform_mm_interconnect_0_router_002
# End time: 18:49:01 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router_001.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:49:01 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router_001.sv 
# -- Compiling module platform_mm_interconnect_0_router_001_default_decode
# -- Compiling module platform_mm_interconnect_0_router_001
# 
# Top level modules:
# 	platform_mm_interconnect_0_router_001
# End time: 18:49:01 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:49:01 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router.sv 
# -- Compiling module platform_mm_interconnect_0_router_default_decode
# -- Compiling module platform_mm_interconnect_0_router
# 
# Top level modules:
# 	platform_mm_interconnect_0_router
# End time: 18:49:01 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_master_0_p2b_adapter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:49:01 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_master_0_p2b_adapter.sv 
# -- Compiling module platform_master_0_p2b_adapter
# 
# Top level modules:
# 	platform_master_0_p2b_adapter
# End time: 18:49:01 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_master_0_b2p_adapter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:49:01 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_master_0_b2p_adapter.sv 
# -- Compiling module platform_master_0_b2p_adapter
# 
# Top level modules:
# 	platform_master_0_b2p_adapter
# End time: 18:49:01 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_master_0_timing_adt.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:49:01 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_master_0_timing_adt.sv 
# -- Compiling module platform_master_0_timing_adt
# 
# Top level modules:
# 	platform_master_0_timing_adt
# End time: 18:49:02 on Apr 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:49:02 on Apr 29,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/tb.sv 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 18:49:02 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L platform -voptargs="+acc"  tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L platform -voptargs=""+acc"" tb 
# Start time: 18:47:06 on Apr 29,2021
# Loading sv_std.std
# Loading work.tb
# Loading work.Video_Controller
# Loading work.vga_reset
# Loading work.vga_clock
# Loading work.vga_pixel_gen
# ** Error: (vsim-3694) The implicit port connection (.*) did not find a matching port, net, variable or interface instance in tb for port 'LEDR'.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/Video_Controller.sv
# ** Error: (vsim-3694) The implicit port connection (.*) did not find a matching port, net, variable or interface instance in tb for port 'DRAM_ADDR'.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/Video_Controller.sv
# ** Error: (vsim-3694) The implicit port connection (.*) did not find a matching port, net, variable or interface instance in tb for port 'DRAM_BA'.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/Video_Controller.sv
# ** Error: (vsim-3694) The implicit port connection (.*) did not find a matching port, net, variable or interface instance in tb for port 'DRAM_CAS_N'.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/Video_Controller.sv
# ** Error: (vsim-3694) The implicit port connection (.*) did not find a matching port, net, variable or interface instance in tb for port 'DRAM_CKE'.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/Video_Controller.sv
# ** Error: (vsim-3694) The implicit port connection (.*) did not find a matching port, net, variable or interface instance in tb for port 'DRAM_CLK'.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/Video_Controller.sv
# ** Error: (vsim-3694) The implicit port connection (.*) did not find a matching port, net, variable or interface instance in tb for port 'DRAM_CS_N'.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/Video_Controller.sv
# ** Error: (vsim-3694) The implicit port connection (.*) did not find a matching port, net, variable or interface instance in tb for port 'DRAM_DQ'.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/Video_Controller.sv
# ** Error: (vsim-3694) The implicit port connection (.*) did not find a matching port, net, variable or interface instance in tb for port 'DRAM_LDQM'.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/Video_Controller.sv
# ** Error: (vsim-3694) The implicit port connection (.*) did not find a matching port, net, variable or interface instance in tb for port 'DRAM_RAS_N'.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/Video_Controller.sv
# ** Error: (vsim-3694) The implicit port connection (.*) did not find a matching port, net, variable or interface instance in tb for port 'DRAM_UDQM'.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/Video_Controller.sv
# ** Error: (vsim-3694) The implicit port connection (.*) did not find a matching port, net, variable or interface instance in tb for port 'DRAM_WE_N'.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/Video_Controller.sv
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'DUT'.  Expected 22, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/tb.sv Line: 18
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/tb.sv(18): [TFMPC] - Missing connection for port 'LEDR'.
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/tb.sv(18): [TFMPC] - Missing connection for port 'DRAM_ADDR'.
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/tb.sv(18): [TFMPC] - Missing connection for port 'DRAM_BA'.
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/tb.sv(18): [TFMPC] - Missing connection for port 'DRAM_CAS_N'.
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/tb.sv(18): [TFMPC] - Missing connection for port 'DRAM_CKE'.
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/tb.sv(18): [TFMPC] - Missing connection for port 'DRAM_CLK'.
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/tb.sv(18): [TFMPC] - Missing connection for port 'DRAM_CS_N'.
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/tb.sv(18): [TFMPC] - Missing connection for port 'DRAM_DQ'.
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/tb.sv(18): [TFMPC] - Missing connection for port 'DRAM_LDQM'.
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/tb.sv(18): [TFMPC] - Missing connection for port 'DRAM_RAS_N'.
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/tb.sv(18): [TFMPC] - Missing connection for port 'DRAM_UDQM'.
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/tb.sv(18): [TFMPC] - Missing connection for port 'DRAM_WE_N'.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./Video_Controller_run_msim_rtl_verilog.do PAUSED at line 78
do Video_Controller_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlib platform
# ** Warning: (vlib-34) Library already exists at "platform".
# vmap platform platform
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap platform platform 
# Modifying modelsim.ini
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/platform.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:50:16 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/platform.v 
# -- Compiling module platform
# 
# Top level modules:
# 	platform
# End time: 18:50:16 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_reset_controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:50:16 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_reset_controller.v 
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# End time: 18:50:16 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_reset_synchronizer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:50:16 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_reset_synchronizer.v 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 18:50:16 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:50:16 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1.v 
# -- Compiling module platform_mm_interconnect_1
# 
# Top level modules:
# 	platform_mm_interconnect_1
# End time: 18:50:16 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:50:16 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter.v 
# -- Compiling module platform_mm_interconnect_0_avalon_st_adapter
# 
# Top level modules:
# 	platform_mm_interconnect_0_avalon_st_adapter
# End time: 18:50:16 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_sc_fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:50:16 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_sc_fifo.v 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 18:50:16 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:50:17 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0.v 
# -- Compiling module platform_mm_interconnect_0
# 
# Top level modules:
# 	platform_mm_interconnect_0
# End time: 18:50:17 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter_001.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:50:17 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter_001.v 
# -- Compiling module platform_mm_interconnect_0_avalon_st_adapter_001
# 
# Top level modules:
# 	platform_mm_interconnect_0_avalon_st_adapter_001
# End time: 18:50:17 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_pll_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:50:17 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_pll_1.v 
# -- Compiling module platform_pll_1
# 
# Top level modules:
# 	platform_pll_1
# End time: 18:50:17 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_pll_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:50:17 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_pll_0.v 
# -- Compiling module platform_pll_0
# 
# Top level modules:
# 	platform_pll_0
# End time: 18:50:17 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_pio_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:50:17 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_pio_0.v 
# -- Compiling module platform_pio_0
# 
# Top level modules:
# 	platform_pio_0
# End time: 18:50:17 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_new_sdram_controller_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:50:17 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_new_sdram_controller_0.v 
# -- Compiling module platform_new_sdram_controller_0_input_efifo_module
# -- Compiling module platform_new_sdram_controller_0
# 
# Top level modules:
# 	platform_new_sdram_controller_0
# End time: 18:50:17 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_master_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:50:17 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_master_0.v 
# -- Compiling module platform_master_0
# 
# Top level modules:
# 	platform_master_0
# End time: 18:50:17 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_packets_to_master.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:50:18 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_packets_to_master.v 
# -- Compiling module altera_avalon_packets_to_master
# -- Compiling module packets_to_fifo
# -- Compiling module fifo_buffer_single_clock_fifo
# -- Compiling module fifo_buffer_scfifo_with_controls
# -- Compiling module fifo_buffer
# -- Compiling module fifo_to_packet
# -- Compiling module packets_to_master
# 
# Top level modules:
# 	altera_avalon_packets_to_master
# End time: 18:50:18 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_packets_to_bytes.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:50:18 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_packets_to_bytes.v 
# -- Compiling module altera_avalon_st_packets_to_bytes
# 
# Top level modules:
# 	altera_avalon_st_packets_to_bytes
# End time: 18:50:18 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_bytes_to_packets.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:50:18 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_bytes_to_packets.v 
# -- Compiling module altera_avalon_st_bytes_to_packets
# 
# Top level modules:
# 	altera_avalon_st_bytes_to_packets
# End time: 18:50:18 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_jtag_interface.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:50:18 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_jtag_interface.v 
# -- Compiling module altera_avalon_st_jtag_interface
# 
# Top level modules:
# 	altera_avalon_st_jtag_interface
# End time: 18:50:18 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_jtag_dc_streaming.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:50:18 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_jtag_dc_streaming.v 
# -- Compiling module altera_jtag_control_signal_crosser
# -- Compiling module altera_jtag_src_crosser
# -- Compiling module altera_jtag_dc_streaming
# 
# Top level modules:
# 	altera_jtag_dc_streaming
# End time: 18:50:18 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_jtag_sld_node.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:50:18 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_jtag_sld_node.v 
# -- Compiling module altera_jtag_sld_node
# 
# Top level modules:
# 	altera_jtag_sld_node
# End time: 18:50:18 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_jtag_streaming.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:50:18 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_jtag_streaming.v 
# -- Compiling module altera_jtag_streaming
# 
# Top level modules:
# 	altera_jtag_streaming
# End time: 18:50:19 on Apr 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_clock_crosser.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:50:19 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_clock_crosser.v 
# -- Compiling module altera_avalon_st_clock_crosser
# 
# Top level modules:
# 	altera_avalon_st_clock_crosser
# End time: 18:50:19 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_std_synchronizer_nocut.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:50:19 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_std_synchronizer_nocut.v 
# -- Compiling module altera_std_synchronizer_nocut
# 
# Top level modules:
# 	altera_std_synchronizer_nocut
# End time: 18:50:19 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_idle_remover.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:50:19 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_idle_remover.v 
# -- Compiling module altera_avalon_st_idle_remover
# 
# Top level modules:
# 	altera_avalon_st_idle_remover
# End time: 18:50:19 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_idle_inserter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:50:19 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_idle_inserter.v 
# -- Compiling module altera_avalon_st_idle_inserter
# 
# Top level modules:
# 	altera_avalon_st_idle_inserter
# End time: 18:50:19 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_fifo_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:50:19 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_fifo_0.v 
# -- Compiling module platform_fifo_0_dual_clock_fifo
# -- Compiling module platform_fifo_0_dcfifo_with_controls
# -- Compiling module platform_fifo_0_map_avalonmm_to_avalonst
# -- Compiling module platform_fifo_0
# 
# Top level modules:
# 	platform_fifo_0
# End time: 18:50:19 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_dma_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:50:19 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_dma_0.v 
# -- Compiling module platform_dma_0_read_data_mux
# -- Compiling module platform_dma_0_byteenables
# -- Compiling module platform_dma_0_fifo_module_fifo_ram_module
# -- Compiling module platform_dma_0_fifo_module
# -- Compiling module platform_dma_0_mem_read
# -- Compiling module platform_dma_0_mem_write
# -- Compiling module platform_dma_0
# 
# Top level modules:
# 	platform_dma_0
# End time: 18:50:19 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/reset.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:50:20 on Apr 29,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/reset.sv 
# -- Compiling module vga_reset
# 
# Top level modules:
# 	vga_reset
# End time: 18:50:20 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/Video_Controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:50:20 on Apr 29,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/Video_Controller.sv 
# -- Compiling module Video_Controller
# 
# Top level modules:
# 	Video_Controller
# End time: 18:50:20 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/vga_pixel_gen.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:50:20 on Apr 29,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/vga_pixel_gen.sv 
# -- Compiling module vga_pixel_gen
# 
# Top level modules:
# 	vga_pixel_gen
# End time: 18:50:20 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/vga_clock.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:50:20 on Apr 29,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/vga_clock.sv 
# -- Compiling module vga_clock
# 
# Top level modules:
# 	vga_clock
# End time: 18:50:20 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:50:20 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 
# -- Compiling module platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# 
# Top level modules:
# 	platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# End time: 18:50:20 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1_rsp_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:50:20 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1_rsp_mux.sv 
# -- Compiling module platform_mm_interconnect_1_rsp_mux
# 
# Top level modules:
# 	platform_mm_interconnect_1_rsp_mux
# End time: 18:50:20 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_arbitrator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:50:20 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_arbitrator.sv 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 18:50:20 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1_cmd_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:50:20 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1_cmd_mux.sv 
# -- Compiling module platform_mm_interconnect_1_cmd_mux
# 
# Top level modules:
# 	platform_mm_interconnect_1_cmd_mux
# End time: 18:50:21 on Apr 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1_cmd_demux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:50:21 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1_cmd_demux.sv 
# -- Compiling module platform_mm_interconnect_1_cmd_demux
# 
# Top level modules:
# 	platform_mm_interconnect_1_cmd_demux
# End time: 18:50:21 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_burst_adapter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:50:21 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_burst_adapter.sv 
# -- Compiling module altera_merlin_burst_adapter
# 
# Top level modules:
# 	altera_merlin_burst_adapter
# End time: 18:50:21 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:50:21 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 
# -- Compiling module altera_merlin_burst_adapter_burstwrap_increment
# -- Compiling module altera_merlin_burst_adapter_adder
# -- Compiling module altera_merlin_burst_adapter_subtractor
# -- Compiling module altera_merlin_burst_adapter_min
# -- Compiling module altera_merlin_burst_adapter_13_1
# 
# Top level modules:
# 	altera_merlin_burst_adapter_13_1
# End time: 18:50:21 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_address_alignment.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:50:21 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_address_alignment.sv 
# -- Compiling module altera_merlin_address_alignment
# 
# Top level modules:
# 	altera_merlin_address_alignment
# End time: 18:50:21 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_pipeline_base.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:50:21 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_pipeline_base.v 
# -- Compiling module altera_avalon_st_pipeline_base
# 
# Top level modules:
# 	altera_avalon_st_pipeline_base
# End time: 18:50:21 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1_router_001.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:50:21 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1_router_001.sv 
# -- Compiling module platform_mm_interconnect_1_router_001_default_decode
# -- Compiling module platform_mm_interconnect_1_router_001
# 
# Top level modules:
# 	platform_mm_interconnect_1_router_001
# End time: 18:50:21 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1_router.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:50:22 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1_router.sv 
# -- Compiling module platform_mm_interconnect_1_router_default_decode
# -- Compiling module platform_mm_interconnect_1_router
# 
# Top level modules:
# 	platform_mm_interconnect_1_router
# End time: 18:50:22 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_slave_agent.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:50:22 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_slave_agent.sv 
# -- Compiling module altera_merlin_slave_agent
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_slave_agent.sv(618): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_slave_agent.sv(488): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_slave_agent.sv(489): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_slave_agent.sv(490): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_slave_agent.sv(491): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_slave_agent.sv(34): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	altera_merlin_slave_agent
# End time: 18:50:22 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_burst_uncompressor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:50:22 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_burst_uncompressor.sv 
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# End time: 18:50:22 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_master_agent.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:50:22 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_master_agent.sv 
# -- Compiling module altera_merlin_master_agent
# 
# Top level modules:
# 	altera_merlin_master_agent
# End time: 18:50:22 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_slave_translator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:50:22 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_slave_translator.sv 
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# End time: 18:50:22 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_master_translator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:50:22 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_master_translator.sv 
# -- Compiling module altera_merlin_master_translator
# 
# Top level modules:
# 	altera_merlin_master_translator
# End time: 18:50:22 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:50:22 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 
# -- Compiling module platform_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
# 
# Top level modules:
# 	platform_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
# End time: 18:50:23 on Apr 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_width_adapter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:50:23 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_width_adapter.sv 
# -- Compiling module altera_merlin_width_adapter
# 
# Top level modules:
# 	altera_merlin_width_adapter
# End time: 18:50:23 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_mux_001.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:50:23 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_mux_001.sv 
# -- Compiling module platform_mm_interconnect_0_rsp_mux_001
# 
# Top level modules:
# 	platform_mm_interconnect_0_rsp_mux_001
# End time: 18:50:23 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:50:23 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_mux.sv 
# -- Compiling module platform_mm_interconnect_0_rsp_mux
# 
# Top level modules:
# 	platform_mm_interconnect_0_rsp_mux
# End time: 18:50:23 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_demux_002.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:50:23 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_demux_002.sv 
# -- Compiling module platform_mm_interconnect_0_rsp_demux_002
# 
# Top level modules:
# 	platform_mm_interconnect_0_rsp_demux_002
# End time: 18:50:23 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_demux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:50:23 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_demux.sv 
# -- Compiling module platform_mm_interconnect_0_rsp_demux
# 
# Top level modules:
# 	platform_mm_interconnect_0_rsp_demux
# End time: 18:50:23 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_mux_002.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:50:24 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_mux_002.sv 
# -- Compiling module platform_mm_interconnect_0_cmd_mux_002
# 
# Top level modules:
# 	platform_mm_interconnect_0_cmd_mux_002
# End time: 18:50:24 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:50:24 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_mux.sv 
# -- Compiling module platform_mm_interconnect_0_cmd_mux
# 
# Top level modules:
# 	platform_mm_interconnect_0_cmd_mux
# End time: 18:50:24 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_demux_001.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:50:24 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_demux_001.sv 
# -- Compiling module platform_mm_interconnect_0_cmd_demux_001
# 
# Top level modules:
# 	platform_mm_interconnect_0_cmd_demux_001
# End time: 18:50:24 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_demux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:50:24 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_demux.sv 
# -- Compiling module platform_mm_interconnect_0_cmd_demux
# 
# Top level modules:
# 	platform_mm_interconnect_0_cmd_demux
# End time: 18:50:24 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:50:24 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv 
# -- Compiling module altera_merlin_traffic_limiter
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(531): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(602): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(603): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(604): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(605): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(606): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(607): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(612): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(614): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(617): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(618): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(644): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(646): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(647): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(648): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(649): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(650): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(655): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(657): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(660): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(661): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# 
# Top level modules:
# 	altera_merlin_traffic_limiter
# End time: 18:50:24 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 21
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router_004.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:50:24 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router_004.sv 
# -- Compiling module platform_mm_interconnect_0_router_004_default_decode
# -- Compiling module platform_mm_interconnect_0_router_004
# 
# Top level modules:
# 	platform_mm_interconnect_0_router_004
# End time: 18:50:25 on Apr 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router_003.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:50:25 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router_003.sv 
# -- Compiling module platform_mm_interconnect_0_router_003_default_decode
# -- Compiling module platform_mm_interconnect_0_router_003
# 
# Top level modules:
# 	platform_mm_interconnect_0_router_003
# End time: 18:50:25 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router_002.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:50:25 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router_002.sv 
# -- Compiling module platform_mm_interconnect_0_router_002_default_decode
# -- Compiling module platform_mm_interconnect_0_router_002
# 
# Top level modules:
# 	platform_mm_interconnect_0_router_002
# End time: 18:50:25 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router_001.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:50:25 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router_001.sv 
# -- Compiling module platform_mm_interconnect_0_router_001_default_decode
# -- Compiling module platform_mm_interconnect_0_router_001
# 
# Top level modules:
# 	platform_mm_interconnect_0_router_001
# End time: 18:50:25 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:50:25 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router.sv 
# -- Compiling module platform_mm_interconnect_0_router_default_decode
# -- Compiling module platform_mm_interconnect_0_router
# 
# Top level modules:
# 	platform_mm_interconnect_0_router
# End time: 18:50:25 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_master_0_p2b_adapter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:50:25 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_master_0_p2b_adapter.sv 
# -- Compiling module platform_master_0_p2b_adapter
# 
# Top level modules:
# 	platform_master_0_p2b_adapter
# End time: 18:50:25 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_master_0_b2p_adapter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:50:25 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_master_0_b2p_adapter.sv 
# -- Compiling module platform_master_0_b2p_adapter
# 
# Top level modules:
# 	platform_master_0_b2p_adapter
# End time: 18:50:25 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_master_0_timing_adt.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:50:25 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_master_0_timing_adt.sv 
# -- Compiling module platform_master_0_timing_adt
# 
# Top level modules:
# 	platform_master_0_timing_adt
# End time: 18:50:26 on Apr 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:50:26 on Apr 29,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/tb.sv 
# -- Compiling module tb
# ** Error: (vlog-13069) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/tb.sv(6): near ",": syntax error, unexpected ','.
# ** Error: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/tb.sv(6): (vlog-13205) Syntax error found in the scope following 'CLOCK_50'. Is there a missing '::'?
# End time: 18:50:26 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./Video_Controller_run_msim_rtl_verilog.do line 76
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv -work work +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source {C:/Users/nickw/Document..."
do Video_Controller_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlib platform
# ** Warning: (vlib-34) Library already exists at "platform".
# vmap platform platform
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap platform platform 
# Modifying modelsim.ini
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/platform.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:51:24 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/platform.v 
# -- Compiling module platform
# 
# Top level modules:
# 	platform
# End time: 18:51:24 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_reset_controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:51:24 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_reset_controller.v 
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# End time: 18:51:24 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_reset_synchronizer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:51:24 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_reset_synchronizer.v 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 18:51:24 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:51:24 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1.v 
# -- Compiling module platform_mm_interconnect_1
# 
# Top level modules:
# 	platform_mm_interconnect_1
# End time: 18:51:24 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:51:25 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter.v 
# -- Compiling module platform_mm_interconnect_0_avalon_st_adapter
# 
# Top level modules:
# 	platform_mm_interconnect_0_avalon_st_adapter
# End time: 18:51:25 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_sc_fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:51:25 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_sc_fifo.v 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 18:51:25 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:51:25 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0.v 
# -- Compiling module platform_mm_interconnect_0
# 
# Top level modules:
# 	platform_mm_interconnect_0
# End time: 18:51:25 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter_001.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:51:25 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter_001.v 
# -- Compiling module platform_mm_interconnect_0_avalon_st_adapter_001
# 
# Top level modules:
# 	platform_mm_interconnect_0_avalon_st_adapter_001
# End time: 18:51:25 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_pll_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:51:25 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_pll_1.v 
# -- Compiling module platform_pll_1
# 
# Top level modules:
# 	platform_pll_1
# End time: 18:51:25 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_pll_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:51:25 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_pll_0.v 
# -- Compiling module platform_pll_0
# 
# Top level modules:
# 	platform_pll_0
# End time: 18:51:25 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_pio_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:51:26 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_pio_0.v 
# -- Compiling module platform_pio_0
# 
# Top level modules:
# 	platform_pio_0
# End time: 18:51:26 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_new_sdram_controller_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:51:26 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_new_sdram_controller_0.v 
# -- Compiling module platform_new_sdram_controller_0_input_efifo_module
# -- Compiling module platform_new_sdram_controller_0
# 
# Top level modules:
# 	platform_new_sdram_controller_0
# End time: 18:51:26 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_master_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:51:26 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_master_0.v 
# -- Compiling module platform_master_0
# 
# Top level modules:
# 	platform_master_0
# End time: 18:51:26 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_packets_to_master.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:51:26 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_packets_to_master.v 
# -- Compiling module altera_avalon_packets_to_master
# -- Compiling module packets_to_fifo
# -- Compiling module fifo_buffer_single_clock_fifo
# -- Compiling module fifo_buffer_scfifo_with_controls
# -- Compiling module fifo_buffer
# -- Compiling module fifo_to_packet
# -- Compiling module packets_to_master
# 
# Top level modules:
# 	altera_avalon_packets_to_master
# End time: 18:51:26 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_packets_to_bytes.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:51:26 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_packets_to_bytes.v 
# -- Compiling module altera_avalon_st_packets_to_bytes
# 
# Top level modules:
# 	altera_avalon_st_packets_to_bytes
# End time: 18:51:26 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_bytes_to_packets.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:51:26 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_bytes_to_packets.v 
# -- Compiling module altera_avalon_st_bytes_to_packets
# 
# Top level modules:
# 	altera_avalon_st_bytes_to_packets
# End time: 18:51:26 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_jtag_interface.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:51:26 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_jtag_interface.v 
# -- Compiling module altera_avalon_st_jtag_interface
# 
# Top level modules:
# 	altera_avalon_st_jtag_interface
# End time: 18:51:27 on Apr 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_jtag_dc_streaming.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:51:27 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_jtag_dc_streaming.v 
# -- Compiling module altera_jtag_control_signal_crosser
# -- Compiling module altera_jtag_src_crosser
# -- Compiling module altera_jtag_dc_streaming
# 
# Top level modules:
# 	altera_jtag_dc_streaming
# End time: 18:51:27 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_jtag_sld_node.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:51:27 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_jtag_sld_node.v 
# -- Compiling module altera_jtag_sld_node
# 
# Top level modules:
# 	altera_jtag_sld_node
# End time: 18:51:27 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_jtag_streaming.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:51:27 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_jtag_streaming.v 
# -- Compiling module altera_jtag_streaming
# 
# Top level modules:
# 	altera_jtag_streaming
# End time: 18:51:27 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_clock_crosser.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:51:27 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_clock_crosser.v 
# -- Compiling module altera_avalon_st_clock_crosser
# 
# Top level modules:
# 	altera_avalon_st_clock_crosser
# End time: 18:51:27 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_std_synchronizer_nocut.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:51:27 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_std_synchronizer_nocut.v 
# -- Compiling module altera_std_synchronizer_nocut
# 
# Top level modules:
# 	altera_std_synchronizer_nocut
# End time: 18:51:27 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_idle_remover.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:51:27 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_idle_remover.v 
# -- Compiling module altera_avalon_st_idle_remover
# 
# Top level modules:
# 	altera_avalon_st_idle_remover
# End time: 18:51:28 on Apr 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_idle_inserter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:51:28 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_idle_inserter.v 
# -- Compiling module altera_avalon_st_idle_inserter
# 
# Top level modules:
# 	altera_avalon_st_idle_inserter
# End time: 18:51:28 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_fifo_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:51:28 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_fifo_0.v 
# -- Compiling module platform_fifo_0_dual_clock_fifo
# -- Compiling module platform_fifo_0_dcfifo_with_controls
# -- Compiling module platform_fifo_0_map_avalonmm_to_avalonst
# -- Compiling module platform_fifo_0
# 
# Top level modules:
# 	platform_fifo_0
# End time: 18:51:28 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_dma_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:51:28 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_dma_0.v 
# -- Compiling module platform_dma_0_read_data_mux
# -- Compiling module platform_dma_0_byteenables
# -- Compiling module platform_dma_0_fifo_module_fifo_ram_module
# -- Compiling module platform_dma_0_fifo_module
# -- Compiling module platform_dma_0_mem_read
# -- Compiling module platform_dma_0_mem_write
# -- Compiling module platform_dma_0
# 
# Top level modules:
# 	platform_dma_0
# End time: 18:51:28 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/reset.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:51:28 on Apr 29,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/reset.sv 
# -- Compiling module vga_reset
# 
# Top level modules:
# 	vga_reset
# End time: 18:51:28 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/Video_Controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:51:28 on Apr 29,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/Video_Controller.sv 
# -- Compiling module Video_Controller
# 
# Top level modules:
# 	Video_Controller
# End time: 18:51:28 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/vga_pixel_gen.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:51:28 on Apr 29,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/vga_pixel_gen.sv 
# -- Compiling module vga_pixel_gen
# 
# Top level modules:
# 	vga_pixel_gen
# End time: 18:51:28 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/vga_clock.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:51:28 on Apr 29,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/vga_clock.sv 
# -- Compiling module vga_clock
# 
# Top level modules:
# 	vga_clock
# End time: 18:51:29 on Apr 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:51:29 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 
# -- Compiling module platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# 
# Top level modules:
# 	platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# End time: 18:51:29 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1_rsp_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:51:29 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1_rsp_mux.sv 
# -- Compiling module platform_mm_interconnect_1_rsp_mux
# 
# Top level modules:
# 	platform_mm_interconnect_1_rsp_mux
# End time: 18:51:29 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_arbitrator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:51:29 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_arbitrator.sv 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 18:51:29 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1_cmd_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:51:29 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1_cmd_mux.sv 
# -- Compiling module platform_mm_interconnect_1_cmd_mux
# 
# Top level modules:
# 	platform_mm_interconnect_1_cmd_mux
# End time: 18:51:29 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1_cmd_demux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:51:29 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1_cmd_demux.sv 
# -- Compiling module platform_mm_interconnect_1_cmd_demux
# 
# Top level modules:
# 	platform_mm_interconnect_1_cmd_demux
# End time: 18:51:29 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_burst_adapter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:51:29 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_burst_adapter.sv 
# -- Compiling module altera_merlin_burst_adapter
# 
# Top level modules:
# 	altera_merlin_burst_adapter
# End time: 18:51:30 on Apr 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:51:30 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 
# -- Compiling module altera_merlin_burst_adapter_burstwrap_increment
# -- Compiling module altera_merlin_burst_adapter_adder
# -- Compiling module altera_merlin_burst_adapter_subtractor
# -- Compiling module altera_merlin_burst_adapter_min
# -- Compiling module altera_merlin_burst_adapter_13_1
# 
# Top level modules:
# 	altera_merlin_burst_adapter_13_1
# End time: 18:51:30 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_address_alignment.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:51:30 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_address_alignment.sv 
# -- Compiling module altera_merlin_address_alignment
# 
# Top level modules:
# 	altera_merlin_address_alignment
# End time: 18:51:30 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_pipeline_base.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:51:30 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_pipeline_base.v 
# -- Compiling module altera_avalon_st_pipeline_base
# 
# Top level modules:
# 	altera_avalon_st_pipeline_base
# End time: 18:51:30 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1_router_001.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:51:30 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1_router_001.sv 
# -- Compiling module platform_mm_interconnect_1_router_001_default_decode
# -- Compiling module platform_mm_interconnect_1_router_001
# 
# Top level modules:
# 	platform_mm_interconnect_1_router_001
# End time: 18:51:30 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1_router.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:51:30 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1_router.sv 
# -- Compiling module platform_mm_interconnect_1_router_default_decode
# -- Compiling module platform_mm_interconnect_1_router
# 
# Top level modules:
# 	platform_mm_interconnect_1_router
# End time: 18:51:30 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_slave_agent.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:51:30 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_slave_agent.sv 
# -- Compiling module altera_merlin_slave_agent
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_slave_agent.sv(618): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_slave_agent.sv(488): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_slave_agent.sv(489): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_slave_agent.sv(490): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_slave_agent.sv(491): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_slave_agent.sv(34): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	altera_merlin_slave_agent
# End time: 18:51:30 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_burst_uncompressor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:51:31 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_burst_uncompressor.sv 
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# End time: 18:51:31 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_master_agent.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:51:31 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_master_agent.sv 
# -- Compiling module altera_merlin_master_agent
# 
# Top level modules:
# 	altera_merlin_master_agent
# End time: 18:51:31 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_slave_translator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:51:31 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_slave_translator.sv 
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# End time: 18:51:31 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_master_translator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:51:31 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_master_translator.sv 
# -- Compiling module altera_merlin_master_translator
# 
# Top level modules:
# 	altera_merlin_master_translator
# End time: 18:51:31 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:51:31 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 
# -- Compiling module platform_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
# 
# Top level modules:
# 	platform_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
# End time: 18:51:31 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_width_adapter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:51:31 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_width_adapter.sv 
# -- Compiling module altera_merlin_width_adapter
# 
# Top level modules:
# 	altera_merlin_width_adapter
# End time: 18:51:32 on Apr 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_mux_001.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:51:32 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_mux_001.sv 
# -- Compiling module platform_mm_interconnect_0_rsp_mux_001
# 
# Top level modules:
# 	platform_mm_interconnect_0_rsp_mux_001
# End time: 18:51:32 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:51:32 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_mux.sv 
# -- Compiling module platform_mm_interconnect_0_rsp_mux
# 
# Top level modules:
# 	platform_mm_interconnect_0_rsp_mux
# End time: 18:51:32 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_demux_002.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:51:32 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_demux_002.sv 
# -- Compiling module platform_mm_interconnect_0_rsp_demux_002
# 
# Top level modules:
# 	platform_mm_interconnect_0_rsp_demux_002
# End time: 18:51:32 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_demux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:51:32 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_demux.sv 
# -- Compiling module platform_mm_interconnect_0_rsp_demux
# 
# Top level modules:
# 	platform_mm_interconnect_0_rsp_demux
# End time: 18:51:32 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_mux_002.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:51:32 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_mux_002.sv 
# -- Compiling module platform_mm_interconnect_0_cmd_mux_002
# 
# Top level modules:
# 	platform_mm_interconnect_0_cmd_mux_002
# End time: 18:51:32 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:51:32 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_mux.sv 
# -- Compiling module platform_mm_interconnect_0_cmd_mux
# 
# Top level modules:
# 	platform_mm_interconnect_0_cmd_mux
# End time: 18:51:32 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_demux_001.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:51:33 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_demux_001.sv 
# -- Compiling module platform_mm_interconnect_0_cmd_demux_001
# 
# Top level modules:
# 	platform_mm_interconnect_0_cmd_demux_001
# End time: 18:51:33 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_demux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:51:33 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_demux.sv 
# -- Compiling module platform_mm_interconnect_0_cmd_demux
# 
# Top level modules:
# 	platform_mm_interconnect_0_cmd_demux
# End time: 18:51:33 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:51:33 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv 
# -- Compiling module altera_merlin_traffic_limiter
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(531): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(602): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(603): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(604): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(605): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(606): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(607): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(612): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(614): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(617): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(618): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(644): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(646): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(647): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(648): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(649): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(650): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(655): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(657): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(660): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(661): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# 
# Top level modules:
# 	altera_merlin_traffic_limiter
# End time: 18:51:33 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 21
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router_004.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:51:33 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router_004.sv 
# -- Compiling module platform_mm_interconnect_0_router_004_default_decode
# -- Compiling module platform_mm_interconnect_0_router_004
# 
# Top level modules:
# 	platform_mm_interconnect_0_router_004
# End time: 18:51:33 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router_003.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:51:33 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router_003.sv 
# -- Compiling module platform_mm_interconnect_0_router_003_default_decode
# -- Compiling module platform_mm_interconnect_0_router_003
# 
# Top level modules:
# 	platform_mm_interconnect_0_router_003
# End time: 18:51:33 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router_002.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:51:33 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router_002.sv 
# -- Compiling module platform_mm_interconnect_0_router_002_default_decode
# -- Compiling module platform_mm_interconnect_0_router_002
# 
# Top level modules:
# 	platform_mm_interconnect_0_router_002
# End time: 18:51:34 on Apr 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router_001.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:51:34 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router_001.sv 
# -- Compiling module platform_mm_interconnect_0_router_001_default_decode
# -- Compiling module platform_mm_interconnect_0_router_001
# 
# Top level modules:
# 	platform_mm_interconnect_0_router_001
# End time: 18:51:34 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:51:34 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router.sv 
# -- Compiling module platform_mm_interconnect_0_router_default_decode
# -- Compiling module platform_mm_interconnect_0_router
# 
# Top level modules:
# 	platform_mm_interconnect_0_router
# End time: 18:51:34 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_master_0_p2b_adapter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:51:34 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_master_0_p2b_adapter.sv 
# -- Compiling module platform_master_0_p2b_adapter
# 
# Top level modules:
# 	platform_master_0_p2b_adapter
# End time: 18:51:34 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_master_0_b2p_adapter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:51:34 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_master_0_b2p_adapter.sv 
# -- Compiling module platform_master_0_b2p_adapter
# 
# Top level modules:
# 	platform_master_0_b2p_adapter
# End time: 18:51:34 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_master_0_timing_adt.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:51:34 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_master_0_timing_adt.sv 
# -- Compiling module platform_master_0_timing_adt
# 
# Top level modules:
# 	platform_master_0_timing_adt
# End time: 18:51:34 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:51:34 on Apr 29,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/tb.sv 
# -- Compiling module tb
# ** Error: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/tb.sv(43): (vlog-2730) Undefined variable: 'SW'.
# End time: 18:51:34 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./Video_Controller_run_msim_rtl_verilog.do line 76
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv -work work +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source {C:/Users/nickw/Document..."
do Video_Controller_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlib platform
# ** Warning: (vlib-34) Library already exists at "platform".
# vmap platform platform
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap platform platform 
# Modifying modelsim.ini
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/platform.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:07 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/platform.v 
# -- Compiling module platform
# 
# Top level modules:
# 	platform
# End time: 18:52:07 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_reset_controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:07 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_reset_controller.v 
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# End time: 18:52:07 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_reset_synchronizer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:07 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_reset_synchronizer.v 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 18:52:08 on Apr 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:08 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1.v 
# -- Compiling module platform_mm_interconnect_1
# 
# Top level modules:
# 	platform_mm_interconnect_1
# End time: 18:52:08 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:08 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter.v 
# -- Compiling module platform_mm_interconnect_0_avalon_st_adapter
# 
# Top level modules:
# 	platform_mm_interconnect_0_avalon_st_adapter
# End time: 18:52:08 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_sc_fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:08 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_sc_fifo.v 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 18:52:08 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:08 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0.v 
# -- Compiling module platform_mm_interconnect_0
# 
# Top level modules:
# 	platform_mm_interconnect_0
# End time: 18:52:08 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter_001.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:08 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter_001.v 
# -- Compiling module platform_mm_interconnect_0_avalon_st_adapter_001
# 
# Top level modules:
# 	platform_mm_interconnect_0_avalon_st_adapter_001
# End time: 18:52:08 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_pll_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:08 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_pll_1.v 
# -- Compiling module platform_pll_1
# 
# Top level modules:
# 	platform_pll_1
# End time: 18:52:09 on Apr 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_pll_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:09 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_pll_0.v 
# -- Compiling module platform_pll_0
# 
# Top level modules:
# 	platform_pll_0
# End time: 18:52:09 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_pio_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:09 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_pio_0.v 
# -- Compiling module platform_pio_0
# 
# Top level modules:
# 	platform_pio_0
# End time: 18:52:09 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_new_sdram_controller_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:09 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_new_sdram_controller_0.v 
# -- Compiling module platform_new_sdram_controller_0_input_efifo_module
# -- Compiling module platform_new_sdram_controller_0
# 
# Top level modules:
# 	platform_new_sdram_controller_0
# End time: 18:52:09 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_master_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:09 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_master_0.v 
# -- Compiling module platform_master_0
# 
# Top level modules:
# 	platform_master_0
# End time: 18:52:09 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_packets_to_master.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:09 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_packets_to_master.v 
# -- Compiling module altera_avalon_packets_to_master
# -- Compiling module packets_to_fifo
# -- Compiling module fifo_buffer_single_clock_fifo
# -- Compiling module fifo_buffer_scfifo_with_controls
# -- Compiling module fifo_buffer
# -- Compiling module fifo_to_packet
# -- Compiling module packets_to_master
# 
# Top level modules:
# 	altera_avalon_packets_to_master
# End time: 18:52:09 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_packets_to_bytes.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:09 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_packets_to_bytes.v 
# -- Compiling module altera_avalon_st_packets_to_bytes
# 
# Top level modules:
# 	altera_avalon_st_packets_to_bytes
# End time: 18:52:10 on Apr 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_bytes_to_packets.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:10 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_bytes_to_packets.v 
# -- Compiling module altera_avalon_st_bytes_to_packets
# 
# Top level modules:
# 	altera_avalon_st_bytes_to_packets
# End time: 18:52:10 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_jtag_interface.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:10 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_jtag_interface.v 
# -- Compiling module altera_avalon_st_jtag_interface
# 
# Top level modules:
# 	altera_avalon_st_jtag_interface
# End time: 18:52:10 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_jtag_dc_streaming.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:10 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_jtag_dc_streaming.v 
# -- Compiling module altera_jtag_control_signal_crosser
# -- Compiling module altera_jtag_src_crosser
# -- Compiling module altera_jtag_dc_streaming
# 
# Top level modules:
# 	altera_jtag_dc_streaming
# End time: 18:52:10 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_jtag_sld_node.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:10 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_jtag_sld_node.v 
# -- Compiling module altera_jtag_sld_node
# 
# Top level modules:
# 	altera_jtag_sld_node
# End time: 18:52:10 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_jtag_streaming.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:10 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_jtag_streaming.v 
# -- Compiling module altera_jtag_streaming
# 
# Top level modules:
# 	altera_jtag_streaming
# End time: 18:52:10 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_clock_crosser.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:10 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_clock_crosser.v 
# -- Compiling module altera_avalon_st_clock_crosser
# 
# Top level modules:
# 	altera_avalon_st_clock_crosser
# End time: 18:52:10 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_std_synchronizer_nocut.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:11 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_std_synchronizer_nocut.v 
# -- Compiling module altera_std_synchronizer_nocut
# 
# Top level modules:
# 	altera_std_synchronizer_nocut
# End time: 18:52:11 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_idle_remover.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:11 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_idle_remover.v 
# -- Compiling module altera_avalon_st_idle_remover
# 
# Top level modules:
# 	altera_avalon_st_idle_remover
# End time: 18:52:11 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_idle_inserter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:11 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_idle_inserter.v 
# -- Compiling module altera_avalon_st_idle_inserter
# 
# Top level modules:
# 	altera_avalon_st_idle_inserter
# End time: 18:52:11 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_fifo_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:11 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_fifo_0.v 
# -- Compiling module platform_fifo_0_dual_clock_fifo
# -- Compiling module platform_fifo_0_dcfifo_with_controls
# -- Compiling module platform_fifo_0_map_avalonmm_to_avalonst
# -- Compiling module platform_fifo_0
# 
# Top level modules:
# 	platform_fifo_0
# End time: 18:52:11 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_dma_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:11 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_dma_0.v 
# -- Compiling module platform_dma_0_read_data_mux
# -- Compiling module platform_dma_0_byteenables
# -- Compiling module platform_dma_0_fifo_module_fifo_ram_module
# -- Compiling module platform_dma_0_fifo_module
# -- Compiling module platform_dma_0_mem_read
# -- Compiling module platform_dma_0_mem_write
# -- Compiling module platform_dma_0
# 
# Top level modules:
# 	platform_dma_0
# End time: 18:52:11 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/reset.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:11 on Apr 29,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/reset.sv 
# -- Compiling module vga_reset
# 
# Top level modules:
# 	vga_reset
# End time: 18:52:11 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/Video_Controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:11 on Apr 29,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/Video_Controller.sv 
# -- Compiling module Video_Controller
# 
# Top level modules:
# 	Video_Controller
# End time: 18:52:12 on Apr 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/vga_pixel_gen.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:12 on Apr 29,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/vga_pixel_gen.sv 
# -- Compiling module vga_pixel_gen
# 
# Top level modules:
# 	vga_pixel_gen
# End time: 18:52:12 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/vga_clock.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:12 on Apr 29,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/vga_clock.sv 
# -- Compiling module vga_clock
# 
# Top level modules:
# 	vga_clock
# End time: 18:52:12 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:12 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 
# -- Compiling module platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# 
# Top level modules:
# 	platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# End time: 18:52:12 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1_rsp_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:12 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1_rsp_mux.sv 
# -- Compiling module platform_mm_interconnect_1_rsp_mux
# 
# Top level modules:
# 	platform_mm_interconnect_1_rsp_mux
# End time: 18:52:12 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_arbitrator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:12 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_arbitrator.sv 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 18:52:12 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1_cmd_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:12 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1_cmd_mux.sv 
# -- Compiling module platform_mm_interconnect_1_cmd_mux
# 
# Top level modules:
# 	platform_mm_interconnect_1_cmd_mux
# End time: 18:52:12 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1_cmd_demux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:12 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1_cmd_demux.sv 
# -- Compiling module platform_mm_interconnect_1_cmd_demux
# 
# Top level modules:
# 	platform_mm_interconnect_1_cmd_demux
# End time: 18:52:13 on Apr 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_burst_adapter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:13 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_burst_adapter.sv 
# -- Compiling module altera_merlin_burst_adapter
# 
# Top level modules:
# 	altera_merlin_burst_adapter
# End time: 18:52:13 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:13 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 
# -- Compiling module altera_merlin_burst_adapter_burstwrap_increment
# -- Compiling module altera_merlin_burst_adapter_adder
# -- Compiling module altera_merlin_burst_adapter_subtractor
# -- Compiling module altera_merlin_burst_adapter_min
# -- Compiling module altera_merlin_burst_adapter_13_1
# 
# Top level modules:
# 	altera_merlin_burst_adapter_13_1
# End time: 18:52:13 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_address_alignment.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:13 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_address_alignment.sv 
# -- Compiling module altera_merlin_address_alignment
# 
# Top level modules:
# 	altera_merlin_address_alignment
# End time: 18:52:13 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_pipeline_base.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:13 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_pipeline_base.v 
# -- Compiling module altera_avalon_st_pipeline_base
# 
# Top level modules:
# 	altera_avalon_st_pipeline_base
# End time: 18:52:13 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1_router_001.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:13 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1_router_001.sv 
# -- Compiling module platform_mm_interconnect_1_router_001_default_decode
# -- Compiling module platform_mm_interconnect_1_router_001
# 
# Top level modules:
# 	platform_mm_interconnect_1_router_001
# End time: 18:52:13 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1_router.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:13 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1_router.sv 
# -- Compiling module platform_mm_interconnect_1_router_default_decode
# -- Compiling module platform_mm_interconnect_1_router
# 
# Top level modules:
# 	platform_mm_interconnect_1_router
# End time: 18:52:14 on Apr 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_slave_agent.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:14 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_slave_agent.sv 
# -- Compiling module altera_merlin_slave_agent
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_slave_agent.sv(618): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_slave_agent.sv(488): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_slave_agent.sv(489): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_slave_agent.sv(490): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_slave_agent.sv(491): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_slave_agent.sv(34): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	altera_merlin_slave_agent
# End time: 18:52:14 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_burst_uncompressor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:14 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_burst_uncompressor.sv 
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# End time: 18:52:14 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_master_agent.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:14 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_master_agent.sv 
# -- Compiling module altera_merlin_master_agent
# 
# Top level modules:
# 	altera_merlin_master_agent
# End time: 18:52:14 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_slave_translator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:14 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_slave_translator.sv 
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# End time: 18:52:14 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_master_translator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:14 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_master_translator.sv 
# -- Compiling module altera_merlin_master_translator
# 
# Top level modules:
# 	altera_merlin_master_translator
# End time: 18:52:14 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:15 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 
# -- Compiling module platform_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
# 
# Top level modules:
# 	platform_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
# End time: 18:52:15 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_width_adapter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:15 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_width_adapter.sv 
# -- Compiling module altera_merlin_width_adapter
# 
# Top level modules:
# 	altera_merlin_width_adapter
# End time: 18:52:15 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_mux_001.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:15 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_mux_001.sv 
# -- Compiling module platform_mm_interconnect_0_rsp_mux_001
# 
# Top level modules:
# 	platform_mm_interconnect_0_rsp_mux_001
# End time: 18:52:15 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:15 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_mux.sv 
# -- Compiling module platform_mm_interconnect_0_rsp_mux
# 
# Top level modules:
# 	platform_mm_interconnect_0_rsp_mux
# End time: 18:52:15 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_demux_002.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:15 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_demux_002.sv 
# -- Compiling module platform_mm_interconnect_0_rsp_demux_002
# 
# Top level modules:
# 	platform_mm_interconnect_0_rsp_demux_002
# End time: 18:52:15 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_demux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:15 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_demux.sv 
# -- Compiling module platform_mm_interconnect_0_rsp_demux
# 
# Top level modules:
# 	platform_mm_interconnect_0_rsp_demux
# End time: 18:52:16 on Apr 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_mux_002.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:16 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_mux_002.sv 
# -- Compiling module platform_mm_interconnect_0_cmd_mux_002
# 
# Top level modules:
# 	platform_mm_interconnect_0_cmd_mux_002
# End time: 18:52:16 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:16 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_mux.sv 
# -- Compiling module platform_mm_interconnect_0_cmd_mux
# 
# Top level modules:
# 	platform_mm_interconnect_0_cmd_mux
# End time: 18:52:16 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_demux_001.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:16 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_demux_001.sv 
# -- Compiling module platform_mm_interconnect_0_cmd_demux_001
# 
# Top level modules:
# 	platform_mm_interconnect_0_cmd_demux_001
# End time: 18:52:16 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_demux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:16 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_demux.sv 
# -- Compiling module platform_mm_interconnect_0_cmd_demux
# 
# Top level modules:
# 	platform_mm_interconnect_0_cmd_demux
# End time: 18:52:16 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:16 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv 
# -- Compiling module altera_merlin_traffic_limiter
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(531): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(602): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(603): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(604): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(605): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(606): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(607): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(612): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(614): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(617): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(618): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(644): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(646): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(647): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(648): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(649): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(650): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(655): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(657): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(660): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(661): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# 
# Top level modules:
# 	altera_merlin_traffic_limiter
# End time: 18:52:16 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 21
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router_004.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:16 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router_004.sv 
# -- Compiling module platform_mm_interconnect_0_router_004_default_decode
# -- Compiling module platform_mm_interconnect_0_router_004
# 
# Top level modules:
# 	platform_mm_interconnect_0_router_004
# End time: 18:52:17 on Apr 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router_003.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:17 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router_003.sv 
# -- Compiling module platform_mm_interconnect_0_router_003_default_decode
# -- Compiling module platform_mm_interconnect_0_router_003
# 
# Top level modules:
# 	platform_mm_interconnect_0_router_003
# End time: 18:52:17 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router_002.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:17 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router_002.sv 
# -- Compiling module platform_mm_interconnect_0_router_002_default_decode
# -- Compiling module platform_mm_interconnect_0_router_002
# 
# Top level modules:
# 	platform_mm_interconnect_0_router_002
# End time: 18:52:17 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router_001.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:17 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router_001.sv 
# -- Compiling module platform_mm_interconnect_0_router_001_default_decode
# -- Compiling module platform_mm_interconnect_0_router_001
# 
# Top level modules:
# 	platform_mm_interconnect_0_router_001
# End time: 18:52:17 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:17 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router.sv 
# -- Compiling module platform_mm_interconnect_0_router_default_decode
# -- Compiling module platform_mm_interconnect_0_router
# 
# Top level modules:
# 	platform_mm_interconnect_0_router
# End time: 18:52:17 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_master_0_p2b_adapter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:17 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_master_0_p2b_adapter.sv 
# -- Compiling module platform_master_0_p2b_adapter
# 
# Top level modules:
# 	platform_master_0_p2b_adapter
# End time: 18:52:17 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_master_0_b2p_adapter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:17 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_master_0_b2p_adapter.sv 
# -- Compiling module platform_master_0_b2p_adapter
# 
# Top level modules:
# 	platform_master_0_b2p_adapter
# End time: 18:52:18 on Apr 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_master_0_timing_adt.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:18 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_master_0_timing_adt.sv 
# -- Compiling module platform_master_0_timing_adt
# 
# Top level modules:
# 	platform_master_0_timing_adt
# End time: 18:52:18 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:18 on Apr 29,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/tb.sv 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 18:52:18 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L platform -voptargs="+acc"  tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L platform -voptargs=""+acc"" tb 
# Start time: 18:47:06 on Apr 29,2021
# Loading sv_std.std
# Loading work.tb
# Loading work.Video_Controller
# Loading work.vga_reset
# Loading work.vga_clock
# Loading work.vga_pixel_gen
# ** Error (suppressible): (vsim-8885) Illegal inout port connection for port 'DRAM_DQ' to reg type.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/tb.sv Line: 37
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./Video_Controller_run_msim_rtl_verilog.do PAUSED at line 78
do Video_Controller_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlib platform
# ** Warning: (vlib-34) Library already exists at "platform".
# vmap platform platform
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap platform platform 
# Modifying modelsim.ini
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/platform.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:48 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/platform.v 
# -- Compiling module platform
# 
# Top level modules:
# 	platform
# End time: 18:52:48 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_reset_controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:48 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_reset_controller.v 
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# End time: 18:52:48 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_reset_synchronizer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:48 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_reset_synchronizer.v 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 18:52:48 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:48 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1.v 
# -- Compiling module platform_mm_interconnect_1
# 
# Top level modules:
# 	platform_mm_interconnect_1
# End time: 18:52:48 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:48 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter.v 
# -- Compiling module platform_mm_interconnect_0_avalon_st_adapter
# 
# Top level modules:
# 	platform_mm_interconnect_0_avalon_st_adapter
# End time: 18:52:48 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_sc_fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:48 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_sc_fifo.v 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 18:52:48 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:49 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0.v 
# -- Compiling module platform_mm_interconnect_0
# 
# Top level modules:
# 	platform_mm_interconnect_0
# End time: 18:52:49 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter_001.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:49 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter_001.v 
# -- Compiling module platform_mm_interconnect_0_avalon_st_adapter_001
# 
# Top level modules:
# 	platform_mm_interconnect_0_avalon_st_adapter_001
# End time: 18:52:49 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_pll_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:49 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_pll_1.v 
# -- Compiling module platform_pll_1
# 
# Top level modules:
# 	platform_pll_1
# End time: 18:52:49 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_pll_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:49 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_pll_0.v 
# -- Compiling module platform_pll_0
# 
# Top level modules:
# 	platform_pll_0
# End time: 18:52:49 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_pio_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:49 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_pio_0.v 
# -- Compiling module platform_pio_0
# 
# Top level modules:
# 	platform_pio_0
# End time: 18:52:49 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_new_sdram_controller_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:49 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_new_sdram_controller_0.v 
# -- Compiling module platform_new_sdram_controller_0_input_efifo_module
# -- Compiling module platform_new_sdram_controller_0
# 
# Top level modules:
# 	platform_new_sdram_controller_0
# End time: 18:52:50 on Apr 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_master_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:50 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_master_0.v 
# -- Compiling module platform_master_0
# 
# Top level modules:
# 	platform_master_0
# End time: 18:52:50 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_packets_to_master.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:50 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_packets_to_master.v 
# -- Compiling module altera_avalon_packets_to_master
# -- Compiling module packets_to_fifo
# -- Compiling module fifo_buffer_single_clock_fifo
# -- Compiling module fifo_buffer_scfifo_with_controls
# -- Compiling module fifo_buffer
# -- Compiling module fifo_to_packet
# -- Compiling module packets_to_master
# 
# Top level modules:
# 	altera_avalon_packets_to_master
# End time: 18:52:50 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_packets_to_bytes.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:50 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_packets_to_bytes.v 
# -- Compiling module altera_avalon_st_packets_to_bytes
# 
# Top level modules:
# 	altera_avalon_st_packets_to_bytes
# End time: 18:52:50 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_bytes_to_packets.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:50 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_bytes_to_packets.v 
# -- Compiling module altera_avalon_st_bytes_to_packets
# 
# Top level modules:
# 	altera_avalon_st_bytes_to_packets
# End time: 18:52:50 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_jtag_interface.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:50 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_jtag_interface.v 
# -- Compiling module altera_avalon_st_jtag_interface
# 
# Top level modules:
# 	altera_avalon_st_jtag_interface
# End time: 18:52:50 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_jtag_dc_streaming.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:50 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_jtag_dc_streaming.v 
# -- Compiling module altera_jtag_control_signal_crosser
# -- Compiling module altera_jtag_src_crosser
# -- Compiling module altera_jtag_dc_streaming
# 
# Top level modules:
# 	altera_jtag_dc_streaming
# End time: 18:52:51 on Apr 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_jtag_sld_node.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:51 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_jtag_sld_node.v 
# -- Compiling module altera_jtag_sld_node
# 
# Top level modules:
# 	altera_jtag_sld_node
# End time: 18:52:51 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_jtag_streaming.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:51 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_jtag_streaming.v 
# -- Compiling module altera_jtag_streaming
# 
# Top level modules:
# 	altera_jtag_streaming
# End time: 18:52:51 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_clock_crosser.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:51 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_clock_crosser.v 
# -- Compiling module altera_avalon_st_clock_crosser
# 
# Top level modules:
# 	altera_avalon_st_clock_crosser
# End time: 18:52:51 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_std_synchronizer_nocut.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:51 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_std_synchronizer_nocut.v 
# -- Compiling module altera_std_synchronizer_nocut
# 
# Top level modules:
# 	altera_std_synchronizer_nocut
# End time: 18:52:51 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_idle_remover.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:51 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_idle_remover.v 
# -- Compiling module altera_avalon_st_idle_remover
# 
# Top level modules:
# 	altera_avalon_st_idle_remover
# End time: 18:52:51 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_idle_inserter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:51 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_idle_inserter.v 
# -- Compiling module altera_avalon_st_idle_inserter
# 
# Top level modules:
# 	altera_avalon_st_idle_inserter
# End time: 18:52:51 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_fifo_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:52 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_fifo_0.v 
# -- Compiling module platform_fifo_0_dual_clock_fifo
# -- Compiling module platform_fifo_0_dcfifo_with_controls
# -- Compiling module platform_fifo_0_map_avalonmm_to_avalonst
# -- Compiling module platform_fifo_0
# 
# Top level modules:
# 	platform_fifo_0
# End time: 18:52:52 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_dma_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:52 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_dma_0.v 
# -- Compiling module platform_dma_0_read_data_mux
# -- Compiling module platform_dma_0_byteenables
# -- Compiling module platform_dma_0_fifo_module_fifo_ram_module
# -- Compiling module platform_dma_0_fifo_module
# -- Compiling module platform_dma_0_mem_read
# -- Compiling module platform_dma_0_mem_write
# -- Compiling module platform_dma_0
# 
# Top level modules:
# 	platform_dma_0
# End time: 18:52:52 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/reset.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:52 on Apr 29,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/reset.sv 
# -- Compiling module vga_reset
# 
# Top level modules:
# 	vga_reset
# End time: 18:52:52 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/Video_Controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:52 on Apr 29,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/Video_Controller.sv 
# -- Compiling module Video_Controller
# 
# Top level modules:
# 	Video_Controller
# End time: 18:52:52 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/vga_pixel_gen.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:52 on Apr 29,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/vga_pixel_gen.sv 
# -- Compiling module vga_pixel_gen
# 
# Top level modules:
# 	vga_pixel_gen
# End time: 18:52:52 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/vga_clock.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:52 on Apr 29,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/vga_clock.sv 
# -- Compiling module vga_clock
# 
# Top level modules:
# 	vga_clock
# End time: 18:52:52 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:52 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 
# -- Compiling module platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# 
# Top level modules:
# 	platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# End time: 18:52:53 on Apr 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1_rsp_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:53 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1_rsp_mux.sv 
# -- Compiling module platform_mm_interconnect_1_rsp_mux
# 
# Top level modules:
# 	platform_mm_interconnect_1_rsp_mux
# End time: 18:52:53 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_arbitrator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:53 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_arbitrator.sv 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 18:52:53 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1_cmd_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:53 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1_cmd_mux.sv 
# -- Compiling module platform_mm_interconnect_1_cmd_mux
# 
# Top level modules:
# 	platform_mm_interconnect_1_cmd_mux
# End time: 18:52:53 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1_cmd_demux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:53 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1_cmd_demux.sv 
# -- Compiling module platform_mm_interconnect_1_cmd_demux
# 
# Top level modules:
# 	platform_mm_interconnect_1_cmd_demux
# End time: 18:52:53 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_burst_adapter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:53 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_burst_adapter.sv 
# -- Compiling module altera_merlin_burst_adapter
# 
# Top level modules:
# 	altera_merlin_burst_adapter
# End time: 18:52:53 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:53 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 
# -- Compiling module altera_merlin_burst_adapter_burstwrap_increment
# -- Compiling module altera_merlin_burst_adapter_adder
# -- Compiling module altera_merlin_burst_adapter_subtractor
# -- Compiling module altera_merlin_burst_adapter_min
# -- Compiling module altera_merlin_burst_adapter_13_1
# 
# Top level modules:
# 	altera_merlin_burst_adapter_13_1
# End time: 18:52:54 on Apr 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_address_alignment.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:54 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_address_alignment.sv 
# -- Compiling module altera_merlin_address_alignment
# 
# Top level modules:
# 	altera_merlin_address_alignment
# End time: 18:52:54 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_pipeline_base.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:54 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_pipeline_base.v 
# -- Compiling module altera_avalon_st_pipeline_base
# 
# Top level modules:
# 	altera_avalon_st_pipeline_base
# End time: 18:52:54 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1_router_001.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:54 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1_router_001.sv 
# -- Compiling module platform_mm_interconnect_1_router_001_default_decode
# -- Compiling module platform_mm_interconnect_1_router_001
# 
# Top level modules:
# 	platform_mm_interconnect_1_router_001
# End time: 18:52:54 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1_router.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:54 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1_router.sv 
# -- Compiling module platform_mm_interconnect_1_router_default_decode
# -- Compiling module platform_mm_interconnect_1_router
# 
# Top level modules:
# 	platform_mm_interconnect_1_router
# End time: 18:52:54 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_slave_agent.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:54 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_slave_agent.sv 
# -- Compiling module altera_merlin_slave_agent
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_slave_agent.sv(618): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_slave_agent.sv(488): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_slave_agent.sv(489): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_slave_agent.sv(490): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_slave_agent.sv(491): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_slave_agent.sv(34): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	altera_merlin_slave_agent
# End time: 18:52:54 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_burst_uncompressor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:55 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_burst_uncompressor.sv 
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# End time: 18:52:55 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_master_agent.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:55 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_master_agent.sv 
# -- Compiling module altera_merlin_master_agent
# 
# Top level modules:
# 	altera_merlin_master_agent
# End time: 18:52:55 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_slave_translator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:55 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_slave_translator.sv 
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# End time: 18:52:55 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_master_translator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:55 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_master_translator.sv 
# -- Compiling module altera_merlin_master_translator
# 
# Top level modules:
# 	altera_merlin_master_translator
# End time: 18:52:55 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:55 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 
# -- Compiling module platform_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
# 
# Top level modules:
# 	platform_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
# End time: 18:52:55 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_width_adapter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:55 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_width_adapter.sv 
# -- Compiling module altera_merlin_width_adapter
# 
# Top level modules:
# 	altera_merlin_width_adapter
# End time: 18:52:56 on Apr 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_mux_001.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:56 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_mux_001.sv 
# -- Compiling module platform_mm_interconnect_0_rsp_mux_001
# 
# Top level modules:
# 	platform_mm_interconnect_0_rsp_mux_001
# End time: 18:52:56 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:56 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_mux.sv 
# -- Compiling module platform_mm_interconnect_0_rsp_mux
# 
# Top level modules:
# 	platform_mm_interconnect_0_rsp_mux
# End time: 18:52:56 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_demux_002.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:56 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_demux_002.sv 
# -- Compiling module platform_mm_interconnect_0_rsp_demux_002
# 
# Top level modules:
# 	platform_mm_interconnect_0_rsp_demux_002
# End time: 18:52:56 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_demux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:56 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_demux.sv 
# -- Compiling module platform_mm_interconnect_0_rsp_demux
# 
# Top level modules:
# 	platform_mm_interconnect_0_rsp_demux
# End time: 18:52:56 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_mux_002.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:56 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_mux_002.sv 
# -- Compiling module platform_mm_interconnect_0_cmd_mux_002
# 
# Top level modules:
# 	platform_mm_interconnect_0_cmd_mux_002
# End time: 18:52:56 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:56 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_mux.sv 
# -- Compiling module platform_mm_interconnect_0_cmd_mux
# 
# Top level modules:
# 	platform_mm_interconnect_0_cmd_mux
# End time: 18:52:57 on Apr 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_demux_001.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:57 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_demux_001.sv 
# -- Compiling module platform_mm_interconnect_0_cmd_demux_001
# 
# Top level modules:
# 	platform_mm_interconnect_0_cmd_demux_001
# End time: 18:52:57 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_demux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:57 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_demux.sv 
# -- Compiling module platform_mm_interconnect_0_cmd_demux
# 
# Top level modules:
# 	platform_mm_interconnect_0_cmd_demux
# End time: 18:52:57 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:57 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv 
# -- Compiling module altera_merlin_traffic_limiter
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(531): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(602): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(603): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(604): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(605): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(606): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(607): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(612): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(614): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(617): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(618): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(644): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(646): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(647): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(648): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(649): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(650): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(655): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(657): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(660): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(661): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# 
# Top level modules:
# 	altera_merlin_traffic_limiter
# End time: 18:52:57 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 21
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router_004.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:57 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router_004.sv 
# -- Compiling module platform_mm_interconnect_0_router_004_default_decode
# -- Compiling module platform_mm_interconnect_0_router_004
# 
# Top level modules:
# 	platform_mm_interconnect_0_router_004
# End time: 18:52:57 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router_003.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:58 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router_003.sv 
# -- Compiling module platform_mm_interconnect_0_router_003_default_decode
# -- Compiling module platform_mm_interconnect_0_router_003
# 
# Top level modules:
# 	platform_mm_interconnect_0_router_003
# End time: 18:52:58 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router_002.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:58 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router_002.sv 
# -- Compiling module platform_mm_interconnect_0_router_002_default_decode
# -- Compiling module platform_mm_interconnect_0_router_002
# 
# Top level modules:
# 	platform_mm_interconnect_0_router_002
# End time: 18:52:58 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router_001.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:58 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router_001.sv 
# -- Compiling module platform_mm_interconnect_0_router_001_default_decode
# -- Compiling module platform_mm_interconnect_0_router_001
# 
# Top level modules:
# 	platform_mm_interconnect_0_router_001
# End time: 18:52:58 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:58 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router.sv 
# -- Compiling module platform_mm_interconnect_0_router_default_decode
# -- Compiling module platform_mm_interconnect_0_router
# 
# Top level modules:
# 	platform_mm_interconnect_0_router
# End time: 18:52:58 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_master_0_p2b_adapter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:58 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_master_0_p2b_adapter.sv 
# -- Compiling module platform_master_0_p2b_adapter
# 
# Top level modules:
# 	platform_master_0_p2b_adapter
# End time: 18:52:58 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_master_0_b2p_adapter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:58 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_master_0_b2p_adapter.sv 
# -- Compiling module platform_master_0_b2p_adapter
# 
# Top level modules:
# 	platform_master_0_b2p_adapter
# End time: 18:52:59 on Apr 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_master_0_timing_adt.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:59 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_master_0_timing_adt.sv 
# -- Compiling module platform_master_0_timing_adt
# 
# Top level modules:
# 	platform_master_0_timing_adt
# End time: 18:52:59 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:59 on Apr 29,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/tb.sv 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 18:52:59 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L platform -voptargs="+acc"  tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L platform -voptargs=""+acc"" tb 
# Start time: 18:47:06 on Apr 29,2021
# Loading sv_std.std
# Loading work.tb
# Loading work.Video_Controller
# Loading work.vga_reset
# Loading work.vga_clock
# Loading work.vga_pixel_gen
# ** Error (suppressible): (vsim-8885) Illegal inout port connection for port 'DRAM_DQ' to reg type.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/tb.sv Line: 37
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./Video_Controller_run_msim_rtl_verilog.do PAUSED at line 78
do Video_Controller_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlib platform
# ** Warning: (vlib-34) Library already exists at "platform".
# vmap platform platform
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap platform platform 
# Modifying modelsim.ini
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/platform.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:53:26 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/platform.v 
# -- Compiling module platform
# 
# Top level modules:
# 	platform
# End time: 18:53:26 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_reset_controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:53:26 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_reset_controller.v 
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# End time: 18:53:26 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_reset_synchronizer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:53:27 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_reset_synchronizer.v 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 18:53:27 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:53:27 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1.v 
# -- Compiling module platform_mm_interconnect_1
# 
# Top level modules:
# 	platform_mm_interconnect_1
# End time: 18:53:27 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:53:27 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter.v 
# -- Compiling module platform_mm_interconnect_0_avalon_st_adapter
# 
# Top level modules:
# 	platform_mm_interconnect_0_avalon_st_adapter
# End time: 18:53:27 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_sc_fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:53:27 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_sc_fifo.v 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 18:53:27 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:53:27 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0.v 
# -- Compiling module platform_mm_interconnect_0
# 
# Top level modules:
# 	platform_mm_interconnect_0
# End time: 18:53:27 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter_001.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:53:27 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter_001.v 
# -- Compiling module platform_mm_interconnect_0_avalon_st_adapter_001
# 
# Top level modules:
# 	platform_mm_interconnect_0_avalon_st_adapter_001
# End time: 18:53:28 on Apr 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_pll_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:53:28 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_pll_1.v 
# -- Compiling module platform_pll_1
# 
# Top level modules:
# 	platform_pll_1
# End time: 18:53:28 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_pll_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:53:28 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_pll_0.v 
# -- Compiling module platform_pll_0
# 
# Top level modules:
# 	platform_pll_0
# End time: 18:53:28 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_pio_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:53:28 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_pio_0.v 
# -- Compiling module platform_pio_0
# 
# Top level modules:
# 	platform_pio_0
# End time: 18:53:28 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_new_sdram_controller_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:53:28 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_new_sdram_controller_0.v 
# -- Compiling module platform_new_sdram_controller_0_input_efifo_module
# -- Compiling module platform_new_sdram_controller_0
# 
# Top level modules:
# 	platform_new_sdram_controller_0
# End time: 18:53:28 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_master_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:53:28 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_master_0.v 
# -- Compiling module platform_master_0
# 
# Top level modules:
# 	platform_master_0
# End time: 18:53:28 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_packets_to_master.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:53:28 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_packets_to_master.v 
# -- Compiling module altera_avalon_packets_to_master
# -- Compiling module packets_to_fifo
# -- Compiling module fifo_buffer_single_clock_fifo
# -- Compiling module fifo_buffer_scfifo_with_controls
# -- Compiling module fifo_buffer
# -- Compiling module fifo_to_packet
# -- Compiling module packets_to_master
# 
# Top level modules:
# 	altera_avalon_packets_to_master
# End time: 18:53:29 on Apr 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_packets_to_bytes.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:53:29 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_packets_to_bytes.v 
# -- Compiling module altera_avalon_st_packets_to_bytes
# 
# Top level modules:
# 	altera_avalon_st_packets_to_bytes
# End time: 18:53:29 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_bytes_to_packets.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:53:29 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_bytes_to_packets.v 
# -- Compiling module altera_avalon_st_bytes_to_packets
# 
# Top level modules:
# 	altera_avalon_st_bytes_to_packets
# End time: 18:53:29 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_jtag_interface.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:53:29 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_jtag_interface.v 
# -- Compiling module altera_avalon_st_jtag_interface
# 
# Top level modules:
# 	altera_avalon_st_jtag_interface
# End time: 18:53:29 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_jtag_dc_streaming.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:53:29 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_jtag_dc_streaming.v 
# -- Compiling module altera_jtag_control_signal_crosser
# -- Compiling module altera_jtag_src_crosser
# -- Compiling module altera_jtag_dc_streaming
# 
# Top level modules:
# 	altera_jtag_dc_streaming
# End time: 18:53:29 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_jtag_sld_node.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:53:29 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_jtag_sld_node.v 
# -- Compiling module altera_jtag_sld_node
# 
# Top level modules:
# 	altera_jtag_sld_node
# End time: 18:53:30 on Apr 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_jtag_streaming.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:53:30 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_jtag_streaming.v 
# -- Compiling module altera_jtag_streaming
# 
# Top level modules:
# 	altera_jtag_streaming
# End time: 18:53:30 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_clock_crosser.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:53:30 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_clock_crosser.v 
# -- Compiling module altera_avalon_st_clock_crosser
# 
# Top level modules:
# 	altera_avalon_st_clock_crosser
# End time: 18:53:30 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_std_synchronizer_nocut.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:53:30 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_std_synchronizer_nocut.v 
# -- Compiling module altera_std_synchronizer_nocut
# 
# Top level modules:
# 	altera_std_synchronizer_nocut
# End time: 18:53:30 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_idle_remover.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:53:30 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_idle_remover.v 
# -- Compiling module altera_avalon_st_idle_remover
# 
# Top level modules:
# 	altera_avalon_st_idle_remover
# End time: 18:53:30 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_idle_inserter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:53:30 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_idle_inserter.v 
# -- Compiling module altera_avalon_st_idle_inserter
# 
# Top level modules:
# 	altera_avalon_st_idle_inserter
# End time: 18:53:31 on Apr 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_fifo_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:53:31 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_fifo_0.v 
# -- Compiling module platform_fifo_0_dual_clock_fifo
# -- Compiling module platform_fifo_0_dcfifo_with_controls
# -- Compiling module platform_fifo_0_map_avalonmm_to_avalonst
# -- Compiling module platform_fifo_0
# 
# Top level modules:
# 	platform_fifo_0
# End time: 18:53:31 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_dma_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:53:31 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_dma_0.v 
# -- Compiling module platform_dma_0_read_data_mux
# -- Compiling module platform_dma_0_byteenables
# -- Compiling module platform_dma_0_fifo_module_fifo_ram_module
# -- Compiling module platform_dma_0_fifo_module
# -- Compiling module platform_dma_0_mem_read
# -- Compiling module platform_dma_0_mem_write
# -- Compiling module platform_dma_0
# 
# Top level modules:
# 	platform_dma_0
# End time: 18:53:31 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/reset.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:53:31 on Apr 29,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/reset.sv 
# -- Compiling module vga_reset
# 
# Top level modules:
# 	vga_reset
# End time: 18:53:31 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/Video_Controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:53:31 on Apr 29,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/Video_Controller.sv 
# -- Compiling module Video_Controller
# 
# Top level modules:
# 	Video_Controller
# End time: 18:53:31 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/vga_pixel_gen.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:53:31 on Apr 29,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/vga_pixel_gen.sv 
# -- Compiling module vga_pixel_gen
# 
# Top level modules:
# 	vga_pixel_gen
# End time: 18:53:31 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/vga_clock.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:53:31 on Apr 29,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/vga_clock.sv 
# -- Compiling module vga_clock
# 
# Top level modules:
# 	vga_clock
# End time: 18:53:32 on Apr 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:53:32 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 
# -- Compiling module platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# 
# Top level modules:
# 	platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# End time: 18:53:32 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1_rsp_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:53:32 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1_rsp_mux.sv 
# -- Compiling module platform_mm_interconnect_1_rsp_mux
# 
# Top level modules:
# 	platform_mm_interconnect_1_rsp_mux
# End time: 18:53:32 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_arbitrator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:53:32 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_arbitrator.sv 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 18:53:32 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1_cmd_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:53:32 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1_cmd_mux.sv 
# -- Compiling module platform_mm_interconnect_1_cmd_mux
# 
# Top level modules:
# 	platform_mm_interconnect_1_cmd_mux
# End time: 18:53:32 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1_cmd_demux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:53:32 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1_cmd_demux.sv 
# -- Compiling module platform_mm_interconnect_1_cmd_demux
# 
# Top level modules:
# 	platform_mm_interconnect_1_cmd_demux
# End time: 18:53:33 on Apr 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_burst_adapter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:53:33 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_burst_adapter.sv 
# -- Compiling module altera_merlin_burst_adapter
# 
# Top level modules:
# 	altera_merlin_burst_adapter
# End time: 18:53:33 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:53:33 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 
# -- Compiling module altera_merlin_burst_adapter_burstwrap_increment
# -- Compiling module altera_merlin_burst_adapter_adder
# -- Compiling module altera_merlin_burst_adapter_subtractor
# -- Compiling module altera_merlin_burst_adapter_min
# -- Compiling module altera_merlin_burst_adapter_13_1
# 
# Top level modules:
# 	altera_merlin_burst_adapter_13_1
# End time: 18:53:33 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_address_alignment.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:53:33 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_address_alignment.sv 
# -- Compiling module altera_merlin_address_alignment
# 
# Top level modules:
# 	altera_merlin_address_alignment
# End time: 18:53:33 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_pipeline_base.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:53:33 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_pipeline_base.v 
# -- Compiling module altera_avalon_st_pipeline_base
# 
# Top level modules:
# 	altera_avalon_st_pipeline_base
# End time: 18:53:33 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1_router_001.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:53:33 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1_router_001.sv 
# -- Compiling module platform_mm_interconnect_1_router_001_default_decode
# -- Compiling module platform_mm_interconnect_1_router_001
# 
# Top level modules:
# 	platform_mm_interconnect_1_router_001
# End time: 18:53:33 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1_router.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:53:34 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1_router.sv 
# -- Compiling module platform_mm_interconnect_1_router_default_decode
# -- Compiling module platform_mm_interconnect_1_router
# 
# Top level modules:
# 	platform_mm_interconnect_1_router
# End time: 18:53:34 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_slave_agent.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:53:34 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_slave_agent.sv 
# -- Compiling module altera_merlin_slave_agent
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_slave_agent.sv(618): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_slave_agent.sv(488): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_slave_agent.sv(489): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_slave_agent.sv(490): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_slave_agent.sv(491): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_slave_agent.sv(34): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	altera_merlin_slave_agent
# End time: 18:53:34 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_burst_uncompressor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:53:34 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_burst_uncompressor.sv 
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# End time: 18:53:34 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_master_agent.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:53:34 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_master_agent.sv 
# -- Compiling module altera_merlin_master_agent
# 
# Top level modules:
# 	altera_merlin_master_agent
# End time: 18:53:35 on Apr 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_slave_translator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:53:35 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_slave_translator.sv 
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# End time: 18:53:35 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_master_translator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:53:35 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_master_translator.sv 
# -- Compiling module altera_merlin_master_translator
# 
# Top level modules:
# 	altera_merlin_master_translator
# End time: 18:53:35 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:53:35 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 
# -- Compiling module platform_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
# 
# Top level modules:
# 	platform_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
# End time: 18:53:35 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_width_adapter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:53:35 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_width_adapter.sv 
# -- Compiling module altera_merlin_width_adapter
# 
# Top level modules:
# 	altera_merlin_width_adapter
# End time: 18:53:36 on Apr 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_mux_001.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:53:36 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_mux_001.sv 
# -- Compiling module platform_mm_interconnect_0_rsp_mux_001
# 
# Top level modules:
# 	platform_mm_interconnect_0_rsp_mux_001
# End time: 18:53:36 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:53:36 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_mux.sv 
# -- Compiling module platform_mm_interconnect_0_rsp_mux
# 
# Top level modules:
# 	platform_mm_interconnect_0_rsp_mux
# End time: 18:53:36 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_demux_002.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:53:36 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_demux_002.sv 
# -- Compiling module platform_mm_interconnect_0_rsp_demux_002
# 
# Top level modules:
# 	platform_mm_interconnect_0_rsp_demux_002
# End time: 18:53:36 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_demux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:53:36 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_demux.sv 
# -- Compiling module platform_mm_interconnect_0_rsp_demux
# 
# Top level modules:
# 	platform_mm_interconnect_0_rsp_demux
# End time: 18:53:37 on Apr 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_mux_002.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:53:37 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_mux_002.sv 
# -- Compiling module platform_mm_interconnect_0_cmd_mux_002
# 
# Top level modules:
# 	platform_mm_interconnect_0_cmd_mux_002
# End time: 18:53:37 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:53:37 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_mux.sv 
# -- Compiling module platform_mm_interconnect_0_cmd_mux
# 
# Top level modules:
# 	platform_mm_interconnect_0_cmd_mux
# End time: 18:53:37 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_demux_001.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:53:37 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_demux_001.sv 
# -- Compiling module platform_mm_interconnect_0_cmd_demux_001
# 
# Top level modules:
# 	platform_mm_interconnect_0_cmd_demux_001
# End time: 18:53:37 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_demux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:53:37 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_demux.sv 
# -- Compiling module platform_mm_interconnect_0_cmd_demux
# 
# Top level modules:
# 	platform_mm_interconnect_0_cmd_demux
# End time: 18:53:38 on Apr 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:53:38 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv 
# -- Compiling module altera_merlin_traffic_limiter
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(531): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(602): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(603): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(604): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(605): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(606): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(607): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(612): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(614): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(617): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(618): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(644): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(646): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(647): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(648): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(649): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(650): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(655): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(657): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(660): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(661): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# 
# Top level modules:
# 	altera_merlin_traffic_limiter
# End time: 18:53:38 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 21
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router_004.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:53:38 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router_004.sv 
# -- Compiling module platform_mm_interconnect_0_router_004_default_decode
# -- Compiling module platform_mm_interconnect_0_router_004
# 
# Top level modules:
# 	platform_mm_interconnect_0_router_004
# End time: 18:53:38 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router_003.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:53:38 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router_003.sv 
# -- Compiling module platform_mm_interconnect_0_router_003_default_decode
# -- Compiling module platform_mm_interconnect_0_router_003
# 
# Top level modules:
# 	platform_mm_interconnect_0_router_003
# End time: 18:53:38 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router_002.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:53:38 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router_002.sv 
# -- Compiling module platform_mm_interconnect_0_router_002_default_decode
# -- Compiling module platform_mm_interconnect_0_router_002
# 
# Top level modules:
# 	platform_mm_interconnect_0_router_002
# End time: 18:53:39 on Apr 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router_001.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:53:39 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router_001.sv 
# -- Compiling module platform_mm_interconnect_0_router_001_default_decode
# -- Compiling module platform_mm_interconnect_0_router_001
# 
# Top level modules:
# 	platform_mm_interconnect_0_router_001
# End time: 18:53:39 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:53:39 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router.sv 
# -- Compiling module platform_mm_interconnect_0_router_default_decode
# -- Compiling module platform_mm_interconnect_0_router
# 
# Top level modules:
# 	platform_mm_interconnect_0_router
# End time: 18:53:39 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_master_0_p2b_adapter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:53:39 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_master_0_p2b_adapter.sv 
# -- Compiling module platform_master_0_p2b_adapter
# 
# Top level modules:
# 	platform_master_0_p2b_adapter
# End time: 18:53:39 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_master_0_b2p_adapter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:53:39 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_master_0_b2p_adapter.sv 
# -- Compiling module platform_master_0_b2p_adapter
# 
# Top level modules:
# 	platform_master_0_b2p_adapter
# End time: 18:53:39 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_master_0_timing_adt.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:53:39 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_master_0_timing_adt.sv 
# -- Compiling module platform_master_0_timing_adt
# 
# Top level modules:
# 	platform_master_0_timing_adt
# End time: 18:53:40 on Apr 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:53:40 on Apr 29,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/tb.sv 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 18:53:40 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L platform -voptargs="+acc"  tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L platform -voptargs=""+acc"" tb 
# Start time: 18:47:06 on Apr 29,2021
# Loading sv_std.std
# Loading work.tb
# Loading work.Video_Controller
# Loading work.vga_reset
# Loading work.vga_clock
# Loading work.vga_pixel_gen
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/tb.sv(44)
#    Time: 0 ps  Iteration: 0  Instance: /tb
# Break in Module tb at C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/tb.sv line 44
run 1ms
run 1ms
do Video_Controller_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlib platform
# ** Warning: (vlib-34) Library already exists at "platform".
# vmap platform platform
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap platform platform 
# Modifying modelsim.ini
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/platform.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:54:18 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/platform.v 
# -- Compiling module platform
# 
# Top level modules:
# 	platform
# End time: 18:54:19 on Apr 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_reset_controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:54:19 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_reset_controller.v 
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# End time: 18:54:19 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_reset_synchronizer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:54:19 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_reset_synchronizer.v 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 18:54:19 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:54:19 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1.v 
# -- Compiling module platform_mm_interconnect_1
# 
# Top level modules:
# 	platform_mm_interconnect_1
# End time: 18:54:19 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:54:19 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter.v 
# -- Compiling module platform_mm_interconnect_0_avalon_st_adapter
# 
# Top level modules:
# 	platform_mm_interconnect_0_avalon_st_adapter
# End time: 18:54:19 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_sc_fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:54:19 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_sc_fifo.v 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 18:54:19 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:54:20 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0.v 
# -- Compiling module platform_mm_interconnect_0
# 
# Top level modules:
# 	platform_mm_interconnect_0
# End time: 18:54:20 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter_001.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:54:20 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter_001.v 
# -- Compiling module platform_mm_interconnect_0_avalon_st_adapter_001
# 
# Top level modules:
# 	platform_mm_interconnect_0_avalon_st_adapter_001
# End time: 18:54:20 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_pll_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:54:20 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_pll_1.v 
# -- Compiling module platform_pll_1
# 
# Top level modules:
# 	platform_pll_1
# End time: 18:54:20 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_pll_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:54:20 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_pll_0.v 
# -- Compiling module platform_pll_0
# 
# Top level modules:
# 	platform_pll_0
# End time: 18:54:20 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_pio_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:54:20 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_pio_0.v 
# -- Compiling module platform_pio_0
# 
# Top level modules:
# 	platform_pio_0
# End time: 18:54:20 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_new_sdram_controller_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:54:20 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_new_sdram_controller_0.v 
# -- Compiling module platform_new_sdram_controller_0_input_efifo_module
# -- Compiling module platform_new_sdram_controller_0
# 
# Top level modules:
# 	platform_new_sdram_controller_0
# End time: 18:54:21 on Apr 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_master_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:54:21 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_master_0.v 
# -- Compiling module platform_master_0
# 
# Top level modules:
# 	platform_master_0
# End time: 18:54:21 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_packets_to_master.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:54:21 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_packets_to_master.v 
# -- Compiling module altera_avalon_packets_to_master
# -- Compiling module packets_to_fifo
# -- Compiling module fifo_buffer_single_clock_fifo
# -- Compiling module fifo_buffer_scfifo_with_controls
# -- Compiling module fifo_buffer
# -- Compiling module fifo_to_packet
# -- Compiling module packets_to_master
# 
# Top level modules:
# 	altera_avalon_packets_to_master
# End time: 18:54:21 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_packets_to_bytes.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:54:21 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_packets_to_bytes.v 
# -- Compiling module altera_avalon_st_packets_to_bytes
# 
# Top level modules:
# 	altera_avalon_st_packets_to_bytes
# End time: 18:54:21 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_bytes_to_packets.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:54:21 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_bytes_to_packets.v 
# -- Compiling module altera_avalon_st_bytes_to_packets
# 
# Top level modules:
# 	altera_avalon_st_bytes_to_packets
# End time: 18:54:21 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_jtag_interface.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:54:21 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_jtag_interface.v 
# -- Compiling module altera_avalon_st_jtag_interface
# 
# Top level modules:
# 	altera_avalon_st_jtag_interface
# End time: 18:54:22 on Apr 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_jtag_dc_streaming.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:54:22 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_jtag_dc_streaming.v 
# -- Compiling module altera_jtag_control_signal_crosser
# -- Compiling module altera_jtag_src_crosser
# -- Compiling module altera_jtag_dc_streaming
# 
# Top level modules:
# 	altera_jtag_dc_streaming
# End time: 18:54:22 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_jtag_sld_node.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:54:22 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_jtag_sld_node.v 
# -- Compiling module altera_jtag_sld_node
# 
# Top level modules:
# 	altera_jtag_sld_node
# End time: 18:54:22 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_jtag_streaming.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:54:22 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_jtag_streaming.v 
# -- Compiling module altera_jtag_streaming
# 
# Top level modules:
# 	altera_jtag_streaming
# End time: 18:54:22 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_clock_crosser.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:54:22 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_clock_crosser.v 
# -- Compiling module altera_avalon_st_clock_crosser
# 
# Top level modules:
# 	altera_avalon_st_clock_crosser
# End time: 18:54:22 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_std_synchronizer_nocut.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:54:22 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_std_synchronizer_nocut.v 
# -- Compiling module altera_std_synchronizer_nocut
# 
# Top level modules:
# 	altera_std_synchronizer_nocut
# End time: 18:54:22 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_idle_remover.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:54:23 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_idle_remover.v 
# -- Compiling module altera_avalon_st_idle_remover
# 
# Top level modules:
# 	altera_avalon_st_idle_remover
# End time: 18:54:23 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_idle_inserter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:54:23 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_idle_inserter.v 
# -- Compiling module altera_avalon_st_idle_inserter
# 
# Top level modules:
# 	altera_avalon_st_idle_inserter
# End time: 18:54:23 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_fifo_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:54:23 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_fifo_0.v 
# -- Compiling module platform_fifo_0_dual_clock_fifo
# -- Compiling module platform_fifo_0_dcfifo_with_controls
# -- Compiling module platform_fifo_0_map_avalonmm_to_avalonst
# -- Compiling module platform_fifo_0
# 
# Top level modules:
# 	platform_fifo_0
# End time: 18:54:23 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_dma_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:54:23 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_dma_0.v 
# -- Compiling module platform_dma_0_read_data_mux
# -- Compiling module platform_dma_0_byteenables
# -- Compiling module platform_dma_0_fifo_module_fifo_ram_module
# -- Compiling module platform_dma_0_fifo_module
# -- Compiling module platform_dma_0_mem_read
# -- Compiling module platform_dma_0_mem_write
# -- Compiling module platform_dma_0
# 
# Top level modules:
# 	platform_dma_0
# End time: 18:54:23 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/reset.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:54:23 on Apr 29,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/reset.sv 
# -- Compiling module vga_reset
# 
# Top level modules:
# 	vga_reset
# End time: 18:54:23 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/Video_Controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:54:23 on Apr 29,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/Video_Controller.sv 
# -- Compiling module Video_Controller
# 
# Top level modules:
# 	Video_Controller
# End time: 18:54:23 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/vga_pixel_gen.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:54:23 on Apr 29,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/vga_pixel_gen.sv 
# -- Compiling module vga_pixel_gen
# 
# Top level modules:
# 	vga_pixel_gen
# End time: 18:54:24 on Apr 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/vga_clock.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:54:24 on Apr 29,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/vga_clock.sv 
# -- Compiling module vga_clock
# 
# Top level modules:
# 	vga_clock
# End time: 18:54:24 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:54:24 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 
# -- Compiling module platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# 
# Top level modules:
# 	platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# End time: 18:54:24 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1_rsp_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:54:24 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1_rsp_mux.sv 
# -- Compiling module platform_mm_interconnect_1_rsp_mux
# 
# Top level modules:
# 	platform_mm_interconnect_1_rsp_mux
# End time: 18:54:24 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_arbitrator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:54:24 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_arbitrator.sv 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 18:54:24 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1_cmd_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:54:24 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1_cmd_mux.sv 
# -- Compiling module platform_mm_interconnect_1_cmd_mux
# 
# Top level modules:
# 	platform_mm_interconnect_1_cmd_mux
# End time: 18:54:24 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1_cmd_demux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:54:24 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1_cmd_demux.sv 
# -- Compiling module platform_mm_interconnect_1_cmd_demux
# 
# Top level modules:
# 	platform_mm_interconnect_1_cmd_demux
# End time: 18:54:25 on Apr 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_burst_adapter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:54:25 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_burst_adapter.sv 
# -- Compiling module altera_merlin_burst_adapter
# 
# Top level modules:
# 	altera_merlin_burst_adapter
# End time: 18:54:25 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:54:25 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 
# -- Compiling module altera_merlin_burst_adapter_burstwrap_increment
# -- Compiling module altera_merlin_burst_adapter_adder
# -- Compiling module altera_merlin_burst_adapter_subtractor
# -- Compiling module altera_merlin_burst_adapter_min
# -- Compiling module altera_merlin_burst_adapter_13_1
# 
# Top level modules:
# 	altera_merlin_burst_adapter_13_1
# End time: 18:54:25 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_address_alignment.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:54:25 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_address_alignment.sv 
# -- Compiling module altera_merlin_address_alignment
# 
# Top level modules:
# 	altera_merlin_address_alignment
# End time: 18:54:25 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_pipeline_base.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:54:25 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_pipeline_base.v 
# -- Compiling module altera_avalon_st_pipeline_base
# 
# Top level modules:
# 	altera_avalon_st_pipeline_base
# End time: 18:54:25 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1_router_001.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:54:25 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1_router_001.sv 
# -- Compiling module platform_mm_interconnect_1_router_001_default_decode
# -- Compiling module platform_mm_interconnect_1_router_001
# 
# Top level modules:
# 	platform_mm_interconnect_1_router_001
# End time: 18:54:26 on Apr 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1_router.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:54:26 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1_router.sv 
# -- Compiling module platform_mm_interconnect_1_router_default_decode
# -- Compiling module platform_mm_interconnect_1_router
# 
# Top level modules:
# 	platform_mm_interconnect_1_router
# End time: 18:54:26 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_slave_agent.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:54:26 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_slave_agent.sv 
# -- Compiling module altera_merlin_slave_agent
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_slave_agent.sv(618): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_slave_agent.sv(488): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_slave_agent.sv(489): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_slave_agent.sv(490): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_slave_agent.sv(491): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_slave_agent.sv(34): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	altera_merlin_slave_agent
# End time: 18:54:26 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_burst_uncompressor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:54:26 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_burst_uncompressor.sv 
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# End time: 18:54:26 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_master_agent.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:54:26 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_master_agent.sv 
# -- Compiling module altera_merlin_master_agent
# 
# Top level modules:
# 	altera_merlin_master_agent
# End time: 18:54:26 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_slave_translator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:54:26 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_slave_translator.sv 
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# End time: 18:54:27 on Apr 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_master_translator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:54:27 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_master_translator.sv 
# -- Compiling module altera_merlin_master_translator
# 
# Top level modules:
# 	altera_merlin_master_translator
# End time: 18:54:27 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:54:27 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 
# -- Compiling module platform_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
# 
# Top level modules:
# 	platform_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
# End time: 18:54:27 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_width_adapter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:54:27 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_width_adapter.sv 
# -- Compiling module altera_merlin_width_adapter
# 
# Top level modules:
# 	altera_merlin_width_adapter
# End time: 18:54:27 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_mux_001.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:54:27 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_mux_001.sv 
# -- Compiling module platform_mm_interconnect_0_rsp_mux_001
# 
# Top level modules:
# 	platform_mm_interconnect_0_rsp_mux_001
# End time: 18:54:27 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:54:27 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_mux.sv 
# -- Compiling module platform_mm_interconnect_0_rsp_mux
# 
# Top level modules:
# 	platform_mm_interconnect_0_rsp_mux
# End time: 18:54:28 on Apr 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_demux_002.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:54:28 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_demux_002.sv 
# -- Compiling module platform_mm_interconnect_0_rsp_demux_002
# 
# Top level modules:
# 	platform_mm_interconnect_0_rsp_demux_002
# End time: 18:54:28 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_demux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:54:28 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_demux.sv 
# -- Compiling module platform_mm_interconnect_0_rsp_demux
# 
# Top level modules:
# 	platform_mm_interconnect_0_rsp_demux
# End time: 18:54:28 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_mux_002.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:54:28 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_mux_002.sv 
# -- Compiling module platform_mm_interconnect_0_cmd_mux_002
# 
# Top level modules:
# 	platform_mm_interconnect_0_cmd_mux_002
# End time: 18:54:28 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:54:28 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_mux.sv 
# -- Compiling module platform_mm_interconnect_0_cmd_mux
# 
# Top level modules:
# 	platform_mm_interconnect_0_cmd_mux
# End time: 18:54:28 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_demux_001.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:54:28 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_demux_001.sv 
# -- Compiling module platform_mm_interconnect_0_cmd_demux_001
# 
# Top level modules:
# 	platform_mm_interconnect_0_cmd_demux_001
# End time: 18:54:28 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_demux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:54:29 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_demux.sv 
# -- Compiling module platform_mm_interconnect_0_cmd_demux
# 
# Top level modules:
# 	platform_mm_interconnect_0_cmd_demux
# End time: 18:54:29 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:54:29 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv 
# -- Compiling module altera_merlin_traffic_limiter
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(531): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(602): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(603): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(604): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(605): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(606): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(607): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(612): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(614): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(617): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(618): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(644): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(646): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(647): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(648): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(649): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(650): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(655): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(657): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(660): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(661): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# 
# Top level modules:
# 	altera_merlin_traffic_limiter
# End time: 18:54:29 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 21
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router_004.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:54:29 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router_004.sv 
# -- Compiling module platform_mm_interconnect_0_router_004_default_decode
# -- Compiling module platform_mm_interconnect_0_router_004
# 
# Top level modules:
# 	platform_mm_interconnect_0_router_004
# End time: 18:54:29 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router_003.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:54:29 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router_003.sv 
# -- Compiling module platform_mm_interconnect_0_router_003_default_decode
# -- Compiling module platform_mm_interconnect_0_router_003
# 
# Top level modules:
# 	platform_mm_interconnect_0_router_003
# End time: 18:54:29 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router_002.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:54:29 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router_002.sv 
# -- Compiling module platform_mm_interconnect_0_router_002_default_decode
# -- Compiling module platform_mm_interconnect_0_router_002
# 
# Top level modules:
# 	platform_mm_interconnect_0_router_002
# End time: 18:54:29 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router_001.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:54:30 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router_001.sv 
# -- Compiling module platform_mm_interconnect_0_router_001_default_decode
# -- Compiling module platform_mm_interconnect_0_router_001
# 
# Top level modules:
# 	platform_mm_interconnect_0_router_001
# End time: 18:54:30 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:54:30 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router.sv 
# -- Compiling module platform_mm_interconnect_0_router_default_decode
# -- Compiling module platform_mm_interconnect_0_router
# 
# Top level modules:
# 	platform_mm_interconnect_0_router
# End time: 18:54:30 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_master_0_p2b_adapter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:54:30 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_master_0_p2b_adapter.sv 
# -- Compiling module platform_master_0_p2b_adapter
# 
# Top level modules:
# 	platform_master_0_p2b_adapter
# End time: 18:54:30 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_master_0_b2p_adapter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:54:30 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_master_0_b2p_adapter.sv 
# -- Compiling module platform_master_0_b2p_adapter
# 
# Top level modules:
# 	platform_master_0_b2p_adapter
# End time: 18:54:30 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_master_0_timing_adt.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:54:30 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_master_0_timing_adt.sv 
# -- Compiling module platform_master_0_timing_adt
# 
# Top level modules:
# 	platform_master_0_timing_adt
# End time: 18:54:30 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:54:30 on Apr 29,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/tb.sv 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 18:54:31 on Apr 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L platform -voptargs="+acc"  tb
# End time: 18:54:34 on Apr 29,2021, Elapsed time: 0:07:28
# Errors: 18, Warnings: 13
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L platform -voptargs=""+acc"" tb 
# Start time: 18:54:34 on Apr 29,2021
# Loading sv_std.std
# Loading work.tb
# Loading work.Video_Controller
# Loading work.vga_reset
# Loading work.vga_clock
# Loading work.vga_pixel_gen
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/tb.sv(44)
#    Time: 0 ps  Iteration: 0  Instance: /tb
# Break in Module tb at C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/tb.sv line 44
run 1ms
do Video_Controller_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/simulation/modelsim/rtl_work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/simulation/modelsim/rtl_work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/simulation/modelsim/rtl_work".
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlib platform
# ** Warning: (vlib-34) Library already exists at "platform".
# vmap platform platform
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap platform platform 
# Modifying modelsim.ini
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/platform.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:55:38 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/platform.v 
# -- Compiling module platform
# 
# Top level modules:
# 	platform
# End time: 18:55:38 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_reset_controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:55:38 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_reset_controller.v 
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# End time: 18:55:38 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_reset_synchronizer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:55:38 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_reset_synchronizer.v 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 18:55:38 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:55:38 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1.v 
# -- Compiling module platform_mm_interconnect_1
# 
# Top level modules:
# 	platform_mm_interconnect_1
# End time: 18:55:38 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:55:38 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter.v 
# -- Compiling module platform_mm_interconnect_0_avalon_st_adapter
# 
# Top level modules:
# 	platform_mm_interconnect_0_avalon_st_adapter
# End time: 18:55:38 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_sc_fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:55:39 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_sc_fifo.v 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 18:55:39 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:55:39 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0.v 
# -- Compiling module platform_mm_interconnect_0
# 
# Top level modules:
# 	platform_mm_interconnect_0
# End time: 18:55:39 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter_001.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:55:39 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter_001.v 
# -- Compiling module platform_mm_interconnect_0_avalon_st_adapter_001
# 
# Top level modules:
# 	platform_mm_interconnect_0_avalon_st_adapter_001
# End time: 18:55:39 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_pll_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:55:39 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_pll_1.v 
# -- Compiling module platform_pll_1
# 
# Top level modules:
# 	platform_pll_1
# End time: 18:55:39 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_pll_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:55:39 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_pll_0.v 
# -- Compiling module platform_pll_0
# 
# Top level modules:
# 	platform_pll_0
# End time: 18:55:39 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_pio_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:55:39 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_pio_0.v 
# -- Compiling module platform_pio_0
# 
# Top level modules:
# 	platform_pio_0
# End time: 18:55:40 on Apr 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_new_sdram_controller_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:55:40 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_new_sdram_controller_0.v 
# -- Compiling module platform_new_sdram_controller_0_input_efifo_module
# -- Compiling module platform_new_sdram_controller_0
# 
# Top level modules:
# 	platform_new_sdram_controller_0
# End time: 18:55:40 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_master_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:55:40 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_master_0.v 
# -- Compiling module platform_master_0
# 
# Top level modules:
# 	platform_master_0
# End time: 18:55:40 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_packets_to_master.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:55:40 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_packets_to_master.v 
# -- Compiling module altera_avalon_packets_to_master
# -- Compiling module packets_to_fifo
# -- Compiling module fifo_buffer_single_clock_fifo
# -- Compiling module fifo_buffer_scfifo_with_controls
# -- Compiling module fifo_buffer
# -- Compiling module fifo_to_packet
# -- Compiling module packets_to_master
# 
# Top level modules:
# 	altera_avalon_packets_to_master
# End time: 18:55:40 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_packets_to_bytes.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:55:40 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_packets_to_bytes.v 
# -- Compiling module altera_avalon_st_packets_to_bytes
# 
# Top level modules:
# 	altera_avalon_st_packets_to_bytes
# End time: 18:55:40 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_bytes_to_packets.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:55:40 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_bytes_to_packets.v 
# -- Compiling module altera_avalon_st_bytes_to_packets
# 
# Top level modules:
# 	altera_avalon_st_bytes_to_packets
# End time: 18:55:41 on Apr 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_jtag_interface.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:55:41 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_jtag_interface.v 
# -- Compiling module altera_avalon_st_jtag_interface
# 
# Top level modules:
# 	altera_avalon_st_jtag_interface
# End time: 18:55:41 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_jtag_dc_streaming.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:55:41 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_jtag_dc_streaming.v 
# -- Compiling module altera_jtag_control_signal_crosser
# -- Compiling module altera_jtag_src_crosser
# -- Compiling module altera_jtag_dc_streaming
# 
# Top level modules:
# 	altera_jtag_dc_streaming
# End time: 18:55:41 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_jtag_sld_node.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:55:41 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_jtag_sld_node.v 
# -- Compiling module altera_jtag_sld_node
# 
# Top level modules:
# 	altera_jtag_sld_node
# End time: 18:55:41 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_jtag_streaming.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:55:41 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_jtag_streaming.v 
# -- Compiling module altera_jtag_streaming
# 
# Top level modules:
# 	altera_jtag_streaming
# End time: 18:55:41 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_clock_crosser.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:55:41 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_clock_crosser.v 
# -- Compiling module altera_avalon_st_clock_crosser
# 
# Top level modules:
# 	altera_avalon_st_clock_crosser
# End time: 18:55:42 on Apr 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_std_synchronizer_nocut.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:55:42 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_std_synchronizer_nocut.v 
# -- Compiling module altera_std_synchronizer_nocut
# 
# Top level modules:
# 	altera_std_synchronizer_nocut
# End time: 18:55:42 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_idle_remover.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:55:42 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_idle_remover.v 
# -- Compiling module altera_avalon_st_idle_remover
# 
# Top level modules:
# 	altera_avalon_st_idle_remover
# End time: 18:55:42 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_idle_inserter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:55:42 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_idle_inserter.v 
# -- Compiling module altera_avalon_st_idle_inserter
# 
# Top level modules:
# 	altera_avalon_st_idle_inserter
# End time: 18:55:42 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_fifo_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:55:42 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_fifo_0.v 
# -- Compiling module platform_fifo_0_dual_clock_fifo
# -- Compiling module platform_fifo_0_dcfifo_with_controls
# -- Compiling module platform_fifo_0_map_avalonmm_to_avalonst
# -- Compiling module platform_fifo_0
# 
# Top level modules:
# 	platform_fifo_0
# End time: 18:55:42 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_dma_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:55:42 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_dma_0.v 
# -- Compiling module platform_dma_0_read_data_mux
# -- Compiling module platform_dma_0_byteenables
# -- Compiling module platform_dma_0_fifo_module_fifo_ram_module
# -- Compiling module platform_dma_0_fifo_module
# -- Compiling module platform_dma_0_mem_read
# -- Compiling module platform_dma_0_mem_write
# -- Compiling module platform_dma_0
# 
# Top level modules:
# 	platform_dma_0
# End time: 18:55:43 on Apr 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/reset.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:55:43 on Apr 29,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/reset.sv 
# -- Compiling module vga_reset
# 
# Top level modules:
# 	vga_reset
# End time: 18:55:43 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/Video_Controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:55:43 on Apr 29,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/Video_Controller.sv 
# -- Compiling module Video_Controller
# 
# Top level modules:
# 	Video_Controller
# End time: 18:55:43 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/vga_pixel_gen.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:55:43 on Apr 29,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/vga_pixel_gen.sv 
# -- Compiling module vga_pixel_gen
# 
# Top level modules:
# 	vga_pixel_gen
# End time: 18:55:43 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/vga_clock.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:55:43 on Apr 29,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/vga_clock.sv 
# -- Compiling module vga_clock
# 
# Top level modules:
# 	vga_clock
# End time: 18:55:43 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:55:43 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 
# -- Compiling module platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# 
# Top level modules:
# 	platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# End time: 18:55:43 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1_rsp_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:55:43 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1_rsp_mux.sv 
# -- Compiling module platform_mm_interconnect_1_rsp_mux
# 
# Top level modules:
# 	platform_mm_interconnect_1_rsp_mux
# End time: 18:55:43 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_arbitrator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:55:43 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_arbitrator.sv 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 18:55:44 on Apr 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1_cmd_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:55:44 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1_cmd_mux.sv 
# -- Compiling module platform_mm_interconnect_1_cmd_mux
# 
# Top level modules:
# 	platform_mm_interconnect_1_cmd_mux
# End time: 18:55:44 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1_cmd_demux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:55:44 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1_cmd_demux.sv 
# -- Compiling module platform_mm_interconnect_1_cmd_demux
# 
# Top level modules:
# 	platform_mm_interconnect_1_cmd_demux
# End time: 18:55:44 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_burst_adapter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:55:44 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_burst_adapter.sv 
# -- Compiling module altera_merlin_burst_adapter
# 
# Top level modules:
# 	altera_merlin_burst_adapter
# End time: 18:55:44 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:55:44 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 
# -- Compiling module altera_merlin_burst_adapter_burstwrap_increment
# -- Compiling module altera_merlin_burst_adapter_adder
# -- Compiling module altera_merlin_burst_adapter_subtractor
# -- Compiling module altera_merlin_burst_adapter_min
# -- Compiling module altera_merlin_burst_adapter_13_1
# 
# Top level modules:
# 	altera_merlin_burst_adapter_13_1
# End time: 18:55:44 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_address_alignment.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:55:44 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_address_alignment.sv 
# -- Compiling module altera_merlin_address_alignment
# 
# Top level modules:
# 	altera_merlin_address_alignment
# End time: 18:55:45 on Apr 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_pipeline_base.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:55:45 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_pipeline_base.v 
# -- Compiling module altera_avalon_st_pipeline_base
# 
# Top level modules:
# 	altera_avalon_st_pipeline_base
# End time: 18:55:45 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1_router_001.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:55:45 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1_router_001.sv 
# -- Compiling module platform_mm_interconnect_1_router_001_default_decode
# -- Compiling module platform_mm_interconnect_1_router_001
# 
# Top level modules:
# 	platform_mm_interconnect_1_router_001
# End time: 18:55:45 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1_router.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:55:45 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1_router.sv 
# -- Compiling module platform_mm_interconnect_1_router_default_decode
# -- Compiling module platform_mm_interconnect_1_router
# 
# Top level modules:
# 	platform_mm_interconnect_1_router
# End time: 18:55:45 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_slave_agent.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:55:45 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_slave_agent.sv 
# -- Compiling module altera_merlin_slave_agent
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_slave_agent.sv(618): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_slave_agent.sv(488): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_slave_agent.sv(489): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_slave_agent.sv(490): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_slave_agent.sv(491): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_slave_agent.sv(34): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	altera_merlin_slave_agent
# End time: 18:55:45 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_burst_uncompressor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:55:46 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_burst_uncompressor.sv 
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# End time: 18:55:46 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_master_agent.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:55:46 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_master_agent.sv 
# -- Compiling module altera_merlin_master_agent
# 
# Top level modules:
# 	altera_merlin_master_agent
# End time: 18:55:46 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_slave_translator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:55:46 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_slave_translator.sv 
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# End time: 18:55:46 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_master_translator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:55:46 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_master_translator.sv 
# -- Compiling module altera_merlin_master_translator
# 
# Top level modules:
# 	altera_merlin_master_translator
# End time: 18:55:46 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:55:46 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 
# -- Compiling module platform_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
# 
# Top level modules:
# 	platform_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
# End time: 18:55:46 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_width_adapter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:55:47 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_width_adapter.sv 
# -- Compiling module altera_merlin_width_adapter
# 
# Top level modules:
# 	altera_merlin_width_adapter
# End time: 18:55:47 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_mux_001.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:55:47 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_mux_001.sv 
# -- Compiling module platform_mm_interconnect_0_rsp_mux_001
# 
# Top level modules:
# 	platform_mm_interconnect_0_rsp_mux_001
# End time: 18:55:47 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:55:47 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_mux.sv 
# -- Compiling module platform_mm_interconnect_0_rsp_mux
# 
# Top level modules:
# 	platform_mm_interconnect_0_rsp_mux
# End time: 18:55:47 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_demux_002.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:55:47 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_demux_002.sv 
# -- Compiling module platform_mm_interconnect_0_rsp_demux_002
# 
# Top level modules:
# 	platform_mm_interconnect_0_rsp_demux_002
# End time: 18:55:47 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_demux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:55:47 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_demux.sv 
# -- Compiling module platform_mm_interconnect_0_rsp_demux
# 
# Top level modules:
# 	platform_mm_interconnect_0_rsp_demux
# End time: 18:55:47 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_mux_002.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:55:47 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_mux_002.sv 
# -- Compiling module platform_mm_interconnect_0_cmd_mux_002
# 
# Top level modules:
# 	platform_mm_interconnect_0_cmd_mux_002
# End time: 18:55:48 on Apr 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:55:48 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_mux.sv 
# -- Compiling module platform_mm_interconnect_0_cmd_mux
# 
# Top level modules:
# 	platform_mm_interconnect_0_cmd_mux
# End time: 18:55:48 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_demux_001.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:55:48 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_demux_001.sv 
# -- Compiling module platform_mm_interconnect_0_cmd_demux_001
# 
# Top level modules:
# 	platform_mm_interconnect_0_cmd_demux_001
# End time: 18:55:48 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_demux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:55:48 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_demux.sv 
# -- Compiling module platform_mm_interconnect_0_cmd_demux
# 
# Top level modules:
# 	platform_mm_interconnect_0_cmd_demux
# End time: 18:55:48 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:55:48 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv 
# -- Compiling module altera_merlin_traffic_limiter
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(531): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(602): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(603): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(604): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(605): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(606): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(607): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(612): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(614): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(617): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(618): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(644): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(646): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(647): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(648): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(649): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(650): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(655): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(657): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(660): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv(661): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# 
# Top level modules:
# 	altera_merlin_traffic_limiter
# End time: 18:55:48 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 21
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router_004.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:55:49 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router_004.sv 
# -- Compiling module platform_mm_interconnect_0_router_004_default_decode
# -- Compiling module platform_mm_interconnect_0_router_004
# 
# Top level modules:
# 	platform_mm_interconnect_0_router_004
# End time: 18:55:49 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router_003.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:55:49 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router_003.sv 
# -- Compiling module platform_mm_interconnect_0_router_003_default_decode
# -- Compiling module platform_mm_interconnect_0_router_003
# 
# Top level modules:
# 	platform_mm_interconnect_0_router_003
# End time: 18:55:49 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router_002.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:55:49 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router_002.sv 
# -- Compiling module platform_mm_interconnect_0_router_002_default_decode
# -- Compiling module platform_mm_interconnect_0_router_002
# 
# Top level modules:
# 	platform_mm_interconnect_0_router_002
# End time: 18:55:49 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router_001.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:55:49 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router_001.sv 
# -- Compiling module platform_mm_interconnect_0_router_001_default_decode
# -- Compiling module platform_mm_interconnect_0_router_001
# 
# Top level modules:
# 	platform_mm_interconnect_0_router_001
# End time: 18:55:49 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:55:49 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router.sv 
# -- Compiling module platform_mm_interconnect_0_router_default_decode
# -- Compiling module platform_mm_interconnect_0_router
# 
# Top level modules:
# 	platform_mm_interconnect_0_router
# End time: 18:55:49 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_master_0_p2b_adapter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:55:50 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_master_0_p2b_adapter.sv 
# -- Compiling module platform_master_0_p2b_adapter
# 
# Top level modules:
# 	platform_master_0_p2b_adapter
# End time: 18:55:50 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_master_0_b2p_adapter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:55:50 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_master_0_b2p_adapter.sv 
# -- Compiling module platform_master_0_b2p_adapter
# 
# Top level modules:
# 	platform_master_0_b2p_adapter
# End time: 18:55:50 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_master_0_timing_adt.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:55:50 on Apr 29,2021
# vlog -reportprogress 300 -sv -work platform "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_master_0_timing_adt.sv 
# -- Compiling module platform_master_0_timing_adt
# 
# Top level modules:
# 	platform_master_0_timing_adt
# End time: 18:55:50 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:55:50 on Apr 29,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/tb.sv 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 18:55:50 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L platform -voptargs="+acc"  tb
# End time: 18:55:52 on Apr 29,2021, Elapsed time: 0:01:18
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L platform -voptargs=""+acc"" tb 
# Start time: 18:55:52 on Apr 29,2021
# Loading sv_std.std
# Loading work.tb
# Loading work.Video_Controller
# Loading work.vga_reset
# Loading work.vga_clock
# Loading work.vga_pixel_gen
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/tb.sv(44)
#    Time: 0 ps  Iteration: 0  Instance: /tb
# Break in Module tb at C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/source/tb.sv line 44
run 1ms
add wave -position insertpoint  \
sim:/tb/DUT/U3/h_counter
add wave -position insertpoint  \
sim:/tb/DUT/U3/v_counter
run 10ms
# End time: 08:02:33 on Apr 30,2021, Elapsed time: 13:06:41
# Errors: 0, Warnings: 0
