# âš™ï¸ RISC-V RVX10 â€” Single-Cycle Extension (RV32I Custom Instructions)

Welcome! ğŸ‰  
This project extends a **single-cycle RISC-V RV32I CPU** with **10 new custom single-cycle instructions (RVX10)** using the `CUSTOM-0` opcode space.  
It includes source code, a testbench, and a memory image for simulation.

---

## ğŸ“ Files Included

- `riscvsingle.sv` â€” SystemVerilog source with the **CPU + testbench**.  
  The top testbench module is `testbench`, which instantiates `top` (the CPU).
- `rvx10.hex` â€” **Instruction memory image** loaded using `$readmemh`.  
  Contains all test programs for the new RVX10 instructions.
- `rvx10.s` â€” (optional) **Assembly source** for `rvx10.hex` (for reference).
- `Makefile` â€” simple build and run commands.
- `README.md` â€” this file ğŸ˜„

âœ… **Simulation passes** when the CPU stores the value **25 (0x19)** to **address 100 (0x64)** â€” this triggers the message **â€œSimulation succeededâ€** in the console.

---

## ğŸ§  New RVX10 Instructions

All 10 instructions are **R-type** and use opcode `0x0B` (`CUSTOM-0`):

| Instruction | Description | Operation |
|--------------|--------------|------------|
| ANDN  | Bitwise AND with inverted rs2 | `rd = rs1 & ~rs2` |
| ORN   | Bitwise OR with inverted rs2  | `rd = rs1 | ~rs2` |
| XNOR  | Bitwise XNOR                  | `rd = ~(rs1 ^ rs2)` |
| MIN   | Signed minimum                | `rd = (rs1 < rs2) ? rs1 : rs2` |
| MAX   | Signed maximum                | `rd = (rs1 > rs2) ? rs1 : rs2` |
| MINU  | Unsigned minimum              | `rd = (rs1 <u rs2) ? rs1 : rs2` |
| MAXU  | Unsigned maximum              | `rd = (rs1 >u rs2) ? rs1 : rs2` |
| ROL   | Rotate left                   | `rd = (rs1 << sh) | (rs1 >> (32-sh))` |
| ROR   | Rotate right                  | `rd = (rs1 >> sh) | (rs1 << (32-sh))` |
| ABS   | Absolute value (rs2 ignored)  | `rd = (rs1[31]) ? -rs1 : rs1` |

ğŸ“ *All execute in a single cycle and reuse the existing ALU datapath.*

---

## ğŸ§° Requirements

- **Icarus Verilog** (`iverilog` and `vvp`)
  - Ubuntu / Debian â†’ `sudo apt install iverilog`
  - macOS â†’ `brew install icarus-verilog`
  - Windows â†’ install from official site or MSYS2  
- (Optional) **GTKWave** for waveform viewing â†’ `sudo apt install gtkwave` or `brew install gtkwave`

---

## ğŸ“ Directory Layout

Put the three files in one folder (example):
```
riscv_single/
â”œâ”€â”€ riscvsingle.sv
â”œâ”€â”€ riscvtest.txt
â””â”€â”€ riscvtest.s        (optional)
```



---


 âš ï¸ Important: The simulation reads riscvtest.txt using a relative path.
Run the simulator from the folder that contains the file (or edit the path inside riscvsingle.sv).

## ğŸ§° Build & Run (Terminal)
ğŸ§ Linux / ğŸ macOS
```bash
cd /path/to/riscv_single

# Compile (enable SystemVerilog-2012 support)
iverilog -g2012 -o cpu_tb riscvsingle.sv

# Run
vvp cpu_tb
```

# Compile (enable SystemVerilog-2012 support)
iverilog -g2012 -o cpu_tb riscvsingle.sv

# Run
vvp cpu_tb

## ğŸªŸ Windows (PowerShell or CMD)
```bat
cd C:\path\to\riscv_single
iverilog -g2012 -o cpu_tb riscvsingle.sv
vvp cpu_tb
```


 âœ… Expected console output

Simulation succeeded

## ğŸ§± Makefile (optional)

You can also use the included Makefile:

```bash
make run        # build + run
make waves      # build + run + open wave.vcd in GTKWave
make clean      # remove generated files
```


If you prefer not to use Make, just run the iverilog/vvp commands shown above.

## ğŸ“Š Waveforms (Optional, with GTKWave)

The testbench is set up to dump wave.vcd. To open it:

 after running the simulation:
gtkwave wave.vcd


If you donâ€™t see a VCD file, ensure the following block exists inside `module testbench;` in `riscvsingle.sv`:
```systemverilog
initial begin
  $dumpfile("wave.vcd");
  $dumpvars(0, testbench);
end
```


Rebuild and run again to regenerate the VCD ğŸ”

## ğŸ§  Notes for Students

This is a single-cycle RV32I subset implementation aimed at instructional use.

The provided program image exercises ALU ops, load/store, and *branches.

âœ… Success criterion: a store of value 25 to memory address 100, which triggers the â€œSimulation succeededâ€ message from the testbench.

## ğŸ“œ License / Credits

This teaching setup is adapted for course use.
Original single-cycle RISC-V example design is based on standard educational resources for RV32I.



