(self.webpackChunk_N_E=self.webpackChunk_N_E||[]).push([[4199],{7634:(e,n,i)=>{Promise.resolve().then(i.bind(i,5416))},5416:(e,n,i)=>{"use strict";i.r(n),i.d(n,{default:()=>o});var s=i(5155);i(2115);var t=i(4055),a=i(8370),r=i(230);let o=()=>(0,s.jsxs)("div",{className:"bg-gray-100 min-h-screen flex flex-col",children:[(0,s.jsx)("div",{className:"bg-black",children:(0,s.jsx)(a.default,{})}),(0,s.jsx)(r.A,{title:"Testing & characterization of data converters",duration:"180 minutes",speakers:["Dr. R. S. Ashwin Kumar","Dr. Rakesh Kumar Palani","Dr. Ankesh Jain"],format:"Presentation",abstract:"Modern system-on-chips (SoCs) are mixed-signal in nature, comprising a combination of purely analog and mixed-signal circuits.\nAnalog circuits are characterized in the analog domain, and the test setup typically uses signal generators for stimulus, while the output is measured directly on spectrum analyzers, oscilloscopes, etc.\nMixed-signal systems like analog-to-digital converters (ADCs) & digital-to-analog converters (DACs), on the other hand, entail complexities not only in design but also in testing, owing to their mixed-signal nature.\n\nIn particular, since the output of ADCs is digital bits, characterization of ADCs involves careful post-processing of this digital data.\nThis post-processing is required to be done in the time domain or in the frequency domain, depending on the parameter being measured.\nThis demands that the designer or test engineer be aware of the different parameters that are of interest in an ADC and the relevance of these parameters for each application.\n\nFor example, static linearity of ADCs is measured in the time domain, while dynamic linearity requires careful measurement in the frequency domain using the discrete Fourier transform (DFT).\nBesides, even the analog stimulus for ADCs must be carefully chosen and applied so as to capture the true performance of the ADC.\nAs a result, understanding basic signal processing techniques and tools is essential for anyone working with ADCs.\nSuch working knowledge not only helps during testing but also aids in making design choices that make the design amenable to easier testing (like having a crude digital-to-analog converter (DAC) on-chip for easier testing of high-speed ADCs).\n\n---\n\nThis tutorial aims to comprehensively explain the basic signal processing knowledge required for testing.\nIn addition, it will discuss all other important aspects while testing, such as how to choose the input signal frequency, the minimum no. of FFT points, etc.\nBesides, the challenges in testing both discrete-time and high-speed continuous-time ADCs and DACs will be explained in detail with example results.\n",domain:"VLSI Circuit and SoC Design",keywords:"Data converters, analog-to-digital converter testing,\nDNL/INL, SNDR, ENOB",prerequisites:"No Prerequisites. Open to all.",speakerBiographies:["Speaker 1: R. S. Ashwin Kumar, Assistant Professor, IIT Kanpur\n      \nR. S. Ashwin Kumar received the B.E. degree from the College of Engineering, Guindy (CEG), Anna University, Chennai, India, in 2013, and the Ph.D. degree from IIT Madras, Chennai, India, in 2020.\n\nHe is currently an Assistant Professor with IIT Kanpur, Kanpur, India.\n\nHis research interests are in mixed-signal IC design focusing on data converters and signal processing.\n","Speaker 2: Rakesh Kumar Palani, Associate Professor, IIT Delhi\n\nRakesh K. Palani received his B.Tech. in Electrical Engineering from the National Institute of Technology, Kurukshetra, India in 2007 and his Ph.D. in Electrical Engineering from the University of Minnesota, Twin Cities in 2015.\n\nFor his Ph.D., he worked on the design of PVT-tolerant inverter-based circuits for baseband analog applications.\n\nHis research interest includes design of low-power filters, ADCs, and amplifiers.\n\nIn 2011, he was with Broadcom Corporation, Minneapolis, where he worked on design of word line drivers for SRAM.\n\nIn 2014, he was at Qualcomm, San Diego, where he worked on flicker noise reduction techniques in discrete time delta sigma modulators.\n\nHe is currently working as an Associate Professor at IIT Delhi.\n\n","Speaker 3: Ankesh Jain, Associate Professor, IIT Delhi\n\nAnkesh Jain (S’09–M’16) received his Ph.D. from IIT Madras, Chennai, India, in 2016, where he worked on the design and characterization of high-speed continuous-time delta–sigma converters. He is currently serving as an Associate Professor at IIT Delhi. Prior to this, he was a Postdoctoral Researcher at the University of Ulm, Germany. His current research interests include data-conversion, power converters, and phase-lock techniques. Dr. Jain was a co-recipient of the ISCAS 2013 Best Student Paper Award.\n\n"],basicStructure:"Here is the formatted version of the session details:\n\n**There are a total of six sessions, with each session taking approximately 30 minutes.**\n\n**1. ADC Performance Metrics**\n*Presenter: R. S. Ashwin Kumar*\n\na. Static non-linearity measurement for DC signals\nb. Need for frequency domain measurements for dynamic non-linearity\nc. Differentiating SQNR, SNR, SNDR (SINAD) & SFDR\nd. Need for DFT & refresher on spectral analysis\ne. How to choose the input frequency given the sampling frequency\nf. Need for windowing in practice and necessity of windowing in noise-shaping ADCs\n\n\n**2. Measurement of DNL & INL**\n*Presenter: Rakesh Kumar Palani*\n\na. Using a ramp-based test to measure DNL & INL\nb. How to remove the DC offset & gain error before estimating DNL & INL\nc. Practical difficulties with ramp input-based measurement\nd. Need for sinusoidal histogram-based test setup\ne. Inverting the characteristics to measure the DNL & INL\nf. Missing codes & non-monotonicity\ng. When to look for DNL & when to look for INL\n\n\n**3. Challenges in Testing Discrete-Time ADCs**\n*Presenter: R. S. Ashwin Kumar*\n\na. Need for clean sinusoidal signal generators\nb. Need for reference buffer and input buffer\nc. How to choose or design the right buffer\nd. Effect of noise on reference voltages, and need for LDOs\ne. Choosing the right passives for high-precision measurement\nf. Example measurement results\n\n\n**4. Challenges in Testing High-Speed Continuous-Time ADCs**\n*Presenter: Ankesh Jain*\n\na. Effect of clock jitter; choosing the right clock source\nb. Using a cheap DAC for easier measurements\nc. Design of such DACs & discussion on common architectures for such DACs\nd. Duo-binary scheme for measurement of the high-speed ADCs\ne. Example measurement results\n\n\n**5. Testing High-Speed Time-Interleaved ADCs**\n*Presenter: Ankesh Jain*\n\na. Need for time-interleaved ADCs\nb. Brief discussion on the effect of channel mismatches in offset, gain, and timing\nc. Understanding the impact of these mismatches on the output spectrum\nd. Digital calibration\n\n**6. Testing of DACs**\n*Presenter: Rakesh Kumar Palani*\n\na. Measurement of DNL & INL for DAC\nb. Measuring SFDR\nc. Generation of high-speed sinusoidal digital signals\nd. Two-tone testing\ne. Characterization of DAC across the amplitude\nf. Design of high-speed DDFS\ng. RF DAC testing\nh. LDO requirement\n\n",youtubeVideoId:""}),(0,s.jsx)(t.A,{})]})}},e=>{var n=n=>e(e.s=n);e.O(0,[6711,6851,9181,1028,230,8441,1517,7358],()=>n(7634)),_N_E=e.O()}]);