Classic Timing Analyzer report for Ozy_Janus
Fri Sep 21 20:00:32 2007
Quartus II Version 6.1 Build 201 11/27/2006 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'IFCLK'
  6. Clock Setup: 'CLK_12MHZ'
  7. Clock Setup: 'PCLK_12MHZ'
  8. Clock Setup: 'SPI_SCK'
  9. Clock Setup: 'FX2_CLK'
 10. Clock Hold: 'IFCLK'
 11. Clock Hold: 'CLK_12MHZ'
 12. Clock Hold: 'PCLK_12MHZ'
 13. Clock Hold: 'SPI_SCK'
 14. Clock Hold: 'FX2_CLK'
 15. tsu
 16. tco
 17. tpd
 18. th
 19. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2006 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------+-----------+----------------------------------+----------------------------------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+--------------+
; Type                         ; Slack     ; Required Time                    ; Actual Time                      ; From                                                                                            ; To                                                                                                                                                      ; From Clock ; To Clock   ; Failed Paths ;
+------------------------------+-----------+----------------------------------+----------------------------------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+--------------+
; Worst-case tsu               ; N/A       ; None                             ; 6.774 ns                         ; GPIO[22]                                                                                        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]                                                                                                 ; --         ; SPI_SCK    ; 0            ;
; Worst-case tco               ; N/A       ; None                             ; 21.018 ns                        ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[6] ; DEBUG_LED2                                                                                                                                              ; CLK_12MHZ  ; --         ; 0            ;
; Worst-case tpd               ; N/A       ; None                             ; 13.378 ns                        ; A2                                                                                              ; CLK_MCLK                                                                                                                                                ; --         ; --         ; 0            ;
; Worst-case th                ; N/A       ; None                             ; 0.939 ns                         ; DOUT                                                                                            ; q[0]                                                                                                                                                    ; --         ; CLK_12MHZ  ; 0            ;
; Clock Setup: 'IFCLK'         ; 5.930 ns  ; 48.00 MHz ( period = 20.833 ns ) ; 111.46 MHz ( period = 8.972 ns ) ; Rx_fifo_enable                                                                                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~portb_address_reg11 ; IFCLK      ; IFCLK      ; 0            ;
; Clock Setup: 'SPI_SCK'       ; 14.016 ns ; 48.00 MHz ( period = 20.833 ns ) ; 146.69 MHz ( period = 6.817 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]                                         ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]                                                                                                 ; SPI_SCK    ; SPI_SCK    ; 0            ;
; Clock Setup: 'FX2_CLK'       ; 17.236 ns ; 48.00 MHz ( period = 20.833 ns ) ; 278.01 MHz ( period = 3.597 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1                                           ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0]                                                                                                  ; FX2_CLK    ; FX2_CLK    ; 0            ;
; Clock Setup: 'PCLK_12MHZ'    ; 30.131 ns ; 12.50 MHz ( period = 80.000 ns ) ; 50.66 MHz ( period = 19.738 ns ) ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[6] ; state_PWM.00001                                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0            ;
; Clock Setup: 'CLK_12MHZ'     ; 30.821 ns ; 12.29 MHz ( period = 81.380 ns ) ; 50.66 MHz ( period = 19.738 ns ) ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[6] ; state_PWM.00001                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ  ; 0            ;
; Clock Hold: 'IFCLK'          ; 0.499 ns  ; 48.00 MHz ( period = 20.833 ns ) ; N/A                              ; FIFO_ADR[1]~reg0                                                                                ; FIFO_ADR[1]~reg0                                                                                                                                        ; IFCLK      ; IFCLK      ; 0            ;
; Clock Hold: 'CLK_12MHZ'      ; 0.499 ns  ; 12.29 MHz ( period = 81.380 ns ) ; N/A                              ; CCcount[6]                                                                                      ; CCcount[6]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ  ; 0            ;
; Clock Hold: 'PCLK_12MHZ'     ; 0.499 ns  ; 12.50 MHz ( period = 80.000 ns ) ; N/A                              ; CCcount[6]                                                                                      ; CCcount[6]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0            ;
; Clock Hold: 'SPI_SCK'        ; 0.499 ns  ; 48.00 MHz ( period = 20.833 ns ) ; N/A                              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]                                         ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]                                                                                                 ; SPI_SCK    ; SPI_SCK    ; 0            ;
; Clock Hold: 'FX2_CLK'        ; 0.903 ns  ; 48.00 MHz ( period = 20.833 ns ) ; N/A                              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1                                           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2                                                                                                   ; FX2_CLK    ; FX2_CLK    ; 0            ;
; Total number of failed paths ;           ;                                  ;                                  ;                                                                                                 ;                                                                                                                                                         ;            ;            ; 0            ;
+------------------------------+-----------+----------------------------------+----------------------------------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                             ;
+-------------------------------------------------------+--------------------+-----------------+-------------------------+-------------+
; Option                                                ; Setting            ; From            ; To                      ; Entity Name ;
+-------------------------------------------------------+--------------------+-----------------+-------------------------+-------------+
; Device Name                                           ; EP2C8Q208C8        ;                 ;                         ;             ;
; Timing Models                                         ; Final              ;                 ;                         ;             ;
; Default hold multicycle                               ; Same as Multicycle ;                 ;                         ;             ;
; Cut paths between unrelated clock domains             ; On                 ;                 ;                         ;             ;
; Cut off read during write signal paths                ; On                 ;                 ;                         ;             ;
; Cut off feedback from I/O pins                        ; On                 ;                 ;                         ;             ;
; Report Combined Fast/Slow Timing                      ; Off                ;                 ;                         ;             ;
; fmax Requirement                                      ; 48 MHz             ;                 ;                         ;             ;
; Ignore Clock Settings                                 ; Off                ;                 ;                         ;             ;
; Analyze latches as synchronous elements               ; On                 ;                 ;                         ;             ;
; Enable Recovery/Removal analysis                      ; Off                ;                 ;                         ;             ;
; Enable Clock Latency                                  ; Off                ;                 ;                         ;             ;
; Number of source nodes to report per destination node ; 10                 ;                 ;                         ;             ;
; Number of destination nodes to report                 ; 10                 ;                 ;                         ;             ;
; Number of paths to report                             ; 200                ;                 ;                         ;             ;
; Report Minimum Timing Checks                          ; Off                ;                 ;                         ;             ;
; Use Fast Timing Models                                ; Off                ;                 ;                         ;             ;
; Report IO Paths Separately                            ; Off                ;                 ;                         ;             ;
; Clock Settings                                        ; BCLK to AK5394A    ;                 ; BCLK                    ;             ;
; Clock Settings                                        ; CBCLK to TLV320    ;                 ; CBCLK                   ;             ;
; Clock Settings                                        ; CLK_12MHZ          ;                 ; CLK_12MHZ               ;             ;
; Clock Settings                                        ; CLRCLK to TLV320   ;                 ; CLRCLK                  ;             ;
; Clock Settings                                        ; 48MHz clock        ;                 ; IFCLK                   ;             ;
; Clock Settings                                        ; LRCLK to AD5394A   ;                 ; LRCLK                   ;             ;
; Clock Settings                                        ; PCLK_12MHZ         ;                 ; PCLK_12MHZ              ;             ;
; Cut Timing Path                                       ; On                 ; delayed_wrptr_g ; rs_dgwp|dffpipe3|dffe4a ; dcfifo_6ae1 ;
; Cut Timing Path                                       ; On                 ; rdptr_g         ; ws_dgrp|dffpipe6|dffe7a ; dcfifo_6ae1 ;
; Cut Timing Path                                       ; On                 ; rdptr_g         ; ws_dgrp|dffpipe8|dffe9a ; dcfifo_ege1 ;
+-------------------------------------------------------+--------------------+-----------------+-------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                   ;
+-----------------+--------------------+---------------+------------------+---------------+--------------+-----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type          ; Fmax Requirement ; Early Latency ; Late Latency ; Based on  ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+---------------+------------------+---------------+--------------+-----------+-----------------------+---------------------+--------+--------------+
; IFCLK           ; 48MHz clock        ; User Pin      ; 48.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
; CLK_12MHZ       ; CLK_12MHZ          ; User Pin      ; 12.29 MHz        ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
; PCLK_12MHZ      ; PCLK_12MHZ         ; User Pin      ; 12.5 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
; BCLK            ; BCLK to AK5394A    ; Internal Node ; 12.29 MHz        ; 0.000 ns      ; 0.000 ns     ; CLK_12MHZ ; 1                     ; 1                   ; AUTO   ;              ;
; LRCLK           ; LRCLK to AD5394A   ; Internal Node ; 0.19 MHz         ; 0.000 ns      ; 0.000 ns     ; CLK_12MHZ ; 1                     ; 64                  ; AUTO   ;              ;
; CBCLK           ; CBCLK to TLV320    ; Internal Node ; 3.07 MHz         ; 0.000 ns      ; 0.000 ns     ; CLK_12MHZ ; 1                     ; 4                   ; AUTO   ;              ;
; CLRCLK          ; CLRCLK to TLV320   ; Internal Node ; 0.05 MHz         ; 0.000 ns      ; 0.000 ns     ; CLK_12MHZ ; 1                     ; 256                 ; AUTO   ;              ;
; SPI_SCK         ;                    ; User Pin      ; 48.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
; FX2_CLK         ;                    ; User Pin      ; 48.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+---------------+------------------+---------------+--------------+-----------+-----------------------+---------------------+--------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'IFCLK'                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From           ; To                                                                                                                                                       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 5.930 ns                                ; 111.46 MHz ( period = 8.972 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~portb_address_reg11  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.160 ns                 ; 4.230 ns                ;
; 5.930 ns                                ; 111.46 MHz ( period = 8.972 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~portb_address_reg10  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.160 ns                 ; 4.230 ns                ;
; 5.930 ns                                ; 111.46 MHz ( period = 8.972 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~portb_address_reg9   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.160 ns                 ; 4.230 ns                ;
; 5.930 ns                                ; 111.46 MHz ( period = 8.972 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~portb_address_reg8   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.160 ns                 ; 4.230 ns                ;
; 5.930 ns                                ; 111.46 MHz ( period = 8.972 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~portb_address_reg7   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.160 ns                 ; 4.230 ns                ;
; 5.930 ns                                ; 111.46 MHz ( period = 8.972 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~portb_address_reg6   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.160 ns                 ; 4.230 ns                ;
; 5.930 ns                                ; 111.46 MHz ( period = 8.972 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~portb_address_reg5   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.160 ns                 ; 4.230 ns                ;
; 5.930 ns                                ; 111.46 MHz ( period = 8.972 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~portb_address_reg4   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.160 ns                 ; 4.230 ns                ;
; 5.930 ns                                ; 111.46 MHz ( period = 8.972 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~portb_address_reg3   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.160 ns                 ; 4.230 ns                ;
; 5.930 ns                                ; 111.46 MHz ( period = 8.972 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~portb_address_reg2   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.160 ns                 ; 4.230 ns                ;
; 5.930 ns                                ; 111.46 MHz ( period = 8.972 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~portb_address_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.160 ns                 ; 4.230 ns                ;
; 5.930 ns                                ; 111.46 MHz ( period = 8.972 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~portb_address_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.160 ns                 ; 4.230 ns                ;
; 5.930 ns                                ; 111.46 MHz ( period = 8.972 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.140 ns                 ; 4.210 ns                ;
; 5.930 ns                                ; 111.46 MHz ( period = 8.972 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~portb_we_reg         ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.160 ns                 ; 4.230 ns                ;
; 6.296 ns                                ; 121.36 MHz ( period = 8.240 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~portb_address_reg11 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.179 ns                 ; 3.883 ns                ;
; 6.296 ns                                ; 121.36 MHz ( period = 8.240 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~portb_address_reg10 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.179 ns                 ; 3.883 ns                ;
; 6.296 ns                                ; 121.36 MHz ( period = 8.240 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~portb_address_reg9  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.179 ns                 ; 3.883 ns                ;
; 6.296 ns                                ; 121.36 MHz ( period = 8.240 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~portb_address_reg8  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.179 ns                 ; 3.883 ns                ;
; 6.296 ns                                ; 121.36 MHz ( period = 8.240 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~portb_address_reg7  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.179 ns                 ; 3.883 ns                ;
; 6.296 ns                                ; 121.36 MHz ( period = 8.240 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~portb_address_reg6  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.179 ns                 ; 3.883 ns                ;
; 6.296 ns                                ; 121.36 MHz ( period = 8.240 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~portb_address_reg5  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.179 ns                 ; 3.883 ns                ;
; 6.296 ns                                ; 121.36 MHz ( period = 8.240 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~portb_address_reg4  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.179 ns                 ; 3.883 ns                ;
; 6.296 ns                                ; 121.36 MHz ( period = 8.240 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~portb_address_reg3  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.179 ns                 ; 3.883 ns                ;
; 6.296 ns                                ; 121.36 MHz ( period = 8.240 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~portb_address_reg2  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.179 ns                 ; 3.883 ns                ;
; 6.296 ns                                ; 121.36 MHz ( period = 8.240 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~portb_address_reg1  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.179 ns                 ; 3.883 ns                ;
; 6.296 ns                                ; 121.36 MHz ( period = 8.240 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~portb_address_reg0  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.179 ns                 ; 3.883 ns                ;
; 6.296 ns                                ; 121.36 MHz ( period = 8.240 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.159 ns                 ; 3.863 ns                ;
; 6.296 ns                                ; 121.36 MHz ( period = 8.240 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~portb_we_reg        ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.179 ns                 ; 3.883 ns                ;
; 6.297 ns                                ; 121.39 MHz ( period = 8.238 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~portb_address_reg11  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.187 ns                 ; 3.890 ns                ;
; 6.297 ns                                ; 121.39 MHz ( period = 8.238 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~portb_address_reg10  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.187 ns                 ; 3.890 ns                ;
; 6.297 ns                                ; 121.39 MHz ( period = 8.238 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~portb_address_reg9   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.187 ns                 ; 3.890 ns                ;
; 6.297 ns                                ; 121.39 MHz ( period = 8.238 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~portb_address_reg8   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.187 ns                 ; 3.890 ns                ;
; 6.297 ns                                ; 121.39 MHz ( period = 8.238 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~portb_address_reg7   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.187 ns                 ; 3.890 ns                ;
; 6.297 ns                                ; 121.39 MHz ( period = 8.238 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~portb_address_reg6   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.187 ns                 ; 3.890 ns                ;
; 6.297 ns                                ; 121.39 MHz ( period = 8.238 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~portb_address_reg5   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.187 ns                 ; 3.890 ns                ;
; 6.297 ns                                ; 121.39 MHz ( period = 8.238 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~portb_address_reg4   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.187 ns                 ; 3.890 ns                ;
; 6.297 ns                                ; 121.39 MHz ( period = 8.238 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~portb_address_reg3   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.187 ns                 ; 3.890 ns                ;
; 6.297 ns                                ; 121.39 MHz ( period = 8.238 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~portb_address_reg2   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.187 ns                 ; 3.890 ns                ;
; 6.297 ns                                ; 121.39 MHz ( period = 8.238 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~portb_address_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.187 ns                 ; 3.890 ns                ;
; 6.297 ns                                ; 121.39 MHz ( period = 8.238 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~portb_address_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.187 ns                 ; 3.890 ns                ;
; 6.297 ns                                ; 121.39 MHz ( period = 8.238 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.167 ns                 ; 3.870 ns                ;
; 6.297 ns                                ; 121.39 MHz ( period = 8.238 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~portb_we_reg         ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.187 ns                 ; 3.890 ns                ;
; 6.336 ns                                ; 122.55 MHz ( period = 8.160 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~portb_address_reg11  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.200 ns                 ; 3.864 ns                ;
; 6.336 ns                                ; 122.55 MHz ( period = 8.160 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~portb_address_reg10  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.200 ns                 ; 3.864 ns                ;
; 6.336 ns                                ; 122.55 MHz ( period = 8.160 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~portb_address_reg9   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.200 ns                 ; 3.864 ns                ;
; 6.336 ns                                ; 122.55 MHz ( period = 8.160 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~portb_address_reg8   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.200 ns                 ; 3.864 ns                ;
; 6.336 ns                                ; 122.55 MHz ( period = 8.160 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~portb_address_reg7   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.200 ns                 ; 3.864 ns                ;
; 6.336 ns                                ; 122.55 MHz ( period = 8.160 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~portb_address_reg6   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.200 ns                 ; 3.864 ns                ;
; 6.336 ns                                ; 122.55 MHz ( period = 8.160 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~portb_address_reg5   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.200 ns                 ; 3.864 ns                ;
; 6.336 ns                                ; 122.55 MHz ( period = 8.160 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~portb_address_reg4   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.200 ns                 ; 3.864 ns                ;
; 6.336 ns                                ; 122.55 MHz ( period = 8.160 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~portb_address_reg3   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.200 ns                 ; 3.864 ns                ;
; 6.336 ns                                ; 122.55 MHz ( period = 8.160 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~portb_address_reg2   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.200 ns                 ; 3.864 ns                ;
; 6.336 ns                                ; 122.55 MHz ( period = 8.160 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~portb_address_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.200 ns                 ; 3.864 ns                ;
; 6.336 ns                                ; 122.55 MHz ( period = 8.160 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~portb_address_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.200 ns                 ; 3.864 ns                ;
; 6.336 ns                                ; 122.55 MHz ( period = 8.160 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.180 ns                 ; 3.844 ns                ;
; 6.336 ns                                ; 122.55 MHz ( period = 8.160 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~portb_we_reg         ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.200 ns                 ; 3.864 ns                ;
; 6.394 ns                                ; 124.32 MHz ( period = 8.044 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~portb_address_reg11 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.195 ns                 ; 3.801 ns                ;
; 6.394 ns                                ; 124.32 MHz ( period = 8.044 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~portb_address_reg10 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.195 ns                 ; 3.801 ns                ;
; 6.394 ns                                ; 124.32 MHz ( period = 8.044 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~portb_address_reg9  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.195 ns                 ; 3.801 ns                ;
; 6.394 ns                                ; 124.32 MHz ( period = 8.044 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~portb_address_reg8  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.195 ns                 ; 3.801 ns                ;
; 6.394 ns                                ; 124.32 MHz ( period = 8.044 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~portb_address_reg7  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.195 ns                 ; 3.801 ns                ;
; 6.394 ns                                ; 124.32 MHz ( period = 8.044 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~portb_address_reg6  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.195 ns                 ; 3.801 ns                ;
; 6.394 ns                                ; 124.32 MHz ( period = 8.044 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~portb_address_reg5  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.195 ns                 ; 3.801 ns                ;
; 6.394 ns                                ; 124.32 MHz ( period = 8.044 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~portb_address_reg4  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.195 ns                 ; 3.801 ns                ;
; 6.394 ns                                ; 124.32 MHz ( period = 8.044 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~portb_address_reg3  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.195 ns                 ; 3.801 ns                ;
; 6.394 ns                                ; 124.32 MHz ( period = 8.044 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~portb_address_reg2  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.195 ns                 ; 3.801 ns                ;
; 6.394 ns                                ; 124.32 MHz ( period = 8.044 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~portb_address_reg1  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.195 ns                 ; 3.801 ns                ;
; 6.394 ns                                ; 124.32 MHz ( period = 8.044 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~portb_address_reg0  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.195 ns                 ; 3.801 ns                ;
; 6.394 ns                                ; 124.32 MHz ( period = 8.044 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.175 ns                 ; 3.781 ns                ;
; 6.394 ns                                ; 124.32 MHz ( period = 8.044 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~portb_we_reg        ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.195 ns                 ; 3.801 ns                ;
; 6.513 ns                                ; 128.11 MHz ( period = 7.806 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[12]                                            ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.153 ns                 ; 3.640 ns                ;
; 6.573 ns                                ; 130.11 MHz ( period = 7.686 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~portb_address_reg11 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.171 ns                 ; 3.598 ns                ;
; 6.573 ns                                ; 130.11 MHz ( period = 7.686 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~portb_address_reg10 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.171 ns                 ; 3.598 ns                ;
; 6.573 ns                                ; 130.11 MHz ( period = 7.686 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~portb_address_reg9  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.171 ns                 ; 3.598 ns                ;
; 6.573 ns                                ; 130.11 MHz ( period = 7.686 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~portb_address_reg8  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.171 ns                 ; 3.598 ns                ;
; 6.573 ns                                ; 130.11 MHz ( period = 7.686 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~portb_address_reg7  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.171 ns                 ; 3.598 ns                ;
; 6.573 ns                                ; 130.11 MHz ( period = 7.686 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~portb_address_reg6  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.171 ns                 ; 3.598 ns                ;
; 6.573 ns                                ; 130.11 MHz ( period = 7.686 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~portb_address_reg5  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.171 ns                 ; 3.598 ns                ;
; 6.573 ns                                ; 130.11 MHz ( period = 7.686 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~portb_address_reg4  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.171 ns                 ; 3.598 ns                ;
; 6.573 ns                                ; 130.11 MHz ( period = 7.686 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~portb_address_reg3  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.171 ns                 ; 3.598 ns                ;
; 6.573 ns                                ; 130.11 MHz ( period = 7.686 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~portb_address_reg2  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.171 ns                 ; 3.598 ns                ;
; 6.573 ns                                ; 130.11 MHz ( period = 7.686 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~portb_address_reg1  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.171 ns                 ; 3.598 ns                ;
; 6.573 ns                                ; 130.11 MHz ( period = 7.686 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~portb_address_reg0  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.171 ns                 ; 3.598 ns                ;
; 6.573 ns                                ; 130.11 MHz ( period = 7.686 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.151 ns                 ; 3.578 ns                ;
; 6.573 ns                                ; 130.11 MHz ( period = 7.686 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~portb_we_reg        ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.171 ns                 ; 3.598 ns                ;
; 6.599 ns                                ; 130.99 MHz ( period = 7.634 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[11]                                            ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.153 ns                 ; 3.554 ns                ;
; 6.604 ns                                ; 131.16 MHz ( period = 7.624 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~portb_address_reg11  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.213 ns                 ; 3.609 ns                ;
; 6.604 ns                                ; 131.16 MHz ( period = 7.624 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~portb_address_reg10  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.213 ns                 ; 3.609 ns                ;
; 6.604 ns                                ; 131.16 MHz ( period = 7.624 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~portb_address_reg9   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.213 ns                 ; 3.609 ns                ;
; 6.604 ns                                ; 131.16 MHz ( period = 7.624 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~portb_address_reg8   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.213 ns                 ; 3.609 ns                ;
; 6.604 ns                                ; 131.16 MHz ( period = 7.624 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~portb_address_reg7   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.213 ns                 ; 3.609 ns                ;
; 6.604 ns                                ; 131.16 MHz ( period = 7.624 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~portb_address_reg6   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.213 ns                 ; 3.609 ns                ;
; 6.604 ns                                ; 131.16 MHz ( period = 7.624 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~portb_address_reg5   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.213 ns                 ; 3.609 ns                ;
; 6.604 ns                                ; 131.16 MHz ( period = 7.624 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~portb_address_reg4   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.213 ns                 ; 3.609 ns                ;
; 6.604 ns                                ; 131.16 MHz ( period = 7.624 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~portb_address_reg3   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.213 ns                 ; 3.609 ns                ;
; 6.604 ns                                ; 131.16 MHz ( period = 7.624 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~portb_address_reg2   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.213 ns                 ; 3.609 ns                ;
; 6.604 ns                                ; 131.16 MHz ( period = 7.624 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~portb_address_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.213 ns                 ; 3.609 ns                ;
; 6.604 ns                                ; 131.16 MHz ( period = 7.624 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~portb_address_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.213 ns                 ; 3.609 ns                ;
; 6.604 ns                                ; 131.16 MHz ( period = 7.624 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.193 ns                 ; 3.589 ns                ;
; 6.604 ns                                ; 131.16 MHz ( period = 7.624 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~portb_we_reg         ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.213 ns                 ; 3.609 ns                ;
; 6.685 ns                                ; 134.01 MHz ( period = 7.462 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[10]                                            ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.153 ns                 ; 3.468 ns                ;
; 6.771 ns                                ; 137.17 MHz ( period = 7.290 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[9]                                             ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.153 ns                 ; 3.382 ns                ;
; 6.857 ns                                ; 140.49 MHz ( period = 7.118 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[8]                                             ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.153 ns                 ; 3.296 ns                ;
; 6.917 ns                                ; 142.90 MHz ( period = 6.998 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~portb_address_reg11  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.162 ns                 ; 3.245 ns                ;
; 6.917 ns                                ; 142.90 MHz ( period = 6.998 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~portb_address_reg10  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.162 ns                 ; 3.245 ns                ;
; 6.917 ns                                ; 142.90 MHz ( period = 6.998 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~portb_address_reg9   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.162 ns                 ; 3.245 ns                ;
; 6.917 ns                                ; 142.90 MHz ( period = 6.998 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~portb_address_reg8   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.162 ns                 ; 3.245 ns                ;
; 6.917 ns                                ; 142.90 MHz ( period = 6.998 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~portb_address_reg7   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.162 ns                 ; 3.245 ns                ;
; 6.917 ns                                ; 142.90 MHz ( period = 6.998 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~portb_address_reg6   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.162 ns                 ; 3.245 ns                ;
; 6.917 ns                                ; 142.90 MHz ( period = 6.998 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~portb_address_reg5   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.162 ns                 ; 3.245 ns                ;
; 6.917 ns                                ; 142.90 MHz ( period = 6.998 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~portb_address_reg4   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.162 ns                 ; 3.245 ns                ;
; 6.917 ns                                ; 142.90 MHz ( period = 6.998 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~portb_address_reg3   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.162 ns                 ; 3.245 ns                ;
; 6.917 ns                                ; 142.90 MHz ( period = 6.998 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~portb_address_reg2   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.162 ns                 ; 3.245 ns                ;
; 6.917 ns                                ; 142.90 MHz ( period = 6.998 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~portb_address_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.162 ns                 ; 3.245 ns                ;
; 6.917 ns                                ; 142.90 MHz ( period = 6.998 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~portb_address_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.162 ns                 ; 3.245 ns                ;
; 6.917 ns                                ; 142.90 MHz ( period = 6.998 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.142 ns                 ; 3.225 ns                ;
; 6.917 ns                                ; 142.90 MHz ( period = 6.998 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~portb_we_reg         ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.162 ns                 ; 3.245 ns                ;
; 6.922 ns                                ; 143.10 MHz ( period = 6.988 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~portb_address_reg11 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.212 ns                 ; 3.290 ns                ;
; 6.922 ns                                ; 143.10 MHz ( period = 6.988 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~portb_address_reg10 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.212 ns                 ; 3.290 ns                ;
; 6.922 ns                                ; 143.10 MHz ( period = 6.988 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~portb_address_reg9  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.212 ns                 ; 3.290 ns                ;
; 6.922 ns                                ; 143.10 MHz ( period = 6.988 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~portb_address_reg8  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.212 ns                 ; 3.290 ns                ;
; 6.922 ns                                ; 143.10 MHz ( period = 6.988 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~portb_address_reg7  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.212 ns                 ; 3.290 ns                ;
; 6.922 ns                                ; 143.10 MHz ( period = 6.988 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~portb_address_reg6  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.212 ns                 ; 3.290 ns                ;
; 6.922 ns                                ; 143.10 MHz ( period = 6.988 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~portb_address_reg5  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.212 ns                 ; 3.290 ns                ;
; 6.922 ns                                ; 143.10 MHz ( period = 6.988 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~portb_address_reg4  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.212 ns                 ; 3.290 ns                ;
; 6.922 ns                                ; 143.10 MHz ( period = 6.988 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~portb_address_reg3  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.212 ns                 ; 3.290 ns                ;
; 6.922 ns                                ; 143.10 MHz ( period = 6.988 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~portb_address_reg2  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.212 ns                 ; 3.290 ns                ;
; 6.922 ns                                ; 143.10 MHz ( period = 6.988 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~portb_address_reg1  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.212 ns                 ; 3.290 ns                ;
; 6.922 ns                                ; 143.10 MHz ( period = 6.988 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~portb_address_reg0  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.212 ns                 ; 3.290 ns                ;
; 6.922 ns                                ; 143.10 MHz ( period = 6.988 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.192 ns                 ; 3.270 ns                ;
; 6.922 ns                                ; 143.10 MHz ( period = 6.988 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~portb_we_reg        ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.212 ns                 ; 3.290 ns                ;
; 6.939 ns                                ; 143.80 MHz ( period = 6.954 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~portb_address_reg11  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.211 ns                 ; 3.272 ns                ;
; 6.939 ns                                ; 143.80 MHz ( period = 6.954 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~portb_address_reg10  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.211 ns                 ; 3.272 ns                ;
; 6.939 ns                                ; 143.80 MHz ( period = 6.954 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~portb_address_reg9   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.211 ns                 ; 3.272 ns                ;
; 6.939 ns                                ; 143.80 MHz ( period = 6.954 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~portb_address_reg8   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.211 ns                 ; 3.272 ns                ;
; 6.939 ns                                ; 143.80 MHz ( period = 6.954 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~portb_address_reg7   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.211 ns                 ; 3.272 ns                ;
; 6.939 ns                                ; 143.80 MHz ( period = 6.954 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~portb_address_reg6   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.211 ns                 ; 3.272 ns                ;
; 6.939 ns                                ; 143.80 MHz ( period = 6.954 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~portb_address_reg5   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.211 ns                 ; 3.272 ns                ;
; 6.939 ns                                ; 143.80 MHz ( period = 6.954 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~portb_address_reg4   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.211 ns                 ; 3.272 ns                ;
; 6.939 ns                                ; 143.80 MHz ( period = 6.954 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~portb_address_reg3   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.211 ns                 ; 3.272 ns                ;
; 6.939 ns                                ; 143.80 MHz ( period = 6.954 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~portb_address_reg2   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.211 ns                 ; 3.272 ns                ;
; 6.939 ns                                ; 143.80 MHz ( period = 6.954 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~portb_address_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.211 ns                 ; 3.272 ns                ;
; 6.939 ns                                ; 143.80 MHz ( period = 6.954 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~portb_address_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.211 ns                 ; 3.272 ns                ;
; 6.939 ns                                ; 143.80 MHz ( period = 6.954 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.191 ns                 ; 3.252 ns                ;
; 6.939 ns                                ; 143.80 MHz ( period = 6.954 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~portb_we_reg         ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.211 ns                 ; 3.272 ns                ;
; 6.943 ns                                ; 143.97 MHz ( period = 6.946 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                                             ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.153 ns                 ; 3.210 ns                ;
; 6.949 ns                                ; 144.22 MHz ( period = 6.934 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~portb_address_reg11  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.207 ns                 ; 3.258 ns                ;
; 6.949 ns                                ; 144.22 MHz ( period = 6.934 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~portb_address_reg10  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.207 ns                 ; 3.258 ns                ;
; 6.949 ns                                ; 144.22 MHz ( period = 6.934 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~portb_address_reg9   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.207 ns                 ; 3.258 ns                ;
; 6.949 ns                                ; 144.22 MHz ( period = 6.934 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~portb_address_reg8   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.207 ns                 ; 3.258 ns                ;
; 6.949 ns                                ; 144.22 MHz ( period = 6.934 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~portb_address_reg7   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.207 ns                 ; 3.258 ns                ;
; 6.949 ns                                ; 144.22 MHz ( period = 6.934 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~portb_address_reg6   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.207 ns                 ; 3.258 ns                ;
; 6.949 ns                                ; 144.22 MHz ( period = 6.934 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~portb_address_reg5   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.207 ns                 ; 3.258 ns                ;
; 6.949 ns                                ; 144.22 MHz ( period = 6.934 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~portb_address_reg4   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.207 ns                 ; 3.258 ns                ;
; 6.949 ns                                ; 144.22 MHz ( period = 6.934 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~portb_address_reg3   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.207 ns                 ; 3.258 ns                ;
; 6.949 ns                                ; 144.22 MHz ( period = 6.934 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~portb_address_reg2   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.207 ns                 ; 3.258 ns                ;
; 6.949 ns                                ; 144.22 MHz ( period = 6.934 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~portb_address_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.207 ns                 ; 3.258 ns                ;
; 6.949 ns                                ; 144.22 MHz ( period = 6.934 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~portb_address_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.207 ns                 ; 3.258 ns                ;
; 6.949 ns                                ; 144.22 MHz ( period = 6.934 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.187 ns                 ; 3.238 ns                ;
; 6.949 ns                                ; 144.22 MHz ( period = 6.934 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~portb_we_reg         ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.207 ns                 ; 3.258 ns                ;
; 6.962 ns                                ; 144.76 MHz ( period = 6.908 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~portb_address_reg11  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.152 ns                 ; 3.190 ns                ;
; 6.962 ns                                ; 144.76 MHz ( period = 6.908 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~portb_address_reg10  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.152 ns                 ; 3.190 ns                ;
; 6.962 ns                                ; 144.76 MHz ( period = 6.908 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~portb_address_reg9   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.152 ns                 ; 3.190 ns                ;
; 6.962 ns                                ; 144.76 MHz ( period = 6.908 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~portb_address_reg8   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.152 ns                 ; 3.190 ns                ;
; 6.962 ns                                ; 144.76 MHz ( period = 6.908 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~portb_address_reg7   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.152 ns                 ; 3.190 ns                ;
; 6.962 ns                                ; 144.76 MHz ( period = 6.908 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~portb_address_reg6   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.152 ns                 ; 3.190 ns                ;
; 6.962 ns                                ; 144.76 MHz ( period = 6.908 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~portb_address_reg5   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.152 ns                 ; 3.190 ns                ;
; 6.962 ns                                ; 144.76 MHz ( period = 6.908 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~portb_address_reg4   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.152 ns                 ; 3.190 ns                ;
; 6.962 ns                                ; 144.76 MHz ( period = 6.908 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~portb_address_reg3   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.152 ns                 ; 3.190 ns                ;
; 6.962 ns                                ; 144.76 MHz ( period = 6.908 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~portb_address_reg2   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.152 ns                 ; 3.190 ns                ;
; 6.962 ns                                ; 144.76 MHz ( period = 6.908 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~portb_address_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.152 ns                 ; 3.190 ns                ;
; 6.962 ns                                ; 144.76 MHz ( period = 6.908 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~portb_address_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.152 ns                 ; 3.190 ns                ;
; 6.962 ns                                ; 144.76 MHz ( period = 6.908 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.132 ns                 ; 3.170 ns                ;
; 6.962 ns                                ; 144.76 MHz ( period = 6.908 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~portb_we_reg         ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.152 ns                 ; 3.190 ns                ;
; 6.980 ns                                ; 145.52 MHz ( period = 6.872 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~portb_address_reg11 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.203 ns                 ; 3.223 ns                ;
; 6.980 ns                                ; 145.52 MHz ( period = 6.872 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~portb_address_reg10 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.203 ns                 ; 3.223 ns                ;
; 6.980 ns                                ; 145.52 MHz ( period = 6.872 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~portb_address_reg9  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.203 ns                 ; 3.223 ns                ;
; 6.980 ns                                ; 145.52 MHz ( period = 6.872 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~portb_address_reg8  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.203 ns                 ; 3.223 ns                ;
; 6.980 ns                                ; 145.52 MHz ( period = 6.872 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~portb_address_reg7  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.203 ns                 ; 3.223 ns                ;
; 6.980 ns                                ; 145.52 MHz ( period = 6.872 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~portb_address_reg6  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.203 ns                 ; 3.223 ns                ;
; 6.980 ns                                ; 145.52 MHz ( period = 6.872 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~portb_address_reg5  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.203 ns                 ; 3.223 ns                ;
; 6.980 ns                                ; 145.52 MHz ( period = 6.872 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~portb_address_reg4  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.203 ns                 ; 3.223 ns                ;
; 6.980 ns                                ; 145.52 MHz ( period = 6.872 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~portb_address_reg3  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.203 ns                 ; 3.223 ns                ;
; 6.980 ns                                ; 145.52 MHz ( period = 6.872 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~portb_address_reg2  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.203 ns                 ; 3.223 ns                ;
; 6.980 ns                                ; 145.52 MHz ( period = 6.872 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~portb_address_reg1  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.203 ns                 ; 3.223 ns                ;
; 6.980 ns                                ; 145.52 MHz ( period = 6.872 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~portb_address_reg0  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.203 ns                 ; 3.223 ns                ;
; 6.980 ns                                ; 145.52 MHz ( period = 6.872 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.183 ns                 ; 3.203 ns                ;
; 6.980 ns                                ; 145.52 MHz ( period = 6.872 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~portb_we_reg        ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.203 ns                 ; 3.223 ns                ;
; 7.012 ns                                ; 146.89 MHz ( period = 6.808 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~portb_address_reg11 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.181 ns                 ; 3.169 ns                ;
; 7.012 ns                                ; 146.89 MHz ( period = 6.808 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~portb_address_reg10 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.181 ns                 ; 3.169 ns                ;
; 7.012 ns                                ; 146.89 MHz ( period = 6.808 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~portb_address_reg9  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.181 ns                 ; 3.169 ns                ;
; 7.012 ns                                ; 146.89 MHz ( period = 6.808 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~portb_address_reg8  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.181 ns                 ; 3.169 ns                ;
; 7.012 ns                                ; 146.89 MHz ( period = 6.808 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~portb_address_reg7  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.181 ns                 ; 3.169 ns                ;
; 7.012 ns                                ; 146.89 MHz ( period = 6.808 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~portb_address_reg6  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.181 ns                 ; 3.169 ns                ;
; 7.012 ns                                ; 146.89 MHz ( period = 6.808 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~portb_address_reg5  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.181 ns                 ; 3.169 ns                ;
; 7.012 ns                                ; 146.89 MHz ( period = 6.808 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~portb_address_reg4  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.181 ns                 ; 3.169 ns                ;
; 7.012 ns                                ; 146.89 MHz ( period = 6.808 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~portb_address_reg3  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.181 ns                 ; 3.169 ns                ;
; 7.012 ns                                ; 146.89 MHz ( period = 6.808 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~portb_address_reg2  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.181 ns                 ; 3.169 ns                ;
; 7.012 ns                                ; 146.89 MHz ( period = 6.808 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~portb_address_reg1  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.181 ns                 ; 3.169 ns                ;
; 7.012 ns                                ; 146.89 MHz ( period = 6.808 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~portb_address_reg0  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.181 ns                 ; 3.169 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                ;                                                                                                                                                          ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK_12MHZ'                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                             ; To                                                                                                                                                       ; From Clock ; To Clock  ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; 30.821 ns                               ; 50.66 MHz ( period = 19.738 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[6]  ; state_PWM.00001                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.401 ns                 ; 9.580 ns                ;
; 30.824 ns                               ; 50.68 MHz ( period = 19.732 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[6]  ; state_PWM.00000                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.401 ns                 ; 9.577 ns                ;
; 31.138 ns                               ; 52.35 MHz ( period = 19.104 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[3]  ; state_PWM.00001                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.431 ns                 ; 9.293 ns                ;
; 31.141 ns                               ; 52.36 MHz ( period = 19.098 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[3]  ; state_PWM.00000                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.431 ns                 ; 9.290 ns                ;
; 31.811 ns                               ; 56.31 MHz ( period = 17.758 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[1]  ; state_PWM.00001                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.431 ns                 ; 8.620 ns                ;
; 31.814 ns                               ; 56.33 MHz ( period = 17.752 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[1]  ; state_PWM.00000                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.431 ns                 ; 8.617 ns                ;
; 31.825 ns                               ; 56.40 MHz ( period = 17.730 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[7]  ; state_PWM.00001                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.401 ns                 ; 8.576 ns                ;
; 31.828 ns                               ; 56.42 MHz ( period = 17.724 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[7]  ; state_PWM.00000                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.401 ns                 ; 8.573 ns                ;
; 32.083 ns                               ; 58.09 MHz ( period = 17.214 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[0]  ; state_PWM.00001                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.431 ns                 ; 8.348 ns                ;
; 32.086 ns                               ; 58.11 MHz ( period = 17.208 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[0]  ; state_PWM.00000                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.431 ns                 ; 8.345 ns                ;
; 32.254 ns                               ; 59.27 MHz ( period = 16.872 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[2]  ; state_PWM.00001                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.431 ns                 ; 8.177 ns                ;
; 32.257 ns                               ; 59.29 MHz ( period = 16.866 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[2]  ; state_PWM.00000                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.431 ns                 ; 8.174 ns                ;
; 32.345 ns                               ; 59.92 MHz ( period = 16.690 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg11  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.415 ns                 ; 8.070 ns                ;
; 32.345 ns                               ; 59.92 MHz ( period = 16.690 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.415 ns                 ; 8.070 ns                ;
; 32.345 ns                               ; 59.92 MHz ( period = 16.690 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.415 ns                 ; 8.070 ns                ;
; 32.345 ns                               ; 59.92 MHz ( period = 16.690 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.415 ns                 ; 8.070 ns                ;
; 32.345 ns                               ; 59.92 MHz ( period = 16.690 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.415 ns                 ; 8.070 ns                ;
; 32.345 ns                               ; 59.92 MHz ( period = 16.690 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.415 ns                 ; 8.070 ns                ;
; 32.345 ns                               ; 59.92 MHz ( period = 16.690 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.415 ns                 ; 8.070 ns                ;
; 32.345 ns                               ; 59.92 MHz ( period = 16.690 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.415 ns                 ; 8.070 ns                ;
; 32.345 ns                               ; 59.92 MHz ( period = 16.690 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.415 ns                 ; 8.070 ns                ;
; 32.345 ns                               ; 59.92 MHz ( period = 16.690 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.415 ns                 ; 8.070 ns                ;
; 32.345 ns                               ; 59.92 MHz ( period = 16.690 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.415 ns                 ; 8.070 ns                ;
; 32.345 ns                               ; 59.92 MHz ( period = 16.690 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.415 ns                 ; 8.070 ns                ;
; 32.396 ns                               ; 60.28 MHz ( period = 16.588 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[3]  ; state_PWM.00001                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.401 ns                 ; 8.005 ns                ;
; 32.399 ns                               ; 60.31 MHz ( period = 16.582 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[3]  ; state_PWM.00000                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.401 ns                 ; 8.002 ns                ;
; 32.427 ns                               ; 60.51 MHz ( period = 16.526 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[4]  ; state_PWM.00001                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.401 ns                 ; 7.974 ns                ;
; 32.430 ns                               ; 60.53 MHz ( period = 16.520 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[4]  ; state_PWM.00000                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.401 ns                 ; 7.971 ns                ;
; 32.441 ns                               ; 60.61 MHz ( period = 16.498 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[0]  ; state_PWM.00001                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.400 ns                 ; 7.959 ns                ;
; 32.444 ns                               ; 60.64 MHz ( period = 16.492 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[0]  ; state_PWM.00000                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.400 ns                 ; 7.956 ns                ;
; 32.506 ns                               ; 61.09 MHz ( period = 16.368 ns )                    ; AK_reset~reg0                                                                                    ; AD_state[0]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 41.365 ns                 ; 8.859 ns                ;
; 32.526 ns                               ; 61.24 MHz ( period = 16.328 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[1]  ; state_PWM.00001                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.400 ns                 ; 7.874 ns                ;
; 32.529 ns                               ; 61.27 MHz ( period = 16.322 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[1]  ; state_PWM.00000                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.400 ns                 ; 7.871 ns                ;
; 32.546 ns                               ; 61.39 MHz ( period = 16.288 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[8]  ; state_PWM.00001                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.401 ns                 ; 7.855 ns                ;
; 32.549 ns                               ; 61.42 MHz ( period = 16.282 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[8]  ; state_PWM.00000                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.401 ns                 ; 7.852 ns                ;
; 32.551 ns                               ; 61.43 MHz ( period = 16.278 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[4]  ; state_PWM.00001                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.431 ns                 ; 7.880 ns                ;
; 32.554 ns                               ; 61.46 MHz ( period = 16.272 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[4]  ; state_PWM.00000                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.431 ns                 ; 7.877 ns                ;
; 32.611 ns                               ; 61.89 MHz ( period = 16.158 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[2]  ; state_PWM.00001                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.400 ns                 ; 7.789 ns                ;
; 32.614 ns                               ; 61.91 MHz ( period = 16.152 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[2]  ; state_PWM.00000                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.400 ns                 ; 7.786 ns                ;
; 32.622 ns                               ; 61.97 MHz ( period = 16.136 ns )                    ; CCcount[3]                                                                                       ; CC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.457 ns                 ; 7.835 ns                ;
; 32.635 ns                               ; 62.07 MHz ( period = 16.110 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[9]  ; state_PWM.00001                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.401 ns                 ; 7.766 ns                ;
; 32.638 ns                               ; 62.10 MHz ( period = 16.104 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[9]  ; state_PWM.00000                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.401 ns                 ; 7.763 ns                ;
; 32.670 ns                               ; 62.34 MHz ( period = 16.040 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[5]  ; state_PWM.00001                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.431 ns                 ; 7.761 ns                ;
; 32.673 ns                               ; 62.37 MHz ( period = 16.034 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[5]  ; state_PWM.00000                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.431 ns                 ; 7.758 ns                ;
; 32.686 ns                               ; 62.47 MHz ( period = 16.008 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[10] ; state_PWM.00001                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.401 ns                 ; 7.715 ns                ;
; 32.689 ns                               ; 62.49 MHz ( period = 16.002 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[10] ; state_PWM.00000                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.401 ns                 ; 7.712 ns                ;
; 32.695 ns                               ; 62.54 MHz ( period = 15.990 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[5]  ; state_PWM.00001                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.401 ns                 ; 7.706 ns                ;
; 32.698 ns                               ; 62.56 MHz ( period = 15.984 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[5]  ; state_PWM.00000                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.401 ns                 ; 7.703 ns                ;
; 32.711 ns                               ; 62.66 MHz ( period = 15.958 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[6]  ; state_PWM.00001                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.401 ns                 ; 7.690 ns                ;
; 32.714 ns                               ; 62.69 MHz ( period = 15.952 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[6]  ; state_PWM.00000                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.401 ns                 ; 7.687 ns                ;
; 32.788 ns                               ; 63.28 MHz ( period = 15.804 ns )                    ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[6]                ; AD_state[0]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 41.365 ns                 ; 8.577 ns                ;
; 32.836 ns                               ; 63.66 MHz ( period = 15.708 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[7]  ; state_PWM.00001                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.401 ns                 ; 7.565 ns                ;
; 32.839 ns                               ; 63.69 MHz ( period = 15.702 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[7]  ; state_PWM.00000                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.401 ns                 ; 7.562 ns                ;
; 32.881 ns                               ; 64.03 MHz ( period = 15.618 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[8]  ; state_PWM.00001                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.401 ns                 ; 7.520 ns                ;
; 32.884 ns                               ; 64.05 MHz ( period = 15.612 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[8]  ; state_PWM.00000                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.401 ns                 ; 7.517 ns                ;
; 32.917 ns                               ; 64.33 MHz ( period = 15.546 ns )                    ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                ; AD_state[0]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 41.365 ns                 ; 8.448 ns                ;
; 32.975 ns                               ; 64.81 MHz ( period = 15.430 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[9]  ; state_PWM.00001                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.401 ns                 ; 7.426 ns                ;
; 32.978 ns                               ; 64.83 MHz ( period = 15.424 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[9]  ; state_PWM.00000                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.401 ns                 ; 7.423 ns                ;
; 33.000 ns                               ; 65.02 MHz ( period = 15.380 ns )                    ; CCcount[2]                                                                                       ; CC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.457 ns                 ; 7.457 ns                ;
; 33.003 ns                               ; 65.04 MHz ( period = 15.374 ns )                    ; AK_reset~reg0                                                                                    ; AD_state[1]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 41.356 ns                 ; 8.353 ns                ;
; 33.080 ns                               ; 65.70 MHz ( period = 15.220 ns )                    ; Tx_fifo_enable                                                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[7]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.166 ns                 ; 5.086 ns                ;
; 33.103 ns                               ; 65.90 MHz ( period = 15.174 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[10] ; state_PWM.00001                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.401 ns                 ; 7.298 ns                ;
; 33.106 ns                               ; 65.93 MHz ( period = 15.168 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[10] ; state_PWM.00000                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.401 ns                 ; 7.295 ns                ;
; 33.217 ns                               ; 66.91 MHz ( period = 14.946 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[11] ; state_PWM.00001                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.401 ns                 ; 7.184 ns                ;
; 33.220 ns                               ; 66.93 MHz ( period = 14.940 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[11] ; state_PWM.00000                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.401 ns                 ; 7.181 ns                ;
; 33.246 ns                               ; 67.17 MHz ( period = 14.888 ns )                    ; Tx_fifo_enable                                                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[5]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.162 ns                 ; 4.916 ns                ;
; 33.248 ns                               ; 67.19 MHz ( period = 14.884 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg11  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.455 ns                 ; 7.207 ns                ;
; 33.248 ns                               ; 67.19 MHz ( period = 14.884 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.455 ns                 ; 7.207 ns                ;
; 33.248 ns                               ; 67.19 MHz ( period = 14.884 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.455 ns                 ; 7.207 ns                ;
; 33.248 ns                               ; 67.19 MHz ( period = 14.884 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.455 ns                 ; 7.207 ns                ;
; 33.248 ns                               ; 67.19 MHz ( period = 14.884 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.455 ns                 ; 7.207 ns                ;
; 33.248 ns                               ; 67.19 MHz ( period = 14.884 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.455 ns                 ; 7.207 ns                ;
; 33.248 ns                               ; 67.19 MHz ( period = 14.884 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.455 ns                 ; 7.207 ns                ;
; 33.248 ns                               ; 67.19 MHz ( period = 14.884 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.455 ns                 ; 7.207 ns                ;
; 33.248 ns                               ; 67.19 MHz ( period = 14.884 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.455 ns                 ; 7.207 ns                ;
; 33.248 ns                               ; 67.19 MHz ( period = 14.884 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.455 ns                 ; 7.207 ns                ;
; 33.248 ns                               ; 67.19 MHz ( period = 14.884 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.455 ns                 ; 7.207 ns                ;
; 33.248 ns                               ; 67.19 MHz ( period = 14.884 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.455 ns                 ; 7.207 ns                ;
; 33.248 ns                               ; 67.19 MHz ( period = 14.884 ns )                    ; Tx_fifo_enable                                                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[11]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.166 ns                 ; 4.918 ns                ;
; 33.256 ns                               ; 67.26 MHz ( period = 14.868 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg11 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.434 ns                 ; 7.178 ns                ;
; 33.256 ns                               ; 67.26 MHz ( period = 14.868 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg10 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.434 ns                 ; 7.178 ns                ;
; 33.256 ns                               ; 67.26 MHz ( period = 14.868 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg9  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.434 ns                 ; 7.178 ns                ;
; 33.256 ns                               ; 67.26 MHz ( period = 14.868 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg8  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.434 ns                 ; 7.178 ns                ;
; 33.256 ns                               ; 67.26 MHz ( period = 14.868 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg7  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.434 ns                 ; 7.178 ns                ;
; 33.256 ns                               ; 67.26 MHz ( period = 14.868 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg6  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.434 ns                 ; 7.178 ns                ;
; 33.256 ns                               ; 67.26 MHz ( period = 14.868 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg5  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.434 ns                 ; 7.178 ns                ;
; 33.256 ns                               ; 67.26 MHz ( period = 14.868 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg4  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.434 ns                 ; 7.178 ns                ;
; 33.256 ns                               ; 67.26 MHz ( period = 14.868 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg3  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.434 ns                 ; 7.178 ns                ;
; 33.256 ns                               ; 67.26 MHz ( period = 14.868 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg2  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.434 ns                 ; 7.178 ns                ;
; 33.256 ns                               ; 67.26 MHz ( period = 14.868 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg1  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.434 ns                 ; 7.178 ns                ;
; 33.256 ns                               ; 67.26 MHz ( period = 14.868 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.434 ns                 ; 7.178 ns                ;
; 33.257 ns                               ; 67.27 MHz ( period = 14.866 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg11 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.450 ns                 ; 7.193 ns                ;
; 33.257 ns                               ; 67.27 MHz ( period = 14.866 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg10 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.450 ns                 ; 7.193 ns                ;
; 33.257 ns                               ; 67.27 MHz ( period = 14.866 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg9  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.450 ns                 ; 7.193 ns                ;
; 33.257 ns                               ; 67.27 MHz ( period = 14.866 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg8  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.450 ns                 ; 7.193 ns                ;
; 33.257 ns                               ; 67.27 MHz ( period = 14.866 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg7  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.450 ns                 ; 7.193 ns                ;
; 33.257 ns                               ; 67.27 MHz ( period = 14.866 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg6  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.450 ns                 ; 7.193 ns                ;
; 33.257 ns                               ; 67.27 MHz ( period = 14.866 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg5  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.450 ns                 ; 7.193 ns                ;
; 33.257 ns                               ; 67.27 MHz ( period = 14.866 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg4  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.450 ns                 ; 7.193 ns                ;
; 33.257 ns                               ; 67.27 MHz ( period = 14.866 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg3  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.450 ns                 ; 7.193 ns                ;
; 33.257 ns                               ; 67.27 MHz ( period = 14.866 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg2  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.450 ns                 ; 7.193 ns                ;
; 33.257 ns                               ; 67.27 MHz ( period = 14.866 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg1  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.450 ns                 ; 7.193 ns                ;
; 33.257 ns                               ; 67.27 MHz ( period = 14.866 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.450 ns                 ; 7.193 ns                ;
; 33.285 ns                               ; 67.52 MHz ( period = 14.810 ns )                    ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[6]                ; AD_state[1]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 41.356 ns                 ; 8.071 ns                ;
; 33.334 ns                               ; 67.97 MHz ( period = 14.712 ns )                    ; Tx_fifo_enable                                                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[10]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.166 ns                 ; 4.832 ns                ;
; 33.414 ns                               ; 68.72 MHz ( period = 14.552 ns )                    ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                ; AD_state[1]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 41.356 ns                 ; 7.942 ns                ;
; 33.419 ns                               ; 68.77 MHz ( period = 14.542 ns )                    ; Tx_fifo_enable                                                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[9]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.166 ns                 ; 4.747 ns                ;
; 33.507 ns                               ; 69.61 MHz ( period = 14.366 ns )                    ; Tx_fifo_enable                                                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[8]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.166 ns                 ; 4.659 ns                ;
; 33.653 ns                               ; 71.05 MHz ( period = 14.074 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg11  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.442 ns                 ; 6.789 ns                ;
; 33.653 ns                               ; 71.05 MHz ( period = 14.074 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.442 ns                 ; 6.789 ns                ;
; 33.653 ns                               ; 71.05 MHz ( period = 14.074 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.442 ns                 ; 6.789 ns                ;
; 33.653 ns                               ; 71.05 MHz ( period = 14.074 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.442 ns                 ; 6.789 ns                ;
; 33.653 ns                               ; 71.05 MHz ( period = 14.074 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.442 ns                 ; 6.789 ns                ;
; 33.653 ns                               ; 71.05 MHz ( period = 14.074 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.442 ns                 ; 6.789 ns                ;
; 33.653 ns                               ; 71.05 MHz ( period = 14.074 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.442 ns                 ; 6.789 ns                ;
; 33.653 ns                               ; 71.05 MHz ( period = 14.074 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.442 ns                 ; 6.789 ns                ;
; 33.653 ns                               ; 71.05 MHz ( period = 14.074 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.442 ns                 ; 6.789 ns                ;
; 33.653 ns                               ; 71.05 MHz ( period = 14.074 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.442 ns                 ; 6.789 ns                ;
; 33.653 ns                               ; 71.05 MHz ( period = 14.074 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.442 ns                 ; 6.789 ns                ;
; 33.653 ns                               ; 71.05 MHz ( period = 14.074 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.442 ns                 ; 6.789 ns                ;
; 33.764 ns                               ; 72.19 MHz ( period = 13.852 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg11 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.467 ns                 ; 6.703 ns                ;
; 33.764 ns                               ; 72.19 MHz ( period = 13.852 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg10 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.467 ns                 ; 6.703 ns                ;
; 33.764 ns                               ; 72.19 MHz ( period = 13.852 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg9  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.467 ns                 ; 6.703 ns                ;
; 33.764 ns                               ; 72.19 MHz ( period = 13.852 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg8  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.467 ns                 ; 6.703 ns                ;
; 33.764 ns                               ; 72.19 MHz ( period = 13.852 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg7  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.467 ns                 ; 6.703 ns                ;
; 33.764 ns                               ; 72.19 MHz ( period = 13.852 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg6  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.467 ns                 ; 6.703 ns                ;
; 33.764 ns                               ; 72.19 MHz ( period = 13.852 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg5  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.467 ns                 ; 6.703 ns                ;
; 33.764 ns                               ; 72.19 MHz ( period = 13.852 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg4  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.467 ns                 ; 6.703 ns                ;
; 33.764 ns                               ; 72.19 MHz ( period = 13.852 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg3  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.467 ns                 ; 6.703 ns                ;
; 33.764 ns                               ; 72.19 MHz ( period = 13.852 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg2  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.467 ns                 ; 6.703 ns                ;
; 33.764 ns                               ; 72.19 MHz ( period = 13.852 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg1  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.467 ns                 ; 6.703 ns                ;
; 33.764 ns                               ; 72.19 MHz ( period = 13.852 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.467 ns                 ; 6.703 ns                ;
; 33.766 ns                               ; 72.21 MHz ( period = 13.848 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg11  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.468 ns                 ; 6.702 ns                ;
; 33.766 ns                               ; 72.21 MHz ( period = 13.848 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.468 ns                 ; 6.702 ns                ;
; 33.766 ns                               ; 72.21 MHz ( period = 13.848 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.468 ns                 ; 6.702 ns                ;
; 33.766 ns                               ; 72.21 MHz ( period = 13.848 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.468 ns                 ; 6.702 ns                ;
; 33.766 ns                               ; 72.21 MHz ( period = 13.848 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.468 ns                 ; 6.702 ns                ;
; 33.766 ns                               ; 72.21 MHz ( period = 13.848 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.468 ns                 ; 6.702 ns                ;
; 33.766 ns                               ; 72.21 MHz ( period = 13.848 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.468 ns                 ; 6.702 ns                ;
; 33.766 ns                               ; 72.21 MHz ( period = 13.848 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.468 ns                 ; 6.702 ns                ;
; 33.766 ns                               ; 72.21 MHz ( period = 13.848 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.468 ns                 ; 6.702 ns                ;
; 33.766 ns                               ; 72.21 MHz ( period = 13.848 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.468 ns                 ; 6.702 ns                ;
; 33.766 ns                               ; 72.21 MHz ( period = 13.848 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.468 ns                 ; 6.702 ns                ;
; 33.766 ns                               ; 72.21 MHz ( period = 13.848 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.468 ns                 ; 6.702 ns                ;
; 33.799 ns                               ; 72.56 MHz ( period = 13.782 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[12]                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.457 ns                 ; 6.658 ns                ;
; 33.879 ns                               ; 73.41 MHz ( period = 13.622 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[11]                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.430 ns                 ; 6.551 ns                ;
; 33.885 ns                               ; 73.48 MHz ( period = 13.610 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[11]                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.457 ns                 ; 6.572 ns                ;
; 33.890 ns                               ; 73.53 MHz ( period = 13.600 ns )                    ; Tx_fifo_enable                                                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[3]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.162 ns                 ; 4.272 ns                ;
; 33.971 ns                               ; 74.42 MHz ( period = 13.438 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[10]                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.457 ns                 ; 6.486 ns                ;
; 33.974 ns                               ; 74.45 MHz ( period = 13.432 ns )                    ; Tx_fifo_enable                                                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[2]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.162 ns                 ; 4.188 ns                ;
; 33.982 ns                               ; 74.54 MHz ( period = 13.416 ns )                    ; Tx_fifo_enable                                                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[6]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.163 ns                 ; 4.181 ns                ;
; 33.998 ns                               ; 74.72 MHz ( period = 13.384 ns )                    ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[5]                ; AD_state[0]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 41.365 ns                 ; 7.367 ns                ;
; 34.002 ns                               ; 74.76 MHz ( period = 13.376 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[11] ; state_PWM.00001                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.401 ns                 ; 6.399 ns                ;
; 34.005 ns                               ; 74.79 MHz ( period = 13.370 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[11] ; state_PWM.00000                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.401 ns                 ; 6.396 ns                ;
; 34.057 ns                               ; 75.38 MHz ( period = 13.266 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.457 ns                 ; 6.400 ns                ;
; 34.099 ns                               ; 75.86 MHz ( period = 13.182 ns )                    ; Tx_fifo_enable                                                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[4]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.163 ns                 ; 4.064 ns                ;
; 34.125 ns                               ; 76.16 MHz ( period = 13.130 ns )                    ; CCcount[1]                                                                                       ; CC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.457 ns                 ; 6.332 ns                ;
; 34.129 ns                               ; 76.21 MHz ( period = 13.122 ns )                    ; CCcount[0]                                                                                       ; CC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.457 ns                 ; 6.328 ns                ;
; 34.132 ns                               ; 76.24 MHz ( period = 13.116 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg11  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.407 ns                 ; 6.275 ns                ;
; 34.132 ns                               ; 76.24 MHz ( period = 13.116 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.407 ns                 ; 6.275 ns                ;
; 34.132 ns                               ; 76.24 MHz ( period = 13.116 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.407 ns                 ; 6.275 ns                ;
; 34.132 ns                               ; 76.24 MHz ( period = 13.116 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.407 ns                 ; 6.275 ns                ;
; 34.132 ns                               ; 76.24 MHz ( period = 13.116 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.407 ns                 ; 6.275 ns                ;
; 34.132 ns                               ; 76.24 MHz ( period = 13.116 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.407 ns                 ; 6.275 ns                ;
; 34.132 ns                               ; 76.24 MHz ( period = 13.116 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.407 ns                 ; 6.275 ns                ;
; 34.132 ns                               ; 76.24 MHz ( period = 13.116 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.407 ns                 ; 6.275 ns                ;
; 34.132 ns                               ; 76.24 MHz ( period = 13.116 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.407 ns                 ; 6.275 ns                ;
; 34.132 ns                               ; 76.24 MHz ( period = 13.116 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.407 ns                 ; 6.275 ns                ;
; 34.132 ns                               ; 76.24 MHz ( period = 13.116 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.407 ns                 ; 6.275 ns                ;
; 34.132 ns                               ; 76.24 MHz ( period = 13.116 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.407 ns                 ; 6.275 ns                ;
; 34.135 ns                               ; 76.28 MHz ( period = 13.110 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg11 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.426 ns                 ; 6.291 ns                ;
; 34.135 ns                               ; 76.28 MHz ( period = 13.110 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg10 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.426 ns                 ; 6.291 ns                ;
; 34.135 ns                               ; 76.28 MHz ( period = 13.110 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg9  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.426 ns                 ; 6.291 ns                ;
; 34.135 ns                               ; 76.28 MHz ( period = 13.110 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg8  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.426 ns                 ; 6.291 ns                ;
; 34.135 ns                               ; 76.28 MHz ( period = 13.110 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg7  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.426 ns                 ; 6.291 ns                ;
; 34.135 ns                               ; 76.28 MHz ( period = 13.110 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg6  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.426 ns                 ; 6.291 ns                ;
; 34.135 ns                               ; 76.28 MHz ( period = 13.110 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg5  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.426 ns                 ; 6.291 ns                ;
; 34.135 ns                               ; 76.28 MHz ( period = 13.110 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg4  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.426 ns                 ; 6.291 ns                ;
; 34.135 ns                               ; 76.28 MHz ( period = 13.110 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg3  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.426 ns                 ; 6.291 ns                ;
; 34.135 ns                               ; 76.28 MHz ( period = 13.110 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg2  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.426 ns                 ; 6.291 ns                ;
; 34.135 ns                               ; 76.28 MHz ( period = 13.110 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg1  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.426 ns                 ; 6.291 ns                ;
; 34.135 ns                               ; 76.28 MHz ( period = 13.110 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.426 ns                 ; 6.291 ns                ;
; 34.143 ns                               ; 76.37 MHz ( period = 13.094 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[8]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.457 ns                 ; 6.314 ns                ;
; 34.147 ns                               ; 76.42 MHz ( period = 13.086 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg11  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.417 ns                 ; 6.270 ns                ;
; 34.147 ns                               ; 76.42 MHz ( period = 13.086 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.417 ns                 ; 6.270 ns                ;
; 34.147 ns                               ; 76.42 MHz ( period = 13.086 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.417 ns                 ; 6.270 ns                ;
; 34.147 ns                               ; 76.42 MHz ( period = 13.086 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.417 ns                 ; 6.270 ns                ;
; 34.147 ns                               ; 76.42 MHz ( period = 13.086 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.417 ns                 ; 6.270 ns                ;
; 34.147 ns                               ; 76.42 MHz ( period = 13.086 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.417 ns                 ; 6.270 ns                ;
; 34.147 ns                               ; 76.42 MHz ( period = 13.086 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.417 ns                 ; 6.270 ns                ;
; 34.147 ns                               ; 76.42 MHz ( period = 13.086 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.417 ns                 ; 6.270 ns                ;
; 34.147 ns                               ; 76.42 MHz ( period = 13.086 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.417 ns                 ; 6.270 ns                ;
; 34.147 ns                               ; 76.42 MHz ( period = 13.086 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.417 ns                 ; 6.270 ns                ;
; 34.147 ns                               ; 76.42 MHz ( period = 13.086 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.417 ns                 ; 6.270 ns                ;
; 34.147 ns                               ; 76.42 MHz ( period = 13.086 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.417 ns                 ; 6.270 ns                ;
; 34.156 ns                               ; 76.52 MHz ( period = 13.068 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg11  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.466 ns                 ; 6.310 ns                ;
; 34.156 ns                               ; 76.52 MHz ( period = 13.068 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.466 ns                 ; 6.310 ns                ;
; 34.156 ns                               ; 76.52 MHz ( period = 13.068 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.466 ns                 ; 6.310 ns                ;
; 34.156 ns                               ; 76.52 MHz ( period = 13.068 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.466 ns                 ; 6.310 ns                ;
; 34.156 ns                               ; 76.52 MHz ( period = 13.068 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.466 ns                 ; 6.310 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                  ;                                                                                                                                                          ;            ;           ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'PCLK_12MHZ'                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                             ; To                                                                                                                                                       ; From Clock ; To Clock   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; 30.131 ns                               ; 50.66 MHz ( period = 19.738 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[6]  ; state_PWM.00001                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.711 ns                 ; 9.580 ns                ;
; 30.134 ns                               ; 50.68 MHz ( period = 19.732 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[6]  ; state_PWM.00000                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.711 ns                 ; 9.577 ns                ;
; 30.448 ns                               ; 52.35 MHz ( period = 19.104 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[3]  ; state_PWM.00001                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.741 ns                 ; 9.293 ns                ;
; 30.451 ns                               ; 52.36 MHz ( period = 19.098 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[3]  ; state_PWM.00000                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.741 ns                 ; 9.290 ns                ;
; 31.121 ns                               ; 56.31 MHz ( period = 17.758 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[1]  ; state_PWM.00001                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.741 ns                 ; 8.620 ns                ;
; 31.124 ns                               ; 56.33 MHz ( period = 17.752 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[1]  ; state_PWM.00000                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.741 ns                 ; 8.617 ns                ;
; 31.135 ns                               ; 56.40 MHz ( period = 17.730 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[7]  ; state_PWM.00001                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.711 ns                 ; 8.576 ns                ;
; 31.138 ns                               ; 56.42 MHz ( period = 17.724 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[7]  ; state_PWM.00000                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.711 ns                 ; 8.573 ns                ;
; 31.393 ns                               ; 58.09 MHz ( period = 17.214 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[0]  ; state_PWM.00001                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.741 ns                 ; 8.348 ns                ;
; 31.396 ns                               ; 58.11 MHz ( period = 17.208 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[0]  ; state_PWM.00000                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.741 ns                 ; 8.345 ns                ;
; 31.564 ns                               ; 59.27 MHz ( period = 16.872 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[2]  ; state_PWM.00001                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.741 ns                 ; 8.177 ns                ;
; 31.567 ns                               ; 59.29 MHz ( period = 16.866 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[2]  ; state_PWM.00000                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.741 ns                 ; 8.174 ns                ;
; 31.655 ns                               ; 59.92 MHz ( period = 16.690 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg11  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.725 ns                 ; 8.070 ns                ;
; 31.655 ns                               ; 59.92 MHz ( period = 16.690 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.725 ns                 ; 8.070 ns                ;
; 31.655 ns                               ; 59.92 MHz ( period = 16.690 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.725 ns                 ; 8.070 ns                ;
; 31.655 ns                               ; 59.92 MHz ( period = 16.690 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.725 ns                 ; 8.070 ns                ;
; 31.655 ns                               ; 59.92 MHz ( period = 16.690 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.725 ns                 ; 8.070 ns                ;
; 31.655 ns                               ; 59.92 MHz ( period = 16.690 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.725 ns                 ; 8.070 ns                ;
; 31.655 ns                               ; 59.92 MHz ( period = 16.690 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.725 ns                 ; 8.070 ns                ;
; 31.655 ns                               ; 59.92 MHz ( period = 16.690 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.725 ns                 ; 8.070 ns                ;
; 31.655 ns                               ; 59.92 MHz ( period = 16.690 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.725 ns                 ; 8.070 ns                ;
; 31.655 ns                               ; 59.92 MHz ( period = 16.690 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.725 ns                 ; 8.070 ns                ;
; 31.655 ns                               ; 59.92 MHz ( period = 16.690 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.725 ns                 ; 8.070 ns                ;
; 31.655 ns                               ; 59.92 MHz ( period = 16.690 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.725 ns                 ; 8.070 ns                ;
; 31.706 ns                               ; 60.28 MHz ( period = 16.588 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[3]  ; state_PWM.00001                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.711 ns                 ; 8.005 ns                ;
; 31.709 ns                               ; 60.31 MHz ( period = 16.582 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[3]  ; state_PWM.00000                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.711 ns                 ; 8.002 ns                ;
; 31.737 ns                               ; 60.51 MHz ( period = 16.526 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[4]  ; state_PWM.00001                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.711 ns                 ; 7.974 ns                ;
; 31.740 ns                               ; 60.53 MHz ( period = 16.520 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[4]  ; state_PWM.00000                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.711 ns                 ; 7.971 ns                ;
; 31.751 ns                               ; 60.61 MHz ( period = 16.498 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[0]  ; state_PWM.00001                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.710 ns                 ; 7.959 ns                ;
; 31.754 ns                               ; 60.64 MHz ( period = 16.492 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[0]  ; state_PWM.00000                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.710 ns                 ; 7.956 ns                ;
; 31.816 ns                               ; 61.09 MHz ( period = 16.368 ns )                    ; AK_reset~reg0                                                                                    ; AD_state[0]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 40.675 ns                 ; 8.859 ns                ;
; 31.836 ns                               ; 61.24 MHz ( period = 16.328 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[1]  ; state_PWM.00001                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.710 ns                 ; 7.874 ns                ;
; 31.839 ns                               ; 61.27 MHz ( period = 16.322 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[1]  ; state_PWM.00000                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.710 ns                 ; 7.871 ns                ;
; 31.856 ns                               ; 61.39 MHz ( period = 16.288 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[8]  ; state_PWM.00001                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.711 ns                 ; 7.855 ns                ;
; 31.859 ns                               ; 61.42 MHz ( period = 16.282 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[8]  ; state_PWM.00000                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.711 ns                 ; 7.852 ns                ;
; 31.861 ns                               ; 61.43 MHz ( period = 16.278 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[4]  ; state_PWM.00001                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.741 ns                 ; 7.880 ns                ;
; 31.864 ns                               ; 61.46 MHz ( period = 16.272 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[4]  ; state_PWM.00000                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.741 ns                 ; 7.877 ns                ;
; 31.921 ns                               ; 61.89 MHz ( period = 16.158 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[2]  ; state_PWM.00001                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.710 ns                 ; 7.789 ns                ;
; 31.924 ns                               ; 61.91 MHz ( period = 16.152 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[2]  ; state_PWM.00000                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.710 ns                 ; 7.786 ns                ;
; 31.932 ns                               ; 61.97 MHz ( period = 16.136 ns )                    ; CCcount[3]                                                                                       ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.767 ns                 ; 7.835 ns                ;
; 31.945 ns                               ; 62.07 MHz ( period = 16.110 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[9]  ; state_PWM.00001                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.711 ns                 ; 7.766 ns                ;
; 31.948 ns                               ; 62.10 MHz ( period = 16.104 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[9]  ; state_PWM.00000                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.711 ns                 ; 7.763 ns                ;
; 31.980 ns                               ; 62.34 MHz ( period = 16.040 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[5]  ; state_PWM.00001                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.741 ns                 ; 7.761 ns                ;
; 31.983 ns                               ; 62.37 MHz ( period = 16.034 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[5]  ; state_PWM.00000                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.741 ns                 ; 7.758 ns                ;
; 31.996 ns                               ; 62.47 MHz ( period = 16.008 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[10] ; state_PWM.00001                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.711 ns                 ; 7.715 ns                ;
; 31.999 ns                               ; 62.49 MHz ( period = 16.002 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[10] ; state_PWM.00000                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.711 ns                 ; 7.712 ns                ;
; 32.005 ns                               ; 62.54 MHz ( period = 15.990 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[5]  ; state_PWM.00001                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.711 ns                 ; 7.706 ns                ;
; 32.008 ns                               ; 62.56 MHz ( period = 15.984 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[5]  ; state_PWM.00000                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.711 ns                 ; 7.703 ns                ;
; 32.021 ns                               ; 62.66 MHz ( period = 15.958 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[6]  ; state_PWM.00001                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.711 ns                 ; 7.690 ns                ;
; 32.024 ns                               ; 62.69 MHz ( period = 15.952 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[6]  ; state_PWM.00000                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.711 ns                 ; 7.687 ns                ;
; 32.098 ns                               ; 63.28 MHz ( period = 15.804 ns )                    ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[6]                ; AD_state[0]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 40.675 ns                 ; 8.577 ns                ;
; 32.146 ns                               ; 63.66 MHz ( period = 15.708 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[7]  ; state_PWM.00001                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.711 ns                 ; 7.565 ns                ;
; 32.149 ns                               ; 63.69 MHz ( period = 15.702 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[7]  ; state_PWM.00000                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.711 ns                 ; 7.562 ns                ;
; 32.191 ns                               ; 64.03 MHz ( period = 15.618 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[8]  ; state_PWM.00001                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.711 ns                 ; 7.520 ns                ;
; 32.194 ns                               ; 64.05 MHz ( period = 15.612 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[8]  ; state_PWM.00000                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.711 ns                 ; 7.517 ns                ;
; 32.227 ns                               ; 64.33 MHz ( period = 15.546 ns )                    ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                ; AD_state[0]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 40.675 ns                 ; 8.448 ns                ;
; 32.285 ns                               ; 64.81 MHz ( period = 15.430 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[9]  ; state_PWM.00001                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.711 ns                 ; 7.426 ns                ;
; 32.288 ns                               ; 64.83 MHz ( period = 15.424 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[9]  ; state_PWM.00000                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.711 ns                 ; 7.423 ns                ;
; 32.310 ns                               ; 65.02 MHz ( period = 15.380 ns )                    ; CCcount[2]                                                                                       ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.767 ns                 ; 7.457 ns                ;
; 32.313 ns                               ; 65.04 MHz ( period = 15.374 ns )                    ; AK_reset~reg0                                                                                    ; AD_state[1]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 40.666 ns                 ; 8.353 ns                ;
; 32.390 ns                               ; 65.70 MHz ( period = 15.220 ns )                    ; Tx_fifo_enable                                                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[7]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.476 ns                 ; 5.086 ns                ;
; 32.413 ns                               ; 65.90 MHz ( period = 15.174 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[10] ; state_PWM.00001                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.711 ns                 ; 7.298 ns                ;
; 32.416 ns                               ; 65.93 MHz ( period = 15.168 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[10] ; state_PWM.00000                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.711 ns                 ; 7.295 ns                ;
; 32.527 ns                               ; 66.91 MHz ( period = 14.946 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[11] ; state_PWM.00001                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.711 ns                 ; 7.184 ns                ;
; 32.530 ns                               ; 66.93 MHz ( period = 14.940 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[11] ; state_PWM.00000                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.711 ns                 ; 7.181 ns                ;
; 32.556 ns                               ; 67.17 MHz ( period = 14.888 ns )                    ; Tx_fifo_enable                                                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[5]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.472 ns                 ; 4.916 ns                ;
; 32.558 ns                               ; 67.19 MHz ( period = 14.884 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg11  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.765 ns                 ; 7.207 ns                ;
; 32.558 ns                               ; 67.19 MHz ( period = 14.884 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.765 ns                 ; 7.207 ns                ;
; 32.558 ns                               ; 67.19 MHz ( period = 14.884 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.765 ns                 ; 7.207 ns                ;
; 32.558 ns                               ; 67.19 MHz ( period = 14.884 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.765 ns                 ; 7.207 ns                ;
; 32.558 ns                               ; 67.19 MHz ( period = 14.884 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.765 ns                 ; 7.207 ns                ;
; 32.558 ns                               ; 67.19 MHz ( period = 14.884 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.765 ns                 ; 7.207 ns                ;
; 32.558 ns                               ; 67.19 MHz ( period = 14.884 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.765 ns                 ; 7.207 ns                ;
; 32.558 ns                               ; 67.19 MHz ( period = 14.884 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.765 ns                 ; 7.207 ns                ;
; 32.558 ns                               ; 67.19 MHz ( period = 14.884 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.765 ns                 ; 7.207 ns                ;
; 32.558 ns                               ; 67.19 MHz ( period = 14.884 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.765 ns                 ; 7.207 ns                ;
; 32.558 ns                               ; 67.19 MHz ( period = 14.884 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.765 ns                 ; 7.207 ns                ;
; 32.558 ns                               ; 67.19 MHz ( period = 14.884 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.765 ns                 ; 7.207 ns                ;
; 32.558 ns                               ; 67.19 MHz ( period = 14.884 ns )                    ; Tx_fifo_enable                                                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[11]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.476 ns                 ; 4.918 ns                ;
; 32.566 ns                               ; 67.26 MHz ( period = 14.868 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg11 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.744 ns                 ; 7.178 ns                ;
; 32.566 ns                               ; 67.26 MHz ( period = 14.868 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg10 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.744 ns                 ; 7.178 ns                ;
; 32.566 ns                               ; 67.26 MHz ( period = 14.868 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg9  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.744 ns                 ; 7.178 ns                ;
; 32.566 ns                               ; 67.26 MHz ( period = 14.868 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg8  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.744 ns                 ; 7.178 ns                ;
; 32.566 ns                               ; 67.26 MHz ( period = 14.868 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg7  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.744 ns                 ; 7.178 ns                ;
; 32.566 ns                               ; 67.26 MHz ( period = 14.868 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg6  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.744 ns                 ; 7.178 ns                ;
; 32.566 ns                               ; 67.26 MHz ( period = 14.868 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg5  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.744 ns                 ; 7.178 ns                ;
; 32.566 ns                               ; 67.26 MHz ( period = 14.868 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg4  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.744 ns                 ; 7.178 ns                ;
; 32.566 ns                               ; 67.26 MHz ( period = 14.868 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg3  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.744 ns                 ; 7.178 ns                ;
; 32.566 ns                               ; 67.26 MHz ( period = 14.868 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg2  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.744 ns                 ; 7.178 ns                ;
; 32.566 ns                               ; 67.26 MHz ( period = 14.868 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg1  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.744 ns                 ; 7.178 ns                ;
; 32.566 ns                               ; 67.26 MHz ( period = 14.868 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.744 ns                 ; 7.178 ns                ;
; 32.567 ns                               ; 67.27 MHz ( period = 14.866 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg11 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.760 ns                 ; 7.193 ns                ;
; 32.567 ns                               ; 67.27 MHz ( period = 14.866 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg10 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.760 ns                 ; 7.193 ns                ;
; 32.567 ns                               ; 67.27 MHz ( period = 14.866 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg9  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.760 ns                 ; 7.193 ns                ;
; 32.567 ns                               ; 67.27 MHz ( period = 14.866 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg8  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.760 ns                 ; 7.193 ns                ;
; 32.567 ns                               ; 67.27 MHz ( period = 14.866 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg7  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.760 ns                 ; 7.193 ns                ;
; 32.567 ns                               ; 67.27 MHz ( period = 14.866 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg6  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.760 ns                 ; 7.193 ns                ;
; 32.567 ns                               ; 67.27 MHz ( period = 14.866 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg5  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.760 ns                 ; 7.193 ns                ;
; 32.567 ns                               ; 67.27 MHz ( period = 14.866 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg4  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.760 ns                 ; 7.193 ns                ;
; 32.567 ns                               ; 67.27 MHz ( period = 14.866 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg3  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.760 ns                 ; 7.193 ns                ;
; 32.567 ns                               ; 67.27 MHz ( period = 14.866 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg2  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.760 ns                 ; 7.193 ns                ;
; 32.567 ns                               ; 67.27 MHz ( period = 14.866 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg1  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.760 ns                 ; 7.193 ns                ;
; 32.567 ns                               ; 67.27 MHz ( period = 14.866 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.760 ns                 ; 7.193 ns                ;
; 32.595 ns                               ; 67.52 MHz ( period = 14.810 ns )                    ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[6]                ; AD_state[1]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 40.666 ns                 ; 8.071 ns                ;
; 32.644 ns                               ; 67.97 MHz ( period = 14.712 ns )                    ; Tx_fifo_enable                                                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[10]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.476 ns                 ; 4.832 ns                ;
; 32.724 ns                               ; 68.72 MHz ( period = 14.552 ns )                    ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                ; AD_state[1]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 40.666 ns                 ; 7.942 ns                ;
; 32.729 ns                               ; 68.77 MHz ( period = 14.542 ns )                    ; Tx_fifo_enable                                                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[9]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.476 ns                 ; 4.747 ns                ;
; 32.817 ns                               ; 69.61 MHz ( period = 14.366 ns )                    ; Tx_fifo_enable                                                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[8]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.476 ns                 ; 4.659 ns                ;
; 32.963 ns                               ; 71.05 MHz ( period = 14.074 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg11  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.752 ns                 ; 6.789 ns                ;
; 32.963 ns                               ; 71.05 MHz ( period = 14.074 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.752 ns                 ; 6.789 ns                ;
; 32.963 ns                               ; 71.05 MHz ( period = 14.074 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.752 ns                 ; 6.789 ns                ;
; 32.963 ns                               ; 71.05 MHz ( period = 14.074 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.752 ns                 ; 6.789 ns                ;
; 32.963 ns                               ; 71.05 MHz ( period = 14.074 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.752 ns                 ; 6.789 ns                ;
; 32.963 ns                               ; 71.05 MHz ( period = 14.074 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.752 ns                 ; 6.789 ns                ;
; 32.963 ns                               ; 71.05 MHz ( period = 14.074 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.752 ns                 ; 6.789 ns                ;
; 32.963 ns                               ; 71.05 MHz ( period = 14.074 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.752 ns                 ; 6.789 ns                ;
; 32.963 ns                               ; 71.05 MHz ( period = 14.074 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.752 ns                 ; 6.789 ns                ;
; 32.963 ns                               ; 71.05 MHz ( period = 14.074 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.752 ns                 ; 6.789 ns                ;
; 32.963 ns                               ; 71.05 MHz ( period = 14.074 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.752 ns                 ; 6.789 ns                ;
; 32.963 ns                               ; 71.05 MHz ( period = 14.074 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.752 ns                 ; 6.789 ns                ;
; 33.074 ns                               ; 72.19 MHz ( period = 13.852 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg11 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.777 ns                 ; 6.703 ns                ;
; 33.074 ns                               ; 72.19 MHz ( period = 13.852 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg10 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.777 ns                 ; 6.703 ns                ;
; 33.074 ns                               ; 72.19 MHz ( period = 13.852 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg9  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.777 ns                 ; 6.703 ns                ;
; 33.074 ns                               ; 72.19 MHz ( period = 13.852 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg8  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.777 ns                 ; 6.703 ns                ;
; 33.074 ns                               ; 72.19 MHz ( period = 13.852 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg7  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.777 ns                 ; 6.703 ns                ;
; 33.074 ns                               ; 72.19 MHz ( period = 13.852 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg6  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.777 ns                 ; 6.703 ns                ;
; 33.074 ns                               ; 72.19 MHz ( period = 13.852 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg5  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.777 ns                 ; 6.703 ns                ;
; 33.074 ns                               ; 72.19 MHz ( period = 13.852 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg4  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.777 ns                 ; 6.703 ns                ;
; 33.074 ns                               ; 72.19 MHz ( period = 13.852 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg3  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.777 ns                 ; 6.703 ns                ;
; 33.074 ns                               ; 72.19 MHz ( period = 13.852 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg2  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.777 ns                 ; 6.703 ns                ;
; 33.074 ns                               ; 72.19 MHz ( period = 13.852 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg1  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.777 ns                 ; 6.703 ns                ;
; 33.074 ns                               ; 72.19 MHz ( period = 13.852 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.777 ns                 ; 6.703 ns                ;
; 33.076 ns                               ; 72.21 MHz ( period = 13.848 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg11  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.778 ns                 ; 6.702 ns                ;
; 33.076 ns                               ; 72.21 MHz ( period = 13.848 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.778 ns                 ; 6.702 ns                ;
; 33.076 ns                               ; 72.21 MHz ( period = 13.848 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.778 ns                 ; 6.702 ns                ;
; 33.076 ns                               ; 72.21 MHz ( period = 13.848 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.778 ns                 ; 6.702 ns                ;
; 33.076 ns                               ; 72.21 MHz ( period = 13.848 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.778 ns                 ; 6.702 ns                ;
; 33.076 ns                               ; 72.21 MHz ( period = 13.848 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.778 ns                 ; 6.702 ns                ;
; 33.076 ns                               ; 72.21 MHz ( period = 13.848 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.778 ns                 ; 6.702 ns                ;
; 33.076 ns                               ; 72.21 MHz ( period = 13.848 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.778 ns                 ; 6.702 ns                ;
; 33.076 ns                               ; 72.21 MHz ( period = 13.848 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.778 ns                 ; 6.702 ns                ;
; 33.076 ns                               ; 72.21 MHz ( period = 13.848 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.778 ns                 ; 6.702 ns                ;
; 33.076 ns                               ; 72.21 MHz ( period = 13.848 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.778 ns                 ; 6.702 ns                ;
; 33.076 ns                               ; 72.21 MHz ( period = 13.848 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.778 ns                 ; 6.702 ns                ;
; 33.109 ns                               ; 72.56 MHz ( period = 13.782 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[12]                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.767 ns                 ; 6.658 ns                ;
; 33.189 ns                               ; 73.41 MHz ( period = 13.622 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[11]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.740 ns                 ; 6.551 ns                ;
; 33.195 ns                               ; 73.48 MHz ( period = 13.610 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[11]                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.767 ns                 ; 6.572 ns                ;
; 33.200 ns                               ; 73.53 MHz ( period = 13.600 ns )                    ; Tx_fifo_enable                                                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[3]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.472 ns                 ; 4.272 ns                ;
; 33.281 ns                               ; 74.42 MHz ( period = 13.438 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[10]                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.767 ns                 ; 6.486 ns                ;
; 33.284 ns                               ; 74.45 MHz ( period = 13.432 ns )                    ; Tx_fifo_enable                                                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[2]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.472 ns                 ; 4.188 ns                ;
; 33.292 ns                               ; 74.54 MHz ( period = 13.416 ns )                    ; Tx_fifo_enable                                                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[6]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.473 ns                 ; 4.181 ns                ;
; 33.308 ns                               ; 74.72 MHz ( period = 13.384 ns )                    ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[5]                ; AD_state[0]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 40.675 ns                 ; 7.367 ns                ;
; 33.312 ns                               ; 74.76 MHz ( period = 13.376 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[11] ; state_PWM.00001                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.711 ns                 ; 6.399 ns                ;
; 33.315 ns                               ; 74.79 MHz ( period = 13.370 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[11] ; state_PWM.00000                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.711 ns                 ; 6.396 ns                ;
; 33.367 ns                               ; 75.38 MHz ( period = 13.266 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.767 ns                 ; 6.400 ns                ;
; 33.409 ns                               ; 75.86 MHz ( period = 13.182 ns )                    ; Tx_fifo_enable                                                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[4]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.473 ns                 ; 4.064 ns                ;
; 33.435 ns                               ; 76.16 MHz ( period = 13.130 ns )                    ; CCcount[1]                                                                                       ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.767 ns                 ; 6.332 ns                ;
; 33.439 ns                               ; 76.21 MHz ( period = 13.122 ns )                    ; CCcount[0]                                                                                       ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.767 ns                 ; 6.328 ns                ;
; 33.442 ns                               ; 76.24 MHz ( period = 13.116 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg11  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.717 ns                 ; 6.275 ns                ;
; 33.442 ns                               ; 76.24 MHz ( period = 13.116 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.717 ns                 ; 6.275 ns                ;
; 33.442 ns                               ; 76.24 MHz ( period = 13.116 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.717 ns                 ; 6.275 ns                ;
; 33.442 ns                               ; 76.24 MHz ( period = 13.116 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.717 ns                 ; 6.275 ns                ;
; 33.442 ns                               ; 76.24 MHz ( period = 13.116 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.717 ns                 ; 6.275 ns                ;
; 33.442 ns                               ; 76.24 MHz ( period = 13.116 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.717 ns                 ; 6.275 ns                ;
; 33.442 ns                               ; 76.24 MHz ( period = 13.116 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.717 ns                 ; 6.275 ns                ;
; 33.442 ns                               ; 76.24 MHz ( period = 13.116 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.717 ns                 ; 6.275 ns                ;
; 33.442 ns                               ; 76.24 MHz ( period = 13.116 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.717 ns                 ; 6.275 ns                ;
; 33.442 ns                               ; 76.24 MHz ( period = 13.116 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.717 ns                 ; 6.275 ns                ;
; 33.442 ns                               ; 76.24 MHz ( period = 13.116 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.717 ns                 ; 6.275 ns                ;
; 33.442 ns                               ; 76.24 MHz ( period = 13.116 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.717 ns                 ; 6.275 ns                ;
; 33.445 ns                               ; 76.28 MHz ( period = 13.110 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg11 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.736 ns                 ; 6.291 ns                ;
; 33.445 ns                               ; 76.28 MHz ( period = 13.110 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg10 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.736 ns                 ; 6.291 ns                ;
; 33.445 ns                               ; 76.28 MHz ( period = 13.110 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg9  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.736 ns                 ; 6.291 ns                ;
; 33.445 ns                               ; 76.28 MHz ( period = 13.110 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg8  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.736 ns                 ; 6.291 ns                ;
; 33.445 ns                               ; 76.28 MHz ( period = 13.110 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg7  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.736 ns                 ; 6.291 ns                ;
; 33.445 ns                               ; 76.28 MHz ( period = 13.110 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg6  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.736 ns                 ; 6.291 ns                ;
; 33.445 ns                               ; 76.28 MHz ( period = 13.110 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg5  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.736 ns                 ; 6.291 ns                ;
; 33.445 ns                               ; 76.28 MHz ( period = 13.110 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg4  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.736 ns                 ; 6.291 ns                ;
; 33.445 ns                               ; 76.28 MHz ( period = 13.110 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg3  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.736 ns                 ; 6.291 ns                ;
; 33.445 ns                               ; 76.28 MHz ( period = 13.110 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg2  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.736 ns                 ; 6.291 ns                ;
; 33.445 ns                               ; 76.28 MHz ( period = 13.110 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg1  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.736 ns                 ; 6.291 ns                ;
; 33.445 ns                               ; 76.28 MHz ( period = 13.110 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.736 ns                 ; 6.291 ns                ;
; 33.453 ns                               ; 76.37 MHz ( period = 13.094 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[8]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.767 ns                 ; 6.314 ns                ;
; 33.457 ns                               ; 76.42 MHz ( period = 13.086 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg11  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.727 ns                 ; 6.270 ns                ;
; 33.457 ns                               ; 76.42 MHz ( period = 13.086 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.727 ns                 ; 6.270 ns                ;
; 33.457 ns                               ; 76.42 MHz ( period = 13.086 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.727 ns                 ; 6.270 ns                ;
; 33.457 ns                               ; 76.42 MHz ( period = 13.086 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.727 ns                 ; 6.270 ns                ;
; 33.457 ns                               ; 76.42 MHz ( period = 13.086 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.727 ns                 ; 6.270 ns                ;
; 33.457 ns                               ; 76.42 MHz ( period = 13.086 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.727 ns                 ; 6.270 ns                ;
; 33.457 ns                               ; 76.42 MHz ( period = 13.086 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.727 ns                 ; 6.270 ns                ;
; 33.457 ns                               ; 76.42 MHz ( period = 13.086 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.727 ns                 ; 6.270 ns                ;
; 33.457 ns                               ; 76.42 MHz ( period = 13.086 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.727 ns                 ; 6.270 ns                ;
; 33.457 ns                               ; 76.42 MHz ( period = 13.086 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.727 ns                 ; 6.270 ns                ;
; 33.457 ns                               ; 76.42 MHz ( period = 13.086 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.727 ns                 ; 6.270 ns                ;
; 33.457 ns                               ; 76.42 MHz ( period = 13.086 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.727 ns                 ; 6.270 ns                ;
; 33.466 ns                               ; 76.52 MHz ( period = 13.068 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg11  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.776 ns                 ; 6.310 ns                ;
; 33.466 ns                               ; 76.52 MHz ( period = 13.068 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.776 ns                 ; 6.310 ns                ;
; 33.466 ns                               ; 76.52 MHz ( period = 13.068 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.776 ns                 ; 6.310 ns                ;
; 33.466 ns                               ; 76.52 MHz ( period = 13.068 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.776 ns                 ; 6.310 ns                ;
; 33.466 ns                               ; 76.52 MHz ( period = 13.068 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.776 ns                 ; 6.310 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                  ;                                                                                                                                                          ;            ;            ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'SPI_SCK'                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                         ; To                                                           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 14.016 ns                               ; 146.69 MHz ( period = 6.817 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.194 ns                 ; 8.178 ns                ;
; 14.335 ns                               ; 153.89 MHz ( period = 6.498 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.194 ns                 ; 7.859 ns                ;
; 14.337 ns                               ; 153.94 MHz ( period = 6.496 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.194 ns                 ; 7.857 ns                ;
; 14.338 ns                               ; 153.96 MHz ( period = 6.495 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.194 ns                 ; 7.856 ns                ;
; 14.346 ns                               ; 154.15 MHz ( period = 6.487 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.194 ns                 ; 7.848 ns                ;
; 14.413 ns                               ; 155.76 MHz ( period = 6.420 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.194 ns                 ; 7.781 ns                ;
; 14.414 ns                               ; 155.79 MHz ( period = 6.419 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.194 ns                 ; 7.780 ns                ;
; 14.420 ns                               ; 155.93 MHz ( period = 6.413 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.194 ns                 ; 7.774 ns                ;
; 14.566 ns                               ; 159.57 MHz ( period = 6.267 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.194 ns                 ; 7.628 ns                ;
; 14.619 ns                               ; 160.93 MHz ( period = 6.214 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.196 ns                 ; 7.577 ns                ;
; 14.619 ns                               ; 160.93 MHz ( period = 6.214 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.196 ns                 ; 7.577 ns                ;
; 14.619 ns                               ; 160.93 MHz ( period = 6.214 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.196 ns                 ; 7.577 ns                ;
; 14.619 ns                               ; 160.93 MHz ( period = 6.214 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.196 ns                 ; 7.577 ns                ;
; 14.619 ns                               ; 160.93 MHz ( period = 6.214 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.196 ns                 ; 7.577 ns                ;
; 14.619 ns                               ; 160.93 MHz ( period = 6.214 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.196 ns                 ; 7.577 ns                ;
; 14.619 ns                               ; 160.93 MHz ( period = 6.214 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.196 ns                 ; 7.577 ns                ;
; 14.619 ns                               ; 160.93 MHz ( period = 6.214 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.196 ns                 ; 7.577 ns                ;
; 14.665 ns                               ; 162.13 MHz ( period = 6.168 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.194 ns                 ; 7.529 ns                ;
; 14.667 ns                               ; 162.18 MHz ( period = 6.166 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.194 ns                 ; 7.527 ns                ;
; 14.668 ns                               ; 162.21 MHz ( period = 6.165 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.194 ns                 ; 7.526 ns                ;
; 14.675 ns                               ; 162.39 MHz ( period = 6.158 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.194 ns                 ; 7.519 ns                ;
; 14.727 ns                               ; 163.77 MHz ( period = 6.106 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.196 ns                 ; 7.469 ns                ;
; 14.727 ns                               ; 163.77 MHz ( period = 6.106 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.196 ns                 ; 7.469 ns                ;
; 14.727 ns                               ; 163.77 MHz ( period = 6.106 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.196 ns                 ; 7.469 ns                ;
; 14.727 ns                               ; 163.77 MHz ( period = 6.106 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.196 ns                 ; 7.469 ns                ;
; 14.727 ns                               ; 163.77 MHz ( period = 6.106 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.196 ns                 ; 7.469 ns                ;
; 14.727 ns                               ; 163.77 MHz ( period = 6.106 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.196 ns                 ; 7.469 ns                ;
; 14.727 ns                               ; 163.77 MHz ( period = 6.106 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.196 ns                 ; 7.469 ns                ;
; 14.727 ns                               ; 163.77 MHz ( period = 6.106 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.196 ns                 ; 7.469 ns                ;
; 14.743 ns                               ; 164.20 MHz ( period = 6.090 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.194 ns                 ; 7.451 ns                ;
; 14.744 ns                               ; 164.23 MHz ( period = 6.089 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.194 ns                 ; 7.450 ns                ;
; 14.750 ns                               ; 164.39 MHz ( period = 6.083 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.194 ns                 ; 7.444 ns                ;
; 14.770 ns                               ; 164.93 MHz ( period = 6.063 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.194 ns                 ; 7.424 ns                ;
; 14.779 ns                               ; 165.18 MHz ( period = 6.054 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.194 ns                 ; 7.415 ns                ;
; 14.781 ns                               ; 165.23 MHz ( period = 6.052 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.196 ns                 ; 7.415 ns                ;
; 14.781 ns                               ; 165.23 MHz ( period = 6.052 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.196 ns                 ; 7.415 ns                ;
; 14.781 ns                               ; 165.23 MHz ( period = 6.052 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.196 ns                 ; 7.415 ns                ;
; 14.781 ns                               ; 165.23 MHz ( period = 6.052 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.196 ns                 ; 7.415 ns                ;
; 14.781 ns                               ; 165.23 MHz ( period = 6.052 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.196 ns                 ; 7.415 ns                ;
; 14.781 ns                               ; 165.23 MHz ( period = 6.052 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.196 ns                 ; 7.415 ns                ;
; 14.781 ns                               ; 165.23 MHz ( period = 6.052 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.196 ns                 ; 7.415 ns                ;
; 14.781 ns                               ; 165.23 MHz ( period = 6.052 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.196 ns                 ; 7.415 ns                ;
; 14.799 ns                               ; 165.73 MHz ( period = 6.034 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.194 ns                 ; 7.395 ns                ;
; 14.809 ns                               ; 166.00 MHz ( period = 6.024 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.194 ns                 ; 7.385 ns                ;
; 14.925 ns                               ; 169.26 MHz ( period = 5.908 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.194 ns                 ; 7.269 ns                ;
; 14.928 ns                               ; 169.35 MHz ( period = 5.905 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.196 ns                 ; 7.268 ns                ;
; 14.928 ns                               ; 169.35 MHz ( period = 5.905 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.196 ns                 ; 7.268 ns                ;
; 14.928 ns                               ; 169.35 MHz ( period = 5.905 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.196 ns                 ; 7.268 ns                ;
; 14.928 ns                               ; 169.35 MHz ( period = 5.905 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.196 ns                 ; 7.268 ns                ;
; 14.928 ns                               ; 169.35 MHz ( period = 5.905 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.196 ns                 ; 7.268 ns                ;
; 14.928 ns                               ; 169.35 MHz ( period = 5.905 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.196 ns                 ; 7.268 ns                ;
; 14.928 ns                               ; 169.35 MHz ( period = 5.905 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.196 ns                 ; 7.268 ns                ;
; 14.928 ns                               ; 169.35 MHz ( period = 5.905 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.196 ns                 ; 7.268 ns                ;
; 14.929 ns                               ; 169.38 MHz ( period = 5.904 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.194 ns                 ; 7.265 ns                ;
; 14.941 ns                               ; 169.72 MHz ( period = 5.892 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.196 ns                 ; 7.255 ns                ;
; 14.941 ns                               ; 169.72 MHz ( period = 5.892 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.196 ns                 ; 7.255 ns                ;
; 14.941 ns                               ; 169.72 MHz ( period = 5.892 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.196 ns                 ; 7.255 ns                ;
; 14.941 ns                               ; 169.72 MHz ( period = 5.892 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.196 ns                 ; 7.255 ns                ;
; 14.941 ns                               ; 169.72 MHz ( period = 5.892 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.196 ns                 ; 7.255 ns                ;
; 14.941 ns                               ; 169.72 MHz ( period = 5.892 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.196 ns                 ; 7.255 ns                ;
; 14.941 ns                               ; 169.72 MHz ( period = 5.892 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.196 ns                 ; 7.255 ns                ;
; 14.941 ns                               ; 169.72 MHz ( period = 5.892 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.196 ns                 ; 7.255 ns                ;
; 14.955 ns                               ; 170.13 MHz ( period = 5.878 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.194 ns                 ; 7.239 ns                ;
; 14.994 ns                               ; 171.26 MHz ( period = 5.839 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.194 ns                 ; 7.200 ns                ;
; 14.996 ns                               ; 171.32 MHz ( period = 5.837 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.194 ns                 ; 7.198 ns                ;
; 14.997 ns                               ; 171.35 MHz ( period = 5.836 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.194 ns                 ; 7.197 ns                ;
; 15.057 ns                               ; 173.13 MHz ( period = 5.776 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.194 ns                 ; 7.137 ns                ;
; 15.072 ns                               ; 173.58 MHz ( period = 5.761 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.194 ns                 ; 7.122 ns                ;
; 15.073 ns                               ; 173.61 MHz ( period = 5.760 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.194 ns                 ; 7.121 ns                ;
; 15.079 ns                               ; 173.79 MHz ( period = 5.754 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.194 ns                 ; 7.115 ns                ;
; 15.100 ns                               ; 174.43 MHz ( period = 5.733 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.194 ns                 ; 7.094 ns                ;
; 15.103 ns                               ; 174.52 MHz ( period = 5.730 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.194 ns                 ; 7.091 ns                ;
; 15.114 ns                               ; 174.86 MHz ( period = 5.719 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.196 ns                 ; 7.082 ns                ;
; 15.114 ns                               ; 174.86 MHz ( period = 5.719 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.196 ns                 ; 7.082 ns                ;
; 15.114 ns                               ; 174.86 MHz ( period = 5.719 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.196 ns                 ; 7.082 ns                ;
; 15.114 ns                               ; 174.86 MHz ( period = 5.719 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.196 ns                 ; 7.082 ns                ;
; 15.114 ns                               ; 174.86 MHz ( period = 5.719 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.196 ns                 ; 7.082 ns                ;
; 15.114 ns                               ; 174.86 MHz ( period = 5.719 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.196 ns                 ; 7.082 ns                ;
; 15.114 ns                               ; 174.86 MHz ( period = 5.719 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.196 ns                 ; 7.082 ns                ;
; 15.114 ns                               ; 174.86 MHz ( period = 5.719 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.196 ns                 ; 7.082 ns                ;
; 15.116 ns                               ; 174.92 MHz ( period = 5.717 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.194 ns                 ; 7.078 ns                ;
; 15.117 ns                               ; 174.95 MHz ( period = 5.716 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.194 ns                 ; 7.077 ns                ;
; 15.139 ns                               ; 175.62 MHz ( period = 5.694 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.194 ns                 ; 7.055 ns                ;
; 15.248 ns                               ; 179.05 MHz ( period = 5.585 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.194 ns                 ; 6.946 ns                ;
; 15.249 ns                               ; 179.08 MHz ( period = 5.584 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.194 ns                 ; 6.945 ns                ;
; 15.250 ns                               ; 179.12 MHz ( period = 5.583 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.194 ns                 ; 6.944 ns                ;
; 15.251 ns                               ; 179.15 MHz ( period = 5.582 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.194 ns                 ; 6.943 ns                ;
; 15.262 ns                               ; 179.50 MHz ( period = 5.571 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.194 ns                 ; 6.932 ns                ;
; 15.280 ns                               ; 180.08 MHz ( period = 5.553 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.194 ns                 ; 6.914 ns                ;
; 15.285 ns                               ; 180.25 MHz ( period = 5.548 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.194 ns                 ; 6.909 ns                ;
; 15.291 ns                               ; 180.44 MHz ( period = 5.542 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.196 ns                 ; 6.905 ns                ;
; 15.291 ns                               ; 180.44 MHz ( period = 5.542 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.196 ns                 ; 6.905 ns                ;
; 15.291 ns                               ; 180.44 MHz ( period = 5.542 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.196 ns                 ; 6.905 ns                ;
; 15.291 ns                               ; 180.44 MHz ( period = 5.542 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.196 ns                 ; 6.905 ns                ;
; 15.291 ns                               ; 180.44 MHz ( period = 5.542 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.196 ns                 ; 6.905 ns                ;
; 15.291 ns                               ; 180.44 MHz ( period = 5.542 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.196 ns                 ; 6.905 ns                ;
; 15.291 ns                               ; 180.44 MHz ( period = 5.542 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.196 ns                 ; 6.905 ns                ;
; 15.291 ns                               ; 180.44 MHz ( period = 5.542 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.196 ns                 ; 6.905 ns                ;
; 15.326 ns                               ; 181.59 MHz ( period = 5.507 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.194 ns                 ; 6.868 ns                ;
; 15.327 ns                               ; 181.62 MHz ( period = 5.506 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.194 ns                 ; 6.867 ns                ;
; 15.333 ns                               ; 181.82 MHz ( period = 5.500 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.194 ns                 ; 6.861 ns                ;
; 15.360 ns                               ; 182.72 MHz ( period = 5.473 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.196 ns                 ; 6.836 ns                ;
; 15.360 ns                               ; 182.72 MHz ( period = 5.473 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.196 ns                 ; 6.836 ns                ;
; 15.360 ns                               ; 182.72 MHz ( period = 5.473 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.196 ns                 ; 6.836 ns                ;
; 15.360 ns                               ; 182.72 MHz ( period = 5.473 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.196 ns                 ; 6.836 ns                ;
; 15.360 ns                               ; 182.72 MHz ( period = 5.473 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.196 ns                 ; 6.836 ns                ;
; 15.360 ns                               ; 182.72 MHz ( period = 5.473 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.196 ns                 ; 6.836 ns                ;
; 15.360 ns                               ; 182.72 MHz ( period = 5.473 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.196 ns                 ; 6.836 ns                ;
; 15.360 ns                               ; 182.72 MHz ( period = 5.473 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.196 ns                 ; 6.836 ns                ;
; 15.383 ns                               ; 183.49 MHz ( period = 5.450 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.194 ns                 ; 6.811 ns                ;
; 15.429 ns                               ; 185.05 MHz ( period = 5.404 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.194 ns                 ; 6.765 ns                ;
; 15.683 ns                               ; 194.17 MHz ( period = 5.150 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.194 ns                 ; 6.511 ns                ;
; 16.092 ns                               ; 210.93 MHz ( period = 4.741 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.196 ns                 ; 6.104 ns                ;
; 16.092 ns                               ; 210.93 MHz ( period = 4.741 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.196 ns                 ; 6.104 ns                ;
; 16.092 ns                               ; 210.93 MHz ( period = 4.741 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.196 ns                 ; 6.104 ns                ;
; 16.092 ns                               ; 210.93 MHz ( period = 4.741 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.196 ns                 ; 6.104 ns                ;
; 16.092 ns                               ; 210.93 MHz ( period = 4.741 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.196 ns                 ; 6.104 ns                ;
; 16.092 ns                               ; 210.93 MHz ( period = 4.741 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.196 ns                 ; 6.104 ns                ;
; 16.092 ns                               ; 210.93 MHz ( period = 4.741 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.196 ns                 ; 6.104 ns                ;
; 16.092 ns                               ; 210.93 MHz ( period = 4.741 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.196 ns                 ; 6.104 ns                ;
; 16.345 ns                               ; 222.82 MHz ( period = 4.488 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 4.226 ns                ;
; 16.345 ns                               ; 222.82 MHz ( period = 4.488 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 4.226 ns                ;
; 16.345 ns                               ; 222.82 MHz ( period = 4.488 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 4.226 ns                ;
; 16.345 ns                               ; 222.82 MHz ( period = 4.488 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 4.226 ns                ;
; 16.345 ns                               ; 222.82 MHz ( period = 4.488 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 4.226 ns                ;
; 16.345 ns                               ; 222.82 MHz ( period = 4.488 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 4.226 ns                ;
; 16.667 ns                               ; 240.04 MHz ( period = 4.166 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.904 ns                ;
; 16.667 ns                               ; 240.04 MHz ( period = 4.166 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.904 ns                ;
; 16.667 ns                               ; 240.04 MHz ( period = 4.166 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.904 ns                ;
; 16.667 ns                               ; 240.04 MHz ( period = 4.166 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.904 ns                ;
; 16.667 ns                               ; 240.04 MHz ( period = 4.166 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.904 ns                ;
; 16.667 ns                               ; 240.04 MHz ( period = 4.166 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.904 ns                ;
; 16.878 ns                               ; 252.84 MHz ( period = 3.955 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.693 ns                ;
; 16.878 ns                               ; 252.84 MHz ( period = 3.955 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.693 ns                ;
; 16.878 ns                               ; 252.84 MHz ( period = 3.955 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.693 ns                ;
; 16.878 ns                               ; 252.84 MHz ( period = 3.955 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.693 ns                ;
; 16.878 ns                               ; 252.84 MHz ( period = 3.955 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.693 ns                ;
; 16.878 ns                               ; 252.84 MHz ( period = 3.955 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.693 ns                ;
; 16.932 ns                               ; 256.34 MHz ( period = 3.901 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.639 ns                ;
; 16.932 ns                               ; 256.34 MHz ( period = 3.901 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.639 ns                ;
; 16.932 ns                               ; 256.34 MHz ( period = 3.901 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.639 ns                ;
; 16.932 ns                               ; 256.34 MHz ( period = 3.901 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.639 ns                ;
; 16.932 ns                               ; 256.34 MHz ( period = 3.901 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.639 ns                ;
; 16.932 ns                               ; 256.34 MHz ( period = 3.901 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.639 ns                ;
; 17.017 ns                               ; 262.05 MHz ( period = 3.816 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.554 ns                ;
; 17.017 ns                               ; 262.05 MHz ( period = 3.816 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.554 ns                ;
; 17.017 ns                               ; 262.05 MHz ( period = 3.816 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.554 ns                ;
; 17.017 ns                               ; 262.05 MHz ( period = 3.816 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.554 ns                ;
; 17.017 ns                               ; 262.05 MHz ( period = 3.816 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.554 ns                ;
; 17.017 ns                               ; 262.05 MHz ( period = 3.816 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.554 ns                ;
; 17.079 ns                               ; 266.38 MHz ( period = 3.754 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.492 ns                ;
; 17.079 ns                               ; 266.38 MHz ( period = 3.754 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.492 ns                ;
; 17.079 ns                               ; 266.38 MHz ( period = 3.754 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.492 ns                ;
; 17.079 ns                               ; 266.38 MHz ( period = 3.754 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.492 ns                ;
; 17.079 ns                               ; 266.38 MHz ( period = 3.754 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.492 ns                ;
; 17.079 ns                               ; 266.38 MHz ( period = 3.754 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.492 ns                ;
; 17.086 ns                               ; 266.88 MHz ( period = 3.747 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.485 ns                ;
; 17.086 ns                               ; 266.88 MHz ( period = 3.747 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.485 ns                ;
; 17.086 ns                               ; 266.88 MHz ( period = 3.747 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.485 ns                ;
; 17.086 ns                               ; 266.88 MHz ( period = 3.747 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.485 ns                ;
; 17.086 ns                               ; 266.88 MHz ( period = 3.747 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.485 ns                ;
; 17.086 ns                               ; 266.88 MHz ( period = 3.747 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.485 ns                ;
; 17.265 ns                               ; 280.27 MHz ( period = 3.568 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.306 ns                ;
; 17.265 ns                               ; 280.27 MHz ( period = 3.568 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.306 ns                ;
; 17.265 ns                               ; 280.27 MHz ( period = 3.568 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.306 ns                ;
; 17.265 ns                               ; 280.27 MHz ( period = 3.568 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.306 ns                ;
; 17.265 ns                               ; 280.27 MHz ( period = 3.568 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.306 ns                ;
; 17.265 ns                               ; 280.27 MHz ( period = 3.568 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.306 ns                ;
; 17.319 ns                               ; 284.58 MHz ( period = 3.514 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.942 ns                 ; 3.623 ns                ;
; 17.367 ns                               ; 288.52 MHz ( period = 3.466 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.202 ns                ;
; 17.369 ns                               ; 288.68 MHz ( period = 3.464 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.200 ns                ;
; 17.374 ns                               ; 289.10 MHz ( period = 3.459 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.197 ns                ;
; 17.374 ns                               ; 289.10 MHz ( period = 3.459 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.197 ns                ;
; 17.374 ns                               ; 289.10 MHz ( period = 3.459 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.197 ns                ;
; 17.374 ns                               ; 289.10 MHz ( period = 3.459 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.197 ns                ;
; 17.374 ns                               ; 289.10 MHz ( period = 3.459 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.197 ns                ;
; 17.374 ns                               ; 289.10 MHz ( period = 3.459 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.197 ns                ;
; 17.421 ns                               ; 293.08 MHz ( period = 3.412 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.148 ns                ;
; 17.423 ns                               ; 293.26 MHz ( period = 3.410 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.146 ns                ;
; 17.464 ns                               ; 296.82 MHz ( period = 3.369 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.105 ns                ;
; 17.496 ns                               ; 299.67 MHz ( period = 3.337 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.073 ns                ;
; 17.568 ns                               ; 306.28 MHz ( period = 3.265 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.001 ns                ;
; 17.570 ns                               ; 306.47 MHz ( period = 3.263 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.999 ns                ;
; 17.582 ns                               ; 307.60 MHz ( period = 3.251 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.987 ns                ;
; 17.641 ns                               ; 313.28 MHz ( period = 3.192 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.942 ns                 ; 3.301 ns                ;
; 17.754 ns                               ; 324.78 MHz ( period = 3.079 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.815 ns                ;
; 17.756 ns                               ; 324.99 MHz ( period = 3.077 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.813 ns                ;
; 17.849 ns                               ; 335.12 MHz ( period = 2.984 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.720 ns                ;
; 17.852 ns                               ; 335.46 MHz ( period = 2.981 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.942 ns                 ; 3.090 ns                ;
; 17.892 ns                               ; 340.02 MHz ( period = 2.941 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.677 ns                ;
; 17.906 ns                               ; 341.65 MHz ( period = 2.927 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.942 ns                 ; 3.036 ns                ;
; 17.991 ns                               ; 351.86 MHz ( period = 2.842 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.942 ns                 ; 2.951 ns                ;
; 18.053 ns                               ; 359.71 MHz ( period = 2.780 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.942 ns                 ; 2.889 ns                ;
; 18.060 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.942 ns                 ; 2.882 ns                ;
; 18.204 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.365 ns                ;
; 18.208 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.361 ns                ;
; 18.236 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.333 ns                ;
; 18.239 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.942 ns                 ; 2.703 ns                ;
; 18.290 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.279 ns                ;
; 18.322 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.247 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                              ;                                                              ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'FX2_CLK'                                                                                                                                                                                                                                                                 ;
+-----------+-----------------------------------------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack     ; Actual fmax (period)                          ; From                                                  ; To                                                     ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------+-----------------------------------------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 17.236 ns ; 278.01 MHz ( period = 3.597 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.571 ns                 ; 3.335 ns                ;
; 17.236 ns ; 278.01 MHz ( period = 3.597 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.571 ns                 ; 3.335 ns                ;
; 17.236 ns ; 278.01 MHz ( period = 3.597 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.571 ns                 ; 3.335 ns                ;
; 17.236 ns ; 278.01 MHz ( period = 3.597 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.571 ns                 ; 3.335 ns                ;
; 17.236 ns ; 278.01 MHz ( period = 3.597 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.571 ns                 ; 3.335 ns                ;
; 17.236 ns ; 278.01 MHz ( period = 3.597 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.571 ns                 ; 3.335 ns                ;
; 17.236 ns ; 278.01 MHz ( period = 3.597 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.571 ns                 ; 3.335 ns                ;
; 17.305 ns ; 283.45 MHz ( period = 3.528 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.571 ns                 ; 3.266 ns                ;
; 17.305 ns ; 283.45 MHz ( period = 3.528 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.571 ns                 ; 3.266 ns                ;
; 17.305 ns ; 283.45 MHz ( period = 3.528 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.571 ns                 ; 3.266 ns                ;
; 17.305 ns ; 283.45 MHz ( period = 3.528 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.571 ns                 ; 3.266 ns                ;
; 17.305 ns ; 283.45 MHz ( period = 3.528 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.571 ns                 ; 3.266 ns                ;
; 17.305 ns ; 283.45 MHz ( period = 3.528 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.571 ns                 ; 3.266 ns                ;
; 17.305 ns ; 283.45 MHz ( period = 3.528 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.571 ns                 ; 3.266 ns                ;
; 17.305 ns ; 283.45 MHz ( period = 3.528 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.571 ns                 ; 3.266 ns                ;
; 17.598 ns ; 309.12 MHz ( period = 3.235 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.571 ns                 ; 2.973 ns                ;
; 17.847 ns ; 334.90 MHz ( period = 2.986 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.571 ns                 ; 2.724 ns                ;
; 17.847 ns ; 334.90 MHz ( period = 2.986 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.571 ns                 ; 2.724 ns                ;
; 17.847 ns ; 334.90 MHz ( period = 2.986 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.571 ns                 ; 2.724 ns                ;
; 17.847 ns ; 334.90 MHz ( period = 2.986 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.571 ns                 ; 2.724 ns                ;
; 17.847 ns ; 334.90 MHz ( period = 2.986 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.571 ns                 ; 2.724 ns                ;
; 17.847 ns ; 334.90 MHz ( period = 2.986 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.571 ns                 ; 2.724 ns                ;
; 17.847 ns ; 334.90 MHz ( period = 2.986 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.571 ns                 ; 2.724 ns                ;
; 17.916 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.571 ns                 ; 2.655 ns                ;
; 17.916 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.571 ns                 ; 2.655 ns                ;
; 17.916 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.571 ns                 ; 2.655 ns                ;
; 17.916 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.571 ns                 ; 2.655 ns                ;
; 17.916 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.571 ns                 ; 2.655 ns                ;
; 17.916 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.571 ns                 ; 2.655 ns                ;
; 17.916 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.571 ns                 ; 2.655 ns                ;
; 17.916 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.571 ns                 ; 2.655 ns                ;
; 18.209 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.571 ns                 ; 2.362 ns                ;
; 19.664 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2  ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 0.905 ns                ;
+-----------+-----------------------------------------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'IFCLK'                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                          ; To                                                                                                                            ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 0.499 ns                                ; FIFO_ADR[1]~reg0                                                                                                              ; FIFO_ADR[1]~reg0                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SLOE~reg0                                                                                                                     ; SLOE~reg0                                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Rx_fifo_enable                                                                                                                ; Rx_fifo_enable                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; debounce:de_PTT|clean_pb                                                                                                      ; debounce:de_PTT|clean_pb                                                                                                      ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; debounce:de_dot|clean_pb                                                                                                      ; debounce:de_dot|clean_pb                                                                                                      ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; debounce:de_dash|clean_pb                                                                                                     ; debounce:de_dash|clean_pb                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_sync.0000                                                                                                               ; state_sync.0000                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SLEN                                                                                                                          ; SLEN                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_sync.0100                                                                                                               ; state_sync.0100                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Tx_read_clock                                                                                                                 ; Tx_read_clock                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SLRD~reg0                                                                                                                     ; SLRD~reg0                                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_FX[0]                                                                                                                   ; state_FX[0]                                                                                                                   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_FX[3]                                                                                                                   ; state_FX[3]                                                                                                                   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_FX[1]                                                                                                                   ; state_FX[1]                                                                                                                   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_FX[2]                                                                                                                   ; state_FX[2]                                                                                                                   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SLWR~reg0                                                                                                                     ; SLWR~reg0                                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.769 ns                                ; debounce:de_dot|pb_history[2]                                                                                                 ; debounce:de_dot|clean_pb                                                                                                      ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.771 ns                 ;
; 0.799 ns                                ; state_FX[0]                                                                                                                   ; state_FX[1]                                                                                                                   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.801 ns                 ;
; 0.864 ns                                ; Rx_control_3[4]                                                                                                               ; frequency[12]                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.866 ns                 ;
; 0.865 ns                                ; Rx_control_2[6]                                                                                                               ; frequency[22]                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.867 ns                 ;
; 0.867 ns                                ; Rx_control_3[6]                                                                                                               ; frequency[14]                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.869 ns                 ;
; 0.868 ns                                ; Rx_control_1[1]                                                                                                               ; frequency[25]                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.870 ns                 ;
; 0.870 ns                                ; debounce:de_dash|pb_history[0]                                                                                                ; debounce:de_dash|pb_history[1]                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.872 ns                 ;
; 0.876 ns                                ; debounce:de_dot|pb_history[1]                                                                                                 ; debounce:de_dot|pb_history[2]                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.878 ns                 ;
; 0.876 ns                                ; debounce:de_dash|pb_history[2]                                                                                                ; debounce:de_dash|pb_history[3]                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.878 ns                 ;
; 0.878 ns                                ; debounce:de_PTT|pb_history[2]                                                                                                 ; debounce:de_PTT|pb_history[3]                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.880 ns                 ;
; 0.894 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe6|dffe7a[4]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe6|dffe8a[4]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.896 ns                 ;
; 0.897 ns                                ; Rx_control_4[4]                                                                                                               ; frequency[4]                                                                                                                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.899 ns                 ;
; 0.897 ns                                ; Rx_control_3[7]                                                                                                               ; frequency[15]                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.899 ns                 ;
; 0.898 ns                                ; Rx_control_4[5]                                                                                                               ; frequency[5]                                                                                                                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.900 ns                 ;
; 0.898 ns                                ; Rx_control_2[2]                                                                                                               ; frequency[18]                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.900 ns                 ;
; 0.899 ns                                ; Rx_control_4[6]                                                                                                               ; frequency[6]                                                                                                                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.901 ns                 ;
; 0.901 ns                                ; Rx_control_3[3]                                                                                                               ; frequency[11]                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.903 ns                 ;
; 0.902 ns                                ; Rx_control_1[4]                                                                                                               ; frequency[28]                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.904 ns                 ;
; 0.904 ns                                ; Rx_control_2[7]                                                                                                               ; frequency[23]                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.906 ns                 ;
; 0.906 ns                                ; Rx_control_2[5]                                                                                                               ; frequency[21]                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.908 ns                 ;
; 0.906 ns                                ; Rx_control_1[3]                                                                                                               ; frequency[27]                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.908 ns                 ;
; 0.907 ns                                ; Rx_control_1[5]                                                                                                               ; frequency[29]                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.909 ns                 ;
; 0.908 ns                                ; debounce:de_PTT|pb_history[1]                                                                                                 ; debounce:de_PTT|pb_history[2]                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.910 ns                 ;
; 0.937 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[9]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|rdptr_g[9]                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.939 ns                 ;
; 0.949 ns                                ; state_sync.0000                                                                                                               ; state_sync.0001                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.951 ns                 ;
; 0.978 ns                                ; CC_sync_count[0]                                                                                                              ; CC_sync_count[6]                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.980 ns                 ;
; 0.980 ns                                ; CC_sync_count[0]                                                                                                              ; CC_sync_count[7]                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.982 ns                 ;
; 0.980 ns                                ; CC_sync_count[0]                                                                                                              ; CC_sync_count[2]                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.982 ns                 ;
; 1.042 ns                                ; state_sync.0001                                                                                                               ; state_sync.0010                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.004 ns                   ; 1.046 ns                 ;
; 1.046 ns                                ; Rx_control_4[2]                                                                                                               ; frequency[2]                                                                                                                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.048 ns                 ;
; 1.053 ns                                ; Rx_control_1[2]                                                                                                               ; frequency[26]                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.055 ns                 ;
; 1.054 ns                                ; state_FX[0]                                                                                                                   ; SLRD~reg0                                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.056 ns                 ;
; 1.064 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[11]                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|rdptr_g[11]                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.000 ns                   ; 1.064 ns                 ;
; 1.072 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[11]                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|delayed_wrptr_g[11]                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.074 ns                 ;
; 1.076 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[12]                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|delayed_wrptr_g[12]                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.001 ns                   ; 1.077 ns                 ;
; 1.087 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[9]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|delayed_wrptr_g[9]                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.089 ns                 ;
; 1.099 ns                                ; state_FX[0]                                                                                                                   ; SLOE~reg0                                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.101 ns                 ;
; 1.111 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe6|dffe7a[10] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe6|dffe8a[10] ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.113 ns                 ;
; 1.112 ns                                ; debounce:de_dash|pb_history[1]                                                                                                ; debounce:de_dash|pb_history[2]                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.114 ns                 ;
; 1.113 ns                                ; Rx_control_2[0]                                                                                                               ; frequency[16]                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.003 ns                   ; 1.116 ns                 ;
; 1.119 ns                                ; debounce:de_dot|pb_history[2]                                                                                                 ; debounce:de_dot|pb_history[3]                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.121 ns                 ;
; 1.149 ns                                ; debounce:de_PTT|count[0]                                                                                                      ; debounce:de_PTT|count[0]                                                                                                      ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.151 ns                 ;
; 1.149 ns                                ; debounce:de_dot|count[0]                                                                                                      ; debounce:de_dot|count[0]                                                                                                      ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.151 ns                 ;
; 1.149 ns                                ; debounce:de_dash|count[0]                                                                                                     ; debounce:de_dash|count[0]                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.151 ns                 ;
; 1.151 ns                                ; CC_sync_count[0]                                                                                                              ; CC_sync_count[3]                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.001 ns                   ; 1.152 ns                 ;
; 1.151 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[6]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[7]                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.153 ns                 ;
; 1.151 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[8]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[9]                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.153 ns                 ;
; 1.157 ns                                ; debounce:de_dot|pb_history[3]                                                                                                 ; debounce:de_dot|clean_pb                                                                                                      ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.159 ns                 ;
; 1.158 ns                                ; debounce:de_PTT|count[9]                                                                                                      ; debounce:de_PTT|count[9]                                                                                                      ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.160 ns                 ;
; 1.158 ns                                ; debounce:de_dot|count[9]                                                                                                      ; debounce:de_dot|count[9]                                                                                                      ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.160 ns                 ;
; 1.158 ns                                ; debounce:de_dash|count[9]                                                                                                     ; debounce:de_dash|count[9]                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.160 ns                 ;
; 1.159 ns                                ; Rx_control_1[6]                                                                                                               ; frequency[30]                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.161 ns                 ;
; 1.159 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe6|dffe7a[5]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe6|dffe8a[5]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.161 ns                 ;
; 1.159 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[4]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[5]                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.161 ns                 ;
; 1.163 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe6|dffe7a[0]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe6|dffe8a[0]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.165 ns                 ;
; 1.163 ns                                ; debounce:de_PTT|count[10]                                                                                                     ; debounce:de_PTT|count[10]                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.165 ns                 ;
; 1.163 ns                                ; debounce:de_dot|count[10]                                                                                                     ; debounce:de_dot|count[10]                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.165 ns                 ;
; 1.163 ns                                ; debounce:de_dash|count[10]                                                                                                    ; debounce:de_dash|count[10]                                                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.165 ns                 ;
; 1.164 ns                                ; debounce:de_PTT|count[2]                                                                                                      ; debounce:de_PTT|count[2]                                                                                                      ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; debounce:de_dot|count[2]                                                                                                      ; debounce:de_dot|count[2]                                                                                                      ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; debounce:de_dash|count[2]                                                                                                     ; debounce:de_dash|count[2]                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; debounce:de_PTT|count[4]                                                                                                      ; debounce:de_PTT|count[4]                                                                                                      ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; debounce:de_dot|count[4]                                                                                                      ; debounce:de_dot|count[4]                                                                                                      ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; debounce:de_dash|count[4]                                                                                                     ; debounce:de_dash|count[4]                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.165 ns                                ; Rx_control_3[2]                                                                                                               ; frequency[10]                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.167 ns                 ;
; 1.166 ns                                ; Rx_control_3[5]                                                                                                               ; frequency[13]                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.168 ns                 ;
; 1.166 ns                                ; Rx_control_2[4]                                                                                                               ; frequency[20]                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.168 ns                 ;
; 1.167 ns                                ; Rx_control_2[3]                                                                                                               ; frequency[19]                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.169 ns                 ;
; 1.168 ns                                ; debounce:de_PTT|count[11]                                                                                                     ; debounce:de_PTT|count[11]                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.170 ns                 ;
; 1.168 ns                                ; debounce:de_dot|count[11]                                                                                                     ; debounce:de_dot|count[11]                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.170 ns                 ;
; 1.168 ns                                ; debounce:de_dash|count[11]                                                                                                    ; debounce:de_dash|count[11]                                                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.170 ns                 ;
; 1.169 ns                                ; Rx_control_4[7]                                                                                                               ; frequency[7]                                                                                                                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; Rx_control_3[0]                                                                                                               ; frequency[8]                                                                                                                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_PTT|count[6]                                                                                                      ; debounce:de_PTT|count[6]                                                                                                      ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_dot|count[6]                                                                                                      ; debounce:de_dot|count[6]                                                                                                      ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_dash|count[6]                                                                                                     ; debounce:de_dash|count[6]                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_PTT|count[7]                                                                                                      ; debounce:de_PTT|count[7]                                                                                                      ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_dot|count[7]                                                                                                      ; debounce:de_dot|count[7]                                                                                                      ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_dash|count[7]                                                                                                     ; debounce:de_dash|count[7]                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_PTT|count[8]                                                                                                      ; debounce:de_PTT|count[8]                                                                                                      ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_dot|count[8]                                                                                                      ; debounce:de_dot|count[8]                                                                                                      ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_dash|count[8]                                                                                                     ; debounce:de_dash|count[8]                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[0]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_PTT|count[13]                                                                                                     ; debounce:de_PTT|count[13]                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_dot|count[13]                                                                                                     ; debounce:de_dot|count[13]                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_dash|count[13]                                                                                                    ; debounce:de_dash|count[13]                                                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_PTT|count[16]                                                                                                     ; debounce:de_PTT|count[16]                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_dot|count[16]                                                                                                     ; debounce:de_dot|count[16]                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_dash|count[16]                                                                                                    ; debounce:de_dash|count[16]                                                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.170 ns                                ; Rx_control_1[7]                                                                                                               ; frequency[31]                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.172 ns                 ;
; 1.171 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe6|dffe7a[3]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe6|dffe8a[3]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.173 ns                 ;
; 1.172 ns                                ; debounce:de_PTT|count[18]                                                                                                     ; debounce:de_PTT|count[18]                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.174 ns                 ;
; 1.172 ns                                ; debounce:de_dot|count[18]                                                                                                     ; debounce:de_dot|count[18]                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.174 ns                 ;
; 1.172 ns                                ; debounce:de_dash|count[18]                                                                                                    ; debounce:de_dash|count[18]                                                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.174 ns                 ;
; 1.174 ns                                ; debounce:de_dash|pb_history[2]                                                                                                ; debounce:de_dash|clean_pb                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.176 ns                 ;
; 1.175 ns                                ; Rx_control_3[1]                                                                                                               ; frequency[9]                                                                                                                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.177 ns                 ;
; 1.175 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[2]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.177 ns                 ;
; 1.177 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|parity_ff                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|parity_ff                       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.177 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[12]                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[12]                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.178 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[11]                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[11]                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.180 ns                 ;
; 1.178 ns                                ; CC_sync_count[8]                                                                                                              ; CC_sync_count[8]                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.180 ns                 ;
; 1.179 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|parity_ff                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|parity_ff                      ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.181 ns                 ;
; 1.181 ns                                ; debounce:de_dot|pb_history[0]                                                                                                 ; debounce:de_dot|pb_history[1]                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.183 ns                 ;
; 1.181 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[10]                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[10]                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.183 ns                 ;
; 1.185 ns                                ; debounce:de_PTT|pb_history[3]                                                                                                 ; debounce:de_PTT|clean_pb                                                                                                      ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.187 ns                 ;
; 1.186 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[6]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[6]                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.188 ns                 ;
; 1.186 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[8]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[8]                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.188 ns                 ;
; 1.187 ns                                ; Rx_control_1[0]                                                                                                               ; frequency[24]                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.021 ns                   ; 1.208 ns                 ;
; 1.187 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[11]                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[11]                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.189 ns                 ;
; 1.190 ns                                ; Rx_control_2[1]                                                                                                               ; frequency[17]                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.003 ns                   ; 1.193 ns                 ;
; 1.191 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe6|dffe7a[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe6|dffe8a[1]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.193 ns                 ;
; 1.191 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[9]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[9]                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.193 ns                 ;
; 1.191 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.193 ns                 ;
; 1.191 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[4]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[4]                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.193 ns                 ;
; 1.191 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[1]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[1]                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.193 ns                 ;
; 1.192 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe6|dffe7a[6]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe6|dffe8a[6]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.194 ns                 ;
; 1.196 ns                                ; state_sync.0000                                                                                                               ; got_sync                                                                                                                      ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.198 ns                 ;
; 1.200 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[8]                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.202 ns                 ;
; 1.200 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[9]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[10]                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.202 ns                 ;
; 1.200 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[1]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[2]                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.202 ns                 ;
; 1.201 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[5]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[5]                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.203 ns                 ;
; 1.201 ns                                ; Rx_control_1[0]                                                                                                               ; Speed[0]                                                                                                                      ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.203 ns                 ;
; 1.203 ns                                ; state_FX[2]                                                                                                                   ; FIFO_ADR[1]~reg0                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.205 ns                 ;
; 1.203 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[0]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[0]                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.205 ns                 ;
; 1.204 ns                                ; debounce:de_PTT|count[17]                                                                                                     ; debounce:de_PTT|count[17]                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.206 ns                 ;
; 1.204 ns                                ; debounce:de_dot|count[17]                                                                                                     ; debounce:de_dot|count[17]                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.206 ns                 ;
; 1.204 ns                                ; debounce:de_dash|count[17]                                                                                                    ; debounce:de_dash|count[17]                                                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.206 ns                 ;
; 1.205 ns                                ; Rx_control_4[0]                                                                                                               ; frequency[0]                                                                                                                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.207 ns                 ;
; 1.206 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[0]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[1]                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.208 ns                 ;
; 1.210 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[2]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[2]                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.212 ns                 ;
; 1.211 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[10]                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|rdptr_g[10]                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.000 ns                   ; 1.211 ns                 ;
; 1.213 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[5]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.215 ns                 ;
; 1.213 ns                                ; debounce:de_PTT|pb_history[0]                                                                                                 ; debounce:de_PTT|pb_history[1]                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.215 ns                 ;
; 1.215 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[8]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[9]                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.217 ns                 ;
; 1.215 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[4]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[5]                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.217 ns                 ;
; 1.217 ns                                ; debounce:de_PTT|count[1]                                                                                                      ; debounce:de_PTT|count[1]                                                                                                      ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.217 ns                                ; debounce:de_dot|count[1]                                                                                                      ; debounce:de_dot|count[1]                                                                                                      ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.217 ns                                ; debounce:de_dash|count[1]                                                                                                     ; debounce:de_dash|count[1]                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.217 ns                                ; debounce:de_PTT|count[3]                                                                                                      ; debounce:de_PTT|count[3]                                                                                                      ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.217 ns                                ; debounce:de_dot|count[3]                                                                                                      ; debounce:de_dot|count[3]                                                                                                      ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.217 ns                                ; debounce:de_dash|count[3]                                                                                                     ; debounce:de_dash|count[3]                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.217 ns                                ; debounce:de_PTT|count[12]                                                                                                     ; debounce:de_PTT|count[12]                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.217 ns                                ; debounce:de_dot|count[12]                                                                                                     ; debounce:de_dot|count[12]                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.217 ns                                ; debounce:de_dash|count[12]                                                                                                    ; debounce:de_dash|count[12]                                                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.218 ns                                ; debounce:de_PTT|count[5]                                                                                                      ; debounce:de_PTT|count[5]                                                                                                      ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.218 ns                                ; debounce:de_dot|count[5]                                                                                                      ; debounce:de_dot|count[5]                                                                                                      ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.218 ns                                ; debounce:de_dash|count[5]                                                                                                     ; debounce:de_dash|count[5]                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.218 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[10]                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[11]                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.218 ns                                ; debounce:de_PTT|count[14]                                                                                                     ; debounce:de_PTT|count[14]                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.218 ns                                ; debounce:de_dot|count[14]                                                                                                     ; debounce:de_dot|count[14]                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.218 ns                                ; debounce:de_dash|count[14]                                                                                                    ; debounce:de_dash|count[14]                                                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.218 ns                                ; debounce:de_PTT|count[15]                                                                                                     ; debounce:de_PTT|count[15]                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.218 ns                                ; debounce:de_dot|count[15]                                                                                                     ; debounce:de_dot|count[15]                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.218 ns                                ; debounce:de_dash|count[15]                                                                                                    ; debounce:de_dash|count[15]                                                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.220 ns                                ; CC_sync_count[1]                                                                                                              ; CC_sync_count[1]                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.222 ns                 ;
; 1.221 ns                                ; state_FX[0]                                                                                                                   ; state_FX[3]                                                                                                                   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.223 ns                 ;
; 1.223 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.225 ns                 ;
; 1.224 ns                                ; debounce:de_dash|pb_history[3]                                                                                                ; debounce:de_dash|clean_pb                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.226 ns                 ;
; 1.228 ns                                ; CC_sync_count[0]                                                                                                              ; CC_sync_count[5]                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.230 ns                 ;
; 1.228 ns                                ; CC_sync_count[0]                                                                                                              ; CC_sync_count[0]                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.230 ns                 ;
; 1.230 ns                                ; debounce:de_PTT|pb_history[2]                                                                                                 ; debounce:de_PTT|clean_pb                                                                                                      ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.232 ns                 ;
; 1.233 ns                                ; state_FX[1]                                                                                                                   ; state_FX[3]                                                                                                                   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.235 ns                 ;
; 1.235 ns                                ; Rx_control_4[3]                                                                                                               ; frequency[3]                                                                                                                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.237 ns                 ;
; 1.238 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[0]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[0]                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.240 ns                 ;
; 1.239 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[3]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[3]                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.241 ns                 ;
; 1.243 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[3]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[4]                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.245 ns                 ;
; 1.244 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[2]                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.246 ns                 ;
; 1.244 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.246 ns                 ;
; 1.246 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[5]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[5]                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.248 ns                 ;
; 1.246 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[2]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[2]                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.248 ns                 ;
; 1.250 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[8]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[8]                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.252 ns                 ;
; 1.251 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[4]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[4]                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.253 ns                 ;
; 1.251 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[9]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[9]                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.253 ns                 ;
; 1.252 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[5]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[6]                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.254 ns                 ;
; 1.253 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[10]                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[10]                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.255 ns                 ;
; 1.256 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[7]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[7]                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.258 ns                 ;
; 1.256 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[9]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[10]                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.258 ns                 ;
; 1.258 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.260 ns                 ;
; 1.261 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[7]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[8]                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.263 ns                 ;
; 1.373 ns                                ; state_FX[2]                                                                                                                   ; state_FX[3]                                                                                                                   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.375 ns                 ;
; 1.374 ns                                ; CC_sync_count[5]                                                                                                              ; CC_sync_count[5]                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.376 ns                 ;
; 1.374 ns                                ; state_FX[0]                                                                                                                   ; SLEN                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.376 ns                 ;
; 1.374 ns                                ; state_FX[2]                                                                                                                   ; SLWR~reg0                                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.376 ns                 ;
; 1.383 ns                                ; state_FX[0]                                                                                                                   ; Tx_read_clock                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.385 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                           ;                                                                                                                               ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLK_12MHZ'                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                   ; To                                                                                                                                                      ; From Clock ; To Clock  ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+----------------------------+----------------------------+--------------------------+
; 0.499 ns                                ; CCcount[6]                                                                                                                                             ; CCcount[6]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; CCstate.10                                                                                                                                             ; CCstate.10                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; CCcount[0]                                                                                                                                             ; CCcount[0]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; CCcount[3]                                                                                                                                             ; CCcount[3]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; CCcount[1]                                                                                                                                             ; CCcount[1]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; CCstate.00                                                                                                                                             ; CCstate.00                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; CCcount[2]                                                                                                                                             ; CCcount[2]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|TLV_state.010                                                                                                                        ; I2SAudioOut:I2SAO|TLV_state.010                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|TLV_state.100                                                                                                                        ; I2SAudioOut:I2SAO|TLV_state.100                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|TLV_state.000                                                                                                                        ; I2SAudioOut:I2SAO|TLV_state.000                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|TLV_state.001                                                                                                                        ; I2SAudioOut:I2SAO|TLV_state.001                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|TLV_state.011                                                                                                                        ; I2SAudioOut:I2SAO|TLV_state.011                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|bit_count[0]                                                                                                                         ; I2SAudioOut:I2SAO|bit_count[0]                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|bit_count[3]                                                                                                                         ; I2SAudioOut:I2SAO|bit_count[3]                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; ad_count[0]                                                                                                                                            ; ad_count[0]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_PWM.00000                                                                                                                                        ; state_PWM.00000                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_PWM.00001                                                                                                                                        ; state_PWM.00001                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; fifo_enable                                                                                                                                            ; fifo_enable                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; TX_state[3]                                                                                                                                            ; TX_state[3]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; TX_state[0]                                                                                                                                            ; TX_state[0]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.673 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_datain_reg1 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a15~portb_memory_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.240 ns                   ; 2.913 ns                 ;
; 0.673 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_datain_reg0 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_memory_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.240 ns                   ; 2.913 ns                 ;
; 0.673 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a3~portb_memory_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.240 ns                   ; 2.913 ns                 ;
; 0.673 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_memory_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.240 ns                   ; 2.913 ns                 ;
; 0.673 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a7~portb_memory_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.240 ns                   ; 2.913 ns                 ;
; 0.673 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_memory_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.240 ns                   ; 2.913 ns                 ;
; 0.673 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a5~portb_memory_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.240 ns                   ; 2.913 ns                 ;
; 0.673 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_memory_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.240 ns                   ; 2.913 ns                 ;
; 0.673 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_datain_reg1 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a11~portb_memory_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.240 ns                   ; 2.913 ns                 ;
; 0.673 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_datain_reg0 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_memory_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.240 ns                   ; 2.913 ns                 ;
; 0.673 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_datain_reg1 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a13~portb_memory_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.240 ns                   ; 2.913 ns                 ;
; 0.673 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_datain_reg0 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_memory_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.240 ns                   ; 2.913 ns                 ;
; 0.673 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a1~portb_memory_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.240 ns                   ; 2.913 ns                 ;
; 0.673 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_memory_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.240 ns                   ; 2.913 ns                 ;
; 0.673 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a9~portb_memory_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.240 ns                   ; 2.913 ns                 ;
; 0.673 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_memory_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.240 ns                   ; 2.913 ns                 ;
; 1.156 ns                                ; ad_count[1]                                                                                                                                            ; ad_count[1]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.158 ns                 ;
; 1.193 ns                                ; Tx_q[15]                                                                                                                                               ; Tx_data[15]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.195 ns                 ;
; 1.203 ns                                ; Tx_q[9]                                                                                                                                                ; Tx_data[9]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.205 ns                 ;
; 1.211 ns                                ; Tx_q[2]                                                                                                                                                ; Tx_data[2]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.213 ns                 ;
; 1.215 ns                                ; Tx_q[5]                                                                                                                                                ; Tx_data[5]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.217 ns                 ;
; 1.216 ns                                ; Tx_q[4]                                                                                                                                                ; Tx_data[4]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.218 ns                 ;
; 1.216 ns                                ; Tx_q[1]                                                                                                                                                ; Tx_data[1]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.218 ns                 ;
; 1.217 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[6]                                                                      ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[6]                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.218 ns                                ; Tx_q[13]                                                                                                                                               ; Tx_data[13]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.220 ns                                ; Tx_q[6]                                                                                                                                                ; Tx_data[6]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.222 ns                 ;
; 1.221 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[0]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[0]                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.223 ns                 ;
; 1.223 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[1]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[1]                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.225 ns                 ;
; 1.224 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[2]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[2]                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.226 ns                 ;
; 1.225 ns                                ; Tx_q[3]                                                                                                                                                ; Tx_data[3]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.227 ns                 ;
; 1.226 ns                                ; Tx_q[10]                                                                                                                                               ; Tx_data[10]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.228 ns                 ;
; 1.227 ns                                ; Tx_q[11]                                                                                                                                               ; Tx_data[11]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.229 ns                 ;
; 1.229 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[4]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[4]                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.231 ns                 ;
; 1.230 ns                                ; Tx_q[14]                                                                                                                                               ; Tx_data[14]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.232 ns                 ;
; 1.231 ns                                ; Tx_q[12]                                                                                                                                               ; Tx_data[12]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.233 ns                 ;
; 1.234 ns                                ; TX_state[4]                                                                                                                                            ; TX_state[1]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.236 ns                 ;
; 1.241 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[10]                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[10]                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.243 ns                 ;
; 1.247 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[10]                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[9]                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.249 ns                 ;
; 1.354 ns                                ; CCstate.10                                                                                                                                             ; CCstate.01                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.356 ns                 ;
; 1.401 ns                                ; I2SAudioOut:I2SAO|TLV_state.011                                                                                                                        ; I2SAudioOut:I2SAO|bit_count[3]                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.403 ns                 ;
; 1.403 ns                                ; I2SAudioOut:I2SAO|TLV_state.011                                                                                                                        ; I2SAudioOut:I2SAO|bit_count[0]                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.405 ns                 ;
; 1.403 ns                                ; state_PWM.00011                                                                                                                                        ; state_PWM.00100                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.004 ns                   ; 1.407 ns                 ;
; 1.408 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[9]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[9]                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.410 ns                 ;
; 1.409 ns                                ; state_PWM.00101                                                                                                                                        ; fifo_enable                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.000 ns                   ; 1.409 ns                 ;
; 1.413 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[8]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[8]                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.030 ns                   ; 1.443 ns                 ;
; 1.415 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[11]                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[11]                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.417 ns                 ;
; 1.416 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[8]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[6]                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.418 ns                 ;
; 1.426 ns                                ; ad_count[4]                                                                                                                                            ; ad_count[4]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.428 ns                 ;
; 1.426 ns                                ; ad_count[20]                                                                                                                                           ; ad_count[20]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.428 ns                 ;
; 1.439 ns                                ; ad_count[12]                                                                                                                                           ; ad_count[12]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.441 ns                 ;
; 1.440 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[10]                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[10]                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.032 ns                   ; 1.472 ns                 ;
; 1.440 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[10]                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[9]                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.032 ns                   ; 1.472 ns                 ;
; 1.442 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[3]                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg3 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.050 ns                   ; 1.492 ns                 ;
; 1.448 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[3]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[3]                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.450 ns                 ;
; 1.449 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[6]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[6]                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.010 ns                   ; 1.459 ns                 ;
; 1.454 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[5]                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[6]                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.456 ns                 ;
; 1.456 ns                                ; I2SAudioOut:I2SAO|TLV_state.001                                                                                                                        ; I2SAudioOut:I2SAO|TLV_state.010                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.458 ns                 ;
; 1.457 ns                                ; ad_count[2]                                                                                                                                            ; ad_count[2]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.459 ns                 ;
; 1.457 ns                                ; ad_count[5]                                                                                                                                            ; ad_count[5]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.459 ns                 ;
; 1.457 ns                                ; ad_count[9]                                                                                                                                            ; ad_count[9]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.459 ns                 ;
; 1.457 ns                                ; ad_count[21]                                                                                                                                           ; ad_count[21]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.459 ns                 ;
; 1.458 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[7]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[7]                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.010 ns                   ; 1.468 ns                 ;
; 1.458 ns                                ; ad_count[7]                                                                                                                                            ; ad_count[7]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.460 ns                 ;
; 1.458 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[4]                                                                      ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[4]                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.460 ns                 ;
; 1.458 ns                                ; ad_count[23]                                                                                                                                           ; ad_count[23]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.460 ns                 ;
; 1.460 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[4]                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg4 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.050 ns                   ; 1.510 ns                 ;
; 1.460 ns                                ; state_PWM.00000                                                                                                                                        ; state_PWM.00001                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.462 ns                 ;
; 1.460 ns                                ; ad_count[19]                                                                                                                                           ; ad_count[19]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.462 ns                 ;
; 1.461 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[6]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[6]                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.463 ns                 ;
; 1.462 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[2]                                                                      ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[2]                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.464 ns                 ;
; 1.465 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[7]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[7]                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.010 ns                   ; 1.475 ns                 ;
; 1.467 ns                                ; CCstate.01                                                                                                                                             ; CCstate.10                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.469 ns                 ;
; 1.469 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[1]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[0]                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.471 ns                 ;
; 1.470 ns                                ; ad_count[18]                                                                                                                                           ; ad_count[18]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.472 ns                 ;
; 1.471 ns                                ; ad_count[16]                                                                                                                                           ; ad_count[16]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.473 ns                 ;
; 1.472 ns                                ; ad_count[14]                                                                                                                                           ; ad_count[14]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.474 ns                 ;
; 1.473 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[12]                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[10]                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.475 ns                 ;
; 1.473 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[3]                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[3]                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.475 ns                 ;
; 1.473 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[12]                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[12]                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.475 ns                 ;
; 1.476 ns                                ; ad_count[3]                                                                                                                                            ; ad_count[3]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.478 ns                 ;
; 1.476 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]                                                                      ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.478 ns                 ;
; 1.479 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[4]                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[4]                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.481 ns                 ;
; 1.480 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[11]                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[11]                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; -0.004 ns                  ; 1.476 ns                 ;
; 1.482 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[11]                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[9]                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.484 ns                 ;
; 1.484 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[3]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[3]                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; -0.004 ns                  ; 1.480 ns                 ;
; 1.486 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[9]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[9]                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.488 ns                 ;
; 1.487 ns                                ; Tx_q[4]                                                                                                                                                ; Tx_q[5]                                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.489 ns                 ;
; 1.488 ns                                ; state_PWM.00001                                                                                                                                        ; state_PWM.00010                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.490 ns                 ;
; 1.488 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[1]                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[2]                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.490 ns                 ;
; 1.488 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[5]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[3]                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.009 ns                   ; 1.497 ns                 ;
; 1.490 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[5]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[4]                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.009 ns                   ; 1.499 ns                 ;
; 1.491 ns                                ; state_PWM.00001                                                                                                                                        ; fifo_enable                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.493 ns                 ;
; 1.494 ns                                ; state_PWM.00100                                                                                                                                        ; state_PWM.00101                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.496 ns                 ;
; 1.494 ns                                ; Tx_q[3]                                                                                                                                                ; Tx_q[4]                                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.496 ns                 ;
; 1.496 ns                                ; Tx_q[14]                                                                                                                                               ; Tx_q[15]                                                                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.498 ns                 ;
; 1.498 ns                                ; Tx_q[10]                                                                                                                                               ; Tx_q[11]                                                                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.500 ns                 ;
; 1.498 ns                                ; TX_state[4]                                                                                                                                            ; TX_state[0]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.500 ns                 ;
; 1.501 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[8]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[6]                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.503 ns                 ;
; 1.501 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[8]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[8]                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.503 ns                 ;
; 1.504 ns                                ; Tx_q[12]                                                                                                                                               ; Tx_q[13]                                                                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.506 ns                 ;
; 1.505 ns                                ; I2SAudioOut:I2SAO|TLV_state.011                                                                                                                        ; I2SAudioOut:I2SAO|TLV_state.100                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.507 ns                 ;
; 1.505 ns                                ; ad_count[17]                                                                                                                                           ; ad_count[17]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.507 ns                 ;
; 1.505 ns                                ; ad_count[24]                                                                                                                                           ; ad_count[24]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.507 ns                 ;
; 1.506 ns                                ; ad_count[6]                                                                                                                                            ; ad_count[6]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.508 ns                 ;
; 1.506 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[3]                                                                      ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[3]                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.508 ns                 ;
; 1.506 ns                                ; ad_count[13]                                                                                                                                           ; ad_count[13]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.508 ns                 ;
; 1.506 ns                                ; ad_count[22]                                                                                                                                           ; ad_count[22]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.508 ns                 ;
; 1.507 ns                                ; ad_count[15]                                                                                                                                           ; ad_count[15]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.509 ns                 ;
; 1.508 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[1]                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.510 ns                 ;
; 1.515 ns                                ; ad_count[11]                                                                                                                                           ; ad_count[11]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.517 ns                 ;
; 1.517 ns                                ; ad_count[0]                                                                                                                                            ; ad_count[1]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.519 ns                 ;
; 1.517 ns                                ; ad_count[8]                                                                                                                                            ; ad_count[8]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.519 ns                 ;
; 1.518 ns                                ; ad_count[10]                                                                                                                                           ; ad_count[10]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.520 ns                 ;
; 1.519 ns                                ; state_PWM.00010                                                                                                                                        ; state_PWM.00011                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.521 ns                 ;
; 1.519 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[11]                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[11]                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.521 ns                 ;
; 1.519 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[5]                                                                      ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[5]                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.521 ns                 ;
; 1.521 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[2]                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[3]                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.523 ns                 ;
; 1.522 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[12]                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[9]                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.524 ns                 ;
; 1.523 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|parity_ff                                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|parity_ff                                                ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.525 ns                 ;
; 1.523 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[10]                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.525 ns                 ;
; 1.524 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[7]                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[7]                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.526 ns                 ;
; 1.524 ns                                ; Tx_q[9]                                                                                                                                                ; Tx_q[10]                                                                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.526 ns                 ;
; 1.526 ns                                ; I2SAudioOut:I2SAO|TLV_state.010                                                                                                                        ; I2SAudioOut:I2SAO|TLV_state.011                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.528 ns                 ;
; 1.528 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[7]                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[8]                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.530 ns                 ;
; 1.531 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                                                      ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.533 ns                 ;
; 1.531 ns                                ; Tx_q[2]                                                                                                                                                ; Tx_q[3]                                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.533 ns                 ;
; 1.533 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[4]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[4]                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.535 ns                 ;
; 1.535 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[12]                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[12]                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.537 ns                 ;
; 1.536 ns                                ; I2SAudioOut:I2SAO|TLV_state.011                                                                                                                        ; I2SAudioOut:I2SAO|bit_count[1]                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.538 ns                 ;
; 1.536 ns                                ; Tx_q[1]                                                                                                                                                ; Tx_q[2]                                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.538 ns                 ;
; 1.536 ns                                ; Tx_q[5]                                                                                                                                                ; Tx_q[6]                                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.538 ns                 ;
; 1.538 ns                                ; Tx_q[13]                                                                                                                                               ; Tx_q[14]                                                                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.540 ns                 ;
; 1.538 ns                                ; Tx_q[6]                                                                                                                                                ; Tx_q[7]                                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.540 ns                 ;
; 1.539 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[7]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[7]                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.541 ns                 ;
; 1.542 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[5]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[5]                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.544 ns                 ;
; 1.544 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[2]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[0]                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.546 ns                 ;
; 1.544 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[12]                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[9]                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.546 ns                 ;
; 1.544 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[2]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[2]                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.546 ns                 ;
; 1.545 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.547 ns                 ;
; 1.545 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[12]                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[11]                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.547 ns                 ;
; 1.546 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[7]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[6]                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.548 ns                 ;
; 1.547 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[12]                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[11]                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.549 ns                 ;
; 1.548 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[10]                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[10]                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.010 ns                   ; 1.558 ns                 ;
; 1.549 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[12]                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[10]                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.551 ns                 ;
; 1.550 ns                                ; state_PWM.00011                                                                                                                                        ; Right_Data[8]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.001 ns                   ; 1.551 ns                 ;
; 1.550 ns                                ; state_PWM.00011                                                                                                                                        ; Right_Data[2]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.001 ns                   ; 1.551 ns                 ;
; 1.550 ns                                ; state_PWM.00011                                                                                                                                        ; Right_Data[11]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.001 ns                   ; 1.551 ns                 ;
; 1.553 ns                                ; Tx_q[11]                                                                                                                                               ; Tx_q[12]                                                                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.555 ns                 ;
; 1.556 ns                                ; I2SAudioOut:I2SAO|TLV_state.000                                                                                                                        ; I2SAudioOut:I2SAO|bit_count[3]                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.558 ns                 ;
; 1.557 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[2]                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[2]                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.559 ns                 ;
; 1.558 ns                                ; I2SAudioOut:I2SAO|TLV_state.000                                                                                                                        ; I2SAudioOut:I2SAO|bit_count[0]                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.560 ns                 ;
; 1.558 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[13]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.560 ns                 ;
; 1.558 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[14]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.560 ns                 ;
; 1.558 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[15]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.560 ns                 ;
; 1.558 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[16]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.560 ns                 ;
; 1.558 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[17]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.560 ns                 ;
; 1.558 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[18]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.560 ns                 ;
; 1.558 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[19]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.560 ns                 ;
; 1.558 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[20]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.560 ns                 ;
; 1.558 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[21]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.560 ns                 ;
; 1.558 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[22]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.560 ns                 ;
; 1.558 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[23]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.560 ns                 ;
; 1.558 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[24]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.560 ns                 ;
; 1.558 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[25]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.560 ns                 ;
; 1.559 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[0]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[0]                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.561 ns                 ;
; 1.559 ns                                ; Tx_q[8]                                                                                                                                                ; Tx_q[9]                                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.561 ns                 ;
; 1.559 ns                                ; Tx_q[8]                                                                                                                                                ; Tx_data[8]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.561 ns                 ;
; 1.564 ns                                ; state_PWM.00101                                                                                                                                        ; Q_PWM[12]                                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.003 ns                   ; 1.567 ns                 ;
; 1.564 ns                                ; state_PWM.00101                                                                                                                                        ; Q_PWM[3]                                                                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.003 ns                   ; 1.567 ns                 ;
; 1.564 ns                                ; state_PWM.00101                                                                                                                                        ; Q_PWM[7]                                                                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.003 ns                   ; 1.567 ns                 ;
; 1.564 ns                                ; state_PWM.00100                                                                                                                                        ; I_PWM[9]                                                                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.566 ns                 ;
; 1.564 ns                                ; state_PWM.00101                                                                                                                                        ; Q_PWM[10]                                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.003 ns                   ; 1.567 ns                 ;
; 1.564 ns                                ; state_PWM.00101                                                                                                                                        ; Q_PWM[11]                                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.003 ns                   ; 1.567 ns                 ;
; 1.564 ns                                ; state_PWM.00101                                                                                                                                        ; Q_PWM[15]                                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.003 ns                   ; 1.567 ns                 ;
; 1.564 ns                                ; state_PWM.00100                                                                                                                                        ; I_PWM[5]                                                                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.566 ns                 ;
; 1.564 ns                                ; state_PWM.00100                                                                                                                                        ; I_PWM[6]                                                                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.566 ns                 ;
; 1.564 ns                                ; state_PWM.00100                                                                                                                                        ; I_PWM[2]                                                                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.566 ns                 ;
; 1.564 ns                                ; state_PWM.00100                                                                                                                                        ; I_PWM[3]                                                                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.566 ns                 ;
; 1.564 ns                                ; state_PWM.00100                                                                                                                                        ; I_PWM[7]                                                                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.566 ns                 ;
; 1.564 ns                                ; state_PWM.00100                                                                                                                                        ; I_PWM[10]                                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.566 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                    ;                                                                                                                                                         ;            ;           ;                            ;                            ;                          ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'PCLK_12MHZ'                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                   ; To                                                                                                                                                      ; From Clock ; To Clock   ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+
; 0.499 ns                                ; CCcount[6]                                                                                                                                             ; CCcount[6]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; CCstate.10                                                                                                                                             ; CCstate.10                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; CCcount[0]                                                                                                                                             ; CCcount[0]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; CCcount[3]                                                                                                                                             ; CCcount[3]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; CCcount[1]                                                                                                                                             ; CCcount[1]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; CCstate.00                                                                                                                                             ; CCstate.00                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; CCcount[2]                                                                                                                                             ; CCcount[2]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|TLV_state.010                                                                                                                        ; I2SAudioOut:I2SAO|TLV_state.010                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|TLV_state.100                                                                                                                        ; I2SAudioOut:I2SAO|TLV_state.100                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|TLV_state.000                                                                                                                        ; I2SAudioOut:I2SAO|TLV_state.000                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|TLV_state.001                                                                                                                        ; I2SAudioOut:I2SAO|TLV_state.001                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|TLV_state.011                                                                                                                        ; I2SAudioOut:I2SAO|TLV_state.011                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|bit_count[0]                                                                                                                         ; I2SAudioOut:I2SAO|bit_count[0]                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|bit_count[3]                                                                                                                         ; I2SAudioOut:I2SAO|bit_count[3]                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; ad_count[0]                                                                                                                                            ; ad_count[0]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_PWM.00000                                                                                                                                        ; state_PWM.00000                                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_PWM.00001                                                                                                                                        ; state_PWM.00001                                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; fifo_enable                                                                                                                                            ; fifo_enable                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; TX_state[3]                                                                                                                                            ; TX_state[3]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; TX_state[0]                                                                                                                                            ; TX_state[0]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.673 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_datain_reg1 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a15~portb_memory_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.240 ns                   ; 2.913 ns                 ;
; 0.673 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_datain_reg0 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_memory_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.240 ns                   ; 2.913 ns                 ;
; 0.673 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a3~portb_memory_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.240 ns                   ; 2.913 ns                 ;
; 0.673 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_memory_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.240 ns                   ; 2.913 ns                 ;
; 0.673 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a7~portb_memory_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.240 ns                   ; 2.913 ns                 ;
; 0.673 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_memory_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.240 ns                   ; 2.913 ns                 ;
; 0.673 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a5~portb_memory_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.240 ns                   ; 2.913 ns                 ;
; 0.673 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_memory_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.240 ns                   ; 2.913 ns                 ;
; 0.673 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_datain_reg1 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a11~portb_memory_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.240 ns                   ; 2.913 ns                 ;
; 0.673 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_datain_reg0 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_memory_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.240 ns                   ; 2.913 ns                 ;
; 0.673 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_datain_reg1 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a13~portb_memory_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.240 ns                   ; 2.913 ns                 ;
; 0.673 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_datain_reg0 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_memory_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.240 ns                   ; 2.913 ns                 ;
; 0.673 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a1~portb_memory_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.240 ns                   ; 2.913 ns                 ;
; 0.673 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_memory_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.240 ns                   ; 2.913 ns                 ;
; 0.673 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a9~portb_memory_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.240 ns                   ; 2.913 ns                 ;
; 0.673 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_memory_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.240 ns                   ; 2.913 ns                 ;
; 1.156 ns                                ; ad_count[1]                                                                                                                                            ; ad_count[1]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.158 ns                 ;
; 1.193 ns                                ; Tx_q[15]                                                                                                                                               ; Tx_data[15]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.195 ns                 ;
; 1.203 ns                                ; Tx_q[9]                                                                                                                                                ; Tx_data[9]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.205 ns                 ;
; 1.211 ns                                ; Tx_q[2]                                                                                                                                                ; Tx_data[2]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.213 ns                 ;
; 1.215 ns                                ; Tx_q[5]                                                                                                                                                ; Tx_data[5]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.217 ns                 ;
; 1.216 ns                                ; Tx_q[4]                                                                                                                                                ; Tx_data[4]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.218 ns                 ;
; 1.216 ns                                ; Tx_q[1]                                                                                                                                                ; Tx_data[1]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.218 ns                 ;
; 1.217 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[6]                                                                      ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[6]                                                                       ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.218 ns                                ; Tx_q[13]                                                                                                                                               ; Tx_data[13]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.220 ns                                ; Tx_q[6]                                                                                                                                                ; Tx_data[6]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.222 ns                 ;
; 1.221 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[0]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[0]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.223 ns                 ;
; 1.223 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[1]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[1]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.225 ns                 ;
; 1.224 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[2]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[2]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.226 ns                 ;
; 1.225 ns                                ; Tx_q[3]                                                                                                                                                ; Tx_data[3]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.227 ns                 ;
; 1.226 ns                                ; Tx_q[10]                                                                                                                                               ; Tx_data[10]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.228 ns                 ;
; 1.227 ns                                ; Tx_q[11]                                                                                                                                               ; Tx_data[11]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.229 ns                 ;
; 1.229 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[4]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[4]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.231 ns                 ;
; 1.230 ns                                ; Tx_q[14]                                                                                                                                               ; Tx_data[14]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.232 ns                 ;
; 1.231 ns                                ; Tx_q[12]                                                                                                                                               ; Tx_data[12]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.233 ns                 ;
; 1.234 ns                                ; TX_state[4]                                                                                                                                            ; TX_state[1]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.236 ns                 ;
; 1.241 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[10]                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[10]                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.243 ns                 ;
; 1.247 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[10]                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[9]                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.249 ns                 ;
; 1.354 ns                                ; CCstate.10                                                                                                                                             ; CCstate.01                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.356 ns                 ;
; 1.401 ns                                ; I2SAudioOut:I2SAO|TLV_state.011                                                                                                                        ; I2SAudioOut:I2SAO|bit_count[3]                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.403 ns                 ;
; 1.403 ns                                ; I2SAudioOut:I2SAO|TLV_state.011                                                                                                                        ; I2SAudioOut:I2SAO|bit_count[0]                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.405 ns                 ;
; 1.403 ns                                ; state_PWM.00011                                                                                                                                        ; state_PWM.00100                                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.004 ns                   ; 1.407 ns                 ;
; 1.408 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[9]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[9]                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.410 ns                 ;
; 1.409 ns                                ; state_PWM.00101                                                                                                                                        ; fifo_enable                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.000 ns                   ; 1.409 ns                 ;
; 1.413 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[8]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[8]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.030 ns                   ; 1.443 ns                 ;
; 1.415 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[11]                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[11]                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.417 ns                 ;
; 1.416 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[8]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[6]                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.418 ns                 ;
; 1.426 ns                                ; ad_count[4]                                                                                                                                            ; ad_count[4]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.428 ns                 ;
; 1.426 ns                                ; ad_count[20]                                                                                                                                           ; ad_count[20]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.428 ns                 ;
; 1.439 ns                                ; ad_count[12]                                                                                                                                           ; ad_count[12]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.441 ns                 ;
; 1.440 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[10]                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[10]                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.032 ns                   ; 1.472 ns                 ;
; 1.440 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[10]                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[9]                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.032 ns                   ; 1.472 ns                 ;
; 1.442 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[3]                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg3 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.050 ns                   ; 1.492 ns                 ;
; 1.448 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[3]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[3]                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.450 ns                 ;
; 1.449 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[6]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[6]                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.010 ns                   ; 1.459 ns                 ;
; 1.454 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[5]                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[6]                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.456 ns                 ;
; 1.456 ns                                ; I2SAudioOut:I2SAO|TLV_state.001                                                                                                                        ; I2SAudioOut:I2SAO|TLV_state.010                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.458 ns                 ;
; 1.457 ns                                ; ad_count[2]                                                                                                                                            ; ad_count[2]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.459 ns                 ;
; 1.457 ns                                ; ad_count[5]                                                                                                                                            ; ad_count[5]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.459 ns                 ;
; 1.457 ns                                ; ad_count[9]                                                                                                                                            ; ad_count[9]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.459 ns                 ;
; 1.457 ns                                ; ad_count[21]                                                                                                                                           ; ad_count[21]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.459 ns                 ;
; 1.458 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[7]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[7]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.010 ns                   ; 1.468 ns                 ;
; 1.458 ns                                ; ad_count[7]                                                                                                                                            ; ad_count[7]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.460 ns                 ;
; 1.458 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[4]                                                                      ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[4]                                                                       ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.460 ns                 ;
; 1.458 ns                                ; ad_count[23]                                                                                                                                           ; ad_count[23]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.460 ns                 ;
; 1.460 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[4]                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg4 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.050 ns                   ; 1.510 ns                 ;
; 1.460 ns                                ; state_PWM.00000                                                                                                                                        ; state_PWM.00001                                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.462 ns                 ;
; 1.460 ns                                ; ad_count[19]                                                                                                                                           ; ad_count[19]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.462 ns                 ;
; 1.461 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[6]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[6]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.463 ns                 ;
; 1.462 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[2]                                                                      ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[2]                                                                       ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.464 ns                 ;
; 1.465 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[7]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[7]                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.010 ns                   ; 1.475 ns                 ;
; 1.467 ns                                ; CCstate.01                                                                                                                                             ; CCstate.10                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.469 ns                 ;
; 1.469 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[1]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[0]                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.471 ns                 ;
; 1.470 ns                                ; ad_count[18]                                                                                                                                           ; ad_count[18]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.472 ns                 ;
; 1.471 ns                                ; ad_count[16]                                                                                                                                           ; ad_count[16]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.473 ns                 ;
; 1.472 ns                                ; ad_count[14]                                                                                                                                           ; ad_count[14]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.474 ns                 ;
; 1.473 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[12]                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[10]                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.475 ns                 ;
; 1.473 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[3]                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[3]                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.475 ns                 ;
; 1.473 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[12]                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[12]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.475 ns                 ;
; 1.476 ns                                ; ad_count[3]                                                                                                                                            ; ad_count[3]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.478 ns                 ;
; 1.476 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]                                                                      ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]                                                                       ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.478 ns                 ;
; 1.479 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[4]                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[4]                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.481 ns                 ;
; 1.480 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[11]                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[11]                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.004 ns                  ; 1.476 ns                 ;
; 1.482 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[11]                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[9]                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.484 ns                 ;
; 1.484 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[3]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[3]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.004 ns                  ; 1.480 ns                 ;
; 1.486 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[9]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[9]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.488 ns                 ;
; 1.487 ns                                ; Tx_q[4]                                                                                                                                                ; Tx_q[5]                                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.489 ns                 ;
; 1.488 ns                                ; state_PWM.00001                                                                                                                                        ; state_PWM.00010                                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.490 ns                 ;
; 1.488 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[1]                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[2]                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.490 ns                 ;
; 1.488 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[5]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[3]                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.009 ns                   ; 1.497 ns                 ;
; 1.490 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[5]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[4]                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.009 ns                   ; 1.499 ns                 ;
; 1.491 ns                                ; state_PWM.00001                                                                                                                                        ; fifo_enable                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.493 ns                 ;
; 1.494 ns                                ; state_PWM.00100                                                                                                                                        ; state_PWM.00101                                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.496 ns                 ;
; 1.494 ns                                ; Tx_q[3]                                                                                                                                                ; Tx_q[4]                                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.496 ns                 ;
; 1.496 ns                                ; Tx_q[14]                                                                                                                                               ; Tx_q[15]                                                                                                                                                ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.498 ns                 ;
; 1.498 ns                                ; Tx_q[10]                                                                                                                                               ; Tx_q[11]                                                                                                                                                ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.500 ns                 ;
; 1.498 ns                                ; TX_state[4]                                                                                                                                            ; TX_state[0]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.500 ns                 ;
; 1.501 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[8]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[6]                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.503 ns                 ;
; 1.501 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[8]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[8]                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.503 ns                 ;
; 1.504 ns                                ; Tx_q[12]                                                                                                                                               ; Tx_q[13]                                                                                                                                                ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.506 ns                 ;
; 1.505 ns                                ; I2SAudioOut:I2SAO|TLV_state.011                                                                                                                        ; I2SAudioOut:I2SAO|TLV_state.100                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.507 ns                 ;
; 1.505 ns                                ; ad_count[17]                                                                                                                                           ; ad_count[17]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.507 ns                 ;
; 1.505 ns                                ; ad_count[24]                                                                                                                                           ; ad_count[24]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.507 ns                 ;
; 1.506 ns                                ; ad_count[6]                                                                                                                                            ; ad_count[6]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.508 ns                 ;
; 1.506 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[3]                                                                      ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[3]                                                                       ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.508 ns                 ;
; 1.506 ns                                ; ad_count[13]                                                                                                                                           ; ad_count[13]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.508 ns                 ;
; 1.506 ns                                ; ad_count[22]                                                                                                                                           ; ad_count[22]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.508 ns                 ;
; 1.507 ns                                ; ad_count[15]                                                                                                                                           ; ad_count[15]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.509 ns                 ;
; 1.508 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[1]                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.510 ns                 ;
; 1.515 ns                                ; ad_count[11]                                                                                                                                           ; ad_count[11]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.517 ns                 ;
; 1.517 ns                                ; ad_count[0]                                                                                                                                            ; ad_count[1]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.519 ns                 ;
; 1.517 ns                                ; ad_count[8]                                                                                                                                            ; ad_count[8]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.519 ns                 ;
; 1.518 ns                                ; ad_count[10]                                                                                                                                           ; ad_count[10]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.520 ns                 ;
; 1.519 ns                                ; state_PWM.00010                                                                                                                                        ; state_PWM.00011                                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.521 ns                 ;
; 1.519 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[11]                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[11]                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.521 ns                 ;
; 1.519 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[5]                                                                      ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[5]                                                                       ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.521 ns                 ;
; 1.521 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[2]                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[3]                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.523 ns                 ;
; 1.522 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[12]                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[9]                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.524 ns                 ;
; 1.523 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|parity_ff                                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|parity_ff                                                ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.525 ns                 ;
; 1.523 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[10]                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.525 ns                 ;
; 1.524 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[7]                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[7]                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.526 ns                 ;
; 1.524 ns                                ; Tx_q[9]                                                                                                                                                ; Tx_q[10]                                                                                                                                                ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.526 ns                 ;
; 1.526 ns                                ; I2SAudioOut:I2SAO|TLV_state.010                                                                                                                        ; I2SAudioOut:I2SAO|TLV_state.011                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.528 ns                 ;
; 1.528 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[7]                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[8]                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.530 ns                 ;
; 1.531 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                                                      ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                                                       ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.533 ns                 ;
; 1.531 ns                                ; Tx_q[2]                                                                                                                                                ; Tx_q[3]                                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.533 ns                 ;
; 1.533 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[4]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[4]                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.535 ns                 ;
; 1.535 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[12]                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[12]                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.537 ns                 ;
; 1.536 ns                                ; I2SAudioOut:I2SAO|TLV_state.011                                                                                                                        ; I2SAudioOut:I2SAO|bit_count[1]                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.538 ns                 ;
; 1.536 ns                                ; Tx_q[1]                                                                                                                                                ; Tx_q[2]                                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.538 ns                 ;
; 1.536 ns                                ; Tx_q[5]                                                                                                                                                ; Tx_q[6]                                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.538 ns                 ;
; 1.538 ns                                ; Tx_q[13]                                                                                                                                               ; Tx_q[14]                                                                                                                                                ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.540 ns                 ;
; 1.538 ns                                ; Tx_q[6]                                                                                                                                                ; Tx_q[7]                                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.540 ns                 ;
; 1.539 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[7]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[7]                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.541 ns                 ;
; 1.542 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[5]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[5]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.544 ns                 ;
; 1.544 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[2]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[0]                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.546 ns                 ;
; 1.544 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[12]                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[9]                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.546 ns                 ;
; 1.544 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[2]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[2]                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.546 ns                 ;
; 1.545 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.547 ns                 ;
; 1.545 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[12]                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[11]                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.547 ns                 ;
; 1.546 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[7]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[6]                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.548 ns                 ;
; 1.547 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[12]                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[11]                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.549 ns                 ;
; 1.548 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[10]                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[10]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.010 ns                   ; 1.558 ns                 ;
; 1.549 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[12]                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[10]                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.551 ns                 ;
; 1.550 ns                                ; state_PWM.00011                                                                                                                                        ; Right_Data[8]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.001 ns                   ; 1.551 ns                 ;
; 1.550 ns                                ; state_PWM.00011                                                                                                                                        ; Right_Data[2]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.001 ns                   ; 1.551 ns                 ;
; 1.550 ns                                ; state_PWM.00011                                                                                                                                        ; Right_Data[11]                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.001 ns                   ; 1.551 ns                 ;
; 1.553 ns                                ; Tx_q[11]                                                                                                                                               ; Tx_q[12]                                                                                                                                                ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.555 ns                 ;
; 1.556 ns                                ; I2SAudioOut:I2SAO|TLV_state.000                                                                                                                        ; I2SAudioOut:I2SAO|bit_count[3]                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.558 ns                 ;
; 1.557 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[2]                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[2]                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.559 ns                 ;
; 1.558 ns                                ; I2SAudioOut:I2SAO|TLV_state.000                                                                                                                        ; I2SAudioOut:I2SAO|bit_count[0]                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.560 ns                 ;
; 1.558 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[13]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.560 ns                 ;
; 1.558 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[14]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.560 ns                 ;
; 1.558 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[15]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.560 ns                 ;
; 1.558 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[16]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.560 ns                 ;
; 1.558 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[17]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.560 ns                 ;
; 1.558 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[18]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.560 ns                 ;
; 1.558 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[19]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.560 ns                 ;
; 1.558 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[20]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.560 ns                 ;
; 1.558 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[21]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.560 ns                 ;
; 1.558 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[22]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.560 ns                 ;
; 1.558 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[23]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.560 ns                 ;
; 1.558 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[24]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.560 ns                 ;
; 1.558 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[25]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.560 ns                 ;
; 1.559 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[0]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[0]                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.561 ns                 ;
; 1.559 ns                                ; Tx_q[8]                                                                                                                                                ; Tx_q[9]                                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.561 ns                 ;
; 1.559 ns                                ; Tx_q[8]                                                                                                                                                ; Tx_data[8]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.561 ns                 ;
; 1.564 ns                                ; state_PWM.00101                                                                                                                                        ; Q_PWM[12]                                                                                                                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.003 ns                   ; 1.567 ns                 ;
; 1.564 ns                                ; state_PWM.00101                                                                                                                                        ; Q_PWM[3]                                                                                                                                                ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.003 ns                   ; 1.567 ns                 ;
; 1.564 ns                                ; state_PWM.00101                                                                                                                                        ; Q_PWM[7]                                                                                                                                                ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.003 ns                   ; 1.567 ns                 ;
; 1.564 ns                                ; state_PWM.00100                                                                                                                                        ; I_PWM[9]                                                                                                                                                ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.566 ns                 ;
; 1.564 ns                                ; state_PWM.00101                                                                                                                                        ; Q_PWM[10]                                                                                                                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.003 ns                   ; 1.567 ns                 ;
; 1.564 ns                                ; state_PWM.00101                                                                                                                                        ; Q_PWM[11]                                                                                                                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.003 ns                   ; 1.567 ns                 ;
; 1.564 ns                                ; state_PWM.00101                                                                                                                                        ; Q_PWM[15]                                                                                                                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.003 ns                   ; 1.567 ns                 ;
; 1.564 ns                                ; state_PWM.00100                                                                                                                                        ; I_PWM[5]                                                                                                                                                ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.566 ns                 ;
; 1.564 ns                                ; state_PWM.00100                                                                                                                                        ; I_PWM[6]                                                                                                                                                ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.566 ns                 ;
; 1.564 ns                                ; state_PWM.00100                                                                                                                                        ; I_PWM[2]                                                                                                                                                ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.566 ns                 ;
; 1.564 ns                                ; state_PWM.00100                                                                                                                                        ; I_PWM[3]                                                                                                                                                ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.566 ns                 ;
; 1.564 ns                                ; state_PWM.00100                                                                                                                                        ; I_PWM[7]                                                                                                                                                ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.566 ns                 ;
; 1.564 ns                                ; state_PWM.00100                                                                                                                                        ; I_PWM[10]                                                                                                                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.566 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                    ;                                                                                                                                                         ;            ;            ;                            ;                            ;                          ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'SPI_SCK'                                                                                                                                                                                                                                                              ;
+-----------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                         ; To                                                           ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.744 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.746 ns                 ;
; 0.752 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.754 ns                 ;
; 0.753 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.755 ns                 ;
; 0.753 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.755 ns                 ;
; 0.833 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.373 ns                   ; 1.206 ns                 ;
; 0.909 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.911 ns                 ;
; 0.948 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.950 ns                 ;
; 1.173 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.175 ns                 ;
; 1.176 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.178 ns                 ;
; 1.176 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.178 ns                 ;
; 1.176 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.178 ns                 ;
; 1.176 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.178 ns                 ;
; 1.180 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.182 ns                 ;
; 1.183 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.185 ns                 ;
; 1.187 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.000 ns                   ; 1.187 ns                 ;
; 1.221 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.223 ns                 ;
; 1.231 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.233 ns                 ;
; 1.234 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.236 ns                 ;
; 1.234 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.236 ns                 ;
; 1.235 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.237 ns                 ;
; 1.240 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.242 ns                 ;
; 1.249 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.251 ns                 ;
; 1.425 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.427 ns                 ;
; 1.655 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.657 ns                 ;
; 1.659 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.661 ns                 ;
; 1.711 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.713 ns                 ;
; 1.711 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.713 ns                 ;
; 1.714 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.716 ns                 ;
; 1.745 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.747 ns                 ;
; 1.797 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.799 ns                 ;
; 1.800 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.802 ns                 ;
; 1.806 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.808 ns                 ;
; 1.831 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.833 ns                 ;
; 1.874 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.876 ns                 ;
; 1.876 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.878 ns                 ;
; 1.892 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.894 ns                 ;
; 1.901 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.903 ns                 ;
; 1.978 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.980 ns                 ;
; 1.987 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.989 ns                 ;
; 2.019 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.021 ns                 ;
; 2.071 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.375 ns                   ; 2.446 ns                 ;
; 2.073 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.075 ns                 ;
; 2.159 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.161 ns                 ;
; 2.159 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.161 ns                 ;
; 2.178 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.180 ns                 ;
; 2.191 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.193 ns                 ;
; 2.219 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.375 ns                   ; 2.594 ns                 ;
; 2.245 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.247 ns                 ;
; 2.245 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.247 ns                 ;
; 2.277 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.279 ns                 ;
; 2.328 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.375 ns                   ; 2.703 ns                 ;
; 2.331 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.333 ns                 ;
; 2.359 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.361 ns                 ;
; 2.361 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.363 ns                 ;
; 2.363 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.365 ns                 ;
; 2.507 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.375 ns                   ; 2.882 ns                 ;
; 2.514 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.375 ns                   ; 2.889 ns                 ;
; 2.576 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.375 ns                   ; 2.951 ns                 ;
; 2.661 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.375 ns                   ; 3.036 ns                 ;
; 2.675 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.677 ns                 ;
; 2.677 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.679 ns                 ;
; 2.715 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.375 ns                   ; 3.090 ns                 ;
; 2.811 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.813 ns                 ;
; 2.813 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.815 ns                 ;
; 2.997 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.999 ns                 ;
; 2.999 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.001 ns                 ;
; 3.045 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.049 ns                 ;
; 3.045 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.049 ns                 ;
; 3.045 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.049 ns                 ;
; 3.045 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.049 ns                 ;
; 3.045 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.049 ns                 ;
; 3.045 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.049 ns                 ;
; 3.144 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.146 ns                 ;
; 3.146 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.148 ns                 ;
; 3.193 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.197 ns                 ;
; 3.193 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.197 ns                 ;
; 3.193 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.197 ns                 ;
; 3.193 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.197 ns                 ;
; 3.193 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.197 ns                 ;
; 3.193 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.197 ns                 ;
; 3.198 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.200 ns                 ;
; 3.248 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.375 ns                   ; 3.623 ns                 ;
; 3.302 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.306 ns                 ;
; 3.302 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.306 ns                 ;
; 3.302 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.306 ns                 ;
; 3.302 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.306 ns                 ;
; 3.302 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.306 ns                 ;
; 3.302 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.306 ns                 ;
; 3.481 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.485 ns                 ;
; 3.481 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.485 ns                 ;
; 3.481 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.485 ns                 ;
; 3.481 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.485 ns                 ;
; 3.481 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.485 ns                 ;
; 3.481 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.485 ns                 ;
; 3.488 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.492 ns                 ;
; 3.488 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.492 ns                 ;
; 3.488 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.492 ns                 ;
; 3.488 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.492 ns                 ;
; 3.488 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.492 ns                 ;
; 3.488 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.492 ns                 ;
; 3.550 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.554 ns                 ;
; 3.550 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.554 ns                 ;
; 3.550 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.554 ns                 ;
; 3.550 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.554 ns                 ;
; 3.550 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.554 ns                 ;
; 3.550 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.554 ns                 ;
; 3.635 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.639 ns                 ;
; 3.635 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.639 ns                 ;
; 3.635 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.639 ns                 ;
; 3.635 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.639 ns                 ;
; 3.635 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.639 ns                 ;
; 3.635 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.639 ns                 ;
; 3.689 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.693 ns                 ;
; 3.689 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.693 ns                 ;
; 3.689 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.693 ns                 ;
; 3.689 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.693 ns                 ;
; 3.689 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.693 ns                 ;
; 3.689 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.693 ns                 ;
; 4.222 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 4.226 ns                 ;
; 4.222 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 4.226 ns                 ;
; 4.222 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 4.226 ns                 ;
; 4.222 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 4.226 ns                 ;
; 4.222 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 4.226 ns                 ;
; 4.222 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 4.226 ns                 ;
; 4.475 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.629 ns                   ; 6.104 ns                 ;
; 4.475 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.629 ns                   ; 6.104 ns                 ;
; 4.475 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.629 ns                   ; 6.104 ns                 ;
; 4.475 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.629 ns                   ; 6.104 ns                 ;
; 4.475 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.629 ns                   ; 6.104 ns                 ;
; 4.475 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.629 ns                   ; 6.104 ns                 ;
; 4.475 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.629 ns                   ; 6.104 ns                 ;
; 4.475 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.629 ns                   ; 6.104 ns                 ;
; 4.478 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.629 ns                   ; 6.107 ns                 ;
; 4.479 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.629 ns                   ; 6.108 ns                 ;
; 4.480 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.629 ns                   ; 6.109 ns                 ;
; 4.481 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.629 ns                   ; 6.110 ns                 ;
; 4.482 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.629 ns                   ; 6.111 ns                 ;
; 4.483 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.629 ns                   ; 6.112 ns                 ;
; 4.484 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.629 ns                   ; 6.113 ns                 ;
; 4.484 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.629 ns                   ; 6.113 ns                 ;
; 4.616 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.629 ns                   ; 6.245 ns                 ;
; 4.617 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.629 ns                   ; 6.246 ns                 ;
; 4.618 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.629 ns                   ; 6.247 ns                 ;
; 4.619 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.629 ns                   ; 6.248 ns                 ;
; 4.620 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.629 ns                   ; 6.249 ns                 ;
; 4.621 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.629 ns                   ; 6.250 ns                 ;
; 4.622 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.629 ns                   ; 6.251 ns                 ;
; 4.622 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.629 ns                   ; 6.251 ns                 ;
; 4.758 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.627 ns                   ; 6.385 ns                 ;
; 4.792 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.627 ns                   ; 6.419 ns                 ;
; 4.802 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.629 ns                   ; 6.431 ns                 ;
; 4.803 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.629 ns                   ; 6.432 ns                 ;
; 4.804 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.629 ns                   ; 6.433 ns                 ;
; 4.805 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.629 ns                   ; 6.434 ns                 ;
; 4.806 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.629 ns                   ; 6.435 ns                 ;
; 4.807 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.629 ns                   ; 6.436 ns                 ;
; 4.807 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.627 ns                   ; 6.434 ns                 ;
; 4.808 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.629 ns                   ; 6.437 ns                 ;
; 4.808 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.629 ns                   ; 6.437 ns                 ;
; 4.873 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.627 ns                   ; 6.500 ns                 ;
; 4.884 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.627 ns                   ; 6.511 ns                 ;
; 4.894 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.627 ns                   ; 6.521 ns                 ;
; 4.904 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.627 ns                   ; 6.531 ns                 ;
; 4.914 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.627 ns                   ; 6.541 ns                 ;
; 4.949 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.629 ns                   ; 6.578 ns                 ;
; 4.950 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.629 ns                   ; 6.579 ns                 ;
; 4.951 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.629 ns                   ; 6.580 ns                 ;
; 4.952 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.629 ns                   ; 6.581 ns                 ;
; 4.953 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.629 ns                   ; 6.582 ns                 ;
; 4.954 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.629 ns                   ; 6.583 ns                 ;
; 4.955 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.629 ns                   ; 6.584 ns                 ;
; 4.955 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.629 ns                   ; 6.584 ns                 ;
; 5.003 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.629 ns                   ; 6.632 ns                 ;
; 5.004 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.629 ns                   ; 6.633 ns                 ;
; 5.005 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.629 ns                   ; 6.634 ns                 ;
; 5.006 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.629 ns                   ; 6.635 ns                 ;
; 5.007 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.629 ns                   ; 6.636 ns                 ;
; 5.008 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.629 ns                   ; 6.637 ns                 ;
; 5.009 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.629 ns                   ; 6.638 ns                 ;
; 5.009 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.629 ns                   ; 6.638 ns                 ;
; 5.124 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.627 ns                   ; 6.751 ns                 ;
; 5.138 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.627 ns                   ; 6.765 ns                 ;
; 5.177 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.627 ns                   ; 6.804 ns                 ;
; 5.188 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.627 ns                   ; 6.815 ns                 ;
; 5.207 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.629 ns                   ; 6.836 ns                 ;
; 5.207 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.629 ns                   ; 6.836 ns                 ;
; 5.207 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.629 ns                   ; 6.836 ns                 ;
; 5.207 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.629 ns                   ; 6.836 ns                 ;
; 5.207 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.629 ns                   ; 6.836 ns                 ;
; 5.207 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.629 ns                   ; 6.836 ns                 ;
; 5.207 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.629 ns                   ; 6.836 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)          ;                                                              ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'FX2_CLK'                                                                                                                                                                                                                       ;
+---------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack ; From                                                  ; To                                                     ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+---------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 0.903 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2  ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 0.905 ns                 ;
; 2.358 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.004 ns                   ; 2.362 ns                 ;
; 2.651 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.004 ns                   ; 2.655 ns                 ;
; 2.651 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.004 ns                   ; 2.655 ns                 ;
; 2.651 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.004 ns                   ; 2.655 ns                 ;
; 2.651 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.004 ns                   ; 2.655 ns                 ;
; 2.651 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.004 ns                   ; 2.655 ns                 ;
; 2.651 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.004 ns                   ; 2.655 ns                 ;
; 2.651 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.004 ns                   ; 2.655 ns                 ;
; 2.651 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.004 ns                   ; 2.655 ns                 ;
; 2.720 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.004 ns                   ; 2.724 ns                 ;
; 2.720 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.004 ns                   ; 2.724 ns                 ;
; 2.720 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.004 ns                   ; 2.724 ns                 ;
; 2.720 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.004 ns                   ; 2.724 ns                 ;
; 2.720 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.004 ns                   ; 2.724 ns                 ;
; 2.720 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.004 ns                   ; 2.724 ns                 ;
; 2.720 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.004 ns                   ; 2.724 ns                 ;
; 2.969 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.004 ns                   ; 2.973 ns                 ;
; 3.262 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.004 ns                   ; 3.266 ns                 ;
; 3.262 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.004 ns                   ; 3.266 ns                 ;
; 3.262 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.004 ns                   ; 3.266 ns                 ;
; 3.262 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.004 ns                   ; 3.266 ns                 ;
; 3.262 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.004 ns                   ; 3.266 ns                 ;
; 3.262 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.004 ns                   ; 3.266 ns                 ;
; 3.262 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.004 ns                   ; 3.266 ns                 ;
; 3.262 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.004 ns                   ; 3.266 ns                 ;
; 3.331 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.004 ns                   ; 3.335 ns                 ;
; 3.331 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.004 ns                   ; 3.335 ns                 ;
; 3.331 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.004 ns                   ; 3.335 ns                 ;
; 3.331 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.004 ns                   ; 3.335 ns                 ;
; 3.331 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.004 ns                   ; 3.335 ns                 ;
; 3.331 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.004 ns                   ; 3.335 ns                 ;
; 3.331 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.004 ns                   ; 3.335 ns                 ;
+---------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                   ;
+-------+--------------+------------+------------+---------------------------------------------------------+------------+
; Slack ; Required tsu ; Actual tsu ; From       ; To                                                      ; To Clock   ;
+-------+--------------+------------+------------+---------------------------------------------------------+------------+
; N/A   ; None         ; 6.774 ns   ; GPIO[22]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6] ; SPI_SCK    ;
; N/A   ; None         ; 6.200 ns   ; GPIO[16]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0] ; SPI_SCK    ;
; N/A   ; None         ; 6.184 ns   ; FLAGA      ; SLOE~reg0                                               ; IFCLK      ;
; N/A   ; None         ; 6.156 ns   ; FLAGA      ; state_FX[2]                                             ; IFCLK      ;
; N/A   ; None         ; 6.051 ns   ; FLAGA      ; state_FX[0]                                             ; IFCLK      ;
; N/A   ; None         ; 5.972 ns   ; FLAGC      ; Tx_read_clock                                           ; IFCLK      ;
; N/A   ; None         ; 5.934 ns   ; GPIO[17]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1] ; SPI_SCK    ;
; N/A   ; None         ; 5.900 ns   ; FLAGC      ; SLWR~reg0                                               ; IFCLK      ;
; N/A   ; None         ; 5.872 ns   ; GPIO[20]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4] ; SPI_SCK    ;
; N/A   ; None         ; 5.862 ns   ; GPIO[21]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5] ; SPI_SCK    ;
; N/A   ; None         ; 5.698 ns   ; FX2_FD[13] ; Rx_register[5]                                          ; IFCLK      ;
; N/A   ; None         ; 5.636 ns   ; FX2_FD[9]  ; Rx_register[1]                                          ; IFCLK      ;
; N/A   ; None         ; 5.551 ns   ; FX2_FD[14] ; Rx_register[6]                                          ; IFCLK      ;
; N/A   ; None         ; 5.536 ns   ; FX2_FD[4]  ; Rx_register[12]                                         ; IFCLK      ;
; N/A   ; None         ; 5.512 ns   ; GPIO[19]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3] ; SPI_SCK    ;
; N/A   ; None         ; 5.494 ns   ; GPIO[23]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] ; SPI_SCK    ;
; N/A   ; None         ; 5.480 ns   ; FX2_FD[3]  ; Rx_register[11]                                         ; IFCLK      ;
; N/A   ; None         ; 5.471 ns   ; FX2_FD[12] ; Rx_register[4]                                          ; IFCLK      ;
; N/A   ; None         ; 5.467 ns   ; GPIO[22]   ; debounce:de_dot|pb_history[0]                           ; IFCLK      ;
; N/A   ; None         ; 5.455 ns   ; FX2_FD[10] ; Rx_register[2]                                          ; IFCLK      ;
; N/A   ; None         ; 5.439 ns   ; FX2_FD[0]  ; Rx_register[8]                                          ; IFCLK      ;
; N/A   ; None         ; 5.387 ns   ; FX2_FD[1]  ; Rx_register[9]                                          ; IFCLK      ;
; N/A   ; None         ; 5.306 ns   ; FX2_FD[2]  ; Rx_register[10]                                         ; IFCLK      ;
; N/A   ; None         ; 5.173 ns   ; FX2_FD[5]  ; Rx_register[13]                                         ; IFCLK      ;
; N/A   ; None         ; 5.115 ns   ; PTT_in     ; debounce:de_PTT|pb_history[0]                           ; IFCLK      ;
; N/A   ; None         ; 5.113 ns   ; GPIO[18]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2] ; SPI_SCK    ;
; N/A   ; None         ; 5.112 ns   ; FX2_FD[15] ; Rx_register[7]                                          ; IFCLK      ;
; N/A   ; None         ; 5.097 ns   ; FX2_FD[6]  ; Rx_register[14]                                         ; IFCLK      ;
; N/A   ; None         ; 5.043 ns   ; FX2_FD[7]  ; Rx_register[15]                                         ; IFCLK      ;
; N/A   ; None         ; 4.934 ns   ; GPIO[21]   ; debounce:de_dash|pb_history[0]                          ; IFCLK      ;
; N/A   ; None         ; 4.928 ns   ; FLAGC      ; state_FX[1]                                             ; IFCLK      ;
; N/A   ; None         ; 4.925 ns   ; FLAGC      ; SLEN                                                    ; IFCLK      ;
; N/A   ; None         ; 4.882 ns   ; FLAGC      ; state_FX[0]                                             ; IFCLK      ;
; N/A   ; None         ; 4.835 ns   ; SPI_CS     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1   ; FX2_CLK    ;
; N/A   ; None         ; 4.801 ns   ; FX2_FD[11] ; Rx_register[3]                                          ; IFCLK      ;
; N/A   ; None         ; 4.773 ns   ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0] ; SPI_SCK    ;
; N/A   ; None         ; 4.744 ns   ; FX2_FD[8]  ; Rx_register[0]                                          ; IFCLK      ;
; N/A   ; None         ; 3.962 ns   ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0] ; SPI_SCK    ;
; N/A   ; None         ; 2.182 ns   ; DOUT       ; q[0]                                                    ; PCLK_12MHZ ;
; N/A   ; None         ; 1.597 ns   ; DOUT       ; q[0]                                                    ; CLK_12MHZ  ;
; N/A   ; None         ; 0.623 ns   ; CDOUT      ; Tx_q[0]                                                 ; PCLK_12MHZ ;
; N/A   ; None         ; 0.038 ns   ; CDOUT      ; Tx_q[0]                                                 ; CLK_12MHZ  ;
+-------+--------------+------------+------------+---------------------------------------------------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                           ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------+-------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                                           ; To          ; From Clock ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------+-------------+------------+
; N/A   ; None         ; 21.018 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[6]                                ; DEBUG_LED2  ; CLK_12MHZ  ;
; N/A   ; None         ; 20.862 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[6]                                ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 20.701 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[3]                                ; DEBUG_LED2  ; CLK_12MHZ  ;
; N/A   ; None         ; 20.545 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[3]                                ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 20.433 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[6]                                ; DEBUG_LED2  ; PCLK_12MHZ ;
; N/A   ; None         ; 20.277 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[6]                                ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 20.116 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[3]                                ; DEBUG_LED2  ; PCLK_12MHZ ;
; N/A   ; None         ; 20.028 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[1]                                ; DEBUG_LED2  ; CLK_12MHZ  ;
; N/A   ; None         ; 20.014 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[7]                                ; DEBUG_LED2  ; CLK_12MHZ  ;
; N/A   ; None         ; 19.960 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[3]                                ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 19.872 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[1]                                ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 19.858 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[7]                                ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 19.756 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[0]                                ; DEBUG_LED2  ; CLK_12MHZ  ;
; N/A   ; None         ; 19.600 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[0]                                ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 19.585 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[2]                                ; DEBUG_LED2  ; CLK_12MHZ  ;
; N/A   ; None         ; 19.443 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[3]                                ; DEBUG_LED2  ; CLK_12MHZ  ;
; N/A   ; None         ; 19.443 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[1]                                ; DEBUG_LED2  ; PCLK_12MHZ ;
; N/A   ; None         ; 19.429 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[2]                                ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 19.429 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[7]                                ; DEBUG_LED2  ; PCLK_12MHZ ;
; N/A   ; None         ; 19.412 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[4]                                ; DEBUG_LED2  ; CLK_12MHZ  ;
; N/A   ; None         ; 19.398 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[0]                                ; DEBUG_LED2  ; CLK_12MHZ  ;
; N/A   ; None         ; 19.313 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[1]                                ; DEBUG_LED2  ; CLK_12MHZ  ;
; N/A   ; None         ; 19.293 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[8]                                ; DEBUG_LED2  ; CLK_12MHZ  ;
; N/A   ; None         ; 19.288 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[4]                                ; DEBUG_LED2  ; CLK_12MHZ  ;
; N/A   ; None         ; 19.287 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[3]                                ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 19.287 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[1]                                ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 19.273 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[7]                                ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 19.256 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[4]                                ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 19.242 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[0]                                ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 19.228 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[2]                                ; DEBUG_LED2  ; CLK_12MHZ  ;
; N/A   ; None         ; 19.204 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[9]                                ; DEBUG_LED2  ; CLK_12MHZ  ;
; N/A   ; None         ; 19.171 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[0]                                ; DEBUG_LED2  ; PCLK_12MHZ ;
; N/A   ; None         ; 19.169 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[5]                                ; DEBUG_LED2  ; CLK_12MHZ  ;
; N/A   ; None         ; 19.157 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[1]                                ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 19.153 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[10]                               ; DEBUG_LED2  ; CLK_12MHZ  ;
; N/A   ; None         ; 19.144 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[5]                                ; DEBUG_LED2  ; CLK_12MHZ  ;
; N/A   ; None         ; 19.137 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[8]                                ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 19.132 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[4]                                ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 19.128 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[6]                                ; DEBUG_LED2  ; CLK_12MHZ  ;
; N/A   ; None         ; 19.072 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[2]                                ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 19.048 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[9]                                ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 19.015 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[0]                                ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 19.013 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[5]                                ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 19.003 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[7]                                ; DEBUG_LED2  ; CLK_12MHZ  ;
; N/A   ; None         ; 19.000 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[2]                                ; DEBUG_LED2  ; PCLK_12MHZ ;
; N/A   ; None         ; 18.997 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[10]                               ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 18.988 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[5]                                ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 18.972 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[6]                                ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 18.958 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[8]                                ; DEBUG_LED2  ; CLK_12MHZ  ;
; N/A   ; None         ; 18.864 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[9]                                ; DEBUG_LED2  ; CLK_12MHZ  ;
; N/A   ; None         ; 18.858 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[3]                                ; DEBUG_LED2  ; PCLK_12MHZ ;
; N/A   ; None         ; 18.847 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[7]                                ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 18.844 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[2]                                ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 18.827 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[4]                                ; DEBUG_LED2  ; PCLK_12MHZ ;
; N/A   ; None         ; 18.813 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[0]                                ; DEBUG_LED2  ; PCLK_12MHZ ;
; N/A   ; None         ; 18.802 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[8]                                ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 18.736 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[10]                               ; DEBUG_LED2  ; CLK_12MHZ  ;
; N/A   ; None         ; 18.728 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[1]                                ; DEBUG_LED2  ; PCLK_12MHZ ;
; N/A   ; None         ; 18.708 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[9]                                ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 18.708 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[8]                                ; DEBUG_LED2  ; PCLK_12MHZ ;
; N/A   ; None         ; 18.703 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[4]                                ; DEBUG_LED2  ; PCLK_12MHZ ;
; N/A   ; None         ; 18.702 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[3]                                ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 18.671 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[4]                                ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 18.657 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[0]                                ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 18.643 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[2]                                ; DEBUG_LED2  ; PCLK_12MHZ ;
; N/A   ; None         ; 18.622 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[11]                               ; DEBUG_LED2  ; CLK_12MHZ  ;
; N/A   ; None         ; 18.619 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[9]                                ; DEBUG_LED2  ; PCLK_12MHZ ;
; N/A   ; None         ; 18.584 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[5]                                ; DEBUG_LED2  ; PCLK_12MHZ ;
; N/A   ; None         ; 18.580 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[10]                               ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 18.572 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[1]                                ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 18.568 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[10]                               ; DEBUG_LED2  ; PCLK_12MHZ ;
; N/A   ; None         ; 18.559 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[5]                                ; DEBUG_LED2  ; PCLK_12MHZ ;
; N/A   ; None         ; 18.552 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[8]                                ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 18.547 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[4]                                ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 18.543 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[6]                                ; DEBUG_LED2  ; PCLK_12MHZ ;
; N/A   ; None         ; 18.487 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[2]                                ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 18.466 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[11]                               ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 18.463 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[9]                                ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 18.428 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[5]                                ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 18.418 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[7]                                ; DEBUG_LED2  ; PCLK_12MHZ ;
; N/A   ; None         ; 18.412 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[10]                               ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 18.403 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[5]                                ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 18.387 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[6]                                ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 18.373 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[8]                                ; DEBUG_LED2  ; PCLK_12MHZ ;
; N/A   ; None         ; 18.279 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[9]                                ; DEBUG_LED2  ; PCLK_12MHZ ;
; N/A   ; None         ; 18.262 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[7]                                ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 18.217 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[8]                                ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 18.151 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[10]                               ; DEBUG_LED2  ; PCLK_12MHZ ;
; N/A   ; None         ; 18.123 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[9]                                ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 18.037 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[11]                               ; DEBUG_LED2  ; PCLK_12MHZ ;
; N/A   ; None         ; 17.995 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[10]                               ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 17.881 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[11]                               ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 17.837 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[11]                               ; DEBUG_LED2  ; CLK_12MHZ  ;
; N/A   ; None         ; 17.681 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[11]                               ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 17.252 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[11]                               ; DEBUG_LED2  ; PCLK_12MHZ ;
; N/A   ; None         ; 17.096 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[11]                               ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 15.935 ns  ; DFS1~reg0                                                                                                                      ; DFS1        ; CLK_12MHZ  ;
; N/A   ; None         ; 15.350 ns  ; DFS1~reg0                                                                                                                      ; DFS1        ; PCLK_12MHZ ;
; N/A   ; None         ; 15.078 ns  ; DFS0~reg0                                                                                                                      ; DEBUG_LED0  ; CLK_12MHZ  ;
; N/A   ; None         ; 14.831 ns  ; DFS0~reg0                                                                                                                      ; DFS0        ; CLK_12MHZ  ;
; N/A   ; None         ; 14.751 ns  ; I2SAudioOut:I2SIQO|outbit_o                                                                                                    ; LROUT       ; CLK_12MHZ  ;
; N/A   ; None         ; 14.595 ns  ; DFS1~reg0                                                                                                                      ; DEBUG_LED1  ; CLK_12MHZ  ;
; N/A   ; None         ; 14.493 ns  ; DFS0~reg0                                                                                                                      ; DEBUG_LED0  ; PCLK_12MHZ ;
; N/A   ; None         ; 14.387 ns  ; got_sync                                                                                                                       ; DEBUG_LED3  ; IFCLK      ;
; N/A   ; None         ; 14.246 ns  ; DFS0~reg0                                                                                                                      ; DFS0        ; PCLK_12MHZ ;
; N/A   ; None         ; 14.166 ns  ; I2SAudioOut:I2SIQO|outbit_o                                                                                                    ; LROUT       ; PCLK_12MHZ ;
; N/A   ; None         ; 14.117 ns  ; got_sync                                                                                                                       ; DEBUG_LED2  ; IFCLK      ;
; N/A   ; None         ; 14.010 ns  ; DFS1~reg0                                                                                                                      ; DEBUG_LED1  ; PCLK_12MHZ ;
; N/A   ; None         ; 13.965 ns  ; CC~reg0                                                                                                                        ; CC          ; CLK_12MHZ  ;
; N/A   ; None         ; 13.928 ns  ; I2SAudioOut:I2SAO|outbit_o                                                                                                     ; CDIN        ; CLK_12MHZ  ;
; N/A   ; None         ; 13.596 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[8]  ; FX2_FD[0]   ; IFCLK      ;
; N/A   ; None         ; 13.543 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[14] ; FX2_FD[6]   ; IFCLK      ;
; N/A   ; None         ; 13.534 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[15] ; FX2_FD[7]   ; IFCLK      ;
; N/A   ; None         ; 13.462 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[9]  ; FX2_FD[1]   ; IFCLK      ;
; N/A   ; None         ; 13.380 ns  ; CC~reg0                                                                                                                        ; CC          ; PCLK_12MHZ ;
; N/A   ; None         ; 13.343 ns  ; I2SAudioOut:I2SAO|outbit_o                                                                                                     ; CDIN        ; PCLK_12MHZ ;
; N/A   ; None         ; 13.196 ns  ; Rx_control_0[0]                                                                                                                ; DEBUG_LED2  ; IFCLK      ;
; N/A   ; None         ; 12.772 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[2]  ; FX2_FD[10]  ; IFCLK      ;
; N/A   ; None         ; 12.661 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[0]  ; FX2_FD[8]   ; IFCLK      ;
; N/A   ; None         ; 12.625 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[1]  ; FX2_FD[9]   ; IFCLK      ;
; N/A   ; None         ; 12.490 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[3]  ; FX2_FD[11]  ; IFCLK      ;
; N/A   ; None         ; 12.069 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[12] ; FX2_FD[4]   ; IFCLK      ;
; N/A   ; None         ; 11.741 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[13] ; FX2_FD[5]   ; IFCLK      ;
; N/A   ; None         ; 11.733 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[11] ; FX2_FD[3]   ; IFCLK      ;
; N/A   ; None         ; 11.713 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[10] ; FX2_FD[2]   ; IFCLK      ;
; N/A   ; None         ; 11.165 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[5]  ; FX2_FD[13]  ; IFCLK      ;
; N/A   ; None         ; 11.145 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[4]  ; FX2_FD[12]  ; IFCLK      ;
; N/A   ; None         ; 11.087 ns  ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]                                                                        ; SPI_SO      ; SPI_SCK    ;
; N/A   ; None         ; 10.836 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[7]  ; FX2_FD[15]  ; IFCLK      ;
; N/A   ; None         ; 10.830 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[6]  ; FX2_FD[14]  ; IFCLK      ;
; N/A   ; None         ; 10.751 ns  ; AK_reset~reg0                                                                                                                  ; AK_reset    ; CLK_12MHZ  ;
; N/A   ; None         ; 10.166 ns  ; AK_reset~reg0                                                                                                                  ; AK_reset    ; PCLK_12MHZ ;
; N/A   ; None         ; 8.831 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1]                                                                         ; GPIO[1]     ; FX2_CLK    ;
; N/A   ; None         ; 8.810 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0]                                                                         ; GPIO[0]     ; FX2_CLK    ;
; N/A   ; None         ; 8.763 ns   ; SLEN                                                                                                                           ; FX2_FD[15]  ; IFCLK      ;
; N/A   ; None         ; 8.763 ns   ; SLEN                                                                                                                           ; FX2_FD[14]  ; IFCLK      ;
; N/A   ; None         ; 8.763 ns   ; SLEN                                                                                                                           ; FX2_FD[13]  ; IFCLK      ;
; N/A   ; None         ; 8.743 ns   ; SLEN                                                                                                                           ; FX2_FD[12]  ; IFCLK      ;
; N/A   ; None         ; 8.507 ns   ; SLEN                                                                                                                           ; FX2_FD[6]   ; IFCLK      ;
; N/A   ; None         ; 8.507 ns   ; SLEN                                                                                                                           ; FX2_FD[7]   ; IFCLK      ;
; N/A   ; None         ; 8.507 ns   ; SLEN                                                                                                                           ; FX2_FD[5]   ; IFCLK      ;
; N/A   ; None         ; 8.495 ns   ; SLEN                                                                                                                           ; FX2_FD[4]   ; IFCLK      ;
; N/A   ; None         ; 8.445 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2]                                                                         ; GPIO[2]     ; FX2_CLK    ;
; N/A   ; None         ; 8.157 ns   ; SLEN                                                                                                                           ; FX2_FD[2]   ; IFCLK      ;
; N/A   ; None         ; 8.157 ns   ; SLEN                                                                                                                           ; FX2_FD[3]   ; IFCLK      ;
; N/A   ; None         ; 8.147 ns   ; SLEN                                                                                                                           ; FX2_FD[1]   ; IFCLK      ;
; N/A   ; None         ; 8.137 ns   ; SLEN                                                                                                                           ; FX2_FD[0]   ; IFCLK      ;
; N/A   ; None         ; 8.099 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3]                                                                         ; GPIO[3]     ; FX2_CLK    ;
; N/A   ; None         ; 8.098 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4]                                                                         ; GPIO[4]     ; FX2_CLK    ;
; N/A   ; None         ; 8.092 ns   ; SLEN                                                                                                                           ; FX2_FD[9]   ; IFCLK      ;
; N/A   ; None         ; 8.082 ns   ; SLEN                                                                                                                           ; FX2_FD[10]  ; IFCLK      ;
; N/A   ; None         ; 8.078 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6]                                                                         ; GPIO[6]     ; FX2_CLK    ;
; N/A   ; None         ; 8.077 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5]                                                                         ; GPIO[5]     ; FX2_CLK    ;
; N/A   ; None         ; 8.072 ns   ; SLEN                                                                                                                           ; FX2_FD[8]   ; IFCLK      ;
; N/A   ; None         ; 8.062 ns   ; SLEN                                                                                                                           ; FX2_FD[11]  ; IFCLK      ;
; N/A   ; None         ; 7.998 ns   ; FIFO_ADR[1]~reg0                                                                                                               ; FIFO_ADR[1] ; IFCLK      ;
; N/A   ; None         ; 7.990 ns   ; SLOE~reg0                                                                                                                      ; SLOE        ; IFCLK      ;
; N/A   ; None         ; 7.718 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7]                                                                         ; GPIO[15]    ; FX2_CLK    ;
; N/A   ; None         ; 7.712 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6]                                                                         ; GPIO[14]    ; FX2_CLK    ;
; N/A   ; None         ; 7.700 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7]                                                                         ; GPIO[7]     ; FX2_CLK    ;
; N/A   ; None         ; 7.699 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0]                                                                         ; GPIO[8]     ; FX2_CLK    ;
; N/A   ; None         ; 7.636 ns   ; SLRD~reg0                                                                                                                      ; SLRD        ; IFCLK      ;
; N/A   ; None         ; 7.632 ns   ; SLWR~reg0                                                                                                                      ; SLWR        ; IFCLK      ;
; N/A   ; None         ; 7.359 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3]                                                                         ; GPIO[11]    ; FX2_CLK    ;
; N/A   ; None         ; 7.357 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1]                                                                         ; GPIO[9]     ; FX2_CLK    ;
; N/A   ; None         ; 7.353 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2]                                                                         ; GPIO[10]    ; FX2_CLK    ;
; N/A   ; None         ; 7.340 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5]                                                                         ; GPIO[13]    ; FX2_CLK    ;
; N/A   ; None         ; 7.334 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4]                                                                         ; GPIO[12]    ; FX2_CLK    ;
; N/A   ; None         ; 7.070 ns   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd                                                                             ; SPI_SO      ; SPI_SCK    ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------+-------------+------------+


+----------------------------------------------------------------------+
; tpd                                                                  ;
+-------+-------------------+-----------------+------------+-----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From       ; To        ;
+-------+-------------------+-----------------+------------+-----------+
; N/A   ; None              ; 13.378 ns       ; A2         ; CLK_MCLK  ;
; N/A   ; None              ; 8.899 ns        ; CLK_12MHZ  ; CLK_MCLK  ;
; N/A   ; None              ; 8.314 ns        ; PCLK_12MHZ ; CLK_MCLK  ;
; N/A   ; None              ; 6.919 ns        ; IFCLK      ; CLK_48MHZ ;
+-------+-------------------+-----------------+------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                          ;
+---------------+-------------+-----------+------------+---------------------------------------------------------+------------+
; Minimum Slack ; Required th ; Actual th ; From       ; To                                                      ; To Clock   ;
+---------------+-------------+-----------+------------+---------------------------------------------------------+------------+
; N/A           ; None        ; 0.939 ns  ; DOUT       ; q[0]                                                    ; CLK_12MHZ  ;
; N/A           ; None        ; 0.354 ns  ; DOUT       ; q[0]                                                    ; PCLK_12MHZ ;
; N/A           ; None        ; 0.228 ns  ; CDOUT      ; Tx_q[0]                                                 ; CLK_12MHZ  ;
; N/A           ; None        ; -0.357 ns ; CDOUT      ; Tx_q[0]                                                 ; PCLK_12MHZ ;
; N/A           ; None        ; -3.696 ns ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0] ; SPI_SCK    ;
; N/A           ; None        ; -4.478 ns ; FX2_FD[8]  ; Rx_register[0]                                          ; IFCLK      ;
; N/A           ; None        ; -4.507 ns ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0] ; SPI_SCK    ;
; N/A           ; None        ; -4.535 ns ; FX2_FD[11] ; Rx_register[3]                                          ; IFCLK      ;
; N/A           ; None        ; -4.569 ns ; SPI_CS     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1   ; FX2_CLK    ;
; N/A           ; None        ; -4.616 ns ; FLAGC      ; state_FX[0]                                             ; IFCLK      ;
; N/A           ; None        ; -4.659 ns ; FLAGC      ; SLEN                                                    ; IFCLK      ;
; N/A           ; None        ; -4.662 ns ; FLAGC      ; state_FX[1]                                             ; IFCLK      ;
; N/A           ; None        ; -4.668 ns ; GPIO[21]   ; debounce:de_dash|pb_history[0]                          ; IFCLK      ;
; N/A           ; None        ; -4.777 ns ; FX2_FD[7]  ; Rx_register[15]                                         ; IFCLK      ;
; N/A           ; None        ; -4.831 ns ; FX2_FD[6]  ; Rx_register[14]                                         ; IFCLK      ;
; N/A           ; None        ; -4.846 ns ; FX2_FD[15] ; Rx_register[7]                                          ; IFCLK      ;
; N/A           ; None        ; -4.847 ns ; GPIO[18]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2] ; SPI_SCK    ;
; N/A           ; None        ; -4.849 ns ; PTT_in     ; debounce:de_PTT|pb_history[0]                           ; IFCLK      ;
; N/A           ; None        ; -4.907 ns ; FX2_FD[5]  ; Rx_register[13]                                         ; IFCLK      ;
; N/A           ; None        ; -5.040 ns ; FX2_FD[2]  ; Rx_register[10]                                         ; IFCLK      ;
; N/A           ; None        ; -5.121 ns ; FX2_FD[1]  ; Rx_register[9]                                          ; IFCLK      ;
; N/A           ; None        ; -5.173 ns ; FX2_FD[0]  ; Rx_register[8]                                          ; IFCLK      ;
; N/A           ; None        ; -5.189 ns ; FX2_FD[10] ; Rx_register[2]                                          ; IFCLK      ;
; N/A           ; None        ; -5.201 ns ; GPIO[22]   ; debounce:de_dot|pb_history[0]                           ; IFCLK      ;
; N/A           ; None        ; -5.205 ns ; FX2_FD[12] ; Rx_register[4]                                          ; IFCLK      ;
; N/A           ; None        ; -5.214 ns ; FX2_FD[3]  ; Rx_register[11]                                         ; IFCLK      ;
; N/A           ; None        ; -5.228 ns ; GPIO[23]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] ; SPI_SCK    ;
; N/A           ; None        ; -5.246 ns ; GPIO[19]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3] ; SPI_SCK    ;
; N/A           ; None        ; -5.270 ns ; FX2_FD[4]  ; Rx_register[12]                                         ; IFCLK      ;
; N/A           ; None        ; -5.285 ns ; FX2_FD[14] ; Rx_register[6]                                          ; IFCLK      ;
; N/A           ; None        ; -5.370 ns ; FX2_FD[9]  ; Rx_register[1]                                          ; IFCLK      ;
; N/A           ; None        ; -5.432 ns ; FX2_FD[13] ; Rx_register[5]                                          ; IFCLK      ;
; N/A           ; None        ; -5.596 ns ; GPIO[21]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5] ; SPI_SCK    ;
; N/A           ; None        ; -5.606 ns ; GPIO[20]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4] ; SPI_SCK    ;
; N/A           ; None        ; -5.634 ns ; FLAGC      ; SLWR~reg0                                               ; IFCLK      ;
; N/A           ; None        ; -5.668 ns ; GPIO[17]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1] ; SPI_SCK    ;
; N/A           ; None        ; -5.706 ns ; FLAGC      ; Tx_read_clock                                           ; IFCLK      ;
; N/A           ; None        ; -5.785 ns ; FLAGA      ; state_FX[0]                                             ; IFCLK      ;
; N/A           ; None        ; -5.890 ns ; FLAGA      ; state_FX[2]                                             ; IFCLK      ;
; N/A           ; None        ; -5.918 ns ; FLAGA      ; SLOE~reg0                                               ; IFCLK      ;
; N/A           ; None        ; -5.934 ns ; GPIO[16]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0] ; SPI_SCK    ;
; N/A           ; None        ; -6.508 ns ; GPIO[22]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6] ; SPI_SCK    ;
+---------------+-------------+-----------+------------+---------------------------------------------------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 6.1 Build 201 11/27/2006 SJ Web Edition
    Info: Processing started: Fri Sep 21 20:00:29 2007
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Ozy_Janus -c Ozy_Janus --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "SPI_SCK" is an undefined clock
    Info: Assuming node "FX2_CLK" is an undefined clock
Warning: Clock Setting "FX2 Clock" is unassigned
Warning: Found 10 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "Tx_read_clock" as buffer
    Info: Detected ripple clock "SLRD~reg0" as buffer
    Info: Detected ripple clock "DFS1~reg0" as buffer
    Info: Detected ripple clock "DFS0~reg0" as buffer
    Info: Detected ripple clock "clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "AK_reset~reg0" as buffer
    Info: Detected gated clock "CLK_MCLK~9" as buffer
    Info: Detected gated clock "BCLK~142" as buffer
    Info: Detected gated clock "BCLK~143" as buffer
Info: Found timing assignments -- calculating delays
Info: Slack time is 5.93 ns for clock "IFCLK" between source register "Rx_fifo_enable" and destination memory "Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~portb_address_reg11"
    Info: Fmax is 111.46 MHz (period= 8.972 ns)
    Info: + Largest register to memory requirement is 10.160 ns
        Info: + Setup relationship between source and destination is 10.416 ns
            Info: + Latch edge is 10.416 ns
                Info: Clock period of Destination clock "IFCLK" is 20.833 ns with inverted offset of 10.416 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "IFCLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.094 ns
            Info: + Shortest clock path from clock "IFCLK" to destination memory is 5.603 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 2; CLK Node = 'IFCLK'
                Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 99; COMB Node = 'IFCLK~clkctrl'
                Info: 3: + IC(0.871 ns) + CELL(0.970 ns) = 3.107 ns; Loc. = LCFF_X1_Y9_N5; Fanout = 3; REG Node = 'SLRD~reg0'
                Info: 4: + IC(0.814 ns) + CELL(0.000 ns) = 3.921 ns; Loc. = CLKCTRL_G3; Fanout = 399; COMB Node = 'SLRD~reg0clkctrl'
                Info: 5: + IC(0.804 ns) + CELL(0.878 ns) = 5.603 ns; Loc. = M4K_X27_Y9; Fanout = 0; MEM Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~portb_address_reg11'
                Info: Total cell delay = 2.978 ns ( 53.15 % )
                Info: Total interconnect delay = 2.625 ns ( 46.85 % )
            Info: - Longest clock path from clock "IFCLK" to source register is 5.509 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 2; CLK Node = 'IFCLK'
                Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 99; COMB Node = 'IFCLK~clkctrl'
                Info: 3: + IC(0.871 ns) + CELL(0.970 ns) = 3.107 ns; Loc. = LCFF_X1_Y9_N5; Fanout = 3; REG Node = 'SLRD~reg0'
                Info: 4: + IC(0.814 ns) + CELL(0.000 ns) = 3.921 ns; Loc. = CLKCTRL_G3; Fanout = 399; COMB Node = 'SLRD~reg0clkctrl'
                Info: 5: + IC(0.922 ns) + CELL(0.666 ns) = 5.509 ns; Loc. = LCFF_X12_Y6_N27; Fanout = 2; REG Node = 'Rx_fifo_enable'
                Info: Total cell delay = 2.766 ns ( 50.21 % )
                Info: Total interconnect delay = 2.743 ns ( 49.79 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is 0.046 ns
    Info: - Longest register to memory delay is 4.230 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X12_Y6_N27; Fanout = 2; REG Node = 'Rx_fifo_enable'
        Info: 2: + IC(0.435 ns) + CELL(0.206 ns) = 0.641 ns; Loc. = LCCOMB_X12_Y6_N14; Fanout = 244; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|valid_wrreq'
        Info: 3: + IC(2.764 ns) + CELL(0.825 ns) = 4.230 ns; Loc. = M4K_X27_Y9; Fanout = 0; MEM Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~portb_address_reg11'
        Info: Total cell delay = 1.031 ns ( 24.37 % )
        Info: Total interconnect delay = 3.199 ns ( 75.63 % )
Info: Slack time is 30.821 ns for clock "CLK_12MHZ" between source register "Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[6]" and destination register "state_PWM.00001"
    Info: Fmax is 50.66 MHz (period= 19.738 ns)
    Info: + Largest register to register requirement is 40.401 ns
        Info: + Setup relationship between source and destination is 40.690 ns
            Info: + Latch edge is 81.380 ns
                Info: Clock period of Destination clock "CLK_12MHZ" is 81.380 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 40.690 ns
                Info: Clock period of Source clock "CLK_12MHZ" is 81.380 ns with inverted offset of 40.690 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.025 ns
            Info: + Shortest clock path from clock "CLK_12MHZ" to destination register is 5.505 ns
                Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 1; CLK Node = 'CLK_12MHZ'
                Info: 2: + IC(1.826 ns) + CELL(0.370 ns) = 3.181 ns; Loc. = LCCOMB_X33_Y10_N28; Fanout = 3; COMB Node = 'CLK_MCLK~9'
                Info: 3: + IC(0.760 ns) + CELL(0.000 ns) = 3.941 ns; Loc. = CLKCTRL_G4; Fanout = 393; COMB Node = 'CLK_MCLK~9clkctrl'
                Info: 4: + IC(0.898 ns) + CELL(0.666 ns) = 5.505 ns; Loc. = LCFF_X23_Y7_N21; Fanout = 3; REG Node = 'state_PWM.00001'
                Info: Total cell delay = 2.021 ns ( 36.71 % )
                Info: Total interconnect delay = 3.484 ns ( 63.29 % )
            Info: - Longest clock path from clock "CLK_12MHZ" to source register is 5.530 ns
                Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 1; CLK Node = 'CLK_12MHZ'
                Info: 2: + IC(1.826 ns) + CELL(0.370 ns) = 3.181 ns; Loc. = LCCOMB_X33_Y10_N28; Fanout = 3; COMB Node = 'CLK_MCLK~9'
                Info: 3: + IC(0.760 ns) + CELL(0.000 ns) = 3.941 ns; Loc. = CLKCTRL_G4; Fanout = 393; COMB Node = 'CLK_MCLK~9clkctrl'
                Info: 4: + IC(0.923 ns) + CELL(0.666 ns) = 5.530 ns; Loc. = LCFF_X14_Y6_N25; Fanout = 2; REG Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[6]'
                Info: Total cell delay = 2.021 ns ( 36.55 % )
                Info: Total interconnect delay = 3.509 ns ( 63.45 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 9.580 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y6_N25; Fanout = 2; REG Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[6]'
        Info: 2: + IC(2.676 ns) + CELL(0.596 ns) = 3.272 ns; Loc. = LCCOMB_X17_Y6_N18; Fanout = 2; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~252'
        Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 3.358 ns; Loc. = LCCOMB_X17_Y6_N20; Fanout = 2; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~254'
        Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 3.444 ns; Loc. = LCCOMB_X17_Y6_N22; Fanout = 2; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~256'
        Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 3.530 ns; Loc. = LCCOMB_X17_Y6_N24; Fanout = 2; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~258'
        Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 3.616 ns; Loc. = LCCOMB_X17_Y6_N26; Fanout = 1; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~260'
        Info: 7: + IC(0.000 ns) + CELL(0.506 ns) = 4.122 ns; Loc. = LCCOMB_X17_Y6_N28; Fanout = 2; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~261'
        Info: 8: + IC(1.721 ns) + CELL(0.206 ns) = 6.049 ns; Loc. = LCCOMB_X17_Y8_N0; Fanout = 1; COMB Node = 'LessThan0~160'
        Info: 9: + IC(0.370 ns) + CELL(0.624 ns) = 7.043 ns; Loc. = LCCOMB_X17_Y8_N16; Fanout = 5; COMB Node = 'LessThan0~162'
        Info: 10: + IC(2.223 ns) + CELL(0.206 ns) = 9.472 ns; Loc. = LCCOMB_X23_Y7_N20; Fanout = 1; COMB Node = 'Selector34~120'
        Info: 11: + IC(0.000 ns) + CELL(0.108 ns) = 9.580 ns; Loc. = LCFF_X23_Y7_N21; Fanout = 3; REG Node = 'state_PWM.00001'
        Info: Total cell delay = 2.590 ns ( 27.04 % )
        Info: Total interconnect delay = 6.990 ns ( 72.96 % )
Info: Slack time is 30.131 ns for clock "PCLK_12MHZ" between source register "Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[6]" and destination register "state_PWM.00001"
    Info: Fmax is 50.66 MHz (period= 19.738 ns)
    Info: + Largest register to register requirement is 39.711 ns
        Info: + Setup relationship between source and destination is 40.000 ns
            Info: + Latch edge is 80.000 ns
                Info: Clock period of Destination clock "PCLK_12MHZ" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 40.000 ns
                Info: Clock period of Source clock "PCLK_12MHZ" is 80.000 ns with inverted offset of 40.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.025 ns
            Info: + Shortest clock path from clock "PCLK_12MHZ" to destination register is 4.920 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_144; Fanout = 1; CLK Node = 'PCLK_12MHZ'
                Info: 2: + IC(1.395 ns) + CELL(0.206 ns) = 2.596 ns; Loc. = LCCOMB_X33_Y10_N28; Fanout = 3; COMB Node = 'CLK_MCLK~9'
                Info: 3: + IC(0.760 ns) + CELL(0.000 ns) = 3.356 ns; Loc. = CLKCTRL_G4; Fanout = 393; COMB Node = 'CLK_MCLK~9clkctrl'
                Info: 4: + IC(0.898 ns) + CELL(0.666 ns) = 4.920 ns; Loc. = LCFF_X23_Y7_N21; Fanout = 3; REG Node = 'state_PWM.00001'
                Info: Total cell delay = 1.867 ns ( 37.95 % )
                Info: Total interconnect delay = 3.053 ns ( 62.05 % )
            Info: - Longest clock path from clock "PCLK_12MHZ" to source register is 4.945 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_144; Fanout = 1; CLK Node = 'PCLK_12MHZ'
                Info: 2: + IC(1.395 ns) + CELL(0.206 ns) = 2.596 ns; Loc. = LCCOMB_X33_Y10_N28; Fanout = 3; COMB Node = 'CLK_MCLK~9'
                Info: 3: + IC(0.760 ns) + CELL(0.000 ns) = 3.356 ns; Loc. = CLKCTRL_G4; Fanout = 393; COMB Node = 'CLK_MCLK~9clkctrl'
                Info: 4: + IC(0.923 ns) + CELL(0.666 ns) = 4.945 ns; Loc. = LCFF_X14_Y6_N25; Fanout = 2; REG Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[6]'
                Info: Total cell delay = 1.867 ns ( 37.76 % )
                Info: Total interconnect delay = 3.078 ns ( 62.24 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 9.580 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y6_N25; Fanout = 2; REG Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[6]'
        Info: 2: + IC(2.676 ns) + CELL(0.596 ns) = 3.272 ns; Loc. = LCCOMB_X17_Y6_N18; Fanout = 2; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~252'
        Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 3.358 ns; Loc. = LCCOMB_X17_Y6_N20; Fanout = 2; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~254'
        Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 3.444 ns; Loc. = LCCOMB_X17_Y6_N22; Fanout = 2; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~256'
        Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 3.530 ns; Loc. = LCCOMB_X17_Y6_N24; Fanout = 2; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~258'
        Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 3.616 ns; Loc. = LCCOMB_X17_Y6_N26; Fanout = 1; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~260'
        Info: 7: + IC(0.000 ns) + CELL(0.506 ns) = 4.122 ns; Loc. = LCCOMB_X17_Y6_N28; Fanout = 2; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~261'
        Info: 8: + IC(1.721 ns) + CELL(0.206 ns) = 6.049 ns; Loc. = LCCOMB_X17_Y8_N0; Fanout = 1; COMB Node = 'LessThan0~160'
        Info: 9: + IC(0.370 ns) + CELL(0.624 ns) = 7.043 ns; Loc. = LCCOMB_X17_Y8_N16; Fanout = 5; COMB Node = 'LessThan0~162'
        Info: 10: + IC(2.223 ns) + CELL(0.206 ns) = 9.472 ns; Loc. = LCCOMB_X23_Y7_N20; Fanout = 1; COMB Node = 'Selector34~120'
        Info: 11: + IC(0.000 ns) + CELL(0.108 ns) = 9.580 ns; Loc. = LCFF_X23_Y7_N21; Fanout = 3; REG Node = 'state_PWM.00001'
        Info: Total cell delay = 2.590 ns ( 27.04 % )
        Info: Total interconnect delay = 6.990 ns ( 72.96 % )
Info: No valid register-to-register data paths exist for clock "BCLK"
Info: No valid register-to-register data paths exist for clock "LRCLK"
Info: No valid register-to-register data paths exist for clock "CBCLK"
Info: No valid register-to-register data paths exist for clock "CLRCLK"
Info: Slack time is 14.016 ns for clock "SPI_SCK" between source register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]" and destination register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]"
    Info: Fmax is 146.69 MHz (period= 6.817 ns)
    Info: + Largest register to register requirement is 22.194 ns
        Info: + Setup relationship between source and destination is 20.833 ns
            Info: + Latch edge is 20.833 ns
                Info: Clock period of Destination clock "SPI_SCK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "SPI_SCK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 1.625 ns
            Info: + Shortest clock path from clock "SPI_SCK" to destination register is 4.221 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SPI_SCK'
                Info: 2: + IC(2.560 ns) + CELL(0.666 ns) = 4.221 ns; Loc. = LCFF_X23_Y1_N21; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]'
                Info: Total cell delay = 1.661 ns ( 39.35 % )
                Info: Total interconnect delay = 2.560 ns ( 60.65 % )
            Info: - Longest clock path from clock "SPI_SCK" to source register is 2.596 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SPI_SCK'
                Info: 2: + IC(0.935 ns) + CELL(0.666 ns) = 2.596 ns; Loc. = LCFF_X1_Y14_N1; Fanout = 3; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]'
                Info: Total cell delay = 1.661 ns ( 63.98 % )
                Info: Total interconnect delay = 0.935 ns ( 36.02 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 8.178 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y14_N1; Fanout = 3; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]'
        Info: 2: + IC(0.772 ns) + CELL(0.534 ns) = 1.306 ns; Loc. = LCCOMB_X1_Y14_N26; Fanout = 9; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Selector2~243'
        Info: 3: + IC(4.779 ns) + CELL(0.624 ns) = 6.709 ns; Loc. = LCCOMB_X24_Y1_N20; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Selector1~225'
        Info: 4: + IC(1.009 ns) + CELL(0.460 ns) = 8.178 ns; Loc. = LCFF_X23_Y1_N21; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]'
        Info: Total cell delay = 1.618 ns ( 19.78 % )
        Info: Total interconnect delay = 6.560 ns ( 80.22 % )
Info: Slack time is 17.236 ns for clock "FX2_CLK" between source register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1" and destination register "gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0]"
    Info: Fmax is 278.01 MHz (period= 3.597 ns)
    Info: + Largest register to register requirement is 20.571 ns
        Info: + Setup relationship between source and destination is 20.833 ns
            Info: + Latch edge is 20.833 ns
                Info: Clock period of Destination clock "FX2_CLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "FX2_CLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.002 ns
            Info: + Shortest clock path from clock "FX2_CLK" to destination register is 2.867 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G0; Fanout = 18; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.922 ns) + CELL(0.666 ns) = 2.867 ns; Loc. = LCFF_X24_Y1_N23; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0]'
                Info: Total cell delay = 1.806 ns ( 62.99 % )
                Info: Total interconnect delay = 1.061 ns ( 37.01 % )
            Info: - Longest clock path from clock "FX2_CLK" to source register is 2.865 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G0; Fanout = 18; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.920 ns) + CELL(0.666 ns) = 2.865 ns; Loc. = LCFF_X22_Y1_N25; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1'
                Info: Total cell delay = 1.806 ns ( 63.04 % )
                Info: Total interconnect delay = 1.059 ns ( 36.96 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 3.335 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y1_N25; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1'
        Info: 2: + IC(0.467 ns) + CELL(0.537 ns) = 1.004 ns; Loc. = LCCOMB_X22_Y1_N14; Fanout = 2; COMB Node = 'gpio_control:gpio_controlSDR|RegisterX:port1reg|always0~31'
        Info: 3: + IC(0.583 ns) + CELL(0.206 ns) = 1.793 ns; Loc. = LCCOMB_X23_Y1_N10; Fanout = 8; COMB Node = 'gpio_control:gpio_controlSDR|RegisterX:port0reg|always0~17'
        Info: 4: + IC(0.687 ns) + CELL(0.855 ns) = 3.335 ns; Loc. = LCFF_X24_Y1_N23; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0]'
        Info: Total cell delay = 1.598 ns ( 47.92 % )
        Info: Total interconnect delay = 1.737 ns ( 52.08 % )
Info: Minimum slack time is 499 ps for clock "IFCLK" between source register "FIFO_ADR[1]~reg0" and destination register "FIFO_ADR[1]~reg0"
    Info: + Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y9_N21; Fanout = 3; REG Node = 'FIFO_ADR[1]~reg0'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X2_Y9_N20; Fanout = 1; COMB Node = 'FIFO_ADR[1]~726'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X2_Y9_N21; Fanout = 3; REG Node = 'FIFO_ADR[1]~reg0'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.002 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 10.416 ns
                Info: Clock period of Destination clock "IFCLK" is 20.833 ns with inverted offset of 10.416 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 10.416 ns
                Info: Clock period of Source clock "IFCLK" is 20.833 ns with inverted offset of 10.416 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "IFCLK" to destination register is 2.803 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 2; CLK Node = 'IFCLK'
                Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 99; COMB Node = 'IFCLK~clkctrl'
                Info: 3: + IC(0.871 ns) + CELL(0.666 ns) = 2.803 ns; Loc. = LCFF_X2_Y9_N21; Fanout = 3; REG Node = 'FIFO_ADR[1]~reg0'
                Info: Total cell delay = 1.796 ns ( 64.07 % )
                Info: Total interconnect delay = 1.007 ns ( 35.93 % )
            Info: - Shortest clock path from clock "IFCLK" to source register is 2.803 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 2; CLK Node = 'IFCLK'
                Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 99; COMB Node = 'IFCLK~clkctrl'
                Info: 3: + IC(0.871 ns) + CELL(0.666 ns) = 2.803 ns; Loc. = LCFF_X2_Y9_N21; Fanout = 3; REG Node = 'FIFO_ADR[1]~reg0'
                Info: Total cell delay = 1.796 ns ( 64.07 % )
                Info: Total interconnect delay = 1.007 ns ( 35.93 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Info: Minimum slack time is 499 ps for clock "CLK_12MHZ" between source register "CCcount[6]" and destination register "CCcount[6]"
    Info: + Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y8_N31; Fanout = 3; REG Node = 'CCcount[6]'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X18_Y8_N30; Fanout = 1; COMB Node = 'Add6~780'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X18_Y8_N31; Fanout = 3; REG Node = 'CCcount[6]'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.002 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "CLK_12MHZ" is 81.380 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "CLK_12MHZ" is 81.380 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "CLK_12MHZ" to destination register is 8.097 ns
                Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 1; CLK Node = 'CLK_12MHZ'
                Info: 2: + IC(1.826 ns) + CELL(0.370 ns) = 3.181 ns; Loc. = LCCOMB_X33_Y10_N28; Fanout = 3; COMB Node = 'CLK_MCLK~9'
                Info: 3: + IC(0.760 ns) + CELL(0.000 ns) = 3.941 ns; Loc. = CLKCTRL_G4; Fanout = 393; COMB Node = 'CLK_MCLK~9clkctrl'
                Info: 4: + IC(0.880 ns) + CELL(0.970 ns) = 5.791 ns; Loc. = LCFF_X33_Y10_N15; Fanout = 4; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]'
                Info: 5: + IC(0.764 ns) + CELL(0.000 ns) = 6.555 ns; Loc. = CLKCTRL_G7; Fanout = 123; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl'
                Info: 6: + IC(0.876 ns) + CELL(0.666 ns) = 8.097 ns; Loc. = LCFF_X18_Y8_N31; Fanout = 3; REG Node = 'CCcount[6]'
                Info: Total cell delay = 2.991 ns ( 36.94 % )
                Info: Total interconnect delay = 5.106 ns ( 63.06 % )
            Info: - Shortest clock path from clock "CLK_12MHZ" to source register is 8.097 ns
                Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 1; CLK Node = 'CLK_12MHZ'
                Info: 2: + IC(1.826 ns) + CELL(0.370 ns) = 3.181 ns; Loc. = LCCOMB_X33_Y10_N28; Fanout = 3; COMB Node = 'CLK_MCLK~9'
                Info: 3: + IC(0.760 ns) + CELL(0.000 ns) = 3.941 ns; Loc. = CLKCTRL_G4; Fanout = 393; COMB Node = 'CLK_MCLK~9clkctrl'
                Info: 4: + IC(0.880 ns) + CELL(0.970 ns) = 5.791 ns; Loc. = LCFF_X33_Y10_N15; Fanout = 4; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]'
                Info: 5: + IC(0.764 ns) + CELL(0.000 ns) = 6.555 ns; Loc. = CLKCTRL_G7; Fanout = 123; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl'
                Info: 6: + IC(0.876 ns) + CELL(0.666 ns) = 8.097 ns; Loc. = LCFF_X18_Y8_N31; Fanout = 3; REG Node = 'CCcount[6]'
                Info: Total cell delay = 2.991 ns ( 36.94 % )
                Info: Total interconnect delay = 5.106 ns ( 63.06 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Info: Minimum slack time is 499 ps for clock "PCLK_12MHZ" between source register "CCcount[6]" and destination register "CCcount[6]"
    Info: + Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y8_N31; Fanout = 3; REG Node = 'CCcount[6]'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X18_Y8_N30; Fanout = 1; COMB Node = 'Add6~780'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X18_Y8_N31; Fanout = 3; REG Node = 'CCcount[6]'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.002 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "PCLK_12MHZ" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "PCLK_12MHZ" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "PCLK_12MHZ" to destination register is 7.512 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_144; Fanout = 1; CLK Node = 'PCLK_12MHZ'
                Info: 2: + IC(1.395 ns) + CELL(0.206 ns) = 2.596 ns; Loc. = LCCOMB_X33_Y10_N28; Fanout = 3; COMB Node = 'CLK_MCLK~9'
                Info: 3: + IC(0.760 ns) + CELL(0.000 ns) = 3.356 ns; Loc. = CLKCTRL_G4; Fanout = 393; COMB Node = 'CLK_MCLK~9clkctrl'
                Info: 4: + IC(0.880 ns) + CELL(0.970 ns) = 5.206 ns; Loc. = LCFF_X33_Y10_N15; Fanout = 4; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]'
                Info: 5: + IC(0.764 ns) + CELL(0.000 ns) = 5.970 ns; Loc. = CLKCTRL_G7; Fanout = 123; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl'
                Info: 6: + IC(0.876 ns) + CELL(0.666 ns) = 7.512 ns; Loc. = LCFF_X18_Y8_N31; Fanout = 3; REG Node = 'CCcount[6]'
                Info: Total cell delay = 2.837 ns ( 37.77 % )
                Info: Total interconnect delay = 4.675 ns ( 62.23 % )
            Info: - Shortest clock path from clock "PCLK_12MHZ" to source register is 7.512 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_144; Fanout = 1; CLK Node = 'PCLK_12MHZ'
                Info: 2: + IC(1.395 ns) + CELL(0.206 ns) = 2.596 ns; Loc. = LCCOMB_X33_Y10_N28; Fanout = 3; COMB Node = 'CLK_MCLK~9'
                Info: 3: + IC(0.760 ns) + CELL(0.000 ns) = 3.356 ns; Loc. = CLKCTRL_G4; Fanout = 393; COMB Node = 'CLK_MCLK~9clkctrl'
                Info: 4: + IC(0.880 ns) + CELL(0.970 ns) = 5.206 ns; Loc. = LCFF_X33_Y10_N15; Fanout = 4; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]'
                Info: 5: + IC(0.764 ns) + CELL(0.000 ns) = 5.970 ns; Loc. = CLKCTRL_G7; Fanout = 123; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl'
                Info: 6: + IC(0.876 ns) + CELL(0.666 ns) = 7.512 ns; Loc. = LCFF_X18_Y8_N31; Fanout = 3; REG Node = 'CCcount[6]'
                Info: Total cell delay = 2.837 ns ( 37.77 % )
                Info: Total interconnect delay = 4.675 ns ( 62.23 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Info: Minimum slack time is 499 ps for clock "SPI_SCK" between source register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]" and destination register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]"
    Info: + Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y1_N23; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X23_Y1_N22; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]~338'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X23_Y1_N23; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.002 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "SPI_SCK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "SPI_SCK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "SPI_SCK" to destination register is 4.221 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SPI_SCK'
                Info: 2: + IC(2.560 ns) + CELL(0.666 ns) = 4.221 ns; Loc. = LCFF_X23_Y1_N23; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]'
                Info: Total cell delay = 1.661 ns ( 39.35 % )
                Info: Total interconnect delay = 2.560 ns ( 60.65 % )
            Info: - Shortest clock path from clock "SPI_SCK" to source register is 4.221 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SPI_SCK'
                Info: 2: + IC(2.560 ns) + CELL(0.666 ns) = 4.221 ns; Loc. = LCFF_X23_Y1_N23; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]'
                Info: Total cell delay = 1.661 ns ( 39.35 % )
                Info: Total interconnect delay = 2.560 ns ( 60.65 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Info: Minimum slack time is 903 ps for clock "FX2_CLK" between source register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1" and destination register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2"
    Info: + Shortest register to register delay is 0.905 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y1_N25; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1'
        Info: 2: + IC(0.445 ns) + CELL(0.460 ns) = 0.905 ns; Loc. = LCFF_X22_Y1_N15; Fanout = 1; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2'
        Info: Total cell delay = 0.460 ns ( 50.83 % )
        Info: Total interconnect delay = 0.445 ns ( 49.17 % )
    Info: - Smallest register to register requirement is 0.002 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "FX2_CLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "FX2_CLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "FX2_CLK" to destination register is 2.865 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G0; Fanout = 18; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.920 ns) + CELL(0.666 ns) = 2.865 ns; Loc. = LCFF_X22_Y1_N15; Fanout = 1; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2'
                Info: Total cell delay = 1.806 ns ( 63.04 % )
                Info: Total interconnect delay = 1.059 ns ( 36.96 % )
            Info: - Shortest clock path from clock "FX2_CLK" to source register is 2.865 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G0; Fanout = 18; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.920 ns) + CELL(0.666 ns) = 2.865 ns; Loc. = LCFF_X22_Y1_N25; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1'
                Info: Total cell delay = 1.806 ns ( 63.04 % )
                Info: Total interconnect delay = 1.059 ns ( 36.96 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Info: tsu for register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]" (data pin = "GPIO[22]", clock pin = "SPI_SCK") is 6.774 ns
    Info: + Longest pin to register delay is 11.035 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_97; Fanout = 1; PIN Node = 'GPIO[22]'
        Info: 2: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = IOC_X30_Y0_N1; Fanout = 2; COMB Node = 'GPIO[22]~1'
        Info: 3: + IC(7.414 ns) + CELL(0.589 ns) = 8.997 ns; Loc. = LCCOMB_X24_Y1_N18; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Selector1~224'
        Info: 4: + IC(0.363 ns) + CELL(0.206 ns) = 9.566 ns; Loc. = LCCOMB_X24_Y1_N20; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Selector1~225'
        Info: 5: + IC(1.009 ns) + CELL(0.460 ns) = 11.035 ns; Loc. = LCFF_X23_Y1_N21; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]'
        Info: Total cell delay = 2.249 ns ( 20.38 % )
        Info: Total interconnect delay = 8.786 ns ( 79.62 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "SPI_SCK" to destination register is 4.221 ns
        Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SPI_SCK'
        Info: 2: + IC(2.560 ns) + CELL(0.666 ns) = 4.221 ns; Loc. = LCFF_X23_Y1_N21; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]'
        Info: Total cell delay = 1.661 ns ( 39.35 % )
        Info: Total interconnect delay = 2.560 ns ( 60.65 % )
Info: tco from clock "CLK_12MHZ" to destination pin "DEBUG_LED2" through register "Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[6]" is 21.018 ns
    Info: + Longest clock path from clock "CLK_12MHZ" to source register is 5.530 ns
        Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 1; CLK Node = 'CLK_12MHZ'
        Info: 2: + IC(1.826 ns) + CELL(0.370 ns) = 3.181 ns; Loc. = LCCOMB_X33_Y10_N28; Fanout = 3; COMB Node = 'CLK_MCLK~9'
        Info: 3: + IC(0.760 ns) + CELL(0.000 ns) = 3.941 ns; Loc. = CLKCTRL_G4; Fanout = 393; COMB Node = 'CLK_MCLK~9clkctrl'
        Info: 4: + IC(0.923 ns) + CELL(0.666 ns) = 5.530 ns; Loc. = LCFF_X14_Y6_N25; Fanout = 2; REG Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[6]'
        Info: Total cell delay = 2.021 ns ( 36.55 % )
        Info: Total interconnect delay = 3.509 ns ( 63.45 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 15.184 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y6_N25; Fanout = 2; REG Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[6]'
        Info: 2: + IC(2.676 ns) + CELL(0.596 ns) = 3.272 ns; Loc. = LCCOMB_X17_Y6_N18; Fanout = 2; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~252'
        Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 3.358 ns; Loc. = LCCOMB_X17_Y6_N20; Fanout = 2; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~254'
        Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 3.444 ns; Loc. = LCCOMB_X17_Y6_N22; Fanout = 2; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~256'
        Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 3.530 ns; Loc. = LCCOMB_X17_Y6_N24; Fanout = 2; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~258'
        Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 3.616 ns; Loc. = LCCOMB_X17_Y6_N26; Fanout = 1; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~260'
        Info: 7: + IC(0.000 ns) + CELL(0.506 ns) = 4.122 ns; Loc. = LCCOMB_X17_Y6_N28; Fanout = 2; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~261'
        Info: 8: + IC(1.721 ns) + CELL(0.206 ns) = 6.049 ns; Loc. = LCCOMB_X17_Y8_N0; Fanout = 1; COMB Node = 'LessThan0~160'
        Info: 9: + IC(0.370 ns) + CELL(0.624 ns) = 7.043 ns; Loc. = LCCOMB_X17_Y8_N16; Fanout = 5; COMB Node = 'LessThan0~162'
        Info: 10: + IC(1.894 ns) + CELL(0.624 ns) = 9.561 ns; Loc. = LCCOMB_X17_Y8_N10; Fanout = 1; COMB Node = 'PTT_out~0'
        Info: 11: + IC(2.527 ns) + CELL(3.096 ns) = 15.184 ns; Loc. = PIN_34; Fanout = 0; PIN Node = 'DEBUG_LED2'
        Info: Total cell delay = 5.996 ns ( 39.49 % )
        Info: Total interconnect delay = 9.188 ns ( 60.51 % )
Info: Longest tpd from source pin "A2" to destination pin "CLK_MCLK" is 13.378 ns
    Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_147; Fanout = 1; PIN Node = 'A2'
    Info: 2: + IC(6.031 ns) + CELL(0.624 ns) = 7.660 ns; Loc. = LCCOMB_X33_Y10_N28; Fanout = 3; COMB Node = 'CLK_MCLK~9'
    Info: 3: + IC(2.462 ns) + CELL(3.256 ns) = 13.378 ns; Loc. = PIN_175; Fanout = 0; PIN Node = 'CLK_MCLK'
    Info: Total cell delay = 4.885 ns ( 36.52 % )
    Info: Total interconnect delay = 8.493 ns ( 63.48 % )
Info: th for register "q[0]" (data pin = "DOUT", clock pin = "CLK_12MHZ") is 0.939 ns
    Info: + Longest clock path from clock "CLK_12MHZ" to destination register is 8.702 ns
        Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 1; CLK Node = 'CLK_12MHZ'
        Info: 2: + IC(1.826 ns) + CELL(0.370 ns) = 3.181 ns; Loc. = LCCOMB_X33_Y10_N28; Fanout = 3; COMB Node = 'CLK_MCLK~9'
        Info: 3: + IC(0.760 ns) + CELL(0.000 ns) = 3.941 ns; Loc. = CLKCTRL_G4; Fanout = 393; COMB Node = 'CLK_MCLK~9clkctrl'
        Info: 4: + IC(0.880 ns) + CELL(0.970 ns) = 5.791 ns; Loc. = LCFF_X33_Y10_N13; Fanout = 3; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]'
        Info: 5: + IC(0.437 ns) + CELL(0.206 ns) = 6.434 ns; Loc. = LCCOMB_X33_Y10_N30; Fanout = 2; COMB Node = 'BCLK~143'
        Info: 6: + IC(0.697 ns) + CELL(0.000 ns) = 7.131 ns; Loc. = CLKCTRL_G5; Fanout = 252; COMB Node = 'BCLK~143clkctrl'
        Info: 7: + IC(0.905 ns) + CELL(0.666 ns) = 8.702 ns; Loc. = LCFF_X25_Y13_N25; Fanout = 4; REG Node = 'q[0]'
        Info: Total cell delay = 3.197 ns ( 36.74 % )
        Info: Total interconnect delay = 5.505 ns ( 63.26 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 8.069 ns
        Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_164; Fanout = 1; PIN Node = 'DOUT'
        Info: 2: + IC(6.615 ns) + CELL(0.460 ns) = 8.069 ns; Loc. = LCFF_X25_Y13_N25; Fanout = 4; REG Node = 'q[0]'
        Info: Total cell delay = 1.454 ns ( 18.02 % )
        Info: Total interconnect delay = 6.615 ns ( 81.98 % )
Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details.
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Allocated 108 megabytes of memory during processing
    Info: Processing ended: Fri Sep 21 20:00:32 2007
    Info: Elapsed time: 00:00:03


