// BSD 3-Clause License
//
// Copyright (c) 2024, Arm Limited
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
// modification, are permitted provided that the following conditions are met:
//
// 1. Redistributions of source code must retain the above copyright notice, this
//    list of conditions and the following disclaimer.
//
// 2. Redistributions in binary form must reproduce the above copyright notice,
//    this list of conditions and the following disclaimer in the documentation
//    and/or other materials provided with the distribution.
//
// 3. Neither the name of the copyright holder nor the names of its
//    contributors may be used to endorse or promote products derived from
//    this software without specific prior written permission.
//
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
// DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
// FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
// DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
// SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
// CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
// OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

// https://gitlab.arm.com/telemetry-solution/telemetry-solution/-/raw/main/data/pmu/cpu/neoverse/neoverse-n1.json
// Product configuration for: neoverse-n1
// name,architecture,implementer,major_revision,minor_revision,num_bus_slots,num_slots,part_num,pmu_architecture,product_name
WPERF_TS_PRODUCT_CONFIGURATION("neoverse-n1","armv8.1",0x41,0,0,0,5,0xd0c,"pmu_v3","Neoverse N1")

// Events for: neoverse-n1
WPERF_TS_EVENTS("neoverse-n1",SW_INCR                   ,0x0000,"sw_incr"                 ,"Instruction architecturally executed, Condition code check pass, software increment")
WPERF_TS_EVENTS("neoverse-n1",L1I_CACHE_REFILL          ,0x0001,"l1i_cache_refill"        ,"Level 1 instruction cache refill")
WPERF_TS_EVENTS("neoverse-n1",L1I_TLB_REFILL            ,0x0002,"l1i_tlb_refill"          ,"Level 1 instruction TLB refill")
WPERF_TS_EVENTS("neoverse-n1",L1D_CACHE_REFILL          ,0x0003,"l1d_cache_refill"        ,"Level 1 data cache refill")
WPERF_TS_EVENTS("neoverse-n1",L1D_CACHE                 ,0x0004,"l1d_cache"               ,"Level 1 data cache access")
WPERF_TS_EVENTS("neoverse-n1",L1D_TLB_REFILL            ,0x0005,"l1d_tlb_refill"          ,"Level 1 data TLB refill")
WPERF_TS_EVENTS("neoverse-n1",INST_RETIRED              ,0x0008,"inst_retired"            ,"Instruction architecturally executed")
WPERF_TS_EVENTS("neoverse-n1",EXC_TAKEN                 ,0x0009,"exc_taken"               ,"Exception taken")
WPERF_TS_EVENTS("neoverse-n1",EXC_RETURN                ,0x000A,"exc_return"              ,"Instruction architecturally executed, Condition code check pass, exception return")
WPERF_TS_EVENTS("neoverse-n1",CID_WRITE_RETIRED         ,0x000B,"cid_write_retired"       ,"Instruction architecturally executed, Condition code check pass, write to CONTEXTIDR")
WPERF_TS_EVENTS("neoverse-n1",BR_MIS_PRED               ,0x0010,"br_mis_pred"             ,"Branch instruction speculatively executed, mispredicted or not predicted")
WPERF_TS_EVENTS("neoverse-n1",CPU_CYCLES                ,0x0011,"cpu_cycles"              ,"Cycle")
WPERF_TS_EVENTS("neoverse-n1",BR_PRED                   ,0x0012,"br_pred"                 ,"Predictable branch instruction speculatively executed")
WPERF_TS_EVENTS("neoverse-n1",MEM_ACCESS                ,0x0013,"mem_access"              ,"Data memory access")
WPERF_TS_EVENTS("neoverse-n1",L1I_CACHE                 ,0x0014,"l1i_cache"               ,"Level 1 instruction cache access")
WPERF_TS_EVENTS("neoverse-n1",L1D_CACHE_WB              ,0x0015,"l1d_cache_wb"            ,"Level 1 data cache write-back")
WPERF_TS_EVENTS("neoverse-n1",L2D_CACHE                 ,0x0016,"l2d_cache"               ,"Level 2 data cache access")
WPERF_TS_EVENTS("neoverse-n1",L2D_CACHE_REFILL          ,0x0017,"l2d_cache_refill"        ,"Level 2 data cache refill")
WPERF_TS_EVENTS("neoverse-n1",L2D_CACHE_WB              ,0x0018,"l2d_cache_wb"            ,"Level 2 data cache write-back")
WPERF_TS_EVENTS("neoverse-n1",BUS_ACCESS                ,0x0019,"bus_access"              ,"Bus access")
WPERF_TS_EVENTS("neoverse-n1",MEMORY_ERROR              ,0x001A,"memory_error"            ,"Local memory error")
WPERF_TS_EVENTS("neoverse-n1",INST_SPEC                 ,0x001B,"inst_spec"               ,"Operation speculatively executed")
WPERF_TS_EVENTS("neoverse-n1",TTBR_WRITE_RETIRED        ,0x001C,"ttbr_write_retired"      ,"Instruction architecturally executed, Condition code check pass, write to TTBR")
WPERF_TS_EVENTS("neoverse-n1",BUS_CYCLES                ,0x001D,"bus_cycles"              ,"Bus cycle")
WPERF_TS_EVENTS("neoverse-n1",CHAIN                     ,0x001E,"chain"                   ,"Chain a pair of event counters")
WPERF_TS_EVENTS("neoverse-n1",L2D_CACHE_ALLOCATE        ,0x0020,"l2d_cache_allocate"      ,"Level 2 data cache allocation without refill")
WPERF_TS_EVENTS("neoverse-n1",BR_RETIRED                ,0x0021,"br_retired"              ,"Instruction architecturally executed, branch")
WPERF_TS_EVENTS("neoverse-n1",BR_MIS_PRED_RETIRED       ,0x0022,"br_mis_pred_retired"     ,"Branch instruction architecturally executed, mispredicted")
WPERF_TS_EVENTS("neoverse-n1",STALL_FRONTEND            ,0x0023,"stall_frontend"          ,"No operation sent for execution due to the frontend")
WPERF_TS_EVENTS("neoverse-n1",STALL_BACKEND             ,0x0024,"stall_backend"           ,"No operation sent for execution due to the backend")
WPERF_TS_EVENTS("neoverse-n1",L1D_TLB                   ,0x0025,"l1d_tlb"                 ,"Level 1 data TLB access")
WPERF_TS_EVENTS("neoverse-n1",L1I_TLB                   ,0x0026,"l1i_tlb"                 ,"Level 1 instruction TLB access")
WPERF_TS_EVENTS("neoverse-n1",L3D_CACHE_ALLOCATE        ,0x0029,"l3d_cache_allocate"      ,"Level 3 data cache allocation without refill")
WPERF_TS_EVENTS("neoverse-n1",L3D_CACHE_REFILL          ,0x002A,"l3d_cache_refill"        ,"Level 3 data cache refill")
WPERF_TS_EVENTS("neoverse-n1",L3D_CACHE                 ,0x002B,"l3d_cache"               ,"Level 3 data cache access")
WPERF_TS_EVENTS("neoverse-n1",L2D_TLB_REFILL            ,0x002D,"l2d_tlb_refill"          ,"Level 2 data TLB refill")
WPERF_TS_EVENTS("neoverse-n1",L2D_TLB                   ,0x002F,"l2d_tlb"                 ,"Level 2 data TLB access")
WPERF_TS_EVENTS("neoverse-n1",REMOTE_ACCESS             ,0x0031,"remote_access"           ,"Access to another socket in a multi-socket system")
WPERF_TS_EVENTS("neoverse-n1",DTLB_WALK                 ,0x0034,"dtlb_walk"               ,"Data TLB access with at least one translation table walk")
WPERF_TS_EVENTS("neoverse-n1",ITLB_WALK                 ,0x0035,"itlb_walk"               ,"Instruction TLB access with at least one translation table walk")
WPERF_TS_EVENTS("neoverse-n1",LL_CACHE_RD               ,0x0036,"ll_cache_rd"             ,"Last level cache access, read")
WPERF_TS_EVENTS("neoverse-n1",LL_CACHE_MISS_RD          ,0x0037,"ll_cache_miss_rd"        ,"Last level cache miss, read")
WPERF_TS_EVENTS("neoverse-n1",L1D_CACHE_RD              ,0x0040,"l1d_cache_rd"            ,"Level 1 data cache access, read")
WPERF_TS_EVENTS("neoverse-n1",L1D_CACHE_WR              ,0x0041,"l1d_cache_wr"            ,"Level 1 data cache access, write")
WPERF_TS_EVENTS("neoverse-n1",L1D_CACHE_REFILL_RD       ,0x0042,"l1d_cache_refill_rd"     ,"Level 1 data cache refill, read")
WPERF_TS_EVENTS("neoverse-n1",L1D_CACHE_REFILL_WR       ,0x0043,"l1d_cache_refill_wr"     ,"Level 1 data cache refill, write")
WPERF_TS_EVENTS("neoverse-n1",L1D_CACHE_REFILL_INNER    ,0x0044,"l1d_cache_refill_inner"  ,"Level 1 data cache refill, inner")
WPERF_TS_EVENTS("neoverse-n1",L1D_CACHE_REFILL_OUTER    ,0x0045,"l1d_cache_refill_outer"  ,"Level 1 data cache refill, outer")
WPERF_TS_EVENTS("neoverse-n1",L1D_CACHE_WB_VICTIM       ,0x0046,"l1d_cache_wb_victim"     ,"Level 1 data cache write-back, victim")
WPERF_TS_EVENTS("neoverse-n1",L1D_CACHE_WB_CLEAN        ,0x0047,"l1d_cache_wb_clean"      ,"Level 1 data cache write-back, cleaning and coherency")
WPERF_TS_EVENTS("neoverse-n1",L1D_CACHE_INVAL           ,0x0048,"l1d_cache_inval"         ,"Level 1 data cache invalidate")
WPERF_TS_EVENTS("neoverse-n1",L1D_TLB_REFILL_RD         ,0x004C,"l1d_tlb_refill_rd"       ,"Level 1 data TLB refill, read")
WPERF_TS_EVENTS("neoverse-n1",L1D_TLB_REFILL_WR         ,0x004D,"l1d_tlb_refill_wr"       ,"Level 1 data TLB refill, write")
WPERF_TS_EVENTS("neoverse-n1",L1D_TLB_RD                ,0x004E,"l1d_tlb_rd"              ,"Level 1 data TLB access, read")
WPERF_TS_EVENTS("neoverse-n1",L1D_TLB_WR                ,0x004F,"l1d_tlb_wr"              ,"Level 1 data TLB access, write")
WPERF_TS_EVENTS("neoverse-n1",L2D_CACHE_RD              ,0x0050,"l2d_cache_rd"            ,"Level 2 data cache access, read")
WPERF_TS_EVENTS("neoverse-n1",L2D_CACHE_WR              ,0x0051,"l2d_cache_wr"            ,"Level 2 data cache access, write")
WPERF_TS_EVENTS("neoverse-n1",L2D_CACHE_REFILL_RD       ,0x0052,"l2d_cache_refill_rd"     ,"Level 2 data cache refill, read")
WPERF_TS_EVENTS("neoverse-n1",L2D_CACHE_REFILL_WR       ,0x0053,"l2d_cache_refill_wr"     ,"Level 2 data cache refill, write")
WPERF_TS_EVENTS("neoverse-n1",L2D_CACHE_WB_VICTIM       ,0x0056,"l2d_cache_wb_victim"     ,"Level 2 data cache write-back, victim")
WPERF_TS_EVENTS("neoverse-n1",L2D_CACHE_WB_CLEAN        ,0x0057,"l2d_cache_wb_clean"      ,"Level 2 data cache write-back, cleaning and coherency")
WPERF_TS_EVENTS("neoverse-n1",L2D_CACHE_INVAL           ,0x0058,"l2d_cache_inval"         ,"Level 2 data cache invalidate")
WPERF_TS_EVENTS("neoverse-n1",L2D_TLB_REFILL_RD         ,0x005C,"l2d_tlb_refill_rd"       ,"Level 2 data TLB refill, read")
WPERF_TS_EVENTS("neoverse-n1",L2D_TLB_REFILL_WR         ,0x005D,"l2d_tlb_refill_wr"       ,"Level 2 data TLB refill, write")
WPERF_TS_EVENTS("neoverse-n1",L2D_TLB_RD                ,0x005E,"l2d_tlb_rd"              ,"Level 2 data TLB access, read")
WPERF_TS_EVENTS("neoverse-n1",L2D_TLB_WR                ,0x005F,"l2d_tlb_wr"              ,"Level 2 data TLB access, write")
WPERF_TS_EVENTS("neoverse-n1",BUS_ACCESS_RD             ,0x0060,"bus_access_rd"           ,"Bus access, read")
WPERF_TS_EVENTS("neoverse-n1",BUS_ACCESS_WR             ,0x0061,"bus_access_wr"           ,"Bus access, write")
WPERF_TS_EVENTS("neoverse-n1",MEM_ACCESS_RD             ,0x0066,"mem_access_rd"           ,"Data memory access, read")
WPERF_TS_EVENTS("neoverse-n1",MEM_ACCESS_WR             ,0x0067,"mem_access_wr"           ,"Data memory access, write")
WPERF_TS_EVENTS("neoverse-n1",UNALIGNED_LD_SPEC         ,0x0068,"unaligned_ld_spec"       ,"Unaligned access, read")
WPERF_TS_EVENTS("neoverse-n1",UNALIGNED_ST_SPEC         ,0x0069,"unaligned_st_spec"       ,"Unaligned access, write")
WPERF_TS_EVENTS("neoverse-n1",UNALIGNED_LDST_SPEC       ,0x006A,"unaligned_ldst_spec"     ,"Unaligned access")
WPERF_TS_EVENTS("neoverse-n1",LDREX_SPEC                ,0x006C,"ldrex_spec"              ,"Exclusive operation speculatively executed, Load-Exclusive")
WPERF_TS_EVENTS("neoverse-n1",STREX_PASS_SPEC           ,0x006D,"strex_pass_spec"         ,"Exclusive operation speculatively executed, Store-Exclusive pass")
WPERF_TS_EVENTS("neoverse-n1",STREX_FAIL_SPEC           ,0x006E,"strex_fail_spec"         ,"Exclusive operation speculatively executed, Store-Exclusive fail")
WPERF_TS_EVENTS("neoverse-n1",STREX_SPEC                ,0x006F,"strex_spec"              ,"Exclusive operation speculatively executed, Store-Exclusive")
WPERF_TS_EVENTS("neoverse-n1",LD_SPEC                   ,0x0070,"ld_spec"                 ,"Operation speculatively executed, load")
WPERF_TS_EVENTS("neoverse-n1",ST_SPEC                   ,0x0071,"st_spec"                 ,"Operation speculatively executed, store")
WPERF_TS_EVENTS("neoverse-n1",DP_SPEC                   ,0x0073,"dp_spec"                 ,"Operation speculatively executed, integer data processing")
WPERF_TS_EVENTS("neoverse-n1",ASE_SPEC                  ,0x0074,"ase_spec"                ,"Operation speculatively executed, Advanced SIMD")
WPERF_TS_EVENTS("neoverse-n1",VFP_SPEC                  ,0x0075,"vfp_spec"                ,"Operation speculatively executed, scalar floating-point")
WPERF_TS_EVENTS("neoverse-n1",PC_WRITE_SPEC             ,0x0076,"pc_write_spec"           ,"Operation speculatively executed, Software change of the PC")
WPERF_TS_EVENTS("neoverse-n1",CRYPTO_SPEC               ,0x0077,"crypto_spec"             ,"Operation speculatively executed, Cryptographic instruction")
WPERF_TS_EVENTS("neoverse-n1",BR_IMMED_SPEC             ,0x0078,"br_immed_spec"           ,"Branch speculatively executed, immediate branch")
WPERF_TS_EVENTS("neoverse-n1",BR_RETURN_SPEC            ,0x0079,"br_return_spec"          ,"Branch speculatively executed, procedure return")
WPERF_TS_EVENTS("neoverse-n1",BR_INDIRECT_SPEC          ,0x007A,"br_indirect_spec"        ,"Branch speculatively executed, indirect branch")
WPERF_TS_EVENTS("neoverse-n1",ISB_SPEC                  ,0x007C,"isb_spec"                ,"Barrier speculatively executed, ISB")
WPERF_TS_EVENTS("neoverse-n1",DSB_SPEC                  ,0x007D,"dsb_spec"                ,"Barrier speculatively executed, DSB")
WPERF_TS_EVENTS("neoverse-n1",DMB_SPEC                  ,0x007E,"dmb_spec"                ,"Barrier speculatively executed, DMB")
WPERF_TS_EVENTS("neoverse-n1",EXC_UNDEF                 ,0x0081,"exc_undef"               ,"Exception taken, other synchronous")
WPERF_TS_EVENTS("neoverse-n1",EXC_SVC                   ,0x0082,"exc_svc"                 ,"Exception taken, Supervisor Call")
WPERF_TS_EVENTS("neoverse-n1",EXC_PABORT                ,0x0083,"exc_pabort"              ,"Exception taken, Instruction Abort")
WPERF_TS_EVENTS("neoverse-n1",EXC_DABORT                ,0x0084,"exc_dabort"              ,"Exception taken, Data Abort or SError")
WPERF_TS_EVENTS("neoverse-n1",EXC_IRQ                   ,0x0086,"exc_irq"                 ,"Exception taken, IRQ")
WPERF_TS_EVENTS("neoverse-n1",EXC_FIQ                   ,0x0087,"exc_fiq"                 ,"Exception taken, FIQ")
WPERF_TS_EVENTS("neoverse-n1",EXC_SMC                   ,0x0088,"exc_smc"                 ,"Exception taken, Secure Monitor Call")
WPERF_TS_EVENTS("neoverse-n1",EXC_HVC                   ,0x008A,"exc_hvc"                 ,"Exception taken, Hypervisor Call")
WPERF_TS_EVENTS("neoverse-n1",EXC_TRAP_PABORT           ,0x008B,"exc_trap_pabort"         ,"Exception taken, Instruction Abort not Taken locally")
WPERF_TS_EVENTS("neoverse-n1",EXC_TRAP_DABORT           ,0x008C,"exc_trap_dabort"         ,"Exception taken, Data Abort or SError not Taken locally")
WPERF_TS_EVENTS("neoverse-n1",EXC_TRAP_OTHER            ,0x008D,"exc_trap_other"          ,"Exception taken, other traps not Taken locally")
WPERF_TS_EVENTS("neoverse-n1",EXC_TRAP_IRQ              ,0x008E,"exc_trap_irq"            ,"Exception taken, IRQ not Taken locally")
WPERF_TS_EVENTS("neoverse-n1",EXC_TRAP_FIQ              ,0x008F,"exc_trap_fiq"            ,"Exception taken, FIQ not Taken locally")
WPERF_TS_EVENTS("neoverse-n1",RC_LD_SPEC                ,0x0090,"rc_ld_spec"              ,"Release consistency operation speculatively executed, Load-Acquire")
WPERF_TS_EVENTS("neoverse-n1",RC_ST_SPEC                ,0x0091,"rc_st_spec"              ,"Release consistency operation speculatively executed, Store-Release")
WPERF_TS_EVENTS("neoverse-n1",L3D_CACHE_RD              ,0x00A0,"l3d_cache_rd"            ,"Level 3 data cache access, read")
WPERF_TS_EVENTS("neoverse-n1",SAMPLE_POP                ,0x4000,"sample_pop"              ,"Statistical Profiling sample population")
WPERF_TS_EVENTS("neoverse-n1",SAMPLE_FEED               ,0x4001,"sample_feed"             ,"Statistical Profiling sample taken")
WPERF_TS_EVENTS("neoverse-n1",SAMPLE_FILTRATE           ,0x4002,"sample_filtrate"         ,"Statistical Profiling sample taken and not removed by filtering")
WPERF_TS_EVENTS("neoverse-n1",SAMPLE_COLLISION          ,0x4003,"sample_collision"        ,"Statistical Profiling sample collided with previous sample")

// Metrics for: neoverse-n1
WPERF_TS_METRICS("neoverse-n1","backend_stalled_cycles"      ,"cpu_cycles,stall_backend"                  ,"((stall_backend / cpu_cycles) * 100)"                      ,"stall_backend cpu_cycles / 100 *"                          ,"percent of cycles"      ,"Backend Stalled Cycles")
WPERF_TS_METRICS("neoverse-n1","branch_misprediction_ratio"  ,"br_mis_pred_retired,br_retired"            ,"(br_mis_pred_retired / br_retired)"                        ,"br_mis_pred_retired br_retired /"                          ,"per branch"             ,"Branch Misprediction Ratio")
WPERF_TS_METRICS("neoverse-n1","branch_mpki"                 ,"br_mis_pred_retired,inst_retired"          ,"((br_mis_pred_retired / inst_retired) * 1000)"             ,"br_mis_pred_retired inst_retired / 1000 *"                 ,"MPKI"                   ,"Branch MPKI")
WPERF_TS_METRICS("neoverse-n1","branch_percentage"           ,"br_immed_spec,br_indirect_spec,inst_spec"  ,"(((br_immed_spec + br_indirect_spec) / inst_spec) * 100)"  ,"br_immed_spec br_indirect_spec + inst_spec / 100 *"        ,"percent of operations"  ,"Branch Operations Percentage")
WPERF_TS_METRICS("neoverse-n1","crypto_percentage"           ,"crypto_spec,inst_spec"                     ,"((crypto_spec / inst_spec) * 100)"                         ,"crypto_spec inst_spec / 100 *"                             ,"percent of operations"  ,"Crypto Operations Percentage")
WPERF_TS_METRICS("neoverse-n1","dtlb_mpki"                   ,"dtlb_walk,inst_retired"                    ,"((dtlb_walk / inst_retired) * 1000)"                       ,"dtlb_walk inst_retired / 1000 *"                           ,"MPKI"                   ,"DTLB MPKI")
WPERF_TS_METRICS("neoverse-n1","dtlb_walk_ratio"             ,"dtlb_walk,l1d_tlb"                         ,"(dtlb_walk / l1d_tlb)"                                     ,"dtlb_walk l1d_tlb /"                                       ,"per TLB access"         ,"DTLB Walk Ratio")
WPERF_TS_METRICS("neoverse-n1","frontend_stalled_cycles"     ,"cpu_cycles,stall_frontend"                 ,"((stall_frontend / cpu_cycles) * 100)"                     ,"stall_frontend cpu_cycles / 100 *"                         ,"percent of cycles"      ,"Frontend Stalled Cycles")
WPERF_TS_METRICS("neoverse-n1","integer_dp_percentage"       ,"dp_spec,inst_spec"                         ,"((dp_spec / inst_spec) * 100)"                             ,"dp_spec inst_spec / 100 *"                                 ,"percent of operations"  ,"Integer Operations Percentage")
WPERF_TS_METRICS("neoverse-n1","ipc"                         ,"cpu_cycles,inst_retired"                   ,"(inst_retired / cpu_cycles)"                               ,"inst_retired cpu_cycles /"                                 ,"per cycle"              ,"Instructions Per Cycle")
WPERF_TS_METRICS("neoverse-n1","itlb_mpki"                   ,"inst_retired,itlb_walk"                    ,"((itlb_walk / inst_retired) * 1000)"                       ,"itlb_walk inst_retired / 1000 *"                           ,"MPKI"                   ,"ITLB MPKI")
WPERF_TS_METRICS("neoverse-n1","itlb_walk_ratio"             ,"itlb_walk,l1i_tlb"                         ,"(itlb_walk / l1i_tlb)"                                     ,"itlb_walk l1i_tlb /"                                       ,"per TLB access"         ,"ITLB Walk Ratio")
WPERF_TS_METRICS("neoverse-n1","l1d_cache_miss_ratio"        ,"l1d_cache,l1d_cache_refill"                ,"(l1d_cache_refill / l1d_cache)"                            ,"l1d_cache_refill l1d_cache /"                              ,"per cache access"       ,"L1D Cache Miss Ratio")
WPERF_TS_METRICS("neoverse-n1","l1d_cache_mpki"              ,"inst_retired,l1d_cache_refill"             ,"((l1d_cache_refill / inst_retired) * 1000)"                ,"l1d_cache_refill inst_retired / 1000 *"                    ,"MPKI"                   ,"L1D Cache MPKI")
WPERF_TS_METRICS("neoverse-n1","l1d_tlb_miss_ratio"          ,"l1d_tlb,l1d_tlb_refill"                    ,"(l1d_tlb_refill / l1d_tlb)"                                ,"l1d_tlb_refill l1d_tlb /"                                  ,"per TLB access"         ,"L1 Data TLB Miss Ratio")
WPERF_TS_METRICS("neoverse-n1","l1d_tlb_mpki"                ,"inst_retired,l1d_tlb_refill"               ,"((l1d_tlb_refill / inst_retired) * 1000)"                  ,"l1d_tlb_refill inst_retired / 1000 *"                      ,"MPKI"                   ,"L1 Data TLB MPKI")
WPERF_TS_METRICS("neoverse-n1","l1i_cache_miss_ratio"        ,"l1i_cache,l1i_cache_refill"                ,"(l1i_cache_refill / l1i_cache)"                            ,"l1i_cache_refill l1i_cache /"                              ,"per cache access"       ,"L1I Cache Miss Ratio")
WPERF_TS_METRICS("neoverse-n1","l1i_cache_mpki"              ,"inst_retired,l1i_cache_refill"             ,"((l1i_cache_refill / inst_retired) * 1000)"                ,"l1i_cache_refill inst_retired / 1000 *"                    ,"MPKI"                   ,"L1I Cache MPKI")
WPERF_TS_METRICS("neoverse-n1","l1i_tlb_miss_ratio"          ,"l1i_tlb,l1i_tlb_refill"                    ,"(l1i_tlb_refill / l1i_tlb)"                                ,"l1i_tlb_refill l1i_tlb /"                                  ,"per TLB access"         ,"L1 Instruction TLB Miss Ratio")
WPERF_TS_METRICS("neoverse-n1","l1i_tlb_mpki"                ,"inst_retired,l1i_tlb_refill"               ,"((l1i_tlb_refill / inst_retired) * 1000)"                  ,"l1i_tlb_refill inst_retired / 1000 *"                      ,"MPKI"                   ,"L1 Instruction TLB MPKI")
WPERF_TS_METRICS("neoverse-n1","l2_cache_miss_ratio"         ,"l2d_cache,l2d_cache_refill"                ,"(l2d_cache_refill / l2d_cache)"                            ,"l2d_cache_refill l2d_cache /"                              ,"per cache access"       ,"L2 Cache Miss Ratio")
WPERF_TS_METRICS("neoverse-n1","l2_cache_mpki"               ,"inst_retired,l2d_cache_refill"             ,"((l2d_cache_refill / inst_retired) * 1000)"                ,"l2d_cache_refill inst_retired / 1000 *"                    ,"MPKI"                   ,"L2 Cache MPKI")
WPERF_TS_METRICS("neoverse-n1","l2_tlb_miss_ratio"           ,"l2d_tlb,l2d_tlb_refill"                    ,"(l2d_tlb_refill / l2d_tlb)"                                ,"l2d_tlb_refill l2d_tlb /"                                  ,"per TLB access"         ,"L2 Unified TLB Miss Ratio")
WPERF_TS_METRICS("neoverse-n1","l2_tlb_mpki"                 ,"inst_retired,l2d_tlb_refill"               ,"((l2d_tlb_refill / inst_retired) * 1000)"                  ,"l2d_tlb_refill inst_retired / 1000 *"                      ,"MPKI"                   ,"L2 Unified TLB MPKI")
WPERF_TS_METRICS("neoverse-n1","ll_cache_read_hit_ratio"     ,"ll_cache_miss_rd,ll_cache_rd"              ,"((ll_cache_rd - ll_cache_miss_rd) / ll_cache_rd)"          ,"ll_cache_rd ll_cache_miss_rd - ll_cache_rd /"              ,"per cache access"       ,"LL Cache Read Hit Ratio")
WPERF_TS_METRICS("neoverse-n1","ll_cache_read_miss_ratio"    ,"ll_cache_miss_rd,ll_cache_rd"              ,"(ll_cache_miss_rd / ll_cache_rd)"                          ,"ll_cache_miss_rd ll_cache_rd /"                            ,"per cache access"       ,"LL Cache Read Miss Ratio")
WPERF_TS_METRICS("neoverse-n1","ll_cache_read_mpki"          ,"inst_retired,ll_cache_miss_rd"             ,"((ll_cache_miss_rd / inst_retired) * 1000)"                ,"ll_cache_miss_rd inst_retired / 1000 *"                    ,"MPKI"                   ,"LL Cache Read MPKI")
WPERF_TS_METRICS("neoverse-n1","load_percentage"             ,"inst_spec,ld_spec"                         ,"((ld_spec / inst_spec) * 100)"                             ,"ld_spec inst_spec / 100 *"                                 ,"percent of operations"  ,"Load Operations Percentage")
WPERF_TS_METRICS("neoverse-n1","scalar_fp_percentage"        ,"inst_spec,vfp_spec"                        ,"((vfp_spec / inst_spec) * 100)"                            ,"vfp_spec inst_spec / 100 *"                                ,"percent of operations"  ,"Floating Point Operations Percentage")
WPERF_TS_METRICS("neoverse-n1","simd_percentage"             ,"ase_spec,inst_spec"                        ,"((ase_spec / inst_spec) * 100)"                            ,"ase_spec inst_spec / 100 *"                                ,"percent of operations"  ,"Advanced SIMD Operations Percentage")
WPERF_TS_METRICS("neoverse-n1","store_percentage"            ,"inst_spec,st_spec"                         ,"((st_spec / inst_spec) * 100)"                             ,"st_spec inst_spec / 100 *"                                 ,"percent of operations"  ,"Store Operations Percentage")

// https://gitlab.arm.com/telemetry-solution/telemetry-solution/-/raw/main/data/pmu/cpu/neoverse/neoverse-n2-r0p0.json
WPERF_TS_ALIAS("neoverse-n2-r0p0","neoverse-n2")

// https://gitlab.arm.com/telemetry-solution/telemetry-solution/-/raw/main/data/pmu/cpu/neoverse/neoverse-n2-r0p1.json
WPERF_TS_ALIAS("neoverse-n2-r0p1","neoverse-n2")

// https://gitlab.arm.com/telemetry-solution/telemetry-solution/-/raw/main/data/pmu/cpu/neoverse/neoverse-n2-r0p3.json
// Product configuration for: neoverse-n2-r0p3
// name,architecture,implementer,major_revision,minor_revision,num_bus_slots,num_slots,part_num,pmu_architecture,product_name
WPERF_TS_PRODUCT_CONFIGURATION("neoverse-n2-r0p3","armv8.4",0x41,0,3,0,5,0xd49,"pmu_v3","Neoverse N2")

// Events for: neoverse-n2-r0p3
WPERF_TS_EVENTS("neoverse-n2-r0p3",SW_INCR                   ,0x0000,"sw_incr"                 ,"Instruction architecturally executed, Condition code check pass, software increment")
WPERF_TS_EVENTS("neoverse-n2-r0p3",L1I_CACHE_REFILL          ,0x0001,"l1i_cache_refill"        ,"Level 1 instruction cache refill")
WPERF_TS_EVENTS("neoverse-n2-r0p3",L1I_TLB_REFILL            ,0x0002,"l1i_tlb_refill"          ,"Level 1 instruction TLB refill")
WPERF_TS_EVENTS("neoverse-n2-r0p3",L1D_CACHE_REFILL          ,0x0003,"l1d_cache_refill"        ,"Level 1 data cache refill")
WPERF_TS_EVENTS("neoverse-n2-r0p3",L1D_CACHE                 ,0x0004,"l1d_cache"               ,"Level 1 data cache access")
WPERF_TS_EVENTS("neoverse-n2-r0p3",L1D_TLB_REFILL            ,0x0005,"l1d_tlb_refill"          ,"Level 1 data TLB refill")
WPERF_TS_EVENTS("neoverse-n2-r0p3",INST_RETIRED              ,0x0008,"inst_retired"            ,"Instruction architecturally executed")
WPERF_TS_EVENTS("neoverse-n2-r0p3",EXC_TAKEN                 ,0x0009,"exc_taken"               ,"Exception taken")
WPERF_TS_EVENTS("neoverse-n2-r0p3",EXC_RETURN                ,0x000A,"exc_return"              ,"Instruction architecturally executed, Condition code check pass, exception return")
WPERF_TS_EVENTS("neoverse-n2-r0p3",CID_WRITE_RETIRED         ,0x000B,"cid_write_retired"       ,"Instruction architecturally executed, Condition code check pass, write to CONTEXTIDR")
WPERF_TS_EVENTS("neoverse-n2-r0p3",BR_MIS_PRED               ,0x0010,"br_mis_pred"             ,"Branch instruction speculatively executed, mispredicted or not predicted")
WPERF_TS_EVENTS("neoverse-n2-r0p3",CPU_CYCLES                ,0x0011,"cpu_cycles"              ,"Cycle")
WPERF_TS_EVENTS("neoverse-n2-r0p3",BR_PRED                   ,0x0012,"br_pred"                 ,"Predictable branch instruction speculatively executed")
WPERF_TS_EVENTS("neoverse-n2-r0p3",MEM_ACCESS                ,0x0013,"mem_access"              ,"Data memory access")
WPERF_TS_EVENTS("neoverse-n2-r0p3",L1I_CACHE                 ,0x0014,"l1i_cache"               ,"Level 1 instruction cache access")
WPERF_TS_EVENTS("neoverse-n2-r0p3",L1D_CACHE_WB              ,0x0015,"l1d_cache_wb"            ,"Level 1 data cache write-back")
WPERF_TS_EVENTS("neoverse-n2-r0p3",L2D_CACHE                 ,0x0016,"l2d_cache"               ,"Level 2 data cache access")
WPERF_TS_EVENTS("neoverse-n2-r0p3",L2D_CACHE_REFILL          ,0x0017,"l2d_cache_refill"        ,"Level 2 data cache refill")
WPERF_TS_EVENTS("neoverse-n2-r0p3",L2D_CACHE_WB              ,0x0018,"l2d_cache_wb"            ,"Level 2 data cache write-back")
WPERF_TS_EVENTS("neoverse-n2-r0p3",BUS_ACCESS                ,0x0019,"bus_access"              ,"Bus access")
WPERF_TS_EVENTS("neoverse-n2-r0p3",MEMORY_ERROR              ,0x001A,"memory_error"            ,"Local memory error")
WPERF_TS_EVENTS("neoverse-n2-r0p3",INST_SPEC                 ,0x001B,"inst_spec"               ,"Operation speculatively executed")
WPERF_TS_EVENTS("neoverse-n2-r0p3",TTBR_WRITE_RETIRED        ,0x001C,"ttbr_write_retired"      ,"Instruction architecturally executed, Condition code check pass, write to TTBR")
WPERF_TS_EVENTS("neoverse-n2-r0p3",BUS_CYCLES                ,0x001D,"bus_cycles"              ,"Bus cycle")
WPERF_TS_EVENTS("neoverse-n2-r0p3",CHAIN                     ,0x001E,"chain"                   ,"Chain a pair of event counters")
WPERF_TS_EVENTS("neoverse-n2-r0p3",L2D_CACHE_ALLOCATE        ,0x0020,"l2d_cache_allocate"      ,"Level 2 data cache allocation without refill")
WPERF_TS_EVENTS("neoverse-n2-r0p3",BR_RETIRED                ,0x0021,"br_retired"              ,"Instruction architecturally executed, branch")
WPERF_TS_EVENTS("neoverse-n2-r0p3",BR_MIS_PRED_RETIRED       ,0x0022,"br_mis_pred_retired"     ,"Branch instruction architecturally executed, mispredicted")
WPERF_TS_EVENTS("neoverse-n2-r0p3",STALL_FRONTEND            ,0x0023,"stall_frontend"          ,"No operation sent for execution due to the frontend")
WPERF_TS_EVENTS("neoverse-n2-r0p3",STALL_BACKEND             ,0x0024,"stall_backend"           ,"No operation sent for execution due to the backend")
WPERF_TS_EVENTS("neoverse-n2-r0p3",L1D_TLB                   ,0x0025,"l1d_tlb"                 ,"Level 1 data TLB access")
WPERF_TS_EVENTS("neoverse-n2-r0p3",L1I_TLB                   ,0x0026,"l1i_tlb"                 ,"Level 1 instruction TLB access")
WPERF_TS_EVENTS("neoverse-n2-r0p3",L3D_CACHE_ALLOCATE        ,0x0029,"l3d_cache_allocate"      ,"Level 3 data cache allocation without refill")
WPERF_TS_EVENTS("neoverse-n2-r0p3",L3D_CACHE_REFILL          ,0x002A,"l3d_cache_refill"        ,"Level 3 data cache refill")
WPERF_TS_EVENTS("neoverse-n2-r0p3",L3D_CACHE                 ,0x002B,"l3d_cache"               ,"Level 3 data cache access")
WPERF_TS_EVENTS("neoverse-n2-r0p3",L2D_TLB_REFILL            ,0x002D,"l2d_tlb_refill"          ,"Level 2 data TLB refill")
WPERF_TS_EVENTS("neoverse-n2-r0p3",L2D_TLB                   ,0x002F,"l2d_tlb"                 ,"Level 2 data TLB access")
WPERF_TS_EVENTS("neoverse-n2-r0p3",REMOTE_ACCESS             ,0x0031,"remote_access"           ,"Access to another socket in a multi-socket system")
WPERF_TS_EVENTS("neoverse-n2-r0p3",DTLB_WALK                 ,0x0034,"dtlb_walk"               ,"Data TLB access with at least one translation table walk")
WPERF_TS_EVENTS("neoverse-n2-r0p3",ITLB_WALK                 ,0x0035,"itlb_walk"               ,"Instruction TLB access with at least one translation table walk")
WPERF_TS_EVENTS("neoverse-n2-r0p3",LL_CACHE_RD               ,0x0036,"ll_cache_rd"             ,"Last level cache access, read")
WPERF_TS_EVENTS("neoverse-n2-r0p3",LL_CACHE_MISS_RD          ,0x0037,"ll_cache_miss_rd"        ,"Last level cache miss, read")
WPERF_TS_EVENTS("neoverse-n2-r0p3",L1D_CACHE_LMISS_RD        ,0x0039,"l1d_cache_lmiss_rd"      ,"Level 1 data cache long-latency read miss")
WPERF_TS_EVENTS("neoverse-n2-r0p3",OP_RETIRED                ,0x003A,"op_retired"              ,"Micro-operation architecturally executed")
WPERF_TS_EVENTS("neoverse-n2-r0p3",OP_SPEC                   ,0x003B,"op_spec"                 ,"Micro-operation speculatively executed")
WPERF_TS_EVENTS("neoverse-n2-r0p3",STALL                     ,0x003C,"stall"                   ,"No operation sent for execution")
WPERF_TS_EVENTS("neoverse-n2-r0p3",STALL_SLOT_BACKEND        ,0x003D,"stall_slot_backend"      ,"No operation sent for execution on a Slot due to the backend")
WPERF_TS_EVENTS("neoverse-n2-r0p3",STALL_SLOT_FRONTEND       ,0x003E,"stall_slot_frontend"     ,"No operation sent for execution on a Slot due to the frontend")
WPERF_TS_EVENTS("neoverse-n2-r0p3",STALL_SLOT                ,0x003F,"stall_slot"              ,"No operation sent for execution on a Slot")
WPERF_TS_EVENTS("neoverse-n2-r0p3",L1D_CACHE_RD              ,0x0040,"l1d_cache_rd"            ,"Level 1 data cache access, read")
WPERF_TS_EVENTS("neoverse-n2-r0p3",L1D_CACHE_WR              ,0x0041,"l1d_cache_wr"            ,"Level 1 data cache access, write")
WPERF_TS_EVENTS("neoverse-n2-r0p3",L1D_CACHE_REFILL_RD       ,0x0042,"l1d_cache_refill_rd"     ,"Level 1 data cache refill, read")
WPERF_TS_EVENTS("neoverse-n2-r0p3",L1D_CACHE_REFILL_WR       ,0x0043,"l1d_cache_refill_wr"     ,"Level 1 data cache refill, write")
WPERF_TS_EVENTS("neoverse-n2-r0p3",L1D_CACHE_REFILL_INNER    ,0x0044,"l1d_cache_refill_inner"  ,"Level 1 data cache refill, inner")
WPERF_TS_EVENTS("neoverse-n2-r0p3",L1D_CACHE_REFILL_OUTER    ,0x0045,"l1d_cache_refill_outer"  ,"Level 1 data cache refill, outer")
WPERF_TS_EVENTS("neoverse-n2-r0p3",L1D_CACHE_WB_VICTIM       ,0x0046,"l1d_cache_wb_victim"     ,"Level 1 data cache write-back, victim")
WPERF_TS_EVENTS("neoverse-n2-r0p3",L1D_CACHE_WB_CLEAN        ,0x0047,"l1d_cache_wb_clean"      ,"Level 1 data cache write-back, cleaning and coherency")
WPERF_TS_EVENTS("neoverse-n2-r0p3",L1D_CACHE_INVAL           ,0x0048,"l1d_cache_inval"         ,"Level 1 data cache invalidate")
WPERF_TS_EVENTS("neoverse-n2-r0p3",L1D_TLB_REFILL_RD         ,0x004C,"l1d_tlb_refill_rd"       ,"Level 1 data TLB refill, read")
WPERF_TS_EVENTS("neoverse-n2-r0p3",L1D_TLB_REFILL_WR         ,0x004D,"l1d_tlb_refill_wr"       ,"Level 1 data TLB refill, write")
WPERF_TS_EVENTS("neoverse-n2-r0p3",L1D_TLB_RD                ,0x004E,"l1d_tlb_rd"              ,"Level 1 data TLB access, read")
WPERF_TS_EVENTS("neoverse-n2-r0p3",L1D_TLB_WR                ,0x004F,"l1d_tlb_wr"              ,"Level 1 data TLB access, write")
WPERF_TS_EVENTS("neoverse-n2-r0p3",L2D_CACHE_RD              ,0x0050,"l2d_cache_rd"            ,"Level 2 data cache access, read")
WPERF_TS_EVENTS("neoverse-n2-r0p3",L2D_CACHE_WR              ,0x0051,"l2d_cache_wr"            ,"Level 2 data cache access, write")
WPERF_TS_EVENTS("neoverse-n2-r0p3",L2D_CACHE_REFILL_RD       ,0x0052,"l2d_cache_refill_rd"     ,"Level 2 data cache refill, read")
WPERF_TS_EVENTS("neoverse-n2-r0p3",L2D_CACHE_REFILL_WR       ,0x0053,"l2d_cache_refill_wr"     ,"Level 2 data cache refill, write")
WPERF_TS_EVENTS("neoverse-n2-r0p3",L2D_CACHE_WB_VICTIM       ,0x0056,"l2d_cache_wb_victim"     ,"Level 2 data cache write-back, victim")
WPERF_TS_EVENTS("neoverse-n2-r0p3",L2D_CACHE_WB_CLEAN        ,0x0057,"l2d_cache_wb_clean"      ,"Level 2 data cache write-back, cleaning and coherency")
WPERF_TS_EVENTS("neoverse-n2-r0p3",L2D_CACHE_INVAL           ,0x0058,"l2d_cache_inval"         ,"Level 2 data cache invalidate")
WPERF_TS_EVENTS("neoverse-n2-r0p3",L2D_TLB_REFILL_RD         ,0x005C,"l2d_tlb_refill_rd"       ,"Level 2 data TLB refill, read")
WPERF_TS_EVENTS("neoverse-n2-r0p3",L2D_TLB_REFILL_WR         ,0x005D,"l2d_tlb_refill_wr"       ,"Level 2 data TLB refill, write")
WPERF_TS_EVENTS("neoverse-n2-r0p3",L2D_TLB_RD                ,0x005E,"l2d_tlb_rd"              ,"Level 2 data TLB access, read")
WPERF_TS_EVENTS("neoverse-n2-r0p3",L2D_TLB_WR                ,0x005F,"l2d_tlb_wr"              ,"Level 2 data TLB access, write")
WPERF_TS_EVENTS("neoverse-n2-r0p3",BUS_ACCESS_RD             ,0x0060,"bus_access_rd"           ,"Bus access, read")
WPERF_TS_EVENTS("neoverse-n2-r0p3",BUS_ACCESS_WR             ,0x0061,"bus_access_wr"           ,"Bus access, write")
WPERF_TS_EVENTS("neoverse-n2-r0p3",MEM_ACCESS_RD             ,0x0066,"mem_access_rd"           ,"Data memory access, read")
WPERF_TS_EVENTS("neoverse-n2-r0p3",MEM_ACCESS_WR             ,0x0067,"mem_access_wr"           ,"Data memory access, write")
WPERF_TS_EVENTS("neoverse-n2-r0p3",UNALIGNED_LD_SPEC         ,0x0068,"unaligned_ld_spec"       ,"Unaligned access, read")
WPERF_TS_EVENTS("neoverse-n2-r0p3",UNALIGNED_ST_SPEC         ,0x0069,"unaligned_st_spec"       ,"Unaligned access, write")
WPERF_TS_EVENTS("neoverse-n2-r0p3",UNALIGNED_LDST_SPEC       ,0x006A,"unaligned_ldst_spec"     ,"Unaligned access")
WPERF_TS_EVENTS("neoverse-n2-r0p3",LDREX_SPEC                ,0x006C,"ldrex_spec"              ,"Exclusive operation speculatively executed, Load-Exclusive")
WPERF_TS_EVENTS("neoverse-n2-r0p3",STREX_PASS_SPEC           ,0x006D,"strex_pass_spec"         ,"Exclusive operation speculatively executed, Store-Exclusive pass")
WPERF_TS_EVENTS("neoverse-n2-r0p3",STREX_FAIL_SPEC           ,0x006E,"strex_fail_spec"         ,"Exclusive operation speculatively executed, Store-Exclusive fail")
WPERF_TS_EVENTS("neoverse-n2-r0p3",STREX_SPEC                ,0x006F,"strex_spec"              ,"Exclusive operation speculatively executed, Store-Exclusive")
WPERF_TS_EVENTS("neoverse-n2-r0p3",LD_SPEC                   ,0x0070,"ld_spec"                 ,"Operation speculatively executed, load")
WPERF_TS_EVENTS("neoverse-n2-r0p3",ST_SPEC                   ,0x0071,"st_spec"                 ,"Operation speculatively executed, store")
WPERF_TS_EVENTS("neoverse-n2-r0p3",DP_SPEC                   ,0x0073,"dp_spec"                 ,"Operation speculatively executed, integer data processing")
WPERF_TS_EVENTS("neoverse-n2-r0p3",ASE_SPEC                  ,0x0074,"ase_spec"                ,"Operation speculatively executed, Advanced SIMD")
WPERF_TS_EVENTS("neoverse-n2-r0p3",VFP_SPEC                  ,0x0075,"vfp_spec"                ,"Operation speculatively executed, scalar floating-point")
WPERF_TS_EVENTS("neoverse-n2-r0p3",PC_WRITE_SPEC             ,0x0076,"pc_write_spec"           ,"Operation speculatively executed, Software change of the PC")
WPERF_TS_EVENTS("neoverse-n2-r0p3",CRYPTO_SPEC               ,0x0077,"crypto_spec"             ,"Operation speculatively executed, Cryptographic instruction")
WPERF_TS_EVENTS("neoverse-n2-r0p3",BR_IMMED_SPEC             ,0x0078,"br_immed_spec"           ,"Branch speculatively executed, immediate branch")
WPERF_TS_EVENTS("neoverse-n2-r0p3",BR_RETURN_SPEC            ,0x0079,"br_return_spec"          ,"Branch speculatively executed, procedure return")
WPERF_TS_EVENTS("neoverse-n2-r0p3",BR_INDIRECT_SPEC          ,0x007A,"br_indirect_spec"        ,"Branch speculatively executed, indirect branch")
WPERF_TS_EVENTS("neoverse-n2-r0p3",ISB_SPEC                  ,0x007C,"isb_spec"                ,"Barrier speculatively executed, ISB")
WPERF_TS_EVENTS("neoverse-n2-r0p3",DSB_SPEC                  ,0x007D,"dsb_spec"                ,"Barrier speculatively executed, DSB")
WPERF_TS_EVENTS("neoverse-n2-r0p3",DMB_SPEC                  ,0x007E,"dmb_spec"                ,"Barrier speculatively executed, DMB")
WPERF_TS_EVENTS("neoverse-n2-r0p3",EXC_UNDEF                 ,0x0081,"exc_undef"               ,"Exception taken, other synchronous")
WPERF_TS_EVENTS("neoverse-n2-r0p3",EXC_SVC                   ,0x0082,"exc_svc"                 ,"Exception taken, Supervisor Call")
WPERF_TS_EVENTS("neoverse-n2-r0p3",EXC_PABORT                ,0x0083,"exc_pabort"              ,"Exception taken, Instruction Abort")
WPERF_TS_EVENTS("neoverse-n2-r0p3",EXC_DABORT                ,0x0084,"exc_dabort"              ,"Exception taken, Data Abort or SError")
WPERF_TS_EVENTS("neoverse-n2-r0p3",EXC_IRQ                   ,0x0086,"exc_irq"                 ,"Exception taken, IRQ")
WPERF_TS_EVENTS("neoverse-n2-r0p3",EXC_FIQ                   ,0x0087,"exc_fiq"                 ,"Exception taken, FIQ")
WPERF_TS_EVENTS("neoverse-n2-r0p3",EXC_SMC                   ,0x0088,"exc_smc"                 ,"Exception taken, Secure Monitor Call")
WPERF_TS_EVENTS("neoverse-n2-r0p3",EXC_HVC                   ,0x008A,"exc_hvc"                 ,"Exception taken, Hypervisor Call")
WPERF_TS_EVENTS("neoverse-n2-r0p3",EXC_TRAP_PABORT           ,0x008B,"exc_trap_pabort"         ,"Exception taken, Instruction Abort not Taken locally")
WPERF_TS_EVENTS("neoverse-n2-r0p3",EXC_TRAP_DABORT           ,0x008C,"exc_trap_dabort"         ,"Exception taken, Data Abort or SError not Taken locally")
WPERF_TS_EVENTS("neoverse-n2-r0p3",EXC_TRAP_OTHER            ,0x008D,"exc_trap_other"          ,"Exception taken, other traps not Taken locally")
WPERF_TS_EVENTS("neoverse-n2-r0p3",EXC_TRAP_IRQ              ,0x008E,"exc_trap_irq"            ,"Exception taken, IRQ not Taken locally")
WPERF_TS_EVENTS("neoverse-n2-r0p3",EXC_TRAP_FIQ              ,0x008F,"exc_trap_fiq"            ,"Exception taken, FIQ not Taken locally")
WPERF_TS_EVENTS("neoverse-n2-r0p3",RC_LD_SPEC                ,0x0090,"rc_ld_spec"              ,"Release consistency operation speculatively executed, Load-Acquire")
WPERF_TS_EVENTS("neoverse-n2-r0p3",RC_ST_SPEC                ,0x0091,"rc_st_spec"              ,"Release consistency operation speculatively executed, Store-Release")
WPERF_TS_EVENTS("neoverse-n2-r0p3",L3D_CACHE_RD              ,0x00A0,"l3d_cache_rd"            ,"Level 3 data cache access, read")
WPERF_TS_EVENTS("neoverse-n2-r0p3",SAMPLE_POP                ,0x4000,"sample_pop"              ,"Statistical Profiling sample population")
WPERF_TS_EVENTS("neoverse-n2-r0p3",SAMPLE_FEED               ,0x4001,"sample_feed"             ,"Statistical Profiling sample taken")
WPERF_TS_EVENTS("neoverse-n2-r0p3",SAMPLE_FILTRATE           ,0x4002,"sample_filtrate"         ,"Statistical Profiling sample taken and not removed by filtering")
WPERF_TS_EVENTS("neoverse-n2-r0p3",SAMPLE_COLLISION          ,0x4003,"sample_collision"        ,"Statistical Profiling sample collided with previous sample")
WPERF_TS_EVENTS("neoverse-n2-r0p3",CNT_CYCLES                ,0x4004,"cnt_cycles"              ,"Constant frequency cycles")
WPERF_TS_EVENTS("neoverse-n2-r0p3",STALL_BACKEND_MEM         ,0x4005,"stall_backend_mem"       ,"Memory stall cycles")
WPERF_TS_EVENTS("neoverse-n2-r0p3",L1I_CACHE_LMISS           ,0x4006,"l1i_cache_lmiss"         ,"Level 1 instruction cache long-latency miss")
WPERF_TS_EVENTS("neoverse-n2-r0p3",L2D_CACHE_LMISS_RD        ,0x4009,"l2d_cache_lmiss_rd"      ,"Level 2 data cache long-latency read miss")
WPERF_TS_EVENTS("neoverse-n2-r0p3",L3D_CACHE_LMISS_RD        ,0x400B,"l3d_cache_lmiss_rd"      ,"Level 3 data cache long-latency read miss")
WPERF_TS_EVENTS("neoverse-n2-r0p3",TRB_WRAP                  ,0x400C,"trb_wrap"                ,"Trace buffer current write pointer wrapped")
WPERF_TS_EVENTS("neoverse-n2-r0p3",TRCEXTOUT0                ,0x4010,"trcextout0"              ,"Trace unit external output 0")
WPERF_TS_EVENTS("neoverse-n2-r0p3",TRCEXTOUT1                ,0x4011,"trcextout1"              ,"Trace unit external output 1")
WPERF_TS_EVENTS("neoverse-n2-r0p3",TRCEXTOUT2                ,0x4012,"trcextout2"              ,"Trace unit external output 2")
WPERF_TS_EVENTS("neoverse-n2-r0p3",TRCEXTOUT3                ,0x4013,"trcextout3"              ,"Trace unit external output 3")
WPERF_TS_EVENTS("neoverse-n2-r0p3",CTI_TRIGOUT4              ,0x4018,"cti_trigout4"            ,"Cross-trigger Interface output trigger 4")
WPERF_TS_EVENTS("neoverse-n2-r0p3",CTI_TRIGOUT5              ,0x4019,"cti_trigout5"            ,"Cross-trigger Interface output trigger 5")
WPERF_TS_EVENTS("neoverse-n2-r0p3",CTI_TRIGOUT6              ,0x401A,"cti_trigout6"            ,"Cross-trigger Interface output trigger 6")
WPERF_TS_EVENTS("neoverse-n2-r0p3",CTI_TRIGOUT7              ,0x401B,"cti_trigout7"            ,"Cross-trigger Interface output trigger 7")
WPERF_TS_EVENTS("neoverse-n2-r0p3",LDST_ALIGN_LAT            ,0x4020,"ldst_align_lat"          ,"Access with additional latency from alignment")
WPERF_TS_EVENTS("neoverse-n2-r0p3",LD_ALIGN_LAT              ,0x4021,"ld_align_lat"            ,"Load with additional latency from alignment")
WPERF_TS_EVENTS("neoverse-n2-r0p3",ST_ALIGN_LAT              ,0x4022,"st_align_lat"            ,"Store with additional latency from alignment")
WPERF_TS_EVENTS("neoverse-n2-r0p3",MEM_ACCESS_CHECKED        ,0x4024,"mem_access_checked"      ,"Checked data memory access")
WPERF_TS_EVENTS("neoverse-n2-r0p3",MEM_ACCESS_CHECKED_RD     ,0x4025,"mem_access_checked_rd"   ,"Checked data memory access, read")
WPERF_TS_EVENTS("neoverse-n2-r0p3",MEM_ACCESS_CHECKED_WR     ,0x4026,"mem_access_checked_wr"   ,"Checked data memory access, write")
WPERF_TS_EVENTS("neoverse-n2-r0p3",ASE_INST_SPEC             ,0x8005,"ase_inst_spec"           ,"Operation speculatively executed, Advanced SIMD")
WPERF_TS_EVENTS("neoverse-n2-r0p3",SVE_INST_SPEC             ,0x8006,"sve_inst_spec"           ,"Operation speculatively executed, SVE, including load and store")
WPERF_TS_EVENTS("neoverse-n2-r0p3",FP_HP_SPEC                ,0x8014,"fp_hp_spec"              ,"Floating-point operation speculatively executed, half precision")
WPERF_TS_EVENTS("neoverse-n2-r0p3",FP_SP_SPEC                ,0x8018,"fp_sp_spec"              ,"Floating-point operation speculatively executed, single precision")
WPERF_TS_EVENTS("neoverse-n2-r0p3",FP_DP_SPEC                ,0x801C,"fp_dp_spec"              ,"Floating-point operation speculatively executed, double precision")
WPERF_TS_EVENTS("neoverse-n2-r0p3",SVE_PRED_SPEC             ,0x8074,"sve_pred_spec"           ,"Operation speculatively executed, SVE predicated")
WPERF_TS_EVENTS("neoverse-n2-r0p3",SVE_PRED_EMPTY_SPEC       ,0x8075,"sve_pred_empty_spec"     ,"Operation speculatively executed, SVE predicated with no active predicates")
WPERF_TS_EVENTS("neoverse-n2-r0p3",SVE_PRED_FULL_SPEC        ,0x8076,"sve_pred_full_spec"      ,"Operation speculatively executed, SVE predicated with all active predicates")
WPERF_TS_EVENTS("neoverse-n2-r0p3",SVE_PRED_PARTIAL_SPEC     ,0x8077,"sve_pred_partial_spec"   ,"Operation speculatively executed, SVE predicated with partially active predicates")
WPERF_TS_EVENTS("neoverse-n2-r0p3",SVE_PRED_NOT_FULL_SPEC    ,0x8079,"sve_pred_not_full_spec"  ,"SVE predicated operations speculatively executed with no active or partially active predicates")
WPERF_TS_EVENTS("neoverse-n2-r0p3",SVE_LDFF_SPEC             ,0x80BC,"sve_ldff_spec"           ,"Operation speculatively executed, SVE first-fault load")
WPERF_TS_EVENTS("neoverse-n2-r0p3",SVE_LDFF_FAULT_SPEC       ,0x80BD,"sve_ldff_fault_spec"     ,"Operation speculatively executed, SVE first-fault load which set FFR bit to 0b0")
WPERF_TS_EVENTS("neoverse-n2-r0p3",FP_SCALE_OPS_SPEC         ,0x80C0,"fp_scale_ops_spec"       ,"Scalable floating-point element ALU operations speculatively executed")
WPERF_TS_EVENTS("neoverse-n2-r0p3",FP_FIXED_OPS_SPEC         ,0x80C1,"fp_fixed_ops_spec"       ,"Non-scalable floating-point element ALU operations speculatively executed")
WPERF_TS_EVENTS("neoverse-n2-r0p3",ASE_SVE_INT8_SPEC         ,0x80E3,"ase_sve_int8_spec"       ,"Integer operation speculatively executed, Advanced SIMD or SVE 8-bit")
WPERF_TS_EVENTS("neoverse-n2-r0p3",ASE_SVE_INT16_SPEC        ,0x80E7,"ase_sve_int16_spec"      ,"Integer operation speculatively executed, Advanced SIMD or SVE 16-bit")
WPERF_TS_EVENTS("neoverse-n2-r0p3",ASE_SVE_INT32_SPEC        ,0x80EB,"ase_sve_int32_spec"      ,"Integer operation speculatively executed, Advanced SIMD or SVE 32-bit")
WPERF_TS_EVENTS("neoverse-n2-r0p3",ASE_SVE_INT64_SPEC        ,0x80EF,"ase_sve_int64_spec"      ,"Integer operation speculatively executed, Advanced SIMD or SVE 64-bit")

// Metrics for: neoverse-n2-r0p3
WPERF_TS_METRICS("neoverse-n2-r0p3","backend_bound"               ,"br_mis_pred,cpu_cycles,stall_slot_backend"             ,"(100 * ((stall_slot_backend / (cpu_cycles * 5)) - ((br_mis_pred * 3) / cpu_cycles)))"                                 ,"100 stall_slot_backend cpu_cycles 5 * / br_mis_pred 3 * cpu_cycles / - *"                                             ,"percent of slots"       ,"Backend Bound")
WPERF_TS_METRICS("neoverse-n2-r0p3","backend_stalled_cycles"      ,"cpu_cycles,stall_backend"                              ,"((stall_backend / cpu_cycles) * 100)"                                                                                 ,"stall_backend cpu_cycles / 100 *"                                                                                     ,"percent of cycles"      ,"Backend Stalled Cycles")
WPERF_TS_METRICS("neoverse-n2-r0p3","bad_speculation"             ,"br_mis_pred,cpu_cycles,op_retired,op_spec,stall_slot"  ,"(100 * (((1 - (op_retired / op_spec)) * (1 - (stall_slot / (cpu_cycles * 5)))) + ((br_mis_pred * 4) / cpu_cycles)))"  ,"100 1 op_retired op_spec / - 1 stall_slot cpu_cycles 5 * / - * br_mis_pred 4 * cpu_cycles / + *"                      ,"percent of slots"       ,"Bad Speculation")
WPERF_TS_METRICS("neoverse-n2-r0p3","branch_misprediction_ratio"  ,"br_mis_pred_retired,br_retired"                        ,"(br_mis_pred_retired / br_retired)"                                                                                   ,"br_mis_pred_retired br_retired /"                                                                                     ,"per branch"             ,"Branch Misprediction Ratio")
WPERF_TS_METRICS("neoverse-n2-r0p3","branch_mpki"                 ,"br_mis_pred_retired,inst_retired"                      ,"((br_mis_pred_retired / inst_retired) * 1000)"                                                                        ,"br_mis_pred_retired inst_retired / 1000 *"                                                                            ,"MPKI"                   ,"Branch MPKI")
WPERF_TS_METRICS("neoverse-n2-r0p3","branch_percentage"           ,"br_immed_spec,br_indirect_spec,inst_spec"              ,"(((br_immed_spec + br_indirect_spec) / inst_spec) * 100)"                                                             ,"br_immed_spec br_indirect_spec + inst_spec / 100 *"                                                                   ,"percent of operations"  ,"Branch Operations Percentage")
WPERF_TS_METRICS("neoverse-n2-r0p3","crypto_percentage"           ,"crypto_spec,inst_spec"                                 ,"((crypto_spec / inst_spec) * 100)"                                                                                    ,"crypto_spec inst_spec / 100 *"                                                                                        ,"percent of operations"  ,"Crypto Operations Percentage")
WPERF_TS_METRICS("neoverse-n2-r0p3","dtlb_mpki"                   ,"dtlb_walk,inst_retired"                                ,"((dtlb_walk / inst_retired) * 1000)"                                                                                  ,"dtlb_walk inst_retired / 1000 *"                                                                                      ,"MPKI"                   ,"DTLB MPKI")
WPERF_TS_METRICS("neoverse-n2-r0p3","dtlb_walk_ratio"             ,"dtlb_walk,l1d_tlb"                                     ,"(dtlb_walk / l1d_tlb)"                                                                                                ,"dtlb_walk l1d_tlb /"                                                                                                  ,"per TLB access"         ,"DTLB Walk Ratio")
WPERF_TS_METRICS("neoverse-n2-r0p3","frontend_bound"              ,"br_mis_pred,cpu_cycles,stall_slot_frontend"            ,"(100 * ((stall_slot_frontend / (cpu_cycles * 5)) - (br_mis_pred / cpu_cycles)))"                                      ,"100 stall_slot_frontend cpu_cycles 5 * / br_mis_pred cpu_cycles / - *"                                                ,"percent of slots"       ,"Frontend Bound")
WPERF_TS_METRICS("neoverse-n2-r0p3","frontend_stalled_cycles"     ,"cpu_cycles,stall_frontend"                             ,"((stall_frontend / cpu_cycles) * 100)"                                                                                ,"stall_frontend cpu_cycles / 100 *"                                                                                    ,"percent of cycles"      ,"Frontend Stalled Cycles")
WPERF_TS_METRICS("neoverse-n2-r0p3","integer_dp_percentage"       ,"dp_spec,inst_spec"                                     ,"((dp_spec / inst_spec) * 100)"                                                                                        ,"dp_spec inst_spec / 100 *"                                                                                            ,"percent of operations"  ,"Integer Operations Percentage")
WPERF_TS_METRICS("neoverse-n2-r0p3","ipc"                         ,"cpu_cycles,inst_retired"                               ,"(inst_retired / cpu_cycles)"                                                                                          ,"inst_retired cpu_cycles /"                                                                                            ,"per cycle"              ,"Instructions Per Cycle")
WPERF_TS_METRICS("neoverse-n2-r0p3","itlb_mpki"                   ,"inst_retired,itlb_walk"                                ,"((itlb_walk / inst_retired) * 1000)"                                                                                  ,"itlb_walk inst_retired / 1000 *"                                                                                      ,"MPKI"                   ,"ITLB MPKI")
WPERF_TS_METRICS("neoverse-n2-r0p3","itlb_walk_ratio"             ,"itlb_walk,l1i_tlb"                                     ,"(itlb_walk / l1i_tlb)"                                                                                                ,"itlb_walk l1i_tlb /"                                                                                                  ,"per TLB access"         ,"ITLB Walk Ratio")
WPERF_TS_METRICS("neoverse-n2-r0p3","l1d_cache_miss_ratio"        ,"l1d_cache,l1d_cache_refill"                            ,"(l1d_cache_refill / l1d_cache)"                                                                                       ,"l1d_cache_refill l1d_cache /"                                                                                         ,"per cache access"       ,"L1D Cache Miss Ratio")
WPERF_TS_METRICS("neoverse-n2-r0p3","l1d_cache_mpki"              ,"inst_retired,l1d_cache_refill"                         ,"((l1d_cache_refill / inst_retired) * 1000)"                                                                           ,"l1d_cache_refill inst_retired / 1000 *"                                                                               ,"MPKI"                   ,"L1D Cache MPKI")
WPERF_TS_METRICS("neoverse-n2-r0p3","l1d_tlb_miss_ratio"          ,"l1d_tlb,l1d_tlb_refill"                                ,"(l1d_tlb_refill / l1d_tlb)"                                                                                           ,"l1d_tlb_refill l1d_tlb /"                                                                                             ,"per TLB access"         ,"L1 Data TLB Miss Ratio")
WPERF_TS_METRICS("neoverse-n2-r0p3","l1d_tlb_mpki"                ,"inst_retired,l1d_tlb_refill"                           ,"((l1d_tlb_refill / inst_retired) * 1000)"                                                                             ,"l1d_tlb_refill inst_retired / 1000 *"                                                                                 ,"MPKI"                   ,"L1 Data TLB MPKI")
WPERF_TS_METRICS("neoverse-n2-r0p3","l1i_cache_miss_ratio"        ,"l1i_cache,l1i_cache_refill"                            ,"(l1i_cache_refill / l1i_cache)"                                                                                       ,"l1i_cache_refill l1i_cache /"                                                                                         ,"per cache access"       ,"L1I Cache Miss Ratio")
WPERF_TS_METRICS("neoverse-n2-r0p3","l1i_cache_mpki"              ,"inst_retired,l1i_cache_refill"                         ,"((l1i_cache_refill / inst_retired) * 1000)"                                                                           ,"l1i_cache_refill inst_retired / 1000 *"                                                                               ,"MPKI"                   ,"L1I Cache MPKI")
WPERF_TS_METRICS("neoverse-n2-r0p3","l1i_tlb_miss_ratio"          ,"l1i_tlb,l1i_tlb_refill"                                ,"(l1i_tlb_refill / l1i_tlb)"                                                                                           ,"l1i_tlb_refill l1i_tlb /"                                                                                             ,"per TLB access"         ,"L1 Instruction TLB Miss Ratio")
WPERF_TS_METRICS("neoverse-n2-r0p3","l1i_tlb_mpki"                ,"inst_retired,l1i_tlb_refill"                           ,"((l1i_tlb_refill / inst_retired) * 1000)"                                                                             ,"l1i_tlb_refill inst_retired / 1000 *"                                                                                 ,"MPKI"                   ,"L1 Instruction TLB MPKI")
WPERF_TS_METRICS("neoverse-n2-r0p3","l2_cache_miss_ratio"         ,"l2d_cache,l2d_cache_refill"                            ,"(l2d_cache_refill / l2d_cache)"                                                                                       ,"l2d_cache_refill l2d_cache /"                                                                                         ,"per cache access"       ,"L2 Cache Miss Ratio")
WPERF_TS_METRICS("neoverse-n2-r0p3","l2_cache_mpki"               ,"inst_retired,l2d_cache_refill"                         ,"((l2d_cache_refill / inst_retired) * 1000)"                                                                           ,"l2d_cache_refill inst_retired / 1000 *"                                                                               ,"MPKI"                   ,"L2 Cache MPKI")
WPERF_TS_METRICS("neoverse-n2-r0p3","l2_tlb_miss_ratio"           ,"l2d_tlb,l2d_tlb_refill"                                ,"(l2d_tlb_refill / l2d_tlb)"                                                                                           ,"l2d_tlb_refill l2d_tlb /"                                                                                             ,"per TLB access"         ,"L2 Unified TLB Miss Ratio")
WPERF_TS_METRICS("neoverse-n2-r0p3","l2_tlb_mpki"                 ,"inst_retired,l2d_tlb_refill"                           ,"((l2d_tlb_refill / inst_retired) * 1000)"                                                                             ,"l2d_tlb_refill inst_retired / 1000 *"                                                                                 ,"MPKI"                   ,"L2 Unified TLB MPKI")
WPERF_TS_METRICS("neoverse-n2-r0p3","ll_cache_read_hit_ratio"     ,"ll_cache_miss_rd,ll_cache_rd"                          ,"((ll_cache_rd - ll_cache_miss_rd) / ll_cache_rd)"                                                                     ,"ll_cache_rd ll_cache_miss_rd - ll_cache_rd /"                                                                         ,"per cache access"       ,"LL Cache Read Hit Ratio")
WPERF_TS_METRICS("neoverse-n2-r0p3","ll_cache_read_miss_ratio"    ,"ll_cache_miss_rd,ll_cache_rd"                          ,"(ll_cache_miss_rd / ll_cache_rd)"                                                                                     ,"ll_cache_miss_rd ll_cache_rd /"                                                                                       ,"per cache access"       ,"LL Cache Read Miss Ratio")
WPERF_TS_METRICS("neoverse-n2-r0p3","ll_cache_read_mpki"          ,"inst_retired,ll_cache_miss_rd"                         ,"((ll_cache_miss_rd / inst_retired) * 1000)"                                                                           ,"ll_cache_miss_rd inst_retired / 1000 *"                                                                               ,"MPKI"                   ,"LL Cache Read MPKI")
WPERF_TS_METRICS("neoverse-n2-r0p3","load_percentage"             ,"inst_spec,ld_spec"                                     ,"((ld_spec / inst_spec) * 100)"                                                                                        ,"ld_spec inst_spec / 100 *"                                                                                            ,"percent of operations"  ,"Load Operations Percentage")
WPERF_TS_METRICS("neoverse-n2-r0p3","retiring"                    ,"cpu_cycles,op_retired,op_spec,stall_slot"              ,"(((1 - (stall_slot / (cpu_cycles * 5))) * (op_retired / op_spec)) * 100)"                                             ,"1 stall_slot cpu_cycles 5 * / - op_retired op_spec / * 100 *"                                                         ,"percent of slots"       ,"Retiring")
WPERF_TS_METRICS("neoverse-n2-r0p3","scalar_fp_percentage"        ,"inst_spec,vfp_spec"                                    ,"((vfp_spec / inst_spec) * 100)"                                                                                       ,"vfp_spec inst_spec / 100 *"                                                                                           ,"percent of operations"  ,"Floating Point Operations Percentage")
WPERF_TS_METRICS("neoverse-n2-r0p3","simd_percentage"             ,"ase_spec,inst_spec"                                    ,"((ase_spec / inst_spec) * 100)"                                                                                       ,"ase_spec inst_spec / 100 *"                                                                                           ,"percent of operations"  ,"Advanced SIMD Operations Percentage")
WPERF_TS_METRICS("neoverse-n2-r0p3","store_percentage"            ,"inst_spec,st_spec"                                     ,"((st_spec / inst_spec) * 100)"                                                                                        ,"st_spec inst_spec / 100 *"                                                                                            ,"percent of operations"  ,"Store Operations Percentage")

// https://gitlab.arm.com/telemetry-solution/telemetry-solution/-/raw/main/data/pmu/cpu/neoverse/neoverse-n2.json
// Product configuration for: neoverse-n2
// name,architecture,implementer,major_revision,minor_revision,num_bus_slots,num_slots,part_num,pmu_architecture,product_name
WPERF_TS_PRODUCT_CONFIGURATION("neoverse-n2","armv8.4",0x41,0,0,0,5,0xd49,"pmu_v3","Neoverse N2")

// Events for: neoverse-n2
WPERF_TS_EVENTS("neoverse-n2",SW_INCR                   ,0x0000,"sw_incr"                 ,"Instruction architecturally executed, Condition code check pass, software increment")
WPERF_TS_EVENTS("neoverse-n2",L1I_CACHE_REFILL          ,0x0001,"l1i_cache_refill"        ,"Level 1 instruction cache refill")
WPERF_TS_EVENTS("neoverse-n2",L1I_TLB_REFILL            ,0x0002,"l1i_tlb_refill"          ,"Level 1 instruction TLB refill")
WPERF_TS_EVENTS("neoverse-n2",L1D_CACHE_REFILL          ,0x0003,"l1d_cache_refill"        ,"Level 1 data cache refill")
WPERF_TS_EVENTS("neoverse-n2",L1D_CACHE                 ,0x0004,"l1d_cache"               ,"Level 1 data cache access")
WPERF_TS_EVENTS("neoverse-n2",L1D_TLB_REFILL            ,0x0005,"l1d_tlb_refill"          ,"Level 1 data TLB refill")
WPERF_TS_EVENTS("neoverse-n2",INST_RETIRED              ,0x0008,"inst_retired"            ,"Instruction architecturally executed")
WPERF_TS_EVENTS("neoverse-n2",EXC_TAKEN                 ,0x0009,"exc_taken"               ,"Exception taken")
WPERF_TS_EVENTS("neoverse-n2",EXC_RETURN                ,0x000A,"exc_return"              ,"Instruction architecturally executed, Condition code check pass, exception return")
WPERF_TS_EVENTS("neoverse-n2",CID_WRITE_RETIRED         ,0x000B,"cid_write_retired"       ,"Instruction architecturally executed, Condition code check pass, write to CONTEXTIDR")
WPERF_TS_EVENTS("neoverse-n2",BR_MIS_PRED               ,0x0010,"br_mis_pred"             ,"Branch instruction speculatively executed, mispredicted or not predicted")
WPERF_TS_EVENTS("neoverse-n2",CPU_CYCLES                ,0x0011,"cpu_cycles"              ,"Cycle")
WPERF_TS_EVENTS("neoverse-n2",BR_PRED                   ,0x0012,"br_pred"                 ,"Predictable branch instruction speculatively executed")
WPERF_TS_EVENTS("neoverse-n2",MEM_ACCESS                ,0x0013,"mem_access"              ,"Data memory access")
WPERF_TS_EVENTS("neoverse-n2",L1I_CACHE                 ,0x0014,"l1i_cache"               ,"Level 1 instruction cache access")
WPERF_TS_EVENTS("neoverse-n2",L1D_CACHE_WB              ,0x0015,"l1d_cache_wb"            ,"Level 1 data cache write-back")
WPERF_TS_EVENTS("neoverse-n2",L2D_CACHE                 ,0x0016,"l2d_cache"               ,"Level 2 data cache access")
WPERF_TS_EVENTS("neoverse-n2",L2D_CACHE_REFILL          ,0x0017,"l2d_cache_refill"        ,"Level 2 data cache refill")
WPERF_TS_EVENTS("neoverse-n2",L2D_CACHE_WB              ,0x0018,"l2d_cache_wb"            ,"Level 2 data cache write-back")
WPERF_TS_EVENTS("neoverse-n2",BUS_ACCESS                ,0x0019,"bus_access"              ,"Bus access")
WPERF_TS_EVENTS("neoverse-n2",MEMORY_ERROR              ,0x001A,"memory_error"            ,"Local memory error")
WPERF_TS_EVENTS("neoverse-n2",INST_SPEC                 ,0x001B,"inst_spec"               ,"Operation speculatively executed")
WPERF_TS_EVENTS("neoverse-n2",TTBR_WRITE_RETIRED        ,0x001C,"ttbr_write_retired"      ,"Instruction architecturally executed, Condition code check pass, write to TTBR")
WPERF_TS_EVENTS("neoverse-n2",BUS_CYCLES                ,0x001D,"bus_cycles"              ,"Bus cycle")
WPERF_TS_EVENTS("neoverse-n2",CHAIN                     ,0x001E,"chain"                   ,"Chain a pair of event counters")
WPERF_TS_EVENTS("neoverse-n2",L2D_CACHE_ALLOCATE        ,0x0020,"l2d_cache_allocate"      ,"Level 2 data cache allocation without refill")
WPERF_TS_EVENTS("neoverse-n2",BR_RETIRED                ,0x0021,"br_retired"              ,"Instruction architecturally executed, branch")
WPERF_TS_EVENTS("neoverse-n2",BR_MIS_PRED_RETIRED       ,0x0022,"br_mis_pred_retired"     ,"Branch instruction architecturally executed, mispredicted")
WPERF_TS_EVENTS("neoverse-n2",STALL_FRONTEND            ,0x0023,"stall_frontend"          ,"No operation sent for execution due to the frontend")
WPERF_TS_EVENTS("neoverse-n2",STALL_BACKEND             ,0x0024,"stall_backend"           ,"No operation sent for execution due to the backend")
WPERF_TS_EVENTS("neoverse-n2",L1D_TLB                   ,0x0025,"l1d_tlb"                 ,"Level 1 data TLB access")
WPERF_TS_EVENTS("neoverse-n2",L1I_TLB                   ,0x0026,"l1i_tlb"                 ,"Level 1 instruction TLB access")
WPERF_TS_EVENTS("neoverse-n2",L3D_CACHE_ALLOCATE        ,0x0029,"l3d_cache_allocate"      ,"Level 3 data cache allocation without refill")
WPERF_TS_EVENTS("neoverse-n2",L3D_CACHE_REFILL          ,0x002A,"l3d_cache_refill"        ,"Level 3 data cache refill")
WPERF_TS_EVENTS("neoverse-n2",L3D_CACHE                 ,0x002B,"l3d_cache"               ,"Level 3 data cache access")
WPERF_TS_EVENTS("neoverse-n2",L2D_TLB_REFILL            ,0x002D,"l2d_tlb_refill"          ,"Level 2 data TLB refill")
WPERF_TS_EVENTS("neoverse-n2",L2D_TLB                   ,0x002F,"l2d_tlb"                 ,"Level 2 data TLB access")
WPERF_TS_EVENTS("neoverse-n2",REMOTE_ACCESS             ,0x0031,"remote_access"           ,"Access to another socket in a multi-socket system")
WPERF_TS_EVENTS("neoverse-n2",DTLB_WALK                 ,0x0034,"dtlb_walk"               ,"Data TLB access with at least one translation table walk")
WPERF_TS_EVENTS("neoverse-n2",ITLB_WALK                 ,0x0035,"itlb_walk"               ,"Instruction TLB access with at least one translation table walk")
WPERF_TS_EVENTS("neoverse-n2",LL_CACHE_RD               ,0x0036,"ll_cache_rd"             ,"Last level cache access, read")
WPERF_TS_EVENTS("neoverse-n2",LL_CACHE_MISS_RD          ,0x0037,"ll_cache_miss_rd"        ,"Last level cache miss, read")
WPERF_TS_EVENTS("neoverse-n2",L1D_CACHE_LMISS_RD        ,0x0039,"l1d_cache_lmiss_rd"      ,"Level 1 data cache long-latency read miss")
WPERF_TS_EVENTS("neoverse-n2",OP_RETIRED                ,0x003A,"op_retired"              ,"Micro-operation architecturally executed")
WPERF_TS_EVENTS("neoverse-n2",OP_SPEC                   ,0x003B,"op_spec"                 ,"Micro-operation speculatively executed")
WPERF_TS_EVENTS("neoverse-n2",STALL                     ,0x003C,"stall"                   ,"No operation sent for execution")
WPERF_TS_EVENTS("neoverse-n2",STALL_SLOT_BACKEND        ,0x003D,"stall_slot_backend"      ,"No operation sent for execution on a Slot due to the backend")
WPERF_TS_EVENTS("neoverse-n2",STALL_SLOT_FRONTEND       ,0x003E,"stall_slot_frontend"     ,"No operation sent for execution on a Slot due to the frontend")
WPERF_TS_EVENTS("neoverse-n2",STALL_SLOT                ,0x003F,"stall_slot"              ,"No operation sent for execution on a Slot")
WPERF_TS_EVENTS("neoverse-n2",L1D_CACHE_RD              ,0x0040,"l1d_cache_rd"            ,"Level 1 data cache access, read")
WPERF_TS_EVENTS("neoverse-n2",L1D_CACHE_WR              ,0x0041,"l1d_cache_wr"            ,"Level 1 data cache access, write")
WPERF_TS_EVENTS("neoverse-n2",L1D_CACHE_REFILL_RD       ,0x0042,"l1d_cache_refill_rd"     ,"Level 1 data cache refill, read")
WPERF_TS_EVENTS("neoverse-n2",L1D_CACHE_REFILL_WR       ,0x0043,"l1d_cache_refill_wr"     ,"Level 1 data cache refill, write")
WPERF_TS_EVENTS("neoverse-n2",L1D_CACHE_REFILL_INNER    ,0x0044,"l1d_cache_refill_inner"  ,"Level 1 data cache refill, inner")
WPERF_TS_EVENTS("neoverse-n2",L1D_CACHE_REFILL_OUTER    ,0x0045,"l1d_cache_refill_outer"  ,"Level 1 data cache refill, outer")
WPERF_TS_EVENTS("neoverse-n2",L1D_CACHE_WB_VICTIM       ,0x0046,"l1d_cache_wb_victim"     ,"Level 1 data cache write-back, victim")
WPERF_TS_EVENTS("neoverse-n2",L1D_CACHE_WB_CLEAN        ,0x0047,"l1d_cache_wb_clean"      ,"Level 1 data cache write-back, cleaning and coherency")
WPERF_TS_EVENTS("neoverse-n2",L1D_CACHE_INVAL           ,0x0048,"l1d_cache_inval"         ,"Level 1 data cache invalidate")
WPERF_TS_EVENTS("neoverse-n2",L1D_TLB_REFILL_RD         ,0x004C,"l1d_tlb_refill_rd"       ,"Level 1 data TLB refill, read")
WPERF_TS_EVENTS("neoverse-n2",L1D_TLB_REFILL_WR         ,0x004D,"l1d_tlb_refill_wr"       ,"Level 1 data TLB refill, write")
WPERF_TS_EVENTS("neoverse-n2",L1D_TLB_RD                ,0x004E,"l1d_tlb_rd"              ,"Level 1 data TLB access, read")
WPERF_TS_EVENTS("neoverse-n2",L1D_TLB_WR                ,0x004F,"l1d_tlb_wr"              ,"Level 1 data TLB access, write")
WPERF_TS_EVENTS("neoverse-n2",L2D_CACHE_RD              ,0x0050,"l2d_cache_rd"            ,"Level 2 data cache access, read")
WPERF_TS_EVENTS("neoverse-n2",L2D_CACHE_WR              ,0x0051,"l2d_cache_wr"            ,"Level 2 data cache access, write")
WPERF_TS_EVENTS("neoverse-n2",L2D_CACHE_REFILL_RD       ,0x0052,"l2d_cache_refill_rd"     ,"Level 2 data cache refill, read")
WPERF_TS_EVENTS("neoverse-n2",L2D_CACHE_REFILL_WR       ,0x0053,"l2d_cache_refill_wr"     ,"Level 2 data cache refill, write")
WPERF_TS_EVENTS("neoverse-n2",L2D_CACHE_WB_VICTIM       ,0x0056,"l2d_cache_wb_victim"     ,"Level 2 data cache write-back, victim")
WPERF_TS_EVENTS("neoverse-n2",L2D_CACHE_WB_CLEAN        ,0x0057,"l2d_cache_wb_clean"      ,"Level 2 data cache write-back, cleaning and coherency")
WPERF_TS_EVENTS("neoverse-n2",L2D_CACHE_INVAL           ,0x0058,"l2d_cache_inval"         ,"Level 2 data cache invalidate")
WPERF_TS_EVENTS("neoverse-n2",L2D_TLB_REFILL_RD         ,0x005C,"l2d_tlb_refill_rd"       ,"Level 2 data TLB refill, read")
WPERF_TS_EVENTS("neoverse-n2",L2D_TLB_REFILL_WR         ,0x005D,"l2d_tlb_refill_wr"       ,"Level 2 data TLB refill, write")
WPERF_TS_EVENTS("neoverse-n2",L2D_TLB_RD                ,0x005E,"l2d_tlb_rd"              ,"Level 2 data TLB access, read")
WPERF_TS_EVENTS("neoverse-n2",L2D_TLB_WR                ,0x005F,"l2d_tlb_wr"              ,"Level 2 data TLB access, write")
WPERF_TS_EVENTS("neoverse-n2",BUS_ACCESS_RD             ,0x0060,"bus_access_rd"           ,"Bus access, read")
WPERF_TS_EVENTS("neoverse-n2",BUS_ACCESS_WR             ,0x0061,"bus_access_wr"           ,"Bus access, write")
WPERF_TS_EVENTS("neoverse-n2",MEM_ACCESS_RD             ,0x0066,"mem_access_rd"           ,"Data memory access, read")
WPERF_TS_EVENTS("neoverse-n2",MEM_ACCESS_WR             ,0x0067,"mem_access_wr"           ,"Data memory access, write")
WPERF_TS_EVENTS("neoverse-n2",UNALIGNED_LD_SPEC         ,0x0068,"unaligned_ld_spec"       ,"Unaligned access, read")
WPERF_TS_EVENTS("neoverse-n2",UNALIGNED_ST_SPEC         ,0x0069,"unaligned_st_spec"       ,"Unaligned access, write")
WPERF_TS_EVENTS("neoverse-n2",UNALIGNED_LDST_SPEC       ,0x006A,"unaligned_ldst_spec"     ,"Unaligned access")
WPERF_TS_EVENTS("neoverse-n2",LDREX_SPEC                ,0x006C,"ldrex_spec"              ,"Exclusive operation speculatively executed, Load-Exclusive")
WPERF_TS_EVENTS("neoverse-n2",STREX_PASS_SPEC           ,0x006D,"strex_pass_spec"         ,"Exclusive operation speculatively executed, Store-Exclusive pass")
WPERF_TS_EVENTS("neoverse-n2",STREX_FAIL_SPEC           ,0x006E,"strex_fail_spec"         ,"Exclusive operation speculatively executed, Store-Exclusive fail")
WPERF_TS_EVENTS("neoverse-n2",STREX_SPEC                ,0x006F,"strex_spec"              ,"Exclusive operation speculatively executed, Store-Exclusive")
WPERF_TS_EVENTS("neoverse-n2",LD_SPEC                   ,0x0070,"ld_spec"                 ,"Operation speculatively executed, load")
WPERF_TS_EVENTS("neoverse-n2",ST_SPEC                   ,0x0071,"st_spec"                 ,"Operation speculatively executed, store")
WPERF_TS_EVENTS("neoverse-n2",DP_SPEC                   ,0x0073,"dp_spec"                 ,"Operation speculatively executed, integer data processing")
WPERF_TS_EVENTS("neoverse-n2",ASE_SPEC                  ,0x0074,"ase_spec"                ,"Operation speculatively executed, Advanced SIMD")
WPERF_TS_EVENTS("neoverse-n2",VFP_SPEC                  ,0x0075,"vfp_spec"                ,"Operation speculatively executed, scalar floating-point")
WPERF_TS_EVENTS("neoverse-n2",PC_WRITE_SPEC             ,0x0076,"pc_write_spec"           ,"Operation speculatively executed, Software change of the PC")
WPERF_TS_EVENTS("neoverse-n2",CRYPTO_SPEC               ,0x0077,"crypto_spec"             ,"Operation speculatively executed, Cryptographic instruction")
WPERF_TS_EVENTS("neoverse-n2",BR_IMMED_SPEC             ,0x0078,"br_immed_spec"           ,"Branch speculatively executed, immediate branch")
WPERF_TS_EVENTS("neoverse-n2",BR_RETURN_SPEC            ,0x0079,"br_return_spec"          ,"Branch speculatively executed, procedure return")
WPERF_TS_EVENTS("neoverse-n2",BR_INDIRECT_SPEC          ,0x007A,"br_indirect_spec"        ,"Branch speculatively executed, indirect branch")
WPERF_TS_EVENTS("neoverse-n2",ISB_SPEC                  ,0x007C,"isb_spec"                ,"Barrier speculatively executed, ISB")
WPERF_TS_EVENTS("neoverse-n2",DSB_SPEC                  ,0x007D,"dsb_spec"                ,"Barrier speculatively executed, DSB")
WPERF_TS_EVENTS("neoverse-n2",DMB_SPEC                  ,0x007E,"dmb_spec"                ,"Barrier speculatively executed, DMB")
WPERF_TS_EVENTS("neoverse-n2",EXC_UNDEF                 ,0x0081,"exc_undef"               ,"Exception taken, other synchronous")
WPERF_TS_EVENTS("neoverse-n2",EXC_SVC                   ,0x0082,"exc_svc"                 ,"Exception taken, Supervisor Call")
WPERF_TS_EVENTS("neoverse-n2",EXC_PABORT                ,0x0083,"exc_pabort"              ,"Exception taken, Instruction Abort")
WPERF_TS_EVENTS("neoverse-n2",EXC_DABORT                ,0x0084,"exc_dabort"              ,"Exception taken, Data Abort or SError")
WPERF_TS_EVENTS("neoverse-n2",EXC_IRQ                   ,0x0086,"exc_irq"                 ,"Exception taken, IRQ")
WPERF_TS_EVENTS("neoverse-n2",EXC_FIQ                   ,0x0087,"exc_fiq"                 ,"Exception taken, FIQ")
WPERF_TS_EVENTS("neoverse-n2",EXC_SMC                   ,0x0088,"exc_smc"                 ,"Exception taken, Secure Monitor Call")
WPERF_TS_EVENTS("neoverse-n2",EXC_HVC                   ,0x008A,"exc_hvc"                 ,"Exception taken, Hypervisor Call")
WPERF_TS_EVENTS("neoverse-n2",EXC_TRAP_PABORT           ,0x008B,"exc_trap_pabort"         ,"Exception taken, Instruction Abort not Taken locally")
WPERF_TS_EVENTS("neoverse-n2",EXC_TRAP_DABORT           ,0x008C,"exc_trap_dabort"         ,"Exception taken, Data Abort or SError not Taken locally")
WPERF_TS_EVENTS("neoverse-n2",EXC_TRAP_OTHER            ,0x008D,"exc_trap_other"          ,"Exception taken, other traps not Taken locally")
WPERF_TS_EVENTS("neoverse-n2",EXC_TRAP_IRQ              ,0x008E,"exc_trap_irq"            ,"Exception taken, IRQ not Taken locally")
WPERF_TS_EVENTS("neoverse-n2",EXC_TRAP_FIQ              ,0x008F,"exc_trap_fiq"            ,"Exception taken, FIQ not Taken locally")
WPERF_TS_EVENTS("neoverse-n2",RC_LD_SPEC                ,0x0090,"rc_ld_spec"              ,"Release consistency operation speculatively executed, Load-Acquire")
WPERF_TS_EVENTS("neoverse-n2",RC_ST_SPEC                ,0x0091,"rc_st_spec"              ,"Release consistency operation speculatively executed, Store-Release")
WPERF_TS_EVENTS("neoverse-n2",L3D_CACHE_RD              ,0x00A0,"l3d_cache_rd"            ,"Level 3 data cache access, read")
WPERF_TS_EVENTS("neoverse-n2",SAMPLE_POP                ,0x4000,"sample_pop"              ,"Statistical Profiling sample population")
WPERF_TS_EVENTS("neoverse-n2",SAMPLE_FEED               ,0x4001,"sample_feed"             ,"Statistical Profiling sample taken")
WPERF_TS_EVENTS("neoverse-n2",SAMPLE_FILTRATE           ,0x4002,"sample_filtrate"         ,"Statistical Profiling sample taken and not removed by filtering")
WPERF_TS_EVENTS("neoverse-n2",SAMPLE_COLLISION          ,0x4003,"sample_collision"        ,"Statistical Profiling sample collided with previous sample")
WPERF_TS_EVENTS("neoverse-n2",CNT_CYCLES                ,0x4004,"cnt_cycles"              ,"Constant frequency cycles")
WPERF_TS_EVENTS("neoverse-n2",STALL_BACKEND_MEM         ,0x4005,"stall_backend_mem"       ,"Memory stall cycles")
WPERF_TS_EVENTS("neoverse-n2",L1I_CACHE_LMISS           ,0x4006,"l1i_cache_lmiss"         ,"Level 1 instruction cache long-latency miss")
WPERF_TS_EVENTS("neoverse-n2",L2D_CACHE_LMISS_RD        ,0x4009,"l2d_cache_lmiss_rd"      ,"Level 2 data cache long-latency read miss")
WPERF_TS_EVENTS("neoverse-n2",L3D_CACHE_LMISS_RD        ,0x400B,"l3d_cache_lmiss_rd"      ,"Level 3 data cache long-latency read miss")
WPERF_TS_EVENTS("neoverse-n2",TRB_WRAP                  ,0x400C,"trb_wrap"                ,"Trace buffer current write pointer wrapped")
WPERF_TS_EVENTS("neoverse-n2",TRCEXTOUT0                ,0x4010,"trcextout0"              ,"Trace unit external output 0")
WPERF_TS_EVENTS("neoverse-n2",TRCEXTOUT1                ,0x4011,"trcextout1"              ,"Trace unit external output 1")
WPERF_TS_EVENTS("neoverse-n2",TRCEXTOUT2                ,0x4012,"trcextout2"              ,"Trace unit external output 2")
WPERF_TS_EVENTS("neoverse-n2",TRCEXTOUT3                ,0x4013,"trcextout3"              ,"Trace unit external output 3")
WPERF_TS_EVENTS("neoverse-n2",CTI_TRIGOUT4              ,0x4018,"cti_trigout4"            ,"Cross-trigger Interface output trigger 4")
WPERF_TS_EVENTS("neoverse-n2",CTI_TRIGOUT5              ,0x4019,"cti_trigout5"            ,"Cross-trigger Interface output trigger 5")
WPERF_TS_EVENTS("neoverse-n2",CTI_TRIGOUT6              ,0x401A,"cti_trigout6"            ,"Cross-trigger Interface output trigger 6")
WPERF_TS_EVENTS("neoverse-n2",CTI_TRIGOUT7              ,0x401B,"cti_trigout7"            ,"Cross-trigger Interface output trigger 7")
WPERF_TS_EVENTS("neoverse-n2",LDST_ALIGN_LAT            ,0x4020,"ldst_align_lat"          ,"Access with additional latency from alignment")
WPERF_TS_EVENTS("neoverse-n2",LD_ALIGN_LAT              ,0x4021,"ld_align_lat"            ,"Load with additional latency from alignment")
WPERF_TS_EVENTS("neoverse-n2",ST_ALIGN_LAT              ,0x4022,"st_align_lat"            ,"Store with additional latency from alignment")
WPERF_TS_EVENTS("neoverse-n2",MEM_ACCESS_CHECKED        ,0x4024,"mem_access_checked"      ,"Checked data memory access")
WPERF_TS_EVENTS("neoverse-n2",MEM_ACCESS_CHECKED_RD     ,0x4025,"mem_access_checked_rd"   ,"Checked data memory access, read")
WPERF_TS_EVENTS("neoverse-n2",MEM_ACCESS_CHECKED_WR     ,0x4026,"mem_access_checked_wr"   ,"Checked data memory access, write")
WPERF_TS_EVENTS("neoverse-n2",ASE_INST_SPEC             ,0x8005,"ase_inst_spec"           ,"Operation speculatively executed, Advanced SIMD")
WPERF_TS_EVENTS("neoverse-n2",SVE_INST_SPEC             ,0x8006,"sve_inst_spec"           ,"Operation speculatively executed, SVE, including load and store")
WPERF_TS_EVENTS("neoverse-n2",FP_HP_SPEC                ,0x8014,"fp_hp_spec"              ,"Floating-point operation speculatively executed, half precision")
WPERF_TS_EVENTS("neoverse-n2",FP_SP_SPEC                ,0x8018,"fp_sp_spec"              ,"Floating-point operation speculatively executed, single precision")
WPERF_TS_EVENTS("neoverse-n2",FP_DP_SPEC                ,0x801C,"fp_dp_spec"              ,"Floating-point operation speculatively executed, double precision")
WPERF_TS_EVENTS("neoverse-n2",SVE_PRED_SPEC             ,0x8074,"sve_pred_spec"           ,"Operation speculatively executed, SVE predicated")
WPERF_TS_EVENTS("neoverse-n2",SVE_PRED_EMPTY_SPEC       ,0x8075,"sve_pred_empty_spec"     ,"Operation speculatively executed, SVE predicated with no active predicates")
WPERF_TS_EVENTS("neoverse-n2",SVE_PRED_FULL_SPEC        ,0x8076,"sve_pred_full_spec"      ,"Operation speculatively executed, SVE predicated with all active predicates")
WPERF_TS_EVENTS("neoverse-n2",SVE_PRED_PARTIAL_SPEC     ,0x8077,"sve_pred_partial_spec"   ,"Operation speculatively executed, SVE predicated with partially active predicates")
WPERF_TS_EVENTS("neoverse-n2",SVE_PRED_NOT_FULL_SPEC    ,0x8079,"sve_pred_not_full_spec"  ,"SVE predicated operations speculatively executed with no active or partially active predicates")
WPERF_TS_EVENTS("neoverse-n2",SVE_LDFF_SPEC             ,0x80BC,"sve_ldff_spec"           ,"Operation speculatively executed, SVE first-fault load")
WPERF_TS_EVENTS("neoverse-n2",SVE_LDFF_FAULT_SPEC       ,0x80BD,"sve_ldff_fault_spec"     ,"Operation speculatively executed, SVE first-fault load which set FFR bit to 0b0")
WPERF_TS_EVENTS("neoverse-n2",FP_SCALE_OPS_SPEC         ,0x80C0,"fp_scale_ops_spec"       ,"Scalable floating-point element ALU operations speculatively executed")
WPERF_TS_EVENTS("neoverse-n2",FP_FIXED_OPS_SPEC         ,0x80C1,"fp_fixed_ops_spec"       ,"Non-scalable floating-point element ALU operations speculatively executed")
WPERF_TS_EVENTS("neoverse-n2",ASE_SVE_INT8_SPEC         ,0x80E3,"ase_sve_int8_spec"       ,"Integer operation speculatively executed, Advanced SIMD or SVE 8-bit")
WPERF_TS_EVENTS("neoverse-n2",ASE_SVE_INT16_SPEC        ,0x80E7,"ase_sve_int16_spec"      ,"Integer operation speculatively executed, Advanced SIMD or SVE 16-bit")
WPERF_TS_EVENTS("neoverse-n2",ASE_SVE_INT32_SPEC        ,0x80EB,"ase_sve_int32_spec"      ,"Integer operation speculatively executed, Advanced SIMD or SVE 32-bit")
WPERF_TS_EVENTS("neoverse-n2",ASE_SVE_INT64_SPEC        ,0x80EF,"ase_sve_int64_spec"      ,"Integer operation speculatively executed, Advanced SIMD or SVE 64-bit")

// Metrics for: neoverse-n2
WPERF_TS_METRICS("neoverse-n2","backend_bound"               ,"br_mis_pred,cpu_cycles,stall_slot_backend"             ,"(100 * ((stall_slot_backend / (cpu_cycles * 5)) - ((br_mis_pred * 3) / cpu_cycles)))"                                                ,"100 stall_slot_backend cpu_cycles 5 * / br_mis_pred 3 * cpu_cycles / - *"                                                            ,"percent of slots"       ,"Backend Bound")
WPERF_TS_METRICS("neoverse-n2","backend_stalled_cycles"      ,"cpu_cycles,stall_backend"                              ,"((stall_backend / cpu_cycles) * 100)"                                                                                                ,"stall_backend cpu_cycles / 100 *"                                                                                                    ,"percent of cycles"      ,"Backend Stalled Cycles")
WPERF_TS_METRICS("neoverse-n2","bad_speculation"             ,"br_mis_pred,cpu_cycles,op_retired,op_spec,stall_slot"  ,"(100 * (((1 - (op_retired / op_spec)) * (1 - ((stall_slot - cpu_cycles) / (cpu_cycles * 5)))) + ((br_mis_pred * 4) / cpu_cycles)))"  ,"100 1 op_retired op_spec / - 1 stall_slot cpu_cycles - cpu_cycles 5 * / - * br_mis_pred 4 * cpu_cycles / + *"                        ,"percent of slots"       ,"Bad Speculation")
WPERF_TS_METRICS("neoverse-n2","branch_misprediction_ratio"  ,"br_mis_pred_retired,br_retired"                        ,"(br_mis_pred_retired / br_retired)"                                                                                                  ,"br_mis_pred_retired br_retired /"                                                                                                    ,"per branch"             ,"Branch Misprediction Ratio")
WPERF_TS_METRICS("neoverse-n2","branch_mpki"                 ,"br_mis_pred_retired,inst_retired"                      ,"((br_mis_pred_retired / inst_retired) * 1000)"                                                                                       ,"br_mis_pred_retired inst_retired / 1000 *"                                                                                           ,"MPKI"                   ,"Branch MPKI")
WPERF_TS_METRICS("neoverse-n2","branch_percentage"           ,"br_immed_spec,br_indirect_spec,inst_spec"              ,"(((br_immed_spec + br_indirect_spec) / inst_spec) * 100)"                                                                            ,"br_immed_spec br_indirect_spec + inst_spec / 100 *"                                                                                  ,"percent of operations"  ,"Branch Operations Percentage")
WPERF_TS_METRICS("neoverse-n2","crypto_percentage"           ,"crypto_spec,inst_spec"                                 ,"((crypto_spec / inst_spec) * 100)"                                                                                                   ,"crypto_spec inst_spec / 100 *"                                                                                                       ,"percent of operations"  ,"Crypto Operations Percentage")
WPERF_TS_METRICS("neoverse-n2","dtlb_mpki"                   ,"dtlb_walk,inst_retired"                                ,"((dtlb_walk / inst_retired) * 1000)"                                                                                                 ,"dtlb_walk inst_retired / 1000 *"                                                                                                     ,"MPKI"                   ,"DTLB MPKI")
WPERF_TS_METRICS("neoverse-n2","dtlb_walk_ratio"             ,"dtlb_walk,l1d_tlb"                                     ,"(dtlb_walk / l1d_tlb)"                                                                                                               ,"dtlb_walk l1d_tlb /"                                                                                                                 ,"per TLB access"         ,"DTLB Walk Ratio")
WPERF_TS_METRICS("neoverse-n2","frontend_bound"              ,"br_mis_pred,cpu_cycles,stall_slot_frontend"            ,"(100 * (((stall_slot_frontend - cpu_cycles) / (5 * cpu_cycles)) - (br_mis_pred / cpu_cycles)))"                                      ,"100 stall_slot_frontend cpu_cycles - 5 cpu_cycles * / br_mis_pred cpu_cycles / - *"                                                  ,"percent of slots"       ,"Frontend Bound")
WPERF_TS_METRICS("neoverse-n2","frontend_stalled_cycles"     ,"cpu_cycles,stall_frontend"                             ,"((stall_frontend / cpu_cycles) * 100)"                                                                                               ,"stall_frontend cpu_cycles / 100 *"                                                                                                   ,"percent of cycles"      ,"Frontend Stalled Cycles")
WPERF_TS_METRICS("neoverse-n2","integer_dp_percentage"       ,"dp_spec,inst_spec"                                     ,"((dp_spec / inst_spec) * 100)"                                                                                                       ,"dp_spec inst_spec / 100 *"                                                                                                           ,"percent of operations"  ,"Integer Operations Percentage")
WPERF_TS_METRICS("neoverse-n2","ipc"                         ,"cpu_cycles,inst_retired"                               ,"(inst_retired / cpu_cycles)"                                                                                                         ,"inst_retired cpu_cycles /"                                                                                                           ,"per cycle"              ,"Instructions Per Cycle")
WPERF_TS_METRICS("neoverse-n2","itlb_mpki"                   ,"inst_retired,itlb_walk"                                ,"((itlb_walk / inst_retired) * 1000)"                                                                                                 ,"itlb_walk inst_retired / 1000 *"                                                                                                     ,"MPKI"                   ,"ITLB MPKI")
WPERF_TS_METRICS("neoverse-n2","itlb_walk_ratio"             ,"itlb_walk,l1i_tlb"                                     ,"(itlb_walk / l1i_tlb)"                                                                                                               ,"itlb_walk l1i_tlb /"                                                                                                                 ,"per TLB access"         ,"ITLB Walk Ratio")
WPERF_TS_METRICS("neoverse-n2","l1d_cache_miss_ratio"        ,"l1d_cache,l1d_cache_refill"                            ,"(l1d_cache_refill / l1d_cache)"                                                                                                      ,"l1d_cache_refill l1d_cache /"                                                                                                        ,"per cache access"       ,"L1D Cache Miss Ratio")
WPERF_TS_METRICS("neoverse-n2","l1d_cache_mpki"              ,"inst_retired,l1d_cache_refill"                         ,"((l1d_cache_refill / inst_retired) * 1000)"                                                                                          ,"l1d_cache_refill inst_retired / 1000 *"                                                                                              ,"MPKI"                   ,"L1D Cache MPKI")
WPERF_TS_METRICS("neoverse-n2","l1d_tlb_miss_ratio"          ,"l1d_tlb,l1d_tlb_refill"                                ,"(l1d_tlb_refill / l1d_tlb)"                                                                                                          ,"l1d_tlb_refill l1d_tlb /"                                                                                                            ,"per TLB access"         ,"L1 Data TLB Miss Ratio")
WPERF_TS_METRICS("neoverse-n2","l1d_tlb_mpki"                ,"inst_retired,l1d_tlb_refill"                           ,"((l1d_tlb_refill / inst_retired) * 1000)"                                                                                            ,"l1d_tlb_refill inst_retired / 1000 *"                                                                                                ,"MPKI"                   ,"L1 Data TLB MPKI")
WPERF_TS_METRICS("neoverse-n2","l1i_cache_miss_ratio"        ,"l1i_cache,l1i_cache_refill"                            ,"(l1i_cache_refill / l1i_cache)"                                                                                                      ,"l1i_cache_refill l1i_cache /"                                                                                                        ,"per cache access"       ,"L1I Cache Miss Ratio")
WPERF_TS_METRICS("neoverse-n2","l1i_cache_mpki"              ,"inst_retired,l1i_cache_refill"                         ,"((l1i_cache_refill / inst_retired) * 1000)"                                                                                          ,"l1i_cache_refill inst_retired / 1000 *"                                                                                              ,"MPKI"                   ,"L1I Cache MPKI")
WPERF_TS_METRICS("neoverse-n2","l1i_tlb_miss_ratio"          ,"l1i_tlb,l1i_tlb_refill"                                ,"(l1i_tlb_refill / l1i_tlb)"                                                                                                          ,"l1i_tlb_refill l1i_tlb /"                                                                                                            ,"per TLB access"         ,"L1 Instruction TLB Miss Ratio")
WPERF_TS_METRICS("neoverse-n2","l1i_tlb_mpki"                ,"inst_retired,l1i_tlb_refill"                           ,"((l1i_tlb_refill / inst_retired) * 1000)"                                                                                            ,"l1i_tlb_refill inst_retired / 1000 *"                                                                                                ,"MPKI"                   ,"L1 Instruction TLB MPKI")
WPERF_TS_METRICS("neoverse-n2","l2_cache_miss_ratio"         ,"l2d_cache,l2d_cache_refill"                            ,"(l2d_cache_refill / l2d_cache)"                                                                                                      ,"l2d_cache_refill l2d_cache /"                                                                                                        ,"per cache access"       ,"L2 Cache Miss Ratio")
WPERF_TS_METRICS("neoverse-n2","l2_cache_mpki"               ,"inst_retired,l2d_cache_refill"                         ,"((l2d_cache_refill / inst_retired) * 1000)"                                                                                          ,"l2d_cache_refill inst_retired / 1000 *"                                                                                              ,"MPKI"                   ,"L2 Cache MPKI")
WPERF_TS_METRICS("neoverse-n2","l2_tlb_miss_ratio"           ,"l2d_tlb,l2d_tlb_refill"                                ,"(l2d_tlb_refill / l2d_tlb)"                                                                                                          ,"l2d_tlb_refill l2d_tlb /"                                                                                                            ,"per TLB access"         ,"L2 Unified TLB Miss Ratio")
WPERF_TS_METRICS("neoverse-n2","l2_tlb_mpki"                 ,"inst_retired,l2d_tlb_refill"                           ,"((l2d_tlb_refill / inst_retired) * 1000)"                                                                                            ,"l2d_tlb_refill inst_retired / 1000 *"                                                                                                ,"MPKI"                   ,"L2 Unified TLB MPKI")
WPERF_TS_METRICS("neoverse-n2","ll_cache_read_hit_ratio"     ,"ll_cache_miss_rd,ll_cache_rd"                          ,"((ll_cache_rd - ll_cache_miss_rd) / ll_cache_rd)"                                                                                    ,"ll_cache_rd ll_cache_miss_rd - ll_cache_rd /"                                                                                        ,"per cache access"       ,"LL Cache Read Hit Ratio")
WPERF_TS_METRICS("neoverse-n2","ll_cache_read_miss_ratio"    ,"ll_cache_miss_rd,ll_cache_rd"                          ,"(ll_cache_miss_rd / ll_cache_rd)"                                                                                                    ,"ll_cache_miss_rd ll_cache_rd /"                                                                                                      ,"per cache access"       ,"LL Cache Read Miss Ratio")
WPERF_TS_METRICS("neoverse-n2","ll_cache_read_mpki"          ,"inst_retired,ll_cache_miss_rd"                         ,"((ll_cache_miss_rd / inst_retired) * 1000)"                                                                                          ,"ll_cache_miss_rd inst_retired / 1000 *"                                                                                              ,"MPKI"                   ,"LL Cache Read MPKI")
WPERF_TS_METRICS("neoverse-n2","load_percentage"             ,"inst_spec,ld_spec"                                     ,"((ld_spec / inst_spec) * 100)"                                                                                                       ,"ld_spec inst_spec / 100 *"                                                                                                           ,"percent of operations"  ,"Load Operations Percentage")
WPERF_TS_METRICS("neoverse-n2","retiring"                    ,"cpu_cycles,op_retired,op_spec,stall_slot"              ,"(100 * ((op_retired / op_spec) * (1 - ((stall_slot - cpu_cycles) / (cpu_cycles * 5)))))"                                             ,"100 op_retired op_spec / 1 stall_slot cpu_cycles - cpu_cycles 5 * / - * *"                                                           ,"percent of slots"       ,"Retiring")
WPERF_TS_METRICS("neoverse-n2","scalar_fp_percentage"        ,"inst_spec,vfp_spec"                                    ,"((vfp_spec / inst_spec) * 100)"                                                                                                      ,"vfp_spec inst_spec / 100 *"                                                                                                          ,"percent of operations"  ,"Floating Point Operations Percentage")
WPERF_TS_METRICS("neoverse-n2","simd_percentage"             ,"ase_spec,inst_spec"                                    ,"((ase_spec / inst_spec) * 100)"                                                                                                      ,"ase_spec inst_spec / 100 *"                                                                                                          ,"percent of operations"  ,"Advanced SIMD Operations Percentage")
WPERF_TS_METRICS("neoverse-n2","store_percentage"            ,"inst_spec,st_spec"                                     ,"((st_spec / inst_spec) * 100)"                                                                                                       ,"st_spec inst_spec / 100 *"                                                                                                           ,"percent of operations"  ,"Store Operations Percentage")

// https://gitlab.arm.com/telemetry-solution/telemetry-solution/-/raw/main/data/pmu/cpu/neoverse/neoverse-v1.json
// Product configuration for: neoverse-v1
// name,architecture,implementer,major_revision,minor_revision,num_bus_slots,num_slots,part_num,pmu_architecture,product_name
WPERF_TS_PRODUCT_CONFIGURATION("neoverse-v1","armv8.4",0x41,0,0,0,8,0xd40,"pmu_v3","Neoverse V1")

// Events for: neoverse-v1
WPERF_TS_EVENTS("neoverse-v1",SW_INCR                   ,0x0000,"sw_incr"                 ,"Instruction architecturally executed, Condition code check pass, software increment")
WPERF_TS_EVENTS("neoverse-v1",L1I_CACHE_REFILL          ,0x0001,"l1i_cache_refill"        ,"Level 1 instruction cache refill")
WPERF_TS_EVENTS("neoverse-v1",L1I_TLB_REFILL            ,0x0002,"l1i_tlb_refill"          ,"Level 1 instruction TLB refill")
WPERF_TS_EVENTS("neoverse-v1",L1D_CACHE_REFILL          ,0x0003,"l1d_cache_refill"        ,"Level 1 data cache refill")
WPERF_TS_EVENTS("neoverse-v1",L1D_CACHE                 ,0x0004,"l1d_cache"               ,"Level 1 data cache access")
WPERF_TS_EVENTS("neoverse-v1",L1D_TLB_REFILL            ,0x0005,"l1d_tlb_refill"          ,"Level 1 data TLB refill")
WPERF_TS_EVENTS("neoverse-v1",INST_RETIRED              ,0x0008,"inst_retired"            ,"Instruction architecturally executed")
WPERF_TS_EVENTS("neoverse-v1",EXC_TAKEN                 ,0x0009,"exc_taken"               ,"Exception taken")
WPERF_TS_EVENTS("neoverse-v1",EXC_RETURN                ,0x000A,"exc_return"              ,"Instruction architecturally executed, Condition code check pass, exception return")
WPERF_TS_EVENTS("neoverse-v1",CID_WRITE_RETIRED         ,0x000B,"cid_write_retired"       ,"Instruction architecturally executed, Condition code check pass, write to CONTEXTIDR")
WPERF_TS_EVENTS("neoverse-v1",BR_MIS_PRED               ,0x0010,"br_mis_pred"             ,"Branch instruction speculatively executed, mispredicted or not predicted")
WPERF_TS_EVENTS("neoverse-v1",CPU_CYCLES                ,0x0011,"cpu_cycles"              ,"Cycle")
WPERF_TS_EVENTS("neoverse-v1",BR_PRED                   ,0x0012,"br_pred"                 ,"Predictable branch instruction speculatively executed")
WPERF_TS_EVENTS("neoverse-v1",MEM_ACCESS                ,0x0013,"mem_access"              ,"Data memory access")
WPERF_TS_EVENTS("neoverse-v1",L1I_CACHE                 ,0x0014,"l1i_cache"               ,"Level 1 instruction cache access")
WPERF_TS_EVENTS("neoverse-v1",L1D_CACHE_WB              ,0x0015,"l1d_cache_wb"            ,"Level 1 data cache write-back")
WPERF_TS_EVENTS("neoverse-v1",L2D_CACHE                 ,0x0016,"l2d_cache"               ,"Level 2 data cache access")
WPERF_TS_EVENTS("neoverse-v1",L2D_CACHE_REFILL          ,0x0017,"l2d_cache_refill"        ,"Level 2 data cache refill")
WPERF_TS_EVENTS("neoverse-v1",L2D_CACHE_WB              ,0x0018,"l2d_cache_wb"            ,"Level 2 data cache write-back")
WPERF_TS_EVENTS("neoverse-v1",BUS_ACCESS                ,0x0019,"bus_access"              ,"Bus access")
WPERF_TS_EVENTS("neoverse-v1",MEMORY_ERROR              ,0x001A,"memory_error"            ,"Local memory error")
WPERF_TS_EVENTS("neoverse-v1",INST_SPEC                 ,0x001B,"inst_spec"               ,"Operation speculatively executed")
WPERF_TS_EVENTS("neoverse-v1",TTBR_WRITE_RETIRED        ,0x001C,"ttbr_write_retired"      ,"Instruction architecturally executed, Condition code check pass, write to TTBR")
WPERF_TS_EVENTS("neoverse-v1",BUS_CYCLES                ,0x001D,"bus_cycles"              ,"Bus cycle")
WPERF_TS_EVENTS("neoverse-v1",CHAIN                     ,0x001E,"chain"                   ,"Chain a pair of event counters")
WPERF_TS_EVENTS("neoverse-v1",L2D_CACHE_ALLOCATE        ,0x0020,"l2d_cache_allocate"      ,"Level 2 data cache allocation without refill")
WPERF_TS_EVENTS("neoverse-v1",BR_RETIRED                ,0x0021,"br_retired"              ,"Instruction architecturally executed, branch")
WPERF_TS_EVENTS("neoverse-v1",BR_MIS_PRED_RETIRED       ,0x0022,"br_mis_pred_retired"     ,"Branch instruction architecturally executed, mispredicted")
WPERF_TS_EVENTS("neoverse-v1",STALL_FRONTEND            ,0x0023,"stall_frontend"          ,"No operation sent for execution due to the frontend")
WPERF_TS_EVENTS("neoverse-v1",STALL_BACKEND             ,0x0024,"stall_backend"           ,"No operation sent for execution due to the backend")
WPERF_TS_EVENTS("neoverse-v1",L1D_TLB                   ,0x0025,"l1d_tlb"                 ,"Level 1 data TLB access")
WPERF_TS_EVENTS("neoverse-v1",L1I_TLB                   ,0x0026,"l1i_tlb"                 ,"Level 1 instruction TLB access")
WPERF_TS_EVENTS("neoverse-v1",L3D_CACHE_ALLOCATE        ,0x0029,"l3d_cache_allocate"      ,"Level 3 data cache allocation without refill")
WPERF_TS_EVENTS("neoverse-v1",L3D_CACHE_REFILL          ,0x002A,"l3d_cache_refill"        ,"Level 3 data cache refill")
WPERF_TS_EVENTS("neoverse-v1",L3D_CACHE                 ,0x002B,"l3d_cache"               ,"Level 3 data cache access")
WPERF_TS_EVENTS("neoverse-v1",L2D_TLB_REFILL            ,0x002D,"l2d_tlb_refill"          ,"Level 2 data TLB refill")
WPERF_TS_EVENTS("neoverse-v1",L2D_TLB                   ,0x002F,"l2d_tlb"                 ,"Level 2 data TLB access")
WPERF_TS_EVENTS("neoverse-v1",REMOTE_ACCESS             ,0x0031,"remote_access"           ,"Access to another socket in a multi-socket system")
WPERF_TS_EVENTS("neoverse-v1",DTLB_WALK                 ,0x0034,"dtlb_walk"               ,"Data TLB access with at least one translation table walk")
WPERF_TS_EVENTS("neoverse-v1",ITLB_WALK                 ,0x0035,"itlb_walk"               ,"Instruction TLB access with at least one translation table walk")
WPERF_TS_EVENTS("neoverse-v1",LL_CACHE_RD               ,0x0036,"ll_cache_rd"             ,"Last level cache access, read")
WPERF_TS_EVENTS("neoverse-v1",LL_CACHE_MISS_RD          ,0x0037,"ll_cache_miss_rd"        ,"Last level cache miss, read")
WPERF_TS_EVENTS("neoverse-v1",L1D_CACHE_LMISS_RD        ,0x0039,"l1d_cache_lmiss_rd"      ,"Level 1 data cache long-latency read miss")
WPERF_TS_EVENTS("neoverse-v1",OP_RETIRED                ,0x003A,"op_retired"              ,"Micro-operation architecturally executed")
WPERF_TS_EVENTS("neoverse-v1",OP_SPEC                   ,0x003B,"op_spec"                 ,"Micro-operation speculatively executed")
WPERF_TS_EVENTS("neoverse-v1",STALL                     ,0x003C,"stall"                   ,"No operation sent for execution")
WPERF_TS_EVENTS("neoverse-v1",STALL_SLOT_BACKEND        ,0x003D,"stall_slot_backend"      ,"No operation sent for execution on a Slot due to the backend")
WPERF_TS_EVENTS("neoverse-v1",STALL_SLOT_FRONTEND       ,0x003E,"stall_slot_frontend"     ,"No operation sent for execution on a Slot due to the frontend")
WPERF_TS_EVENTS("neoverse-v1",STALL_SLOT                ,0x003F,"stall_slot"              ,"No operation sent for execution on a Slot")
WPERF_TS_EVENTS("neoverse-v1",L1D_CACHE_RD              ,0x0040,"l1d_cache_rd"            ,"Level 1 data cache access, read")
WPERF_TS_EVENTS("neoverse-v1",L1D_CACHE_WR              ,0x0041,"l1d_cache_wr"            ,"Level 1 data cache access, write")
WPERF_TS_EVENTS("neoverse-v1",L1D_CACHE_REFILL_RD       ,0x0042,"l1d_cache_refill_rd"     ,"Level 1 data cache refill, read")
WPERF_TS_EVENTS("neoverse-v1",L1D_CACHE_REFILL_WR       ,0x0043,"l1d_cache_refill_wr"     ,"Level 1 data cache refill, write")
WPERF_TS_EVENTS("neoverse-v1",L1D_CACHE_REFILL_INNER    ,0x0044,"l1d_cache_refill_inner"  ,"Level 1 data cache refill, inner")
WPERF_TS_EVENTS("neoverse-v1",L1D_CACHE_REFILL_OUTER    ,0x0045,"l1d_cache_refill_outer"  ,"Level 1 data cache refill, outer")
WPERF_TS_EVENTS("neoverse-v1",L1D_CACHE_WB_VICTIM       ,0x0046,"l1d_cache_wb_victim"     ,"Level 1 data cache write-back, victim")
WPERF_TS_EVENTS("neoverse-v1",L1D_CACHE_WB_CLEAN        ,0x0047,"l1d_cache_wb_clean"      ,"Level 1 data cache write-back, cleaning and coherency")
WPERF_TS_EVENTS("neoverse-v1",L1D_CACHE_INVAL           ,0x0048,"l1d_cache_inval"         ,"Level 1 data cache invalidate")
WPERF_TS_EVENTS("neoverse-v1",L1D_TLB_REFILL_RD         ,0x004C,"l1d_tlb_refill_rd"       ,"Level 1 data TLB refill, read")
WPERF_TS_EVENTS("neoverse-v1",L1D_TLB_REFILL_WR         ,0x004D,"l1d_tlb_refill_wr"       ,"Level 1 data TLB refill, write")
WPERF_TS_EVENTS("neoverse-v1",L1D_TLB_RD                ,0x004E,"l1d_tlb_rd"              ,"Level 1 data TLB access, read")
WPERF_TS_EVENTS("neoverse-v1",L1D_TLB_WR                ,0x004F,"l1d_tlb_wr"              ,"Level 1 data TLB access, write")
WPERF_TS_EVENTS("neoverse-v1",L2D_CACHE_RD              ,0x0050,"l2d_cache_rd"            ,"Level 2 data cache access, read")
WPERF_TS_EVENTS("neoverse-v1",L2D_CACHE_WR              ,0x0051,"l2d_cache_wr"            ,"Level 2 data cache access, write")
WPERF_TS_EVENTS("neoverse-v1",L2D_CACHE_REFILL_RD       ,0x0052,"l2d_cache_refill_rd"     ,"Level 2 data cache refill, read")
WPERF_TS_EVENTS("neoverse-v1",L2D_CACHE_REFILL_WR       ,0x0053,"l2d_cache_refill_wr"     ,"Level 2 data cache refill, write")
WPERF_TS_EVENTS("neoverse-v1",L2D_CACHE_WB_VICTIM       ,0x0056,"l2d_cache_wb_victim"     ,"Level 2 data cache write-back, victim")
WPERF_TS_EVENTS("neoverse-v1",L2D_CACHE_WB_CLEAN        ,0x0057,"l2d_cache_wb_clean"      ,"Level 2 data cache write-back, cleaning and coherency")
WPERF_TS_EVENTS("neoverse-v1",L2D_CACHE_INVAL           ,0x0058,"l2d_cache_inval"         ,"Level 2 data cache invalidate")
WPERF_TS_EVENTS("neoverse-v1",L2D_TLB_REFILL_RD         ,0x005C,"l2d_tlb_refill_rd"       ,"Level 2 data TLB refill, read")
WPERF_TS_EVENTS("neoverse-v1",L2D_TLB_REFILL_WR         ,0x005D,"l2d_tlb_refill_wr"       ,"Level 2 data TLB refill, write")
WPERF_TS_EVENTS("neoverse-v1",L2D_TLB_RD                ,0x005E,"l2d_tlb_rd"              ,"Level 2 data TLB access, read")
WPERF_TS_EVENTS("neoverse-v1",L2D_TLB_WR                ,0x005F,"l2d_tlb_wr"              ,"Level 2 data TLB access, write")
WPERF_TS_EVENTS("neoverse-v1",BUS_ACCESS_RD             ,0x0060,"bus_access_rd"           ,"Bus access, read")
WPERF_TS_EVENTS("neoverse-v1",BUS_ACCESS_WR             ,0x0061,"bus_access_wr"           ,"Bus access, write")
WPERF_TS_EVENTS("neoverse-v1",MEM_ACCESS_RD             ,0x0066,"mem_access_rd"           ,"Data memory access, read")
WPERF_TS_EVENTS("neoverse-v1",MEM_ACCESS_WR             ,0x0067,"mem_access_wr"           ,"Data memory access, write")
WPERF_TS_EVENTS("neoverse-v1",UNALIGNED_LD_SPEC         ,0x0068,"unaligned_ld_spec"       ,"Unaligned access, read")
WPERF_TS_EVENTS("neoverse-v1",UNALIGNED_ST_SPEC         ,0x0069,"unaligned_st_spec"       ,"Unaligned access, write")
WPERF_TS_EVENTS("neoverse-v1",UNALIGNED_LDST_SPEC       ,0x006A,"unaligned_ldst_spec"     ,"Unaligned access")
WPERF_TS_EVENTS("neoverse-v1",LDREX_SPEC                ,0x006C,"ldrex_spec"              ,"Exclusive operation speculatively executed, Load-Exclusive")
WPERF_TS_EVENTS("neoverse-v1",STREX_PASS_SPEC           ,0x006D,"strex_pass_spec"         ,"Exclusive operation speculatively executed, Store-Exclusive pass")
WPERF_TS_EVENTS("neoverse-v1",STREX_FAIL_SPEC           ,0x006E,"strex_fail_spec"         ,"Exclusive operation speculatively executed, Store-Exclusive fail")
WPERF_TS_EVENTS("neoverse-v1",STREX_SPEC                ,0x006F,"strex_spec"              ,"Exclusive operation speculatively executed, Store-Exclusive")
WPERF_TS_EVENTS("neoverse-v1",LD_SPEC                   ,0x0070,"ld_spec"                 ,"Operation speculatively executed, load")
WPERF_TS_EVENTS("neoverse-v1",ST_SPEC                   ,0x0071,"st_spec"                 ,"Operation speculatively executed, store")
WPERF_TS_EVENTS("neoverse-v1",DP_SPEC                   ,0x0073,"dp_spec"                 ,"Operation speculatively executed, integer data processing")
WPERF_TS_EVENTS("neoverse-v1",ASE_SPEC                  ,0x0074,"ase_spec"                ,"Operation speculatively executed, Advanced SIMD")
WPERF_TS_EVENTS("neoverse-v1",VFP_SPEC                  ,0x0075,"vfp_spec"                ,"Operation speculatively executed, scalar floating-point")
WPERF_TS_EVENTS("neoverse-v1",PC_WRITE_SPEC             ,0x0076,"pc_write_spec"           ,"Operation speculatively executed, Software change of the PC")
WPERF_TS_EVENTS("neoverse-v1",CRYPTO_SPEC               ,0x0077,"crypto_spec"             ,"Operation speculatively executed, Cryptographic instruction")
WPERF_TS_EVENTS("neoverse-v1",BR_IMMED_SPEC             ,0x0078,"br_immed_spec"           ,"Branch speculatively executed, immediate branch")
WPERF_TS_EVENTS("neoverse-v1",BR_RETURN_SPEC            ,0x0079,"br_return_spec"          ,"Branch speculatively executed, procedure return")
WPERF_TS_EVENTS("neoverse-v1",BR_INDIRECT_SPEC          ,0x007A,"br_indirect_spec"        ,"Branch speculatively executed, indirect branch")
WPERF_TS_EVENTS("neoverse-v1",ISB_SPEC                  ,0x007C,"isb_spec"                ,"Barrier speculatively executed, ISB")
WPERF_TS_EVENTS("neoverse-v1",DSB_SPEC                  ,0x007D,"dsb_spec"                ,"Barrier speculatively executed, DSB")
WPERF_TS_EVENTS("neoverse-v1",DMB_SPEC                  ,0x007E,"dmb_spec"                ,"Barrier speculatively executed, DMB")
WPERF_TS_EVENTS("neoverse-v1",EXC_UNDEF                 ,0x0081,"exc_undef"               ,"Exception taken, other synchronous")
WPERF_TS_EVENTS("neoverse-v1",EXC_SVC                   ,0x0082,"exc_svc"                 ,"Exception taken, Supervisor Call")
WPERF_TS_EVENTS("neoverse-v1",EXC_PABORT                ,0x0083,"exc_pabort"              ,"Exception taken, Instruction Abort")
WPERF_TS_EVENTS("neoverse-v1",EXC_DABORT                ,0x0084,"exc_dabort"              ,"Exception taken, Data Abort or SError")
WPERF_TS_EVENTS("neoverse-v1",EXC_IRQ                   ,0x0086,"exc_irq"                 ,"Exception taken, IRQ")
WPERF_TS_EVENTS("neoverse-v1",EXC_FIQ                   ,0x0087,"exc_fiq"                 ,"Exception taken, FIQ")
WPERF_TS_EVENTS("neoverse-v1",EXC_SMC                   ,0x0088,"exc_smc"                 ,"Exception taken, Secure Monitor Call")
WPERF_TS_EVENTS("neoverse-v1",EXC_HVC                   ,0x008A,"exc_hvc"                 ,"Exception taken, Hypervisor Call")
WPERF_TS_EVENTS("neoverse-v1",EXC_TRAP_PABORT           ,0x008B,"exc_trap_pabort"         ,"Exception taken, Instruction Abort not Taken locally")
WPERF_TS_EVENTS("neoverse-v1",EXC_TRAP_DABORT           ,0x008C,"exc_trap_dabort"         ,"Exception taken, Data Abort or SError not Taken locally")
WPERF_TS_EVENTS("neoverse-v1",EXC_TRAP_OTHER            ,0x008D,"exc_trap_other"          ,"Exception taken, other traps not Taken locally")
WPERF_TS_EVENTS("neoverse-v1",EXC_TRAP_IRQ              ,0x008E,"exc_trap_irq"            ,"Exception taken, IRQ not Taken locally")
WPERF_TS_EVENTS("neoverse-v1",EXC_TRAP_FIQ              ,0x008F,"exc_trap_fiq"            ,"Exception taken, FIQ not Taken locally")
WPERF_TS_EVENTS("neoverse-v1",RC_LD_SPEC                ,0x0090,"rc_ld_spec"              ,"Release consistency operation speculatively executed, Load-Acquire")
WPERF_TS_EVENTS("neoverse-v1",RC_ST_SPEC                ,0x0091,"rc_st_spec"              ,"Release consistency operation speculatively executed, Store-Release")
WPERF_TS_EVENTS("neoverse-v1",L3D_CACHE_RD              ,0x00A0,"l3d_cache_rd"            ,"Level 3 data cache access, read")
WPERF_TS_EVENTS("neoverse-v1",SAMPLE_POP                ,0x4000,"sample_pop"              ,"Statistical Profiling sample population")
WPERF_TS_EVENTS("neoverse-v1",SAMPLE_FEED               ,0x4001,"sample_feed"             ,"Statistical Profiling sample taken")
WPERF_TS_EVENTS("neoverse-v1",SAMPLE_FILTRATE           ,0x4002,"sample_filtrate"         ,"Statistical Profiling sample taken and not removed by filtering")
WPERF_TS_EVENTS("neoverse-v1",SAMPLE_COLLISION          ,0x4003,"sample_collision"        ,"Statistical Profiling sample collided with previous sample")
WPERF_TS_EVENTS("neoverse-v1",CNT_CYCLES                ,0x4004,"cnt_cycles"              ,"Constant frequency cycles")
WPERF_TS_EVENTS("neoverse-v1",STALL_BACKEND_MEM         ,0x4005,"stall_backend_mem"       ,"Memory stall cycles")
WPERF_TS_EVENTS("neoverse-v1",L1I_CACHE_LMISS           ,0x4006,"l1i_cache_lmiss"         ,"Level 1 instruction cache long-latency miss")
WPERF_TS_EVENTS("neoverse-v1",L2D_CACHE_LMISS_RD        ,0x4009,"l2d_cache_lmiss_rd"      ,"Level 2 data cache long-latency read miss")
WPERF_TS_EVENTS("neoverse-v1",L3D_CACHE_LMISS_RD        ,0x400B,"l3d_cache_lmiss_rd"      ,"Level 3 data cache long-latency read miss")
WPERF_TS_EVENTS("neoverse-v1",ASE_INST_SPEC             ,0x8005,"ase_inst_spec"           ,"Operation speculatively executed, Advanced SIMD")
WPERF_TS_EVENTS("neoverse-v1",SVE_INST_SPEC             ,0x8006,"sve_inst_spec"           ,"Operation speculatively executed, SVE, including load and store")
WPERF_TS_EVENTS("neoverse-v1",SVE_PRED_SPEC             ,0x8074,"sve_pred_spec"           ,"Operation speculatively executed, SVE predicated")
WPERF_TS_EVENTS("neoverse-v1",SVE_PRED_EMPTY_SPEC       ,0x8075,"sve_pred_empty_spec"     ,"Operation speculatively executed, SVE predicated with no active predicates")
WPERF_TS_EVENTS("neoverse-v1",SVE_PRED_FULL_SPEC        ,0x8076,"sve_pred_full_spec"      ,"Operation speculatively executed, SVE predicated with all active predicates")
WPERF_TS_EVENTS("neoverse-v1",SVE_PRED_PARTIAL_SPEC     ,0x8077,"sve_pred_partial_spec"   ,"Operation speculatively executed, SVE predicated with partially active predicates")
WPERF_TS_EVENTS("neoverse-v1",SVE_LDFF_SPEC             ,0x80BC,"sve_ldff_spec"           ,"Operation speculatively executed, SVE first-fault load")
WPERF_TS_EVENTS("neoverse-v1",SVE_LDFF_FAULT_SPEC       ,0x80BD,"sve_ldff_fault_spec"     ,"Operation speculatively executed, SVE first-fault load which set FFR bit to 0b0")
WPERF_TS_EVENTS("neoverse-v1",FP_SCALE_OPS_SPEC         ,0x80C0,"fp_scale_ops_spec"       ,"Scalable floating-point element ALU operations speculatively executed")
WPERF_TS_EVENTS("neoverse-v1",FP_FIXED_OPS_SPEC         ,0x80C1,"fp_fixed_ops_spec"       ,"Non-scalable floating-point element ALU operations speculatively executed")

// Metrics for: neoverse-v1
WPERF_TS_METRICS("neoverse-v1","backend_bound"               ,"cpu_cycles,stall_slot_backend"                         ,"((stall_slot_backend / (8 * cpu_cycles)) * 100)"                                                                      ,"stall_slot_backend 8 cpu_cycles * / 100 *"                                                                            ,"percent of slots"       ,"Backend Bound")
WPERF_TS_METRICS("neoverse-v1","backend_stalled_cycles"      ,"cpu_cycles,stall_backend"                              ,"((stall_backend / cpu_cycles) * 100)"                                                                                 ,"stall_backend cpu_cycles / 100 *"                                                                                     ,"percent of cycles"      ,"Backend Stalled Cycles")
WPERF_TS_METRICS("neoverse-v1","bad_speculation"             ,"br_mis_pred,cpu_cycles,op_retired,op_spec,stall_slot"  ,"(100 * (((1 - (op_retired / op_spec)) * (1 - (stall_slot / (cpu_cycles * 8)))) + ((br_mis_pred * 4) / cpu_cycles)))"  ,"100 1 op_retired op_spec / - 1 stall_slot cpu_cycles 8 * / - * br_mis_pred 4 * cpu_cycles / + *"                      ,"percent of slots"       ,"Bad Speculation")
WPERF_TS_METRICS("neoverse-v1","branch_misprediction_ratio"  ,"br_mis_pred_retired,br_retired"                        ,"(br_mis_pred_retired / br_retired)"                                                                                   ,"br_mis_pred_retired br_retired /"                                                                                     ,"per branch"             ,"Branch Misprediction Ratio")
WPERF_TS_METRICS("neoverse-v1","branch_mpki"                 ,"br_mis_pred_retired,inst_retired"                      ,"((br_mis_pred_retired / inst_retired) * 1000)"                                                                        ,"br_mis_pred_retired inst_retired / 1000 *"                                                                            ,"MPKI"                   ,"Branch MPKI")
WPERF_TS_METRICS("neoverse-v1","branch_percentage"           ,"br_immed_spec,br_indirect_spec,inst_spec"              ,"(((br_immed_spec + br_indirect_spec) / inst_spec) * 100)"                                                             ,"br_immed_spec br_indirect_spec + inst_spec / 100 *"                                                                   ,"percent of operations"  ,"Branch Operations Percentage")
WPERF_TS_METRICS("neoverse-v1","crypto_percentage"           ,"crypto_spec,inst_spec"                                 ,"((crypto_spec / inst_spec) * 100)"                                                                                    ,"crypto_spec inst_spec / 100 *"                                                                                        ,"percent of operations"  ,"Crypto Operations Percentage")
WPERF_TS_METRICS("neoverse-v1","dtlb_mpki"                   ,"dtlb_walk,inst_retired"                                ,"((dtlb_walk / inst_retired) * 1000)"                                                                                  ,"dtlb_walk inst_retired / 1000 *"                                                                                      ,"MPKI"                   ,"DTLB MPKI")
WPERF_TS_METRICS("neoverse-v1","dtlb_walk_ratio"             ,"dtlb_walk,l1d_tlb"                                     ,"(dtlb_walk / l1d_tlb)"                                                                                                ,"dtlb_walk l1d_tlb /"                                                                                                  ,"per TLB access"         ,"DTLB Walk Ratio")
WPERF_TS_METRICS("neoverse-v1","frontend_bound"              ,"br_mis_pred,cpu_cycles,stall_slot_frontend"            ,"(100 * ((stall_slot_frontend / (cpu_cycles * 8)) - ((br_mis_pred * 4) / cpu_cycles)))"                                ,"100 stall_slot_frontend cpu_cycles 8 * / br_mis_pred 4 * cpu_cycles / - *"                                            ,"percent of slots"       ,"Frontend Bound")
WPERF_TS_METRICS("neoverse-v1","frontend_stalled_cycles"     ,"cpu_cycles,stall_frontend"                             ,"((stall_frontend / cpu_cycles) * 100)"                                                                                ,"stall_frontend cpu_cycles / 100 *"                                                                                    ,"percent of cycles"      ,"Frontend Stalled Cycles")
WPERF_TS_METRICS("neoverse-v1","integer_dp_percentage"       ,"dp_spec,inst_spec"                                     ,"((dp_spec / inst_spec) * 100)"                                                                                        ,"dp_spec inst_spec / 100 *"                                                                                            ,"percent of operations"  ,"Integer Operations Percentage")
WPERF_TS_METRICS("neoverse-v1","ipc"                         ,"cpu_cycles,inst_retired"                               ,"(inst_retired / cpu_cycles)"                                                                                          ,"inst_retired cpu_cycles /"                                                                                            ,"per cycle"              ,"Instructions Per Cycle")
WPERF_TS_METRICS("neoverse-v1","itlb_mpki"                   ,"inst_retired,itlb_walk"                                ,"((itlb_walk / inst_retired) * 1000)"                                                                                  ,"itlb_walk inst_retired / 1000 *"                                                                                      ,"MPKI"                   ,"ITLB MPKI")
WPERF_TS_METRICS("neoverse-v1","itlb_walk_ratio"             ,"itlb_walk,l1i_tlb"                                     ,"(itlb_walk / l1i_tlb)"                                                                                                ,"itlb_walk l1i_tlb /"                                                                                                  ,"per TLB access"         ,"ITLB Walk Ratio")
WPERF_TS_METRICS("neoverse-v1","l1d_cache_miss_ratio"        ,"l1d_cache,l1d_cache_refill"                            ,"(l1d_cache_refill / l1d_cache)"                                                                                       ,"l1d_cache_refill l1d_cache /"                                                                                         ,"per cache access"       ,"L1D Cache Miss Ratio")
WPERF_TS_METRICS("neoverse-v1","l1d_cache_mpki"              ,"inst_retired,l1d_cache_refill"                         ,"((l1d_cache_refill / inst_retired) * 1000)"                                                                           ,"l1d_cache_refill inst_retired / 1000 *"                                                                               ,"MPKI"                   ,"L1D Cache MPKI")
WPERF_TS_METRICS("neoverse-v1","l1d_tlb_miss_ratio"          ,"l1d_tlb,l1d_tlb_refill"                                ,"(l1d_tlb_refill / l1d_tlb)"                                                                                           ,"l1d_tlb_refill l1d_tlb /"                                                                                             ,"per TLB access"         ,"L1 Data TLB Miss Ratio")
WPERF_TS_METRICS("neoverse-v1","l1d_tlb_mpki"                ,"inst_retired,l1d_tlb_refill"                           ,"((l1d_tlb_refill / inst_retired) * 1000)"                                                                             ,"l1d_tlb_refill inst_retired / 1000 *"                                                                                 ,"MPKI"                   ,"L1 Data TLB MPKI")
WPERF_TS_METRICS("neoverse-v1","l1i_cache_miss_ratio"        ,"l1i_cache,l1i_cache_refill"                            ,"(l1i_cache_refill / l1i_cache)"                                                                                       ,"l1i_cache_refill l1i_cache /"                                                                                         ,"per cache access"       ,"L1I Cache Miss Ratio")
WPERF_TS_METRICS("neoverse-v1","l1i_cache_mpki"              ,"inst_retired,l1i_cache_refill"                         ,"((l1i_cache_refill / inst_retired) * 1000)"                                                                           ,"l1i_cache_refill inst_retired / 1000 *"                                                                               ,"MPKI"                   ,"L1I Cache MPKI")
WPERF_TS_METRICS("neoverse-v1","l1i_tlb_miss_ratio"          ,"l1i_tlb,l1i_tlb_refill"                                ,"(l1i_tlb_refill / l1i_tlb)"                                                                                           ,"l1i_tlb_refill l1i_tlb /"                                                                                             ,"per TLB access"         ,"L1 Instruction TLB Miss Ratio")
WPERF_TS_METRICS("neoverse-v1","l1i_tlb_mpki"                ,"inst_retired,l1i_tlb_refill"                           ,"((l1i_tlb_refill / inst_retired) * 1000)"                                                                             ,"l1i_tlb_refill inst_retired / 1000 *"                                                                                 ,"MPKI"                   ,"L1 Instruction TLB MPKI")
WPERF_TS_METRICS("neoverse-v1","l2_cache_miss_ratio"         ,"l2d_cache,l2d_cache_refill"                            ,"(l2d_cache_refill / l2d_cache)"                                                                                       ,"l2d_cache_refill l2d_cache /"                                                                                         ,"per cache access"       ,"L2 Cache Miss Ratio")
WPERF_TS_METRICS("neoverse-v1","l2_cache_mpki"               ,"inst_retired,l2d_cache_refill"                         ,"((l2d_cache_refill / inst_retired) * 1000)"                                                                           ,"l2d_cache_refill inst_retired / 1000 *"                                                                               ,"MPKI"                   ,"L2 Cache MPKI")
WPERF_TS_METRICS("neoverse-v1","l2_tlb_miss_ratio"           ,"l2d_tlb,l2d_tlb_refill"                                ,"(l2d_tlb_refill / l2d_tlb)"                                                                                           ,"l2d_tlb_refill l2d_tlb /"                                                                                             ,"per TLB access"         ,"L2 Unified TLB Miss Ratio")
WPERF_TS_METRICS("neoverse-v1","l2_tlb_mpki"                 ,"inst_retired,l2d_tlb_refill"                           ,"((l2d_tlb_refill / inst_retired) * 1000)"                                                                             ,"l2d_tlb_refill inst_retired / 1000 *"                                                                                 ,"MPKI"                   ,"L2 Unified TLB MPKI")
WPERF_TS_METRICS("neoverse-v1","ll_cache_read_hit_ratio"     ,"ll_cache_miss_rd,ll_cache_rd"                          ,"((ll_cache_rd - ll_cache_miss_rd) / ll_cache_rd)"                                                                     ,"ll_cache_rd ll_cache_miss_rd - ll_cache_rd /"                                                                         ,"per cache access"       ,"LL Cache Read Hit Ratio")
WPERF_TS_METRICS("neoverse-v1","ll_cache_read_miss_ratio"    ,"ll_cache_miss_rd,ll_cache_rd"                          ,"(ll_cache_miss_rd / ll_cache_rd)"                                                                                     ,"ll_cache_miss_rd ll_cache_rd /"                                                                                       ,"per cache access"       ,"LL Cache Read Miss Ratio")
WPERF_TS_METRICS("neoverse-v1","ll_cache_read_mpki"          ,"inst_retired,ll_cache_miss_rd"                         ,"((ll_cache_miss_rd / inst_retired) * 1000)"                                                                           ,"ll_cache_miss_rd inst_retired / 1000 *"                                                                               ,"MPKI"                   ,"LL Cache Read MPKI")
WPERF_TS_METRICS("neoverse-v1","load_percentage"             ,"inst_spec,ld_spec"                                     ,"((ld_spec / inst_spec) * 100)"                                                                                        ,"ld_spec inst_spec / 100 *"                                                                                            ,"percent of operations"  ,"Load Operations Percentage")
WPERF_TS_METRICS("neoverse-v1","retiring"                    ,"cpu_cycles,op_retired,op_spec,stall_slot"              ,"(((1 - (stall_slot / (cpu_cycles * 8))) * (op_retired / op_spec)) * 100)"                                             ,"1 stall_slot cpu_cycles 8 * / - op_retired op_spec / * 100 *"                                                         ,"percent of slots"       ,"Retiring")
WPERF_TS_METRICS("neoverse-v1","scalar_fp_percentage"        ,"inst_spec,vfp_spec"                                    ,"((vfp_spec / inst_spec) * 100)"                                                                                       ,"vfp_spec inst_spec / 100 *"                                                                                           ,"percent of operations"  ,"Floating Point Operations Percentage")
WPERF_TS_METRICS("neoverse-v1","simd_percentage"             ,"ase_spec,inst_spec"                                    ,"((ase_spec / inst_spec) * 100)"                                                                                       ,"ase_spec inst_spec / 100 *"                                                                                           ,"percent of operations"  ,"Advanced SIMD Operations Percentage")
WPERF_TS_METRICS("neoverse-v1","store_percentage"            ,"inst_spec,st_spec"                                     ,"((st_spec / inst_spec) * 100)"                                                                                        ,"st_spec inst_spec / 100 *"                                                                                            ,"percent of operations"  ,"Store Operations Percentage")

