Netlist_File: /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_16x2048/dpram_16x2048/run_1/synth_1_1/impl_1_1_1/packing/dpram_16x2048_post_synth.net Netlist_ID: SHA256:f08773fcd600963fbe918d374aa5fa2a7bf9ab2cb9f620c7ff7a2016edabdc27
Array size: 12 x 10 logic blocks

#block name	x	y	subblk	layer	block number
#----------	--	--	------	-----	------------
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]	7	5	0	0	#0
rq_a[12]	5	6	0	0	#1
rq_a[11]	5	7	0	0	#2
rq_a[1]		5	5	0	0	#3
rq_b[9]		6	4	0	0	#4
$auto$memory_libmap.cc:2266:execute$6344[0]	5	4	0	0	#5
out:rq_a[0]	2	8	32	0	#6
out:rq_a[1]	2	8	33	0	#7
out:rq_a[2]	2	8	34	0	#8
out:rq_a[3]	2	8	35	0	#9
out:rq_a[4]	2	8	36	0	#10
out:rq_a[5]	2	8	37	0	#11
out:rq_a[6]	2	8	38	0	#12
out:rq_a[7]	2	8	39	0	#13
out:rq_a[8]	2	8	40	0	#14
out:rq_a[9]	2	8	41	0	#15
out:rq_a[10]	2	8	42	0	#16
out:rq_a[11]	2	8	43	0	#17
out:rq_a[12]	2	8	44	0	#18
out:rq_a[14]	2	8	46	0	#19
out:rq_a[15]	2	8	47	0	#20
out:rq_b[0]	3	8	24	0	#21
out:rq_b[1]	3	8	25	0	#22
out:rq_b[2]	3	8	26	0	#23
out:rq_b[3]	3	8	27	0	#24
out:rq_b[4]	3	8	28	0	#25
out:rq_b[6]	3	8	30	0	#26
out:rq_b[7]	3	8	31	0	#27
out:rq_b[8]	3	8	32	0	#28
out:rq_b[9]	3	8	33	0	#29
out:rq_b[10]	3	8	34	0	#30
out:rq_b[11]	3	8	35	0	#31
out:rq_b[12]	3	8	36	0	#32
out:rq_b[13]	3	8	37	0	#33
out:rq_b[14]	3	8	38	0	#34
out:rq_b[15]	3	8	39	0	#35
out:rq_a[13]	2	8	45	0	#36
out:rq_b[5]	3	8	29	0	#37
clock1		5	8	0	0	#38
rce_a		5	8	1	0	#39
addr_a[0]	5	8	2	0	#40
addr_a[1]	5	8	3	0	#41
addr_a[2]	5	8	4	0	#42
addr_a[3]	5	8	5	0	#43
addr_a[4]	5	8	6	0	#44
addr_a[5]	5	8	7	0	#45
addr_a[6]	5	8	8	0	#46
addr_a[7]	5	8	9	0	#47
addr_a[8]	5	8	10	0	#48
addr_a[9]	5	8	11	0	#49
addr_a[10]	5	8	12	0	#50
wce_a		5	8	13	0	#51
wd_a[0]		5	8	14	0	#52
wd_a[1]		5	8	15	0	#53
wd_a[2]		6	8	0	0	#54
wd_a[3]		6	8	1	0	#55
wd_a[4]		6	8	2	0	#56
wd_a[5]		6	8	3	0	#57
wd_a[6]		6	8	4	0	#58
wd_a[7]		6	8	5	0	#59
wd_a[8]		6	8	6	0	#60
wd_a[9]		6	8	7	0	#61
wd_a[10]	6	8	8	0	#62
wd_a[11]	6	8	9	0	#63
wd_a[12]	6	8	10	0	#64
wd_a[13]	6	8	11	0	#65
wd_a[14]	6	8	12	0	#66
wd_a[15]	6	8	13	0	#67
clock0		6	8	14	0	#68
rce_b		6	8	15	0	#69
addr_b[0]	8	8	0	0	#70
addr_b[1]	8	8	1	0	#71
addr_b[2]	8	8	2	0	#72
addr_b[3]	8	8	3	0	#73
addr_b[4]	8	8	4	0	#74
addr_b[5]	8	8	5	0	#75
addr_b[6]	8	8	6	0	#76
addr_b[7]	8	8	7	0	#77
addr_b[8]	1	2	6	0	#78
addr_b[9]	1	3	0	0	#79
addr_b[10]	1	3	11	0	#80
wce_b		1	4	6	0	#81
wd_b[0]		1	5	0	0	#82
wd_b[1]		1	5	11	0	#83
wd_b[2]		10	2	6	0	#84
wd_b[3]		10	3	0	0	#85
wd_b[4]		10	3	11	0	#86
wd_b[5]		10	4	6	0	#87
wd_b[6]		10	5	0	0	#88
wd_b[7]		10	5	11	0	#89
wd_b[8]		2	1	6	0	#90
wd_b[9]		3	1	0	0	#91
wd_b[10]	3	1	13	0	#92
wd_b[11]	5	1	6	0	#93
wd_b[12]	6	1	0	0	#94
wd_b[13]	6	1	13	0	#95
wd_b[14]	1	2	7	0	#96
wd_b[15]	1	3	1	0	#97
id[0]		1	4	7	0	#98
