[2025-09-17 09:54:52] START suite=qualcomm_srv trace=srv420_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv420_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000002 cycles: 2727504 heartbeat IPC: 3.666 cumulative IPC: 3.666 (Simulation time: 00 hr 00 min 36 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 5216822 cumulative IPC: 3.834 (Simulation time: 00 hr 01 min 12 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 5216822 cumulative IPC: 3.834 (Simulation time: 00 hr 01 min 12 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 5216823 heartbeat IPC: 4.017 cumulative IPC: 5 (Simulation time: 00 hr 01 min 12 sec)
Heartbeat CPU 0 instructions: 30000008 cycles: 14743409 heartbeat IPC: 1.05 cumulative IPC: 1.05 (Simulation time: 00 hr 02 min 24 sec)
Heartbeat CPU 0 instructions: 40000008 cycles: 24299058 heartbeat IPC: 1.047 cumulative IPC: 1.048 (Simulation time: 00 hr 03 min 38 sec)
Heartbeat CPU 0 instructions: 50000009 cycles: 33997762 heartbeat IPC: 1.031 cumulative IPC: 1.042 (Simulation time: 00 hr 04 min 52 sec)
Heartbeat CPU 0 instructions: 60000009 cycles: 43620443 heartbeat IPC: 1.039 cumulative IPC: 1.042 (Simulation time: 00 hr 06 min 05 sec)
Heartbeat CPU 0 instructions: 70000013 cycles: 53091121 heartbeat IPC: 1.056 cumulative IPC: 1.044 (Simulation time: 00 hr 07 min 21 sec)
Heartbeat CPU 0 instructions: 80000013 cycles: 62346489 heartbeat IPC: 1.08 cumulative IPC: 1.05 (Simulation time: 00 hr 08 min 36 sec)
Heartbeat CPU 0 instructions: 90000014 cycles: 71997956 heartbeat IPC: 1.036 cumulative IPC: 1.048 (Simulation time: 00 hr 09 min 51 sec)
Heartbeat CPU 0 instructions: 100000016 cycles: 81466512 heartbeat IPC: 1.056 cumulative IPC: 1.049 (Simulation time: 00 hr 11 min 06 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv420_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000018 cycles: 91035435 heartbeat IPC: 1.045 cumulative IPC: 1.049 (Simulation time: 00 hr 12 min 19 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 95341404 cumulative IPC: 1.049 (Simulation time: 00 hr 13 min 32 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 95341404 cumulative IPC: 1.049 (Simulation time: 00 hr 13 min 32 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv420_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.049 instructions: 100000002 cycles: 95341404
CPU 0 Branch Prediction Accuracy: 94.29% MPKI: 10.25 Average ROB Occupancy at Mispredict: 41.23
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1253
BRANCH_INDIRECT: 0.1686
BRANCH_CONDITIONAL: 9.411
BRANCH_DIRECT_CALL: 0.2304
BRANCH_INDIRECT_CALL: 0.07462
BRANCH_RETURN: 0.2355


====Backend Stall Breakdown====
ROB_STALL: 1852485
LQ_STALL: 0
SQ_STALL: 264935


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 191.29407
REPLAY_LOAD: 74.17146
NON_REPLAY_LOAD: 14.027081

== Total ==
ADDR_TRANS: 451454
REPLAY_LOAD: 268204
NON_REPLAY_LOAD: 1132827

== Counts ==
ADDR_TRANS: 2360
REPLAY_LOAD: 3616
NON_REPLAY_LOAD: 80760

cpu0->cpu0_STLB TOTAL        ACCESS:    1553265 HIT:    1392356 MISS:     160909 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1553265 HIT:    1392356 MISS:     160909 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 113 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    4738655 HIT:    2830733 MISS:    1907922 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    3695503 HIT:    2169316 MISS:    1526187 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     174058 HIT:      80924 MISS:      93134 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     533147 HIT:     530656 MISS:       2491 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     335947 HIT:      49837 MISS:     286110 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 38.61 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14380925 HIT:   10789347 MISS:    3591578 MSHR_MERGE:    1020628
cpu0->cpu0_L1I LOAD         ACCESS:   14380925 HIT:   10789347 MISS:    3591578 MSHR_MERGE:    1020628
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 22.89 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   24785251 HIT:   22484086 MISS:    2301165 MSHR_MERGE:     666592
cpu0->cpu0_L1D LOAD         ACCESS:   14470447 HIT:   12949726 MISS:    1520721 MSHR_MERGE:     396166
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    9945319 HIT:    9503862 MISS:     441457 MSHR_MERGE:     267386
cpu0->cpu0_L1D TRANSLATION  ACCESS:     369485 HIT:      30498 MISS:     338987 MSHR_MERGE:       3040
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 37.04 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   11800555 HIT:   10987131 MISS:     813424 MSHR_MERGE:     431307
cpu0->cpu0_ITLB LOAD         ACCESS:   11800555 HIT:   10987131 MISS:     813424 MSHR_MERGE:     431307
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 17.51 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   23287815 HIT:   21686554 MISS:    1601261 MSHR_MERGE:     430112
cpu0->cpu0_DTLB LOAD         ACCESS:   23287815 HIT:   21686554 MISS:    1601261 MSHR_MERGE:     430112
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 16.08 cycles
cpu0->LLC TOTAL        ACCESS:    2199409 HIT:    2007747 MISS:     191662 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:    1526187 HIT:    1393977 MISS:     132210 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      93134 HIT:      69000 MISS:      24134 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     293978 HIT:     293785 MISS:        193 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     286110 HIT:     250985 MISS:      35125 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 91.68 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       4044
  ROW_BUFFER_MISS:     187425
  AVG DBUS CONGESTED CYCLE: 7.245
Channel 0 WQ ROW_BUFFER_HIT:      16449
  ROW_BUFFER_MISS:      93442
  FULL:          0
Channel 0 REFRESHES ISSUED:       7945

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       820898       263864       147361         5573
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          392         8123        37655         6853
  STLB miss resolved @ L2C                0         1091        12961        37266         3430
  STLB miss resolved @ LLC                0         1096        30054       131260        13910
  STLB miss resolved @ MEM                0          157         3586        16755        21001

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             101392        16911       357033       131658         1977
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          135         2141        11456          470
  STLB miss resolved @ L2C                0           82         4958        15057          233
  STLB miss resolved @ LLC                0          223        16462        84436          919
  STLB miss resolved @ MEM                0           43         2030         6497         2057
[2025-09-17 10:08:24] END   suite=qualcomm_srv trace=srv420_ap (rc=0)
