<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE patent-application-publication SYSTEM "pap-v16-2002-01-01.dtd" [
<!ENTITY US20030005018A1-20030102-D00000.TIF SYSTEM "US20030005018A1-20030102-D00000.TIF" NDATA TIF>
<!ENTITY US20030005018A1-20030102-D00001.TIF SYSTEM "US20030005018A1-20030102-D00001.TIF" NDATA TIF>
<!ENTITY US20030005018A1-20030102-D00002.TIF SYSTEM "US20030005018A1-20030102-D00002.TIF" NDATA TIF>
<!ENTITY US20030005018A1-20030102-D00003.TIF SYSTEM "US20030005018A1-20030102-D00003.TIF" NDATA TIF>
<!ENTITY US20030005018A1-20030102-D00004.TIF SYSTEM "US20030005018A1-20030102-D00004.TIF" NDATA TIF>
<!ENTITY US20030005018A1-20030102-D00005.TIF SYSTEM "US20030005018A1-20030102-D00005.TIF" NDATA TIF>
<!ENTITY US20030005018A1-20030102-D00006.TIF SYSTEM "US20030005018A1-20030102-D00006.TIF" NDATA TIF>
]>
<patent-application-publication>
<subdoc-bibliographic-information>
<document-id>
<doc-number>20030005018</doc-number>
<kind-code>A1</kind-code>
<document-date>20030102</document-date>
</document-id>
<publication-filing-type>new</publication-filing-type>
<domestic-filing-data>
<application-number>
<doc-number>10184992</doc-number>
</application-number>
<application-number-series-code>10</application-number-series-code>
<filing-date>20020701</filing-date>
</domestic-filing-data>
<foreign-priority-data>
<priority-application-number>
<doc-number>2001-199317</doc-number>
</priority-application-number>
<filing-date>20010629</filing-date>
<country-code>JP</country-code>
</foreign-priority-data>
<technical-information>
<classification-ipc>
<classification-ipc-primary>
<ipc>G06G007/16</ipc>
</classification-ipc-primary>
<classification-ipc-edition>07</classification-ipc-edition>
</classification-ipc>
<classification-us>
<classification-us-primary>
<uspc>
<class>708</class>
<subclass>835000</subclass>
</uspc>
</classification-us-primary>
</classification-us>
<title-of-invention>Analog multiplication circuit</title-of-invention>
</technical-information>
<inventors>
<first-named-inventor>
<name>
<given-name>Shuhei</given-name>
<family-name>Kawauchi</family-name>
</name>
<residence>
<residence-non-us>
<city>Sapporo-shi</city>
<country-code>JP</country-code>
</residence-non-us>
</residence>
<authority-applicant>INV</authority-applicant>
</first-named-inventor>
</inventors>
<assignee>
<organization-name>A &amp; CMOS, INC.</organization-name>
<assignee-type>03</assignee-type>
</assignee>
<correspondence-address>
<name-1>SUGHRUE MION, PLLC</name-1>
<name-2></name-2>
<address>
<address-1>2100 PENNSYLVANIA AVENUE, N.W.</address-1>
<city>WASHINGTON</city>
<state>DC</state>
<postalcode>20037</postalcode>
<country>
<country-code>US</country-code>
</country>
</address>
</correspondence-address>
</subdoc-bibliographic-information>
<subdoc-abstract>
<paragraph id="A-0001" lvl="0">An analog multiplication circuit for outputting an output multiplied by an input electric current with a predetermined number can be provided with a simple structure. The circuit comprises a gate voltage control portion <highlight><bold>1 </bold></highlight>having a first operation amplifier <highlight><bold>13 </bold></highlight>and a first MOSFET <highlight><bold>14 </bold></highlight>operated in a MOS Ohmic region and at least one operation portion <highlight><bold>3 </bold></highlight>having the second operation amplifier <highlight><bold>32, </bold></highlight>a first resistance <highlight><bold>31, </bold></highlight>an electric current mirror circuit <highlight><bold>34 </bold></highlight>and a second MOSFET <highlight><bold>33 </bold></highlight>operated in a MOS Ohmic region, wherein a first input electric current I<highlight><bold>1 </bold></highlight>is supplied to the first MOSFET <highlight><bold>14 </bold></highlight>and a second input electric current I<highlight><bold>2 </bold></highlight>is supplied to the first resistance <highlight><bold>31 </bold></highlight>so as to output an output electric current IOUT by multiplying I<highlight><bold>1 </bold></highlight>with I<highlight><bold>2 </bold></highlight>from an output-side transistor <highlight><bold>36 </bold></highlight>of the electric mirror circuit <highlight><bold>34. </bold></highlight></paragraph>
</subdoc-abstract>
<subdoc-description>
<summary-of-invention>
<section>
<heading lvl="1">BACKGROUND OF THE INVENTION </heading>
<paragraph id="P-0001" lvl="0"><number>&lsqb;0001&rsqb;</number> 1. Field of the Invention </paragraph>
<paragraph id="P-0002" lvl="0"><number>&lsqb;0002&rsqb;</number> The present invention relates to an analog multiplication circuit for multiplying an input electric current. </paragraph>
<paragraph id="P-0003" lvl="0"><number>&lsqb;0003&rsqb;</number> 2. Discussion of the Related Art </paragraph>
<paragraph id="P-0004" lvl="0"><number>&lsqb;0004&rsqb;</number> For example, in the case of a temperature control of TCXO (temperature control crystal oscillator) and a ceramic oscillator, it is necessary to utilize a signal having temperature characteristic of a curve of the second order as shown A in <cross-reference target="DRAWINGS">FIG. 8</cross-reference> and a curve of the third order as shown B in <cross-reference target="DRAWINGS">FIG. 9</cross-reference>. </paragraph>
<paragraph id="P-0005" lvl="0"><number>&lsqb;0005&rsqb;</number> In <cross-reference target="DRAWINGS">FIG. 8</cross-reference>, three liner lines a, b and c having the different inclinations are provided so as to obtain a signal having the temperature characteristic A approximating the curve of the second order in <cross-reference target="DRAWINGS">FIG. 8</cross-reference>. By switching the linear line at a respective intersection, a signal having a characteristic A&prime; can be obtained as an approximate line of the temperature characteristic A of the curvature of the second order. </paragraph>
<paragraph id="P-0006" lvl="0"><number>&lsqb;0006&rsqb;</number> In order to obtain a signal having the temperature characteristic B of the curvature of the third order as shown in <cross-reference target="DRAWINGS">FIG. 9</cross-reference>, for example, three liner lines d, e, f having the different inclinations are provided for approximating the curvature as shown in <cross-reference target="DRAWINGS">FIG. 9</cross-reference>. By switching the liner line at a respective intersection, a signal having a characteristic B can be obtained as an approximate line of the temperature characteristic B of the curvature of the third order. </paragraph>
<paragraph id="P-0007" lvl="0"><number>&lsqb;0007&rsqb;</number> However, in the case of approximating a characteristic of the curvature of N-order (N&gt;2, integer number) by switching the characteristic of a liner line at each intersection, the characteristic of the curvature of the N-order is discontinuous at each intersection. At the both side regions adjacent to the intersection, a gap between the liner line and the curvature of the N-order would is relatively large so that an error could not be ignored. </paragraph>
<paragraph id="P-0008" lvl="0"><number>&lsqb;0008&rsqb;</number> In order to resolve the discontinuous and the error described above, it may increase number of liner lines for approximating the curvature. However, a structure of a circuit would become complicated. </paragraph>
</section>
<section>
<heading lvl="1">OBJECT AND SUMMARY OF THE INVENTION </heading>
<paragraph id="P-0009" lvl="0"><number>&lsqb;0009&rsqb;</number> To accomplish the above drawback, a purpose of the present invention is to provide an analog, multiplication circuit with a simple structure, wherein an input electric current is multiplied by a predetermined number and a multiplied output is continuously adjusted by reducing an error caused by a characteristic of a polynomial expression. </paragraph>
<paragraph id="P-0010" lvl="0"><number>&lsqb;0010&rsqb;</number> To accomplish the above purpose, an analog multiplication circuit comprises a gate voltage control portion including a first MOSFET and a first operation amplifier, the first MOSFET having a first main electrode connected to a first battery terminal, a second main electrode connected to one of input terminals of the first operation amplifier and a gate electrode connected to an output terminal of the first operation amplifier, wherein the first MOSFET is operated in a MOS Ohmic region in accordance with a voltage between the first battery terminal and the other of the input terminals of the first operation amplifier; and at least one operation portion comprising a second MOSFET, a second operation amplifier, and a first resistance and an electric current mirror circuit having a pair of transistors of which each control electrode is commonly connected, the second MOSFET having a first main electrode connected to a first battery terminal, a second main electrode connected to one of input terminals of the second operation amplifier and a gate electrode connected to an output terminal of the first operation amplifier of the gate control portion, wherein the first resistance is provided at a point between the other of the input terminals of the second operation amplifier and the first battery terminal and an output terminal of the second operation amplifier is connected to the control electrodes of the pair of transistors of the electric current mirror circuit, wherein the circuit is characterized in that the first input electric current is supplied to a path between the first and second main electrodes, the second main electrode of the first MOSFET and the input electric current is supplied to the first resistance and the first input electric current is multiplied with the second input electric current in the electric current mirror circuit so as to output an output electric current. </paragraph>
<paragraph id="P-0011" lvl="0"><number>&lsqb;0011&rsqb;</number> In accordance with the first aspect of the present invention, the gate voltage control portion including the first operation amplifier and the first MOSFET operated in the MOS Ohmic region and at leas one operation portion including the second operation amplifier, the first resistance, an electric current mirror circuit and the second MOSFET operated in the MOS Ohmic region can be formed by a simple structure. The second operation amplifier adjusts the control voltage of the pair of transistors of the electric current mirror circuit so as to equal the both input voltages so that a value of an output electric current is obtained by multiplying the first input electric current I<highlight><bold>1</bold></highlight> and the second input electric current from the output transistor of the electric current mirror circuit. In the case of I<highlight><bold>1</bold></highlight>&equals;I<highlight><bold>2</bold></highlight>, the output electric current is I<highlight><bold>1</bold></highlight><highlight><superscript>2</superscript></highlight>. If the input electric current has a linear temperature characteristic, the output electric current is in proportion to square temperature. In the present specification, MOSFET means a known MOS type field effect transistor (FET). </paragraph>
<paragraph id="P-0012" lvl="0"><number>&lsqb;0012&rsqb;</number> The second aspect of the present invention is characterized of further comprising another gate voltage control portion and another operation portion in addition to the circuit as described above, wherein a gate electrode of the second MOSFET of the first operation portion is connected to an output terminal of the first operation amplifier of the first gate voltage control portion, a gate electrode of the second MOSFET of the second operation portion is connected to an output terminal of the first operation amplifier of the second gate voltage control portion and an output electric current of the electric mirror circuit of the operation portion is supplied into the first resistance of the second operation portion, a first input electric current in supplied to a path between a first main electrode and the second main electrode of the first MOSFET of the first gate voltage control portion, a second input electric current is supplied to the first resistance of the first operation portion and a third input electric current is supplied to a path between the main electrode and the second main electrode of the first MOSFET of the second gate voltage control portion so that the first input electric current, the second input electric current and the third input electric current are multiplied so as to output an output electric current. </paragraph>
<paragraph id="P-0013" lvl="0"><number>&lsqb;0013&rsqb;</number> Regarding the second aspect of the present invention, two sets of the gate voltage control portions and operation portions are formed in a simple structure. The control voltages of the pair of transistors of the electric mirror circuit of the first operation portion are adjusted by the second operation amplifier of the second operation so as to equal the both input voltage and control voltages of the pair of the transistors of the electric mirror circuit of the second operation portion are controlled so that an output electric current obtained by multiplying the input electric current I<highlight><bold>1</bold></highlight>, the second input electric current I<highlight><bold>2</bold></highlight> and the third input electric current I<highlight><bold>3</bold></highlight> from the output transistor of the electric current mirror circuit of the second operation. In the case of I<highlight><bold>1</bold></highlight>&equals;I<highlight><bold>2</bold></highlight>, I<highlight><bold>2</bold></highlight>&equals;I<highlight><bold>3</bold></highlight> or I<highlight><bold>3</bold></highlight>&equals;I<highlight><bold>1</bold></highlight>, the output electric current of I<highlight><bold>1</bold></highlight><highlight><superscript>2</superscript></highlight>&times;I<highlight><bold>3</bold></highlight>, I<highlight><bold>2</bold></highlight><highlight><superscript>2</superscript></highlight>&times;I<highlight><bold>1</bold></highlight> or I<highlight><bold>3</bold></highlight><highlight><superscript>2</superscript></highlight>&times;I<highlight><bold>1</bold></highlight> can be obtained. In the case of I<highlight><bold>1</bold></highlight>&equals;I<highlight><bold>2</bold></highlight>&equals;I<highlight><bold>3</bold></highlight>, the output electric current of I<highlight><bold>1</bold></highlight><highlight><superscript>3 </superscript></highlight>can be obtained. If the input electric current has a linear temperature characteristic, the output electric current is in proportion to cube temperature (T<highlight><superscript>3</superscript></highlight>). </paragraph>
<paragraph id="P-0014" lvl="0"><number>&lsqb;0014&rsqb;</number> The third aspect of the present invention is characterized in that the operation portion is formed by a multi-stop formation, wherein an output electric current from the electric mirror circuit of a former step operation portion is supplied to a first resistance of a next step operation portion and the first input electric current is raised to the several power and an output electric current is output from the last step operation portion. </paragraph>
<paragraph id="P-0015" lvl="0"><number>&lsqb;0015&rsqb;</number> The circuit has a simple structure in which a plurality of operation portions are successively connected in a multi step formation so that output electric current by raised to the several power of the input electric current is output from an electric current mirror circuit of the last operation portion. If the input electric current has a linear temperature characteristic, the output electric current is in proportion to power of temperature (T<highlight><superscript>n</superscript></highlight>). </paragraph>
<paragraph id="P-0016" lvl="0"><number>&lsqb;0016&rsqb;</number> The fourth aspect of the present invention is characterized in that the operation portion is formed by a multi-step formation in the circuit as described above, wherein an output electric current from the electric mirror circuit of a former step operation portion is supplied to a first resistance of a next operation portion and the analog multiplication circuit further comprising an adder circuit for adding output electric current from each step operation portion so as to output a solution of polynomial expression with respect to the first input electric current from the adder circuit. </paragraph>
<paragraph id="P-0017" lvl="0"><number>&lsqb;0017&rsqb;</number> The circuit is a simple structure in which a plurality of operation portions are successively connected in series and an output of each operation portion is added in the adder circuit. An output as a solution of a polynomial expression with respect to the first input electric current can be obtained. If the input electric current has a linearly temperature characteristic, it can be obtained an output in proportion to the polynomial expression with respect to temperature. Particularly, in order to obtain the output of the polynomial expression as an electric current output, the output electric current of each operation portion can be added by merely shorting the electric current output wire of the each operation portion. </paragraph>
<paragraph id="P-0018" lvl="0"><number>&lsqb;0018&rsqb;</number> The fifth aspect of the present invention is characterized in that the gate voltage control portion comprises a second resistance and a battery source which are connected in series between the first battery terminal and the second battery terminal and the other of input terminals of the first operation amplifier of the gate voltage control portion is connected to a connecting point between the second resistance and the battery source. </paragraph>
<paragraph id="P-0019" lvl="0"><number>&lsqb;0019&rsqb;</number> The temperature characteristic of the first and second resistance can be canceled by utilizing the second resistance of the gate voltage control portion and the first resistant of the operation portion having the same characteristic Therefore, a low-priced resistance having a temperature characteristic can be utilized as the first and second resistances. </paragraph>
<paragraph id="P-0020" lvl="0"><number>&lsqb;0020&rsqb;</number> The sixth aspect of the present invention is characterized in that the gate voltage control portion comprises a battery source connected to a point between the other of input terminals of the first operation amplifier and the first battery terminal of the gate voltage control portion </paragraph>
<paragraph id="P-0021" lvl="0"><number>&lsqb;0021&rsqb;</number> The gate voltage of the first MOSFET of the gate voltage control portion is obtained by a voltage source. </paragraph>
<paragraph id="P-0022" lvl="0"><number>&lsqb;0022&rsqb;</number> The seventh aspect of the present invention is characterized in that the pair of transistors of the electric current mirror circuit of the operation portion are MOSFET. </paragraph>
<paragraph id="P-0023" lvl="0"><number>&lsqb;0023&rsqb;</number> The pair of the transistor of the electric current mirror circuit of the operation portion is MOSFET, respectively so that the first MOSFET of the gate voltage control portion and the second MOFET of the operation portion are formed on the same substrate of a semiconductor. </paragraph>
<paragraph id="P-0024" lvl="0"><number>&lsqb;0024&rsqb;</number> The eighth aspect of the present invention is characterized in that the first MOSFET of the gate voltage control portion and the second MOSFET of the operation portion are p-channel type MOSFETs and the pair of MOSFET of the electric current mirror circuit of the operation portion are n-channel type MOSFETs. </paragraph>
<paragraph id="P-0025" lvl="0"><number>&lsqb;0025&rsqb;</number> The first and second MOSFETs controlled by the first operation amplifier of the gate voltage control portion is p-channel type and the pair of MOSFETs of the electric mirror channel controlled by the second operation amplifier of the operation portion is n-channel type so that a structure of the circuit can be simplified. </paragraph>
<paragraph id="P-0026" lvl="0"><number>&lsqb;0026&rsqb;</number> The ninth aspect of the present invention is Characterized in that the first MOSFET of the gate voltage control portion and the second MOSFET of the operation portion are n-channel type MOSFETs and the pair of MOSFET of the electric current mirror circuit of the operation portion are p-channel type MOSFETs. </paragraph>
<paragraph id="P-0027" lvl="0"><number>&lsqb;0027&rsqb;</number> The first and second MOSFETs controlled by the first operation amplifier of the gate voltage control portion is n-channel type and the pair of the MOSFETs of the electric current mirror circuit controlled by the second operation amplifier of the operation portion is p-channel so that the structure of the circuit can be simplified. </paragraph>
<paragraph id="P-0028" lvl="0"><number>&lsqb;0028&rsqb;</number> The tenth aspect of the present invention as claimed is characterized in that at least the first MOSFET and the operation amplifier of the gate voltage control portion and the second MOSFET, the second operation amplifier and the pair of MOSFETs in the electric current mirror circuit of the operation portion are formed in the same substrate of a semiconductor. </paragraph>
<paragraph id="P-0029" lvl="0"><number>&lsqb;0029&rsqb;</number> At least the first MOSFET, the first operation amplifier, the second MOSFET, the second operation amplifier and the electric mirror circuit can be formed on the same substrate of a semiconductor so that the whole structure of the multiplication circuit can be down sized.</paragraph>
</section>
</summary-of-invention>
<brief-description-of-drawings>
<section>
<heading lvl="1">BRIEF DESCRIPTION OF THE DRAWINGS </heading>
<paragraph id="P-0030" lvl="0"><number>&lsqb;0030&rsqb;</number> A more complete appreciation of the invention and many of the attendant advantages thereof will be readily obtained as the same becomes better understood by reference to the following detailed description when considered in connection with the accompanying drawings, wherein: </paragraph>
<paragraph id="P-0031" lvl="0"><number>&lsqb;0031&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 1</cross-reference> shows an analog multiplication circuit of the first embodiment according to the present invention; </paragraph>
<paragraph id="P-0032" lvl="0"><number>&lsqb;0032&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 2</cross-reference> shows a circuit of the second embodiment according to the present invention; </paragraph>
<paragraph id="P-0033" lvl="0"><number>&lsqb;0033&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 3</cross-reference> shows a circuit of the third embodiment according to the present invention; </paragraph>
<paragraph id="P-0034" lvl="0"><number>&lsqb;0034&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 4</cross-reference> shows a circuit of the fourth embodiment according to the present invention; </paragraph>
<paragraph id="P-0035" lvl="0"><number>&lsqb;0035&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 5</cross-reference> shows another gate voltage control portion of an analog multiplication circuit according to the present invention; </paragraph>
<paragraph id="P-0036" lvl="0"><number>&lsqb;0036&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 6</cross-reference> shows another circuit according to the present invention; </paragraph>
<paragraph id="P-0037" lvl="0"><number>&lsqb;0037&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 7</cross-reference> shows another circuit according to the present invention; </paragraph>
<paragraph id="P-0038" lvl="0"><number>&lsqb;0038&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 8</cross-reference> is a drawing for explaining a method how a curvature of the second order is approximated with three liens; and </paragraph>
<paragraph id="P-0039" lvl="0"><number>&lsqb;0039&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 9</cross-reference> is a drawing for explaining a method how a curvature of the third order is approximated with three lines.</paragraph>
</section>
</brief-description-of-drawings>
<detailed-description>
<section>
<heading lvl="1">DETAILED DESCRIPTION OF THE INVENTION </heading>
<paragraph id="P-0040" lvl="0"><number>&lsqb;0040&rsqb;</number> Embodiments of an analog multiplication circuit according to the present invention will be described with reference to <cross-reference target="DRAWINGS">FIGS. 1 through 7</cross-reference>. </paragraph>
<paragraph id="P-0041" lvl="7"><number>&lsqb;0041&rsqb;</number> (The First Embodiment) </paragraph>
<paragraph id="P-0042" lvl="0"><number>&lsqb;0042&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 1</cross-reference> shows a structure of a circuit of the first embodiment according to the present invention. The analog multiplication circuit comprises a gate voltage control portion <highlight><bold>1</bold></highlight>, a first input portion <highlight><bold>2</bold></highlight>, an operating portion <highlight><bold>3</bold></highlight> and a second input portion <highlight><bold>4</bold></highlight>. </paragraph>
<paragraph id="P-0043" lvl="0"><number>&lsqb;0043&rsqb;</number> The gate voltage control portion <highlight><bold>1</bold></highlight> includes a resistance (a second resistance) I<highlight><bold>1</bold></highlight>, a battery source I<highlight><bold>2</bold></highlight>, an operation amplifier (a first operation amplifier) <highlight><bold>13</bold></highlight> and p-channel type MOSFET (a first MOSFET) <highlight><bold>14</bold></highlight>. </paragraph>
<paragraph id="P-0044" lvl="0"><number>&lsqb;0044&rsqb;</number> The resistance I<highlight><bold>1</bold></highlight> has one terminal connected to a VDD (as the first battery source terminal) and the other terminal connected to the ground (the second battery source terminal) and a reverse input terminal of the operation amplifier <highlight><bold>13</bold></highlight>. The MOSFET <highlight><bold>14</bold></highlight> has a source electrode (as the first main electrode) connected to the VDD, a drain electrode (as the second main electrode) connected to the non-reverse input terminal of the operation amplifier <highlight><bold>13</bold></highlight> and a gate electrode connected to an output terminal of the operation amplifier <highlight><bold>13</bold></highlight>. </paragraph>
<paragraph id="P-0045" lvl="0"><number>&lsqb;0045&rsqb;</number> The first input portion <highlight><bold>2</bold></highlight> is formed at a portion between the drain electrode of the MOSFET <highlight><bold>14</bold></highlight> and the ground in the gate voltage control portion. The first input battery source <highlight><bold>5</bold></highlight> is connected to the first input portion <highlight><bold>2</bold></highlight> so as to supply an first input electric current I<highlight><bold>1</bold></highlight> having an optional characteristic to a path between the drain and the MOSFET <highlight><bold>14</bold></highlight>. </paragraph>
<paragraph id="P-0046" lvl="0"><number>&lsqb;0046&rsqb;</number> The operation portion <highlight><bold>3</bold></highlight> includes a resistance (the first resistance) <highlight><bold>31</bold></highlight>, an operation amplifier (the second operation amplifier) <highlight><bold>32</bold></highlight>, a p-channel type MOSFET (the second MOSFET) <highlight><bold>33</bold></highlight> and an electric current mirror circuit <highlight><bold>34</bold></highlight>. The electric current mirror circuit <highlight><bold>34</bold></highlight> has a pair of n-channel type MOSFETs <highlight><bold>35</bold></highlight> and <highlight><bold>36</bold></highlight>. </paragraph>
<paragraph id="P-0047" lvl="0"><number>&lsqb;0047&rsqb;</number> One terminal of the resistance <highlight><bold>31</bold></highlight> is connected to a VDD and the other terminal is connected to a reverse input terminal of the operation amplifier <highlight><bold>32</bold></highlight>. In the MOSFET <highlight><bold>33</bold></highlight>, a source electrode (the first main electrode) is connected to the VDD, a drain electrode (the second main electrode) is connected to a non-reverse input terminal of the operation amplifier <highlight><bold>32</bold></highlight> and the ground through a path between the drain and the source of the input MOSFET <highlight><bold>35</bold></highlight> of the electric current mirror circuit <highlight><bold>34</bold></highlight>. An output terminal of the operation amplifier <highlight><bold>32</bold></highlight> is connected to a gate electrode of the MOSFETS <highlight><bold>35</bold></highlight> and <highlight><bold>36</bold></highlight> of the electric mirror circuit <highlight><bold>34</bold></highlight>. The output electric current IOUT is taken from an output terminal <highlight><bold>37</bold></highlight> connected to the drain electrode of the output MOSFET <highlight><bold>36</bold></highlight> of the electric mirror circuit <highlight><bold>34</bold></highlight>. </paragraph>
<paragraph id="P-0048" lvl="0"><number>&lsqb;0048&rsqb;</number> The second input portion <highlight><bold>4</bold></highlight> is formed at a portion between the other terminal of the resistance <highlight><bold>31</bold></highlight> of the operation portion <highlight><bold>3</bold></highlight> and the ground so as to supply a second input electric current I<highlight><bold>2</bold></highlight> having an optional characteristic to the resistance <highlight><bold>31</bold></highlight> by connecting the second input battery source <highlight><bold>6</bold></highlight> and the second input portion <highlight><bold>4</bold></highlight>. </paragraph>
<paragraph id="P-0049" lvl="0"><number>&lsqb;0049&rsqb;</number> At least the operation amplifier <highlight><bold>13</bold></highlight> and MOSFET <highlight><bold>14</bold></highlight> of the gate voltage control portion <highlight><bold>1</bold></highlight> and the operation amplifier <highlight><bold>32</bold></highlight>, MOSFET <highlight><bold>33</bold></highlight> and the electric mirror circuit <highlight><bold>34</bold></highlight> of the operation portion <highlight><bold>3</bold></highlight> are formed on the same substrate of a semiconductor. </paragraph>
<paragraph id="P-0050" lvl="0"><number>&lsqb;0050&rsqb;</number> Under the structure described above, a voltage (R<highlight><bold>11</bold></highlight>&times;I<highlight><bold>0</bold></highlight>) between a resistance I<highlight><bold>1</bold></highlight> and an electric current (I<highlight><bold>0</bold></highlight>) of the battery source I<highlight><bold>2</bold></highlight> in the gate voltage control-portion is determined a preferable level, i.e. 0.1V&tilde;0.2V so as to actuate the MOSFETs <highlight><bold>14</bold></highlight> and <highlight><bold>33</bold></highlight> controlled by the operation amplifier <highlight><bold>13</bold></highlight> and the second input electric current I<highlight><bold>2</bold></highlight> is determined so as to operate the MOSFET <highlight><bold>33</bold></highlight> in the MOS Ohmic region. </paragraph>
<paragraph id="P-0051" lvl="0"><number>&lsqb;0051&rsqb;</number> Under the condition, in the case of the resistant value of the MOSFET <highlight><bold>14</bold></highlight> is R<highlight><bold>14</bold></highlight>, the resistance (R<highlight><bold>11</bold></highlight>) of the gate voltage control portion <highlight><bold>1</bold></highlight> to which the first input electric current I<highlight><bold>1</bold></highlight> is input is satisfied with the following equation in accordance with a function of the operation amplifier <highlight><bold>13</bold></highlight>. </paragraph>
<paragraph lvl="0"><in-line-formula>R<highlight><bold>11</bold></highlight>&times;I<highlight><bold>0</bold></highlight>&equals;R<highlight><bold>14</bold></highlight>&times;I<highlight><bold>1</bold></highlight>&emsp;&emsp;(1) </in-line-formula></paragraph>
<paragraph id="P-0052" lvl="0"><number>&lsqb;0052&rsqb;</number> In the operation portion <highlight><bold>3</bold></highlight> to which the second input electric current is input, the operation amplifier <highlight><bold>32</bold></highlight> makes the both input voltage values equivalent in accordance with a function of the operation amplifier <highlight><bold>32</bold></highlight>, that is, the gate voltages of a pair of the MOSFET <highlight><bold>35</bold></highlight> and <highlight><bold>36</bold></highlight> of the electric current mirror circuit <highlight><bold>34</bold></highlight> are controlled. In the case that a resistant value of the MOSFET <highlight><bold>33</bold></highlight> is R<highlight><bold>33</bold></highlight> and a drain electric current of the input side MOSFET <highlight><bold>35</bold></highlight> of the electric current mirror circuit <highlight><bold>34</bold></highlight> is ID, the following equation is satisfied. </paragraph>
<paragraph lvl="0"><in-line-formula>R<highlight><bold>21</bold></highlight>&times;I<highlight><bold>2</bold></highlight>&equals;R<highlight><bold>33</bold></highlight>&times;ID<highlight><bold>35</bold></highlight>&emsp;&emsp;(2) </in-line-formula></paragraph>
<paragraph id="P-0053" lvl="0"><number>&lsqb;0053&rsqb;</number> In the case that the drain electric current in the output side MOSFET <highlight><bold>36</bold></highlight> of the electric current mirror circuit <highlight><bold>34</bold></highlight> is ID<highlight><bold>36</bold></highlight>, the output electric current IOUT taken from the output terminal <highlight><bold>37</bold></highlight> of the operation portion <highlight><bold>3</bold></highlight> is satisfied with the following equation. </paragraph>
<paragraph lvl="0"><in-line-formula>IOUT&equals;ID<highlight><bold>36</bold></highlight>&emsp;&emsp;(3) </in-line-formula></paragraph>
<paragraph id="P-0054" lvl="0"><number>&lsqb;0054&rsqb;</number> If the transistor size of the input MOSFET <highlight><bold>35</bold></highlight> and the output MOSFET <highlight><bold>36</bold></highlight> is adjusted, respectively so as to equal the drain electric current (ID<highlight><bold>35</bold></highlight>) of the input MOSFET <highlight><bold>35</bold></highlight> and the drain electric current (ID<highlight><bold>36</bold></highlight>) of the output MOSFET <highlight><bold>36</bold></highlight> in the electric mirror circuit <highlight><bold>34</bold></highlight>, the following equation is satisfied in accordance with the equations (2) and (3): </paragraph>
<paragraph lvl="0"><in-line-formula><highlight><italic>IOUT</italic></highlight>&equals;R<highlight><bold>31</bold></highlight>&times;I<highlight><bold>2</bold></highlight>&divide;R<highlight><bold>33</bold></highlight>&emsp;&emsp;(4) </in-line-formula></paragraph>
<paragraph id="P-0055" lvl="0"><number>&lsqb;0055&rsqb;</number> If the transistor size of the MOSFET <highlight><bold>14</bold></highlight> and the MOSFET <highlight><bold>33</bold></highlight> is adjusted, respectively so as to equal the resistant value (R<highlight><bold>14</bold></highlight>) of the MOSFET <highlight><bold>14</bold></highlight> and the resistant value (R<highlight><bold>33</bold></highlight>) of the MOSFET <highlight><bold>33</bold></highlight>, the following equation is satisfied in accordance with the equations (1) and (4): </paragraph>
<paragraph lvl="0"><in-line-formula><highlight><italic>IOUT&equals;</italic></highlight>R<highlight><bold>31</bold></highlight>&times;I<highlight><bold>2</bold></highlight>&divide;(R<highlight><bold>11</bold></highlight>&times;I<highlight><bold>0</bold></highlight>&divide;I<highlight><bold>1</bold></highlight>)&emsp;&emsp;(5) </in-line-formula></paragraph>
<paragraph id="P-0056" lvl="0"><number>&lsqb;0056&rsqb;</number> If the resistance values R<highlight><bold>11</bold></highlight> and R<highlight><bold>31</bold></highlight> are equal, the following equation can be obtained. </paragraph>
<paragraph lvl="0"><in-line-formula><highlight><italic>IOUT&equals;</italic></highlight>I<highlight><bold>1</bold></highlight>&times;I<highlight><bold>2</bold></highlight>&divide;I<highlight><bold>0</bold></highlight>&emsp;&emsp;(6) </in-line-formula></paragraph>
<paragraph id="P-0057" lvl="0"><number>&lsqb;0057&rsqb;</number> Accordingly, in the case that the value I<highlight><bold>0</bold></highlight> is constant, the value of IOUT is amount of I<highlight><bold>1</bold></highlight>&times;I<highlight><bold>2</bold></highlight>. In the case of I<highlight><bold>1</bold></highlight>&equals;I<highlight><bold>2</bold></highlight>, the vale of IOUT is I<highlight><bold>1</bold></highlight><highlight><superscript>2</superscript></highlight>. In the case of I<highlight><bold>1</bold></highlight>&equals;I<highlight><bold>2</bold></highlight>&equals;kT (electric current having a linearly temperature characteristic, T&equals;temperature &lsqb;&deg;C.&rsqb;, k&equals;constant number), the value of IOUT is an amount corresponding to suqare temperature (T<highlight><superscript>2</superscript></highlight>). </paragraph>
<paragraph id="P-0058" lvl="0"><number>&lsqb;0058&rsqb;</number> The circuit according to the present invention has a simple structure and comprises the gate voltage control portion <highlight><bold>1</bold></highlight> including the resistance I<highlight><bold>1</bold></highlight>, the battery source I<highlight><bold>2</bold></highlight>, the operation amplifier <highlight><bold>13</bold></highlight> and MOSFET <highlight><bold>14</bold></highlight> operated in the MOS Ohmic region and the operation portion <highlight><bold>3</bold></highlight> including the resistant <highlight><bold>31</bold></highlight>, the operation amplifier <highlight><bold>32</bold></highlight>, MOSFET <highlight><bold>33</bold></highlight> operated in the MOS Ohmic region and the electric current mirror circuit <highlight><bold>34</bold></highlight>. When the first input electric current I<highlight><bold>1</bold></highlight> and the second input electric current I<highlight><bold>2</bold></highlight> is input to MOSFET <highlight><bold>14</bold></highlight> and the resistance <highlight><bold>31</bold></highlight>, respectively and the operation amplifier <highlight><bold>32</bold></highlight> controls the gate voltage of the pair of the MOSFETs <highlight><bold>35</bold></highlight> and <highlight><bold>36</bold></highlight> of the electric current mirror circuit <highlight><bold>34</bold></highlight> so as to be equal the both input voltage values, the output electric current is output through the output terminal and its amount is obtained by multiplying the first input electric current with the second input electric current (I<highlight><bold>1</bold></highlight>&times;I<highlight><bold>2</bold></highlight>). If the values of I<highlight><bold>1</bold></highlight> and I<highlight><bold>2</bold></highlight> are equal, the output electric current is square current (I<highlight><bold>1</bold></highlight><highlight><superscript>2</superscript></highlight>). If the input electric current has a linearly temperature characteristic, the output electric current is in proportion to square temperature </paragraph>
<paragraph id="P-0059" lvl="0"><number>&lsqb;0059&rsqb;</number> In the case that the MOSFETs <highlight><bold>14</bold></highlight> and <highlight><bold>33</bold></highlight> controlled by the operation amplifier <highlight><bold>13</bold></highlight> in the gate voltage control portion <highlight><bold>1</bold></highlight> is a p-channel type and the pair of MOSFETs <highlight><bold>35</bold></highlight> and <highlight><bold>36</bold></highlight> of the electric current mirror circuit <highlight><bold>34</bold></highlight> controlled by the operation amplifier <highlight><bold>32</bold></highlight> in the operation portion <highlight><bold>3</bold></highlight> is a n-channel type, a structure of the circuit can be simplified. At least the operation amplifier <highlight><bold>13</bold></highlight> and MOSFET <highlight><bold>14</bold></highlight> of the gate voltage control portion <highlight><bold>1</bold></highlight> and the operation amplifier <highlight><bold>32</bold></highlight>, MOSFET <highlight><bold>33</bold></highlight> and the pair of MOSFETs <highlight><bold>35</bold></highlight> and <highlight><bold>36</bold></highlight> of the electric mirror circuit <highlight><bold>34</bold></highlight> of the operation portion <highlight><bold>3</bold></highlight> are formed on the same substrate of the semiconductor so that the multiplication circuit can be concentrated and down sized. </paragraph>
<paragraph id="P-0060" lvl="7"><number>&lsqb;0060&rsqb;</number> (The Second Embodiment) </paragraph>
<paragraph id="P-0061" lvl="0"><number>&lsqb;0061&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 2</cross-reference> shows an analog multiplication circuit of the second embodiment according to the present invention. The second embodiment comprises a first operation portion <highlight><bold>3</bold></highlight><highlight><italic>a </italic></highlight>and a second operation portion <highlight><bold>3</bold></highlight><highlight><italic>b </italic></highlight>wherein a first input electric current I<highlight><bold>1</bold></highlight>, a second input electric current I<highlight><bold>2</bold></highlight> and a third input electric current I<highlight><bold>3</bold></highlight> are multiplied. </paragraph>
<paragraph id="P-0062" lvl="0"><number>&lsqb;0062&rsqb;</number> The first gate voltage control portion <highlight><bold>1</bold></highlight><highlight><italic>a </italic></highlight>and the second gate voltage control portion has the same structure of the gate voltage control portion <highlight><bold>1</bold></highlight> of the first embodiment described before, respectively. The first operation portion <highlight><bold>3</bold></highlight><highlight><italic>a </italic></highlight>and the second operation portion <highlight><bold>3</bold></highlight><highlight><italic>b </italic></highlight>also has the same structure of the operation portion <highlight><bold>3</bold></highlight> of the first embodiment as described before, respectively. In <cross-reference target="DRAWINGS">FIG. 2</cross-reference>, the same numerals are applied to components of the first gate voltage control portions <highlight><bold>1</bold></highlight><highlight><italic>a </italic></highlight>and <highlight><bold>1</bold></highlight><highlight><italic>b </italic></highlight>of the second embodiment corresponding to those of the gate voltage control portion <highlight><bold>1</bold></highlight> of the first embodiment as shown in <cross-reference target="DRAWINGS">FIG. 1</cross-reference>. Further, suffixes a and b are applied in order to distinguish the first gate voltage control portion <highlight><bold>1</bold></highlight><highlight><italic>a </italic></highlight>and the first gate voltage control portion <highlight><bold>1</bold></highlight><highlight><italic>b</italic></highlight>, respectively. Therefore, the detailed description thereof is omitted. </paragraph>
<paragraph id="P-0063" lvl="0"><number>&lsqb;0063&rsqb;</number> In <cross-reference target="DRAWINGS">FIG. 2</cross-reference>, the first gate voltage portion <highlight><bold>1</bold></highlight><highlight><italic>a</italic></highlight>, the first input portion <highlight><bold>2</bold></highlight>, the first operation portion <highlight><bold>3</bold></highlight><highlight><italic>a </italic></highlight>and the second input portion <highlight><bold>4</bold></highlight> are connected as similar as the arrangement as shown in <cross-reference target="DRAWINGS">FIG. 1</cross-reference>. The first input electric current I<highlight><bold>1</bold></highlight> is supplied from the first input battery source <highlight><bold>5</bold></highlight> connected to the first input portion <highlight><bold>2</bold></highlight> and the second input electric current I<highlight><bold>2</bold></highlight> is supplied from the second input battery source <highlight><bold>6</bold></highlight> connected to the second input portion <highlight><bold>4</bold></highlight>. </paragraph>
<paragraph id="P-0064" lvl="0"><number>&lsqb;0064&rsqb;</number> The second gate voltage control portion <highlight><bold>1</bold></highlight><highlight><italic>b </italic></highlight>and the second operation portion <highlight><bold>3</bold></highlight><highlight><italic>b </italic></highlight>are connected as similar as the arrangement as shown in <cross-reference target="DRAWINGS">FIG. 1</cross-reference>. The third input battery source <highlight><bold>8</bold></highlight> is connected to the third input portion <highlight><bold>7</bold></highlight> at a point between a source electrode of the MOSFET <highlight><bold>14</bold></highlight><highlight><italic>b </italic></highlight>of the second gate voltage control portion <highlight><bold>1</bold></highlight><highlight><italic>b </italic></highlight>and the ground. The third input electric current I<highlight><bold>3</bold></highlight> having an optional characteristic is supplied to a drain source path of the MOSFET <highlight><bold>14</bold></highlight><highlight><italic>b</italic></highlight>. The output electric current Ia of the first operation portion <highlight><bold>3</bold></highlight><highlight><italic>a </italic></highlight>is supplied to a resistance <highlight><bold>31</bold></highlight><highlight><italic>b </italic></highlight>of the second operation portion <highlight><bold>3</bold></highlight><highlight><italic>b. </italic></highlight></paragraph>
<paragraph id="P-0065" lvl="0"><number>&lsqb;0065&rsqb;</number> In the second embodiment, the output electric current Ia obtained from an output terminal <highlight><bold>37</bold></highlight><highlight><italic>a </italic></highlight>of the first operation portion <highlight><bold>3</bold></highlight><highlight><italic>a </italic></highlight>is satisfied with the following equation as similar as the first embodiment. </paragraph>
<paragraph lvl="0"><in-line-formula><highlight><italic>Ia</italic></highlight>&equals;I<highlight><bold>1</bold></highlight>&times;I<highlight><bold>2</bold></highlight>&divide;I<highlight><bold>0</bold></highlight>&emsp;&emsp;(7), </in-line-formula></paragraph>
<paragraph id="P-0066" lvl="2"><number>&lsqb;0066&rsqb;</number> wherein I<highlight><bold>0</bold></highlight> is an electric current of the battery source <highlight><bold>12</bold></highlight><highlight><italic>a. </italic></highlight></paragraph>
<paragraph id="P-0067" lvl="0"><number>&lsqb;0067&rsqb;</number> The output electric current IOUT obtained from a output terminal <highlight><bold>37</bold></highlight><highlight><italic>b </italic></highlight>of the second operation portion <highlight><bold>3</bold></highlight><highlight><italic>b </italic></highlight>is equal to a resistant value of the resistance <highlight><bold>11</bold></highlight><highlight><italic>b </italic></highlight>of the second gate voltage control portion <highlight><bold>1</bold></highlight><highlight><italic>b </italic></highlight>and the a resistant value of the resistance <highlight><bold>31</bold></highlight><highlight><italic>b </italic></highlight>of the second operation portion <highlight><bold>3</bold></highlight><highlight><italic>b</italic></highlight>. The resistant values of the MOSFET <highlight><bold>14</bold></highlight><highlight><italic>b </italic></highlight>of the second gate voltage control portion <highlight><bold>1</bold></highlight><highlight><italic>b </italic></highlight>and the MOSFET <highlight><bold>33</bold></highlight><highlight><italic>b </italic></highlight>of the second operation portion <highlight><bold>3</bold></highlight><highlight><italic>b </italic></highlight>are equal. Under the above condition, the following equation is satisfied: </paragraph>
<paragraph lvl="0"><in-line-formula><highlight><italic>IOUT&equals;</italic></highlight>I<highlight><bold>3</bold></highlight>&times;<highlight><italic>Ia&divide;I<highlight><bold>0</bold></highlight>&prime;</italic></highlight>&emsp;&emsp;(8), </in-line-formula></paragraph>
<paragraph id="P-0068" lvl="2"><number>&lsqb;0068&rsqb;</number> wherein I<highlight><bold>0</bold></highlight>&prime; is an electric current of a battery source <highlight><bold>12</bold></highlight><highlight><italic>b </italic></highlight>of the second gate voltage control portion <highlight><bold>1</bold></highlight><highlight><italic>b</italic></highlight>. By combining the equations (7) and (8), the following equation can be obtained. </paragraph>
<paragraph lvl="0"><in-line-formula><highlight><italic>IOUT&equals;</italic></highlight>I<highlight><bold>1</bold></highlight>&times;I<highlight><bold>2</bold></highlight>&times;I<highlight><bold>3</bold></highlight>&divide;I<highlight><bold>0</bold></highlight>&divide;I<highlight><bold>0</bold></highlight>&prime;&emsp;&emsp;(9) </in-line-formula></paragraph>
<paragraph id="P-0069" lvl="0"><number>&lsqb;0069&rsqb;</number> Accordingly, if the values of I<highlight><bold>0</bold></highlight> and I<highlight><bold>0</bold></highlight>&prime; are constant, the output value can be obtained by multiplying I<highlight><bold>1</bold></highlight>, I<highlight><bold>2</bold></highlight> and I<highlight><bold>3</bold></highlight>. </paragraph>
<paragraph id="P-0070" lvl="0"><number>&lsqb;0070&rsqb;</number> If one pair out of three input electric currents are equal (I<highlight><bold>1</bold></highlight>&equals;I<highlight><bold>2</bold></highlight>, I<highlight><bold>2</bold></highlight>&equals;I<highlight><bold>3</bold></highlight> or I<highlight><bold>3</bold></highlight>&equals;I<highlight><bold>1</bold></highlight>), the output value is I<highlight><bold>1</bold></highlight><highlight><superscript>2</superscript></highlight>&times;I<highlight><bold>3</bold></highlight>, I<highlight><bold>2</bold></highlight><highlight><superscript>2</superscript></highlight>&times;I<highlight><bold>1</bold></highlight> or I<highlight><bold>3</bold></highlight><highlight><superscript>2</superscript></highlight>&times;I<highlight><bold>2</bold></highlight>. If the all input electric currents are equal (I<highlight><bold>1</bold></highlight>&equals;I<highlight><bold>2</bold></highlight>&equals;I<highlight><bold>3</bold></highlight>), the output electric current is I<highlight><bold>1</bold></highlight><highlight><superscript>3</superscript></highlight>. If the input electric current has a linearly temperature characteristic, the output electric current is corresponding to cube temperature (T<highlight><superscript>3</superscript></highlight>). </paragraph>
<paragraph id="P-0071" lvl="0"><number>&lsqb;0071&rsqb;</number> The circuit of the second embodiment according to the present invention has a simple structure having the first and second gate voltage control portions <highlight><bold>1</bold></highlight><highlight><italic>a </italic></highlight>and <highlight><bold>1</bold></highlight><highlight><italic>b </italic></highlight>and the second operation portions <highlight><bold>3</bold></highlight><highlight><italic>a </italic></highlight>and <highlight><bold>3</bold></highlight><highlight><italic>b</italic></highlight>. The output electric current is obtained by multiplying input electric currents I<highlight><bold>1</bold></highlight>, I<highlight><bold>2</bold></highlight> and I<highlight><bold>3</bold></highlight> (I<highlight><bold>1</bold></highlight>&times;I<highlight><bold>2</bold></highlight>&times;I<highlight><bold>3</bold></highlight>). </paragraph>
<paragraph id="P-0072" lvl="0"><number>&lsqb;0072&rsqb;</number> In <cross-reference target="DRAWINGS">FIG. 2</cross-reference>, extra voltage control portions and operation portions can be provided additionally. If an input electric current is supplied to each gate voltage control and an output electric current of the former operation portion is input to the next operation portion in order, an output from the last operation portion is obtained by multiplying the all input electric current (I<highlight><bold>1</bold></highlight>&times;I<highlight><bold>2</bold></highlight>&times;I<highlight><bold>3</bold></highlight>&times;I<highlight><bold>4</bold></highlight>&times; . . . &times;In). </paragraph>
<paragraph id="P-0073" lvl="7"><number>&lsqb;0073&rsqb;</number> (The Third Embodiment) </paragraph>
<paragraph id="P-0074" lvl="0"><number>&lsqb;0074&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 3</cross-reference> shows an analog multiplication circuit of the third embodiment according to the present invention. In the third embodiment another operation portion is added to the circuit as shown in <cross-reference target="DRAWINGS">FIG. 1</cross-reference>. In order to understand easily, a former operation portion is designated as the first operation portion <highlight><bold>3</bold></highlight><highlight><italic>a </italic></highlight>having the same function of the operation portion <highlight><bold>3</bold></highlight> as shown in <cross-reference target="DRAWINGS">FIG. 1</cross-reference> in which the same numeral is applied to the components corresponding to the components of the operation portion <highlight><bold>3</bold></highlight><highlight><italic>a </italic></highlight>and a suffix a is added with each numeral in the first operation portion. The latter operation portion is designated as the second operation portion <highlight><bold>3</bold></highlight><highlight><italic>b </italic></highlight>and a suffix b is added to each numeral in the second operation portion <highlight><bold>3</bold></highlight><highlight><italic>b</italic></highlight>. Therefore, the detailed description thereof is omitted. </paragraph>
<paragraph id="P-0075" lvl="0"><number>&lsqb;0075&rsqb;</number> In the second operation portion <highlight><bold>3</bold></highlight><highlight><italic>b</italic></highlight>, a gate electrode of the MOSFET <highlight><bold>33</bold></highlight><highlight><italic>b </italic></highlight>is connected to an output terminal of the operation amplifier <highlight><bold>13</bold></highlight> of the gate voltage electrode <highlight><bold>1</bold></highlight> and an output electric current Ia of the first operation portion <highlight><bold>3</bold></highlight><highlight><italic>a </italic></highlight>is supplied to a resistance <highlight><bold>31</bold></highlight><highlight><italic>b. </italic></highlight></paragraph>
<paragraph id="P-0076" lvl="0"><number>&lsqb;0076&rsqb;</number> Under the structure, as similar as the first embodiment, in the gate voltage control portion <highlight><bold>1</bold></highlight>, the following equations are satisfied in the first operation portion <highlight><bold>3</bold></highlight><highlight><italic>a </italic></highlight>and the second operation portion <highlight><bold>3</bold></highlight><highlight><italic>b. </italic></highlight></paragraph>
<paragraph lvl="0"><in-line-formula>R<highlight><bold>11</bold></highlight>&times;I<highlight><bold>0</bold></highlight>&equals;R<highlight><bold>14</bold></highlight>&times;I<highlight><bold>1</bold></highlight>&emsp;&emsp;(1) </in-line-formula></paragraph>
<paragraph lvl="0"><in-line-formula>R<highlight><bold>31</bold></highlight><highlight><italic>a</italic></highlight>&times;I<highlight><bold>2</bold></highlight>&equals;R<highlight><bold>33</bold></highlight><highlight><italic>a</italic></highlight>&times;ID<highlight><bold>35</bold></highlight><highlight><italic>a</italic></highlight>&emsp;&emsp;(10) </in-line-formula></paragraph>
<paragraph lvl="0"><in-line-formula>R<highlight><bold>31</bold></highlight><highlight><italic>b</italic></highlight>&times;ID<highlight><bold>36</bold></highlight><highlight><italic>a</italic></highlight>&equals;R<highlight><bold>33</bold></highlight><highlight><italic>b</italic></highlight>&times;ID<highlight><bold>33</bold></highlight><highlight><italic>b</italic></highlight>&emsp;&emsp;(11) </in-line-formula></paragraph>
<paragraph id="P-0077" lvl="0"><number>&lsqb;0077&rsqb;</number> An output electric current IOUT from an output terminal <highlight><bold>37</bold></highlight><highlight><italic>b </italic></highlight>of the second operation portion <highlight><bold>3</bold></highlight><highlight><italic>b </italic></highlight>is as follows: </paragraph>
<paragraph lvl="0"><in-line-formula><highlight><italic>IOUT&equals;</italic></highlight>ID<highlight><bold>36</bold></highlight><highlight><italic>b</italic></highlight>&emsp;&emsp;(12) </in-line-formula></paragraph>
<paragraph id="P-0078" lvl="0"><number>&lsqb;0078&rsqb;</number> In the second amplifier <highlight><bold>3</bold></highlight><highlight><italic>b</italic></highlight>, if the transistor size of the MOSFET <highlight><bold>35</bold></highlight><highlight><italic>b </italic></highlight>and that of the MOSFET <highlight><bold>36</bold></highlight><highlight><italic>b </italic></highlight>are adjusted to be equal ID<highlight><bold>35</bold></highlight><highlight><italic>b </italic></highlight>and ID<highlight><bold>36</bold></highlight><highlight><italic>b</italic></highlight>, the following equation is introduced from the equations (12) and (11). </paragraph>
<paragraph id="P-0079" lvl="0"><number>&lsqb;0079&rsqb;</number> In the first operation portion <highlight><bold>3</bold></highlight><highlight><italic>a</italic></highlight>, if the transistor size of the MOSFET <highlight><bold>35</bold></highlight><highlight><italic>a </italic></highlight>and that of the MOSFET <highlight><bold>36</bold></highlight><highlight><italic>a </italic></highlight>are adjusted to be equal ID<highlight><bold>35</bold></highlight><highlight><italic>a </italic></highlight>and ID<highlight><bold>36</bold></highlight><highlight><italic>a</italic></highlight>, the following equation is introduced from equations (13) and (10). </paragraph>
<paragraph lvl="0"><in-line-formula><highlight><italic>IOUT</italic></highlight>&equals;R<highlight><bold>31</bold></highlight><highlight><italic>b</italic></highlight>&divide;R<highlight><bold>33</bold></highlight><highlight><italic>b</italic></highlight>&times;R<highlight><bold>31</bold></highlight><highlight><italic>a</italic></highlight>&times;I<highlight><bold>2</bold></highlight>&divide;R<highlight><bold>33</bold></highlight><highlight><italic>a</italic></highlight>&emsp;&emsp;(14) </in-line-formula></paragraph>
<paragraph id="P-0080" lvl="0"><number>&lsqb;0080&rsqb;</number> If the transistor size of resistances <highlight><bold>14</bold></highlight>, <highlight><bold>33</bold></highlight><highlight><italic>a </italic></highlight>and <highlight><bold>33</bold></highlight><highlight><italic>b </italic></highlight>is adjusted individually so as to be equal to the all resistance values of R<highlight><bold>14</bold></highlight>, R<highlight><bold>33</bold></highlight><highlight><italic>a </italic></highlight>and R<highlight><bold>33</bold></highlight><highlight><italic>b</italic></highlight>, the following equation can be obtained from the equations (14) and (1). </paragraph>
<paragraph lvl="0"><in-line-formula><highlight><italic>IOUT</italic></highlight>&equals;R<highlight><bold>31</bold></highlight><highlight><italic>b</italic></highlight>&times;R<highlight><bold>31</bold></highlight><highlight><italic>a</italic></highlight>&times;I<highlight><bold>2</bold></highlight>&divide;(R<highlight><bold>11</bold></highlight>&times;I<highlight><bold>0</bold></highlight>&divide;I<highlight><bold>1</bold></highlight>)<highlight><superscript>2</superscript></highlight>&emsp;&emsp;(15) </in-line-formula></paragraph>
<paragraph id="P-0081" lvl="0"><number>&lsqb;0081&rsqb;</number> Further, if the resistances I<highlight><bold>1</bold></highlight>, <highlight><bold>31</bold></highlight><highlight><italic>a </italic></highlight>and <highlight><bold>31</bold></highlight><highlight><italic>b </italic></highlight>are adjusted so as to be equal R<highlight><bold>11</bold></highlight>, R<highlight><bold>31</bold></highlight><highlight><italic>a </italic></highlight>and R<highlight><bold>31</bold></highlight><highlight><italic>b</italic></highlight>, the following equation can be obtained. </paragraph>
<paragraph lvl="0"><in-line-formula><highlight><italic>IOUT</italic></highlight>&equals;I<highlight><bold>1</bold></highlight><highlight><superscript>2</superscript></highlight>&times;I<highlight><bold>2</bold></highlight>&divide;I<highlight><bold>0</bold></highlight><highlight><superscript>2</superscript></highlight>&emsp;&emsp;(16) </in-line-formula></paragraph>
<paragraph id="P-0082" lvl="0"><number>&lsqb;0082&rsqb;</number> Accordingly, the output electric current of I<highlight><bold>1</bold></highlight><highlight><superscript>2</superscript></highlight>&times;I<highlight><bold>2</bold></highlight> can be obtained from the output terminal <highlight><bold>37</bold></highlight><highlight><italic>b</italic></highlight>. If the values of I<highlight><bold>1</bold></highlight> and I<highlight><bold>2</bold></highlight> are equal, the output electric current is I<highlight><bold>1</bold></highlight><highlight><superscript>3</superscript></highlight>. If the values of I<highlight><bold>1</bold></highlight> and I<highlight><bold>2</bold></highlight> is kT, the output electric current is in proportion to cube temperature (T<highlight><superscript>3</superscript></highlight>). If multiple (n) operation portions are successively connected, a value of the output electric current is indicated as I<highlight><bold>1</bold></highlight><highlight><superscript>n</superscript></highlight>. </paragraph>
<paragraph id="P-0083" lvl="7"><number>&lsqb;0083&rsqb;</number> (The Fourth Embodiment) </paragraph>
<paragraph id="P-0084" lvl="0"><number>&lsqb;0084&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 4</cross-reference> shows an analog multiplication circuit of the fourth embodiment according to the present invention. In the fourth embodiment, the third operation portion <highlight><bold>3</bold></highlight><highlight><italic>c </italic></highlight>is provided at a rear side of the second operation portion <highlight><bold>3</bold></highlight><highlight><italic>b </italic></highlight>of the structure as shown in <cross-reference target="DRAWINGS">FIG. 3</cross-reference>. An output electric current Ib of the second operation portion <highlight><bold>3</bold></highlight><highlight><italic>b </italic></highlight>is supplied to a resistance <highlight><bold>31</bold></highlight><highlight><italic>c </italic></highlight>of the third operation portion <highlight><bold>3</bold></highlight><highlight><italic>c</italic></highlight>. An output electric current Ia of the first operation portion <highlight><bold>3</bold></highlight><highlight><italic>a</italic></highlight>, an output electric current Ib of the second operation portion <highlight><bold>3</bold></highlight><highlight><italic>b </italic></highlight>and an output electric current Ic of the third operation portion <highlight><bold>3</bold></highlight><highlight><italic>c </italic></highlight>are supplied to an adder circuit <highlight><bold>41</bold></highlight>. In the third operation portion <highlight><bold>3</bold></highlight><highlight><italic>c</italic></highlight>, the same numeral is applied to each component corresponding to the same component of the operation portion <highlight><bold>3</bold></highlight> as shown in <cross-reference target="DRAWINGS">FIG. 1</cross-reference> and a suffix c is added with the respective numeral. Therefore, the detailed description thereof is omitted. </paragraph>
<paragraph id="P-0085" lvl="0"><number>&lsqb;0085&rsqb;</number> As similar as the gate electrodes of the MOSFETs <highlight><bold>33</bold></highlight><highlight><italic>a </italic></highlight>and <highlight><bold>33</bold></highlight><highlight><italic>b </italic></highlight>of the first and second operation portions <highlight><bold>2</bold></highlight><highlight><italic>a </italic></highlight>and <highlight><bold>2</bold></highlight><highlight><italic>b</italic></highlight>, a gate electrode of the MOSFET <highlight><bold>38</bold></highlight><highlight><italic>c </italic></highlight>of the third operation portion <highlight><bold>3</bold></highlight><highlight><italic>c </italic></highlight>is connected to an output terminal of an operation amplifier <highlight><bold>13</bold></highlight> of the gate voltage control portion <highlight><bold>1</bold></highlight>. The output electric current Ia and Ib of the first and second operation portions <highlight><bold>3</bold></highlight><highlight><italic>a </italic></highlight>and <highlight><bold>3</bold></highlight><highlight><italic>b </italic></highlight>supplied to the adder circuit <highlight><bold>41</bold></highlight> is taken from the output MOSFETs <highlight><bold>42</bold></highlight><highlight><italic>a </italic></highlight>and <highlight><bold>42</bold></highlight><highlight><italic>b</italic></highlight>, respectively. An output electric current Ic is taken from MOSFET <highlight><bold>36</bold></highlight><highlight><italic>c </italic></highlight>in an electric current mirror circuit <highlight><bold>34</bold></highlight><highlight><italic>c </italic></highlight>of the third operation portion <highlight><bold>3</bold></highlight><highlight><italic>c</italic></highlight>. A gate electrode of the MOSFET <highlight><bold>42</bold></highlight><highlight><italic>a </italic></highlight>is connected to an output terminal of the operation amplifier <highlight><bold>32</bold></highlight><highlight><italic>a </italic></highlight>of the first operation portion <highlight><bold>3</bold></highlight><highlight><italic>a </italic></highlight>and a gate electrode of the MOSFET <highlight><bold>42</bold></highlight><highlight><italic>b </italic></highlight>is connected to an output terminal of the operation amplifier <highlight><bold>32</bold></highlight><highlight><italic>b </italic></highlight>of the second operation portion <highlight><bold>3</bold></highlight><highlight><italic>b. </italic></highlight></paragraph>
<paragraph id="P-0086" lvl="0"><number>&lsqb;0086&rsqb;</number> Under the above structure, as similar as the embodiments as described above, the transistor size of the MOSFTs <highlight><bold>35</bold></highlight><highlight><italic>a</italic></highlight>, <highlight><bold>36</bold></highlight><highlight><italic>a</italic></highlight>; <highlight><bold>35</bold></highlight><highlight><italic>b</italic></highlight>, <highlight><bold>36</bold></highlight><highlight><italic>b</italic></highlight>; <highlight><bold>35</bold></highlight><highlight><italic>c</italic></highlight>, <highlight><bold>36</bold></highlight><highlight><italic>c </italic></highlight>of the electric current mirror circuits <highlight><bold>34</bold></highlight><highlight><italic>a</italic></highlight>, <highlight><bold>34</bold></highlight><highlight><italic>b </italic></highlight>and <highlight><bold>34</bold></highlight><highlight><italic>c </italic></highlight>of the each operation portions are adjusted individually so as to be satisfied with the equations, ID<highlight><bold>35</bold></highlight><highlight><italic>a</italic></highlight>&equals;ID<highlight><bold>36</bold></highlight><highlight><italic>a</italic></highlight>, ID<highlight><bold>35</bold></highlight><highlight><italic>b</italic></highlight>&equals;ID<highlight><bold>36</bold></highlight><highlight><italic>b </italic></highlight>and ID<highlight><bold>35</bold></highlight><highlight><italic>c</italic></highlight>&equals;ID<highlight><bold>36</bold></highlight><highlight><italic>c</italic></highlight>, the transistor size of the MOSFET <highlight><bold>14</bold></highlight> of the gate voltage control portion <highlight><bold>1</bold></highlight> and the MOSFETs <highlight><bold>33</bold></highlight><highlight><italic>a </italic></highlight>through <highlight><bold>33</bold></highlight><highlight><italic>c </italic></highlight>of the first through third operation portions <highlight><bold>3</bold></highlight><highlight><italic>a </italic></highlight>through <highlight><bold>3</bold></highlight><highlight><italic>c </italic></highlight>are adjusted individually so as to be satisfied with an equation, R<highlight><bold>14</bold></highlight>&equals;R<highlight><bold>33</bold></highlight><highlight><italic>a</italic></highlight>&equals;R<highlight><bold>33</bold></highlight><highlight><italic>b</italic></highlight>&equals;R<highlight><bold>33</bold></highlight><highlight><italic>c</italic></highlight>, and a resistance value of R<highlight><bold>11</bold></highlight> of the gate voltage control portion <highlight><bold>1</bold></highlight> and resistance values R<highlight><bold>31</bold></highlight><highlight><italic>a </italic></highlight>through R<highlight><bold>31</bold></highlight><highlight><italic>c </italic></highlight>of the resistances <highlight><bold>31</bold></highlight><highlight><italic>a </italic></highlight>through <highlight><bold>31</bold></highlight><highlight><italic>c </italic></highlight>of the first through third operation portions <highlight><bold>3</bold></highlight><highlight><italic>a </italic></highlight>through <highlight><bold>3</bold></highlight><highlight><italic>c </italic></highlight>are adjusted individually so as to be satisfied with an equation, R<highlight><bold>11</bold></highlight>&equals;R<highlight><bold>31</bold></highlight><highlight><italic>a</italic></highlight>&equals;R<highlight><bold>31</bold></highlight><highlight><italic>b</italic></highlight>&equals;R<highlight><bold>31</bold></highlight><highlight><italic>c</italic></highlight>, it can be obtained an output electric current from the adder circuit <highlight><bold>41</bold></highlight> as described below in the case that I<highlight><bold>1</bold></highlight> is not equivalent of I<highlight><bold>2</bold></highlight>. </paragraph>
<paragraph lvl="0"><in-line-formula><highlight><italic>IOUT</italic></highlight>&equals;(I<highlight><bold>1</bold></highlight><highlight><superscript>3</superscript></highlight>&plus;I<highlight><bold>1</bold></highlight><highlight><superscript>2</superscript></highlight>&plus;I<highlight><bold>1</bold></highlight>)&times;I<highlight><bold>2</bold></highlight> </in-line-formula></paragraph>
<paragraph id="P-0087" lvl="0"><number>&lsqb;0087&rsqb;</number> That is, IOUT is a solution of the polynomial (three-ordered) expression with respect to I<highlight><bold>1</bold></highlight>. In the case that I<highlight><bold>1</bold></highlight> is equivalent of I<highlight><bold>2</bold></highlight>, the following equation is satisfied. </paragraph>
<paragraph lvl="0"><in-line-formula><highlight><italic>IOUT</italic></highlight>&equals;I<highlight><bold>1</bold></highlight><highlight><superscript>4</superscript></highlight>&plus;I<highlight><bold>1</bold></highlight><highlight><superscript>3</superscript></highlight>&plus;I<highlight><bold>1</bold></highlight><highlight><superscript>2 </superscript></highlight></in-line-formula></paragraph>
<paragraph id="P-0088" lvl="0"><number>&lsqb;0088&rsqb;</number> That is, the output electric current IOUT is a solution of the polynomial (fourth-ordered) expression with respect to I<highlight><bold>1</bold></highlight>. If the input electric current has a linearly temperature characteristic, the output electric current has a characteristic corresponding to the polynomial (three- or four-ordered) expression with respect to temperature T. </paragraph>
<paragraph id="P-0089" lvl="0"><number>&lsqb;0089&rsqb;</number> The fourth embodiment according to the present invention has a simple structure in which the first through third operation portions <highlight><bold>3</bold></highlight><highlight><italic>a </italic></highlight>through <highlight><bold>3</bold></highlight><highlight><italic>c </italic></highlight>are successively connected to one gate voltage control portion <highlight><bold>1</bold></highlight> and the output of each operation portion is added in the adder circuit <highlight><bold>41</bold></highlight>. Under the structure, the output electric current IOUT is a solution of polynomial (three- or four-ordered) expression with respect to the input electric current I<highlight><bold>1</bold></highlight> and has a characteristic of the polynomial (three- or four-ordered) expression with respect to the temperature T. Thus, the output electric current can be continuously adjusted so as to reduce an error with respect to the characteristic of the polynomial expression. The electric current output is a solution of the polynomial expression so that the output electric current of each operation portion can be added by merely shorting electric current output wires connected to the drain electrodes of the MOSFET <highlight><bold>42</bold></highlight><highlight><italic>a</italic></highlight>, <highlight><bold>42</bold></highlight><highlight><italic>b </italic></highlight>and MOSFET <highlight><bold>36</bold></highlight><highlight><italic>c</italic></highlight>, respectively. The adder circuit <highlight><bold>41</bold></highlight> is easily formed. </paragraph>
<paragraph id="P-0090" lvl="0"><number>&lsqb;0090&rsqb;</number> In the fourth embodiment, although three operation portions are successively connected, it may be an arrangement in which two operation portions are connected so as to obtain an output electric current as the solution of the second- or three-ordered expression and the output electric current having the characteristic corresponding to the solution of the second- or three-ordered expression with respect to temperature T. Alternatively, four or more than operation portions may be successively connected so as to obtain an output electric current as a solution of four- or five-ordered expression and an output electric current having a characteristic corresponding to a solution of the four- or five-ordered expression with respect to temperature T. </paragraph>
<paragraph id="P-0091" lvl="0"><number>&lsqb;0091&rsqb;</number> The present invention is not limited to the embodiments as described above. It may be adjustable within an essence of the present invention. For example, although a voltage applied to the MOSFET <highlight><bold>14</bold></highlight> of the gate voltage control portion <highlight><bold>1</bold></highlight> is obtained by the resistance <highlight><bold>11</bold></highlight> and the battery source in the embodiments as described above, a battery source <highlight><bold>45</bold></highlight> may be connected to a point between a reverse input terminal of the operation amplifier <highlight><bold>13</bold></highlight> and the VDD. </paragraph>
<paragraph id="P-0092" lvl="0"><number>&lsqb;0092&rsqb;</number> The MOSFET controlled by the operation amplifier <highlight><bold>13</bold></highlight> of the gate voltage control portion <highlight><bold>1</bold></highlight> in the MOS Ohmic region may be an n-channel type MOSFET. For example, as shown in <cross-reference target="DRAWINGS">FIGS. 6 and 7</cross-reference>, the gate voltage control portion <highlight><bold>1</bold></highlight> may have an arrangement in which VDD is the second battery terminal, the ground is the first battery source, a drain electrode of the MOSFET <highlight><bold>14</bold></highlight> is connected to a non-reverse input terminal of the operation amplifier <highlight><bold>13</bold></highlight> and the source electrode is grounded by connecting to VDD through the input battery source <highlight><bold>12</bold></highlight> for producing the input electric current I<highlight><bold>1</bold></highlight>. In <cross-reference target="DRAWINGS">FIG. 6, a</cross-reference> gate electrode is obtained by the resistant I<highlight><bold>1</bold></highlight> and the battery source <highlight><bold>12</bold></highlight>. In <cross-reference target="DRAWINGS">FIG. 7, a</cross-reference> gate voltage is obtained from a battery source <highlight><bold>45</bold></highlight>. In the case of the n-channel type MOSFET operated in the MOS Ohmic region, it is preferable that the pair of MOSFETS <highlight><bold>35</bold></highlight> and <highlight><bold>36</bold></highlight> in the electric mirror circuit <highlight><bold>34</bold></highlight> of the operation portion <highlight><bold>3</bold></highlight> are p-channel type. </paragraph>
<paragraph id="P-0093" lvl="0"><number>&lsqb;0093&rsqb;</number> As an output electric current as a solution of polynomial expression, it may not add the output electric current of each operation portion to an adder circuit along the same direction. A direction of an output electric current of an operation portion in any step may be reverse by adding an electric mirror circuit and add to the adder circuit <highlight><bold>41</bold></highlight> with an electric output wire. Under the condition, for example, in the case that a direction of the output electric current from the operation portion <highlight><bold>3</bold></highlight><highlight><italic>b </italic></highlight>in an intermediate step as shown in <cross-reference target="DRAWINGS">FIG. 4</cross-reference>, the following output electric current can be obtained from the adder circuit <highlight><bold>41</bold></highlight>. </paragraph>
<paragraph lvl="0"><in-line-formula><highlight><italic>IOUT</italic></highlight>&equals;(Il<highlight><superscript>3</superscript></highlight>&minus;II<highlight><superscript>2</superscript></highlight>&plus;Il)&times;I<highlight><bold>2</bold></highlight> </in-line-formula></paragraph>
<paragraph id="P-0094" lvl="7"><number>&lsqb;0094&rsqb;</number> Or </paragraph>
<paragraph lvl="0"><in-line-formula><highlight><italic>IOUT</italic></highlight>&equals;I<highlight><bold>1</bold></highlight><highlight><superscript>4</superscript></highlight>&minus;I<highlight><bold>1</bold></highlight><highlight><superscript>3</superscript></highlight>&plus;I<highlight><bold>1</bold></highlight><highlight><superscript>2 </superscript></highlight></in-line-formula></paragraph>
<paragraph id="P-0095" lvl="0"><number>&lsqb;0095&rsqb;</number> Instead of reversing the direction of an output electric current by providing an electric mirror circuit, the adder circuit <highlight><bold>41</bold></highlight> may calculate the output electric current including a reverse directed electric current by providing an operation portion including a p-channel type MOSFET operated in the MOS Ohmic region and a pair of n-channel type MOSFETs in an electric current mirror circuit and an operation portion including a n-channel type MOSFET operating in the MOS Ohmic region and a pair of p-channel type MOSFETs in an electric current mirror circuit. </paragraph>
<paragraph id="P-0096" lvl="0"><number>&lsqb;0096&rsqb;</number> A ratio of electric current in the pair of the MOSFETs in the electric current mirror circuit of an operation portion may be determined optional in addition to the ratio of 1:1. For example, any ratio of electric current can be determined by changing the sizes of the transistors individually. Thus, the output electric current may be weighted. </paragraph>
<paragraph id="P-0097" lvl="0"><number>&lsqb;0097&rsqb;</number> A multiplication result of the input electric current (power of number, solution of polynomial) is not only the output electric current but also the output voltage by converting electric current to voltage. </paragraph>
<paragraph id="P-0098" lvl="0"><number>&lsqb;0098&rsqb;</number> An electric current mirror circuit of an operation portion is not only MOSFET but also a bi-polar transistor. </paragraph>
<paragraph id="P-0099" lvl="0"><number>&lsqb;0099&rsqb;</number> As described above, a circuit according to the present invention comprise at least a gate voltage control portion having a first operation amplifier and a first MOSFET operated in a MOS Ohmic region and an operation portion having a second operation amplifier, a first resistant, an electric current mirror circuit and a second MOSFET operated in a MOS Ohmic region, wherein a first input electric, current and a second input electric current is supplied to the first MOSFET and the first resistance, respectively and an output electric current multiplied by the first input electric current and the second input electric current is output from an output side of the electric current mirror circuit. In the case that I<highlight><bold>1</bold></highlight> is equal to I<highlight><bold>2</bold></highlight>, the output electric current of I<highlight><bold>1</bold></highlight><highlight><superscript>2 </superscript></highlight>can be obtained. If the input electric current has a linearly temperature characteristic, the output electric current is proportional to square temperature (T<highlight><superscript>2</superscript></highlight>). </paragraph>
<paragraph id="P-0100" lvl="0"><number>&lsqb;0100&rsqb;</number> The circuit according present invention provide an output as a solution of the polynomial expression with respect to the first input electric current with a simple structure wherein multi operation portions are successively connected to one gate voltage control portion. If the input electric current has a linearly temperature characteristic, the output is in proportion to the solution of a polynomial expression with respect to temperature so that the characteristic indicating the polynomial can be continuously adjusted so as to reduce an error. </paragraph>
<paragraph id="P-0101" lvl="0"><number>&lsqb;0101&rsqb;</number> For example, the present invention can be applied to a temperature control of TCXO, a ceramic oscillator and so on since a signal having a temperature characteristic appeared by the second- or third-ordered function. The operation can be actuated at a real time so that the present invention also can be applied to a system for controlling a robot capable of walling with two legs, wherein outputs of sensors of the robot are immediately operated. </paragraph>
<paragraph id="P-0102" lvl="0"><number>&lsqb;0102&rsqb;</number> The entire disclosure of Japanese Patent Application No.2001-199317 filed on Jun. 29, 2001 including specification, claims, drawings and summary is incorporated herein by reference in its entirety. </paragraph>
<paragraph id="P-0103" lvl="0"><number>&lsqb;0103&rsqb;</number> Having thereby described the subject matter of the present invention, it should be apparent that many substitutions, modifications, and variations of the invention are possible in light of the above teachings. It is therefore to be understood that the invention as taught and described herein is only to be limited to the extent of the breadth and scope of the appended claims. </paragraph>
</section>
</detailed-description>
</subdoc-description>
<subdoc-claims>
<heading lvl="1">What is claimed is: </heading>
<claim id="CLM-00001">
<claim-text><highlight><bold>1</bold></highlight>. An analog multiplication circuit comprising: 
<claim-text>gate voltage control means including: 
<claim-text>a first MOSFET and </claim-text>
<claim-text>a first operational amplifier, </claim-text>
<claim-text>said first MOSFET having a first main electrode connected to a first battery terminal, a second main electrode connected to one of input terminals of said first operational amplifier and a gate electrode connected to an output terminal of said first operational amplifier, wherein said first MOSFET is operated in a MOS Ohmic region in accordance with a voltage between said first battery terminal and the other of said input terminals of said first operational amplifier; and </claim-text>
</claim-text>
<claim-text>at least one operational means comprising: 
<claim-text>a second MOSFET, </claim-text>
<claim-text>a second operational amplifier, and </claim-text>
<claim-text>a first resistance and </claim-text>
<claim-text>an electric current mirror circuit having a pair of transistors of which each control electrode is commonly connected, </claim-text>
</claim-text>
<claim-text>said second MOSFET having a first main electrode connected to a first battery terminal, a second main electrode connected to one of input terminals of said second operational amplifier and a gate electrode connected to an output terminal of said first operational amplifier of said gate control means, wherein said first resistance is provided at a point between the other of said input terminals of said second operational amplifier and said first battery terminal and an output terminal of said second operational amplifier is connected to the control electrodes of said pair of transistors of said electric current mirror circuit, </claim-text>
<claim-text>wherein said circuit is characterized in that the first input electric current is supplied to a path between said first and second main electrodes, said second main electrode of said first MOSFET and said input electric current is supplied to said first resistance and said first input electric current is multiplied with said second input electric current in said electric current mirror circuit so as to output an output electric current. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00002">
<claim-text><highlight><bold>2</bold></highlight>. The analog multiplication circuit as claimed in <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference> characterized of further comprising another gate voltage control means and another operational means, wherein a gate electrode of the second MOSFET of the first operational means is connected to an output terminal of the first operational amplifier of the first gate voltage control means, a gate electrode of the second MOSFET of the second operational means is connected to an output terminal of the first operational amplifier of the second gate voltage control means and an output electric current of the electric mirror circuit of said operational means is supplied into the first resistance of the second operational means, 
<claim-text>a first input electric current in supplied to a path between a first main electrode and the second main electrode of the first MOSFET of the first gate voltage control means, a second input electric current is supplied to the first resistance of the first operational means and a third input electric current is supplied to a path between the main electrode and the second main electrode of the first MOSFET of the second gate voltage control means so that said first input electric current, said second input electric current and the third input electric current are multiplied so as to output an output electric current. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00003">
<claim-text><highlight><bold>3</bold></highlight>. The analog multiplication circuit as claimed in <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference> characterized in that said operational means is formed by a multi-step formation, wherein an output electric current from the electric mirror circuit of former step operational means is supplied to a first resistance of next step operational means and said first input electric current is raised to the several power and an output electric current is output from the last step operational means. </claim-text>
</claim>
<claim id="CLM-00004">
<claim-text><highlight><bold>4</bold></highlight>. The analog multiplication circuit as claimed in <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference> characterized in that said operational means is formed by a multi-step formation, wherein an output electric current from the electric mirror circuit of a former step operational means is supplied to a first resistance of next operational means and said analog multiplication circuit further comprising an adder circuit for adding output electric current from each step operational means so as to output a solution of polynomial expression with respect to said first input electric current from said adder circuit. </claim-text>
</claim>
<claim id="CLM-00005">
<claim-text><highlight><bold>5</bold></highlight>. The analog multiplication circuit as claimed in one of claims <highlight><bold>1</bold></highlight> through <highlight><bold>4</bold></highlight>, wherein said gate voltage control means comprises a second resistance and a battery source which are connected in series between said first battery terminal and the second battery terminal and the other of input terminals of said first operational amplifier of said gate voltage control means is connected to a connecting point between said second resistance and said battery source. </claim-text>
</claim>
<claim id="CLM-00006">
<claim-text><highlight><bold>6</bold></highlight>. The analog multiplication circuit as claimed in one of claims <highlight><bold>1</bold></highlight> through <highlight><bold>4</bold></highlight> characterized in that said gate voltage control means comprises a battery source connected to a point between the other of input terminals of said first operational amplifier and the first battery terminal of the said gate voltage control means. </claim-text>
</claim>
<claim id="CLM-00007">
<claim-text><highlight><bold>7</bold></highlight>. The analog multiplication circuit as claimed in one of claims <highlight><bold>1</bold></highlight> through <highlight><bold>6</bold></highlight> characterized in that said pair of transistors of said electric current mirror circuit of said operational means are MOSFET. </claim-text>
</claim>
<claim id="CLM-00008">
<claim-text><highlight><bold>8</bold></highlight>. The analog multiplication circuit as claimed in <dependent-claim-reference depends_on="CLM-00007">claim 7</dependent-claim-reference> characterized in that said first MOSFET of said gate voltage control means and said second MOSFET of said operational means are p-channel type MOSFETs and said pair of MOSFET of said electric current mirror circuit of said operational means are n-channel type MOSFETs. </claim-text>
</claim>
<claim id="CLM-00009">
<claim-text><highlight><bold>9</bold></highlight>. The analog multiplication circuit as claimed in <dependent-claim-reference depends_on="CLM-00007">claim 7</dependent-claim-reference> characterized in that said first MOSFET of said gate voltage control means and said second MOSFET of said operational means are n-channel type MOSFETs and said pair of MOSFET of said electric current mirror circuit of said operational means are p-channel type MOSFETs. </claim-text>
</claim>
<claim id="CLM-00010">
<claim-text><highlight><bold>10</bold></highlight>. The analog multiplication circuit as claimed in <dependent-claim-reference depends_on="CLM-00008">claim 8</dependent-claim-reference> or <highlight><bold>9</bold></highlight> characterized in that at least said first MOSFET and said operational amplifier of said gate voltage control means and said second MOSFET, said second operational amplifier and said pair of MOSFETs in said electric current mirror circuit of said operational means are formed in the same substrate of a semiconductor.</claim-text>
</claim>
</subdoc-claims>
<subdoc-drawings id="DRAWINGS">
<heading lvl="0" align="CENTER">Drawings</heading>
<representative-figure>1</representative-figure>
<figure id="figure-D00000">
<image id="EMI-D00000" file="US20030005018A1-20030102-D00000.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00001">
<image id="EMI-D00001" file="US20030005018A1-20030102-D00001.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00002">
<image id="EMI-D00002" file="US20030005018A1-20030102-D00002.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00003">
<image id="EMI-D00003" file="US20030005018A1-20030102-D00003.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00004">
<image id="EMI-D00004" file="US20030005018A1-20030102-D00004.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00005">
<image id="EMI-D00005" file="US20030005018A1-20030102-D00005.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00006">
<image id="EMI-D00006" file="US20030005018A1-20030102-D00006.TIF" imf="TIFF" ti="DR"/>
</figure>
</subdoc-drawings>
</patent-application-publication>
