<?xml version="1.0" encoding="utf-8"?><html xmlns:MadCap="http://www.madcapsoftware.com/Schemas/MadCap.xsd"><head></head>
<body>
<table><tr><td width="123"><p>Block/Register Name</p>
</td>
<td width="86"><p>Default value</p>
</td>
<td width="88"><p>Address(ahb)</p>
</td>
</tr>
<tr><td width="123"><p><a href="#TDM_PCM_mark">block:TDM_PCM</a></p>
</td>
<td width="86"><p></p>
</td>
<td width="88"><p>0x0</p>
</td>
</tr>
<tr><td width="123"><p><a href="#TDM0_PCM_REG1_mark">TDM0_PCM_REG1</a></p>
</td>
<td width="86"><p>0x0</p>
</td>
<td width="88"><p>0x0</p>
</td>
</tr>
<tr><td width="123"><p><a href="#TDM0_PCM_REG2_mark">TDM0_PCM_REG2</a></p>
</td>
<td width="86"><p>0x0</p>
</td>
<td width="88"><p>0x4</p>
</td>
</tr>
<tr><td width="123"><p><a href="#TDM0_PCM_REG3_mark">TDM0_PCM_REG3</a></p>
</td>
<td width="86"><p>0x0</p>
</td>
<td width="88"><p>0x8</p>
</td>
</tr>
<tr><td width="123"><p><a href="#TDM0_PCM_REG4_mark">TDM0_PCM_REG4</a></p>
</td>
<td width="86"><p>0x0</p>
</td>
<td width="88"><p>0xc</p>
</td>
</tr>
<tr><td width="123"><p><a href="#TDM0_PCM_REG5_mark">TDM0_PCM_REG5</a></p>
</td>
<td width="86"><p>0x0</p>
</td>
<td width="88"><p>0x10</p>
</td>
</tr>
<tr><td width="123"><p><a href="#TDM0_PCM_REG6_mark">TDM0_PCM_REG6</a></p>
</td>
<td width="86"><p>0x0</p>
</td>
<td width="88"><p>0x14</p>
</td>
</tr>
<tr><td width="123"><p><a href="#TDM0_PCM_REG7_mark">TDM0_PCM_REG7</a></p>
</td>
<td width="86"><p>0x0</p>
</td>
<td width="88"><p>0x18</p>
</td>
</tr>
<tr><td width="123"><p><a href="#TDM0_PCM_REG8_mark">TDM0_PCM_REG8</a></p>
</td>
<td width="86"><p>0x0</p>
</td>
<td width="88"><p>0x1c</p>
</td>
</tr>
<tr><td width="123"><p><a href="#TDM0_PCM_REG9_mark">TDM0_PCM_REG9</a></p>
</td>
<td width="86"><p>0x0</p>
</td>
<td width="88"><p>0x20</p>
</td>
</tr>
<tr><td width="123"><p><a href="#TDM0_PCM_REG10_mark">TDM0_PCM_REG10</a></p>
</td>
<td width="86"><p>0x0</p>
</td>
<td width="88"><p>0x24</p>
</td>
</tr>
<tr><td width="123"><p><a href="#TDM0_PCM_REG11_mark">TDM0_PCM_REG11</a></p>
</td>
<td width="86"><p>0x0</p>
</td>
<td width="88"><p>0x28</p>
</td>
</tr>
<tr><td width="123"><p><a href="#TDM0_PCM_REG12_mark">TDM0_PCM_REG12</a></p>
</td>
<td width="86"><p>0x0</p>
</td>
<td width="88"><p>0x2c</p>
</td>
</tr>
<tr><td width="123"><p><a href="#TDM0_PCM_REG13_mark">TDM0_PCM_REG13</a></p>
</td>
<td width="86"><p>0x0</p>
</td>
<td width="88"><p>0x30</p>
</td>
</tr>
<tr><td width="123"><p><a href="#TDM1_PCM_REG1_mark">TDM1_PCM_REG1</a></p>
</td>
<td width="86"><p>0x0</p>
</td>
<td width="88"><p>0x40</p>
</td>
</tr>
<tr><td width="123"><p><a href="#TDM1_PCM_REG2_mark">TDM1_PCM_REG2</a></p>
</td>
<td width="86"><p>0x0</p>
</td>
<td width="88"><p>0x44</p>
</td>
</tr>
<tr><td width="123"><p><a href="#TDM1_PCM_REG3_mark">TDM1_PCM_REG3</a></p>
</td>
<td width="86"><p>0x0</p>
</td>
<td width="88"><p>0x48</p>
</td>
</tr>
<tr><td width="123"><p><a href="#TDM1_PCM_REG4_mark">TDM1_PCM_REG4</a></p>
</td>
<td width="86"><p>0x0</p>
</td>
<td width="88"><p>0x4c</p>
</td>
</tr>
<tr><td width="123"><p><a href="#TDM1_PCM_REG5_mark">TDM1_PCM_REG5</a></p>
</td>
<td width="86"><p>0x0</p>
</td>
<td width="88"><p>0x50</p>
</td>
</tr>
<tr><td width="123"><p><a href="#TDM1_PCM_REG6_mark">TDM1_PCM_REG6</a></p>
</td>
<td width="86"><p>0x0</p>
</td>
<td width="88"><p>0x54</p>
</td>
</tr>
<tr><td width="123"><p><a href="#TDM1_PCM_REG7_mark">TDM1_PCM_REG7</a></p>
</td>
<td width="86"><p>0x0</p>
</td>
<td width="88"><p>0x58</p>
</td>
</tr>
<tr><td width="123"><p><a href="#TDM1_PCM_REG8_mark">TDM1_PCM_REG8</a></p>
</td>
<td width="86"><p>0x0</p>
</td>
<td width="88"><p>0x5c</p>
</td>
</tr>
<tr><td width="123"><p><a href="#TDM1_PCM_REG9_mark">TDM1_PCM_REG9</a></p>
</td>
<td width="86"><p>0x0</p>
</td>
<td width="88"><p>0x60</p>
</td>
</tr>
<tr><td width="123"><p><a href="#TDM1_PCM_REG10_mark">TDM1_PCM_REG10</a></p>
</td>
<td width="86"><p>0x0</p>
</td>
<td width="88"><p>0x64</p>
</td>
</tr>
<tr><td width="123"><p><a href="#TDM1_PCM_REG11_mark">TDM1_PCM_REG11</a></p>
</td>
<td width="86"><p>0x0</p>
</td>
<td width="88"><p>0x68</p>
</td>
</tr>
<tr><td width="123"><p><a href="#TDM1_PCM_REG12_mark">TDM1_PCM_REG12</a></p>
</td>
<td width="86"><p>0x0</p>
</td>
<td width="88"><p>0x6c</p>
</td>
</tr>
<tr><td width="123"><p><a href="#TDM1_PCM_REG13_mark">TDM1_PCM_REG13</a></p>
</td>
<td width="86"><p>0x0</p>
</td>
<td width="88"><p>0x70</p>
</td>
</tr>
</table><h1>Revision</h1>
<table width="576"><tr><td width="114"><p class="Default">Revision</p>
</td>
<td width="84"><p class="Default"></p>
</td>
<td width="90"><p class="Default"></p>
</td>
<td width="288"><p class="Default"></p>
</td>
</tr>
<tr><td width="114"><p class="Default">v1.00</p>
</td>
<td width="84"><p class="Default">2025/06/11</p>
</td>
<td width="90"><p class="Default">linzhang</p>
</td>
<td width="288"><p class="Default">Initial version</p>
</td>
</tr>
</table><p class="Textbody"></p>
<p class="Textbody"><a name="OLE_LINK30"></a></p>
<table width="510"><tr><td width="75"><p class="Default">Register map</p>
</td>
<td width="95"><p class="Default">Bus width in bytes</p>
</td>
<td width="85"><p class="Default">Bus addressing</p>
</td>
<td width="76"><p class="Default">Endianness</p>
</td>
<td width="180"><p class="Default">Description</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="75"><p class="Default">ahb</p>
</td>
<td width="95"><p class="Default">4</p>
</td>
<td width="85"><p class="Default">1</p>
</td>
<td width="76"><p class="Default">LITTLE</p>
</td>
<td width="180"><p class="Default">The
register map for AHB bus</p>
</td>
</tr>
</table><p class="Standard"></p>
<h1>1.TDM_PCM</h1>
<p class="Standard">(The following table is just used by reggen
script,it will be removed in official register spec)</p>
<p class="Standard"></p>
<table width="357"><tr><td width="133"><p class="Standard"><a name="TDM_PCM_mark">Block name</a></p>
</td>
<td width="224"><p class="Standard">TDM_PCM</p>
</td>
</tr>
<tr><td width="133"><p class="Standard">size</p>
</td>
<td width="224"><p class="Standard">0xFFF</p>
</td>
</tr>
<tr style='height:6.25pt'><td width="357" colspan="2"><p class="Standard"></p>
</td>
</tr>
<tr><td width="133"><p class="Standard">Register map name</p>
</td>
<td width="224"><p class="Standard">Base address</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="133"><p class="Standard">ahb</p>
</td>
<td width="224"><p class="Standard">0x00000000</p>
</td>
</tr>
</table><p class="Standard"></p>
<h2>1.1�TDM0_PCM_REG1</h2>
<table width="523"><tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"><a name="TDM0_PCM_REG1_mark">TDM0_PCM_REG1</a><a name="I2S0_PCM_REG1_mark2"></a></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">offset</p>
</td>
<td width="88"><p class="Standard">0x0</p>
</td>
<td width="37"><p class="Standard">size</p>
</td>
<td width="37"><p class="Standard">32</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">0x0</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">bits</p>
</td>
<td width="88"><p class="Standard">name</p>
</td>
<td width="37"><p class="Standard">s/w</p>
</td>
<td width="37"><p class="Standard">h/w</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">description</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">17</p>
</td>
<td width="88"><p class="Standard">rx_lrck_en</p>
</td>
<td width="37"><p class="Standard">RW</p>
</td>
<td width="37"><p class="Standard">RO</p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Default">Enables
to generate WS signal for receiver in master mode.</p>
<p class="Standard">Active high.</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">16</p>
</td>
<td width="88"><p class="Standard">rx_lrck_low_first</p>
</td>
<td width="37"><p class="Standard">RW</p>
</td>
<td width="37"><p class="Standard">RO</p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Default">This
field can determine if a high level pulse or low level pulse is generated
firstly for receiver. This field provided a flexibility for the first frame.</p>
<p class="Default">1'b0:
a high level pulse come out firstly</p>
<p class="Default">1'b1:
a low level pulse come out firstly</p>
<p class="Standard">This field is
effective only after 'rx_lrck_en' is activated.</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">15:8</p>
</td>
<td width="88"><p class="Standard">rx_sync_lng</p>
</td>
<td width="37"><p class="Standard">RW</p>
</td>
<td width="37"><p class="Standard">RO</p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Default">Sets
the high phase width of WS signal for receiver in terms of bit clock cycles.</p>
<p class="Default">'d0:
1 clock</p>
<p class="Default">'d1:
2 clocks</p>
<p class="Default">etc.</p>
<p class="Default">This
field is effective only in master mode.</p>
<p class="Standard">This field is
effective only after 'rx_lrck_en' is activated.</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">7:0</p>
</td>
<td width="88"><p class="Standard">rx_clk_frames</p>
</td>
<td width="37"><p class="Standard">RW</p>
</td>
<td width="37"><p class="Standard">RO</p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Default">Sets
the frame length of WS signal for receiver in terms of bit clock cycles.</p>
<p class="Default">'d0:
1 clock</p>
<p class="Default">'d1:
2 clocks</p>
<p class="Default">etc.</p>
<p class="Default">This
field is effective only in master mode.</p>
<p class="Default">This
field is effective only after 'rx_lrck_en' is activated.</p>
</td>
</tr>
</table><p class="Default"></p>
<h2>1.2TDM0_PCM_REG2</h2>
<table width="523"><tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"><a name="TDM0_PCM_REG2_mark">TDM0_PCM_REG2</a><a name="I2S0_PCM_REG2_mark2"></a></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">offset</p>
</td>
<td width="88"><p class="Standard">0x4</p>
</td>
<td width="37"><p class="Standard">size</p>
</td>
<td width="37"><p class="Standard">32</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">0x0</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">bits</p>
</td>
<td width="88"><p class="Standard">name</p>
</td>
<td width="37"><p class="Standard">s/w</p>
</td>
<td width="37"><p class="Standard">h/w</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">description</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">17</p>
</td>
<td width="88"><p class="Standard">tx_lrck_en</p>
</td>
<td width="37"><p class="Standard">RW</p>
</td>
<td width="37"><p class="Standard">RO</p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Default">Enables
to generate WS signal for transmitter in master mode.</p>
<p class="Standard">Active high.</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">16</p>
</td>
<td width="88"><p class="Standard">tx_lrck_low_first</p>
</td>
<td width="37"><p class="Standard">RW</p>
</td>
<td width="37"><p class="Standard">RO</p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Default">This
field can determine if a high level pulse or low level pulse is generated
firstly for transmitter. This field provided a flexibility for the first
frame.</p>
<p class="Default">1'b0:
a high level pulse come out firstly</p>
<p class="Default">1'b1:
a low level pulse come out firstly</p>
<p class="Standard">This field is
effective only after 'tx_lrck_en' is activated.</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">15:8</p>
</td>
<td width="88"><p class="Standard">tx_sync_lng</p>
</td>
<td width="37"><p class="Standard">RW</p>
</td>
<td width="37"><p class="Standard">RO</p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Default">Sets
the high phase width of WS signal for transmitter in terms of bit clock
cycles.</p>
<p class="Default">'d0:
1 clock</p>
<p class="Default">'d1:
2 clocks</p>
<p class="Default">etc.</p>
<p class="Default">This field
is effective only in master mode.</p>
<p class="Standard">This field is
effective only after 'tx_lrck_en' is activated.</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">7:0</p>
</td>
<td width="88"><p class="Standard">tx_clk_frames</p>
</td>
<td width="37"><p class="Standard">RW</p>
</td>
<td width="37"><p class="Standard">RO</p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Default">Sets
the frame length of WS signal for transmitter in terms of bit clock cycles.</p>
<p class="Default">'d0:
1 clock</p>
<p class="Default">'d1:
2 clocks</p>
<p class="Default">etc.</p>
<p class="Default">This field
is effective only in master mode.</p>
<p class="Default">This
field is effective only after 'tx_lrck_en' is activated.</p>
</td>
</tr>
</table><p class="Default"></p>
<h2>1.3TDM0_PCM_REG3</h2>
<table width="523"><tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"><a name="TDM0_PCM_REG3_mark">TDM0_PCM_REG3</a><a name="I2S0_PCM_REG3_mark2"></a></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">offset</p>
</td>
<td width="88"><p class="Standard">0x8</p>
</td>
<td width="37"><p class="Standard">size</p>
</td>
<td width="37"><p class="Standard">32</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">0x0</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">bits</p>
</td>
<td width="88"><p class="Standard">name</p>
</td>
<td width="37"><p class="Standard">s/w</p>
</td>
<td width="37"><p class="Standard">h/w</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">description</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">3</p>
</td>
<td width="88"><p class="Standard">lrck_share_with_rx</p>
</td>
<td width="37"><p class="Standard">RW</p>
</td>
<td width="37"><p class="Standard">RO</p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Default">1'b0:
use tx_lrck to tx/rx data</p>
<p class="Default">1'b1:
use rx_lrck to tx/rx data</p>
<p class="Standard">This bit is valid only
when lrck_share_en="1"'b1.</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">2</p>
</td>
<td width="88"><p class="Standard"><a name="OLE_LINK35">lrck_share_en</a></p>
</td>
<td width="37"><p class="Standard">RW</p>
</td>
<td width="37"><p class="Standard">RO</p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Default">If
set, I2S/PCM will share lrck</p>
<p class="Default">1'b0:
share lrck disable</p>
<p class="Standard">1'b1: share lrck
enable</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">1</p>
</td>
<td width="88"><p class="Standard">clk_share_with_rx</p>
</td>
<td width="37"><p class="Standard">RW</p>
</td>
<td width="37"><p class="Standard">RO</p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Default">1'b0:
use tx_clk to tx/rx data</p>
<p class="Default">1'b1:
use rx_clk to tx/rx data</p>
<p class="Standard">This bit is valid only
when clk_share_en="1"'b1.</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">0</p>
</td>
<td width="88"><p class="Standard">clk_share_en</p>
</td>
<td width="37"><p class="Standard">RW</p>
</td>
<td width="37"><p class="Standard">RO</p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Default">If
set, I2S/PCM will share clock</p>
<p class="Default">1'b0:
share clock disable</p>
<p class="Default">1'b1:
share clock enable</p>
</td>
</tr>
</table><p class="Default"></p>
<p class="Default"></p>
<h2>1.4TDM0_PCM_REG4</h2>
<table width="523"><tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"><a name="TDM0_PCM_REG4_mark">TDM0_PCM_REG4</a><a name="I2S0_PCM_REG4_mark2"></a></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">offset</p>
</td>
<td width="88"><p class="Standard">0xC</p>
</td>
<td width="37"><p class="Standard">size</p>
</td>
<td width="37"><p class="Standard">32</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">0x0</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">bits</p>
</td>
<td width="88"><p class="Standard">name</p>
</td>
<td width="37"><p class="Standard">s/w</p>
</td>
<td width="37"><p class="Standard">h/w</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">description</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">11:7</p>
</td>
<td width="88"><p class="Standard">rx_sa_wdt</p>
</td>
<td width="37"><p class="Standard">RW</p>
</td>
<td width="37"><p class="Standard">RO</p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Standard">Sets the sample data
width of transmitter for all the RX channels.</p>
<p class="Standard">'d0: 1 bit data</p>
<p class="Standard">'d1: 2 bit data</p>
<p class="Standard">etc.</p>
<p class="Standard">This field is
effective only after 'rxN_en' is activated. (N=1, 2, �, depending on which
channel it is.)</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">6</p>
</td>
<td width="88"><p class="Standard">rx_lrck_pol</p>
</td>
<td width="37"><p class="Standard">RW</p>
</td>
<td width="37"><p class="Standard">RO</p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Standard">The polarity of WS
signal for receiver can be reversed or not based on different mode.</p>
<p class="Standard">1'b0: keep WS polarity</p>
<p class="Standard">1'b1: reverse WS
polarity</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">4</p>
</td>
<td width="88"><p class="Standard">rx_order</p>
</td>
<td width="37"><p class="Standard">RW</p>
</td>
<td width="37"><p class="Standard">RO</p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Standard">Sets which channel is received
firstly for the first frame.</p>
<p class="Standard">1'b0: 'left then
right' order</p>
<p class="Standard">1'b1: 'right then
left' order</p>
<p class="Standard">This field is
effective only after 'rxN_en' is activated. (N=1, 2, �, depending on which
channel it is.)</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">3</p>
</td>
<td width="88"><p class="Standard">rx_dshift_sel</p>
</td>
<td width="37"><p class="Standard">RW</p>
</td>
<td width="37"><p class="Standard">RO</p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Default">Sets
if little-endian or big-endian is active.</p>
<p class="Default">1'b0:
MSB first on RX</p>
<p class="Default">1'b1:
LSB first on RX</p>
<p class="Default">This
field is effective only after 'rxN_en' is activated. (N=1, 2, �, depending on
which channel it is.)</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">2</p>
</td>
<td width="88"><p class="Standard">rx_dstart_dly</p>
</td>
<td width="37"><p class="Standard">RW</p>
</td>
<td width="37"><p class="Standard">RO</p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Standard">Sets 1-bit delay for
RX channels.</p>
<p class="Standard">1'b0: no delay</p>
<p class="Standard">1'b1: delays one clock
cycle</p>
<p class="Standard">This field is only for
standard I2S (Philips) mode.</p>
<p class="Standard">This field is
effective only after 'rxN_en' is activated. (N=1, 2, �, depending on which
channel it is.)</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">1</p>
</td>
<td width="88"><p class="Standard">rx_master</p>
</td>
<td width="37"><p class="Standard">RW</p>
</td>
<td width="37"><p class="Standard">RO</p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Standard">Sets if running in
master or slave mode for all the RX channels.</p>
<p class="Standard">1'b0: running as slave</p>
<p class="Standard">1'b1: running as
master</p>
<p class="Standard">This field is applied
to selection of BCLK and WS signal in clock generation block.</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">0</p>
</td>
<td width="88"><p class="Standard">rx_mode</p>
</td>
<td width="37"><p class="Standard">RW</p>
</td>
<td width="37"><p class="Standard">RO</p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Default">I2S
mode and PCM mode have different mechanism with WS signal. The I2S mode is
based on the edge detect of WS signal, while the PCM mode is based on a slot
number.</p>
<p class="Default">1'b0:
I2S mode</p>
<p class="Default">1'b1:
PCM mode</p>
<p class="Default">This
field is effective only after 'rxN_en' is activated. (N=1, 2, ..., depending
on which channel it is.)</p>
</td>
</tr>
</table><p class="Default"></p>
<h2>1.5TDM0_PCM_REG5</h2>
<table width="523"><tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"><a name="TDM0_PCM_REG5_mark">TDM0_PCM_REG5</a><a name="I2S0_PCM_REG5_mark2"></a></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">offset</p>
</td>
<td width="88"><p class="Standard">0x10</p>
</td>
<td width="37"><p class="Standard">size</p>
</td>
<td width="37"><p class="Standard">32</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">0x0</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">bits</p>
</td>
<td width="88"><p class="Standard">name</p>
</td>
<td width="37"><p class="Standard">s/w</p>
</td>
<td width="37"><p class="Standard">h/w</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">description</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">7:0</p>
</td>
<td width="88"><p class="Standard">rx_sd_sel</p>
</td>
<td width="37"><p class="Standard">RW</p>
</td>
<td width="37"><p class="Standard">RO</p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Default">'d0:
select serial line #1 for RX channel</p>
<p class="Default">'d1:
select serial line #2 for RX channel</p>
<p class="Default">'d2:
select serial line #3 for RX channel</p>
<p class="Default">etc.</p>
<p class="Standard">Every RX channel has
its own rx_sd_sel signal.</p>
<p class="Standard">For
example:</p>
<p class="Standard">M
wires receive N channels.</p>
<p class="Standard">If
M="3," N="6," register rx_sd_sel will be treated as [11:10], [9:8], [7:6], [5:4],
[3:2] and [1:0], each� bit indicates that whitch line transports current
channel.</p>
<p class="Standard">rx_sd_sel={[2�b00],[2�b00],[2�b00],[2�b00],[2�b00],[2�b00]}
all of these 6 channels will be received by line #1.</p>
<p class="Standard">rx_sd_sel={[2�b10],[2�b10],[2�b01],[2�b01],[2�b00],[2�b00]},
channel #1 and channel #2 will be received by line #1, channel #3 and channel
#4 will be received by line #2, channel #5 and channel #6 will be received by
line #3.</p>
</td>
</tr>
</table><p class="Default"></p>
<h2>1.6TDM0_PCM_REG6</h2>
<table width="523"><tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"><a name="TDM0_PCM_REG6_mark">TDM0_PCM_REG6</a><a name="I2S0_PCM_REG6_mark2"></a></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">offset</p>
</td>
<td width="88"><p class="Standard">0x14</p>
</td>
<td width="37"><p class="Standard">size</p>
</td>
<td width="37"><p class="Standard">32</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">0x0</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">bits</p>
</td>
<td width="88"><p class="Standard">name</p>
</td>
<td width="37"><p class="Standard">s/w</p>
</td>
<td width="37"><p class="Standard">h/w</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">description</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">31:0</p>
</td>
<td width="88"><p class="Standard">rx_slot</p>
</td>
<td width="37"><p class="Standard"><a name="OLE_LINK24">RW</a></p>
</td>
<td width="37"><p class="Standard">RO</p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Default">When
running in I2S mode, sets the delay cycles relative to the edge (positive or
negative) of WS signal for RX channel.</p>
<p class="Default">When
running in PCM mode, sets the delay cycles relative to the positive edge of
WS signal for RX channel.</p>
<p class="Default">'d0:
start from the 1st cycle of rx_bclk</p>
<p class="Default">'d1:
start from the 2nd cycle of rx_bclk</p>
<p class="Default">etc.</p>
<p class="Default">Every
RX channel has its own rx_slot signal.</p>
<p class="Default">Synchronous
with reg_clk domain.</p>
</td>
</tr>
</table><p class="Default"></p>
<h2>1.7TDM0_PCM_REG7</h2>
<table width="523"><tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"><a name="TDM0_PCM_REG7_mark">TDM0_PCM_REG7</a><a name="I2S0_PCM_REG7_mark2"></a></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">offset</p>
</td>
<td width="88"><p class="Standard">0x18</p>
</td>
<td width="37"><p class="Standard">size</p>
</td>
<td width="37"><p class="Standard">32</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">0x0</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">bits</p>
</td>
<td width="88"><p class="Standard">name</p>
</td>
<td width="37"><p class="Standard">s/w</p>
</td>
<td width="37"><p class="Standard">h/w</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">description</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">31:0</p>
</td>
<td width="88"><p class="Standard">rx_slot_ex</p>
</td>
<td width="37"><p class="Standard">RW</p>
</td>
<td width="37"><p class="Standard">RO</p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Default">Extensiong
of rx_slot when the width of rx_slot greater than 32.</p>
<p class="Default">Unused
when the width of rx_slot less than 32.</p>
</td>
</tr>
</table><p class="Default"></p>
<h2>1.8TDM0_PCM_REG8</h2>
<table width="523"><tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"><a name="TDM0_PCM_REG8_mark">TDM0_PCM_REG8</a><a name="I2S0_PCM_REG8_mark2"></a></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">offset</p>
</td>
<td width="88"><p class="Standard">0x1C</p>
</td>
<td width="37"><p class="Standard">size</p>
</td>
<td width="37"><p class="Standard">32</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">0x0</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">bits</p>
</td>
<td width="88"><p class="Standard">name</p>
</td>
<td width="37"><p class="Standard">s/w</p>
</td>
<td width="37"><p class="Standard">h/w</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">description</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><a name="_Hlk159540841">8</a></p>
</td>
<td width="88"><p class="Standard">rx_mute</p>
</td>
<td width="37"><p class="Standard">RW</p>
</td>
<td width="37"><p class="Standard">RO</p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Default">Mute
the I2S or PCM Receiver (all zeros will be send).</p>
<p class="Default">Synchronous
with reg_clk domain.</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">7:0</p>
</td>
<td width="88"><p class="Standard">rx_en</p>
</td>
<td width="37"><p class="Standard">RW</p>
</td>
<td width="37"><p class="Standard">RO</p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Default">Enables
to receive data for RX channel. Active high. All the programmable signals
must be stable before this signal is active. And rx_en must be inactive
before reprogramming.</p>
<p class="Default">Every
RX channel has its own rx_en signal.</p>
<p class="Default">Synchronous
with reg_clk domain.</p>
</td>
</tr>
</table><p class="Default"></p>
<h2>1.9TDM0_PCM_REG9</h2>
<table width="523"><tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"><a name="TDM0_PCM_REG9_mark">TDM0_PCM_REG9</a><a name="I2S0_PCM_REG9_mark2"></a></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">offset</p>
</td>
<td width="88"><p class="Standard">0x20</p>
</td>
<td width="37"><p class="Standard">size</p>
</td>
<td width="37"><p class="Standard">32</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">0x0</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">bits</p>
</td>
<td width="88"><p class="Standard">name</p>
</td>
<td width="37"><p class="Standard">s/w</p>
</td>
<td width="37"><p class="Standard">h/w</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">description</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">13:9</p>
</td>
<td width="88"><p class="Standard">tx_sa_wdt</p>
</td>
<td width="37"><p class="Standard">RW</p>
</td>
<td width="37"><p class="Standard">RO</p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Standard">Sets the sample data
width of transmitter for TX channel1.</p>
<p class="Standard">'d0: 1 bit data</p>
<p class="Standard">'d1: 2 bit data</p>
<p class="Standard">etc�</p>
<p class="Standard">This field is
effective only after 'tx1_en' is activated.</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">8</p>
</td>
<td width="88"><p class="Standard">tdm_bi</p>
</td>
<td width="37"><p class="Standard">RW</p>
</td>
<td width="37"><p class="Standard">RO</p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Standard">Enables to transmit
and receive data on the same line under TDM mode.</p>
<p class="Standard">1'b0: the RX data and
TX data is on the different line</p>
<p class="Standard">1'b1: the RX data and
TX data is on the same line</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">7</p>
</td>
<td width="88"><p class="Standard">tx_out_en</p>
</td>
<td width="37"><p class="Standard">RW</p>
</td>
<td width="37"><p class="Standard">RO</p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Standard">The data output signal
will be tri-stated only under TDM mode.</p>
<p class="Standard">1'b0: the out data is
not tristaed when not driven</p>
<p class="Standard">1'b1: the out data is
tristated when not driven</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">6</p>
</td>
<td width="88"><p class="Standard">tx_lrck_pol</p>
</td>
<td width="37"><p class="Standard">RW</p>
</td>
<td width="37"><p class="Standard">RO</p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Standard">The polarity of WS
signal for transmitter can be reversed or not based on different mode.</p>
<p class="Standard">1'b0: keep WS polarity</p>
<p class="Standard">1'b1: reverse WS
polarity</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">4</p>
</td>
<td width="88"><p class="Standard">tx_order</p>
</td>
<td width="37"><p class="Standard">RW</p>
</td>
<td width="37"><p class="Standard">RO</p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Standard">Sets which channel is
transmitted firstly for the first frame.</p>
<p class="Standard">1'b0: 'left then
right' order</p>
<p class="Standard">1'b1: 'right then
left' order</p>
<p class="Standard">This field is
effective only after 'txN_en' is activated. (N=1, 2, ..., depending on which
channel it is.)</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">3</p>
</td>
<td width="88"><p class="Standard">tx_dshift_sel</p>
</td>
<td width="37"><p class="Standard">RW</p>
</td>
<td width="37"><p class="Standard">RO</p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Default">Sets
if little-endian or big-endian is active.</p>
<p class="Default">1'b0:
MSB first on TX</p>
<p class="Default">1'b1:
LSB first on TX</p>
<p class="Default">This
field is effective only after 'txN_en' is activated. (N=1, 2, ..., depending
on which channel it is.)</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">2</p>
</td>
<td width="88"><p class="Standard">tx_dstart_dly</p>
</td>
<td width="37"><p class="Standard">RW</p>
</td>
<td width="37"><p class="Standard">RO</p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Standard">Sets 1-bit delay for
TX channels.</p>
<p class="Standard">1'b0: no delay</p>
<p class="Standard">1'b1: delays one clock
cycle</p>
<p class="Standard">This field is only for
standard I2S (Philips) mode.</p>
<p class="Standard">This field is
effective only after 'txN_en' is activated. (N=1, 2, ..., depending on which
channel it is.)</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">1</p>
</td>
<td width="88"><p class="Standard">tx_master</p>
</td>
<td width="37"><p class="Standard">RW</p>
</td>
<td width="37"><p class="Standard">RO</p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Standard">Sets if running in
master or slave mode for all the TX channels.</p>
<p class="Standard">1'b0: running as slave</p>
<p class="Standard">1'b1: running as
master</p>
<p class="Standard">This field is applied
to selection of BCLK and WS signal in clock generation block.</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">0</p>
</td>
<td width="88"><p class="Standard">tx_mode</p>
</td>
<td width="37"><p class="Standard">RW</p>
</td>
<td width="37"><p class="Standard">RO</p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Default">I2S
mode and PCM mode have different mechanism with WS signal. The I2S mode is
based on the edge detect of WS signal, while the PCM mode is based on a slot
number.</p>
<p class="Default">1'b0:
I2S mode</p>
<p class="Default">1'b1:
PCM mode</p>
<p class="Default">This
field is effective only after 'txN_en' is activated. (N=1, 2, ..., depending
on which channel it is.)</p>
</td>
</tr>
</table><p class="Default"></p>
<h2>1.10TDM0_PCM_REG10</h2>
<table width="523"><tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"><a name="TDM0_PCM_REG10_mark">TDM0_PCM_REG10</a><a name="I2S0_PCM_REG10_mark2"></a></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">offset</p>
</td>
<td width="88"><p class="Standard">0x24</p>
</td>
<td width="37"><p class="Standard">size</p>
</td>
<td width="37"><p class="Standard">32</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">0x0</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">bits</p>
</td>
<td width="88"><p class="Standard">name</p>
</td>
<td width="37"><p class="Standard">s/w</p>
</td>
<td width="37"><p class="Standard">h/w</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">description</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">31:0</p>
</td>
<td width="88"><p class="Standard">tx_slot</p>
</td>
<td width="37"><p class="Standard">RW</p>
</td>
<td width="37"><p class="Standard">RO</p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Default">When
running in I2S mode, sets the delay cycles relative to the edge (positive or
negative) of WS signal for TX channel.</p>
<p class="Default">When
running in PCM mode, sets the delay cycles relative to the positive edge of
WS signal for TX channel.</p>
<p class="Default">'d0:
start from the 1st cycle of tx_bclk</p>
<p class="Default">'d1:
start from the 2nd cycle of tx_bclk</p>
<p class="Default">etc.</p>
<p class="Default">Every
TX channel has its own tx_slot signal.</p>
</td>
</tr>
</table><p class="Default"></p>
<h2>1.11TDM0_PCM_REG11</h2>
<table width="523"><tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"><a name="TDM0_PCM_REG11_mark">TDM0_PCM_REG11</a><a name="I2S0_PCM_REG11_mark2"></a></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">offset</p>
</td>
<td width="88"><p class="Standard">0x28</p>
</td>
<td width="37"><p class="Standard">size</p>
</td>
<td width="37"><p class="Standard">32</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">0x0</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">bits</p>
</td>
<td width="88"><p class="Standard">name</p>
</td>
<td width="37"><p class="Standard">s/w</p>
</td>
<td width="37"><p class="Standard">h/w</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">description</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">31:0</p>
</td>
<td width="88"><p class="Standard">tx_slot_ex</p>
</td>
<td width="37"><p class="Standard">RW</p>
</td>
<td width="37"><p class="Standard">RO</p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Default">Extensiong
of tx_slot when the width of tx_slot greater than 32.</p>
<p class="Default">Unused
when the width of tx_slot less than 32.</p>
</td>
</tr>
</table><p class="Default"></p>
<h2>1.12TDM0_PCM_REG12</h2>
<table width="523"><tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"><a name="TDM0_PCM_REG12_mark">TDM0_PCM_REG12</a><a name="I2S0_PCM_REG12_mark2"></a></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">offset</p>
</td>
<td width="88"><p class="Standard">0x2C</p>
</td>
<td width="37"><p class="Standard">size</p>
</td>
<td width="37"><p class="Standard">32</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">0x0</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">bits</p>
</td>
<td width="88"><p class="Standard">name</p>
</td>
<td width="37"><p class="Standard">s/w</p>
</td>
<td width="37"><p class="Standard">h/w</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">description</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">7:0</p>
</td>
<td width="88"><p class="Standard">tx_sd_sel</p>
</td>
<td width="37"><p class="Standard">RW</p>
</td>
<td width="37"><p class="Standard">RO</p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Default">'d0:
select serial line #1 for TX channel</p>
<p class="Default">'d1:
select serial line #2 for TX channel</p>
<p class="Default">'d2:
select serial line #3 for TX channel</p>
<p class="Default">etc.</p>
<p class="Default">Every
TX channel has its own tx_sd_sel signal.</p>
<p class="Default">For
example:</p>
<p class="Default">M
wires transporting N channels, copy N channel�s data M times through
tx_sd_sel to select.</p>
<p class="Default">If
M="3," N="6," register tx_sd_sel will be treated as [17:12], [11:6] and [5:0],
each 6 bit indicates that whitch channels will be transports by current wire.</p>
<p class="Default">tx_sd_sel={[6�b000000],[
6�b000000],[ 6�b111111]}, line #1 will transport all of these 6 channels.</p>
<p class="Default">tx_sd_sel={[6�b110000],[
6�b001100],[ 6�b000011]}, line #1 will transport #2 and #1 channel, line #2
will transport #3 and #4 channel, line #3 will transport #6 and #5 channel.</p>
</td>
</tr>
</table><p class="Default"></p>
<h2>1.13TDM0_PCM_REG13</h2>
<table width="523"><tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"><a name="TDM0_PCM_REG13_mark">TDM0_PCM_REG13</a><a name="I2S0_PCM_REG13_mark2"></a></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">offset</p>
</td>
<td width="88"><p class="Standard">0x30</p>
</td>
<td width="37"><p class="Standard">size</p>
</td>
<td width="37"><p class="Standard">32</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">0x0</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">bits</p>
</td>
<td width="88"><p class="Standard">name</p>
</td>
<td width="37"><p class="Standard">s/w</p>
</td>
<td width="37"><p class="Standard">h/w</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">description</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">9</p>
</td>
<td width="88"><p class="Standard">tx_disorder</p>
</td>
<td width="37"><p class="Standard">RW</p>
</td>
<td width="37"><p class="Standard">RO</p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Default">When
INCLUDE_I2S_TX_FIFO, sets the multi channel�s TX(TX FIFO�s pop signal)
independent.</p>
<p class="Default">0:
all of the TX channel�s FIFO should be pop when all channel�s data ready.</p>
<p class="Default">1:all
of the TX channel�s independent, may cause phase shift.</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">8</p>
</td>
<td width="88"><p class="Standard">tx_mute</p>
</td>
<td width="37"><p class="Standard">RW</p>
</td>
<td width="37"><p class="Standard">RO</p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Default">Sets
to mute all the TX channels (all zeros will be send).</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">7:0</p>
</td>
<td width="88"><p class="Standard">tx_en</p>
</td>
<td width="37"><p class="Standard">RW</p>
</td>
<td width="37"><p class="Standard">RO</p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Default">Enables
to transmit data for TX channel*.</p>
<p class="Default">Active
high.</p>
<p class="Default">[Notice]
All of TX configuration fields related with TX channel* must be steady before
tx_en* is active. And tx_en* must be inactive before reconfiguration</p>
</td>
</tr>
</table><h2>1.14TDM1_PCM_REG1</h2>
<table width="523"><tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"><a name="TDM1_PCM_REG1_mark">TDM1_PCM_REG1</a></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">offset</p>
</td>
<td width="88"><p class="Standard">0x40</p>
</td>
<td width="37"><p class="Standard">size</p>
</td>
<td width="37"><p class="Standard">32</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">0x0</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">bits</p>
</td>
<td width="88"><p class="Standard">name</p>
</td>
<td width="37"><p class="Standard">s/w</p>
</td>
<td width="37"><p class="Standard">h/w</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">description</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">17</p>
</td>
<td width="88"><p class="Standard">rx_lrck_en</p>
</td>
<td width="37"><p class="Standard">RW</p>
</td>
<td width="37"><p class="Standard">RO</p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Default">Enables
to generate WS signal for receiver in master mode.</p>
<p class="Standard">Active high.</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">16</p>
</td>
<td width="88"><p class="Standard">rx_lrck_low_first</p>
</td>
<td width="37"><p class="Standard">RW</p>
</td>
<td width="37"><p class="Standard">RO</p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Default">This
field can determine if a high level pulse or low level pulse is generated
firstly for receiver. This field provided a flexibility for the first frame.</p>
<p class="Default">1'b0:
a high level pulse come out firstly</p>
<p class="Default">1'b1:
a low level pulse come out firstly</p>
<p class="Standard">This field is
effective only after 'rx_lrck_en' is activated.</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">15:8</p>
</td>
<td width="88"><p class="Standard">rx_sync_lng</p>
</td>
<td width="37"><p class="Standard">RW</p>
</td>
<td width="37"><p class="Standard">RO</p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Default">Sets
the high phase width of WS signal for receiver in terms of bit clock cycles.</p>
<p class="Default">'d0:
1 clock</p>
<p class="Default">'d1:
2 clocks</p>
<p class="Default">etc.</p>
<p class="Default">This
field is effective only in master mode.</p>
<p class="Standard">This field is
effective only after 'rx_lrck_en' is activated.</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">7:0</p>
</td>
<td width="88"><p class="Standard">rx_clk_frames</p>
</td>
<td width="37"><p class="Standard">RW</p>
</td>
<td width="37"><p class="Standard">RO</p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Default">Sets
the frame length of WS signal for receiver in terms of bit clock cycles.</p>
<p class="Default">'d0:
1 clock</p>
<p class="Default">'d1:
2 clocks</p>
<p class="Default">etc.</p>
<p class="Default">This
field is effective only in master mode.</p>
<p class="Default">This
field is effective only after 'rx_lrck_en' is activated.</p>
</td>
</tr>
</table><p class="Default"></p>
<h2>1.15TDM1_PCM_REG2</h2>
<table width="523"><tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"><a name="TDM1_PCM_REG2_mark">TDM1_PCM_REG2</a></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">offset</p>
</td>
<td width="88"><p class="Standard">0x44</p>
</td>
<td width="37"><p class="Standard">size</p>
</td>
<td width="37"><p class="Standard">32</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">0x0</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">bits</p>
</td>
<td width="88"><p class="Standard">name</p>
</td>
<td width="37"><p class="Standard">s/w</p>
</td>
<td width="37"><p class="Standard">h/w</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">description</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">17</p>
</td>
<td width="88"><p class="Standard">tx_lrck_en</p>
</td>
<td width="37"><p class="Standard">RW</p>
</td>
<td width="37"><p class="Standard">RO</p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Default">Enables
to generate WS signal for transmitter in master mode.</p>
<p class="Standard">Active high.</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">16</p>
</td>
<td width="88"><p class="Standard">tx_lrck_low_first</p>
</td>
<td width="37"><p class="Standard">RW</p>
</td>
<td width="37"><p class="Standard">RO</p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Default">This
field can determine if a high level pulse or low level pulse is generated
firstly for transmitter. This field provided a flexibility for the first
frame.</p>
<p class="Default">1'b0:
a high level pulse come out firstly</p>
<p class="Default">1'b1:
a low level pulse come out firstly</p>
<p class="Standard">This field is
effective only after 'tx_lrck_en' is activated.</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">15:8</p>
</td>
<td width="88"><p class="Standard">tx_sync_lng</p>
</td>
<td width="37"><p class="Standard">RW</p>
</td>
<td width="37"><p class="Standard">RO</p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Default">Sets
the high phase width of WS signal for transmitter in terms of bit clock
cycles.</p>
<p class="Default">'d0:
1 clock</p>
<p class="Default">'d1:
2 clocks</p>
<p class="Default">etc.</p>
<p class="Default">This
field is effective only in master mode.</p>
<p class="Standard">This field is
effective only after 'tx_lrck_en' is activated.</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">7:0</p>
</td>
<td width="88"><p class="Standard">tx_clk_frames</p>
</td>
<td width="37"><p class="Standard">RW</p>
</td>
<td width="37"><p class="Standard">RO</p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Default">Sets
the frame length of WS signal for transmitter in terms of bit clock cycles.</p>
<p class="Default">'d0:
1 clock</p>
<p class="Default">'d1:
2 clocks</p>
<p class="Default">etc.</p>
<p class="Default">This
field is effective only in master mode.</p>
<p class="Default">This
field is effective only after 'tx_lrck_en' is activated.</p>
</td>
</tr>
</table><p class="Default"></p>
<h2>1.16TDM1_PCM_REG3</h2>
<table width="523"><tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"><a name="TDM1_PCM_REG3_mark">TDM1_PCM_REG3</a></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">offset</p>
</td>
<td width="88"><p class="Standard">0x48</p>
</td>
<td width="37"><p class="Standard">size</p>
</td>
<td width="37"><p class="Standard">32</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">0x0</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">bits</p>
</td>
<td width="88"><p class="Standard">name</p>
</td>
<td width="37"><p class="Standard">s/w</p>
</td>
<td width="37"><p class="Standard">h/w</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">description</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">3</p>
</td>
<td width="88"><p class="Standard">lrck_share_with_rx</p>
</td>
<td width="37"><p class="Standard">RW</p>
</td>
<td width="37"><p class="Standard">RO</p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Default">1'b0:
use tx_lrck to tx/rx data</p>
<p class="Default">1'b1:
use rx_lrck to tx/rx data</p>
<p class="Standard">This bit is valid only
when lrck_share_en="1"'b1.</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">2</p>
</td>
<td width="88"><p class="Standard">lrck_share_en</p>
</td>
<td width="37"><p class="Standard">RW</p>
</td>
<td width="37"><p class="Standard">RO</p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Default">If
set, I2S/PCM will share lrck</p>
<p class="Default">1'b0:
share lrck disable</p>
<p class="Standard">1'b1: share lrck
enable</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">1</p>
</td>
<td width="88"><p class="Standard">clk_share_with_rx</p>
</td>
<td width="37"><p class="Standard">RW</p>
</td>
<td width="37"><p class="Standard">RO</p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Default">1'b0:
use tx_clk to tx/rx data</p>
<p class="Default">1'b1:
use rx_clk to tx/rx data</p>
<p class="Standard">This bit is valid only
when clk_share_en="1"'b1.</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">0</p>
</td>
<td width="88"><p class="Standard">clk_share_en</p>
</td>
<td width="37"><p class="Standard">RW</p>
</td>
<td width="37"><p class="Standard">RO</p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Default">If
set, I2S/PCM will share clock</p>
<p class="Default">1'b0:
share clock disable</p>
<p class="Default">1'b1:
share clock enable</p>
</td>
</tr>
</table><p class="Default"></p>
<p class="Default"></p>
<h2>1.17TDM1_PCM_REG4</h2>
<table width="523"><tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"><a name="TDM1_PCM_REG4_mark">TDM1_PCM_REG4</a></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">offset</p>
</td>
<td width="88"><p class="Standard">0x4C</p>
</td>
<td width="37"><p class="Standard">size</p>
</td>
<td width="37"><p class="Standard">32</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">0x0</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">bits</p>
</td>
<td width="88"><p class="Standard">name</p>
</td>
<td width="37"><p class="Standard">s/w</p>
</td>
<td width="37"><p class="Standard">h/w</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">description</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">11:7</p>
</td>
<td width="88"><p class="Standard">rx_sa_wdt</p>
</td>
<td width="37"><p class="Standard">RW</p>
</td>
<td width="37"><p class="Standard">RO</p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Standard">Sets the sample data
width of transmitter for all the RX channels.</p>
<p class="Standard">'d0: 1 bit data</p>
<p class="Standard">'d1: 2 bit data</p>
<p class="Standard">etc.</p>
<p class="Standard">This field is
effective only after 'rxN_en' is activated. (N=1, 2, �, depending on which
channel it is.)</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">6</p>
</td>
<td width="88"><p class="Standard">rx_lrck_pol</p>
</td>
<td width="37"><p class="Standard">RW</p>
</td>
<td width="37"><p class="Standard">RO</p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Standard">The polarity of WS
signal for receiver can be reversed or not based on different mode.</p>
<p class="Standard">1'b0: keep WS polarity</p>
<p class="Standard">1'b1: reverse WS
polarity</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">4</p>
</td>
<td width="88"><p class="Standard">rx_order</p>
</td>
<td width="37"><p class="Standard">RW</p>
</td>
<td width="37"><p class="Standard">RO</p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Standard">Sets which channel is
received firstly for the first frame.</p>
<p class="Standard">1'b0: 'left then
right' order</p>
<p class="Standard">1'b1: 'right then
left' order</p>
<p class="Standard">This field is
effective only after 'rxN_en' is activated. (N=1, 2, �, depending on which
channel it is.)</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">3</p>
</td>
<td width="88"><p class="Standard">rx_dshift_sel</p>
</td>
<td width="37"><p class="Standard">RW</p>
</td>
<td width="37"><p class="Standard">RO</p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Default">Sets
if little-endian or big-endian is active.</p>
<p class="Default">1'b0:
MSB first on RX</p>
<p class="Default">1'b1:
LSB first on RX</p>
<p class="Default">This
field is effective only after 'rxN_en' is activated. (N=1, 2, �, depending on
which channel it is.)</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">2</p>
</td>
<td width="88"><p class="Standard">rx_dstart_dly</p>
</td>
<td width="37"><p class="Standard">RW</p>
</td>
<td width="37"><p class="Standard">RO</p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Standard">Sets 1-bit delay for
RX channels.</p>
<p class="Standard">1'b0: no delay</p>
<p class="Standard">1'b1: delays one clock
cycle</p>
<p class="Standard">This field is only for
standard I2S (Philips) mode.</p>
<p class="Standard">This field is
effective only after 'rxN_en' is activated. (N=1, 2, �, depending on which
channel it is.)</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">1</p>
</td>
<td width="88"><p class="Standard">rx_master</p>
</td>
<td width="37"><p class="Standard">RW</p>
</td>
<td width="37"><p class="Standard">RO</p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Standard">Sets if running in
master or slave mode for all the RX channels.</p>
<p class="Standard">1'b0: running as slave</p>
<p class="Standard">1'b1: running as
master</p>
<p class="Standard">This field is applied
to selection of BCLK and WS signal in clock generation block.</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">0</p>
</td>
<td width="88"><p class="Standard">rx_mode</p>
</td>
<td width="37"><p class="Standard">RW</p>
</td>
<td width="37"><p class="Standard">RO</p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Default">I2S
mode and PCM mode have different mechanism with WS signal. The I2S mode is
based on the edge detect of WS signal, while the PCM mode is based on a slot number.</p>
<p class="Default">1'b0:
I2S mode</p>
<p class="Default">1'b1:
PCM mode</p>
<p class="Default">This
field is effective only after 'rxN_en' is activated. (N=1, 2, ..., depending
on which channel it is.)</p>
</td>
</tr>
</table><p class="Default"></p>
<h2>1.18TDM1_PCM_REG5</h2>
<table width="523"><tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"><a name="TDM1_PCM_REG5_mark">TDM1_PCM_REG5</a></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">offset</p>
</td>
<td width="88"><p class="Standard">0x50</p>
</td>
<td width="37"><p class="Standard">size</p>
</td>
<td width="37"><p class="Standard">32</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">0x0</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">bits</p>
</td>
<td width="88"><p class="Standard">name</p>
</td>
<td width="37"><p class="Standard">s/w</p>
</td>
<td width="37"><p class="Standard">h/w</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">description</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">7:0</p>
</td>
<td width="88"><p class="Standard">rx_sd_sel</p>
</td>
<td width="37"><p class="Standard">RW</p>
</td>
<td width="37"><p class="Standard">RO</p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Default">'d0:
select serial line #1 for RX channel</p>
<p class="Default">'d1:
select serial line #2 for RX channel</p>
<p class="Default">'d2:
select serial line #3 for RX channel</p>
<p class="Default">etc.</p>
<p class="Standard">Every RX channel has
its own rx_sd_sel signal.</p>
<p class="Standard">For
example:</p>
<p class="Standard">M
wires receive N channels.</p>
<p class="Standard">If
M="3," N="6," register rx_sd_sel will be treated as [11:10], [9:8], [7:6], [5:4],
[3:2] and [1:0], each� bit indicates that whitch line transports current
channel.</p>
<p class="Standard">rx_sd_sel={[2�b00],[2�b00],[2�b00],[2�b00],[2�b00],[2�b00]}
all of these 6 channels will be received by line #1.</p>
<p class="Standard">rx_sd_sel={[2�b10],[2�b10],[2�b01],[2�b01],[2�b00],[2�b00]},
channel #1 and channel #2 will be received by line #1, channel #3 and channel
#4 will be received by line #2, channel #5 and channel #6 will be received by
line #3.</p>
</td>
</tr>
</table><p class="Default"></p>
<h2>1.19TDM1_PCM_REG6</h2>
<table width="523"><tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"><a name="TDM1_PCM_REG6_mark">TDM1_PCM_REG6</a></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">offset</p>
</td>
<td width="88"><p class="Standard">0x54</p>
</td>
<td width="37"><p class="Standard">size</p>
</td>
<td width="37"><p class="Standard">32</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">0x0</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">bits</p>
</td>
<td width="88"><p class="Standard">name</p>
</td>
<td width="37"><p class="Standard">s/w</p>
</td>
<td width="37"><p class="Standard">h/w</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">description</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">31:0</p>
</td>
<td width="88"><p class="Standard">rx_slot</p>
</td>
<td width="37"><p class="Standard">RW</p>
</td>
<td width="37"><p class="Standard">RO</p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Default">When
running in I2S mode, sets the delay cycles relative to the edge (positive or
negative) of WS signal for RX channel.</p>
<p class="Default">When running
in PCM mode, sets the delay cycles relative to the positive edge of WS signal
for RX channel.</p>
<p class="Default">'d0:
start from the 1st cycle of rx_bclk</p>
<p class="Default">'d1:
start from the 2nd cycle of rx_bclk</p>
<p class="Default">etc.</p>
<p class="Default">Every
RX channel has its own rx_slot signal.</p>
<p class="Default">Synchronous
with reg_clk domain.</p>
</td>
</tr>
</table><p class="Default"></p>
<h2>1.20TDM1_PCM_REG7</h2>
<table width="523"><tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"><a name="TDM1_PCM_REG7_mark">TDM1_PCM_REG7</a></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">offset</p>
</td>
<td width="88"><p class="Standard">0x58</p>
</td>
<td width="37"><p class="Standard">size</p>
</td>
<td width="37"><p class="Standard">32</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">0x0</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">bits</p>
</td>
<td width="88"><p class="Standard">name</p>
</td>
<td width="37"><p class="Standard">s/w</p>
</td>
<td width="37"><p class="Standard">h/w</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">description</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">31:0</p>
</td>
<td width="88"><p class="Standard">rx_slot_ex</p>
</td>
<td width="37"><p class="Standard">RW</p>
</td>
<td width="37"><p class="Standard">RO</p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Default">Extensiong
of rx_slot when the width of rx_slot greater than 32.</p>
<p class="Default">Unused
when the width of rx_slot less than 32.</p>
</td>
</tr>
</table><p class="Default"></p>
<h2>1.21TDM1_PCM_REG8</h2>
<table width="523"><tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"><a name="TDM1_PCM_REG8_mark">TDM1_PCM_REG8</a></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">offset</p>
</td>
<td width="88"><p class="Standard">0x5C</p>
</td>
<td width="37"><p class="Standard">size</p>
</td>
<td width="37"><p class="Standard">32</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">0x0</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">bits</p>
</td>
<td width="88"><p class="Standard">name</p>
</td>
<td width="37"><p class="Standard">s/w</p>
</td>
<td width="37"><p class="Standard">h/w</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">description</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">8</p>
</td>
<td width="88"><p class="Standard">rx_mute</p>
</td>
<td width="37"><p class="Standard">RW</p>
</td>
<td width="37"><p class="Standard">RO</p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Default">Mute
the I2S or PCM Receiver (all zeros will be send).</p>
<p class="Default">Synchronous
with reg_clk domain.</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">7:0</p>
</td>
<td width="88"><p class="Standard">rx_en</p>
</td>
<td width="37"><p class="Standard">RW</p>
</td>
<td width="37"><p class="Standard">RO</p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Default">Enables
to receive data for RX channel. Active high. All the programmable signals
must be stable before this signal is active. And rx_en must be inactive
before reprogramming.</p>
<p class="Default">Every
RX channel has its own rx_en signal.</p>
<p class="Default">Synchronous
with reg_clk domain.</p>
</td>
</tr>
</table><p class="Default"></p>
<h2>1.22TDM1_PCM_REG9</h2>
<table width="523"><tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"><a name="TDM1_PCM_REG9_mark">TDM1_PCM_REG9</a></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">offset</p>
</td>
<td width="88"><p class="Standard">0x60</p>
</td>
<td width="37"><p class="Standard">size</p>
</td>
<td width="37"><p class="Standard">32</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">0x0</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">bits</p>
</td>
<td width="88"><p class="Standard">name</p>
</td>
<td width="37"><p class="Standard">s/w</p>
</td>
<td width="37"><p class="Standard">h/w</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">description</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">13:9</p>
</td>
<td width="88"><p class="Standard">tx_sa_wdt</p>
</td>
<td width="37"><p class="Standard">RW</p>
</td>
<td width="37"><p class="Standard">RO</p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Standard">Sets the sample data
width of transmitter for TX channel1.</p>
<p class="Standard">'d0: 1 bit data</p>
<p class="Standard">'d1: 2 bit data</p>
<p class="Standard">etc�</p>
<p class="Standard">This field is
effective only after 'tx1_en' is activated.</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">8</p>
</td>
<td width="88"><p class="Standard">tdm_bi</p>
</td>
<td width="37"><p class="Standard">RW</p>
</td>
<td width="37"><p class="Standard">RO</p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Standard">Enables to transmit
and receive data on the same line under TDM mode.</p>
<p class="Standard">1'b0: the RX data and
TX data is on the different line</p>
<p class="Standard">1'b1: the RX data and
TX data is on the same line</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">7</p>
</td>
<td width="88"><p class="Standard">tx_out_en</p>
</td>
<td width="37"><p class="Standard">RW</p>
</td>
<td width="37"><p class="Standard">RO</p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Standard">The data output signal
will be tri-stated only under TDM mode.</p>
<p class="Standard">1'b0: the out data is
not tristaed when not driven</p>
<p class="Standard">1'b1: the out data is
tristated when not driven</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">6</p>
</td>
<td width="88"><p class="Standard">tx_lrck_pol</p>
</td>
<td width="37"><p class="Standard">RW</p>
</td>
<td width="37"><p class="Standard">RO</p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Standard">The polarity of WS
signal for transmitter can be reversed or not based on different mode.</p>
<p class="Standard">1'b0: keep WS polarity</p>
<p class="Standard">1'b1: reverse WS
polarity</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">4</p>
</td>
<td width="88"><p class="Standard">tx_order</p>
</td>
<td width="37"><p class="Standard">RW</p>
</td>
<td width="37"><p class="Standard">RO</p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Standard">Sets which channel is
transmitted firstly for the first frame.</p>
<p class="Standard">1'b0: 'left then
right' order</p>
<p class="Standard">1'b1: 'right then
left' order</p>
<p class="Standard">This field is
effective only after 'txN_en' is activated. (N=1, 2, ..., depending on which
channel it is.)</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">3</p>
</td>
<td width="88"><p class="Standard">tx_dshift_sel</p>
</td>
<td width="37"><p class="Standard">RW</p>
</td>
<td width="37"><p class="Standard">RO</p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Default">Sets
if little-endian or big-endian is active.</p>
<p class="Default">1'b0:
MSB first on TX</p>
<p class="Default">1'b1:
LSB first on TX</p>
<p class="Default">This
field is effective only after 'txN_en' is activated. (N=1, 2, ..., depending
on which channel it is.)</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">2</p>
</td>
<td width="88"><p class="Standard">tx_dstart_dly</p>
</td>
<td width="37"><p class="Standard">RW</p>
</td>
<td width="37"><p class="Standard">RO</p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Standard">Sets 1-bit delay for
TX channels.</p>
<p class="Standard">1'b0: no delay</p>
<p class="Standard">1'b1: delays one clock
cycle</p>
<p class="Standard">This field is only for
standard I2S (Philips) mode.</p>
<p class="Standard">This field is
effective only after 'txN_en' is activated. (N=1, 2, ..., depending on which
channel it is.)</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">1</p>
</td>
<td width="88"><p class="Standard">tx_master</p>
</td>
<td width="37"><p class="Standard">RW</p>
</td>
<td width="37"><p class="Standard">RO</p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Standard">Sets if running in
master or slave mode for all the TX channels.</p>
<p class="Standard">1'b0: running as slave</p>
<p class="Standard">1'b1: running as
master</p>
<p class="Standard">This field is applied
to selection of BCLK and WS signal in clock generation block.</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">0</p>
</td>
<td width="88"><p class="Standard">tx_mode</p>
</td>
<td width="37"><p class="Standard">RW</p>
</td>
<td width="37"><p class="Standard">RO</p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Default">I2S
mode and PCM mode have different mechanism with WS signal. The I2S mode is
based on the edge detect of WS signal, while the PCM mode is based on a slot
number.</p>
<p class="Default">1'b0:
I2S mode</p>
<p class="Default">1'b1:
PCM mode</p>
<p class="Default">This
field is effective only after 'txN_en' is activated. (N=1, 2, ..., depending
on which channel it is.)</p>
</td>
</tr>
</table><p class="Default"></p>
<h2>1.23TDM1_PCM_REG10</h2>
<table width="523"><tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"><a name="TDM1_PCM_REG10_mark">TDM1_PCM_REG10</a></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">offset</p>
</td>
<td width="88"><p class="Standard">0x64</p>
</td>
<td width="37"><p class="Standard">size</p>
</td>
<td width="37"><p class="Standard">32</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">0x0</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">bits</p>
</td>
<td width="88"><p class="Standard">name</p>
</td>
<td width="37"><p class="Standard">s/w</p>
</td>
<td width="37"><p class="Standard">h/w</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">description</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">31:0</p>
</td>
<td width="88"><p class="Standard">tx_slot</p>
</td>
<td width="37"><p class="Standard">RW</p>
</td>
<td width="37"><p class="Standard">RO</p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Default">When
running in I2S mode, sets the delay cycles relative to the edge (positive or
negative) of WS signal for TX channel.</p>
<p class="Default">When
running in PCM mode, sets the delay cycles relative to the positive edge of
WS signal for TX channel.</p>
<p class="Default">'d0:
start from the 1st cycle of tx_bclk</p>
<p class="Default">'d1:
start from the 2nd cycle of tx_bclk</p>
<p class="Default">etc.</p>
<p class="Default">Every
TX channel has its own tx_slot signal.</p>
</td>
</tr>
</table><p class="Default"></p>
<h2>1.24TDM1_PCM_REG11</h2>
<table width="523"><tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"><a name="TDM1_PCM_REG11_mark">TDM1_PCM_REG11</a></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">offset</p>
</td>
<td width="88"><p class="Standard">0x68</p>
</td>
<td width="37"><p class="Standard">size</p>
</td>
<td width="37"><p class="Standard">32</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">0x0</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">bits</p>
</td>
<td width="88"><p class="Standard">name</p>
</td>
<td width="37"><p class="Standard">s/w</p>
</td>
<td width="37"><p class="Standard">h/w</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">description</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">31:0</p>
</td>
<td width="88"><p class="Standard">tx_slot_ex</p>
</td>
<td width="37"><p class="Standard">RW</p>
</td>
<td width="37"><p class="Standard">RO</p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Default">Extensiong
of tx_slot when the width of tx_slot greater than 32.</p>
<p class="Default">Unused
when the width of tx_slot less than 32.</p>
</td>
</tr>
</table><p class="Default"></p>
<h2>1.25TDM1_PCM_REG12</h2>
<table width="523"><tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"><a name="TDM1_PCM_REG12_mark">TDM1_PCM_REG12</a></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">offset</p>
</td>
<td width="88"><p class="Standard">0x6C</p>
</td>
<td width="37"><p class="Standard">size</p>
</td>
<td width="37"><p class="Standard">32</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">0x0</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">bits</p>
</td>
<td width="88"><p class="Standard">name</p>
</td>
<td width="37"><p class="Standard">s/w</p>
</td>
<td width="37"><p class="Standard">h/w</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">description</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">7:0</p>
</td>
<td width="88"><p class="Standard">tx_sd_sel</p>
</td>
<td width="37"><p class="Standard">RW</p>
</td>
<td width="37"><p class="Standard">RO</p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Default">'d0:
select serial line #1 for TX channel</p>
<p class="Default">'d1:
select serial line #2 for TX channel</p>
<p class="Default">'d2: select
serial line #3 for TX channel</p>
<p class="Default">etc.</p>
<p class="Default">Every
TX channel has its own tx_sd_sel signal.</p>
<p class="Default">For
example:</p>
<p class="Default">M
wires transporting N channels, copy N channel�s data M times through
tx_sd_sel to select.</p>
<p class="Default">If
M="3," N="6," register tx_sd_sel will be treated as [17:12], [11:6] and [5:0],
each 6 bit indicates that whitch channels will be transports by current wire.</p>
<p class="Default">tx_sd_sel={[6�b000000],[
6�b000000],[ 6�b111111]}, line #1 will transport all of these 6 channels.</p>
<p class="Default">tx_sd_sel={[6�b110000],[
6�b001100],[ 6�b000011]}, line #1 will transport #2 and #1 channel, line #2
will transport #3 and #4 channel, line #3 will transport #6 and #5 channel.</p>
</td>
</tr>
</table><p class="Default"></p>
<h2>1.26TDM1_PCM_REG13</h2>
<table width="523"><tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"><a name="TDM1_PCM_REG13_mark">TDM1_PCM_REG13</a></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">offset</p>
</td>
<td width="88"><p class="Standard">0x70</p>
</td>
<td width="37"><p class="Standard">size</p>
</td>
<td width="37"><p class="Standard">32</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">0x0</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">bits</p>
</td>
<td width="88"><p class="Standard">name</p>
</td>
<td width="37"><p class="Standard">s/w</p>
</td>
<td width="37"><p class="Standard">h/w</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">description</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">9</p>
</td>
<td width="88"><p class="Standard">tx_disorder</p>
</td>
<td width="37"><p class="Standard">RW</p>
</td>
<td width="37"><p class="Standard">RO</p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Default">When
INCLUDE_I2S_TX_FIFO, sets the multi channel�s TX(TX FIFO�s pop signal)
independent.</p>
<p class="Default">0:
all of the TX channel�s FIFO should be pop when all channel�s data ready.</p>
<p class="Default">1:all
of the TX channel�s independent, may cause phase shift.</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">8</p>
</td>
<td width="88"><p class="Standard">tx_mute</p>
</td>
<td width="37"><p class="Standard">RW</p>
</td>
<td width="37"><p class="Standard">RO</p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Default">Sets
to mute all the TX channels (all zeros will be send).</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">7:0</p>
</td>
<td width="88"><p class="Standard">tx_en</p>
</td>
<td width="37"><p class="Standard">RW</p>
</td>
<td width="37"><p class="Standard">RO</p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Default">Enables
to transmit data for TX channel*.</p>
<p class="Default">Active
high.</p>
<p class="Default">[Notice]
All of TX configuration fields related with TX channel* must be steady before
tx_en* is active. And tx_en* must be inactive before reconfiguration</p>
</td>
</tr>
</table><p class="Default"></p>
<p class="Default"></p>
</body></html>
