#
# This file is part of LiteDRAM.
#
# Copyright (c) 2020 Florent Kermarrec <florent@enjoy-digital.fr>
# SPDX-License-Identifier: BSD-2-Clause

{
    # General ------------------------------------------------------------------
    "speedgrade": -2,         # FPGA speedgrade
    "cpu":        "vexriscv", # CPU type (ex vexriscv, serv, None)
    "memtype":    "DDR4",     # DRAM type
    "uart":       "rs232",    # Type of UART interface (rs232, fifo)

    # PHY ----------------------------------------------------------------------
    "cmd_latency":     1,          # Command additional latency
    "sdram_module":    "EDY4016A", # SDRAM modules of the board or SO-DIMM
    "sdram_module_nb": 8,          # Number of byte groups
    "sdram_rank_nb":   1,          # Number of ranks
    "sdram_phy":       "USDDRPHY", # Type of FPGA PHY

    # Electrical ---------------------------------------------------------------
    "rtt_nom": "80ohm", # Nominal termination
    "rtt_wr":  "80ohm", # Write termination
    "ron":     "34ohm", # Output driver impedance

    # Frequency ----------------------------------------------------------------
    "input_clk_freq":   200e6, # Input clock frequency
    "sys_clk_freq":     150e6, # System clock frequency (DDR_clk = 4 x sys_clk)
    "iodelay_clk_freq": 200e6, # IODELAYs reference clock frequency

    # Core ---------------------------------------------------------------------
    "cmd_buffer_depth": 16,    # Depth of the command buffer

    # User Ports ---------------------------------------------------------------
    "user_ports": {
        "axi_0" : {
            "type"       : "axi",
            "ecc"        : True,
            "data_width" : 256,
            "id_width"   : 32,
        },
        "wishbone_0" : {
            "type": "wishbone",
        },
        "native_0" : {
            "type": "native",
        },
        "fifo_0" : {
            "type":  "fifo",
            "base":  0x00000000,
            "depth": 0x01000000,
        },
    },
}
