Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_digital_part_behav xil_defaultlib.tb_top_digital_part xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DD_PUF
Compiling module xil_defaultlib.DD_PUF_128_default
Compiling module xil_defaultlib.XOR_PUF
Compiling module xil_defaultlib.XOR_PUF_128_default
Compiling module xil_defaultlib.SPI
Compiling module xil_defaultlib.controller_xor
Compiling module xil_defaultlib.controller_dd
Compiling module xil_defaultlib.controller_bos
Compiling module xil_defaultlib.top_digital_part
Compiling module xil_defaultlib.tb_top_digital_part
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_digital_part_behav
