// generated by newgenasym  Thu Aug 31 13:02:07 2017


module adp5052 (bst1, bst2, bst3, bst4, comp1, comp2, comp3, comp4, dl1, dl2,
        en1, en2, en3, en4, en5, fb1, fb2, fb3, fb4, fb5, pvin1_1,
        pvin1_2, pvin2_1, pvin2_2, pvin3, pvin4, pvin5, pwrgd, rt,
        ss12, ss34, sw1_1, sw1_2, sw2_1, sw2_2, sw3, sw4, \sync/mode ,
        vdd, vout5, vreg);
    inout bst1;
    inout bst2;
    inout bst3;
    inout bst4;
    inout comp1;
    inout comp2;
    inout comp3;
    inout comp4;
    inout dl1;
    inout dl2;
    inout en1;
    inout en2;
    inout en3;
    inout en4;
    inout en5;
    inout fb1;
    inout fb2;
    inout fb3;
    inout fb4;
    inout fb5;
    inout pvin1_1;
    inout pvin1_2;
    input pvin2_1;
    inout pvin2_2;
    inout pvin3;
    inout pvin4;
    inout pvin5;
    inout pwrgd;
    inout rt;
    inout ss12;
    inout ss34;
    inout sw1_1;
    inout sw1_2;
    inout sw2_1;
    inout sw2_2;
    inout sw3;
    inout sw4;
    inout \sync/mode ;
    inout vdd;
    inout vout5;
    inout vreg;


    initial
        begin
        end

endmodule
