
AVRASM ver. 2.2.8  D:\Semesters\3rd Semester (DSA)\Assembly Language\COAL Final Project\Final Project G4\Final Project G4\main.asm Wed Dec 28 08:20:47 2022

[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m328Pdef.inc'
D:\Semesters\3rd Semester (DSA)\Assembly Language\COAL Final Project\Final Project G4\Final Project G4\main.asm(1): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m328pdef.inc'
D:\Semesters\3rd Semester (DSA)\Assembly Language\COAL Final Project\Final Project G4\Final Project G4\main.asm(2): Including file 'D:\Semesters\3rd Semester (DSA)\Assembly Language\COAL Final Project\Final Project G4\Final Project G4\div.inc'
D:\Semesters\3rd Semester (DSA)\Assembly Language\COAL Final Project\Final Project G4\Final Project G4\main.asm(3): Including file 'D:\Semesters\3rd Semester (DSA)\Assembly Language\COAL Final Project\Final Project G4\Final Project G4\delayMacro.inc'
D:\Semesters\3rd Semester (DSA)\Assembly Language\COAL Final Project\Final Project G4\Final Project G4\main.asm(4): Including file 'D:\Semesters\3rd Semester (DSA)\Assembly Language\COAL Final Project\Final Project G4\Final Project G4\lcd_Macros.inc'
[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m328Pdef.inc'
D:\Semesters\3rd Semester (DSA)\Assembly Language\COAL Final Project\Final Project G4\Final Project G4\main.asm(1): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m328pdef.inc'
D:\Semesters\3rd Semester (DSA)\Assembly Language\COAL Final Project\Final Project G4\Final Project G4\main.asm(2): Including file 'D:\Semesters\3rd Semester (DSA)\Assembly Language\COAL Final Project\Final Project G4\Final Project G4\div.inc'
D:\Semesters\3rd Semester (DSA)\Assembly Language\COAL Final Project\Final Project G4\Final Project G4\main.asm(3): Including file 'D:\Semesters\3rd Semester (DSA)\Assembly Language\COAL Final Project\Final Project G4\Final Project G4\delayMacro.inc'
D:\Semesters\3rd Semester (DSA)\Assembly Language\COAL Final Project\Final Project G4\Final Project G4\main.asm(4): Including file 'D:\Semesters\3rd Semester (DSA)\Assembly Language\COAL Final Project\Final Project G4\Final Project G4\lcd_Macros.inc'
                                 
                                 .include "m328pdef.inc"
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega328P.xml **********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m328Pdef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega328P
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega328P
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M328PDEF_INC_
                                 #define _M328PDEF_INC_
                                 
                                 
                                 #pragma partinc 0
                                 
                                 ; ***** SPECIFY DEVICE ***************************************************
                                 .device ATmega328P
                                 #pragma AVRPART ADMIN PART_NAME ATmega328P
                                 .equ	SIGNATURE_000	= 0x1e
                                 .equ	SIGNATURE_001	= 0x95
                                 .equ	SIGNATURE_002	= 0x0f
                                 
                                 #pragma AVRPART CORE CORE_VERSION V2E
                                 
                                 
                                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                                 ; NOTE:
                                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                                 ; and cannot be used with IN/OUT instructions
                                 .equ	UDR0	= 0xc6	; MEMORY MAPPED
                                 .equ	UBRR0L	= 0xc4	; MEMORY MAPPED
                                 .equ	UBRR0H	= 0xc5	; MEMORY MAPPED
                                 .equ	UCSR0C	= 0xc2	; MEMORY MAPPED
                                 .equ	UCSR0B	= 0xc1	; MEMORY MAPPED
                                 .equ	UCSR0A	= 0xc0	; MEMORY MAPPED
                                 .equ	TWAMR	= 0xbd	; MEMORY MAPPED
                                 .equ	TWCR	= 0xbc	; MEMORY MAPPED
                                 .equ	TWDR	= 0xbb	; MEMORY MAPPED
                                 .equ	TWAR	= 0xba	; MEMORY MAPPED
                                 .equ	TWSR	= 0xb9	; MEMORY MAPPED
                                 .equ	TWBR	= 0xb8	; MEMORY MAPPED
                                 .equ	ASSR	= 0xb6	; MEMORY MAPPED
                                 .equ	OCR2B	= 0xb4	; MEMORY MAPPED
                                 .equ	OCR2A	= 0xb3	; MEMORY MAPPED
                                 .equ	TCNT2	= 0xb2	; MEMORY MAPPED
                                 .equ	TCCR2B	= 0xb1	; MEMORY MAPPED
                                 .equ	TCCR2A	= 0xb0	; MEMORY MAPPED
                                 .equ	OCR1BL	= 0x8a	; MEMORY MAPPED
                                 .equ	OCR1BH	= 0x8b	; MEMORY MAPPED
                                 .equ	OCR1AL	= 0x88	; MEMORY MAPPED
                                 .equ	OCR1AH	= 0x89	; MEMORY MAPPED
                                 .equ	ICR1L	= 0x86	; MEMORY MAPPED
                                 .equ	ICR1H	= 0x87	; MEMORY MAPPED
                                 .equ	TCNT1L	= 0x84	; MEMORY MAPPED
                                 .equ	TCNT1H	= 0x85	; MEMORY MAPPED
                                 .equ	TCCR1C	= 0x82	; MEMORY MAPPED
                                 .equ	TCCR1B	= 0x81	; MEMORY MAPPED
                                 .equ	TCCR1A	= 0x80	; MEMORY MAPPED
                                 .equ	DIDR1	= 0x7f	; MEMORY MAPPED
                                 .equ	DIDR0	= 0x7e	; MEMORY MAPPED
                                 .equ	ADMUX	= 0x7c	; MEMORY MAPPED
                                 .equ	ADCSRB	= 0x7b	; MEMORY MAPPED
                                 .equ	ADCSRA	= 0x7a	; MEMORY MAPPED
                                 .equ	ADCH	= 0x79	; MEMORY MAPPED
                                 .equ	ADCL	= 0x78	; MEMORY MAPPED
                                 .equ	TIMSK2	= 0x70	; MEMORY MAPPED
                                 .equ	TIMSK1	= 0x6f	; MEMORY MAPPED
                                 .equ	TIMSK0	= 0x6e	; MEMORY MAPPED
                                 .equ	PCMSK1	= 0x6c	; MEMORY MAPPED
                                 .equ	PCMSK2	= 0x6d	; MEMORY MAPPED
                                 .equ	PCMSK0	= 0x6b	; MEMORY MAPPED
                                 .equ	EICRA	= 0x69	; MEMORY MAPPED
                                 .equ	PCICR	= 0x68	; MEMORY MAPPED
                                 .equ	OSCCAL	= 0x66	; MEMORY MAPPED
                                 .equ	PRR	= 0x64	; MEMORY MAPPED
                                 .equ	CLKPR	= 0x61	; MEMORY MAPPED
                                 .equ	WDTCSR	= 0x60	; MEMORY MAPPED
                                 .equ	SREG	= 0x3f
                                 .equ	SPL	= 0x3d
                                 .equ	SPH	= 0x3e
                                 .equ	SPMCSR	= 0x37
                                 .equ	MCUCR	= 0x35
                                 .equ	MCUSR	= 0x34
                                 .equ	SMCR	= 0x33
                                 .equ	ACSR	= 0x30
                                 .equ	SPDR	= 0x2e
                                 .equ	SPSR	= 0x2d
                                 .equ	SPCR	= 0x2c
                                 .equ	GPIOR2	= 0x2b
                                 .equ	GPIOR1	= 0x2a
                                 .equ	OCR0B	= 0x28
                                 .equ	OCR0A	= 0x27
                                 .equ	TCNT0	= 0x26
                                 .equ	TCCR0B	= 0x25
                                 .equ	TCCR0A	= 0x24
                                 .equ	GTCCR	= 0x23
                                 .equ	EEARH	= 0x22
                                 .equ	EEARL	= 0x21
                                 .equ	EEDR	= 0x20
                                 .equ	EECR	= 0x1f
                                 .equ	GPIOR0	= 0x1e
                                 .equ	EIMSK	= 0x1d
                                 .equ	EIFR	= 0x1c
                                 .equ	PCIFR	= 0x1b
                                 .equ	TIFR2	= 0x17
                                 .equ	TIFR1	= 0x16
                                 .equ	TIFR0	= 0x15
                                 .equ	PORTD	= 0x0b
                                 .equ	DDRD	= 0x0a
                                 .equ	PIND	= 0x09
                                 .equ	PORTC	= 0x08
                                 .equ	DDRC	= 0x07
                                 .equ	PINC	= 0x06
                                 .equ	PORTB	= 0x05
                                 .equ	DDRB	= 0x04
                                 .equ	PINB	= 0x03
                                 
                                 
                                 ; ***** BIT DEFINITIONS **************************************************
                                 
                                 ; ***** USART0 ***********************
                                 ; UDR0 - USART I/O Data Register
                                 .equ	UDR0_0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR0_1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR0_2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR0_3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR0_4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR0_5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR0_6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR0_7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSR0A - USART Control and Status Register A
                                 .equ	MPCM0	= 0	; Multi-processor Communication Mode
                                 .equ	U2X0	= 1	; Double the USART transmission speed
                                 .equ	UPE0	= 2	; Parity Error
                                 .equ	DOR0	= 3	; Data overRun
                                 .equ	FE0	= 4	; Framing Error
                                 .equ	UDRE0	= 5	; USART Data Register Empty
                                 .equ	TXC0	= 6	; USART Transmitt Complete
                                 .equ	RXC0	= 7	; USART Receive Complete
                                 
                                 ; UCSR0B - USART Control and Status Register B
                                 .equ	TXB80	= 0	; Transmit Data Bit 8
                                 .equ	RXB80	= 1	; Receive Data Bit 8
                                 .equ	UCSZ02	= 2	; Character Size
                                 .equ	TXEN0	= 3	; Transmitter Enable
                                 .equ	RXEN0	= 4	; Receiver Enable
                                 .equ	UDRIE0	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE0	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE0	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSR0C - USART Control and Status Register C
                                 .equ	UCPOL0	= 0	; Clock Polarity
                                 .equ	UCSZ00	= 1	; Character Size
                                 .equ	UCPHA0	= UCSZ00	; For compatibility
                                 .equ	UCSZ01	= 2	; Character Size
                                 .equ	UDORD0	= UCSZ01	; For compatibility
                                 .equ	USBS0	= 3	; Stop Bit Select
                                 .equ	UPM00	= 4	; Parity Mode Bit 0
                                 .equ	UPM01	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL00	= 6	; USART Mode Select
                                 .equ	UMSEL0	= UMSEL00	; For compatibility
                                 .equ	UMSEL01	= 7	; USART Mode Select
                                 .equ	UMSEL1	= UMSEL01	; For compatibility
                                 
                                 ; UBRR0H - USART Baud Rate Register High Byte
                                 .equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                                 .equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                                 .equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                                 .equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                                 
                                 ; UBRR0L - USART Baud Rate Register Low Byte
                                 .equ	_UBRR0	= 0	; USART Baud Rate Register bit 0
                                 .equ	_UBRR1	= 1	; USART Baud Rate Register bit 1
                                 .equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                                 .equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                                 .equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                                 .equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                                 .equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                                 .equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                                 
                                 
                                 ; ***** TWI **************************
                                 ; TWAMR - TWI (Slave) Address Mask Register
                                 .equ	TWAM0	= 1	; 
                                 .equ	TWAMR0	= TWAM0	; For compatibility
                                 .equ	TWAM1	= 2	; 
                                 .equ	TWAMR1	= TWAM1	; For compatibility
                                 .equ	TWAM2	= 3	; 
                                 .equ	TWAMR2	= TWAM2	; For compatibility
                                 .equ	TWAM3	= 4	; 
                                 .equ	TWAMR3	= TWAM3	; For compatibility
                                 .equ	TWAM4	= 5	; 
                                 .equ	TWAMR4	= TWAM4	; For compatibility
                                 .equ	TWAM5	= 6	; 
                                 .equ	TWAMR5	= TWAM5	; For compatibility
                                 .equ	TWAM6	= 7	; 
                                 .equ	TWAMR6	= TWAM6	; For compatibility
                                 
                                 ; TWBR - TWI Bit Rate register
                                 .equ	TWBR0	= 0	; 
                                 .equ	TWBR1	= 1	; 
                                 .equ	TWBR2	= 2	; 
                                 .equ	TWBR3	= 3	; 
                                 .equ	TWBR4	= 4	; 
                                 .equ	TWBR5	= 5	; 
                                 .equ	TWBR6	= 6	; 
                                 .equ	TWBR7	= 7	; 
                                 
                                 ; TWCR - TWI Control Register
                                 .equ	TWIE	= 0	; TWI Interrupt Enable
                                 .equ	TWEN	= 2	; TWI Enable Bit
                                 .equ	TWWC	= 3	; TWI Write Collition Flag
                                 .equ	TWSTO	= 4	; TWI Stop Condition Bit
                                 .equ	TWSTA	= 5	; TWI Start Condition Bit
                                 .equ	TWEA	= 6	; TWI Enable Acknowledge Bit
                                 .equ	TWINT	= 7	; TWI Interrupt Flag
                                 
                                 ; TWSR - TWI Status Register
                                 .equ	TWPS0	= 0	; TWI Prescaler
                                 .equ	TWPS1	= 1	; TWI Prescaler
                                 .equ	TWS3	= 3	; TWI Status
                                 .equ	TWS4	= 4	; TWI Status
                                 .equ	TWS5	= 5	; TWI Status
                                 .equ	TWS6	= 6	; TWI Status
                                 .equ	TWS7	= 7	; TWI Status
                                 
                                 ; TWDR - TWI Data register
                                 .equ	TWD0	= 0	; TWI Data Register Bit 0
                                 .equ	TWD1	= 1	; TWI Data Register Bit 1
                                 .equ	TWD2	= 2	; TWI Data Register Bit 2
                                 .equ	TWD3	= 3	; TWI Data Register Bit 3
                                 .equ	TWD4	= 4	; TWI Data Register Bit 4
                                 .equ	TWD5	= 5	; TWI Data Register Bit 5
                                 .equ	TWD6	= 6	; TWI Data Register Bit 6
                                 .equ	TWD7	= 7	; TWI Data Register Bit 7
                                 
                                 ; TWAR - TWI (Slave) Address register
                                 .equ	TWGCE	= 0	; TWI General Call Recognition Enable Bit
                                 .equ	TWA0	= 1	; TWI (Slave) Address register Bit 0
                                 .equ	TWA1	= 2	; TWI (Slave) Address register Bit 1
                                 .equ	TWA2	= 3	; TWI (Slave) Address register Bit 2
                                 .equ	TWA3	= 4	; TWI (Slave) Address register Bit 3
                                 .equ	TWA4	= 5	; TWI (Slave) Address register Bit 4
                                 .equ	TWA5	= 6	; TWI (Slave) Address register Bit 5
                                 .equ	TWA6	= 7	; TWI (Slave) Address register Bit 6
                                 
                                 
                                 ; ***** TIMER_COUNTER_1 **************
                                 ; TIMSK1 - Timer/Counter Interrupt Mask Register
                                 .equ	TOIE1	= 0	; Timer/Counter1 Overflow Interrupt Enable
                                 .equ	OCIE1A	= 1	; Timer/Counter1 Output CompareA Match Interrupt Enable
                                 .equ	OCIE1B	= 2	; Timer/Counter1 Output CompareB Match Interrupt Enable
                                 .equ	ICIE1	= 5	; Timer/Counter1 Input Capture Interrupt Enable
                                 
                                 ; TIFR1 - Timer/Counter Interrupt Flag register
                                 .equ	TOV1	= 0	; Timer/Counter1 Overflow Flag
                                 .equ	OCF1A	= 1	; Output Compare Flag 1A
                                 .equ	OCF1B	= 2	; Output Compare Flag 1B
                                 .equ	ICF1	= 5	; Input Capture Flag 1
                                 
                                 ; TCCR1A - Timer/Counter1 Control Register A
                                 .equ	WGM10	= 0	; Waveform Generation Mode
                                 .equ	WGM11	= 1	; Waveform Generation Mode
                                 .equ	COM1B0	= 4	; Compare Output Mode 1B, bit 0
                                 .equ	COM1B1	= 5	; Compare Output Mode 1B, bit 1
                                 .equ	COM1A0	= 6	; Comparet Ouput Mode 1A, bit 0
                                 .equ	COM1A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR1B - Timer/Counter1 Control Register B
                                 .equ	CS10	= 0	; Prescaler source of Timer/Counter 1
                                 .equ	CS11	= 1	; Prescaler source of Timer/Counter 1
                                 .equ	CS12	= 2	; Prescaler source of Timer/Counter 1
                                 .equ	WGM12	= 3	; Waveform Generation Mode
                                 .equ	WGM13	= 4	; Waveform Generation Mode
                                 .equ	ICES1	= 6	; Input Capture 1 Edge Select
                                 .equ	ICNC1	= 7	; Input Capture 1 Noise Canceler
                                 
                                 ; TCCR1C - Timer/Counter1 Control Register C
                                 .equ	FOC1B	= 6	; 
                                 .equ	FOC1A	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 .equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** TIMER_COUNTER_2 **************
                                 ; TIMSK2 - Timer/Counter Interrupt Mask register
                                 .equ	TOIE2	= 0	; Timer/Counter2 Overflow Interrupt Enable
                                 .equ	TOIE2A	= TOIE2	; For compatibility
                                 .equ	OCIE2A	= 1	; Timer/Counter2 Output Compare Match A Interrupt Enable
                                 .equ	OCIE2B	= 2	; Timer/Counter2 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR2 - Timer/Counter Interrupt Flag Register
                                 .equ	TOV2	= 0	; Timer/Counter2 Overflow Flag
                                 .equ	OCF2A	= 1	; Output Compare Flag 2A
                                 .equ	OCF2B	= 2	; Output Compare Flag 2B
                                 
                                 ; TCCR2A - Timer/Counter2 Control Register A
                                 .equ	WGM20	= 0	; Waveform Genration Mode
                                 .equ	WGM21	= 1	; Waveform Genration Mode
                                 .equ	COM2B0	= 4	; Compare Output Mode bit 0
                                 .equ	COM2B1	= 5	; Compare Output Mode bit 1
                                 .equ	COM2A0	= 6	; Compare Output Mode bit 1
                                 .equ	COM2A1	= 7	; Compare Output Mode bit 1
                                 
                                 ; TCCR2B - Timer/Counter2 Control Register B
                                 .equ	CS20	= 0	; Clock Select bit 0
                                 .equ	CS21	= 1	; Clock Select bit 1
                                 .equ	CS22	= 2	; Clock Select bit 2
                                 .equ	WGM22	= 3	; Waveform Generation Mode
                                 .equ	FOC2B	= 6	; Force Output Compare B
                                 .equ	FOC2A	= 7	; Force Output Compare A
                                 
                                 ; TCNT2 - Timer/Counter2
                                 .equ	TCNT2_0	= 0	; Timer/Counter 2 bit 0
                                 .equ	TCNT2_1	= 1	; Timer/Counter 2 bit 1
                                 .equ	TCNT2_2	= 2	; Timer/Counter 2 bit 2
                                 .equ	TCNT2_3	= 3	; Timer/Counter 2 bit 3
                                 .equ	TCNT2_4	= 4	; Timer/Counter 2 bit 4
                                 .equ	TCNT2_5	= 5	; Timer/Counter 2 bit 5
                                 .equ	TCNT2_6	= 6	; Timer/Counter 2 bit 6
                                 .equ	TCNT2_7	= 7	; Timer/Counter 2 bit 7
                                 
                                 ; OCR2A - Timer/Counter2 Output Compare Register A
                                 .equ	OCR2A_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2A_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2A_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2A_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2A_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2A_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2A_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2A_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; OCR2B - Timer/Counter2 Output Compare Register B
                                 .equ	OCR2B_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2B_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2B_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2B_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2B_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2B_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2B_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2B_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; ASSR - Asynchronous Status Register
                                 .equ	TCR2BUB	= 0	; Timer/Counter Control Register2 Update Busy
                                 .equ	TCR2AUB	= 1	; Timer/Counter Control Register2 Update Busy
                                 .equ	OCR2BUB	= 2	; Output Compare Register 2 Update Busy
                                 .equ	OCR2AUB	= 3	; Output Compare Register2 Update Busy
                                 .equ	TCN2UB	= 4	; Timer/Counter2 Update Busy
                                 .equ	AS2	= 5	; Asynchronous Timer/Counter2
                                 .equ	EXCLK	= 6	; Enable External Clock Input
                                 
                                 ; GTCCR - General Timer Counter Control register
                                 .equ	PSRASY	= 1	; Prescaler Reset Timer/Counter2
                                 .equ	PSR2	= PSRASY	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** AD_CONVERTER *****************
                                 ; ADMUX - The ADC multiplexer Selection Register
                                 .equ	MUX0	= 0	; Analog Channel and Gain Selection Bits
                                 .equ	MUX1	= 1	; Analog Channel and Gain Selection Bits
                                 .equ	MUX2	= 2	; Analog Channel and Gain Selection Bits
                                 .equ	MUX3	= 3	; Analog Channel and Gain Selection Bits
                                 .equ	ADLAR	= 5	; Left Adjust Result
                                 .equ	REFS0	= 6	; Reference Selection Bit 0
                                 .equ	REFS1	= 7	; Reference Selection Bit 1
                                 
                                 ; ADCSRA - The ADC Control and Status register A
                                 .equ	ADPS0	= 0	; ADC  Prescaler Select Bits
                                 .equ	ADPS1	= 1	; ADC  Prescaler Select Bits
                                 .equ	ADPS2	= 2	; ADC  Prescaler Select Bits
                                 .equ	ADIE	= 3	; ADC Interrupt Enable
                                 .equ	ADIF	= 4	; ADC Interrupt Flag
                                 .equ	ADATE	= 5	; ADC  Auto Trigger Enable
                                 .equ	ADSC	= 6	; ADC Start Conversion
                                 .equ	ADEN	= 7	; ADC Enable
                                 
                                 ; ADCSRB - The ADC Control and Status register B
                                 .equ	ADTS0	= 0	; ADC Auto Trigger Source bit 0
                                 .equ	ADTS1	= 1	; ADC Auto Trigger Source bit 1
                                 .equ	ADTS2	= 2	; ADC Auto Trigger Source bit 2
                                 .equ	ACME	= 6	; 
                                 
                                 ; ADCH - ADC Data Register High Byte
                                 .equ	ADCH0	= 0	; ADC Data Register High Byte Bit 0
                                 .equ	ADCH1	= 1	; ADC Data Register High Byte Bit 1
                                 .equ	ADCH2	= 2	; ADC Data Register High Byte Bit 2
                                 .equ	ADCH3	= 3	; ADC Data Register High Byte Bit 3
                                 .equ	ADCH4	= 4	; ADC Data Register High Byte Bit 4
                                 .equ	ADCH5	= 5	; ADC Data Register High Byte Bit 5
                                 .equ	ADCH6	= 6	; ADC Data Register High Byte Bit 6
                                 .equ	ADCH7	= 7	; ADC Data Register High Byte Bit 7
                                 
                                 ; ADCL - ADC Data Register Low Byte
                                 .equ	ADCL0	= 0	; ADC Data Register Low Byte Bit 0
                                 .equ	ADCL1	= 1	; ADC Data Register Low Byte Bit 1
                                 .equ	ADCL2	= 2	; ADC Data Register Low Byte Bit 2
                                 .equ	ADCL3	= 3	; ADC Data Register Low Byte Bit 3
                                 .equ	ADCL4	= 4	; ADC Data Register Low Byte Bit 4
                                 .equ	ADCL5	= 5	; ADC Data Register Low Byte Bit 5
                                 .equ	ADCL6	= 6	; ADC Data Register Low Byte Bit 6
                                 .equ	ADCL7	= 7	; ADC Data Register Low Byte Bit 7
                                 
                                 ; DIDR0 - Digital Input Disable Register
                                 .equ	ADC0D	= 0	; 
                                 .equ	ADC1D	= 1	; 
                                 .equ	ADC2D	= 2	; 
                                 .equ	ADC3D	= 3	; 
                                 .equ	ADC4D	= 4	; 
                                 .equ	ADC5D	= 5	; 
                                 
                                 
                                 ; ***** ANALOG_COMPARATOR ************
                                 ; ACSR - Analog Comparator Control And Status Register
                                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                                 .equ	ACIC	= 2	; Analog Comparator Input Capture Enable
                                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                                 .equ	ACO	= 5	; Analog Compare Output
                                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                                 .equ	ACD	= 7	; Analog Comparator Disable
                                 
                                 ; DIDR1 - Digital Input Disable Register 1
                                 .equ	AIN0D	= 0	; AIN0 Digital Input Disable
                                 .equ	AIN1D	= 1	; AIN1 Digital Input Disable
                                 
                                 
                                 ; ***** PORTB ************************
                                 ; PORTB - Port B Data Register
                                 .equ	PORTB0	= 0	; Port B Data Register bit 0
                                 .equ	PB0	= 0	; For compatibility
                                 .equ	PORTB1	= 1	; Port B Data Register bit 1
                                 .equ	PB1	= 1	; For compatibility
                                 .equ	PORTB2	= 2	; Port B Data Register bit 2
                                 .equ	PB2	= 2	; For compatibility
                                 .equ	PORTB3	= 3	; Port B Data Register bit 3
                                 .equ	PB3	= 3	; For compatibility
                                 .equ	PORTB4	= 4	; Port B Data Register bit 4
                                 .equ	PB4	= 4	; For compatibility
                                 .equ	PORTB5	= 5	; Port B Data Register bit 5
                                 .equ	PB5	= 5	; For compatibility
                                 .equ	PORTB6	= 6	; Port B Data Register bit 6
                                 .equ	PB6	= 6	; For compatibility
                                 .equ	PORTB7	= 7	; Port B Data Register bit 7
                                 .equ	PB7	= 7	; For compatibility
                                 
                                 ; DDRB - Port B Data Direction Register
                                 .equ	DDB0	= 0	; Port B Data Direction Register bit 0
                                 .equ	DDB1	= 1	; Port B Data Direction Register bit 1
                                 .equ	DDB2	= 2	; Port B Data Direction Register bit 2
                                 .equ	DDB3	= 3	; Port B Data Direction Register bit 3
                                 .equ	DDB4	= 4	; Port B Data Direction Register bit 4
                                 .equ	DDB5	= 5	; Port B Data Direction Register bit 5
                                 .equ	DDB6	= 6	; Port B Data Direction Register bit 6
                                 .equ	DDB7	= 7	; Port B Data Direction Register bit 7
                                 
                                 ; PINB - Port B Input Pins
                                 .equ	PINB0	= 0	; Port B Input Pins bit 0
                                 .equ	PINB1	= 1	; Port B Input Pins bit 1
                                 .equ	PINB2	= 2	; Port B Input Pins bit 2
                                 .equ	PINB3	= 3	; Port B Input Pins bit 3
                                 .equ	PINB4	= 4	; Port B Input Pins bit 4
                                 .equ	PINB5	= 5	; Port B Input Pins bit 5
                                 .equ	PINB6	= 6	; Port B Input Pins bit 6
                                 .equ	PINB7	= 7	; Port B Input Pins bit 7
                                 
                                 
                                 ; ***** PORTC ************************
                                 ; PORTC - Port C Data Register
                                 .equ	PORTC0	= 0	; Port C Data Register bit 0
                                 .equ	PC0	= 0	; For compatibility
                                 .equ	PORTC1	= 1	; Port C Data Register bit 1
                                 .equ	PC1	= 1	; For compatibility
                                 .equ	PORTC2	= 2	; Port C Data Register bit 2
                                 .equ	PC2	= 2	; For compatibility
                                 .equ	PORTC3	= 3	; Port C Data Register bit 3
                                 .equ	PC3	= 3	; For compatibility
                                 .equ	PORTC4	= 4	; Port C Data Register bit 4
                                 .equ	PC4	= 4	; For compatibility
                                 .equ	PORTC5	= 5	; Port C Data Register bit 5
                                 .equ	PC5	= 5	; For compatibility
                                 .equ	PORTC6	= 6	; Port C Data Register bit 6
                                 .equ	PC6	= 6	; For compatibility
                                 
                                 ; DDRC - Port C Data Direction Register
                                 .equ	DDC0	= 0	; Port C Data Direction Register bit 0
                                 .equ	DDC1	= 1	; Port C Data Direction Register bit 1
                                 .equ	DDC2	= 2	; Port C Data Direction Register bit 2
                                 .equ	DDC3	= 3	; Port C Data Direction Register bit 3
                                 .equ	DDC4	= 4	; Port C Data Direction Register bit 4
                                 .equ	DDC5	= 5	; Port C Data Direction Register bit 5
                                 .equ	DDC6	= 6	; Port C Data Direction Register bit 6
                                 
                                 ; PINC - Port C Input Pins
                                 .equ	PINC0	= 0	; Port C Input Pins bit 0
                                 .equ	PINC1	= 1	; Port C Input Pins bit 1
                                 .equ	PINC2	= 2	; Port C Input Pins bit 2
                                 .equ	PINC3	= 3	; Port C Input Pins bit 3
                                 .equ	PINC4	= 4	; Port C Input Pins bit 4
                                 .equ	PINC5	= 5	; Port C Input Pins bit 5
                                 .equ	PINC6	= 6	; Port C Input Pins bit 6
                                 
                                 
                                 ; ***** PORTD ************************
                                 ; PORTD - Port D Data Register
                                 .equ	PORTD0	= 0	; Port D Data Register bit 0
                                 .equ	PD0	= 0	; For compatibility
                                 .equ	PORTD1	= 1	; Port D Data Register bit 1
                                 .equ	PD1	= 1	; For compatibility
                                 .equ	PORTD2	= 2	; Port D Data Register bit 2
                                 .equ	PD2	= 2	; For compatibility
                                 .equ	PORTD3	= 3	; Port D Data Register bit 3
                                 .equ	PD3	= 3	; For compatibility
                                 .equ	PORTD4	= 4	; Port D Data Register bit 4
                                 .equ	PD4	= 4	; For compatibility
                                 .equ	PORTD5	= 5	; Port D Data Register bit 5
                                 .equ	PD5	= 5	; For compatibility
                                 .equ	PORTD6	= 6	; Port D Data Register bit 6
                                 .equ	PD6	= 6	; For compatibility
                                 .equ	PORTD7	= 7	; Port D Data Register bit 7
                                 .equ	PD7	= 7	; For compatibility
                                 
                                 ; DDRD - Port D Data Direction Register
                                 .equ	DDD0	= 0	; Port D Data Direction Register bit 0
                                 .equ	DDD1	= 1	; Port D Data Direction Register bit 1
                                 .equ	DDD2	= 2	; Port D Data Direction Register bit 2
                                 .equ	DDD3	= 3	; Port D Data Direction Register bit 3
                                 .equ	DDD4	= 4	; Port D Data Direction Register bit 4
                                 .equ	DDD5	= 5	; Port D Data Direction Register bit 5
                                 .equ	DDD6	= 6	; Port D Data Direction Register bit 6
                                 .equ	DDD7	= 7	; Port D Data Direction Register bit 7
                                 
                                 ; PIND - Port D Input Pins
                                 .equ	PIND0	= 0	; Port D Input Pins bit 0
                                 .equ	PIND1	= 1	; Port D Input Pins bit 1
                                 .equ	PIND2	= 2	; Port D Input Pins bit 2
                                 .equ	PIND3	= 3	; Port D Input Pins bit 3
                                 .equ	PIND4	= 4	; Port D Input Pins bit 4
                                 .equ	PIND5	= 5	; Port D Input Pins bit 5
                                 .equ	PIND6	= 6	; Port D Input Pins bit 6
                                 .equ	PIND7	= 7	; Port D Input Pins bit 7
                                 
                                 
                                 ; ***** TIMER_COUNTER_0 **************
                                 ; TIMSK0 - Timer/Counter0 Interrupt Mask Register
                                 .equ	TOIE0	= 0	; Timer/Counter0 Overflow Interrupt Enable
                                 .equ	OCIE0A	= 1	; Timer/Counter0 Output Compare Match A Interrupt Enable
                                 .equ	OCIE0B	= 2	; Timer/Counter0 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR0 - Timer/Counter0 Interrupt Flag register
                                 .equ	TOV0	= 0	; Timer/Counter0 Overflow Flag
                                 .equ	OCF0A	= 1	; Timer/Counter0 Output Compare Flag 0A
                                 .equ	OCF0B	= 2	; Timer/Counter0 Output Compare Flag 0B
                                 
                                 ; TCCR0A - Timer/Counter  Control Register A
                                 .equ	WGM00	= 0	; Waveform Generation Mode
                                 .equ	WGM01	= 1	; Waveform Generation Mode
                                 .equ	COM0B0	= 4	; Compare Output Mode, Fast PWm
                                 .equ	COM0B1	= 5	; Compare Output Mode, Fast PWm
                                 .equ	COM0A0	= 6	; Compare Output Mode, Phase Correct PWM Mode
                                 .equ	COM0A1	= 7	; Compare Output Mode, Phase Correct PWM Mode
                                 
                                 ; TCCR0B - Timer/Counter Control Register B
                                 .equ	CS00	= 0	; Clock Select
                                 .equ	CS01	= 1	; Clock Select
                                 .equ	CS02	= 2	; Clock Select
                                 .equ	WGM02	= 3	; 
                                 .equ	FOC0B	= 6	; Force Output Compare B
                                 .equ	FOC0A	= 7	; Force Output Compare A
                                 
                                 ; TCNT0 - Timer/Counter0
                                 .equ	TCNT0_0	= 0	; 
                                 .equ	TCNT0_1	= 1	; 
                                 .equ	TCNT0_2	= 2	; 
                                 .equ	TCNT0_3	= 3	; 
                                 .equ	TCNT0_4	= 4	; 
                                 .equ	TCNT0_5	= 5	; 
                                 .equ	TCNT0_6	= 6	; 
                                 .equ	TCNT0_7	= 7	; 
                                 
                                 ; OCR0A - Timer/Counter0 Output Compare Register
                                 .equ	OCR0A_0	= 0	; 
                                 .equ	OCR0A_1	= 1	; 
                                 .equ	OCR0A_2	= 2	; 
                                 .equ	OCR0A_3	= 3	; 
                                 .equ	OCR0A_4	= 4	; 
                                 .equ	OCR0A_5	= 5	; 
                                 .equ	OCR0A_6	= 6	; 
                                 .equ	OCR0A_7	= 7	; 
                                 
                                 ; OCR0B - Timer/Counter0 Output Compare Register
                                 .equ	OCR0B_0	= 0	; 
                                 .equ	OCR0B_1	= 1	; 
                                 .equ	OCR0B_2	= 2	; 
                                 .equ	OCR0B_3	= 3	; 
                                 .equ	OCR0B_4	= 4	; 
                                 .equ	OCR0B_5	= 5	; 
                                 .equ	OCR0B_6	= 6	; 
                                 .equ	OCR0B_7	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 ;.equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	PSR10	= PSRSYNC	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** EXTERNAL_INTERRUPT ***********
                                 ; EICRA - External Interrupt Control Register
                                 .equ	ISC00	= 0	; External Interrupt Sense Control 0 Bit 0
                                 .equ	ISC01	= 1	; External Interrupt Sense Control 0 Bit 1
                                 .equ	ISC10	= 2	; External Interrupt Sense Control 1 Bit 0
                                 .equ	ISC11	= 3	; External Interrupt Sense Control 1 Bit 1
                                 
                                 ; EIMSK - External Interrupt Mask Register
                                 .equ	INT0	= 0	; External Interrupt Request 0 Enable
                                 .equ	INT1	= 1	; External Interrupt Request 1 Enable
                                 
                                 ; EIFR - External Interrupt Flag Register
                                 .equ	INTF0	= 0	; External Interrupt Flag 0
                                 .equ	INTF1	= 1	; External Interrupt Flag 1
                                 
                                 ; PCICR - Pin Change Interrupt Control Register
                                 .equ	PCIE0	= 0	; Pin Change Interrupt Enable 0
                                 .equ	PCIE1	= 1	; Pin Change Interrupt Enable 1
                                 .equ	PCIE2	= 2	; Pin Change Interrupt Enable 2
                                 
                                 ; PCMSK2 - Pin Change Mask Register 2
                                 .equ	PCINT16	= 0	; Pin Change Enable Mask 16
                                 .equ	PCINT17	= 1	; Pin Change Enable Mask 17
                                 .equ	PCINT18	= 2	; Pin Change Enable Mask 18
                                 .equ	PCINT19	= 3	; Pin Change Enable Mask 19
                                 .equ	PCINT20	= 4	; Pin Change Enable Mask 20
                                 .equ	PCINT21	= 5	; Pin Change Enable Mask 21
                                 .equ	PCINT22	= 6	; Pin Change Enable Mask 22
                                 .equ	PCINT23	= 7	; Pin Change Enable Mask 23
                                 
                                 ; PCMSK1 - Pin Change Mask Register 1
                                 .equ	PCINT8	= 0	; Pin Change Enable Mask 8
                                 .equ	PCINT9	= 1	; Pin Change Enable Mask 9
                                 .equ	PCINT10	= 2	; Pin Change Enable Mask 10
                                 .equ	PCINT11	= 3	; Pin Change Enable Mask 11
                                 .equ	PCINT12	= 4	; Pin Change Enable Mask 12
                                 .equ	PCINT13	= 5	; Pin Change Enable Mask 13
                                 .equ	PCINT14	= 6	; Pin Change Enable Mask 14
                                 
                                 ; PCMSK0 - Pin Change Mask Register 0
                                 .equ	PCINT0	= 0	; Pin Change Enable Mask 0
                                 .equ	PCINT1	= 1	; Pin Change Enable Mask 1
                                 .equ	PCINT2	= 2	; Pin Change Enable Mask 2
                                 .equ	PCINT3	= 3	; Pin Change Enable Mask 3
                                 .equ	PCINT4	= 4	; Pin Change Enable Mask 4
                                 .equ	PCINT5	= 5	; Pin Change Enable Mask 5
                                 .equ	PCINT6	= 6	; Pin Change Enable Mask 6
                                 .equ	PCINT7	= 7	; Pin Change Enable Mask 7
                                 
                                 ; PCIFR - Pin Change Interrupt Flag Register
                                 .equ	PCIF0	= 0	; Pin Change Interrupt Flag 0
                                 .equ	PCIF1	= 1	; Pin Change Interrupt Flag 1
                                 .equ	PCIF2	= 2	; Pin Change Interrupt Flag 2
                                 
                                 
                                 ; ***** SPI **************************
                                 ; SPDR - SPI Data Register
                                 .equ	SPDR0	= 0	; SPI Data Register bit 0
                                 .equ	SPDR1	= 1	; SPI Data Register bit 1
                                 .equ	SPDR2	= 2	; SPI Data Register bit 2
                                 .equ	SPDR3	= 3	; SPI Data Register bit 3
                                 .equ	SPDR4	= 4	; SPI Data Register bit 4
                                 .equ	SPDR5	= 5	; SPI Data Register bit 5
                                 .equ	SPDR6	= 6	; SPI Data Register bit 6
                                 .equ	SPDR7	= 7	; SPI Data Register bit 7
                                 
                                 ; SPSR - SPI Status Register
                                 .equ	SPI2X	= 0	; Double SPI Speed Bit
                                 .equ	WCOL	= 6	; Write Collision Flag
                                 .equ	SPIF	= 7	; SPI Interrupt Flag
                                 
                                 ; SPCR - SPI Control Register
                                 .equ	SPR0	= 0	; SPI Clock Rate Select 0
                                 .equ	SPR1	= 1	; SPI Clock Rate Select 1
                                 .equ	CPHA	= 2	; Clock Phase
                                 .equ	CPOL	= 3	; Clock polarity
                                 .equ	MSTR	= 4	; Master/Slave Select
                                 .equ	DORD	= 5	; Data Order
                                 .equ	SPE	= 6	; SPI Enable
                                 .equ	SPIE	= 7	; SPI Interrupt Enable
                                 
                                 
                                 ; ***** WATCHDOG *********************
                                 ; WDTCSR - Watchdog Timer Control Register
                                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                                 .equ	WDE	= 3	; Watch Dog Enable
                                 .equ	WDCE	= 4	; Watchdog Change Enable
                                 .equ	WDP3	= 5	; Watchdog Timer Prescaler Bit 3
                                 .equ	WDIE	= 6	; Watchdog Timeout Interrupt Enable
                                 .equ	WDIF	= 7	; Watchdog Timeout Interrupt Flag
                                 
                                 
                                 ; ***** CPU **************************
                                 ; SREG - Status Register
                                 .equ	SREG_C	= 0	; Carry Flag
                                 .equ	SREG_Z	= 1	; Zero Flag
                                 .equ	SREG_N	= 2	; Negative Flag
                                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                                 .equ	SREG_S	= 4	; Sign Bit
                                 .equ	SREG_H	= 5	; Half Carry Flag
                                 .equ	SREG_T	= 6	; Bit Copy Storage
                                 .equ	SREG_I	= 7	; Global Interrupt Enable
                                 
                                 ; OSCCAL - Oscillator Calibration Value
                                 .equ	CAL0	= 0	; Oscillator Calibration Value Bit0
                                 .equ	CAL1	= 1	; Oscillator Calibration Value Bit1
                                 .equ	CAL2	= 2	; Oscillator Calibration Value Bit2
                                 .equ	CAL3	= 3	; Oscillator Calibration Value Bit3
                                 .equ	CAL4	= 4	; Oscillator Calibration Value Bit4
                                 .equ	CAL5	= 5	; Oscillator Calibration Value Bit5
                                 .equ	CAL6	= 6	; Oscillator Calibration Value Bit6
                                 .equ	CAL7	= 7	; Oscillator Calibration Value Bit7
                                 
                                 ; CLKPR - Clock Prescale Register
                                 .equ	CLKPS0	= 0	; Clock Prescaler Select Bit 0
                                 .equ	CLKPS1	= 1	; Clock Prescaler Select Bit 1
                                 .equ	CLKPS2	= 2	; Clock Prescaler Select Bit 2
                                 .equ	CLKPS3	= 3	; Clock Prescaler Select Bit 3
                                 .equ	CLKPCE	= 7	; Clock Prescaler Change Enable
                                 
                                 ; SPMCSR - Store Program Memory Control and Status Register
                                 .equ    SELFPRGEN = 0; Added for backwards compatibility
                                 .equ	SPMEN	= 0	; Store Program Memory
                                 .equ	PGERS	= 1	; Page Erase
                                 .equ	PGWRT	= 2	; Page Write
                                 .equ	BLBSET	= 3	; Boot Lock Bit Set
                                 .equ	RWWSRE	= 4	; Read-While-Write section read enable
                                 .equ    SIGRD   = 5 ; Signature Row Read
                                 .equ	RWWSB	= 6	; Read-While-Write Section Busy
                                 .equ	SPMIE	= 7	; SPM Interrupt Enable
                                 
                                 ; MCUCR - MCU Control Register
                                 .equ	IVCE	= 0	; 
                                 .equ	IVSEL	= 1	; 
                                 .equ	PUD	= 4	; 
                                 .equ	BODSE	= 5	; BOD Sleep Enable
                                 .equ	BODS	= 6	; BOD Sleep
                                 
                                 ; MCUSR - MCU Status Register
                                 .equ	PORF	= 0	; Power-on reset flag
                                 .equ	EXTRF	= 1	; External Reset Flag
                                 .equ	EXTREF	= EXTRF	; For compatibility
                                 .equ	BORF	= 2	; Brown-out Reset Flag
                                 .equ	WDRF	= 3	; Watchdog Reset Flag
                                 
                                 ; SMCR - Sleep Mode Control Register
                                 .equ	SE	= 0	; Sleep Enable
                                 .equ	SM0	= 1	; Sleep Mode Select Bit 0
                                 .equ	SM1	= 2	; Sleep Mode Select Bit 1
                                 .equ	SM2	= 3	; Sleep Mode Select Bit 2
                                 
                                 ; GPIOR2 - General Purpose I/O Register 2
                                 .equ	GPIOR20	= 0	; 
                                 .equ	GPIOR21	= 1	; 
                                 .equ	GPIOR22	= 2	; 
                                 .equ	GPIOR23	= 3	; 
                                 .equ	GPIOR24	= 4	; 
                                 .equ	GPIOR25	= 5	; 
                                 .equ	GPIOR26	= 6	; 
                                 .equ	GPIOR27	= 7	; 
                                 
                                 ; GPIOR1 - General Purpose I/O Register 1
                                 .equ	GPIOR10	= 0	; 
                                 .equ	GPIOR11	= 1	; 
                                 .equ	GPIOR12	= 2	; 
                                 .equ	GPIOR13	= 3	; 
                                 .equ	GPIOR14	= 4	; 
                                 .equ	GPIOR15	= 5	; 
                                 .equ	GPIOR16	= 6	; 
                                 .equ	GPIOR17	= 7	; 
                                 
                                 ; GPIOR0 - General Purpose I/O Register 0
                                 .equ	GPIOR00	= 0	; 
                                 .equ	GPIOR01	= 1	; 
                                 .equ	GPIOR02	= 2	; 
                                 .equ	GPIOR03	= 3	; 
                                 .equ	GPIOR04	= 4	; 
                                 .equ	GPIOR05	= 5	; 
                                 .equ	GPIOR06	= 6	; 
                                 .equ	GPIOR07	= 7	; 
                                 
                                 ; PRR - Power Reduction Register
                                 .equ	PRADC	= 0	; Power Reduction ADC
                                 .equ	PRUSART0	= 1	; Power Reduction USART
                                 .equ	PRSPI	= 2	; Power Reduction Serial Peripheral Interface
                                 .equ	PRTIM1	= 3	; Power Reduction Timer/Counter1
                                 .equ	PRTIM0	= 5	; Power Reduction Timer/Counter0
                                 .equ	PRTIM2	= 6	; Power Reduction Timer/Counter2
                                 .equ	PRTWI	= 7	; Power Reduction TWI
                                 
                                 
                                 ; ***** EEPROM ***********************
                                 ; EEARL - EEPROM Address Register Low Byte
                                 .equ	EEAR0	= 0	; EEPROM Read/Write Access Bit 0
                                 .equ	EEAR1	= 1	; EEPROM Read/Write Access Bit 1
                                 .equ	EEAR2	= 2	; EEPROM Read/Write Access Bit 2
                                 .equ	EEAR3	= 3	; EEPROM Read/Write Access Bit 3
                                 .equ	EEAR4	= 4	; EEPROM Read/Write Access Bit 4
                                 .equ	EEAR5	= 5	; EEPROM Read/Write Access Bit 5
                                 .equ	EEAR6	= 6	; EEPROM Read/Write Access Bit 6
                                 .equ	EEAR7	= 7	; EEPROM Read/Write Access Bit 7
                                 
                                 ; EEARH - EEPROM Address Register High Byte
                                 .equ	EEAR8	= 0	; EEPROM Read/Write Access Bit 8
                                 .equ	EEAR9	= 1	; EEPROM Read/Write Access Bit 9
                                 
                                 ; EEDR - EEPROM Data Register
                                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                                 
                                 ; EECR - EEPROM Control Register
                                 .equ	EERE	= 0	; EEPROM Read Enable
                                 .equ	EEPE	= 1	; EEPROM Write Enable
                                 .equ	EEMPE	= 2	; EEPROM Master Write Enable
                                 .equ	EERIE	= 3	; EEPROM Ready Interrupt Enable
                                 .equ	EEPM0	= 4	; EEPROM Programming Mode Bit 0
                                 .equ	EEPM1	= 5	; EEPROM Programming Mode Bit 1
                                 
                                 
                                 
                                 ; ***** LOCKSBITS ********************************************************
                                 .equ	LB1	= 0	; Lock bit
                                 .equ	LB2	= 1	; Lock bit
                                 .equ	BLB01	= 2	; Boot Lock bit
                                 .equ	BLB02	= 3	; Boot Lock bit
                                 .equ	BLB11	= 4	; Boot lock bit
                                 .equ	BLB12	= 5	; Boot lock bit
                                 
                                 
                                 ; ***** FUSES ************************************************************
                                 ; LOW fuse bits
                                 .equ	CKSEL0	= 0	; Select Clock Source
                                 .equ	CKSEL1	= 1	; Select Clock Source
                                 .equ	CKSEL2	= 2	; Select Clock Source
                                 .equ	CKSEL3	= 3	; Select Clock Source
                                 .equ	SUT0	= 4	; Select start-up time
                                 .equ	SUT1	= 5	; Select start-up time
                                 .equ	CKOUT	= 6	; Clock output
                                 .equ	CKDIV8	= 7	; Divide clock by 8
                                 
                                 ; HIGH fuse bits
                                 .equ	BOOTRST	= 0	; Select reset vector
                                 .equ	BOOTSZ0	= 1	; Select boot size
                                 .equ	BOOTSZ1	= 2	; Select boot size
                                 .equ	EESAVE	= 3	; EEPROM memory is preserved through chip erase
                                 .equ	WDTON	= 4	; Watchdog Timer Always On
                                 .equ	SPIEN	= 5	; Enable Serial programming and Data Downloading
                                 .equ	DWEN	= 6	; debugWIRE Enable
                                 .equ	RSTDISBL	= 7	; External reset disable
                                 
                                 ; EXTENDED fuse bits
                                 .equ	BODLEVEL0	= 0	; Brown-out Detector trigger level
                                 .equ	BODLEVEL1	= 1	; Brown-out Detector trigger level
                                 .equ	BODLEVEL2	= 2	; Brown-out Detector trigger level
                                 
                                 
                                 
                                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                                 .def	XH	= r27
                                 .def	XL	= r26
                                 .def	YH	= r29
                                 .def	YL	= r28
                                 .def	ZH	= r31
                                 .def	ZL	= r30
                                 
                                 
                                 
                                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                                 .equ	FLASHEND	= 0x3fff	; Note: Word address
                                 .equ	IOEND	= 0x00ff
                                 .equ	SRAM_START	= 0x0100
                                 .equ	SRAM_SIZE	= 2048
                                 .equ	RAMEND	= 0x08ff
                                 .equ	XRAMEND	= 0x0000
                                 .equ	E2END	= 0x03ff
                                 .equ	EEPROMEND	= 0x03ff
                                 .equ	EEADRBITS	= 10
                                 #pragma AVRPART MEMORY PROG_FLASH 32768
                                 #pragma AVRPART MEMORY EEPROM 1024
                                 #pragma AVRPART MEMORY INT_SRAM SIZE 2048
                                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x100
                                 
                                 
                                 
                                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                                 .equ	NRWW_START_ADDR	= 0x3800
                                 .equ	NRWW_STOP_ADDR	= 0x3fff
                                 .equ	RWW_START_ADDR	= 0x0
                                 .equ	RWW_STOP_ADDR	= 0x37ff
                                 .equ	PAGESIZE	= 64
                                 .equ	FIRSTBOOTSTART	= 0x3f00
                                 .equ	SECONDBOOTSTART	= 0x3e00
                                 .equ	THIRDBOOTSTART	= 0x3c00
                                 .equ	FOURTHBOOTSTART	= 0x3800
                                 .equ	SMALLBOOTSTART	= FIRSTBOOTSTART
                                 .equ	LARGEBOOTSTART	= FOURTHBOOTSTART
                                 
                                 
                                 
                                 ; ***** INTERRUPT VECTORS ************************************************
                                 .equ	INT0addr	= 0x0002	; External Interrupt Request 0
                                 .equ	INT1addr	= 0x0004	; External Interrupt Request 1
                                 .equ	PCI0addr	= 0x0006	; Pin Change Interrupt Request 0
                                 .equ	PCI1addr	= 0x0008	; Pin Change Interrupt Request 0
                                 .equ	PCI2addr	= 0x000a	; Pin Change Interrupt Request 1
                                 .equ	WDTaddr	= 0x000c	; Watchdog Time-out Interrupt
                                 .equ	OC2Aaddr	= 0x000e	; Timer/Counter2 Compare Match A
                                 .equ	OC2Baddr	= 0x0010	; Timer/Counter2 Compare Match A
                                 .equ	OVF2addr	= 0x0012	; Timer/Counter2 Overflow
                                 .equ	ICP1addr	= 0x0014	; Timer/Counter1 Capture Event
                                 .equ	OC1Aaddr	= 0x0016	; Timer/Counter1 Compare Match A
                                 .equ	OC1Baddr	= 0x0018	; Timer/Counter1 Compare Match B
                                 .equ	OVF1addr	= 0x001a	; Timer/Counter1 Overflow
                                 .equ	OC0Aaddr	= 0x001c	; TimerCounter0 Compare Match A
                                 .equ	OC0Baddr	= 0x001e	; TimerCounter0 Compare Match B
                                 .equ	OVF0addr	= 0x0020	; Timer/Couner0 Overflow
                                 .equ	SPIaddr	= 0x0022	; SPI Serial Transfer Complete
                                 .equ	URXCaddr	= 0x0024	; USART Rx Complete
                                 .equ	UDREaddr	= 0x0026	; USART, Data Register Empty
                                 .equ	UTXCaddr	= 0x0028	; USART Tx Complete
                                 .equ	ADCCaddr	= 0x002a	; ADC Conversion Complete
                                 .equ	ERDYaddr	= 0x002c	; EEPROM Ready
                                 .equ	ACIaddr	= 0x002e	; Analog Comparator
                                 .equ	TWIaddr	= 0x0030	; Two-wire Serial Interface
                                 .equ	SPMRaddr	= 0x0032	; Store Program Memory Read
                                 
                                 .equ	INT_VECTORS_SIZE	= 52	; size in words
                                 
                                 #endif  /* _M328PDEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega328P.xml **********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m328Pdef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega328P
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega328P
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M328PDEF_INC_
                                 #endif  /* _M328PDEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 .include "div.inc"
                                 
                                 ;***************************************************************************
                                 ;*
                                 ;* "div8u" - 8/8 Bit Unsigned Division
                                 ;*
                                 ;* This macro divides the two register variables "r16" (dividend) and
                                 ;* "r17" (divisor). The result is placed in "r16" and the remainder in
                                 ;* "r15".
                                 ;*
                                 ;***************************************************************************
                                 ;* Register Variables:
                                 ; r15 ;remainder
                                 ; r16 ;result
                                 ; r16 ;dividend
                                 ; r17 ;divisor
                                 ; r18 ;loop counter
                                 	push r18
                                 
                                 	div8u:
                                 		sub r15,r15 ;clear remainder and carry
                                 		ldi r18,9 ;init loop counter
                                 		d8u_1:
                                 		rol r16 ;shift left dividend
                                 		dec r18 ;decrement counter
                                 		brne d8u_2 ;if done
                                 	rjmp exit ;return
                                 
                                 	d8u_2:
                                 		rol r15 ;shift dividend into remainder
                                 		sub r15,r17 ;remainder = remainder - divisor
                                 		brcc d8u_3 ;if result negative
                                 		add r15,r17 ;restore remainder
                                 		clc ;clear carry to be shifted into result
                                 		rjmp d8u_1 ;else
                                 	d8u_3:
                                 		sec ;set carry to be shifted into result
                                 	rjmp d8u_1
                                 	exit:
                                 		pop r18
                                 .endmacro
                                 .include "delayMacro.inc"
                                 
                                 ;* macro: delay
                                 ;*
                                 ;* description: creates a delay for the specified number of milliseconds
                                 ;*
                                 ;* inputs: @0 - number of milliseconds to delay for
                                 ;*
                                 ;* registers modified: none
                                 ;***********************************************************************
                                 .macro delay
                                 	push r18
                                 	push r24
                                 	push r25
                                 	ldi r18,@0/10
                                 L1:	
                                 	ldi r24,LOW(39998) ; intialize inner loop count in inner
                                 	ldi r25,HIGH(39998) ; loop high and low registers
                                 L2:
                                 	sbiw r24,1 ; decrement inner loop registers
                                 	brne L2 ; branch to L2 if iLoop registers != 0
                                 	dec r18 ; decrement outer loop register
                                 	brne L1 ; branch to L1 if outer loop register != 0
                                 	nop ; no operation
                                 	pop r25
                                 	pop r24
                                 	pop r18
                                 .include "lcd_Macros.inc"
                                 
                                       PUSH  R16
                                       LDI   R16, @0
                                       MOV   R27, R16
                                       ANDI  R27, 0xF0         ;mask low nibble & keep high nibble
                                       OUT   PORTD, R27        ;o/p high nibble to port D
                                       CBI   PORTB, 1          ;RS = 0 for command
                                       SBI   PORTB, 0          ;EN = 1
                                       delay 30
                                       CBI   PORTB, 0          ;EN = 0 for H-to-L pulse
                                       delay 30
                                       ;----------------------------------------------------
                                       MOV   R27, R16
                                       SWAP  R27               ;swap nibbles
                                       ANDI  R27, 0xF0         ;mask low nibble & keep high nibble
                                       OUT   PORTD, R27        ;o/p high nibble to port D
                                       SBI   PORTB, 0          ;EN = 1
                                       delay 30
                                       CBI   PORTB, 0          ;EN = 0 for H-to-L pulse
                                       delay 30
                                 	  POP R16
                                 .endmacro
                                 
                                 .macro LCD_init
                                       command_wrt 0x33       ;send to command register
                                       delay 30
                                       command_wrt 0x32
                                       delay 30
                                       command_wrt 0x28
                                       delay 30
                                       command_wrt 0x0C
                                       command_wrt 0x01
                                       delay 30
                                       command_wrt 0x06
                                 .endmacro
                                 
                                 .macro data_wrt
                                       PUSH  R16
                                       LDI   R16, @0
                                       MOV   R27, R16
                                       ANDI  R27, 0xF0         ;mask low nibble & keep high nibble
                                       OUT   PORTD, R27        ;o/p high nibble to port D
                                       SBI   PORTB, 1          ;RS = 1 for data
                                       SBI   PORTB, 0          ;EN = 1
                                       delay 30
                                       CBI   PORTB, 0          ;EN = 0 for H-to-L pulse
                                       delay 30
                                       ;----------------------------------------------------
                                       MOV   R27, R16
                                       SWAP  R27               ;swap nibbles
                                       ANDI  R27, 0xF0         ;mask low nibble & keep high nibble
                                       OUT   PORTD, R27        ;o/p high nibble to port D
                                       SBI   PORTB, 0          ;EN = 1
                                       delay 30
                                       CBI   PORTB, 0          ;EN = 0 for H-to-L pulse
                                       delay 30
                                 	  POP R16
                                 .endmacro
                                 
                                 .macro data_wrt_reg
                                       PUSH  R16
                                       MOV   R16, @0
                                       MOV   R27, R16
                                       ANDI  R27, 0xF0         ;mask low nibble & keep high nibble
                                       OUT   PORTD, R27        ;o/p high nibble to port D
                                       SBI   PORTB, 1          ;RS = 1 for data
                                       SBI   PORTB, 0          ;EN = 1
                                       delay 30
                                       CBI   PORTB, 0          ;EN = 0 for H-to-L pulse
                                       delay 30
                                       ;----------------------------------------------------
                                       MOV   R27, R16
                                       SWAP  R27               ;swap nibbles
                                       ANDI  R27, 0xF0         ;mask low nibble & keep high nibble
                                       OUT   PORTD, R27        ;o/p high nibble to port D
                                       SBI   PORTB, 0          ;EN = 1
                                       delay 30
                                       CBI   PORTB, 0          ;EN = 0 for H-to-L pulse
                                       delay 30
                                 	  POP R16
                                 .endmacro
                                 
                                 .macro disp_message
                                       data_wrt 'A'
                                       delay 30
                                       data_wrt 's'
                                       delay 30
                                       data_wrt 's'
                                       delay 30
                                       data_wrt 'e'
                                       delay 30
                                       data_wrt 'm'
                                       delay 30
                                       data_wrt 'b'
                                       delay 30
                                       data_wrt 'l'
                                       delay 30
                                       data_wrt 'y'
                                       delay 30
                                       ;----------------
                                       data_wrt ' '
                                       ;----------------
                                       data_wrt 'v'
                                       delay 30
                                       data_wrt 'i'
                                       delay 30
                                       data_wrt 'a'
                                       delay 30
                                       ;----------------
                                       data_wrt ' '
                                       ;----------------
                                       data_wrt 'U'
                                       delay 30
                                       data_wrt 'N'
                                       delay 30
                                       data_wrt 'O'
                                       delay 30
                                       ;----------------
                                       command_wrt 0xC0
                                       delay 30
                                       ;----------------
                                       data_wrt 'P'
                                       delay 30
                                       data_wrt 'r'
                                       delay 30
                                       data_wrt 'o'
                                       delay 30
                                       data_wrt 'g'
                                       delay 30
                                       data_wrt 'r'
                                       delay 30
                                       data_wrt 'a'
                                       delay 30
                                       data_wrt 'm'
                                       delay 30
                                       data_wrt 'm'
                                       delay 30
                                       data_wrt 'i'
                                       delay 30
                                       data_wrt 'n'
                                       delay 30
                                       data_wrt 'g'
                                       delay 30
                                       ;----------------
                                       data_wrt ' '
                                       ;----------------
                                       data_wrt 'L'
                                       delay 30
                                       data_wrt 'C'
                                       delay 30
                                       data_wrt 'D'
                                       delay 30
                                       data_wrt '!'
                                       ;----------------
                                       delay 30
                                 
                                 ;================================================================
                                 .def A = r16
                                 .def AH = r17
                                 .org 0x00
                                 
                                 ; I/O Pins Configuration
000000 9a25                      	SBI DDRB,5 ; Set PB5 pin for Output to LED
000001 982d                      	CBI PORTB,5 ; LED OFF
                                 ; ADC Configuration
000002 ec07                      	LDI A,0b11000111 ; [ADEN ADSC ADATE ADIF ADIE ADIE ADPS2 ADPS1 ADPS0]
000003 9300 007a                 	STS ADCSRA,A
000005 e600                      	LDI A,0b01100000 ; [REFS1 REFS0 ADLAR  MUX3 MUX2 MUX1 MUX0]
000006 9300 007c                 	STS ADMUX,A ; Select ADC0 (PC0) pin
000008 9a40                      	SBI PORTC,PC0 ; Enable Pull-up Resistor
                                 
000009 9a57                          sbi DDRD,PD7 ; D4
00000a 9a56                      	sbi DDRD,PD6 ; D5
00000b 9a55                      	sbi DDRD,PD5 ; D6
00000c 9a54                      	sbi DDRD,PD4 ; D7
                                 	
                                 
                                 ;Setting LCD Mode selection pins
00000d 9a20                      	sbi DDRB,PB0 ; RS
00000e 9a21                      	sbi DDRB,PB1 ; E pin of LCD
00000f 9828                          CBI   PORTB, 0    ;EN = 0
                                    
000010 930f
000011 e303
000012 2fb0
000013 7fb0
000014 b9bb
000015 9829
000016 9a28
000017 932f
000018 938f
000019 939f
00001a e023
00001b e38e
00001c e99c
00001d 9701
00001e f7f1
00001f 952a
000020 f7d1
000021 0000
000022 919f
000023 918f
000024 912f
000025 9828
000026 932f
000027 938f
000028 939f
000029 e023
00002a e38e
00002b e99c
00002c 9701
00002d f7f1
00002e 952a
00002f f7d1
000030 0000
000031 919f
000032 918f
000033 912f
000034 2fb0
000035 95b2
000036 7fb0
000037 b9bb
000038 9a28
000039 932f
00003a 938f
00003b 939f
00003c e023
00003d e38e
00003e e99c
00003f 9701
000040 f7f1
000041 952a
000042 f7d1
000043 0000
000044 919f
000045 918f
000046 912f
000047 9828
000048 932f
000049 938f
00004a 939f
00004b e023
00004c e38e
00004d e99c
00004e 9701
00004f f7f1
000050 952a
000051 f7d1
000052 0000
000053 919f
000054 918f
000055 912f
000056 910f
000057 932f
000058 938f
000059 939f
00005a e023
00005b e38e
00005c e99c
00005d 9701
00005e f7f1
00005f 952a
000060 f7d1
000061 0000
000062 919f
000063 918f
000064 912f
000065 930f
000066 e302
000067 2fb0
000068 7fb0
000069 b9bb
00006a 9829
00006b 9a28
00006c 932f
00006d 938f
00006e 939f
00006f e023
000070 e38e
000071 e99c
000072 9701
000073 f7f1
000074 952a
000075 f7d1
000076 0000
000077 919f
000078 918f
000079 912f
00007a 9828
00007b 932f
00007c 938f
00007d 939f
00007e e023
00007f e38e
000080 e99c
000081 9701
000082 f7f1
000083 952a
000084 f7d1
000085 0000
000086 919f
000087 918f
000088 912f
000089 2fb0
00008a 95b2
00008b 7fb0
00008c b9bb
00008d 9a28
00008e 932f
00008f 938f
000090 939f
000091 e023
000092 e38e
000093 e99c
000094 9701
000095 f7f1
000096 952a
000097 f7d1
000098 0000
000099 919f
00009a 918f
00009b 912f
00009c 9828
00009d 932f
00009e 938f
00009f 939f
0000a0 e023
0000a1 e38e
0000a2 e99c
0000a3 9701
0000a4 f7f1
0000a5 952a
0000a6 f7d1
0000a7 0000
0000a8 919f
0000a9 918f
0000aa 912f
0000ab 910f
0000ac 932f
0000ad 938f
0000ae 939f
0000af e023
0000b0 e38e
0000b1 e99c
0000b2 9701
0000b3 f7f1
0000b4 952a
0000b5 f7d1
0000b6 0000
0000b7 919f
0000b8 918f
0000b9 912f
0000ba 930f
0000bb e208
0000bc 2fb0
0000bd 7fb0
0000be b9bb
0000bf 9829
0000c0 9a28
0000c1 932f
0000c2 938f
0000c3 939f
0000c4 e023
0000c5 e38e
0000c6 e99c
0000c7 9701
0000c8 f7f1
0000c9 952a
0000ca f7d1
0000cb 0000
0000cc 919f
0000cd 918f
0000ce 912f
0000cf 9828
0000d0 932f
0000d1 938f
0000d2 939f
0000d3 e023
0000d4 e38e
0000d5 e99c
0000d6 9701
0000d7 f7f1
0000d8 952a
0000d9 f7d1
0000da 0000
0000db 919f
0000dc 918f
0000dd 912f
0000de 2fb0
0000df 95b2
0000e0 7fb0
0000e1 b9bb
0000e2 9a28
0000e3 932f
0000e4 938f
0000e5 939f
0000e6 e023
0000e7 e38e
0000e8 e99c
0000e9 9701
0000ea f7f1
0000eb 952a
0000ec f7d1
0000ed 0000
0000ee 919f
0000ef 918f
0000f0 912f
0000f1 9828
0000f2 932f
0000f3 938f
0000f4 939f
0000f5 e023
0000f6 e38e
0000f7 e99c
0000f8 9701
0000f9 f7f1
0000fa 952a
0000fb f7d1
0000fc 0000
0000fd 919f
0000fe 918f
0000ff 912f
000100 910f
000101 932f
000102 938f
000103 939f
000104 e023
000105 e38e
000106 e99c
000107 9701
000108 f7f1
000109 952a
00010a f7d1
00010b 0000
00010c 919f
00010d 918f
00010e 912f
00010f 930f
000110 e00c
000111 2fb0
000112 7fb0
000113 b9bb
000114 9829
000115 9a28
000116 932f
000117 938f
000118 939f
000119 e023
00011a e38e
00011b e99c
00011c 9701
00011d f7f1
00011e 952a
00011f f7d1
000120 0000
000121 919f
000122 918f
000123 912f
000124 9828
000125 932f
000126 938f
000127 939f
000128 e023
000129 e38e
00012a e99c
00012b 9701
00012c f7f1
00012d 952a
00012e f7d1
00012f 0000
000130 919f
000131 918f
000132 912f
000133 2fb0
000134 95b2
000135 7fb0
000136 b9bb
000137 9a28
000138 932f
000139 938f
00013a 939f
00013b e023
00013c e38e
00013d e99c
00013e 9701
00013f f7f1
000140 952a
000141 f7d1
000142 0000
000143 919f
000144 918f
000145 912f
000146 9828
000147 932f
000148 938f
000149 939f
00014a e023
00014b e38e
00014c e99c
00014d 9701
00014e f7f1
00014f 952a
000150 f7d1
000151 0000
000152 919f
000153 918f
000154 912f
000155 910f
000156 930f
000157 e001
000158 2fb0
000159 7fb0
00015a b9bb
00015b 9829
00015c 9a28
00015d 932f
00015e 938f
00015f 939f
000160 e023
000161 e38e
000162 e99c
000163 9701
000164 f7f1
000165 952a
000166 f7d1
000167 0000
000168 919f
000169 918f
00016a 912f
00016b 9828
00016c 932f
00016d 938f
00016e 939f
00016f e023
000170 e38e
000171 e99c
000172 9701
000173 f7f1
000174 952a
000175 f7d1
000176 0000
000177 919f
000178 918f
000179 912f
00017a 2fb0
00017b 95b2
00017c 7fb0
00017d b9bb
00017e 9a28
00017f 932f
000180 938f
000181 939f
000182 e023
000183 e38e
000184 e99c
000185 9701
000186 f7f1
000187 952a
000188 f7d1
000189 0000
00018a 919f
00018b 918f
00018c 912f
00018d 9828
00018e 932f
00018f 938f
000190 939f
000191 e023
000192 e38e
000193 e99c
000194 9701
000195 f7f1
000196 952a
000197 f7d1
000198 0000
000199 919f
00019a 918f
00019b 912f
00019c 910f
00019d 932f
00019e 938f
00019f 939f
0001a0 e023
0001a1 e38e
0001a2 e99c
0001a3 9701
0001a4 f7f1
0001a5 952a
0001a6 f7d1
0001a7 0000
0001a8 919f
0001a9 918f
0001aa 912f
0001ab 930f
0001ac e006
0001ad 2fb0
0001ae 7fb0
0001af b9bb
0001b0 9829
0001b1 9a28
0001b2 932f
0001b3 938f
0001b4 939f
0001b5 e023
0001b6 e38e
0001b7 e99c
0001b8 9701
0001b9 f7f1
0001ba 952a
0001bb f7d1
0001bc 0000
0001bd 919f
0001be 918f
0001bf 912f
0001c0 9828
0001c1 932f
0001c2 938f
0001c3 939f
0001c4 e023
0001c5 e38e
0001c6 e99c
0001c7 9701
0001c8 f7f1
0001c9 952a
0001ca f7d1
0001cb 0000
0001cc 919f
0001cd 918f
0001ce 912f
0001cf 2fb0
0001d0 95b2
0001d1 7fb0
0001d2 b9bb
0001d3 9a28
0001d4 932f
0001d5 938f
0001d6 939f
0001d7 e023
0001d8 e38e
0001d9 e99c
0001da 9701
0001db f7f1
0001dc 952a
0001dd f7d1
0001de 0000
0001df 919f
0001e0 918f
0001e1 912f
0001e2 9828
0001e3 932f
0001e4 938f
0001e5 939f
0001e6 e023
0001e7 e38e
0001e8 e99c
0001e9 9701
0001ea f7f1
0001eb 952a
0001ec f7d1
0001ed 0000
0001ee 919f
0001ef 918f
0001f0 912f
0001f1 910f                      	LCD_init ;subroutine to initialize LCD
                                 	
                                 again:
0001f2 930f
0001f3 e001
0001f4 2fb0
0001f5 7fb0
0001f6 b9bb
0001f7 9829
0001f8 9a28
0001f9 932f
0001fa 938f
0001fb 939f
0001fc e023
0001fd e38e
0001fe e99c
0001ff 9701
000200 f7f1
000201 952a
000202 f7d1
000203 0000
000204 919f
000205 918f
000206 912f
000207 9828
000208 932f
000209 938f
00020a 939f
00020b e023
00020c e38e
00020d e99c
00020e 9701
00020f f7f1
000210 952a
000211 f7d1
000212 0000
000213 919f
000214 918f
000215 912f
000216 2fb0
000217 95b2
000218 7fb0
000219 b9bb
00021a 9a28
00021b 932f
00021c 938f
00021d 939f
00021e e023
00021f e38e
000220 e99c
000221 9701
000222 f7f1
000223 952a
000224 f7d1
000225 0000
000226 919f
000227 918f
000228 912f
000229 9828
00022a 932f
00022b 938f
00022c 939f
00022d e023
00022e e38e
00022f e99c
000230 9701
000231 f7f1
000232 952a
000233 f7d1
000234 0000
000235 919f
000236 918f
000237 912f
000238 910f                      	command_wrt 0x001
                                     ;-----------------------------------------------------
000239 9100 007a                 	LDS A,ADCSRA ; Start Analog to Digital Conversion
00023b 6400                      	ORI A,(1<<ADSC)
00023c 9300 007a                 	STS ADCSRA,A
                                 	wait:
00023e 9100 007a                 	LDS A,ADCSRA ; wait for conversion to complete
000240 fd06                      	sbrc A,ADSC
000241 cffc                      	rjmp wait
000242 9100 0078                 	LDS A,ADCL ; Must Read ADCL before ADCH
000244 9110 0079                 	LDS AH,ADCH
                                 
000246 3c18                      	cpi AH,200 ; compare LDR reading with our desired threshold
000247 f410                      	brsh LED_ON ; jump if same or higher (AH >= 200)
000248 982d                      	CBI PORTB,5 ; LED OFF
                                 	
000249 c002                      	rjmp CarryOn
                                 	LED_ON:
00024a 9a2d                      	SBI PORTB,5 ; LED ON
                                 
                                 	
00024b 2f01                      	mov r16,AH
                                 		
                                 CarryOn:	; check 100th Place
00024c 930f
00024d e502
00024e 2fb0
00024f 7fb0
000250 b9bb
000251 9a29
000252 9a28
000253 932f
000254 938f
000255 939f
000256 e023
000257 e38e
000258 e99c
000259 9701
00025a f7f1
00025b 952a
00025c f7d1
00025d 0000
00025e 919f
00025f 918f
000260 912f
000261 9828
000262 932f
000263 938f
000264 939f
000265 e023
000266 e38e
000267 e99c
000268 9701
000269 f7f1
00026a 952a
00026b f7d1
00026c 0000
00026d 919f
00026e 918f
00026f 912f
000270 2fb0
000271 95b2
000272 7fb0
000273 b9bb
000274 9a28
000275 932f
000276 938f
000277 939f
000278 e023
000279 e38e
00027a e99c
00027b 9701
00027c f7f1
00027d 952a
00027e f7d1
00027f 0000
000280 919f
000281 918f
000282 912f
000283 9828
000284 932f
000285 938f
000286 939f
000287 e023
000288 e38e
000289 e99c
00028a 9701
00028b f7f1
00028c 952a
00028d f7d1
00028e 0000
00028f 919f
000290 918f
000291 912f
000292 910f                      	data_wrt 'R'
000293 930f
000294 e405
000295 2fb0
000296 7fb0
000297 b9bb
000298 9a29
000299 9a28
00029a 932f
00029b 938f
00029c 939f
00029d e023
00029e e38e
00029f e99c
0002a0 9701
0002a1 f7f1
0002a2 952a
0002a3 f7d1
0002a4 0000
0002a5 919f
0002a6 918f
0002a7 912f
0002a8 9828
0002a9 932f
0002aa 938f
0002ab 939f
0002ac e023
0002ad e38e
0002ae e99c
0002af 9701
0002b0 f7f1
0002b1 952a
0002b2 f7d1
0002b3 0000
0002b4 919f
0002b5 918f
0002b6 912f
0002b7 2fb0
0002b8 95b2
0002b9 7fb0
0002ba b9bb
0002bb 9a28
0002bc 932f
0002bd 938f
0002be 939f
0002bf e023
0002c0 e38e
0002c1 e99c
0002c2 9701
0002c3 f7f1
0002c4 952a
0002c5 f7d1
0002c6 0000
0002c7 919f
0002c8 918f
0002c9 912f
0002ca 9828
0002cb 932f
0002cc 938f
0002cd 939f
0002ce e023
0002cf e38e
0002d0 e99c
0002d1 9701
0002d2 f7f1
0002d3 952a
0002d4 f7d1
0002d5 0000
0002d6 919f
0002d7 918f
0002d8 912f
0002d9 910f                      	data_wrt 'E'
0002da 930f
0002db e401
0002dc 2fb0
0002dd 7fb0
0002de b9bb
0002df 9a29
0002e0 9a28
0002e1 932f
0002e2 938f
0002e3 939f
0002e4 e023
0002e5 e38e
0002e6 e99c
0002e7 9701
0002e8 f7f1
0002e9 952a
0002ea f7d1
0002eb 0000
0002ec 919f
0002ed 918f
0002ee 912f
0002ef 9828
0002f0 932f
0002f1 938f
0002f2 939f
0002f3 e023
0002f4 e38e
0002f5 e99c
0002f6 9701
0002f7 f7f1
0002f8 952a
0002f9 f7d1
0002fa 0000
0002fb 919f
0002fc 918f
0002fd 912f
0002fe 2fb0
0002ff 95b2
000300 7fb0
000301 b9bb
000302 9a28
000303 932f
000304 938f
000305 939f
000306 e023
000307 e38e
000308 e99c
000309 9701
00030a f7f1
00030b 952a
00030c f7d1
00030d 0000
00030e 919f
00030f 918f
000310 912f
000311 9828
000312 932f
000313 938f
000314 939f
000315 e023
000316 e38e
000317 e99c
000318 9701
000319 f7f1
00031a 952a
00031b f7d1
00031c 0000
00031d 919f
00031e 918f
00031f 912f
000320 910f                      	data_wrt 'A'
000321 930f
000322 e404
000323 2fb0
000324 7fb0
000325 b9bb
000326 9a29
000327 9a28
000328 932f
000329 938f
00032a 939f
00032b e023
00032c e38e
00032d e99c
00032e 9701
00032f f7f1
000330 952a
000331 f7d1
000332 0000
000333 919f
000334 918f
000335 912f
000336 9828
000337 932f
000338 938f
000339 939f
00033a e023
00033b e38e
00033c e99c
00033d 9701
00033e f7f1
00033f 952a
000340 f7d1
000341 0000
000342 919f
000343 918f
000344 912f
000345 2fb0
000346 95b2
000347 7fb0
000348 b9bb
000349 9a28
00034a 932f
00034b 938f
00034c 939f
00034d e023
00034e e38e
00034f e99c
000350 9701
000351 f7f1
000352 952a
000353 f7d1
000354 0000
000355 919f
000356 918f
000357 912f
000358 9828
000359 932f
00035a 938f
00035b 939f
00035c e023
00035d e38e
00035e e99c
00035f 9701
000360 f7f1
000361 952a
000362 f7d1
000363 0000
000364 919f
000365 918f
000366 912f
000367 910f                      	data_wrt 'D'
000368 930f
000369 e409
00036a 2fb0
00036b 7fb0
00036c b9bb
00036d 9a29
00036e 9a28
00036f 932f
000370 938f
000371 939f
000372 e023
000373 e38e
000374 e99c
000375 9701
000376 f7f1
000377 952a
000378 f7d1
000379 0000
00037a 919f
00037b 918f
00037c 912f
00037d 9828
00037e 932f
00037f 938f
000380 939f
000381 e023
000382 e38e
000383 e99c
000384 9701
000385 f7f1
000386 952a
000387 f7d1
000388 0000
000389 919f
00038a 918f
00038b 912f
00038c 2fb0
00038d 95b2
00038e 7fb0
00038f b9bb
000390 9a28
000391 932f
000392 938f
000393 939f
000394 e023
000395 e38e
000396 e99c
000397 9701
000398 f7f1
000399 952a
00039a f7d1
00039b 0000
00039c 919f
00039d 918f
00039e 912f
00039f 9828
0003a0 932f
0003a1 938f
0003a2 939f
0003a3 e023
0003a4 e38e
0003a5 e99c
0003a6 9701
0003a7 f7f1
0003a8 952a
0003a9 f7d1
0003aa 0000
0003ab 919f
0003ac 918f
0003ad 912f
0003ae 910f                      	data_wrt 'I'
0003af 930f
0003b0 e40e
0003b1 2fb0
0003b2 7fb0
0003b3 b9bb
0003b4 9a29
0003b5 9a28
0003b6 932f
0003b7 938f
0003b8 939f
0003b9 e023
0003ba e38e
0003bb e99c
0003bc 9701
0003bd f7f1
0003be 952a
0003bf f7d1
0003c0 0000
0003c1 919f
0003c2 918f
0003c3 912f
0003c4 9828
0003c5 932f
0003c6 938f
0003c7 939f
0003c8 e023
0003c9 e38e
0003ca e99c
0003cb 9701
0003cc f7f1
0003cd 952a
0003ce f7d1
0003cf 0000
0003d0 919f
0003d1 918f
0003d2 912f
0003d3 2fb0
0003d4 95b2
0003d5 7fb0
0003d6 b9bb
0003d7 9a28
0003d8 932f
0003d9 938f
0003da 939f
0003db e023
0003dc e38e
0003dd e99c
0003de 9701
0003df f7f1
0003e0 952a
0003e1 f7d1
0003e2 0000
0003e3 919f
0003e4 918f
0003e5 912f
0003e6 9828
0003e7 932f
0003e8 938f
0003e9 939f
0003ea e023
0003eb e38e
0003ec e99c
0003ed 9701
0003ee f7f1
0003ef 952a
0003f0 f7d1
0003f1 0000
0003f2 919f
0003f3 918f
0003f4 912f
0003f5 910f                      	data_wrt 'N'
0003f6 930f
0003f7 e407
0003f8 2fb0
0003f9 7fb0
0003fa b9bb
0003fb 9a29
0003fc 9a28
0003fd 932f
0003fe 938f
0003ff 939f
000400 e023
000401 e38e
000402 e99c
000403 9701
000404 f7f1
000405 952a
000406 f7d1
000407 0000
000408 919f
000409 918f
00040a 912f
00040b 9828
00040c 932f
00040d 938f
00040e 939f
00040f e023
000410 e38e
000411 e99c
000412 9701
000413 f7f1
000414 952a
000415 f7d1
000416 0000
000417 919f
000418 918f
000419 912f
00041a 2fb0
00041b 95b2
00041c 7fb0
00041d b9bb
00041e 9a28
00041f 932f
000420 938f
000421 939f
000422 e023
000423 e38e
000424 e99c
000425 9701
000426 f7f1
000427 952a
000428 f7d1
000429 0000
00042a 919f
00042b 918f
00042c 912f
00042d 9828
00042e 932f
00042f 938f
000430 939f
000431 e023
000432 e38e
000433 e99c
000434 9701
000435 f7f1
000436 952a
000437 f7d1
000438 0000
000439 919f
00043a 918f
00043b 912f
00043c 910f                      	data_wrt 'G'
00043d 930f
00043e e30a
00043f 2fb0
000440 7fb0
000441 b9bb
000442 9a29
000443 9a28
000444 932f
000445 938f
000446 939f
000447 e023
000448 e38e
000449 e99c
00044a 9701
00044b f7f1
00044c 952a
00044d f7d1
00044e 0000
00044f 919f
000450 918f
000451 912f
000452 9828
000453 932f
000454 938f
000455 939f
000456 e023
000457 e38e
000458 e99c
000459 9701
00045a f7f1
00045b 952a
00045c f7d1
00045d 0000
00045e 919f
00045f 918f
000460 912f
000461 2fb0
000462 95b2
000463 7fb0
000464 b9bb
000465 9a28
000466 932f
000467 938f
000468 939f
000469 e023
00046a e38e
00046b e99c
00046c 9701
00046d f7f1
00046e 952a
00046f f7d1
000470 0000
000471 919f
000472 918f
000473 912f
000474 9828
000475 932f
000476 938f
000477 939f
000478 e023
000479 e38e
00047a e99c
00047b 9701
00047c f7f1
00047d 952a
00047e f7d1
00047f 0000
000480 919f
000481 918f
000482 912f
000483 910f                      	data_wrt ':'
                                 	
000484 e614                      	LDI r17,100
000485 932f
000486 18ff
000487 e029
000488 1f00
000489 952a
00048a f409
00048b c008
00048c 1cff
00048d 1af1
00048e f418
00048f 0ef1
000490 9488
000491 cff6
000492 9408
000493 cff4
000494 912f                      	div
                                 	
000495 e340                      	LDI r20,48
000496 0f04                      	add r16,r20
000497 930f
000498 2f00
000499 2fb0
00049a 7fb0
00049b b9bb
00049c 9a29
00049d 9a28
00049e 932f
00049f 938f
0004a0 939f
0004a1 e023
0004a2 e38e
0004a3 e99c
0004a4 9701
0004a5 f7f1
0004a6 952a
0004a7 f7d1
0004a8 0000
0004a9 919f
0004aa 918f
0004ab 912f
0004ac 9828
0004ad 932f
0004ae 938f
0004af 939f
0004b0 e023
0004b1 e38e
0004b2 e99c
0004b3 9701
0004b4 f7f1
0004b5 952a
0004b6 f7d1
0004b7 0000
0004b8 919f
0004b9 918f
0004ba 912f
0004bb 2fb0
0004bc 95b2
0004bd 7fb0
0004be b9bb
0004bf 9a28
0004c0 932f
0004c1 938f
0004c2 939f
0004c3 e023
0004c4 e38e
0004c5 e99c
0004c6 9701
0004c7 f7f1
0004c8 952a
0004c9 f7d1
0004ca 0000
0004cb 919f
0004cc 918f
0004cd 912f
0004ce 9828
0004cf 932f
0004d0 938f
0004d1 939f
0004d2 e023
0004d3 e38e
0004d4 e99c
0004d5 9701
0004d6 f7f1
0004d7 952a
0004d8 f7d1
0004d9 0000
0004da 919f
0004db 918f
0004dc 912f
0004dd 910f                      	data_wrt_reg r16
                                 	
                                 	
                                 	; check 10th Place 
0004de 2d0f                      	mov r16,r15
0004df e01a                      	LDI r17,10
0004e0 932f
0004e1 18ff
0004e2 e029
0004e3 1f00
0004e4 952a
0004e5 f409
0004e6 c008
0004e7 1cff
0004e8 1af1
0004e9 f418
0004ea 0ef1
0004eb 9488
0004ec cff6
0004ed 9408
0004ee cff4
0004ef 912f                      	div
0004f0 e340                      	LDI r20,48
0004f1 0f04                      	add r16,r20
0004f2 930f
0004f3 2f00
0004f4 2fb0
0004f5 7fb0
0004f6 b9bb
0004f7 9a29
0004f8 9a28
0004f9 932f
0004fa 938f
0004fb 939f
0004fc e023
0004fd e38e
0004fe e99c
0004ff 9701
000500 f7f1
000501 952a
000502 f7d1
000503 0000
000504 919f
000505 918f
000506 912f
000507 9828
000508 932f
000509 938f
00050a 939f
00050b e023
00050c e38e
00050d e99c
00050e 9701
00050f f7f1
000510 952a
000511 f7d1
000512 0000
000513 919f
000514 918f
000515 912f
000516 2fb0
000517 95b2
000518 7fb0
000519 b9bb
00051a 9a28
00051b 932f
00051c 938f
00051d 939f
00051e e023
00051f e38e
000520 e99c
000521 9701
000522 f7f1
000523 952a
000524 f7d1
000525 0000
000526 919f
000527 918f
000528 912f
000529 9828
00052a 932f
00052b 938f
00052c 939f
00052d e023
00052e e38e
00052f e99c
000530 9701
000531 f7f1
000532 952a
000533 f7d1
000534 0000
000535 919f
000536 918f
000537 912f
000538 910f                      	data_wrt_reg r16
                                 	
                                 
                                 	; check 1th Place 
000539 e340                      	LDI r20,48
00053a 0ef4                      	add r15,r20
00053b 930f
00053c 2d0f
00053d 2fb0
00053e 7fb0
00053f b9bb
000540 9a29
000541 9a28
000542 932f
000543 938f
000544 939f
000545 e023
000546 e38e
000547 e99c
000548 9701
000549 f7f1
00054a 952a
00054b f7d1
00054c 0000
00054d 919f
00054e 918f
00054f 912f
000550 9828
000551 932f
000552 938f
000553 939f
000554 e023
000555 e38e
000556 e99c
000557 9701
000558 f7f1
000559 952a
00055a f7d1
00055b 0000
00055c 919f
00055d 918f
00055e 912f
00055f 2fb0
000560 95b2
000561 7fb0
000562 b9bb
000563 9a28
000564 932f
000565 938f
000566 939f
000567 e023
000568 e38e
000569 e99c
00056a 9701
00056b f7f1
00056c 952a
00056d f7d1
00056e 0000
00056f 919f
000570 918f
000571 912f
000572 9828
000573 932f
000574 938f
000575 939f
000576 e023
000577 e38e
000578 e99c
000579 9701
00057a f7f1
00057b 952a
00057c f7d1
00057d 0000
00057e 919f
00057f 918f
000580 912f
000581 910f                      	data_wrt_reg r15
                                 	
000582 932f
000583 938f
000584 939f
000585 e624
000586 e38e
000587 e99c
000588 9701
000589 f7f1
00058a 952a
00058b f7d1
00058c 0000
00058d 919f
00058e 918f
00058f 912f                      	delay 1000
                                 	  
                                 	  
000590 cc61                      	RJMP  again             ;jump to again for another run


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

"ATmega328P" register use summary:
x  :   0 y  :   0 z  :   0 r0 :   0 r1 :   0 r2 :   0 r3 :   0 r4 :   0 
r5 :   0 r6 :   0 r7 :   0 r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 
r13:   0 r14:   0 r15:  13 r16: 108 r17:   9 r18: 316 r19:   0 r20:   6 
r21:   0 r22:   0 r23:   0 r24: 308 r25: 231 r26:   0 r27: 126 r28:   0 
r29:   0 r30:   0 r31:   0 
Registers used: 8 out of 35 (22.9%)

"ATmega328P" instruction use summary:
.lds  :   0 .sts  :   0 adc   :   0 add   :   5 adiw  :   0 and   :   0 
andi  :  36 asr   :   0 bclr  :   0 bld   :   0 brbc  :   0 brbs  :   0 
brcc  :   2 brcs  :   0 break :   0 breq  :   0 brge  :   0 brhc  :   0 
brhs  :   0 brid  :   0 brie  :   0 brlo  :   0 brlt  :   0 brmi  :   0 
brne  : 156 brpl  :   0 brsh  :   1 brtc  :   0 brts  :   0 brvc  :   0 
brvs  :   0 bset  :   0 bst   :   0 call  :   0 cbi   :  46 cbr   :   0 
clc   :   2 clh   :   0 cli   :   0 cln   :   0 clr   :   0 cls   :   0 
clt   :   0 clv   :   0 clz   :   0 com   :   0 cp    :   0 cpc   :   0 
cpi   :   1 cpse  :   0 dec   :  79 eor   :   0 fmul  :   0 fmuls :   0 
fmulsu:   0 icall :   0 ijmp  :   0 in    :   0 inc   :   0 jmp   :   0 
ld    :   0 ldd   :   0 ldi   : 255 lds   :   4 lpm   :   0 lsl   :   0 
lsr   :   0 mov   :  41 movw  :   0 mul   :   0 muls  :   0 mulsu :   0 
neg   :   0 nop   :  77 or    :   0 ori   :   1 out   :  36 pop   : 251 
push  : 251 rcall :   0 ret   :   0 reti  :   0 rjmp  :   9 rol   :   4 
ror   :   0 sbc   :   0 sbci  :   0 sbi   :  56 sbic  :   0 sbis  :   0 
sbiw  :  77 sbr   :   0 sbrc  :   1 sbrs  :   0 sec   :   2 seh   :   0 
sei   :   0 sen   :   0 ser   :   0 ses   :   0 set   :   0 sev   :   0 
sez   :   0 sleep :   0 spm   :   0 st    :   0 std   :   0 sts   :   3 
sub   :   4 subi  :   0 swap  :  18 tst   :   0 wdr   :   0 
Instructions used: 26 out of 113 (23.0%)

"ATmega328P" memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x000b22   2850      0   2850   32768   8.7%
[.dseg] 0x000100 0x000100      0      0      0    2048   0.0%
[.eseg] 0x000000 0x000000      0      0      0    1024   0.0%

Assembly complete, 0 errors, 0 warnings
