// Seed: 784612720
module module_0 (
    input  tri0 id_0,
    input  wand id_1,
    output tri0 id_2,
    output wand id_3
);
endmodule
module module_1 (
    output logic id_0,
    input uwire id_1,
    output logic id_2,
    input supply1 id_3,
    output tri1 id_4,
    output wor id_5,
    input tri0 id_6,
    output wor id_7
);
  assign id_0 = 1'b0 - 1;
  wire id_9;
  module_0(
      id_3, id_1, id_4, id_7
  );
  initial begin
    fork
      #1 id_0 <= 1;
      id_10;
    join
    id_2 <= 1;
  end
endmodule
