# Copyright (C) 2022  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and any partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details, at
# https://fpgasoftware.intel.com/eula.

# Quartus Prime Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition
# File: C:\Data\CSD Processor design\impostor_32\simulatedRV32.csv
# Generated on: Sun Feb 12 14:36:34 2023

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Strict Preservation
HEX0[6],Output,PIN_H22,6,B6_N0,PIN_AA14,,,,,,
HEX0[5],Output,PIN_J22,6,B6_N0,PIN_AD15,,,,,,
HEX0[4],Output,PIN_L25,6,B6_N1,PIN_AH12,,,,,,
HEX0[3],Output,PIN_L26,6,B6_N1,PIN_J17,,,,,,
HEX0[2],Output,PIN_E17,7,B7_N2,PIN_C15,,,,,,
HEX0[1],Output,PIN_F22,7,B7_N0,PIN_AB14,,,,,,
HEX0[0],Output,PIN_G18,7,B7_N2,PIN_G20,,,,,,
HEX1[6],Output,PIN_U24,5,B5_N0,PIN_AD14,,,,,,
HEX1[5],Output,PIN_U23,5,B5_N1,PIN_AC14,,,,,,
HEX1[4],Output,PIN_W25,5,B5_N1,PIN_Y15,,,,,,
HEX1[3],Output,PIN_W22,5,B5_N0,PIN_Y14,,,,,,
HEX1[2],Output,PIN_W21,5,B5_N1,PIN_AG12,,,,,,
HEX1[1],Output,PIN_Y22,5,B5_N0,PIN_T25,,,,,,
HEX1[0],Output,PIN_M24,6,B6_N2,PIN_AE15,,,,,,
HEX2[6],Output,PIN_W28,5,B5_N1,PIN_R28,,,,,,
HEX2[5],Output,PIN_W27,5,B5_N1,PIN_R27,,,,,,
HEX2[4],Output,PIN_Y26,5,B5_N1,PIN_AG17,,,,,,
HEX2[3],Output,PIN_W26,5,B5_N1,PIN_G19,,,,,,
HEX2[2],Output,PIN_Y25,5,B5_N1,PIN_H19,,,,,,
HEX2[1],Output,PIN_AA26,5,B5_N1,PIN_AH17,,,,,,
HEX2[0],Output,PIN_AA25,5,B5_N1,PIN_R25,,,,,,
HEX3[6],Output,PIN_Y19,4,B4_N0,PIN_F15,,,,,,
HEX3[5],Output,PIN_AF23,4,B4_N0,PIN_D15,,,,,,
HEX3[4],Output,PIN_AD24,4,B4_N0,PIN_E15,,,,,,
HEX3[3],Output,PIN_AA21,4,B4_N0,PIN_C12,,,,,,
HEX3[2],Output,PIN_AB20,4,B4_N0,PIN_J15,,,,,,
HEX3[1],Output,PIN_U21,5,B5_N0,PIN_D13,,,,,,
HEX3[0],Output,PIN_V21,5,B5_N1,PIN_C13,,,,,,
HEX4[6],Output,PIN_AE18,4,B4_N2,PIN_H16,,,,,,
HEX4[5],Output,PIN_AF19,4,B4_N1,PIN_G18,,,,,,
HEX4[4],Output,PIN_AE19,4,B4_N1,PIN_G15,,,,,,
HEX4[3],Output,PIN_AH21,4,B4_N2,PIN_G16,,,,,,
HEX4[2],Output,PIN_AG21,4,B4_N2,PIN_D16,,,,,,
HEX4[1],Output,PIN_AA19,4,B4_N0,PIN_P26,,,,,,
HEX4[0],Output,PIN_AB19,4,B4_N0,PIN_E17,,,,,,
HEX5[6],Output,PIN_AH18,4,B4_N2,PIN_AA16,,,,,,
HEX5[5],Output,PIN_AF18,4,B4_N1,PIN_P21,,,,,,
HEX5[4],Output,PIN_AG19,4,B4_N2,PIN_AA15,,,,,,
HEX5[3],Output,PIN_AH19,4,B4_N2,PIN_AE16,,,,,,
HEX5[2],Output,PIN_AB18,4,B4_N0,PIN_T21,,,,,,
HEX5[1],Output,PIN_AC18,4,B4_N1,PIN_AF16,,,,,,
HEX5[0],Output,PIN_AD18,4,B4_N1,PIN_AB16,,,,,,
HEX6[6],Output,PIN_AC17,4,B4_N2,PIN_AF15,,,,,,
HEX6[5],Output,PIN_AA15,4,B4_N2,PIN_R22,,,,,,
HEX6[4],Output,PIN_AB15,4,B4_N2,PIN_M24,,,,,,
HEX6[3],Output,PIN_AB17,4,B4_N1,PIN_J19,,,,,,
HEX6[2],Output,PIN_AA16,4,B4_N2,PIN_AC15,,,,,,
HEX6[1],Output,PIN_AB16,4,B4_N2,PIN_H17,,,,,,
HEX6[0],Output,PIN_AA17,4,B4_N1,PIN_R26,,,,,,
HEX7[6],Output,PIN_AA14,3,B3_N0,PIN_F17,,,,,,
HEX7[5],Output,PIN_AG18,4,B4_N2,PIN_A17,,,,,,
HEX7[4],Output,PIN_AF17,4,B4_N2,PIN_B17,,,,,,
HEX7[3],Output,PIN_AH17,4,B4_N2,PIN_H15,,,,,,
HEX7[2],Output,PIN_AG17,4,B4_N2,PIN_J16,,,,,,
HEX7[1],Output,PIN_AE17,4,B4_N2,PIN_C16,,,,,,
HEX7[0],Output,PIN_AD17,4,B4_N2,PIN_N21,,,,,,
clk,Input,PIN_Y2,2,B2_N0,PIN_J1,,,,,,
reset,Input,PIN_M23,6,B6_N2,PIN_Y2,,,,,,
