
---------- Begin Simulation Statistics ----------
final_tick                               1072542958500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 101947                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740100                       # Number of bytes of host memory used
host_op_rate                                   102244                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 14135.19                       # Real time elapsed on the host
host_tick_rate                               75877526                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1441033836                       # Number of instructions simulated
sim_ops                                    1445238841                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.072543                       # Number of seconds simulated
sim_ticks                                1072542958500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            88.022563                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              173844977                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           197500471                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         17832622                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        261721467                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          21432904                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       22037044                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          604140                       # Number of indirect misses.
system.cpu0.branchPred.lookups              335574540                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2149106                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1050447                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          9443581                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 313655105                       # Number of branches committed
system.cpu0.commit.bw_lim_events             31591519                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3160582                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       70208461                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1250518802                       # Number of instructions committed
system.cpu0.commit.committedOps            1251572547                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1955502959                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.640026                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.367820                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1338054860     68.43%     68.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    371426615     18.99%     87.42% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     84892724      4.34%     91.76% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     86345367      4.42%     96.18% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     27619973      1.41%     97.59% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      8162689      0.42%     98.01% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      4565590      0.23%     98.24% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2843622      0.15%     98.38% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     31591519      1.62%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1955502959                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            24112793                       # Number of function calls committed.
system.cpu0.commit.int_insts               1209818843                       # Number of committed integer instructions.
system.cpu0.commit.loads                    388697416                       # Number of loads committed
system.cpu0.commit.membars                    2104070                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2104076      0.17%      0.17% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       699531098     55.89%     56.06% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11833132      0.95%     57.01% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099835      0.17%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      389747855     31.14%     88.31% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     146256501     11.69%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1251572547                       # Class of committed instruction
system.cpu0.commit.refs                     536004384                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1250518802                       # Number of Instructions Simulated
system.cpu0.committedOps                   1251572547                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.706652                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.706652                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            259186551                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              8411399                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           169850311                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1341670403                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               763330158                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                936082412                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               9451849                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             11821792                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3500332                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  335574540                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                236967049                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1210146254                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              6786249                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          155                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1370331026                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  69                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          323                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               35681884                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.157237                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         743563559                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         195277881                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.642082                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1971551302                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.696152                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.916177                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1002293247     50.84%     50.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               720939306     36.57%     87.40% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               128338338      6.51%     93.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                97552774      4.95%     98.86% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                16902009      0.86%     99.72% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2745247      0.14%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  675676      0.03%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     478      0.00%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 2104227      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1971551302                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      25                       # number of floating regfile writes
system.cpu0.idleCycles                      162648834                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             9708419                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               319532080                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.611958                       # Inst execution rate
system.cpu0.iew.exec_refs                   575280970                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 150135566                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              208805464                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            426136339                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1580005                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          5025092                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           151546830                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1321746751                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            425145404                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          8865788                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1306041225                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1061456                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              7332379                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               9451849                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              9602217                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       154811                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        20777495                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        37296                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         7111                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4706278                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     37438923                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      4239862                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          7111                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       395468                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       9312951                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                587845484                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1293723008                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.842395                       # average fanout of values written-back
system.cpu0.iew.wb_producers                495198323                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.606186                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1293775650                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1599674761                       # number of integer regfile reads
system.cpu0.int_regfile_writes              834225883                       # number of integer regfile writes
system.cpu0.ipc                              0.585943                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.585943                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2106149      0.16%      0.16% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            721342463     54.86%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11841951      0.90%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100422      0.16%     56.08% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.08% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.08% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.08% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.08% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.08% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.08% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.08% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.08% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           428339642     32.58%     88.65% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          149176333     11.35%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             11      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1314907013                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     57                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                110                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           53                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                62                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1434548                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001091                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 208891     14.56%     14.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     7      0.00%     14.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     14.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     14.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     14.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     14.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     14.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     14.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     14.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     14.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     14.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     14.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     14.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     14.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     14.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     14.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     14.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     14.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     14.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     14.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     14.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     14.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     14.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     14.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     14.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     14.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     14.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     14.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     14.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     14.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     14.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     14.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     14.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     14.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     14.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     14.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     14.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     14.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     14.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     14.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     14.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     14.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     14.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     14.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     14.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     14.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1007482     70.23%     84.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               218164     15.21%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1314235355                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4602892796                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1293722955                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1391927767                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1317016082                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1314907013                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            4730669                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       70174201                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            93030                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       1570087                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     23647496                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1971551302                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.666940                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.857974                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1049754378     53.25%     53.25% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          625051876     31.70%     84.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          212784155     10.79%     95.74% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           74470345      3.78%     99.52% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            7918754      0.40%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             648764      0.03%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             628934      0.03%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             169416      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             124680      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1971551302                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.616112                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         13863179                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2951247                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           426136339                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          151546830                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2052                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2134200136                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    10885796                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              227426224                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            800543933                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               7161001                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               771549028                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               9767212                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                29097                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1633522362                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1337112336                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          870965272                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                930218634                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              15171880                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               9451849                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             32742240                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                70421335                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1633522318                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        163327                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              6223                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 15689500                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          6210                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3245666331                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2659622253                       # The number of ROB writes
system.cpu0.timesIdled                       23307516                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2019                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            84.861630                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               12221665                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            14401874                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1800303                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         17805439                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            667554                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         678904                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           11350                       # Number of indirect misses.
system.cpu1.branchPred.lookups               20821369                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        41789                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1050206                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1327283                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  16231840                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1749250                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3151341                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       10507359                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            67696374                       # Number of instructions committed
system.cpu1.commit.committedOps              68746795                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    301888183                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.227723                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.922056                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    272186522     90.16%     90.16% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     15048842      4.98%     95.15% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      5571046      1.85%     96.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      4318777      1.43%     98.42% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1143695      0.38%     98.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       502861      0.17%     98.97% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1053885      0.35%     99.32% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       313305      0.10%     99.42% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1749250      0.58%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    301888183                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1075292                       # Number of function calls committed.
system.cpu1.commit.int_insts                 65731252                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16754689                       # Number of loads committed
system.cpu1.commit.membars                    2100510                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2100510      3.06%      3.06% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        43613349     63.44%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       17804895     25.90%     92.40% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       5227897      7.60%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         68746795                       # Class of committed instruction
system.cpu1.commit.refs                      23032804                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   67696374                       # Number of Instructions Simulated
system.cpu1.committedOps                     68746795                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.566435                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.566435                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            242773557                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               501552                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            11538066                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              83754519                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                16788003                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 40845371                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1328495                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1244575                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2365505                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   20821369                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 14598863                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    285481073                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               332238                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           29                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      87953546                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3603030                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.067354                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          16818312                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          12889219                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.284519                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         304100931                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.292683                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.715438                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               247167870     81.28%     81.28% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                36057865     11.86%     93.14% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                11951885      3.93%     97.07% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 7285285      2.40%     99.46% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1171517      0.39%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  298445      0.10%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  167484      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                       7      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     573      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           304100931                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        5030183                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1390137                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                17705719                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.246201                       # Inst execution rate
system.cpu1.iew.exec_refs                    25949750                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   6683496                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              202637468                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             19661787                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1051091                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1384850                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7018216                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           79224623                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             19266254                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1307699                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             76108479                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                988468                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              6583843                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1328495                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              8771767                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        66391                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          649029                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        28185                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         1657                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         9588                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      2907098                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       740101                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          1657                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       398702                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        991435                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 42732339                       # num instructions consuming a value
system.cpu1.iew.wb_count                     75031777                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.832421                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 35571305                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.242718                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      75072526                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                96751172                       # number of integer regfile reads
system.cpu1.int_regfile_writes               50245859                       # number of integer regfile writes
system.cpu1.ipc                              0.218989                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.218989                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2100712      2.71%      2.71% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             48965567     63.25%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  51      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   90      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            20648478     26.67%     92.64% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            5701268      7.36%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              77416178                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1355442                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.017509                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 210208     15.51%     15.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     15.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     15.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     15.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     15.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     15.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     15.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     15.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     15.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     15.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     15.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     15.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     15.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     15.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     15.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     15.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     15.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     15.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     15.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     15.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     15.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     15.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     15.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     15.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     15.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     15.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     15.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     15.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     15.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     15.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     15.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     15.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     15.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     15.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     15.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     15.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     15.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     15.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     15.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     15.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     15.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     15.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     15.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                940780     69.41%     84.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               204450     15.08%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              76670892                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         460388716                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     75031765                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         89703639                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  76072918                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 77416178                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3151705                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       10477827                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           100015                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           364                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      4461670                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    304100931                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.254574                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.714579                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          255544895     84.03%     84.03% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           31320947     10.30%     94.33% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           10579011      3.48%     97.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            3650068      1.20%     99.01% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1987195      0.65%     99.66% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             402943      0.13%     99.80% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             384485      0.13%     99.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             134496      0.04%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              96891      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      304100931                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.250432                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          7234578                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          885996                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            19661787                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7018216                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    202                       # number of misc regfile reads
system.cpu1.numCycles                       309131114                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1835938986                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              220583613                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             45699416                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               7145675                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                18957082                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               4854362                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                60989                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            104996427                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              82204794                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           54997109                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 40618149                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              10624652                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1328495                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             22579857                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 9297693                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       104996415                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         33735                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               863                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 13804940                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           863                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   379392073                       # The number of ROB reads
system.cpu1.rob.rob_writes                  160726353                       # The number of ROB writes
system.cpu1.timesIdled                          70375                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            80.492128                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               11706429                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            14543570                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1975302                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         17842855                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            616684                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         709618                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses           92934                       # Number of indirect misses.
system.cpu2.branchPred.lookups               20720004                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted        31364                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                       1050211                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1370347                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  15111052                       # Number of branches committed
system.cpu2.commit.bw_lim_events              1731142                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        3151370                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       13111272                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            64229781                       # Number of instructions committed
system.cpu2.commit.committedOps              65280194                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    286083035                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.228186                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.926872                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    258009192     90.19%     90.19% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     14153480      4.95%     95.13% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      5323601      1.86%     97.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      4140093      1.45%     98.44% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       991319      0.35%     98.79% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       479440      0.17%     98.96% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       935755      0.33%     99.28% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       319013      0.11%     99.39% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      1731142      0.61%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    286083035                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls             1014711                       # Number of function calls committed.
system.cpu2.commit.int_insts                 62378645                       # Number of committed integer instructions.
system.cpu2.commit.loads                     15867908                       # Number of loads committed
system.cpu2.commit.membars                    2100490                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      2100490      3.22%      3.22% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        41225010     63.15%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             44      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              88      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       16918119     25.92%     92.28% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       5036431      7.72%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         65280194                       # Class of committed instruction
system.cpu2.commit.refs                      21954562                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   64229781                       # Number of Instructions Simulated
system.cpu2.committedOps                     65280194                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              4.557807                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        4.557807                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            226834806                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               628979                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            10905028                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              83475180                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                16959420                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 41165578                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1371513                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts              1293286                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              2314946                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   20720004                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 14666097                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    269641649                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               337663                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                      90402363                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                3952936                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.070778                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          17028145                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          12323113                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.308807                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         288646263                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.318362                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.760719                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               230661478     79.91%     79.91% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                36650548     12.70%     92.61% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                12379500      4.29%     96.90% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 6843133      2.37%     99.27% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 1189064      0.41%     99.68% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  336988      0.12%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  585303      0.20%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                      15      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     234      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           288646263                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                        4100660                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1428356                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                16818485                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.248020                       # Inst execution rate
system.cpu2.iew.exec_refs                    24596584                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   6447214                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              189822311                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             19581002                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           1245177                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1449776                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             7131452                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           78364475                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             18149370                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1256681                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             72607205                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                965113                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              6456982                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1371513                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              8472218                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        65187                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          568396                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses        23972                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         1719                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads        11022                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      3713094                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      1044798                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          1719                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       460497                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        967859                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 40801470                       # num instructions consuming a value
system.cpu2.iew.wb_count                     71645426                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.835381                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 34084767                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.244735                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      71683669                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                92642046                       # number of integer regfile reads
system.cpu2.int_regfile_writes               47953867                       # number of integer regfile writes
system.cpu2.ipc                              0.219404                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.219404                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          2100711      2.84%      2.84% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             46792703     63.35%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  46      0.00%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   90      0.00%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            19499940     26.40%     92.59% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            5470384      7.41%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              73863886                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                    1322987                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.017911                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 203989     15.42%     15.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     15.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     15.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     15.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     15.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     15.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     15.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     15.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     15.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     15.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     15.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     15.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     15.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     15.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     15.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     15.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     15.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     15.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     15.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     15.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     15.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     15.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     15.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     15.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     15.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     15.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     15.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     15.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     15.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     15.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     15.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     15.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     15.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     15.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     15.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     15.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     15.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     15.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     15.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     15.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     15.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     15.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     15.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                922791     69.75%     85.17% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite               196203     14.83%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              73086146                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         437785664                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     71645414                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         91449899                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  74629235                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 73863886                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            3735240                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       13084280                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            88670                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved        583870                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      6876102                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    288646263                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.255898                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.717129                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          242368073     83.97%     83.97% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           29859008     10.34%     94.31% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           10078312      3.49%     97.80% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            3388651      1.17%     98.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1972774      0.68%     99.66% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             392228      0.14%     99.80% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             368955      0.13%     99.92% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             129761      0.04%     99.97% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              88501      0.03%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      288646263                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.252313                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          8258791                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         1108991                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            19581002                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            7131452                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    221                       # number of misc regfile reads
system.cpu2.numCycles                       292746923                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  1852323262                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              206482408                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             43519553                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               6041236                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                19119130                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               4372805                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                56430                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            104171435                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              81633654                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           54715432                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 40797221                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents              10386185                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1371513                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             20841507                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                11195879                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups       104171423                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         34484                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               924                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 12776380                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           922                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   362742176                       # The number of ROB reads
system.cpu2.rob.rob_writes                  159350612                       # The number of ROB writes
system.cpu2.timesIdled                          68431                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            82.618556                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                9977696                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            12076822                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          1326276                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         14680375                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            513210                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         523194                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            9984                       # Number of indirect misses.
system.cpu3.branchPred.lookups               16913486                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted        18923                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                       1050215                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           939408                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  13577888                       # Number of branches committed
system.cpu3.commit.bw_lim_events              1658624                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        3151384                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        7671965                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            58588879                       # Number of instructions committed
system.cpu3.commit.committedOps              59639305                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    251260755                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.237360                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.958506                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    226177441     90.02%     90.02% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     12606120      5.02%     95.03% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      4630873      1.84%     96.88% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      3601004      1.43%     98.31% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       830813      0.33%     98.64% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       435450      0.17%     98.81% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6      1044077      0.42%     99.23% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       276353      0.11%     99.34% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1658624      0.66%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    251260755                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              866720                       # Number of function calls committed.
system.cpu3.commit.int_insts                 56887005                       # Number of committed integer instructions.
system.cpu3.commit.loads                     14738865                       # Number of loads committed
system.cpu3.commit.membars                    2100506                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      2100506      3.52%      3.52% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        37279343     62.51%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             44      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              88      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       15789080     26.47%     92.50% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       4470232      7.50%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         59639305                       # Class of committed instruction
system.cpu3.commit.refs                      20259324                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   58588879                       # Number of Instructions Simulated
system.cpu3.committedOps                     59639305                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              4.368220                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        4.368220                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            203684778                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               406448                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             9444313                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              70441116                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                13255707                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 32663344                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                940358                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts              1023901                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              2317081                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   16913486                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 12270367                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    237726823                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               232759                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                      73418634                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                2654452                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.066087                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          13807218                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          10490906                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.286871                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         252861268                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.294512                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.714330                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               204954533     81.05%     81.05% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                30527201     12.07%     93.13% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                10016799      3.96%     97.09% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 6063010      2.40%     99.49% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  929029      0.37%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  219746      0.09%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  150748      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       9      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     193      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           252861268                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                        3067837                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              985549                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                14681679                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.254156                       # Inst execution rate
system.cpu3.iew.exec_refs                    22373207                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   5749713                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              165256749                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             16838607                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1051193                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           980647                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             5975484                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           67288560                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             16623494                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           959676                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             65045902                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                893660                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              6330603                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                940358                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              8486215                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        61026                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          480955                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses        20888                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation         1137                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads        10030                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      2099742                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       455025                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents          1137                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       252297                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        733252                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 37441692                       # num instructions consuming a value
system.cpu3.iew.wb_count                     64265978                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.839030                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 31414690                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.251109                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      64299450                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                82589622                       # number of integer regfile reads
system.cpu3.int_regfile_writes               43314678                       # number of integer regfile writes
system.cpu3.ipc                              0.228926                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.228926                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          2100728      3.18%      3.18% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             41250269     62.50%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  46      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   90      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            17904525     27.13%     92.80% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            4749908      7.20%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              66005578                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                    1308131                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.019818                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 200880     15.36%     15.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     15.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     15.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     15.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     15.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     15.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     15.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     15.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     15.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     15.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     15.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     15.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     15.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     15.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     15.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     15.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     15.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     15.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     15.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     15.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     15.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     15.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     15.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     15.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     15.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     15.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     15.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     15.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     15.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     15.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     15.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     15.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     15.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     15.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     15.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     15.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     15.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     15.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     15.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     15.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     15.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     15.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     15.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                912315     69.74%     85.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite               194932     14.90%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              65212965                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         386262437                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     64265966                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         74938616                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  64136747                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 66005578                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            3151813                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        7649254                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            81910                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           429                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      3176824                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    252861268                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.261035                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.727901                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          211501240     83.64%     83.64% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           27088265     10.71%     94.36% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            8483891      3.36%     97.71% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2982386      1.18%     98.89% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1873705      0.74%     99.63% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             369202      0.15%     99.78% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             356232      0.14%     99.92% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             126625      0.05%     99.97% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              79722      0.03%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      252861268                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.257906                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          6867681                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          782850                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            16838607                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            5975484                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    222                       # number of misc regfile reads
system.cpu3.numCycles                       255929105                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  1889141009                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              182784015                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             39910089                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               7036886                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                15067574                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               3771183                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                55267                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             88400187                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              69357565                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           46703109                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 32731656                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents              10291097                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                940358                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             21301363                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 6793020                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        88400175                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         36302                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               956                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 14119846                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           950                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   316912218                       # The number of ROB reads
system.cpu3.rob.rob_writes                  136226485                       # The number of ROB writes
system.cpu3.timesIdled                          49089                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued         11263465                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit             10447272                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            25799419                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull            3258358                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               2156564                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     13813600                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      27466774                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1035606                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       297507                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     54918984                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      5474658                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    110590114                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        5772165                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1072542958500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           10852522                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3754225                       # Transaction distribution
system.membus.trans_dist::CleanEvict          9898832                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              916                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            643                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2951958                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2951920                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      10852522                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          7646                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     41271184                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               41271184                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1123754688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1123754688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1413                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          13813685                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                13813685    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            13813685                       # Request fanout histogram
system.membus.respLayer1.occupancy        71079212122                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         46006364782                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                259                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          130                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    7122017023.076923                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   45219742069.941597                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          126     96.92%     96.92% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.77%     97.69% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.77%     98.46% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.77%     99.23% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::4.5e+11-5e+11            1      0.77%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        30500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 453004539500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            130                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   146680745500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 925862213000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1072542958500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     14578827                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        14578827                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     14578827                       # number of overall hits
system.cpu2.icache.overall_hits::total       14578827                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        87270                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         87270                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        87270                       # number of overall misses
system.cpu2.icache.overall_misses::total        87270                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   3591504000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   3591504000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   3591504000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   3591504000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     14666097                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     14666097                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     14666097                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     14666097                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.005950                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.005950                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.005950                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.005950                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 41153.936061                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 41153.936061                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 41153.936061                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 41153.936061                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          167                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    55.666667                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        76324                       # number of writebacks
system.cpu2.icache.writebacks::total            76324                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst        10914                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total        10914                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst        10914                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total        10914                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        76356                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        76356                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        76356                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        76356                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   3145207500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   3145207500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   3145207500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   3145207500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.005206                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.005206                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.005206                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.005206                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 41191.360207                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 41191.360207                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 41191.360207                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 41191.360207                       # average overall mshr miss latency
system.cpu2.icache.replacements                 76324                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     14578827                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       14578827                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        87270                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        87270                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   3591504000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   3591504000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     14666097                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     14666097                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.005950                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.005950                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 41153.936061                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 41153.936061                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst        10914                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total        10914                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        76356                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        76356                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   3145207500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   3145207500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.005206                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.005206                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 41191.360207                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 41191.360207                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1072542958500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.990771                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           14340599                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            76324                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           187.891083                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        307363000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.990771                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999712                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999712                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         29408550                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        29408550                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1072542958500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     18004713                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        18004713                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     18004713                       # number of overall hits
system.cpu2.dcache.overall_hits::total       18004713                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      4332691                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       4332691                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      4332691                       # number of overall misses
system.cpu2.dcache.overall_misses::total      4332691                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 438205272925                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 438205272925                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 438205272925                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 438205272925                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     22337404                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     22337404                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     22337404                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     22337404                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.193966                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.193966                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.193966                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.193966                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 101139.285706                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 101139.285706                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 101139.285706                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 101139.285706                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      5899109                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       579498                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            69760                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           4229                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    84.562916                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   137.029558                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1379159                       # number of writebacks
system.cpu2.dcache.writebacks::total          1379159                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      3367153                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      3367153                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      3367153                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      3367153                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       965538                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       965538                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       965538                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       965538                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  98277312792                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  98277312792                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  98277312792                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  98277312792                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.043225                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.043225                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.043225                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.043225                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 101785.028442                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 101785.028442                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 101785.028442                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 101785.028442                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1379159                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     14971143                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       14971143                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      2330266                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2330266                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 225302945500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 225302945500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     17301409                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     17301409                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.134686                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.134686                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 96685.505217                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 96685.505217                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      1790065                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1790065                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       540201                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       540201                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  48556922000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  48556922000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.031223                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.031223                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 89886.768073                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 89886.768073                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      3033570                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       3033570                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      2002425                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      2002425                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 212902327425                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 212902327425                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      5035995                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      5035995                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.397623                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.397623                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 106322.247987                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 106322.247987                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data      1577088                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      1577088                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       425337                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       425337                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  49720390792                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  49720390792                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.084459                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.084459                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 116896.462786                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 116896.462786                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          355                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          355                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          233                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          233                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      7377500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      7377500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          588                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          588                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.396259                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.396259                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 31663.090129                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 31663.090129                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          108                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          108                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          125                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          125                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      4273000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      4273000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.212585                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.212585                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data        34184                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total        34184                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          222                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          222                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          184                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          184                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1146500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1146500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          406                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          406                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.453202                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.453202                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  6230.978261                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  6230.978261                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          174                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          174                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       998500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       998500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.428571                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.428571                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  5738.505747                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  5738.505747                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       374500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       374500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       348500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       348500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       634816                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         634816                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       415395                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       415395                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  48286374500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  48286374500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data      1050211                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total      1050211                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.395535                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.395535                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 116242.069596                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 116242.069596                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       415395                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       415395                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  47870979500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  47870979500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.395535                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.395535                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 115242.069596                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 115242.069596                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1072542958500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           30.599203                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           20020202                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1380816                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            14.498820                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        307374500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    30.599203                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.956225                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.956225                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         48158066                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        48158066                       # Number of data accesses
system.cpu3.numPwrStateTransitions                261                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          131                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    7208133843.511451                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   45051496758.825775                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          127     96.95%     96.95% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.76%     97.71% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.76%     98.47% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.76%     99.24% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::4.5e+11-5e+11            1      0.76%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        11500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 453004587000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            131                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   128277425000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 944265533500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1072542958500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     12213971                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12213971                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     12213971                       # number of overall hits
system.cpu3.icache.overall_hits::total       12213971                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        56396                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         56396                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        56396                       # number of overall misses
system.cpu3.icache.overall_misses::total        56396                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   2517083000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   2517083000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   2517083000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   2517083000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     12270367                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12270367                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     12270367                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12270367                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.004596                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.004596                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.004596                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.004596                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 44632.296617                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 44632.296617                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 44632.296617                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 44632.296617                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          357                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs           51                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        51882                       # number of writebacks
system.cpu3.icache.writebacks::total            51882                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         4482                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         4482                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         4482                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         4482                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        51914                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        51914                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        51914                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        51914                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   2285586500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   2285586500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   2285586500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   2285586500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.004231                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.004231                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.004231                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.004231                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 44026.399430                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 44026.399430                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 44026.399430                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 44026.399430                       # average overall mshr miss latency
system.cpu3.icache.replacements                 51882                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     12213971                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12213971                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        56396                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        56396                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   2517083000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   2517083000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     12270367                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12270367                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.004596                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.004596                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 44632.296617                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 44632.296617                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         4482                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         4482                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        51914                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        51914                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   2285586500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   2285586500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.004231                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.004231                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 44026.399430                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 44026.399430                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1072542958500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.990621                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           11675163                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            51882                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           225.033017                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        312952000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.990621                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999707                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999707                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         24592648                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        24592648                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1072542958500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     16170476                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        16170476                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     16170476                       # number of overall hits
system.cpu3.dcache.overall_hits::total       16170476                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      4185925                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       4185925                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      4185925                       # number of overall misses
system.cpu3.dcache.overall_misses::total      4185925                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 421701822122                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 421701822122                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 421701822122                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 421701822122                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     20356401                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     20356401                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     20356401                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     20356401                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.205632                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.205632                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.205632                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.205632                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 100742.804069                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 100742.804069                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 100742.804069                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 100742.804069                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      5682382                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       619829                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            65506                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           4191                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    86.745977                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   147.895252                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1257151                       # number of writebacks
system.cpu3.dcache.writebacks::total          1257151                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      3286212                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      3286212                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      3286212                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      3286212                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       899713                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       899713                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       899713                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       899713                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  90433899184                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  90433899184                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  90433899184                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  90433899184                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.044198                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.044198                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.044198                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.044198                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 100514.163054                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 100514.163054                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 100514.163054                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 100514.163054                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1257151                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     13627921                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       13627921                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      2258677                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2258677                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 217648809500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 217648809500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     15886598                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     15886598                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.142175                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.142175                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 96361.192636                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 96361.192636                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      1745317                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1745317                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       513360                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       513360                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  45827002500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  45827002500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.032314                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.032314                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 89268.744156                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 89268.744156                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      2542555                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       2542555                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      1927248                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1927248                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 204053012622                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 204053012622                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      4469803                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      4469803                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.431171                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.431171                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 105877.921587                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 105877.921587                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data      1540895                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total      1540895                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       386353                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       386353                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  44606896684                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  44606896684                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.086436                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.086436                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 115456.322803                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 115456.322803                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          340                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          340                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          249                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          249                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      7957000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      7957000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          589                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          589                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.422750                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.422750                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 31955.823293                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 31955.823293                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          129                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          129                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          120                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          120                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      4301500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      4301500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.203735                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.203735                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 35845.833333                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 35845.833333                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          219                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          219                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          172                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          172                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data       873500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       873500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          391                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          391                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.439898                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.439898                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  5078.488372                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  5078.488372                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          164                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          164                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data       742500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       742500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.419437                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.419437                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  4527.439024                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  4527.439024                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       531000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       531000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       498000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       498000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       691145                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         691145                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       359070                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       359070                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  39602737500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  39602737500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data      1050215                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total      1050215                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.341901                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.341901                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 110292.526527                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 110292.526527                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       359070                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       359070                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  39243667500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  39243667500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.341901                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.341901                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 109292.526527                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 109292.526527                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1072542958500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           27.243625                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           18119927                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1258630                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            14.396548                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        312963500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    27.243625                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.851363                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.851363                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         44073847                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        44073847                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 24                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           12                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    453575333.333333                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   735575308.348795                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           12    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        51000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2145936000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             12                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1067100054500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   5442904000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1072542958500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    206140382                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       206140382                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    206140382                       # number of overall hits
system.cpu0.icache.overall_hits::total      206140382                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     30826667                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      30826667                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     30826667                       # number of overall misses
system.cpu0.icache.overall_misses::total     30826667                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 407304518493                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 407304518493                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 407304518493                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 407304518493                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    236967049                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    236967049                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    236967049                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    236967049                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.130088                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.130088                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.130088                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.130088                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13212.732940                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13212.732940                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13212.732940                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13212.732940                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         5776                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              191                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    30.240838                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     28721498                       # number of writebacks
system.cpu0.icache.writebacks::total         28721498                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      2105136                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      2105136                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      2105136                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      2105136                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     28721531                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     28721531                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     28721531                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     28721531                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 358805116493                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 358805116493                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 358805116493                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 358805116493                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.121205                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.121205                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.121205                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.121205                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12492.548412                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12492.548412                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12492.548412                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12492.548412                       # average overall mshr miss latency
system.cpu0.icache.replacements              28721498                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    206140382                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      206140382                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     30826667                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     30826667                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 407304518493                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 407304518493                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    236967049                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    236967049                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.130088                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.130088                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13212.732940                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13212.732940                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      2105136                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      2105136                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     28721531                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     28721531                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 358805116493                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 358805116493                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.121205                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.121205                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12492.548412                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12492.548412                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1072542958500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999957                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          234860409                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         28721498                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.177164                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999957                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        502655628                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       502655628                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1072542958500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    514151686                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       514151686                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    514151686                       # number of overall hits
system.cpu0.dcache.overall_hits::total      514151686                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     31130114                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      31130114                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     31130114                       # number of overall misses
system.cpu0.dcache.overall_misses::total     31130114                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 985274328387                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 985274328387                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 985274328387                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 985274328387                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    545281800                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    545281800                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    545281800                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    545281800                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.057090                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.057090                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.057090                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.057090                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 31650.199816                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 31650.199816                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 31650.199816                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 31650.199816                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     10278118                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       428725                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           171895                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           3188                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    59.793002                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   134.480866                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     22199331                       # number of writebacks
system.cpu0.dcache.writebacks::total         22199331                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      9395157                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      9395157                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      9395157                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      9395157                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     21734957                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     21734957                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     21734957                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     21734957                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 425105321425                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 425105321425                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 425105321425                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 425105321425                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.039860                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.039860                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.039860                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.039860                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 19558.599606                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19558.599606                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 19558.599606                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19558.599606                       # average overall mshr miss latency
system.cpu0.dcache.replacements              22199331                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    375171388                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      375171388                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     23857932                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     23857932                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 634858626000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 634858626000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    399029320                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    399029320                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.059790                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.059790                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 26609.960411                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 26609.960411                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      4626455                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      4626455                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     19231477                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     19231477                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 330847177500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 330847177500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.048196                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.048196                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 17203.420075                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17203.420075                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    138980298                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     138980298                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      7272182                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      7272182                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 350415702387                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 350415702387                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    146252480                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    146252480                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.049723                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.049723                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 48185.771806                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 48185.771806                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      4768702                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      4768702                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      2503480                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2503480                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  94258143925                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  94258143925                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.017118                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.017118                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 37650.847590                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 37650.847590                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3146                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3146                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          996                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          996                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      7664500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      7664500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         4142                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         4142                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.240464                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.240464                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  7695.281124                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  7695.281124                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          954                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          954                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           42                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           42                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1094000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1094000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.010140                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.010140                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 26047.619048                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 26047.619048                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3739                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3739                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          301                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          301                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      3113500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      3113500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         4040                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         4040                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.074505                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.074505                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 10343.853821                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 10343.853821                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          295                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          295                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      2822500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      2822500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.073020                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.073020                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  9567.796610                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  9567.796610                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        23000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        23000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        19000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        19000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       584692                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         584692                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       465755                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       465755                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  54255161500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  54255161500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1050447                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1050447                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.443387                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.443387                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 116488.629215                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 116488.629215                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       465755                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       465755                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  53789406500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  53789406500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.443387                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.443387                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 115488.629215                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 115488.629215                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1072542958500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.991584                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          536944258                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         22200491                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            24.186143                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.991584                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999737                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999737                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1114881381                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1114881381                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1072542958500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            28622863                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            20636174                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               50093                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              348986                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               55212                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              341816                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               36518                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              356561                       # number of demand (read+write) hits
system.l2.demand_hits::total                 50448223                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           28622863                       # number of overall hits
system.l2.overall_hits::.cpu0.data           20636174                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              50093                       # number of overall hits
system.l2.overall_hits::.cpu1.data             348986                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              55212                       # number of overall hits
system.l2.overall_hits::.cpu2.data             341816                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              36518                       # number of overall hits
system.l2.overall_hits::.cpu3.data             356561                       # number of overall hits
system.l2.overall_hits::total                50448223                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             98665                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1559681                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             26327                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1106864                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             21144                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           1034432                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst             15396                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            897396                       # number of demand (read+write) misses
system.l2.demand_misses::total                4759905                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            98665                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1559681                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            26327                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1106864                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            21144                       # number of overall misses
system.l2.overall_misses::.cpu2.data          1034432                       # number of overall misses
system.l2.overall_misses::.cpu3.inst            15396                       # number of overall misses
system.l2.overall_misses::.cpu3.data           897396                       # number of overall misses
system.l2.overall_misses::total               4759905                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   9442199111                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 185097989504                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   3014993716                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 147136777790                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst   2379077304                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 138623776066                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst   1768234854                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 122210612134                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     609673660479                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   9442199111                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 185097989504                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   3014993716                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 147136777790                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst   2379077304                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 138623776066                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst   1768234854                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 122210612134                       # number of overall miss cycles
system.l2.overall_miss_latency::total    609673660479                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        28721528                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        22195855                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           76420                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1455850                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           76356                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         1376248                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           51914                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         1253957                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             55208128                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       28721528                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       22195855                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          76420                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1455850                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          76356                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        1376248                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          51914                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        1253957                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            55208128                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.003435                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.070269                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.344504                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.760287                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.276913                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.751632                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.296567                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.715651                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.086217                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.003435                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.070269                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.344504                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.760287                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.276913                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.751632                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.296567                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.715651                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.086217                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 95699.580510                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 118676.825264                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 114520.975273                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 132931.216292                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 112517.844495                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 134009.558933                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 114850.276306                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 136183.593569                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 128085.258105                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 95699.580510                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 118676.825264                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 114520.975273                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 132931.216292                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 112517.844495                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 134009.558933                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 114850.276306                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 136183.593569                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 128085.258105                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            7234562                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    249642                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      28.979747                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   8008099                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3754225                       # number of writebacks
system.l2.writebacks::total                   3754225                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst           2287                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         184465                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           3249                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          55758                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           2914                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          54592                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           2174                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          54164                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              359603                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst          2287                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        184465                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          3249                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         55758                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          2914                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         54592                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          2174                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         54164                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             359603                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        96378                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1375216                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        23078                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1051106                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst        18230                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       979840                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst        13222                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       843232                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4400302                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        96378                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1375216                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        23078                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1051106                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst        18230                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       979840                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst        13222                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       843232                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      9570905                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         13971207                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   8297176665                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 157942560507                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   2529369772                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 131278130714                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst   1972375341                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 123702770076                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst   1466349371                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 108712680600                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 535901413046                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   8297176665                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 157942560507                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   2529369772                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 131278130714                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst   1972375341                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 123702770076                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst   1466349371                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 108712680600                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 1031487711979                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1567389125025                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.003356                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.061958                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.301989                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.721988                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.238750                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.711965                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.254690                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.672457                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.079704                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.003356                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.061958                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.301989                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.721988                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.238750                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.711965                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.254690                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.672457                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.253064                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 86089.944438                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 114849.274955                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 109600.908744                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 124895.234842                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 108193.929841                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 126247.928311                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 110902.236500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 128923.808157                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 121787.416647                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 86089.944438                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 114849.274955                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 109600.908744                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 124895.234842                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 108193.929841                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 126247.928311                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 110902.236500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 128923.808157                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 107773.268252                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 112187.094861                       # average overall mshr miss latency
system.l2.replacements                       19234257                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5742625                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5742625                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      5742625                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5742625                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     49033921                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         49033921                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     49033921                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     49033921                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      9570905                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        9570905                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 1031487711979                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 1031487711979                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 107773.268252                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 107773.268252                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              41                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              35                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              36                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  115                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            36                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            21                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            22                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            15                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 94                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       633500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        65500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data        58500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       757500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           39                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           62                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           57                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           51                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              209                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.923077                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.338710                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.385965                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.294118                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.449761                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 17597.222222                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  3119.047619                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data         3900                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  8058.510638                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu1.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data           36                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           20                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           22                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           15                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            93                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       725500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       429000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       450000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       304500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1909000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.923077                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.322581                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.385965                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.294118                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.444976                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20152.777778                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        21450                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20454.545455                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data        20300                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20526.881720                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             7                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            26                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            20                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            17                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 70                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           65                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               90                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        29500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        29500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           72                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           33                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           32                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           23                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            160                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.902778                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.212121                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.375000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.260870                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.562500                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  4214.285714                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total   327.777778                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           65                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            7                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           12                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           90                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      1298499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       142999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       242500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       123499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1807497                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.902778                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.212121                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.375000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.260870                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.562500                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19976.907692                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20428.428571                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20208.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20583.166667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20083.300000                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          1951240                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           106704                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data           113797                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data           136976                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2308717                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1013773                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         782457                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         722696                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         604108                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3123034                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 121217815018                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 101116891899                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  94324917368                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  80473101008                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  397132725293                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      2965013                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       889161                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       836493                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       741084                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           5431751                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.341912                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.879995                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.863959                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.815168                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.574959                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 119570.964129                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 129229.966502                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 130518.111859                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 133209.791971                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 127162.472548                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       100890                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        24356                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data        24151                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data        24146                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           173543                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       912883                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       758101                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       698545                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       579962                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2949491                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 103858811759                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  91052419127                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  84932656052                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  72281138193                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 352125025131                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.307885                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.852603                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.835088                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.782586                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.543009                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 113770.123618                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 120105.921410                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 121585.089081                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 124630.817524                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 119385.014272                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      28622863                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         50093                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         55212                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         36518                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           28764686                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        98665                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        26327                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        21144                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst        15396                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           161532                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   9442199111                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   3014993716                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst   2379077304                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst   1768234854                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  16604504985                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     28721528                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        76420                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        76356                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        51914                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       28926218                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.003435                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.344504                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.276913                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.296567                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.005584                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 95699.580510                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 114520.975273                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 112517.844495                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 114850.276306                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 102793.904520                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst         2287                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         3249                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         2914                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         2174                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         10624                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        96378                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        23078                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst        18230                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst        13222                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       150908                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   8297176665                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   2529369772                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst   1972375341                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst   1466349371                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  14265271149                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.003356                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.301989                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.238750                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.254690                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.005217                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 86089.944438                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 109600.908744                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 108193.929841                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 110902.236500                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 94529.588551                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     18684934                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       242282                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       228019                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       219585                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          19374820                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       545908                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       324407                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       311736                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       293288                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1475339                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  63880174486                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  46019885891                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  44298858698                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  41737511126                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 195936430201                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     19230842                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       566689                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       539755                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       512873                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      20850159                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.028387                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.572460                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.577551                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.571853                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.070759                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 117016.373612                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 141858.486072                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 142103.763114                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 142308.962951                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 132807.734494                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        83575                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        31402                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        30441                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        30018                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       175436                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       462333                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       293005                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       281295                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       263270                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1299903                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  54083748748                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  40225711587                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  38770114024                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  36431542407                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 169511116766                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.024041                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.517047                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.521153                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.513324                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.062345                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 116980.074423                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 137286.775267                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 137827.241949                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 138380.910879                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 130402.896805                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          861                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data          906                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data          873                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data          927                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              3567                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         2294                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data         2169                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data         2216                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data         2463                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            9142                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     31109500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data     30062269                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data     29264214                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data     32403706                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total    122839689                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         3155                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data         3075                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data         3089                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data         3390                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total         12709                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.727100                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.705366                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.717384                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.726549                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.719333                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 13561.246731                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 13859.967266                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data 13205.872744                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data 13156.194072                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 13436.850689                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          367                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data          344                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data          392                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data          394                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total         1497                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         1927                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data         1825                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data         1824                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data         2069                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         7645                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     40078566                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data     38000560                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data     37988815                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data     43060994                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total    159128935                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.610777                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.593496                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.590482                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.610324                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.601542                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20798.425532                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20822.224658                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 20827.201206                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 20812.466892                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20814.772400                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1072542958500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1072542958500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999875                       # Cycle average of tags in use
system.l2.tags.total_refs                   119032859                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  19239320                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.186958                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      25.855183                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        5.779463                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.902839                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.024711                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.585442                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.022697                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.517918                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.013513                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.420961                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    21.877148                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.403987                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.090304                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.139107                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000386                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.009148                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000355                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.008092                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000211                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.006578                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.341830                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            55                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024             9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           55                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.859375                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.140625                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 899221528                       # Number of tag accesses
system.l2.tags.data_accesses                899221528                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1072542958500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       6168256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      88150080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1477056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      67309632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst       1166720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      62746624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        846272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      54001216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    601618432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          883484288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      6168256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1477056                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst      1166720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       846272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       9658304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    240270400                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       240270400                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          96379                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1377345                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          23079                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1051713                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst          18230                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         980416                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst          13223                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         843769                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      9400288                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            13804442                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3754225                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3754225                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          5751057                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         82187925                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          1377153                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         62757050                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst          1087807                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         58502667                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           789033                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         50348767                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    560927119                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             823728580                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      5751057                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      1377153                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst      1087807                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       789033                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          9005051                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      224019372                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            224019372                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      224019372                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         5751057                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        82187925                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         1377153                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        62757050                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst         1087807                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        58502667                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          789033                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        50348767                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    560927119                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1047747952                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3734275.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     96379.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1349340.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     23079.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1047769.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples     18230.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    975689.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples     13223.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    838756.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   9396496.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002841441250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       230491                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       230491                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            19663662                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3526399                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    13804442                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3754225                       # Number of write requests accepted
system.mem_ctrls.readBursts                  13804442                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3754225                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  45481                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 19950                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            813827                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            820223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            877636                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1034680                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            876861                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            853886                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            861660                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            838952                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            834846                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            821352                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           974290                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           814544                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           849756                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           824592                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           822790                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           839066                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            232310                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            233468                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            234536                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            233123                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            233838                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            230457                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            231695                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            233303                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            234685                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            231323                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           233782                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           239819                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           230064                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           234643                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           234155                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           233051                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.74                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.54                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 825840226663                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                68794805000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1083820745413                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     60021.99                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                78771.99                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        32                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 10102992                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1626750                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.43                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                43.56                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              13804442                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3754225                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  921079                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1115253                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1169099                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1087578                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  867899                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  688680                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  532594                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  448850                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  398256                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  417200                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 819422                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                2409820                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                1349479                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 433400                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 365221                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 303011                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 229806                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 133941                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  44464                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                  23909                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  13811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  14866                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  31393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  65660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 109694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 149492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 178771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 197968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 210386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 218079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 225129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 232652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 231867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 232170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 229338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 219233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 214351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 211499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  38827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  23190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  15142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  10751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   8173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   6736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   8894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  11727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  14570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  18820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  25130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  32233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  39163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  43916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  46679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  48170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  49007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  49547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  49654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  50043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  51329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  57968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  32842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   8736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   3351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     76                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5763464                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    194.251935                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   125.471586                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   238.977136                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2659122     46.14%     46.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1972870     34.23%     80.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       290384      5.04%     85.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       189527      3.29%     88.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       192899      3.35%     92.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        99176      1.72%     93.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        68650      1.19%     94.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        40072      0.70%     95.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       250764      4.35%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5763464                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       230491                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      59.694088                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     43.603987                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    306.178237                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       230486    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-32767            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-139263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        230491                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       230491                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.201292                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.183696                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.817269                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           213257     92.52%     92.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1316      0.57%     93.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             9589      4.16%     97.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3271      1.42%     98.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1402      0.61%     99.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              752      0.33%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              352      0.15%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              226      0.10%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              148      0.06%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               79      0.03%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               46      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               19      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28               12      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                7      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                8      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::37                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        230491                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              880573504                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2910784                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               238992128                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               883484288                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            240270400                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       821.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       222.83                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    823.73                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    224.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.16                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.41                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.74                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1072542930500                       # Total gap between requests
system.mem_ctrls.avgGap                      61083.39                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      6168256                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     86357760                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1477056                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     67057216                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst      1166720                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     62444096                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       846272                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     53680384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    601375744                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    238992128                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 5751057.289702024311                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 80516830.878993645310                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 1377153.230361728230                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 62521706.444078065455                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 1087807.244226106210                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 58220601.333610832691                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 789033.197498727590                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 50049635.377844870090                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 560700845.811389565468                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 222827557.727143496275                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        96379                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1377345                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        23079                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1051713                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst        18230                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       980416                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst        13223                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       843769                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      9400288                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3754225                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   4289180426                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 100618965301                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst   1551109579                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  87172856747                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst   1199692471                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  82595973905                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    906105606                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  73345058196                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 732141803182                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 26280161529002                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     44503.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     73052.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     67208.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     82886.54                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     65808.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     84245.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     68524.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     86925.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     77885.04                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7000156.23                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    67.05                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          20469616020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          10879847550                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         48418025040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9769344840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     84665430720.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     162041494110                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     275400501120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       611644259400                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        570.274836                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 714158752803                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  35814480000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 322569725697                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          20681566920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          10992498330                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         49820956500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9723450600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     84665430720.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     265045486170                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     188660297280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       629589686520                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        587.006498                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 487548045679                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  35814480000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 549180432821                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                247                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          124                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    7400614423.387096                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   46285192779.416794                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          120     96.77%     96.77% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.81%     97.58% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.81%     98.39% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.81%     99.19% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4.5e+11-5e+11            1      0.81%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        11500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 453004576000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            124                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   154866770000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 917676188500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1072542958500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     14512354                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14512354                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     14512354                       # number of overall hits
system.cpu1.icache.overall_hits::total       14512354                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        86509                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         86509                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        86509                       # number of overall misses
system.cpu1.icache.overall_misses::total        86509                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   4209767499                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   4209767499                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   4209767499                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   4209767499                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     14598863                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14598863                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     14598863                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14598863                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.005926                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.005926                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.005926                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.005926                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 48662.769180                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 48662.769180                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 48662.769180                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 48662.769180                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          528                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               10                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    52.800000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        76388                       # number of writebacks
system.cpu1.icache.writebacks::total            76388                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst        10089                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total        10089                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst        10089                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total        10089                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        76420                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        76420                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        76420                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        76420                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   3732331999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   3732331999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   3732331999                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   3732331999                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.005235                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.005235                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.005235                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.005235                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 48839.727807                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 48839.727807                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 48839.727807                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 48839.727807                       # average overall mshr miss latency
system.cpu1.icache.replacements                 76388                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     14512354                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14512354                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        86509                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        86509                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   4209767499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   4209767499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     14598863                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14598863                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.005926                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.005926                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 48662.769180                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 48662.769180                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst        10089                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total        10089                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        76420                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        76420                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   3732331999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   3732331999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.005235                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.005235                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 48839.727807                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 48839.727807                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1072542958500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.990898                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           14386406                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            76388                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           188.333325                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        301289000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.990898                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999716                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999716                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         29274146                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        29274146                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1072542958500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     19062663                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        19062663                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     19062663                       # number of overall hits
system.cpu1.dcache.overall_hits::total       19062663                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      4493188                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       4493188                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      4493188                       # number of overall misses
system.cpu1.dcache.overall_misses::total      4493188                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 455120464723                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 455120464723                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 455120464723                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 455120464723                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     23555851                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     23555851                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     23555851                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     23555851                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.190746                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.190746                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.190746                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.190746                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 101291.213438                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 101291.213438                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 101291.213438                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 101291.213438                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      6098869                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       527181                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            71686                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           4111                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    85.077547                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   128.236682                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1458746                       # number of writebacks
system.cpu1.dcache.writebacks::total          1458746                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      3479021                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      3479021                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      3479021                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      3479021                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1014167                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1014167                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1014167                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1014167                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 103130660534                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 103130660534                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 103130660534                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 103130660534                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.043054                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.043054                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.043054                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.043054                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 101690.018048                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 101690.018048                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 101690.018048                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 101690.018048                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1458746                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     15899007                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       15899007                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2429358                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2429358                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 233578714000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 233578714000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     18328365                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18328365                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.132546                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.132546                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 96148.329723                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 96148.329723                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1862249                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1862249                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       567109                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       567109                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  50507942500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  50507942500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.030942                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.030942                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 89062.142375                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 89062.142375                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      3163656                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3163656                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2063830                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2063830                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 221541750723                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 221541750723                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      5227486                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      5227486                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.394804                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.394804                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 107344.960933                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 107344.960933                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1616772                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1616772                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       447058                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       447058                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  52622718034                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  52622718034                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.085521                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.085521                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 117708.928224                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 117708.928224                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          317                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          317                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          233                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          233                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      7207000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      7207000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          550                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          550                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.423636                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.423636                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 30931.330472                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 30931.330472                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          119                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          119                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          114                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          114                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      4446500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      4446500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.207273                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.207273                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 39004.385965                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 39004.385965                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          202                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          202                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          172                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          172                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1043000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1043000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          374                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          374                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.459893                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.459893                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6063.953488                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6063.953488                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          172                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          172                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       900000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       900000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.459893                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.459893                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5232.558140                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5232.558140                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       461000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       461000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       432000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       432000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       603799                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         603799                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       446407                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       446407                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  52203132000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  52203132000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1050206                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1050206                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.425066                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.425066                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 116940.666253                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 116940.666253                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       446407                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       446407                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  51756725000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  51756725000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.425066                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.425066                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 115940.666253                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 115940.666253                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1072542958500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.294055                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           21126474                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1460462                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.465610                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        301300500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.294055                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.884189                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.884189                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         50674451                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        50674451                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1072542958500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          49778736                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            2                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      9496850                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     49477853                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        15480032                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         15669511                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1031                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           713                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1744                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           92                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           92                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          5435196                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         5435196                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      28926221                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     20852518                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq        12709                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp        12709                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     86164556                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     66599504                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       229228                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      4378647                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       229036                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      4139831                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       155710                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      3773652                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             165670164                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3676353600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2841291968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      9779712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    186534080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      9771520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    176346048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      6642944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    160710912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             7067430784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        34911043                       # Total snoops (count)
system.tol2bus.snoopTraffic                 240648000                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         90204934                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.086798                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.360628                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               83767263     92.86%     92.86% # Request fanout histogram
system.tol2bus.snoop_fanout::1                5758816      6.38%     99.25% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 151431      0.17%     99.42% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 341828      0.38%     99.79% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 185545      0.21%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                     51      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           90204934                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       110583156570                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.3                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        2072419077                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         116050750                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1888466860                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          79031000                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       33304452530                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       43120524271                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2192282791                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         116273934                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             1502                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1110658816000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1210368                       # Simulator instruction rate (inst/s)
host_mem_usage                                 746932                       # Number of bytes of host memory used
host_op_rate                                  1213772                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1275.27                       # Real time elapsed on the host
host_tick_rate                               29888382                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1543549474                       # Number of instructions simulated
sim_ops                                    1547890662                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.038116                       # Number of seconds simulated
sim_ticks                                 38115857500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            98.932684                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               13185576                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            13327826                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          1722492                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         16602596                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             21457                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          37642                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           16185                       # Number of indirect misses.
system.cpu0.branchPred.lookups               16714373                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         7481                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          2145                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          1700917                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   7213042                       # Number of branches committed
system.cpu0.commit.bw_lim_events               310032                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls          63985                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       20259066                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            26520796                       # Number of instructions committed
system.cpu0.commit.committedOps              26549741                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples     64878664                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.409221                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.001619                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     49537622     76.35%     76.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     10000463     15.41%     91.77% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      3041505      4.69%     96.46% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       741798      1.14%     97.60% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       647887      1.00%     98.60% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       438909      0.68%     99.27% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       148611      0.23%     99.50% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7        11837      0.02%     99.52% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       310032      0.48%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     64878664                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      2131                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               43947                       # Number of function calls committed.
system.cpu0.commit.int_insts                 26488380                       # Number of committed integer instructions.
system.cpu0.commit.loads                      5556256                       # Number of loads committed
system.cpu0.commit.membars                      43558                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass        43981      0.17%      0.17% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        18155379     68.38%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           5015      0.02%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1300      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           282      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           847      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           141      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          223      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        5558001     20.93%     89.51% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       2783934     10.49%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          400      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          222      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         26549741                       # Class of committed instruction
system.cpu0.commit.refs                       8342557                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   26520796                       # Number of Instructions Simulated
system.cpu0.committedOps                     26549741                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.794257                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.794257                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             20908045                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                22367                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            11876116                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              52377596                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                 7047716                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 38215211                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               1702813                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                42395                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles               558629                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   16714373                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  4132297                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                     60847622                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                43287                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          346                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      58136106                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  33                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          274                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                3448780                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.225547                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles           5859749                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          13207033                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.784500                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples          68432414                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.853847                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.790043                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                23065979     33.71%     33.71% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                34971331     51.10%     84.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                 8348867     12.20%     97.01% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 1820159      2.66%     99.67% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                   57343      0.08%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   13746      0.02%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  113590      0.17%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                    9593      0.01%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   31806      0.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            68432414                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     1937                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1361                       # number of floating regfile writes
system.cpu0.idleCycles                        5673513                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             1922630                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                11112466                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.557919                       # Inst execution rate
system.cpu0.iew.exec_refs                    13681396                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   4285800                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               11974233                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts              9515676                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             42397                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1121676                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             5311600                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           46781028                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts              9395596                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          1296891                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             41345100                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                 42221                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              2372368                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               1702813                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              2472334                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        33716                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads            6920                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          155                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          257                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           13                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      3959420                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      2525299                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           257                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       872437                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       1050193                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 21135692                       # num instructions consuming a value
system.cpu0.iew.wb_count                     39364634                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.752177                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 15897775                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.531194                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      40146121                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                60627209                       # number of integer regfile reads
system.cpu0.int_regfile_writes               24747917                       # number of integer regfile writes
system.cpu0.ipc                              0.357877                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.357877                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass            45692      0.11%      0.11% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             28519056     66.88%     66.99% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                5778      0.01%     67.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1379      0.00%     67.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 17      0.00%     67.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                282      0.00%     67.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                854      0.00%     67.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     67.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              8      0.00%     67.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                141      0.00%     67.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               223      0.00%     67.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     67.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     67.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     67.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     67.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     67.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     67.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     67.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     67.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     67.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     67.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     67.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     67.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     67.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     67.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     67.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     67.01% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead             9528740     22.35%     89.35% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            4539077     10.64%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            446      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           298      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              42641991                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   2295                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               4570                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         2227                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              2439                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     193048                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.004527                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 143666     74.42%     74.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                   184      0.10%     74.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     12      0.01%     74.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     74.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     74.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     74.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     74.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     74.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     74.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  16      0.01%     74.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     74.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     74.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     74.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     74.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     74.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     74.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     74.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     74.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     74.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     74.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     74.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     74.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     74.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     74.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     74.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     74.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     74.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     74.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     74.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     74.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     74.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     74.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     74.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     74.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     74.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     74.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     74.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     74.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     74.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     74.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     74.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     74.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     74.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     74.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     74.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 19127      9.91%     84.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                30033     15.56%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                8      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              42787052                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         154018127                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     39362407                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         67010123                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  46665928                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 42641991                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             115100                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       20231289                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           113253                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved         51115                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     10112287                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples     68432414                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.623126                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.921291                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           39116787     57.16%     57.16% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           20694941     30.24%     87.40% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            5903813      8.63%     96.03% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            1377269      2.01%     98.04% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4             960603      1.40%     99.45% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             166456      0.24%     99.69% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             163576      0.24%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              40283      0.06%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8               8686      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       68432414                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.575419                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads            44403                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores            1952                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads             9515676                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            5311600                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   3919                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  1509                       # number of misc regfile writes
system.cpu0.numCycles                        74105927                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     2125788                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               15005312                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             16547717                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                316957                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                 8770301                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               1141135                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                10104                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups             74922976                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              50027575                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           30190774                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 36708784                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                914356                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               1702813                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles              2658498                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                13643061                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             1992                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        74920984                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles       3586706                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             40663                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  1362168                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         40684                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   111357809                       # The number of ROB reads
system.cpu0.rob.rob_writes                   97171964                       # The number of ROB writes
system.cpu0.timesIdled                          74419                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1673                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.732397                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               13183813                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            13219188                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1667635                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         16230203                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits              9741                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          14104                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            4363                       # Number of indirect misses.
system.cpu1.branchPred.lookups               16289928                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1094                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          1870                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1638258                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   7060512                       # Number of branches committed
system.cpu1.commit.bw_lim_events               304757                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls          75253                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       19652625                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            25530834                       # Number of instructions committed
system.cpu1.commit.committedOps              25566691                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples     61957622                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.412648                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.003229                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     47130968     76.07%     76.07% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      9690119     15.64%     91.71% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2918775      4.71%     96.42% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       776368      1.25%     97.67% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       569404      0.92%     98.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       419733      0.68%     99.27% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       136905      0.22%     99.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        10593      0.02%     99.51% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       304757      0.49%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     61957622                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               11417                       # Number of function calls committed.
system.cpu1.commit.int_insts                 25502497                       # Number of committed integer instructions.
system.cpu1.commit.loads                      5443069                       # Number of loads committed
system.cpu1.commit.membars                      53826                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass        53826      0.21%      0.21% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        17684328     69.17%     69.38% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            140      0.00%     69.38% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             280      0.00%     69.38% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     69.38% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     69.38% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     69.38% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     69.38% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     69.38% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     69.38% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     69.38% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     69.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     69.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     69.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     69.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     69.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     69.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     69.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     69.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     69.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     69.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     69.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     69.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     69.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     69.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     69.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     69.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     69.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     69.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     69.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     69.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     69.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     69.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     69.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     69.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     69.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     69.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     69.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     69.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     69.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     69.38% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        5444939     21.30%     90.68% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       2383178      9.32%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         25566691                       # Class of committed instruction
system.cpu1.commit.refs                       7828117                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   25530834                       # Number of Instructions Simulated
system.cpu1.committedOps                     25566691                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.612134                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.612134                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             20216781                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                29620                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            11833652                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              50657473                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 5755013                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 37255885                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1639209                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                70340                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles               543894                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   16289928                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  4099779                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                     59170582                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                31630                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           52                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      56349670                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3337172                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.244264                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           4571557                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          13193554                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.844950                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples          65410782                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.865849                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.778583                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                21220442     32.44%     32.44% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                34205433     52.29%     84.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 8021951     12.26%     97.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 1796333      2.75%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                   30803      0.05%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                    7450      0.01%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   91391      0.14%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    7102      0.01%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   29877      0.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            65410782                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        1279180                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1850588                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                10876080                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.598675                       # Inst execution rate
system.cpu1.iew.exec_refs                    12931397                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   3761768                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               11497156                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              9305168                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             43835                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1083586                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             4717601                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           45191506                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              9169629                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1230721                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             39925608                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                 40715                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              2134080                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1639209                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              2234257                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        22001                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads             156                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           33                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3862099                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      2332553                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents             8                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       802402                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1048186                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 20681387                       # num instructions consuming a value
system.cpu1.iew.wb_count                     38066106                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.754487                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 15603846                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.570792                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      38806889                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                58506501                       # number of integer regfile reads
system.cpu1.int_regfile_writes               24144808                       # number of integer regfile writes
system.cpu1.ipc                              0.382829                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.382829                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass            54770      0.13%      0.13% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             27844046     67.65%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 438      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  280      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             9299384     22.60%     90.38% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            3957411      9.62%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              41156329                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     161878                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.003933                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 146464     90.48%     90.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     90.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     90.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     90.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     90.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     90.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     90.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     90.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     90.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     90.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     90.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     90.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     90.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     90.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     90.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     90.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     90.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     90.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     90.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     90.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     90.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     90.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     90.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     90.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     90.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     90.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     90.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     90.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     90.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     90.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     90.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     90.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     90.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     90.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     90.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     90.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     90.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     90.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     90.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     90.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     90.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     90.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     90.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     90.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     90.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     90.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 14388      8.89%     99.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 1026      0.63%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              41263437                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         147995587                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     38066106                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         64816328                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  45060336                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 41156329                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             131170                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       19624815                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           110269                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         55917                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      9642270                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples     65410782                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.629198                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.922083                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           37112522     56.74%     56.74% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           19923059     30.46%     87.20% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            5780592      8.84%     96.03% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1322693      2.02%     98.06% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             921774      1.41%     99.46% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             140844      0.22%     99.68% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             160684      0.25%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              40325      0.06%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8               8289      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       65410782                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.617129                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads            52536                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores            1644                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             9305168                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            4717601                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    944                       # number of misc regfile reads
system.cpu1.numCycles                        66689962                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                     9464682                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               14247308                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             16093873                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                310054                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 7424857                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1202688                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 7869                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             72293594                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              48335598                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           29463456                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 35792559                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                190869                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1639209                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              1992314                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                13369583                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups        72293594                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       4314535                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             42835                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  1229848                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         42876                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   106866175                       # The number of ROB reads
system.cpu1.rob.rob_writes                   93892267                       # The number of ROB writes
system.cpu1.timesIdled                          15441                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            99.681168                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               13126700                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            13168686                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1459729                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         15213077                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits              9034                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          14319                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            5285                       # Number of indirect misses.
system.cpu2.branchPred.lookups               15271793                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted          966                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          1910                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1429031                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   7056169                       # Number of branches committed
system.cpu2.commit.bw_lim_events               355040                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls          75526                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       17988018                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            25355483                       # Number of instructions committed
system.cpu2.commit.committedOps              25391452                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples     60736229                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.418061                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.037592                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     46331197     76.28%     76.28% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      9483236     15.61%     91.90% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      2546251      4.19%     96.09% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       946476      1.56%     97.65% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       396339      0.65%     98.30% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       529067      0.87%     99.17% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       135086      0.22%     99.39% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        13537      0.02%     99.42% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       355040      0.58%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     60736229                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               11469                       # Number of function calls committed.
system.cpu2.commit.int_insts                 25327524                       # Number of committed integer instructions.
system.cpu2.commit.loads                      5433771                       # Number of loads committed
system.cpu2.commit.membars                      53991                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass        53991      0.21%      0.21% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        17683837     69.64%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            140      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             280      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        5435681     21.41%     91.27% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       2217523      8.73%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         25391452                       # Class of committed instruction
system.cpu2.commit.refs                       7653204                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   25355483                       # Number of Instructions Simulated
system.cpu2.committedOps                     25391452                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              2.568163                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        2.568163                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             20500983                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                30971                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            11827982                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              48100180                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 5989256                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 35448802                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1430018                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                72840                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles               511762                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   15271793                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  4632371                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                     57320910                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                34106                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                      53313568                       # Number of instructions fetch has processed
system.cpu2.fetch.SquashCycles                2921432                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.234528                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           5099195                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          13135734                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.818735                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples          63880821                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.838438                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.769641                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                21893998     34.27%     34.27% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                32420582     50.75%     85.02% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 8002125     12.53%     97.55% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 1417381      2.22%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                   26372      0.04%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   12164      0.02%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   70851      0.11%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                    7068      0.01%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   30280      0.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            63880821                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                        1236196                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1612271                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                10585122                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.593706                       # Inst execution rate
system.cpu2.iew.exec_refs                    12330875                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   3449633                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               11706468                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              8997774                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts             44313                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           874490                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             4177287                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           43350206                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              8881242                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1097192                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             38660384                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                 37102                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              2192133                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1430018                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              2283476                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        22887                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads             149                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           37                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation           11                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      3564003                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      1957854                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents            11                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       608850                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       1003421                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 20219699                       # num instructions consuming a value
system.cpu2.iew.wb_count                     37057252                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.750533                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 15175547                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.569087                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      37718157                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                56637305                       # number of integer regfile reads
system.cpu2.int_regfile_writes               23659257                       # number of integer regfile writes
system.cpu2.ipc                              0.389383                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.389383                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass            54968      0.14%      0.14% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             27143377     68.27%     68.41% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 516      0.00%     68.41% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  280      0.00%     68.41% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     68.41% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     68.41% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     68.41% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     68.41% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     68.41% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     68.41% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     68.41% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     68.41% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     68.41% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     68.41% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     68.41% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     68.41% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     68.41% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     68.41% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     68.41% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     68.41% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     68.41% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     68.41% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     68.41% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     68.41% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     68.41% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     68.41% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     68.41% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     68.41% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     68.41% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     68.41% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     68.41% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.41% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     68.41% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     68.41% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     68.41% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     68.41% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.41% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.41% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     68.41% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     68.41% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     68.41% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     68.41% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     68.41% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.41% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     68.41% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     68.41% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     68.41% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             9000108     22.64%     91.05% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            3558327      8.95%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              39757576                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     175040                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.004403                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 159606     91.18%     91.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     91.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     91.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     91.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     91.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     91.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     91.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     91.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     91.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     91.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     91.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     91.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     91.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     91.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     91.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     91.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     91.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     91.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     91.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     91.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     91.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     91.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     91.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     91.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     91.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     91.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     91.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     91.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     91.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     91.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     91.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     91.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     91.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     91.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     91.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     91.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     91.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     91.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     91.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     91.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     91.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     91.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     91.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     91.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     91.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     91.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 14909      8.52%     99.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                  525      0.30%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              39877648                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         143675210                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     37057252                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         61308970                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  43218638                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 39757576                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             131568                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       17958754                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           104197                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved         56042                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      8337648                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples     63880821                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.622371                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.932733                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           36802915     57.61%     57.61% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           18995138     29.74%     87.35% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            5515717      8.63%     95.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            1173122      1.84%     97.82% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1035418      1.62%     99.44% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             134455      0.21%     99.65% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             178622      0.28%     99.93% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              37513      0.06%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8               7921      0.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       63880821                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.610556                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads            50666                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores            1012                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             8997774                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            4177287                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    977                       # number of misc regfile reads
system.cpu2.numCycles                        65117017                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    11037545                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               14415485                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             16088539                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                246467                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 7441871                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               1288743                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 7830                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             68643517                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              46037609                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           28494503                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 34203727                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                198629                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1430018                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              2013926                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                12405964                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups        68643517                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles       4375794                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts             43307                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  1108454                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts         43321                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   103754380                       # The number of ROB reads
system.cpu2.rob.rob_writes                   89903870                       # The number of ROB writes
system.cpu2.timesIdled                          15308                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            99.726123                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               12046429                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            12079512                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          1070260                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         13269008                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             10171                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          12533                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            2362                       # Number of indirect misses.
system.cpu3.branchPred.lookups               13325655                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1025                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          2057                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          1040909                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   7042192                       # Number of branches committed
system.cpu3.commit.bw_lim_events               574464                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls          74472                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       14455312                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            25108525                       # Number of instructions committed
system.cpu3.commit.committedOps              25143937                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples     56025257                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.448796                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.168913                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     42908794     76.59%     76.59% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      8592412     15.34%     91.92% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1915538      3.42%     95.34% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       983944      1.76%     97.10% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       255035      0.46%     97.56% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       642831      1.15%     98.70% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       127063      0.23%     98.93% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        25176      0.04%     98.97% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       574464      1.03%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     56025257                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               11589                       # Number of function calls committed.
system.cpu3.commit.int_insts                 25080773                       # Number of committed integer instructions.
system.cpu3.commit.loads                      5406911                       # Number of loads committed
system.cpu3.commit.membars                      53056                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass        53056      0.21%      0.21% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        17652194     70.20%     70.42% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            140      0.00%     70.42% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             280      0.00%     70.42% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     70.42% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     70.42% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     70.42% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     70.42% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     70.42% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     70.42% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     70.42% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     70.42% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     70.42% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     70.42% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     70.42% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     70.42% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     70.42% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     70.42% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     70.42% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     70.42% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     70.42% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     70.42% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     70.42% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     70.42% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     70.42% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     70.42% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     70.42% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     70.42% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     70.42% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     70.42% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     70.42% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.42% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.42% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     70.42% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     70.42% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     70.42% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.42% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.42% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     70.42% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     70.42% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     70.42% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.42% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     70.42% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.42% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     70.42% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     70.42% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     70.42% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        5408968     21.51%     91.93% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       2029299      8.07%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         25143937                       # Class of committed instruction
system.cpu3.commit.refs                       7438267                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   25108525                       # Number of Instructions Simulated
system.cpu3.committedOps                     25143937                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              2.378086                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        2.378086                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             19722325                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                29619                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            10983032                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              43099323                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 5919477                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 31356847                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               1041971                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                70569                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles               452355                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   13325655                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  5031546                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     51934884                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                33252                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           37                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      47353779                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                2142644                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.223172                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           5486728                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          12056600                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.793060                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples          58492975                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.813714                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.771299                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                21365259     36.53%     36.53% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                28153743     48.13%     84.66% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 7914829     13.53%     98.19% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                  916249      1.57%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                   26689      0.05%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                    6457      0.01%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   72788      0.12%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                    7071      0.01%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   29890      0.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            58492975                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                        1217261                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             1170071                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 9840134                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.601954                       # Inst execution rate
system.cpu3.iew.exec_refs                    11305815                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   3087936                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               10933096                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              8293708                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts             43682                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           555514                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             3540998                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           39570754                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              8217879                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           855920                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             35942823                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                 41206                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              2204485                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               1041971                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              2288413                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        24526                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads             156                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           27                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation           13                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      2886797                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      1509642                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents            13                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       371908                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        798163                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 19246808                       # num instructions consuming a value
system.cpu3.iew.wb_count                     34745325                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.741736                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 14276049                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.581899                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      35234859                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                52771262                       # number of integer regfile reads
system.cpu3.int_regfile_writes               22284152                       # number of integer regfile writes
system.cpu3.ipc                              0.420506                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.420506                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass            54106      0.15%      0.15% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             25287871     68.72%     68.87% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 250      0.00%     68.87% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  280      0.00%     68.87% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     68.87% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     68.87% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     68.87% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     68.87% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     68.87% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     68.87% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     68.87% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     68.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     68.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     68.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     68.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     68.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     68.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     68.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     68.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     68.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     68.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     68.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     68.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     68.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     68.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     68.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     68.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     68.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     68.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     68.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     68.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     68.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     68.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     68.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     68.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     68.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     68.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     68.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     68.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     68.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     68.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     68.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     68.87% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             8312262     22.59%     91.46% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            3143974      8.54%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              36798743                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     211951                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.005760                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 193918     91.49%     91.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     91.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     91.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     91.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     91.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     91.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     91.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     91.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     91.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     91.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     91.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     91.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     91.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     91.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     91.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     91.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     91.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     91.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     91.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     91.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     91.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     91.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     91.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     91.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     91.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     91.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     91.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     91.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     91.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     91.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     91.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     91.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     91.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     91.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     91.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     91.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     91.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     91.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     91.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     91.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     91.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     91.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     91.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     91.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     91.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     91.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 17503      8.26%     99.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                  530      0.25%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              36956588                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         132392750                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     34745325                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         53997583                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  39441598                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 36798743                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             129156                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       14426817                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            90338                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved         54684                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      6263113                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples     58492975                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.629114                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.967695                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           33966079     58.07%     58.07% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           17070692     29.18%     87.25% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            4936359      8.44%     95.69% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             986243      1.69%     97.38% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1117305      1.91%     99.29% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             132780      0.23%     99.52% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             230703      0.39%     99.91% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              43246      0.07%     99.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8               9568      0.02%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       58492975                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.616289                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads            49769                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores            1254                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             8293708                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            3540998                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                   1050                       # number of misc regfile reads
system.cpu3.numCycles                        59710236                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    16444565                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               13546881                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             16043880                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents                166386                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 6984838                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               1409636                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 6451                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             61731199                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              41493563                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           26133548                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 30496402                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                295920                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               1041971                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              2129823                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                10089668                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups        61731199                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles       4293060                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts             42284                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  1026782                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts         42310                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                    95043997                       # The number of ROB reads
system.cpu3.rob.rob_writes                   81666440                       # The number of ROB writes
system.cpu3.timesIdled                          15108                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued          3645627                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              1765773                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             5775541                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull             145926                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                452775                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3299271                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       6566517                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       120375                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        47848                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2135431                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2021493                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4372206                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2069341                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  38115857500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3089525                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       930757                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2336842                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             4259                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           3183                       # Transaction distribution
system.membus.trans_dist::ReadExReq            201194                       # Transaction distribution
system.membus.trans_dist::ReadExResp           201002                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3089527                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           755                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      9857044                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                9857044                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    270162176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               270162176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             6292                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3298918                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3298918    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3298918                       # Request fanout histogram
system.membus.respLayer1.occupancy        16844557380                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             44.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         11188575398                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              29.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                988                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          495                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    11227466.666667                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   18634811.197645                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          495    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        12000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    114113500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            495                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    32558261500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED   5557596000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  38115857500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      4615711                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         4615711                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      4615711                       # number of overall hits
system.cpu2.icache.overall_hits::total        4615711                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        16660                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         16660                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        16660                       # number of overall misses
system.cpu2.icache.overall_misses::total        16660                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1018296000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1018296000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1018296000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1018296000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      4632371                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      4632371                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      4632371                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      4632371                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.003596                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.003596                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.003596                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.003596                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 61122.208884                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 61122.208884                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 61122.208884                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 61122.208884                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          235                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               16                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    14.687500                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        15791                       # number of writebacks
system.cpu2.icache.writebacks::total            15791                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          869                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          869                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          869                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          869                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        15791                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        15791                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        15791                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        15791                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    939559000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    939559000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    939559000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    939559000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.003409                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.003409                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.003409                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.003409                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 59499.651700                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 59499.651700                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 59499.651700                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 59499.651700                       # average overall mshr miss latency
system.cpu2.icache.replacements                 15791                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      4615711                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        4615711                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        16660                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        16660                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1018296000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1018296000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      4632371                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      4632371                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.003596                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.003596                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 61122.208884                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 61122.208884                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          869                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          869                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        15791                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        15791                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    939559000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    939559000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.003409                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.003409                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 59499.651700                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 59499.651700                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  38115857500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            4946086                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            15823                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           312.588384                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          9280533                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         9280533                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  38115857500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      7269335                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         7269335                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      7269335                       # number of overall hits
system.cpu2.dcache.overall_hits::total        7269335                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      3684649                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       3684649                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      3684649                       # number of overall misses
system.cpu2.dcache.overall_misses::total      3684649                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 272938446198                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 272938446198                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 272938446198                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 272938446198                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     10953984                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     10953984                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     10953984                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     10953984                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.336375                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.336375                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.336375                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.336375                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 74074.476619                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 74074.476619                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 74074.476619                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 74074.476619                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      1758679                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       371570                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            21412                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           3264                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    82.135205                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   113.838848                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       497223                       # number of writebacks
system.cpu2.dcache.writebacks::total           497223                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      3184021                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      3184021                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      3184021                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      3184021                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       500628                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       500628                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       500628                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       500628                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  35744833487                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  35744833487                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  35744833487                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  35744833487                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.045703                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.045703                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.045703                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.045703                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 71399.988588                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 71399.988588                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 71399.988588                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 71399.988588                       # average overall mshr miss latency
system.cpu2.dcache.replacements                497223                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      5843839                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        5843839                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      2911270                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2911270                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 211410403500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 211410403500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      8755109                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      8755109                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.332522                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.332522                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 72617.930834                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 72617.930834                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      2522049                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      2522049                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       389221                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       389221                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  27422529500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  27422529500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.044456                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.044456                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 70454.907366                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 70454.907366                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      1425496                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1425496                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       773379                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       773379                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  61528042698                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  61528042698                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      2198875                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      2198875                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.351716                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.351716                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 79557.426175                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 79557.426175                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       661972                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       661972                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       111407                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       111407                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   8322303987                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   8322303987                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.050665                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.050665                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 74701.804976                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 74701.804976                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        18590                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        18590                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          692                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          692                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     24375500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     24375500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        19282                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        19282                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.035888                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.035888                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 35224.710983                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 35224.710983                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          126                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          126                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          566                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          566                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     18656500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     18656500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.029354                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.029354                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 32962.014134                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 32962.014134                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        17759                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17759                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          789                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          789                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      6010000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      6010000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        18548                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        18548                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.042538                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.042538                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  7617.237009                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7617.237009                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          781                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          781                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      5293000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      5293000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.042107                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.042107                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  6777.208707                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  6777.208707                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       845500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       845500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       781500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       781500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data          653                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total            653                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data         1257                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total         1257                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data     12986000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total     12986000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         1910                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         1910                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.658115                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.658115                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 10330.946698                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 10330.946698                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_hits::.cpu2.data            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data         1256                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total         1256                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data     11729000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total     11729000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.657592                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.657592                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data  9338.375796                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total  9338.375796                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  38115857500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.420700                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            7811418                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           501463                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            15.577257                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.420700                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.981897                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.981897                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         22488879                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        22488879                       # Number of data accesses
system.cpu3.numPwrStateTransitions               1170                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          586                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    14097324.232082                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   32378373.748086                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          586    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        16000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    216464000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            586                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    29854825500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED   8261032000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  38115857500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      5014977                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         5014977                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      5014977                       # number of overall hits
system.cpu3.icache.overall_hits::total        5014977                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        16569                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         16569                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        16569                       # number of overall misses
system.cpu3.icache.overall_misses::total        16569                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    999373000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    999373000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    999373000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    999373000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      5031546                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      5031546                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      5031546                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      5031546                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.003293                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.003293                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.003293                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.003293                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 60315.830768                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 60315.830768                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 60315.830768                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 60315.830768                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         1228                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               21                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    58.476190                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        15578                       # number of writebacks
system.cpu3.icache.writebacks::total            15578                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          991                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          991                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          991                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          991                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        15578                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        15578                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        15578                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        15578                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    914351000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    914351000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    914351000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    914351000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.003096                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.003096                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.003096                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.003096                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 58695.018616                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 58695.018616                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 58695.018616                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 58695.018616                       # average overall mshr miss latency
system.cpu3.icache.replacements                 15578                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      5014977                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        5014977                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        16569                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        16569                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    999373000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    999373000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      5031546                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      5031546                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.003293                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.003293                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 60315.830768                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 60315.830768                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          991                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          991                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        15578                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        15578                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    914351000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    914351000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.003096                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.003096                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 58695.018616                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 58695.018616                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  38115857500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            5621277                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            15610                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           360.107431                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         10078670                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        10078670                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  38115857500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      6379126                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         6379126                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      6379126                       # number of overall hits
system.cpu3.dcache.overall_hits::total        6379126                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      3712735                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       3712735                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      3712735                       # number of overall misses
system.cpu3.dcache.overall_misses::total      3712735                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 274875592700                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 274875592700                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 274875592700                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 274875592700                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     10091861                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     10091861                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     10091861                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     10091861                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.367894                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.367894                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.367894                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.367894                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 74035.877244                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 74035.877244                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 74035.877244                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 74035.877244                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      1810528                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       411832                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            22301                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           4161                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    81.185956                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    98.974285                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       495452                       # number of writebacks
system.cpu3.dcache.writebacks::total           495452                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      3213857                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      3213857                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      3213857                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      3213857                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       498878                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       498878                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       498878                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       498878                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  35492206975                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  35492206975                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  35492206975                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  35492206975                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.049434                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.049434                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.049434                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.049434                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 71144.061223                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 71144.061223                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 71144.061223                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 71144.061223                       # average overall mshr miss latency
system.cpu3.dcache.replacements                495452                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      5172291                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        5172291                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      2908580                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2908580                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 208699660000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 208699660000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      8080871                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      8080871                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.359934                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.359934                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 71753.109765                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 71753.109765                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      2521083                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      2521083                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       387497                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       387497                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  26931856500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  26931856500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.047952                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.047952                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 69502.103242                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 69502.103242                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1206835                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1206835                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       804155                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       804155                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  66175932700                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  66175932700                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      2010990                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      2010990                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.399880                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.399880                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 82292.509156                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 82292.509156                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       692774                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       692774                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       111381                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       111381                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   8560350475                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   8560350475                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.055386                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.055386                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 76856.469910                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 76856.469910                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        18214                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        18214                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          839                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          839                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     32996500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     32996500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        19053                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        19053                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.044035                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.044035                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 39328.367104                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 39328.367104                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          176                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          176                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          663                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          663                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     22287500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     22287500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.034798                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.034798                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 33616.138763                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 33616.138763                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        17418                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17418                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          711                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          711                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      5468500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      5468500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        18129                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        18129                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.039219                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.039219                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7691.279887                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7691.279887                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          699                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          699                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      4847500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      4847500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.038557                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.038557                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6934.907010                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6934.907010                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      1068000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      1068000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       990000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       990000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data          656                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total            656                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data         1401                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total         1401                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data     14910500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total     14910500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         2057                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         2057                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.681089                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.681089                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 10642.755175                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 10642.755175                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_hits::.cpu3.data            2                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_hits::total            2                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data         1399                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total         1399                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data     13509500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total     13509500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.680117                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.680117                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data  9656.540386                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total  9656.540386                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  38115857500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.307554                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            6919042                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           499835                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            13.842652                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.307554                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.978361                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.978361                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         20762010                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        20762010                       # Number of data accesses
system.cpu0.numPwrStateTransitions                324                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          162                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    6561574.074074                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   17526573.747506                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          162    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        18500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    100436500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            162                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    37052882500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1062975000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  38115857500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      4054458                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         4054458                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      4054458                       # number of overall hits
system.cpu0.icache.overall_hits::total        4054458                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        77839                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         77839                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        77839                       # number of overall misses
system.cpu0.icache.overall_misses::total        77839                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   4583077494                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   4583077494                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   4583077494                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   4583077494                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      4132297                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      4132297                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      4132297                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      4132297                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.018837                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.018837                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.018837                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.018837                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 58878.935932                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 58878.935932                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 58878.935932                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 58878.935932                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        11777                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              210                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    56.080952                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        72743                       # number of writebacks
system.cpu0.icache.writebacks::total            72743                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         5062                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         5062                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         5062                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         5062                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        72777                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        72777                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        72777                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        72777                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   4254842494                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   4254842494                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   4254842494                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   4254842494                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.017612                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.017612                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.017612                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.017612                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 58464.109458                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 58464.109458                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 58464.109458                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 58464.109458                       # average overall mshr miss latency
system.cpu0.icache.replacements                 72743                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      4054458                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        4054458                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        77839                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        77839                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   4583077494                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   4583077494                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      4132297                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      4132297                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.018837                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.018837                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 58878.935932                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 58878.935932                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         5062                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         5062                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        72777                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        72777                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   4254842494                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   4254842494                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.017612                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.017612                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 58464.109458                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 58464.109458                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  38115857500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.966336                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            4128737                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            72808                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            56.707189                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.966336                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.998948                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.998948                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          8337370                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         8337370                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  38115857500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      8070140                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         8070140                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      8070140                       # number of overall hits
system.cpu0.dcache.overall_hits::total        8070140                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      3954343                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       3954343                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      3954343                       # number of overall misses
system.cpu0.dcache.overall_misses::total      3954343                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 288071911291                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 288071911291                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 288071911291                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 288071911291                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     12024483                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     12024483                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     12024483                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     12024483                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.328858                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.328858                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.328858                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.328858                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 72849.500231                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 72849.500231                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 72849.500231                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 72849.500231                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      2618432                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       262926                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            40752                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2244                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    64.252846                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   117.168449                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       547108                       # number of writebacks
system.cpu0.dcache.writebacks::total           547108                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      3404443                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      3404443                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      3404443                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      3404443                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       549900                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       549900                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       549900                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       549900                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  39083569247                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  39083569247                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  39083569247                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  39083569247                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.045732                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.045732                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.045732                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.045732                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 71073.957532                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 71073.957532                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 71073.957532                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 71073.957532                       # average overall mshr miss latency
system.cpu0.dcache.replacements                547108                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      6306900                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        6306900                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      2949612                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2949612                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 211573540500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 211573540500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      9256512                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9256512                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.318653                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.318653                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 71729.278461                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 71729.278461                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      2548172                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2548172                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       401440                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       401440                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  28132857000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  28132857000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.043368                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.043368                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 70079.855022                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 70079.855022                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1763240                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1763240                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1004731                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1004731                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  76498370791                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  76498370791                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      2767971                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      2767971                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.362985                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.362985                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 76138.161151                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 76138.161151                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       856271                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       856271                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       148460                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       148460                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  10950712247                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  10950712247                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.053635                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.053635                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 73762.038576                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 73762.038576                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data        15713                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        15713                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1060                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1060                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     25780000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     25780000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data        16773                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16773                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.063197                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.063197                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 24320.754717                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 24320.754717                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          922                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          922                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          138                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          138                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      2105000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      2105000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.008228                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.008228                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 15253.623188                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15253.623188                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data        14697                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        14697                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1471                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1471                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     20216000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     20216000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data        16168                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16168                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.090982                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.090982                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 13743.031951                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 13743.031951                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1464                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1464                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     18757000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     18757000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.090549                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.090549                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 12812.158470                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 12812.158470                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        28500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        28500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        23500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        23500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         1360                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           1360                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          785                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          785                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     11977500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     11977500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         2145                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         2145                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.365967                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.365967                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 15257.961783                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 15257.961783                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            4                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            4                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          781                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          781                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     11190000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     11190000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.364103                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.364103                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 14327.784891                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 14327.784891                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  38115857500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.885443                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            8654856                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           549728                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            15.743888                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.885443                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.996420                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.996420                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         24668834                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        24668834                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  38115857500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               30498                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              241724                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                7385                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              229997                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                7522                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              229106                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                7737                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              227980                       # number of demand (read+write) hits
system.l2.demand_hits::total                   981949                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              30498                       # number of overall hits
system.l2.overall_hits::.cpu0.data             241724                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               7385                       # number of overall hits
system.l2.overall_hits::.cpu1.data             229997                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               7522                       # number of overall hits
system.l2.overall_hits::.cpu2.data             229106                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               7737                       # number of overall hits
system.l2.overall_hits::.cpu3.data             227980                       # number of overall hits
system.l2.overall_hits::total                  981949                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             42246                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            301801                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              8613                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            268372                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              8269                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            268693                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              7841                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            268058                       # number of demand (read+write) misses
system.l2.demand_misses::total                1173893                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            42246                       # number of overall misses
system.l2.overall_misses::.cpu0.data           301801                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             8613                       # number of overall misses
system.l2.overall_misses::.cpu1.data           268372                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             8269                       # number of overall misses
system.l2.overall_misses::.cpu2.data           268693                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             7841                       # number of overall misses
system.l2.overall_misses::.cpu3.data           268058                       # number of overall misses
system.l2.overall_misses::total               1173893                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   3804819979                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  35009345273                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    860908984                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  31597662196                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    821742981                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  32000001778                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    793519978                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  31768731174                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     136656732343                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   3804819979                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  35009345273                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    860908984                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  31597662196                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    821742981                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  32000001778                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    793519978                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  31768731174                       # number of overall miss cycles
system.l2.overall_miss_latency::total    136656732343                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           72744                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          543525                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           15998                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          498369                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           15791                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          497799                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           15578                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          496038                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2155842                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          72744                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         543525                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          15998                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         498369                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          15791                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         497799                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          15578                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         496038                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2155842                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.580749                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.555266                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.538380                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.538501                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.523653                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.539762                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.503338                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.540398                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.544517                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.580749                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.555266                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.538380                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.538501                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.523653                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.539762                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.503338                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.540398                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.544517                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 90063.437462                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 116001.422371                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 99954.601649                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 117738.296827                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 99376.343089                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 119095.033283                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 101201.374570                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 118514.393057                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 116413.278163                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 90063.437462                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 116001.422371                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 99954.601649                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 117738.296827                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 99376.343089                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 119095.033283                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 101201.374570                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 118514.393057                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 116413.278163                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            2065519                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     54362                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      37.995640                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   1493484                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              930757                       # number of writebacks
system.l2.writebacks::total                    930757                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst           1255                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          81651                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           3084                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          67601                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           2991                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          69154                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           3293                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          70856                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              299885                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst          1255                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         81651                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          3084                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         67601                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          2991                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         69154                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          3293                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         70856                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             299885                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        40991                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       220150                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         5529                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       200771                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         5278                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       199539                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         4548                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       197202                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            874008                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        40991                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       220150                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         5529                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       200771                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         5278                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       199539                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         4548                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       197202                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      2435687                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3309695                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   3305565985                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  26906119856                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    518802495                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  24734387303                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    489865989                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  24956393823                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    441209491                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  24643045268                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 105995390210                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   3305565985                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  26906119856                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    518802495                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  24734387303                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    489865989                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  24956393823                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    441209491                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  24643045268                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 270713844429                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 376709234639                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.563497                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.405041                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.345606                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.402856                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.334241                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.400843                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.291950                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.397554                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.405414                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.563497                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.405041                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.345606                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.402856                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.334241                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.400843                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.291950                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.397554                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.535222                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 80641.262350                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 122217.214881                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 93832.970700                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 123197.012034                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 92812.805798                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 125070.256055                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 97011.761434                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 124963.465218                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 121275.080102                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 80641.262350                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 122217.214881                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 93832.970700                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 123197.012034                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 92812.805798                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 125070.256055                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 97011.761434                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 124963.465218                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 111144.758924                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 113819.924385                       # average overall mshr miss latency
system.l2.replacements                        5308536                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       938832                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           938832                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       938832                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       938832                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1158391                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1158391                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1158391                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1158391                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      2435687                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        2435687                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 270713844429                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 270713844429                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 111144.758924                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 111144.758924                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              27                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             141                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             117                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             119                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  404                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           167                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           160                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           156                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           131                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                614                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1863500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       636500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data       513500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data       242500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      3256000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          194                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          301                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          273                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          250                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1018                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.860825                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.531561                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.571429                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.524000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.603143                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 11158.682635                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  3978.125000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  3291.666667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  1851.145038                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  5302.931596                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu1.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data            3                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               5                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          167                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          158                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          153                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          131                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           609                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      3374999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      3286000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data      3190000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data      2645999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     12496998                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.860825                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.524917                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.560440                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.524000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.598232                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20209.574850                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20797.468354                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20849.673203                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20198.465649                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20520.522167                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           105                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           107                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            91                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            44                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                347                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          453                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           77                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           76                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           87                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              693                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      3615500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       426500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data       454000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data       366500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      4862500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          558                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          184                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          167                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          131                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1040                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.811828                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.418478                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.455090                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.664122                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.666346                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  7981.236203                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  5538.961039                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  5973.684211                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  4212.643678                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  7016.594517                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          451                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           77                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           76                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           87                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          691                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      9350000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      1557000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data      1536500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data      1762000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     14205500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.808244                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.418478                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.455090                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.664122                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.664423                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20731.707317                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20220.779221                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20217.105263                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20252.873563                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20557.887120                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            58293                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            49171                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            49260                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            48442                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                205166                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          86266                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          61468                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          61403                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          62163                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              271300                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   9912410346                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   7576254336                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   7540048821                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   7789182311                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   32817895814                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       144559                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       110639                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       110663                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       110605                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            476466                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.596753                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.555573                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.554865                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.562027                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.569401                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 114905.181021                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 123255.260233                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 122796.098253                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 125302.548317                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 120965.336579                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        27758                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        14079                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data        13884                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data        15297                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            71018                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        58508                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        47389                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        47519                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        46866                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         200282                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   7435887613                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   6181776098                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   6169455579                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   6279784077                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  26066903367                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.404734                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.428321                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.429403                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.423724                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.420349                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 127091.809889                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 130447.489882                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 129831.342810                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 133994.453911                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 130151.003919                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         30498                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          7385                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          7522                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          7737                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              53142                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        42246                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         8613                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         8269                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         7841                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            66969                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   3804819979                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    860908984                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    821742981                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    793519978                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   6280991922                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        72744                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        15998                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        15791                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        15578                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         120111                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.580749                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.538380                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.523653                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.503338                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.557559                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 90063.437462                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 99954.601649                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 99376.343089                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 101201.374570                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 93789.543251                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst         1255                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         3084                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         2991                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         3293                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         10623                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        40991                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         5529                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         5278                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         4548                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        56346                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   3305565985                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    518802495                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    489865989                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    441209491                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   4755443960                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.563497                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.345606                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.334241                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.291950                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.469116                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 80641.262350                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 93832.970700                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 92812.805798                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 97011.761434                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 84397.188088                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       183431                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       180826                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       179846                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       179538                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            723641                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       215535                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       206904                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       207290                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       205895                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          835624                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  25096934927                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  24021407860                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  24459952957                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  23979548863                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  97557844607                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       398966                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       387730                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       387136                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       385433                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1559265                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.540234                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.533629                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.535445                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.534191                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.535909                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 116440.183390                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 116099.291749                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 117998.711742                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 116464.940203                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 116748.495265                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        53893                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        53522                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        55270                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        55559                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       218244                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       161642                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       153382                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       152020                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       150336                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       617380                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  19470232243                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  18552611205                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  18786938244                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  18363261191                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  75173042883                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.405152                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.395590                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.392679                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.390044                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.395943                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 120452.804611                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 120956.899799                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 123582.017129                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 122148.129463                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 121761.383399                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data         1614                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           20                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data           12                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data           10                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              1656                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         1369                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           47                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           27                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           41                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1484                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     54173498                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       548996                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data       606999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data       566496                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     55895989                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         2983                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           67                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           39                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           51                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          3140                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.458934                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.701493                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.692308                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.803922                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.472611                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 39571.583638                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 11680.765957                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data 22481.444444                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data 13816.975610                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 37665.760782                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          746                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            7                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data            4                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data            6                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          763                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          623                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           40                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           23                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           35                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          721                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     12691964                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       790999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       454000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       700998                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     14637961                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.208850                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.597015                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.589744                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.686275                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.229618                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20372.333868                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19774.975000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 19739.130435                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 20028.514286                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20302.303745                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  38115857500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  38115857500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.995502                       # Cycle average of tags in use
system.l2.tags.total_refs                     6372517                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5310985                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.199875                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      21.847457                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.244225                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        2.442429                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.145006                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.979306                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.133555                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        1.913237                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.107598                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        1.818710                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    32.363980                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.341367                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.019441                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.038163                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.002266                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.030927                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.002087                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.029894                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.001681                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.028417                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.505687                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999930                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            24                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            40                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           24                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.375000                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.625000                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  39377033                       # Number of tag accesses
system.l2.tags.data_accesses                 39377033                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  38115857500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2623424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      14142848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        353920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      12867264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        337856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      12788416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        291200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      12639104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    154549696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          210593728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2623424                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       353920                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       337856                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       291200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3606400                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     59568448                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        59568448                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          40991                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         220982                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           5530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         201051                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           5279                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         199819                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           4550                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         197486                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      2414839                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3290527                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       930757                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             930757                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         68827626                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        371048926                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          9285374                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        337582960                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst          8863922                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        335514320                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst          7639865                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        331597000                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   4054734857                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            5525094851                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     68827626                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      9285374                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst      8863922                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst      7639865                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         94616788                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1562825866                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1562825866                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1562825866                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        68827626                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       371048926                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         9285374                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       337582960                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst         8863922                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       335514320                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst         7639865                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       331597000                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   4054734857                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           7087920716                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    928753.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     40992.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    217830.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      5530.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    199898.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      5279.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    198726.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      4550.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    196447.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   2413349.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000076637750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        54389                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        54389                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4359343                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             882316                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3290529                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     930757                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3290529                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   930757                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   7928                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2004                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            195961                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            217846                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            210168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            201468                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            227981                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            204938                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            214585                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            202307                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            207547                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            198987                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           217319                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           196938                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           197310                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           198193                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           196912                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           194141                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             56766                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             60050                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             56635                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             55441                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             59889                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             57672                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             59394                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             61010                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             59780                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             58379                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            58716                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            58069                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            55139                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            58450                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            56696                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            56664                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       9.11                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      29.76                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 201672734047                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                16413005000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            263221502797                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     61436.87                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                80186.87                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2708527                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  847481                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.51                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.25                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3290529                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               930757                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  145449                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  162007                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  158798                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  157238                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  152273                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  145624                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  139121                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  134913                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  131845                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  138891                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 259831                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 650242                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 435827                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 137479                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 114347                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  92465                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  66615                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  38659                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  14124                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   6853                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   8528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  10085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  15300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  22281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  29190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  35499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  41020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  45233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  48874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  51648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  54526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  61009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  51977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  51517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  51966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  51783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  52050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  52525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  18205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  15142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  12968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  11530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  10311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   9279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   9015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   8905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   9182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   9166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   9058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   8578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   8213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   7615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   7130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   6582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   6165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   5701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   5323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   4920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   4592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   4640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       655336                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    411.275901                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   256.746353                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   372.166182                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       121507     18.54%     18.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       204926     31.27%     49.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        72593     11.08%     60.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        42400      6.47%     67.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        27798      4.24%     71.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        20262      3.09%     74.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        13958      2.13%     76.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         9525      1.45%     78.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       142367     21.72%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       655336                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        54389                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      60.352755                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     42.206295                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     52.514214                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           5095      9.37%      9.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31         19862     36.52%     45.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47          4361      8.02%     53.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63          4814      8.85%     62.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79          4648      8.55%     71.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95          3883      7.14%     78.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111         3027      5.57%     84.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127         2461      4.52%     88.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143         1794      3.30%     91.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159         1278      2.35%     94.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175         1004      1.85%     96.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191          660      1.21%     97.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207          468      0.86%     98.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223          346      0.64%     98.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239          241      0.44%     99.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255          135      0.25%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271          110      0.20%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287           70      0.13%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303           43      0.08%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::304-319           35      0.06%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-335           15      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::336-351           13      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-367           13      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::368-383            6      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-399            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::432-447            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         54389                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        54389                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.076063                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.932218                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.473156                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            42092     77.39%     77.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1005      1.85%     79.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2041      3.75%     82.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2022      3.72%     86.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1877      3.45%     90.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1402      2.58%     92.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22             1165      2.14%     94.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              804      1.48%     96.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              637      1.17%     97.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25              425      0.78%     98.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26              292      0.54%     98.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27              190      0.35%     99.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28              133      0.24%     99.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29               84      0.15%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30               56      0.10%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31               49      0.09%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32               37      0.07%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33               21      0.04%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34               15      0.03%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35               14      0.03%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36               10      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::37                6      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38                4      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::39                5      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::41                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::43                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::49                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         54389                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              210086464                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  507392                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                59440000                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               210593856                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             59568448                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      5511.79                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1559.46                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   5525.10                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1562.83                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        55.24                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    43.06                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   12.18                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   38115839000                       # Total gap between requests
system.mem_ctrls.avgGap                       9029.44                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2623488                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     13941120                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       353920                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     12793472                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       337856                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     12718464                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       291200                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     12572608                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    154454336                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     59440000                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 68829305.493127107620                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 365756430.902807295322                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 9285374.204161614180                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 335646967.931916475296                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 8863922.318945597857                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 333679073.073457658291                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 7639864.851525378413                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 329852424.282990336418                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 4052233010.893169403076                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1559455929.858064889908                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        40992                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       220982                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         5530                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       201051                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         5279                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       199819                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         4550                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       197486                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      2414840                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       930757                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1606127534                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  17701435184                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    286777140                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  16342057831                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    268375128                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  16613647412                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    250327619                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  16393015021                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 193759739928                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1121376636829                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     39181.49                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     80103.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     51858.43                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     81283.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     50838.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     83143.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     55017.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     83008.49                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     80237.09                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1204800.65                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    84.44                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2266800060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1204821420                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         11476457580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2411081460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3008662800.000003                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      17157682290                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        187914720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       37713420330.000046                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        989.441739                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    300961936                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1272700000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  36542195564                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2412348960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1282178700                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         11961313560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2436993540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3008662800.000003                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      17137430760                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        204968640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       38443896960.000046                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1008.606378                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    340594734                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1272700000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  36502562766                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                964                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          483                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    9878090.062112                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   13907941.064597                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          483    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        16000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     71928500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            483                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    33344740000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   4771117500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  38115857500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      4082903                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         4082903                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      4082903                       # number of overall hits
system.cpu1.icache.overall_hits::total        4082903                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        16876                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         16876                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        16876                       # number of overall misses
system.cpu1.icache.overall_misses::total        16876                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1053375498                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1053375498                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1053375498                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1053375498                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      4099779                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      4099779                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      4099779                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      4099779                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.004116                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.004116                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.004116                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.004116                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 62418.552856                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 62418.552856                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 62418.552856                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 62418.552856                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          843                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               20                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    42.150000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        15998                       # number of writebacks
system.cpu1.icache.writebacks::total            15998                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          878                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          878                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          878                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          878                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        15998                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        15998                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        15998                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        15998                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    977864499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    977864499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    977864499                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    977864499                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.003902                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.003902                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.003902                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.003902                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 61124.171709                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 61124.171709                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 61124.171709                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 61124.171709                       # average overall mshr miss latency
system.cpu1.icache.replacements                 15998                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      4082903                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        4082903                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        16876                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        16876                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1053375498                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1053375498                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      4099779                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      4099779                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.004116                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.004116                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 62418.552856                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 62418.552856                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          878                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          878                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        15998                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        15998                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    977864499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    977864499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.003902                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.003902                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 61124.171709                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 61124.171709                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  38115857500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            4301269                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            16030                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           268.326201                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          8215556                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         8215556                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  38115857500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      7717024                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         7717024                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      7717024                       # number of overall hits
system.cpu1.dcache.overall_hits::total        7717024                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3695585                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3695585                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3695585                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3695585                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 267659747582                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 267659747582                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 267659747582                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 267659747582                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11412609                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11412609                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11412609                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11412609                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.323816                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.323816                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.323816                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.323816                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 72426.895223                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 72426.895223                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 72426.895223                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 72426.895223                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1740114                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       226431                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            21648                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           2164                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    80.382206                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   104.635397                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       497654                       # number of writebacks
system.cpu1.dcache.writebacks::total           497654                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      3194508                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      3194508                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      3194508                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      3194508                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       501077                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       501077                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       501077                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       501077                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  35350117464                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  35350117464                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  35350117464                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  35350117464                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.043906                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.043906                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.043906                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.043906                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 70548.273946                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 70548.273946                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 70548.273946                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 70548.273946                       # average overall mshr miss latency
system.cpu1.dcache.replacements                497654                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      6127472                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        6127472                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2920572                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2920572                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 205727115000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 205727115000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      9048044                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9048044                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.322785                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.322785                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 70440.692782                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 70440.692782                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2530907                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2530907                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       389665                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       389665                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  26989967500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  26989967500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.043066                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.043066                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 69264.541337                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 69264.541337                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1589552                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1589552                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       775013                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       775013                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  61932632582                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  61932632582                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      2364565                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      2364565                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.327761                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.327761                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 79911.733844                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 79911.733844                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       663601                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       663601                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       111412                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       111412                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   8360149964                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   8360149964                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.047117                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.047117                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 75038.146376                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 75038.146376                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        18500                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        18500                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          740                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          740                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     30055000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     30055000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        19240                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        19240                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.038462                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.038462                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 40614.864865                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 40614.864865                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          168                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          168                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          572                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          572                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     22381500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     22381500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.029730                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.029730                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 39128.496503                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 39128.496503                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        17702                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17702                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          809                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          809                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      6285500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      6285500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        18511                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        18511                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.043704                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.043704                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7769.468480                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7769.468480                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          798                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          798                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      5552500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      5552500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.043110                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.043110                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6958.020050                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6958.020050                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       903000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       903000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       838000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       838000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          661                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            661                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         1209                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         1209                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     13805500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     13805500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         1870                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         1870                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.646524                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.646524                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 11418.941274                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 11418.941274                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            2                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            2                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         1207                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         1207                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     12593000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     12593000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.645455                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.645455                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 10433.305717                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 10433.305717                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  38115857500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.472962                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            8259634                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           501876                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            16.457519                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.472962                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.983530                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.983530                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         23406309                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        23406309                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  38115857500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1689892                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate           16                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1869589                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1218714                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4377779                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          3988556                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            4628                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          3530                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           8158                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          212                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          212                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           479669                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          479669                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        120143                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1569765                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         3140                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         3140                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       218263                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1646667                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        47994                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1500274                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        47373                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1498774                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        46734                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1493594                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6499673                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      9311168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     69800512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2047744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     63745408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      2021248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     63681408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      1993984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     63455360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              276056832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         9317139                       # Total snoops (count)
system.tol2bus.snoopTraffic                  60461056                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         11501333                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.203043                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.458675                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                9344764     81.25%     81.25% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2059074     17.90%     99.15% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  35696      0.31%     99.46% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  42401      0.37%     99.83% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  19398      0.17%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           11501333                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4360069593                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.4                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         755314557                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          25197297                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         752863092                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          25022939                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         824802454                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         109635024                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         755898080                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          25559969                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
