<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Signal Analyzer: D:/CUBoulder/MESA/ECEN5803-Project-2-SpectrumAnalyzer/Module_4/Keil/spectrum_analyzer_m4/mbed/TARGET_NUCLEO_F401RE/TOOLCHAIN_ARM_STD/stm32f4xx_ll_dma.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Signal Analyzer
   </div>
   <div id="projectbrief">STM32 based Singal Analyzer</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_b2662bcbaea5cc917d33d3e564bb749a.html">spectrum_analyzer_m4</a></li><li class="navelem"><a class="el" href="dir_997470131ef3eb9fb3842a3927449d16.html">mbed</a></li><li class="navelem"><a class="el" href="dir_a7e1c050fcd4cb6ff71ea899316514cc.html">TARGET_NUCLEO_F401RE</a></li><li class="navelem"><a class="el" href="dir_c45c137258b8d5e5cf57648b3bab2ecb.html">TOOLCHAIN_ARM_STD</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle"><div class="title">stm32f4xx_ll_dma.h File Reference</div></div>
</div><!--header-->
<div class="contents">

<p>Header file of DMA LL module.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;<a class="el" href="stm32f4xx_8h_source.html">stm32f4xx.h</a>&quot;</code><br />
</div>
<p><a href="stm32f4xx__ll__dma_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gaed139f6586fe0fb3c567a4195b1df9a7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LL_DMA_STREAM_0</b>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:gaed139f6586fe0fb3c567a4195b1df9a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga525182662b06ce72cfdc374a548188eb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LL_DMA_STREAM_1</b>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="separator:ga525182662b06ce72cfdc374a548188eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga427e72b584a6d5bf5e7138083c1c0f73"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LL_DMA_STREAM_2</b>&#160;&#160;&#160;0x00000002U</td></tr>
<tr class="separator:ga427e72b584a6d5bf5e7138083c1c0f73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe0a1d1db7657f3376d6ad3388536c05"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LL_DMA_STREAM_3</b>&#160;&#160;&#160;0x00000003U</td></tr>
<tr class="separator:gabe0a1d1db7657f3376d6ad3388536c05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga000e7ccfc551b23faaf7c86c8989e1fe"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LL_DMA_STREAM_4</b>&#160;&#160;&#160;0x00000004U</td></tr>
<tr class="separator:ga000e7ccfc551b23faaf7c86c8989e1fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff870ad188f844a2fd67736eb676c64b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LL_DMA_STREAM_5</b>&#160;&#160;&#160;0x00000005U</td></tr>
<tr class="separator:gaff870ad188f844a2fd67736eb676c64b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1539954674436f4202188fef25266ed0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LL_DMA_STREAM_6</b>&#160;&#160;&#160;0x00000006U</td></tr>
<tr class="separator:ga1539954674436f4202188fef25266ed0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf19e5de5f51d8f9a978e1727f4fe9dd8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LL_DMA_STREAM_7</b>&#160;&#160;&#160;0x00000007U</td></tr>
<tr class="separator:gaf19e5de5f51d8f9a978e1727f4fe9dd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeaba3b73621cf9fc67877e9c8dce72d4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LL_DMA_STREAM_ALL</b>&#160;&#160;&#160;0xFFFF0000U</td></tr>
<tr class="separator:gaeaba3b73621cf9fc67877e9c8dce72d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69308b82563ebaa885f3669d2759a3f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_c___d_i_r_e_c_t_i_o_n.html#ga69308b82563ebaa885f3669d2759a3f6">LL_DMA_DIRECTION_PERIPH_TO_MEMORY</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga69308b82563ebaa885f3669d2759a3f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97043179ce33099cc7690f5ec8359afc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_c___d_i_r_e_c_t_i_o_n.html#ga97043179ce33099cc7690f5ec8359afc">LL_DMA_DIRECTION_MEMORY_TO_PERIPH</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadca9547536f3d2f76577275964b4875e">DMA_SxCR_DIR_0</a></td></tr>
<tr class="separator:ga97043179ce33099cc7690f5ec8359afc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4adf33adadc96b339738f826341e4f08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_c___d_i_r_e_c_t_i_o_n.html#ga4adf33adadc96b339738f826341e4f08">LL_DMA_DIRECTION_MEMORY_TO_MEMORY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac52c8d6ecad03bfe531867fa7457f2ae">DMA_SxCR_DIR_1</a></td></tr>
<tr class="separator:ga4adf33adadc96b339738f826341e4f08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52b0f9cd614b9c8ec76ddfdcdcb5e621"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_c___m_o_d_e.html#ga52b0f9cd614b9c8ec76ddfdcdcb5e621">LL_DMA_MODE_NORMAL</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga52b0f9cd614b9c8ec76ddfdcdcb5e621"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5aee81344f1b90dace54e097bc528a8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_c___m_o_d_e.html#ga5aee81344f1b90dace54e097bc528a8c">LL_DMA_MODE_CIRCULAR</a>&#160;&#160;&#160;DMA_SxCR_CIRC</td></tr>
<tr class="separator:ga5aee81344f1b90dace54e097bc528a8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bdb0f7ff23cd69cf6fc90c1ccbb9c1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_c___m_o_d_e.html#ga3bdb0f7ff23cd69cf6fc90c1ccbb9c1e">LL_DMA_MODE_PFCTRL</a>&#160;&#160;&#160;DMA_SxCR_PFCTRL</td></tr>
<tr class="separator:ga3bdb0f7ff23cd69cf6fc90c1ccbb9c1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga116708207bc04f6227825960648caa2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_c___d_o_u_b_l_e_b_u_f_f_e_r___m_o_d_e.html#ga116708207bc04f6227825960648caa2e">LL_DMA_DOUBLEBUFFER_MODE_DISABLE</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga116708207bc04f6227825960648caa2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb0988327392c1c4562512427e4a8d7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_c___d_o_u_b_l_e_b_u_f_f_e_r___m_o_d_e.html#gacb0988327392c1c4562512427e4a8d7b">LL_DMA_DOUBLEBUFFER_MODE_ENABLE</a>&#160;&#160;&#160;DMA_SxCR_DBM</td></tr>
<tr class="separator:gacb0988327392c1c4562512427e4a8d7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74d378ba2717be1aaa701b17522ee3ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_c___p_e_r_i_p_h.html#ga74d378ba2717be1aaa701b17522ee3ec">LL_DMA_PERIPH_NOINCREMENT</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga74d378ba2717be1aaa701b17522ee3ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae99340d3154d64ef90d5b5db03a428c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_c___p_e_r_i_p_h.html#gae99340d3154d64ef90d5b5db03a428c8">LL_DMA_PERIPH_INCREMENT</a>&#160;&#160;&#160;DMA_SxCR_PINC</td></tr>
<tr class="separator:gae99340d3154d64ef90d5b5db03a428c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30cd3328b641df857327673adc051d51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_c___m_e_m_o_r_y.html#ga30cd3328b641df857327673adc051d51">LL_DMA_MEMORY_NOINCREMENT</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga30cd3328b641df857327673adc051d51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21877612e94fe7bc11768162e2f6fc6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_c___m_e_m_o_r_y.html#ga21877612e94fe7bc11768162e2f6fc6d">LL_DMA_MEMORY_INCREMENT</a>&#160;&#160;&#160;DMA_SxCR_MINC</td></tr>
<tr class="separator:ga21877612e94fe7bc11768162e2f6fc6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76eb242b1b21389847cef36f33518580"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_c___p_d_a_t_a_a_l_i_g_n.html#ga76eb242b1b21389847cef36f33518580">LL_DMA_PDATAALIGN_BYTE</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga76eb242b1b21389847cef36f33518580"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga249ec0e64dbdd424569c0ad125ca84f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_c___p_d_a_t_a_a_l_i_g_n.html#ga249ec0e64dbdd424569c0ad125ca84f3">LL_DMA_PDATAALIGN_HALFWORD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab05cf3e3f7c9edae5c70d59b3b75b14f">DMA_SxCR_PSIZE_0</a></td></tr>
<tr class="separator:ga249ec0e64dbdd424569c0ad125ca84f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e0bffc65ae022fe45e8d25e80920bf1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_c___p_d_a_t_a_a_l_i_g_n.html#ga9e0bffc65ae022fe45e8d25e80920bf1">LL_DMA_PDATAALIGN_WORD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8f376d0900380a3045cbeadd6a037302">DMA_SxCR_PSIZE_1</a></td></tr>
<tr class="separator:ga9e0bffc65ae022fe45e8d25e80920bf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbd6bf165c1036ca9affba9083dfb45f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_c___m_d_a_t_a_a_l_i_g_n.html#gacbd6bf165c1036ca9affba9083dfb45f">LL_DMA_MDATAALIGN_BYTE</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:gacbd6bf165c1036ca9affba9083dfb45f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga765ac33247b6f7ddfcd75c1be67ad0fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_c___m_d_a_t_a_a_l_i_g_n.html#ga765ac33247b6f7ddfcd75c1be67ad0fe">LL_DMA_MDATAALIGN_HALFWORD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga39adb60b3394b61366691b45b8c2b80f">DMA_SxCR_MSIZE_0</a></td></tr>
<tr class="separator:ga765ac33247b6f7ddfcd75c1be67ad0fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9ce5af49e321448de9dbc8d833f49ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_c___m_d_a_t_a_a_l_i_g_n.html#gaf9ce5af49e321448de9dbc8d833f49ea">LL_DMA_MDATAALIGN_WORD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa5c2ef08ab52de52b4e1fd785f60e263">DMA_SxCR_MSIZE_1</a></td></tr>
<tr class="separator:gaf9ce5af49e321448de9dbc8d833f49ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga417787886270f2b6a2bd271f867fe1d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_c___o_f_f_s_e_t_s_i_z_e.html#ga417787886270f2b6a2bd271f867fe1d9">LL_DMA_OFFSETSIZE_PSIZE</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga417787886270f2b6a2bd271f867fe1d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac48acf7f0cfebf75a79cb77896ce691f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_c___o_f_f_s_e_t_s_i_z_e.html#gac48acf7f0cfebf75a79cb77896ce691f">LL_DMA_OFFSETSIZE_FIXEDTO4</a>&#160;&#160;&#160;DMA_SxCR_PINCOS</td></tr>
<tr class="separator:gac48acf7f0cfebf75a79cb77896ce691f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0417f2f0e960eb39bbae3bd1af584bef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_c___p_r_i_o_r_i_t_y.html#ga0417f2f0e960eb39bbae3bd1af584bef">LL_DMA_PRIORITY_LOW</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga0417f2f0e960eb39bbae3bd1af584bef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36720c0137ef0428453c769d9248522a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_c___p_r_i_o_r_i_t_y.html#ga36720c0137ef0428453c769d9248522a">LL_DMA_PRIORITY_MEDIUM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga41b1b2f7bd6f0af932ff0fb7df9336b6">DMA_SxCR_PL_0</a></td></tr>
<tr class="separator:ga36720c0137ef0428453c769d9248522a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b39559704c5c1ed7981ef41cd94818f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_c___p_r_i_o_r_i_t_y.html#ga4b39559704c5c1ed7981ef41cd94818f">LL_DMA_PRIORITY_HIGH</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga81817adc8c0ee54dea0f67a1a9e8eb77">DMA_SxCR_PL_1</a></td></tr>
<tr class="separator:ga4b39559704c5c1ed7981ef41cd94818f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga242709b513fc38673668ee65e5009173"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_c___p_r_i_o_r_i_t_y.html#ga242709b513fc38673668ee65e5009173">LL_DMA_PRIORITY_VERYHIGH</a>&#160;&#160;&#160;DMA_SxCR_PL</td></tr>
<tr class="separator:ga242709b513fc38673668ee65e5009173"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e689cc61d135247028fcd2e072ce22a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LL_DMA_CHANNEL_0</b>&#160;&#160;&#160;0x00000000U                                                /* Select Channel0 of DMA Instance */</td></tr>
<tr class="separator:ga1e689cc61d135247028fcd2e072ce22a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b663261ca351fcad84df9fed17f1d44"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LL_DMA_CHANNEL_1</b>&#160;&#160;&#160;DMA_SxCR_CHSEL_0                                           /* Select Channel1 of DMA Instance */</td></tr>
<tr class="separator:ga3b663261ca351fcad84df9fed17f1d44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04666e2cba3a2cbc164f9482d5f0bc5c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LL_DMA_CHANNEL_2</b>&#160;&#160;&#160;DMA_SxCR_CHSEL_1                                           /* Select Channel2 of DMA Instance */</td></tr>
<tr class="separator:ga04666e2cba3a2cbc164f9482d5f0bc5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb803bfa50f9413e15e1c141d78c4c13"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LL_DMA_CHANNEL_3</b>&#160;&#160;&#160;(DMA_SxCR_CHSEL_0 | DMA_SxCR_CHSEL_1)                      /* Select Channel3 of DMA Instance */</td></tr>
<tr class="separator:gacb803bfa50f9413e15e1c141d78c4c13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfa79c7e9cf545ea236c7d615545c573"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LL_DMA_CHANNEL_4</b>&#160;&#160;&#160;DMA_SxCR_CHSEL_2                                           /* Select Channel4 of DMA Instance */</td></tr>
<tr class="separator:gacfa79c7e9cf545ea236c7d615545c573"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga029ed049accb0c851617101d14f18e4d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LL_DMA_CHANNEL_5</b>&#160;&#160;&#160;(DMA_SxCR_CHSEL_2 | DMA_SxCR_CHSEL_0)                      /* Select Channel5 of DMA Instance */</td></tr>
<tr class="separator:ga029ed049accb0c851617101d14f18e4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaeb217bdb966acfbf4f189816d77a8c7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LL_DMA_CHANNEL_6</b>&#160;&#160;&#160;(DMA_SxCR_CHSEL_2 | DMA_SxCR_CHSEL_1)                      /* Select Channel6 of DMA Instance */</td></tr>
<tr class="separator:gaaeb217bdb966acfbf4f189816d77a8c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d42ca4b9a67f9e597a132e9020cb16f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LL_DMA_CHANNEL_7</b>&#160;&#160;&#160;(DMA_SxCR_CHSEL_2 | DMA_SxCR_CHSEL_1 | DMA_SxCR_CHSEL_0)   /* Select Channel7 of DMA Instance */</td></tr>
<tr class="separator:ga4d42ca4b9a67f9e597a132e9020cb16f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7bcf9304044266c631086d6fccc70a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_c___m_b_u_r_s_t.html#gac7bcf9304044266c631086d6fccc70a2">LL_DMA_MBURST_SINGLE</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:gac7bcf9304044266c631086d6fccc70a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9aa6a2d6eb3bf4f8d2c578cfd1c8c29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_c___m_b_u_r_s_t.html#gad9aa6a2d6eb3bf4f8d2c578cfd1c8c29">LL_DMA_MBURST_INC4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1e3931a8f14ffe008b8717e1b3232fca">DMA_SxCR_MBURST_0</a></td></tr>
<tr class="separator:gad9aa6a2d6eb3bf4f8d2c578cfd1c8c29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69b6e1a3f183c8a314e1d77ecb7a7943"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_c___m_b_u_r_s_t.html#ga69b6e1a3f183c8a314e1d77ecb7a7943">LL_DMA_MBURST_INC8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf28eac7212392083bbf1b3d475022b74">DMA_SxCR_MBURST_1</a></td></tr>
<tr class="separator:ga69b6e1a3f183c8a314e1d77ecb7a7943"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac29babf50839c7e75fc057cbf3f87b58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_c___m_b_u_r_s_t.html#gac29babf50839c7e75fc057cbf3f87b58">LL_DMA_MBURST_INC16</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga1e3931a8f14ffe008b8717e1b3232fca">DMA_SxCR_MBURST_0</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gaf28eac7212392083bbf1b3d475022b74">DMA_SxCR_MBURST_1</a>)</td></tr>
<tr class="separator:gac29babf50839c7e75fc057cbf3f87b58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefe2cfa7da42f5753aa4720ab0d55a4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_c___p_b_u_r_s_t.html#gaefe2cfa7da42f5753aa4720ab0d55a4e">LL_DMA_PBURST_SINGLE</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:gaefe2cfa7da42f5753aa4720ab0d55a4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd132a301b9d553043f64f26999322a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_c___p_b_u_r_s_t.html#gacd132a301b9d553043f64f26999322a9">LL_DMA_PBURST_INC4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadf0eee1ad1788868a194f95107057a16">DMA_SxCR_PBURST_0</a></td></tr>
<tr class="separator:gacd132a301b9d553043f64f26999322a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03e19b8b81a3e28cfbeae14e05b48f03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_c___p_b_u_r_s_t.html#ga03e19b8b81a3e28cfbeae14e05b48f03">LL_DMA_PBURST_INC8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga061207b2c654a0dd62e40187c9557eda">DMA_SxCR_PBURST_1</a></td></tr>
<tr class="separator:ga03e19b8b81a3e28cfbeae14e05b48f03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf205f6c1ea3f05ec13ab1aca1494c35c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_c___p_b_u_r_s_t.html#gaf205f6c1ea3f05ec13ab1aca1494c35c">LL_DMA_PBURST_INC16</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gadf0eee1ad1788868a194f95107057a16">DMA_SxCR_PBURST_0</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga061207b2c654a0dd62e40187c9557eda">DMA_SxCR_PBURST_1</a>)</td></tr>
<tr class="separator:gaf205f6c1ea3f05ec13ab1aca1494c35c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabea21e839025eb4008e7d615eb6cd651"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___f_i_f_o_m_o_d_e.html#gabea21e839025eb4008e7d615eb6cd651">LL_DMA_FIFOMODE_DISABLE</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:gabea21e839025eb4008e7d615eb6cd651"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80bd2b460c565b32ad62a1f3d2f40e3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___f_i_f_o_m_o_d_e.html#ga80bd2b460c565b32ad62a1f3d2f40e3b">LL_DMA_FIFOMODE_ENABLE</a>&#160;&#160;&#160;DMA_SxFCR_DMDIS</td></tr>
<tr class="separator:ga80bd2b460c565b32ad62a1f3d2f40e3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b4af6e0b991611fc7ec94b54676062d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_c___f_i_f_o_s_t_a_t_u_s__0.html#ga4b4af6e0b991611fc7ec94b54676062d">LL_DMA_FIFOSTATUS_0_25</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga4b4af6e0b991611fc7ec94b54676062d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19dfc9fdd621e9e315cbe7c11cf1de1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_c___f_i_f_o_s_t_a_t_u_s__0.html#ga19dfc9fdd621e9e315cbe7c11cf1de1a">LL_DMA_FIFOSTATUS_25_50</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaccf0cb1a99fb8265535b15fc6a428060">DMA_SxFCR_FS_0</a></td></tr>
<tr class="separator:ga19dfc9fdd621e9e315cbe7c11cf1de1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1392ae62c9d983eb77ef9822dc6e43d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_c___f_i_f_o_s_t_a_t_u_s__0.html#ga1392ae62c9d983eb77ef9822dc6e43d9">LL_DMA_FIFOSTATUS_50_75</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6b5dd8e40fe393762866522caa0ab842">DMA_SxFCR_FS_1</a></td></tr>
<tr class="separator:ga1392ae62c9d983eb77ef9822dc6e43d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc5c0834322463e336fbe9f9c53e30c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_c___f_i_f_o_s_t_a_t_u_s__0.html#gafc5c0834322463e336fbe9f9c53e30c1">LL_DMA_FIFOSTATUS_75_100</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga6b5dd8e40fe393762866522caa0ab842">DMA_SxFCR_FS_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gaccf0cb1a99fb8265535b15fc6a428060">DMA_SxFCR_FS_0</a>)</td></tr>
<tr class="separator:gafc5c0834322463e336fbe9f9c53e30c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d4fa7552b622c17b5bb7e44cb66e23a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_c___f_i_f_o_s_t_a_t_u_s__0.html#ga6d4fa7552b622c17b5bb7e44cb66e23a">LL_DMA_FIFOSTATUS_EMPTY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga51558a53d17a6deeed3937c15787361c">DMA_SxFCR_FS_2</a></td></tr>
<tr class="separator:ga6d4fa7552b622c17b5bb7e44cb66e23a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad953240d89b1d100cf9fc2006da3ecb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_c___f_i_f_o_s_t_a_t_u_s__0.html#gad953240d89b1d100cf9fc2006da3ecb0">LL_DMA_FIFOSTATUS_FULL</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga51558a53d17a6deeed3937c15787361c">DMA_SxFCR_FS_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gaccf0cb1a99fb8265535b15fc6a428060">DMA_SxFCR_FS_0</a>)</td></tr>
<tr class="separator:gad953240d89b1d100cf9fc2006da3ecb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga506ef4ca401748601ece5d171071e7e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_c___f_i_f_o_t_h_r_e_s_h_o_l_d.html#ga506ef4ca401748601ece5d171071e7e7">LL_DMA_FIFOTHRESHOLD_1_4</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga506ef4ca401748601ece5d171071e7e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecd3d8de9243a4946f4964c7d5e2e1c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_c___f_i_f_o_t_h_r_e_s_h_o_l_d.html#gaecd3d8de9243a4946f4964c7d5e2e1c2">LL_DMA_FIFOTHRESHOLD_1_2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga63716e11d34bca95927671055aa63fe8">DMA_SxFCR_FTH_0</a></td></tr>
<tr class="separator:gaecd3d8de9243a4946f4964c7d5e2e1c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga225473531c32e80fd2fa95c02334d462"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_c___f_i_f_o_t_h_r_e_s_h_o_l_d.html#ga225473531c32e80fd2fa95c02334d462">LL_DMA_FIFOTHRESHOLD_3_4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae3d780fc1222a183071c73e62a0524a1">DMA_SxFCR_FTH_1</a></td></tr>
<tr class="separator:ga225473531c32e80fd2fa95c02334d462"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bc6f7f5db189afd1e99b2a584f31406"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_c___f_i_f_o_t_h_r_e_s_h_o_l_d.html#ga5bc6f7f5db189afd1e99b2a584f31406">LL_DMA_FIFOTHRESHOLD_FULL</a>&#160;&#160;&#160;DMA_SxFCR_FTH</td></tr>
<tr class="separator:ga5bc6f7f5db189afd1e99b2a584f31406"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga440179ceacf75ed1526f35f58ed01f93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_c___c_u_r_r_e_n_t_t_a_r_g_e_t_m_e_m.html#ga440179ceacf75ed1526f35f58ed01f93">LL_DMA_CURRENTTARGETMEM0</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga440179ceacf75ed1526f35f58ed01f93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d32d01cb75832fd73ed9e2b7c6aa01a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_c___c_u_r_r_e_n_t_t_a_r_g_e_t_m_e_m.html#ga9d32d01cb75832fd73ed9e2b7c6aa01a">LL_DMA_CURRENTTARGETMEM1</a>&#160;&#160;&#160;DMA_SxCR_CT</td></tr>
<tr class="separator:ga9d32d01cb75832fd73ed9e2b7c6aa01a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b28ce081e0dffde0fb8b799b2a3b7c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_m___w_r_i_t_e___r_e_a_d.html#ga3b28ce081e0dffde0fb8b799b2a3b7c3">LL_DMA_WriteReg</a>(__INSTANCE__,  __REG__,  __VALUE__)&#160;&#160;&#160;WRITE_REG(__INSTANCE__-&gt;__REG__, (__VALUE__))</td></tr>
<tr class="memdesc:ga3b28ce081e0dffde0fb8b799b2a3b7c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write a value in DMA register.  <a href="group___d_m_a___l_l___e_m___w_r_i_t_e___r_e_a_d.html#ga3b28ce081e0dffde0fb8b799b2a3b7c3">More...</a><br /></td></tr>
<tr class="separator:ga3b28ce081e0dffde0fb8b799b2a3b7c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga445f3f438dbcc42abf09cd729692e5f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_m___w_r_i_t_e___r_e_a_d.html#ga445f3f438dbcc42abf09cd729692e5f2">LL_DMA_ReadReg</a>(__INSTANCE__,  __REG__)&#160;&#160;&#160;READ_REG(__INSTANCE__-&gt;__REG__)</td></tr>
<tr class="memdesc:ga445f3f438dbcc42abf09cd729692e5f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read a value in DMA register.  <a href="group___d_m_a___l_l___e_m___w_r_i_t_e___r_e_a_d.html#ga445f3f438dbcc42abf09cd729692e5f2">More...</a><br /></td></tr>
<tr class="separator:ga445f3f438dbcc42abf09cd729692e5f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga721ec9513e33d26f8e7977863cf2d2a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_m___c_o_n_v_e_r_t___d_m_ax_c_h_a_n_n_e_ly.html#ga721ec9513e33d26f8e7977863cf2d2a8">__LL_DMA_GET_INSTANCE</a>(__STREAM_INSTANCE__)&#160;&#160;&#160;(((uint32_t)(__STREAM_INSTANCE__) &gt; ((uint32_t)DMA1_Stream7)) ?  DMA2 : DMA1)</td></tr>
<tr class="memdesc:ga721ec9513e33d26f8e7977863cf2d2a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Convert DMAx_Streamy into DMAx.  <a href="group___d_m_a___l_l___e_m___c_o_n_v_e_r_t___d_m_ax_c_h_a_n_n_e_ly.html#ga721ec9513e33d26f8e7977863cf2d2a8">More...</a><br /></td></tr>
<tr class="separator:ga721ec9513e33d26f8e7977863cf2d2a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga549f33bb121eb562219925dbf78609a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_m___c_o_n_v_e_r_t___d_m_ax_c_h_a_n_n_e_ly.html#ga549f33bb121eb562219925dbf78609a4">__LL_DMA_GET_STREAM</a>(__STREAM_INSTANCE__)</td></tr>
<tr class="memdesc:ga549f33bb121eb562219925dbf78609a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Convert DMAx_Streamy into LL_DMA_STREAM_y.  <a href="group___d_m_a___l_l___e_m___c_o_n_v_e_r_t___d_m_ax_c_h_a_n_n_e_ly.html#ga549f33bb121eb562219925dbf78609a4">More...</a><br /></td></tr>
<tr class="separator:ga549f33bb121eb562219925dbf78609a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f4b6125203f0af2755fe810f0a3c9f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_m___c_o_n_v_e_r_t___d_m_ax_c_h_a_n_n_e_ly.html#ga1f4b6125203f0af2755fe810f0a3c9f3">__LL_DMA_GET_STREAM_INSTANCE</a>(__DMA_INSTANCE__,  __STREAM__)</td></tr>
<tr class="memdesc:ga1f4b6125203f0af2755fe810f0a3c9f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Convert DMA Instance DMAx and LL_DMA_STREAM_y into DMAx_Streamy.  <a href="group___d_m_a___l_l___e_m___c_o_n_v_e_r_t___d_m_ax_c_h_a_n_n_e_ly.html#ga1f4b6125203f0af2755fe810f0a3c9f3">More...</a><br /></td></tr>
<tr class="separator:ga1f4b6125203f0af2755fe810f0a3c9f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga721e4a887c99ccb441e06cafea61a115"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___configuration.html#ga721e4a887c99ccb441e06cafea61a115">LL_DMA_EnableStream</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</td></tr>
<tr class="memdesc:ga721e4a887c99ccb441e06cafea61a115"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable DMA stream. @rmtoll CR EN LL_DMA_EnableStream.  <a href="group___d_m_a___l_l___e_f___configuration.html#ga721e4a887c99ccb441e06cafea61a115">More...</a><br /></td></tr>
<tr class="separator:ga721e4a887c99ccb441e06cafea61a115"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc9c414977384b6d8f7be63caef7080d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___configuration.html#gadc9c414977384b6d8f7be63caef7080d">LL_DMA_DisableStream</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</td></tr>
<tr class="memdesc:gadc9c414977384b6d8f7be63caef7080d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable DMA stream. @rmtoll CR EN LL_DMA_DisableStream.  <a href="group___d_m_a___l_l___e_f___configuration.html#gadc9c414977384b6d8f7be63caef7080d">More...</a><br /></td></tr>
<tr class="separator:gadc9c414977384b6d8f7be63caef7080d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga441a8d6f3fcef0908678bd9163cc4927"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___configuration.html#ga441a8d6f3fcef0908678bd9163cc4927">LL_DMA_IsEnabledStream</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</td></tr>
<tr class="memdesc:ga441a8d6f3fcef0908678bd9163cc4927"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if DMA stream is enabled or disabled. @rmtoll CR EN LL_DMA_IsEnabledStream.  <a href="group___d_m_a___l_l___e_f___configuration.html#ga441a8d6f3fcef0908678bd9163cc4927">More...</a><br /></td></tr>
<tr class="separator:ga441a8d6f3fcef0908678bd9163cc4927"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c7420962d9b4acffff30db76fe164da"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___configuration.html#ga0c7420962d9b4acffff30db76fe164da">LL_DMA_ConfigTransfer</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream, uint32_t Configuration)</td></tr>
<tr class="memdesc:ga0c7420962d9b4acffff30db76fe164da"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure all parameters linked to DMA transfer. @rmtoll CR DIR LL_DMA_ConfigTransfer<br  />
 CR CIRC LL_DMA_ConfigTransfer<br  />
 CR PINC LL_DMA_ConfigTransfer<br  />
 CR MINC LL_DMA_ConfigTransfer<br  />
 CR PSIZE LL_DMA_ConfigTransfer<br  />
 CR MSIZE LL_DMA_ConfigTransfer<br  />
 CR PL LL_DMA_ConfigTransfer<br  />
 CR PFCTRL LL_DMA_ConfigTransfer.  <a href="group___d_m_a___l_l___e_f___configuration.html#ga0c7420962d9b4acffff30db76fe164da">More...</a><br /></td></tr>
<tr class="separator:ga0c7420962d9b4acffff30db76fe164da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79c41176283eb11604b818cdfbbea778"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___configuration.html#ga79c41176283eb11604b818cdfbbea778">LL_DMA_SetDataTransferDirection</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream, uint32_t Direction)</td></tr>
<tr class="memdesc:ga79c41176283eb11604b818cdfbbea778"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Data transfer direction (read from peripheral or from memory). @rmtoll CR DIR LL_DMA_SetDataTransferDirection.  <a href="group___d_m_a___l_l___e_f___configuration.html#ga79c41176283eb11604b818cdfbbea778">More...</a><br /></td></tr>
<tr class="separator:ga79c41176283eb11604b818cdfbbea778"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b85ea01032d64e6277aec0a85ddbec7"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___configuration.html#ga7b85ea01032d64e6277aec0a85ddbec7">LL_DMA_GetDataTransferDirection</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</td></tr>
<tr class="memdesc:ga7b85ea01032d64e6277aec0a85ddbec7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Data transfer direction (read from peripheral or from memory). @rmtoll CR DIR LL_DMA_GetDataTransferDirection.  <a href="group___d_m_a___l_l___e_f___configuration.html#ga7b85ea01032d64e6277aec0a85ddbec7">More...</a><br /></td></tr>
<tr class="separator:ga7b85ea01032d64e6277aec0a85ddbec7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc3f96b0de0773cda98edd7cbceae053"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___configuration.html#gafc3f96b0de0773cda98edd7cbceae053">LL_DMA_SetMode</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream, uint32_t Mode)</td></tr>
<tr class="memdesc:gafc3f96b0de0773cda98edd7cbceae053"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set DMA mode normal, circular or peripheral flow control. @rmtoll CR CIRC LL_DMA_SetMode<br  />
 CR PFCTRL LL_DMA_SetMode.  <a href="group___d_m_a___l_l___e_f___configuration.html#gafc3f96b0de0773cda98edd7cbceae053">More...</a><br /></td></tr>
<tr class="separator:gafc3f96b0de0773cda98edd7cbceae053"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac16fc673c14145be3190049aba102b85"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___configuration.html#gac16fc673c14145be3190049aba102b85">LL_DMA_GetMode</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</td></tr>
<tr class="memdesc:gac16fc673c14145be3190049aba102b85"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get DMA mode normal, circular or peripheral flow control. @rmtoll CR CIRC LL_DMA_GetMode<br  />
 CR PFCTRL LL_DMA_GetMode.  <a href="group___d_m_a___l_l___e_f___configuration.html#gac16fc673c14145be3190049aba102b85">More...</a><br /></td></tr>
<tr class="separator:gac16fc673c14145be3190049aba102b85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf18acea403163fc37f6a0b5bca73b0a5"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___configuration.html#gaf18acea403163fc37f6a0b5bca73b0a5">LL_DMA_SetPeriphIncMode</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream, uint32_t IncrementMode)</td></tr>
<tr class="memdesc:gaf18acea403163fc37f6a0b5bca73b0a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Peripheral increment mode. @rmtoll CR PINC LL_DMA_SetPeriphIncMode.  <a href="group___d_m_a___l_l___e_f___configuration.html#gaf18acea403163fc37f6a0b5bca73b0a5">More...</a><br /></td></tr>
<tr class="separator:gaf18acea403163fc37f6a0b5bca73b0a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf30667fcf612a2b4449ebd28f979fb25"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___configuration.html#gaf30667fcf612a2b4449ebd28f979fb25">LL_DMA_GetPeriphIncMode</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</td></tr>
<tr class="memdesc:gaf30667fcf612a2b4449ebd28f979fb25"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Peripheral increment mode. @rmtoll CR PINC LL_DMA_GetPeriphIncMode.  <a href="group___d_m_a___l_l___e_f___configuration.html#gaf30667fcf612a2b4449ebd28f979fb25">More...</a><br /></td></tr>
<tr class="separator:gaf30667fcf612a2b4449ebd28f979fb25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05026691c1310519124ab536e6d4b50d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___configuration.html#ga05026691c1310519124ab536e6d4b50d">LL_DMA_SetMemoryIncMode</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream, uint32_t IncrementMode)</td></tr>
<tr class="memdesc:ga05026691c1310519124ab536e6d4b50d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Memory increment mode. @rmtoll CR MINC LL_DMA_SetMemoryIncMode.  <a href="group___d_m_a___l_l___e_f___configuration.html#ga05026691c1310519124ab536e6d4b50d">More...</a><br /></td></tr>
<tr class="separator:ga05026691c1310519124ab536e6d4b50d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9da294497800798e57eccccb81f58be"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___configuration.html#gae9da294497800798e57eccccb81f58be">LL_DMA_GetMemoryIncMode</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</td></tr>
<tr class="memdesc:gae9da294497800798e57eccccb81f58be"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Memory increment mode. @rmtoll CR MINC LL_DMA_GetMemoryIncMode.  <a href="group___d_m_a___l_l___e_f___configuration.html#gae9da294497800798e57eccccb81f58be">More...</a><br /></td></tr>
<tr class="separator:gae9da294497800798e57eccccb81f58be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ffabdea39aab7e7dbb82f27df496ad4"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___configuration.html#ga7ffabdea39aab7e7dbb82f27df496ad4">LL_DMA_SetPeriphSize</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream, uint32_t Size)</td></tr>
<tr class="memdesc:ga7ffabdea39aab7e7dbb82f27df496ad4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Peripheral size. @rmtoll CR PSIZE LL_DMA_SetPeriphSize.  <a href="group___d_m_a___l_l___e_f___configuration.html#ga7ffabdea39aab7e7dbb82f27df496ad4">More...</a><br /></td></tr>
<tr class="separator:ga7ffabdea39aab7e7dbb82f27df496ad4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7e8ae12446881258568a7790ccba69e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___configuration.html#gac7e8ae12446881258568a7790ccba69e">LL_DMA_GetPeriphSize</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</td></tr>
<tr class="memdesc:gac7e8ae12446881258568a7790ccba69e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Peripheral size. @rmtoll CR PSIZE LL_DMA_GetPeriphSize.  <a href="group___d_m_a___l_l___e_f___configuration.html#gac7e8ae12446881258568a7790ccba69e">More...</a><br /></td></tr>
<tr class="separator:gac7e8ae12446881258568a7790ccba69e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4ad75a9a0c55cf2bb4bb816521ec313"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___configuration.html#gac4ad75a9a0c55cf2bb4bb816521ec313">LL_DMA_SetMemorySize</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream, uint32_t Size)</td></tr>
<tr class="memdesc:gac4ad75a9a0c55cf2bb4bb816521ec313"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Memory size. @rmtoll CR MSIZE LL_DMA_SetMemorySize.  <a href="group___d_m_a___l_l___e_f___configuration.html#gac4ad75a9a0c55cf2bb4bb816521ec313">More...</a><br /></td></tr>
<tr class="separator:gac4ad75a9a0c55cf2bb4bb816521ec313"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dc848db6c04c3f8a5b6a551f20e3a7d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___configuration.html#ga9dc848db6c04c3f8a5b6a551f20e3a7d">LL_DMA_GetMemorySize</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</td></tr>
<tr class="memdesc:ga9dc848db6c04c3f8a5b6a551f20e3a7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Memory size. @rmtoll CR MSIZE LL_DMA_GetMemorySize.  <a href="group___d_m_a___l_l___e_f___configuration.html#ga9dc848db6c04c3f8a5b6a551f20e3a7d">More...</a><br /></td></tr>
<tr class="separator:ga9dc848db6c04c3f8a5b6a551f20e3a7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga843800203806689ddd652b4e7d8ae70b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___configuration.html#ga843800203806689ddd652b4e7d8ae70b">LL_DMA_SetIncOffsetSize</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream, uint32_t OffsetSize)</td></tr>
<tr class="memdesc:ga843800203806689ddd652b4e7d8ae70b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Peripheral increment offset size. @rmtoll CR PINCOS LL_DMA_SetIncOffsetSize.  <a href="group___d_m_a___l_l___e_f___configuration.html#ga843800203806689ddd652b4e7d8ae70b">More...</a><br /></td></tr>
<tr class="separator:ga843800203806689ddd652b4e7d8ae70b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa264c296b151bf924bc061a02867da92"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___configuration.html#gaa264c296b151bf924bc061a02867da92">LL_DMA_GetIncOffsetSize</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</td></tr>
<tr class="memdesc:gaa264c296b151bf924bc061a02867da92"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Peripheral increment offset size. @rmtoll CR PINCOS LL_DMA_GetIncOffsetSize.  <a href="group___d_m_a___l_l___e_f___configuration.html#gaa264c296b151bf924bc061a02867da92">More...</a><br /></td></tr>
<tr class="separator:gaa264c296b151bf924bc061a02867da92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacddeebd0c86bff8a60b835d324c5465f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___configuration.html#gacddeebd0c86bff8a60b835d324c5465f">LL_DMA_SetStreamPriorityLevel</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream, uint32_t Priority)</td></tr>
<tr class="memdesc:gacddeebd0c86bff8a60b835d324c5465f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Stream priority level. @rmtoll CR PL LL_DMA_SetStreamPriorityLevel.  <a href="group___d_m_a___l_l___e_f___configuration.html#gacddeebd0c86bff8a60b835d324c5465f">More...</a><br /></td></tr>
<tr class="separator:gacddeebd0c86bff8a60b835d324c5465f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5aecd177a07877739642acec49a2681"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___configuration.html#gab5aecd177a07877739642acec49a2681">LL_DMA_GetStreamPriorityLevel</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</td></tr>
<tr class="memdesc:gab5aecd177a07877739642acec49a2681"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Stream priority level. @rmtoll CR PL LL_DMA_GetStreamPriorityLevel.  <a href="group___d_m_a___l_l___e_f___configuration.html#gab5aecd177a07877739642acec49a2681">More...</a><br /></td></tr>
<tr class="separator:gab5aecd177a07877739642acec49a2681"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca4fed2bfe8cc5b121cdb938e58309a2"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___configuration.html#gaca4fed2bfe8cc5b121cdb938e58309a2">LL_DMA_SetDataLength</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream, uint32_t NbData)</td></tr>
<tr class="memdesc:gaca4fed2bfe8cc5b121cdb938e58309a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Number of data to transfer. @rmtoll NDTR NDT LL_DMA_SetDataLength.  <a href="group___d_m_a___l_l___e_f___configuration.html#gaca4fed2bfe8cc5b121cdb938e58309a2">More...</a><br /></td></tr>
<tr class="separator:gaca4fed2bfe8cc5b121cdb938e58309a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75aa89b9fa430665c43e75833ec129b4"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___configuration.html#ga75aa89b9fa430665c43e75833ec129b4">LL_DMA_GetDataLength</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</td></tr>
<tr class="memdesc:ga75aa89b9fa430665c43e75833ec129b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Number of data to transfer. @rmtoll NDTR NDT LL_DMA_GetDataLength.  <a href="group___d_m_a___l_l___e_f___configuration.html#ga75aa89b9fa430665c43e75833ec129b4">More...</a><br /></td></tr>
<tr class="separator:ga75aa89b9fa430665c43e75833ec129b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87ab01e8a5c27250d70e5ccfe67d2f54"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___configuration.html#ga87ab01e8a5c27250d70e5ccfe67d2f54">LL_DMA_SetChannelSelection</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream, uint32_t Channel)</td></tr>
<tr class="memdesc:ga87ab01e8a5c27250d70e5ccfe67d2f54"><td class="mdescLeft">&#160;</td><td class="mdescRight">Select Channel number associated to the Stream. @rmtoll CR CHSEL LL_DMA_SetChannelSelection.  <a href="group___d_m_a___l_l___e_f___configuration.html#ga87ab01e8a5c27250d70e5ccfe67d2f54">More...</a><br /></td></tr>
<tr class="separator:ga87ab01e8a5c27250d70e5ccfe67d2f54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57add0cb5164fec59285b6fec80fb950"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___configuration.html#ga57add0cb5164fec59285b6fec80fb950">LL_DMA_GetChannelSelection</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</td></tr>
<tr class="memdesc:ga57add0cb5164fec59285b6fec80fb950"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the Channel number associated to the Stream. @rmtoll CR CHSEL LL_DMA_GetChannelSelection.  <a href="group___d_m_a___l_l___e_f___configuration.html#ga57add0cb5164fec59285b6fec80fb950">More...</a><br /></td></tr>
<tr class="separator:ga57add0cb5164fec59285b6fec80fb950"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41c4be91af7ae077d9dfc190a0554c40"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___configuration.html#ga41c4be91af7ae077d9dfc190a0554c40">LL_DMA_SetMemoryBurstxfer</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream, uint32_t Mburst)</td></tr>
<tr class="memdesc:ga41c4be91af7ae077d9dfc190a0554c40"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Memory burst transfer configuration. @rmtoll CR MBURST LL_DMA_SetMemoryBurstxfer.  <a href="group___d_m_a___l_l___e_f___configuration.html#ga41c4be91af7ae077d9dfc190a0554c40">More...</a><br /></td></tr>
<tr class="separator:ga41c4be91af7ae077d9dfc190a0554c40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84015fbdb6e3aab3968ec6b973098a11"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___configuration.html#ga84015fbdb6e3aab3968ec6b973098a11">LL_DMA_GetMemoryBurstxfer</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</td></tr>
<tr class="memdesc:ga84015fbdb6e3aab3968ec6b973098a11"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Memory burst transfer configuration. @rmtoll CR MBURST LL_DMA_GetMemoryBurstxfer.  <a href="group___d_m_a___l_l___e_f___configuration.html#ga84015fbdb6e3aab3968ec6b973098a11">More...</a><br /></td></tr>
<tr class="separator:ga84015fbdb6e3aab3968ec6b973098a11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67698acc70a85f7dfc82d3acb5ba4152"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___configuration.html#ga67698acc70a85f7dfc82d3acb5ba4152">LL_DMA_SetPeriphBurstxfer</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream, uint32_t Pburst)</td></tr>
<tr class="memdesc:ga67698acc70a85f7dfc82d3acb5ba4152"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Peripheral burst transfer configuration. @rmtoll CR PBURST LL_DMA_SetPeriphBurstxfer.  <a href="group___d_m_a___l_l___e_f___configuration.html#ga67698acc70a85f7dfc82d3acb5ba4152">More...</a><br /></td></tr>
<tr class="separator:ga67698acc70a85f7dfc82d3acb5ba4152"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0217e5a2f99d81d8bd2cf7da1262d04"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___configuration.html#gab0217e5a2f99d81d8bd2cf7da1262d04">LL_DMA_GetPeriphBurstxfer</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</td></tr>
<tr class="memdesc:gab0217e5a2f99d81d8bd2cf7da1262d04"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Peripheral burst transfer configuration. @rmtoll CR PBURST LL_DMA_GetPeriphBurstxfer.  <a href="group___d_m_a___l_l___e_f___configuration.html#gab0217e5a2f99d81d8bd2cf7da1262d04">More...</a><br /></td></tr>
<tr class="separator:gab0217e5a2f99d81d8bd2cf7da1262d04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbd4a8abd968e672c4746633a10ec1ac"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___configuration.html#gafbd4a8abd968e672c4746633a10ec1ac">LL_DMA_SetCurrentTargetMem</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream, uint32_t CurrentMemory)</td></tr>
<tr class="memdesc:gafbd4a8abd968e672c4746633a10ec1ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Current target (only in double buffer mode) to Memory 1 or Memory 0. @rmtoll CR CT LL_DMA_SetCurrentTargetMem.  <a href="group___d_m_a___l_l___e_f___configuration.html#gafbd4a8abd968e672c4746633a10ec1ac">More...</a><br /></td></tr>
<tr class="separator:gafbd4a8abd968e672c4746633a10ec1ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0752e6b3ff5f36144517a4fdc948675a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___configuration.html#ga0752e6b3ff5f36144517a4fdc948675a">LL_DMA_GetCurrentTargetMem</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</td></tr>
<tr class="memdesc:ga0752e6b3ff5f36144517a4fdc948675a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Current target (only in double buffer mode) to Memory 1 or Memory 0. @rmtoll CR CT LL_DMA_GetCurrentTargetMem.  <a href="group___d_m_a___l_l___e_f___configuration.html#ga0752e6b3ff5f36144517a4fdc948675a">More...</a><br /></td></tr>
<tr class="separator:ga0752e6b3ff5f36144517a4fdc948675a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54624c8217b505c4cca5f2d824b383c6"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___configuration.html#ga54624c8217b505c4cca5f2d824b383c6">LL_DMA_EnableDoubleBufferMode</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</td></tr>
<tr class="memdesc:ga54624c8217b505c4cca5f2d824b383c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the double buffer mode. @rmtoll CR DBM LL_DMA_EnableDoubleBufferMode.  <a href="group___d_m_a___l_l___e_f___configuration.html#ga54624c8217b505c4cca5f2d824b383c6">More...</a><br /></td></tr>
<tr class="separator:ga54624c8217b505c4cca5f2d824b383c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5591177e33dc46862e7ce28cd2fb5a9c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___configuration.html#ga5591177e33dc46862e7ce28cd2fb5a9c">LL_DMA_DisableDoubleBufferMode</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</td></tr>
<tr class="memdesc:ga5591177e33dc46862e7ce28cd2fb5a9c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the double buffer mode. @rmtoll CR DBM LL_DMA_DisableDoubleBufferMode.  <a href="group___d_m_a___l_l___e_f___configuration.html#ga5591177e33dc46862e7ce28cd2fb5a9c">More...</a><br /></td></tr>
<tr class="separator:ga5591177e33dc46862e7ce28cd2fb5a9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57c55882300deb2fe3cc45149227e5f0"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___configuration.html#ga57c55882300deb2fe3cc45149227e5f0">LL_DMA_GetFIFOStatus</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</td></tr>
<tr class="memdesc:ga57c55882300deb2fe3cc45149227e5f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get FIFO status. @rmtoll FCR FS LL_DMA_GetFIFOStatus.  <a href="group___d_m_a___l_l___e_f___configuration.html#ga57c55882300deb2fe3cc45149227e5f0">More...</a><br /></td></tr>
<tr class="separator:ga57c55882300deb2fe3cc45149227e5f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58f592fbc999e1707aa2e3709c704bcc"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___configuration.html#ga58f592fbc999e1707aa2e3709c704bcc">LL_DMA_DisableFifoMode</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</td></tr>
<tr class="memdesc:ga58f592fbc999e1707aa2e3709c704bcc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Fifo mode. @rmtoll FCR DMDIS LL_DMA_DisableFifoMode.  <a href="group___d_m_a___l_l___e_f___configuration.html#ga58f592fbc999e1707aa2e3709c704bcc">More...</a><br /></td></tr>
<tr class="separator:ga58f592fbc999e1707aa2e3709c704bcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bdbbef8b81a467e21f558c02d3a29f2"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___configuration.html#ga3bdbbef8b81a467e21f558c02d3a29f2">LL_DMA_EnableFifoMode</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</td></tr>
<tr class="memdesc:ga3bdbbef8b81a467e21f558c02d3a29f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Fifo mode. @rmtoll FCR DMDIS LL_DMA_EnableFifoMode.  <a href="group___d_m_a___l_l___e_f___configuration.html#ga3bdbbef8b81a467e21f558c02d3a29f2">More...</a><br /></td></tr>
<tr class="separator:ga3bdbbef8b81a467e21f558c02d3a29f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeca2b391fab53bd8675ad58213208d8b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___configuration.html#gaeca2b391fab53bd8675ad58213208d8b">LL_DMA_SetFIFOThreshold</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream, uint32_t Threshold)</td></tr>
<tr class="memdesc:gaeca2b391fab53bd8675ad58213208d8b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Select FIFO threshold. @rmtoll FCR FTH LL_DMA_SetFIFOThreshold.  <a href="group___d_m_a___l_l___e_f___configuration.html#gaeca2b391fab53bd8675ad58213208d8b">More...</a><br /></td></tr>
<tr class="separator:gaeca2b391fab53bd8675ad58213208d8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0318e0619e7f9a4c264ff0d78533d528"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___configuration.html#ga0318e0619e7f9a4c264ff0d78533d528">LL_DMA_GetFIFOThreshold</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</td></tr>
<tr class="memdesc:ga0318e0619e7f9a4c264ff0d78533d528"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get FIFO threshold. @rmtoll FCR FTH LL_DMA_GetFIFOThreshold.  <a href="group___d_m_a___l_l___e_f___configuration.html#ga0318e0619e7f9a4c264ff0d78533d528">More...</a><br /></td></tr>
<tr class="separator:ga0318e0619e7f9a4c264ff0d78533d528"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafab2360de7dd2114325e1d35a94ceef2"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___configuration.html#gafab2360de7dd2114325e1d35a94ceef2">LL_DMA_ConfigFifo</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream, uint32_t FifoMode, uint32_t FifoThreshold)</td></tr>
<tr class="memdesc:gafab2360de7dd2114325e1d35a94ceef2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure the FIFO . @rmtoll FCR FTH LL_DMA_ConfigFifo<br  />
 FCR DMDIS LL_DMA_ConfigFifo.  <a href="group___d_m_a___l_l___e_f___configuration.html#gafab2360de7dd2114325e1d35a94ceef2">More...</a><br /></td></tr>
<tr class="separator:gafab2360de7dd2114325e1d35a94ceef2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38ae844aac87225d19066d97421a2dea"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___configuration.html#ga38ae844aac87225d19066d97421a2dea">LL_DMA_ConfigAddresses</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream, uint32_t SrcAddress, uint32_t DstAddress, uint32_t Direction)</td></tr>
<tr class="memdesc:ga38ae844aac87225d19066d97421a2dea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure the Source and Destination addresses.  <a href="group___d_m_a___l_l___e_f___configuration.html#ga38ae844aac87225d19066d97421a2dea">More...</a><br /></td></tr>
<tr class="separator:ga38ae844aac87225d19066d97421a2dea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeec4c9238d597597709eb90d1c50da1b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___configuration.html#gaeec4c9238d597597709eb90d1c50da1b">LL_DMA_SetMemoryAddress</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream, uint32_t MemoryAddress)</td></tr>
<tr class="memdesc:gaeec4c9238d597597709eb90d1c50da1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the Memory address. @rmtoll M0AR M0A LL_DMA_SetMemoryAddress.  <a href="group___d_m_a___l_l___e_f___configuration.html#gaeec4c9238d597597709eb90d1c50da1b">More...</a><br /></td></tr>
<tr class="separator:gaeec4c9238d597597709eb90d1c50da1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08dddee582d8d6601f0c3073f34689b6"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___configuration.html#ga08dddee582d8d6601f0c3073f34689b6">LL_DMA_SetPeriphAddress</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream, uint32_t PeriphAddress)</td></tr>
<tr class="memdesc:ga08dddee582d8d6601f0c3073f34689b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the Peripheral address. @rmtoll PAR PA LL_DMA_SetPeriphAddress.  <a href="group___d_m_a___l_l___e_f___configuration.html#ga08dddee582d8d6601f0c3073f34689b6">More...</a><br /></td></tr>
<tr class="separator:ga08dddee582d8d6601f0c3073f34689b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3dad88e97aa0f182e088d2345e231eec"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___configuration.html#ga3dad88e97aa0f182e088d2345e231eec">LL_DMA_GetMemoryAddress</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</td></tr>
<tr class="memdesc:ga3dad88e97aa0f182e088d2345e231eec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the Memory address. @rmtoll M0AR M0A LL_DMA_GetMemoryAddress.  <a href="group___d_m_a___l_l___e_f___configuration.html#ga3dad88e97aa0f182e088d2345e231eec">More...</a><br /></td></tr>
<tr class="separator:ga3dad88e97aa0f182e088d2345e231eec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e235dc96dffd9c2aec02681a10589d9"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___configuration.html#ga5e235dc96dffd9c2aec02681a10589d9">LL_DMA_GetPeriphAddress</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</td></tr>
<tr class="memdesc:ga5e235dc96dffd9c2aec02681a10589d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the Peripheral address. @rmtoll PAR PA LL_DMA_GetPeriphAddress.  <a href="group___d_m_a___l_l___e_f___configuration.html#ga5e235dc96dffd9c2aec02681a10589d9">More...</a><br /></td></tr>
<tr class="separator:ga5e235dc96dffd9c2aec02681a10589d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga571ac7e041332380724cb9d5cebbe05e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___configuration.html#ga571ac7e041332380724cb9d5cebbe05e">LL_DMA_SetM2MSrcAddress</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream, uint32_t MemoryAddress)</td></tr>
<tr class="memdesc:ga571ac7e041332380724cb9d5cebbe05e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the Memory to Memory Source address. @rmtoll PAR PA LL_DMA_SetM2MSrcAddress.  <a href="group___d_m_a___l_l___e_f___configuration.html#ga571ac7e041332380724cb9d5cebbe05e">More...</a><br /></td></tr>
<tr class="separator:ga571ac7e041332380724cb9d5cebbe05e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfa14a85d7db83b070137415ca3504ad"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___configuration.html#gabfa14a85d7db83b070137415ca3504ad">LL_DMA_SetM2MDstAddress</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream, uint32_t MemoryAddress)</td></tr>
<tr class="memdesc:gabfa14a85d7db83b070137415ca3504ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the Memory to Memory Destination address. @rmtoll M0AR M0A LL_DMA_SetM2MDstAddress.  <a href="group___d_m_a___l_l___e_f___configuration.html#gabfa14a85d7db83b070137415ca3504ad">More...</a><br /></td></tr>
<tr class="separator:gabfa14a85d7db83b070137415ca3504ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6aae73217f3d551f337311657b27964"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___configuration.html#gab6aae73217f3d551f337311657b27964">LL_DMA_GetM2MSrcAddress</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</td></tr>
<tr class="memdesc:gab6aae73217f3d551f337311657b27964"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the Memory to Memory Source address. @rmtoll PAR PA LL_DMA_GetM2MSrcAddress.  <a href="group___d_m_a___l_l___e_f___configuration.html#gab6aae73217f3d551f337311657b27964">More...</a><br /></td></tr>
<tr class="separator:gab6aae73217f3d551f337311657b27964"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4c63763d869d05dc6139b1e47737e03"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___configuration.html#gaa4c63763d869d05dc6139b1e47737e03">LL_DMA_GetM2MDstAddress</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</td></tr>
<tr class="memdesc:gaa4c63763d869d05dc6139b1e47737e03"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the Memory to Memory Destination address. @rmtoll M0AR M0A LL_DMA_GetM2MDstAddress.  <a href="group___d_m_a___l_l___e_f___configuration.html#gaa4c63763d869d05dc6139b1e47737e03">More...</a><br /></td></tr>
<tr class="separator:gaa4c63763d869d05dc6139b1e47737e03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bee64e8d4dc627946c83e5b4f9ca7ce"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___configuration.html#ga0bee64e8d4dc627946c83e5b4f9ca7ce">LL_DMA_SetMemory1Address</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream, uint32_t Address)</td></tr>
<tr class="memdesc:ga0bee64e8d4dc627946c83e5b4f9ca7ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Memory 1 address (used in case of Double buffer mode). @rmtoll M1AR M1A LL_DMA_SetMemory1Address.  <a href="group___d_m_a___l_l___e_f___configuration.html#ga0bee64e8d4dc627946c83e5b4f9ca7ce">More...</a><br /></td></tr>
<tr class="separator:ga0bee64e8d4dc627946c83e5b4f9ca7ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0b9f33f0a457da784b543f62ef2dc5b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___configuration.html#gaa0b9f33f0a457da784b543f62ef2dc5b">LL_DMA_GetMemory1Address</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</td></tr>
<tr class="memdesc:gaa0b9f33f0a457da784b543f62ef2dc5b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Memory 1 address (used in case of Double buffer mode). @rmtoll M1AR M1A LL_DMA_GetMemory1Address.  <a href="group___d_m_a___l_l___e_f___configuration.html#gaa0b9f33f0a457da784b543f62ef2dc5b">More...</a><br /></td></tr>
<tr class="separator:gaa0b9f33f0a457da784b543f62ef2dc5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga394bb5e27f116671c481faa2bac424e4"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga394bb5e27f116671c481faa2bac424e4">LL_DMA_IsActiveFlag_HT0</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:ga394bb5e27f116671c481faa2bac424e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Stream 0 half transfer flag. @rmtoll LISR HTIF0 LL_DMA_IsActiveFlag_HT0.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga394bb5e27f116671c481faa2bac424e4">More...</a><br /></td></tr>
<tr class="separator:ga394bb5e27f116671c481faa2bac424e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0772fe1dd8f348727183cc73546ba02"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gaf0772fe1dd8f348727183cc73546ba02">LL_DMA_IsActiveFlag_HT1</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:gaf0772fe1dd8f348727183cc73546ba02"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Stream 1 half transfer flag. @rmtoll LISR HTIF1 LL_DMA_IsActiveFlag_HT1.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gaf0772fe1dd8f348727183cc73546ba02">More...</a><br /></td></tr>
<tr class="separator:gaf0772fe1dd8f348727183cc73546ba02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82a9f3ae177f1130f6822ce7ccfda6b2"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga82a9f3ae177f1130f6822ce7ccfda6b2">LL_DMA_IsActiveFlag_HT2</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:ga82a9f3ae177f1130f6822ce7ccfda6b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Stream 2 half transfer flag. @rmtoll LISR HTIF2 LL_DMA_IsActiveFlag_HT2.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga82a9f3ae177f1130f6822ce7ccfda6b2">More...</a><br /></td></tr>
<tr class="separator:ga82a9f3ae177f1130f6822ce7ccfda6b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e73a912871070c3dd17cad9cc0a8381"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga0e73a912871070c3dd17cad9cc0a8381">LL_DMA_IsActiveFlag_HT3</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:ga0e73a912871070c3dd17cad9cc0a8381"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Stream 3 half transfer flag. @rmtoll LISR HTIF3 LL_DMA_IsActiveFlag_HT3.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga0e73a912871070c3dd17cad9cc0a8381">More...</a><br /></td></tr>
<tr class="separator:ga0e73a912871070c3dd17cad9cc0a8381"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c0b15c62a1e9920bb1824bb897abf6f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga0c0b15c62a1e9920bb1824bb897abf6f">LL_DMA_IsActiveFlag_HT4</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:ga0c0b15c62a1e9920bb1824bb897abf6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Stream 4 half transfer flag. @rmtoll HISR HTIF4 LL_DMA_IsActiveFlag_HT4.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga0c0b15c62a1e9920bb1824bb897abf6f">More...</a><br /></td></tr>
<tr class="separator:ga0c0b15c62a1e9920bb1824bb897abf6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c27eb9e08e17a65c2bbc7905095679e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga8c27eb9e08e17a65c2bbc7905095679e">LL_DMA_IsActiveFlag_HT5</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:ga8c27eb9e08e17a65c2bbc7905095679e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Stream 5 half transfer flag. @rmtoll HISR HTIF0 LL_DMA_IsActiveFlag_HT5.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga8c27eb9e08e17a65c2bbc7905095679e">More...</a><br /></td></tr>
<tr class="separator:ga8c27eb9e08e17a65c2bbc7905095679e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab86e74972d93953a926f16f00fbdea11"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gab86e74972d93953a926f16f00fbdea11">LL_DMA_IsActiveFlag_HT6</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:gab86e74972d93953a926f16f00fbdea11"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Stream 6 half transfer flag. @rmtoll HISR HTIF6 LL_DMA_IsActiveFlag_HT6.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gab86e74972d93953a926f16f00fbdea11">More...</a><br /></td></tr>
<tr class="separator:gab86e74972d93953a926f16f00fbdea11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9226c11a1ad46cd79bd5ebb3770f7611"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga9226c11a1ad46cd79bd5ebb3770f7611">LL_DMA_IsActiveFlag_HT7</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:ga9226c11a1ad46cd79bd5ebb3770f7611"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Stream 7 half transfer flag. @rmtoll HISR HTIF7 LL_DMA_IsActiveFlag_HT7.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga9226c11a1ad46cd79bd5ebb3770f7611">More...</a><br /></td></tr>
<tr class="separator:ga9226c11a1ad46cd79bd5ebb3770f7611"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee2ad82bf3bbac3a2cd3c45360f63710"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gaee2ad82bf3bbac3a2cd3c45360f63710">LL_DMA_IsActiveFlag_TC0</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:gaee2ad82bf3bbac3a2cd3c45360f63710"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Stream 0 transfer complete flag. @rmtoll LISR TCIF0 LL_DMA_IsActiveFlag_TC0.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gaee2ad82bf3bbac3a2cd3c45360f63710">More...</a><br /></td></tr>
<tr class="separator:gaee2ad82bf3bbac3a2cd3c45360f63710"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f1df8baadb1444c316b3e2ad3757607"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga9f1df8baadb1444c316b3e2ad3757607">LL_DMA_IsActiveFlag_TC1</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:ga9f1df8baadb1444c316b3e2ad3757607"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Stream 1 transfer complete flag. @rmtoll LISR TCIF1 LL_DMA_IsActiveFlag_TC1.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga9f1df8baadb1444c316b3e2ad3757607">More...</a><br /></td></tr>
<tr class="separator:ga9f1df8baadb1444c316b3e2ad3757607"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d918d7ee43a03dfe76e92fd7cb3cd0d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga6d918d7ee43a03dfe76e92fd7cb3cd0d">LL_DMA_IsActiveFlag_TC2</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:ga6d918d7ee43a03dfe76e92fd7cb3cd0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Stream 2 transfer complete flag. @rmtoll LISR TCIF2 LL_DMA_IsActiveFlag_TC2.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga6d918d7ee43a03dfe76e92fd7cb3cd0d">More...</a><br /></td></tr>
<tr class="separator:ga6d918d7ee43a03dfe76e92fd7cb3cd0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84386b5251306cdcff214c8d1e6884c6"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga84386b5251306cdcff214c8d1e6884c6">LL_DMA_IsActiveFlag_TC3</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:ga84386b5251306cdcff214c8d1e6884c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Stream 3 transfer complete flag. @rmtoll LISR TCIF3 LL_DMA_IsActiveFlag_TC3.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga84386b5251306cdcff214c8d1e6884c6">More...</a><br /></td></tr>
<tr class="separator:ga84386b5251306cdcff214c8d1e6884c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fb16e832559d5c3b4216b410c1e2305"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga3fb16e832559d5c3b4216b410c1e2305">LL_DMA_IsActiveFlag_TC4</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:ga3fb16e832559d5c3b4216b410c1e2305"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Stream 4 transfer complete flag. @rmtoll HISR TCIF4 LL_DMA_IsActiveFlag_TC4.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga3fb16e832559d5c3b4216b410c1e2305">More...</a><br /></td></tr>
<tr class="separator:ga3fb16e832559d5c3b4216b410c1e2305"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99975d19dc979f0feb3a0f85d1a9aab9"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga99975d19dc979f0feb3a0f85d1a9aab9">LL_DMA_IsActiveFlag_TC5</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:ga99975d19dc979f0feb3a0f85d1a9aab9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Stream 5 transfer complete flag. @rmtoll HISR TCIF0 LL_DMA_IsActiveFlag_TC5.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga99975d19dc979f0feb3a0f85d1a9aab9">More...</a><br /></td></tr>
<tr class="separator:ga99975d19dc979f0feb3a0f85d1a9aab9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f22ec9cfdfea669910ab40ea5129b35"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga9f22ec9cfdfea669910ab40ea5129b35">LL_DMA_IsActiveFlag_TC6</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:ga9f22ec9cfdfea669910ab40ea5129b35"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Stream 6 transfer complete flag. @rmtoll HISR TCIF6 LL_DMA_IsActiveFlag_TC6.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga9f22ec9cfdfea669910ab40ea5129b35">More...</a><br /></td></tr>
<tr class="separator:ga9f22ec9cfdfea669910ab40ea5129b35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7c971a3043088ae6d84a4db8693615b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gab7c971a3043088ae6d84a4db8693615b">LL_DMA_IsActiveFlag_TC7</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:gab7c971a3043088ae6d84a4db8693615b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Stream 7 transfer complete flag. @rmtoll HISR TCIF7 LL_DMA_IsActiveFlag_TC7.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gab7c971a3043088ae6d84a4db8693615b">More...</a><br /></td></tr>
<tr class="separator:gab7c971a3043088ae6d84a4db8693615b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f0bee32cee2e3ba6b9879b767459865"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga2f0bee32cee2e3ba6b9879b767459865">LL_DMA_IsActiveFlag_TE0</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:ga2f0bee32cee2e3ba6b9879b767459865"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Stream 0 transfer error flag. @rmtoll LISR TEIF0 LL_DMA_IsActiveFlag_TE0.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga2f0bee32cee2e3ba6b9879b767459865">More...</a><br /></td></tr>
<tr class="separator:ga2f0bee32cee2e3ba6b9879b767459865"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ded677164982bf81ef1268207d87793"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga5ded677164982bf81ef1268207d87793">LL_DMA_IsActiveFlag_TE1</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:ga5ded677164982bf81ef1268207d87793"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Stream 1 transfer error flag. @rmtoll LISR TEIF1 LL_DMA_IsActiveFlag_TE1.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga5ded677164982bf81ef1268207d87793">More...</a><br /></td></tr>
<tr class="separator:ga5ded677164982bf81ef1268207d87793"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4c8501fcaf2c662e6bb06d930c020cc"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gae4c8501fcaf2c662e6bb06d930c020cc">LL_DMA_IsActiveFlag_TE2</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:gae4c8501fcaf2c662e6bb06d930c020cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Stream 2 transfer error flag. @rmtoll LISR TEIF2 LL_DMA_IsActiveFlag_TE2.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gae4c8501fcaf2c662e6bb06d930c020cc">More...</a><br /></td></tr>
<tr class="separator:gae4c8501fcaf2c662e6bb06d930c020cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa59359d0aa3ca6046980329f6f94a959"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gaa59359d0aa3ca6046980329f6f94a959">LL_DMA_IsActiveFlag_TE3</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:gaa59359d0aa3ca6046980329f6f94a959"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Stream 3 transfer error flag. @rmtoll LISR TEIF3 LL_DMA_IsActiveFlag_TE3.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gaa59359d0aa3ca6046980329f6f94a959">More...</a><br /></td></tr>
<tr class="separator:gaa59359d0aa3ca6046980329f6f94a959"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3432b38de4496ea4477c2d9e65ddbf0"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gac3432b38de4496ea4477c2d9e65ddbf0">LL_DMA_IsActiveFlag_TE4</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:gac3432b38de4496ea4477c2d9e65ddbf0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Stream 4 transfer error flag. @rmtoll HISR TEIF4 LL_DMA_IsActiveFlag_TE4.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gac3432b38de4496ea4477c2d9e65ddbf0">More...</a><br /></td></tr>
<tr class="separator:gac3432b38de4496ea4477c2d9e65ddbf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cfe0438febe85149886c7ffa2f8d93e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga3cfe0438febe85149886c7ffa2f8d93e">LL_DMA_IsActiveFlag_TE5</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:ga3cfe0438febe85149886c7ffa2f8d93e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Stream 5 transfer error flag. @rmtoll HISR TEIF0 LL_DMA_IsActiveFlag_TE5.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga3cfe0438febe85149886c7ffa2f8d93e">More...</a><br /></td></tr>
<tr class="separator:ga3cfe0438febe85149886c7ffa2f8d93e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4c0f9d3f618642acf138876452f9945"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gaa4c0f9d3f618642acf138876452f9945">LL_DMA_IsActiveFlag_TE6</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:gaa4c0f9d3f618642acf138876452f9945"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Stream 6 transfer error flag. @rmtoll HISR TEIF6 LL_DMA_IsActiveFlag_TE6.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gaa4c0f9d3f618642acf138876452f9945">More...</a><br /></td></tr>
<tr class="separator:gaa4c0f9d3f618642acf138876452f9945"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82414c57433b322e99121dec7e3b804e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga82414c57433b322e99121dec7e3b804e">LL_DMA_IsActiveFlag_TE7</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:ga82414c57433b322e99121dec7e3b804e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Stream 7 transfer error flag. @rmtoll HISR TEIF7 LL_DMA_IsActiveFlag_TE7.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga82414c57433b322e99121dec7e3b804e">More...</a><br /></td></tr>
<tr class="separator:ga82414c57433b322e99121dec7e3b804e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab471fc515bc6ea85f138f00d8f9e4c4c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gab471fc515bc6ea85f138f00d8f9e4c4c">LL_DMA_IsActiveFlag_DME0</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:gab471fc515bc6ea85f138f00d8f9e4c4c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Stream 0 direct mode error flag. @rmtoll LISR DMEIF0 LL_DMA_IsActiveFlag_DME0.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gab471fc515bc6ea85f138f00d8f9e4c4c">More...</a><br /></td></tr>
<tr class="separator:gab471fc515bc6ea85f138f00d8f9e4c4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b7bdfdc7a385a1d2ce61a2059ebf691"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga2b7bdfdc7a385a1d2ce61a2059ebf691">LL_DMA_IsActiveFlag_DME1</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:ga2b7bdfdc7a385a1d2ce61a2059ebf691"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Stream 1 direct mode error flag. @rmtoll LISR DMEIF1 LL_DMA_IsActiveFlag_DME1.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga2b7bdfdc7a385a1d2ce61a2059ebf691">More...</a><br /></td></tr>
<tr class="separator:ga2b7bdfdc7a385a1d2ce61a2059ebf691"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e80ae91d08790e163dd3a87ba4c9816"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga4e80ae91d08790e163dd3a87ba4c9816">LL_DMA_IsActiveFlag_DME2</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:ga4e80ae91d08790e163dd3a87ba4c9816"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Stream 2 direct mode error flag. @rmtoll LISR DMEIF2 LL_DMA_IsActiveFlag_DME2.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga4e80ae91d08790e163dd3a87ba4c9816">More...</a><br /></td></tr>
<tr class="separator:ga4e80ae91d08790e163dd3a87ba4c9816"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga177e5a3908cec466c436af55461900a9"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga177e5a3908cec466c436af55461900a9">LL_DMA_IsActiveFlag_DME3</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:ga177e5a3908cec466c436af55461900a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Stream 3 direct mode error flag. @rmtoll LISR DMEIF3 LL_DMA_IsActiveFlag_DME3.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga177e5a3908cec466c436af55461900a9">More...</a><br /></td></tr>
<tr class="separator:ga177e5a3908cec466c436af55461900a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c11c56599ca2f961216fc16120ceba7"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga5c11c56599ca2f961216fc16120ceba7">LL_DMA_IsActiveFlag_DME4</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:ga5c11c56599ca2f961216fc16120ceba7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Stream 4 direct mode error flag. @rmtoll HISR DMEIF4 LL_DMA_IsActiveFlag_DME4.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga5c11c56599ca2f961216fc16120ceba7">More...</a><br /></td></tr>
<tr class="separator:ga5c11c56599ca2f961216fc16120ceba7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf846116f6db33c53dabe09694e9ccd0a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gaf846116f6db33c53dabe09694e9ccd0a">LL_DMA_IsActiveFlag_DME5</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:gaf846116f6db33c53dabe09694e9ccd0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Stream 5 direct mode error flag. @rmtoll HISR DMEIF0 LL_DMA_IsActiveFlag_DME5.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gaf846116f6db33c53dabe09694e9ccd0a">More...</a><br /></td></tr>
<tr class="separator:gaf846116f6db33c53dabe09694e9ccd0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fb25aad5dec2c9b7f8f89a7f3bc9c4d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga5fb25aad5dec2c9b7f8f89a7f3bc9c4d">LL_DMA_IsActiveFlag_DME6</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:ga5fb25aad5dec2c9b7f8f89a7f3bc9c4d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Stream 6 direct mode error flag. @rmtoll HISR DMEIF6 LL_DMA_IsActiveFlag_DME6.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga5fb25aad5dec2c9b7f8f89a7f3bc9c4d">More...</a><br /></td></tr>
<tr class="separator:ga5fb25aad5dec2c9b7f8f89a7f3bc9c4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9269fed110bc103214407452ee2b959a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga9269fed110bc103214407452ee2b959a">LL_DMA_IsActiveFlag_DME7</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:ga9269fed110bc103214407452ee2b959a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Stream 7 direct mode error flag. @rmtoll HISR DMEIF7 LL_DMA_IsActiveFlag_DME7.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga9269fed110bc103214407452ee2b959a">More...</a><br /></td></tr>
<tr class="separator:ga9269fed110bc103214407452ee2b959a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed8845e6a918160a146115eab27210d4"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gaed8845e6a918160a146115eab27210d4">LL_DMA_IsActiveFlag_FE0</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:gaed8845e6a918160a146115eab27210d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Stream 0 FIFO error flag. @rmtoll LISR FEIF0 LL_DMA_IsActiveFlag_FE0.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gaed8845e6a918160a146115eab27210d4">More...</a><br /></td></tr>
<tr class="separator:gaed8845e6a918160a146115eab27210d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f034f956032fa846d65fc8b5eea4a14"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga3f034f956032fa846d65fc8b5eea4a14">LL_DMA_IsActiveFlag_FE1</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:ga3f034f956032fa846d65fc8b5eea4a14"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Stream 1 FIFO error flag. @rmtoll LISR FEIF1 LL_DMA_IsActiveFlag_FE1.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga3f034f956032fa846d65fc8b5eea4a14">More...</a><br /></td></tr>
<tr class="separator:ga3f034f956032fa846d65fc8b5eea4a14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86fe134c5c45c4a4fa61fdf83924b2e2"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga86fe134c5c45c4a4fa61fdf83924b2e2">LL_DMA_IsActiveFlag_FE2</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:ga86fe134c5c45c4a4fa61fdf83924b2e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Stream 2 FIFO error flag. @rmtoll LISR FEIF2 LL_DMA_IsActiveFlag_FE2.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga86fe134c5c45c4a4fa61fdf83924b2e2">More...</a><br /></td></tr>
<tr class="separator:ga86fe134c5c45c4a4fa61fdf83924b2e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae17bf5f43977f70ad2dc596af2f9c926"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gae17bf5f43977f70ad2dc596af2f9c926">LL_DMA_IsActiveFlag_FE3</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:gae17bf5f43977f70ad2dc596af2f9c926"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Stream 3 FIFO error flag. @rmtoll LISR FEIF3 LL_DMA_IsActiveFlag_FE3.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gae17bf5f43977f70ad2dc596af2f9c926">More...</a><br /></td></tr>
<tr class="separator:gae17bf5f43977f70ad2dc596af2f9c926"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62368e245ed25e7a12fbe91ee26cc157"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga62368e245ed25e7a12fbe91ee26cc157">LL_DMA_IsActiveFlag_FE4</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:ga62368e245ed25e7a12fbe91ee26cc157"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Stream 4 FIFO error flag. @rmtoll HISR FEIF4 LL_DMA_IsActiveFlag_FE4.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga62368e245ed25e7a12fbe91ee26cc157">More...</a><br /></td></tr>
<tr class="separator:ga62368e245ed25e7a12fbe91ee26cc157"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fd21ec5f9d11e3e1464657d52e27e69"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga4fd21ec5f9d11e3e1464657d52e27e69">LL_DMA_IsActiveFlag_FE5</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:ga4fd21ec5f9d11e3e1464657d52e27e69"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Stream 5 FIFO error flag. @rmtoll HISR FEIF0 LL_DMA_IsActiveFlag_FE5.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga4fd21ec5f9d11e3e1464657d52e27e69">More...</a><br /></td></tr>
<tr class="separator:ga4fd21ec5f9d11e3e1464657d52e27e69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fee59ca7c6675a44003438bc0936b92"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga6fee59ca7c6675a44003438bc0936b92">LL_DMA_IsActiveFlag_FE6</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:ga6fee59ca7c6675a44003438bc0936b92"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Stream 6 FIFO error flag. @rmtoll HISR FEIF6 LL_DMA_IsActiveFlag_FE6.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga6fee59ca7c6675a44003438bc0936b92">More...</a><br /></td></tr>
<tr class="separator:ga6fee59ca7c6675a44003438bc0936b92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21bbe9739fafd19a9611bc0856c93d58"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga21bbe9739fafd19a9611bc0856c93d58">LL_DMA_IsActiveFlag_FE7</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:ga21bbe9739fafd19a9611bc0856c93d58"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Stream 7 FIFO error flag. @rmtoll HISR FEIF7 LL_DMA_IsActiveFlag_FE7.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga21bbe9739fafd19a9611bc0856c93d58">More...</a><br /></td></tr>
<tr class="separator:ga21bbe9739fafd19a9611bc0856c93d58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6ba913c55764ed0a0ed7c7fd0d35df6"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gac6ba913c55764ed0a0ed7c7fd0d35df6">LL_DMA_ClearFlag_HT0</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:gac6ba913c55764ed0a0ed7c7fd0d35df6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Stream 0 half transfer flag. @rmtoll LIFCR CHTIF0 LL_DMA_ClearFlag_HT0.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gac6ba913c55764ed0a0ed7c7fd0d35df6">More...</a><br /></td></tr>
<tr class="separator:gac6ba913c55764ed0a0ed7c7fd0d35df6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac54385c6d0b9896c1eaf943cfe58fa8a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gac54385c6d0b9896c1eaf943cfe58fa8a">LL_DMA_ClearFlag_HT1</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:gac54385c6d0b9896c1eaf943cfe58fa8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Stream 1 half transfer flag. @rmtoll LIFCR CHTIF1 LL_DMA_ClearFlag_HT1.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gac54385c6d0b9896c1eaf943cfe58fa8a">More...</a><br /></td></tr>
<tr class="separator:gac54385c6d0b9896c1eaf943cfe58fa8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ca422e7d12a7f9e0e37be7a9f7bd425"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga1ca422e7d12a7f9e0e37be7a9f7bd425">LL_DMA_ClearFlag_HT2</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:ga1ca422e7d12a7f9e0e37be7a9f7bd425"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Stream 2 half transfer flag. @rmtoll LIFCR CHTIF2 LL_DMA_ClearFlag_HT2.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga1ca422e7d12a7f9e0e37be7a9f7bd425">More...</a><br /></td></tr>
<tr class="separator:ga1ca422e7d12a7f9e0e37be7a9f7bd425"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15be2f406a11fc6cf74e888be17b19ac"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga15be2f406a11fc6cf74e888be17b19ac">LL_DMA_ClearFlag_HT3</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:ga15be2f406a11fc6cf74e888be17b19ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Stream 3 half transfer flag. @rmtoll LIFCR CHTIF3 LL_DMA_ClearFlag_HT3.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga15be2f406a11fc6cf74e888be17b19ac">More...</a><br /></td></tr>
<tr class="separator:ga15be2f406a11fc6cf74e888be17b19ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac807e20c4d40a4b4e4201649aa39a577"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gac807e20c4d40a4b4e4201649aa39a577">LL_DMA_ClearFlag_HT4</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:gac807e20c4d40a4b4e4201649aa39a577"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Stream 4 half transfer flag. @rmtoll HIFCR CHTIF4 LL_DMA_ClearFlag_HT4.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gac807e20c4d40a4b4e4201649aa39a577">More...</a><br /></td></tr>
<tr class="separator:gac807e20c4d40a4b4e4201649aa39a577"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd824ba47ac765c65ef7f82ce79bcb43"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gadd824ba47ac765c65ef7f82ce79bcb43">LL_DMA_ClearFlag_HT5</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:gadd824ba47ac765c65ef7f82ce79bcb43"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Stream 5 half transfer flag. @rmtoll HIFCR CHTIF5 LL_DMA_ClearFlag_HT5.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gadd824ba47ac765c65ef7f82ce79bcb43">More...</a><br /></td></tr>
<tr class="separator:gadd824ba47ac765c65ef7f82ce79bcb43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4d372f40dbea186613aa4c433d51433"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gab4d372f40dbea186613aa4c433d51433">LL_DMA_ClearFlag_HT6</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:gab4d372f40dbea186613aa4c433d51433"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Stream 6 half transfer flag. @rmtoll HIFCR CHTIF6 LL_DMA_ClearFlag_HT6.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gab4d372f40dbea186613aa4c433d51433">More...</a><br /></td></tr>
<tr class="separator:gab4d372f40dbea186613aa4c433d51433"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e4f13001813d8d66cbc85b46e83ae52"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga1e4f13001813d8d66cbc85b46e83ae52">LL_DMA_ClearFlag_HT7</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:ga1e4f13001813d8d66cbc85b46e83ae52"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Stream 7 half transfer flag. @rmtoll HIFCR CHTIF7 LL_DMA_ClearFlag_HT7.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga1e4f13001813d8d66cbc85b46e83ae52">More...</a><br /></td></tr>
<tr class="separator:ga1e4f13001813d8d66cbc85b46e83ae52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e1e17f0e8b88b6d62d79f0f38cd8491"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga7e1e17f0e8b88b6d62d79f0f38cd8491">LL_DMA_ClearFlag_TC0</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:ga7e1e17f0e8b88b6d62d79f0f38cd8491"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Stream 0 transfer complete flag. @rmtoll LIFCR CTCIF0 LL_DMA_ClearFlag_TC0.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga7e1e17f0e8b88b6d62d79f0f38cd8491">More...</a><br /></td></tr>
<tr class="separator:ga7e1e17f0e8b88b6d62d79f0f38cd8491"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddb562a34ee54d5f98588e13b3f32ce2"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gaddb562a34ee54d5f98588e13b3f32ce2">LL_DMA_ClearFlag_TC1</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:gaddb562a34ee54d5f98588e13b3f32ce2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Stream 1 transfer complete flag. @rmtoll LIFCR CTCIF1 LL_DMA_ClearFlag_TC1.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gaddb562a34ee54d5f98588e13b3f32ce2">More...</a><br /></td></tr>
<tr class="separator:gaddb562a34ee54d5f98588e13b3f32ce2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb47d2a8df5150a03e199a2f7bbd9306"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gaeb47d2a8df5150a03e199a2f7bbd9306">LL_DMA_ClearFlag_TC2</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:gaeb47d2a8df5150a03e199a2f7bbd9306"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Stream 2 transfer complete flag. @rmtoll LIFCR CTCIF2 LL_DMA_ClearFlag_TC2.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gaeb47d2a8df5150a03e199a2f7bbd9306">More...</a><br /></td></tr>
<tr class="separator:gaeb47d2a8df5150a03e199a2f7bbd9306"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c3d615fc32a2d9445d1c2a8c9e134f7"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga9c3d615fc32a2d9445d1c2a8c9e134f7">LL_DMA_ClearFlag_TC3</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:ga9c3d615fc32a2d9445d1c2a8c9e134f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Stream 3 transfer complete flag. @rmtoll LIFCR CTCIF3 LL_DMA_ClearFlag_TC3.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga9c3d615fc32a2d9445d1c2a8c9e134f7">More...</a><br /></td></tr>
<tr class="separator:ga9c3d615fc32a2d9445d1c2a8c9e134f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad53093771a97671bb20de72f77d52d56"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gad53093771a97671bb20de72f77d52d56">LL_DMA_ClearFlag_TC4</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:gad53093771a97671bb20de72f77d52d56"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Stream 4 transfer complete flag. @rmtoll HIFCR CTCIF4 LL_DMA_ClearFlag_TC4.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gad53093771a97671bb20de72f77d52d56">More...</a><br /></td></tr>
<tr class="separator:gad53093771a97671bb20de72f77d52d56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96312133ee32d0e51500a12baf111213"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga96312133ee32d0e51500a12baf111213">LL_DMA_ClearFlag_TC5</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:ga96312133ee32d0e51500a12baf111213"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Stream 5 transfer complete flag. @rmtoll HIFCR CTCIF5 LL_DMA_ClearFlag_TC5.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga96312133ee32d0e51500a12baf111213">More...</a><br /></td></tr>
<tr class="separator:ga96312133ee32d0e51500a12baf111213"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2121035f08a8085389e87b808112fd5d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga2121035f08a8085389e87b808112fd5d">LL_DMA_ClearFlag_TC6</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:ga2121035f08a8085389e87b808112fd5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Stream 6 transfer complete flag. @rmtoll HIFCR CTCIF6 LL_DMA_ClearFlag_TC6.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga2121035f08a8085389e87b808112fd5d">More...</a><br /></td></tr>
<tr class="separator:ga2121035f08a8085389e87b808112fd5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3954968d9b75c0cef0cbf17ee79d5e5a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga3954968d9b75c0cef0cbf17ee79d5e5a">LL_DMA_ClearFlag_TC7</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:ga3954968d9b75c0cef0cbf17ee79d5e5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Stream 7 transfer complete flag. @rmtoll HIFCR CTCIF7 LL_DMA_ClearFlag_TC7.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga3954968d9b75c0cef0cbf17ee79d5e5a">More...</a><br /></td></tr>
<tr class="separator:ga3954968d9b75c0cef0cbf17ee79d5e5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78138b47c6436807bc76b8127470c562"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga78138b47c6436807bc76b8127470c562">LL_DMA_ClearFlag_TE0</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:ga78138b47c6436807bc76b8127470c562"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Stream 0 transfer error flag. @rmtoll LIFCR CTEIF0 LL_DMA_ClearFlag_TE0.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga78138b47c6436807bc76b8127470c562">More...</a><br /></td></tr>
<tr class="separator:ga78138b47c6436807bc76b8127470c562"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2925a3b38decf6b915191097251cc2f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gaa2925a3b38decf6b915191097251cc2f">LL_DMA_ClearFlag_TE1</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:gaa2925a3b38decf6b915191097251cc2f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Stream 1 transfer error flag. @rmtoll LIFCR CTEIF1 LL_DMA_ClearFlag_TE1.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gaa2925a3b38decf6b915191097251cc2f">More...</a><br /></td></tr>
<tr class="separator:gaa2925a3b38decf6b915191097251cc2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11136f3aa1116d9d524642ade3bc4e66"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga11136f3aa1116d9d524642ade3bc4e66">LL_DMA_ClearFlag_TE2</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:ga11136f3aa1116d9d524642ade3bc4e66"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Stream 2 transfer error flag. @rmtoll LIFCR CTEIF2 LL_DMA_ClearFlag_TE2.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga11136f3aa1116d9d524642ade3bc4e66">More...</a><br /></td></tr>
<tr class="separator:ga11136f3aa1116d9d524642ade3bc4e66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3a38dd8e40ee442d64dd38a13254dfb"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gaa3a38dd8e40ee442d64dd38a13254dfb">LL_DMA_ClearFlag_TE3</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:gaa3a38dd8e40ee442d64dd38a13254dfb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Stream 3 transfer error flag. @rmtoll LIFCR CTEIF3 LL_DMA_ClearFlag_TE3.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gaa3a38dd8e40ee442d64dd38a13254dfb">More...</a><br /></td></tr>
<tr class="separator:gaa3a38dd8e40ee442d64dd38a13254dfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga350a2484f7fb6af1d84609e1b5ec5f24"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga350a2484f7fb6af1d84609e1b5ec5f24">LL_DMA_ClearFlag_TE4</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:ga350a2484f7fb6af1d84609e1b5ec5f24"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Stream 4 transfer error flag. @rmtoll HIFCR CTEIF4 LL_DMA_ClearFlag_TE4.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga350a2484f7fb6af1d84609e1b5ec5f24">More...</a><br /></td></tr>
<tr class="separator:ga350a2484f7fb6af1d84609e1b5ec5f24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a399deba27a6425f8c0bef8f0d87514"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga4a399deba27a6425f8c0bef8f0d87514">LL_DMA_ClearFlag_TE5</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:ga4a399deba27a6425f8c0bef8f0d87514"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Stream 5 transfer error flag. @rmtoll HIFCR CTEIF5 LL_DMA_ClearFlag_TE5.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga4a399deba27a6425f8c0bef8f0d87514">More...</a><br /></td></tr>
<tr class="separator:ga4a399deba27a6425f8c0bef8f0d87514"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa69fdcad68bc09e5e19cf6be141eff02"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gaa69fdcad68bc09e5e19cf6be141eff02">LL_DMA_ClearFlag_TE6</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:gaa69fdcad68bc09e5e19cf6be141eff02"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Stream 6 transfer error flag. @rmtoll HIFCR CTEIF6 LL_DMA_ClearFlag_TE6.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gaa69fdcad68bc09e5e19cf6be141eff02">More...</a><br /></td></tr>
<tr class="separator:gaa69fdcad68bc09e5e19cf6be141eff02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f7f41560dd5a5c47ec2a7cc7b968624"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga6f7f41560dd5a5c47ec2a7cc7b968624">LL_DMA_ClearFlag_TE7</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:ga6f7f41560dd5a5c47ec2a7cc7b968624"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Stream 7 transfer error flag. @rmtoll HIFCR CTEIF7 LL_DMA_ClearFlag_TE7.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga6f7f41560dd5a5c47ec2a7cc7b968624">More...</a><br /></td></tr>
<tr class="separator:ga6f7f41560dd5a5c47ec2a7cc7b968624"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac370a0647277a63691c6abde21b8de71"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gac370a0647277a63691c6abde21b8de71">LL_DMA_ClearFlag_DME0</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:gac370a0647277a63691c6abde21b8de71"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Stream 0 direct mode error flag. @rmtoll LIFCR CDMEIF0 LL_DMA_ClearFlag_DME0.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gac370a0647277a63691c6abde21b8de71">More...</a><br /></td></tr>
<tr class="separator:gac370a0647277a63691c6abde21b8de71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8222d29b679424dcb4785da6c78f08e7"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga8222d29b679424dcb4785da6c78f08e7">LL_DMA_ClearFlag_DME1</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:ga8222d29b679424dcb4785da6c78f08e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Stream 1 direct mode error flag. @rmtoll LIFCR CDMEIF1 LL_DMA_ClearFlag_DME1.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga8222d29b679424dcb4785da6c78f08e7">More...</a><br /></td></tr>
<tr class="separator:ga8222d29b679424dcb4785da6c78f08e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabaaf7b41b76d1039b0de7af2a3eefaf"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gaabaaf7b41b76d1039b0de7af2a3eefaf">LL_DMA_ClearFlag_DME2</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:gaabaaf7b41b76d1039b0de7af2a3eefaf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Stream 2 direct mode error flag. @rmtoll LIFCR CDMEIF2 LL_DMA_ClearFlag_DME2.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gaabaaf7b41b76d1039b0de7af2a3eefaf">More...</a><br /></td></tr>
<tr class="separator:gaabaaf7b41b76d1039b0de7af2a3eefaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1452fca0c03a3891771051cd232ec47"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gac1452fca0c03a3891771051cd232ec47">LL_DMA_ClearFlag_DME3</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:gac1452fca0c03a3891771051cd232ec47"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Stream 3 direct mode error flag. @rmtoll LIFCR CDMEIF3 LL_DMA_ClearFlag_DME3.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gac1452fca0c03a3891771051cd232ec47">More...</a><br /></td></tr>
<tr class="separator:gac1452fca0c03a3891771051cd232ec47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44db80a834caabf670bb8a24acf71677"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga44db80a834caabf670bb8a24acf71677">LL_DMA_ClearFlag_DME4</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:ga44db80a834caabf670bb8a24acf71677"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Stream 4 direct mode error flag. @rmtoll HIFCR CDMEIF4 LL_DMA_ClearFlag_DME4.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga44db80a834caabf670bb8a24acf71677">More...</a><br /></td></tr>
<tr class="separator:ga44db80a834caabf670bb8a24acf71677"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb0d16464c57c661d4f95f7cf18f35bc"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gacb0d16464c57c661d4f95f7cf18f35bc">LL_DMA_ClearFlag_DME5</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:gacb0d16464c57c661d4f95f7cf18f35bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Stream 5 direct mode error flag. @rmtoll HIFCR CDMEIF5 LL_DMA_ClearFlag_DME5.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gacb0d16464c57c661d4f95f7cf18f35bc">More...</a><br /></td></tr>
<tr class="separator:gacb0d16464c57c661d4f95f7cf18f35bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d5e105278dfaa24c0382d7508a9b9af"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga2d5e105278dfaa24c0382d7508a9b9af">LL_DMA_ClearFlag_DME6</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:ga2d5e105278dfaa24c0382d7508a9b9af"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Stream 6 direct mode error flag. @rmtoll HIFCR CDMEIF6 LL_DMA_ClearFlag_DME6.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga2d5e105278dfaa24c0382d7508a9b9af">More...</a><br /></td></tr>
<tr class="separator:ga2d5e105278dfaa24c0382d7508a9b9af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4abcb27fc68c09368b09348fe345c741"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga4abcb27fc68c09368b09348fe345c741">LL_DMA_ClearFlag_DME7</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:ga4abcb27fc68c09368b09348fe345c741"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Stream 7 direct mode error flag. @rmtoll HIFCR CDMEIF7 LL_DMA_ClearFlag_DME7.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga4abcb27fc68c09368b09348fe345c741">More...</a><br /></td></tr>
<tr class="separator:ga4abcb27fc68c09368b09348fe345c741"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade24e88f01f9e0910cd084e44d41c5a0"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gade24e88f01f9e0910cd084e44d41c5a0">LL_DMA_ClearFlag_FE0</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:gade24e88f01f9e0910cd084e44d41c5a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Stream 0 FIFO error flag. @rmtoll LIFCR CFEIF0 LL_DMA_ClearFlag_FE0.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gade24e88f01f9e0910cd084e44d41c5a0">More...</a><br /></td></tr>
<tr class="separator:gade24e88f01f9e0910cd084e44d41c5a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga597433f39efea0e19212b17d55e229ba"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga597433f39efea0e19212b17d55e229ba">LL_DMA_ClearFlag_FE1</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:ga597433f39efea0e19212b17d55e229ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Stream 1 FIFO error flag. @rmtoll LIFCR CFEIF1 LL_DMA_ClearFlag_FE1.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga597433f39efea0e19212b17d55e229ba">More...</a><br /></td></tr>
<tr class="separator:ga597433f39efea0e19212b17d55e229ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga254b8f8365d5e61ca0c0d0d019ddb8c1"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga254b8f8365d5e61ca0c0d0d019ddb8c1">LL_DMA_ClearFlag_FE2</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:ga254b8f8365d5e61ca0c0d0d019ddb8c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Stream 2 FIFO error flag. @rmtoll LIFCR CFEIF2 LL_DMA_ClearFlag_FE2.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga254b8f8365d5e61ca0c0d0d019ddb8c1">More...</a><br /></td></tr>
<tr class="separator:ga254b8f8365d5e61ca0c0d0d019ddb8c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a1f0a24cf18df586b23f370b82f20e1"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga5a1f0a24cf18df586b23f370b82f20e1">LL_DMA_ClearFlag_FE3</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:ga5a1f0a24cf18df586b23f370b82f20e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Stream 3 FIFO error flag. @rmtoll LIFCR CFEIF3 LL_DMA_ClearFlag_FE3.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga5a1f0a24cf18df586b23f370b82f20e1">More...</a><br /></td></tr>
<tr class="separator:ga5a1f0a24cf18df586b23f370b82f20e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9993c5abb8b21b0fb622d8e097e777d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gad9993c5abb8b21b0fb622d8e097e777d">LL_DMA_ClearFlag_FE4</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:gad9993c5abb8b21b0fb622d8e097e777d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Stream 4 FIFO error flag. @rmtoll HIFCR CFEIF4 LL_DMA_ClearFlag_FE4.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gad9993c5abb8b21b0fb622d8e097e777d">More...</a><br /></td></tr>
<tr class="separator:gad9993c5abb8b21b0fb622d8e097e777d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59d8e7228e4fc48afdda1d74e7fd784c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga59d8e7228e4fc48afdda1d74e7fd784c">LL_DMA_ClearFlag_FE5</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:ga59d8e7228e4fc48afdda1d74e7fd784c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Stream 5 FIFO error flag. @rmtoll HIFCR CFEIF5 LL_DMA_ClearFlag_FE5.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga59d8e7228e4fc48afdda1d74e7fd784c">More...</a><br /></td></tr>
<tr class="separator:ga59d8e7228e4fc48afdda1d74e7fd784c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12e7e2c9c271e9dcbbee8bfe3e142aa1"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga12e7e2c9c271e9dcbbee8bfe3e142aa1">LL_DMA_ClearFlag_FE6</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:ga12e7e2c9c271e9dcbbee8bfe3e142aa1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Stream 6 FIFO error flag. @rmtoll HIFCR CFEIF6 LL_DMA_ClearFlag_FE6.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga12e7e2c9c271e9dcbbee8bfe3e142aa1">More...</a><br /></td></tr>
<tr class="separator:ga12e7e2c9c271e9dcbbee8bfe3e142aa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3e05a2f4393f084190cc1d11693bdfe"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gad3e05a2f4393f084190cc1d11693bdfe">LL_DMA_ClearFlag_FE7</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:gad3e05a2f4393f084190cc1d11693bdfe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Stream 7 FIFO error flag. @rmtoll HIFCR CFEIF7 LL_DMA_ClearFlag_FE7.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gad3e05a2f4393f084190cc1d11693bdfe">More...</a><br /></td></tr>
<tr class="separator:gad3e05a2f4393f084190cc1d11693bdfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c8835ce7c849d45a6ec95aaf923dfd8"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___i_t___management.html#ga5c8835ce7c849d45a6ec95aaf923dfd8">LL_DMA_EnableIT_HT</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</td></tr>
<tr class="memdesc:ga5c8835ce7c849d45a6ec95aaf923dfd8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Half transfer interrupt. @rmtoll CR HTIE LL_DMA_EnableIT_HT.  <a href="group___d_m_a___l_l___e_f___i_t___management.html#ga5c8835ce7c849d45a6ec95aaf923dfd8">More...</a><br /></td></tr>
<tr class="separator:ga5c8835ce7c849d45a6ec95aaf923dfd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f60cffbabfcfedb2fafe64e00618246"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___i_t___management.html#ga7f60cffbabfcfedb2fafe64e00618246">LL_DMA_EnableIT_TE</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</td></tr>
<tr class="memdesc:ga7f60cffbabfcfedb2fafe64e00618246"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Transfer error interrupt. @rmtoll CR TEIE LL_DMA_EnableIT_TE.  <a href="group___d_m_a___l_l___e_f___i_t___management.html#ga7f60cffbabfcfedb2fafe64e00618246">More...</a><br /></td></tr>
<tr class="separator:ga7f60cffbabfcfedb2fafe64e00618246"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae26ee0a10259fdb3a637085084b18009"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___i_t___management.html#gae26ee0a10259fdb3a637085084b18009">LL_DMA_EnableIT_TC</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</td></tr>
<tr class="memdesc:gae26ee0a10259fdb3a637085084b18009"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Transfer complete interrupt. @rmtoll CR TCIE LL_DMA_EnableIT_TC.  <a href="group___d_m_a___l_l___e_f___i_t___management.html#gae26ee0a10259fdb3a637085084b18009">More...</a><br /></td></tr>
<tr class="separator:gae26ee0a10259fdb3a637085084b18009"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad463406ef57a044fea8fed6171da74d1"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___i_t___management.html#gad463406ef57a044fea8fed6171da74d1">LL_DMA_EnableIT_DME</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</td></tr>
<tr class="memdesc:gad463406ef57a044fea8fed6171da74d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Direct mode error interrupt. @rmtoll CR DMEIE LL_DMA_EnableIT_DME.  <a href="group___d_m_a___l_l___e_f___i_t___management.html#gad463406ef57a044fea8fed6171da74d1">More...</a><br /></td></tr>
<tr class="separator:gad463406ef57a044fea8fed6171da74d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a8ba3ba58794ccc3cd2f560cc12b494"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___i_t___management.html#ga8a8ba3ba58794ccc3cd2f560cc12b494">LL_DMA_EnableIT_FE</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</td></tr>
<tr class="memdesc:ga8a8ba3ba58794ccc3cd2f560cc12b494"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable FIFO error interrupt. @rmtoll FCR FEIE LL_DMA_EnableIT_FE.  <a href="group___d_m_a___l_l___e_f___i_t___management.html#ga8a8ba3ba58794ccc3cd2f560cc12b494">More...</a><br /></td></tr>
<tr class="separator:ga8a8ba3ba58794ccc3cd2f560cc12b494"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2d1c2a2e59ef65045dbe96111f75e74"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___i_t___management.html#gad2d1c2a2e59ef65045dbe96111f75e74">LL_DMA_DisableIT_HT</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</td></tr>
<tr class="memdesc:gad2d1c2a2e59ef65045dbe96111f75e74"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Half transfer interrupt. @rmtoll CR HTIE LL_DMA_DisableIT_HT.  <a href="group___d_m_a___l_l___e_f___i_t___management.html#gad2d1c2a2e59ef65045dbe96111f75e74">More...</a><br /></td></tr>
<tr class="separator:gad2d1c2a2e59ef65045dbe96111f75e74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab870db121cdb4d430c7820cd1696c053"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___i_t___management.html#gab870db121cdb4d430c7820cd1696c053">LL_DMA_DisableIT_TE</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</td></tr>
<tr class="memdesc:gab870db121cdb4d430c7820cd1696c053"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Transfer error interrupt. @rmtoll CR TEIE LL_DMA_DisableIT_TE.  <a href="group___d_m_a___l_l___e_f___i_t___management.html#gab870db121cdb4d430c7820cd1696c053">More...</a><br /></td></tr>
<tr class="separator:gab870db121cdb4d430c7820cd1696c053"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ad798a29bbec0621b76052bbe8049f0"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___i_t___management.html#ga2ad798a29bbec0621b76052bbe8049f0">LL_DMA_DisableIT_TC</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</td></tr>
<tr class="memdesc:ga2ad798a29bbec0621b76052bbe8049f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Transfer complete interrupt. @rmtoll CR TCIE LL_DMA_DisableIT_TC.  <a href="group___d_m_a___l_l___e_f___i_t___management.html#ga2ad798a29bbec0621b76052bbe8049f0">More...</a><br /></td></tr>
<tr class="separator:ga2ad798a29bbec0621b76052bbe8049f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga277e74586b3df2b6b495e654ef25d600"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___i_t___management.html#ga277e74586b3df2b6b495e654ef25d600">LL_DMA_DisableIT_DME</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</td></tr>
<tr class="memdesc:ga277e74586b3df2b6b495e654ef25d600"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Direct mode error interrupt. @rmtoll CR DMEIE LL_DMA_DisableIT_DME.  <a href="group___d_m_a___l_l___e_f___i_t___management.html#ga277e74586b3df2b6b495e654ef25d600">More...</a><br /></td></tr>
<tr class="separator:ga277e74586b3df2b6b495e654ef25d600"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e568345ceddc659e70272b132123881"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___i_t___management.html#ga7e568345ceddc659e70272b132123881">LL_DMA_DisableIT_FE</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</td></tr>
<tr class="memdesc:ga7e568345ceddc659e70272b132123881"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable FIFO error interrupt. @rmtoll FCR FEIE LL_DMA_DisableIT_FE.  <a href="group___d_m_a___l_l___e_f___i_t___management.html#ga7e568345ceddc659e70272b132123881">More...</a><br /></td></tr>
<tr class="separator:ga7e568345ceddc659e70272b132123881"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf945e0a885233266715426337eabe4d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___i_t___management.html#gacf945e0a885233266715426337eabe4d">LL_DMA_IsEnabledIT_HT</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</td></tr>
<tr class="memdesc:gacf945e0a885233266715426337eabe4d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if Half transfer interrup is enabled. @rmtoll CR HTIE LL_DMA_IsEnabledIT_HT.  <a href="group___d_m_a___l_l___e_f___i_t___management.html#gacf945e0a885233266715426337eabe4d">More...</a><br /></td></tr>
<tr class="separator:gacf945e0a885233266715426337eabe4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8cf80be7af402b4e9e0639a4ab073b4"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___i_t___management.html#gaa8cf80be7af402b4e9e0639a4ab073b4">LL_DMA_IsEnabledIT_TE</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</td></tr>
<tr class="memdesc:gaa8cf80be7af402b4e9e0639a4ab073b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if Transfer error nterrup is enabled. @rmtoll CR TEIE LL_DMA_IsEnabledIT_TE.  <a href="group___d_m_a___l_l___e_f___i_t___management.html#gaa8cf80be7af402b4e9e0639a4ab073b4">More...</a><br /></td></tr>
<tr class="separator:gaa8cf80be7af402b4e9e0639a4ab073b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8162151e994163806ec2306edd60fa0"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___i_t___management.html#gab8162151e994163806ec2306edd60fa0">LL_DMA_IsEnabledIT_TC</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</td></tr>
<tr class="memdesc:gab8162151e994163806ec2306edd60fa0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if Transfer complete interrup is enabled. @rmtoll CR TCIE LL_DMA_IsEnabledIT_TC.  <a href="group___d_m_a___l_l___e_f___i_t___management.html#gab8162151e994163806ec2306edd60fa0">More...</a><br /></td></tr>
<tr class="separator:gab8162151e994163806ec2306edd60fa0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffd2afbb1b778bbbb0f336b353c7b7f3"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___i_t___management.html#gaffd2afbb1b778bbbb0f336b353c7b7f3">LL_DMA_IsEnabledIT_DME</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</td></tr>
<tr class="memdesc:gaffd2afbb1b778bbbb0f336b353c7b7f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if Direct mode error interrupt is enabled. @rmtoll CR DMEIE LL_DMA_IsEnabledIT_DME.  <a href="group___d_m_a___l_l___e_f___i_t___management.html#gaffd2afbb1b778bbbb0f336b353c7b7f3">More...</a><br /></td></tr>
<tr class="separator:gaffd2afbb1b778bbbb0f336b353c7b7f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf75d27b901dbc39aff5dc253f02229b7"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___i_t___management.html#gaf75d27b901dbc39aff5dc253f02229b7">LL_DMA_IsEnabledIT_FE</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</td></tr>
<tr class="memdesc:gaf75d27b901dbc39aff5dc253f02229b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if FIFO error interrup is enabled. @rmtoll FCR FEIE LL_DMA_IsEnabledIT_FE.  <a href="group___d_m_a___l_l___e_f___i_t___management.html#gaf75d27b901dbc39aff5dc253f02229b7">More...</a><br /></td></tr>
<tr class="separator:gaf75d27b901dbc39aff5dc253f02229b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p >Header file of DMA LL module. </p>
<dl class="section author"><dt>Author</dt><dd>MCD Application Team</dd></dl>
<dl class="section attention"><dt>Attention</dt><dd></dd></dl>
<h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
<p >Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:</p><ol type="1">
<li>Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.</li>
<li>Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.</li>
<li>Neither the name of STMicroelectronics nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.</li>
</ol>
<p >THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. </p>
</div></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.2
</small></address>
</body>
</html>
