#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Jun  7 11:28:05 2023
# Process ID: 24402
# Current directory: /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls
# Command line: vivado
# Log file: /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/vivado.log
# Journal file: /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/vivado.jou
# Running On: i80r7node1, OS: Linux, CPU Frequency: 2200.000 MHz, CPU Physical cores: 16, Host memory: 67312 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /Software/xilinx/2022.2/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /Software/xilinx/2022.2/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /Software/xilinx/2022.2/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /Software/xilinx/2022.2/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /Software/xilinx/2022.2/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /Software/xilinx/2022.2/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /Software/xilinx/2022.2/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /Software/xilinx/2022.2/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /Software/xilinx/2022.2/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /Software/xilinx/2022.2/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /Software/xilinx/2022.2/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /Software/xilinx/2022.2/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /Software/xilinx/2022.2/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /Software/xilinx/2022.2/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /Software/xilinx/2022.2/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /Software/xilinx/2022.2/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /Software/xilinx/2022.2/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /Software/xilinx/2022.2/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /Software/xilinx/2022.2/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /Software/xilinx/2022.2/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /Software/xilinx/2022.2/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /Software/xilinx/2022.2/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /Software/xilinx/2022.2/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /Software/xilinx/2022.2/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /Software/xilinx/2022.2/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /Software/xilinx/2022.2/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /Software/xilinx/2022.2/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /Software/xilinx/2022.2/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /Software/xilinx/2022.2/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /Software/xilinx/2022.2/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /Software/xilinx/2022.2/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /Software/xilinx/2022.2/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /Software/xilinx/2022.2/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /Software/xilinx/2022.2/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /Software/xilinx/2022.2/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /Software/xilinx/2022.2/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
create_project minas_full /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/minas_full -part xc7vx485tffg1761-2
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/Software/xilinx/2022.2/Vivado/2022.2/data/ip'.
set_property board_part xilinx.com:vc707:part0:1.4 [current_project]
add_files {/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/kc705_top.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/common/vips/ddr3/ddr3_model_parameters.vh /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/common/vips/sdcard/sd_hc.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/common/vips/ddr3/wiredly.v /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/common/vips/ddr3/ddr3_model.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/common/vips/uart/sim_uart_receiver.v /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/common/vips/uart/sim_uart_rx.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/ambalib/axictrl_bus0.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/ambalib/axi2apb.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/ambalib/axi_slv_pkg.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/ambalib/apb_slv_pkg.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/ambalib/axi_slv.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/ambalib/apb_slv.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/ambalib/axi2apb_pkg.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/ambalib/types_bus1_pkg.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/ambalib/types_bus0_pkg.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/ambalib/types_amba_pkg.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/ddr/kc705/phy/mig_7series_v4_2_ddr_phy_ocd_lim.v /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/ddr/kc705/axi/mig_7series_v4_2_ddr_axic_register_slice.v /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/ddr/kc705/axi/mig_7series_v4_2_axi_mc_incr_cmd.v /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/bufg/ibufg_tech.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/ddr/kc705/axi/mig_7series_v4_2_axi_ctrl_reg.v /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/ddr/kc705/phy/mig_7series_v4_2_poc_tap_base.v /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/ddr/kc705/axi/mig_7series_v4_2_axi_mc_wrap_cmd.v /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/ddr/kc705/axi/mig_7series_v4_2_axi_mc_simple_fifo.v /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/ddr/ddr_tech.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/ddr/kc705/phy/mig_7series_v4_2_ddr_phy_ocd_samp.v /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/ddr/kc705/axi/mig_7series_v4_2_ddr_carry_or.v /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/ddr/kc705/phy/mig_7series_v4_2_ddr_calib_top.v /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/ddr/kc705/ecc/mig_7series_v4_2_ecc_dec_fix.v /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/ddr/kc705/controller/mig_7series_v4_2_bank_queue.v /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/ddr/kc705/axi/mig_7series_v4_2_axi_mc_r_channel.v /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/ddr/kc705/axi/mig_7series_v4_2_axi_mc_fifo.v /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/ddr/kc705/axi/mig_7series_v4_2_ddr_r_upsizer.v /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/ddr/kc705/controller/mig_7series_v4_2_round_robin_arb.v /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/ddr/ddr_inferred.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/ddr/kc705/clocking/mig_7series_v4_2_clk_ibuf.v /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/ddr/kc705/ui/mig_7series_v4_2_ui_top.v /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/mem/ram_inferred.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/ddr/kc705/axi/mig_7series_v4_2_ddr_carry_latch_and.v /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/pll/SysPLL_inferred.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/ddr/kc705/phy/mig_7series_v4_2_ddr_phy_ocd_edge.v /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/ddr/kc705/ip_top/mig_7series_v4_2_memc_ui_top_axi.v /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/ddr/kc705/axi/mig_7series_v4_2_axi_mc_b_channel.v /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/ddr/kc705/axi/mig_7series_v4_2_axi_ctrl_read.v /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/ddr/kc705/phy/mig_7series_v4_2_ddr_phy_wrlvl_off_delay.v /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/ddr/kc705/phy/mig_7series_v4_2_poc_cc.v /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/bufg/igdsbuf_tech.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/ddr/kc705/phy/mig_7series_v4_2_ddr_phy_oclkdelay_cal.v /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/ddr/kc705/phy/mig_7series_v4_2_ddr_prbs_gen.v /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/ddr/kc705/controller/mig_7series_v4_2_bank_mach.v /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/ddr/kc705/phy/mig_7series_v4_2_ddr_byte_group_io.v /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/ddr/kc705/ecc/mig_7series_v4_2_ecc_gen.v /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/ddr/kc705/ui/mig_7series_v4_2_ui_rd_data.v /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/ddr/kc705/phy/mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay.v /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/ddr/kc705/ecc/mig_7series_v4_2_fi_xor.v /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/ddr/kc705/axi/mig_7series_v4_2_axi_mc_cmd_fsm.v /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/bufg/iobuf_tech.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/mem/Riscv_slave.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/ddr/kc705/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/mem/srambytes_tech.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/ddr/kc705/phy/mig_7series_v4_2_ddr_phy_rdlvl.v /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/ddr/kc705/phy/mig_7series_v4_2_poc_edge_store.v /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/mem/rom_inferred_32.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/ddr/kc705/controller/mig_7series_v4_2_rank_mach.v /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/bufg/idsbuf_tech.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/ddr/kc705/axi/mig_7series_v4_2_ddr_axi_register_slice.v /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/ddr/kc705/ecc/mig_7series_v4_2_ecc_buf.v /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/ddr/kc705/clocking/mig_7series_v4_2_tempmon.v /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/bufg/ibuf_tech.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/ddr/kc705/axi/mig_7series_v4_2_axi_mc_cmd_translator.v /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/ddr/kc705/axi/mig_7series_v4_2_ddr_axi_upsizer.v /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/ddr/kc705/phy/mig_7series_v4_2_ddr_mc_phy.v /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/ddr/kc705/controller/mig_7series_v4_2_mc.v /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/ddr/kc705/controller/mig_7series_v4_2_arb_select.v /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/ddr/kc705/axi/mig_7series_v4_2_axi_ctrl_top.v /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/mem/Riscv_slave_tech.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/ddr/kc705/controller/mig_7series_v4_2_col_mach.v /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/ddr/kc705/phy/mig_7series_v4_2_ddr_skip_calib_tap.v /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/ddr/kc705/axi/mig_7series_v4_2_axi_ctrl_write.v /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/ddr/kc705/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/mem/ram_mmu_tech.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/ddr/kc705/phy/mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/mem/rom_inferred_2x32.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/ddr/kc705/phy/mig_7series_v4_2_poc_pd.v /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/ddr/kc705/axi/mig_7series_v4_2_axi_ctrl_addr_decode.v /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/ddr/kc705/axi/mig_7series_v4_2_axi_ctrl_reg_bank.v /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/ddr/kc705/phy/mig_7series_v4_2_ddr_phy_ocd_data.v /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/ddr/kc705/axi/mig_7series_v4_2_axi_mc.v /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/ddr/kc705/controller/mig_7series_v4_2_arb_row_col.v /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/pll/SysPLL_kc705.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/mem/sram8_inferred_init.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/ddr/kc705/axi/mig_7series_v4_2_ddr_carry_latch_or.v /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/ddr/kc705/ui/mig_7series_v4_2_ui_cmd.v /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/ddr/kc705/ip_top/mig_7series_v4_2_mem_intfc.v /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/ddr/kc705/axi/mig_7series_v4_2_ddr_w_upsizer.v /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/ddr/kc705/controller/mig_7series_v4_2_arb_mux.v /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/ddr/kc705/axi/mig_7series_v4_2_ddr_a_upsizer.v /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/ddr/kc705/clocking/mig_7series_v4_2_iodelay_ctrl.v /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/cdc_axi_sync/kc705/axi_clock_converter_v2_1_vl_rfs.v /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/ddr/kc705/ecc/mig_7series_v4_2_ecc_merge_enc.v /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/cdc_axi_sync/kc705/axi_infrastructure_v1_1_0.vh /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/ddr/kc705/mig_ddr3_mig_sim.v /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/ddr/kc705/mig_ddr3_mig.v /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/ddr/kc705/clocking/mig_7series_v4_2_infrastructure.v /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/ddr/kc705/phy/mig_7series_v4_2_ddr_phy_wrcal.v /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/ddr/kc705/axi/mig_7series_v4_2_axi_mc_ar_channel.v /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/ddr/kc705/phy/mig_7series_v4_2_poc_meta.v /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/ddr/kc705/controller/mig_7series_v4_2_bank_common.v /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/ddr/kc705/phy/mig_7series_v4_2_ddr_phy_wrlvl.v /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/ddr/kc705/phy/mig_7series_v4_2_ddr_byte_lane.v /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/ddr/kc705/phy/mig_7series_v4_2_ddr_if_post_fifo.v /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/bufg/obuf_tech.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/cdc_axi_sync/kc705/axi_infrastructure_v1_1_vl_rfs.v /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/ddr/kc705/controller/mig_7series_v4_2_bank_state.v /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/ddr/kc705/phy/mig_7series_v4_2_ddr_phy_4lanes.v /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/mem/ram_tech.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/ddr/kc705/phy/mig_7series_v4_2_poc_top.v /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/mem/ram_fpga_distr.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/ddr/kc705/axi/mig_7series_v4_2_axi_mc_w_channel.v /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/ddr/kc705/phy/mig_7series_v4_2_ddr_phy_init.v /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/ddr/kc705/mig_ddr3.v /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/ddr/kc705/phy/mig_7series_v4_2_ddr_phy_ocd_cntlr.v /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/ddr/kc705/controller/mig_7series_v4_2_rank_common.v /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/mem/ram_cache_bwe_tech.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/ddr/kc705/ui/mig_7series_v4_2_ui_wr_data.v /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/ddr/kc705/phy/mig_7series_v4_2_ddr_phy_tempmon.v /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/ddr/kc705/phy/mig_7series_v4_2_ddr_of_pre_fifo.v /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/ddr/kc705/phy/mig_7series_v4_2_ddr_phy_ocd_mux.v /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/ddr/kc705/controller/mig_7series_v4_2_bank_compare.v /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/ddr/kc705/axi/mig_7series_v4_2_ddr_carry_and.v /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/ddr/kc705/axi/mig_7series_v4_2_axi_mc_cmd_arbiter.v /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/ddr/kc705/axi/mig_7series_v4_2_ddr_comparator_sel_static.v /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/ddr/kc705/axi/mig_7series_v4_2_axi_mc_aw_channel.v /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/ddr/kc705/axi/mig_7series_v4_2_axi_mc_wr_cmd_fsm.v /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/cdc_axi_sync/cdc_axi_sync_tech.v /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/pll/SysPLL_tech.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/ddr/kc705/axi/mig_7series_v4_2_ddr_comparator_sel.v /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/ddr/kc705/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal.v /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/ddr/kc705/axi/mig_7series_v4_2_ddr_comparator.v /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/ddr/kc705/controller/mig_7series_v4_2_bank_cntrl.v /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/ddr/kc705/phy/mig_7series_v4_2_ddr_phy_top.v /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/ddr/kc705/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/cdc_axi_sync/kc705/cdc_ddr.v /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/mem/rom_tech.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/ddr/kc705/axi/mig_7series_v4_2_ddr_command_fifo.v /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/ddr/ddr_kc705.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/ddr/kc705/controller/mig_7series_v4_2_rank_cntrl.v /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/cache/icache_lru.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/core/bp_predec.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/core/dec_rvc_pkg.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/workgroup_pkg.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/core/bp_pkg.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/cache/tagmemnway.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/cache/tagmemcoupled.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/core/arith/int_mul.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/core/fpu_d/imul53.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/core/fpu_d/fpu_top_pkg.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/core/arith/int_div_pkg.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/river_amba_pkg.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/l2cache/l2_amba.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/core/arith/divstage64_pkg.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/cache/dcache_lru.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/core/fpu_d/l2d_d.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/core/memaccess.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/core/dec_rv.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/cache/pmp_pkg.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/core/fpu_d/fdiv_d_pkg.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/core/proc.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/workgroup.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/core/fpu_d/divstage53.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/core/dbg_port.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/dmi/jtagtap.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/cache/icache_lru_pkg.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/core/fpu_d/l2d_d_pkg.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/core/csr_pkg.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/core/dbg_port_pkg.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/ic_axi4_to_l1.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/river_top.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/l2cache/l2_dst_pkg.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/core/arith/shift_pkg.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/dummycpu.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/ic_axi4_to_l1_pkg.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/core/memaccess_pkg.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/core/fetch_pkg.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/core/arith/divstage64.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/river_cfg_pkg.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/core/bp.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/dmi/jtagcdc.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/types_river_pkg.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/core/arith/int_div.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/core/fpu_d/idiv53.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/cache/pma_pkg.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/core/arith/int_addsub_pkg.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/core/bp_predec_pkg.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/core/tracer.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/core/ic_csr_m2_s1.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/river_top_pkg.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/core/fpu_d/fdiv_d.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/dmi/jtagcdc_pkg.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/l2cache/l2_top.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/l2cache/l2cache_lru.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/core/fpu_d/d2l_d.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/core/arith/int_mul_pkg.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/core/tracer_pkg.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/cache/cache_top_pkg.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/cache/pma.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/core/fpu_d/d2l_d_pkg.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/dmi/ic_dport.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/core/fetch.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/core/decoder_pkg.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/core/arith/alu_logic.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/core/fpu_d/fadd_d.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/core/csr.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/core/stacktrbuf_pkg.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/core/fpu_d/imul53_pkg.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/core/execute.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/core/fpu_d/idiv53_pkg.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/core/mmu_pkg.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/l2cache/l2_top_pkg.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/l2cache/l2serdes.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/cache/cache_top.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/core/proc_pkg.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/core/queue.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/core/arith/alu_logic_pkg.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/core/regibank.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/dummycpu_pkg.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/core/regibank_pkg.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/l2cache/l2dummy.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/cache/lrunway.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/core/arith/int_addsub.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/core/dec_rv_pkg.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/core/ic_csr_m2_s1_pkg.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/river_amba.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/core/fpu_d/fmul_d.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/dmi/dmidebug_pkg.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/l2cache/l2_amba_pkg.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/core/stacktrbuf.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/core/fpu_d/zeroenc.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/l2cache/l2dummy_pkg.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/cache/tagmem.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/core/bp_btb.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/dmi/dmidebug.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/core/bp_btb_pkg.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/l2cache/l2cache_lru_pkg.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/core/fpu_d/fmul_d_pkg.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/core/arith/shift.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/core/dec_rvc.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/core/execute_pkg.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/l2cache/l2serdes_pkg.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/core/mmu.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/core/fpu_d/fpu_top.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/cache/pmp.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/core/fpu_d/fadd_d_pkg.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/core/decoder.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/core/fpu_d/divstage53_pkg.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/dmi/ic_dport_pkg.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/cache/dcache_lru_pkg.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/l2cache/l2_dst.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/kc705_top_tb.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riscv_soc.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/misclib/apb_pnp.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/misclib/axi4_sram.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/misclib/apb_uart.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/misclib/apb_gpio.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/misclib/apb_ddr.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/misclib/axi4_rom.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/misclib/clint.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/misclib/apb_prci.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/misclib/apb_prci_pkg.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/misclib/plic.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/misclib/sfifo.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/misclib/apb_spi.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/misclib/apb_ddr_pkg.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/misclib/axi4_new_slave.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/config_target_pkg.sv /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riscv_soc_pkg.sv}
add_files -fileset constrs_1 -norecurse /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/kc705_top.xdc
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  /home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/cdc_axi_sync/cdc_axi_sync_tech.v]
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'kc705_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/minas_full/minas_full.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/Software/xilinx/2022.2/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/Software/xilinx/2022.2/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/minas_full/minas_full.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'kc705_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/minas_full/minas_full.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj kc705_top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/common/vips/uart/sim_uart_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_uart_receiver
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/mem/Riscv_slave.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Riscv_slave
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/config_target_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/mem/Riscv_slave_tech.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Riscv_slave_tech
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/pll/SysPLL_kc705.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SysPLL_kc705
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/pll/SysPLL_tech.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SysPLL_tech
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/river_cfg_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/core/arith/alu_logic_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/core/arith/alu_logic.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AluLogic
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/ambalib/types_amba_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/misclib/apb_gpio.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apb_gpio
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/ambalib/types_bus1_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/misclib/apb_pnp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apb_pnp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/misclib/apb_prci_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/misclib/apb_prci.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apb_prci
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/ambalib/apb_slv_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/ambalib/apb_slv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apb_slv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/misclib/apb_spi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apb_spi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/misclib/apb_uart.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apb_uart
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/ambalib/axi2apb_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/ambalib/axi2apb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi2apb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/misclib/axi4_new_slave.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi4_new_slave
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/misclib/axi4_rom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi4_rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/misclib/axi4_sram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi4_sram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/ambalib/axi_slv_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/ambalib/axi_slv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/ambalib/types_bus0_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/ambalib/axictrl_bus0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axictrl_bus0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/core/bp_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/core/bp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchPredictor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/core/bp_btb_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/core/bp_btb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BpBTB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/core/bp_predec_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/core/bp_predec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BpPreDecoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/cache/cache_top_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/cache/cache_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CacheTop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/misclib/clint.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clint
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/core/csr_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/core/csr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CsrRegs
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/core/fpu_d/d2l_d_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/core/fpu_d/d2l_d.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Double2Long
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/core/dbg_port_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/core/dbg_port.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DbgPort
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/cache/dcache_lru_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/cache/dcache_lru.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCacheLru
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/core/dec_rv_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/core/dec_rv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DecoderRv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/core/dec_rvc_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/core/dec_rvc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DecoderRvc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/core/decoder_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/core/decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstrDecoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/core/fpu_d/divstage53_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/core/fpu_d/divstage53.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divstage53
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/core/arith/divstage64_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/core/arith/divstage64.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divstage64
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/dmi/dmidebug_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/dmi/dmidebug.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmidebug
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/types_river_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/dummycpu_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/dummycpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DummyCpu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/core/execute_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/core/execute.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstrExecute
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/core/fpu_d/fadd_d_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/core/fpu_d/fadd_d.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DoubleAdd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/core/fpu_d/fdiv_d_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/core/fpu_d/fdiv_d.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DoubleDiv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/core/fetch_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/core/fetch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstrFetch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/core/fpu_d/fmul_d_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/core/fpu_d/fmul_d.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DoubleMul
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/core/fpu_d/fpu_top_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/core/fpu_d/fpu_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FpuTop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/bufg/ibuf_tech.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ibuf_tech
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/ic_axi4_to_l1_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/ic_axi4_to_l1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ic_axi4_to_l1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/core/ic_csr_m2_s1_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/core/ic_csr_m2_s1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ic_csr_m2_s1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/dmi/ic_dport_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/dmi/ic_dport.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ic_dport
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/cache/icache_lru_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/cache/icache_lru.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ICacheLru
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/core/fpu_d/idiv53_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/core/fpu_d/idiv53.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idiv53
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/bufg/idsbuf_tech.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idsbuf_tech
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/core/fpu_d/imul53_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/core/fpu_d/imul53.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imul53
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/core/arith/int_addsub_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/core/arith/int_addsub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IntAddSub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/core/arith/int_div_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/core/arith/int_div.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IntDiv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/core/arith/int_mul_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/core/arith/int_mul.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IntMul
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/bufg/iobuf_tech.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iobuf_tech
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/dmi/jtagcdc_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/dmi/jtagcdc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtagcdc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/dmi/jtagtap.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtagtap
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/kc705_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kc705_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/l2cache/l2_amba_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/l2cache/l2_amba.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L2Amba
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/l2cache/l2_dst_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/l2cache/l2_dst.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L2Destination
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/l2cache/l2_top_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/l2cache/l2_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L2Top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/l2cache/l2cache_lru_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/l2cache/l2cache_lru.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L2CacheLru
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/core/fpu_d/l2d_d_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/core/fpu_d/l2d_d.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Long2Double
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/l2cache/l2dummy_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/l2cache/l2dummy.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L2Dummy
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/l2cache/l2serdes_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/l2cache/l2serdes.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L2SerDes
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/cache/lrunway.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lrunway
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/core/memaccess_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/core/memaccess.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemAccess
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/core/mmu_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/core/mmu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mmu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/bufg/obuf_tech.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module obuf_tech
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/misclib/plic.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module plic
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/cache/pma_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/cache/pma.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PMA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/cache/pmp_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/cache/pmp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PMP
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/core/proc_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/core/proc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/core/queue.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Queue
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/mem/ram_cache_bwe_tech.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_cache_bwe_tech
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/mem/ram_fpga_distr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_fpga_distr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/mem/ram_mmu_tech.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_mmu_tech
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/mem/ram_tech.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_tech
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/core/regibank_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/core/regibank.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegIntBank
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/workgroup_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riscv_soc_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riscv_soc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_soc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/river_amba_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/river_amba.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RiverAmba
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/river_top_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/river_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RiverTop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/mem/rom_inferred_2x32.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom_inferred_2x32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/mem/rom_inferred_32.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom_inferred_32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/mem/rom_tech.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom_tech
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/common/vips/sdcard/sd_hc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sd_hc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/misclib/sfifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sfifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/core/arith/shift_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/core/arith/shift.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shifter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/common/vips/uart/sim_uart_rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_uart_rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/mem/sram8_inferred_init.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram8_inferred_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/techmap/mem/srambytes_tech.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srambytes_tech
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/core/stacktrbuf_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/core/stacktrbuf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StackTraceBuffer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/cache/tagmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TagMem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/cache/tagmemcoupled.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TagMemCoupled
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/cache/tagmemnway.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TagMemNWay
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/core/tracer_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/core/tracer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tracer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/workgroup.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Workgroup
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/riverlib/core/fpu_d/zeroenc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeroenc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/kc705_top_tb.sv" into library xil_defaultlib
ERROR: [VRFC 10-3195] cannot open include file '/home/shemin00/riscv_vhdl/sv/rtl/techmap/mem/rom_inferred_2x32.sv' [/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/kc705_top_tb.sv:21]
ERROR: [VRFC 10-3195] cannot open include file '/home/shemin00/riscv_vhdl/sv/rtl/techmap/mem/rom_inferred_32.sv' [/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/kc705_top_tb.sv:22]
ERROR: [VRFC 10-3195] cannot open include file '/home/shemin00/riscv_vhdl/sv/rtl/techmap/pll/SysPLL_kc705.sv' [/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/kc705_top_tb.sv:23]
ERROR: [VRFC 10-3195] cannot open include file '/home/shemin00/riscv_vhdl/sv/rtl/techmap/mem/ram_fpga_distr.sv' [/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/kc705_top_tb.sv:24]
ERROR: [VRFC 10-3195] cannot open include file '/home/shemin00/riscv_vhdl/sv/prj/common/vips/uart/sim_uart_receiver.v' [/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/kc705_top_tb.sv:25]
ERROR: [VRFC 10-3195] cannot open include file '/home/shemin00/riscv_vhdl/sv/prj/common/vips/sdcard/sd_hc.sv' [/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/kc705_top_tb.sv:26]
INFO: [VRFC 10-311] analyzing module kc705_top_tb
ERROR: [VRFC 10-8530] module 'kc705_top_tb' is ignored due to previous errors [/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/kc705_top_tb.sv:29]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/minas_full/minas_full.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/megmar00/Desktop/minas_full_prj_with_peripheral/all_rtls/minas_full/minas_full.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jun  7 13:46:16 2023...
