A/DT neuromorphic/JJ chip/NN that/WDT combines/VBZ CMOS/NN analog/NN spiking/VBG neurons/NNS and/CC memristive/JJ synapses/NNS offers/VBZ a/DT promising/JJ solution/NN to/IN brain/NN -/HYPH inspired/VBN computing/NN ,/, as/IN it/PRP can/MD provide/VB massive/JJ neural/JJ network/NN parallelism/NN and/CC density/NN ./.
Previous/JJ hybrid/NN analog/NN CMOS/NN -/HYPH memristor/NN approaches/NNS required/VBN extensive/JJ CMOS/NN circuitry/NN for/IN training/NN ,/, and/CC thus/RB eliminated/VBD most/JJS of/IN the/DT density/NN advantages/NNS gained/VBN by/IN the/DT adoption/NN of/IN memristor/NN synapses/NNS ./.
Further/RB ,/, they/PRP used/VBD different/JJ waveforms/NNS for/IN pre/AFX and/CC post-synaptic/JJ spikes/NNS that/WDT added/VBD undesirable/JJ circuit/NN overhead/NN ./.
Here/RB we/PRP describe/VBP a/DT hardware/NN architecture/NN that/WDT can/MD feature/VB a/DT large/JJ number/NN of/IN memristor/NN synapses/NNS to/TO learn/VB real/JJ -/HYPH world/NN patterns/NNS ./.
We/PRP present/VBP a/DT versatile/JJ CMOS/NN neuron/NN that/WDT combines/VBZ integrate/VB -/HYPH and/CC -/HYPH fire/NN behavior/NN ,/, drives/VBZ passive/JJ memristors/NNS and/CC implements/NNS competitive/JJ learning/NN in/IN a/DT compact/JJ circuit/NN module/NN ,/, and/CC enables/VBZ in/IN -/HYPH situ/NN plasticity/NN in/IN the/DT memristor/NN synapses/NNS ./.
We/PRP demonstrate/VBP handwritten/JJ -/HYPH digits/NNS recognition/NN using/VBG the/DT proposed/VBN architecture/NN using/VBG transistor/NN -/HYPH level/NN circuit/NN simulations/NNS ./.
As/IN the/DT described/VBN neuromorphic/JJ architecture/NN is/VBZ homogeneous/JJ ,/, it/PRP realizes/VBZ a/DT fundamental/JJ building/NN block/NN for/IN large/JJ -/HYPH scale/NN energy/NN -/HYPH efficient/JJ brain/NN -/HYPH inspired/VBN silicon/NN chips/NNS that/WDT could/MD lead/VB to/IN next/JJ -/HYPH generation/NN cognitive/JJ computing/NN ./.
