/*
 * Copyright 2026 Google LLC
 *
 * Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 *     http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 */

#include "torch_tpu/eager/tensor_to_buffer.h"

#include <cstddef>
#include <cstdint>
#include <limits>
#include <utility>
#include <variant>
#include <vector>

#include "absl/base/no_destructor.h"
#include "absl/base/thread_annotations.h"
#include "absl/container/flat_hash_set.h"
#include "absl/log/absl_check.h"
#include "absl/log/absl_log.h"
#include "absl/status/status.h"
#include "absl/status/statusor.h"
#include "absl/strings/str_join.h"
#include "absl/synchronization/mutex.h"
#include "absl/types/span.h"
#include "ATen/core/CachingHostAllocator.h"
#include "c10/core/Allocator.h"
#include "c10/core/CachingDeviceAllocator.h"
#include "c10/core/Device.h"
#include "c10/core/DispatchKey.h"
#include "c10/core/DispatchKeySet.h"
#include "c10/core/ScalarTypeToTypeMeta.h"
#include "c10/core/Storage.h"
#include "c10/core/StorageImpl.h"
#include "c10/core/Stream.h"
#include "c10/core/TensorImpl.h"
#include "c10/util/Exception.h"
#include "c10/util/UniqueVoidPtr.h"
#include "c10/util/intrusive_ptr.h"
#include "torch/headeronly/core/DeviceType.h"
#include "torch/headeronly/core/ScalarType.h"
#include "torch_tpu/common/cache_key.h"
#include "torch_tpu/common/dtype.h"
#include "torch_tpu/common/error_utils.h"
#include "torch_tpu/common/to_string.h"
#include "torch_tpu/common/utils.h"
#include "torch_tpu/eager/device_buffer.h"
#include "torch_tpu/eager/device_types.h"
#include "torch_tpu/ops/op_builder_utils.h"
#include "torch_tpu/ops/op_names.h"
#include "torch_tpu/ops/python_context.h"
#include "torch_tpu/ops/stride/stride_helper.h"
#include "torch_tpu/ops/view_decomposition/bitcast_primitive.h"
#include "torch_tpu/ops/view_decomposition/decomposition.h"
#include "torch_tpu/ops/view_decomposition/inversion.h"
#include "torch_tpu/ops/view_decomposition/strided_layout.h"
#include "torch_tpu/ops/view_decomposition/view_sequence.h"
#include "torch_tpu/pjrt/pjrt_state.h"
#include "stablehlo/integrations/cpp/builder/AttrTypeBuilderUtil.h"
#include "stablehlo/integrations/cpp/builder/MlirBuilder.h"

namespace torch_tpu {

namespace {

at::ScalarType GetScalarType(const c10::TensorImpl& tensor) {
  // For some reason, c10::TensorImpl does not have a scalar_type() method;
  // we have to use "dtype()" and convert instead.
  auto type_meta = tensor.dtype();
  return c10::typeMetaToScalarType(type_meta);
}

// Returns the number of bytes that must be present in the storage for the
// tensor to be well-defined.
absl::StatusOr<int64_t> RequiredStorageBytes(const c10::TensorImpl& tensor) {
  if (tensor.numel() < 1) return 0;
  // The number of storage elements required is
  //  storage_offset + 1 + maximum element index.
  // This accounts for overlapping or non-dense views, which can span more or
  // fewer storage elements than there are logical elements in the tensor.
  int64_t required_numel = tensor.storage_offset() + 1;
  for (auto i = 0; i < tensor.dim(); ++i) {
    required_numel += (tensor.size(i) - 1) * tensor.stride(i);
  }
  // Multiply by the size of the scalar type to get the number of bytes.
  auto scalar_type = GetScalarType(tensor);

  TT_ASSIGN_OR_RETURN(const auto tensor_element_type,
                      ConvertTo<mlir::ElementType>(scalar_type));
  const int64_t element_bitwidth = TorchEquivalentBitwidth(tensor_element_type);
  if (element_bitwidth >= 8) {
    return required_numel * (element_bitwidth / 8);
  }

  // Round up to the nearest byte, in the case of sub-byte-size types
  return (required_numel * element_bitwidth + 7) / 8;
}

// Helper function for AssignBufferToAtTensor to switch between two cases:
//   * If the view is not a slice (so that the inversion fully overwrites the
//     original tensor), then we don't care what the original tensor's values
//     were, and the DeferredOp is unary.
//   * If the view is a slice, then some amount of its original data will be
//     retained, so we need to carry a dependency on the original base_buffer,
//     and the DeferredOp is binary.
// Returns the appropriate builder and inputs for the DeferredOp.
std::pair<MlirOpBuilder, std::vector<DeviceBufferRef>>
MakeAsStridedInverseBuilder(InverseViewOperation inverse_view_operation,
                            DeviceBufferRef base_buffer_ref,
                            DeviceBufferRef result_buf) {
  if (inverse_view_operation.stages.size() == 1) {
    ABSL_VLOG(3) << "[AssignBufferToAtTensor] View elements are 1:1 with base, "
                    "creating an inverse DeferredOp that overwrites the base.";
    // Merge the view bitcast with the inverse sequence.
    ViewSequence merged_sequence;
    merged_sequence.reserve(inverse_view_operation.bitcast_view.size() +
                            inverse_view_operation.stages[0].inverse.size());
    for (auto& primitive : inverse_view_operation.bitcast_view) {
      merged_sequence.push_back(std::move(primitive));
    }
    for (auto& inverse_primitive : inverse_view_operation.stages[0].inverse) {
      std::visit(
          [&merged_sequence](auto& prim) {
            merged_sequence.push_back(std::move(prim));
          },
          inverse_primitive);
    }

    auto op_builder = [view_sequence = std::move(merged_sequence)](
                          mlir::MlirBuilder& builder,
                          absl::Span<mlir::MlirOp> inputs)
        -> absl::StatusOr<DynamicMlirOpResults> {
      TT_RET_CHECK(inputs.size() == 1, error::kInternal)
          << "expected 1 input, got " << inputs.size();
      TT_ASSIGN_OR_RETURN(auto output,
                          ViewSequenceShlo(inputs[0], view_sequence));
      return DynamicMlirOpResults{std::move(output)};
    };
    auto inputs = {std::move(result_buf)};
    return {std::move(op_builder), std::move(inputs)};
  }

  // Otherwise, apply the full operation.
  ABSL_VLOG(3) << "[AssignBufferToAtTensor] View is a slice, creating an "
                  "inverse DeferredOp that partially overwrites the base.";
  auto op_builder =
      [inverse_view_operation = std::move(inverse_view_operation)](
          mlir::MlirBuilder& builder, absl::Span<mlir::MlirOp> inputs)
      -> absl::StatusOr<DynamicMlirOpResults> {
    TT_RET_CHECK(inputs.size() == 2, error::kInternal)
        << "expected 2 inputs, got " << inputs.size();
    TT_ASSIGN_OR_RETURN(
        auto output,
        InverseViewOperationShlo(inputs[0], inputs[1], inverse_view_operation));
    return DynamicMlirOpResults{std::move(output)};
  };
  auto inputs = {std::move(base_buffer_ref), std::move(result_buf)};
  return {std::move(op_builder), std::move(inputs)};
}

}  // namespace

absl::Status AssignBufferToAtTensor(DeviceBufferRef result_buf,
                                    const at::Tensor& tensor) {
  ABSL_VLOG(1)
      << "[AssignBufferToAtTensor] Assigning DeviceBufferRef to existing "
         "tensor\n"
      << result_buf.DebugString() << "\n"
      << "\nTensor:" << ToString(tensor)
      << "\n\tscalar_type: " << c10::toString(tensor.scalar_type())
      << "\n\tsizes: " << ToString(absl::MakeConstSpan(tensor.sizes()))
      << "\n\tstrides: " << ToString(absl::MakeConstSpan(tensor.strides()))
      << (tensor.is_contiguous() ? " (contiguous)" : " (non-contiguous)")
      << "\n\tstorage nbytes: " << tensor.storage().nbytes()
      << "\n\tstorage offset: " << tensor.storage_offset();

  // It's a critical failure if we are trying to write a buffer to a tensor
  // with the wrong amount or type of data; we need a 1:1 byte mapping from
  // the logical tensor elements to the buffer elements.
  // However, we do allow at::Tensors to be backed by DeviceBufferRefs of
  // view-equivalent shapes, for example, a (10, 10) tensor may be backed by
  // a DeviceBufferRef of shape (100,), or vice-versa.
  // Shape alignments will be handled by view decomposition logic on extraction
  // during GetBufferFromAtTensor later, if and only if required.
  ABSL_CHECK_EQ(result_buf.num_elements(), tensor.numel());  // CRASH_OK
  TT_ASSIGN_OR_RETURN(const auto tensor_element_type,
                      ConvertTo<mlir::ElementType>(tensor.scalar_type()));
  ABSL_CHECK_EQ(result_buf.element_type(), tensor_element_type);  // CRASH_OK

  if (result_buf.state() == DeviceBufferRefState::kZeroSize) {
    // Writing 0 elements is a no-op.
    return absl::OkStatus();
  }

  // We must skip this optimization for Conj tensors because their storage
  // contains the *original* values, not the conjugated values. Direct storage
  // assignment would lose the conjugation bit, resulting in incorrect values.
  // By falling through to ComputeInverseViewOperation, we ensure the proper
  // view inversion (which includes conjugation) is applied during the
  // write-back.
  if (tensor.is_contiguous() && !tensor.is_conj() &&
      tensor.storage_offset() == 0 &&
      tensor.storage().nbytes() == result_buf.size_bytes()) {
    // The result_buf can be used directly as the new storage buffer; even if
    // it is a different shape, any contiguous view can be the base.
    //
    // Note: this means it's possible for an operation like
    // ```
    //   a = torch.zeros(100)
    //   b = a.view(10, 10)
    //   b.add_(1.0)
    // ```
    // to change the shape of the base DeviceBufferRef from one contiguous shape
    // to another equivalent shape, in this case (100,) -> (10, 10). In some
    // sense, this changes from `b` being a view of `a`, to `a` being a view
    // of `b`, in a "last write wins" ordering.
    ABSL_VLOG(2) << "[AssignBufferToAtTensor] Directly assigning contiguous "
                    "base buffer of "
                 << result_buf.size_bytes() << " bytes.";

    // Change the c10::DataPtr in storage to use the new DeviceBufferRef.
    // This ensures that all active views on this same contiguous base tensor
    // will be updated by the write.
    tensor.storage().set_data_ptr(
        MakeDataPtr(std::move(result_buf), tensor.device().index()));
  } else {
    TT_RET_CHECK(!IsOverlapping(tensor.sizes(), tensor.strides()),
                 error::kFailedPrecondition)
        << "inplace writes to overlapping views are undefined behavior and are "
           "not supported.\n"
        << "Because multiple logical tensor indices point to the same buffer "
           "elements, writes from multiple indices may overwrite each other.\n"
        << "Please use clone() or contiguous() to copy the tensor before "
           "writing";

    ABSL_VLOG(2)
        << "[AssignBufferToAtTensor] Assigning to non-contiguous base.";

    TT_ASSIGN_OR_RETURN(DeviceBufferRef base_buffer_ref,
                        GetBaseBufferFromAtTensor(tensor));

    // Compute the operations needed to invert the view sequence.
    StridedLayout view_layout{.storage_offset = tensor.storage_offset()};
    view_layout.strided_dims.reserve(tensor.dim());
    for (auto i = 0; i < tensor.dim(); ++i) {
      view_layout.strided_dims.push_back(
          {.size = tensor.size(i), .stride = tensor.stride(i)});
    }
    TT_ASSIGN_OR_RETURN(
        InverseViewOperation inverse_view_operation,
        ComputeInverseViewOperation(base_buffer_ref.dimensions(),
                                    base_buffer_ref.element_type(), view_layout,
                                    tensor_element_type, tensor.is_conj()));

    // Create a new DeferredOp representing the updated base value
    // Build the values to construct an ephemeral DeferredOp.
    const auto op_name = OpName::kAsStridedInverse;
    ScopedPythonContextCapturer capturer(op_name);

    std::vector<Shape> output_shapes = {inverse_view_operation.final_shape};

    auto [op_builder, inputs] = MakeAsStridedInverseBuilder(
        std::move(inverse_view_operation), std::move(base_buffer_ref),
        std::move(result_buf));

    TT_ASSIGN_OR_RETURN(
        OpParamCacheKeys param_keys,
        *OpParamCacheKeysBuilder()
             .SetParam("strides", tensor.strides())
             .SetParam("storage_offset", tensor.storage_offset()));

    // Create the deferred DeviceBufferRef.
    TT_ASSIGN_OR_RETURN(std::vector<DeviceBufferRef> deferred_refs,
                        DeviceBufferList::CreateDeferred(
                            op_name, std::move(op_builder), std::move(inputs),
                            std::move(param_keys), std::move(output_shapes)));
    ABSL_CHECK_EQ(deferred_refs.size(), 1);  // CRASH_OK

    // Assign the new deferred DeviceBufferRef to the c10::DataPtr
    // All reads that happened before the write will be unaffected, but reads
    // to all extant views will reflect the new value on later accesses.
    tensor.storage().set_data_ptr(
        MakeDataPtr(std::move(deferred_refs[0]), tensor.device().index()));
  }

  // Bump the version to tell PyTorch how to handle functionalization
  tensor.unsafeGetTensorImpl()->bump_version();

  ABSL_VLOG(1) << "[AssignBufferToAtTensor] Final tensor after assignment:"
               << ToString(tensor)
               << "\nscalar_type: " << c10::toString(tensor.scalar_type())
               << "\nsizes: " << ToString(absl::MakeConstSpan(tensor.sizes()))
               << "\nstrides: "
               << ToString(absl::MakeConstSpan(tensor.strides()))
               << (tensor.is_contiguous() ? " (contiguous)"
                                          : " (non-contiguous)")
               << "\nstorage nbytes: " << tensor.storage().nbytes()
               << "\nstorage offset: " << tensor.storage_offset();
  return absl::OkStatus();
}
absl::StatusOr<DeviceBufferRef> GetBaseBufferFromAtTensor(
    const c10::TensorImpl& tensor) {
  // If the user tries to call a torch_tpu kernel with tensors that are
  // on different devices, then we return an error status, which will be
  // propagated to the user as a Python exception (with context).
  // We only need to uphold invariants for tensors torch_tpu constructs.
  TT_RET_CHECK(tensor.device().type() == GetPrivateUse1DeviceType(),
               error::kInvalidArgument)
      << "tensor is expected to be on " << GetPrivateUse1DeviceDebugName()
      << ", got " << tensor.device().str();

  // This will trigger a device mismatch in Pytorch, with a good call stack.
  TT_RET_CHECK(tensor.storage().data_ptr(), error::kUnimplemented)
      << "tensor is on the custom PrivateUse1 device. But its storage data_ptr "
         "is null. This is usually caused by FakeTensor being run on TPU ops. "
         "And it is not supported";

  // If the tensor is on the PrivateUse1 device, then we check invariants.
  // Any errors indicate serious bugs and we crash to prevent worsening the
  // application state.
  ABSL_CHECK_EQ(tensor.storage().allocator(), GetTpuAllocator())  // CRASH_OK
      << "tensor is on PrivateUse1 device, but is not allocated by "
         "g_tpu_allocator";

  return GetBaseBufferFromStorage(tensor.storage());
}

absl::StatusOr<DeviceBufferRef> GetBaseBufferFromAtTensor(
    const at::Tensor& tensor) {
  const c10::TensorImpl* tensor_impl = tensor.unsafeGetTensorImpl();
  TT_RET_CHECK(tensor_impl, error::kInvalidArgument) << "tensor is undefined.";
  return GetBaseBufferFromAtTensor(*tensor.unsafeGetTensorImpl());
}

absl::StatusOr<DeviceBufferRef> GetBaseBufferFromStorage(
    const c10::Storage& storage) {
  // The DeviceBufferRef in the c10::StorageImpl represents the "contiguous
  // base" buffer--this is the shape of the original tensor that was used to
  // construct the tensor, and represents all of the data available to all
  // views that share the same Storage.
  const DeviceBufferRef* base_buffer_ref =
      static_cast<const DeviceBufferRef*>(storage.data_ptr().get_context());
  ABSL_CHECK(base_buffer_ref)  // CRASH_OK
      << "tensor storage has a null DeviceBufferRef via data_ptr context";
  return *base_buffer_ref;
}
absl::StatusOr<DeviceBufferRef> GetBufferFromAtTensor(
    const c10::TensorImpl& tensor) {
  TT_ASSIGN_OR_RETURN(DeviceBufferRef base_buffer_ref,
                      GetBaseBufferFromAtTensor(tensor));

  // Get the element types; if they're different, we need to do a bitwise cast.
  auto scalar_type = GetScalarType(tensor);
  TT_ASSIGN_OR_RETURN(const auto tensor_element_type,
                      ConvertTo<mlir::ElementType>(scalar_type));

  if (!tensor.is_conj() && tensor.is_contiguous() &&
      tensor.storage_offset() == 0 &&
      tensor.sizes() == base_buffer_ref.dimensions() &&
      tensor_element_type == base_buffer_ref.element_type()) {
    ABSL_VLOG(1) << "[GetBufferFromAtTensor] Tensor is a contiguous base, "
                    "returning base buffer.";
    // This is the base tensor, no view to apply.
    return base_buffer_ref;
  }

  // If the view is zero-sized, then we don't need a view decomposition; a view
  // of nothing is valid.
  if (tensor.numel() < 1) {
    ABSL_VLOG(1) << "[GetBufferFromAtTensor] Tensor is a zero-sized view, "
                    "returning empty buffer.";
    return DeviceBufferList::CreateEmpty(CopyIntVector(tensor.sizes()),
                                         tensor_element_type);
  }

  // We need to apply a view decomposition.
  // Check to make sure we have enough data to read the tensor.
  TT_ASSIGN_OR_RETURN(const int64_t required_bytes,
                      RequiredStorageBytes(tensor));
  TT_RET_CHECK(required_bytes <= tensor.storage().nbytes(), error::kOutOfRange)
      << "cannot read " << required_bytes << " bytes (" << tensor.numel()
      << " elements of type " << ToString(GetScalarType(tensor))
      << " with an offset of " << tensor.storage_offset()
      << " elements) from a storage buffer with " << tensor.storage().nbytes()
      << " bytes";

  // Compute the steps in the decomposition.
  StridedLayout view_layout = {.storage_offset = tensor.storage_offset()};
  view_layout.strided_dims.reserve(tensor.dim());
  for (auto i = 0; i < tensor.dim(); ++i) {
    view_layout.strided_dims.push_back(
        {.size = tensor.size(i), .stride = tensor.stride(i)});
  }
  TT_ASSIGN_OR_RETURN(
      ViewSequence view_sequence,
      DecomposeIntoViewSequence(base_buffer_ref.dimensions(),
                                base_buffer_ref.element_type(), view_layout,
                                tensor_element_type, tensor.is_conj()));
  TT_RETURN_IF_ERROR(Simplify(view_sequence, base_buffer_ref.dimensions()));
  ABSL_VLOG(1)
      << "[GetBufferFromAtTensor] Decomposed base buffer dtype and shape "
      << ToString(base_buffer_ref.element_type())
      << ToString(base_buffer_ref.dimensions()) << " into view sequence "
      << ToString(view_sequence) << " to achieve target view layout "
      << view_layout << " (is_conj=" << tensor.is_conj() << ")";

  // Create cache key for the view sequence before moving into builder
  TT_ASSIGN_OR_RETURN(OpParamCacheKeys param_keys,
                      ViewSequenceCacheKey(view_sequence, tensor));

  // Build the values to construct an ephemeral DeferredOp.
  const auto op_name = OpName::kAsStrided;
  ScopedPythonContextCapturer capturer(op_name);

  auto op_builder = [view_sequence = std::move(view_sequence)](
                        mlir::MlirBuilder& builder,
                        absl::Span<mlir::MlirOp> inputs)
      -> absl::StatusOr<DynamicMlirOpResults> {
    TT_RET_CHECK(inputs.size() == 1, error::kInternal)
        << "expected 1 input, got " << inputs.size();
    TT_ASSIGN_OR_RETURN(auto output,
                        ViewSequenceShlo(inputs[0], view_sequence));
    return DynamicMlirOpResults{std::move(output)};
  };

  std::vector<DeviceBufferRef> inputs = {std::move(base_buffer_ref)};

  std::vector<Shape> output_shapes;
  output_shapes.emplace_back(CopyIntVector(tensor.sizes()),
                             tensor_element_type);

  // Create the deferred op.
  TT_ASSIGN_OR_RETURN(std::vector<DeviceBufferRef> deferred_refs,
                      DeviceBufferList::CreateDeferred(
                          op_name, std::move(op_builder), std::move(inputs),
                          std::move(param_keys), std::move(output_shapes)));
  ABSL_CHECK_EQ(deferred_refs.size(), 1);  // CRASH_OK
  return std::move(deferred_refs[0]);
}

absl::StatusOr<DeviceBufferRef> GetBufferFromAtTensor(
    const at::Tensor& tensor) {
  // Trying to get the buffer from an undefined tensor is a user error, not
  // a critical invariant violation.
  const c10::TensorImpl* tensor_impl = tensor.unsafeGetTensorImpl();
  TT_RET_CHECK(tensor_impl, error::kInvalidArgument) << "tensor is undefined";
  return GetBufferFromAtTensor(*tensor.unsafeGetTensorImpl());
}

absl::StatusOr<std::vector<DeviceBufferRef>> GetBuffersFromAtTensors(
    absl::Span<const at::Tensor> tensors) {
  std::vector<DeviceBufferRef> buffers;
  buffers.reserve(tensors.size());
  for (const auto& tensor : tensors) {
    TT_ASSIGN_OR_RETURN(DeviceBufferRef buffer, GetBufferFromAtTensor(tensor));
    buffers.push_back(std::move(buffer));
  }
  return buffers;
}

c10::Storage MakeStorage(DeviceBufferRef buffer_ref) {
  ABSL_VLOG(1) << "[MakeStorage] Received DeviceBufferRef with dims: ["
               << absl::StrJoin(buffer_ref.dimensions(), ",") << "]"
               << " and dtype: " << ToString(buffer_ref.element_type());
  const auto size = buffer_ref.size_bytes();
  return c10::Storage(c10::make_intrusive<c10::StorageImpl>(
      c10::StorageImpl::use_byte_size_t(), size,
      MakeDataPtr(std::move(buffer_ref), /*device_idx=*/0), GetTpuAllocator(),
      /*resizable=*/true));
}

at::Tensor MakeTensor(DeviceBufferRef buffer_ref) {
  ABSL_VLOG(1) << "[MakeTensor] Creating new ATen tensor for "
               << buffer_ref.DebugString();

  const auto dtype = ConvertTo<at::ScalarType>(buffer_ref.element_type());
  auto caffe2_type_meta = c10::scalarTypeToTypeMeta(dtype);
  absl::Span<const int64_t> sizes = buffer_ref.dimensions();

  c10::Storage storage = MakeStorage(std::move(buffer_ref));
  at::Tensor tensor(c10::make_intrusive<c10::TensorImpl>(
      std::move(storage), c10::DispatchKeySet(c10::DispatchKey::PrivateUse1),
      caffe2_type_meta));
  tensor.unsafeGetTensorImpl()->set_sizes_contiguous(sizes);
  tensor.unsafeGetTensorImpl()->set_storage_offset(0);
  ABSL_VLOG(1) << "[MakeTensor] Final ATen tensor created:" << ToString(tensor)
               << "\nscalar_type: " << c10::toString(tensor.scalar_type())
               << "\nsizes: " << ToString(absl::MakeConstSpan(tensor.sizes()))
               << "\nstrides: "
               << ToString(absl::MakeConstSpan(tensor.strides()))
               << (tensor.is_contiguous() ? " (contiguous)"
                                          : " (non-contiguous)")
               << "\nstorage nbytes: " << tensor.storage().nbytes()
               << "\nstorage offset: " << tensor.storage_offset();

  ABSL_CHECK_EQ(tensor.device().type(),  // CRASH_OK
                GetPrivateUse1DeviceType())
      << "Tensor created does NOT have PrivateUse1 device type.";
  return tensor;
}

class TpuAllocator final : public c10::DeviceAllocator {
 public:
  TpuAllocator() = default;

  // This class is move-only.
  TpuAllocator(TpuAllocator&& other) = default;
  TpuAllocator& operator=(TpuAllocator&& other) = default;
  TpuAllocator(const TpuAllocator&) = delete;
  TpuAllocator& operator=(const TpuAllocator&) = delete;

  c10::DataPtr allocate(size_t nbytes) override {
    c10::DeviceIndex device_idx = 0;
    if (const auto* device = GetPjRtDevice()) {
      device_idx =
          static_cast<c10::DeviceIndex>(device->local_hardware_id().value());
    }
    // Check that the size_t does not overflow an int64_t.
    // This function is only ever called from PyTorch so safe to throw an
    // exception on failure.
    TT_CHECK_THROW(
        nbytes <= static_cast<size_t>(std::numeric_limits<int64_t>::max()),
        error::kResourceExhausted)
        << "allocation size " << nbytes
        << " overflows as a signed 64-bit integer";

    // Allocated DeviceBufferRef will be equivalent to
    // torch.empty(nbytes, dtype=torch.uint8) with
    // fill_uninitialized_memory=True, which fills the buffer with 0xFF bytes.
    TT_ASSIGN_OR_THROW(auto buffer_ref, DeviceBufferList::CreateEmpty(
                                            {static_cast<int64_t>(nbytes)},
                                            mlir::ElementType::UI8));
    return MakeDataPtr(std::move(buffer_ref), device_idx);
  }

  void copy_data(void* dest, const void* src,
                 std::size_t count) const override {
    TT_CHECK_THROW(false, error::kUnimplemented)
        << "TpuAllocator::copy_data is not implemented and should not be "
           "called directly for this conceptual allocator type.";
  }

  c10::DeleterFnPtr raw_deleter() const override {
    return DeleteDeviceBufferRef;
  }

  bool initialized() override { return true; }

  void emptyCache(c10::MempoolId_t mempool_id) override {
    // No-op for now as PjRt handles memory management.
  }

  void recordStream(const c10::DataPtr& ptr, c10::Stream stream) override {
    // No-op for now.
  }

  c10::CachingDeviceAllocator::DeviceStats getDeviceStats(
      c10::DeviceIndex device) override {
    c10::CachingDeviceAllocator::DeviceStats stats;
    auto pjrt_stats_or = GetAllocatorStats();
    if (!pjrt_stats_or.ok()) {
      TORCH_WARN("Failed to get allocator stats: ", pjrt_stats_or.status());
      return stats;
    }
    const auto& pjrt_stats = pjrt_stats_or.value();

    // Map available stats
    using StatType = c10::CachingAllocator::StatType;

    // Both allocated_bytes and active_bytes are fulfilled by bytes in use by
    // PjRt. There is no differentiation between the two in the underlying stats
    // implementation.
    stats.allocated_bytes[static_cast<size_t>(StatType::AGGREGATE)].current =
        pjrt_stats.bytes_in_use;
    stats.allocated_bytes[static_cast<size_t>(StatType::AGGREGATE)].peak =
        pjrt_stats.peak_bytes_in_use;

    stats.active_bytes[static_cast<size_t>(StatType::AGGREGATE)].current =
        pjrt_stats.bytes_in_use;
    stats.active_bytes[static_cast<size_t>(StatType::AGGREGATE)].peak =
        pjrt_stats.peak_bytes_in_use;

    // bytes_reserved -> reserved_bytes[all].current
    stats.reserved_bytes[static_cast<size_t>(StatType::AGGREGATE)].current =
        pjrt_stats.bytes_reserved;
    stats.reserved_bytes[static_cast<size_t>(StatType::AGGREGATE)].peak =
        pjrt_stats.peak_bytes_reserved;

    // num_allocs -> allocation[all].current
    stats.allocation[static_cast<size_t>(StatType::AGGREGATE)].current =
        pjrt_stats.num_allocs;

    return stats;
  }

  void resetAccumulatedStats(c10::DeviceIndex device) override {
    TORCH_WARN_ONCE(
        "torch.accelerator.memory.reset_accumulated_memory_stats is not "
        "implemented for TPU.");
  }

  void resetPeakStats(c10::DeviceIndex device) override {
    TORCH_WARN_ONCE(
        "torch.accelerator.memory.reset_peak_memory_stats is not implemented "
        "for TPU.");
  }

  std::pair<size_t, size_t> getMemoryInfo(c10::DeviceIndex device) override {
    auto pjrt_stats_or = GetAllocatorStats();
    if (!pjrt_stats_or.ok()) {
      TORCH_WARN("Failed to get allocator stats: ", pjrt_stats_or.status());
      return {0, 0};
    }
    const auto& pjrt_stats = pjrt_stats_or.value();
    size_t limit = pjrt_stats.bytes_limit.value_or(0);
    size_t used = pjrt_stats.bytes_in_use;
    return {limit - used, limit};
  }
};

class TpuPinnedAllocator final : public at::HostAllocator {
 public:
  c10::DataPtr allocate(size_t nbytes) override {
    if (nbytes == 0) {
      return {nullptr, nullptr, &DeleteTpuPinnedBufferStatic,
              c10::Device(c10::DeviceType::CPU)};
    }
    TT_ASSIGN_OR_THROW(auto* host_allocator, GetHostAllocator(),
                       _ << "Failed to get PJRT host allocator");
    void* data = host_allocator->Allocate(
        nbytes, host_allocator->GetPreferredAlignment());
    TT_CHECK_THROW(data != nullptr, error::kResourceExhausted)
        << "Failed to allocate " << nbytes << " bytes of pinned host memory";

    {
      TT_MUTEX_LOCK(lock, mutex_);
      pinned_ptrs_.insert(data);
    }

    return {data, data, &DeleteTpuPinnedBufferStatic,
            c10::Device(c10::DeviceType::CPU)};
  }

  void copy_data(void* dest, const void* src,
                 std::size_t count) const override {
    default_copy_data(dest, src, count);
  }

  c10::DeleterFnPtr raw_deleter() const override {
    return &DeleteTpuPinnedBufferStatic;
  }

  bool record_event(void* ptr, void* ctx, c10::Stream stream) override {
    // TPU does not yet support asynchronous stream-based events for pinned
    // memory in the same way CUDA does. Returning false indicates that
    // this allocator does not support event recording.
    return false;
  }

  // This allocator does not cache allocations, so there is nothing to do here.
  void empty_cache() override {
    TORCH_WARN_ONCE(
        "TpuPinnedAllocator::empty_cache is not implemented for TPU.");
  }

  at::HostStats get_stats() override { return {}; }

  void reset_accumulated_stats() override {}

  void reset_peak_stats() override {}

  bool is_pinned_ptr(const void* ptr) {
    TT_READER_MUTEX_LOCK(lock, mutex_);
    return pinned_ptrs_.contains(ptr);
  }

  void free_ptr(void* ptr) {
    if (ptr) {
      {
        TT_MUTEX_LOCK(lock, mutex_);
        pinned_ptrs_.erase(ptr);
      }
      TT_ASSIGN_OR_THROW(auto* host_allocator, GetHostAllocator());
      host_allocator->Free(ptr);
    }
  }

 private:
  static void DeleteTpuPinnedBufferStatic(void* ptr);

  absl::Mutex mutex_;
  absl::flat_hash_set<const void*> pinned_ptrs_ ABSL_GUARDED_BY(mutex_);
};

at::HostAllocator* GetTpuPinnedAllocatorInternal() {
  static absl::NoDestructor<TpuPinnedAllocator> g_tpu_pinned_allocator;
  return g_tpu_pinned_allocator.get();
}

void TpuPinnedAllocator::DeleteTpuPinnedBufferStatic(void* ptr) {
  static_cast<TpuPinnedAllocator*>(GetTpuPinnedAllocatorInternal())
      ->free_ptr(ptr);
}

c10::Allocator* GetTpuAllocator() {
  static absl::NoDestructor<TpuAllocator> g_tpu_allocator;
  return g_tpu_allocator.get();
}

at::HostAllocator* GetTpuPinnedAllocator() {
  return GetTpuPinnedAllocatorInternal();
}

bool IsTpuPinnedPtr(const void* ptr) {
  return static_cast<TpuPinnedAllocator*>(GetTpuPinnedAllocatorInternal())
      ->is_pinned_ptr(ptr);
}

void RegisterTpuAllocator() {
  c10::SetAllocator(GetPrivateUse1DeviceType(), GetTpuAllocator());
  at::setHostAllocator(GetPrivateUse1DeviceType(), GetTpuPinnedAllocator());
}
}  // namespace torch_tpu
