// Processed by function `construct_kairos` in `verilog_tricks.py`.
// Machine A:
// Processed by function `add_clk_enable_signal` in `verilog_tricks.py`.
// Processed by function `remove_reset_signal` in `verilog_tricks.py`.
module top_A (
  ap_clk,
  ap_start,
  ap_done,
  ap_idle,
  ap_ready,
  op_0,
  op_2,
  op_3,
  op_4,
  op_6,
  op_7,
  op_9,
  op_15,
  op_15_ap_vld,
clk_enable
);
input clk_enable;


input ap_clk;
wire ap_rst;
assign ap_rst = op_15_ap_vld;
input ap_start;
input [3:0] op_0;
input [31:0] op_2;
input [7:0] op_3;
input [3:0] op_4;
input [1:0] op_6;
input op_7;
input [7:0] op_9;
output ap_done;
output ap_idle;
output ap_ready;
output [31:0] op_15;
output op_15_ap_vld;


reg \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.ain_s1 ;
reg \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.bin_s1 ;
reg \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.carry_s1 ;
reg \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.sum_s1 ;
reg \add_2ns_2ns_2_2_1_U7.top_add_2ns_2ns_2_2_1_Adder_2_U.ain_s1 ;
reg \add_2ns_2ns_2_2_1_U7.top_add_2ns_2ns_2_2_1_Adder_2_U.bin_s1 ;
reg \add_2ns_2ns_2_2_1_U7.top_add_2ns_2ns_2_2_1_Adder_2_U.carry_s1 ;
reg \add_2ns_2ns_2_2_1_U7.top_add_2ns_2ns_2_2_1_Adder_2_U.sum_s1 ;
reg [15:0] \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.ain_s1 ;
reg [15:0] \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.bin_s1 ;
reg \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.carry_s1 ;
reg [15:0] \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.sum_s1 ;
reg [15:0] \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.ain_s1 ;
reg [15:0] \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.bin_s1 ;
reg \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.carry_s1 ;
reg [15:0] \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.sum_s1 ;
reg [15:0] \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.ain_s1 ;
reg [15:0] \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.bin_s1 ;
reg \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.carry_s1 ;
reg [15:0] \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.sum_s1 ;
reg [15:0] \add_32ns_32s_32_2_1_U12.top_add_32ns_32s_32_2_1_Adder_8_U.ain_s1 ;
reg [15:0] \add_32ns_32s_32_2_1_U12.top_add_32ns_32s_32_2_1_Adder_8_U.bin_s1 ;
reg \add_32ns_32s_32_2_1_U12.top_add_32ns_32s_32_2_1_Adder_8_U.carry_s1 ;
reg [15:0] \add_32ns_32s_32_2_1_U12.top_add_32ns_32s_32_2_1_Adder_8_U.sum_s1 ;
reg [15:0] \add_32s_32ns_32_2_1_U9.top_add_32s_32ns_32_2_1_Adder_6_U.ain_s1 ;
reg [15:0] \add_32s_32ns_32_2_1_U9.top_add_32s_32ns_32_2_1_Adder_6_U.bin_s1 ;
reg \add_32s_32ns_32_2_1_U9.top_add_32s_32ns_32_2_1_Adder_6_U.carry_s1 ;
reg [15:0] \add_32s_32ns_32_2_1_U9.top_add_32s_32ns_32_2_1_Adder_6_U.sum_s1 ;
reg [1:0] \add_3ns_3s_3_2_1_U6.top_add_3ns_3s_3_2_1_Adder_4_U.ain_s1 ;
reg [1:0] \add_3ns_3s_3_2_1_U6.top_add_3ns_3s_3_2_1_Adder_4_U.bin_s1 ;
reg \add_3ns_3s_3_2_1_U6.top_add_3ns_3s_3_2_1_Adder_4_U.carry_s1 ;
reg \add_3ns_3s_3_2_1_U6.top_add_3ns_3s_3_2_1_Adder_4_U.sum_s1 ;
reg [1:0] \add_3s_3ns_3_2_1_U8.top_add_3s_3ns_3_2_1_Adder_5_U.ain_s1 ;
reg [1:0] \add_3s_3ns_3_2_1_U8.top_add_3s_3ns_3_2_1_Adder_5_U.bin_s1 ;
reg \add_3s_3ns_3_2_1_U8.top_add_3s_3ns_3_2_1_Adder_5_U.carry_s1 ;
reg \add_3s_3ns_3_2_1_U8.top_add_3s_3ns_3_2_1_Adder_5_U.sum_s1 ;
reg [19:0] \add_40s_40s_40_2_1_U10.top_add_40s_40s_40_2_1_Adder_7_U.ain_s1 ;
reg [19:0] \add_40s_40s_40_2_1_U10.top_add_40s_40s_40_2_1_Adder_7_U.bin_s1 ;
reg \add_40s_40s_40_2_1_U10.top_add_40s_40s_40_2_1_Adder_7_U.carry_s1 ;
reg [19:0] \add_40s_40s_40_2_1_U10.top_add_40s_40s_40_2_1_Adder_7_U.sum_s1 ;
reg [1:0] \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.ain_s1 ;
reg [1:0] \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.bin_s1 ;
reg \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.carry_s1 ;
reg [1:0] \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.sum_s1 ;
reg [31:0] add_ln691_reg_813;
reg [2:0] add_ln69_reg_771;
reg [27:0] ap_CS_fsm = 28'h0000001;
reg empty_14_reg_583;
reg icmp_ln768_reg_631;
reg icmp_ln851_1_reg_685;
reg icmp_ln851_2_reg_796;
reg icmp_ln851_reg_615;
reg icmp_ln890_reg_709;
reg [31:0] loop_1_loop_var_3_0_reg_171;
reg mul_i_reg_663;
reg [31:0] op_13_V_reg_781;
reg op_1_V_reg_668;
reg [31:0] op_8_V_0_reg_159;
reg [31:0] op_8_V_ph_reg_181;
reg [31:0] op_8_V_reg_192;
reg p_Result_3_reg_625;
reg [10:0] ret_V_12_reg_598;
reg [3:0] ret_V_13_reg_673;
reg [1:0] ret_V_14_reg_695;
reg [2:0] ret_V_15_reg_739;
reg [1:0] ret_V_16_reg_756;
reg [39:0] ret_V_17_reg_801;
reg [31:0] ret_V_18_cast_reg_806;
reg [31:0] ret_V_18_reg_818;
reg [1:0] ret_V_2_reg_678;
reg [1:0] ret_V_4_reg_690;
reg [1:0] ret_V_6_reg_744;
reg [1:0] ret_V_8_reg_751;
reg [3:0] ret_V_cast_reg_603;
reg [3:0] ret_V_reg_636;
reg [31:0] select_ln61_reg_714;
reg [2:0] select_ln703_reg_724;
reg [5:0] \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.ain_s1 ;
reg [5:0] \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.bin_s1 ;
reg \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.carry_s1 ;
reg [4:0] \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.sum_s1 ;
reg tmp_3_reg_705;
reg tmp_4_reg_720;
reg tmp_reg_578;
reg [1:0] trunc_ln851_reg_610;
wire [31:0] _000_;
wire [2:0] _001_;
wire [27:0] _002_;
wire _003_;
wire _004_;
wire _005_;
wire _006_;
wire _007_;
wire _008_;
wire [31:0] _009_;
wire _010_;
wire [31:0] _011_;
wire _012_;
wire [31:0] _013_;
wire [31:0] _014_;
wire [31:0] _015_;
wire _016_;
wire [10:0] _017_;
wire [3:0] _018_;
wire [1:0] _019_;
wire [2:0] _020_;
wire [1:0] _021_;
wire [39:0] _022_;
wire [31:0] _023_;
wire [31:0] _024_;
wire [1:0] _025_;
wire [1:0] _026_;
wire [1:0] _027_;
wire [1:0] _028_;
wire [3:0] _029_;
wire [3:0] _030_;
wire [31:0] _031_;
wire [1:0] _032_;
wire _033_;
wire _034_;
wire _035_;
wire [1:0] _036_;
wire [1:0] _037_;
wire [10:0] _038_;
wire [10:0] _039_;
wire [12:0] _040_;
wire _041_;
wire _042_;
wire _043_;
wire _044_;
wire _045_;
wire _046_;
wire _047_;
wire _048_;
wire _049_;
wire _050_;
wire _051_;
wire _052_;
wire _053_;
wire _054_;
wire _055_;
wire _056_;
wire _057_;
wire _058_;
wire _059_;
wire _060_;
wire _061_;
wire _062_;
wire _063_;
wire _064_;
wire _065_;
wire _066_;
wire _067_;
wire _068_;
wire _069_;
wire _070_;
wire [1:0] _071_;
wire [1:0] _072_;
wire _073_;
wire _074_;
wire _075_;
wire _076_;
wire [1:0] _077_;
wire [1:0] _078_;
wire [15:0] _079_;
wire [15:0] _080_;
wire _081_;
wire [15:0] _082_;
wire [16:0] _083_;
wire [16:0] _084_;
wire [15:0] _085_;
wire [15:0] _086_;
wire _087_;
wire [15:0] _088_;
wire [16:0] _089_;
wire [16:0] _090_;
wire [15:0] _091_;
wire [15:0] _092_;
wire _093_;
wire [15:0] _094_;
wire [16:0] _095_;
wire [16:0] _096_;
wire [15:0] _097_;
wire [15:0] _098_;
wire _099_;
wire [15:0] _100_;
wire [16:0] _101_;
wire [16:0] _102_;
wire [15:0] _103_;
wire [15:0] _104_;
wire _105_;
wire [15:0] _106_;
wire [16:0] _107_;
wire [16:0] _108_;
wire [1:0] _109_;
wire [1:0] _110_;
wire _111_;
wire _112_;
wire [1:0] _113_;
wire [2:0] _114_;
wire [1:0] _115_;
wire [1:0] _116_;
wire _117_;
wire _118_;
wire [1:0] _119_;
wire [2:0] _120_;
wire [19:0] _121_;
wire [19:0] _122_;
wire _123_;
wire [19:0] _124_;
wire [20:0] _125_;
wire [20:0] _126_;
wire [1:0] _127_;
wire [1:0] _128_;
wire _129_;
wire [1:0] _130_;
wire [2:0] _131_;
wire [2:0] _132_;
wire [5:0] _133_;
wire [5:0] _134_;
wire _135_;
wire [4:0] _136_;
wire [5:0] _137_;
wire [6:0] _138_;
wire _139_;
wire _140_;
wire _141_;
wire _142_;
wire _143_;
wire _144_;
wire _145_;
wire _146_;
wire _147_;
wire _148_;
wire _149_;
wire _150_;
wire _151_;
wire _152_;
wire _153_;
wire _154_;
wire _155_;
wire _156_;
wire _157_;
wire _158_;
wire _159_;
wire _160_;
wire _161_;
wire _162_;
wire _163_;
wire _164_;
wire _165_;
wire _166_;
wire _167_;
wire _168_;
wire _169_;
wire _170_;
wire _171_;
wire _172_;
wire [31:0] _173_;
wire [31:0] _174_;
wire \add_2ns_2ns_2_2_1_U3.ce ;
wire \add_2ns_2ns_2_2_1_U3.clk ;
wire [1:0] \add_2ns_2ns_2_2_1_U3.din0 ;
wire [1:0] \add_2ns_2ns_2_2_1_U3.din1 ;
wire [1:0] \add_2ns_2ns_2_2_1_U3.dout ;
wire \add_2ns_2ns_2_2_1_U3.reset ;
wire [1:0] \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.a ;
wire [1:0] \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.ain_s0 ;
wire [1:0] \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.b ;
wire [1:0] \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.bin_s0 ;
wire \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.ce ;
wire \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.clk ;
wire \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.facout_s1 ;
wire \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.facout_s2 ;
wire \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.fas_s1 ;
wire \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.fas_s2 ;
wire \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.reset ;
wire [1:0] \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.s ;
wire \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.u1.a ;
wire \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.u1.b ;
wire \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.u1.cin ;
wire \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.u1.cout ;
wire \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.u1.s ;
wire \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.u2.a ;
wire \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.u2.b ;
wire \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.u2.cin ;
wire \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.u2.cout ;
wire \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.u2.s ;
wire \add_2ns_2ns_2_2_1_U7.ce ;
wire \add_2ns_2ns_2_2_1_U7.clk ;
wire [1:0] \add_2ns_2ns_2_2_1_U7.din0 ;
wire [1:0] \add_2ns_2ns_2_2_1_U7.din1 ;
wire [1:0] \add_2ns_2ns_2_2_1_U7.dout ;
wire \add_2ns_2ns_2_2_1_U7.reset ;
wire [1:0] \add_2ns_2ns_2_2_1_U7.top_add_2ns_2ns_2_2_1_Adder_2_U.a ;
wire [1:0] \add_2ns_2ns_2_2_1_U7.top_add_2ns_2ns_2_2_1_Adder_2_U.ain_s0 ;
wire [1:0] \add_2ns_2ns_2_2_1_U7.top_add_2ns_2ns_2_2_1_Adder_2_U.b ;
wire [1:0] \add_2ns_2ns_2_2_1_U7.top_add_2ns_2ns_2_2_1_Adder_2_U.bin_s0 ;
wire \add_2ns_2ns_2_2_1_U7.top_add_2ns_2ns_2_2_1_Adder_2_U.ce ;
wire \add_2ns_2ns_2_2_1_U7.top_add_2ns_2ns_2_2_1_Adder_2_U.clk ;
wire \add_2ns_2ns_2_2_1_U7.top_add_2ns_2ns_2_2_1_Adder_2_U.facout_s1 ;
wire \add_2ns_2ns_2_2_1_U7.top_add_2ns_2ns_2_2_1_Adder_2_U.facout_s2 ;
wire \add_2ns_2ns_2_2_1_U7.top_add_2ns_2ns_2_2_1_Adder_2_U.fas_s1 ;
wire \add_2ns_2ns_2_2_1_U7.top_add_2ns_2ns_2_2_1_Adder_2_U.fas_s2 ;
wire \add_2ns_2ns_2_2_1_U7.top_add_2ns_2ns_2_2_1_Adder_2_U.reset ;
wire [1:0] \add_2ns_2ns_2_2_1_U7.top_add_2ns_2ns_2_2_1_Adder_2_U.s ;
wire \add_2ns_2ns_2_2_1_U7.top_add_2ns_2ns_2_2_1_Adder_2_U.u1.a ;
wire \add_2ns_2ns_2_2_1_U7.top_add_2ns_2ns_2_2_1_Adder_2_U.u1.b ;
wire \add_2ns_2ns_2_2_1_U7.top_add_2ns_2ns_2_2_1_Adder_2_U.u1.cin ;
wire \add_2ns_2ns_2_2_1_U7.top_add_2ns_2ns_2_2_1_Adder_2_U.u1.cout ;
wire \add_2ns_2ns_2_2_1_U7.top_add_2ns_2ns_2_2_1_Adder_2_U.u1.s ;
wire \add_2ns_2ns_2_2_1_U7.top_add_2ns_2ns_2_2_1_Adder_2_U.u2.a ;
wire \add_2ns_2ns_2_2_1_U7.top_add_2ns_2ns_2_2_1_Adder_2_U.u2.b ;
wire \add_2ns_2ns_2_2_1_U7.top_add_2ns_2ns_2_2_1_Adder_2_U.u2.cin ;
wire \add_2ns_2ns_2_2_1_U7.top_add_2ns_2ns_2_2_1_Adder_2_U.u2.cout ;
wire \add_2ns_2ns_2_2_1_U7.top_add_2ns_2ns_2_2_1_Adder_2_U.u2.s ;
wire \add_32ns_32ns_32_2_1_U11.ce ;
wire \add_32ns_32ns_32_2_1_U11.clk ;
wire [31:0] \add_32ns_32ns_32_2_1_U11.din0 ;
wire [31:0] \add_32ns_32ns_32_2_1_U11.din1 ;
wire [31:0] \add_32ns_32ns_32_2_1_U11.dout ;
wire \add_32ns_32ns_32_2_1_U11.reset ;
wire [31:0] \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.a ;
wire [31:0] \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.ain_s0 ;
wire [31:0] \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.b ;
wire [31:0] \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.bin_s0 ;
wire \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.ce ;
wire \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.clk ;
wire \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.facout_s1 ;
wire \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.facout_s2 ;
wire [15:0] \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.fas_s1 ;
wire [15:0] \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.fas_s2 ;
wire \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.reset ;
wire [31:0] \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.s ;
wire [15:0] \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.a ;
wire [15:0] \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.b ;
wire \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.cin ;
wire \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.cout ;
wire [15:0] \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.s ;
wire [15:0] \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.a ;
wire [15:0] \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.b ;
wire \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.cin ;
wire \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.cout ;
wire [15:0] \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.s ;
wire \add_32ns_32ns_32_2_1_U4.ce ;
wire \add_32ns_32ns_32_2_1_U4.clk ;
wire [31:0] \add_32ns_32ns_32_2_1_U4.din0 ;
wire [31:0] \add_32ns_32ns_32_2_1_U4.din1 ;
wire [31:0] \add_32ns_32ns_32_2_1_U4.dout ;
wire \add_32ns_32ns_32_2_1_U4.reset ;
wire [31:0] \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.a ;
wire [31:0] \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.ain_s0 ;
wire [31:0] \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.b ;
wire [31:0] \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.bin_s0 ;
wire \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.ce ;
wire \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.clk ;
wire \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.facout_s1 ;
wire \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.facout_s2 ;
wire [15:0] \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.fas_s1 ;
wire [15:0] \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.fas_s2 ;
wire \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.reset ;
wire [31:0] \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.s ;
wire [15:0] \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.a ;
wire [15:0] \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.b ;
wire \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.cin ;
wire \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.cout ;
wire [15:0] \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.s ;
wire [15:0] \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.a ;
wire [15:0] \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.b ;
wire \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.cin ;
wire \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.cout ;
wire [15:0] \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.s ;
wire \add_32ns_32ns_32_2_1_U5.ce ;
wire \add_32ns_32ns_32_2_1_U5.clk ;
wire [31:0] \add_32ns_32ns_32_2_1_U5.din0 ;
wire [31:0] \add_32ns_32ns_32_2_1_U5.din1 ;
wire [31:0] \add_32ns_32ns_32_2_1_U5.dout ;
wire \add_32ns_32ns_32_2_1_U5.reset ;
wire [31:0] \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.a ;
wire [31:0] \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.ain_s0 ;
wire [31:0] \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.b ;
wire [31:0] \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.bin_s0 ;
wire \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.ce ;
wire \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.clk ;
wire \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.facout_s1 ;
wire \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.facout_s2 ;
wire [15:0] \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.fas_s1 ;
wire [15:0] \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.fas_s2 ;
wire \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.reset ;
wire [31:0] \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.s ;
wire [15:0] \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.a ;
wire [15:0] \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.b ;
wire \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.cin ;
wire \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.cout ;
wire [15:0] \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.s ;
wire [15:0] \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.a ;
wire [15:0] \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.b ;
wire \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.cin ;
wire \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.cout ;
wire [15:0] \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.s ;
wire \add_32ns_32s_32_2_1_U12.ce ;
wire \add_32ns_32s_32_2_1_U12.clk ;
wire [31:0] \add_32ns_32s_32_2_1_U12.din0 ;
wire [31:0] \add_32ns_32s_32_2_1_U12.din1 ;
wire [31:0] \add_32ns_32s_32_2_1_U12.dout ;
wire \add_32ns_32s_32_2_1_U12.reset ;
wire [31:0] \add_32ns_32s_32_2_1_U12.top_add_32ns_32s_32_2_1_Adder_8_U.a ;
wire [31:0] \add_32ns_32s_32_2_1_U12.top_add_32ns_32s_32_2_1_Adder_8_U.ain_s0 ;
wire [31:0] \add_32ns_32s_32_2_1_U12.top_add_32ns_32s_32_2_1_Adder_8_U.b ;
wire [31:0] \add_32ns_32s_32_2_1_U12.top_add_32ns_32s_32_2_1_Adder_8_U.bin_s0 ;
wire \add_32ns_32s_32_2_1_U12.top_add_32ns_32s_32_2_1_Adder_8_U.ce ;
wire \add_32ns_32s_32_2_1_U12.top_add_32ns_32s_32_2_1_Adder_8_U.clk ;
wire \add_32ns_32s_32_2_1_U12.top_add_32ns_32s_32_2_1_Adder_8_U.facout_s1 ;
wire \add_32ns_32s_32_2_1_U12.top_add_32ns_32s_32_2_1_Adder_8_U.facout_s2 ;
wire [15:0] \add_32ns_32s_32_2_1_U12.top_add_32ns_32s_32_2_1_Adder_8_U.fas_s1 ;
wire [15:0] \add_32ns_32s_32_2_1_U12.top_add_32ns_32s_32_2_1_Adder_8_U.fas_s2 ;
wire \add_32ns_32s_32_2_1_U12.top_add_32ns_32s_32_2_1_Adder_8_U.reset ;
wire [31:0] \add_32ns_32s_32_2_1_U12.top_add_32ns_32s_32_2_1_Adder_8_U.s ;
wire [15:0] \add_32ns_32s_32_2_1_U12.top_add_32ns_32s_32_2_1_Adder_8_U.u1.a ;
wire [15:0] \add_32ns_32s_32_2_1_U12.top_add_32ns_32s_32_2_1_Adder_8_U.u1.b ;
wire \add_32ns_32s_32_2_1_U12.top_add_32ns_32s_32_2_1_Adder_8_U.u1.cin ;
wire \add_32ns_32s_32_2_1_U12.top_add_32ns_32s_32_2_1_Adder_8_U.u1.cout ;
wire [15:0] \add_32ns_32s_32_2_1_U12.top_add_32ns_32s_32_2_1_Adder_8_U.u1.s ;
wire [15:0] \add_32ns_32s_32_2_1_U12.top_add_32ns_32s_32_2_1_Adder_8_U.u2.a ;
wire [15:0] \add_32ns_32s_32_2_1_U12.top_add_32ns_32s_32_2_1_Adder_8_U.u2.b ;
wire \add_32ns_32s_32_2_1_U12.top_add_32ns_32s_32_2_1_Adder_8_U.u2.cin ;
wire \add_32ns_32s_32_2_1_U12.top_add_32ns_32s_32_2_1_Adder_8_U.u2.cout ;
wire [15:0] \add_32ns_32s_32_2_1_U12.top_add_32ns_32s_32_2_1_Adder_8_U.u2.s ;
wire \add_32s_32ns_32_2_1_U9.ce ;
wire \add_32s_32ns_32_2_1_U9.clk ;
wire [31:0] \add_32s_32ns_32_2_1_U9.din0 ;
wire [31:0] \add_32s_32ns_32_2_1_U9.din1 ;
wire [31:0] \add_32s_32ns_32_2_1_U9.dout ;
wire \add_32s_32ns_32_2_1_U9.reset ;
wire [31:0] \add_32s_32ns_32_2_1_U9.top_add_32s_32ns_32_2_1_Adder_6_U.a ;
wire [31:0] \add_32s_32ns_32_2_1_U9.top_add_32s_32ns_32_2_1_Adder_6_U.ain_s0 ;
wire [31:0] \add_32s_32ns_32_2_1_U9.top_add_32s_32ns_32_2_1_Adder_6_U.b ;
wire [31:0] \add_32s_32ns_32_2_1_U9.top_add_32s_32ns_32_2_1_Adder_6_U.bin_s0 ;
wire \add_32s_32ns_32_2_1_U9.top_add_32s_32ns_32_2_1_Adder_6_U.ce ;
wire \add_32s_32ns_32_2_1_U9.top_add_32s_32ns_32_2_1_Adder_6_U.clk ;
wire \add_32s_32ns_32_2_1_U9.top_add_32s_32ns_32_2_1_Adder_6_U.facout_s1 ;
wire \add_32s_32ns_32_2_1_U9.top_add_32s_32ns_32_2_1_Adder_6_U.facout_s2 ;
wire [15:0] \add_32s_32ns_32_2_1_U9.top_add_32s_32ns_32_2_1_Adder_6_U.fas_s1 ;
wire [15:0] \add_32s_32ns_32_2_1_U9.top_add_32s_32ns_32_2_1_Adder_6_U.fas_s2 ;
wire \add_32s_32ns_32_2_1_U9.top_add_32s_32ns_32_2_1_Adder_6_U.reset ;
wire [31:0] \add_32s_32ns_32_2_1_U9.top_add_32s_32ns_32_2_1_Adder_6_U.s ;
wire [15:0] \add_32s_32ns_32_2_1_U9.top_add_32s_32ns_32_2_1_Adder_6_U.u1.a ;
wire [15:0] \add_32s_32ns_32_2_1_U9.top_add_32s_32ns_32_2_1_Adder_6_U.u1.b ;
wire \add_32s_32ns_32_2_1_U9.top_add_32s_32ns_32_2_1_Adder_6_U.u1.cin ;
wire \add_32s_32ns_32_2_1_U9.top_add_32s_32ns_32_2_1_Adder_6_U.u1.cout ;
wire [15:0] \add_32s_32ns_32_2_1_U9.top_add_32s_32ns_32_2_1_Adder_6_U.u1.s ;
wire [15:0] \add_32s_32ns_32_2_1_U9.top_add_32s_32ns_32_2_1_Adder_6_U.u2.a ;
wire [15:0] \add_32s_32ns_32_2_1_U9.top_add_32s_32ns_32_2_1_Adder_6_U.u2.b ;
wire \add_32s_32ns_32_2_1_U9.top_add_32s_32ns_32_2_1_Adder_6_U.u2.cin ;
wire \add_32s_32ns_32_2_1_U9.top_add_32s_32ns_32_2_1_Adder_6_U.u2.cout ;
wire [15:0] \add_32s_32ns_32_2_1_U9.top_add_32s_32ns_32_2_1_Adder_6_U.u2.s ;
wire \add_3ns_3s_3_2_1_U6.ce ;
wire \add_3ns_3s_3_2_1_U6.clk ;
wire [2:0] \add_3ns_3s_3_2_1_U6.din0 ;
wire [2:0] \add_3ns_3s_3_2_1_U6.din1 ;
wire [2:0] \add_3ns_3s_3_2_1_U6.dout ;
wire \add_3ns_3s_3_2_1_U6.reset ;
wire [2:0] \add_3ns_3s_3_2_1_U6.top_add_3ns_3s_3_2_1_Adder_4_U.a ;
wire [2:0] \add_3ns_3s_3_2_1_U6.top_add_3ns_3s_3_2_1_Adder_4_U.ain_s0 ;
wire [2:0] \add_3ns_3s_3_2_1_U6.top_add_3ns_3s_3_2_1_Adder_4_U.b ;
wire [2:0] \add_3ns_3s_3_2_1_U6.top_add_3ns_3s_3_2_1_Adder_4_U.bin_s0 ;
wire \add_3ns_3s_3_2_1_U6.top_add_3ns_3s_3_2_1_Adder_4_U.ce ;
wire \add_3ns_3s_3_2_1_U6.top_add_3ns_3s_3_2_1_Adder_4_U.clk ;
wire \add_3ns_3s_3_2_1_U6.top_add_3ns_3s_3_2_1_Adder_4_U.facout_s1 ;
wire \add_3ns_3s_3_2_1_U6.top_add_3ns_3s_3_2_1_Adder_4_U.facout_s2 ;
wire \add_3ns_3s_3_2_1_U6.top_add_3ns_3s_3_2_1_Adder_4_U.fas_s1 ;
wire [1:0] \add_3ns_3s_3_2_1_U6.top_add_3ns_3s_3_2_1_Adder_4_U.fas_s2 ;
wire \add_3ns_3s_3_2_1_U6.top_add_3ns_3s_3_2_1_Adder_4_U.reset ;
wire [2:0] \add_3ns_3s_3_2_1_U6.top_add_3ns_3s_3_2_1_Adder_4_U.s ;
wire \add_3ns_3s_3_2_1_U6.top_add_3ns_3s_3_2_1_Adder_4_U.u1.a ;
wire \add_3ns_3s_3_2_1_U6.top_add_3ns_3s_3_2_1_Adder_4_U.u1.b ;
wire \add_3ns_3s_3_2_1_U6.top_add_3ns_3s_3_2_1_Adder_4_U.u1.cin ;
wire \add_3ns_3s_3_2_1_U6.top_add_3ns_3s_3_2_1_Adder_4_U.u1.cout ;
wire \add_3ns_3s_3_2_1_U6.top_add_3ns_3s_3_2_1_Adder_4_U.u1.s ;
wire [1:0] \add_3ns_3s_3_2_1_U6.top_add_3ns_3s_3_2_1_Adder_4_U.u2.a ;
wire [1:0] \add_3ns_3s_3_2_1_U6.top_add_3ns_3s_3_2_1_Adder_4_U.u2.b ;
wire \add_3ns_3s_3_2_1_U6.top_add_3ns_3s_3_2_1_Adder_4_U.u2.cin ;
wire \add_3ns_3s_3_2_1_U6.top_add_3ns_3s_3_2_1_Adder_4_U.u2.cout ;
wire [1:0] \add_3ns_3s_3_2_1_U6.top_add_3ns_3s_3_2_1_Adder_4_U.u2.s ;
wire \add_3s_3ns_3_2_1_U8.ce ;
wire \add_3s_3ns_3_2_1_U8.clk ;
wire [2:0] \add_3s_3ns_3_2_1_U8.din0 ;
wire [2:0] \add_3s_3ns_3_2_1_U8.din1 ;
wire [2:0] \add_3s_3ns_3_2_1_U8.dout ;
wire \add_3s_3ns_3_2_1_U8.reset ;
wire [2:0] \add_3s_3ns_3_2_1_U8.top_add_3s_3ns_3_2_1_Adder_5_U.a ;
wire [2:0] \add_3s_3ns_3_2_1_U8.top_add_3s_3ns_3_2_1_Adder_5_U.ain_s0 ;
wire [2:0] \add_3s_3ns_3_2_1_U8.top_add_3s_3ns_3_2_1_Adder_5_U.b ;
wire [2:0] \add_3s_3ns_3_2_1_U8.top_add_3s_3ns_3_2_1_Adder_5_U.bin_s0 ;
wire \add_3s_3ns_3_2_1_U8.top_add_3s_3ns_3_2_1_Adder_5_U.ce ;
wire \add_3s_3ns_3_2_1_U8.top_add_3s_3ns_3_2_1_Adder_5_U.clk ;
wire \add_3s_3ns_3_2_1_U8.top_add_3s_3ns_3_2_1_Adder_5_U.facout_s1 ;
wire \add_3s_3ns_3_2_1_U8.top_add_3s_3ns_3_2_1_Adder_5_U.facout_s2 ;
wire \add_3s_3ns_3_2_1_U8.top_add_3s_3ns_3_2_1_Adder_5_U.fas_s1 ;
wire [1:0] \add_3s_3ns_3_2_1_U8.top_add_3s_3ns_3_2_1_Adder_5_U.fas_s2 ;
wire \add_3s_3ns_3_2_1_U8.top_add_3s_3ns_3_2_1_Adder_5_U.reset ;
wire [2:0] \add_3s_3ns_3_2_1_U8.top_add_3s_3ns_3_2_1_Adder_5_U.s ;
wire \add_3s_3ns_3_2_1_U8.top_add_3s_3ns_3_2_1_Adder_5_U.u1.a ;
wire \add_3s_3ns_3_2_1_U8.top_add_3s_3ns_3_2_1_Adder_5_U.u1.b ;
wire \add_3s_3ns_3_2_1_U8.top_add_3s_3ns_3_2_1_Adder_5_U.u1.cin ;
wire \add_3s_3ns_3_2_1_U8.top_add_3s_3ns_3_2_1_Adder_5_U.u1.cout ;
wire \add_3s_3ns_3_2_1_U8.top_add_3s_3ns_3_2_1_Adder_5_U.u1.s ;
wire [1:0] \add_3s_3ns_3_2_1_U8.top_add_3s_3ns_3_2_1_Adder_5_U.u2.a ;
wire [1:0] \add_3s_3ns_3_2_1_U8.top_add_3s_3ns_3_2_1_Adder_5_U.u2.b ;
wire \add_3s_3ns_3_2_1_U8.top_add_3s_3ns_3_2_1_Adder_5_U.u2.cin ;
wire \add_3s_3ns_3_2_1_U8.top_add_3s_3ns_3_2_1_Adder_5_U.u2.cout ;
wire [1:0] \add_3s_3ns_3_2_1_U8.top_add_3s_3ns_3_2_1_Adder_5_U.u2.s ;
wire \add_40s_40s_40_2_1_U10.ce ;
wire \add_40s_40s_40_2_1_U10.clk ;
wire [39:0] \add_40s_40s_40_2_1_U10.din0 ;
wire [39:0] \add_40s_40s_40_2_1_U10.din1 ;
wire [39:0] \add_40s_40s_40_2_1_U10.dout ;
wire \add_40s_40s_40_2_1_U10.reset ;
wire [39:0] \add_40s_40s_40_2_1_U10.top_add_40s_40s_40_2_1_Adder_7_U.a ;
wire [39:0] \add_40s_40s_40_2_1_U10.top_add_40s_40s_40_2_1_Adder_7_U.ain_s0 ;
wire [39:0] \add_40s_40s_40_2_1_U10.top_add_40s_40s_40_2_1_Adder_7_U.b ;
wire [39:0] \add_40s_40s_40_2_1_U10.top_add_40s_40s_40_2_1_Adder_7_U.bin_s0 ;
wire \add_40s_40s_40_2_1_U10.top_add_40s_40s_40_2_1_Adder_7_U.ce ;
wire \add_40s_40s_40_2_1_U10.top_add_40s_40s_40_2_1_Adder_7_U.clk ;
wire \add_40s_40s_40_2_1_U10.top_add_40s_40s_40_2_1_Adder_7_U.facout_s1 ;
wire \add_40s_40s_40_2_1_U10.top_add_40s_40s_40_2_1_Adder_7_U.facout_s2 ;
wire [19:0] \add_40s_40s_40_2_1_U10.top_add_40s_40s_40_2_1_Adder_7_U.fas_s1 ;
wire [19:0] \add_40s_40s_40_2_1_U10.top_add_40s_40s_40_2_1_Adder_7_U.fas_s2 ;
wire \add_40s_40s_40_2_1_U10.top_add_40s_40s_40_2_1_Adder_7_U.reset ;
wire [39:0] \add_40s_40s_40_2_1_U10.top_add_40s_40s_40_2_1_Adder_7_U.s ;
wire [19:0] \add_40s_40s_40_2_1_U10.top_add_40s_40s_40_2_1_Adder_7_U.u1.a ;
wire [19:0] \add_40s_40s_40_2_1_U10.top_add_40s_40s_40_2_1_Adder_7_U.u1.b ;
wire \add_40s_40s_40_2_1_U10.top_add_40s_40s_40_2_1_Adder_7_U.u1.cin ;
wire \add_40s_40s_40_2_1_U10.top_add_40s_40s_40_2_1_Adder_7_U.u1.cout ;
wire [19:0] \add_40s_40s_40_2_1_U10.top_add_40s_40s_40_2_1_Adder_7_U.u1.s ;
wire [19:0] \add_40s_40s_40_2_1_U10.top_add_40s_40s_40_2_1_Adder_7_U.u2.a ;
wire [19:0] \add_40s_40s_40_2_1_U10.top_add_40s_40s_40_2_1_Adder_7_U.u2.b ;
wire \add_40s_40s_40_2_1_U10.top_add_40s_40s_40_2_1_Adder_7_U.u2.cin ;
wire \add_40s_40s_40_2_1_U10.top_add_40s_40s_40_2_1_Adder_7_U.u2.cout ;
wire [19:0] \add_40s_40s_40_2_1_U10.top_add_40s_40s_40_2_1_Adder_7_U.u2.s ;
wire \add_4ns_4ns_4_2_1_U2.ce ;
wire \add_4ns_4ns_4_2_1_U2.clk ;
wire [3:0] \add_4ns_4ns_4_2_1_U2.din0 ;
wire [3:0] \add_4ns_4ns_4_2_1_U2.din1 ;
wire [3:0] \add_4ns_4ns_4_2_1_U2.dout ;
wire \add_4ns_4ns_4_2_1_U2.reset ;
wire [3:0] \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.a ;
wire [3:0] \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.ain_s0 ;
wire [3:0] \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.b ;
wire [3:0] \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.bin_s0 ;
wire \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.ce ;
wire \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.clk ;
wire \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.facout_s1 ;
wire \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.facout_s2 ;
wire [1:0] \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.fas_s1 ;
wire [1:0] \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.fas_s2 ;
wire \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.reset ;
wire [3:0] \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.s ;
wire [1:0] \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.u1.a ;
wire [1:0] \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.u1.b ;
wire \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.u1.cin ;
wire \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.u1.cout ;
wire [1:0] \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.u1.s ;
wire [1:0] \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.u2.a ;
wire [1:0] \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.u2.b ;
wire \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.u2.cin ;
wire \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.u2.cout ;
wire [1:0] \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.u2.s ;
wire ap_CS_fsm_state1;
wire ap_CS_fsm_state10;
wire ap_CS_fsm_state11;
wire ap_CS_fsm_state12;
wire ap_CS_fsm_state13;
wire ap_CS_fsm_state14;
wire ap_CS_fsm_state15;
wire ap_CS_fsm_state16;
wire ap_CS_fsm_state17;
wire ap_CS_fsm_state18;
wire ap_CS_fsm_state19;
wire ap_CS_fsm_state2;
wire ap_CS_fsm_state20;
wire ap_CS_fsm_state21;
wire ap_CS_fsm_state22;
wire ap_CS_fsm_state23;
wire ap_CS_fsm_state24;
wire ap_CS_fsm_state25;
wire ap_CS_fsm_state26;
wire ap_CS_fsm_state27;
wire ap_CS_fsm_state28;
wire ap_CS_fsm_state3;
wire ap_CS_fsm_state4;
wire ap_CS_fsm_state5;
wire ap_CS_fsm_state6;
wire ap_CS_fsm_state7;
wire ap_CS_fsm_state8;
wire ap_CS_fsm_state9;
wire [27:0] ap_NS_fsm;
wire ap_clk;
wire ap_done;
wire ap_idle;
wire [31:0] ap_phi_mux_op_8_V_ph_phi_fu_184_p4;
wire ap_ready;
wire ap_rst;
wire ap_start;
wire empty_13_fu_280_p1;
wire empty_14_fu_213_p1;
wire empty_fu_277_p1;
wire [10:0] grp_fu_233_p0;
wire [10:0] grp_fu_233_p1;
wire [10:0] grp_fu_233_p2;
wire [3:0] grp_fu_258_p2;
wire [1:0] grp_fu_347_p0;
wire [1:0] grp_fu_347_p2;
wire [31:0] grp_fu_393_p2;
wire [31:0] grp_fu_420_p2;
wire [2:0] grp_fu_436_p1;
wire [2:0] grp_fu_436_p2;
wire [1:0] grp_fu_451_p2;
wire [2:0] grp_fu_485_p0;
wire [2:0] grp_fu_485_p1;
wire [2:0] grp_fu_485_p2;
wire [31:0] grp_fu_494_p0;
wire [31:0] grp_fu_494_p2;
wire [39:0] grp_fu_514_p0;
wire [39:0] grp_fu_514_p1;
wire [39:0] grp_fu_514_p2;
wire [31:0] grp_fu_539_p2;
wire [31:0] grp_fu_566_p1;
wire [31:0] grp_fu_566_p2;
wire icmp_ln768_fu_271_p2;
wire icmp_ln851_1_fu_341_p2;
wire icmp_ln851_2_fu_523_p2;
wire icmp_ln851_fu_253_p2;
wire icmp_ln890_fu_388_p2;
wire [9:0] lhs_fu_217_p3;
wire mul_i_fu_284_p2;
wire [3:0] op_0;
wire [31:0] op_15;
wire op_15_ap_vld;
wire op_1_V_fu_304_p2;
wire [31:0] op_2;
wire [7:0] op_3;
wire [3:0] op_4;
wire [1:0] op_6;
wire op_7;
wire [7:0] op_9;
wire or_ln365_fu_299_p2;
wire overflow_fu_294_p2;
wire p_Result_1_fu_459_p3;
wire p_Result_2_fu_544_p3;
wire p_Result_s_fu_310_p3;
wire [3:0] ret_V_13_fu_322_p3;
wire [1:0] ret_V_14_fu_358_p3;
wire [1:0] ret_V_16_fu_472_p3;
wire [31:0] ret_V_18_fu_556_p3;
wire [3:0] ret_V_2_fu_329_p1;
wire [38:0] rhs_1_fu_503_p3;
wire [31:0] select_ln545_fu_380_p3;
wire [31:0] select_ln61_fu_404_p3;
wire [2:0] select_ln703_fu_426_p3;
wire [1:0] select_ln850_1_fu_353_p3;
wire [1:0] select_ln850_2_fu_466_p3;
wire [31:0] select_ln850_3_fu_551_p3;
wire [3:0] select_ln850_fu_317_p3;
wire [31:0] sext_ln545_1_fu_364_p1;
wire [1:0] sext_ln703_1_fu_433_p0;
wire [7:0] sext_ln703_2_fu_500_p0;
wire [3:0] sext_ln703_fu_229_p0;
wire \sub_11s_11s_11_2_1_U1.ce ;
wire \sub_11s_11s_11_2_1_U1.clk ;
wire [10:0] \sub_11s_11s_11_2_1_U1.din0 ;
wire [10:0] \sub_11s_11s_11_2_1_U1.din1 ;
wire [10:0] \sub_11s_11s_11_2_1_U1.dout ;
wire \sub_11s_11s_11_2_1_U1.reset ;
wire [10:0] \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.a ;
wire [10:0] \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.ain_s0 ;
wire [10:0] \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.b ;
wire [10:0] \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.bin_s0 ;
wire \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.ce ;
wire \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.clk ;
wire \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.facout_s1 ;
wire \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.facout_s2 ;
wire [4:0] \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.fas_s1 ;
wire [5:0] \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.fas_s2 ;
wire \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.reset ;
wire [10:0] \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.s ;
wire [4:0] \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.u1.a ;
wire [4:0] \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.u1.b ;
wire \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.u1.cin ;
wire \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.u1.cout ;
wire [4:0] \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.u1.s ;
wire [5:0] \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.u2.a ;
wire [5:0] \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.u2.b ;
wire \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.u2.cin ;
wire \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.u2.cout ;
wire [5:0] \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.u2.s ;
wire tmp_3_fu_367_p3;
wire [3:0] tmp_fu_205_p1;
wire [1:0] trunc_ln1192_fu_456_p0;
wire trunc_ln1192_fu_456_p1;
wire [3:0] trunc_ln851_1_fu_338_p0;
wire [1:0] trunc_ln851_1_fu_338_p1;
wire [7:0] trunc_ln851_2_fu_520_p0;
wire [6:0] trunc_ln851_2_fu_520_p1;
wire [1:0] trunc_ln851_fu_249_p1;
wire xor_ln785_fu_289_p2;


assign _041_ = _043_ & tmp_3_reg_705;
assign _042_ = _041_ & op_1_V_reg_668;
assign _045_ = icmp_ln851_2_reg_796 & ap_CS_fsm[24];
assign _046_ = tmp_reg_578 & ap_CS_fsm[4];
assign _047_ = _046_ & op_1_V_fu_304_p2;
assign _048_ = ap_CS_fsm[8] & loop_1_loop_var_3_0_reg_171[31];
assign _049_ = _061_ & op_1_V_reg_668;
assign _050_ = _059_ & op_1_V_reg_668;
assign _051_ = ap_CS_fsm[10] & _142_;
assign _052_ = ap_CS_fsm[4] & op_1_V_fu_304_p2;
assign _053_ = tmp_reg_578 & ap_CS_fsm[5];
assign _055_ = _063_ & ap_CS_fsm[0];
assign _043_ = ap_CS_fsm[10] & _059_;
assign _056_ = ap_start & ap_CS_fsm[0];
assign _057_ = ap_CS_fsm[4] & _064_;
assign _044_ = ap_CS_fsm[8] & _060_;
assign _054_ = ap_CS_fsm[10] & _144_;
assign mul_i_fu_284_p2 = empty_14_reg_583 & op_2[0];
assign op_1_V_fu_304_p2 = or_ln365_fu_299_p2 & op_0[0];
assign overflow_fu_294_p2 = xor_ln785_fu_289_p2 & icmp_ln768_reg_631;
assign xor_ln785_fu_289_p2 = ~ p_Result_3_reg_625;
assign _058_ = | { _167_, _165_ };
assign _059_ = ~ tmp_4_reg_720;
assign _060_ = ~ loop_1_loop_var_3_0_reg_171[31];
assign _061_ = ~ tmp_3_reg_705;
assign _062_ = ~ op_1_V_reg_668;
assign _063_ = ~ ap_start;
assign _064_ = ~ op_1_V_fu_304_p2;
assign _065_ = ! op_4[1:0];
assign _066_ = ! trunc_ln851_reg_610;
always @(posedge \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.clk )
\add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.bin_s1  <= _068_;
always @(posedge \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.clk )
\add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.ain_s1  <= _067_;
always @(posedge \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.clk )
\add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.sum_s1  <= _070_;
always @(posedge \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.clk )
\add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.carry_s1  <= _069_;
assign _068_ = \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.ce  ? \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.b [1] : \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.bin_s1 ;
assign _067_ = \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.ce  ? \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.a [1] : \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.ain_s1 ;
assign _069_ = \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.ce  ? \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.facout_s1  : \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.carry_s1 ;
assign _070_ = \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.ce  ? \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.fas_s1  : \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.sum_s1 ;
assign _071_ = \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.u1.a  + \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.u1.b ;
assign { \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.u1.cout , \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.u1.s  } = _071_ + \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.u1.cin ;
assign _072_ = \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.u2.a  + \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.u2.b ;
assign { \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.u2.cout , \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.u2.s  } = _072_ + \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.u2.cin ;
always @(posedge \add_2ns_2ns_2_2_1_U7.top_add_2ns_2ns_2_2_1_Adder_2_U.clk )
\add_2ns_2ns_2_2_1_U7.top_add_2ns_2ns_2_2_1_Adder_2_U.bin_s1  <= _074_;
always @(posedge \add_2ns_2ns_2_2_1_U7.top_add_2ns_2ns_2_2_1_Adder_2_U.clk )
\add_2ns_2ns_2_2_1_U7.top_add_2ns_2ns_2_2_1_Adder_2_U.ain_s1  <= _073_;
always @(posedge \add_2ns_2ns_2_2_1_U7.top_add_2ns_2ns_2_2_1_Adder_2_U.clk )
\add_2ns_2ns_2_2_1_U7.top_add_2ns_2ns_2_2_1_Adder_2_U.sum_s1  <= _076_;
always @(posedge \add_2ns_2ns_2_2_1_U7.top_add_2ns_2ns_2_2_1_Adder_2_U.clk )
\add_2ns_2ns_2_2_1_U7.top_add_2ns_2ns_2_2_1_Adder_2_U.carry_s1  <= _075_;
assign _074_ = \add_2ns_2ns_2_2_1_U7.top_add_2ns_2ns_2_2_1_Adder_2_U.ce  ? \add_2ns_2ns_2_2_1_U7.top_add_2ns_2ns_2_2_1_Adder_2_U.b [1] : \add_2ns_2ns_2_2_1_U7.top_add_2ns_2ns_2_2_1_Adder_2_U.bin_s1 ;
assign _073_ = \add_2ns_2ns_2_2_1_U7.top_add_2ns_2ns_2_2_1_Adder_2_U.ce  ? \add_2ns_2ns_2_2_1_U7.top_add_2ns_2ns_2_2_1_Adder_2_U.a [1] : \add_2ns_2ns_2_2_1_U7.top_add_2ns_2ns_2_2_1_Adder_2_U.ain_s1 ;
assign _075_ = \add_2ns_2ns_2_2_1_U7.top_add_2ns_2ns_2_2_1_Adder_2_U.ce  ? \add_2ns_2ns_2_2_1_U7.top_add_2ns_2ns_2_2_1_Adder_2_U.facout_s1  : \add_2ns_2ns_2_2_1_U7.top_add_2ns_2ns_2_2_1_Adder_2_U.carry_s1 ;
assign _076_ = \add_2ns_2ns_2_2_1_U7.top_add_2ns_2ns_2_2_1_Adder_2_U.ce  ? \add_2ns_2ns_2_2_1_U7.top_add_2ns_2ns_2_2_1_Adder_2_U.fas_s1  : \add_2ns_2ns_2_2_1_U7.top_add_2ns_2ns_2_2_1_Adder_2_U.sum_s1 ;
assign _077_ = \add_2ns_2ns_2_2_1_U7.top_add_2ns_2ns_2_2_1_Adder_2_U.u1.a  + \add_2ns_2ns_2_2_1_U7.top_add_2ns_2ns_2_2_1_Adder_2_U.u1.b ;
assign { \add_2ns_2ns_2_2_1_U7.top_add_2ns_2ns_2_2_1_Adder_2_U.u1.cout , \add_2ns_2ns_2_2_1_U7.top_add_2ns_2ns_2_2_1_Adder_2_U.u1.s  } = _077_ + \add_2ns_2ns_2_2_1_U7.top_add_2ns_2ns_2_2_1_Adder_2_U.u1.cin ;
assign _078_ = \add_2ns_2ns_2_2_1_U7.top_add_2ns_2ns_2_2_1_Adder_2_U.u2.a  + \add_2ns_2ns_2_2_1_U7.top_add_2ns_2ns_2_2_1_Adder_2_U.u2.b ;
assign { \add_2ns_2ns_2_2_1_U7.top_add_2ns_2ns_2_2_1_Adder_2_U.u2.cout , \add_2ns_2ns_2_2_1_U7.top_add_2ns_2ns_2_2_1_Adder_2_U.u2.s  } = _078_ + \add_2ns_2ns_2_2_1_U7.top_add_2ns_2ns_2_2_1_Adder_2_U.u2.cin ;
always @(posedge \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.clk )
\add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.bin_s1  <= _080_;
always @(posedge \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.clk )
\add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.ain_s1  <= _079_;
always @(posedge \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.clk )
\add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.sum_s1  <= _082_;
always @(posedge \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.clk )
\add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.carry_s1  <= _081_;
assign _080_ = \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.ce  ? \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.b [31:16] : \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.bin_s1 ;
assign _079_ = \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.ce  ? \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.a [31:16] : \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.ain_s1 ;
assign _081_ = \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.ce  ? \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.facout_s1  : \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.carry_s1 ;
assign _082_ = \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.ce  ? \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.fas_s1  : \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.sum_s1 ;
assign _083_ = \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.a  + \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.b ;
assign { \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.cout , \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.s  } = _083_ + \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.cin ;
assign _084_ = \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.a  + \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.b ;
assign { \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.cout , \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.s  } = _084_ + \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.cin ;
always @(posedge \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.clk )
\add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.bin_s1  <= _086_;
always @(posedge \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.clk )
\add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.ain_s1  <= _085_;
always @(posedge \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.clk )
\add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.sum_s1  <= _088_;
always @(posedge \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.clk )
\add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.carry_s1  <= _087_;
assign _086_ = \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.ce  ? \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.b [31:16] : \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.bin_s1 ;
assign _085_ = \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.ce  ? \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.a [31:16] : \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.ain_s1 ;
assign _087_ = \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.ce  ? \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.facout_s1  : \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.carry_s1 ;
assign _088_ = \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.ce  ? \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.fas_s1  : \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.sum_s1 ;
assign _089_ = \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.a  + \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.b ;
assign { \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.cout , \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.s  } = _089_ + \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.cin ;
assign _090_ = \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.a  + \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.b ;
assign { \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.cout , \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.s  } = _090_ + \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.cin ;
always @(posedge \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.clk )
\add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.bin_s1  <= _092_;
always @(posedge \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.clk )
\add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.ain_s1  <= _091_;
always @(posedge \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.clk )
\add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.sum_s1  <= _094_;
always @(posedge \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.clk )
\add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.carry_s1  <= _093_;
assign _092_ = \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.ce  ? \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.b [31:16] : \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.bin_s1 ;
assign _091_ = \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.ce  ? \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.a [31:16] : \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.ain_s1 ;
assign _093_ = \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.ce  ? \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.facout_s1  : \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.carry_s1 ;
assign _094_ = \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.ce  ? \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.fas_s1  : \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.sum_s1 ;
assign _095_ = \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.a  + \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.b ;
assign { \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.cout , \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.s  } = _095_ + \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.cin ;
assign _096_ = \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.a  + \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.b ;
assign { \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.cout , \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.s  } = _096_ + \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.cin ;
always @(posedge \add_32ns_32s_32_2_1_U12.top_add_32ns_32s_32_2_1_Adder_8_U.clk )
\add_32ns_32s_32_2_1_U12.top_add_32ns_32s_32_2_1_Adder_8_U.bin_s1  <= _098_;
always @(posedge \add_32ns_32s_32_2_1_U12.top_add_32ns_32s_32_2_1_Adder_8_U.clk )
\add_32ns_32s_32_2_1_U12.top_add_32ns_32s_32_2_1_Adder_8_U.ain_s1  <= _097_;
always @(posedge \add_32ns_32s_32_2_1_U12.top_add_32ns_32s_32_2_1_Adder_8_U.clk )
\add_32ns_32s_32_2_1_U12.top_add_32ns_32s_32_2_1_Adder_8_U.sum_s1  <= _100_;
always @(posedge \add_32ns_32s_32_2_1_U12.top_add_32ns_32s_32_2_1_Adder_8_U.clk )
\add_32ns_32s_32_2_1_U12.top_add_32ns_32s_32_2_1_Adder_8_U.carry_s1  <= _099_;
assign _098_ = \add_32ns_32s_32_2_1_U12.top_add_32ns_32s_32_2_1_Adder_8_U.ce  ? \add_32ns_32s_32_2_1_U12.top_add_32ns_32s_32_2_1_Adder_8_U.b [31:16] : \add_32ns_32s_32_2_1_U12.top_add_32ns_32s_32_2_1_Adder_8_U.bin_s1 ;
assign _097_ = \add_32ns_32s_32_2_1_U12.top_add_32ns_32s_32_2_1_Adder_8_U.ce  ? \add_32ns_32s_32_2_1_U12.top_add_32ns_32s_32_2_1_Adder_8_U.a [31:16] : \add_32ns_32s_32_2_1_U12.top_add_32ns_32s_32_2_1_Adder_8_U.ain_s1 ;
assign _099_ = \add_32ns_32s_32_2_1_U12.top_add_32ns_32s_32_2_1_Adder_8_U.ce  ? \add_32ns_32s_32_2_1_U12.top_add_32ns_32s_32_2_1_Adder_8_U.facout_s1  : \add_32ns_32s_32_2_1_U12.top_add_32ns_32s_32_2_1_Adder_8_U.carry_s1 ;
assign _100_ = \add_32ns_32s_32_2_1_U12.top_add_32ns_32s_32_2_1_Adder_8_U.ce  ? \add_32ns_32s_32_2_1_U12.top_add_32ns_32s_32_2_1_Adder_8_U.fas_s1  : \add_32ns_32s_32_2_1_U12.top_add_32ns_32s_32_2_1_Adder_8_U.sum_s1 ;
assign _101_ = \add_32ns_32s_32_2_1_U12.top_add_32ns_32s_32_2_1_Adder_8_U.u1.a  + \add_32ns_32s_32_2_1_U12.top_add_32ns_32s_32_2_1_Adder_8_U.u1.b ;
assign { \add_32ns_32s_32_2_1_U12.top_add_32ns_32s_32_2_1_Adder_8_U.u1.cout , \add_32ns_32s_32_2_1_U12.top_add_32ns_32s_32_2_1_Adder_8_U.u1.s  } = _101_ + \add_32ns_32s_32_2_1_U12.top_add_32ns_32s_32_2_1_Adder_8_U.u1.cin ;
assign _102_ = \add_32ns_32s_32_2_1_U12.top_add_32ns_32s_32_2_1_Adder_8_U.u2.a  + \add_32ns_32s_32_2_1_U12.top_add_32ns_32s_32_2_1_Adder_8_U.u2.b ;
assign { \add_32ns_32s_32_2_1_U12.top_add_32ns_32s_32_2_1_Adder_8_U.u2.cout , \add_32ns_32s_32_2_1_U12.top_add_32ns_32s_32_2_1_Adder_8_U.u2.s  } = _102_ + \add_32ns_32s_32_2_1_U12.top_add_32ns_32s_32_2_1_Adder_8_U.u2.cin ;
always @(posedge \add_32s_32ns_32_2_1_U9.top_add_32s_32ns_32_2_1_Adder_6_U.clk )
\add_32s_32ns_32_2_1_U9.top_add_32s_32ns_32_2_1_Adder_6_U.bin_s1  <= _104_;
always @(posedge \add_32s_32ns_32_2_1_U9.top_add_32s_32ns_32_2_1_Adder_6_U.clk )
\add_32s_32ns_32_2_1_U9.top_add_32s_32ns_32_2_1_Adder_6_U.ain_s1  <= _103_;
always @(posedge \add_32s_32ns_32_2_1_U9.top_add_32s_32ns_32_2_1_Adder_6_U.clk )
\add_32s_32ns_32_2_1_U9.top_add_32s_32ns_32_2_1_Adder_6_U.sum_s1  <= _106_;
always @(posedge \add_32s_32ns_32_2_1_U9.top_add_32s_32ns_32_2_1_Adder_6_U.clk )
\add_32s_32ns_32_2_1_U9.top_add_32s_32ns_32_2_1_Adder_6_U.carry_s1  <= _105_;
assign _104_ = \add_32s_32ns_32_2_1_U9.top_add_32s_32ns_32_2_1_Adder_6_U.ce  ? \add_32s_32ns_32_2_1_U9.top_add_32s_32ns_32_2_1_Adder_6_U.b [31:16] : \add_32s_32ns_32_2_1_U9.top_add_32s_32ns_32_2_1_Adder_6_U.bin_s1 ;
assign _103_ = \add_32s_32ns_32_2_1_U9.top_add_32s_32ns_32_2_1_Adder_6_U.ce  ? \add_32s_32ns_32_2_1_U9.top_add_32s_32ns_32_2_1_Adder_6_U.a [31:16] : \add_32s_32ns_32_2_1_U9.top_add_32s_32ns_32_2_1_Adder_6_U.ain_s1 ;
assign _105_ = \add_32s_32ns_32_2_1_U9.top_add_32s_32ns_32_2_1_Adder_6_U.ce  ? \add_32s_32ns_32_2_1_U9.top_add_32s_32ns_32_2_1_Adder_6_U.facout_s1  : \add_32s_32ns_32_2_1_U9.top_add_32s_32ns_32_2_1_Adder_6_U.carry_s1 ;
assign _106_ = \add_32s_32ns_32_2_1_U9.top_add_32s_32ns_32_2_1_Adder_6_U.ce  ? \add_32s_32ns_32_2_1_U9.top_add_32s_32ns_32_2_1_Adder_6_U.fas_s1  : \add_32s_32ns_32_2_1_U9.top_add_32s_32ns_32_2_1_Adder_6_U.sum_s1 ;
assign _107_ = \add_32s_32ns_32_2_1_U9.top_add_32s_32ns_32_2_1_Adder_6_U.u1.a  + \add_32s_32ns_32_2_1_U9.top_add_32s_32ns_32_2_1_Adder_6_U.u1.b ;
assign { \add_32s_32ns_32_2_1_U9.top_add_32s_32ns_32_2_1_Adder_6_U.u1.cout , \add_32s_32ns_32_2_1_U9.top_add_32s_32ns_32_2_1_Adder_6_U.u1.s  } = _107_ + \add_32s_32ns_32_2_1_U9.top_add_32s_32ns_32_2_1_Adder_6_U.u1.cin ;
assign _108_ = \add_32s_32ns_32_2_1_U9.top_add_32s_32ns_32_2_1_Adder_6_U.u2.a  + \add_32s_32ns_32_2_1_U9.top_add_32s_32ns_32_2_1_Adder_6_U.u2.b ;
assign { \add_32s_32ns_32_2_1_U9.top_add_32s_32ns_32_2_1_Adder_6_U.u2.cout , \add_32s_32ns_32_2_1_U9.top_add_32s_32ns_32_2_1_Adder_6_U.u2.s  } = _108_ + \add_32s_32ns_32_2_1_U9.top_add_32s_32ns_32_2_1_Adder_6_U.u2.cin ;
always @(posedge \add_3ns_3s_3_2_1_U6.top_add_3ns_3s_3_2_1_Adder_4_U.clk )
\add_3ns_3s_3_2_1_U6.top_add_3ns_3s_3_2_1_Adder_4_U.bin_s1  <= _110_;
always @(posedge \add_3ns_3s_3_2_1_U6.top_add_3ns_3s_3_2_1_Adder_4_U.clk )
\add_3ns_3s_3_2_1_U6.top_add_3ns_3s_3_2_1_Adder_4_U.ain_s1  <= _109_;
always @(posedge \add_3ns_3s_3_2_1_U6.top_add_3ns_3s_3_2_1_Adder_4_U.clk )
\add_3ns_3s_3_2_1_U6.top_add_3ns_3s_3_2_1_Adder_4_U.sum_s1  <= _112_;
always @(posedge \add_3ns_3s_3_2_1_U6.top_add_3ns_3s_3_2_1_Adder_4_U.clk )
\add_3ns_3s_3_2_1_U6.top_add_3ns_3s_3_2_1_Adder_4_U.carry_s1  <= _111_;
assign _110_ = \add_3ns_3s_3_2_1_U6.top_add_3ns_3s_3_2_1_Adder_4_U.ce  ? \add_3ns_3s_3_2_1_U6.top_add_3ns_3s_3_2_1_Adder_4_U.b [2:1] : \add_3ns_3s_3_2_1_U6.top_add_3ns_3s_3_2_1_Adder_4_U.bin_s1 ;
assign _109_ = \add_3ns_3s_3_2_1_U6.top_add_3ns_3s_3_2_1_Adder_4_U.ce  ? \add_3ns_3s_3_2_1_U6.top_add_3ns_3s_3_2_1_Adder_4_U.a [2:1] : \add_3ns_3s_3_2_1_U6.top_add_3ns_3s_3_2_1_Adder_4_U.ain_s1 ;
assign _111_ = \add_3ns_3s_3_2_1_U6.top_add_3ns_3s_3_2_1_Adder_4_U.ce  ? \add_3ns_3s_3_2_1_U6.top_add_3ns_3s_3_2_1_Adder_4_U.facout_s1  : \add_3ns_3s_3_2_1_U6.top_add_3ns_3s_3_2_1_Adder_4_U.carry_s1 ;
assign _112_ = \add_3ns_3s_3_2_1_U6.top_add_3ns_3s_3_2_1_Adder_4_U.ce  ? \add_3ns_3s_3_2_1_U6.top_add_3ns_3s_3_2_1_Adder_4_U.fas_s1  : \add_3ns_3s_3_2_1_U6.top_add_3ns_3s_3_2_1_Adder_4_U.sum_s1 ;
assign _113_ = \add_3ns_3s_3_2_1_U6.top_add_3ns_3s_3_2_1_Adder_4_U.u1.a  + \add_3ns_3s_3_2_1_U6.top_add_3ns_3s_3_2_1_Adder_4_U.u1.b ;
assign { \add_3ns_3s_3_2_1_U6.top_add_3ns_3s_3_2_1_Adder_4_U.u1.cout , \add_3ns_3s_3_2_1_U6.top_add_3ns_3s_3_2_1_Adder_4_U.u1.s  } = _113_ + \add_3ns_3s_3_2_1_U6.top_add_3ns_3s_3_2_1_Adder_4_U.u1.cin ;
assign _114_ = \add_3ns_3s_3_2_1_U6.top_add_3ns_3s_3_2_1_Adder_4_U.u2.a  + \add_3ns_3s_3_2_1_U6.top_add_3ns_3s_3_2_1_Adder_4_U.u2.b ;
assign { \add_3ns_3s_3_2_1_U6.top_add_3ns_3s_3_2_1_Adder_4_U.u2.cout , \add_3ns_3s_3_2_1_U6.top_add_3ns_3s_3_2_1_Adder_4_U.u2.s  } = _114_ + \add_3ns_3s_3_2_1_U6.top_add_3ns_3s_3_2_1_Adder_4_U.u2.cin ;
always @(posedge \add_3s_3ns_3_2_1_U8.top_add_3s_3ns_3_2_1_Adder_5_U.clk )
\add_3s_3ns_3_2_1_U8.top_add_3s_3ns_3_2_1_Adder_5_U.bin_s1  <= _116_;
always @(posedge \add_3s_3ns_3_2_1_U8.top_add_3s_3ns_3_2_1_Adder_5_U.clk )
\add_3s_3ns_3_2_1_U8.top_add_3s_3ns_3_2_1_Adder_5_U.ain_s1  <= _115_;
always @(posedge \add_3s_3ns_3_2_1_U8.top_add_3s_3ns_3_2_1_Adder_5_U.clk )
\add_3s_3ns_3_2_1_U8.top_add_3s_3ns_3_2_1_Adder_5_U.sum_s1  <= _118_;
always @(posedge \add_3s_3ns_3_2_1_U8.top_add_3s_3ns_3_2_1_Adder_5_U.clk )
\add_3s_3ns_3_2_1_U8.top_add_3s_3ns_3_2_1_Adder_5_U.carry_s1  <= _117_;
assign _116_ = \add_3s_3ns_3_2_1_U8.top_add_3s_3ns_3_2_1_Adder_5_U.ce  ? \add_3s_3ns_3_2_1_U8.top_add_3s_3ns_3_2_1_Adder_5_U.b [2:1] : \add_3s_3ns_3_2_1_U8.top_add_3s_3ns_3_2_1_Adder_5_U.bin_s1 ;
assign _115_ = \add_3s_3ns_3_2_1_U8.top_add_3s_3ns_3_2_1_Adder_5_U.ce  ? \add_3s_3ns_3_2_1_U8.top_add_3s_3ns_3_2_1_Adder_5_U.a [2:1] : \add_3s_3ns_3_2_1_U8.top_add_3s_3ns_3_2_1_Adder_5_U.ain_s1 ;
assign _117_ = \add_3s_3ns_3_2_1_U8.top_add_3s_3ns_3_2_1_Adder_5_U.ce  ? \add_3s_3ns_3_2_1_U8.top_add_3s_3ns_3_2_1_Adder_5_U.facout_s1  : \add_3s_3ns_3_2_1_U8.top_add_3s_3ns_3_2_1_Adder_5_U.carry_s1 ;
assign _118_ = \add_3s_3ns_3_2_1_U8.top_add_3s_3ns_3_2_1_Adder_5_U.ce  ? \add_3s_3ns_3_2_1_U8.top_add_3s_3ns_3_2_1_Adder_5_U.fas_s1  : \add_3s_3ns_3_2_1_U8.top_add_3s_3ns_3_2_1_Adder_5_U.sum_s1 ;
assign _119_ = \add_3s_3ns_3_2_1_U8.top_add_3s_3ns_3_2_1_Adder_5_U.u1.a  + \add_3s_3ns_3_2_1_U8.top_add_3s_3ns_3_2_1_Adder_5_U.u1.b ;
assign { \add_3s_3ns_3_2_1_U8.top_add_3s_3ns_3_2_1_Adder_5_U.u1.cout , \add_3s_3ns_3_2_1_U8.top_add_3s_3ns_3_2_1_Adder_5_U.u1.s  } = _119_ + \add_3s_3ns_3_2_1_U8.top_add_3s_3ns_3_2_1_Adder_5_U.u1.cin ;
assign _120_ = \add_3s_3ns_3_2_1_U8.top_add_3s_3ns_3_2_1_Adder_5_U.u2.a  + \add_3s_3ns_3_2_1_U8.top_add_3s_3ns_3_2_1_Adder_5_U.u2.b ;
assign { \add_3s_3ns_3_2_1_U8.top_add_3s_3ns_3_2_1_Adder_5_U.u2.cout , \add_3s_3ns_3_2_1_U8.top_add_3s_3ns_3_2_1_Adder_5_U.u2.s  } = _120_ + \add_3s_3ns_3_2_1_U8.top_add_3s_3ns_3_2_1_Adder_5_U.u2.cin ;
always @(posedge \add_40s_40s_40_2_1_U10.top_add_40s_40s_40_2_1_Adder_7_U.clk )
\add_40s_40s_40_2_1_U10.top_add_40s_40s_40_2_1_Adder_7_U.bin_s1  <= _122_;
always @(posedge \add_40s_40s_40_2_1_U10.top_add_40s_40s_40_2_1_Adder_7_U.clk )
\add_40s_40s_40_2_1_U10.top_add_40s_40s_40_2_1_Adder_7_U.ain_s1  <= _121_;
always @(posedge \add_40s_40s_40_2_1_U10.top_add_40s_40s_40_2_1_Adder_7_U.clk )
\add_40s_40s_40_2_1_U10.top_add_40s_40s_40_2_1_Adder_7_U.sum_s1  <= _124_;
always @(posedge \add_40s_40s_40_2_1_U10.top_add_40s_40s_40_2_1_Adder_7_U.clk )
\add_40s_40s_40_2_1_U10.top_add_40s_40s_40_2_1_Adder_7_U.carry_s1  <= _123_;
assign _122_ = \add_40s_40s_40_2_1_U10.top_add_40s_40s_40_2_1_Adder_7_U.ce  ? \add_40s_40s_40_2_1_U10.top_add_40s_40s_40_2_1_Adder_7_U.b [39:20] : \add_40s_40s_40_2_1_U10.top_add_40s_40s_40_2_1_Adder_7_U.bin_s1 ;
assign _121_ = \add_40s_40s_40_2_1_U10.top_add_40s_40s_40_2_1_Adder_7_U.ce  ? \add_40s_40s_40_2_1_U10.top_add_40s_40s_40_2_1_Adder_7_U.a [39:20] : \add_40s_40s_40_2_1_U10.top_add_40s_40s_40_2_1_Adder_7_U.ain_s1 ;
assign _123_ = \add_40s_40s_40_2_1_U10.top_add_40s_40s_40_2_1_Adder_7_U.ce  ? \add_40s_40s_40_2_1_U10.top_add_40s_40s_40_2_1_Adder_7_U.facout_s1  : \add_40s_40s_40_2_1_U10.top_add_40s_40s_40_2_1_Adder_7_U.carry_s1 ;
assign _124_ = \add_40s_40s_40_2_1_U10.top_add_40s_40s_40_2_1_Adder_7_U.ce  ? \add_40s_40s_40_2_1_U10.top_add_40s_40s_40_2_1_Adder_7_U.fas_s1  : \add_40s_40s_40_2_1_U10.top_add_40s_40s_40_2_1_Adder_7_U.sum_s1 ;
assign _125_ = \add_40s_40s_40_2_1_U10.top_add_40s_40s_40_2_1_Adder_7_U.u1.a  + \add_40s_40s_40_2_1_U10.top_add_40s_40s_40_2_1_Adder_7_U.u1.b ;
assign { \add_40s_40s_40_2_1_U10.top_add_40s_40s_40_2_1_Adder_7_U.u1.cout , \add_40s_40s_40_2_1_U10.top_add_40s_40s_40_2_1_Adder_7_U.u1.s  } = _125_ + \add_40s_40s_40_2_1_U10.top_add_40s_40s_40_2_1_Adder_7_U.u1.cin ;
assign _126_ = \add_40s_40s_40_2_1_U10.top_add_40s_40s_40_2_1_Adder_7_U.u2.a  + \add_40s_40s_40_2_1_U10.top_add_40s_40s_40_2_1_Adder_7_U.u2.b ;
assign { \add_40s_40s_40_2_1_U10.top_add_40s_40s_40_2_1_Adder_7_U.u2.cout , \add_40s_40s_40_2_1_U10.top_add_40s_40s_40_2_1_Adder_7_U.u2.s  } = _126_ + \add_40s_40s_40_2_1_U10.top_add_40s_40s_40_2_1_Adder_7_U.u2.cin ;
always @(posedge \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.clk )
\add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.bin_s1  <= _128_;
always @(posedge \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.clk )
\add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.ain_s1  <= _127_;
always @(posedge \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.clk )
\add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.sum_s1  <= _130_;
always @(posedge \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.clk )
\add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.carry_s1  <= _129_;
assign _128_ = \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.ce  ? \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.b [3:2] : \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.bin_s1 ;
assign _127_ = \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.ce  ? \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.a [3:2] : \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.ain_s1 ;
assign _129_ = \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.ce  ? \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.facout_s1  : \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.carry_s1 ;
assign _130_ = \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.ce  ? \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.fas_s1  : \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.sum_s1 ;
assign _131_ = \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.u1.a  + \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.u1.b ;
assign { \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.u1.cout , \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.u1.s  } = _131_ + \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.u1.cin ;
assign _132_ = \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.u2.a  + \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.u2.b ;
assign { \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.u2.cout , \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.u2.s  } = _132_ + \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.u2.cin ;
assign \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.bin_s0  = ~ \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.b ;
always @(posedge \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.clk )
\sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.bin_s1  <= _134_;
always @(posedge \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.clk )
\sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.ain_s1  <= _133_;
always @(posedge \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.clk )
\sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.sum_s1  <= _136_;
always @(posedge \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.clk )
\sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.carry_s1  <= _135_;
assign _134_ = \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.ce  ? \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.bin_s0 [10:5] : \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.bin_s1 ;
assign _133_ = \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.ce  ? \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.a [10:5] : \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.ain_s1 ;
assign _135_ = \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.ce  ? \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.facout_s1  : \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.carry_s1 ;
assign _136_ = \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.ce  ? \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.fas_s1  : \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.sum_s1 ;
assign _137_ = \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.u1.a  + \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.u1.b ;
assign { \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.u1.cout , \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.u1.s  } = _137_ + \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.u1.cin ;
assign _138_ = \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.u2.a  + \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.u2.b ;
assign { \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.u2.cout , \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.u2.s  } = _138_ + \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.u2.cin ;
assign _139_ = $signed(op_2) < $signed(select_ln545_fu_380_p3);
assign _140_ = | op_0;
assign _141_ = | op_9[6:0];
assign _142_ = _049_ | _050_;
assign _143_ = _059_ | _061_;
assign _144_ = _062_ | _143_;
assign or_ln365_fu_299_p2 = p_Result_3_reg_625 | overflow_fu_294_p2;
always @(posedge ap_clk)
select_ln703_reg_724[0] <= 1'h0;
always @(posedge ap_clk)
tmp_3_reg_705 <= _033_;
always @(posedge ap_clk)
select_ln703_reg_724[2:1] <= _032_;
always @(posedge ap_clk)
select_ln61_reg_714 <= _031_;
always @(posedge ap_clk)
tmp_4_reg_720 <= _034_;
always @(posedge ap_clk)
ret_V_8_reg_751 <= _028_;
always @(posedge ap_clk)
ret_V_4_reg_690 <= _026_;
always @(posedge ap_clk)
ret_V_2_reg_678 <= _025_;
always @(posedge ap_clk)
ret_V_18_reg_818 <= _024_;
always @(posedge ap_clk)
ret_V_17_reg_801 <= _022_;
always @(posedge ap_clk)
ret_V_18_cast_reg_806 <= _023_;
always @(posedge ap_clk)
ret_V_16_reg_756 <= _021_;
always @(posedge ap_clk)
ret_V_15_reg_739 <= _020_;
always @(posedge ap_clk)
ret_V_6_reg_744 <= _027_;
always @(posedge ap_clk)
ret_V_14_reg_695 <= _019_;
always @(posedge ap_clk)
ret_V_12_reg_598 <= _017_;
always @(posedge ap_clk)
ret_V_cast_reg_603 <= _029_;
always @(posedge ap_clk)
trunc_ln851_reg_610 <= _036_;
always @(posedge ap_clk)
op_8_V_reg_192 <= _015_;
always @(posedge ap_clk)
op_8_V_0_reg_159 <= _013_;
always @(posedge ap_clk)
op_13_V_reg_781 <= _011_;
always @(posedge ap_clk)
mul_i_reg_663 <= _010_;
always @(posedge ap_clk)
op_1_V_reg_668 <= _012_;
always @(posedge ap_clk)
ret_V_13_reg_673 <= _018_;
always @(posedge ap_clk)
icmp_ln890_reg_709 <= _008_;
always @(posedge ap_clk)
icmp_ln851_reg_615 <= _007_;
always @(posedge ap_clk)
icmp_ln851_2_reg_796 <= _006_;
always @(posedge ap_clk)
icmp_ln851_1_reg_685 <= _005_;
always @(posedge ap_clk)
p_Result_3_reg_625 <= _016_;
always @(posedge ap_clk)
icmp_ln768_reg_631 <= _004_;
always @(posedge ap_clk)
ret_V_reg_636 <= _030_;
always @(posedge ap_clk)
tmp_reg_578 <= _035_;
always @(posedge ap_clk)
empty_14_reg_583 <= _003_;
always @(posedge ap_clk)
add_ln69_reg_771 <= _001_;
always @(posedge ap_clk)
add_ln691_reg_813 <= _000_;
always @(posedge ap_clk)
op_8_V_ph_reg_181 <= _014_;
always @(posedge ap_clk)
loop_1_loop_var_3_0_reg_171 <= _009_;
always @(posedge ap_clk)
ap_CS_fsm <= _002_;
assign _040_ = _054_ ? 13'h1000 : 13'h0800;
assign _145_ = ap_CS_fsm == 11'h400;
assign _039_ = _044_ ? 11'h400 : 11'h200;
assign _146_ = ap_CS_fsm == 9'h100;
assign _038_ = _057_ ? 11'h400 : 11'h020;
assign _147_ = ap_CS_fsm == 5'h10;
assign _037_ = _056_ ? 2'h2 : 2'h1;
assign _148_ = ap_CS_fsm == 1'h1;
function [27:0] _403_;
input [27:0] a;
input [755:0] b;
input [26:0] s;
case (s)
27'b000000000000000000000000001:
_403_ = b[27:0];
27'b000000000000000000000000010:
_403_ = b[55:28];
27'b000000000000000000000000100:
_403_ = b[83:56];
27'b000000000000000000000001000:
_403_ = b[111:84];
27'b000000000000000000000010000:
_403_ = b[139:112];
27'b000000000000000000000100000:
_403_ = b[167:140];
27'b000000000000000000001000000:
_403_ = b[195:168];
27'b000000000000000000010000000:
_403_ = b[223:196];
27'b000000000000000000100000000:
_403_ = b[251:224];
27'b000000000000000001000000000:
_403_ = b[279:252];
27'b000000000000000010000000000:
_403_ = b[307:280];
27'b000000000000000100000000000:
_403_ = b[335:308];
27'b000000000000001000000000000:
_403_ = b[363:336];
27'b000000000000010000000000000:
_403_ = b[391:364];
27'b000000000000100000000000000:
_403_ = b[419:392];
27'b000000000001000000000000000:
_403_ = b[447:420];
27'b000000000010000000000000000:
_403_ = b[475:448];
27'b000000000100000000000000000:
_403_ = b[503:476];
27'b000000001000000000000000000:
_403_ = b[531:504];
27'b000000010000000000000000000:
_403_ = b[559:532];
27'b000000100000000000000000000:
_403_ = b[587:560];
27'b000001000000000000000000000:
_403_ = b[615:588];
27'b000010000000000000000000000:
_403_ = b[643:616];
27'b000100000000000000000000000:
_403_ = b[671:644];
27'b001000000000000000000000000:
_403_ = b[699:672];
27'b010000000000000000000000000:
_403_ = b[727:700];
27'b100000000000000000000000000:
_403_ = b[755:728];
27'b000000000000000000000000000:
_403_ = a;
default:
_403_ = 28'bx;
endcase
endfunction
assign ap_NS_fsm = _403_(28'hxxxxxxx, { 26'h0000000, _037_, 101'h00000008000001000000200000, _038_, 73'h0000008000001000000, _039_, 43'h00002000000, _040_, 476'h00001000002000000400000080000010000002000000400000080000010000002000000400000080000010000002000000400000080000000000001 }, { _148_, _172_, _171_, _170_, _147_, _169_, _168_, _146_, _166_, _145_, _058_, _164_, _163_, _162_, _161_, _160_, _159_, _158_, _157_, _156_, _155_, _154_, _153_, _152_, _151_, _150_, _149_ });
assign _149_ = ap_CS_fsm == 28'h8000000;
assign _150_ = ap_CS_fsm == 27'h4000000;
assign _151_ = ap_CS_fsm == 26'h2000000;
assign _152_ = ap_CS_fsm == 25'h1000000;
assign _153_ = ap_CS_fsm == 24'h800000;
assign _154_ = ap_CS_fsm == 23'h400000;
assign _155_ = ap_CS_fsm == 22'h200000;
assign _156_ = ap_CS_fsm == 21'h100000;
assign _157_ = ap_CS_fsm == 20'h80000;
assign _158_ = ap_CS_fsm == 19'h40000;
assign _159_ = ap_CS_fsm == 18'h20000;
assign _160_ = ap_CS_fsm == 17'h10000;
assign _161_ = ap_CS_fsm == 16'h8000;
assign _162_ = ap_CS_fsm == 15'h4000;
assign _163_ = ap_CS_fsm == 14'h2000;
assign _164_ = ap_CS_fsm == 13'h1000;
assign _165_ = ap_CS_fsm == 12'h800;
assign _166_ = ap_CS_fsm == 10'h200;
assign _167_ = ap_CS_fsm == 8'h80;
assign _168_ = ap_CS_fsm == 7'h40;
assign _169_ = ap_CS_fsm == 6'h20;
assign _170_ = ap_CS_fsm == 4'h8;
assign _171_ = ap_CS_fsm == 3'h4;
assign _172_ = ap_CS_fsm == 2'h2;
assign op_15_ap_vld = ap_CS_fsm[27] ? 1'h1 : 1'h0;
assign ap_phi_mux_op_8_V_ph_phi_fu_184_p4 = _042_ ? select_ln61_reg_714 : op_8_V_ph_reg_181;
assign ap_idle = _055_ ? 1'h1 : 1'h0;
assign _033_ = ap_CS_fsm[8] ? loop_1_loop_var_3_0_reg_171[31] : tmp_3_reg_705;
assign _032_ = _054_ ? select_ln703_fu_426_p3[2:1] : select_ln703_reg_724[2:1];
assign _034_ = ap_CS_fsm[9] ? grp_fu_393_p2[31] : tmp_4_reg_720;
assign _031_ = ap_CS_fsm[9] ? select_ln61_fu_404_p3 : select_ln61_reg_714;
assign _028_ = ap_CS_fsm[15] ? grp_fu_451_p2 : ret_V_8_reg_751;
assign _026_ = _053_ ? grp_fu_347_p2 : ret_V_4_reg_690;
assign _025_ = _052_ ? op_4[3:2] : ret_V_2_reg_678;
assign _024_ = ap_CS_fsm[25] ? ret_V_18_fu_556_p3 : ret_V_18_reg_818;
assign _023_ = ap_CS_fsm[22] ? grp_fu_514_p2[38:7] : ret_V_18_cast_reg_806;
assign _022_ = ap_CS_fsm[22] ? grp_fu_514_p2 : ret_V_17_reg_801;
assign _021_ = ap_CS_fsm[16] ? ret_V_16_fu_472_p3 : ret_V_16_reg_756;
assign _027_ = ap_CS_fsm[13] ? grp_fu_436_p2[2:1] : ret_V_6_reg_744;
assign _020_ = ap_CS_fsm[13] ? grp_fu_436_p2 : ret_V_15_reg_739;
assign _019_ = ap_CS_fsm[6] ? ret_V_14_fu_358_p3 : ret_V_14_reg_695;
assign _036_ = ap_CS_fsm[1] ? grp_fu_233_p2[1:0] : trunc_ln851_reg_610;
assign _029_ = ap_CS_fsm[1] ? grp_fu_233_p2[5:2] : ret_V_cast_reg_603;
assign _017_ = ap_CS_fsm[1] ? grp_fu_233_p2 : ret_V_12_reg_598;
assign _015_ = _051_ ? ap_phi_mux_op_8_V_ph_phi_fu_184_p4 : op_8_V_reg_192;
assign _013_ = ap_CS_fsm[11] ? select_ln61_reg_714 : op_8_V_0_reg_159;
assign _011_ = ap_CS_fsm[20] ? grp_fu_494_p2 : op_13_V_reg_781;
assign _018_ = ap_CS_fsm[4] ? ret_V_13_fu_322_p3 : ret_V_13_reg_673;
assign _012_ = ap_CS_fsm[4] ? op_1_V_fu_304_p2 : op_1_V_reg_668;
assign _010_ = ap_CS_fsm[4] ? mul_i_fu_284_p2 : mul_i_reg_663;
assign _008_ = _048_ ? icmp_ln890_fu_388_p2 : icmp_ln890_reg_709;
assign _007_ = ap_CS_fsm[2] ? icmp_ln851_fu_253_p2 : icmp_ln851_reg_615;
assign _006_ = ap_CS_fsm[21] ? icmp_ln851_2_fu_523_p2 : icmp_ln851_2_reg_796;
assign _005_ = _047_ ? icmp_ln851_1_fu_341_p2 : icmp_ln851_1_reg_685;
assign _030_ = ap_CS_fsm[3] ? grp_fu_258_p2 : ret_V_reg_636;
assign _004_ = ap_CS_fsm[3] ? icmp_ln768_fu_271_p2 : icmp_ln768_reg_631;
assign _016_ = ap_CS_fsm[3] ? op_0[3] : p_Result_3_reg_625;
assign _003_ = ap_CS_fsm[0] ? op_3[0] : empty_14_reg_583;
assign _035_ = ap_CS_fsm[0] ? op_4[3] : tmp_reg_578;
assign _001_ = ap_CS_fsm[18] ? grp_fu_485_p2 : add_ln69_reg_771;
assign _000_ = _045_ ? grp_fu_539_p2 : add_ln691_reg_813;
assign _173_ = _044_ ? op_8_V_0_reg_159 : op_8_V_ph_reg_181;
assign _014_ = _042_ ? select_ln61_reg_714 : _173_;
assign _174_ = ap_CS_fsm[7] ? { ret_V_14_reg_695[1], ret_V_14_reg_695[1], ret_V_14_reg_695[1], ret_V_14_reg_695[1], ret_V_14_reg_695[1], ret_V_14_reg_695[1], ret_V_14_reg_695[1], ret_V_14_reg_695[1], ret_V_14_reg_695[1], ret_V_14_reg_695[1], ret_V_14_reg_695[1], ret_V_14_reg_695[1], ret_V_14_reg_695[1], ret_V_14_reg_695[1], ret_V_14_reg_695[1], ret_V_14_reg_695[1], ret_V_14_reg_695[1], ret_V_14_reg_695[1], ret_V_14_reg_695[1], ret_V_14_reg_695[1], ret_V_14_reg_695[1], ret_V_14_reg_695[1], ret_V_14_reg_695[1], ret_V_14_reg_695[1], ret_V_14_reg_695[1], ret_V_14_reg_695[1], ret_V_14_reg_695[1], ret_V_14_reg_695[1], ret_V_14_reg_695[1], ret_V_14_reg_695[1], ret_V_14_reg_695 } : loop_1_loop_var_3_0_reg_171;
assign _009_ = ap_CS_fsm[11] ? grp_fu_420_p2 : _174_;
assign _002_ = ap_rst ? 28'h0000001 : ap_NS_fsm;
assign icmp_ln768_fu_271_p2 = _140_ ? 1'h1 : 1'h0;
assign icmp_ln851_1_fu_341_p2 = _065_ ? 1'h1 : 1'h0;
assign icmp_ln851_2_fu_523_p2 = _141_ ? 1'h1 : 1'h0;
assign icmp_ln851_fu_253_p2 = _066_ ? 1'h1 : 1'h0;
assign icmp_ln890_fu_388_p2 = _139_ ? 1'h1 : 1'h0;
assign ret_V_13_fu_322_p3 = ret_V_12_reg_598[10] ? select_ln850_fu_317_p3 : ret_V_cast_reg_603;
assign ret_V_14_fu_358_p3 = tmp_reg_578 ? select_ln850_1_fu_353_p3 : ret_V_2_reg_678;
assign ret_V_16_fu_472_p3 = ret_V_15_reg_739[2] ? select_ln850_2_fu_466_p3 : ret_V_6_reg_744;
assign ret_V_18_fu_556_p3 = ret_V_17_reg_801[39] ? select_ln850_3_fu_551_p3 : ret_V_18_cast_reg_806;
assign select_ln545_fu_380_p3 = op_1_V_reg_668 ? 32'd0 : 32'd4294967295;
assign select_ln61_fu_404_p3 = icmp_ln890_reg_709 ? op_8_V_0_reg_159 : 32'd0;
assign select_ln703_fu_426_p3 = mul_i_reg_663 ? 3'h6 : 3'h0;
assign select_ln850_1_fu_353_p3 = icmp_ln851_1_reg_685 ? ret_V_2_reg_678 : ret_V_4_reg_690;
assign select_ln850_2_fu_466_p3 = op_6[0] ? ret_V_8_reg_751 : ret_V_6_reg_744;
assign select_ln850_3_fu_551_p3 = icmp_ln851_2_reg_796 ? add_ln691_reg_813 : ret_V_18_cast_reg_806;
assign select_ln850_fu_317_p3 = icmp_ln851_reg_615 ? ret_V_cast_reg_603 : ret_V_reg_636;
assign ap_CS_fsm_state1 = ap_CS_fsm[0];
assign ap_CS_fsm_state10 = ap_CS_fsm[9];
assign ap_CS_fsm_state11 = ap_CS_fsm[10];
assign ap_CS_fsm_state12 = ap_CS_fsm[11];
assign ap_CS_fsm_state13 = ap_CS_fsm[12];
assign ap_CS_fsm_state14 = ap_CS_fsm[13];
assign ap_CS_fsm_state15 = ap_CS_fsm[14];
assign ap_CS_fsm_state16 = ap_CS_fsm[15];
assign ap_CS_fsm_state17 = ap_CS_fsm[16];
assign ap_CS_fsm_state18 = ap_CS_fsm[17];
assign ap_CS_fsm_state19 = ap_CS_fsm[18];
assign ap_CS_fsm_state2 = ap_CS_fsm[1];
assign ap_CS_fsm_state20 = ap_CS_fsm[19];
assign ap_CS_fsm_state21 = ap_CS_fsm[20];
assign ap_CS_fsm_state22 = ap_CS_fsm[21];
assign ap_CS_fsm_state23 = ap_CS_fsm[22];
assign ap_CS_fsm_state24 = ap_CS_fsm[23];
assign ap_CS_fsm_state25 = ap_CS_fsm[24];
assign ap_CS_fsm_state26 = ap_CS_fsm[25];
assign ap_CS_fsm_state27 = ap_CS_fsm[26];
assign ap_CS_fsm_state28 = ap_CS_fsm[27];
assign ap_CS_fsm_state3 = ap_CS_fsm[2];
assign ap_CS_fsm_state4 = ap_CS_fsm[3];
assign ap_CS_fsm_state5 = ap_CS_fsm[4];
assign ap_CS_fsm_state6 = ap_CS_fsm[5];
assign ap_CS_fsm_state7 = ap_CS_fsm[6];
assign ap_CS_fsm_state8 = ap_CS_fsm[7];
assign ap_CS_fsm_state9 = ap_CS_fsm[8];
assign ap_done = op_15_ap_vld;
assign ap_ready = op_15_ap_vld;
assign empty_13_fu_280_p1 = op_2[0];
assign empty_14_fu_213_p1 = op_3[0];
assign empty_fu_277_p1 = op_0[0];
assign grp_fu_233_p0 = { op_3[7], op_3, 2'h0 };
assign grp_fu_233_p1 = { op_4[3], op_4[3], op_4[3], op_4[3], op_4[3], op_4[3], op_4[3], op_4 };
assign grp_fu_347_p0 = op_4[3:2];
assign grp_fu_436_p1 = { op_6[1], op_6 };
assign grp_fu_485_p0 = { ret_V_16_reg_756[1], ret_V_16_reg_756 };
assign grp_fu_485_p1 = { 2'h0, op_7 };
assign grp_fu_494_p0 = { add_ln69_reg_771[2], add_ln69_reg_771[2], add_ln69_reg_771[2], add_ln69_reg_771[2], add_ln69_reg_771[2], add_ln69_reg_771[2], add_ln69_reg_771[2], add_ln69_reg_771[2], add_ln69_reg_771[2], add_ln69_reg_771[2], add_ln69_reg_771[2], add_ln69_reg_771[2], add_ln69_reg_771[2], add_ln69_reg_771[2], add_ln69_reg_771[2], add_ln69_reg_771[2], add_ln69_reg_771[2], add_ln69_reg_771[2], add_ln69_reg_771[2], add_ln69_reg_771[2], add_ln69_reg_771[2], add_ln69_reg_771[2], add_ln69_reg_771[2], add_ln69_reg_771[2], add_ln69_reg_771[2], add_ln69_reg_771[2], add_ln69_reg_771[2], add_ln69_reg_771[2], add_ln69_reg_771[2], add_ln69_reg_771 };
assign grp_fu_514_p0 = { op_13_V_reg_781[31], op_13_V_reg_781, 7'h00 };
assign grp_fu_514_p1 = { op_9[7], op_9[7], op_9[7], op_9[7], op_9[7], op_9[7], op_9[7], op_9[7], op_9[7], op_9[7], op_9[7], op_9[7], op_9[7], op_9[7], op_9[7], op_9[7], op_9[7], op_9[7], op_9[7], op_9[7], op_9[7], op_9[7], op_9[7], op_9[7], op_9[7], op_9[7], op_9[7], op_9[7], op_9[7], op_9[7], op_9[7], op_9[7], op_9 };
assign grp_fu_566_p1 = { ret_V_13_reg_673[3], ret_V_13_reg_673[3], ret_V_13_reg_673[3], ret_V_13_reg_673[3], ret_V_13_reg_673[3], ret_V_13_reg_673[3], ret_V_13_reg_673[3], ret_V_13_reg_673[3], ret_V_13_reg_673[3], ret_V_13_reg_673[3], ret_V_13_reg_673[3], ret_V_13_reg_673[3], ret_V_13_reg_673[3], ret_V_13_reg_673[3], ret_V_13_reg_673[3], ret_V_13_reg_673[3], ret_V_13_reg_673[3], ret_V_13_reg_673[3], ret_V_13_reg_673[3], ret_V_13_reg_673[3], ret_V_13_reg_673[3], ret_V_13_reg_673[3], ret_V_13_reg_673[3], ret_V_13_reg_673[3], ret_V_13_reg_673[3], ret_V_13_reg_673[3], ret_V_13_reg_673[3], ret_V_13_reg_673[3], ret_V_13_reg_673 };
assign lhs_fu_217_p3 = { op_3, 2'h0 };
assign op_15 = grp_fu_566_p2;
assign p_Result_1_fu_459_p3 = ret_V_15_reg_739[2];
assign p_Result_2_fu_544_p3 = ret_V_17_reg_801[39];
assign p_Result_s_fu_310_p3 = ret_V_12_reg_598[10];
assign ret_V_2_fu_329_p1 = op_4;
assign rhs_1_fu_503_p3 = { op_13_V_reg_781, 7'h00 };
assign sext_ln545_1_fu_364_p1 = { ret_V_14_reg_695[1], ret_V_14_reg_695[1], ret_V_14_reg_695[1], ret_V_14_reg_695[1], ret_V_14_reg_695[1], ret_V_14_reg_695[1], ret_V_14_reg_695[1], ret_V_14_reg_695[1], ret_V_14_reg_695[1], ret_V_14_reg_695[1], ret_V_14_reg_695[1], ret_V_14_reg_695[1], ret_V_14_reg_695[1], ret_V_14_reg_695[1], ret_V_14_reg_695[1], ret_V_14_reg_695[1], ret_V_14_reg_695[1], ret_V_14_reg_695[1], ret_V_14_reg_695[1], ret_V_14_reg_695[1], ret_V_14_reg_695[1], ret_V_14_reg_695[1], ret_V_14_reg_695[1], ret_V_14_reg_695[1], ret_V_14_reg_695[1], ret_V_14_reg_695[1], ret_V_14_reg_695[1], ret_V_14_reg_695[1], ret_V_14_reg_695[1], ret_V_14_reg_695[1], ret_V_14_reg_695 };
assign sext_ln703_1_fu_433_p0 = op_6;
assign sext_ln703_2_fu_500_p0 = op_9;
assign sext_ln703_fu_229_p0 = op_4;
assign tmp_3_fu_367_p3 = loop_1_loop_var_3_0_reg_171[31];
assign tmp_fu_205_p1 = op_4;
assign trunc_ln1192_fu_456_p0 = op_6;
assign trunc_ln1192_fu_456_p1 = op_6[0];
assign trunc_ln851_1_fu_338_p0 = op_4;
assign trunc_ln851_1_fu_338_p1 = op_4[1:0];
assign trunc_ln851_2_fu_520_p0 = op_9;
assign trunc_ln851_2_fu_520_p1 = op_9[6:0];
assign trunc_ln851_fu_249_p1 = grp_fu_233_p2[1:0];
assign \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.ain_s0  = \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.a ;
assign \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.s  = { \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.fas_s2 , \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.sum_s1  };
assign \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.u2.a  = \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.ain_s1 ;
assign \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.u2.b  = \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.bin_s1 ;
assign \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.u2.cin  = \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.carry_s1 ;
assign \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.facout_s2  = \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.u2.cout ;
assign \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.fas_s2  = \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.u2.s ;
assign \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.u1.a  = \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.a [4:0];
assign \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.u1.b  = \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.bin_s0 [4:0];
assign \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.u1.cin  = 1'h1;
assign \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.facout_s1  = \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.u1.cout ;
assign \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.fas_s1  = \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.u1.s ;
assign \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.a  = \sub_11s_11s_11_2_1_U1.din0 ;
assign \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.b  = \sub_11s_11s_11_2_1_U1.din1 ;
assign \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.ce  = \sub_11s_11s_11_2_1_U1.ce ;
assign \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.clk  = \sub_11s_11s_11_2_1_U1.clk ;
assign \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.reset  = \sub_11s_11s_11_2_1_U1.reset ;
assign \sub_11s_11s_11_2_1_U1.dout  = \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.s ;
assign \sub_11s_11s_11_2_1_U1.ce  = 1'h1;
assign \sub_11s_11s_11_2_1_U1.clk  = ap_clk;
assign \sub_11s_11s_11_2_1_U1.din0  = { op_3[7], op_3, 2'h0 };
assign \sub_11s_11s_11_2_1_U1.din1  = { op_4[3], op_4[3], op_4[3], op_4[3], op_4[3], op_4[3], op_4[3], op_4 };
assign grp_fu_233_p2 = \sub_11s_11s_11_2_1_U1.dout ;
assign \sub_11s_11s_11_2_1_U1.reset  = ap_rst;
assign \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.ain_s0  = \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.a ;
assign \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.bin_s0  = \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.b ;
assign \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.s  = { \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.fas_s2 , \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.sum_s1  };
assign \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.u2.a  = \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.ain_s1 ;
assign \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.u2.b  = \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.bin_s1 ;
assign \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.u2.cin  = \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.carry_s1 ;
assign \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.facout_s2  = \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.u2.cout ;
assign \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.fas_s2  = \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.u2.s ;
assign \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.u1.a  = \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.a [1:0];
assign \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.u1.b  = \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.b [1:0];
assign \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.u1.cin  = 1'h0;
assign \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.facout_s1  = \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.u1.cout ;
assign \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.fas_s1  = \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.u1.s ;
assign \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.a  = \add_4ns_4ns_4_2_1_U2.din0 ;
assign \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.b  = \add_4ns_4ns_4_2_1_U2.din1 ;
assign \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.ce  = \add_4ns_4ns_4_2_1_U2.ce ;
assign \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.clk  = \add_4ns_4ns_4_2_1_U2.clk ;
assign \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.reset  = \add_4ns_4ns_4_2_1_U2.reset ;
assign \add_4ns_4ns_4_2_1_U2.dout  = \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.s ;
assign \add_4ns_4ns_4_2_1_U2.ce  = 1'h1;
assign \add_4ns_4ns_4_2_1_U2.clk  = ap_clk;
assign \add_4ns_4ns_4_2_1_U2.din0  = ret_V_cast_reg_603;
assign \add_4ns_4ns_4_2_1_U2.din1  = 4'h1;
assign grp_fu_258_p2 = \add_4ns_4ns_4_2_1_U2.dout ;
assign \add_4ns_4ns_4_2_1_U2.reset  = ap_rst;
assign \add_40s_40s_40_2_1_U10.top_add_40s_40s_40_2_1_Adder_7_U.ain_s0  = \add_40s_40s_40_2_1_U10.top_add_40s_40s_40_2_1_Adder_7_U.a ;
assign \add_40s_40s_40_2_1_U10.top_add_40s_40s_40_2_1_Adder_7_U.bin_s0  = \add_40s_40s_40_2_1_U10.top_add_40s_40s_40_2_1_Adder_7_U.b ;
assign \add_40s_40s_40_2_1_U10.top_add_40s_40s_40_2_1_Adder_7_U.s  = { \add_40s_40s_40_2_1_U10.top_add_40s_40s_40_2_1_Adder_7_U.fas_s2 , \add_40s_40s_40_2_1_U10.top_add_40s_40s_40_2_1_Adder_7_U.sum_s1  };
assign \add_40s_40s_40_2_1_U10.top_add_40s_40s_40_2_1_Adder_7_U.u2.a  = \add_40s_40s_40_2_1_U10.top_add_40s_40s_40_2_1_Adder_7_U.ain_s1 ;
assign \add_40s_40s_40_2_1_U10.top_add_40s_40s_40_2_1_Adder_7_U.u2.b  = \add_40s_40s_40_2_1_U10.top_add_40s_40s_40_2_1_Adder_7_U.bin_s1 ;
assign \add_40s_40s_40_2_1_U10.top_add_40s_40s_40_2_1_Adder_7_U.u2.cin  = \add_40s_40s_40_2_1_U10.top_add_40s_40s_40_2_1_Adder_7_U.carry_s1 ;
assign \add_40s_40s_40_2_1_U10.top_add_40s_40s_40_2_1_Adder_7_U.facout_s2  = \add_40s_40s_40_2_1_U10.top_add_40s_40s_40_2_1_Adder_7_U.u2.cout ;
assign \add_40s_40s_40_2_1_U10.top_add_40s_40s_40_2_1_Adder_7_U.fas_s2  = \add_40s_40s_40_2_1_U10.top_add_40s_40s_40_2_1_Adder_7_U.u2.s ;
assign \add_40s_40s_40_2_1_U10.top_add_40s_40s_40_2_1_Adder_7_U.u1.a  = \add_40s_40s_40_2_1_U10.top_add_40s_40s_40_2_1_Adder_7_U.a [19:0];
assign \add_40s_40s_40_2_1_U10.top_add_40s_40s_40_2_1_Adder_7_U.u1.b  = \add_40s_40s_40_2_1_U10.top_add_40s_40s_40_2_1_Adder_7_U.b [19:0];
assign \add_40s_40s_40_2_1_U10.top_add_40s_40s_40_2_1_Adder_7_U.u1.cin  = 1'h0;
assign \add_40s_40s_40_2_1_U10.top_add_40s_40s_40_2_1_Adder_7_U.facout_s1  = \add_40s_40s_40_2_1_U10.top_add_40s_40s_40_2_1_Adder_7_U.u1.cout ;
assign \add_40s_40s_40_2_1_U10.top_add_40s_40s_40_2_1_Adder_7_U.fas_s1  = \add_40s_40s_40_2_1_U10.top_add_40s_40s_40_2_1_Adder_7_U.u1.s ;
assign \add_40s_40s_40_2_1_U10.top_add_40s_40s_40_2_1_Adder_7_U.a  = \add_40s_40s_40_2_1_U10.din0 ;
assign \add_40s_40s_40_2_1_U10.top_add_40s_40s_40_2_1_Adder_7_U.b  = \add_40s_40s_40_2_1_U10.din1 ;
assign \add_40s_40s_40_2_1_U10.top_add_40s_40s_40_2_1_Adder_7_U.ce  = \add_40s_40s_40_2_1_U10.ce ;
assign \add_40s_40s_40_2_1_U10.top_add_40s_40s_40_2_1_Adder_7_U.clk  = \add_40s_40s_40_2_1_U10.clk ;
assign \add_40s_40s_40_2_1_U10.top_add_40s_40s_40_2_1_Adder_7_U.reset  = \add_40s_40s_40_2_1_U10.reset ;
assign \add_40s_40s_40_2_1_U10.dout  = \add_40s_40s_40_2_1_U10.top_add_40s_40s_40_2_1_Adder_7_U.s ;
assign \add_40s_40s_40_2_1_U10.ce  = 1'h1;
assign \add_40s_40s_40_2_1_U10.clk  = ap_clk;
assign \add_40s_40s_40_2_1_U10.din0  = { op_13_V_reg_781[31], op_13_V_reg_781, 7'h00 };
assign \add_40s_40s_40_2_1_U10.din1  = { op_9[7], op_9[7], op_9[7], op_9[7], op_9[7], op_9[7], op_9[7], op_9[7], op_9[7], op_9[7], op_9[7], op_9[7], op_9[7], op_9[7], op_9[7], op_9[7], op_9[7], op_9[7], op_9[7], op_9[7], op_9[7], op_9[7], op_9[7], op_9[7], op_9[7], op_9[7], op_9[7], op_9[7], op_9[7], op_9[7], op_9[7], op_9[7], op_9 };
assign grp_fu_514_p2 = \add_40s_40s_40_2_1_U10.dout ;
assign \add_40s_40s_40_2_1_U10.reset  = ap_rst;
assign \add_3s_3ns_3_2_1_U8.top_add_3s_3ns_3_2_1_Adder_5_U.ain_s0  = \add_3s_3ns_3_2_1_U8.top_add_3s_3ns_3_2_1_Adder_5_U.a ;
assign \add_3s_3ns_3_2_1_U8.top_add_3s_3ns_3_2_1_Adder_5_U.bin_s0  = \add_3s_3ns_3_2_1_U8.top_add_3s_3ns_3_2_1_Adder_5_U.b ;
assign \add_3s_3ns_3_2_1_U8.top_add_3s_3ns_3_2_1_Adder_5_U.s  = { \add_3s_3ns_3_2_1_U8.top_add_3s_3ns_3_2_1_Adder_5_U.fas_s2 , \add_3s_3ns_3_2_1_U8.top_add_3s_3ns_3_2_1_Adder_5_U.sum_s1  };
assign \add_3s_3ns_3_2_1_U8.top_add_3s_3ns_3_2_1_Adder_5_U.u2.a  = \add_3s_3ns_3_2_1_U8.top_add_3s_3ns_3_2_1_Adder_5_U.ain_s1 ;
assign \add_3s_3ns_3_2_1_U8.top_add_3s_3ns_3_2_1_Adder_5_U.u2.b  = \add_3s_3ns_3_2_1_U8.top_add_3s_3ns_3_2_1_Adder_5_U.bin_s1 ;
assign \add_3s_3ns_3_2_1_U8.top_add_3s_3ns_3_2_1_Adder_5_U.u2.cin  = \add_3s_3ns_3_2_1_U8.top_add_3s_3ns_3_2_1_Adder_5_U.carry_s1 ;
assign \add_3s_3ns_3_2_1_U8.top_add_3s_3ns_3_2_1_Adder_5_U.facout_s2  = \add_3s_3ns_3_2_1_U8.top_add_3s_3ns_3_2_1_Adder_5_U.u2.cout ;
assign \add_3s_3ns_3_2_1_U8.top_add_3s_3ns_3_2_1_Adder_5_U.fas_s2  = \add_3s_3ns_3_2_1_U8.top_add_3s_3ns_3_2_1_Adder_5_U.u2.s ;
assign \add_3s_3ns_3_2_1_U8.top_add_3s_3ns_3_2_1_Adder_5_U.u1.a  = \add_3s_3ns_3_2_1_U8.top_add_3s_3ns_3_2_1_Adder_5_U.a [0];
assign \add_3s_3ns_3_2_1_U8.top_add_3s_3ns_3_2_1_Adder_5_U.u1.b  = \add_3s_3ns_3_2_1_U8.top_add_3s_3ns_3_2_1_Adder_5_U.b [0];
assign \add_3s_3ns_3_2_1_U8.top_add_3s_3ns_3_2_1_Adder_5_U.u1.cin  = 1'h0;
assign \add_3s_3ns_3_2_1_U8.top_add_3s_3ns_3_2_1_Adder_5_U.facout_s1  = \add_3s_3ns_3_2_1_U8.top_add_3s_3ns_3_2_1_Adder_5_U.u1.cout ;
assign \add_3s_3ns_3_2_1_U8.top_add_3s_3ns_3_2_1_Adder_5_U.fas_s1  = \add_3s_3ns_3_2_1_U8.top_add_3s_3ns_3_2_1_Adder_5_U.u1.s ;
assign \add_3s_3ns_3_2_1_U8.top_add_3s_3ns_3_2_1_Adder_5_U.a  = \add_3s_3ns_3_2_1_U8.din0 ;
assign \add_3s_3ns_3_2_1_U8.top_add_3s_3ns_3_2_1_Adder_5_U.b  = \add_3s_3ns_3_2_1_U8.din1 ;
assign \add_3s_3ns_3_2_1_U8.top_add_3s_3ns_3_2_1_Adder_5_U.ce  = \add_3s_3ns_3_2_1_U8.ce ;
assign \add_3s_3ns_3_2_1_U8.top_add_3s_3ns_3_2_1_Adder_5_U.clk  = \add_3s_3ns_3_2_1_U8.clk ;
assign \add_3s_3ns_3_2_1_U8.top_add_3s_3ns_3_2_1_Adder_5_U.reset  = \add_3s_3ns_3_2_1_U8.reset ;
assign \add_3s_3ns_3_2_1_U8.dout  = \add_3s_3ns_3_2_1_U8.top_add_3s_3ns_3_2_1_Adder_5_U.s ;
assign \add_3s_3ns_3_2_1_U8.ce  = 1'h1;
assign \add_3s_3ns_3_2_1_U8.clk  = ap_clk;
assign \add_3s_3ns_3_2_1_U8.din0  = { ret_V_16_reg_756[1], ret_V_16_reg_756 };
assign \add_3s_3ns_3_2_1_U8.din1  = { 2'h0, op_7 };
assign grp_fu_485_p2 = \add_3s_3ns_3_2_1_U8.dout ;
assign \add_3s_3ns_3_2_1_U8.reset  = ap_rst;
assign \add_3ns_3s_3_2_1_U6.top_add_3ns_3s_3_2_1_Adder_4_U.ain_s0  = \add_3ns_3s_3_2_1_U6.top_add_3ns_3s_3_2_1_Adder_4_U.a ;
assign \add_3ns_3s_3_2_1_U6.top_add_3ns_3s_3_2_1_Adder_4_U.bin_s0  = \add_3ns_3s_3_2_1_U6.top_add_3ns_3s_3_2_1_Adder_4_U.b ;
assign \add_3ns_3s_3_2_1_U6.top_add_3ns_3s_3_2_1_Adder_4_U.s  = { \add_3ns_3s_3_2_1_U6.top_add_3ns_3s_3_2_1_Adder_4_U.fas_s2 , \add_3ns_3s_3_2_1_U6.top_add_3ns_3s_3_2_1_Adder_4_U.sum_s1  };
assign \add_3ns_3s_3_2_1_U6.top_add_3ns_3s_3_2_1_Adder_4_U.u2.a  = \add_3ns_3s_3_2_1_U6.top_add_3ns_3s_3_2_1_Adder_4_U.ain_s1 ;
assign \add_3ns_3s_3_2_1_U6.top_add_3ns_3s_3_2_1_Adder_4_U.u2.b  = \add_3ns_3s_3_2_1_U6.top_add_3ns_3s_3_2_1_Adder_4_U.bin_s1 ;
assign \add_3ns_3s_3_2_1_U6.top_add_3ns_3s_3_2_1_Adder_4_U.u2.cin  = \add_3ns_3s_3_2_1_U6.top_add_3ns_3s_3_2_1_Adder_4_U.carry_s1 ;
assign \add_3ns_3s_3_2_1_U6.top_add_3ns_3s_3_2_1_Adder_4_U.facout_s2  = \add_3ns_3s_3_2_1_U6.top_add_3ns_3s_3_2_1_Adder_4_U.u2.cout ;
assign \add_3ns_3s_3_2_1_U6.top_add_3ns_3s_3_2_1_Adder_4_U.fas_s2  = \add_3ns_3s_3_2_1_U6.top_add_3ns_3s_3_2_1_Adder_4_U.u2.s ;
assign \add_3ns_3s_3_2_1_U6.top_add_3ns_3s_3_2_1_Adder_4_U.u1.a  = \add_3ns_3s_3_2_1_U6.top_add_3ns_3s_3_2_1_Adder_4_U.a [0];
assign \add_3ns_3s_3_2_1_U6.top_add_3ns_3s_3_2_1_Adder_4_U.u1.b  = \add_3ns_3s_3_2_1_U6.top_add_3ns_3s_3_2_1_Adder_4_U.b [0];
assign \add_3ns_3s_3_2_1_U6.top_add_3ns_3s_3_2_1_Adder_4_U.u1.cin  = 1'h0;
assign \add_3ns_3s_3_2_1_U6.top_add_3ns_3s_3_2_1_Adder_4_U.facout_s1  = \add_3ns_3s_3_2_1_U6.top_add_3ns_3s_3_2_1_Adder_4_U.u1.cout ;
assign \add_3ns_3s_3_2_1_U6.top_add_3ns_3s_3_2_1_Adder_4_U.fas_s1  = \add_3ns_3s_3_2_1_U6.top_add_3ns_3s_3_2_1_Adder_4_U.u1.s ;
assign \add_3ns_3s_3_2_1_U6.top_add_3ns_3s_3_2_1_Adder_4_U.a  = \add_3ns_3s_3_2_1_U6.din0 ;
assign \add_3ns_3s_3_2_1_U6.top_add_3ns_3s_3_2_1_Adder_4_U.b  = \add_3ns_3s_3_2_1_U6.din1 ;
assign \add_3ns_3s_3_2_1_U6.top_add_3ns_3s_3_2_1_Adder_4_U.ce  = \add_3ns_3s_3_2_1_U6.ce ;
assign \add_3ns_3s_3_2_1_U6.top_add_3ns_3s_3_2_1_Adder_4_U.clk  = \add_3ns_3s_3_2_1_U6.clk ;
assign \add_3ns_3s_3_2_1_U6.top_add_3ns_3s_3_2_1_Adder_4_U.reset  = \add_3ns_3s_3_2_1_U6.reset ;
assign \add_3ns_3s_3_2_1_U6.dout  = \add_3ns_3s_3_2_1_U6.top_add_3ns_3s_3_2_1_Adder_4_U.s ;
assign \add_3ns_3s_3_2_1_U6.ce  = 1'h1;
assign \add_3ns_3s_3_2_1_U6.clk  = ap_clk;
assign \add_3ns_3s_3_2_1_U6.din0  = select_ln703_reg_724;
assign \add_3ns_3s_3_2_1_U6.din1  = { op_6[1], op_6 };
assign grp_fu_436_p2 = \add_3ns_3s_3_2_1_U6.dout ;
assign \add_3ns_3s_3_2_1_U6.reset  = ap_rst;
assign \add_32s_32ns_32_2_1_U9.top_add_32s_32ns_32_2_1_Adder_6_U.ain_s0  = \add_32s_32ns_32_2_1_U9.top_add_32s_32ns_32_2_1_Adder_6_U.a ;
assign \add_32s_32ns_32_2_1_U9.top_add_32s_32ns_32_2_1_Adder_6_U.bin_s0  = \add_32s_32ns_32_2_1_U9.top_add_32s_32ns_32_2_1_Adder_6_U.b ;
assign \add_32s_32ns_32_2_1_U9.top_add_32s_32ns_32_2_1_Adder_6_U.s  = { \add_32s_32ns_32_2_1_U9.top_add_32s_32ns_32_2_1_Adder_6_U.fas_s2 , \add_32s_32ns_32_2_1_U9.top_add_32s_32ns_32_2_1_Adder_6_U.sum_s1  };
assign \add_32s_32ns_32_2_1_U9.top_add_32s_32ns_32_2_1_Adder_6_U.u2.a  = \add_32s_32ns_32_2_1_U9.top_add_32s_32ns_32_2_1_Adder_6_U.ain_s1 ;
assign \add_32s_32ns_32_2_1_U9.top_add_32s_32ns_32_2_1_Adder_6_U.u2.b  = \add_32s_32ns_32_2_1_U9.top_add_32s_32ns_32_2_1_Adder_6_U.bin_s1 ;
assign \add_32s_32ns_32_2_1_U9.top_add_32s_32ns_32_2_1_Adder_6_U.u2.cin  = \add_32s_32ns_32_2_1_U9.top_add_32s_32ns_32_2_1_Adder_6_U.carry_s1 ;
assign \add_32s_32ns_32_2_1_U9.top_add_32s_32ns_32_2_1_Adder_6_U.facout_s2  = \add_32s_32ns_32_2_1_U9.top_add_32s_32ns_32_2_1_Adder_6_U.u2.cout ;
assign \add_32s_32ns_32_2_1_U9.top_add_32s_32ns_32_2_1_Adder_6_U.fas_s2  = \add_32s_32ns_32_2_1_U9.top_add_32s_32ns_32_2_1_Adder_6_U.u2.s ;
assign \add_32s_32ns_32_2_1_U9.top_add_32s_32ns_32_2_1_Adder_6_U.u1.a  = \add_32s_32ns_32_2_1_U9.top_add_32s_32ns_32_2_1_Adder_6_U.a [15:0];
assign \add_32s_32ns_32_2_1_U9.top_add_32s_32ns_32_2_1_Adder_6_U.u1.b  = \add_32s_32ns_32_2_1_U9.top_add_32s_32ns_32_2_1_Adder_6_U.b [15:0];
assign \add_32s_32ns_32_2_1_U9.top_add_32s_32ns_32_2_1_Adder_6_U.u1.cin  = 1'h0;
assign \add_32s_32ns_32_2_1_U9.top_add_32s_32ns_32_2_1_Adder_6_U.facout_s1  = \add_32s_32ns_32_2_1_U9.top_add_32s_32ns_32_2_1_Adder_6_U.u1.cout ;
assign \add_32s_32ns_32_2_1_U9.top_add_32s_32ns_32_2_1_Adder_6_U.fas_s1  = \add_32s_32ns_32_2_1_U9.top_add_32s_32ns_32_2_1_Adder_6_U.u1.s ;
assign \add_32s_32ns_32_2_1_U9.top_add_32s_32ns_32_2_1_Adder_6_U.a  = \add_32s_32ns_32_2_1_U9.din0 ;
assign \add_32s_32ns_32_2_1_U9.top_add_32s_32ns_32_2_1_Adder_6_U.b  = \add_32s_32ns_32_2_1_U9.din1 ;
assign \add_32s_32ns_32_2_1_U9.top_add_32s_32ns_32_2_1_Adder_6_U.ce  = \add_32s_32ns_32_2_1_U9.ce ;
assign \add_32s_32ns_32_2_1_U9.top_add_32s_32ns_32_2_1_Adder_6_U.clk  = \add_32s_32ns_32_2_1_U9.clk ;
assign \add_32s_32ns_32_2_1_U9.top_add_32s_32ns_32_2_1_Adder_6_U.reset  = \add_32s_32ns_32_2_1_U9.reset ;
assign \add_32s_32ns_32_2_1_U9.dout  = \add_32s_32ns_32_2_1_U9.top_add_32s_32ns_32_2_1_Adder_6_U.s ;
assign \add_32s_32ns_32_2_1_U9.ce  = 1'h1;
assign \add_32s_32ns_32_2_1_U9.clk  = ap_clk;
assign \add_32s_32ns_32_2_1_U9.din0  = { add_ln69_reg_771[2], add_ln69_reg_771[2], add_ln69_reg_771[2], add_ln69_reg_771[2], add_ln69_reg_771[2], add_ln69_reg_771[2], add_ln69_reg_771[2], add_ln69_reg_771[2], add_ln69_reg_771[2], add_ln69_reg_771[2], add_ln69_reg_771[2], add_ln69_reg_771[2], add_ln69_reg_771[2], add_ln69_reg_771[2], add_ln69_reg_771[2], add_ln69_reg_771[2], add_ln69_reg_771[2], add_ln69_reg_771[2], add_ln69_reg_771[2], add_ln69_reg_771[2], add_ln69_reg_771[2], add_ln69_reg_771[2], add_ln69_reg_771[2], add_ln69_reg_771[2], add_ln69_reg_771[2], add_ln69_reg_771[2], add_ln69_reg_771[2], add_ln69_reg_771[2], add_ln69_reg_771[2], add_ln69_reg_771 };
assign \add_32s_32ns_32_2_1_U9.din1  = op_8_V_reg_192;
assign grp_fu_494_p2 = \add_32s_32ns_32_2_1_U9.dout ;
assign \add_32s_32ns_32_2_1_U9.reset  = ap_rst;
assign \add_32ns_32s_32_2_1_U12.top_add_32ns_32s_32_2_1_Adder_8_U.ain_s0  = \add_32ns_32s_32_2_1_U12.top_add_32ns_32s_32_2_1_Adder_8_U.a ;
assign \add_32ns_32s_32_2_1_U12.top_add_32ns_32s_32_2_1_Adder_8_U.bin_s0  = \add_32ns_32s_32_2_1_U12.top_add_32ns_32s_32_2_1_Adder_8_U.b ;
assign \add_32ns_32s_32_2_1_U12.top_add_32ns_32s_32_2_1_Adder_8_U.s  = { \add_32ns_32s_32_2_1_U12.top_add_32ns_32s_32_2_1_Adder_8_U.fas_s2 , \add_32ns_32s_32_2_1_U12.top_add_32ns_32s_32_2_1_Adder_8_U.sum_s1  };
assign \add_32ns_32s_32_2_1_U12.top_add_32ns_32s_32_2_1_Adder_8_U.u2.a  = \add_32ns_32s_32_2_1_U12.top_add_32ns_32s_32_2_1_Adder_8_U.ain_s1 ;
assign \add_32ns_32s_32_2_1_U12.top_add_32ns_32s_32_2_1_Adder_8_U.u2.b  = \add_32ns_32s_32_2_1_U12.top_add_32ns_32s_32_2_1_Adder_8_U.bin_s1 ;
assign \add_32ns_32s_32_2_1_U12.top_add_32ns_32s_32_2_1_Adder_8_U.u2.cin  = \add_32ns_32s_32_2_1_U12.top_add_32ns_32s_32_2_1_Adder_8_U.carry_s1 ;
assign \add_32ns_32s_32_2_1_U12.top_add_32ns_32s_32_2_1_Adder_8_U.facout_s2  = \add_32ns_32s_32_2_1_U12.top_add_32ns_32s_32_2_1_Adder_8_U.u2.cout ;
assign \add_32ns_32s_32_2_1_U12.top_add_32ns_32s_32_2_1_Adder_8_U.fas_s2  = \add_32ns_32s_32_2_1_U12.top_add_32ns_32s_32_2_1_Adder_8_U.u2.s ;
assign \add_32ns_32s_32_2_1_U12.top_add_32ns_32s_32_2_1_Adder_8_U.u1.a  = \add_32ns_32s_32_2_1_U12.top_add_32ns_32s_32_2_1_Adder_8_U.a [15:0];
assign \add_32ns_32s_32_2_1_U12.top_add_32ns_32s_32_2_1_Adder_8_U.u1.b  = \add_32ns_32s_32_2_1_U12.top_add_32ns_32s_32_2_1_Adder_8_U.b [15:0];
assign \add_32ns_32s_32_2_1_U12.top_add_32ns_32s_32_2_1_Adder_8_U.u1.cin  = 1'h0;
assign \add_32ns_32s_32_2_1_U12.top_add_32ns_32s_32_2_1_Adder_8_U.facout_s1  = \add_32ns_32s_32_2_1_U12.top_add_32ns_32s_32_2_1_Adder_8_U.u1.cout ;
assign \add_32ns_32s_32_2_1_U12.top_add_32ns_32s_32_2_1_Adder_8_U.fas_s1  = \add_32ns_32s_32_2_1_U12.top_add_32ns_32s_32_2_1_Adder_8_U.u1.s ;
assign \add_32ns_32s_32_2_1_U12.top_add_32ns_32s_32_2_1_Adder_8_U.a  = \add_32ns_32s_32_2_1_U12.din0 ;
assign \add_32ns_32s_32_2_1_U12.top_add_32ns_32s_32_2_1_Adder_8_U.b  = \add_32ns_32s_32_2_1_U12.din1 ;
assign \add_32ns_32s_32_2_1_U12.top_add_32ns_32s_32_2_1_Adder_8_U.ce  = \add_32ns_32s_32_2_1_U12.ce ;
assign \add_32ns_32s_32_2_1_U12.top_add_32ns_32s_32_2_1_Adder_8_U.clk  = \add_32ns_32s_32_2_1_U12.clk ;
assign \add_32ns_32s_32_2_1_U12.top_add_32ns_32s_32_2_1_Adder_8_U.reset  = \add_32ns_32s_32_2_1_U12.reset ;
assign \add_32ns_32s_32_2_1_U12.dout  = \add_32ns_32s_32_2_1_U12.top_add_32ns_32s_32_2_1_Adder_8_U.s ;
assign \add_32ns_32s_32_2_1_U12.ce  = 1'h1;
assign \add_32ns_32s_32_2_1_U12.clk  = ap_clk;
assign \add_32ns_32s_32_2_1_U12.din0  = ret_V_18_reg_818;
assign \add_32ns_32s_32_2_1_U12.din1  = { ret_V_13_reg_673[3], ret_V_13_reg_673[3], ret_V_13_reg_673[3], ret_V_13_reg_673[3], ret_V_13_reg_673[3], ret_V_13_reg_673[3], ret_V_13_reg_673[3], ret_V_13_reg_673[3], ret_V_13_reg_673[3], ret_V_13_reg_673[3], ret_V_13_reg_673[3], ret_V_13_reg_673[3], ret_V_13_reg_673[3], ret_V_13_reg_673[3], ret_V_13_reg_673[3], ret_V_13_reg_673[3], ret_V_13_reg_673[3], ret_V_13_reg_673[3], ret_V_13_reg_673[3], ret_V_13_reg_673[3], ret_V_13_reg_673[3], ret_V_13_reg_673[3], ret_V_13_reg_673[3], ret_V_13_reg_673[3], ret_V_13_reg_673[3], ret_V_13_reg_673[3], ret_V_13_reg_673[3], ret_V_13_reg_673[3], ret_V_13_reg_673 };
assign grp_fu_566_p2 = \add_32ns_32s_32_2_1_U12.dout ;
assign \add_32ns_32s_32_2_1_U12.reset  = ap_rst;
assign \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.ain_s0  = \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.a ;
assign \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.bin_s0  = \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.b ;
assign \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.s  = { \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.fas_s2 , \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.sum_s1  };
assign \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.a  = \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.ain_s1 ;
assign \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.b  = \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.bin_s1 ;
assign \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.cin  = \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.carry_s1 ;
assign \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.facout_s2  = \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.cout ;
assign \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.fas_s2  = \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.s ;
assign \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.a  = \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.a [15:0];
assign \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.b  = \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.b [15:0];
assign \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.cin  = 1'h0;
assign \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.facout_s1  = \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.cout ;
assign \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.fas_s1  = \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.s ;
assign \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.a  = \add_32ns_32ns_32_2_1_U5.din0 ;
assign \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.b  = \add_32ns_32ns_32_2_1_U5.din1 ;
assign \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.ce  = \add_32ns_32ns_32_2_1_U5.ce ;
assign \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.clk  = \add_32ns_32ns_32_2_1_U5.clk ;
assign \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.reset  = \add_32ns_32ns_32_2_1_U5.reset ;
assign \add_32ns_32ns_32_2_1_U5.dout  = \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.s ;
assign \add_32ns_32ns_32_2_1_U5.ce  = 1'h1;
assign \add_32ns_32ns_32_2_1_U5.clk  = ap_clk;
assign \add_32ns_32ns_32_2_1_U5.din0  = loop_1_loop_var_3_0_reg_171;
assign \add_32ns_32ns_32_2_1_U5.din1  = 32'd8;
assign grp_fu_420_p2 = \add_32ns_32ns_32_2_1_U5.dout ;
assign \add_32ns_32ns_32_2_1_U5.reset  = ap_rst;
assign \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.ain_s0  = \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.a ;
assign \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.bin_s0  = \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.b ;
assign \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.s  = { \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.fas_s2 , \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.sum_s1  };
assign \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.a  = \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.ain_s1 ;
assign \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.b  = \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.bin_s1 ;
assign \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.cin  = \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.carry_s1 ;
assign \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.facout_s2  = \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.cout ;
assign \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.fas_s2  = \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.s ;
assign \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.a  = \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.a [15:0];
assign \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.b  = \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.b [15:0];
assign \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.cin  = 1'h0;
assign \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.facout_s1  = \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.cout ;
assign \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.fas_s1  = \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.s ;
assign \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.a  = \add_32ns_32ns_32_2_1_U4.din0 ;
assign \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.b  = \add_32ns_32ns_32_2_1_U4.din1 ;
assign \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.ce  = \add_32ns_32ns_32_2_1_U4.ce ;
assign \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.clk  = \add_32ns_32ns_32_2_1_U4.clk ;
assign \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.reset  = \add_32ns_32ns_32_2_1_U4.reset ;
assign \add_32ns_32ns_32_2_1_U4.dout  = \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.s ;
assign \add_32ns_32ns_32_2_1_U4.ce  = 1'h1;
assign \add_32ns_32ns_32_2_1_U4.clk  = ap_clk;
assign \add_32ns_32ns_32_2_1_U4.din0  = loop_1_loop_var_3_0_reg_171;
assign \add_32ns_32ns_32_2_1_U4.din1  = 32'd4;
assign grp_fu_393_p2 = \add_32ns_32ns_32_2_1_U4.dout ;
assign \add_32ns_32ns_32_2_1_U4.reset  = ap_rst;
assign \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.ain_s0  = \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.a ;
assign \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.bin_s0  = \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.b ;
assign \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.s  = { \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.fas_s2 , \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.sum_s1  };
assign \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.a  = \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.ain_s1 ;
assign \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.b  = \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.bin_s1 ;
assign \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.cin  = \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.carry_s1 ;
assign \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.facout_s2  = \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.cout ;
assign \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.fas_s2  = \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.s ;
assign \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.a  = \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.a [15:0];
assign \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.b  = \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.b [15:0];
assign \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.cin  = 1'h0;
assign \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.facout_s1  = \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.cout ;
assign \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.fas_s1  = \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.s ;
assign \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.a  = \add_32ns_32ns_32_2_1_U11.din0 ;
assign \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.b  = \add_32ns_32ns_32_2_1_U11.din1 ;
assign \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.ce  = \add_32ns_32ns_32_2_1_U11.ce ;
assign \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.clk  = \add_32ns_32ns_32_2_1_U11.clk ;
assign \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.reset  = \add_32ns_32ns_32_2_1_U11.reset ;
assign \add_32ns_32ns_32_2_1_U11.dout  = \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.s ;
assign \add_32ns_32ns_32_2_1_U11.ce  = 1'h1;
assign \add_32ns_32ns_32_2_1_U11.clk  = ap_clk;
assign \add_32ns_32ns_32_2_1_U11.din0  = ret_V_18_cast_reg_806;
assign \add_32ns_32ns_32_2_1_U11.din1  = 32'd1;
assign grp_fu_539_p2 = \add_32ns_32ns_32_2_1_U11.dout ;
assign \add_32ns_32ns_32_2_1_U11.reset  = ap_rst;
assign \add_2ns_2ns_2_2_1_U7.top_add_2ns_2ns_2_2_1_Adder_2_U.ain_s0  = \add_2ns_2ns_2_2_1_U7.top_add_2ns_2ns_2_2_1_Adder_2_U.a ;
assign \add_2ns_2ns_2_2_1_U7.top_add_2ns_2ns_2_2_1_Adder_2_U.bin_s0  = \add_2ns_2ns_2_2_1_U7.top_add_2ns_2ns_2_2_1_Adder_2_U.b ;
assign \add_2ns_2ns_2_2_1_U7.top_add_2ns_2ns_2_2_1_Adder_2_U.s  = { \add_2ns_2ns_2_2_1_U7.top_add_2ns_2ns_2_2_1_Adder_2_U.fas_s2 , \add_2ns_2ns_2_2_1_U7.top_add_2ns_2ns_2_2_1_Adder_2_U.sum_s1  };
assign \add_2ns_2ns_2_2_1_U7.top_add_2ns_2ns_2_2_1_Adder_2_U.u2.a  = \add_2ns_2ns_2_2_1_U7.top_add_2ns_2ns_2_2_1_Adder_2_U.ain_s1 ;
assign \add_2ns_2ns_2_2_1_U7.top_add_2ns_2ns_2_2_1_Adder_2_U.u2.b  = \add_2ns_2ns_2_2_1_U7.top_add_2ns_2ns_2_2_1_Adder_2_U.bin_s1 ;
assign \add_2ns_2ns_2_2_1_U7.top_add_2ns_2ns_2_2_1_Adder_2_U.u2.cin  = \add_2ns_2ns_2_2_1_U7.top_add_2ns_2ns_2_2_1_Adder_2_U.carry_s1 ;
assign \add_2ns_2ns_2_2_1_U7.top_add_2ns_2ns_2_2_1_Adder_2_U.facout_s2  = \add_2ns_2ns_2_2_1_U7.top_add_2ns_2ns_2_2_1_Adder_2_U.u2.cout ;
assign \add_2ns_2ns_2_2_1_U7.top_add_2ns_2ns_2_2_1_Adder_2_U.fas_s2  = \add_2ns_2ns_2_2_1_U7.top_add_2ns_2ns_2_2_1_Adder_2_U.u2.s ;
assign \add_2ns_2ns_2_2_1_U7.top_add_2ns_2ns_2_2_1_Adder_2_U.u1.a  = \add_2ns_2ns_2_2_1_U7.top_add_2ns_2ns_2_2_1_Adder_2_U.a [0];
assign \add_2ns_2ns_2_2_1_U7.top_add_2ns_2ns_2_2_1_Adder_2_U.u1.b  = \add_2ns_2ns_2_2_1_U7.top_add_2ns_2ns_2_2_1_Adder_2_U.b [0];
assign \add_2ns_2ns_2_2_1_U7.top_add_2ns_2ns_2_2_1_Adder_2_U.u1.cin  = 1'h0;
assign \add_2ns_2ns_2_2_1_U7.top_add_2ns_2ns_2_2_1_Adder_2_U.facout_s1  = \add_2ns_2ns_2_2_1_U7.top_add_2ns_2ns_2_2_1_Adder_2_U.u1.cout ;
assign \add_2ns_2ns_2_2_1_U7.top_add_2ns_2ns_2_2_1_Adder_2_U.fas_s1  = \add_2ns_2ns_2_2_1_U7.top_add_2ns_2ns_2_2_1_Adder_2_U.u1.s ;
assign \add_2ns_2ns_2_2_1_U7.top_add_2ns_2ns_2_2_1_Adder_2_U.a  = \add_2ns_2ns_2_2_1_U7.din0 ;
assign \add_2ns_2ns_2_2_1_U7.top_add_2ns_2ns_2_2_1_Adder_2_U.b  = \add_2ns_2ns_2_2_1_U7.din1 ;
assign \add_2ns_2ns_2_2_1_U7.top_add_2ns_2ns_2_2_1_Adder_2_U.ce  = \add_2ns_2ns_2_2_1_U7.ce ;
assign \add_2ns_2ns_2_2_1_U7.top_add_2ns_2ns_2_2_1_Adder_2_U.clk  = \add_2ns_2ns_2_2_1_U7.clk ;
assign \add_2ns_2ns_2_2_1_U7.top_add_2ns_2ns_2_2_1_Adder_2_U.reset  = \add_2ns_2ns_2_2_1_U7.reset ;
assign \add_2ns_2ns_2_2_1_U7.dout  = \add_2ns_2ns_2_2_1_U7.top_add_2ns_2ns_2_2_1_Adder_2_U.s ;
assign \add_2ns_2ns_2_2_1_U7.ce  = 1'h1;
assign \add_2ns_2ns_2_2_1_U7.clk  = ap_clk;
assign \add_2ns_2ns_2_2_1_U7.din0  = ret_V_6_reg_744;
assign \add_2ns_2ns_2_2_1_U7.din1  = 2'h1;
assign grp_fu_451_p2 = \add_2ns_2ns_2_2_1_U7.dout ;
assign \add_2ns_2ns_2_2_1_U7.reset  = ap_rst;
assign \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.ain_s0  = \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.a ;
assign \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.bin_s0  = \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.b ;
assign \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.s  = { \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.fas_s2 , \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.sum_s1  };
assign \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.u2.a  = \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.ain_s1 ;
assign \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.u2.b  = \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.bin_s1 ;
assign \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.u2.cin  = \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.carry_s1 ;
assign \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.facout_s2  = \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.u2.cout ;
assign \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.fas_s2  = \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.u2.s ;
assign \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.u1.a  = \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.a [0];
assign \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.u1.b  = \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.b [0];
assign \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.u1.cin  = 1'h0;
assign \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.facout_s1  = \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.u1.cout ;
assign \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.fas_s1  = \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.u1.s ;
assign \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.a  = \add_2ns_2ns_2_2_1_U3.din0 ;
assign \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.b  = \add_2ns_2ns_2_2_1_U3.din1 ;
assign \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.ce  = \add_2ns_2ns_2_2_1_U3.ce ;
assign \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.clk  = \add_2ns_2ns_2_2_1_U3.clk ;
assign \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.reset  = \add_2ns_2ns_2_2_1_U3.reset ;
assign \add_2ns_2ns_2_2_1_U3.dout  = \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.s ;
assign \add_2ns_2ns_2_2_1_U3.ce  = 1'h1;
assign \add_2ns_2ns_2_2_1_U3.clk  = ap_clk;
assign \add_2ns_2ns_2_2_1_U3.din0  = op_4[3:2];
assign \add_2ns_2ns_2_2_1_U3.din1  = 2'h1;
assign grp_fu_347_p2 = \add_2ns_2ns_2_2_1_U3.dout ;
assign \add_2ns_2ns_2_2_1_U3.reset  = ap_rst;
endmodule


// Machine B:
// Processed by function `add_clk_enable_signal` in `verilog_tricks.py`.
// Processed by function `remove_reset_signal` in `verilog_tricks.py`.
module top_B (
  ap_clk,
  ap_start,
  ap_done,
  ap_idle,
  ap_ready,
  op_0,
  op_2,
  op_3,
  op_4,
  op_6,
  op_7,
  op_9,
  op_15,
  op_15_ap_vld,
clk_enable
);
input clk_enable;


input ap_clk;
wire ap_rst;
assign ap_rst = op_15_ap_vld;
input ap_start;
input [3:0] op_0;
input [31:0] op_2;
input [7:0] op_3;
input [3:0] op_4;
input [1:0] op_6;
input op_7;
input [7:0] op_9;
output ap_done;
output ap_idle;
output ap_ready;
output [31:0] op_15;
output op_15_ap_vld;


reg \add_2ns_2ns_2_2_1_U13.top_add_2ns_2ns_2_2_1_Adder_2_U.ain_s1 ;
reg \add_2ns_2ns_2_2_1_U13.top_add_2ns_2ns_2_2_1_Adder_2_U.bin_s1 ;
reg \add_2ns_2ns_2_2_1_U13.top_add_2ns_2ns_2_2_1_Adder_2_U.carry_s1 ;
reg \add_2ns_2ns_2_2_1_U13.top_add_2ns_2ns_2_2_1_Adder_2_U.sum_s1 ;
reg \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.ain_s1 ;
reg \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.bin_s1 ;
reg \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.carry_s1 ;
reg \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.sum_s1 ;
reg [15:0] \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_3_U.ain_s1 ;
reg [15:0] \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_3_U.bin_s1 ;
reg \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_3_U.carry_s1 ;
reg [15:0] \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_3_U.sum_s1 ;
reg [15:0] \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.ain_s1 ;
reg [15:0] \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.bin_s1 ;
reg \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.carry_s1 ;
reg [15:0] \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.sum_s1 ;
reg [15:0] \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_3_U.ain_s1 ;
reg [15:0] \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_3_U.bin_s1 ;
reg \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_3_U.carry_s1 ;
reg [15:0] \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_3_U.sum_s1 ;
reg [15:0] \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.ain_s1 ;
reg [15:0] \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.bin_s1 ;
reg \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.carry_s1 ;
reg [15:0] \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.sum_s1 ;
reg [15:0] \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.ain_s1 ;
reg [15:0] \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.bin_s1 ;
reg \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.carry_s1 ;
reg [15:0] \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.sum_s1 ;
reg [15:0] \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_3_U.ain_s1 ;
reg [15:0] \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_3_U.bin_s1 ;
reg \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_3_U.carry_s1 ;
reg [15:0] \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_3_U.sum_s1 ;
reg [15:0] \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_3_U.ain_s1 ;
reg [15:0] \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_3_U.bin_s1 ;
reg \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_3_U.carry_s1 ;
reg [15:0] \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_3_U.sum_s1 ;
reg [15:0] \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_3_U.ain_s1 ;
reg [15:0] \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_3_U.bin_s1 ;
reg \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_3_U.carry_s1 ;
reg [15:0] \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_3_U.sum_s1 ;
reg [15:0] \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_3_U.ain_s1 ;
reg [15:0] \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_3_U.bin_s1 ;
reg \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_3_U.carry_s1 ;
reg [15:0] \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_3_U.sum_s1 ;
reg [15:0] \add_32ns_32s_32_2_1_U18.top_add_32ns_32s_32_2_1_Adder_8_U.ain_s1 ;
reg [15:0] \add_32ns_32s_32_2_1_U18.top_add_32ns_32s_32_2_1_Adder_8_U.bin_s1 ;
reg \add_32ns_32s_32_2_1_U18.top_add_32ns_32s_32_2_1_Adder_8_U.carry_s1 ;
reg [15:0] \add_32ns_32s_32_2_1_U18.top_add_32ns_32s_32_2_1_Adder_8_U.sum_s1 ;
reg [15:0] \add_32s_32ns_32_2_1_U15.top_add_32s_32ns_32_2_1_Adder_6_U.ain_s1 ;
reg [15:0] \add_32s_32ns_32_2_1_U15.top_add_32s_32ns_32_2_1_Adder_6_U.bin_s1 ;
reg \add_32s_32ns_32_2_1_U15.top_add_32s_32ns_32_2_1_Adder_6_U.carry_s1 ;
reg [15:0] \add_32s_32ns_32_2_1_U15.top_add_32s_32ns_32_2_1_Adder_6_U.sum_s1 ;
reg [1:0] \add_3ns_3s_3_2_1_U12.top_add_3ns_3s_3_2_1_Adder_4_U.ain_s1 ;
reg [1:0] \add_3ns_3s_3_2_1_U12.top_add_3ns_3s_3_2_1_Adder_4_U.bin_s1 ;
reg \add_3ns_3s_3_2_1_U12.top_add_3ns_3s_3_2_1_Adder_4_U.carry_s1 ;
reg \add_3ns_3s_3_2_1_U12.top_add_3ns_3s_3_2_1_Adder_4_U.sum_s1 ;
reg [1:0] \add_3s_3ns_3_2_1_U14.top_add_3s_3ns_3_2_1_Adder_5_U.ain_s1 ;
reg [1:0] \add_3s_3ns_3_2_1_U14.top_add_3s_3ns_3_2_1_Adder_5_U.bin_s1 ;
reg \add_3s_3ns_3_2_1_U14.top_add_3s_3ns_3_2_1_Adder_5_U.carry_s1 ;
reg \add_3s_3ns_3_2_1_U14.top_add_3s_3ns_3_2_1_Adder_5_U.sum_s1 ;
reg [19:0] \add_40s_40s_40_2_1_U16.top_add_40s_40s_40_2_1_Adder_7_U.ain_s1 ;
reg [19:0] \add_40s_40s_40_2_1_U16.top_add_40s_40s_40_2_1_Adder_7_U.bin_s1 ;
reg \add_40s_40s_40_2_1_U16.top_add_40s_40s_40_2_1_Adder_7_U.carry_s1 ;
reg [19:0] \add_40s_40s_40_2_1_U16.top_add_40s_40s_40_2_1_Adder_7_U.sum_s1 ;
reg [1:0] \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.ain_s1 ;
reg [1:0] \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.bin_s1 ;
reg \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.carry_s1 ;
reg [1:0] \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.sum_s1 ;
reg [31:0] add_ln51_1_reg_795;
reg [31:0] add_ln51_2_reg_800;
reg [31:0] add_ln51_3_reg_805;
reg [31:0] add_ln51_4_reg_810;
reg [31:0] add_ln51_5_reg_815;
reg [31:0] add_ln51_6_reg_825;
reg [31:0] add_ln51_reg_790;
reg [31:0] add_ln691_reg_929;
reg [2:0] add_ln69_reg_887;
reg [31:0] and_ln50_4_reg_820;
reg [29:0] ap_CS_fsm = 30'h00000001;
reg empty_14_reg_659;
reg icmp_ln768_reg_707;
reg icmp_ln851_1_reg_761;
reg icmp_ln851_2_reg_912;
reg icmp_ln851_reg_691;
reg icmp_ln890_reg_785;
reg [31:0] loop_1_loop_var_3_0_reg_183;
reg mul_i_reg_739;
reg [31:0] op_13_V_reg_897;
reg op_1_V_reg_744;
reg [31:0] op_8_V_0_reg_171;
reg [31:0] op_8_V_ph_reg_193;
reg [31:0] op_8_V_reg_204;
reg p_Result_3_reg_701;
reg [10:0] ret_V_12_reg_674;
reg [3:0] ret_V_13_reg_749;
reg [1:0] ret_V_14_reg_771;
reg [2:0] ret_V_15_reg_855;
reg [1:0] ret_V_16_reg_872;
reg [39:0] ret_V_17_reg_917;
reg [31:0] ret_V_18_cast_reg_922;
reg [31:0] ret_V_18_reg_934;
reg [1:0] ret_V_2_reg_754;
reg [1:0] ret_V_4_reg_766;
reg [1:0] ret_V_6_reg_860;
reg [1:0] ret_V_8_reg_867;
reg [3:0] ret_V_cast_reg_679;
reg [3:0] ret_V_reg_712;
reg [31:0] select_ln55_reg_830;
reg [2:0] select_ln703_reg_840;
reg [5:0] \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.ain_s1 ;
reg [5:0] \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.bin_s1 ;
reg \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.carry_s1 ;
reg [4:0] \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.sum_s1 ;
reg tmp_3_reg_781;
reg tmp_4_reg_836;
reg tmp_reg_654;
reg [1:0] trunc_ln851_reg_686;
wire [31:0] _000_;
wire [31:0] _001_;
wire [31:0] _002_;
wire [31:0] _003_;
wire [31:0] _004_;
wire [31:0] _005_;
wire [31:0] _006_;
wire [31:0] _007_;
wire [2:0] _008_;
wire [31:0] _009_;
wire [29:0] _010_;
wire _011_;
wire _012_;
wire _013_;
wire _014_;
wire _015_;
wire _016_;
wire [31:0] _017_;
wire _018_;
wire [31:0] _019_;
wire _020_;
wire [31:0] _021_;
wire [31:0] _022_;
wire [31:0] _023_;
wire _024_;
wire [10:0] _025_;
wire [3:0] _026_;
wire [1:0] _027_;
wire [2:0] _028_;
wire [1:0] _029_;
wire [39:0] _030_;
wire [31:0] _031_;
wire [31:0] _032_;
wire [1:0] _033_;
wire [1:0] _034_;
wire [1:0] _035_;
wire [1:0] _036_;
wire [3:0] _037_;
wire [3:0] _038_;
wire [31:0] _039_;
wire [1:0] _040_;
wire _041_;
wire _042_;
wire _043_;
wire [1:0] _044_;
wire [1:0] _045_;
wire [12:0] _046_;
wire [12:0] _047_;
wire [14:0] _048_;
wire _049_;
wire _050_;
wire _051_;
wire _052_;
wire _053_;
wire _054_;
wire _055_;
wire _056_;
wire _057_;
wire _058_;
wire _059_;
wire _060_;
wire _061_;
wire _062_;
wire _063_;
wire _064_;
wire _065_;
wire _066_;
wire _067_;
wire _068_;
wire _069_;
wire _070_;
wire _071_;
wire _072_;
wire _073_;
wire _074_;
wire _075_;
wire _076_;
wire _077_;
wire _078_;
wire [1:0] _079_;
wire [1:0] _080_;
wire _081_;
wire _082_;
wire _083_;
wire _084_;
wire [1:0] _085_;
wire [1:0] _086_;
wire [15:0] _087_;
wire [15:0] _088_;
wire _089_;
wire [15:0] _090_;
wire [16:0] _091_;
wire [16:0] _092_;
wire [15:0] _093_;
wire [15:0] _094_;
wire _095_;
wire [15:0] _096_;
wire [16:0] _097_;
wire [16:0] _098_;
wire [15:0] _099_;
wire [15:0] _100_;
wire _101_;
wire [15:0] _102_;
wire [16:0] _103_;
wire [16:0] _104_;
wire [15:0] _105_;
wire [15:0] _106_;
wire _107_;
wire [15:0] _108_;
wire [16:0] _109_;
wire [16:0] _110_;
wire [15:0] _111_;
wire [15:0] _112_;
wire _113_;
wire [15:0] _114_;
wire [16:0] _115_;
wire [16:0] _116_;
wire [15:0] _117_;
wire [15:0] _118_;
wire _119_;
wire [15:0] _120_;
wire [16:0] _121_;
wire [16:0] _122_;
wire [15:0] _123_;
wire [15:0] _124_;
wire _125_;
wire [15:0] _126_;
wire [16:0] _127_;
wire [16:0] _128_;
wire [15:0] _129_;
wire [15:0] _130_;
wire _131_;
wire [15:0] _132_;
wire [16:0] _133_;
wire [16:0] _134_;
wire [15:0] _135_;
wire [15:0] _136_;
wire _137_;
wire [15:0] _138_;
wire [16:0] _139_;
wire [16:0] _140_;
wire [15:0] _141_;
wire [15:0] _142_;
wire _143_;
wire [15:0] _144_;
wire [16:0] _145_;
wire [16:0] _146_;
wire [15:0] _147_;
wire [15:0] _148_;
wire _149_;
wire [15:0] _150_;
wire [16:0] _151_;
wire [16:0] _152_;
wire [1:0] _153_;
wire [1:0] _154_;
wire _155_;
wire _156_;
wire [1:0] _157_;
wire [2:0] _158_;
wire [1:0] _159_;
wire [1:0] _160_;
wire _161_;
wire _162_;
wire [1:0] _163_;
wire [2:0] _164_;
wire [19:0] _165_;
wire [19:0] _166_;
wire _167_;
wire [19:0] _168_;
wire [20:0] _169_;
wire [20:0] _170_;
wire [1:0] _171_;
wire [1:0] _172_;
wire _173_;
wire [1:0] _174_;
wire [2:0] _175_;
wire [2:0] _176_;
wire [5:0] _177_;
wire [5:0] _178_;
wire _179_;
wire [4:0] _180_;
wire [5:0] _181_;
wire [6:0] _182_;
wire _183_;
wire _184_;
wire _185_;
wire _186_;
wire _187_;
wire _188_;
wire _189_;
wire _190_;
wire _191_;
wire _192_;
wire _193_;
wire _194_;
wire _195_;
wire _196_;
wire _197_;
wire _198_;
wire _199_;
wire _200_;
wire _201_;
wire _202_;
wire _203_;
wire _204_;
wire _205_;
wire _206_;
wire _207_;
wire _208_;
wire _209_;
wire _210_;
wire _211_;
wire _212_;
wire _213_;
wire _214_;
wire _215_;
wire _216_;
wire _217_;
wire _218_;
wire [31:0] _219_;
wire [31:0] _220_;
wire \add_2ns_2ns_2_2_1_U13.ce ;
wire \add_2ns_2ns_2_2_1_U13.clk ;
wire [1:0] \add_2ns_2ns_2_2_1_U13.din0 ;
wire [1:0] \add_2ns_2ns_2_2_1_U13.din1 ;
wire [1:0] \add_2ns_2ns_2_2_1_U13.dout ;
wire \add_2ns_2ns_2_2_1_U13.reset ;
wire [1:0] \add_2ns_2ns_2_2_1_U13.top_add_2ns_2ns_2_2_1_Adder_2_U.a ;
wire [1:0] \add_2ns_2ns_2_2_1_U13.top_add_2ns_2ns_2_2_1_Adder_2_U.ain_s0 ;
wire [1:0] \add_2ns_2ns_2_2_1_U13.top_add_2ns_2ns_2_2_1_Adder_2_U.b ;
wire [1:0] \add_2ns_2ns_2_2_1_U13.top_add_2ns_2ns_2_2_1_Adder_2_U.bin_s0 ;
wire \add_2ns_2ns_2_2_1_U13.top_add_2ns_2ns_2_2_1_Adder_2_U.ce ;
wire \add_2ns_2ns_2_2_1_U13.top_add_2ns_2ns_2_2_1_Adder_2_U.clk ;
wire \add_2ns_2ns_2_2_1_U13.top_add_2ns_2ns_2_2_1_Adder_2_U.facout_s1 ;
wire \add_2ns_2ns_2_2_1_U13.top_add_2ns_2ns_2_2_1_Adder_2_U.facout_s2 ;
wire \add_2ns_2ns_2_2_1_U13.top_add_2ns_2ns_2_2_1_Adder_2_U.fas_s1 ;
wire \add_2ns_2ns_2_2_1_U13.top_add_2ns_2ns_2_2_1_Adder_2_U.fas_s2 ;
wire \add_2ns_2ns_2_2_1_U13.top_add_2ns_2ns_2_2_1_Adder_2_U.reset ;
wire [1:0] \add_2ns_2ns_2_2_1_U13.top_add_2ns_2ns_2_2_1_Adder_2_U.s ;
wire \add_2ns_2ns_2_2_1_U13.top_add_2ns_2ns_2_2_1_Adder_2_U.u1.a ;
wire \add_2ns_2ns_2_2_1_U13.top_add_2ns_2ns_2_2_1_Adder_2_U.u1.b ;
wire \add_2ns_2ns_2_2_1_U13.top_add_2ns_2ns_2_2_1_Adder_2_U.u1.cin ;
wire \add_2ns_2ns_2_2_1_U13.top_add_2ns_2ns_2_2_1_Adder_2_U.u1.cout ;
wire \add_2ns_2ns_2_2_1_U13.top_add_2ns_2ns_2_2_1_Adder_2_U.u1.s ;
wire \add_2ns_2ns_2_2_1_U13.top_add_2ns_2ns_2_2_1_Adder_2_U.u2.a ;
wire \add_2ns_2ns_2_2_1_U13.top_add_2ns_2ns_2_2_1_Adder_2_U.u2.b ;
wire \add_2ns_2ns_2_2_1_U13.top_add_2ns_2ns_2_2_1_Adder_2_U.u2.cin ;
wire \add_2ns_2ns_2_2_1_U13.top_add_2ns_2ns_2_2_1_Adder_2_U.u2.cout ;
wire \add_2ns_2ns_2_2_1_U13.top_add_2ns_2ns_2_2_1_Adder_2_U.u2.s ;
wire \add_2ns_2ns_2_2_1_U3.ce ;
wire \add_2ns_2ns_2_2_1_U3.clk ;
wire [1:0] \add_2ns_2ns_2_2_1_U3.din0 ;
wire [1:0] \add_2ns_2ns_2_2_1_U3.din1 ;
wire [1:0] \add_2ns_2ns_2_2_1_U3.dout ;
wire \add_2ns_2ns_2_2_1_U3.reset ;
wire [1:0] \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.a ;
wire [1:0] \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.ain_s0 ;
wire [1:0] \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.b ;
wire [1:0] \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.bin_s0 ;
wire \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.ce ;
wire \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.clk ;
wire \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.facout_s1 ;
wire \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.facout_s2 ;
wire \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.fas_s1 ;
wire \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.fas_s2 ;
wire \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.reset ;
wire [1:0] \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.s ;
wire \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.u1.a ;
wire \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.u1.b ;
wire \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.u1.cin ;
wire \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.u1.cout ;
wire \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.u1.s ;
wire \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.u2.a ;
wire \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.u2.b ;
wire \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.u2.cin ;
wire \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.u2.cout ;
wire \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.u2.s ;
wire \add_32ns_32ns_32_2_1_U10.ce ;
wire \add_32ns_32ns_32_2_1_U10.clk ;
wire [31:0] \add_32ns_32ns_32_2_1_U10.din0 ;
wire [31:0] \add_32ns_32ns_32_2_1_U10.din1 ;
wire [31:0] \add_32ns_32ns_32_2_1_U10.dout ;
wire \add_32ns_32ns_32_2_1_U10.reset ;
wire [31:0] \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_3_U.a ;
wire [31:0] \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_3_U.ain_s0 ;
wire [31:0] \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_3_U.b ;
wire [31:0] \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_3_U.bin_s0 ;
wire \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_3_U.ce ;
wire \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_3_U.clk ;
wire \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_3_U.facout_s1 ;
wire \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_3_U.facout_s2 ;
wire [15:0] \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_3_U.fas_s1 ;
wire [15:0] \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_3_U.fas_s2 ;
wire \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_3_U.reset ;
wire [31:0] \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_3_U.s ;
wire [15:0] \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.a ;
wire [15:0] \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.b ;
wire \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.cin ;
wire \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.cout ;
wire [15:0] \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.s ;
wire [15:0] \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.a ;
wire [15:0] \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.b ;
wire \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.cin ;
wire \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.cout ;
wire [15:0] \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.s ;
wire \add_32ns_32ns_32_2_1_U11.ce ;
wire \add_32ns_32ns_32_2_1_U11.clk ;
wire [31:0] \add_32ns_32ns_32_2_1_U11.din0 ;
wire [31:0] \add_32ns_32ns_32_2_1_U11.din1 ;
wire [31:0] \add_32ns_32ns_32_2_1_U11.dout ;
wire \add_32ns_32ns_32_2_1_U11.reset ;
wire [31:0] \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.a ;
wire [31:0] \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.ain_s0 ;
wire [31:0] \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.b ;
wire [31:0] \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.bin_s0 ;
wire \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.ce ;
wire \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.clk ;
wire \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.facout_s1 ;
wire \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.facout_s2 ;
wire [15:0] \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.fas_s1 ;
wire [15:0] \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.fas_s2 ;
wire \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.reset ;
wire [31:0] \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.s ;
wire [15:0] \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.a ;
wire [15:0] \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.b ;
wire \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.cin ;
wire \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.cout ;
wire [15:0] \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.s ;
wire [15:0] \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.a ;
wire [15:0] \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.b ;
wire \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.cin ;
wire \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.cout ;
wire [15:0] \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.s ;
wire \add_32ns_32ns_32_2_1_U17.ce ;
wire \add_32ns_32ns_32_2_1_U17.clk ;
wire [31:0] \add_32ns_32ns_32_2_1_U17.din0 ;
wire [31:0] \add_32ns_32ns_32_2_1_U17.din1 ;
wire [31:0] \add_32ns_32ns_32_2_1_U17.dout ;
wire \add_32ns_32ns_32_2_1_U17.reset ;
wire [31:0] \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_3_U.a ;
wire [31:0] \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_3_U.ain_s0 ;
wire [31:0] \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_3_U.b ;
wire [31:0] \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_3_U.bin_s0 ;
wire \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_3_U.ce ;
wire \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_3_U.clk ;
wire \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_3_U.facout_s1 ;
wire \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_3_U.facout_s2 ;
wire [15:0] \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_3_U.fas_s1 ;
wire [15:0] \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_3_U.fas_s2 ;
wire \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_3_U.reset ;
wire [31:0] \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_3_U.s ;
wire [15:0] \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.a ;
wire [15:0] \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.b ;
wire \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.cin ;
wire \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.cout ;
wire [15:0] \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.s ;
wire [15:0] \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.a ;
wire [15:0] \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.b ;
wire \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.cin ;
wire \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.cout ;
wire [15:0] \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.s ;
wire \add_32ns_32ns_32_2_1_U4.ce ;
wire \add_32ns_32ns_32_2_1_U4.clk ;
wire [31:0] \add_32ns_32ns_32_2_1_U4.din0 ;
wire [31:0] \add_32ns_32ns_32_2_1_U4.din1 ;
wire [31:0] \add_32ns_32ns_32_2_1_U4.dout ;
wire \add_32ns_32ns_32_2_1_U4.reset ;
wire [31:0] \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.a ;
wire [31:0] \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.ain_s0 ;
wire [31:0] \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.b ;
wire [31:0] \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.bin_s0 ;
wire \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.ce ;
wire \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.clk ;
wire \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.facout_s1 ;
wire \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.facout_s2 ;
wire [15:0] \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.fas_s1 ;
wire [15:0] \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.fas_s2 ;
wire \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.reset ;
wire [31:0] \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.s ;
wire [15:0] \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.a ;
wire [15:0] \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.b ;
wire \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.cin ;
wire \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.cout ;
wire [15:0] \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.s ;
wire [15:0] \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.a ;
wire [15:0] \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.b ;
wire \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.cin ;
wire \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.cout ;
wire [15:0] \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.s ;
wire \add_32ns_32ns_32_2_1_U5.ce ;
wire \add_32ns_32ns_32_2_1_U5.clk ;
wire [31:0] \add_32ns_32ns_32_2_1_U5.din0 ;
wire [31:0] \add_32ns_32ns_32_2_1_U5.din1 ;
wire [31:0] \add_32ns_32ns_32_2_1_U5.dout ;
wire \add_32ns_32ns_32_2_1_U5.reset ;
wire [31:0] \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.a ;
wire [31:0] \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.ain_s0 ;
wire [31:0] \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.b ;
wire [31:0] \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.bin_s0 ;
wire \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.ce ;
wire \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.clk ;
wire \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.facout_s1 ;
wire \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.facout_s2 ;
wire [15:0] \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.fas_s1 ;
wire [15:0] \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.fas_s2 ;
wire \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.reset ;
wire [31:0] \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.s ;
wire [15:0] \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.a ;
wire [15:0] \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.b ;
wire \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.cin ;
wire \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.cout ;
wire [15:0] \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.s ;
wire [15:0] \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.a ;
wire [15:0] \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.b ;
wire \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.cin ;
wire \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.cout ;
wire [15:0] \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.s ;
wire \add_32ns_32ns_32_2_1_U6.ce ;
wire \add_32ns_32ns_32_2_1_U6.clk ;
wire [31:0] \add_32ns_32ns_32_2_1_U6.din0 ;
wire [31:0] \add_32ns_32ns_32_2_1_U6.din1 ;
wire [31:0] \add_32ns_32ns_32_2_1_U6.dout ;
wire \add_32ns_32ns_32_2_1_U6.reset ;
wire [31:0] \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_3_U.a ;
wire [31:0] \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_3_U.ain_s0 ;
wire [31:0] \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_3_U.b ;
wire [31:0] \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_3_U.bin_s0 ;
wire \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_3_U.ce ;
wire \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_3_U.clk ;
wire \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_3_U.facout_s1 ;
wire \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_3_U.facout_s2 ;
wire [15:0] \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_3_U.fas_s1 ;
wire [15:0] \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_3_U.fas_s2 ;
wire \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_3_U.reset ;
wire [31:0] \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_3_U.s ;
wire [15:0] \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.a ;
wire [15:0] \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.b ;
wire \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.cin ;
wire \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.cout ;
wire [15:0] \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.s ;
wire [15:0] \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.a ;
wire [15:0] \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.b ;
wire \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.cin ;
wire \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.cout ;
wire [15:0] \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.s ;
wire \add_32ns_32ns_32_2_1_U7.ce ;
wire \add_32ns_32ns_32_2_1_U7.clk ;
wire [31:0] \add_32ns_32ns_32_2_1_U7.din0 ;
wire [31:0] \add_32ns_32ns_32_2_1_U7.din1 ;
wire [31:0] \add_32ns_32ns_32_2_1_U7.dout ;
wire \add_32ns_32ns_32_2_1_U7.reset ;
wire [31:0] \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_3_U.a ;
wire [31:0] \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_3_U.ain_s0 ;
wire [31:0] \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_3_U.b ;
wire [31:0] \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_3_U.bin_s0 ;
wire \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_3_U.ce ;
wire \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_3_U.clk ;
wire \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_3_U.facout_s1 ;
wire \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_3_U.facout_s2 ;
wire [15:0] \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_3_U.fas_s1 ;
wire [15:0] \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_3_U.fas_s2 ;
wire \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_3_U.reset ;
wire [31:0] \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_3_U.s ;
wire [15:0] \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.a ;
wire [15:0] \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.b ;
wire \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.cin ;
wire \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.cout ;
wire [15:0] \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.s ;
wire [15:0] \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.a ;
wire [15:0] \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.b ;
wire \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.cin ;
wire \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.cout ;
wire [15:0] \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.s ;
wire \add_32ns_32ns_32_2_1_U8.ce ;
wire \add_32ns_32ns_32_2_1_U8.clk ;
wire [31:0] \add_32ns_32ns_32_2_1_U8.din0 ;
wire [31:0] \add_32ns_32ns_32_2_1_U8.din1 ;
wire [31:0] \add_32ns_32ns_32_2_1_U8.dout ;
wire \add_32ns_32ns_32_2_1_U8.reset ;
wire [31:0] \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_3_U.a ;
wire [31:0] \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_3_U.ain_s0 ;
wire [31:0] \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_3_U.b ;
wire [31:0] \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_3_U.bin_s0 ;
wire \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_3_U.ce ;
wire \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_3_U.clk ;
wire \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_3_U.facout_s1 ;
wire \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_3_U.facout_s2 ;
wire [15:0] \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_3_U.fas_s1 ;
wire [15:0] \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_3_U.fas_s2 ;
wire \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_3_U.reset ;
wire [31:0] \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_3_U.s ;
wire [15:0] \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.a ;
wire [15:0] \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.b ;
wire \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.cin ;
wire \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.cout ;
wire [15:0] \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.s ;
wire [15:0] \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.a ;
wire [15:0] \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.b ;
wire \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.cin ;
wire \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.cout ;
wire [15:0] \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.s ;
wire \add_32ns_32ns_32_2_1_U9.ce ;
wire \add_32ns_32ns_32_2_1_U9.clk ;
wire [31:0] \add_32ns_32ns_32_2_1_U9.din0 ;
wire [31:0] \add_32ns_32ns_32_2_1_U9.din1 ;
wire [31:0] \add_32ns_32ns_32_2_1_U9.dout ;
wire \add_32ns_32ns_32_2_1_U9.reset ;
wire [31:0] \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_3_U.a ;
wire [31:0] \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_3_U.ain_s0 ;
wire [31:0] \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_3_U.b ;
wire [31:0] \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_3_U.bin_s0 ;
wire \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_3_U.ce ;
wire \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_3_U.clk ;
wire \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_3_U.facout_s1 ;
wire \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_3_U.facout_s2 ;
wire [15:0] \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_3_U.fas_s1 ;
wire [15:0] \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_3_U.fas_s2 ;
wire \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_3_U.reset ;
wire [31:0] \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_3_U.s ;
wire [15:0] \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.a ;
wire [15:0] \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.b ;
wire \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.cin ;
wire \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.cout ;
wire [15:0] \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.s ;
wire [15:0] \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.a ;
wire [15:0] \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.b ;
wire \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.cin ;
wire \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.cout ;
wire [15:0] \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.s ;
wire \add_32ns_32s_32_2_1_U18.ce ;
wire \add_32ns_32s_32_2_1_U18.clk ;
wire [31:0] \add_32ns_32s_32_2_1_U18.din0 ;
wire [31:0] \add_32ns_32s_32_2_1_U18.din1 ;
wire [31:0] \add_32ns_32s_32_2_1_U18.dout ;
wire \add_32ns_32s_32_2_1_U18.reset ;
wire [31:0] \add_32ns_32s_32_2_1_U18.top_add_32ns_32s_32_2_1_Adder_8_U.a ;
wire [31:0] \add_32ns_32s_32_2_1_U18.top_add_32ns_32s_32_2_1_Adder_8_U.ain_s0 ;
wire [31:0] \add_32ns_32s_32_2_1_U18.top_add_32ns_32s_32_2_1_Adder_8_U.b ;
wire [31:0] \add_32ns_32s_32_2_1_U18.top_add_32ns_32s_32_2_1_Adder_8_U.bin_s0 ;
wire \add_32ns_32s_32_2_1_U18.top_add_32ns_32s_32_2_1_Adder_8_U.ce ;
wire \add_32ns_32s_32_2_1_U18.top_add_32ns_32s_32_2_1_Adder_8_U.clk ;
wire \add_32ns_32s_32_2_1_U18.top_add_32ns_32s_32_2_1_Adder_8_U.facout_s1 ;
wire \add_32ns_32s_32_2_1_U18.top_add_32ns_32s_32_2_1_Adder_8_U.facout_s2 ;
wire [15:0] \add_32ns_32s_32_2_1_U18.top_add_32ns_32s_32_2_1_Adder_8_U.fas_s1 ;
wire [15:0] \add_32ns_32s_32_2_1_U18.top_add_32ns_32s_32_2_1_Adder_8_U.fas_s2 ;
wire \add_32ns_32s_32_2_1_U18.top_add_32ns_32s_32_2_1_Adder_8_U.reset ;
wire [31:0] \add_32ns_32s_32_2_1_U18.top_add_32ns_32s_32_2_1_Adder_8_U.s ;
wire [15:0] \add_32ns_32s_32_2_1_U18.top_add_32ns_32s_32_2_1_Adder_8_U.u1.a ;
wire [15:0] \add_32ns_32s_32_2_1_U18.top_add_32ns_32s_32_2_1_Adder_8_U.u1.b ;
wire \add_32ns_32s_32_2_1_U18.top_add_32ns_32s_32_2_1_Adder_8_U.u1.cin ;
wire \add_32ns_32s_32_2_1_U18.top_add_32ns_32s_32_2_1_Adder_8_U.u1.cout ;
wire [15:0] \add_32ns_32s_32_2_1_U18.top_add_32ns_32s_32_2_1_Adder_8_U.u1.s ;
wire [15:0] \add_32ns_32s_32_2_1_U18.top_add_32ns_32s_32_2_1_Adder_8_U.u2.a ;
wire [15:0] \add_32ns_32s_32_2_1_U18.top_add_32ns_32s_32_2_1_Adder_8_U.u2.b ;
wire \add_32ns_32s_32_2_1_U18.top_add_32ns_32s_32_2_1_Adder_8_U.u2.cin ;
wire \add_32ns_32s_32_2_1_U18.top_add_32ns_32s_32_2_1_Adder_8_U.u2.cout ;
wire [15:0] \add_32ns_32s_32_2_1_U18.top_add_32ns_32s_32_2_1_Adder_8_U.u2.s ;
wire \add_32s_32ns_32_2_1_U15.ce ;
wire \add_32s_32ns_32_2_1_U15.clk ;
wire [31:0] \add_32s_32ns_32_2_1_U15.din0 ;
wire [31:0] \add_32s_32ns_32_2_1_U15.din1 ;
wire [31:0] \add_32s_32ns_32_2_1_U15.dout ;
wire \add_32s_32ns_32_2_1_U15.reset ;
wire [31:0] \add_32s_32ns_32_2_1_U15.top_add_32s_32ns_32_2_1_Adder_6_U.a ;
wire [31:0] \add_32s_32ns_32_2_1_U15.top_add_32s_32ns_32_2_1_Adder_6_U.ain_s0 ;
wire [31:0] \add_32s_32ns_32_2_1_U15.top_add_32s_32ns_32_2_1_Adder_6_U.b ;
wire [31:0] \add_32s_32ns_32_2_1_U15.top_add_32s_32ns_32_2_1_Adder_6_U.bin_s0 ;
wire \add_32s_32ns_32_2_1_U15.top_add_32s_32ns_32_2_1_Adder_6_U.ce ;
wire \add_32s_32ns_32_2_1_U15.top_add_32s_32ns_32_2_1_Adder_6_U.clk ;
wire \add_32s_32ns_32_2_1_U15.top_add_32s_32ns_32_2_1_Adder_6_U.facout_s1 ;
wire \add_32s_32ns_32_2_1_U15.top_add_32s_32ns_32_2_1_Adder_6_U.facout_s2 ;
wire [15:0] \add_32s_32ns_32_2_1_U15.top_add_32s_32ns_32_2_1_Adder_6_U.fas_s1 ;
wire [15:0] \add_32s_32ns_32_2_1_U15.top_add_32s_32ns_32_2_1_Adder_6_U.fas_s2 ;
wire \add_32s_32ns_32_2_1_U15.top_add_32s_32ns_32_2_1_Adder_6_U.reset ;
wire [31:0] \add_32s_32ns_32_2_1_U15.top_add_32s_32ns_32_2_1_Adder_6_U.s ;
wire [15:0] \add_32s_32ns_32_2_1_U15.top_add_32s_32ns_32_2_1_Adder_6_U.u1.a ;
wire [15:0] \add_32s_32ns_32_2_1_U15.top_add_32s_32ns_32_2_1_Adder_6_U.u1.b ;
wire \add_32s_32ns_32_2_1_U15.top_add_32s_32ns_32_2_1_Adder_6_U.u1.cin ;
wire \add_32s_32ns_32_2_1_U15.top_add_32s_32ns_32_2_1_Adder_6_U.u1.cout ;
wire [15:0] \add_32s_32ns_32_2_1_U15.top_add_32s_32ns_32_2_1_Adder_6_U.u1.s ;
wire [15:0] \add_32s_32ns_32_2_1_U15.top_add_32s_32ns_32_2_1_Adder_6_U.u2.a ;
wire [15:0] \add_32s_32ns_32_2_1_U15.top_add_32s_32ns_32_2_1_Adder_6_U.u2.b ;
wire \add_32s_32ns_32_2_1_U15.top_add_32s_32ns_32_2_1_Adder_6_U.u2.cin ;
wire \add_32s_32ns_32_2_1_U15.top_add_32s_32ns_32_2_1_Adder_6_U.u2.cout ;
wire [15:0] \add_32s_32ns_32_2_1_U15.top_add_32s_32ns_32_2_1_Adder_6_U.u2.s ;
wire \add_3ns_3s_3_2_1_U12.ce ;
wire \add_3ns_3s_3_2_1_U12.clk ;
wire [2:0] \add_3ns_3s_3_2_1_U12.din0 ;
wire [2:0] \add_3ns_3s_3_2_1_U12.din1 ;
wire [2:0] \add_3ns_3s_3_2_1_U12.dout ;
wire \add_3ns_3s_3_2_1_U12.reset ;
wire [2:0] \add_3ns_3s_3_2_1_U12.top_add_3ns_3s_3_2_1_Adder_4_U.a ;
wire [2:0] \add_3ns_3s_3_2_1_U12.top_add_3ns_3s_3_2_1_Adder_4_U.ain_s0 ;
wire [2:0] \add_3ns_3s_3_2_1_U12.top_add_3ns_3s_3_2_1_Adder_4_U.b ;
wire [2:0] \add_3ns_3s_3_2_1_U12.top_add_3ns_3s_3_2_1_Adder_4_U.bin_s0 ;
wire \add_3ns_3s_3_2_1_U12.top_add_3ns_3s_3_2_1_Adder_4_U.ce ;
wire \add_3ns_3s_3_2_1_U12.top_add_3ns_3s_3_2_1_Adder_4_U.clk ;
wire \add_3ns_3s_3_2_1_U12.top_add_3ns_3s_3_2_1_Adder_4_U.facout_s1 ;
wire \add_3ns_3s_3_2_1_U12.top_add_3ns_3s_3_2_1_Adder_4_U.facout_s2 ;
wire \add_3ns_3s_3_2_1_U12.top_add_3ns_3s_3_2_1_Adder_4_U.fas_s1 ;
wire [1:0] \add_3ns_3s_3_2_1_U12.top_add_3ns_3s_3_2_1_Adder_4_U.fas_s2 ;
wire \add_3ns_3s_3_2_1_U12.top_add_3ns_3s_3_2_1_Adder_4_U.reset ;
wire [2:0] \add_3ns_3s_3_2_1_U12.top_add_3ns_3s_3_2_1_Adder_4_U.s ;
wire \add_3ns_3s_3_2_1_U12.top_add_3ns_3s_3_2_1_Adder_4_U.u1.a ;
wire \add_3ns_3s_3_2_1_U12.top_add_3ns_3s_3_2_1_Adder_4_U.u1.b ;
wire \add_3ns_3s_3_2_1_U12.top_add_3ns_3s_3_2_1_Adder_4_U.u1.cin ;
wire \add_3ns_3s_3_2_1_U12.top_add_3ns_3s_3_2_1_Adder_4_U.u1.cout ;
wire \add_3ns_3s_3_2_1_U12.top_add_3ns_3s_3_2_1_Adder_4_U.u1.s ;
wire [1:0] \add_3ns_3s_3_2_1_U12.top_add_3ns_3s_3_2_1_Adder_4_U.u2.a ;
wire [1:0] \add_3ns_3s_3_2_1_U12.top_add_3ns_3s_3_2_1_Adder_4_U.u2.b ;
wire \add_3ns_3s_3_2_1_U12.top_add_3ns_3s_3_2_1_Adder_4_U.u2.cin ;
wire \add_3ns_3s_3_2_1_U12.top_add_3ns_3s_3_2_1_Adder_4_U.u2.cout ;
wire [1:0] \add_3ns_3s_3_2_1_U12.top_add_3ns_3s_3_2_1_Adder_4_U.u2.s ;
wire \add_3s_3ns_3_2_1_U14.ce ;
wire \add_3s_3ns_3_2_1_U14.clk ;
wire [2:0] \add_3s_3ns_3_2_1_U14.din0 ;
wire [2:0] \add_3s_3ns_3_2_1_U14.din1 ;
wire [2:0] \add_3s_3ns_3_2_1_U14.dout ;
wire \add_3s_3ns_3_2_1_U14.reset ;
wire [2:0] \add_3s_3ns_3_2_1_U14.top_add_3s_3ns_3_2_1_Adder_5_U.a ;
wire [2:0] \add_3s_3ns_3_2_1_U14.top_add_3s_3ns_3_2_1_Adder_5_U.ain_s0 ;
wire [2:0] \add_3s_3ns_3_2_1_U14.top_add_3s_3ns_3_2_1_Adder_5_U.b ;
wire [2:0] \add_3s_3ns_3_2_1_U14.top_add_3s_3ns_3_2_1_Adder_5_U.bin_s0 ;
wire \add_3s_3ns_3_2_1_U14.top_add_3s_3ns_3_2_1_Adder_5_U.ce ;
wire \add_3s_3ns_3_2_1_U14.top_add_3s_3ns_3_2_1_Adder_5_U.clk ;
wire \add_3s_3ns_3_2_1_U14.top_add_3s_3ns_3_2_1_Adder_5_U.facout_s1 ;
wire \add_3s_3ns_3_2_1_U14.top_add_3s_3ns_3_2_1_Adder_5_U.facout_s2 ;
wire \add_3s_3ns_3_2_1_U14.top_add_3s_3ns_3_2_1_Adder_5_U.fas_s1 ;
wire [1:0] \add_3s_3ns_3_2_1_U14.top_add_3s_3ns_3_2_1_Adder_5_U.fas_s2 ;
wire \add_3s_3ns_3_2_1_U14.top_add_3s_3ns_3_2_1_Adder_5_U.reset ;
wire [2:0] \add_3s_3ns_3_2_1_U14.top_add_3s_3ns_3_2_1_Adder_5_U.s ;
wire \add_3s_3ns_3_2_1_U14.top_add_3s_3ns_3_2_1_Adder_5_U.u1.a ;
wire \add_3s_3ns_3_2_1_U14.top_add_3s_3ns_3_2_1_Adder_5_U.u1.b ;
wire \add_3s_3ns_3_2_1_U14.top_add_3s_3ns_3_2_1_Adder_5_U.u1.cin ;
wire \add_3s_3ns_3_2_1_U14.top_add_3s_3ns_3_2_1_Adder_5_U.u1.cout ;
wire \add_3s_3ns_3_2_1_U14.top_add_3s_3ns_3_2_1_Adder_5_U.u1.s ;
wire [1:0] \add_3s_3ns_3_2_1_U14.top_add_3s_3ns_3_2_1_Adder_5_U.u2.a ;
wire [1:0] \add_3s_3ns_3_2_1_U14.top_add_3s_3ns_3_2_1_Adder_5_U.u2.b ;
wire \add_3s_3ns_3_2_1_U14.top_add_3s_3ns_3_2_1_Adder_5_U.u2.cin ;
wire \add_3s_3ns_3_2_1_U14.top_add_3s_3ns_3_2_1_Adder_5_U.u2.cout ;
wire [1:0] \add_3s_3ns_3_2_1_U14.top_add_3s_3ns_3_2_1_Adder_5_U.u2.s ;
wire \add_40s_40s_40_2_1_U16.ce ;
wire \add_40s_40s_40_2_1_U16.clk ;
wire [39:0] \add_40s_40s_40_2_1_U16.din0 ;
wire [39:0] \add_40s_40s_40_2_1_U16.din1 ;
wire [39:0] \add_40s_40s_40_2_1_U16.dout ;
wire \add_40s_40s_40_2_1_U16.reset ;
wire [39:0] \add_40s_40s_40_2_1_U16.top_add_40s_40s_40_2_1_Adder_7_U.a ;
wire [39:0] \add_40s_40s_40_2_1_U16.top_add_40s_40s_40_2_1_Adder_7_U.ain_s0 ;
wire [39:0] \add_40s_40s_40_2_1_U16.top_add_40s_40s_40_2_1_Adder_7_U.b ;
wire [39:0] \add_40s_40s_40_2_1_U16.top_add_40s_40s_40_2_1_Adder_7_U.bin_s0 ;
wire \add_40s_40s_40_2_1_U16.top_add_40s_40s_40_2_1_Adder_7_U.ce ;
wire \add_40s_40s_40_2_1_U16.top_add_40s_40s_40_2_1_Adder_7_U.clk ;
wire \add_40s_40s_40_2_1_U16.top_add_40s_40s_40_2_1_Adder_7_U.facout_s1 ;
wire \add_40s_40s_40_2_1_U16.top_add_40s_40s_40_2_1_Adder_7_U.facout_s2 ;
wire [19:0] \add_40s_40s_40_2_1_U16.top_add_40s_40s_40_2_1_Adder_7_U.fas_s1 ;
wire [19:0] \add_40s_40s_40_2_1_U16.top_add_40s_40s_40_2_1_Adder_7_U.fas_s2 ;
wire \add_40s_40s_40_2_1_U16.top_add_40s_40s_40_2_1_Adder_7_U.reset ;
wire [39:0] \add_40s_40s_40_2_1_U16.top_add_40s_40s_40_2_1_Adder_7_U.s ;
wire [19:0] \add_40s_40s_40_2_1_U16.top_add_40s_40s_40_2_1_Adder_7_U.u1.a ;
wire [19:0] \add_40s_40s_40_2_1_U16.top_add_40s_40s_40_2_1_Adder_7_U.u1.b ;
wire \add_40s_40s_40_2_1_U16.top_add_40s_40s_40_2_1_Adder_7_U.u1.cin ;
wire \add_40s_40s_40_2_1_U16.top_add_40s_40s_40_2_1_Adder_7_U.u1.cout ;
wire [19:0] \add_40s_40s_40_2_1_U16.top_add_40s_40s_40_2_1_Adder_7_U.u1.s ;
wire [19:0] \add_40s_40s_40_2_1_U16.top_add_40s_40s_40_2_1_Adder_7_U.u2.a ;
wire [19:0] \add_40s_40s_40_2_1_U16.top_add_40s_40s_40_2_1_Adder_7_U.u2.b ;
wire \add_40s_40s_40_2_1_U16.top_add_40s_40s_40_2_1_Adder_7_U.u2.cin ;
wire \add_40s_40s_40_2_1_U16.top_add_40s_40s_40_2_1_Adder_7_U.u2.cout ;
wire [19:0] \add_40s_40s_40_2_1_U16.top_add_40s_40s_40_2_1_Adder_7_U.u2.s ;
wire \add_4ns_4ns_4_2_1_U2.ce ;
wire \add_4ns_4ns_4_2_1_U2.clk ;
wire [3:0] \add_4ns_4ns_4_2_1_U2.din0 ;
wire [3:0] \add_4ns_4ns_4_2_1_U2.din1 ;
wire [3:0] \add_4ns_4ns_4_2_1_U2.dout ;
wire \add_4ns_4ns_4_2_1_U2.reset ;
wire [3:0] \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.a ;
wire [3:0] \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.ain_s0 ;
wire [3:0] \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.b ;
wire [3:0] \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.bin_s0 ;
wire \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.ce ;
wire \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.clk ;
wire \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.facout_s1 ;
wire \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.facout_s2 ;
wire [1:0] \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.fas_s1 ;
wire [1:0] \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.fas_s2 ;
wire \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.reset ;
wire [3:0] \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.s ;
wire [1:0] \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.u1.a ;
wire [1:0] \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.u1.b ;
wire \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.u1.cin ;
wire \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.u1.cout ;
wire [1:0] \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.u1.s ;
wire [1:0] \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.u2.a ;
wire [1:0] \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.u2.b ;
wire \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.u2.cin ;
wire \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.u2.cout ;
wire [1:0] \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.u2.s ;
wire [31:0] and_ln50_1_fu_451_p2;
wire [31:0] and_ln50_2_fu_456_p2;
wire [31:0] and_ln50_3_fu_461_p2;
wire [31:0] and_ln50_4_fu_466_p2;
wire [31:0] and_ln50_5_fu_484_p2;
wire [31:0] and_ln50_fu_447_p2;
wire ap_CS_fsm_state1;
wire ap_CS_fsm_state10;
wire ap_CS_fsm_state11;
wire ap_CS_fsm_state12;
wire ap_CS_fsm_state13;
wire ap_CS_fsm_state14;
wire ap_CS_fsm_state15;
wire ap_CS_fsm_state16;
wire ap_CS_fsm_state17;
wire ap_CS_fsm_state18;
wire ap_CS_fsm_state19;
wire ap_CS_fsm_state2;
wire ap_CS_fsm_state20;
wire ap_CS_fsm_state21;
wire ap_CS_fsm_state22;
wire ap_CS_fsm_state23;
wire ap_CS_fsm_state24;
wire ap_CS_fsm_state25;
wire ap_CS_fsm_state26;
wire ap_CS_fsm_state27;
wire ap_CS_fsm_state28;
wire ap_CS_fsm_state29;
wire ap_CS_fsm_state3;
wire ap_CS_fsm_state30;
wire ap_CS_fsm_state4;
wire ap_CS_fsm_state5;
wire ap_CS_fsm_state6;
wire ap_CS_fsm_state7;
wire ap_CS_fsm_state8;
wire ap_CS_fsm_state9;
wire [29:0] ap_NS_fsm;
wire ap_clk;
wire ap_done;
wire ap_idle;
wire [31:0] ap_phi_mux_op_8_V_ph_phi_fu_196_p4;
wire ap_ready;
wire ap_rst;
wire ap_start;
wire empty_13_fu_292_p1;
wire empty_14_fu_225_p1;
wire empty_fu_289_p1;
wire [10:0] grp_fu_245_p0;
wire [10:0] grp_fu_245_p1;
wire [10:0] grp_fu_245_p2;
wire [3:0] grp_fu_270_p2;
wire [1:0] grp_fu_359_p0;
wire [1:0] grp_fu_359_p2;
wire [31:0] grp_fu_405_p2;
wire [31:0] grp_fu_411_p2;
wire [31:0] grp_fu_417_p2;
wire [31:0] grp_fu_423_p2;
wire [31:0] grp_fu_429_p2;
wire [31:0] grp_fu_435_p2;
wire [31:0] grp_fu_441_p2;
wire [31:0] grp_fu_496_p2;
wire [2:0] grp_fu_512_p1;
wire [2:0] grp_fu_512_p2;
wire [1:0] grp_fu_527_p2;
wire [2:0] grp_fu_561_p0;
wire [2:0] grp_fu_561_p1;
wire [2:0] grp_fu_561_p2;
wire [31:0] grp_fu_570_p0;
wire [31:0] grp_fu_570_p2;
wire [39:0] grp_fu_590_p0;
wire [39:0] grp_fu_590_p1;
wire [39:0] grp_fu_590_p2;
wire [31:0] grp_fu_615_p2;
wire [31:0] grp_fu_642_p1;
wire [31:0] grp_fu_642_p2;
wire icmp_ln768_fu_283_p2;
wire icmp_ln851_1_fu_353_p2;
wire icmp_ln851_2_fu_599_p2;
wire icmp_ln851_fu_265_p2;
wire icmp_ln890_fu_400_p2;
wire [9:0] lhs_fu_229_p3;
wire mul_i_fu_296_p2;
wire [3:0] op_0;
wire [31:0] op_15;
wire op_15_ap_vld;
wire op_1_V_fu_316_p2;
wire [31:0] op_2;
wire [7:0] op_3;
wire [3:0] op_4;
wire [1:0] op_6;
wire op_7;
wire [7:0] op_9;
wire or_ln365_fu_311_p2;
wire overflow_fu_306_p2;
wire p_Result_1_fu_535_p3;
wire p_Result_2_fu_620_p3;
wire p_Result_s_fu_322_p3;
wire [3:0] ret_V_13_fu_334_p3;
wire [1:0] ret_V_14_fu_370_p3;
wire [1:0] ret_V_16_fu_548_p3;
wire [31:0] ret_V_18_fu_632_p3;
wire [3:0] ret_V_2_fu_341_p1;
wire [38:0] rhs_1_fu_579_p3;
wire [31:0] select_ln545_fu_392_p3;
wire [31:0] select_ln55_fu_476_p3;
wire [2:0] select_ln703_fu_502_p3;
wire [1:0] select_ln850_1_fu_365_p3;
wire [1:0] select_ln850_2_fu_542_p3;
wire [31:0] select_ln850_3_fu_627_p3;
wire [3:0] select_ln850_fu_329_p3;
wire [31:0] sext_ln545_1_fu_376_p1;
wire [1:0] sext_ln703_1_fu_509_p0;
wire [7:0] sext_ln703_2_fu_576_p0;
wire [3:0] sext_ln703_fu_241_p0;
wire \sub_11s_11s_11_2_1_U1.ce ;
wire \sub_11s_11s_11_2_1_U1.clk ;
wire [10:0] \sub_11s_11s_11_2_1_U1.din0 ;
wire [10:0] \sub_11s_11s_11_2_1_U1.din1 ;
wire [10:0] \sub_11s_11s_11_2_1_U1.dout ;
wire \sub_11s_11s_11_2_1_U1.reset ;
wire [10:0] \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.a ;
wire [10:0] \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.ain_s0 ;
wire [10:0] \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.b ;
wire [10:0] \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.bin_s0 ;
wire \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.ce ;
wire \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.clk ;
wire \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.facout_s1 ;
wire \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.facout_s2 ;
wire [4:0] \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.fas_s1 ;
wire [5:0] \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.fas_s2 ;
wire \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.reset ;
wire [10:0] \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.s ;
wire [4:0] \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.u1.a ;
wire [4:0] \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.u1.b ;
wire \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.u1.cin ;
wire \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.u1.cout ;
wire [4:0] \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.u1.s ;
wire [5:0] \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.u2.a ;
wire [5:0] \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.u2.b ;
wire \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.u2.cin ;
wire \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.u2.cout ;
wire [5:0] \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.u2.s ;
wire tmp_3_fu_379_p3;
wire [3:0] tmp_fu_217_p1;
wire [1:0] trunc_ln1192_fu_532_p0;
wire trunc_ln1192_fu_532_p1;
wire [3:0] trunc_ln851_1_fu_350_p0;
wire [1:0] trunc_ln851_1_fu_350_p1;
wire [7:0] trunc_ln851_2_fu_596_p0;
wire [6:0] trunc_ln851_2_fu_596_p1;
wire [1:0] trunc_ln851_fu_261_p1;
wire xor_ln785_fu_301_p2;


assign _049_ = _051_ & tmp_3_reg_781;
assign _050_ = _049_ & op_1_V_reg_744;
assign _053_ = icmp_ln851_2_reg_912 & ap_CS_fsm[26];
assign _054_ = tmp_reg_654 & ap_CS_fsm[4];
assign _055_ = _054_ & op_1_V_fu_316_p2;
assign _056_ = ap_CS_fsm[8] & loop_1_loop_var_3_0_reg_183[31];
assign _057_ = _069_ & op_1_V_reg_744;
assign _058_ = _067_ & op_1_V_reg_744;
assign _059_ = ap_CS_fsm[12] & _186_;
assign _060_ = ap_CS_fsm[4] & op_1_V_fu_316_p2;
assign _061_ = tmp_reg_654 & ap_CS_fsm[5];
assign _063_ = _071_ & ap_CS_fsm[0];
assign _051_ = ap_CS_fsm[12] & _067_;
assign _064_ = ap_start & ap_CS_fsm[0];
assign _065_ = ap_CS_fsm[4] & _072_;
assign _052_ = ap_CS_fsm[8] & _068_;
assign _062_ = ap_CS_fsm[12] & _188_;
assign and_ln50_1_fu_451_p2 = and_ln50_fu_447_p2 & add_ln51_2_reg_800;
assign and_ln50_2_fu_456_p2 = and_ln50_1_fu_451_p2 & add_ln51_3_reg_805;
assign and_ln50_3_fu_461_p2 = and_ln50_2_fu_456_p2 & add_ln51_4_reg_810;
assign and_ln50_4_fu_466_p2 = and_ln50_3_fu_461_p2 & add_ln51_5_reg_815;
assign and_ln50_5_fu_484_p2 = and_ln50_4_reg_820 & add_ln51_6_reg_825;
assign and_ln50_fu_447_p2 = add_ln51_reg_790 & add_ln51_1_reg_795;
assign mul_i_fu_296_p2 = empty_14_reg_659 & op_2[0];
assign op_1_V_fu_316_p2 = or_ln365_fu_311_p2 & op_0[0];
assign overflow_fu_306_p2 = xor_ln785_fu_301_p2 & icmp_ln768_reg_707;
assign xor_ln785_fu_301_p2 = ~ p_Result_3_reg_701;
assign _066_ = | { _213_, _209_ };
assign _067_ = ~ tmp_4_reg_836;
assign _068_ = ~ loop_1_loop_var_3_0_reg_183[31];
assign _069_ = ~ tmp_3_reg_781;
assign _070_ = ~ op_1_V_reg_744;
assign _071_ = ~ ap_start;
assign _072_ = ~ op_1_V_fu_316_p2;
assign _073_ = ! op_4[1:0];
assign _074_ = ! trunc_ln851_reg_686;
always @(posedge \add_2ns_2ns_2_2_1_U13.top_add_2ns_2ns_2_2_1_Adder_2_U.clk )
\add_2ns_2ns_2_2_1_U13.top_add_2ns_2ns_2_2_1_Adder_2_U.bin_s1  <= _076_;
always @(posedge \add_2ns_2ns_2_2_1_U13.top_add_2ns_2ns_2_2_1_Adder_2_U.clk )
\add_2ns_2ns_2_2_1_U13.top_add_2ns_2ns_2_2_1_Adder_2_U.ain_s1  <= _075_;
always @(posedge \add_2ns_2ns_2_2_1_U13.top_add_2ns_2ns_2_2_1_Adder_2_U.clk )
\add_2ns_2ns_2_2_1_U13.top_add_2ns_2ns_2_2_1_Adder_2_U.sum_s1  <= _078_;
always @(posedge \add_2ns_2ns_2_2_1_U13.top_add_2ns_2ns_2_2_1_Adder_2_U.clk )
\add_2ns_2ns_2_2_1_U13.top_add_2ns_2ns_2_2_1_Adder_2_U.carry_s1  <= _077_;
assign _076_ = \add_2ns_2ns_2_2_1_U13.top_add_2ns_2ns_2_2_1_Adder_2_U.ce  ? \add_2ns_2ns_2_2_1_U13.top_add_2ns_2ns_2_2_1_Adder_2_U.b [1] : \add_2ns_2ns_2_2_1_U13.top_add_2ns_2ns_2_2_1_Adder_2_U.bin_s1 ;
assign _075_ = \add_2ns_2ns_2_2_1_U13.top_add_2ns_2ns_2_2_1_Adder_2_U.ce  ? \add_2ns_2ns_2_2_1_U13.top_add_2ns_2ns_2_2_1_Adder_2_U.a [1] : \add_2ns_2ns_2_2_1_U13.top_add_2ns_2ns_2_2_1_Adder_2_U.ain_s1 ;
assign _077_ = \add_2ns_2ns_2_2_1_U13.top_add_2ns_2ns_2_2_1_Adder_2_U.ce  ? \add_2ns_2ns_2_2_1_U13.top_add_2ns_2ns_2_2_1_Adder_2_U.facout_s1  : \add_2ns_2ns_2_2_1_U13.top_add_2ns_2ns_2_2_1_Adder_2_U.carry_s1 ;
assign _078_ = \add_2ns_2ns_2_2_1_U13.top_add_2ns_2ns_2_2_1_Adder_2_U.ce  ? \add_2ns_2ns_2_2_1_U13.top_add_2ns_2ns_2_2_1_Adder_2_U.fas_s1  : \add_2ns_2ns_2_2_1_U13.top_add_2ns_2ns_2_2_1_Adder_2_U.sum_s1 ;
assign _079_ = \add_2ns_2ns_2_2_1_U13.top_add_2ns_2ns_2_2_1_Adder_2_U.u1.a  + \add_2ns_2ns_2_2_1_U13.top_add_2ns_2ns_2_2_1_Adder_2_U.u1.b ;
assign { \add_2ns_2ns_2_2_1_U13.top_add_2ns_2ns_2_2_1_Adder_2_U.u1.cout , \add_2ns_2ns_2_2_1_U13.top_add_2ns_2ns_2_2_1_Adder_2_U.u1.s  } = _079_ + \add_2ns_2ns_2_2_1_U13.top_add_2ns_2ns_2_2_1_Adder_2_U.u1.cin ;
assign _080_ = \add_2ns_2ns_2_2_1_U13.top_add_2ns_2ns_2_2_1_Adder_2_U.u2.a  + \add_2ns_2ns_2_2_1_U13.top_add_2ns_2ns_2_2_1_Adder_2_U.u2.b ;
assign { \add_2ns_2ns_2_2_1_U13.top_add_2ns_2ns_2_2_1_Adder_2_U.u2.cout , \add_2ns_2ns_2_2_1_U13.top_add_2ns_2ns_2_2_1_Adder_2_U.u2.s  } = _080_ + \add_2ns_2ns_2_2_1_U13.top_add_2ns_2ns_2_2_1_Adder_2_U.u2.cin ;
always @(posedge \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.clk )
\add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.bin_s1  <= _082_;
always @(posedge \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.clk )
\add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.ain_s1  <= _081_;
always @(posedge \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.clk )
\add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.sum_s1  <= _084_;
always @(posedge \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.clk )
\add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.carry_s1  <= _083_;
assign _082_ = \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.ce  ? \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.b [1] : \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.bin_s1 ;
assign _081_ = \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.ce  ? \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.a [1] : \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.ain_s1 ;
assign _083_ = \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.ce  ? \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.facout_s1  : \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.carry_s1 ;
assign _084_ = \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.ce  ? \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.fas_s1  : \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.sum_s1 ;
assign _085_ = \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.u1.a  + \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.u1.b ;
assign { \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.u1.cout , \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.u1.s  } = _085_ + \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.u1.cin ;
assign _086_ = \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.u2.a  + \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.u2.b ;
assign { \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.u2.cout , \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.u2.s  } = _086_ + \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.u2.cin ;
always @(posedge \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_3_U.clk )
\add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_3_U.bin_s1  <= _088_;
always @(posedge \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_3_U.clk )
\add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_3_U.ain_s1  <= _087_;
always @(posedge \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_3_U.clk )
\add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_3_U.sum_s1  <= _090_;
always @(posedge \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_3_U.clk )
\add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_3_U.carry_s1  <= _089_;
assign _088_ = \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_3_U.ce  ? \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_3_U.b [31:16] : \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_3_U.bin_s1 ;
assign _087_ = \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_3_U.ce  ? \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_3_U.a [31:16] : \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_3_U.ain_s1 ;
assign _089_ = \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_3_U.ce  ? \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_3_U.facout_s1  : \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_3_U.carry_s1 ;
assign _090_ = \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_3_U.ce  ? \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_3_U.fas_s1  : \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_3_U.sum_s1 ;
assign _091_ = \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.a  + \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.b ;
assign { \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.cout , \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.s  } = _091_ + \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.cin ;
assign _092_ = \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.a  + \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.b ;
assign { \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.cout , \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.s  } = _092_ + \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.cin ;
always @(posedge \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.clk )
\add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.bin_s1  <= _094_;
always @(posedge \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.clk )
\add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.ain_s1  <= _093_;
always @(posedge \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.clk )
\add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.sum_s1  <= _096_;
always @(posedge \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.clk )
\add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.carry_s1  <= _095_;
assign _094_ = \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.ce  ? \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.b [31:16] : \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.bin_s1 ;
assign _093_ = \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.ce  ? \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.a [31:16] : \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.ain_s1 ;
assign _095_ = \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.ce  ? \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.facout_s1  : \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.carry_s1 ;
assign _096_ = \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.ce  ? \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.fas_s1  : \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.sum_s1 ;
assign _097_ = \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.a  + \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.b ;
assign { \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.cout , \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.s  } = _097_ + \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.cin ;
assign _098_ = \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.a  + \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.b ;
assign { \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.cout , \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.s  } = _098_ + \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.cin ;
always @(posedge \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_3_U.clk )
\add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_3_U.bin_s1  <= _100_;
always @(posedge \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_3_U.clk )
\add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_3_U.ain_s1  <= _099_;
always @(posedge \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_3_U.clk )
\add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_3_U.sum_s1  <= _102_;
always @(posedge \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_3_U.clk )
\add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_3_U.carry_s1  <= _101_;
assign _100_ = \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_3_U.ce  ? \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_3_U.b [31:16] : \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_3_U.bin_s1 ;
assign _099_ = \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_3_U.ce  ? \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_3_U.a [31:16] : \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_3_U.ain_s1 ;
assign _101_ = \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_3_U.ce  ? \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_3_U.facout_s1  : \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_3_U.carry_s1 ;
assign _102_ = \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_3_U.ce  ? \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_3_U.fas_s1  : \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_3_U.sum_s1 ;
assign _103_ = \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.a  + \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.b ;
assign { \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.cout , \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.s  } = _103_ + \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.cin ;
assign _104_ = \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.a  + \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.b ;
assign { \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.cout , \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.s  } = _104_ + \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.cin ;
always @(posedge \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.clk )
\add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.bin_s1  <= _106_;
always @(posedge \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.clk )
\add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.ain_s1  <= _105_;
always @(posedge \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.clk )
\add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.sum_s1  <= _108_;
always @(posedge \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.clk )
\add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.carry_s1  <= _107_;
assign _106_ = \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.ce  ? \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.b [31:16] : \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.bin_s1 ;
assign _105_ = \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.ce  ? \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.a [31:16] : \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.ain_s1 ;
assign _107_ = \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.ce  ? \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.facout_s1  : \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.carry_s1 ;
assign _108_ = \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.ce  ? \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.fas_s1  : \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.sum_s1 ;
assign _109_ = \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.a  + \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.b ;
assign { \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.cout , \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.s  } = _109_ + \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.cin ;
assign _110_ = \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.a  + \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.b ;
assign { \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.cout , \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.s  } = _110_ + \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.cin ;
always @(posedge \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.clk )
\add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.bin_s1  <= _112_;
always @(posedge \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.clk )
\add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.ain_s1  <= _111_;
always @(posedge \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.clk )
\add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.sum_s1  <= _114_;
always @(posedge \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.clk )
\add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.carry_s1  <= _113_;
assign _112_ = \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.ce  ? \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.b [31:16] : \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.bin_s1 ;
assign _111_ = \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.ce  ? \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.a [31:16] : \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.ain_s1 ;
assign _113_ = \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.ce  ? \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.facout_s1  : \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.carry_s1 ;
assign _114_ = \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.ce  ? \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.fas_s1  : \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.sum_s1 ;
assign _115_ = \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.a  + \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.b ;
assign { \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.cout , \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.s  } = _115_ + \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.cin ;
assign _116_ = \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.a  + \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.b ;
assign { \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.cout , \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.s  } = _116_ + \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.cin ;
always @(posedge \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_3_U.clk )
\add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_3_U.bin_s1  <= _118_;
always @(posedge \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_3_U.clk )
\add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_3_U.ain_s1  <= _117_;
always @(posedge \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_3_U.clk )
\add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_3_U.sum_s1  <= _120_;
always @(posedge \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_3_U.clk )
\add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_3_U.carry_s1  <= _119_;
assign _118_ = \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_3_U.ce  ? \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_3_U.b [31:16] : \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_3_U.bin_s1 ;
assign _117_ = \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_3_U.ce  ? \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_3_U.a [31:16] : \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_3_U.ain_s1 ;
assign _119_ = \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_3_U.ce  ? \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_3_U.facout_s1  : \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_3_U.carry_s1 ;
assign _120_ = \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_3_U.ce  ? \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_3_U.fas_s1  : \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_3_U.sum_s1 ;
assign _121_ = \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.a  + \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.b ;
assign { \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.cout , \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.s  } = _121_ + \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.cin ;
assign _122_ = \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.a  + \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.b ;
assign { \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.cout , \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.s  } = _122_ + \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.cin ;
always @(posedge \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_3_U.clk )
\add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_3_U.bin_s1  <= _124_;
always @(posedge \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_3_U.clk )
\add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_3_U.ain_s1  <= _123_;
always @(posedge \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_3_U.clk )
\add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_3_U.sum_s1  <= _126_;
always @(posedge \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_3_U.clk )
\add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_3_U.carry_s1  <= _125_;
assign _124_ = \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_3_U.ce  ? \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_3_U.b [31:16] : \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_3_U.bin_s1 ;
assign _123_ = \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_3_U.ce  ? \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_3_U.a [31:16] : \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_3_U.ain_s1 ;
assign _125_ = \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_3_U.ce  ? \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_3_U.facout_s1  : \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_3_U.carry_s1 ;
assign _126_ = \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_3_U.ce  ? \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_3_U.fas_s1  : \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_3_U.sum_s1 ;
assign _127_ = \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.a  + \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.b ;
assign { \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.cout , \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.s  } = _127_ + \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.cin ;
assign _128_ = \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.a  + \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.b ;
assign { \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.cout , \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.s  } = _128_ + \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.cin ;
always @(posedge \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_3_U.clk )
\add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_3_U.bin_s1  <= _130_;
always @(posedge \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_3_U.clk )
\add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_3_U.ain_s1  <= _129_;
always @(posedge \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_3_U.clk )
\add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_3_U.sum_s1  <= _132_;
always @(posedge \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_3_U.clk )
\add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_3_U.carry_s1  <= _131_;
assign _130_ = \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_3_U.ce  ? \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_3_U.b [31:16] : \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_3_U.bin_s1 ;
assign _129_ = \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_3_U.ce  ? \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_3_U.a [31:16] : \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_3_U.ain_s1 ;
assign _131_ = \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_3_U.ce  ? \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_3_U.facout_s1  : \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_3_U.carry_s1 ;
assign _132_ = \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_3_U.ce  ? \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_3_U.fas_s1  : \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_3_U.sum_s1 ;
assign _133_ = \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.a  + \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.b ;
assign { \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.cout , \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.s  } = _133_ + \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.cin ;
assign _134_ = \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.a  + \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.b ;
assign { \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.cout , \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.s  } = _134_ + \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.cin ;
always @(posedge \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_3_U.clk )
\add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_3_U.bin_s1  <= _136_;
always @(posedge \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_3_U.clk )
\add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_3_U.ain_s1  <= _135_;
always @(posedge \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_3_U.clk )
\add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_3_U.sum_s1  <= _138_;
always @(posedge \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_3_U.clk )
\add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_3_U.carry_s1  <= _137_;
assign _136_ = \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_3_U.ce  ? \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_3_U.b [31:16] : \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_3_U.bin_s1 ;
assign _135_ = \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_3_U.ce  ? \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_3_U.a [31:16] : \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_3_U.ain_s1 ;
assign _137_ = \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_3_U.ce  ? \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_3_U.facout_s1  : \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_3_U.carry_s1 ;
assign _138_ = \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_3_U.ce  ? \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_3_U.fas_s1  : \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_3_U.sum_s1 ;
assign _139_ = \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.a  + \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.b ;
assign { \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.cout , \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.s  } = _139_ + \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.cin ;
assign _140_ = \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.a  + \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.b ;
assign { \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.cout , \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.s  } = _140_ + \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.cin ;
always @(posedge \add_32ns_32s_32_2_1_U18.top_add_32ns_32s_32_2_1_Adder_8_U.clk )
\add_32ns_32s_32_2_1_U18.top_add_32ns_32s_32_2_1_Adder_8_U.bin_s1  <= _142_;
always @(posedge \add_32ns_32s_32_2_1_U18.top_add_32ns_32s_32_2_1_Adder_8_U.clk )
\add_32ns_32s_32_2_1_U18.top_add_32ns_32s_32_2_1_Adder_8_U.ain_s1  <= _141_;
always @(posedge \add_32ns_32s_32_2_1_U18.top_add_32ns_32s_32_2_1_Adder_8_U.clk )
\add_32ns_32s_32_2_1_U18.top_add_32ns_32s_32_2_1_Adder_8_U.sum_s1  <= _144_;
always @(posedge \add_32ns_32s_32_2_1_U18.top_add_32ns_32s_32_2_1_Adder_8_U.clk )
\add_32ns_32s_32_2_1_U18.top_add_32ns_32s_32_2_1_Adder_8_U.carry_s1  <= _143_;
assign _142_ = \add_32ns_32s_32_2_1_U18.top_add_32ns_32s_32_2_1_Adder_8_U.ce  ? \add_32ns_32s_32_2_1_U18.top_add_32ns_32s_32_2_1_Adder_8_U.b [31:16] : \add_32ns_32s_32_2_1_U18.top_add_32ns_32s_32_2_1_Adder_8_U.bin_s1 ;
assign _141_ = \add_32ns_32s_32_2_1_U18.top_add_32ns_32s_32_2_1_Adder_8_U.ce  ? \add_32ns_32s_32_2_1_U18.top_add_32ns_32s_32_2_1_Adder_8_U.a [31:16] : \add_32ns_32s_32_2_1_U18.top_add_32ns_32s_32_2_1_Adder_8_U.ain_s1 ;
assign _143_ = \add_32ns_32s_32_2_1_U18.top_add_32ns_32s_32_2_1_Adder_8_U.ce  ? \add_32ns_32s_32_2_1_U18.top_add_32ns_32s_32_2_1_Adder_8_U.facout_s1  : \add_32ns_32s_32_2_1_U18.top_add_32ns_32s_32_2_1_Adder_8_U.carry_s1 ;
assign _144_ = \add_32ns_32s_32_2_1_U18.top_add_32ns_32s_32_2_1_Adder_8_U.ce  ? \add_32ns_32s_32_2_1_U18.top_add_32ns_32s_32_2_1_Adder_8_U.fas_s1  : \add_32ns_32s_32_2_1_U18.top_add_32ns_32s_32_2_1_Adder_8_U.sum_s1 ;
assign _145_ = \add_32ns_32s_32_2_1_U18.top_add_32ns_32s_32_2_1_Adder_8_U.u1.a  + \add_32ns_32s_32_2_1_U18.top_add_32ns_32s_32_2_1_Adder_8_U.u1.b ;
assign { \add_32ns_32s_32_2_1_U18.top_add_32ns_32s_32_2_1_Adder_8_U.u1.cout , \add_32ns_32s_32_2_1_U18.top_add_32ns_32s_32_2_1_Adder_8_U.u1.s  } = _145_ + \add_32ns_32s_32_2_1_U18.top_add_32ns_32s_32_2_1_Adder_8_U.u1.cin ;
assign _146_ = \add_32ns_32s_32_2_1_U18.top_add_32ns_32s_32_2_1_Adder_8_U.u2.a  + \add_32ns_32s_32_2_1_U18.top_add_32ns_32s_32_2_1_Adder_8_U.u2.b ;
assign { \add_32ns_32s_32_2_1_U18.top_add_32ns_32s_32_2_1_Adder_8_U.u2.cout , \add_32ns_32s_32_2_1_U18.top_add_32ns_32s_32_2_1_Adder_8_U.u2.s  } = _146_ + \add_32ns_32s_32_2_1_U18.top_add_32ns_32s_32_2_1_Adder_8_U.u2.cin ;
always @(posedge \add_32s_32ns_32_2_1_U15.top_add_32s_32ns_32_2_1_Adder_6_U.clk )
\add_32s_32ns_32_2_1_U15.top_add_32s_32ns_32_2_1_Adder_6_U.bin_s1  <= _148_;
always @(posedge \add_32s_32ns_32_2_1_U15.top_add_32s_32ns_32_2_1_Adder_6_U.clk )
\add_32s_32ns_32_2_1_U15.top_add_32s_32ns_32_2_1_Adder_6_U.ain_s1  <= _147_;
always @(posedge \add_32s_32ns_32_2_1_U15.top_add_32s_32ns_32_2_1_Adder_6_U.clk )
\add_32s_32ns_32_2_1_U15.top_add_32s_32ns_32_2_1_Adder_6_U.sum_s1  <= _150_;
always @(posedge \add_32s_32ns_32_2_1_U15.top_add_32s_32ns_32_2_1_Adder_6_U.clk )
\add_32s_32ns_32_2_1_U15.top_add_32s_32ns_32_2_1_Adder_6_U.carry_s1  <= _149_;
assign _148_ = \add_32s_32ns_32_2_1_U15.top_add_32s_32ns_32_2_1_Adder_6_U.ce  ? \add_32s_32ns_32_2_1_U15.top_add_32s_32ns_32_2_1_Adder_6_U.b [31:16] : \add_32s_32ns_32_2_1_U15.top_add_32s_32ns_32_2_1_Adder_6_U.bin_s1 ;
assign _147_ = \add_32s_32ns_32_2_1_U15.top_add_32s_32ns_32_2_1_Adder_6_U.ce  ? \add_32s_32ns_32_2_1_U15.top_add_32s_32ns_32_2_1_Adder_6_U.a [31:16] : \add_32s_32ns_32_2_1_U15.top_add_32s_32ns_32_2_1_Adder_6_U.ain_s1 ;
assign _149_ = \add_32s_32ns_32_2_1_U15.top_add_32s_32ns_32_2_1_Adder_6_U.ce  ? \add_32s_32ns_32_2_1_U15.top_add_32s_32ns_32_2_1_Adder_6_U.facout_s1  : \add_32s_32ns_32_2_1_U15.top_add_32s_32ns_32_2_1_Adder_6_U.carry_s1 ;
assign _150_ = \add_32s_32ns_32_2_1_U15.top_add_32s_32ns_32_2_1_Adder_6_U.ce  ? \add_32s_32ns_32_2_1_U15.top_add_32s_32ns_32_2_1_Adder_6_U.fas_s1  : \add_32s_32ns_32_2_1_U15.top_add_32s_32ns_32_2_1_Adder_6_U.sum_s1 ;
assign _151_ = \add_32s_32ns_32_2_1_U15.top_add_32s_32ns_32_2_1_Adder_6_U.u1.a  + \add_32s_32ns_32_2_1_U15.top_add_32s_32ns_32_2_1_Adder_6_U.u1.b ;
assign { \add_32s_32ns_32_2_1_U15.top_add_32s_32ns_32_2_1_Adder_6_U.u1.cout , \add_32s_32ns_32_2_1_U15.top_add_32s_32ns_32_2_1_Adder_6_U.u1.s  } = _151_ + \add_32s_32ns_32_2_1_U15.top_add_32s_32ns_32_2_1_Adder_6_U.u1.cin ;
assign _152_ = \add_32s_32ns_32_2_1_U15.top_add_32s_32ns_32_2_1_Adder_6_U.u2.a  + \add_32s_32ns_32_2_1_U15.top_add_32s_32ns_32_2_1_Adder_6_U.u2.b ;
assign { \add_32s_32ns_32_2_1_U15.top_add_32s_32ns_32_2_1_Adder_6_U.u2.cout , \add_32s_32ns_32_2_1_U15.top_add_32s_32ns_32_2_1_Adder_6_U.u2.s  } = _152_ + \add_32s_32ns_32_2_1_U15.top_add_32s_32ns_32_2_1_Adder_6_U.u2.cin ;
always @(posedge \add_3ns_3s_3_2_1_U12.top_add_3ns_3s_3_2_1_Adder_4_U.clk )
\add_3ns_3s_3_2_1_U12.top_add_3ns_3s_3_2_1_Adder_4_U.bin_s1  <= _154_;
always @(posedge \add_3ns_3s_3_2_1_U12.top_add_3ns_3s_3_2_1_Adder_4_U.clk )
\add_3ns_3s_3_2_1_U12.top_add_3ns_3s_3_2_1_Adder_4_U.ain_s1  <= _153_;
always @(posedge \add_3ns_3s_3_2_1_U12.top_add_3ns_3s_3_2_1_Adder_4_U.clk )
\add_3ns_3s_3_2_1_U12.top_add_3ns_3s_3_2_1_Adder_4_U.sum_s1  <= _156_;
always @(posedge \add_3ns_3s_3_2_1_U12.top_add_3ns_3s_3_2_1_Adder_4_U.clk )
\add_3ns_3s_3_2_1_U12.top_add_3ns_3s_3_2_1_Adder_4_U.carry_s1  <= _155_;
assign _154_ = \add_3ns_3s_3_2_1_U12.top_add_3ns_3s_3_2_1_Adder_4_U.ce  ? \add_3ns_3s_3_2_1_U12.top_add_3ns_3s_3_2_1_Adder_4_U.b [2:1] : \add_3ns_3s_3_2_1_U12.top_add_3ns_3s_3_2_1_Adder_4_U.bin_s1 ;
assign _153_ = \add_3ns_3s_3_2_1_U12.top_add_3ns_3s_3_2_1_Adder_4_U.ce  ? \add_3ns_3s_3_2_1_U12.top_add_3ns_3s_3_2_1_Adder_4_U.a [2:1] : \add_3ns_3s_3_2_1_U12.top_add_3ns_3s_3_2_1_Adder_4_U.ain_s1 ;
assign _155_ = \add_3ns_3s_3_2_1_U12.top_add_3ns_3s_3_2_1_Adder_4_U.ce  ? \add_3ns_3s_3_2_1_U12.top_add_3ns_3s_3_2_1_Adder_4_U.facout_s1  : \add_3ns_3s_3_2_1_U12.top_add_3ns_3s_3_2_1_Adder_4_U.carry_s1 ;
assign _156_ = \add_3ns_3s_3_2_1_U12.top_add_3ns_3s_3_2_1_Adder_4_U.ce  ? \add_3ns_3s_3_2_1_U12.top_add_3ns_3s_3_2_1_Adder_4_U.fas_s1  : \add_3ns_3s_3_2_1_U12.top_add_3ns_3s_3_2_1_Adder_4_U.sum_s1 ;
assign _157_ = \add_3ns_3s_3_2_1_U12.top_add_3ns_3s_3_2_1_Adder_4_U.u1.a  + \add_3ns_3s_3_2_1_U12.top_add_3ns_3s_3_2_1_Adder_4_U.u1.b ;
assign { \add_3ns_3s_3_2_1_U12.top_add_3ns_3s_3_2_1_Adder_4_U.u1.cout , \add_3ns_3s_3_2_1_U12.top_add_3ns_3s_3_2_1_Adder_4_U.u1.s  } = _157_ + \add_3ns_3s_3_2_1_U12.top_add_3ns_3s_3_2_1_Adder_4_U.u1.cin ;
assign _158_ = \add_3ns_3s_3_2_1_U12.top_add_3ns_3s_3_2_1_Adder_4_U.u2.a  + \add_3ns_3s_3_2_1_U12.top_add_3ns_3s_3_2_1_Adder_4_U.u2.b ;
assign { \add_3ns_3s_3_2_1_U12.top_add_3ns_3s_3_2_1_Adder_4_U.u2.cout , \add_3ns_3s_3_2_1_U12.top_add_3ns_3s_3_2_1_Adder_4_U.u2.s  } = _158_ + \add_3ns_3s_3_2_1_U12.top_add_3ns_3s_3_2_1_Adder_4_U.u2.cin ;
always @(posedge \add_3s_3ns_3_2_1_U14.top_add_3s_3ns_3_2_1_Adder_5_U.clk )
\add_3s_3ns_3_2_1_U14.top_add_3s_3ns_3_2_1_Adder_5_U.bin_s1  <= _160_;
always @(posedge \add_3s_3ns_3_2_1_U14.top_add_3s_3ns_3_2_1_Adder_5_U.clk )
\add_3s_3ns_3_2_1_U14.top_add_3s_3ns_3_2_1_Adder_5_U.ain_s1  <= _159_;
always @(posedge \add_3s_3ns_3_2_1_U14.top_add_3s_3ns_3_2_1_Adder_5_U.clk )
\add_3s_3ns_3_2_1_U14.top_add_3s_3ns_3_2_1_Adder_5_U.sum_s1  <= _162_;
always @(posedge \add_3s_3ns_3_2_1_U14.top_add_3s_3ns_3_2_1_Adder_5_U.clk )
\add_3s_3ns_3_2_1_U14.top_add_3s_3ns_3_2_1_Adder_5_U.carry_s1  <= _161_;
assign _160_ = \add_3s_3ns_3_2_1_U14.top_add_3s_3ns_3_2_1_Adder_5_U.ce  ? \add_3s_3ns_3_2_1_U14.top_add_3s_3ns_3_2_1_Adder_5_U.b [2:1] : \add_3s_3ns_3_2_1_U14.top_add_3s_3ns_3_2_1_Adder_5_U.bin_s1 ;
assign _159_ = \add_3s_3ns_3_2_1_U14.top_add_3s_3ns_3_2_1_Adder_5_U.ce  ? \add_3s_3ns_3_2_1_U14.top_add_3s_3ns_3_2_1_Adder_5_U.a [2:1] : \add_3s_3ns_3_2_1_U14.top_add_3s_3ns_3_2_1_Adder_5_U.ain_s1 ;
assign _161_ = \add_3s_3ns_3_2_1_U14.top_add_3s_3ns_3_2_1_Adder_5_U.ce  ? \add_3s_3ns_3_2_1_U14.top_add_3s_3ns_3_2_1_Adder_5_U.facout_s1  : \add_3s_3ns_3_2_1_U14.top_add_3s_3ns_3_2_1_Adder_5_U.carry_s1 ;
assign _162_ = \add_3s_3ns_3_2_1_U14.top_add_3s_3ns_3_2_1_Adder_5_U.ce  ? \add_3s_3ns_3_2_1_U14.top_add_3s_3ns_3_2_1_Adder_5_U.fas_s1  : \add_3s_3ns_3_2_1_U14.top_add_3s_3ns_3_2_1_Adder_5_U.sum_s1 ;
assign _163_ = \add_3s_3ns_3_2_1_U14.top_add_3s_3ns_3_2_1_Adder_5_U.u1.a  + \add_3s_3ns_3_2_1_U14.top_add_3s_3ns_3_2_1_Adder_5_U.u1.b ;
assign { \add_3s_3ns_3_2_1_U14.top_add_3s_3ns_3_2_1_Adder_5_U.u1.cout , \add_3s_3ns_3_2_1_U14.top_add_3s_3ns_3_2_1_Adder_5_U.u1.s  } = _163_ + \add_3s_3ns_3_2_1_U14.top_add_3s_3ns_3_2_1_Adder_5_U.u1.cin ;
assign _164_ = \add_3s_3ns_3_2_1_U14.top_add_3s_3ns_3_2_1_Adder_5_U.u2.a  + \add_3s_3ns_3_2_1_U14.top_add_3s_3ns_3_2_1_Adder_5_U.u2.b ;
assign { \add_3s_3ns_3_2_1_U14.top_add_3s_3ns_3_2_1_Adder_5_U.u2.cout , \add_3s_3ns_3_2_1_U14.top_add_3s_3ns_3_2_1_Adder_5_U.u2.s  } = _164_ + \add_3s_3ns_3_2_1_U14.top_add_3s_3ns_3_2_1_Adder_5_U.u2.cin ;
always @(posedge \add_40s_40s_40_2_1_U16.top_add_40s_40s_40_2_1_Adder_7_U.clk )
\add_40s_40s_40_2_1_U16.top_add_40s_40s_40_2_1_Adder_7_U.bin_s1  <= _166_;
always @(posedge \add_40s_40s_40_2_1_U16.top_add_40s_40s_40_2_1_Adder_7_U.clk )
\add_40s_40s_40_2_1_U16.top_add_40s_40s_40_2_1_Adder_7_U.ain_s1  <= _165_;
always @(posedge \add_40s_40s_40_2_1_U16.top_add_40s_40s_40_2_1_Adder_7_U.clk )
\add_40s_40s_40_2_1_U16.top_add_40s_40s_40_2_1_Adder_7_U.sum_s1  <= _168_;
always @(posedge \add_40s_40s_40_2_1_U16.top_add_40s_40s_40_2_1_Adder_7_U.clk )
\add_40s_40s_40_2_1_U16.top_add_40s_40s_40_2_1_Adder_7_U.carry_s1  <= _167_;
assign _166_ = \add_40s_40s_40_2_1_U16.top_add_40s_40s_40_2_1_Adder_7_U.ce  ? \add_40s_40s_40_2_1_U16.top_add_40s_40s_40_2_1_Adder_7_U.b [39:20] : \add_40s_40s_40_2_1_U16.top_add_40s_40s_40_2_1_Adder_7_U.bin_s1 ;
assign _165_ = \add_40s_40s_40_2_1_U16.top_add_40s_40s_40_2_1_Adder_7_U.ce  ? \add_40s_40s_40_2_1_U16.top_add_40s_40s_40_2_1_Adder_7_U.a [39:20] : \add_40s_40s_40_2_1_U16.top_add_40s_40s_40_2_1_Adder_7_U.ain_s1 ;
assign _167_ = \add_40s_40s_40_2_1_U16.top_add_40s_40s_40_2_1_Adder_7_U.ce  ? \add_40s_40s_40_2_1_U16.top_add_40s_40s_40_2_1_Adder_7_U.facout_s1  : \add_40s_40s_40_2_1_U16.top_add_40s_40s_40_2_1_Adder_7_U.carry_s1 ;
assign _168_ = \add_40s_40s_40_2_1_U16.top_add_40s_40s_40_2_1_Adder_7_U.ce  ? \add_40s_40s_40_2_1_U16.top_add_40s_40s_40_2_1_Adder_7_U.fas_s1  : \add_40s_40s_40_2_1_U16.top_add_40s_40s_40_2_1_Adder_7_U.sum_s1 ;
assign _169_ = \add_40s_40s_40_2_1_U16.top_add_40s_40s_40_2_1_Adder_7_U.u1.a  + \add_40s_40s_40_2_1_U16.top_add_40s_40s_40_2_1_Adder_7_U.u1.b ;
assign { \add_40s_40s_40_2_1_U16.top_add_40s_40s_40_2_1_Adder_7_U.u1.cout , \add_40s_40s_40_2_1_U16.top_add_40s_40s_40_2_1_Adder_7_U.u1.s  } = _169_ + \add_40s_40s_40_2_1_U16.top_add_40s_40s_40_2_1_Adder_7_U.u1.cin ;
assign _170_ = \add_40s_40s_40_2_1_U16.top_add_40s_40s_40_2_1_Adder_7_U.u2.a  + \add_40s_40s_40_2_1_U16.top_add_40s_40s_40_2_1_Adder_7_U.u2.b ;
assign { \add_40s_40s_40_2_1_U16.top_add_40s_40s_40_2_1_Adder_7_U.u2.cout , \add_40s_40s_40_2_1_U16.top_add_40s_40s_40_2_1_Adder_7_U.u2.s  } = _170_ + \add_40s_40s_40_2_1_U16.top_add_40s_40s_40_2_1_Adder_7_U.u2.cin ;
always @(posedge \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.clk )
\add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.bin_s1  <= _172_;
always @(posedge \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.clk )
\add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.ain_s1  <= _171_;
always @(posedge \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.clk )
\add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.sum_s1  <= _174_;
always @(posedge \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.clk )
\add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.carry_s1  <= _173_;
assign _172_ = \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.ce  ? \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.b [3:2] : \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.bin_s1 ;
assign _171_ = \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.ce  ? \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.a [3:2] : \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.ain_s1 ;
assign _173_ = \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.ce  ? \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.facout_s1  : \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.carry_s1 ;
assign _174_ = \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.ce  ? \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.fas_s1  : \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.sum_s1 ;
assign _175_ = \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.u1.a  + \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.u1.b ;
assign { \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.u1.cout , \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.u1.s  } = _175_ + \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.u1.cin ;
assign _176_ = \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.u2.a  + \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.u2.b ;
assign { \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.u2.cout , \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.u2.s  } = _176_ + \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.u2.cin ;
assign \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.bin_s0  = ~ \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.b ;
always @(posedge \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.clk )
\sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.bin_s1  <= _178_;
always @(posedge \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.clk )
\sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.ain_s1  <= _177_;
always @(posedge \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.clk )
\sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.sum_s1  <= _180_;
always @(posedge \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.clk )
\sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.carry_s1  <= _179_;
assign _178_ = \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.ce  ? \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.bin_s0 [10:5] : \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.bin_s1 ;
assign _177_ = \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.ce  ? \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.a [10:5] : \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.ain_s1 ;
assign _179_ = \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.ce  ? \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.facout_s1  : \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.carry_s1 ;
assign _180_ = \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.ce  ? \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.fas_s1  : \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.sum_s1 ;
assign _181_ = \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.u1.a  + \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.u1.b ;
assign { \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.u1.cout , \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.u1.s  } = _181_ + \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.u1.cin ;
assign _182_ = \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.u2.a  + \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.u2.b ;
assign { \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.u2.cout , \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.u2.s  } = _182_ + \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.u2.cin ;
assign _183_ = $signed(op_2) < $signed(select_ln545_fu_392_p3);
assign _184_ = | op_0;
assign _185_ = | op_9[6:0];
assign _186_ = _057_ | _058_;
assign _187_ = _067_ | _069_;
assign _188_ = _070_ | _187_;
assign or_ln365_fu_311_p2 = p_Result_3_reg_701 | overflow_fu_306_p2;
always @(posedge ap_clk)
select_ln703_reg_840[0] <= 1'h0;
always @(posedge ap_clk)
tmp_3_reg_781 <= _041_;
always @(posedge ap_clk)
select_ln703_reg_840[2:1] <= _040_;
always @(posedge ap_clk)
select_ln55_reg_830 <= _039_;
always @(posedge ap_clk)
tmp_4_reg_836 <= _042_;
always @(posedge ap_clk)
ret_V_8_reg_867 <= _036_;
always @(posedge ap_clk)
ret_V_4_reg_766 <= _034_;
always @(posedge ap_clk)
ret_V_2_reg_754 <= _033_;
always @(posedge ap_clk)
ret_V_18_reg_934 <= _032_;
always @(posedge ap_clk)
ret_V_17_reg_917 <= _030_;
always @(posedge ap_clk)
ret_V_18_cast_reg_922 <= _031_;
always @(posedge ap_clk)
ret_V_16_reg_872 <= _029_;
always @(posedge ap_clk)
ret_V_15_reg_855 <= _028_;
always @(posedge ap_clk)
ret_V_6_reg_860 <= _035_;
always @(posedge ap_clk)
ret_V_14_reg_771 <= _027_;
always @(posedge ap_clk)
ret_V_12_reg_674 <= _025_;
always @(posedge ap_clk)
ret_V_cast_reg_679 <= _037_;
always @(posedge ap_clk)
trunc_ln851_reg_686 <= _044_;
always @(posedge ap_clk)
op_8_V_reg_204 <= _023_;
always @(posedge ap_clk)
op_8_V_0_reg_171 <= _021_;
always @(posedge ap_clk)
op_13_V_reg_897 <= _019_;
always @(posedge ap_clk)
mul_i_reg_739 <= _018_;
always @(posedge ap_clk)
op_1_V_reg_744 <= _020_;
always @(posedge ap_clk)
ret_V_13_reg_749 <= _026_;
always @(posedge ap_clk)
icmp_ln890_reg_785 <= _016_;
always @(posedge ap_clk)
icmp_ln851_reg_691 <= _015_;
always @(posedge ap_clk)
icmp_ln851_2_reg_912 <= _014_;
always @(posedge ap_clk)
icmp_ln851_1_reg_761 <= _013_;
always @(posedge ap_clk)
p_Result_3_reg_701 <= _024_;
always @(posedge ap_clk)
icmp_ln768_reg_707 <= _012_;
always @(posedge ap_clk)
ret_V_reg_712 <= _038_;
always @(posedge ap_clk)
tmp_reg_654 <= _043_;
always @(posedge ap_clk)
empty_14_reg_659 <= _011_;
always @(posedge ap_clk)
add_ln69_reg_887 <= _008_;
always @(posedge ap_clk)
add_ln691_reg_929 <= _007_;
always @(posedge ap_clk)
and_ln50_4_reg_820 <= _009_;
always @(posedge ap_clk)
add_ln51_6_reg_825 <= _005_;
always @(posedge ap_clk)
add_ln51_reg_790 <= _006_;
always @(posedge ap_clk)
add_ln51_1_reg_795 <= _000_;
always @(posedge ap_clk)
add_ln51_2_reg_800 <= _001_;
always @(posedge ap_clk)
add_ln51_3_reg_805 <= _002_;
always @(posedge ap_clk)
add_ln51_4_reg_810 <= _003_;
always @(posedge ap_clk)
add_ln51_5_reg_815 <= _004_;
always @(posedge ap_clk)
op_8_V_ph_reg_193 <= _022_;
always @(posedge ap_clk)
loop_1_loop_var_3_0_reg_183 <= _017_;
always @(posedge ap_clk)
ap_CS_fsm <= _010_;
assign _048_ = _062_ ? 15'h4000 : 15'h2000;
assign _189_ = ap_CS_fsm == 13'h1000;
assign _047_ = _052_ ? 13'h1000 : 13'h0200;
assign _190_ = ap_CS_fsm == 9'h100;
assign _046_ = _065_ ? 13'h1000 : 13'h0020;
assign _191_ = ap_CS_fsm == 5'h10;
assign _045_ = _064_ ? 2'h2 : 2'h1;
assign _192_ = ap_CS_fsm == 1'h1;
function [29:0] _535_;
input [29:0] a;
input [869:0] b;
input [28:0] s;
case (s)
29'b00000000000000000000000000001:
_535_ = b[29:0];
29'b00000000000000000000000000010:
_535_ = b[59:30];
29'b00000000000000000000000000100:
_535_ = b[89:60];
29'b00000000000000000000000001000:
_535_ = b[119:90];
29'b00000000000000000000000010000:
_535_ = b[149:120];
29'b00000000000000000000000100000:
_535_ = b[179:150];
29'b00000000000000000000001000000:
_535_ = b[209:180];
29'b00000000000000000000010000000:
_535_ = b[239:210];
29'b00000000000000000000100000000:
_535_ = b[269:240];
29'b00000000000000000001000000000:
_535_ = b[299:270];
29'b00000000000000000010000000000:
_535_ = b[329:300];
29'b00000000000000000100000000000:
_535_ = b[359:330];
29'b00000000000000001000000000000:
_535_ = b[389:360];
29'b00000000000000010000000000000:
_535_ = b[419:390];
29'b00000000000000100000000000000:
_535_ = b[449:420];
29'b00000000000001000000000000000:
_535_ = b[479:450];
29'b00000000000010000000000000000:
_535_ = b[509:480];
29'b00000000000100000000000000000:
_535_ = b[539:510];
29'b00000000001000000000000000000:
_535_ = b[569:540];
29'b00000000010000000000000000000:
_535_ = b[599:570];
29'b00000000100000000000000000000:
_535_ = b[629:600];
29'b00000001000000000000000000000:
_535_ = b[659:630];
29'b00000010000000000000000000000:
_535_ = b[689:660];
29'b00000100000000000000000000000:
_535_ = b[719:690];
29'b00001000000000000000000000000:
_535_ = b[749:720];
29'b00010000000000000000000000000:
_535_ = b[779:750];
29'b00100000000000000000000000000:
_535_ = b[809:780];
29'b01000000000000000000000000000:
_535_ = b[839:810];
29'b10000000000000000000000000000:
_535_ = b[869:840];
29'b00000000000000000000000000000:
_535_ = a;
default:
_535_ = 30'bx;
endcase
endfunction
assign ap_NS_fsm = _535_(30'hxxxxxxxx, { 28'h0000000, _045_, 107'h000000080000004000000200000, _046_, 77'h00000020000001000000, _047_, 105'h000002000000100000008000000, _048_, 510'h00000100000200000010000000800000040000002000000100000008000000400000020000001000000080000004000000200000010000000800000000000001 }, { _192_, _218_, _217_, _216_, _191_, _215_, _214_, _190_, _212_, _211_, _210_, _189_, _066_, _208_, _207_, _206_, _205_, _204_, _203_, _202_, _201_, _200_, _199_, _198_, _197_, _196_, _195_, _194_, _193_ });
assign _193_ = ap_CS_fsm == 30'h20000000;
assign _194_ = ap_CS_fsm == 29'h10000000;
assign _195_ = ap_CS_fsm == 28'h8000000;
assign _196_ = ap_CS_fsm == 27'h4000000;
assign _197_ = ap_CS_fsm == 26'h2000000;
assign _198_ = ap_CS_fsm == 25'h1000000;
assign _199_ = ap_CS_fsm == 24'h800000;
assign _200_ = ap_CS_fsm == 23'h400000;
assign _201_ = ap_CS_fsm == 22'h200000;
assign _202_ = ap_CS_fsm == 21'h100000;
assign _203_ = ap_CS_fsm == 20'h80000;
assign _204_ = ap_CS_fsm == 19'h40000;
assign _205_ = ap_CS_fsm == 18'h20000;
assign _206_ = ap_CS_fsm == 17'h10000;
assign _207_ = ap_CS_fsm == 16'h8000;
assign _208_ = ap_CS_fsm == 15'h4000;
assign _209_ = ap_CS_fsm == 14'h2000;
assign _210_ = ap_CS_fsm == 12'h800;
assign _211_ = ap_CS_fsm == 11'h400;
assign _212_ = ap_CS_fsm == 10'h200;
assign _213_ = ap_CS_fsm == 8'h80;
assign _214_ = ap_CS_fsm == 7'h40;
assign _215_ = ap_CS_fsm == 6'h20;
assign _216_ = ap_CS_fsm == 4'h8;
assign _217_ = ap_CS_fsm == 3'h4;
assign _218_ = ap_CS_fsm == 2'h2;
assign op_15_ap_vld = ap_CS_fsm[29] ? 1'h1 : 1'h0;
assign ap_phi_mux_op_8_V_ph_phi_fu_196_p4 = _050_ ? select_ln55_reg_830 : op_8_V_ph_reg_193;
assign ap_idle = _063_ ? 1'h1 : 1'h0;
assign _041_ = ap_CS_fsm[8] ? loop_1_loop_var_3_0_reg_183[31] : tmp_3_reg_781;
assign _040_ = _062_ ? select_ln703_fu_502_p3[2:1] : select_ln703_reg_840[2:1];
assign _042_ = ap_CS_fsm[11] ? and_ln50_5_fu_484_p2[31] : tmp_4_reg_836;
assign _039_ = ap_CS_fsm[11] ? select_ln55_fu_476_p3 : select_ln55_reg_830;
assign _036_ = ap_CS_fsm[17] ? grp_fu_527_p2 : ret_V_8_reg_867;
assign _034_ = _061_ ? grp_fu_359_p2 : ret_V_4_reg_766;
assign _033_ = _060_ ? op_4[3:2] : ret_V_2_reg_754;
assign _032_ = ap_CS_fsm[27] ? ret_V_18_fu_632_p3 : ret_V_18_reg_934;
assign _031_ = ap_CS_fsm[24] ? grp_fu_590_p2[38:7] : ret_V_18_cast_reg_922;
assign _030_ = ap_CS_fsm[24] ? grp_fu_590_p2 : ret_V_17_reg_917;
assign _029_ = ap_CS_fsm[18] ? ret_V_16_fu_548_p3 : ret_V_16_reg_872;
assign _035_ = ap_CS_fsm[15] ? grp_fu_512_p2[2:1] : ret_V_6_reg_860;
assign _028_ = ap_CS_fsm[15] ? grp_fu_512_p2 : ret_V_15_reg_855;
assign _027_ = ap_CS_fsm[6] ? ret_V_14_fu_370_p3 : ret_V_14_reg_771;
assign _044_ = ap_CS_fsm[1] ? grp_fu_245_p2[1:0] : trunc_ln851_reg_686;
assign _037_ = ap_CS_fsm[1] ? grp_fu_245_p2[5:2] : ret_V_cast_reg_679;
assign _025_ = ap_CS_fsm[1] ? grp_fu_245_p2 : ret_V_12_reg_674;
assign _023_ = _059_ ? ap_phi_mux_op_8_V_ph_phi_fu_196_p4 : op_8_V_reg_204;
assign _021_ = ap_CS_fsm[13] ? select_ln55_reg_830 : op_8_V_0_reg_171;
assign _019_ = ap_CS_fsm[22] ? grp_fu_570_p2 : op_13_V_reg_897;
assign _026_ = ap_CS_fsm[4] ? ret_V_13_fu_334_p3 : ret_V_13_reg_749;
assign _020_ = ap_CS_fsm[4] ? op_1_V_fu_316_p2 : op_1_V_reg_744;
assign _018_ = ap_CS_fsm[4] ? mul_i_fu_296_p2 : mul_i_reg_739;
assign _016_ = _056_ ? icmp_ln890_fu_400_p2 : icmp_ln890_reg_785;
assign _015_ = ap_CS_fsm[2] ? icmp_ln851_fu_265_p2 : icmp_ln851_reg_691;
assign _014_ = ap_CS_fsm[23] ? icmp_ln851_2_fu_599_p2 : icmp_ln851_2_reg_912;
assign _013_ = _055_ ? icmp_ln851_1_fu_353_p2 : icmp_ln851_1_reg_761;
assign _038_ = ap_CS_fsm[3] ? grp_fu_270_p2 : ret_V_reg_712;
assign _012_ = ap_CS_fsm[3] ? icmp_ln768_fu_283_p2 : icmp_ln768_reg_707;
assign _024_ = ap_CS_fsm[3] ? op_0[3] : p_Result_3_reg_701;
assign _011_ = ap_CS_fsm[0] ? op_3[0] : empty_14_reg_659;
assign _043_ = ap_CS_fsm[0] ? op_4[3] : tmp_reg_654;
assign _008_ = ap_CS_fsm[20] ? grp_fu_561_p2 : add_ln69_reg_887;
assign _007_ = _053_ ? grp_fu_615_p2 : add_ln691_reg_929;
assign _005_ = ap_CS_fsm[10] ? grp_fu_441_p2 : add_ln51_6_reg_825;
assign _009_ = ap_CS_fsm[10] ? and_ln50_4_fu_466_p2 : and_ln50_4_reg_820;
assign _004_ = ap_CS_fsm[9] ? grp_fu_435_p2 : add_ln51_5_reg_815;
assign _003_ = ap_CS_fsm[9] ? grp_fu_429_p2 : add_ln51_4_reg_810;
assign _002_ = ap_CS_fsm[9] ? grp_fu_423_p2 : add_ln51_3_reg_805;
assign _001_ = ap_CS_fsm[9] ? grp_fu_417_p2 : add_ln51_2_reg_800;
assign _000_ = ap_CS_fsm[9] ? grp_fu_411_p2 : add_ln51_1_reg_795;
assign _006_ = ap_CS_fsm[9] ? grp_fu_405_p2 : add_ln51_reg_790;
assign _219_ = _052_ ? op_8_V_0_reg_171 : op_8_V_ph_reg_193;
assign _022_ = _050_ ? select_ln55_reg_830 : _219_;
assign _220_ = ap_CS_fsm[7] ? { ret_V_14_reg_771[1], ret_V_14_reg_771[1], ret_V_14_reg_771[1], ret_V_14_reg_771[1], ret_V_14_reg_771[1], ret_V_14_reg_771[1], ret_V_14_reg_771[1], ret_V_14_reg_771[1], ret_V_14_reg_771[1], ret_V_14_reg_771[1], ret_V_14_reg_771[1], ret_V_14_reg_771[1], ret_V_14_reg_771[1], ret_V_14_reg_771[1], ret_V_14_reg_771[1], ret_V_14_reg_771[1], ret_V_14_reg_771[1], ret_V_14_reg_771[1], ret_V_14_reg_771[1], ret_V_14_reg_771[1], ret_V_14_reg_771[1], ret_V_14_reg_771[1], ret_V_14_reg_771[1], ret_V_14_reg_771[1], ret_V_14_reg_771[1], ret_V_14_reg_771[1], ret_V_14_reg_771[1], ret_V_14_reg_771[1], ret_V_14_reg_771[1], ret_V_14_reg_771[1], ret_V_14_reg_771 } : loop_1_loop_var_3_0_reg_183;
assign _017_ = ap_CS_fsm[13] ? grp_fu_496_p2 : _220_;
assign _010_ = ap_rst ? 30'h00000001 : ap_NS_fsm;
assign icmp_ln768_fu_283_p2 = _184_ ? 1'h1 : 1'h0;
assign icmp_ln851_1_fu_353_p2 = _073_ ? 1'h1 : 1'h0;
assign icmp_ln851_2_fu_599_p2 = _185_ ? 1'h1 : 1'h0;
assign icmp_ln851_fu_265_p2 = _074_ ? 1'h1 : 1'h0;
assign icmp_ln890_fu_400_p2 = _183_ ? 1'h1 : 1'h0;
assign ret_V_13_fu_334_p3 = ret_V_12_reg_674[10] ? select_ln850_fu_329_p3 : ret_V_cast_reg_679;
assign ret_V_14_fu_370_p3 = tmp_reg_654 ? select_ln850_1_fu_365_p3 : ret_V_2_reg_754;
assign ret_V_16_fu_548_p3 = ret_V_15_reg_855[2] ? select_ln850_2_fu_542_p3 : ret_V_6_reg_860;
assign ret_V_18_fu_632_p3 = ret_V_17_reg_917[39] ? select_ln850_3_fu_627_p3 : ret_V_18_cast_reg_922;
assign select_ln545_fu_392_p3 = op_1_V_reg_744 ? 32'd0 : 32'd4294967295;
assign select_ln55_fu_476_p3 = icmp_ln890_reg_785 ? op_8_V_0_reg_171 : 32'd0;
assign select_ln703_fu_502_p3 = mul_i_reg_739 ? 3'h6 : 3'h0;
assign select_ln850_1_fu_365_p3 = icmp_ln851_1_reg_761 ? ret_V_2_reg_754 : ret_V_4_reg_766;
assign select_ln850_2_fu_542_p3 = op_6[0] ? ret_V_8_reg_867 : ret_V_6_reg_860;
assign select_ln850_3_fu_627_p3 = icmp_ln851_2_reg_912 ? add_ln691_reg_929 : ret_V_18_cast_reg_922;
assign select_ln850_fu_329_p3 = icmp_ln851_reg_691 ? ret_V_cast_reg_679 : ret_V_reg_712;
assign ap_CS_fsm_state1 = ap_CS_fsm[0];
assign ap_CS_fsm_state10 = ap_CS_fsm[9];
assign ap_CS_fsm_state11 = ap_CS_fsm[10];
assign ap_CS_fsm_state12 = ap_CS_fsm[11];
assign ap_CS_fsm_state13 = ap_CS_fsm[12];
assign ap_CS_fsm_state14 = ap_CS_fsm[13];
assign ap_CS_fsm_state15 = ap_CS_fsm[14];
assign ap_CS_fsm_state16 = ap_CS_fsm[15];
assign ap_CS_fsm_state17 = ap_CS_fsm[16];
assign ap_CS_fsm_state18 = ap_CS_fsm[17];
assign ap_CS_fsm_state19 = ap_CS_fsm[18];
assign ap_CS_fsm_state2 = ap_CS_fsm[1];
assign ap_CS_fsm_state20 = ap_CS_fsm[19];
assign ap_CS_fsm_state21 = ap_CS_fsm[20];
assign ap_CS_fsm_state22 = ap_CS_fsm[21];
assign ap_CS_fsm_state23 = ap_CS_fsm[22];
assign ap_CS_fsm_state24 = ap_CS_fsm[23];
assign ap_CS_fsm_state25 = ap_CS_fsm[24];
assign ap_CS_fsm_state26 = ap_CS_fsm[25];
assign ap_CS_fsm_state27 = ap_CS_fsm[26];
assign ap_CS_fsm_state28 = ap_CS_fsm[27];
assign ap_CS_fsm_state29 = ap_CS_fsm[28];
assign ap_CS_fsm_state3 = ap_CS_fsm[2];
assign ap_CS_fsm_state30 = ap_CS_fsm[29];
assign ap_CS_fsm_state4 = ap_CS_fsm[3];
assign ap_CS_fsm_state5 = ap_CS_fsm[4];
assign ap_CS_fsm_state6 = ap_CS_fsm[5];
assign ap_CS_fsm_state7 = ap_CS_fsm[6];
assign ap_CS_fsm_state8 = ap_CS_fsm[7];
assign ap_CS_fsm_state9 = ap_CS_fsm[8];
assign ap_done = op_15_ap_vld;
assign ap_ready = op_15_ap_vld;
assign empty_13_fu_292_p1 = op_2[0];
assign empty_14_fu_225_p1 = op_3[0];
assign empty_fu_289_p1 = op_0[0];
assign grp_fu_245_p0 = { op_3[7], op_3, 2'h0 };
assign grp_fu_245_p1 = { op_4[3], op_4[3], op_4[3], op_4[3], op_4[3], op_4[3], op_4[3], op_4 };
assign grp_fu_359_p0 = op_4[3:2];
assign grp_fu_512_p1 = { op_6[1], op_6 };
assign grp_fu_561_p0 = { ret_V_16_reg_872[1], ret_V_16_reg_872 };
assign grp_fu_561_p1 = { 2'h0, op_7 };
assign grp_fu_570_p0 = { add_ln69_reg_887[2], add_ln69_reg_887[2], add_ln69_reg_887[2], add_ln69_reg_887[2], add_ln69_reg_887[2], add_ln69_reg_887[2], add_ln69_reg_887[2], add_ln69_reg_887[2], add_ln69_reg_887[2], add_ln69_reg_887[2], add_ln69_reg_887[2], add_ln69_reg_887[2], add_ln69_reg_887[2], add_ln69_reg_887[2], add_ln69_reg_887[2], add_ln69_reg_887[2], add_ln69_reg_887[2], add_ln69_reg_887[2], add_ln69_reg_887[2], add_ln69_reg_887[2], add_ln69_reg_887[2], add_ln69_reg_887[2], add_ln69_reg_887[2], add_ln69_reg_887[2], add_ln69_reg_887[2], add_ln69_reg_887[2], add_ln69_reg_887[2], add_ln69_reg_887[2], add_ln69_reg_887[2], add_ln69_reg_887 };
assign grp_fu_590_p0 = { op_13_V_reg_897[31], op_13_V_reg_897, 7'h00 };
assign grp_fu_590_p1 = { op_9[7], op_9[7], op_9[7], op_9[7], op_9[7], op_9[7], op_9[7], op_9[7], op_9[7], op_9[7], op_9[7], op_9[7], op_9[7], op_9[7], op_9[7], op_9[7], op_9[7], op_9[7], op_9[7], op_9[7], op_9[7], op_9[7], op_9[7], op_9[7], op_9[7], op_9[7], op_9[7], op_9[7], op_9[7], op_9[7], op_9[7], op_9[7], op_9 };
assign grp_fu_642_p1 = { ret_V_13_reg_749[3], ret_V_13_reg_749[3], ret_V_13_reg_749[3], ret_V_13_reg_749[3], ret_V_13_reg_749[3], ret_V_13_reg_749[3], ret_V_13_reg_749[3], ret_V_13_reg_749[3], ret_V_13_reg_749[3], ret_V_13_reg_749[3], ret_V_13_reg_749[3], ret_V_13_reg_749[3], ret_V_13_reg_749[3], ret_V_13_reg_749[3], ret_V_13_reg_749[3], ret_V_13_reg_749[3], ret_V_13_reg_749[3], ret_V_13_reg_749[3], ret_V_13_reg_749[3], ret_V_13_reg_749[3], ret_V_13_reg_749[3], ret_V_13_reg_749[3], ret_V_13_reg_749[3], ret_V_13_reg_749[3], ret_V_13_reg_749[3], ret_V_13_reg_749[3], ret_V_13_reg_749[3], ret_V_13_reg_749[3], ret_V_13_reg_749 };
assign lhs_fu_229_p3 = { op_3, 2'h0 };
assign op_15 = grp_fu_642_p2;
assign p_Result_1_fu_535_p3 = ret_V_15_reg_855[2];
assign p_Result_2_fu_620_p3 = ret_V_17_reg_917[39];
assign p_Result_s_fu_322_p3 = ret_V_12_reg_674[10];
assign ret_V_2_fu_341_p1 = op_4;
assign rhs_1_fu_579_p3 = { op_13_V_reg_897, 7'h00 };
assign sext_ln545_1_fu_376_p1 = { ret_V_14_reg_771[1], ret_V_14_reg_771[1], ret_V_14_reg_771[1], ret_V_14_reg_771[1], ret_V_14_reg_771[1], ret_V_14_reg_771[1], ret_V_14_reg_771[1], ret_V_14_reg_771[1], ret_V_14_reg_771[1], ret_V_14_reg_771[1], ret_V_14_reg_771[1], ret_V_14_reg_771[1], ret_V_14_reg_771[1], ret_V_14_reg_771[1], ret_V_14_reg_771[1], ret_V_14_reg_771[1], ret_V_14_reg_771[1], ret_V_14_reg_771[1], ret_V_14_reg_771[1], ret_V_14_reg_771[1], ret_V_14_reg_771[1], ret_V_14_reg_771[1], ret_V_14_reg_771[1], ret_V_14_reg_771[1], ret_V_14_reg_771[1], ret_V_14_reg_771[1], ret_V_14_reg_771[1], ret_V_14_reg_771[1], ret_V_14_reg_771[1], ret_V_14_reg_771[1], ret_V_14_reg_771 };
assign sext_ln703_1_fu_509_p0 = op_6;
assign sext_ln703_2_fu_576_p0 = op_9;
assign sext_ln703_fu_241_p0 = op_4;
assign tmp_3_fu_379_p3 = loop_1_loop_var_3_0_reg_183[31];
assign tmp_fu_217_p1 = op_4;
assign trunc_ln1192_fu_532_p0 = op_6;
assign trunc_ln1192_fu_532_p1 = op_6[0];
assign trunc_ln851_1_fu_350_p0 = op_4;
assign trunc_ln851_1_fu_350_p1 = op_4[1:0];
assign trunc_ln851_2_fu_596_p0 = op_9;
assign trunc_ln851_2_fu_596_p1 = op_9[6:0];
assign trunc_ln851_fu_261_p1 = grp_fu_245_p2[1:0];
assign \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.ain_s0  = \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.a ;
assign \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.s  = { \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.fas_s2 , \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.sum_s1  };
assign \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.u2.a  = \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.ain_s1 ;
assign \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.u2.b  = \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.bin_s1 ;
assign \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.u2.cin  = \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.carry_s1 ;
assign \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.facout_s2  = \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.u2.cout ;
assign \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.fas_s2  = \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.u2.s ;
assign \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.u1.a  = \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.a [4:0];
assign \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.u1.b  = \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.bin_s0 [4:0];
assign \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.u1.cin  = 1'h1;
assign \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.facout_s1  = \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.u1.cout ;
assign \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.fas_s1  = \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.u1.s ;
assign \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.a  = \sub_11s_11s_11_2_1_U1.din0 ;
assign \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.b  = \sub_11s_11s_11_2_1_U1.din1 ;
assign \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.ce  = \sub_11s_11s_11_2_1_U1.ce ;
assign \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.clk  = \sub_11s_11s_11_2_1_U1.clk ;
assign \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.reset  = \sub_11s_11s_11_2_1_U1.reset ;
assign \sub_11s_11s_11_2_1_U1.dout  = \sub_11s_11s_11_2_1_U1.top_sub_11s_11s_11_2_1_Adder_0_U.s ;
assign \sub_11s_11s_11_2_1_U1.ce  = 1'h1;
assign \sub_11s_11s_11_2_1_U1.clk  = ap_clk;
assign \sub_11s_11s_11_2_1_U1.din0  = { op_3[7], op_3, 2'h0 };
assign \sub_11s_11s_11_2_1_U1.din1  = { op_4[3], op_4[3], op_4[3], op_4[3], op_4[3], op_4[3], op_4[3], op_4 };
assign grp_fu_245_p2 = \sub_11s_11s_11_2_1_U1.dout ;
assign \sub_11s_11s_11_2_1_U1.reset  = ap_rst;
assign \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.ain_s0  = \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.a ;
assign \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.bin_s0  = \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.b ;
assign \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.s  = { \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.fas_s2 , \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.sum_s1  };
assign \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.u2.a  = \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.ain_s1 ;
assign \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.u2.b  = \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.bin_s1 ;
assign \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.u2.cin  = \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.carry_s1 ;
assign \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.facout_s2  = \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.u2.cout ;
assign \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.fas_s2  = \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.u2.s ;
assign \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.u1.a  = \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.a [1:0];
assign \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.u1.b  = \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.b [1:0];
assign \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.u1.cin  = 1'h0;
assign \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.facout_s1  = \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.u1.cout ;
assign \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.fas_s1  = \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.u1.s ;
assign \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.a  = \add_4ns_4ns_4_2_1_U2.din0 ;
assign \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.b  = \add_4ns_4ns_4_2_1_U2.din1 ;
assign \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.ce  = \add_4ns_4ns_4_2_1_U2.ce ;
assign \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.clk  = \add_4ns_4ns_4_2_1_U2.clk ;
assign \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.reset  = \add_4ns_4ns_4_2_1_U2.reset ;
assign \add_4ns_4ns_4_2_1_U2.dout  = \add_4ns_4ns_4_2_1_U2.top_add_4ns_4ns_4_2_1_Adder_1_U.s ;
assign \add_4ns_4ns_4_2_1_U2.ce  = 1'h1;
assign \add_4ns_4ns_4_2_1_U2.clk  = ap_clk;
assign \add_4ns_4ns_4_2_1_U2.din0  = ret_V_cast_reg_679;
assign \add_4ns_4ns_4_2_1_U2.din1  = 4'h1;
assign grp_fu_270_p2 = \add_4ns_4ns_4_2_1_U2.dout ;
assign \add_4ns_4ns_4_2_1_U2.reset  = ap_rst;
assign \add_40s_40s_40_2_1_U16.top_add_40s_40s_40_2_1_Adder_7_U.ain_s0  = \add_40s_40s_40_2_1_U16.top_add_40s_40s_40_2_1_Adder_7_U.a ;
assign \add_40s_40s_40_2_1_U16.top_add_40s_40s_40_2_1_Adder_7_U.bin_s0  = \add_40s_40s_40_2_1_U16.top_add_40s_40s_40_2_1_Adder_7_U.b ;
assign \add_40s_40s_40_2_1_U16.top_add_40s_40s_40_2_1_Adder_7_U.s  = { \add_40s_40s_40_2_1_U16.top_add_40s_40s_40_2_1_Adder_7_U.fas_s2 , \add_40s_40s_40_2_1_U16.top_add_40s_40s_40_2_1_Adder_7_U.sum_s1  };
assign \add_40s_40s_40_2_1_U16.top_add_40s_40s_40_2_1_Adder_7_U.u2.a  = \add_40s_40s_40_2_1_U16.top_add_40s_40s_40_2_1_Adder_7_U.ain_s1 ;
assign \add_40s_40s_40_2_1_U16.top_add_40s_40s_40_2_1_Adder_7_U.u2.b  = \add_40s_40s_40_2_1_U16.top_add_40s_40s_40_2_1_Adder_7_U.bin_s1 ;
assign \add_40s_40s_40_2_1_U16.top_add_40s_40s_40_2_1_Adder_7_U.u2.cin  = \add_40s_40s_40_2_1_U16.top_add_40s_40s_40_2_1_Adder_7_U.carry_s1 ;
assign \add_40s_40s_40_2_1_U16.top_add_40s_40s_40_2_1_Adder_7_U.facout_s2  = \add_40s_40s_40_2_1_U16.top_add_40s_40s_40_2_1_Adder_7_U.u2.cout ;
assign \add_40s_40s_40_2_1_U16.top_add_40s_40s_40_2_1_Adder_7_U.fas_s2  = \add_40s_40s_40_2_1_U16.top_add_40s_40s_40_2_1_Adder_7_U.u2.s ;
assign \add_40s_40s_40_2_1_U16.top_add_40s_40s_40_2_1_Adder_7_U.u1.a  = \add_40s_40s_40_2_1_U16.top_add_40s_40s_40_2_1_Adder_7_U.a [19:0];
assign \add_40s_40s_40_2_1_U16.top_add_40s_40s_40_2_1_Adder_7_U.u1.b  = \add_40s_40s_40_2_1_U16.top_add_40s_40s_40_2_1_Adder_7_U.b [19:0];
assign \add_40s_40s_40_2_1_U16.top_add_40s_40s_40_2_1_Adder_7_U.u1.cin  = 1'h0;
assign \add_40s_40s_40_2_1_U16.top_add_40s_40s_40_2_1_Adder_7_U.facout_s1  = \add_40s_40s_40_2_1_U16.top_add_40s_40s_40_2_1_Adder_7_U.u1.cout ;
assign \add_40s_40s_40_2_1_U16.top_add_40s_40s_40_2_1_Adder_7_U.fas_s1  = \add_40s_40s_40_2_1_U16.top_add_40s_40s_40_2_1_Adder_7_U.u1.s ;
assign \add_40s_40s_40_2_1_U16.top_add_40s_40s_40_2_1_Adder_7_U.a  = \add_40s_40s_40_2_1_U16.din0 ;
assign \add_40s_40s_40_2_1_U16.top_add_40s_40s_40_2_1_Adder_7_U.b  = \add_40s_40s_40_2_1_U16.din1 ;
assign \add_40s_40s_40_2_1_U16.top_add_40s_40s_40_2_1_Adder_7_U.ce  = \add_40s_40s_40_2_1_U16.ce ;
assign \add_40s_40s_40_2_1_U16.top_add_40s_40s_40_2_1_Adder_7_U.clk  = \add_40s_40s_40_2_1_U16.clk ;
assign \add_40s_40s_40_2_1_U16.top_add_40s_40s_40_2_1_Adder_7_U.reset  = \add_40s_40s_40_2_1_U16.reset ;
assign \add_40s_40s_40_2_1_U16.dout  = \add_40s_40s_40_2_1_U16.top_add_40s_40s_40_2_1_Adder_7_U.s ;
assign \add_40s_40s_40_2_1_U16.ce  = 1'h1;
assign \add_40s_40s_40_2_1_U16.clk  = ap_clk;
assign \add_40s_40s_40_2_1_U16.din0  = { op_13_V_reg_897[31], op_13_V_reg_897, 7'h00 };
assign \add_40s_40s_40_2_1_U16.din1  = { op_9[7], op_9[7], op_9[7], op_9[7], op_9[7], op_9[7], op_9[7], op_9[7], op_9[7], op_9[7], op_9[7], op_9[7], op_9[7], op_9[7], op_9[7], op_9[7], op_9[7], op_9[7], op_9[7], op_9[7], op_9[7], op_9[7], op_9[7], op_9[7], op_9[7], op_9[7], op_9[7], op_9[7], op_9[7], op_9[7], op_9[7], op_9[7], op_9 };
assign grp_fu_590_p2 = \add_40s_40s_40_2_1_U16.dout ;
assign \add_40s_40s_40_2_1_U16.reset  = ap_rst;
assign \add_3s_3ns_3_2_1_U14.top_add_3s_3ns_3_2_1_Adder_5_U.ain_s0  = \add_3s_3ns_3_2_1_U14.top_add_3s_3ns_3_2_1_Adder_5_U.a ;
assign \add_3s_3ns_3_2_1_U14.top_add_3s_3ns_3_2_1_Adder_5_U.bin_s0  = \add_3s_3ns_3_2_1_U14.top_add_3s_3ns_3_2_1_Adder_5_U.b ;
assign \add_3s_3ns_3_2_1_U14.top_add_3s_3ns_3_2_1_Adder_5_U.s  = { \add_3s_3ns_3_2_1_U14.top_add_3s_3ns_3_2_1_Adder_5_U.fas_s2 , \add_3s_3ns_3_2_1_U14.top_add_3s_3ns_3_2_1_Adder_5_U.sum_s1  };
assign \add_3s_3ns_3_2_1_U14.top_add_3s_3ns_3_2_1_Adder_5_U.u2.a  = \add_3s_3ns_3_2_1_U14.top_add_3s_3ns_3_2_1_Adder_5_U.ain_s1 ;
assign \add_3s_3ns_3_2_1_U14.top_add_3s_3ns_3_2_1_Adder_5_U.u2.b  = \add_3s_3ns_3_2_1_U14.top_add_3s_3ns_3_2_1_Adder_5_U.bin_s1 ;
assign \add_3s_3ns_3_2_1_U14.top_add_3s_3ns_3_2_1_Adder_5_U.u2.cin  = \add_3s_3ns_3_2_1_U14.top_add_3s_3ns_3_2_1_Adder_5_U.carry_s1 ;
assign \add_3s_3ns_3_2_1_U14.top_add_3s_3ns_3_2_1_Adder_5_U.facout_s2  = \add_3s_3ns_3_2_1_U14.top_add_3s_3ns_3_2_1_Adder_5_U.u2.cout ;
assign \add_3s_3ns_3_2_1_U14.top_add_3s_3ns_3_2_1_Adder_5_U.fas_s2  = \add_3s_3ns_3_2_1_U14.top_add_3s_3ns_3_2_1_Adder_5_U.u2.s ;
assign \add_3s_3ns_3_2_1_U14.top_add_3s_3ns_3_2_1_Adder_5_U.u1.a  = \add_3s_3ns_3_2_1_U14.top_add_3s_3ns_3_2_1_Adder_5_U.a [0];
assign \add_3s_3ns_3_2_1_U14.top_add_3s_3ns_3_2_1_Adder_5_U.u1.b  = \add_3s_3ns_3_2_1_U14.top_add_3s_3ns_3_2_1_Adder_5_U.b [0];
assign \add_3s_3ns_3_2_1_U14.top_add_3s_3ns_3_2_1_Adder_5_U.u1.cin  = 1'h0;
assign \add_3s_3ns_3_2_1_U14.top_add_3s_3ns_3_2_1_Adder_5_U.facout_s1  = \add_3s_3ns_3_2_1_U14.top_add_3s_3ns_3_2_1_Adder_5_U.u1.cout ;
assign \add_3s_3ns_3_2_1_U14.top_add_3s_3ns_3_2_1_Adder_5_U.fas_s1  = \add_3s_3ns_3_2_1_U14.top_add_3s_3ns_3_2_1_Adder_5_U.u1.s ;
assign \add_3s_3ns_3_2_1_U14.top_add_3s_3ns_3_2_1_Adder_5_U.a  = \add_3s_3ns_3_2_1_U14.din0 ;
assign \add_3s_3ns_3_2_1_U14.top_add_3s_3ns_3_2_1_Adder_5_U.b  = \add_3s_3ns_3_2_1_U14.din1 ;
assign \add_3s_3ns_3_2_1_U14.top_add_3s_3ns_3_2_1_Adder_5_U.ce  = \add_3s_3ns_3_2_1_U14.ce ;
assign \add_3s_3ns_3_2_1_U14.top_add_3s_3ns_3_2_1_Adder_5_U.clk  = \add_3s_3ns_3_2_1_U14.clk ;
assign \add_3s_3ns_3_2_1_U14.top_add_3s_3ns_3_2_1_Adder_5_U.reset  = \add_3s_3ns_3_2_1_U14.reset ;
assign \add_3s_3ns_3_2_1_U14.dout  = \add_3s_3ns_3_2_1_U14.top_add_3s_3ns_3_2_1_Adder_5_U.s ;
assign \add_3s_3ns_3_2_1_U14.ce  = 1'h1;
assign \add_3s_3ns_3_2_1_U14.clk  = ap_clk;
assign \add_3s_3ns_3_2_1_U14.din0  = { ret_V_16_reg_872[1], ret_V_16_reg_872 };
assign \add_3s_3ns_3_2_1_U14.din1  = { 2'h0, op_7 };
assign grp_fu_561_p2 = \add_3s_3ns_3_2_1_U14.dout ;
assign \add_3s_3ns_3_2_1_U14.reset  = ap_rst;
assign \add_3ns_3s_3_2_1_U12.top_add_3ns_3s_3_2_1_Adder_4_U.ain_s0  = \add_3ns_3s_3_2_1_U12.top_add_3ns_3s_3_2_1_Adder_4_U.a ;
assign \add_3ns_3s_3_2_1_U12.top_add_3ns_3s_3_2_1_Adder_4_U.bin_s0  = \add_3ns_3s_3_2_1_U12.top_add_3ns_3s_3_2_1_Adder_4_U.b ;
assign \add_3ns_3s_3_2_1_U12.top_add_3ns_3s_3_2_1_Adder_4_U.s  = { \add_3ns_3s_3_2_1_U12.top_add_3ns_3s_3_2_1_Adder_4_U.fas_s2 , \add_3ns_3s_3_2_1_U12.top_add_3ns_3s_3_2_1_Adder_4_U.sum_s1  };
assign \add_3ns_3s_3_2_1_U12.top_add_3ns_3s_3_2_1_Adder_4_U.u2.a  = \add_3ns_3s_3_2_1_U12.top_add_3ns_3s_3_2_1_Adder_4_U.ain_s1 ;
assign \add_3ns_3s_3_2_1_U12.top_add_3ns_3s_3_2_1_Adder_4_U.u2.b  = \add_3ns_3s_3_2_1_U12.top_add_3ns_3s_3_2_1_Adder_4_U.bin_s1 ;
assign \add_3ns_3s_3_2_1_U12.top_add_3ns_3s_3_2_1_Adder_4_U.u2.cin  = \add_3ns_3s_3_2_1_U12.top_add_3ns_3s_3_2_1_Adder_4_U.carry_s1 ;
assign \add_3ns_3s_3_2_1_U12.top_add_3ns_3s_3_2_1_Adder_4_U.facout_s2  = \add_3ns_3s_3_2_1_U12.top_add_3ns_3s_3_2_1_Adder_4_U.u2.cout ;
assign \add_3ns_3s_3_2_1_U12.top_add_3ns_3s_3_2_1_Adder_4_U.fas_s2  = \add_3ns_3s_3_2_1_U12.top_add_3ns_3s_3_2_1_Adder_4_U.u2.s ;
assign \add_3ns_3s_3_2_1_U12.top_add_3ns_3s_3_2_1_Adder_4_U.u1.a  = \add_3ns_3s_3_2_1_U12.top_add_3ns_3s_3_2_1_Adder_4_U.a [0];
assign \add_3ns_3s_3_2_1_U12.top_add_3ns_3s_3_2_1_Adder_4_U.u1.b  = \add_3ns_3s_3_2_1_U12.top_add_3ns_3s_3_2_1_Adder_4_U.b [0];
assign \add_3ns_3s_3_2_1_U12.top_add_3ns_3s_3_2_1_Adder_4_U.u1.cin  = 1'h0;
assign \add_3ns_3s_3_2_1_U12.top_add_3ns_3s_3_2_1_Adder_4_U.facout_s1  = \add_3ns_3s_3_2_1_U12.top_add_3ns_3s_3_2_1_Adder_4_U.u1.cout ;
assign \add_3ns_3s_3_2_1_U12.top_add_3ns_3s_3_2_1_Adder_4_U.fas_s1  = \add_3ns_3s_3_2_1_U12.top_add_3ns_3s_3_2_1_Adder_4_U.u1.s ;
assign \add_3ns_3s_3_2_1_U12.top_add_3ns_3s_3_2_1_Adder_4_U.a  = \add_3ns_3s_3_2_1_U12.din0 ;
assign \add_3ns_3s_3_2_1_U12.top_add_3ns_3s_3_2_1_Adder_4_U.b  = \add_3ns_3s_3_2_1_U12.din1 ;
assign \add_3ns_3s_3_2_1_U12.top_add_3ns_3s_3_2_1_Adder_4_U.ce  = \add_3ns_3s_3_2_1_U12.ce ;
assign \add_3ns_3s_3_2_1_U12.top_add_3ns_3s_3_2_1_Adder_4_U.clk  = \add_3ns_3s_3_2_1_U12.clk ;
assign \add_3ns_3s_3_2_1_U12.top_add_3ns_3s_3_2_1_Adder_4_U.reset  = \add_3ns_3s_3_2_1_U12.reset ;
assign \add_3ns_3s_3_2_1_U12.dout  = \add_3ns_3s_3_2_1_U12.top_add_3ns_3s_3_2_1_Adder_4_U.s ;
assign \add_3ns_3s_3_2_1_U12.ce  = 1'h1;
assign \add_3ns_3s_3_2_1_U12.clk  = ap_clk;
assign \add_3ns_3s_3_2_1_U12.din0  = select_ln703_reg_840;
assign \add_3ns_3s_3_2_1_U12.din1  = { op_6[1], op_6 };
assign grp_fu_512_p2 = \add_3ns_3s_3_2_1_U12.dout ;
assign \add_3ns_3s_3_2_1_U12.reset  = ap_rst;
assign \add_32s_32ns_32_2_1_U15.top_add_32s_32ns_32_2_1_Adder_6_U.ain_s0  = \add_32s_32ns_32_2_1_U15.top_add_32s_32ns_32_2_1_Adder_6_U.a ;
assign \add_32s_32ns_32_2_1_U15.top_add_32s_32ns_32_2_1_Adder_6_U.bin_s0  = \add_32s_32ns_32_2_1_U15.top_add_32s_32ns_32_2_1_Adder_6_U.b ;
assign \add_32s_32ns_32_2_1_U15.top_add_32s_32ns_32_2_1_Adder_6_U.s  = { \add_32s_32ns_32_2_1_U15.top_add_32s_32ns_32_2_1_Adder_6_U.fas_s2 , \add_32s_32ns_32_2_1_U15.top_add_32s_32ns_32_2_1_Adder_6_U.sum_s1  };
assign \add_32s_32ns_32_2_1_U15.top_add_32s_32ns_32_2_1_Adder_6_U.u2.a  = \add_32s_32ns_32_2_1_U15.top_add_32s_32ns_32_2_1_Adder_6_U.ain_s1 ;
assign \add_32s_32ns_32_2_1_U15.top_add_32s_32ns_32_2_1_Adder_6_U.u2.b  = \add_32s_32ns_32_2_1_U15.top_add_32s_32ns_32_2_1_Adder_6_U.bin_s1 ;
assign \add_32s_32ns_32_2_1_U15.top_add_32s_32ns_32_2_1_Adder_6_U.u2.cin  = \add_32s_32ns_32_2_1_U15.top_add_32s_32ns_32_2_1_Adder_6_U.carry_s1 ;
assign \add_32s_32ns_32_2_1_U15.top_add_32s_32ns_32_2_1_Adder_6_U.facout_s2  = \add_32s_32ns_32_2_1_U15.top_add_32s_32ns_32_2_1_Adder_6_U.u2.cout ;
assign \add_32s_32ns_32_2_1_U15.top_add_32s_32ns_32_2_1_Adder_6_U.fas_s2  = \add_32s_32ns_32_2_1_U15.top_add_32s_32ns_32_2_1_Adder_6_U.u2.s ;
assign \add_32s_32ns_32_2_1_U15.top_add_32s_32ns_32_2_1_Adder_6_U.u1.a  = \add_32s_32ns_32_2_1_U15.top_add_32s_32ns_32_2_1_Adder_6_U.a [15:0];
assign \add_32s_32ns_32_2_1_U15.top_add_32s_32ns_32_2_1_Adder_6_U.u1.b  = \add_32s_32ns_32_2_1_U15.top_add_32s_32ns_32_2_1_Adder_6_U.b [15:0];
assign \add_32s_32ns_32_2_1_U15.top_add_32s_32ns_32_2_1_Adder_6_U.u1.cin  = 1'h0;
assign \add_32s_32ns_32_2_1_U15.top_add_32s_32ns_32_2_1_Adder_6_U.facout_s1  = \add_32s_32ns_32_2_1_U15.top_add_32s_32ns_32_2_1_Adder_6_U.u1.cout ;
assign \add_32s_32ns_32_2_1_U15.top_add_32s_32ns_32_2_1_Adder_6_U.fas_s1  = \add_32s_32ns_32_2_1_U15.top_add_32s_32ns_32_2_1_Adder_6_U.u1.s ;
assign \add_32s_32ns_32_2_1_U15.top_add_32s_32ns_32_2_1_Adder_6_U.a  = \add_32s_32ns_32_2_1_U15.din0 ;
assign \add_32s_32ns_32_2_1_U15.top_add_32s_32ns_32_2_1_Adder_6_U.b  = \add_32s_32ns_32_2_1_U15.din1 ;
assign \add_32s_32ns_32_2_1_U15.top_add_32s_32ns_32_2_1_Adder_6_U.ce  = \add_32s_32ns_32_2_1_U15.ce ;
assign \add_32s_32ns_32_2_1_U15.top_add_32s_32ns_32_2_1_Adder_6_U.clk  = \add_32s_32ns_32_2_1_U15.clk ;
assign \add_32s_32ns_32_2_1_U15.top_add_32s_32ns_32_2_1_Adder_6_U.reset  = \add_32s_32ns_32_2_1_U15.reset ;
assign \add_32s_32ns_32_2_1_U15.dout  = \add_32s_32ns_32_2_1_U15.top_add_32s_32ns_32_2_1_Adder_6_U.s ;
assign \add_32s_32ns_32_2_1_U15.ce  = 1'h1;
assign \add_32s_32ns_32_2_1_U15.clk  = ap_clk;
assign \add_32s_32ns_32_2_1_U15.din0  = { add_ln69_reg_887[2], add_ln69_reg_887[2], add_ln69_reg_887[2], add_ln69_reg_887[2], add_ln69_reg_887[2], add_ln69_reg_887[2], add_ln69_reg_887[2], add_ln69_reg_887[2], add_ln69_reg_887[2], add_ln69_reg_887[2], add_ln69_reg_887[2], add_ln69_reg_887[2], add_ln69_reg_887[2], add_ln69_reg_887[2], add_ln69_reg_887[2], add_ln69_reg_887[2], add_ln69_reg_887[2], add_ln69_reg_887[2], add_ln69_reg_887[2], add_ln69_reg_887[2], add_ln69_reg_887[2], add_ln69_reg_887[2], add_ln69_reg_887[2], add_ln69_reg_887[2], add_ln69_reg_887[2], add_ln69_reg_887[2], add_ln69_reg_887[2], add_ln69_reg_887[2], add_ln69_reg_887[2], add_ln69_reg_887 };
assign \add_32s_32ns_32_2_1_U15.din1  = op_8_V_reg_204;
assign grp_fu_570_p2 = \add_32s_32ns_32_2_1_U15.dout ;
assign \add_32s_32ns_32_2_1_U15.reset  = ap_rst;
assign \add_32ns_32s_32_2_1_U18.top_add_32ns_32s_32_2_1_Adder_8_U.ain_s0  = \add_32ns_32s_32_2_1_U18.top_add_32ns_32s_32_2_1_Adder_8_U.a ;
assign \add_32ns_32s_32_2_1_U18.top_add_32ns_32s_32_2_1_Adder_8_U.bin_s0  = \add_32ns_32s_32_2_1_U18.top_add_32ns_32s_32_2_1_Adder_8_U.b ;
assign \add_32ns_32s_32_2_1_U18.top_add_32ns_32s_32_2_1_Adder_8_U.s  = { \add_32ns_32s_32_2_1_U18.top_add_32ns_32s_32_2_1_Adder_8_U.fas_s2 , \add_32ns_32s_32_2_1_U18.top_add_32ns_32s_32_2_1_Adder_8_U.sum_s1  };
assign \add_32ns_32s_32_2_1_U18.top_add_32ns_32s_32_2_1_Adder_8_U.u2.a  = \add_32ns_32s_32_2_1_U18.top_add_32ns_32s_32_2_1_Adder_8_U.ain_s1 ;
assign \add_32ns_32s_32_2_1_U18.top_add_32ns_32s_32_2_1_Adder_8_U.u2.b  = \add_32ns_32s_32_2_1_U18.top_add_32ns_32s_32_2_1_Adder_8_U.bin_s1 ;
assign \add_32ns_32s_32_2_1_U18.top_add_32ns_32s_32_2_1_Adder_8_U.u2.cin  = \add_32ns_32s_32_2_1_U18.top_add_32ns_32s_32_2_1_Adder_8_U.carry_s1 ;
assign \add_32ns_32s_32_2_1_U18.top_add_32ns_32s_32_2_1_Adder_8_U.facout_s2  = \add_32ns_32s_32_2_1_U18.top_add_32ns_32s_32_2_1_Adder_8_U.u2.cout ;
assign \add_32ns_32s_32_2_1_U18.top_add_32ns_32s_32_2_1_Adder_8_U.fas_s2  = \add_32ns_32s_32_2_1_U18.top_add_32ns_32s_32_2_1_Adder_8_U.u2.s ;
assign \add_32ns_32s_32_2_1_U18.top_add_32ns_32s_32_2_1_Adder_8_U.u1.a  = \add_32ns_32s_32_2_1_U18.top_add_32ns_32s_32_2_1_Adder_8_U.a [15:0];
assign \add_32ns_32s_32_2_1_U18.top_add_32ns_32s_32_2_1_Adder_8_U.u1.b  = \add_32ns_32s_32_2_1_U18.top_add_32ns_32s_32_2_1_Adder_8_U.b [15:0];
assign \add_32ns_32s_32_2_1_U18.top_add_32ns_32s_32_2_1_Adder_8_U.u1.cin  = 1'h0;
assign \add_32ns_32s_32_2_1_U18.top_add_32ns_32s_32_2_1_Adder_8_U.facout_s1  = \add_32ns_32s_32_2_1_U18.top_add_32ns_32s_32_2_1_Adder_8_U.u1.cout ;
assign \add_32ns_32s_32_2_1_U18.top_add_32ns_32s_32_2_1_Adder_8_U.fas_s1  = \add_32ns_32s_32_2_1_U18.top_add_32ns_32s_32_2_1_Adder_8_U.u1.s ;
assign \add_32ns_32s_32_2_1_U18.top_add_32ns_32s_32_2_1_Adder_8_U.a  = \add_32ns_32s_32_2_1_U18.din0 ;
assign \add_32ns_32s_32_2_1_U18.top_add_32ns_32s_32_2_1_Adder_8_U.b  = \add_32ns_32s_32_2_1_U18.din1 ;
assign \add_32ns_32s_32_2_1_U18.top_add_32ns_32s_32_2_1_Adder_8_U.ce  = \add_32ns_32s_32_2_1_U18.ce ;
assign \add_32ns_32s_32_2_1_U18.top_add_32ns_32s_32_2_1_Adder_8_U.clk  = \add_32ns_32s_32_2_1_U18.clk ;
assign \add_32ns_32s_32_2_1_U18.top_add_32ns_32s_32_2_1_Adder_8_U.reset  = \add_32ns_32s_32_2_1_U18.reset ;
assign \add_32ns_32s_32_2_1_U18.dout  = \add_32ns_32s_32_2_1_U18.top_add_32ns_32s_32_2_1_Adder_8_U.s ;
assign \add_32ns_32s_32_2_1_U18.ce  = 1'h1;
assign \add_32ns_32s_32_2_1_U18.clk  = ap_clk;
assign \add_32ns_32s_32_2_1_U18.din0  = ret_V_18_reg_934;
assign \add_32ns_32s_32_2_1_U18.din1  = { ret_V_13_reg_749[3], ret_V_13_reg_749[3], ret_V_13_reg_749[3], ret_V_13_reg_749[3], ret_V_13_reg_749[3], ret_V_13_reg_749[3], ret_V_13_reg_749[3], ret_V_13_reg_749[3], ret_V_13_reg_749[3], ret_V_13_reg_749[3], ret_V_13_reg_749[3], ret_V_13_reg_749[3], ret_V_13_reg_749[3], ret_V_13_reg_749[3], ret_V_13_reg_749[3], ret_V_13_reg_749[3], ret_V_13_reg_749[3], ret_V_13_reg_749[3], ret_V_13_reg_749[3], ret_V_13_reg_749[3], ret_V_13_reg_749[3], ret_V_13_reg_749[3], ret_V_13_reg_749[3], ret_V_13_reg_749[3], ret_V_13_reg_749[3], ret_V_13_reg_749[3], ret_V_13_reg_749[3], ret_V_13_reg_749[3], ret_V_13_reg_749 };
assign grp_fu_642_p2 = \add_32ns_32s_32_2_1_U18.dout ;
assign \add_32ns_32s_32_2_1_U18.reset  = ap_rst;
assign \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_3_U.ain_s0  = \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_3_U.a ;
assign \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_3_U.bin_s0  = \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_3_U.b ;
assign \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_3_U.s  = { \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_3_U.fas_s2 , \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_3_U.sum_s1  };
assign \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.a  = \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_3_U.ain_s1 ;
assign \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.b  = \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_3_U.bin_s1 ;
assign \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.cin  = \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_3_U.carry_s1 ;
assign \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_3_U.facout_s2  = \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.cout ;
assign \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_3_U.fas_s2  = \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.s ;
assign \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.a  = \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_3_U.a [15:0];
assign \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.b  = \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_3_U.b [15:0];
assign \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.cin  = 1'h0;
assign \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_3_U.facout_s1  = \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.cout ;
assign \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_3_U.fas_s1  = \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.s ;
assign \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_3_U.a  = \add_32ns_32ns_32_2_1_U9.din0 ;
assign \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_3_U.b  = \add_32ns_32ns_32_2_1_U9.din1 ;
assign \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_3_U.ce  = \add_32ns_32ns_32_2_1_U9.ce ;
assign \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_3_U.clk  = \add_32ns_32ns_32_2_1_U9.clk ;
assign \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_3_U.reset  = \add_32ns_32ns_32_2_1_U9.reset ;
assign \add_32ns_32ns_32_2_1_U9.dout  = \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_3_U.s ;
assign \add_32ns_32ns_32_2_1_U9.ce  = 1'h1;
assign \add_32ns_32ns_32_2_1_U9.clk  = ap_clk;
assign \add_32ns_32ns_32_2_1_U9.din0  = loop_1_loop_var_3_0_reg_183;
assign \add_32ns_32ns_32_2_1_U9.din1  = 32'd24;
assign grp_fu_435_p2 = \add_32ns_32ns_32_2_1_U9.dout ;
assign \add_32ns_32ns_32_2_1_U9.reset  = ap_rst;
assign \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_3_U.ain_s0  = \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_3_U.a ;
assign \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_3_U.bin_s0  = \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_3_U.b ;
assign \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_3_U.s  = { \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_3_U.fas_s2 , \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_3_U.sum_s1  };
assign \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.a  = \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_3_U.ain_s1 ;
assign \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.b  = \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_3_U.bin_s1 ;
assign \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.cin  = \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_3_U.carry_s1 ;
assign \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_3_U.facout_s2  = \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.cout ;
assign \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_3_U.fas_s2  = \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.s ;
assign \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.a  = \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_3_U.a [15:0];
assign \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.b  = \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_3_U.b [15:0];
assign \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.cin  = 1'h0;
assign \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_3_U.facout_s1  = \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.cout ;
assign \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_3_U.fas_s1  = \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.s ;
assign \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_3_U.a  = \add_32ns_32ns_32_2_1_U8.din0 ;
assign \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_3_U.b  = \add_32ns_32ns_32_2_1_U8.din1 ;
assign \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_3_U.ce  = \add_32ns_32ns_32_2_1_U8.ce ;
assign \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_3_U.clk  = \add_32ns_32ns_32_2_1_U8.clk ;
assign \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_3_U.reset  = \add_32ns_32ns_32_2_1_U8.reset ;
assign \add_32ns_32ns_32_2_1_U8.dout  = \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_3_U.s ;
assign \add_32ns_32ns_32_2_1_U8.ce  = 1'h1;
assign \add_32ns_32ns_32_2_1_U8.clk  = ap_clk;
assign \add_32ns_32ns_32_2_1_U8.din0  = loop_1_loop_var_3_0_reg_183;
assign \add_32ns_32ns_32_2_1_U8.din1  = 32'd20;
assign grp_fu_429_p2 = \add_32ns_32ns_32_2_1_U8.dout ;
assign \add_32ns_32ns_32_2_1_U8.reset  = ap_rst;
assign \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_3_U.ain_s0  = \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_3_U.a ;
assign \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_3_U.bin_s0  = \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_3_U.b ;
assign \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_3_U.s  = { \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_3_U.fas_s2 , \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_3_U.sum_s1  };
assign \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.a  = \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_3_U.ain_s1 ;
assign \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.b  = \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_3_U.bin_s1 ;
assign \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.cin  = \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_3_U.carry_s1 ;
assign \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_3_U.facout_s2  = \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.cout ;
assign \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_3_U.fas_s2  = \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.s ;
assign \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.a  = \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_3_U.a [15:0];
assign \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.b  = \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_3_U.b [15:0];
assign \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.cin  = 1'h0;
assign \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_3_U.facout_s1  = \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.cout ;
assign \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_3_U.fas_s1  = \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.s ;
assign \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_3_U.a  = \add_32ns_32ns_32_2_1_U7.din0 ;
assign \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_3_U.b  = \add_32ns_32ns_32_2_1_U7.din1 ;
assign \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_3_U.ce  = \add_32ns_32ns_32_2_1_U7.ce ;
assign \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_3_U.clk  = \add_32ns_32ns_32_2_1_U7.clk ;
assign \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_3_U.reset  = \add_32ns_32ns_32_2_1_U7.reset ;
assign \add_32ns_32ns_32_2_1_U7.dout  = \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_3_U.s ;
assign \add_32ns_32ns_32_2_1_U7.ce  = 1'h1;
assign \add_32ns_32ns_32_2_1_U7.clk  = ap_clk;
assign \add_32ns_32ns_32_2_1_U7.din0  = loop_1_loop_var_3_0_reg_183;
assign \add_32ns_32ns_32_2_1_U7.din1  = 32'd16;
assign grp_fu_423_p2 = \add_32ns_32ns_32_2_1_U7.dout ;
assign \add_32ns_32ns_32_2_1_U7.reset  = ap_rst;
assign \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_3_U.ain_s0  = \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_3_U.a ;
assign \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_3_U.bin_s0  = \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_3_U.b ;
assign \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_3_U.s  = { \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_3_U.fas_s2 , \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_3_U.sum_s1  };
assign \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.a  = \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_3_U.ain_s1 ;
assign \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.b  = \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_3_U.bin_s1 ;
assign \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.cin  = \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_3_U.carry_s1 ;
assign \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_3_U.facout_s2  = \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.cout ;
assign \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_3_U.fas_s2  = \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.s ;
assign \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.a  = \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_3_U.a [15:0];
assign \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.b  = \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_3_U.b [15:0];
assign \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.cin  = 1'h0;
assign \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_3_U.facout_s1  = \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.cout ;
assign \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_3_U.fas_s1  = \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.s ;
assign \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_3_U.a  = \add_32ns_32ns_32_2_1_U6.din0 ;
assign \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_3_U.b  = \add_32ns_32ns_32_2_1_U6.din1 ;
assign \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_3_U.ce  = \add_32ns_32ns_32_2_1_U6.ce ;
assign \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_3_U.clk  = \add_32ns_32ns_32_2_1_U6.clk ;
assign \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_3_U.reset  = \add_32ns_32ns_32_2_1_U6.reset ;
assign \add_32ns_32ns_32_2_1_U6.dout  = \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_3_U.s ;
assign \add_32ns_32ns_32_2_1_U6.ce  = 1'h1;
assign \add_32ns_32ns_32_2_1_U6.clk  = ap_clk;
assign \add_32ns_32ns_32_2_1_U6.din0  = loop_1_loop_var_3_0_reg_183;
assign \add_32ns_32ns_32_2_1_U6.din1  = 32'd12;
assign grp_fu_417_p2 = \add_32ns_32ns_32_2_1_U6.dout ;
assign \add_32ns_32ns_32_2_1_U6.reset  = ap_rst;
assign \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.ain_s0  = \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.a ;
assign \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.bin_s0  = \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.b ;
assign \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.s  = { \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.fas_s2 , \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.sum_s1  };
assign \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.a  = \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.ain_s1 ;
assign \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.b  = \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.bin_s1 ;
assign \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.cin  = \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.carry_s1 ;
assign \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.facout_s2  = \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.cout ;
assign \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.fas_s2  = \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.s ;
assign \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.a  = \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.a [15:0];
assign \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.b  = \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.b [15:0];
assign \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.cin  = 1'h0;
assign \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.facout_s1  = \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.cout ;
assign \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.fas_s1  = \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.s ;
assign \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.a  = \add_32ns_32ns_32_2_1_U5.din0 ;
assign \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.b  = \add_32ns_32ns_32_2_1_U5.din1 ;
assign \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.ce  = \add_32ns_32ns_32_2_1_U5.ce ;
assign \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.clk  = \add_32ns_32ns_32_2_1_U5.clk ;
assign \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.reset  = \add_32ns_32ns_32_2_1_U5.reset ;
assign \add_32ns_32ns_32_2_1_U5.dout  = \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.s ;
assign \add_32ns_32ns_32_2_1_U5.ce  = 1'h1;
assign \add_32ns_32ns_32_2_1_U5.clk  = ap_clk;
assign \add_32ns_32ns_32_2_1_U5.din0  = loop_1_loop_var_3_0_reg_183;
assign \add_32ns_32ns_32_2_1_U5.din1  = 32'd8;
assign grp_fu_411_p2 = \add_32ns_32ns_32_2_1_U5.dout ;
assign \add_32ns_32ns_32_2_1_U5.reset  = ap_rst;
assign \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.ain_s0  = \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.a ;
assign \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.bin_s0  = \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.b ;
assign \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.s  = { \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.fas_s2 , \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.sum_s1  };
assign \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.a  = \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.ain_s1 ;
assign \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.b  = \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.bin_s1 ;
assign \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.cin  = \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.carry_s1 ;
assign \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.facout_s2  = \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.cout ;
assign \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.fas_s2  = \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.s ;
assign \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.a  = \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.a [15:0];
assign \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.b  = \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.b [15:0];
assign \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.cin  = 1'h0;
assign \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.facout_s1  = \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.cout ;
assign \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.fas_s1  = \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.s ;
assign \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.a  = \add_32ns_32ns_32_2_1_U4.din0 ;
assign \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.b  = \add_32ns_32ns_32_2_1_U4.din1 ;
assign \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.ce  = \add_32ns_32ns_32_2_1_U4.ce ;
assign \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.clk  = \add_32ns_32ns_32_2_1_U4.clk ;
assign \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.reset  = \add_32ns_32ns_32_2_1_U4.reset ;
assign \add_32ns_32ns_32_2_1_U4.dout  = \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.s ;
assign \add_32ns_32ns_32_2_1_U4.ce  = 1'h1;
assign \add_32ns_32ns_32_2_1_U4.clk  = ap_clk;
assign \add_32ns_32ns_32_2_1_U4.din0  = loop_1_loop_var_3_0_reg_183;
assign \add_32ns_32ns_32_2_1_U4.din1  = 32'd4;
assign grp_fu_405_p2 = \add_32ns_32ns_32_2_1_U4.dout ;
assign \add_32ns_32ns_32_2_1_U4.reset  = ap_rst;
assign \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_3_U.ain_s0  = \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_3_U.a ;
assign \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_3_U.bin_s0  = \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_3_U.b ;
assign \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_3_U.s  = { \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_3_U.fas_s2 , \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_3_U.sum_s1  };
assign \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.a  = \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_3_U.ain_s1 ;
assign \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.b  = \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_3_U.bin_s1 ;
assign \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.cin  = \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_3_U.carry_s1 ;
assign \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_3_U.facout_s2  = \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.cout ;
assign \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_3_U.fas_s2  = \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.s ;
assign \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.a  = \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_3_U.a [15:0];
assign \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.b  = \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_3_U.b [15:0];
assign \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.cin  = 1'h0;
assign \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_3_U.facout_s1  = \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.cout ;
assign \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_3_U.fas_s1  = \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.s ;
assign \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_3_U.a  = \add_32ns_32ns_32_2_1_U17.din0 ;
assign \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_3_U.b  = \add_32ns_32ns_32_2_1_U17.din1 ;
assign \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_3_U.ce  = \add_32ns_32ns_32_2_1_U17.ce ;
assign \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_3_U.clk  = \add_32ns_32ns_32_2_1_U17.clk ;
assign \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_3_U.reset  = \add_32ns_32ns_32_2_1_U17.reset ;
assign \add_32ns_32ns_32_2_1_U17.dout  = \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_3_U.s ;
assign \add_32ns_32ns_32_2_1_U17.ce  = 1'h1;
assign \add_32ns_32ns_32_2_1_U17.clk  = ap_clk;
assign \add_32ns_32ns_32_2_1_U17.din0  = ret_V_18_cast_reg_922;
assign \add_32ns_32ns_32_2_1_U17.din1  = 32'd1;
assign grp_fu_615_p2 = \add_32ns_32ns_32_2_1_U17.dout ;
assign \add_32ns_32ns_32_2_1_U17.reset  = ap_rst;
assign \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.ain_s0  = \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.a ;
assign \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.bin_s0  = \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.b ;
assign \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.s  = { \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.fas_s2 , \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.sum_s1  };
assign \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.a  = \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.ain_s1 ;
assign \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.b  = \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.bin_s1 ;
assign \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.cin  = \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.carry_s1 ;
assign \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.facout_s2  = \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.cout ;
assign \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.fas_s2  = \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.s ;
assign \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.a  = \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.a [15:0];
assign \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.b  = \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.b [15:0];
assign \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.cin  = 1'h0;
assign \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.facout_s1  = \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.cout ;
assign \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.fas_s1  = \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.s ;
assign \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.a  = \add_32ns_32ns_32_2_1_U11.din0 ;
assign \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.b  = \add_32ns_32ns_32_2_1_U11.din1 ;
assign \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.ce  = \add_32ns_32ns_32_2_1_U11.ce ;
assign \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.clk  = \add_32ns_32ns_32_2_1_U11.clk ;
assign \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.reset  = \add_32ns_32ns_32_2_1_U11.reset ;
assign \add_32ns_32ns_32_2_1_U11.dout  = \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_3_U.s ;
assign \add_32ns_32ns_32_2_1_U11.ce  = 1'h1;
assign \add_32ns_32ns_32_2_1_U11.clk  = ap_clk;
assign \add_32ns_32ns_32_2_1_U11.din0  = loop_1_loop_var_3_0_reg_183;
assign \add_32ns_32ns_32_2_1_U11.din1  = 32'd32;
assign grp_fu_496_p2 = \add_32ns_32ns_32_2_1_U11.dout ;
assign \add_32ns_32ns_32_2_1_U11.reset  = ap_rst;
assign \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_3_U.ain_s0  = \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_3_U.a ;
assign \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_3_U.bin_s0  = \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_3_U.b ;
assign \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_3_U.s  = { \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_3_U.fas_s2 , \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_3_U.sum_s1  };
assign \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.a  = \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_3_U.ain_s1 ;
assign \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.b  = \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_3_U.bin_s1 ;
assign \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.cin  = \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_3_U.carry_s1 ;
assign \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_3_U.facout_s2  = \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.cout ;
assign \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_3_U.fas_s2  = \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.s ;
assign \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.a  = \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_3_U.a [15:0];
assign \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.b  = \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_3_U.b [15:0];
assign \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.cin  = 1'h0;
assign \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_3_U.facout_s1  = \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.cout ;
assign \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_3_U.fas_s1  = \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.s ;
assign \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_3_U.a  = \add_32ns_32ns_32_2_1_U10.din0 ;
assign \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_3_U.b  = \add_32ns_32ns_32_2_1_U10.din1 ;
assign \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_3_U.ce  = \add_32ns_32ns_32_2_1_U10.ce ;
assign \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_3_U.clk  = \add_32ns_32ns_32_2_1_U10.clk ;
assign \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_3_U.reset  = \add_32ns_32ns_32_2_1_U10.reset ;
assign \add_32ns_32ns_32_2_1_U10.dout  = \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_3_U.s ;
assign \add_32ns_32ns_32_2_1_U10.ce  = 1'h1;
assign \add_32ns_32ns_32_2_1_U10.clk  = ap_clk;
assign \add_32ns_32ns_32_2_1_U10.din0  = loop_1_loop_var_3_0_reg_183;
assign \add_32ns_32ns_32_2_1_U10.din1  = 32'd28;
assign grp_fu_441_p2 = \add_32ns_32ns_32_2_1_U10.dout ;
assign \add_32ns_32ns_32_2_1_U10.reset  = ap_rst;
assign \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.ain_s0  = \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.a ;
assign \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.bin_s0  = \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.b ;
assign \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.s  = { \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.fas_s2 , \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.sum_s1  };
assign \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.u2.a  = \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.ain_s1 ;
assign \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.u2.b  = \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.bin_s1 ;
assign \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.u2.cin  = \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.carry_s1 ;
assign \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.facout_s2  = \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.u2.cout ;
assign \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.fas_s2  = \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.u2.s ;
assign \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.u1.a  = \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.a [0];
assign \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.u1.b  = \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.b [0];
assign \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.u1.cin  = 1'h0;
assign \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.facout_s1  = \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.u1.cout ;
assign \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.fas_s1  = \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.u1.s ;
assign \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.a  = \add_2ns_2ns_2_2_1_U3.din0 ;
assign \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.b  = \add_2ns_2ns_2_2_1_U3.din1 ;
assign \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.ce  = \add_2ns_2ns_2_2_1_U3.ce ;
assign \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.clk  = \add_2ns_2ns_2_2_1_U3.clk ;
assign \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.reset  = \add_2ns_2ns_2_2_1_U3.reset ;
assign \add_2ns_2ns_2_2_1_U3.dout  = \add_2ns_2ns_2_2_1_U3.top_add_2ns_2ns_2_2_1_Adder_2_U.s ;
assign \add_2ns_2ns_2_2_1_U3.ce  = 1'h1;
assign \add_2ns_2ns_2_2_1_U3.clk  = ap_clk;
assign \add_2ns_2ns_2_2_1_U3.din0  = op_4[3:2];
assign \add_2ns_2ns_2_2_1_U3.din1  = 2'h1;
assign grp_fu_359_p2 = \add_2ns_2ns_2_2_1_U3.dout ;
assign \add_2ns_2ns_2_2_1_U3.reset  = ap_rst;
assign \add_2ns_2ns_2_2_1_U13.top_add_2ns_2ns_2_2_1_Adder_2_U.ain_s0  = \add_2ns_2ns_2_2_1_U13.top_add_2ns_2ns_2_2_1_Adder_2_U.a ;
assign \add_2ns_2ns_2_2_1_U13.top_add_2ns_2ns_2_2_1_Adder_2_U.bin_s0  = \add_2ns_2ns_2_2_1_U13.top_add_2ns_2ns_2_2_1_Adder_2_U.b ;
assign \add_2ns_2ns_2_2_1_U13.top_add_2ns_2ns_2_2_1_Adder_2_U.s  = { \add_2ns_2ns_2_2_1_U13.top_add_2ns_2ns_2_2_1_Adder_2_U.fas_s2 , \add_2ns_2ns_2_2_1_U13.top_add_2ns_2ns_2_2_1_Adder_2_U.sum_s1  };
assign \add_2ns_2ns_2_2_1_U13.top_add_2ns_2ns_2_2_1_Adder_2_U.u2.a  = \add_2ns_2ns_2_2_1_U13.top_add_2ns_2ns_2_2_1_Adder_2_U.ain_s1 ;
assign \add_2ns_2ns_2_2_1_U13.top_add_2ns_2ns_2_2_1_Adder_2_U.u2.b  = \add_2ns_2ns_2_2_1_U13.top_add_2ns_2ns_2_2_1_Adder_2_U.bin_s1 ;
assign \add_2ns_2ns_2_2_1_U13.top_add_2ns_2ns_2_2_1_Adder_2_U.u2.cin  = \add_2ns_2ns_2_2_1_U13.top_add_2ns_2ns_2_2_1_Adder_2_U.carry_s1 ;
assign \add_2ns_2ns_2_2_1_U13.top_add_2ns_2ns_2_2_1_Adder_2_U.facout_s2  = \add_2ns_2ns_2_2_1_U13.top_add_2ns_2ns_2_2_1_Adder_2_U.u2.cout ;
assign \add_2ns_2ns_2_2_1_U13.top_add_2ns_2ns_2_2_1_Adder_2_U.fas_s2  = \add_2ns_2ns_2_2_1_U13.top_add_2ns_2ns_2_2_1_Adder_2_U.u2.s ;
assign \add_2ns_2ns_2_2_1_U13.top_add_2ns_2ns_2_2_1_Adder_2_U.u1.a  = \add_2ns_2ns_2_2_1_U13.top_add_2ns_2ns_2_2_1_Adder_2_U.a [0];
assign \add_2ns_2ns_2_2_1_U13.top_add_2ns_2ns_2_2_1_Adder_2_U.u1.b  = \add_2ns_2ns_2_2_1_U13.top_add_2ns_2ns_2_2_1_Adder_2_U.b [0];
assign \add_2ns_2ns_2_2_1_U13.top_add_2ns_2ns_2_2_1_Adder_2_U.u1.cin  = 1'h0;
assign \add_2ns_2ns_2_2_1_U13.top_add_2ns_2ns_2_2_1_Adder_2_U.facout_s1  = \add_2ns_2ns_2_2_1_U13.top_add_2ns_2ns_2_2_1_Adder_2_U.u1.cout ;
assign \add_2ns_2ns_2_2_1_U13.top_add_2ns_2ns_2_2_1_Adder_2_U.fas_s1  = \add_2ns_2ns_2_2_1_U13.top_add_2ns_2ns_2_2_1_Adder_2_U.u1.s ;
assign \add_2ns_2ns_2_2_1_U13.top_add_2ns_2ns_2_2_1_Adder_2_U.a  = \add_2ns_2ns_2_2_1_U13.din0 ;
assign \add_2ns_2ns_2_2_1_U13.top_add_2ns_2ns_2_2_1_Adder_2_U.b  = \add_2ns_2ns_2_2_1_U13.din1 ;
assign \add_2ns_2ns_2_2_1_U13.top_add_2ns_2ns_2_2_1_Adder_2_U.ce  = \add_2ns_2ns_2_2_1_U13.ce ;
assign \add_2ns_2ns_2_2_1_U13.top_add_2ns_2ns_2_2_1_Adder_2_U.clk  = \add_2ns_2ns_2_2_1_U13.clk ;
assign \add_2ns_2ns_2_2_1_U13.top_add_2ns_2ns_2_2_1_Adder_2_U.reset  = \add_2ns_2ns_2_2_1_U13.reset ;
assign \add_2ns_2ns_2_2_1_U13.dout  = \add_2ns_2ns_2_2_1_U13.top_add_2ns_2ns_2_2_1_Adder_2_U.s ;
assign \add_2ns_2ns_2_2_1_U13.ce  = 1'h1;
assign \add_2ns_2ns_2_2_1_U13.clk  = ap_clk;
assign \add_2ns_2ns_2_2_1_U13.din0  = ret_V_6_reg_860;
assign \add_2ns_2ns_2_2_1_U13.din1  = 2'h1;
assign grp_fu_527_p2 = \add_2ns_2ns_2_2_1_U13.dout ;
assign \add_2ns_2ns_2_2_1_U13.reset  = ap_rst;
endmodule


// Product machine:
module top_A_times_top_B (ap_start, op_0, op_2, op_3, op_4, op_6, op_7, op_9, ap_clk, unsafe_signal);
input ap_start;
input [3:0] op_0;
input [31:0] op_2;
input [7:0] op_3;
input [3:0] op_4;
input [1:0] op_6;
input op_7;
input [7:0] op_9;
input ap_clk;
output unsafe_signal;
reg _setup;
initial _setup = 1'b0;
always @ (posedge ap_clk) _setup <= 1'b1;
reg ap_start_internal;
always @ (posedge ap_clk) if (!_setup) ap_start_internal <= ap_start;
reg [3:0] op_0_internal;
always @ (posedge ap_clk) if (!_setup) op_0_internal <= op_0;
reg [31:0] op_2_internal;
always @ (posedge ap_clk) if (!_setup) op_2_internal <= op_2;
reg [7:0] op_3_internal;
always @ (posedge ap_clk) if (!_setup) op_3_internal <= op_3;
reg [3:0] op_4_internal;
always @ (posedge ap_clk) if (!_setup) op_4_internal <= op_4;
reg [1:0] op_6_internal;
always @ (posedge ap_clk) if (!_setup) op_6_internal <= op_6;
reg op_7_internal;
always @ (posedge ap_clk) if (!_setup) op_7_internal <= op_7;
reg [7:0] op_9_internal;
always @ (posedge ap_clk) if (!_setup) op_9_internal <= op_9;
wire ap_done_A;
wire ap_done_B;
wire ap_done_eq;
assign ap_done_eq = ap_done_A == ap_done_B;
wire ap_idle_A;
wire ap_idle_B;
wire ap_idle_eq;
assign ap_idle_eq = ap_idle_A == ap_idle_B;
wire ap_ready_A;
wire ap_ready_B;
wire ap_ready_eq;
assign ap_ready_eq = ap_ready_A == ap_ready_B;
wire [31:0] op_15_A;
wire [31:0] op_15_B;
wire op_15_eq;
assign op_15_eq = op_15_A == op_15_B;
wire op_15_ap_vld_A;
wire op_15_ap_vld_B;
wire clk_enable_A;
wire clk_enable_B;
assign clk_enable_A = _setup & (~op_15_ap_vld_A | op_15_ap_vld_B);
assign clk_enable_B = _setup;
wire divergent;
assign divergent = ~(ap_done_eq & ap_idle_eq & ap_ready_eq & op_15_eq);
assign unsafe_signal = op_15_ap_vld_A & op_15_ap_vld_B & divergent;
top_A instance_A (
    .ap_clk(ap_clk),
    .clk_enable(clk_enable_A),
    .ap_start(ap_start_internal),
    .op_0(op_0_internal),
    .op_2(op_2_internal),
    .op_3(op_3_internal),
    .op_4(op_4_internal),
    .op_6(op_6_internal),
    .op_7(op_7_internal),
    .op_9(op_9_internal),
    .ap_done(ap_done_A),
    .ap_idle(ap_idle_A),
    .ap_ready(ap_ready_A),
    .op_15(op_15_A),
    .op_15_ap_vld(op_15_ap_vld_A)
);
top_B instance_B (
    .ap_clk(ap_clk),
    .clk_enable(clk_enable_B),
    .ap_start(ap_start_internal),
    .op_0(op_0_internal),
    .op_2(op_2_internal),
    .op_3(op_3_internal),
    .op_4(op_4_internal),
    .op_6(op_6_internal),
    .op_7(op_7_internal),
    .op_9(op_9_internal),
    .ap_done(ap_done_B),
    .ap_idle(ap_idle_B),
    .ap_ready(ap_ready_B),
    .op_15(op_15_B),
    .op_15_ap_vld(op_15_ap_vld_B)
);
endmodule
