// Seed: 3133729080
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  inout wire id_16;
  output wire id_15;
  inout wire id_14;
  input wire id_13;
  input wire id_12;
  input wire id_11;
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_8 = id_11;
endmodule
module module_1 #(
    parameter id_1 = 32'd79,
    parameter id_2 = 32'd88
) (
    output tri id_0,
    output supply1 _id_1,
    input tri _id_2,
    input supply0 id_3,
    input supply1 id_4
    , id_7,
    output uwire id_5
);
  wire [1 'b0 ==  -1 'b0 +  -1 : id_2] id_8;
  logic [-1 : id_1] id_9;
  assign id_8 = id_4;
  wire id_10;
  localparam id_11 = 1 & 1'b0 | -1;
  module_0 modCall_1 (
      id_8,
      id_10,
      id_10,
      id_9,
      id_9,
      id_9,
      id_7,
      id_10,
      id_8,
      id_11,
      id_9,
      id_9,
      id_8,
      id_10,
      id_10,
      id_10
  );
endmodule
