// ==============================================================
// Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// ==============================================================
#ifndef __predict_ensemble_bZs_H__
#define __predict_ensemble_bZs_H__


#include <systemc>
using namespace sc_core;
using namespace sc_dt;




#include <iostream>
#include <fstream>

struct predict_ensemble_bZs_ram : public sc_core::sc_module {

  static const unsigned DataWidth = 32;
  static const unsigned AddressRange = 195;
  static const unsigned AddressWidth = 8;

//latency = 1
//input_reg = 1
//output_reg = 0
sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in <sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


sc_lv<DataWidth> ram[AddressRange];


   SC_CTOR(predict_ensemble_bZs_ram) {
        ram[0] = "0b00111110111010011110011001000111";
        ram[1] = "0b00111110110101010000011010111100";
        ram[2] = "0b00111110111001111010000001010001";
        ram[3] = "0b00111111010100101110100011000000";
        ram[4] = "0b00111111001111001011110010111110";
        ram[5] = "0b00111111001101011101000101110000";
        ram[6] = "0b00111110011110010111001110010111";
        ram[7] = "0b00111110111010111010110110011111";
        ram[8] = "0b00111110000111111101000100010100";
        ram[9] = "0b00111110111101011110110010000001";
        ram[10] = "0b00111111001000110110000000101000";
        ram[11] = "0b00111110010101110100010110111111";
        ram[12] = "0b00111110111111011101010111110101";
        ram[13] = "0b00111110110000101110100011000000";
        ram[14] = "0b00111111000001000111011001101100";
        ram[15] = "0b00111110110000111101110000000101";
        ram[16] = "0b00111110100110101000110100000000";
        ram[17] = "0b00111110011101101100101010001010";
        ram[18] = "0b00111110010100011111000011000011";
        ram[19] = "0b00111110000001010010001100101101";
        ram[20] = "0b10111111100111110100011111100000";
        ram[21] = "0b00111110011110110110101000011111";
        ram[22] = "0b00111111000111011101010111010100";
        ram[23] = "0b00111111000111000111000111000101";
        ram[24] = "0b00111110111001000110010011011100";
        ram[25] = "0b00111110111000000010010001110000";
        ram[26] = "0b00111111101100011110010101001011";
        ram[27] = "0b10111111001010100110110010001111";
        ram[28] = "0b00111111010101011100110110110011";
        ram[29] = "0b00111111000010111101111001110010";
        ram[30] = "0b00111111000011001100101000101110";
        ram[31] = "0b00111110011000100110110110001011";
        ram[32] = "0b00111110101110110000010101010011";
        ram[33] = "0b00111110110101000101110100100000";
        ram[34] = "0b00111111010011011101111000000101";
        ram[35] = "0b00111110001100010111111000110101";
        ram[36] = "0b00111111011011000111111011010000";
        ram[37] = "0b00111110010001110110000111001100";
        ram[38] = "0b10111110101100110011001100110011";
        ram[39] = "0b10111111010100011001011100111110";
        ram[40] = "0b00111110101110001001110011100101";
        ram[41] = "0b00111111010101111010111001101000";
        ram[42] = "0b00111101100010010110111111101011";
        ram[43] = "0b00111101101011011100111011000000";
        ram[44] = "0b10111110011100101000011101111111";
        ram[45] = "0b00111110110010001001110101001001";
        ram[46] = "0b00111111011001011001011111100101";
        ram[47] = "0b00111110111100100100001100110101";
        ram[48] = "0b00111111000110001010110110001010";
        ram[49] = "0b00111111010010000101100111011010";
        ram[50] = "0b00111111001100010100000000000011";
        ram[51] = "0b00111101111010111110110011101110";
        ram[52] = "0b00111110110101101011000111000100";
        ram[53] = "0b10111111100001101010000110110110";
        ram[54] = "0b00111110110010011000100100110111";
        ram[55] = "0b00111110101010001011101000011111";
        ram[56] = "0b00111111100110101010100111001110";
        ram[57] = "0b00111111000111000101101010100011";
        ram[58] = "0b00111110111010001101100001000101";
        ram[59] = "0b00111110100011000011101001100100";
        ram[60] = "0b00111110111010111011011101110100";
        ram[61] = "0b10111110001100010110011110101001";
        ram[62] = "0b10111101010101110000101000111101";
        ram[63] = "0b00111111000101001101001000111101";
        ram[64] = "0b00111111010000100001000010001100";
        ram[65] = "0b00111111001010111010001011110000";
        ram[66] = "0b00111111001010010000011110010110";
        ram[67] = "0b00111110101100001100100001000111";
        ram[68] = "0b00111110000001001010010101011001";
        ram[69] = "0b00111110111101101101111111000110";
        ram[70] = "0b00111110111111101111101000011110";
        ram[71] = "0b00111111011101011100110010010110";
        ram[72] = "0b00111101111011101100111110100111";
        ram[73] = "0b00111111000111111001001100110110";
        ram[74] = "0b00111111001001101001101101101011";
        ram[75] = "0b10111110011101001011011001100011";
        ram[76] = "0b00111111001100010100111000111100";
        ram[77] = "0b00111110011010010001000011000011";
        ram[78] = "0b00111111001000111100000010100000";
        ram[79] = "0b00111110001010110001001101011001";
        ram[80] = "0b00111110110001001111111111001001";
        ram[81] = "0b00111110110010000100011010100110";
        ram[82] = "0b10111110010001011010110011001101";
        ram[83] = "0b00111110111111000000011000011000";
        ram[84] = "0b00111111001001001000101001101001";
        ram[85] = "0b00111110001000001101000100110001";
        ram[86] = "0b10111101011110110011100001010000";
        ram[87] = "0b10111110110000101110011011001001";
        ram[88] = "0b10111101101110001011100110111011";
        ram[89] = "0b00111110101011110100110001101110";
        ram[90] = "0b10111110010000111001010110000001";
        ram[91] = "0b10111110110001000100010000111001";
        ram[92] = "0b10111111000001110101011010111000";
        ram[93] = "0b00111111000011111001101011010000";
        ram[94] = "0b00111110110011001011011110010001";
        ram[95] = "0b00111101110010110001100000010001";
        ram[96] = "0b10111101011000000010010000101101";
        ram[97] = "0b00111110110110110110111010110101";
        ram[98] = "0b10111110100110101110000101001000";
        ram[99] = "0b00111111010101111010111110111000";
        ram[100] = "0b00111111001110111111111000001001";
        ram[101] = "0b00111111000000000010010000001011";
        ram[102] = "0b00111100111010000010000011100110";
        ram[103] = "0b00111111010110101111000111111110";
        ram[104] = "0b00111101110111101101000001110000";
        ram[105] = "0b00111110101100110010001010001110";
        ram[106] = "0b10111110000100110111010010111100";
        ram[107] = "0b00111110100000011000100011110100";
        ram[108] = "0b00111110111001111000001001101111";
        ram[109] = "0b10111111001110011100000010011000";
        ram[110] = "0b00111110110001000001110010000010";
        ram[111] = "0b10111100100011100010110000010011";
        ram[112] = "0b00111111000010101001101110111111";
        ram[113] = "0b00111111001100001100101101011100";
        ram[114] = "0b00111110111011101000101110100000";
        ram[115] = "0b00111110001111111010001001101010";
        ram[116] = "0b00111011110001001001101110100110";
        ram[117] = "0b00111111001011101000101110100000";
        ram[118] = "0b00111111000101110000101010100010";
        ram[119] = "0b00111100110010111110010000000100";
        ram[120] = "0b10111011110100000000101101000110";
        ram[121] = "0b00111110101110101010010000010010";
        ram[122] = "0b00111111000001001101101100100111";
        ram[123] = "0b10111110100011110000100101110100";
        ram[124] = "0b10111100000011111100100100110110";
        ram[125] = "0b00111110101010001011101000011111";
        ram[126] = "0b10111011010100000001001110101001";
        ram[127] = "0b00111110011011100000101011001000";
        ram[128] = "0b00111100110001001001101110100110";
        ram[129] = "0b00111101101100111001000000000000";
        ram[130] = "0b00111110100001001111111101100101";
        ram[131] = "0b00111110100101010001001000100011";
        ram[132] = "0b00111110101100001101011111100000";
        ram[133] = "0b00111111000110000000101110101010";
        ram[134] = "0b10111110110110101111100111001010";
        ram[135] = "0b10111101110100011010111100111010";
        ram[136] = "0b10111111011001000010100011100101";
        ram[137] = "0b00111110110110100010111001111111";
        ram[138] = "0b00111111001111010100110101000000";
        ram[139] = "0b10111100101100010011100111001001";
        ram[140] = "0b10111111000110001110111011110010";
        ram[141] = "0b00111111000001000001011110111001";
        ram[142] = "0b00111111001001000101110100010000";
        ram[143] = "0b00111110001111111100110000011000";
        ram[144] = "0b00111110101011110001100110010011";
        ram[145] = "0b00111110000100110111110100100000";
        ram[146] = "0b10111110010000101100011101110101";
        ram[147] = "0b10111110000001110000010000110110";
        ram[148] = "0b10111101011011110110100000111000";
        ram[149] = "0b10111100101000111101011100001010";
        ram[150] = "0b00000000000000000000000000000000";
        ram[151] = "0b00111101100011111100111001110100";
        ram[152] = "0b00111110010111011101110111110100";
        ram[153] = "0b10111110110100000111010100001100";
        ram[154] = "0b00111110111000110111110101100011";
        ram[155] = "0b00111110100100100000110011010000";
        ram[156] = "0b10111110000000001101000000100100";
        ram[157] = "0b00111110111101110100010111100001";
        ram[158] = "0b10111110000000111000100111111000";
        ram[159] = "0b00111111000111000110010011111110";
        ram[160] = "0b00111110100001101100100010010011";
        ram[161] = "0b00111111000011111110010111101011";
        ram[162] = "0b10111110101010110001000001010110";
        ram[163] = "0b00111111000111000010100111110001";
        ram[164] = "0b00111111001011010001011101000000";
        ram[165] = "0b10111101000011110001010111101000";
        ram[166] = "0b00111110101110100100010101001110";
        ram[167] = "0b00111111000000001010100100100110";
        ram[168] = "0b10111110101111101011110110010000";
        ram[169] = "0b10111100101000111101011100001010";
        ram[170] = "0b10111110011011011001000101101000";
        ram[171] = "0b00111011110110101111110100010001";
        ram[172] = "0b00111101101000111101011100001010";
        ram[173] = "0b10111101110101000010101100110000";
        ram[174] = "0b00111110010010110000101101111100";
        ram[175] = "0b10111101000001111001111101100110";
        ram[176] = "0b00111101010011111011000000001100";
        ram[177] = "0b10111110011001000110000110110111";
        ram[178] = "0b00111111000101010011110110111000";
        ram[179] = "0b00111101101011110100000001011111";
        ram[180] = "0b00111101111101010111011000000100";
        ram[181] = "0b10111110101100001011111011010111";
        ram[182] = "0b00111111000101001101110101010001";
        ram[183] = "0b00111110000000110001001001101111";
        ram[184] = "0b00111011011101010010101110010001";
        ram[185] = "0b00111110000100100100100100011011";
        ram[186] = "0b10111101101110011110011100110010";
        ram[187] = "0b00000000000000000000000000000000";
        ram[188] = "0b10111101110011111001010101001111";
        ram[189] = "0b10111110010001100111011011101010";
        ram[190] = "0b10111100110111111101111011111000";
        ram[191] = "0b00000000000000000000000000000000";
        ram[192] = "0b00000000000000000000000000000000";
        ram[193] = "0b00000000000000000000000000000000";
        ram[194] = "0b00000000000000000000000000000000";


SC_METHOD(prc_write_0);
  sensitive<<clk.pos();
   }


void prc_write_0()
{
    if (ce0.read() == sc_dt::Log_1) 
    {
            if(address0.read().is_01() && address0.read().to_uint()<AddressRange)
              q0 = ram[address0.read().to_uint()];
            else
              q0 = sc_lv<DataWidth>();
    }
}


}; //endmodule


SC_MODULE(predict_ensemble_bZs) {


static const unsigned DataWidth = 32;
static const unsigned AddressRange = 195;
static const unsigned AddressWidth = 8;

sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in<sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


predict_ensemble_bZs_ram* meminst;


SC_CTOR(predict_ensemble_bZs) {
meminst = new predict_ensemble_bZs_ram("predict_ensemble_bZs_ram");
meminst->address0(address0);
meminst->ce0(ce0);
meminst->q0(q0);

meminst->reset(reset);
meminst->clk(clk);
}
~predict_ensemble_bZs() {
    delete meminst;
}


};//endmodule
#endif
