{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1742311927932 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1742311927932 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 18 16:32:07 2025 " "Processing started: Tue Mar 18 16:32:07 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1742311927932 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742311927932 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab2_3 -c part3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab2_3 -c part3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742311927932 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1742311928353 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1742311928353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file part3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Part3-Behavior " "Found design unit 1: Part3-Behavior" {  } { { "part3.vhd" "" { Text "C:/Users/S310779/Desktop/DSE/Laboratory/Lab2/Lab2.3/Synthesis/part3.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742311936859 ""} { "Info" "ISGN_ENTITY_NAME" "1 Part3 " "Found entity 1: Part3" {  } { { "part3.vhd" "" { Text "C:/Users/S310779/Desktop/DSE/Laboratory/Lab2/Lab2.3/Synthesis/part3.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742311936859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742311936859 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.vhd " "Entity \"mux\" obtained from \"mux.vhd\" instead of from Quartus Prime megafunction library" {  } { { "mux.vhd" "" { Text "C:/Users/S310779/Desktop/DSE/Laboratory/Lab2/Lab2.3/Synthesis/mux.vhd" 4 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1742311936861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-Structural " "Found design unit 1: mux-Structural" {  } { { "mux.vhd" "" { Text "C:/Users/S310779/Desktop/DSE/Laboratory/Lab2/Lab2.3/Synthesis/mux.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742311936861 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.vhd" "" { Text "C:/Users/S310779/Desktop/DSE/Laboratory/Lab2/Lab2.3/Synthesis/mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742311936861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742311936861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder7-Behaviour " "Found design unit 1: decoder7-Behaviour" {  } { { "decoder7.vhd" "" { Text "C:/Users/S310779/Desktop/DSE/Laboratory/Lab2/Lab2.3/Synthesis/decoder7.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742311936862 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder7 " "Found entity 1: decoder7" {  } { { "decoder7.vhd" "" { Text "C:/Users/S310779/Desktop/DSE/Laboratory/Lab2/Lab2.3/Synthesis/decoder7.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742311936862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742311936862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator-Behavior " "Found design unit 1: comparator-Behavior" {  } { { "comparator.vhd" "" { Text "C:/Users/S310779/Desktop/DSE/Laboratory/Lab2/Lab2.3/Synthesis/comparator.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742311936864 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "comparator.vhd" "" { Text "C:/Users/S310779/Desktop/DSE/Laboratory/Lab2/Lab2.3/Synthesis/comparator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742311936864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742311936864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuitb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file circuitb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 circuitB-Behavior " "Found design unit 1: circuitB-Behavior" {  } { { "circuitB.vhd" "" { Text "C:/Users/S310779/Desktop/DSE/Laboratory/Lab2/Lab2.3/Synthesis/circuitB.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742311936866 ""} { "Info" "ISGN_ENTITY_NAME" "1 circuitB " "Found entity 1: circuitB" {  } { { "circuitB.vhd" "" { Text "C:/Users/S310779/Desktop/DSE/Laboratory/Lab2/Lab2.3/Synthesis/circuitB.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742311936866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742311936866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuita.vhd 2 1 " "Found 2 design units, including 1 entities, in source file circuita.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 circuitA-Behavior " "Found design unit 1: circuitA-Behavior" {  } { { "circuitA.vhd" "" { Text "C:/Users/S310779/Desktop/DSE/Laboratory/Lab2/Lab2.3/Synthesis/circuitA.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742311936867 ""} { "Info" "ISGN_ENTITY_NAME" "1 circuitA " "Found entity 1: circuitA" {  } { { "circuitA.vhd" "" { Text "C:/Users/S310779/Desktop/DSE/Laboratory/Lab2/Lab2.3/Synthesis/circuitA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742311936867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742311936867 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "part3 " "Elaborating entity \"part3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1742311937041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:MUX0 " "Elaborating entity \"mux\" for hierarchy \"mux:MUX0\"" {  } { { "part3.vhd" "MUX0" { Text "C:/Users/S310779/Desktop/DSE/Laboratory/Lab2/Lab2.3/Synthesis/part3.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742311937173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator comparator:COMP " "Elaborating entity \"comparator\" for hierarchy \"comparator:COMP\"" {  } { { "part3.vhd" "COMP" { Text "C:/Users/S310779/Desktop/DSE/Laboratory/Lab2/Lab2.3/Synthesis/part3.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742311937176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder7 decoder7:DEC1 " "Elaborating entity \"decoder7\" for hierarchy \"decoder7:DEC1\"" {  } { { "part3.vhd" "DEC1" { Text "C:/Users/S310779/Desktop/DSE/Laboratory/Lab2/Lab2.3/Synthesis/part3.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742311937177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "circuitB circuitB:DEC2 " "Elaborating entity \"circuitB\" for hierarchy \"circuitB:DEC2\"" {  } { { "part3.vhd" "DEC2" { Text "C:/Users/S310779/Desktop/DSE/Laboratory/Lab2/Lab2.3/Synthesis/part3.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742311937179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "circuitA circuitA:DRIV " "Elaborating entity \"circuitA\" for hierarchy \"circuitA:DRIV\"" {  } { { "part3.vhd" "DRIV" { Text "C:/Users/S310779/Desktop/DSE/Laboratory/Lab2/Lab2.3/Synthesis/part3.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742311937180 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[0\] circuitA.vhd(13) " "Inferred latch for \"OUTPUT\[0\]\" at circuitA.vhd(13)" {  } { { "circuitA.vhd" "" { Text "C:/Users/S310779/Desktop/DSE/Laboratory/Lab2/Lab2.3/Synthesis/circuitA.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742311937207 "|part3|circuitA:DRIV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[1\] circuitA.vhd(13) " "Inferred latch for \"OUTPUT\[1\]\" at circuitA.vhd(13)" {  } { { "circuitA.vhd" "" { Text "C:/Users/S310779/Desktop/DSE/Laboratory/Lab2/Lab2.3/Synthesis/circuitA.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742311937208 "|part3|circuitA:DRIV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[2\] circuitA.vhd(13) " "Inferred latch for \"OUTPUT\[2\]\" at circuitA.vhd(13)" {  } { { "circuitA.vhd" "" { Text "C:/Users/S310779/Desktop/DSE/Laboratory/Lab2/Lab2.3/Synthesis/circuitA.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742311937208 "|part3|circuitA:DRIV"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "part3.vhd" "" { Text "C:/Users/S310779/Desktop/DSE/Laboratory/Lab2/Lab2.3/Synthesis/part3.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742311938118 "|Part3|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] VCC " "Pin \"HEX1\[5\]\" is stuck at VCC" {  } { { "part3.vhd" "" { Text "C:/Users/S310779/Desktop/DSE/Laboratory/Lab2/Lab2.3/Synthesis/part3.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742311938118 "|Part3|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] VCC " "Pin \"HEX1\[4\]\" is stuck at VCC" {  } { { "part3.vhd" "" { Text "C:/Users/S310779/Desktop/DSE/Laboratory/Lab2/Lab2.3/Synthesis/part3.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742311938118 "|Part3|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] VCC " "Pin \"HEX1\[3\]\" is stuck at VCC" {  } { { "part3.vhd" "" { Text "C:/Users/S310779/Desktop/DSE/Laboratory/Lab2/Lab2.3/Synthesis/part3.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742311938118 "|Part3|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] VCC " "Pin \"HEX1\[0\]\" is stuck at VCC" {  } { { "part3.vhd" "" { Text "C:/Users/S310779/Desktop/DSE/Laboratory/Lab2/Lab2.3/Synthesis/part3.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742311938118 "|Part3|HEX1[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1742311938118 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1742311938215 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1742311938659 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742311938659 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "37 " "Implemented 37 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1742311938787 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1742311938787 ""} { "Info" "ICUT_CUT_TM_LCELLS" "19 " "Implemented 19 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1742311938787 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1742311938787 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4883 " "Peak virtual memory: 4883 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1742311938820 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 18 16:32:18 2025 " "Processing ended: Tue Mar 18 16:32:18 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1742311938820 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1742311938820 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1742311938820 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1742311938820 ""}
