module ParityCheckMatrix(data_1,data_2,out_1,out_2);

input [31:0]data_1;
input [15:0]data_2;
output reg[32:0]out_1;
output reg[16:0]out_2;
integer i;
reg[5:0]counter_1,counter_2;

always@(data_1)
	begin
		counter_1=8'b0;
		out_1=data_1;
		for(i=0;i<=31;i=i+1)
			begin
				if(data_1[i]==1)
					counter_1=counter_1+1'b1;
			end
			out_1[32]=counter_1%2?1:0;
	end
	
always@(data_2)
	begin
		counter_2=8'b0;
		out_2=data_2;
		for(i=0;i<=15;i=i+1)
			begin
				if(data_2[i]==1)
					begin
						counter_2=counter_2+1'b1;
					end
			end
			out_2[16]=counter_2%2?1:0;
	end


endmodule
