# do ass1.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:22:57 on May 17,2019
# vlog -work work ass1.vo 
# -- Compiling module mainProject
# -- Compiling module hard_block
# 
# Top level modules:
# 	mainProject
# End time: 09:22:57 on May 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:22:57 on May 17,2019
# vlog -work work Waveform11.vwf.vt 
# -- Compiling module mainProject_vlg_vec_tst
# 
# Top level modules:
# 	mainProject_vlg_vec_tst
# End time: 09:22:57 on May 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cycloneiv_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.mainProject_vlg_vec_tst 
# Start time: 09:22:57 on May 17,2019
# Loading work.mainProject_vlg_vec_tst
# Loading work.mainProject
# Loading work.hard_block
# Loading cycloneiv_ver.cycloneiv_io_obuf
# Loading cycloneiv_ver.cycloneiv_io_ibuf
# Loading cycloneiv_ver.cycloneiv_lcell_comb
# Loading cycloneiv_ver.cycloneiv_clkctrl
# Loading cycloneiv_ver.cycloneiv_mux41
# Loading cycloneiv_ver.cycloneiv_ena_reg
# Loading altera_ver.dffeas
# Loading cycloneiv_ver.cycloneiv_ram_block
# Loading cycloneiv_ver.cycloneiv_ram_register
# Loading cycloneiv_ver.cycloneiv_ram_pulse_generator
# Loading altera_ver.PRIM_GDFF_LOW
# after#26
# ** Note: $finish    : Waveform11.vwf.vt(57)
#    Time: 1 us  Iteration: 0  Instance: /mainProject_vlg_vec_tst
# End time: 09:22:58 on May 17,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
