{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1748845141949 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1748845141950 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun  2 13:19:01 2025 " "Processing started: Mon Jun  2 13:19:01 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1748845141950 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748845141950 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off warpper_testcase1 -c warpper_testcase1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off warpper_testcase1 -c warpper_testcase1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748845141950 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1748845142112 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1748845142112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/ACS.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/ACS.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ACS " "Found entity 1: ACS" {  } { { "../../02_rtl/ACS.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/ACS.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748845147241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748845147241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Add_compare_select_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Add_compare_select_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Add_compare_select_unit " "Found entity 1: Add_compare_select_unit" {  } { { "../../02_rtl/Add_compare_select_unit.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Add_compare_select_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748845147241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748845147241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Add_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Add_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Add_unit " "Found entity 1: Add_unit" {  } { { "../../02_rtl/Add_unit.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Add_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748845147242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748845147242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Branch_metric_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Branch_metric_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Branch_metric_unit " "Found entity 1: Branch_metric_unit" {  } { { "../../02_rtl/Branch_metric_unit.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Branch_metric_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748845147242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748845147242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Compare_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Compare_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Compare_unit " "Found entity 1: Compare_unit" {  } { { "../../02_rtl/Compare_unit.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Compare_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748845147242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748845147242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Full_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Full_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Full_adder " "Found entity 1: Full_adder" {  } { { "../../02_rtl/Full_adder.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Full_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748845147243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748845147243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Hamming_distance.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Hamming_distance.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Hamming_distance " "Found entity 1: Hamming_distance" {  } { { "../../02_rtl/Hamming_distance.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Hamming_distance.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748845147243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748845147243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Hex_to_7seg.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Hex_to_7seg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Hex_to_7seg " "Found entity 1: Hex_to_7seg" {  } { { "../../02_rtl/Hex_to_7seg.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Hex_to_7seg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748845147243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748845147243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Path_metric_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Path_metric_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Path_metric_unit " "Found entity 1: Path_metric_unit" {  } { { "../../02_rtl/Path_metric_unit.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Path_metric_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748845147244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748845147244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/PISO.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/PISO.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PISO " "Found entity 1: PISO" {  } { { "../../02_rtl/PISO.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/PISO.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748845147244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748845147244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/SIPO.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/SIPO.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SIPO " "Found entity 1: SIPO" {  } { { "../../02_rtl/SIPO.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/SIPO.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748845147245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748845147245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Survivor_path_memory_unit.sv 5 5 " "Found 5 design units, including 5 entities, in source file /home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Survivor_path_memory_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Survivor_path_memory_unit " "Found entity 1: Survivor_path_memory_unit" {  } { { "../../02_rtl/Survivor_path_memory_unit.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Survivor_path_memory_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748845147245 ""} { "Info" "ISGN_ENTITY_NAME" "2 state_machine " "Found entity 2: state_machine" {  } { { "../../02_rtl/Survivor_path_memory_unit.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Survivor_path_memory_unit.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748845147245 ""} { "Info" "ISGN_ENTITY_NAME" "3 next_state_logic " "Found entity 3: next_state_logic" {  } { { "../../02_rtl/Survivor_path_memory_unit.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Survivor_path_memory_unit.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748845147245 ""} { "Info" "ISGN_ENTITY_NAME" "4 state_memory " "Found entity 4: state_memory" {  } { { "../../02_rtl/Survivor_path_memory_unit.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Survivor_path_memory_unit.sv" 139 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748845147245 ""} { "Info" "ISGN_ENTITY_NAME" "5 output_logic " "Found entity 5: output_logic" {  } { { "../../02_rtl/Survivor_path_memory_unit.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Survivor_path_memory_unit.sv" 168 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748845147245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748845147245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Testcase1.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Testcase1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Testcase1 " "Found entity 1: Testcase1" {  } { { "../../02_rtl/Testcase1.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Testcase1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748845147246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748845147246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Viterbi_decoding.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Viterbi_decoding.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Viterbi_decoding " "Found entity 1: Viterbi_decoding" {  } { { "../../02_rtl/Viterbi_decoding.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Viterbi_decoding.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748845147247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748845147247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "warpper_testcase1.sv 1 1 " "Found 1 design units, including 1 entities, in source file warpper_testcase1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 warpper_testcase1 " "Found entity 1: warpper_testcase1" {  } { { "warpper_testcase1.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/04_imple/Testcase1/warpper_testcase1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748845147247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748845147247 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "PISO PISO.sv(14) " "Verilog HDL Parameter Declaration warning at PISO.sv(14): Parameter Declaration in module \"PISO\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../02_rtl/PISO.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/PISO.sv" 14 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1748845147248 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "PISO PISO.sv(15) " "Verilog HDL Parameter Declaration warning at PISO.sv(15): Parameter Declaration in module \"PISO\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../02_rtl/PISO.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/PISO.sv" 15 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1748845147248 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "SIPO SIPO.sv(196) " "Verilog HDL Parameter Declaration warning at SIPO.sv(196): Parameter Declaration in module \"SIPO\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../02_rtl/SIPO.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/SIPO.sv" 196 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1748845147248 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "warpper_testcase1 " "Elaborating entity \"warpper_testcase1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1748845147273 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[6..2\] warpper_testcase1.sv(5) " "Output port \"LEDG\[6..2\]\" at warpper_testcase1.sv(5) has no driver" {  } { { "warpper_testcase1.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/04_imple/Testcase1/warpper_testcase1.sv" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1748845147274 "|warpper_testcase1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Testcase1 Testcase1:uut " "Elaborating entity \"Testcase1\" for hierarchy \"Testcase1:uut\"" {  } { { "warpper_testcase1.sv" "uut" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/04_imple/Testcase1/warpper_testcase1.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748845147277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PISO Testcase1:uut\|PISO:PISO_unit " "Elaborating entity \"PISO\" for hierarchy \"Testcase1:uut\|PISO:PISO_unit\"" {  } { { "../../02_rtl/Testcase1.sv" "PISO_unit" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Testcase1.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748845147277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Viterbi_decoding Testcase1:uut\|Viterbi_decoding:VD_unit " "Elaborating entity \"Viterbi_decoding\" for hierarchy \"Testcase1:uut\|Viterbi_decoding:VD_unit\"" {  } { { "../../02_rtl/Testcase1.sv" "VD_unit" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Testcase1.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748845147278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Branch_metric_unit Testcase1:uut\|Viterbi_decoding:VD_unit\|Branch_metric_unit:BMU " "Elaborating entity \"Branch_metric_unit\" for hierarchy \"Testcase1:uut\|Viterbi_decoding:VD_unit\|Branch_metric_unit:BMU\"" {  } { { "../../02_rtl/Viterbi_decoding.sv" "BMU" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Viterbi_decoding.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748845147278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hamming_distance Testcase1:uut\|Viterbi_decoding:VD_unit\|Branch_metric_unit:BMU\|Hamming_distance:HD0 " "Elaborating entity \"Hamming_distance\" for hierarchy \"Testcase1:uut\|Viterbi_decoding:VD_unit\|Branch_metric_unit:BMU\|Hamming_distance:HD0\"" {  } { { "../../02_rtl/Branch_metric_unit.sv" "HD0" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Branch_metric_unit.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748845147279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Full_adder Testcase1:uut\|Viterbi_decoding:VD_unit\|Branch_metric_unit:BMU\|Hamming_distance:HD0\|Full_adder:FA " "Elaborating entity \"Full_adder\" for hierarchy \"Testcase1:uut\|Viterbi_decoding:VD_unit\|Branch_metric_unit:BMU\|Hamming_distance:HD0\|Full_adder:FA\"" {  } { { "../../02_rtl/Hamming_distance.sv" "FA" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Hamming_distance.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748845147279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Path_metric_unit Testcase1:uut\|Viterbi_decoding:VD_unit\|Path_metric_unit:PMU " "Elaborating entity \"Path_metric_unit\" for hierarchy \"Testcase1:uut\|Viterbi_decoding:VD_unit\|Path_metric_unit:PMU\"" {  } { { "../../02_rtl/Viterbi_decoding.sv" "PMU" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Viterbi_decoding.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748845147282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add_compare_select_unit Testcase1:uut\|Viterbi_decoding:VD_unit\|Add_compare_select_unit:ACSU " "Elaborating entity \"Add_compare_select_unit\" for hierarchy \"Testcase1:uut\|Viterbi_decoding:VD_unit\|Add_compare_select_unit:ACSU\"" {  } { { "../../02_rtl/Viterbi_decoding.sv" "ACSU" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Viterbi_decoding.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748845147282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ACS Testcase1:uut\|Viterbi_decoding:VD_unit\|Add_compare_select_unit:ACSU\|ACS:ACS_0 " "Elaborating entity \"ACS\" for hierarchy \"Testcase1:uut\|Viterbi_decoding:VD_unit\|Add_compare_select_unit:ACSU\|ACS:ACS_0\"" {  } { { "../../02_rtl/Add_compare_select_unit.sv" "ACS_0" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Add_compare_select_unit.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748845147283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add_unit Testcase1:uut\|Viterbi_decoding:VD_unit\|Add_compare_select_unit:ACSU\|ACS:ACS_0\|Add_unit:ADD0 " "Elaborating entity \"Add_unit\" for hierarchy \"Testcase1:uut\|Viterbi_decoding:VD_unit\|Add_compare_select_unit:ACSU\|ACS:ACS_0\|Add_unit:ADD0\"" {  } { { "../../02_rtl/ACS.sv" "ADD0" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/ACS.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748845147283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Compare_unit Testcase1:uut\|Viterbi_decoding:VD_unit\|Add_compare_select_unit:ACSU\|ACS:ACS_0\|Compare_unit:CP " "Elaborating entity \"Compare_unit\" for hierarchy \"Testcase1:uut\|Viterbi_decoding:VD_unit\|Add_compare_select_unit:ACSU\|ACS:ACS_0\|Compare_unit:CP\"" {  } { { "../../02_rtl/ACS.sv" "CP" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/ACS.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748845147284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Survivor_path_memory_unit Testcase1:uut\|Viterbi_decoding:VD_unit\|Survivor_path_memory_unit:SPMU " "Elaborating entity \"Survivor_path_memory_unit\" for hierarchy \"Testcase1:uut\|Viterbi_decoding:VD_unit\|Survivor_path_memory_unit:SPMU\"" {  } { { "../../02_rtl/Viterbi_decoding.sv" "SPMU" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Viterbi_decoding.sv" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748845147289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state_machine Testcase1:uut\|Viterbi_decoding:VD_unit\|Survivor_path_memory_unit:SPMU\|state_machine:u_state_machine " "Elaborating entity \"state_machine\" for hierarchy \"Testcase1:uut\|Viterbi_decoding:VD_unit\|Survivor_path_memory_unit:SPMU\|state_machine:u_state_machine\"" {  } { { "../../02_rtl/Survivor_path_memory_unit.sv" "u_state_machine" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Survivor_path_memory_unit.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748845147290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "next_state_logic Testcase1:uut\|Viterbi_decoding:VD_unit\|Survivor_path_memory_unit:SPMU\|state_machine:u_state_machine\|next_state_logic:NSL " "Elaborating entity \"next_state_logic\" for hierarchy \"Testcase1:uut\|Viterbi_decoding:VD_unit\|Survivor_path_memory_unit:SPMU\|state_machine:u_state_machine\|next_state_logic:NSL\"" {  } { { "../../02_rtl/Survivor_path_memory_unit.sv" "NSL" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Survivor_path_memory_unit.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748845147290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state_memory Testcase1:uut\|Viterbi_decoding:VD_unit\|Survivor_path_memory_unit:SPMU\|state_machine:u_state_machine\|state_memory:SM " "Elaborating entity \"state_memory\" for hierarchy \"Testcase1:uut\|Viterbi_decoding:VD_unit\|Survivor_path_memory_unit:SPMU\|state_machine:u_state_machine\|state_memory:SM\"" {  } { { "../../02_rtl/Survivor_path_memory_unit.sv" "SM" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Survivor_path_memory_unit.sv" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748845147291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "output_logic Testcase1:uut\|Viterbi_decoding:VD_unit\|Survivor_path_memory_unit:SPMU\|state_machine:u_state_machine\|output_logic:OL " "Elaborating entity \"output_logic\" for hierarchy \"Testcase1:uut\|Viterbi_decoding:VD_unit\|Survivor_path_memory_unit:SPMU\|state_machine:u_state_machine\|output_logic:OL\"" {  } { { "../../02_rtl/Survivor_path_memory_unit.sv" "OL" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Survivor_path_memory_unit.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748845147291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SIPO Testcase1:uut\|SIPO:SIPO_unit " "Elaborating entity \"SIPO\" for hierarchy \"Testcase1:uut\|SIPO:SIPO_unit\"" {  } { { "../../02_rtl/Testcase1.sv" "SIPO_unit" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Testcase1.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748845147292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hex_to_7seg Testcase1:uut\|Hex_to_7seg:HEX_0_unit " "Elaborating entity \"Hex_to_7seg\" for hierarchy \"Testcase1:uut\|Hex_to_7seg:HEX_0_unit\"" {  } { { "../../02_rtl/Testcase1.sv" "HEX_0_unit" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Testcase1.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748845147293 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "warpper_testcase1.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/04_imple/Testcase1/warpper_testcase1.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748845147777 "|warpper_testcase1|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "warpper_testcase1.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/04_imple/Testcase1/warpper_testcase1.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748845147777 "|warpper_testcase1|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "warpper_testcase1.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/04_imple/Testcase1/warpper_testcase1.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748845147777 "|warpper_testcase1|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "warpper_testcase1.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/04_imple/Testcase1/warpper_testcase1.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748845147777 "|warpper_testcase1|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "warpper_testcase1.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/04_imple/Testcase1/warpper_testcase1.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748845147777 "|warpper_testcase1|LEDG[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1748845147777 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1748845147839 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1748845148027 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1748845148096 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748845148096 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "178 " "Implemented 178 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1748845148141 ""} { "Info" "ICUT_CUT_TM_OPINS" "39 " "Implemented 39 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1748845148141 ""} { "Info" "ICUT_CUT_TM_LCELLS" "120 " "Implemented 120 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1748845148141 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1748845148141 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "479 " "Peak virtual memory: 479 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1748845148146 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun  2 13:19:08 2025 " "Processing ended: Mon Jun  2 13:19:08 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1748845148146 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1748845148146 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1748845148146 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1748845148146 ""}
