library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity UART_TX is
  generic (
    g_CLKS_PER_BIT : integer := 5208; -- Depends on you clock and required baud rate
  );
  
  port (
    --==========================================================
    -- Input Ports
    --==========================================================
    i_Clk       : in  std_logic;                     -- System clock signal
    i_TX_DV     : in  std_logic;                     -- Data valid: start transmission when '1'
    i_TX_Byte   : in  std_logic_vector(7 downto 0);  -- 8-bit parallel data to transmit

    --==========================================================
    -- Output Ports
    --==========================================================
    o_TX_Active : out std_logic;                     -- Indicates transmission in progress ('1' = active)
    o_TX_Serial : out std_logic;                     -- Serial output line for UART transmission
    o_TX_Done   : out std_logic                      -- Pulses '1' for one clock cycle when byte is sent
  );
end UART_TX;
