Magia is available at https://github.com/pulp-platform/MAGIA.git
please run "source setup_env.sh" in the magia folder before running this script
and make sure the risc-v objdump binary is visible on path using "which riscv32-unknown-elf-objdump".
mkdir -p ../sw/tests/test_mm_is_2 && cd ../sw/tests/test_mm_is_2 && mkdir -p build
cp ./build/bin/test_mm_is_2 ../sw/tests/test_mm_is_2/build/verif
objcopy --srec-len 1 --output-target=srec ../sw/tests/test_mm_is_2/build/verif ../sw/tests/test_mm_is_2/build/verif.s19
scripts/parse_s19.pl ../sw/tests/test_mm_is_2/build/verif.s19 > ../sw/tests/test_mm_is_2/build/verif.txt
python3 scripts/s19tomem.py ../sw/tests/test_mm_is_2/build/verif.txt ../sw/tests/test_mm_is_2/build/stim_instr.txt ../sw/tests/test_mm_is_2/build/stim_data.txt	
cd ../sw/tests/test_mm_is_2													&& \
cp -sf ../../../sim/modelsim.ini modelsim.ini    				&& \
ln -sfn ../../../sim/work work         			
riscv32-unknown-elf-objdump -d -S ../sw/tests/test_mm_is_2/build/verif > ../sw/tests/test_mm_is_2/build/verif.dump
riscv32-unknown-elf-objdump -d -l -s ../sw/tests/test_mm_is_2/build/verif > ../sw/tests/test_mm_is_2/build/verif.objdump
python3 scripts/objdump2itb.py ../sw/tests/test_mm_is_2/build/verif.objdump > ../sw/tests/test_mm_is_2/build/verif.itb
cd /scratch/visachi/magia_profiling/mm_is/MAGIA 												&& \
make run test=test_mm_is_2 gui=0 mesh_dv=1
make[1]: Entering directory '/scratch/visachi/magia_profiling/mm_is/MAGIA'
cd sw/tests/test_mm_is_2;                                                                		 \
questa-2025.1 vsim -c vopt_tb -t 1ns -suppress 3009 -l transcript -do "run -a"                 \
+INST_HEX=build/stim_instr.txt                                                                    \
+DATA_HEX=build/stim_data.txt                                                                    \
+INST_ENTRY=0xCC000000                                                                    \
+DATA_ENTRY=0xCC010000                                                                    \
+BOOT_ADDR=0xCC000080                                                                      \
 +log_file_0=./core_0_traces.log   +log_file_1=./core_1_traces.log   +log_file_2=./core_2_traces.log   +log_file_3=./core_3_traces.log                                                                                             \
+itb_file=build/verif.itb
Reading pref.tcl

# 2025.1_2

# vsim -c vopt_tb -t 1ns -suppress 3009 -l transcript -do "run -a" "+INST_HEX=build/stim_instr.txt" "+DATA_HEX=build/stim_data.txt" "+INST_ENTRY=0xCC000000" "+DATA_ENTRY=0xCC010000" "+BOOT_ADDR=0xCC000080" "+log_file_0=./core_0_traces.log" "+log_file_1=./core_1_traces.log" "+log_file_2=./core_2_traces.log" "+log_file_3=./core_3_traces.log" "+itb_file=build/verif.itb" 
# Start time: 14:40:05 on Oct 27,2025
# //  Questa Sim-64
# //  Version 2025.1_2 linux_x86_64 Apr  7 2025
# //
# // Unpublished work. Copyright 2025 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# Loading sv_std.std
# Loading work.axi_pkg(fast)
# Loading work.magia_pkg(fast)
# Loading work.magia_tb_pkg(fast)
# Loading work.magia_tb(fast)
# Loading work.floo_pkg(fast)
# Loading work.floo_axi_nw_mesh_32x32_noc_pkg(fast)
# Loading work.floo_axi_nw_mesh_16x16_noc_pkg(fast)
# Loading work.floo_axi_nw_mesh_8x8_noc_pkg(fast)
# Loading work.floo_axi_nw_mesh_4x4_noc_pkg(fast)
# Loading work.floo_axi_nw_mesh_2x2_noc_pkg(fast)
# Loading work.idma_pkg(fast)
# Loading work.cf_math_pkg(fast)
# Loading work.obi_pkg(fast)
# Loading work.hwpe_stream_package(fast)
# Loading work.hci_package(fast)
# Loading work.fpnew_pkg(fast)
# Loading work.magia_tile_pkg(fast)
# Loading work.magia_noc_pkg(fast)
# Loading work.magia_tile_tb_pkg(fast)
# Loading work.magia_fixture(fast)
# Loading work.magia(fast)
# Loading work.snitch_icache_pkg(fast)
# Loading work.fpu_ss_pkg(fast)
# Loading work.cv32e40x_pkg(fast)
# Loading work.redmule_pkg(fast)
# Loading work.magia_tile(fast)
# Loading work.data2obi_req(fast)
# Loading work.obi2data_rsp(fast)
# Loading work.obi2hci_req(fast)
# Loading work.hci2obi_rsp(fast)
# Loading work.obi_to_axi(fast)
# Loading work.fifo_v3(fast)
# Loading work.fifo_v3(fast__1)
# Loading work.instr2cache_req(fast)
# Loading work.cache2instr_rsp(fast)
# Loading work.obi2hci_req(fast__1)
# Loading work.hci2obi_rsp(fast__1)
# Loading work.axi_to_obi(fast)
# Loading work.axi_demux_simple(fast)
# Loading work.counter(fast)
# Loading work.delta_counter(fast)
# Loading work.rr_arb_tree(fast)
# Loading work.lzc(fast)
# Loading work.axi_to_detailed_mem_user(fast)
# Loading work.stream_mux(fast)
# Loading work.stream_fork(fast)
# Loading work.stream_fifo(fast)
# Loading work.fifo_v3(fast__2)
# Loading work.stream_fifo(fast__1)
# Loading work.fifo_v3(fast__3)
# Loading work.stream_to_mem(fast)
# Loading work.stream_fifo(fast__2)
# Loading work.fifo_v3(fast__4)
# Loading work.mem_to_banks_detailed(fast)
# Loading work.stream_fifo(fast__3)
# Loading work.fifo_v3(fast__5)
# Loading work.fifo_v3(fast__6)
# Loading work.stream_fifo(fast__4)
# Loading work.fifo_v3(fast__7)
# Loading work.stream_join(fast)
# Loading work.stream_join_dynamic(fast)
# Loading work.stream_fork_dynamic(fast)
# Loading work.stream_fork(fast__1)
# Loading work.axi_to_detailed_mem_user(fast__1)
# Loading work.stream_mux(fast__1)
# Loading work.stream_fifo(fast__5)
# Loading work.fifo_v3(fast__8)
# Loading work.stream_to_mem(fast__1)
# Loading work.stream_fifo(fast__6)
# Loading work.fifo_v3(fast__9)
# Loading work.mem_to_banks_detailed(fast__1)
# Loading work.stream_fifo(fast__7)
# Loading work.fifo_v3(fast__10)
# Loading work.obi_mux(fast)
# Loading work.rr_arb_tree(fast__1)
# Loading work.fifo_v3(fast__11)
# Loading work.axi_to_obi(fast__1)
# Loading work.axi_demux_simple(fast__1)
# Loading work.axi_to_detailed_mem_user(fast__2)
# Loading work.stream_mux(fast__2)
# Loading work.stream_fifo(fast__8)
# Loading work.fifo_v3(fast__12)
# Loading work.stream_to_mem(fast__2)
# Loading work.stream_fifo(fast__9)
# Loading work.fifo_v3(fast__13)
# Loading work.mem_to_banks_detailed(fast__2)
# Loading work.stream_fifo(fast__10)
# Loading work.fifo_v3(fast__14)
# Loading work.stream_fifo(fast__11)
# Loading work.fifo_v3(fast__15)
# Loading work.axi_to_detailed_mem_user(fast__3)
# Loading work.stream_mux(fast__3)
# Loading work.stream_fifo(fast__12)
# Loading work.fifo_v3(fast__16)
# Loading work.stream_to_mem(fast__3)
# Loading work.stream_fifo(fast__13)
# Loading work.fifo_v3(fast__17)
# Loading work.mem_to_banks_detailed(fast__3)
# Loading work.stream_fifo(fast__14)
# Loading work.fifo_v3(fast__18)
# Loading work.obi_mux(fast__1)
# Loading work.rr_arb_tree(fast__2)
# Loading work.tc_clk_gating(fast)
# Loading work.cv32e40x_if_xif(fast__1)
# Loading work.cv32e40x_if_xif(fast__2)
# Loading work.cv32e40x_if_xif(fast__3)
# Loading work.hwpe_ctrl_package(fast)
# Loading work.redmule_top(fast)
# Loading work.hwpe_ctrl_intf_periph(fast__2)
# Loading work.redmule_inst_decoder(fast)
# Loading work.tc_clk_gating(fast__1)
# Loading work.hwpe_stream_intf_stream(fast__1)
# Loading work.hwpe_stream_intf_stream(fast__2)
# Loading work.hwpe_stream_intf_stream(fast__3)
# Loading work.redmule_streamer(fast)
# Loading work.hci_core_intf(fast__5)
# Loading work.hci_core_intf(fast__6)
# Loading work.hci_core_intf(fast__7)
# Loading work.redmule_mux(fast)
# Loading work.hci_core_r_valid_filter(fast)
# Loading work.hci_core_sink(fast)
# Loading work.hwpe_stream_intf_stream(fast__4)
# Loading work.hwpe_stream_intf_stream(fast__5)
# Loading work.hci_core_intf(fast__9)
# Loading work.hwpe_stream_addressgen_v3_sv_unit(fast)
# Loading work.hwpe_stream_addressgen_v3(fast)
# Loading work.hwpe_stream_fifo_sv_unit(fast)
# Loading work.hwpe_stream_fifo(fast)
# Loading work.hci_core_assign(fast)
# Loading work.redmule_castout_sv_unit(fast)
# Loading work.redmule_castout(fast)
# Loading work.fpnew_cast_multi(fast)
# Loading work.fpnew_classifier(fast)
# Loading work.fpnew_classifier(fast__1)
# Loading work.fpnew_classifier(fast__2)
# Loading work.lzc(fast__1)
# Loading work.fpnew_rounding(fast)
# Loading work.hci_core_fifo(fast)
# Loading work.hwpe_stream_intf_stream(fast__6)
# Loading work.hwpe_stream_intf_stream(fast__7)
# Loading work.hwpe_stream_intf_stream(fast__8)
# Loading work.hwpe_stream_intf_stream(fast__9)
# Loading work.hwpe_stream_fifo(fast__1)
# Loading work.hwpe_stream_fifo(fast__2)
# Loading work.hci_core_assign(fast__1)
# Loading work.hci_core_fifo(fast__1)
# Loading work.hwpe_stream_fifo(fast__3)
# Loading work.hwpe_stream_fifo(fast__4)
# Loading work.redmule_castin_sv_unit(fast)
# Loading work.redmule_castin(fast)
# Loading work.hci_core_source(fast)
# Loading work.hwpe_stream_intf_stream(fast__10)
# Loading work.hwpe_stream_intf_stream(fast__11)
# Loading work.hwpe_stream_addressgen_v3(fast__1)
# Loading work.hwpe_stream_fifo(fast__5)
# Loading work.hwpe_stream_intf_stream(fast__12)
# Loading work.hwpe_stream_intf_stream(fast__13)
# Loading work.hwpe_stream_fifo(fast__6)
# Loading work.hwpe_stream_assign_sv_unit(fast)
# Loading work.hwpe_stream_assign(fast)
# Loading work.hwpe_stream_fifo(fast__7)
# Loading work.hwpe_stream_fifo(fast__8)
# Loading work.redmule_x_buffer(fast)
# Loading work.redmule_x_pad_scm(fast)
# Loading work.redmule_x_buffer_scm(fast)
# Loading work.redmule_w_buffer(fast)
# Loading work.redmule_w_buffer_scm(fast)
# Loading work.redmule_z_buffer(fast)
# Loading work.redmule_z_buffer_scm(fast)
# Loading work.redmule_engine(fast)
# Loading work.redmule_row(fast)
# Loading work.redmule_ce(fast)
# Loading work.cluster_clock_gating(fast)
# Loading work.tc_clk_gating(fast__2)
# Loading work.redmule_noncomp(fast)
# Loading work.fpnew_classifier(fast__3)
# Loading work.redmule_fma(fast)
# Loading work.fpnew_classifier(fast__4)
# Loading work.lzc(fast__2)
# Loading work.fpnew_rounding(fast__1)
# Loading work.redmule_noncomp(fast__1)
# Loading work.redmule_memory_scheduler(fast)
# Loading work.redmule_ctrl_sv_unit(fast)
# Loading work.redmule_ctrl(fast)
# Loading work.hwpe_ctrl_intf_periph(fast__3)
# Loading work.hwpe_ctrl_slave(fast)
# Loading work.hwpe_ctrl_regfile(fast)
# Loading work.hwpe_ctrl_regfile_latch_test_wrap(fast)
# Loading work.hwpe_ctrl_regfile_ff(fast)
# Loading work.redmule_tiler(fast)
# Loading work.redmule_scheduler(fast)
# Loading work.cv32e40x_wrapper(fast)
# Loading work.cv32e40x_core_log(fast)
# Loading work.cv32e40x_rvfi_pkg(fast)
# Loading work.cv32e40x_rvfi(fast)
# Loading work.cv32e40x_rvfi_instr_obi(fast)
# Loading work.cv32e40x_rvfi_data_obi(fast)
# Loading work.cv32e40x_rvfi_sim_trace(fast)
# Loading work.cv32e40x_core(fast)
# Loading work.cv32e40x_if_c_obi(fast__1)
# Loading work.cv32e40x_if_c_obi(fast__2)
# Loading work.cv32e40x_sleep_unit(fast)
# Loading work.cv32e40x_clock_gate(fast)
# Loading work.cv32e40x_if_stage(fast)
# Loading work.cv32e40x_prefetch_unit(fast)
# Loading work.cv32e40x_prefetcher(fast)
# Loading work.cv32e40x_alignment_buffer(fast)
# Loading work.cv32e40x_mpu(fast)
# Loading work.cv32e40x_pma(fast)
# Loading work.cv32e40x_instr_obi_interface(fast)
# Loading work.cv32e40x_compressed_decoder(fast)
# Loading work.cv32e40x_sequencer(fast)
# Loading work.cv32e40x_id_stage(fast)
# Loading work.cv32e40x_pc_target(fast)
# Loading work.cv32e40x_decoder(fast)
# Loading work.cv32e40x_i_decoder(fast)
# Loading work.cv32e40x_a_decoder(fast)
# Loading work.cv32e40x_b_decoder(fast)
# Loading work.cv32e40x_m_decoder(fast)
# Loading work.cv32e40x_ex_stage(fast)
# Loading work.cv32e40x_alu(fast)
# Loading work.cv32e40x_ff_one(fast)
# Loading work.cv32e40x_alu_b_cpop(fast)
# Loading work.cv32e40x_div(fast)
# Loading work.cv32e40x_mult(fast)
# Loading work.cv32e40x_load_store_unit(fast)
# Loading work.cv32e40x_wpt(fast)
# Loading work.cv32e40x_mpu(fast__1)
# Loading work.cv32e40x_pma(fast__1)
# Loading work.cv32e40x_align_check(fast)
# Loading work.cv32e40x_lsu_response_filter(fast)
# Loading work.cv32e40x_write_buffer(fast)
# Loading work.cv32e40x_data_obi_interface(fast)
# Loading work.cv32e40x_wb_stage(fast)
# Loading work.cv32e40x_cs_registers(fast)
# Loading work.cv32e40x_csr(fast)
# Loading work.cv32e40x_csr(fast__1)
# Loading work.cv32e40x_csr(fast__2)
# Loading work.cv32e40x_csr(fast__3)
# Loading work.cv32e40x_csr(fast__4)
# Loading work.cv32e40x_csr(fast__5)
# Loading work.cv32e40x_csr(fast__6)
# Loading work.cv32e40x_csr(fast__7)
# Loading work.cv32e40x_debug_triggers(fast)
# Loading work.cv32e40x_csr(fast__8)
# Loading work.cv32e40x_controller(fast)
# Loading work.cv32e40x_controller_fsm(fast)
# Loading work.cv32e40x_controller_bypass(fast)
# Loading work.cv32e40x_int_controller(fast)
# Loading work.cv32e40x_register_file_wrapper(fast)
# Loading work.cv32e40x_register_file(fast)
# Loading work.obi_atop_resolver(fast)
# Loading work.lzc(fast__3)
# Loading work.spill_register(fast)
# Loading work.spill_register_flushable(fast)
# Loading work.fifo_v3(fast__19)
# Loading work.obi_cut(fast)
# Loading work.spill_register(fast__1)
# Loading work.spill_register_flushable(fast__1)
# Loading work.spill_register(fast__2)
# Loading work.spill_register_flushable(fast__2)
# Loading work.obi_xbar(fast)
# Loading work.addr_decode(fast)
# Loading work.addr_decode_dync(fast)
# Loading work.obi_demux(fast)
# Loading work.delta_counter(fast__1)
# Loading work.obi_mux(fast__2)
# Loading work.fifo_v3(fast__20)
# Loading work.local_interconnect(fast)
# Loading work.hci_router(fast)
# Loading work.hci_core_assign(fast__2)
# Loading work.hci_router_reorder(fast)
# Loading work.addr_dec_resp_mux(fast)
# Loading work.hci_arbiter_tree(fast)
# Loading work.hci_core_assign(fast__3)
# Loading work.hci_core_assign(fast__4)
# Loading work.hci_router(fast__1)
# Loading work.hci_core_intf(fast__16)
# Loading work.hci_core_assign(fast__5)
# Loading work.hci_router_reorder(fast__1)
# Loading work.hci_arbiter_tree(fast__1)
# Loading work.hci_arbiter(fast)
# Loading work.hci_arbiter(fast__1)
# Loading work.hci_core_assign(fast__6)
# Loading work.hci_arbiter(fast__2)
# Loading work.hci_router(fast__2)
# Loading work.hci_core_intf(fast__20)
# Loading work.hci_core_assign(fast__7)
# Loading work.hci_router_reorder(fast__2)
# Loading work.hci_arbiter(fast__3)
# Loading work.l1_spm(fast)
# Loading work.tc_sram(fast)
# Loading work.xif_inst_dispatcher(fast)
# Loading work.idma_ctrl(fast)
# Loading work.cv32e40x_if_xif(fast__5)
# Loading work.idma_reg32_3d_reg_pkg(fast)
# Loading work.idma_xif_inst_decoder(fast)
# Loading work.idma_axi_obi_transfer_ch(fast)
# Loading work.idma_reg32_3d(fast)
# Loading work.idma_reg32_3d_reg_top(fast)
# Loading work.prim_subreg(fast)
# Loading work.prim_subreg_arb(fast)
# Loading work.prim_subreg(fast__1)
# Loading work.prim_subreg_arb(fast__1)
# Loading work.prim_subreg(fast__2)
# Loading work.prim_subreg_arb(fast__2)
# Loading work.prim_subreg_ext(fast)
# Loading work.prim_subreg_ext(fast__1)
# Loading work.prim_subreg(fast__3)
# Loading work.prim_subreg_arb(fast__3)
# Loading work.rr_arb_tree(fast__3)
# Loading work.idma_transfer_id_gen(fast)
# Loading work.stream_fifo_optimal_wrap(fast)
# Loading work.stream_fifo(fast__15)
# Loading work.fifo_v3(fast__21)
# Loading work.idma_nd_midend(fast)
# Loading work.idma_nd_counter(fast)
# Loading work.popcount(fast)
# Loading work.idma_backend_r_axi_w_obi(fast)
# Loading work.idma_legalizer_r_axi_w_obi(fast)
# Loading work.idma_legalizer_page_splitter(fast)
# Loading work.stream_fifo_optimal_wrap(fast__1)
# Loading work.stream_fifo(fast__16)
# Loading work.fifo_v3(fast__22)
# Loading work.stream_fifo_optimal_wrap(fast__2)
# Loading work.stream_fifo(fast__17)
# Loading work.fifo_v3(fast__23)
# Loading work.fall_through_register(fast)
# Loading work.fifo_v3(fast__24)
# Loading work.stream_fifo_optimal_wrap(fast__3)
# Loading work.stream_fifo(fast__18)
# Loading work.fifo_v3(fast__25)
# Loading work.idma_transport_layer_r_axi_w_obi(fast)
# Loading work.idma_axi_read(fast)
# Loading work.idma_dataflow_element(fast)
# Loading work.passthrough_stream_fifo(fast)
# Loading work.idma_obi_write(fast)
# Loading work.stream_fifo_optimal_wrap(fast__4)
# Loading work.spill_register_flushable(fast__3)
# Loading work.idma_axi_obi_transfer_ch(fast__1)
# Loading work.idma_backend_r_obi_w_axi(fast)
# Loading work.idma_legalizer_r_obi_w_axi(fast)
# Loading work.stream_fifo_optimal_wrap(fast__5)
# Loading work.stream_fifo(fast__19)
# Loading work.fifo_v3(fast__26)
# Loading work.stream_fifo_optimal_wrap(fast__6)
# Loading work.stream_fifo(fast__20)
# Loading work.fifo_v3(fast__27)
# Loading work.idma_transport_layer_r_obi_w_axi(fast)
# Loading work.idma_obi_read(fast)
# Loading work.idma_axi_write(fast)
# Loading work.fall_through_register(fast__1)
# Loading work.fifo_v3(fast__28)
# Loading work.axi_rw_join(fast)
# Loading work.pulp_icache_wrap(fast)
# Loading work.spill_register(fast__3)
# Loading work.spill_register_flushable(fast__4)
# Loading work.snitch_icache(fast)
# Loading work.riscv_instr_branch(fast)
# Loading work.snitch_icache_l0(fast)
# Loading work.tc_clk_inverter(fast)
# Loading work.plru_tree(fast)
# Loading work.isochronous_spill_register(fast)
# Loading work.isochronous_spill_register(fast__1)
# Loading work.l0_to_bypass(fast)
# Loading work.stream_arbiter(fast)
# Loading work.stream_arbiter_flushable(fast)
# Loading work.rr_arb_tree(fast__4)
# Loading work.fifo_v3(fast__29)
# Loading work.onehot_to_bin(fast)
# Loading work.stream_demux(fast)
# Loading work.isochronous_spill_register(fast__2)
# Loading work.isochronous_spill_register(fast__3)
# Loading work.multi_accept_rr_arb(fast)
# Loading work.rr_arb_tree(fast__5)
# Loading work.snitch_icache_lookup_serial(fast)
# Loading work.register_file_1r_1w(fast)
# Loading work.lzc(fast__4)
# Loading work.tc_sram_impl(fast)
# Loading work.tc_sram(fast__1)
# Loading work.snitch_icache_handler(fast)
# Loading work.onehot_to_bin(fast__1)
# Loading work.stream_arbiter(fast__1)
# Loading work.stream_arbiter_flushable(fast__1)
# Loading work.rr_arb_tree(fast__6)
# Loading work.stream_demux(fast__1)
# Loading work.snitch_icache_refill(fast)
# Loading work.fifo_v3(fast__30)
# Loading work.axi_xbar(fast)
# Loading work.axi_xbar_unmuxed(fast)
# Loading work.addr_decode(fast__1)
# Loading work.addr_decode_dync(fast__1)
# Loading work.axi_demux(fast)
# Loading work.spill_register(fast__4)
# Loading work.spill_register_flushable(fast__5)
# Loading work.spill_register(fast__5)
# Loading work.spill_register_flushable(fast__6)
# Loading work.spill_register(fast__6)
# Loading work.spill_register_flushable(fast__7)
# Loading work.spill_register(fast__7)
# Loading work.spill_register_flushable(fast__8)
# Loading work.spill_register(fast__8)
# Loading work.spill_register_flushable(fast__9)
# Loading work.spill_register(fast__9)
# Loading work.spill_register_flushable(fast__10)
# Loading work.axi_demux_simple(fast__2)
# Loading work.axi_demux_id_counters(fast)
# Loading work.delta_counter(fast__2)
# Loading work.counter(fast__1)
# Loading work.rr_arb_tree(fast__7)
# Loading work.lzc(fast__5)
# Loading work.axi_err_slv(fast)
# Loading work.axi_atop_filter(fast)
# Loading work.stream_register(fast)
# Loading work.fifo_v3(fast__31)
# Loading work.fifo_v3(fast__32)
# Loading work.fifo_v3(fast__33)
# Loading work.counter(fast__2)
# Loading work.delta_counter(fast__3)
# Loading work.axi_multicut(fast)
# Loading work.axi_mux(fast)
# Loading work.axi_id_prepend(fast)
# Loading work.rr_arb_tree(fast__8)
# Loading work.fifo_v3(fast__34)
# Loading work.spill_register(fast__10)
# Loading work.spill_register_flushable(fast__11)
# Loading work.spill_register(fast__11)
# Loading work.spill_register_flushable(fast__12)
# Loading work.rr_arb_tree(fast__9)
# Loading work.spill_register(fast__12)
# Loading work.spill_register_flushable(fast__13)
# Loading work.spill_register(fast__13)
# Loading work.spill_register_flushable(fast__14)
# Loading work.floo_nw_router(fast)
# Loading work.floo_router(fast)
# Loading work.stream_fifo_optimal_wrap(fast__7)
# Loading work.spill_register_flushable(fast__15)
# Loading work.floo_route_select(fast)
# Loading work.floo_wormhole_arbiter(fast)
# Loading work.rr_arb_tree(fast__10)
# Loading work.floo_vc_arbiter(fast)
# Loading work.floo_router(fast__1)
# Loading work.stream_fifo_optimal_wrap(fast__8)
# Loading work.spill_register_flushable(fast__16)
# Loading work.floo_route_select(fast__1)
# Loading work.floo_wormhole_arbiter(fast__1)
# Loading work.floo_vc_arbiter(fast__1)
# Loading work.floo_router(fast__2)
# Loading work.stream_fifo_optimal_wrap(fast__9)
# Loading work.spill_register_flushable(fast__17)
# Loading work.floo_route_select(fast__2)
# Loading work.floo_wormhole_arbiter(fast__2)
# Loading work.floo_vc_arbiter(fast__2)
# Loading work.floo_nw_chimney(fast)
# Loading work.spill_register(fast__14)
# Loading work.spill_register_flushable(fast__18)
# Loading work.spill_register(fast__15)
# Loading work.spill_register_flushable(fast__19)
# Loading work.floo_rob_wrapper(fast)
# Loading work.axi_demux_id_counters(fast__1)
# Loading work.delta_counter(fast__4)
# Loading work.floo_rob_wrapper(fast__1)
# Loading work.axi_demux_id_counters(fast__2)
# Loading work.floo_rob_wrapper(fast__2)
# Loading work.floo_rob_wrapper(fast__3)
# Loading work.floo_route_comp(fast)
# Loading work.addr_decode(fast__2)
# Loading work.addr_decode_dync(fast__2)
# Loading work.floo_wormhole_arbiter(fast__3)
# Loading work.floo_wormhole_arbiter(fast__4)
# Loading work.floo_wormhole_arbiter(fast__5)
# Loading work.floo_meta_buffer(fast)
# Loading work.fifo_v3(fast__35)
# Loading work.lzc(fast__6)
# Loading work.floo_meta_buffer(fast__1)
# Loading work.fifo_v3(fast__36)
# Loading work.axi_rw_split(fast)
# Loading work.fractal_sync_xif_inst_decoder(fast)
# Loading work.fpu_ss_prd_f_pkg(fast)
# Loading work.fpu_ss(fast)
# Loading work.fpu_ss_instr_pkg(fast)
# Loading work.fpu_ss_compressed_predecoder(fast)
# Loading work.fpu_ss_predecoder(fast)
# Loading work.stream_fifo(fast__21)
# Loading work.fifo_v3(fast__37)
# Loading work.fpu_ss_decoder(fast)
# Loading work.stream_fifo(fast__22)
# Loading work.fifo_v3(fast__38)
# Loading work.fpu_ss_csr(fast)
# Loading work.fpu_ss_controller(fast)
# Loading work.fpu_ss_regfile(fast)
# Loading work.fpnew_top(fast)
# Loading work.fpnew_opgroup_block(fast)
# Loading work.fpnew_opgroup_fmt_slice(fast)
# Loading work.fpnew_fma(fast)
# Loading work.fpnew_classifier(fast__5)
# Loading work.lzc(fast__7)
# Loading work.fpnew_rounding(fast__2)
# Loading work.rr_arb_tree(fast__11)
# Loading work.lzc(fast__8)
# Loading work.fpnew_opgroup_block(fast__1)
# Loading work.fpnew_opgroup_multifmt_slice(fast)
# Loading work.fpnew_divsqrt_th_32(fast)
# Loading work.pa_fdsu_top(fast)
# Loading work.pa_fdsu_special(fast)
# Loading work.pa_fdsu_prepare(fast)
# Loading work.pa_fdsu_ff1(fast)
# Loading work.pa_fdsu_srt_single(fast)
# Loading work.gated_clk_cell(fast)
# Loading work.pa_fdsu_round_single(fast)
# Loading work.pa_fdsu_pack_single(fast)
# Loading work.pa_fdsu_ctrl(fast)
# Loading work.pa_fpu_dp(fast)
# Loading work.pa_fpu_src_type(fast)
# Loading work.pa_fpu_frbus(fast)
# Loading work.rr_arb_tree(fast__12)
# Loading work.fpnew_opgroup_block(fast__2)
# Loading work.fpnew_opgroup_fmt_slice(fast__1)
# Loading work.fpnew_noncomp(fast)
# Loading work.fpnew_classifier(fast__6)
# Loading work.rr_arb_tree(fast__13)
# Loading work.fpnew_opgroup_block(fast__3)
# Loading work.fpnew_opgroup_multifmt_slice(fast__1)
# Loading work.fpnew_cast_multi(fast__1)
# Loading work.fpnew_classifier(fast__7)
# Loading work.lzc(fast__9)
# Loading work.fpnew_rounding(fast__3)
# Loading work.rr_arb_tree(fast__14)
# Loading work.fpnew_opgroup_block(fast__4)
# Loading work.rr_arb_tree(fast__15)
# Loading work.rr_arb_tree(fast__16)
# Loading work.lzc(fast__10)
# Loading work.xif_if2struct(fast)
# Loading work.fractal_sync_pkg(fast)
# Loading work.fractal_sync_2x2_pkg(fast)
# Loading work.fractal_sync_2x2(fast)
# Loading work.fractal_sync_2x2_core(fast)
# Loading work.fractal_sync_pipeline(fast)
# Loading work.fractal_sync_1d(fast)
# Loading work.fractal_sync_rx(fast)
# Loading work.fractal_sync_fifo(fast)
# Loading work.fractal_sync_arbiter(fast)
# Loading work.fractal_sync_arbiter_fa(fast)
# Loading work.fractal_sync_tx(fast)
# Loading work.fractal_sync_fifo(fast__1)
# Loading work.fractal_sync_arbiter(fast__1)
# Loading work.fractal_sync_arbiter_fa(fast__1)
# Loading work.fractal_sync_cc(fast)
# Loading work.fractal_sync_1d_rf(fast)
# Loading work.fractal_sync_1d_local_rf(fast)
# Loading work.fractal_sync_mp_rf(fast)
# Loading work.fractal_sync_1d_remote_rf(fast)
# Loading work.fractal_sync_mp_cam_br(fast)
# Loading work.fractal_sync_mp_cam_line(fast)
# Loading work.fractal_sync_1d(fast__1)
# Loading work.fractal_sync_cc(fast__1)
# Loading work.fractal_sync_pipeline(fast__1)
# Loading work.fractal_sync_2d(fast)
# Loading work.fractal_sync_rx(fast__1)
# Loading work.fractal_sync_fifo(fast__2)
# Loading work.fractal_sync_arbiter(fast__2)
# Loading work.fractal_sync_arbiter_fa(fast__2)
# Loading work.fractal_sync_cc(fast__2)
# Loading work.fractal_sync_2d_rf(fast)
# Loading work.fractal_sync_2d_local_rf(fast)
# Loading work.fractal_sync_2d_remote_rf(fast)
# Loading work.magia_vip(fast)
# Loading work.clk_rst_gen(fast)
# Loading work.magia_l2_mem_wrapper(fast)
# Loading work.axi_dw_upsizer(fast)
# Loading work.rr_arb_tree(fast__17)
# Loading work.lzc(fast__11)
# Loading work.rr_arb_tree(fast__18)
# Loading work.rr_arb_tree(fast__19)
# Loading work.axi_err_slv(fast__1)
# Loading work.axi_atop_filter(fast__1)
# Loading work.stream_register(fast__2)
# Loading work.fifo_v3(fast__39)
# Loading work.fifo_v3(fast__40)
# Loading work.fifo_v3(fast__41)
# Loading work.counter(fast__3)
# Loading work.delta_counter(fast__5)
# Loading work.axi_demux(fast__1)
# Loading work.spill_register(fast__16)
# Loading work.spill_register_flushable(fast__20)
# Loading work.spill_register(fast__17)
# Loading work.spill_register_flushable(fast__21)
# Loading work.spill_register(fast__18)
# Loading work.spill_register_flushable(fast__22)
# Loading work.spill_register(fast__19)
# Loading work.spill_register_flushable(fast__23)
# Loading work.spill_register(fast__20)
# Loading work.spill_register_flushable(fast__24)
# Loading work.spill_register(fast__21)
# Loading work.spill_register_flushable(fast__25)
# Loading work.axi_demux_simple(fast__3)
# Loading work.axi_demux_id_counters(fast__3)
# Loading work.delta_counter(fast__6)
# Loading work.counter(fast__4)
# Loading work.rr_arb_tree(fast__20)
# Loading work.onehot_to_bin(fast__2)
# Loading work.floo_nw_chimney(fast__1)
# Loading work.axi_err_slv(fast__2)
# Loading work.axi_atop_filter(fast__2)
# Loading work.stream_register(fast__3)
# Loading work.fifo_v3(fast__42)
# Loading work.fifo_v3(fast__43)
# Loading work.fifo_v3(fast__44)
# Loading work.axi_err_slv(fast__3)
# Loading work.axi_atop_filter(fast__3)
# Loading work.stream_register(fast__4)
# Loading work.fifo_v3(fast__45)
# Loading work.spill_register(fast__22)
# Loading work.spill_register_flushable(fast__26)
# Loading work.spill_register(fast__23)
# Loading work.spill_register_flushable(fast__27)
# Loading work.floo_rob_wrapper(fast__4)
# Loading work.axi_demux_id_counters(fast__4)
# Loading work.delta_counter(fast__7)
# Loading work.floo_rob_wrapper(fast__5)
# Loading work.axi_demux_id_counters(fast__5)
# Loading work.floo_rob_wrapper(fast__6)
# Loading work.floo_rob_wrapper(fast__7)
# Loading work.floo_route_comp(fast__1)
# Loading work.floo_wormhole_arbiter(fast__6)
# Loading work.rr_arb_tree(fast__21)
# Loading work.floo_wormhole_arbiter(fast__7)
# Loading work.rr_arb_tree(fast__22)
# Loading work.floo_wormhole_arbiter(fast__8)
# Loading work.floo_meta_buffer(fast__2)
# Loading work.fifo_v3(fast__46)
# Loading work.floo_meta_buffer(fast__3)
# Loading work.fifo_v3(fast__47)
# Loading work.axi_sim_mem(fast)
# Loading work.fractal_sync_if(fast__1)
# Loading work.fractal_sync_if(fast__2)
# Loading work.stream_register(fast__5)
# Loading work.hci_core_intf(fast__2)
# Loading work.hwpe_ctrl_intf_periph(fast__1)
# Loading work.hci_core_intf(fast__3)
# Loading work.hci_core_intf(fast__4)
# Loading work.stream_register(fast__1)
# Loading work.hci_core_intf(fast__10)
# Loading work.hci_core_intf(fast__11)
# Loading work.hci_core_intf(fast__12)
# Loading work.hci_core_intf(fast__1)
# Loading work.hci_core_intf(fast__15)
# Loading work.hci_core_intf(fast__13)
# Loading work.hci_core_intf(fast__14)
# Loading work.hci_core_intf(fast__17)
# Loading work.hci_core_intf(fast__18)
# Loading work.hci_core_intf(fast__19)
# Loading work.hci_core_intf(fast__8)
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_profiling/mm_is/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_profiling/mm_is/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_profiling/mm_is/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_profiling/mm_is/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_profiling/mm_is/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_profiling/mm_is/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_profiling/mm_is/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_profiling/mm_is/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# run -a
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_0
# RISC-V Trace: Writing log to: ./core_0_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2977 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_1
# RISC-V Trace: Writing log to: ./core_1_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2977 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_2
# RISC-V Trace: Writing log to: ./core_2_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2977 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_3
# RISC-V Trace: Writing log to: ./core_3_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2977 instructions.
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 222230ns
# [TB][mhartid 2 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 222230ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 223860ns
# [TB][mhartid 2 - Tile (1, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 223860ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 265095ns
# [TB][mhartid 3 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 265095ns
# [TB][mhartid 1 - Tile (0, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 267020ns
# [TB][mhartid 3 - Tile (1, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 267020ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 267425ns: start-end pair with latency 43560ns (8712 clock cycles) and accumulated latency 43560ns (8712 clock cycles)
# [TB][mhartid 2 - Tile (1, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 267425ns: start-end pair with latency 43560ns (8712 clock cycles) and accumulated latency 43560ns (8712 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 267430ns
# [TB][mhartid 2 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 267430ns
# [TB][mhartid 1 - Tile (0, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 267505ns: start-end pair with latency 480ns (96 clock cycles) and accumulated latency 480ns (96 clock cycles)
# [TB][mhartid 3 - Tile (1, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 267505ns: start-end pair with latency 480ns (96 clock cycles) and accumulated latency 480ns (96 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 267510ns
# [TB][mhartid 3 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 267510ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 267525ns
# [TB][mhartid 2 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 267525ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 267625ns
# [TB][mhartid 3 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 267625ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 269885ns: start-end pair with latency 2355ns (471 clock cycles)
# [TB][mhartid 2 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 269885ns: start-end pair with latency 2355ns (471 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 269890ns
# [TB][mhartid 2 - Tile (1, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 269890ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 269985ns: start-end pair with latency 2355ns (471 clock cycles)
# [TB][mhartid 3 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 269985ns: start-end pair with latency 2355ns (471 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 269990ns
# [TB][mhartid 3 - Tile (1, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 269990ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 270515ns
# [TB][mhartid 2 - Tile (1, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 270515ns
# [TB][mhartid 1 - Tile (0, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 270615ns
# [TB][mhartid 3 - Tile (1, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 270615ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 271850ns: start-end pair with latency 1330ns (266 clock cycles) and accumulated latency 1330ns (266 clock cycles)
# [TB][mhartid 2 - Tile (1, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 271850ns: start-end pair with latency 1330ns (266 clock cycles) and accumulated latency 1330ns (266 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 272190ns
# [TB][mhartid 2 - Tile (1, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 272190ns
# [TB][mhartid 1 - Tile (0, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 272535ns: start-end pair with latency 1915ns (383 clock cycles) and accumulated latency 1915ns (383 clock cycles)
# [TB][mhartid 3 - Tile (1, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 272535ns: start-end pair with latency 1915ns (383 clock cycles) and accumulated latency 1915ns (383 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 272895ns: start-end pair with latency 700ns (140 clock cycles) and accumulated latency 2030ns (406 clock cycles)
# [TB][mhartid 2 - Tile (1, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 272895ns: start-end pair with latency 700ns (140 clock cycles) and accumulated latency 2030ns (406 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 272900ns
# [TB][mhartid 2 - Tile (1, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 272900ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 272905ns
# [TB][mhartid 2 - Tile (1, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 272905ns
# [TB][mhartid 1 - Tile (0, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 272940ns
# [TB][mhartid 3 - Tile (1, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 272940ns
# [TB][mhartid 1 - Tile (0, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 273975ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 2945ns (589 clock cycles)
# [TB][mhartid 3 - Tile (1, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 273975ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 2945ns (589 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 273980ns
# [TB][mhartid 3 - Tile (1, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 273980ns
# [TB][mhartid 1 - Tile (0, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 273985ns
# [TB][mhartid 3 - Tile (1, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 273985ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 274230ns: start-end pair with latency 1320ns (264 clock cycles) and accumulated latency 44880ns (8976 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 274230ns: start-end pair with latency 240ns (48 clock cycles) and accumulated latency 720ns (144 clock cycles)
# [TB][mhartid 2 - Tile (1, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 274230ns: start-end pair with latency 1320ns (264 clock cycles) and accumulated latency 44880ns (8976 clock cycles)
# [TB][mhartid 3 - Tile (1, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 274230ns: start-end pair with latency 240ns (48 clock cycles) and accumulated latency 720ns (144 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 274785ns
# [TB][mhartid 2 - Tile (1, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 274785ns
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 274885ns
# [TB][mhartid 3 - Tile (1, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 274885ns
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 275115ns
# [TB][mhartid 3 - Tile (1, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 275115ns
# [TB][mhartid 1 - Tile (0, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 275225ns
# [TB][mhartid 3 - Tile (1, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 275225ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 276060ns
# [TB][mhartid 2 - Tile (1, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 276060ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 276670ns: start-end pair with latency 605ns (121 clock cycles) and accumulated latency 2635ns (527 clock cycles)
# [TB][mhartid 2 - Tile (1, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 276670ns: start-end pair with latency 605ns (121 clock cycles) and accumulated latency 2635ns (527 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 277680ns
# [TB][mhartid 2 - Tile (1, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 277680ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 277890ns
# [TB][mhartid 2 - Tile (1, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 277890ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 278575ns: start-end pair with latency 680ns (136 clock cycles) and accumulated latency 3315ns (663 clock cycles)
# [TB][mhartid 2 - Tile (1, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 278575ns: start-end pair with latency 680ns (136 clock cycles) and accumulated latency 3315ns (663 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 279445ns: start-end pair with latency 1760ns (352 clock cycles) and accumulated latency 1760ns (352 clock cycles)
# [TB][mhartid 2 - Tile (1, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 279445ns: start-end pair with latency 1760ns (352 clock cycles) and accumulated latency 1760ns (352 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 279550ns
# [TB][mhartid 2 - Tile (1, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 279550ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 279640ns
# [TB][mhartid 2 - Tile (1, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 279640ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 279865ns: start-end pair with latency 220ns (44 clock cycles) and accumulated latency 45100ns (9020 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 279865ns: start-end pair with latency 4635ns (927 clock cycles) and accumulated latency 5355ns (1071 clock cycles)
# [TB][mhartid 2 - Tile (1, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 279865ns: start-end pair with latency 220ns (44 clock cycles) and accumulated latency 45100ns (9020 clock cycles)
# [TB][mhartid 3 - Tile (1, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 279865ns: start-end pair with latency 4635ns (927 clock cycles) and accumulated latency 5355ns (1071 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 279975ns
# [TB][mhartid 2 - Tile (1, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 279975ns
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 280020ns
# [TB][mhartid 3 - Tile (1, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 280020ns
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 280040ns
# [TB][mhartid 3 - Tile (1, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 280040ns
# [TB][mhartid 1 - Tile (0, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 280045ns
# [TB][mhartid 3 - Tile (1, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 280045ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 280610ns
# [TB][mhartid 2 - Tile (1, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 280610ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 281215ns: start-end pair with latency 600ns (120 clock cycles) and accumulated latency 3915ns (783 clock cycles)
# [TB][mhartid 2 - Tile (1, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 281215ns: start-end pair with latency 600ns (120 clock cycles) and accumulated latency 3915ns (783 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 282140ns
# [TB][mhartid 2 - Tile (1, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 282140ns
# [TB][mhartid 0 - Tile (0, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 282350ns
# [TB][mhartid 2 - Tile (1, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 282350ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 282360ns
# [TB][mhartid 2 - Tile (1, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 282360ns
# [TB][mhartid 0 - Tile (0, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 282675ns: start-end pair with latency 320ns (64 clock cycles) and accumulated latency 320ns (64 clock cycles)
# [TB][mhartid 2 - Tile (1, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 282675ns: start-end pair with latency 320ns (64 clock cycles) and accumulated latency 320ns (64 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 283035ns: start-end pair with latency 670ns (134 clock cycles) and accumulated latency 4585ns (917 clock cycles)
# [TB][mhartid 2 - Tile (1, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 283035ns: start-end pair with latency 670ns (134 clock cycles) and accumulated latency 4585ns (917 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 283905ns: start-end pair with latency 1760ns (352 clock cycles) and accumulated latency 3520ns (704 clock cycles)
# [TB][mhartid 2 - Tile (1, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 283905ns: start-end pair with latency 1760ns (352 clock cycles) and accumulated latency 3520ns (704 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 283915ns
# [TB][mhartid 2 - Tile (1, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 283915ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 283935ns
# [TB][mhartid 2 - Tile (1, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 283935ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 284075ns: start-end pair with latency 135ns (27 clock cycles) and accumulated latency 45235ns (9047 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 284075ns: start-end pair with latency 4025ns (805 clock cycles) and accumulated latency 9380ns (1876 clock cycles)
# [TB][mhartid 2 - Tile (1, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 284075ns: start-end pair with latency 135ns (27 clock cycles) and accumulated latency 45235ns (9047 clock cycles)
# [TB][mhartid 3 - Tile (1, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 284075ns: start-end pair with latency 4025ns (805 clock cycles) and accumulated latency 9380ns (1876 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 284100ns
# [TB][mhartid 3 - Tile (1, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 284100ns
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 284130ns
# [TB][mhartid 2 - Tile (1, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 284130ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 284745ns
# [TB][mhartid 2 - Tile (1, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 284745ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 285350ns: start-end pair with latency 600ns (120 clock cycles) and accumulated latency 5185ns (1037 clock cycles)
# [TB][mhartid 2 - Tile (1, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 285350ns: start-end pair with latency 600ns (120 clock cycles) and accumulated latency 5185ns (1037 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 285965ns
# [TB][mhartid 2 - Tile (1, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 285965ns
# [TB][mhartid 1 - Tile (0, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 286045ns
# [TB][mhartid 3 - Tile (1, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 286045ns
# [TB][mhartid 0 - Tile (0, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 286070ns
# [TB][mhartid 2 - Tile (1, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 286070ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 286080ns
# [TB][mhartid 2 - Tile (1, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 286080ns
# [TB][mhartid 1 - Tile (0, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 286300ns
# [TB][mhartid 3 - Tile (1, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 286300ns
# [TB][mhartid 0 - Tile (0, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 286360ns: start-end pair with latency 285ns (57 clock cycles) and accumulated latency 605ns (121 clock cycles)
# [TB][mhartid 2 - Tile (1, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 286360ns: start-end pair with latency 285ns (57 clock cycles) and accumulated latency 605ns (121 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 286820ns: start-end pair with latency 735ns (147 clock cycles) and accumulated latency 5920ns (1184 clock cycles)
# [TB][mhartid 2 - Tile (1, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 286820ns: start-end pair with latency 735ns (147 clock cycles) and accumulated latency 5920ns (1184 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 287315ns: start-end pair with latency 1010ns (202 clock cycles) and accumulated latency 3955ns (791 clock cycles)
# [TB][mhartid 3 - Tile (1, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 287315ns: start-end pair with latency 1010ns (202 clock cycles) and accumulated latency 3955ns (791 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 287695ns: start-end pair with latency 1725ns (345 clock cycles) and accumulated latency 5245ns (1049 clock cycles)
# [TB][mhartid 2 - Tile (1, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 287695ns: start-end pair with latency 1725ns (345 clock cycles) and accumulated latency 5245ns (1049 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 287705ns
# [TB][mhartid 2 - Tile (1, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 287705ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 287725ns
# [TB][mhartid 2 - Tile (1, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 287725ns
# [TB][mhartid 1 - Tile (0, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 287830ns: start-end pair with latency 1780ns (356 clock cycles) and accumulated latency 1780ns (356 clock cycles)
# [TB][mhartid 3 - Tile (1, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 287830ns: start-end pair with latency 1780ns (356 clock cycles) and accumulated latency 1780ns (356 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 287850ns
# [TB][mhartid 3 - Tile (1, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 287850ns
# [TB][mhartid 1 - Tile (0, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 287855ns
# [TB][mhartid 3 - Tile (1, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 287855ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 287965ns: start-end pair with latency 235ns (47 clock cycles) and accumulated latency 45470ns (9094 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 287965ns: start-end pair with latency 105ns (21 clock cycles) and accumulated latency 9485ns (1897 clock cycles)
# [TB][mhartid 2 - Tile (1, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 287965ns: start-end pair with latency 235ns (47 clock cycles) and accumulated latency 45470ns (9094 clock cycles)
# [TB][mhartid 3 - Tile (1, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 287965ns: start-end pair with latency 105ns (21 clock cycles) and accumulated latency 9485ns (1897 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 287990ns
# [TB][mhartid 3 - Tile (1, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 287990ns
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288020ns
# [TB][mhartid 2 - Tile (1, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288020ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 288665ns
# [TB][mhartid 2 - Tile (1, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 288665ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 289275ns: start-end pair with latency 605ns (121 clock cycles) and accumulated latency 6525ns (1305 clock cycles)
# [TB][mhartid 2 - Tile (1, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 289275ns: start-end pair with latency 605ns (121 clock cycles) and accumulated latency 6525ns (1305 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 289340ns
# [TB][mhartid 3 - Tile (1, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 289340ns
# [TB][mhartid 1 - Tile (0, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 289590ns
# [TB][mhartid 3 - Tile (1, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 289590ns
# [TB][mhartid 1 - Tile (0, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 289600ns
# [TB][mhartid 3 - Tile (1, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 289600ns
# [TB][mhartid 0 - Tile (0, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 289830ns
# [TB][mhartid 2 - Tile (1, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 289830ns
# [TB][mhartid 0 - Tile (0, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 289935ns
# [TB][mhartid 2 - Tile (1, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 289935ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 289945ns
# [TB][mhartid 2 - Tile (1, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 289945ns
# [TB][mhartid 1 - Tile (0, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 290155ns: start-end pair with latency 560ns (112 clock cycles) and accumulated latency 560ns (112 clock cycles)
# [TB][mhartid 3 - Tile (1, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 290155ns: start-end pair with latency 560ns (112 clock cycles) and accumulated latency 560ns (112 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 290285ns: start-end pair with latency 345ns (69 clock cycles) and accumulated latency 950ns (190 clock cycles)
# [TB][mhartid 2 - Tile (1, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 290285ns: start-end pair with latency 345ns (69 clock cycles) and accumulated latency 950ns (190 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 290705ns: start-end pair with latency 755ns (151 clock cycles) and accumulated latency 7280ns (1456 clock cycles)
# [TB][mhartid 2 - Tile (1, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 290705ns: start-end pair with latency 755ns (151 clock cycles) and accumulated latency 7280ns (1456 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 290730ns: start-end pair with latency 1125ns (225 clock cycles) and accumulated latency 5080ns (1016 clock cycles)
# [TB][mhartid 3 - Tile (1, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 290730ns: start-end pair with latency 1125ns (225 clock cycles) and accumulated latency 5080ns (1016 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 291125ns: start-end pair with latency 1780ns (356 clock cycles) and accumulated latency 3560ns (712 clock cycles)
# [TB][mhartid 3 - Tile (1, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 291125ns: start-end pair with latency 1780ns (356 clock cycles) and accumulated latency 3560ns (712 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 291135ns
# [TB][mhartid 3 - Tile (1, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 291135ns
# [TB][mhartid 1 - Tile (0, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 291155ns
# [TB][mhartid 3 - Tile (1, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 291155ns
# [TB][mhartid 0 - Tile (0, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 291560ns: start-end pair with latency 1725ns (345 clock cycles) and accumulated latency 6970ns (1394 clock cycles)
# [TB][mhartid 2 - Tile (1, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 291560ns: start-end pair with latency 1725ns (345 clock cycles) and accumulated latency 6970ns (1394 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 291570ns
# [TB][mhartid 2 - Tile (1, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 291570ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 291590ns
# [TB][mhartid 2 - Tile (1, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 291590ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 291730ns: start-end pair with latency 135ns (27 clock cycles) and accumulated latency 45605ns (9121 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 291730ns: start-end pair with latency 570ns (114 clock cycles) and accumulated latency 10055ns (2011 clock cycles)
# [TB][mhartid 2 - Tile (1, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 291730ns: start-end pair with latency 135ns (27 clock cycles) and accumulated latency 45605ns (9121 clock cycles)
# [TB][mhartid 3 - Tile (1, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 291730ns: start-end pair with latency 570ns (114 clock cycles) and accumulated latency 10055ns (2011 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 291755ns
# [TB][mhartid 3 - Tile (1, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 291755ns
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 291785ns
# [TB][mhartid 2 - Tile (1, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 291785ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292410ns
# [TB][mhartid 2 - Tile (1, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292410ns
# [TB][mhartid 1 - Tile (0, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 292580ns
# [TB][mhartid 3 - Tile (1, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 292580ns
# [TB][mhartid 1 - Tile (0, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 292670ns
# [TB][mhartid 3 - Tile (1, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 292670ns
# [TB][mhartid 1 - Tile (0, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292680ns
# [TB][mhartid 3 - Tile (1, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292680ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 293025ns: start-end pair with latency 610ns (122 clock cycles) and accumulated latency 7890ns (1578 clock cycles)
# [TB][mhartid 2 - Tile (1, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 293025ns: start-end pair with latency 610ns (122 clock cycles) and accumulated latency 7890ns (1578 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 293230ns: start-end pair with latency 555ns (111 clock cycles) and accumulated latency 1115ns (223 clock cycles)
# [TB][mhartid 3 - Tile (1, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 293230ns: start-end pair with latency 555ns (111 clock cycles) and accumulated latency 1115ns (223 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 293620ns
# [TB][mhartid 2 - Tile (1, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 293620ns
# [TB][mhartid 1 - Tile (0, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 293715ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 6110ns (1222 clock cycles)
# [TB][mhartid 3 - Tile (1, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 293715ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 6110ns (1222 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 293725ns
# [TB][mhartid 2 - Tile (1, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 293725ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293735ns
# [TB][mhartid 2 - Tile (1, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293735ns
# [TB][mhartid 0 - Tile (0, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 294005ns: start-end pair with latency 275ns (55 clock cycles) and accumulated latency 1225ns (245 clock cycles)
# [TB][mhartid 2 - Tile (1, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 294005ns: start-end pair with latency 275ns (55 clock cycles) and accumulated latency 1225ns (245 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 294310ns: start-end pair with latency 1725ns (345 clock cycles) and accumulated latency 5285ns (1057 clock cycles)
# [TB][mhartid 3 - Tile (1, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 294310ns: start-end pair with latency 1725ns (345 clock cycles) and accumulated latency 5285ns (1057 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 294320ns
# [TB][mhartid 3 - Tile (1, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 294320ns
# [TB][mhartid 1 - Tile (0, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 294325ns
# [TB][mhartid 3 - Tile (1, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 294325ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294475ns: start-end pair with latency 735ns (147 clock cycles) and accumulated latency 8625ns (1725 clock cycles)
# [TB][mhartid 2 - Tile (1, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294475ns: start-end pair with latency 735ns (147 clock cycles) and accumulated latency 8625ns (1725 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 295350ns: start-end pair with latency 1725ns (345 clock cycles) and accumulated latency 8695ns (1739 clock cycles)
# [TB][mhartid 2 - Tile (1, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 295350ns: start-end pair with latency 1725ns (345 clock cycles) and accumulated latency 8695ns (1739 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 295360ns
# [TB][mhartid 2 - Tile (1, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 295360ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 295380ns
# [TB][mhartid 2 - Tile (1, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 295380ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 295520ns: start-end pair with latency 135ns (27 clock cycles) and accumulated latency 45740ns (9148 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 295520ns: start-end pair with latency 1190ns (238 clock cycles) and accumulated latency 11245ns (2249 clock cycles)
# [TB][mhartid 2 - Tile (1, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 295520ns: start-end pair with latency 135ns (27 clock cycles) and accumulated latency 45740ns (9148 clock cycles)
# [TB][mhartid 3 - Tile (1, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 295520ns: start-end pair with latency 1190ns (238 clock cycles) and accumulated latency 11245ns (2249 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 295545ns
# [TB][mhartid 3 - Tile (1, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 295545ns
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 295575ns
# [TB][mhartid 2 - Tile (1, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 295575ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296170ns
# [TB][mhartid 2 - Tile (1, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296170ns
# [TB][mhartid 1 - Tile (0, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 296370ns
# [TB][mhartid 3 - Tile (1, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 296370ns
# [TB][mhartid 1 - Tile (0, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 296460ns
# [TB][mhartid 3 - Tile (1, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 296460ns
# [TB][mhartid 1 - Tile (0, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296470ns
# [TB][mhartid 3 - Tile (1, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296470ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296785ns: start-end pair with latency 610ns (122 clock cycles) and accumulated latency 9235ns (1847 clock cycles)
# [TB][mhartid 2 - Tile (1, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296785ns: start-end pair with latency 610ns (122 clock cycles) and accumulated latency 9235ns (1847 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 297020ns: start-end pair with latency 555ns (111 clock cycles) and accumulated latency 1670ns (334 clock cycles)
# [TB][mhartid 3 - Tile (1, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 297020ns: start-end pair with latency 555ns (111 clock cycles) and accumulated latency 1670ns (334 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 297330ns
# [TB][mhartid 2 - Tile (1, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 297330ns
# [TB][mhartid 0 - Tile (0, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 297435ns
# [TB][mhartid 2 - Tile (1, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 297435ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297445ns
# [TB][mhartid 2 - Tile (1, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297445ns
# [TB][mhartid 1 - Tile (0, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297470ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 7105ns (1421 clock cycles)
# [TB][mhartid 3 - Tile (1, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297470ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 7105ns (1421 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 297725ns: start-end pair with latency 285ns (57 clock cycles) and accumulated latency 1510ns (302 clock cycles)
# [TB][mhartid 2 - Tile (1, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 297725ns: start-end pair with latency 285ns (57 clock cycles) and accumulated latency 1510ns (302 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 298100ns: start-end pair with latency 1725ns (345 clock cycles) and accumulated latency 7010ns (1402 clock cycles)
# [TB][mhartid 3 - Tile (1, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 298100ns: start-end pair with latency 1725ns (345 clock cycles) and accumulated latency 7010ns (1402 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 298110ns
# [TB][mhartid 3 - Tile (1, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 298110ns
# [TB][mhartid 1 - Tile (0, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 298115ns
# [TB][mhartid 3 - Tile (1, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 298115ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 298185ns: start-end pair with latency 735ns (147 clock cycles) and accumulated latency 9970ns (1994 clock cycles)
# [TB][mhartid 2 - Tile (1, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 298185ns: start-end pair with latency 735ns (147 clock cycles) and accumulated latency 9970ns (1994 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 299060ns: start-end pair with latency 1725ns (345 clock cycles) and accumulated latency 10420ns (2084 clock cycles)
# [TB][mhartid 2 - Tile (1, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 299060ns: start-end pair with latency 1725ns (345 clock cycles) and accumulated latency 10420ns (2084 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 299070ns
# [TB][mhartid 2 - Tile (1, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 299070ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 299090ns
# [TB][mhartid 2 - Tile (1, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 299090ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 299215ns: start-end pair with latency 120ns (24 clock cycles) and accumulated latency 45860ns (9172 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 299215ns: start-end pair with latency 1095ns (219 clock cycles) and accumulated latency 12340ns (2468 clock cycles)
# [TB][mhartid 2 - Tile (1, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 299215ns: start-end pair with latency 120ns (24 clock cycles) and accumulated latency 45860ns (9172 clock cycles)
# [TB][mhartid 3 - Tile (1, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 299215ns: start-end pair with latency 1095ns (219 clock cycles) and accumulated latency 12340ns (2468 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 299240ns
# [TB][mhartid 3 - Tile (1, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 299240ns
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 299270ns
# [TB][mhartid 2 - Tile (1, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 299270ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 299915ns
# [TB][mhartid 2 - Tile (1, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 299915ns
# [TB][mhartid 1 - Tile (0, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 300045ns
# [TB][mhartid 3 - Tile (1, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 300045ns
# [TB][mhartid 1 - Tile (0, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 300135ns
# [TB][mhartid 3 - Tile (1, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 300135ns
# [TB][mhartid 1 - Tile (0, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 300145ns
# [TB][mhartid 3 - Tile (1, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 300145ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 300535ns: start-end pair with latency 615ns (123 clock cycles) and accumulated latency 10585ns (2117 clock cycles)
# [TB][mhartid 2 - Tile (1, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 300535ns: start-end pair with latency 615ns (123 clock cycles) and accumulated latency 10585ns (2117 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 300695ns: start-end pair with latency 555ns (111 clock cycles) and accumulated latency 2225ns (445 clock cycles)
# [TB][mhartid 3 - Tile (1, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 300695ns: start-end pair with latency 555ns (111 clock cycles) and accumulated latency 2225ns (445 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 301105ns
# [TB][mhartid 2 - Tile (1, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 301105ns
# [TB][mhartid 1 - Tile (0, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 301145ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 8100ns (1620 clock cycles)
# [TB][mhartid 3 - Tile (1, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 301145ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 8100ns (1620 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 301210ns
# [TB][mhartid 2 - Tile (1, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 301210ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 301220ns
# [TB][mhartid 2 - Tile (1, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 301220ns
# [TB][mhartid 0 - Tile (0, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 301495ns: start-end pair with latency 280ns (56 clock cycles) and accumulated latency 1790ns (358 clock cycles)
# [TB][mhartid 2 - Tile (1, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 301495ns: start-end pair with latency 280ns (56 clock cycles) and accumulated latency 1790ns (358 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 301775ns: start-end pair with latency 1725ns (345 clock cycles) and accumulated latency 8735ns (1747 clock cycles)
# [TB][mhartid 3 - Tile (1, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 301775ns: start-end pair with latency 1725ns (345 clock cycles) and accumulated latency 8735ns (1747 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 301785ns
# [TB][mhartid 3 - Tile (1, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 301785ns
# [TB][mhartid 1 - Tile (0, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 301790ns
# [TB][mhartid 3 - Tile (1, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 301790ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 301960ns: start-end pair with latency 735ns (147 clock cycles) and accumulated latency 11320ns (2264 clock cycles)
# [TB][mhartid 2 - Tile (1, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 301960ns: start-end pair with latency 735ns (147 clock cycles) and accumulated latency 11320ns (2264 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 302835ns: start-end pair with latency 1725ns (345 clock cycles) and accumulated latency 12145ns (2429 clock cycles)
# [TB][mhartid 2 - Tile (1, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 302835ns: start-end pair with latency 1725ns (345 clock cycles) and accumulated latency 12145ns (2429 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 302845ns
# [TB][mhartid 2 - Tile (1, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 302845ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 302865ns
# [TB][mhartid 2 - Tile (1, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 302865ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 303005ns: start-end pair with latency 135ns (27 clock cycles) and accumulated latency 45995ns (9199 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 303005ns: start-end pair with latency 1210ns (242 clock cycles) and accumulated latency 13550ns (2710 clock cycles)
# [TB][mhartid 2 - Tile (1, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 303005ns: start-end pair with latency 135ns (27 clock cycles) and accumulated latency 45995ns (9199 clock cycles)
# [TB][mhartid 3 - Tile (1, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 303005ns: start-end pair with latency 1210ns (242 clock cycles) and accumulated latency 13550ns (2710 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 303030ns
# [TB][mhartid 3 - Tile (1, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 303030ns
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 303060ns
# [TB][mhartid 2 - Tile (1, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 303060ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 303685ns
# [TB][mhartid 2 - Tile (1, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 303685ns
# [TB][mhartid 1 - Tile (0, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 303815ns
# [TB][mhartid 3 - Tile (1, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 303815ns
# [TB][mhartid 1 - Tile (0, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 303905ns
# [TB][mhartid 3 - Tile (1, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 303905ns
# [TB][mhartid 1 - Tile (0, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 303915ns
# [TB][mhartid 3 - Tile (1, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 303915ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 304305ns: start-end pair with latency 615ns (123 clock cycles) and accumulated latency 11935ns (2387 clock cycles)
# [TB][mhartid 2 - Tile (1, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 304305ns: start-end pair with latency 615ns (123 clock cycles) and accumulated latency 11935ns (2387 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 304465ns: start-end pair with latency 555ns (111 clock cycles) and accumulated latency 2780ns (556 clock cycles)
# [TB][mhartid 3 - Tile (1, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 304465ns: start-end pair with latency 555ns (111 clock cycles) and accumulated latency 2780ns (556 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 304610ns
# [TB][mhartid 2 - Tile (1, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 304610ns
# [TB][mhartid 0 - Tile (0, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 304820ns
# [TB][mhartid 2 - Tile (1, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 304820ns
# [TB][mhartid 1 - Tile (0, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 304925ns: start-end pair with latency 1005ns (201 clock cycles) and accumulated latency 9105ns (1821 clock cycles)
# [TB][mhartid 3 - Tile (1, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 304925ns: start-end pair with latency 1005ns (201 clock cycles) and accumulated latency 9105ns (1821 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 305095ns: start-end pair with latency 270ns (54 clock cycles) and accumulated latency 2060ns (412 clock cycles)
# [TB][mhartid 2 - Tile (1, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 305095ns: start-end pair with latency 270ns (54 clock cycles) and accumulated latency 2060ns (412 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 305545ns: start-end pair with latency 1725ns (345 clock cycles) and accumulated latency 10460ns (2092 clock cycles)
# [TB][mhartid 3 - Tile (1, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 305545ns: start-end pair with latency 1725ns (345 clock cycles) and accumulated latency 10460ns (2092 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 305555ns
# [TB][mhartid 3 - Tile (1, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 305555ns
# [TB][mhartid 1 - Tile (0, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 305560ns
# [TB][mhartid 3 - Tile (1, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 305560ns
# [TB][mhartid 0 - Tile (0, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 306460ns: start-end pair with latency 1845ns (369 clock cycles) and accumulated latency 13990ns (2798 clock cycles)
# [TB][mhartid 2 - Tile (1, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 306460ns: start-end pair with latency 1845ns (369 clock cycles) and accumulated latency 13990ns (2798 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 306495ns
# [TB][mhartid 2 - Tile (1, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 306495ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 306515ns
# [TB][mhartid 2 - Tile (1, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 306515ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 306625ns: start-end pair with latency 105ns (21 clock cycles) and accumulated latency 46100ns (9220 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 306625ns: start-end pair with latency 1060ns (212 clock cycles) and accumulated latency 14610ns (2922 clock cycles)
# [TB][mhartid 2 - Tile (1, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 306625ns: start-end pair with latency 105ns (21 clock cycles) and accumulated latency 46100ns (9220 clock cycles)
# [TB][mhartid 3 - Tile (1, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 306625ns: start-end pair with latency 1060ns (212 clock cycles) and accumulated latency 14610ns (2922 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 306650ns
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 306650ns
# [TB][mhartid 2 - Tile (1, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 306650ns
# [TB][mhartid 3 - Tile (1, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 306650ns
# [TB][mhartid 0 - Tile (0, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 307340ns
# [TB][mhartid 2 - Tile (1, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 307340ns
# [TB][mhartid 1 - Tile (0, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 307480ns
# [TB][mhartid 3 - Tile (1, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 307480ns
# [TB][mhartid 1 - Tile (0, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 307575ns
# [TB][mhartid 3 - Tile (1, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 307575ns
# [TB][mhartid 0 - Tile (0, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 307585ns: start-end pair with latency 240ns (48 clock cycles) and accumulated latency 2300ns (460 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 307585ns
# [TB][mhartid 2 - Tile (1, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 307585ns: start-end pair with latency 240ns (48 clock cycles) and accumulated latency 2300ns (460 clock cycles)
# [TB][mhartid 3 - Tile (1, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 307585ns
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 307605ns
# [TB][mhartid 2 - Tile (1, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 307605ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 307610ns
# [TB][mhartid 2 - Tile (1, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 307610ns
# [TB][mhartid 1 - Tile (0, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 308135ns: start-end pair with latency 555ns (111 clock cycles) and accumulated latency 3335ns (667 clock cycles)
# [TB][mhartid 3 - Tile (1, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 308135ns: start-end pair with latency 555ns (111 clock cycles) and accumulated latency 3335ns (667 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 308585ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 10100ns (2020 clock cycles)
# [TB][mhartid 3 - Tile (1, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 308585ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 10100ns (2020 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 309215ns: start-end pair with latency 1730ns (346 clock cycles) and accumulated latency 12190ns (2438 clock cycles)
# [TB][mhartid 3 - Tile (1, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 309215ns: start-end pair with latency 1730ns (346 clock cycles) and accumulated latency 12190ns (2438 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 309225ns
# [TB][mhartid 3 - Tile (1, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 309225ns
# [TB][mhartid 1 - Tile (0, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 309230ns
# [TB][mhartid 3 - Tile (1, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 309230ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 309340ns: start-end pair with latency 1725ns (345 clock cycles) and accumulated latency 47825ns (9565 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 309340ns: start-end pair with latency 105ns (21 clock cycles) and accumulated latency 14715ns (2943 clock cycles)
# [TB][mhartid 2 - Tile (1, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 309340ns: start-end pair with latency 1725ns (345 clock cycles) and accumulated latency 47825ns (9565 clock cycles)
# [TB][mhartid 3 - Tile (1, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 309340ns: start-end pair with latency 105ns (21 clock cycles) and accumulated latency 14715ns (2943 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 309365ns
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 309365ns
# [TB][mhartid 2 - Tile (1, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 309365ns
# [TB][mhartid 3 - Tile (1, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 309365ns
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 309390ns
# [TB][mhartid 2 - Tile (1, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 309390ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 309395ns
# [TB][mhartid 2 - Tile (1, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 309395ns
# [TB][mhartid 1 - Tile (0, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 310005ns
# [TB][mhartid 3 - Tile (1, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 310005ns
# [TB][mhartid 1 - Tile (0, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 310255ns
# [TB][mhartid 3 - Tile (1, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 310255ns
# [TB][mhartid 1 - Tile (0, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 310815ns: start-end pair with latency 555ns (111 clock cycles) and accumulated latency 3890ns (778 clock cycles)
# [TB][mhartid 3 - Tile (1, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 310815ns: start-end pair with latency 555ns (111 clock cycles) and accumulated latency 3890ns (778 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 311895ns: start-end pair with latency 1885ns (377 clock cycles) and accumulated latency 14075ns (2815 clock cycles)
# [TB][mhartid 3 - Tile (1, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 311895ns: start-end pair with latency 1885ns (377 clock cycles) and accumulated latency 14075ns (2815 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 311915ns
# [TB][mhartid 3 - Tile (1, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 311915ns
# [TB][mhartid 1 - Tile (0, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 311920ns
# [TB][mhartid 3 - Tile (1, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 311920ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 312045ns: start-end pair with latency 2645ns (529 clock cycles) and accumulated latency 50470ns (10094 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 312045ns: start-end pair with latency 120ns (24 clock cycles) and accumulated latency 14835ns (2967 clock cycles)
# [TB][mhartid 2 - Tile (1, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 312045ns: start-end pair with latency 2645ns (529 clock cycles) and accumulated latency 50470ns (10094 clock cycles)
# [TB][mhartid 3 - Tile (1, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 312045ns: start-end pair with latency 120ns (24 clock cycles) and accumulated latency 14835ns (2967 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 312070ns
# [TB][mhartid 2 - Tile (1, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 312070ns
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 312085ns
# [TB][mhartid 3 - Tile (1, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 312085ns
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 312095ns
# [TB][mhartid 2 - Tile (1, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 312095ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 312100ns
# [TB][mhartid 2 - Tile (1, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 312100ns
# [TB][mhartid 1 - Tile (0, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 312725ns
# [TB][mhartid 3 - Tile (1, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 312725ns
# [TB][mhartid 1 - Tile (0, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 313285ns: start-end pair with latency 555ns (111 clock cycles) and accumulated latency 4445ns (889 clock cycles)
# [TB][mhartid 3 - Tile (1, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 313285ns: start-end pair with latency 555ns (111 clock cycles) and accumulated latency 4445ns (889 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 313410ns
# [TB][mhartid 3 - Tile (1, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 313410ns
# [TB][mhartid 1 - Tile (0, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 313415ns
# [TB][mhartid 3 - Tile (1, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 313415ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 313525ns: start-end pair with latency 1420ns (284 clock cycles) and accumulated latency 51890ns (10378 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 313525ns: start-end pair with latency 105ns (21 clock cycles) and accumulated latency 14940ns (2988 clock cycles)
# [TB][mhartid 2 - Tile (1, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 313525ns: start-end pair with latency 1420ns (284 clock cycles) and accumulated latency 51890ns (10378 clock cycles)
# [TB][mhartid 3 - Tile (1, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 313525ns: start-end pair with latency 105ns (21 clock cycles) and accumulated latency 14940ns (2988 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 313540ns: start-end pair with latency 46105ns (9221 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 313540ns: start-end pair with latency 46025ns (9205 clock cycles)
# [TB][mhartid 2 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 313540ns: start-end pair with latency 46105ns (9221 clock cycles)
# [TB][mhartid 3 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 313540ns: start-end pair with latency 46025ns (9205 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 313550ns: start-end pair with latency 91315ns (18263 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 313550ns: start-end pair with latency 48450ns (9690 clock cycles)
# [TB][mhartid 2 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 313550ns: start-end pair with latency 91315ns (18263 clock cycles)
# [TB][mhartid 3 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 313550ns: start-end pair with latency 48450ns (9690 clock cycles)
# [TB][PERF][mhartid 0 - Tile (0, 0)][CMI_PERF] Input communication sentinel accumulator state: 11935ns (2387 clock cycles)
# [TB][PERF][mhartid 1 - Tile (0, 1)][CMI_PERF] Input communication sentinel accumulator state: 10100ns (2020 clock cycles)
# [TB][PERF][mhartid 2 - Tile (1, 0)][CMI_PERF] Input communication sentinel accumulator state: 11935ns (2387 clock cycles)
# [TB][PERF][mhartid 3 - Tile (1, 1)][CMI_PERF] Input communication sentinel accumulator state: 10100ns (2020 clock cycles)
# [TB][PERF][mhartid 0 - Tile (0, 0)][CMO_PERF] Output communication sentinel accumulator state: 2300ns (460 clock cycles)
# [TB][PERF][mhartid 2 - Tile (1, 0)][CMO_PERF] Output communication sentinel accumulator state: 2300ns (460 clock cycles)
# [TB][PERF][mhartid 0 - Tile (0, 0)][CMP_PERF] Computation sentinel accumulator state: 13990ns (2798 clock cycles)
# [TB][PERF][mhartid 2 - Tile (1, 0)][CMP_PERF] Computation sentinel accumulator state: 13990ns (2798 clock cycles)
# [TB][PERF][mhartid 0 - Tile (0, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 51890ns (10378 clock cycles)
# [TB][PERF][mhartid 2 - Tile (1, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 51890ns (10378 clock cycles)
# [TB][PERF][mhartid 1 - Tile (0, 1)][CMO_PERF] Output communication sentinel accumulator state: 4445ns (889 clock cycles)
# [TB][PERF][mhartid 3 - Tile (1, 1)][CMO_PERF] Output communication sentinel accumulator state: 4445ns (889 clock cycles)
# [TB][PERF][mhartid 1 - Tile (0, 1)][CMP_PERF] Computation sentinel accumulator state: 14075ns (2815 clock cycles)
# [TB][PERF][mhartid 3 - Tile (1, 1)][CMP_PERF] Computation sentinel accumulator state: 14075ns (2815 clock cycles)
# [TB][PERF][mhartid 1 - Tile (0, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 14940ns (2988 clock cycles)
# [TB][PERF][mhartid 3 - Tile (1, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 14940ns (2988 clock cycles)
# [TB][PERF][mhartid 0 - Tile (0, 0)] Global maximul performance overheads:
#           	Input communication:          11935ns (2387 clock cycles)
#           	Outpu (result) communication: 4445ns (889 clock cycles)
#           	Computation:                  14075ns (2815 clock cycles)
#           	Total (CMI+CMO+CMP):          28620ns (5724 clock cycles)
# [TB][PERF][mhartid 0 - Tile (0, 0)][TIMESLOT_PERF] Timeslot accumulator sentinel states after 12 iterations:
# 	GLOBAL:
# 		817 -> 952 -> 787 -> 749 -> 715 -> 720 -> 704 -> 720 -> 692 -> 514 -> 509 -> 267 -> Total cycles: 8146
# 	ROW:
# 		Row 0 - 817 -> 952 -> 787 -> 749 -> 715 -> 720 -> 704 -> 720 -> 692 -> 514 -> 509 -> 267 -> Total cycles: 8146
# 		Row 1 - 817 -> 952 -> 787 -> 749 -> 715 -> 720 -> 704 -> 720 -> 692 -> 514 -> 509 -> 267 -> Total cycles: 8146
# 	COL:
# 		Column 0 - 601 -> 952 -> 787 -> 714 -> 709 -> 714 -> 698 -> 714 -> 686 -> 190 -> 4 -> 4 -> Total cycles: 6773
# 		Column 1 - 797 -> 45 -> 3 -> 749 -> 628 -> 512 -> 512 -> 508 -> 504 -> 514 -> 509 -> 264 -> Total cycles: 5545
# 	HNBR:
# 		Pair 0 [Tile 0 (0, 0) <-> Tile 1 (0, 1)] - 817 -> 952 -> 787 -> 749 -> 715 -> 720 -> 704 -> 720 -> 692 -> 514 -> 509 -> 267 -> Total cycles: 8146
# 		Pair 1 [Tile 2 (1, 0) <-> Tile 3 (1, 1)] - 817 -> 952 -> 787 -> 749 -> 715 -> 720 -> 704 -> 720 -> 692 -> 514 -> 509 -> 267 -> Total cycles: 8146
# 	VNBR:
# 		Pair 0 [Tile 0 (0, 0) <-> Tile 2 (1, 0)] - 601 -> 952 -> 787 -> 714 -> 709 -> 714 -> 698 -> 714 -> 686 -> 190 -> 4 -> 4 -> Total cycles: 6773
# 		Pair 1 [Tile 1 (0, 1) <-> Tile 3 (1, 1)] - 797 -> 45 -> 3 -> 749 -> 628 -> 512 -> 512 -> 508 -> 504 -> 514 -> 509 -> 264 -> Total cycles: 5545
# 	HRING:
# 		Pair 0 [Tile 0 (0, 0) <-> Tile 1 (0, 1)] - 817 -> 952 -> 787 -> 749 -> 715 -> 720 -> 704 -> 720 -> 692 -> 514 -> 509 -> 267 -> Total cycles: 8146
# 		Pair 1 [Tile 2 (1, 0) <-> Tile 3 (1, 1)] - 817 -> 952 -> 787 -> 749 -> 715 -> 720 -> 704 -> 720 -> 692 -> 514 -> 509 -> 267 -> Total cycles: 8146
# 	VRING:
# 		Pair 0 [Tile 0 (0, 0) <-> Tile 2 (1, 0)] - 601 -> 952 -> 787 -> 714 -> 709 -> 714 -> 698 -> 714 -> 686 -> 190 -> 4 -> 4 -> Total cycles: 6773
# 		Pair 1 [Tile 1 (0, 1) <-> Tile 3 (1, 1)] - 797 -> 45 -> 3 -> 749 -> 628 -> 512 -> 512 -> 508 -> 504 -> 514 -> 509 -> 264 -> Total cycles: 5545
# [mhartid 3] Number of errors: 0
# [mhartid 1] Number of errors: 0
# SIMULATION FINISHED WITH EXIT CODE: 0
# 
# End time: 14:43:22 on Oct 27,2025, Elapsed time: 0:03:17
# Errors: 0, Warnings: 4
make[1]: Leaving directory '/scratch/visachi/magia_profiling/mm_is/MAGIA'
