$date
	Mon Nov 17 20:19:06 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module BranchUnit_tb $end
$var wire 1 ! NextPCSrc $end
$var reg 32 " A [31:0] $end
$var reg 32 # B [31:0] $end
$var reg 5 $ BrOp [4:0] $end
$var reg 1 % expected $end
$var integer 32 & errors [31:0] $end
$var integer 32 ' tests [31:0] $end
$scope module uut $end
$var wire 32 ( A [31:0] $end
$var wire 32 ) B [31:0] $end
$var wire 5 * BrOp [4:0] $end
$var reg 1 ! NextPCSrc $end
$upscope $end
$scope task check_result $end
$var reg 1 + exp $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x+
b0 *
b1010 )
b1010 (
b0 '
b0 &
0%
b0 $
b1010 #
b1010 "
0!
$end
#10000
b1 '
0+
#11000
1!
1%
b1111 #
b1111 )
b1111 "
b1111 (
b1000 $
b1000 *
#21000
b10 '
1+
#22000
b11001 #
b11001 )
b10100 "
b10100 (
b1001 $
b1001 *
#32000
b11 '
#33000
b101 #
b101 )
b11111111111111111111111111110110 "
b11111111111111111111111111110110 (
b1100 $
b1100 *
#43000
b100 '
#44000
b11110 #
b11110 )
b11110 "
b11110 (
b1101 $
b1101 *
#54000
b101 '
#55000
0!
0%
b1100100 #
b1100100 )
b11111111111111111111111111111111 "
b11111111111111111111111111111111 (
b1110 $
b1110 *
#65000
b110 '
0+
#66000
1!
1%
b11001 #
b11001 )
b110010 "
b110010 (
b1111 $
b1111 *
#76000
b111 '
1+
#77000
b0 #
b0 )
b0 "
b0 (
b10000 $
b10000 *
#87000
b1000 '
#88000
