// Seed: 135015571
module module_0 (
    input wor id_0,
    input tri id_1,
    input supply1 id_2,
    input tri id_3,
    input supply1 id_4,
    input supply0 id_5,
    output wor id_6
);
  logic id_8;
  assign id_6 = 1;
  assign module_1.id_4 = 0;
  assign id_8[-1-:-1] = id_5 >= -1'b0;
endmodule
module module_1 #(
    parameter id_1 = 32'd8,
    parameter id_7 = 32'd76
) (
    input uwire id_0,
    input supply1 _id_1,
    output tri1 id_2,
    output wor id_3,
    output tri0 id_4,
    output uwire id_5
    , _id_7
);
  wire [id_7 : id_1] id_8;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_5
  );
  wire [id_1 : -1] id_9;
  wire id_10;
  wire id_11;
endmodule
