#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Oct 26 18:43:17 2020
# Process ID: 4476
# Current directory: Z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project_copy/memsMicRec_vivado/memsMicRec_vivado.runs/impl_1
# Command line: vivado.exe -log memsMicRec_top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source memsMicRec_top.tcl -notrace
# Log file: Z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project_copy/memsMicRec_vivado/memsMicRec_vivado.runs/impl_1/memsMicRec_top.vdi
# Journal file: Z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project_copy/memsMicRec_vivado/memsMicRec_vivado.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source memsMicRec_top.tcl -notrace
Command: link_design -top memsMicRec_top -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-454] Reading design checkpoint 'z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project_copy/memsMicRec_vivado/memsMicRec_vivado.srcs/sources_1/ip/mmcm_clock/mmcm_clock.dcp' for cell 'clocking_comp/mmcm_clocks'
INFO: [Netlist 29-17] Analyzing 28 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, clocking_comp/mmcm_clocks/inst/clkin1_ibufg, from the path connected to top-level port: CLK 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clocking_comp/mmcm_clocks/SYSCLK' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project_copy/memsMicRec_vivado/memsMicRec_vivado.srcs/sources_1/ip/mmcm_clock/mmcm_clock_board.xdc] for cell 'clocking_comp/mmcm_clocks/inst'
Finished Parsing XDC File [z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project_copy/memsMicRec_vivado/memsMicRec_vivado.srcs/sources_1/ip/mmcm_clock/mmcm_clock_board.xdc] for cell 'clocking_comp/mmcm_clocks/inst'
Parsing XDC File [z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project_copy/memsMicRec_vivado/memsMicRec_vivado.srcs/sources_1/ip/mmcm_clock/mmcm_clock.xdc] for cell 'clocking_comp/mmcm_clocks/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project_copy/memsMicRec_vivado/memsMicRec_vivado.srcs/sources_1/ip/mmcm_clock/mmcm_clock.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project_copy/memsMicRec_vivado/memsMicRec_vivado.srcs/sources_1/ip/mmcm_clock/mmcm_clock.xdc:57]
get_clocks: Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1203.969 ; gain = 544.652
Finished Parsing XDC File [z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project_copy/memsMicRec_vivado/memsMicRec_vivado.srcs/sources_1/ip/mmcm_clock/mmcm_clock.xdc] for cell 'clocking_comp/mmcm_clocks/inst'
Parsing XDC File [Z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project_copy/code/Basys3_Master.xdc]
Finished Parsing XDC File [Z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project_copy/code/Basys3_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1203.969 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

10 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 1203.969 ; gain = 912.770
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1203.969 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2177bffc7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.074 . Memory (MB): peak = 1219.309 ; gain = 15.340

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 21db2b8c8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.253 . Memory (MB): peak = 1344.734 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 21db2b8c8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.289 . Memory (MB): peak = 1344.734 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1fb235d82

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.391 . Memory (MB): peak = 1344.734 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Sweep, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG CLK_IBUF_BUFG_inst to drive 85 load(s) on clock net CLK_IBUF_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 1f19f7c4c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.457 . Memory (MB): peak = 1344.734 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1f19f7c4c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.484 . Memory (MB): peak = 1344.734 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1f19f7c4c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.806 . Memory (MB): peak = 1344.734 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              1  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1344.734 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 2092aad66

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1344.734 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 2092aad66

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.155 . Memory (MB): peak = 1344.734 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2092aad66

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1344.734 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1344.734 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 2092aad66

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1344.734 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
31 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1344.734 ; gain = 140.766
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1344.734 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1344.734 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'Z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project_copy/memsMicRec_vivado/memsMicRec_vivado.runs/impl_1/memsMicRec_top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file memsMicRec_top_drc_opted.rpt -pb memsMicRec_top_drc_opted.pb -rpx memsMicRec_top_drc_opted.rpx
Command: report_drc -file memsMicRec_top_drc_opted.rpt -pb memsMicRec_top_drc_opted.pb -rpx memsMicRec_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file Z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project_copy/memsMicRec_vivado/memsMicRec_vivado.runs/impl_1/memsMicRec_top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1344.734 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 10d66a781

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 1344.734 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1344.734 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: c18a654d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1344.734 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1968c3cf5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1351.504 ; gain = 6.770

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1968c3cf5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1351.504 ; gain = 6.770
Phase 1 Placer Initialization | Checksum: 1968c3cf5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1351.504 ; gain = 6.770

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 10c0f654e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1351.504 ; gain = 6.770

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-81] Processed net dataTransmit_comp/fifoRstBuff_reg_0. Replicated 1 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 1 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 1 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1351.504 ; gain = 0.000
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1351.504 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Fanout                        |            1  |              0  |                     1  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            1  |              0  |                     1  |           0  |           6  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 20d0e7355

Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1351.504 ; gain = 6.770
Phase 2.2 Global Placement Core | Checksum: 22077ce56

Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1351.504 ; gain = 6.770
Phase 2 Global Placement | Checksum: 22077ce56

Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1351.504 ; gain = 6.770

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 215923f70

Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1351.504 ; gain = 6.770

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 21275ebeb

Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1351.504 ; gain = 6.770

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1bb1ef22e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1351.504 ; gain = 6.770

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 223589e3c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1351.504 ; gain = 6.770

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1c8eb46af

Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1351.504 ; gain = 6.770

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 23d48f96c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1351.504 ; gain = 6.770

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1e5b74717

Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1351.504 ; gain = 6.770

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1c463d1bd

Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1351.504 ; gain = 6.770

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 13803c039

Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1351.504 ; gain = 6.770
Phase 3 Detail Placement | Checksum: 13803c039

Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1351.504 ; gain = 6.770

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 186a13687

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 186a13687

Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1356.430 ; gain = 11.695
INFO: [Place 30-746] Post Placement Timing Summary WNS=-7.631. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 186688b19

Time (s): cpu = 00:00:39 ; elapsed = 00:00:45 . Memory (MB): peak = 1356.430 ; gain = 11.695
Phase 4.1 Post Commit Optimization | Checksum: 186688b19

Time (s): cpu = 00:00:39 ; elapsed = 00:00:45 . Memory (MB): peak = 1356.430 ; gain = 11.695

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 186688b19

Time (s): cpu = 00:00:39 ; elapsed = 00:00:45 . Memory (MB): peak = 1356.430 ; gain = 11.695

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 186688b19

Time (s): cpu = 00:00:39 ; elapsed = 00:00:45 . Memory (MB): peak = 1356.430 ; gain = 11.695

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1356.430 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 158992e65

Time (s): cpu = 00:00:39 ; elapsed = 00:00:45 . Memory (MB): peak = 1356.430 ; gain = 11.695
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 158992e65

Time (s): cpu = 00:00:39 ; elapsed = 00:00:45 . Memory (MB): peak = 1356.430 ; gain = 11.695
Ending Placer Task | Checksum: 13bad1055

Time (s): cpu = 00:00:39 ; elapsed = 00:00:45 . Memory (MB): peak = 1356.430 ; gain = 11.695
INFO: [Common 17-83] Releasing license: Implementation
65 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 1356.430 ; gain = 11.695
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1356.430 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.536 . Memory (MB): peak = 1357.504 ; gain = 1.074
INFO: [Common 17-1381] The checkpoint 'Z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project_copy/memsMicRec_vivado/memsMicRec_vivado.runs/impl_1/memsMicRec_top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file memsMicRec_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.079 . Memory (MB): peak = 1357.504 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file memsMicRec_top_utilization_placed.rpt -pb memsMicRec_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file memsMicRec_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1357.504 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: fc5dace1 ConstDB: 0 ShapeSum: 3f4f6374 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 5cd5a00b

Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 1436.688 ; gain = 70.113
Post Restoration Checksum: NetGraph: 157f7fd0 NumContArr: 4756203b Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 5cd5a00b

Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 1458.887 ; gain = 92.313

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 5cd5a00b

Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 1464.941 ; gain = 98.367

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 5cd5a00b

Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 1464.941 ; gain = 98.367
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 240c00c66

Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1469.367 ; gain = 102.793
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.560 | TNS=-143.732| WHS=-1.227 | THS=-4.249 |

Phase 2 Router Initialization | Checksum: 1d3540d3e

Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1469.367 ; gain = 102.793

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 292
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 292
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 10073fa89

Time (s): cpu = 00:00:41 ; elapsed = 00:00:41 . Memory (MB): peak = 1469.844 ; gain = 103.270
INFO: [Route 35-580] Design has 4 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|              sys_clk_pin |      CLK_OUT1_mmcm_clock |                                               dataTransmit_comp/fifoWrComp/FSM_sequential_wrEnState_reg/D|
|              sys_clk_pin |      CLK_OUT1_mmcm_clock |                                                        dataTransmit_comp/fifoWrComp/wrFifoSelCnt_reg[0]/D|
|      CLK_OUT1_mmcm_clock |              sys_clk_pin |                                              dataTransmit_comp/fifoRdComp/FSM_sequential_rdState_reg[0]/D|
|      CLK_OUT1_mmcm_clock |              sys_clk_pin |                                              dataTransmit_comp/fifoRdComp/FSM_sequential_rdState_reg[1]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.660 | TNS=-151.238| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: aaa39987

Time (s): cpu = 00:00:42 ; elapsed = 00:00:42 . Memory (MB): peak = 1469.863 ; gain = 103.289

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.660 | TNS=-151.460| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 25ce92e68

Time (s): cpu = 00:00:42 ; elapsed = 00:00:42 . Memory (MB): peak = 1469.863 ; gain = 103.289
Phase 4 Rip-up And Reroute | Checksum: 25ce92e68

Time (s): cpu = 00:00:42 ; elapsed = 00:00:42 . Memory (MB): peak = 1469.863 ; gain = 103.289

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1f7363ff3

Time (s): cpu = 00:00:42 ; elapsed = 00:00:42 . Memory (MB): peak = 1469.863 ; gain = 103.289
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.660 | TNS=-151.460| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1963b46cb

Time (s): cpu = 00:00:42 ; elapsed = 00:00:42 . Memory (MB): peak = 1469.863 ; gain = 103.289

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1963b46cb

Time (s): cpu = 00:00:42 ; elapsed = 00:00:42 . Memory (MB): peak = 1469.863 ; gain = 103.289
Phase 5 Delay and Skew Optimization | Checksum: 1963b46cb

Time (s): cpu = 00:00:42 ; elapsed = 00:00:42 . Memory (MB): peak = 1469.863 ; gain = 103.289

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1958d81c2

Time (s): cpu = 00:00:42 ; elapsed = 00:00:42 . Memory (MB): peak = 1469.863 ; gain = 103.289
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.660 | TNS=-151.091| WHS=-0.519 | THS=-1.035 |

Phase 6.1 Hold Fix Iter | Checksum: 12318d80d

Time (s): cpu = 00:00:43 ; elapsed = 00:00:43 . Memory (MB): peak = 1530.441 ; gain = 163.867
WARNING: [Route 35-468] The router encountered 6 pins that are both setup-critical and hold-critical and tried to fix hold violations at the expense of setup slack. Such pins are:
	dataTransmit_comp/fifoRdComp/FSM_sequential_rdState[1]_i_2/I3
	dataTransmit_comp/fifoRdComp/FSM_sequential_rdState[1]_i_2/I5
	dataTransmit_comp/fifoRdComp/FSM_sequential_rdState[1]_i_2/I4
	dataTransmit_comp/fifoRdComp/FSM_sequential_rdState[1]_i_2/I2
	dataTransmit_comp/fifoRdComp/FSM_sequential_rdState[0]_i_1/I4
	dataTransmit_comp/fifoRdComp/FSM_sequential_rdState[1]_i_1/I4

Phase 6 Post Hold Fix | Checksum: 153fb7c75

Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1530.441 ; gain = 163.867

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.127402 %
  Global Horizontal Routing Utilization  = 0.100338 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 27.027%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 19.8198%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 23.5294%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 22.0588%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1ab7161e8

Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1530.441 ; gain = 163.867

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1ab7161e8

Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1530.441 ; gain = 163.867

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1f2b2a2ec

Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1530.441 ; gain = 163.867

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 1c99dd09f

Time (s): cpu = 00:00:44 ; elapsed = 00:00:44 . Memory (MB): peak = 1530.441 ; gain = 163.867
INFO: [Route 35-57] Estimated Timing Summary | WNS=-7.660 | TNS=-154.406| WHS=0.158  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1c99dd09f

Time (s): cpu = 00:00:44 ; elapsed = 00:00:44 . Memory (MB): peak = 1530.441 ; gain = 163.867
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:44 ; elapsed = 00:00:44 . Memory (MB): peak = 1530.441 ; gain = 163.867

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
84 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:46 . Memory (MB): peak = 1530.441 ; gain = 172.938
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1530.441 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.345 . Memory (MB): peak = 1530.441 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'Z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project_copy/memsMicRec_vivado/memsMicRec_vivado.runs/impl_1/memsMicRec_top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file memsMicRec_top_drc_routed.rpt -pb memsMicRec_top_drc_routed.pb -rpx memsMicRec_top_drc_routed.rpx
Command: report_drc -file memsMicRec_top_drc_routed.rpt -pb memsMicRec_top_drc_routed.pb -rpx memsMicRec_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file Z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project_copy/memsMicRec_vivado/memsMicRec_vivado.runs/impl_1/memsMicRec_top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file memsMicRec_top_methodology_drc_routed.rpt -pb memsMicRec_top_methodology_drc_routed.pb -rpx memsMicRec_top_methodology_drc_routed.rpx
Command: report_methodology -file memsMicRec_top_methodology_drc_routed.rpt -pb memsMicRec_top_methodology_drc_routed.pb -rpx memsMicRec_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file Z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project_copy/memsMicRec_vivado/memsMicRec_vivado.runs/impl_1/memsMicRec_top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file memsMicRec_top_power_routed.rpt -pb memsMicRec_top_power_summary_routed.pb -rpx memsMicRec_top_power_routed.rpx
Command: report_power -file memsMicRec_top_power_routed.rpt -pb memsMicRec_top_power_summary_routed.pb -rpx memsMicRec_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
96 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file memsMicRec_top_route_status.rpt -pb memsMicRec_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file memsMicRec_top_timing_summary_routed.rpt -pb memsMicRec_top_timing_summary_routed.pb -rpx memsMicRec_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file memsMicRec_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file memsMicRec_top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file memsMicRec_top_bus_skew_routed.rpt -pb memsMicRec_top_bus_skew_routed.pb -rpx memsMicRec_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon Oct 26 18:46:00 2020...
