<profile>

<section name = "Vitis HLS Report for 'dma_master_test'" level="0">
<item name = "Date">Thu Apr 27 23:04:44 2023
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">dma-master-test</item>
<item name = "Solution">dma-master-test (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 8.601 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">557, 869, 5.570 us, 8.690 us, 558, 870, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_dma_master_test_Pipeline_1_fu_417">dma_master_test_Pipeline_1, 52, 52, 0.520 us, 0.520 us, 52, 52, no</column>
<column name="grp_dma_master_test_Pipeline_2_fu_422">dma_master_test_Pipeline_2, 517, 517, 5.170 us, 5.170 us, 517, 517, no</column>
<column name="grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434">dma_master_test_Pipeline_VITIS_LOOP_43_1, 94, 143, 0.940 us, 1.430 us, 94, 143, no</column>
<column name="grp_dma_master_test_Pipeline_VITIS_LOOP_120_2_fu_460">dma_master_test_Pipeline_VITIS_LOOP_120_2, 6, 104, 60.000 ns, 1.040 us, 6, 104, no</column>
<column name="grp_dma_master_test_Pipeline_5_fu_468">dma_master_test_Pipeline_5, 11, 11, 0.110 us, 0.110 us, 11, 11, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 449, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">0, 200, 18182, 26421, -</column>
<column name="Memory">11, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, -, 2354, -</column>
<column name="Register">-, -, 1863, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">3, 90, 18, 54, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="control_s_axi_U">control_s_axi, 0, 0, 144, 232, 0</column>
<column name="grp_dma_master_test_Pipeline_1_fu_417">dma_master_test_Pipeline_1, 0, 0, 8, 51, 0</column>
<column name="grp_dma_master_test_Pipeline_2_fu_422">dma_master_test_Pipeline_2, 0, 0, 81, 154, 0</column>
<column name="grp_dma_master_test_Pipeline_5_fu_468">dma_master_test_Pipeline_5, 0, 0, 53, 152, 0</column>
<column name="grp_dma_master_test_Pipeline_VITIS_LOOP_120_2_fu_460">dma_master_test_Pipeline_VITIS_LOOP_120_2, 0, 0, 262, 229, 0</column>
<column name="grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434">dma_master_test_Pipeline_VITIS_LOOP_43_1, 0, 134, 12842, 18570, 0</column>
<column name="fadd_32ns_32ns_32_5_full_dsp_1_U129">fadd_32ns_32ns_32_5_full_dsp_1, 0, 2, 205, 390, 0</column>
<column name="fadd_32ns_32ns_32_5_full_dsp_1_U130">fadd_32ns_32ns_32_5_full_dsp_1, 0, 2, 205, 390, 0</column>
<column name="fadd_32ns_32ns_32_5_full_dsp_1_U131">fadd_32ns_32ns_32_5_full_dsp_1, 0, 2, 205, 390, 0</column>
<column name="fadd_32ns_32ns_32_5_full_dsp_1_U132">fadd_32ns_32ns_32_5_full_dsp_1, 0, 2, 205, 390, 0</column>
<column name="fadd_32ns_32ns_32_5_full_dsp_1_U133">fadd_32ns_32ns_32_5_full_dsp_1, 0, 2, 205, 390, 0</column>
<column name="faddfsub_32ns_32ns_32_5_full_dsp_1_U128">faddfsub_32ns_32ns_32_5_full_dsp_1, 0, 2, 205, 390, 0</column>
<column name="fcmp_32ns_32ns_1_2_no_dsp_1_U153">fcmp_32ns_32ns_1_2_no_dsp_1, 0, 0, 0, 0, 0</column>
<column name="fcmp_32ns_32ns_1_2_no_dsp_1_U154">fcmp_32ns_32ns_1_2_no_dsp_1, 0, 0, 0, 0, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U134">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 321, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U135">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 321, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U136">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 321, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U137">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 321, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U138">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 321, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U139">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 321, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U140">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 321, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U141">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 321, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U142">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 321, 0</column>
<column name="gmem_m_axi_U">gmem_m_axi, 0, 0, 718, 1318, 0</column>
<column name="mul_32ns_34ns_65_2_1_U144">mul_32ns_34ns_65_2_1, 0, 3, 173, 54, 0</column>
<column name="mul_32ns_34ns_65_2_1_U145">mul_32ns_34ns_65_2_1, 0, 3, 173, 54, 0</column>
<column name="mul_32ns_34ns_65_2_1_U146">mul_32ns_34ns_65_2_1, 0, 3, 173, 54, 0</column>
<column name="mul_32ns_34ns_65_2_1_U147">mul_32ns_34ns_65_2_1, 0, 3, 173, 54, 0</column>
<column name="mul_32ns_34ns_65_2_1_U148">mul_32ns_34ns_65_2_1, 0, 3, 173, 54, 0</column>
<column name="mul_32ns_34ns_65_2_1_U149">mul_32ns_34ns_65_2_1, 0, 3, 173, 54, 0</column>
<column name="mul_32ns_34ns_65_2_1_U150">mul_32ns_34ns_65_2_1, 0, 3, 173, 54, 0</column>
<column name="mul_32ns_34ns_65_2_1_U151">mul_32ns_34ns_65_2_1, 0, 3, 173, 54, 0</column>
<column name="mul_32ns_34ns_65_2_1_U152">mul_32ns_34ns_65_2_1, 0, 3, 173, 54, 0</column>
<column name="sitofp_32ns_32_6_no_dsp_1_U143">sitofp_32ns_32_6_no_dsp_1, 0, 0, 0, 0, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="buff_U">buff_RAM_AUTO_1R1W, 2, 0, 0, 0, 103, 32, 1, 3296</column>
<column name="buff_1_U">buff_RAM_AUTO_1R1W, 2, 0, 0, 0, 103, 32, 1, 3296</column>
<column name="buff_2_U">buff_RAM_AUTO_1R1W, 2, 0, 0, 0, 103, 32, 1, 3296</column>
<column name="buff_3_U">buff_RAM_AUTO_1R1W, 2, 0, 0, 0, 103, 32, 1, 3296</column>
<column name="buff_4_U">buff_RAM_AUTO_1R1W, 2, 0, 0, 0, 103, 32, 1, 3296</column>
<column name="t_finals_U">t_finals_RAM_AUTO_1R1W, 1, 0, 0, 0, 50, 32, 1, 1600</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln135_1_fu_768_p2">+, 0, 0, 39, 32, 4</column>
<column name="add_ln135_2_fu_774_p2">+, 0, 0, 39, 32, 5</column>
<column name="add_ln135_3_fu_825_p2">+, 0, 0, 39, 32, 5</column>
<column name="add_ln135_fu_762_p2">+, 0, 0, 39, 32, 4</column>
<column name="add_ln136_1_fu_786_p2">+, 0, 0, 39, 32, 5</column>
<column name="add_ln136_2_fu_848_p2">+, 0, 0, 39, 32, 5</column>
<column name="add_ln136_fu_780_p2">+, 0, 0, 39, 32, 5</column>
<column name="add_ln137_1_fu_862_p2">+, 0, 0, 39, 32, 5</column>
<column name="add_ln137_fu_792_p2">+, 0, 0, 39, 32, 5</column>
<column name="mult_fu_756_p2">+, 0, 0, 39, 32, 32</column>
<column name="sub_ln15_fu_1038_p2">-, 0, 0, 39, 31, 32</column>
<column name="icmp_ln43_fu_720_p2">icmp, 0, 0, 18, 32, 1</column>
<column name="ap_block_state10_on_subcall_done">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">481, 96, 1, 96</column>
<column name="ap_phi_mux_success_index_0_lcssa_phi_fu_396_p4">9, 2, 32, 64</column>
<column name="ap_phi_mux_t_final_0_lcssa_phi_fu_409_p4">9, 2, 32, 64</column>
<column name="buff_1_address0">37, 7, 7, 49</column>
<column name="buff_1_address1">20, 4, 7, 28</column>
<column name="buff_1_ce0">25, 5, 1, 5</column>
<column name="buff_1_ce1">14, 3, 1, 3</column>
<column name="buff_1_d0">14, 3, 32, 96</column>
<column name="buff_1_we0">14, 3, 1, 3</column>
<column name="buff_2_address0">37, 7, 7, 49</column>
<column name="buff_2_address1">20, 4, 7, 28</column>
<column name="buff_2_ce0">25, 5, 1, 5</column>
<column name="buff_2_ce1">14, 3, 1, 3</column>
<column name="buff_2_d0">14, 3, 32, 96</column>
<column name="buff_2_we0">14, 3, 1, 3</column>
<column name="buff_3_address0">31, 6, 7, 42</column>
<column name="buff_3_address1">20, 4, 7, 28</column>
<column name="buff_3_ce0">25, 5, 1, 5</column>
<column name="buff_3_ce1">14, 3, 1, 3</column>
<column name="buff_3_we0">9, 2, 1, 2</column>
<column name="buff_4_address0">31, 6, 7, 42</column>
<column name="buff_4_address1">20, 4, 7, 28</column>
<column name="buff_4_ce0">25, 5, 1, 5</column>
<column name="buff_4_ce1">14, 3, 1, 3</column>
<column name="buff_4_we0">9, 2, 1, 2</column>
<column name="buff_address0">37, 7, 7, 49</column>
<column name="buff_address1">20, 4, 7, 28</column>
<column name="buff_ce0">25, 5, 1, 5</column>
<column name="buff_ce1">14, 3, 1, 3</column>
<column name="buff_d0">20, 4, 32, 128</column>
<column name="buff_we0">14, 3, 1, 3</column>
<column name="gmem_ARADDR">14, 3, 64, 192</column>
<column name="gmem_ARLEN">14, 3, 32, 96</column>
<column name="gmem_ARVALID">14, 3, 1, 3</column>
<column name="gmem_AWADDR">14, 3, 64, 192</column>
<column name="gmem_AWLEN">14, 3, 32, 96</column>
<column name="gmem_AWVALID">14, 3, 1, 3</column>
<column name="gmem_BREADY">14, 3, 1, 3</column>
<column name="gmem_RREADY">9, 2, 1, 2</column>
<column name="gmem_WVALID">9, 2, 1, 2</column>
<column name="gmem_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem_blk_n_AW">9, 2, 1, 2</column>
<column name="gmem_blk_n_B">9, 2, 1, 2</column>
<column name="grp_fu_1411_ce">14, 3, 1, 3</column>
<column name="grp_fu_1411_opcode">14, 3, 5, 15</column>
<column name="grp_fu_1411_p0">14, 3, 32, 96</column>
<column name="grp_fu_1411_p1">14, 3, 32, 96</column>
<column name="grp_fu_1415_ce">14, 3, 1, 3</column>
<column name="grp_fu_1415_opcode">14, 3, 5, 15</column>
<column name="grp_fu_1415_p0">14, 3, 32, 96</column>
<column name="grp_fu_1415_p1">14, 3, 32, 96</column>
<column name="grp_fu_480_ce">9, 2, 1, 2</column>
<column name="grp_fu_480_opcode">20, 4, 2, 8</column>
<column name="grp_fu_480_p0">42, 8, 32, 256</column>
<column name="grp_fu_480_p1">25, 5, 32, 160</column>
<column name="grp_fu_484_ce">9, 2, 1, 2</column>
<column name="grp_fu_484_p0">25, 5, 32, 160</column>
<column name="grp_fu_484_p1">31, 6, 32, 192</column>
<column name="grp_fu_488_ce">9, 2, 1, 2</column>
<column name="grp_fu_488_p0">31, 6, 32, 192</column>
<column name="grp_fu_488_p1">31, 6, 32, 192</column>
<column name="grp_fu_492_ce">9, 2, 1, 2</column>
<column name="grp_fu_492_p0">14, 3, 32, 96</column>
<column name="grp_fu_492_p1">14, 3, 32, 96</column>
<column name="grp_fu_496_ce">9, 2, 1, 2</column>
<column name="grp_fu_496_p0">14, 3, 32, 96</column>
<column name="grp_fu_496_p1">14, 3, 32, 96</column>
<column name="grp_fu_500_ce">9, 2, 1, 2</column>
<column name="grp_fu_500_p0">14, 3, 32, 96</column>
<column name="grp_fu_500_p1">14, 3, 32, 96</column>
<column name="grp_fu_505_ce">9, 2, 1, 2</column>
<column name="grp_fu_505_p0">53, 10, 32, 320</column>
<column name="grp_fu_505_p1">53, 10, 32, 320</column>
<column name="grp_fu_509_ce">9, 2, 1, 2</column>
<column name="grp_fu_509_p0">42, 8, 32, 256</column>
<column name="grp_fu_509_p1">48, 9, 32, 288</column>
<column name="grp_fu_513_ce">9, 2, 1, 2</column>
<column name="grp_fu_513_p0">31, 6, 32, 192</column>
<column name="grp_fu_513_p1">31, 6, 32, 192</column>
<column name="grp_fu_517_ce">9, 2, 1, 2</column>
<column name="grp_fu_517_p0">25, 5, 32, 160</column>
<column name="grp_fu_517_p1">25, 5, 32, 160</column>
<column name="grp_fu_521_ce">9, 2, 1, 2</column>
<column name="grp_fu_521_p0">20, 4, 32, 128</column>
<column name="grp_fu_521_p1">25, 5, 32, 160</column>
<column name="grp_fu_525_ce">9, 2, 1, 2</column>
<column name="grp_fu_525_p0">25, 5, 32, 160</column>
<column name="grp_fu_525_p1">25, 5, 32, 160</column>
<column name="grp_fu_535_ce">9, 2, 1, 2</column>
<column name="grp_fu_535_p0">14, 3, 32, 96</column>
<column name="grp_fu_535_p1">14, 3, 32, 96</column>
<column name="grp_fu_539_ce">9, 2, 1, 2</column>
<column name="grp_fu_539_p0">14, 3, 32, 96</column>
<column name="grp_fu_539_p1">14, 3, 32, 96</column>
<column name="grp_fu_543_ce">9, 2, 1, 2</column>
<column name="grp_fu_543_p0">14, 3, 32, 96</column>
<column name="grp_fu_543_p1">14, 3, 32, 96</column>
<column name="reg_552">9, 2, 32, 64</column>
<column name="reg_563">9, 2, 32, 64</column>
<column name="reg_584">9, 2, 32, 64</column>
<column name="success_index_0_lcssa_reg_392">9, 2, 32, 64</column>
<column name="t_final_0_lcssa_reg_404">9, 2, 32, 64</column>
<column name="t_finals_address0">20, 4, 6, 24</column>
<column name="t_finals_ce0">20, 4, 1, 4</column>
<column name="t_finals_d0">14, 3, 32, 96</column>
<column name="t_finals_we0">14, 3, 1, 3</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln135_1_reg_1168">31, 0, 32, 1</column>
<column name="add_ln135_2_reg_1173">31, 0, 32, 1</column>
<column name="add_ln135_3_reg_1208">31, 0, 32, 1</column>
<column name="add_ln135_reg_1163">31, 0, 32, 1</column>
<column name="add_ln136_1_reg_1183">31, 0, 32, 1</column>
<column name="add_ln136_2_reg_1223">31, 0, 32, 1</column>
<column name="add_ln136_reg_1178">31, 0, 32, 1</column>
<column name="add_ln137_1_reg_1233">31, 0, 32, 1</column>
<column name="add_ln137_reg_1188">31, 0, 32, 1</column>
<column name="ap_CS_fsm">95, 0, 95, 0</column>
<column name="bitcast_ln15_reg_1404">32, 0, 32, 0</column>
<column name="buff_1_load_1_reg_1344">32, 0, 32, 0</column>
<column name="buff_2_load_1_reg_1364">32, 0, 32, 0</column>
<column name="buff_4_load_1_reg_1333">32, 0, 32, 0</column>
<column name="buff_load_1_reg_1349">32, 0, 32, 0</column>
<column name="conv2_reg_1359">32, 0, 32, 0</column>
<column name="dz_reg_1109">32, 0, 32, 0</column>
<column name="gmem_addr_reg_1074">64, 0, 64, 0</column>
<column name="grp_dma_master_test_Pipeline_1_fu_417_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_dma_master_test_Pipeline_2_fu_422_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_dma_master_test_Pipeline_5_fu_468_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_dma_master_test_Pipeline_VITIS_LOOP_120_2_fu_460_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_ap_start_reg">1, 0, 1, 0</column>
<column name="icmp_ln43_reg_1142">1, 0, 1, 0</column>
<column name="mul42_reg_1369">32, 0, 32, 0</column>
<column name="mul43_reg_1374">32, 0, 32, 0</column>
<column name="mul44_reg_1379">32, 0, 32, 0</column>
<column name="mult_reg_1156">31, 0, 32, 1</column>
<column name="num_quads_read_reg_1049">32, 0, 32, 0</column>
<column name="reg_552">32, 0, 32, 0</column>
<column name="reg_563">32, 0, 32, 0</column>
<column name="reg_573">32, 0, 32, 0</column>
<column name="reg_584">32, 0, 32, 0</column>
<column name="reg_596">32, 0, 32, 0</column>
<column name="reg_606">32, 0, 32, 0</column>
<column name="reg_618">32, 0, 32, 0</column>
<column name="reg_627">32, 0, 32, 0</column>
<column name="reg_635">32, 0, 32, 0</column>
<column name="reg_642">32, 0, 32, 0</column>
<column name="reg_649">32, 0, 32, 0</column>
<column name="reg_656">32, 0, 32, 0</column>
<column name="reg_667">32, 0, 32, 0</column>
<column name="reg_680">32, 0, 32, 0</column>
<column name="reg_693">32, 0, 32, 0</column>
<column name="sub_ln15_reg_1399">32, 0, 32, 0</column>
<column name="success_index_0_lcssa_reg_392">32, 0, 32, 0</column>
<column name="t_final_0_lcssa_reg_404">32, 0, 32, 0</column>
<column name="tmp37_reg_1384">32, 0, 32, 0</column>
<column name="tmp38_reg_1389">32, 0, 32, 0</column>
<column name="tmp39_reg_1394">32, 0, 32, 0</column>
<column name="tmp_33_reg_1238">30, 0, 30, 0</column>
<column name="tmp_34_reg_1243">30, 0, 30, 0</column>
<column name="tmp_35_reg_1248">30, 0, 30, 0</column>
<column name="tmp_36_reg_1298">30, 0, 30, 0</column>
<column name="tmp_37_reg_1258">30, 0, 30, 0</column>
<column name="tmp_38_reg_1263">30, 0, 30, 0</column>
<column name="tmp_39_reg_1313">30, 0, 30, 0</column>
<column name="tmp_40_reg_1273">30, 0, 30, 0</column>
<column name="tmp_41_reg_1323">30, 0, 30, 0</column>
<column name="tmp_reg_1152">1, 0, 1, 0</column>
<column name="trunc_ln43_reg_1146">31, 0, 31, 0</column>
<column name="trunc_ln_reg_1067">62, 0, 62, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, dma_master_test, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, dma_master_test, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, dma_master_test, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
</table>
</item>
</section>
</profile>
