

================================================================
== Vivado HLS Report for 'pool'
================================================================
* Date:           Thu Jul 10 17:06:44 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        cnn
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.750 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |   max  |   Type  |
    +---------+---------+----------+----------+-------+--------+---------+
    |    17769|   141601| 0.178 ms | 1.416 ms |  17769|  141601|   none  |
    +---------+---------+----------+----------+-------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+-------------+-----------+-----------+--------+----------+
        |                 |  Latency (cycles) |  Iteration  |  Initiation Interval  |  Trip  |          |
        |    Loop Name    |   min   |   max   |   Latency   |  achieved |   target  |  Count | Pipelined|
        +-----------------+---------+---------+-------------+-----------+-----------+--------+----------+
        |- Loop 1         |    17768|   141600| 2221 ~ 8850 |          -|          -| 8 ~ 16 |    no    |
        | + Loop 1.1      |     2219|     8848|  317 ~ 632  |          -|          -| 7 ~ 14 |    no    |
        |  ++ Loop 1.1.1  |      315|      630|           45|          -|          -| 7 ~ 14 |    no    |
        +-----------------+---------+---------+-------------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      0|       0|    829|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    335|    -|
|Register         |        -|      -|     630|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     630|   1164|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |mul_ln15_fu_359_p2       |     *    |      0|  0|  17|           4|           5|
    |mul_ln17_fu_401_p2       |     *    |      0|  0|  51|           9|           6|
    |mul_ln27_fu_430_p2       |     *    |      0|  0|  51|           9|           6|
    |mul_ln32_fu_415_p2       |     *    |      0|  0|  41|           8|           4|
    |Hout_fu_279_p2           |     +    |      0|  0|  13|           1|           4|
    |Wout_fu_309_p2           |     +    |      0|  0|  13|           1|           4|
    |add_ln11_fu_263_p2       |     +    |      0|  0|  15|           3|           5|
    |add_ln12_fu_293_p2       |     +    |      0|  0|  15|           3|           5|
    |add_ln1494_1_fu_553_p2   |     +    |      0|  0|  40|          33|          33|
    |add_ln1494_2_fu_571_p2   |     +    |      0|  0|  40|          33|          33|
    |add_ln1494_3_fu_600_p2   |     +    |      0|  0|  40|          33|          33|
    |add_ln1494_4_fu_624_p2   |     +    |      0|  0|  40|          33|          33|
    |add_ln1494_5_fu_653_p2   |     +    |      0|  0|  40|          33|          33|
    |add_ln1494_fu_524_p2     |     +    |      0|  0|  40|          33|          33|
    |add_ln15_fu_335_p2       |     +    |      0|  0|  15|           9|           9|
    |add_ln17_1_fu_462_p2     |     +    |      0|  0|  19|          14|          14|
    |add_ln17_2_fu_471_p2     |     +    |      0|  0|  40|          33|          33|
    |add_ln203_fu_500_p2      |     +    |      0|  0|  40|          33|          33|
    |add_ln27_1_fu_420_p2     |     +    |      0|  0|  15|           9|           1|
    |add_ln27_2_fu_486_p2     |     +    |      0|  0|  19|          14|          14|
    |add_ln27_3_fu_615_p2     |     +    |      0|  0|  19|          14|           1|
    |add_ln27_fu_515_p2       |     +    |      0|  0|  19|          14|           1|
    |add_ln32_fu_406_p2       |     +    |      0|  0|  15|           8|           8|
    |co_fu_353_p2             |     +    |      0|  0|  15|           5|           1|
    |h_fu_373_p2              |     +    |      0|  0|  13|           4|           1|
    |in_h_fu_391_p2           |     +    |      0|  0|  15|           9|           9|
    |outIdx_fu_491_p2         |     +    |      0|  0|  12|          12|          12|
    |w_fu_444_p2              |     +    |      0|  0|  13|           4|           1|
    |icmp_ln1494_1_fu_586_p2  |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln1494_2_fu_639_p2  |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln1494_fu_539_p2    |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln14_fu_348_p2      |   icmp   |      0|  0|  11|           6|           6|
    |icmp_ln15_fu_368_p2      |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln16_fu_439_p2      |   icmp   |      0|  0|   9|           4|           4|
    |select_ln28_1_fu_590_p3  |  select  |      0|  0|  14|           1|          14|
    |select_ln28_2_fu_643_p3  |  select  |      0|  0|  14|           1|          14|
    |select_ln28_fu_543_p3    |  select  |      0|  0|  14|           1|          14|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 829|         459|         455|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+-----+-----------+-----+-----------+
    |         Name         | LUT | Input Size| Bits| Total Bits|
    +----------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm             |  213|         49|    1|         49|
    |co_0_reg_214          |    9|          2|    5|         10|
    |h_0_reg_237           |    9|          2|    4|          8|
    |input_V_blk_n_AR      |    9|          2|    1|          2|
    |input_V_blk_n_AW      |    9|          2|    1|          2|
    |input_V_blk_n_B       |    9|          2|    1|          2|
    |input_V_blk_n_R       |    9|          2|    1|          2|
    |input_V_blk_n_W       |    9|          2|    1|          2|
    |m_axi_input_V_ARADDR  |   41|          8|   32|        256|
    |phi_mul_reg_225       |    9|          2|    9|         18|
    |w_0_reg_248           |    9|          2|    4|          8|
    +----------------------+-----+-----------+-----+-----------+
    |Total                 |  335|         75|   60|        359|
    +----------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |Hout_reg_673                   |   4|   0|    4|          0|
    |Wout_reg_683                   |   4|   0|    4|          0|
    |add_ln15_reg_720               |   9|   0|    9|          0|
    |add_ln17_1_reg_769             |  14|   0|   14|          0|
    |add_ln27_2_reg_781             |  14|   0|   14|          0|
    |add_ln27_3_reg_853             |  14|   0|   14|          0|
    |add_ln27_reg_794               |  14|   0|   14|          0|
    |ap_CS_fsm                      |  48|   0|   48|          0|
    |co_0_reg_214                   |   5|   0|    5|          0|
    |co_reg_728                     |   5|   0|    5|          0|
    |h_0_reg_237                    |   4|   0|    4|          0|
    |h_reg_741                      |   4|   0|    4|          0|
    |max_V_1_reg_832                |   8|   0|    8|          0|
    |max_V_2_reg_864                |   8|   0|    8|          0|
    |max_V_3_reg_880                |   8|   0|    8|          0|
    |max_V_reg_805                  |   8|   0|    8|          0|
    |mul_ln15_reg_733               |   8|   0|    8|          0|
    |mul_ln17_reg_746               |  14|   0|   14|          0|
    |mul_ln27_reg_756               |  14|   0|   14|          0|
    |mul_ln32_reg_751               |  12|   0|   12|          0|
    |outputPool_V_addr26_reg_788    |  32|   0|   32|          0|
    |outputPool_V_addr_1_reg_799    |  32|   0|   32|          0|
    |outputPool_V_addr_1_s_reg_810  |   8|   0|    8|          0|
    |outputPool_V_addr_2_reg_820    |  32|   0|   32|          0|
    |outputPool_V_addr_3_reg_826    |  32|   0|   32|          0|
    |outputPool_V_addr_3_s_reg_837  |   8|   0|    8|          0|
    |outputPool_V_addr_4_reg_847    |  32|   0|   32|          0|
    |outputPool_V_addr_5_reg_858    |  32|   0|   32|          0|
    |outputPool_V_addr_5_s_reg_869  |   8|   0|    8|          0|
    |outputPool_V_addr_6_reg_874    |  32|   0|   32|          0|
    |outputPool_V_addr_reg_775      |  32|   0|   32|          0|
    |phi_mul_reg_225                |   9|   0|    9|          0|
    |select_ln28_1_reg_842          |  14|   0|   14|          0|
    |select_ln28_reg_815            |  14|   0|   14|          0|
    |sext_ln14_reg_709              |  33|   0|   33|          0|
    |sext_ln17_reg_704              |  33|   0|   33|          0|
    |w_0_reg_248                    |   4|   0|    4|          0|
    |w_reg_764                      |   4|   0|    4|          0|
    |zext_ln12_reg_688              |   4|   0|   12|          8|
    |zext_ln15_reg_678              |   4|   0|    8|          4|
    |zext_ln17_1_reg_698            |   6|   0|   14|          8|
    |zext_ln17_reg_693              |   6|   0|    9|          3|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 630|   0|  653|         23|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs |         pool        | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs |         pool        | return value |
|ap_start                |  in |    1| ap_ctrl_hs |         pool        | return value |
|ap_done                 | out |    1| ap_ctrl_hs |         pool        | return value |
|ap_idle                 | out |    1| ap_ctrl_hs |         pool        | return value |
|ap_ready                | out |    1| ap_ctrl_hs |         pool        | return value |
|m_axi_input_V_AWVALID   | out |    1|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_AWREADY   |  in |    1|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_AWADDR    | out |   32|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_AWID      | out |    1|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_AWLEN     | out |   32|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_AWSIZE    | out |    3|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_AWBURST   | out |    2|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_AWLOCK    | out |    2|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_AWCACHE   | out |    4|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_AWPROT    | out |    3|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_AWQOS     | out |    4|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_AWREGION  | out |    4|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_AWUSER    | out |    1|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_WVALID    | out |    1|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_WREADY    |  in |    1|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_WDATA     | out |    8|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_WSTRB     | out |    1|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_WLAST     | out |    1|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_WID       | out |    1|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_WUSER     | out |    1|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_ARVALID   | out |    1|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_ARREADY   |  in |    1|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_ARADDR    | out |   32|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_ARID      | out |    1|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_ARLEN     | out |   32|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_ARSIZE    | out |    3|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_ARBURST   | out |    2|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_ARLOCK    | out |    2|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_ARCACHE   | out |    4|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_ARPROT    | out |    3|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_ARQOS     | out |    4|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_ARREGION  | out |    4|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_ARUSER    | out |    1|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_RVALID    |  in |    1|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_RREADY    | out |    1|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_RDATA     |  in |    8|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_RLAST     |  in |    1|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_RID       |  in |    1|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_RUSER     |  in |    1|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_RRESP     |  in |    2|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_BVALID    |  in |    1|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_BREADY    | out |    1|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_BRESP     |  in |    2|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_BID       |  in |    1|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_BUSER     |  in |    1|    m_axi   |       input_V       |    pointer   |
|input_V_offset          |  in |   32|   ap_none  |    input_V_offset   |    scalar    |
|outputPool_V_offset     |  in |   32|   ap_none  | outputPool_V_offset |    scalar    |
|Cin                     |  in |    6|   ap_none  |         Cin         |    scalar    |
|H                       |  in |    6|   ap_none  |          H          |    scalar    |
|W                       |  in |    6|   ap_none  |          W          |    scalar    |
+------------------------+-----+-----+------------+---------------------+--------------+

