{
  "module_name": "hw-ish-regs.h",
  "hash_id": "0b9b2542f72bbc7c1d4ac412c0d2a5b6be6c3eadc95680da8f481d2b602c8740",
  "original_prompt": "Ingested from linux-6.6.14/drivers/hid/intel-ish-hid/ipc/hw-ish-regs.h",
  "human_readable_source": " \n \n\n#ifndef _ISHTP_ISH_REGS_H_\n#define _ISHTP_ISH_REGS_H_\n\n\n \n \n#define IPC_REG_BASE\t\t0x0000\n \n#define IPC_REG_PISR_CHV_AB      (IPC_REG_BASE + 0x00)\n \n#define IPC_REG_PIMR_CHV_AB      (IPC_REG_BASE + 0x04)\n \n \n#define IPC_REG_PISR_BXT\t (IPC_REG_BASE + 0x0C)\n \n#define IPC_REG_PIMR_BXT\t (IPC_REG_BASE + 0x08)\n \n \n#define IPC_REG_ISH_HOST_FWSTS\t(IPC_REG_BASE + 0x34)\n \n#define IPC_REG_HOST_COMM\t(IPC_REG_BASE + 0x38)\n \n#define IPC_REG_ISH_RST\t\t(IPC_REG_BASE + 0x44)\n\n \n#define IPC_REG_HOST2ISH_DRBL\t(IPC_REG_BASE + 0x48)\n \n#define IPC_REG_ISH2HOST_DRBL\t(IPC_REG_BASE + 0x54)\n \n#define IPC_REG_ISH2HOST_MSG\t(IPC_REG_BASE + 0x60)\n \n#define IPC_REG_HOST2ISH_MSG\t(IPC_REG_BASE + 0xE0)\n \n#define\tIPC_REG_ISH_RMP2\t(IPC_REG_BASE + 0x368)\n\n#define\tIPC_REG_MAX\t\t(IPC_REG_BASE + 0x400)\n\n \n \n#define IPC_INT_HOST2ISH_BIT            (1<<0)\n \n \n \n#define IPC_INT_ISH2HOST_BIT_CHV_AB\t(1<<3)\n \n \n#define IPC_INT_ISH2HOST_BIT_BXT\t(1<<0)\n \n\n \n#define IPC_INT_ISH2HOST_CLR_MASK_BIT\t(1<<11)\n\n \n#define IPC_INT_ISH2HOST_CLR_OFFS\t(0)\n\n \n#define IPC_INT_ISH2HOST_CLR_BIT\t(1<<IPC_INT_ISH2HOST_CLR_OFFS)\n\n \n#define IPC_DRBL_BUSY_OFFS\t\t(31)\n#define IPC_DRBL_BUSY_BIT\t\t(1<<IPC_DRBL_BUSY_OFFS)\n\n#define\tIPC_HOST_OWNS_MSG_OFFS\t\t(30)\n\n \n#define\tIPC_HOST_OWNS_MSG_BIT\t\t(1<<IPC_HOST_OWNS_MSG_OFFS)\n\n \n \n#define IPC_HOSTCOMM_READY_OFFS\t\t(7)\n#define IPC_HOSTCOMM_READY_BIT\t\t(1<<IPC_HOSTCOMM_READY_OFFS)\n\n \n \n#define\tIPC_HOSTCOMM_INT_EN_OFFS_CHV_AB\t(31)\n#define\tIPC_HOSTCOMM_INT_EN_BIT_CHV_AB\t\t\\\n\t(1<<IPC_HOSTCOMM_INT_EN_OFFS_CHV_AB)\n \n#define IPC_PIMR_INT_EN_OFFS_BXT\t(0)\n#define IPC_PIMR_INT_EN_BIT_BXT\t\t(1<<IPC_PIMR_INT_EN_OFFS_BXT)\n\n#define IPC_HOST2ISH_BUSYCLEAR_MASK_OFFS_BXT\t(8)\n#define IPC_HOST2ISH_BUSYCLEAR_MASK_BIT\t\t\\\n\t(1<<IPC_HOST2ISH_BUSYCLEAR_MASK_OFFS_BXT)\n \n \n#define IPC_ILUP_OFFS\t\t\t(0)\n#define IPC_ILUP_BIT\t\t\t(1<<IPC_ILUP_OFFS)\n\n \n#define IPC_ISH_FWSTS_SHIFT\t\t12\n#define IPC_ISH_FWSTS_MASK\t\tGENMASK(15, 12)\n#define IPC_GET_ISH_FWSTS(status)\t\\\n\t(((status) & IPC_ISH_FWSTS_MASK) >> IPC_ISH_FWSTS_SHIFT)\n\n \n#define\tIPC_FWSTS_ILUP\t\t0x1\n#define\tIPC_FWSTS_ISHTP_UP\t(1<<1)\n#define\tIPC_FWSTS_DMA0\t\t(1<<16)\n#define\tIPC_FWSTS_DMA1\t\t(1<<17)\n#define\tIPC_FWSTS_DMA2\t\t(1<<18)\n#define\tIPC_FWSTS_DMA3\t\t(1<<19)\n\n#define\tIPC_ISH_IN_DMA\t\t\\\n\t(IPC_FWSTS_DMA0 | IPC_FWSTS_DMA1 | IPC_FWSTS_DMA2 | IPC_FWSTS_DMA3)\n\n \n#define IPC_ISH_ISHTP_READY_OFFS\t\t(1)\n#define IPC_ISH_ISHTP_READY_BIT\t\t(1<<IPC_ISH_ISHTP_READY_OFFS)\n\n#define\tIPC_RMP2_DMA_ENABLED\t0x1\t \n\n#define IPC_MSG_MAX_SIZE\t0x80\n\n\n#define IPC_HEADER_LENGTH_MASK\t\t0x03FF\n#define IPC_HEADER_PROTOCOL_MASK\t0x0F\n#define IPC_HEADER_MNG_CMD_MASK\t\t0x0F\n\n#define IPC_HEADER_LENGTH_OFFSET\t0\n#define IPC_HEADER_PROTOCOL_OFFSET\t10\n#define IPC_HEADER_MNG_CMD_OFFSET\t16\n\n#define IPC_HEADER_GET_LENGTH(drbl_reg)\t\t\\\n\t(((drbl_reg) >> IPC_HEADER_LENGTH_OFFSET)&IPC_HEADER_LENGTH_MASK)\n#define IPC_HEADER_GET_PROTOCOL(drbl_reg)\t\\\n\t(((drbl_reg) >> IPC_HEADER_PROTOCOL_OFFSET)&IPC_HEADER_PROTOCOL_MASK)\n#define IPC_HEADER_GET_MNG_CMD(drbl_reg)\t\\\n\t(((drbl_reg) >> IPC_HEADER_MNG_CMD_OFFSET)&IPC_HEADER_MNG_CMD_MASK)\n\n#define IPC_IS_BUSY(drbl_reg)\t\t\t\\\n\t(((drbl_reg)&IPC_DRBL_BUSY_BIT) == ((uint32_t)IPC_DRBL_BUSY_BIT))\n\n \n \n#define IPC_INT_FROM_ISH_TO_HOST_CHV_AB(drbl_reg) \\\n\t(((drbl_reg)&IPC_INT_ISH2HOST_BIT_CHV_AB) == \\\n\t((u32)IPC_INT_ISH2HOST_BIT_CHV_AB))\n \n#define IPC_INT_FROM_ISH_TO_HOST_BXT(drbl_reg) \\\n\t(((drbl_reg)&IPC_INT_ISH2HOST_BIT_BXT) == \\\n\t((u32)IPC_INT_ISH2HOST_BIT_BXT))\n \n\n#define IPC_BUILD_HEADER(length, protocol, busy)\t\t\\\n\t(((busy)<<IPC_DRBL_BUSY_OFFS) |\t\t\t\t\\\n\t((protocol) << IPC_HEADER_PROTOCOL_OFFSET) |\t\t\\\n\t((length)<<IPC_HEADER_LENGTH_OFFSET))\n\n#define IPC_BUILD_MNG_MSG(cmd, length)\t\t\t\t\\\n\t(((1)<<IPC_DRBL_BUSY_OFFS)|\t\t\t\t\\\n\t((IPC_PROTOCOL_MNG)<<IPC_HEADER_PROTOCOL_OFFSET)|\t\\\n\t((cmd)<<IPC_HEADER_MNG_CMD_OFFSET)|\t\t\t\\\n\t ((length)<<IPC_HEADER_LENGTH_OFFSET))\n\n\n#define IPC_SET_HOST_READY(host_status)\t\t\\\n\t\t\t\t((host_status) |= (IPC_HOSTCOMM_READY_BIT))\n\n#define IPC_SET_HOST_ILUP(host_status)\t\t\\\n\t\t\t\t((host_status) |= (IPC_ILUP_BIT))\n\n#define IPC_CLEAR_HOST_READY(host_status)\t\\\n\t\t\t\t((host_status) ^= (IPC_HOSTCOMM_READY_BIT))\n\n#define IPC_CLEAR_HOST_ILUP(host_status)\t\\\n\t\t\t\t((host_status) ^= (IPC_ILUP_BIT))\n\n \n#define IPC_HOST_BUSY_READING_OFFS\t6\n\n \n#define IPC_HOST_BUSY_READING_BIT\t(1<<IPC_HOST_BUSY_READING_OFFS)\n\n#define IPC_SET_HOST_BUSY_READING(host_status)\t\\\n\t\t\t\t((host_status) |= (IPC_HOST_BUSY_READING_BIT))\n\n#define IPC_CLEAR_HOST_BUSY_READING(host_status)\\\n\t\t\t\t((host_status) ^= (IPC_HOST_BUSY_READING_BIT))\n\n\n#define IPC_IS_ISH_ISHTP_READY(ish_status)\t\\\n\t\t(((ish_status) & IPC_ISH_ISHTP_READY_BIT) ==\t\\\n\t\t\t((uint32_t)IPC_ISH_ISHTP_READY_BIT))\n\n#define IPC_IS_ISH_ILUP(ish_status)\t\t\\\n\t\t(((ish_status) & IPC_ILUP_BIT) == ((uint32_t)IPC_ILUP_BIT))\n\n\n#define IPC_PROTOCOL_ISHTP\t\t1\n#define IPC_PROTOCOL_MNG\t\t3\n\n#define MNG_RX_CMPL_ENABLE\t\t0\n#define MNG_RX_CMPL_DISABLE\t\t1\n#define MNG_RX_CMPL_INDICATION\t\t2\n#define MNG_RESET_NOTIFY\t\t3\n#define MNG_RESET_NOTIFY_ACK\t\t4\n#define MNG_SYNC_FW_CLOCK\t\t5\n#define MNG_ILLEGAL_CMD\t\t\t0xFF\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}