Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Thu Jul 24 17:44:23 2025
| Host         : ayvictus running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file am2910_timing_summary_routed.rpt -pb am2910_timing_summary_routed.pb -rpx am2910_timing_summary_routed.rpx -warn_on_violation
| Design       : am2910
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  17          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (12)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.412        0.000                      0                   71        0.338        0.000                      0                   71        4.500        0.000                       0                    40  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.412        0.000                      0                   71        0.338        0.000                      0                   71        4.500        0.000                       0                    40  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.412ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.338ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.412ns  (required time - arrival time)
  Source:                 r_reg/data_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stack_file/stack_mem_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.431ns  (logic 1.344ns (24.748%)  route 4.087ns (75.252%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.386ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CP (IN)
                         net (fo=0)                   0.000     0.000    CP
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CP_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CP_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CP_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.752     5.386    r_reg/CLK
    SLICE_X41Y36         FDCE                                         r  r_reg/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDCE (Prop_fdce_C_Q)         0.456     5.842 r  r_reg/data_out_reg[1]/Q
                         net (fo=4, routed)           0.937     6.779    r_reg/data_out_reg_n_0_[1]
    SLICE_X43Y34         LUT6 (Prop_lut6_I2_O)        0.124     6.903 r  r_reg/data_out[11]_i_9/O
                         net (fo=3, routed)           0.821     7.724    r_reg/data_out[11]_i_9_n_0
    SLICE_X43Y35         LUT6 (Prop_lut6_I4_O)        0.124     7.848 r  r_reg/Y_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.000     7.848    r_reg/Y_OBUF[3]_inst_i_7_n_0
    SLICE_X43Y35         MUXF7 (Prop_muxf7_I1_O)      0.217     8.065 r  r_reg/Y_OBUF[3]_inst_i_3/O
                         net (fo=4, routed)           0.843     8.908    r_reg/sel0[1]
    SLICE_X40Y34         LUT6 (Prop_lut6_I2_O)        0.299     9.207 r  r_reg/Y_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.679     9.886    r_reg/Y_OBUF[3]_inst_i_2_n_0
    SLICE_X40Y34         LUT5 (Prop_lut5_I4_O)        0.124    10.010 r  r_reg/pc_out[3]_i_1/O
                         net (fo=6, routed)           0.807    10.817    stack_file/D[3]
    SLICE_X37Y35         FDRE                                         r  stack_file/stack_mem_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CP (IN)
                         net (fo=0)                   0.000    10.000    CP
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  CP_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    CP_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  CP_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.573    14.931    stack_file/CLK
    SLICE_X37Y35         FDRE                                         r  stack_file/stack_mem_reg[0][3]/C
                         clock pessimism              0.391    15.322    
                         clock uncertainty           -0.035    15.287    
    SLICE_X37Y35         FDRE (Setup_fdre_C_D)       -0.058    15.229    stack_file/stack_mem_reg[0][3]
  -------------------------------------------------------------------
                         required time                         15.229    
                         arrival time                         -10.817    
  -------------------------------------------------------------------
                         slack                                  4.412    

Slack (MET) :             4.478ns  (required time - arrival time)
  Source:                 r_reg/data_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stack_file/stack_mem_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.154ns  (logic 1.372ns (26.622%)  route 3.782ns (73.378%))
  Logic Levels:           5  (LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.386ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CP (IN)
                         net (fo=0)                   0.000     0.000    CP
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CP_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CP_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CP_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.752     5.386    r_reg/CLK
    SLICE_X41Y36         FDCE                                         r  r_reg/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDCE (Prop_fdce_C_Q)         0.456     5.842 r  r_reg/data_out_reg[1]/Q
                         net (fo=4, routed)           0.937     6.779    r_reg/data_out_reg_n_0_[1]
    SLICE_X43Y34         LUT6 (Prop_lut6_I2_O)        0.124     6.903 r  r_reg/data_out[11]_i_9/O
                         net (fo=3, routed)           0.821     7.724    r_reg/data_out[11]_i_9_n_0
    SLICE_X43Y35         LUT6 (Prop_lut6_I4_O)        0.124     7.848 r  r_reg/Y_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.000     7.848    r_reg/Y_OBUF[3]_inst_i_7_n_0
    SLICE_X43Y35         MUXF7 (Prop_muxf7_I1_O)      0.217     8.065 r  r_reg/Y_OBUF[3]_inst_i_3/O
                         net (fo=4, routed)           0.808     8.873    r_reg/sel0[1]
    SLICE_X41Y34         LUT6 (Prop_lut6_I2_O)        0.299     9.172 r  r_reg/Y_OBUF[2]_inst_i_2/O
                         net (fo=3, routed)           0.508     9.679    r_reg/Y_OBUF[2]_inst_i_2_n_0
    SLICE_X40Y34         LUT4 (Prop_lut4_I3_O)        0.152     9.831 r  r_reg/pc_out[2]_i_1/O
                         net (fo=6, routed)           0.708    10.540    stack_file/D[2]
    SLICE_X37Y35         FDRE                                         r  stack_file/stack_mem_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CP (IN)
                         net (fo=0)                   0.000    10.000    CP
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  CP_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    CP_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  CP_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.573    14.931    stack_file/CLK
    SLICE_X37Y35         FDRE                                         r  stack_file/stack_mem_reg[0][2]/C
                         clock pessimism              0.391    15.322    
                         clock uncertainty           -0.035    15.287    
    SLICE_X37Y35         FDRE (Setup_fdre_C_D)       -0.269    15.018    stack_file/stack_mem_reg[0][2]
  -------------------------------------------------------------------
                         required time                         15.018    
                         arrival time                         -10.540    
  -------------------------------------------------------------------
                         slack                                  4.478    

Slack (MET) :             4.575ns  (required time - arrival time)
  Source:                 r_reg/data_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stack_file/stack_mem_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.298ns  (logic 1.344ns (25.369%)  route 3.954ns (74.631%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.386ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CP (IN)
                         net (fo=0)                   0.000     0.000    CP
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CP_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CP_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CP_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.752     5.386    r_reg/CLK
    SLICE_X41Y36         FDCE                                         r  r_reg/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDCE (Prop_fdce_C_Q)         0.456     5.842 r  r_reg/data_out_reg[1]/Q
                         net (fo=4, routed)           0.937     6.779    r_reg/data_out_reg_n_0_[1]
    SLICE_X43Y34         LUT6 (Prop_lut6_I2_O)        0.124     6.903 r  r_reg/data_out[11]_i_9/O
                         net (fo=3, routed)           0.821     7.724    r_reg/data_out[11]_i_9_n_0
    SLICE_X43Y35         LUT6 (Prop_lut6_I4_O)        0.124     7.848 r  r_reg/Y_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.000     7.848    r_reg/Y_OBUF[3]_inst_i_7_n_0
    SLICE_X43Y35         MUXF7 (Prop_muxf7_I1_O)      0.217     8.065 r  r_reg/Y_OBUF[3]_inst_i_3/O
                         net (fo=4, routed)           0.843     8.908    r_reg/sel0[1]
    SLICE_X40Y34         LUT6 (Prop_lut6_I2_O)        0.299     9.207 r  r_reg/Y_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.679     9.886    r_reg/Y_OBUF[3]_inst_i_2_n_0
    SLICE_X40Y34         LUT5 (Prop_lut5_I4_O)        0.124    10.010 r  r_reg/pc_out[3]_i_1/O
                         net (fo=6, routed)           0.674    10.684    stack_file/D[3]
    SLICE_X38Y35         FDRE                                         r  stack_file/stack_mem_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CP (IN)
                         net (fo=0)                   0.000    10.000    CP
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  CP_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    CP_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  CP_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.573    14.931    stack_file/CLK
    SLICE_X38Y35         FDRE                                         r  stack_file/stack_mem_reg[1][3]/C
                         clock pessimism              0.391    15.322    
                         clock uncertainty           -0.035    15.287    
    SLICE_X38Y35         FDRE (Setup_fdre_C_D)       -0.028    15.259    stack_file/stack_mem_reg[1][3]
  -------------------------------------------------------------------
                         required time                         15.259    
                         arrival time                         -10.684    
  -------------------------------------------------------------------
                         slack                                  4.575    

Slack (MET) :             4.642ns  (required time - arrival time)
  Source:                 r_reg/data_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stack_file/stack_mem_reg[4][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.989ns  (logic 1.372ns (27.498%)  route 3.617ns (72.502%))
  Logic Levels:           5  (LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.386ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CP (IN)
                         net (fo=0)                   0.000     0.000    CP
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CP_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CP_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CP_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.752     5.386    r_reg/CLK
    SLICE_X41Y36         FDCE                                         r  r_reg/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDCE (Prop_fdce_C_Q)         0.456     5.842 r  r_reg/data_out_reg[1]/Q
                         net (fo=4, routed)           0.937     6.779    r_reg/data_out_reg_n_0_[1]
    SLICE_X43Y34         LUT6 (Prop_lut6_I2_O)        0.124     6.903 r  r_reg/data_out[11]_i_9/O
                         net (fo=3, routed)           0.821     7.724    r_reg/data_out[11]_i_9_n_0
    SLICE_X43Y35         LUT6 (Prop_lut6_I4_O)        0.124     7.848 r  r_reg/Y_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.000     7.848    r_reg/Y_OBUF[3]_inst_i_7_n_0
    SLICE_X43Y35         MUXF7 (Prop_muxf7_I1_O)      0.217     8.065 r  r_reg/Y_OBUF[3]_inst_i_3/O
                         net (fo=4, routed)           0.808     8.873    r_reg/sel0[1]
    SLICE_X41Y34         LUT6 (Prop_lut6_I2_O)        0.299     9.172 r  r_reg/Y_OBUF[2]_inst_i_2/O
                         net (fo=3, routed)           0.508     9.679    r_reg/Y_OBUF[2]_inst_i_2_n_0
    SLICE_X40Y34         LUT4 (Prop_lut4_I3_O)        0.152     9.831 r  r_reg/pc_out[2]_i_1/O
                         net (fo=6, routed)           0.544    10.376    stack_file/D[2]
    SLICE_X39Y35         FDRE                                         r  stack_file/stack_mem_reg[4][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CP (IN)
                         net (fo=0)                   0.000    10.000    CP
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  CP_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    CP_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  CP_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.573    14.931    stack_file/CLK
    SLICE_X39Y35         FDRE                                         r  stack_file/stack_mem_reg[4][2]/C
                         clock pessimism              0.391    15.322    
                         clock uncertainty           -0.035    15.287    
    SLICE_X39Y35         FDRE (Setup_fdre_C_D)       -0.269    15.018    stack_file/stack_mem_reg[4][2]
  -------------------------------------------------------------------
                         required time                         15.018    
                         arrival time                         -10.376    
  -------------------------------------------------------------------
                         slack                                  4.642    

Slack (MET) :             4.651ns  (required time - arrival time)
  Source:                 r_reg/data_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stack_file/stack_mem_reg[2][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.020ns  (logic 1.372ns (27.331%)  route 3.648ns (72.669%))
  Logic Levels:           5  (LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.386ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CP (IN)
                         net (fo=0)                   0.000     0.000    CP
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CP_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CP_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CP_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.752     5.386    r_reg/CLK
    SLICE_X41Y36         FDCE                                         r  r_reg/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDCE (Prop_fdce_C_Q)         0.456     5.842 r  r_reg/data_out_reg[1]/Q
                         net (fo=4, routed)           0.937     6.779    r_reg/data_out_reg_n_0_[1]
    SLICE_X43Y34         LUT6 (Prop_lut6_I2_O)        0.124     6.903 r  r_reg/data_out[11]_i_9/O
                         net (fo=3, routed)           0.821     7.724    r_reg/data_out[11]_i_9_n_0
    SLICE_X43Y35         LUT6 (Prop_lut6_I4_O)        0.124     7.848 r  r_reg/Y_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.000     7.848    r_reg/Y_OBUF[3]_inst_i_7_n_0
    SLICE_X43Y35         MUXF7 (Prop_muxf7_I1_O)      0.217     8.065 r  r_reg/Y_OBUF[3]_inst_i_3/O
                         net (fo=4, routed)           0.808     8.873    r_reg/sel0[1]
    SLICE_X41Y34         LUT6 (Prop_lut6_I2_O)        0.299     9.172 r  r_reg/Y_OBUF[2]_inst_i_2/O
                         net (fo=3, routed)           0.508     9.679    r_reg/Y_OBUF[2]_inst_i_2_n_0
    SLICE_X40Y34         LUT4 (Prop_lut4_I3_O)        0.152     9.831 r  r_reg/pc_out[2]_i_1/O
                         net (fo=6, routed)           0.575    10.406    stack_file/D[2]
    SLICE_X40Y35         FDRE                                         r  stack_file/stack_mem_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CP (IN)
                         net (fo=0)                   0.000    10.000    CP
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  CP_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    CP_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  CP_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.574    14.932    stack_file/CLK
    SLICE_X40Y35         FDRE                                         r  stack_file/stack_mem_reg[2][2]/C
                         clock pessimism              0.429    15.361    
                         clock uncertainty           -0.035    15.326    
    SLICE_X40Y35         FDRE (Setup_fdre_C_D)       -0.269    15.057    stack_file/stack_mem_reg[2][2]
  -------------------------------------------------------------------
                         required time                         15.057    
                         arrival time                         -10.406    
  -------------------------------------------------------------------
                         slack                                  4.651    

Slack (MET) :             4.687ns  (required time - arrival time)
  Source:                 r_reg/data_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stack_file/stack_mem_reg[3][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.185ns  (logic 1.344ns (25.920%)  route 3.841ns (74.080%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.386ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CP (IN)
                         net (fo=0)                   0.000     0.000    CP
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CP_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CP_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CP_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.752     5.386    r_reg/CLK
    SLICE_X41Y36         FDCE                                         r  r_reg/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDCE (Prop_fdce_C_Q)         0.456     5.842 r  r_reg/data_out_reg[1]/Q
                         net (fo=4, routed)           0.937     6.779    r_reg/data_out_reg_n_0_[1]
    SLICE_X43Y34         LUT6 (Prop_lut6_I2_O)        0.124     6.903 r  r_reg/data_out[11]_i_9/O
                         net (fo=3, routed)           0.821     7.724    r_reg/data_out[11]_i_9_n_0
    SLICE_X43Y35         LUT6 (Prop_lut6_I4_O)        0.124     7.848 r  r_reg/Y_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.000     7.848    r_reg/Y_OBUF[3]_inst_i_7_n_0
    SLICE_X43Y35         MUXF7 (Prop_muxf7_I1_O)      0.217     8.065 r  r_reg/Y_OBUF[3]_inst_i_3/O
                         net (fo=4, routed)           0.843     8.908    r_reg/sel0[1]
    SLICE_X40Y34         LUT6 (Prop_lut6_I2_O)        0.299     9.207 r  r_reg/Y_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.679     9.886    r_reg/Y_OBUF[3]_inst_i_2_n_0
    SLICE_X40Y34         LUT5 (Prop_lut5_I4_O)        0.124    10.010 r  r_reg/pc_out[3]_i_1/O
                         net (fo=6, routed)           0.561    10.571    stack_file/D[3]
    SLICE_X38Y34         FDRE                                         r  stack_file/stack_mem_reg[3][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CP (IN)
                         net (fo=0)                   0.000    10.000    CP
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  CP_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    CP_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  CP_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.572    14.930    stack_file/CLK
    SLICE_X38Y34         FDRE                                         r  stack_file/stack_mem_reg[3][3]/C
                         clock pessimism              0.391    15.321    
                         clock uncertainty           -0.035    15.286    
    SLICE_X38Y34         FDRE (Setup_fdre_C_D)       -0.028    15.258    stack_file/stack_mem_reg[3][3]
  -------------------------------------------------------------------
                         required time                         15.258    
                         arrival time                         -10.571    
  -------------------------------------------------------------------
                         slack                                  4.687    

Slack (MET) :             4.693ns  (required time - arrival time)
  Source:                 r_reg/data_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stack_file/stack_mem_reg[4][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.149ns  (logic 1.344ns (26.101%)  route 3.805ns (73.899%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.386ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CP (IN)
                         net (fo=0)                   0.000     0.000    CP
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CP_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CP_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CP_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.752     5.386    r_reg/CLK
    SLICE_X41Y36         FDCE                                         r  r_reg/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDCE (Prop_fdce_C_Q)         0.456     5.842 r  r_reg/data_out_reg[1]/Q
                         net (fo=4, routed)           0.937     6.779    r_reg/data_out_reg_n_0_[1]
    SLICE_X43Y34         LUT6 (Prop_lut6_I2_O)        0.124     6.903 r  r_reg/data_out[11]_i_9/O
                         net (fo=3, routed)           0.821     7.724    r_reg/data_out[11]_i_9_n_0
    SLICE_X43Y35         LUT6 (Prop_lut6_I4_O)        0.124     7.848 r  r_reg/Y_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.000     7.848    r_reg/Y_OBUF[3]_inst_i_7_n_0
    SLICE_X43Y35         MUXF7 (Prop_muxf7_I1_O)      0.217     8.065 r  r_reg/Y_OBUF[3]_inst_i_3/O
                         net (fo=4, routed)           0.843     8.908    r_reg/sel0[1]
    SLICE_X40Y34         LUT6 (Prop_lut6_I2_O)        0.299     9.207 r  r_reg/Y_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.679     9.886    r_reg/Y_OBUF[3]_inst_i_2_n_0
    SLICE_X40Y34         LUT5 (Prop_lut5_I4_O)        0.124    10.010 r  r_reg/pc_out[3]_i_1/O
                         net (fo=6, routed)           0.525    10.535    stack_file/D[3]
    SLICE_X39Y35         FDRE                                         r  stack_file/stack_mem_reg[4][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CP (IN)
                         net (fo=0)                   0.000    10.000    CP
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  CP_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    CP_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  CP_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.573    14.931    stack_file/CLK
    SLICE_X39Y35         FDRE                                         r  stack_file/stack_mem_reg[4][3]/C
                         clock pessimism              0.391    15.322    
                         clock uncertainty           -0.035    15.287    
    SLICE_X39Y35         FDRE (Setup_fdre_C_D)       -0.058    15.229    stack_file/stack_mem_reg[4][3]
  -------------------------------------------------------------------
                         required time                         15.229    
                         arrival time                         -10.535    
  -------------------------------------------------------------------
                         slack                                  4.693    

Slack (MET) :             4.751ns  (required time - arrival time)
  Source:                 r_reg/data_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stack_file/stack_mem_reg[2][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.130ns  (logic 1.344ns (26.198%)  route 3.786ns (73.802%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.386ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CP (IN)
                         net (fo=0)                   0.000     0.000    CP
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CP_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CP_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CP_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.752     5.386    r_reg/CLK
    SLICE_X41Y36         FDCE                                         r  r_reg/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDCE (Prop_fdce_C_Q)         0.456     5.842 r  r_reg/data_out_reg[1]/Q
                         net (fo=4, routed)           0.937     6.779    r_reg/data_out_reg_n_0_[1]
    SLICE_X43Y34         LUT6 (Prop_lut6_I2_O)        0.124     6.903 r  r_reg/data_out[11]_i_9/O
                         net (fo=3, routed)           0.821     7.724    r_reg/data_out[11]_i_9_n_0
    SLICE_X43Y35         LUT6 (Prop_lut6_I4_O)        0.124     7.848 r  r_reg/Y_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.000     7.848    r_reg/Y_OBUF[3]_inst_i_7_n_0
    SLICE_X43Y35         MUXF7 (Prop_muxf7_I1_O)      0.217     8.065 r  r_reg/Y_OBUF[3]_inst_i_3/O
                         net (fo=4, routed)           0.843     8.908    r_reg/sel0[1]
    SLICE_X40Y34         LUT6 (Prop_lut6_I2_O)        0.299     9.207 r  r_reg/Y_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.679     9.886    r_reg/Y_OBUF[3]_inst_i_2_n_0
    SLICE_X40Y34         LUT5 (Prop_lut5_I4_O)        0.124    10.010 r  r_reg/pc_out[3]_i_1/O
                         net (fo=6, routed)           0.506    10.516    stack_file/D[3]
    SLICE_X40Y35         FDRE                                         r  stack_file/stack_mem_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CP (IN)
                         net (fo=0)                   0.000    10.000    CP
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  CP_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    CP_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  CP_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.574    14.932    stack_file/CLK
    SLICE_X40Y35         FDRE                                         r  stack_file/stack_mem_reg[2][3]/C
                         clock pessimism              0.429    15.361    
                         clock uncertainty           -0.035    15.326    
    SLICE_X40Y35         FDRE (Setup_fdre_C_D)       -0.058    15.268    stack_file/stack_mem_reg[2][3]
  -------------------------------------------------------------------
                         required time                         15.268    
                         arrival time                         -10.516    
  -------------------------------------------------------------------
                         slack                                  4.751    

Slack (MET) :             4.790ns  (required time - arrival time)
  Source:                 r_reg/data_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            upc_reg/pc_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.880ns  (logic 1.372ns (28.115%)  route 3.508ns (71.885%))
  Logic Levels:           5  (LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.386ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CP (IN)
                         net (fo=0)                   0.000     0.000    CP
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CP_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CP_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CP_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.752     5.386    r_reg/CLK
    SLICE_X41Y36         FDCE                                         r  r_reg/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDCE (Prop_fdce_C_Q)         0.456     5.842 r  r_reg/data_out_reg[1]/Q
                         net (fo=4, routed)           0.937     6.779    r_reg/data_out_reg_n_0_[1]
    SLICE_X43Y34         LUT6 (Prop_lut6_I2_O)        0.124     6.903 r  r_reg/data_out[11]_i_9/O
                         net (fo=3, routed)           0.821     7.724    r_reg/data_out[11]_i_9_n_0
    SLICE_X43Y35         LUT6 (Prop_lut6_I4_O)        0.124     7.848 r  r_reg/Y_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.000     7.848    r_reg/Y_OBUF[3]_inst_i_7_n_0
    SLICE_X43Y35         MUXF7 (Prop_muxf7_I1_O)      0.217     8.065 r  r_reg/Y_OBUF[3]_inst_i_3/O
                         net (fo=4, routed)           0.808     8.873    r_reg/sel0[1]
    SLICE_X41Y34         LUT6 (Prop_lut6_I2_O)        0.299     9.172 r  r_reg/Y_OBUF[2]_inst_i_2/O
                         net (fo=3, routed)           0.508     9.679    r_reg/Y_OBUF[2]_inst_i_2_n_0
    SLICE_X40Y34         LUT4 (Prop_lut4_I3_O)        0.152     9.831 r  r_reg/pc_out[2]_i_1/O
                         net (fo=6, routed)           0.435    10.266    upc_reg/D[2]
    SLICE_X40Y34         FDCE                                         r  upc_reg/pc_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CP (IN)
                         net (fo=0)                   0.000    10.000    CP
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  CP_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    CP_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  CP_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.573    14.931    upc_reg/CLK
    SLICE_X40Y34         FDCE                                         r  upc_reg/pc_out_reg[2]/C
                         clock pessimism              0.429    15.360    
                         clock uncertainty           -0.035    15.325    
    SLICE_X40Y34         FDCE (Setup_fdce_C_D)       -0.269    15.056    upc_reg/pc_out_reg[2]
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                         -10.266    
  -------------------------------------------------------------------
                         slack                                  4.790    

Slack (MET) :             4.794ns  (required time - arrival time)
  Source:                 r_reg/data_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stack_file/stack_mem_reg[3][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.060ns  (logic 1.344ns (26.559%)  route 3.716ns (73.441%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.386ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CP (IN)
                         net (fo=0)                   0.000     0.000    CP
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CP_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CP_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CP_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.752     5.386    r_reg/CLK
    SLICE_X41Y36         FDCE                                         r  r_reg/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDCE (Prop_fdce_C_Q)         0.456     5.842 r  r_reg/data_out_reg[1]/Q
                         net (fo=4, routed)           0.937     6.779    r_reg/data_out_reg_n_0_[1]
    SLICE_X43Y34         LUT6 (Prop_lut6_I2_O)        0.124     6.903 r  r_reg/data_out[11]_i_9/O
                         net (fo=3, routed)           0.821     7.724    r_reg/data_out[11]_i_9_n_0
    SLICE_X43Y35         LUT6 (Prop_lut6_I4_O)        0.124     7.848 r  r_reg/Y_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.000     7.848    r_reg/Y_OBUF[3]_inst_i_7_n_0
    SLICE_X43Y35         MUXF7 (Prop_muxf7_I1_O)      0.217     8.065 r  r_reg/Y_OBUF[3]_inst_i_3/O
                         net (fo=4, routed)           0.687     8.752    r_reg/sel0[1]
    SLICE_X40Y34         LUT6 (Prop_lut6_I2_O)        0.299     9.051 r  r_reg/Y_OBUF[1]_inst_i_2/O
                         net (fo=4, routed)           0.591     9.642    r_reg/Y_OBUF[1]_inst_i_2_n_0
    SLICE_X40Y35         LUT6 (Prop_lut6_I5_O)        0.124     9.766 r  r_reg/pc_out[1]_i_1/O
                         net (fo=6, routed)           0.680    10.447    stack_file/D[1]
    SLICE_X38Y34         FDRE                                         r  stack_file/stack_mem_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CP (IN)
                         net (fo=0)                   0.000    10.000    CP
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  CP_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    CP_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  CP_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.572    14.930    stack_file/CLK
    SLICE_X38Y34         FDRE                                         r  stack_file/stack_mem_reg[3][1]/C
                         clock pessimism              0.391    15.321    
                         clock uncertainty           -0.035    15.286    
    SLICE_X38Y34         FDRE (Setup_fdre_C_D)       -0.045    15.241    stack_file/stack_mem_reg[3][1]
  -------------------------------------------------------------------
                         required time                         15.241    
                         arrival time                         -10.447    
  -------------------------------------------------------------------
                         slack                                  4.794    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 r_reg/data_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_reg/data_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.186ns (43.218%)  route 0.244ns (56.782%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CP (IN)
                         net (fo=0)                   0.000     0.000    CP
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CP_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CP_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CP_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.590     1.468    r_reg/CLK
    SLICE_X43Y35         FDCE                                         r  r_reg/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y35         FDCE (Prop_fdce_C_Q)         0.141     1.609 f  r_reg/data_out_reg[0]/Q
                         net (fo=4, routed)           0.244     1.853    r_reg/data_out_reg_n_0_[0]
    SLICE_X43Y35         LUT3 (Prop_lut3_I1_O)        0.045     1.898 r  r_reg/data_out[0]_i_1/O
                         net (fo=1, routed)           0.000     1.898    r_reg/p_1_in[0]
    SLICE_X43Y35         FDCE                                         r  r_reg/data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CP (IN)
                         net (fo=0)                   0.000     0.000    CP
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CP_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CP_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CP_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.858     1.983    r_reg/CLK
    SLICE_X43Y35         FDCE                                         r  r_reg/data_out_reg[0]/C
                         clock pessimism             -0.515     1.468    
    SLICE_X43Y35         FDCE (Hold_fdce_C_D)         0.092     1.560    r_reg/data_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 stack_file/stack_pointer_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stack_file/stack_pointer_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.186ns (40.947%)  route 0.268ns (59.053%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CP (IN)
                         net (fo=0)                   0.000     0.000    CP
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CP_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CP_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CP_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.590     1.468    stack_file/CLK
    SLICE_X40Y36         FDCE                                         r  stack_file/stack_pointer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  stack_file/stack_pointer_reg[2]/Q
                         net (fo=18, routed)          0.268     1.877    stack_file/stack_pointer[2]
    SLICE_X40Y36         LUT6 (Prop_lut6_I4_O)        0.045     1.922 r  stack_file/stack_pointer[1]_i_1/O
                         net (fo=1, routed)           0.000     1.922    stack_file/stack_pointer[1]_i_1_n_0
    SLICE_X40Y36         FDCE                                         r  stack_file/stack_pointer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CP (IN)
                         net (fo=0)                   0.000     0.000    CP
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CP_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CP_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CP_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.858     1.983    stack_file/CLK
    SLICE_X40Y36         FDCE                                         r  stack_file/stack_pointer_reg[1]/C
                         clock pessimism             -0.515     1.468    
    SLICE_X40Y36         FDCE (Hold_fdce_C_D)         0.092     1.560    stack_file/stack_pointer_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 stack_file/stack_pointer_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stack_file/stack_pointer_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.186ns (40.161%)  route 0.277ns (59.839%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CP (IN)
                         net (fo=0)                   0.000     0.000    CP
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CP_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CP_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CP_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.590     1.468    stack_file/CLK
    SLICE_X40Y36         FDCE                                         r  stack_file/stack_pointer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  stack_file/stack_pointer_reg[2]/Q
                         net (fo=18, routed)          0.277     1.886    stack_file/stack_pointer[2]
    SLICE_X40Y36         LUT6 (Prop_lut6_I4_O)        0.045     1.931 r  stack_file/stack_pointer[0]_i_1/O
                         net (fo=1, routed)           0.000     1.931    stack_file/stack_pointer[0]_i_1_n_0
    SLICE_X40Y36         FDCE                                         r  stack_file/stack_pointer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CP (IN)
                         net (fo=0)                   0.000     0.000    CP
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CP_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CP_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CP_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.858     1.983    stack_file/CLK
    SLICE_X40Y36         FDCE                                         r  stack_file/stack_pointer_reg[0]/C
                         clock pessimism             -0.515     1.468    
    SLICE_X40Y36         FDCE (Hold_fdce_C_D)         0.092     1.560    stack_file/stack_pointer_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 stack_file/stack_pointer_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stack_file/stack_pointer_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.186ns (39.844%)  route 0.281ns (60.156%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CP (IN)
                         net (fo=0)                   0.000     0.000    CP
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CP_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CP_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CP_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.590     1.468    stack_file/CLK
    SLICE_X40Y36         FDCE                                         r  stack_file/stack_pointer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  stack_file/stack_pointer_reg[2]/Q
                         net (fo=18, routed)          0.281     1.890    stack_file/stack_pointer[2]
    SLICE_X40Y36         LUT6 (Prop_lut6_I4_O)        0.045     1.935 r  stack_file/stack_pointer[2]_i_1/O
                         net (fo=1, routed)           0.000     1.935    stack_file/stack_pointer[2]_i_1_n_0
    SLICE_X40Y36         FDCE                                         r  stack_file/stack_pointer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CP (IN)
                         net (fo=0)                   0.000     0.000    CP
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CP_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CP_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CP_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.858     1.983    stack_file/CLK
    SLICE_X40Y36         FDCE                                         r  stack_file/stack_pointer_reg[2]/C
                         clock pessimism             -0.515     1.468    
    SLICE_X40Y36         FDCE (Hold_fdce_C_D)         0.092     1.560    stack_file/stack_pointer_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 r_reg/data_out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_reg/data_out_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.359ns (58.780%)  route 0.252ns (41.220%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CP (IN)
                         net (fo=0)                   0.000     0.000    CP
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CP_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CP_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CP_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.590     1.468    r_reg/CLK
    SLICE_X43Y35         FDCE                                         r  r_reg/data_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y35         FDCE (Prop_fdce_C_Q)         0.141     1.609 f  r_reg/data_out_reg[7]/Q
                         net (fo=3, routed)           0.112     1.721    r_reg/data_out_reg_n_0_[7]
    SLICE_X42Y35         LUT1 (Prop_lut1_I0_O)        0.045     1.766 r  r_reg/data_out0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.766    r_reg/data_out0_carry__0_i_2_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.831 r  r_reg/data_out0_carry__0/O[2]
                         net (fo=1, routed)           0.140     1.971    r_reg/data_out0[7]
    SLICE_X43Y35         LUT2 (Prop_lut2_I0_O)        0.108     2.079 r  r_reg/data_out[7]_i_1/O
                         net (fo=1, routed)           0.000     2.079    r_reg/p_1_in[7]
    SLICE_X43Y35         FDCE                                         r  r_reg/data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CP (IN)
                         net (fo=0)                   0.000     0.000    CP
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CP_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CP_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CP_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.858     1.983    r_reg/CLK
    SLICE_X43Y35         FDCE                                         r  r_reg/data_out_reg[7]/C
                         clock pessimism             -0.515     1.468    
    SLICE_X43Y35         FDCE (Hold_fdce_C_D)         0.092     1.560    r_reg/data_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           2.079    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 stack_file/stack_pointer_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stack_file/stack_mem_reg[2][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.186ns (35.833%)  route 0.333ns (64.167%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CP (IN)
                         net (fo=0)                   0.000     0.000    CP
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CP_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CP_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CP_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.590     1.468    stack_file/CLK
    SLICE_X40Y36         FDCE                                         r  stack_file/stack_pointer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDCE (Prop_fdce_C_Q)         0.141     1.609 f  stack_file/stack_pointer_reg[2]/Q
                         net (fo=18, routed)          0.217     1.826    stack_file/stack_pointer[2]
    SLICE_X40Y35         LUT4 (Prop_lut4_I1_O)        0.045     1.871 r  stack_file/stack_mem[2][3]_i_1/O
                         net (fo=4, routed)           0.116     1.987    stack_file/stack_mem[2][3]_i_1_n_0
    SLICE_X40Y35         FDRE                                         r  stack_file/stack_mem_reg[2][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CP (IN)
                         net (fo=0)                   0.000     0.000    CP
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CP_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CP_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CP_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.858     1.983    stack_file/CLK
    SLICE_X40Y35         FDRE                                         r  stack_file/stack_mem_reg[2][0]/C
                         clock pessimism             -0.500     1.483    
    SLICE_X40Y35         FDRE (Hold_fdre_C_CE)       -0.039     1.444    stack_file/stack_mem_reg[2][0]
  -------------------------------------------------------------------
                         required time                         -1.444    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 stack_file/stack_pointer_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stack_file/stack_mem_reg[2][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.186ns (35.833%)  route 0.333ns (64.167%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CP (IN)
                         net (fo=0)                   0.000     0.000    CP
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CP_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CP_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CP_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.590     1.468    stack_file/CLK
    SLICE_X40Y36         FDCE                                         r  stack_file/stack_pointer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDCE (Prop_fdce_C_Q)         0.141     1.609 f  stack_file/stack_pointer_reg[2]/Q
                         net (fo=18, routed)          0.217     1.826    stack_file/stack_pointer[2]
    SLICE_X40Y35         LUT4 (Prop_lut4_I1_O)        0.045     1.871 r  stack_file/stack_mem[2][3]_i_1/O
                         net (fo=4, routed)           0.116     1.987    stack_file/stack_mem[2][3]_i_1_n_0
    SLICE_X40Y35         FDRE                                         r  stack_file/stack_mem_reg[2][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CP (IN)
                         net (fo=0)                   0.000     0.000    CP
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CP_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CP_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CP_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.858     1.983    stack_file/CLK
    SLICE_X40Y35         FDRE                                         r  stack_file/stack_mem_reg[2][1]/C
                         clock pessimism             -0.500     1.483    
    SLICE_X40Y35         FDRE (Hold_fdre_C_CE)       -0.039     1.444    stack_file/stack_mem_reg[2][1]
  -------------------------------------------------------------------
                         required time                         -1.444    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 stack_file/stack_pointer_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stack_file/stack_mem_reg[2][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.186ns (35.833%)  route 0.333ns (64.167%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CP (IN)
                         net (fo=0)                   0.000     0.000    CP
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CP_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CP_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CP_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.590     1.468    stack_file/CLK
    SLICE_X40Y36         FDCE                                         r  stack_file/stack_pointer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDCE (Prop_fdce_C_Q)         0.141     1.609 f  stack_file/stack_pointer_reg[2]/Q
                         net (fo=18, routed)          0.217     1.826    stack_file/stack_pointer[2]
    SLICE_X40Y35         LUT4 (Prop_lut4_I1_O)        0.045     1.871 r  stack_file/stack_mem[2][3]_i_1/O
                         net (fo=4, routed)           0.116     1.987    stack_file/stack_mem[2][3]_i_1_n_0
    SLICE_X40Y35         FDRE                                         r  stack_file/stack_mem_reg[2][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CP (IN)
                         net (fo=0)                   0.000     0.000    CP
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CP_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CP_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CP_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.858     1.983    stack_file/CLK
    SLICE_X40Y35         FDRE                                         r  stack_file/stack_mem_reg[2][2]/C
                         clock pessimism             -0.500     1.483    
    SLICE_X40Y35         FDRE (Hold_fdre_C_CE)       -0.039     1.444    stack_file/stack_mem_reg[2][2]
  -------------------------------------------------------------------
                         required time                         -1.444    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 stack_file/stack_pointer_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stack_file/stack_mem_reg[2][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.186ns (35.833%)  route 0.333ns (64.167%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CP (IN)
                         net (fo=0)                   0.000     0.000    CP
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CP_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CP_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CP_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.590     1.468    stack_file/CLK
    SLICE_X40Y36         FDCE                                         r  stack_file/stack_pointer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDCE (Prop_fdce_C_Q)         0.141     1.609 f  stack_file/stack_pointer_reg[2]/Q
                         net (fo=18, routed)          0.217     1.826    stack_file/stack_pointer[2]
    SLICE_X40Y35         LUT4 (Prop_lut4_I1_O)        0.045     1.871 r  stack_file/stack_mem[2][3]_i_1/O
                         net (fo=4, routed)           0.116     1.987    stack_file/stack_mem[2][3]_i_1_n_0
    SLICE_X40Y35         FDRE                                         r  stack_file/stack_mem_reg[2][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CP (IN)
                         net (fo=0)                   0.000     0.000    CP
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CP_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CP_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CP_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.858     1.983    stack_file/CLK
    SLICE_X40Y35         FDRE                                         r  stack_file/stack_mem_reg[2][3]/C
                         clock pessimism             -0.500     1.483    
    SLICE_X40Y35         FDRE (Hold_fdre_C_CE)       -0.039     1.444    stack_file/stack_mem_reg[2][3]
  -------------------------------------------------------------------
                         required time                         -1.444    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.594ns  (arrival time - required time)
  Source:                 r_reg/data_out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_reg/data_out_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.716ns  (logic 0.415ns (57.928%)  route 0.301ns (42.072%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CP (IN)
                         net (fo=0)                   0.000     0.000    CP
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CP_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CP_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CP_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.590     1.468    r_reg/CLK
    SLICE_X43Y34         FDCE                                         r  r_reg/data_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDCE (Prop_fdce_C_Q)         0.128     1.596 r  r_reg/data_out_reg[5]/Q
                         net (fo=3, routed)           0.139     1.735    r_reg/data_out_reg_n_0_[5]
    SLICE_X42Y35         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.182     1.917 r  r_reg/data_out0_carry__0/O[1]
                         net (fo=1, routed)           0.163     2.079    r_reg/data_out0[6]
    SLICE_X43Y35         LUT2 (Prop_lut2_I0_O)        0.105     2.184 r  r_reg/data_out[6]_i_1/O
                         net (fo=1, routed)           0.000     2.184    r_reg/p_1_in[6]
    SLICE_X43Y35         FDCE                                         r  r_reg/data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CP (IN)
                         net (fo=0)                   0.000     0.000    CP
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CP_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CP_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CP_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.858     1.983    r_reg/CLK
    SLICE_X43Y35         FDCE                                         r  r_reg/data_out_reg[6]/C
                         clock pessimism             -0.500     1.483    
    SLICE_X43Y35         FDCE (Hold_fdce_C_D)         0.107     1.590    r_reg/data_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           2.184    
  -------------------------------------------------------------------
                         slack                                  0.594    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CP }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CP_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y35    r_reg/data_out_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y34    r_reg/data_out_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y34    r_reg/data_out_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X41Y36    r_reg/data_out_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y34    r_reg/data_out_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y34    r_reg/data_out_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y34    r_reg/data_out_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y34    r_reg/data_out_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y35    r_reg/data_out_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y35    r_reg/data_out_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y35    r_reg/data_out_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y34    r_reg/data_out_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y34    r_reg/data_out_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y34    r_reg/data_out_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y34    r_reg/data_out_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y36    r_reg/data_out_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y36    r_reg/data_out_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y34    r_reg/data_out_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y34    r_reg/data_out_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y35    r_reg/data_out_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y35    r_reg/data_out_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y34    r_reg/data_out_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y34    r_reg/data_out_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y34    r_reg/data_out_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y34    r_reg/data_out_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y36    r_reg/data_out_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y36    r_reg/data_out_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y34    r_reg/data_out_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y34    r_reg/data_out_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CCEN
                            (input port)
  Destination:            Y[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.844ns  (logic 6.079ns (47.329%)  route 6.765ns (52.671%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT5=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  CCEN (IN)
                         net (fo=0)                   0.000     0.000    CCEN
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CCEN_IBUF_inst/O
                         net (fo=4, routed)           2.120     3.570    stack_file/CCEN_IBUF
    SLICE_X41Y35         LUT2 (Prop_lut2_I1_O)        0.119     3.689 r  stack_file/data_out[11]_i_6/O
                         net (fo=5, routed)           0.895     4.585    r_reg/w_test_passed
    SLICE_X43Y35         LUT6 (Prop_lut6_I1_O)        0.332     4.917 r  r_reg/Y_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.000     4.917    r_reg/Y_OBUF[3]_inst_i_7_n_0
    SLICE_X43Y35         MUXF7 (Prop_muxf7_I1_O)      0.217     5.134 r  r_reg/Y_OBUF[3]_inst_i_3/O
                         net (fo=4, routed)           0.843     5.977    r_reg/sel0[1]
    SLICE_X40Y34         LUT6 (Prop_lut6_I2_O)        0.299     6.276 r  r_reg/Y_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.968     7.243    r_reg/Y_OBUF[3]_inst_i_2_n_0
    SLICE_X40Y30         LUT5 (Prop_lut5_I0_O)        0.124     7.367 r  r_reg/Y_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.940     9.307    Y_OBUF[3]
    T20                  OBUF (Prop_obuf_I_O)         3.537    12.844 r  Y_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.844    Y[3]
    T20                                                               r  Y[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CCEN
                            (input port)
  Destination:            Y[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.747ns  (logic 6.091ns (47.781%)  route 6.656ns (52.219%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT5=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  CCEN (IN)
                         net (fo=0)                   0.000     0.000    CCEN
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CCEN_IBUF_inst/O
                         net (fo=4, routed)           2.120     3.570    stack_file/CCEN_IBUF
    SLICE_X41Y35         LUT2 (Prop_lut2_I1_O)        0.119     3.689 r  stack_file/data_out[11]_i_6/O
                         net (fo=5, routed)           0.895     4.585    r_reg/w_test_passed
    SLICE_X43Y35         LUT6 (Prop_lut6_I1_O)        0.332     4.917 r  r_reg/Y_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.000     4.917    r_reg/Y_OBUF[3]_inst_i_7_n_0
    SLICE_X43Y35         MUXF7 (Prop_muxf7_I1_O)      0.217     5.134 r  r_reg/Y_OBUF[3]_inst_i_3/O
                         net (fo=4, routed)           0.687     5.820    r_reg/sel0[1]
    SLICE_X40Y34         LUT6 (Prop_lut6_I2_O)        0.299     6.119 r  r_reg/Y_OBUF[1]_inst_i_2/O
                         net (fo=4, routed)           0.809     6.928    r_reg/Y_OBUF[1]_inst_i_2_n_0
    SLICE_X40Y35         LUT5 (Prop_lut5_I0_O)        0.124     7.052 r  r_reg/Y_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.146     9.198    Y_OBUF[1]
    P20                  OBUF (Prop_obuf_I_O)         3.549    12.747 r  Y_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.747    Y[1]
    P20                                                               r  Y[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CCEN
                            (input port)
  Destination:            Y[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.680ns  (logic 6.321ns (49.846%)  route 6.360ns (50.154%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT5=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  CCEN (IN)
                         net (fo=0)                   0.000     0.000    CCEN
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CCEN_IBUF_inst/O
                         net (fo=4, routed)           2.120     3.570    stack_file/CCEN_IBUF
    SLICE_X41Y35         LUT2 (Prop_lut2_I1_O)        0.119     3.689 r  stack_file/data_out[11]_i_6/O
                         net (fo=5, routed)           0.684     4.374    r_reg/w_test_passed
    SLICE_X41Y35         LUT6 (Prop_lut6_I1_O)        0.332     4.706 r  r_reg/Y_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.000     4.706    r_reg/Y_OBUF[3]_inst_i_10_n_0
    SLICE_X41Y35         MUXF7 (Prop_muxf7_I1_O)      0.217     4.923 r  r_reg/Y_OBUF[3]_inst_i_5/O
                         net (fo=4, routed)           0.641     5.564    r_reg/sel0[0]
    SLICE_X40Y35         LUT6 (Prop_lut6_I4_O)        0.299     5.863 r  r_reg/Y_OBUF[0]_inst_i_2/O
                         net (fo=5, routed)           0.817     6.680    r_reg/Y_OBUF[0]_inst_i_2_n_0
    SLICE_X40Y34         LUT5 (Prop_lut5_I0_O)        0.152     6.832 r  r_reg/Y_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.097     8.929    Y_OBUF[0]
    N20                  OBUF (Prop_obuf_I_O)         3.751    12.680 r  Y_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.680    Y[0]
    N20                                                               r  Y[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CCEN
                            (input port)
  Destination:            Y[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.300ns  (logic 6.094ns (49.543%)  route 6.206ns (50.457%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT5=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  CCEN (IN)
                         net (fo=0)                   0.000     0.000    CCEN
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CCEN_IBUF_inst/O
                         net (fo=4, routed)           2.120     3.570    stack_file/CCEN_IBUF
    SLICE_X41Y35         LUT2 (Prop_lut2_I1_O)        0.119     3.689 r  stack_file/data_out[11]_i_6/O
                         net (fo=5, routed)           0.895     4.585    r_reg/w_test_passed
    SLICE_X43Y35         LUT6 (Prop_lut6_I1_O)        0.332     4.917 r  r_reg/Y_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.000     4.917    r_reg/Y_OBUF[3]_inst_i_7_n_0
    SLICE_X43Y35         MUXF7 (Prop_muxf7_I1_O)      0.217     5.134 r  r_reg/Y_OBUF[3]_inst_i_3/O
                         net (fo=4, routed)           0.808     5.941    r_reg/sel0[1]
    SLICE_X41Y34         LUT6 (Prop_lut6_I2_O)        0.299     6.240 r  r_reg/Y_OBUF[2]_inst_i_2/O
                         net (fo=3, routed)           0.275     6.515    r_reg/Y_OBUF[2]_inst_i_2_n_0
    SLICE_X41Y34         LUT5 (Prop_lut5_I0_O)        0.124     6.639 r  r_reg/Y_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.109     8.748    Y_OBUF[2]
    R19                  OBUF (Prop_obuf_I_O)         3.552    12.300 r  Y_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.300    Y[2]
    R19                                                               r  Y[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I[3]
                            (input port)
  Destination:            MAP
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.785ns  (logic 5.371ns (54.886%)  route 4.415ns (45.114%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  I[3] (IN)
                         net (fo=0)                   0.000     0.000    I[3]
    N16                  IBUF (Prop_ibuf_I_O)         1.474     1.474 r  I_IBUF[3]_inst/O
                         net (fo=18, routed)          2.737     4.211    I_IBUF[3]
    SLICE_X43Y19         LUT4 (Prop_lut4_I2_O)        0.150     4.361 r  MAP_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.678     6.039    MAP_OBUF
    V20                  OBUF (Prop_obuf_I_O)         3.747     9.785 r  MAP_OBUF_inst/O
                         net (fo=0)                   0.000     9.785    MAP
    V20                                                               r  MAP (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I[0]
                            (input port)
  Destination:            PL
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.705ns  (logic 5.373ns (55.370%)  route 4.331ns (44.630%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 f  I[0] (IN)
                         net (fo=0)                   0.000     0.000    I[0]
    R17                  IBUF (Prop_ibuf_I_O)         1.447     1.447 f  I_IBUF[0]_inst/O
                         net (fo=20, routed)          2.413     3.860    I_IBUF[0]
    SLICE_X40Y35         LUT3 (Prop_lut3_I2_O)        0.150     4.010 r  PL_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.918     5.928    PL_OBUF
    U13                  OBUF (Prop_obuf_I_O)         3.776     9.705 r  PL_OBUF_inst/O
                         net (fo=0)                   0.000     9.705    PL
    U13                                                               r  PL (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I[3]
                            (input port)
  Destination:            VECT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.690ns  (logic 5.145ns (53.094%)  route 4.545ns (46.906%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  I[3] (IN)
                         net (fo=0)                   0.000     0.000    I[3]
    N16                  IBUF (Prop_ibuf_I_O)         1.474     1.474 r  I_IBUF[3]_inst/O
                         net (fo=18, routed)          2.737     4.211    I_IBUF[3]
    SLICE_X43Y19         LUT4 (Prop_lut4_I2_O)        0.124     4.335 r  VECT_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.809     6.144    VECT_OBUF
    W20                  OBUF (Prop_obuf_I_O)         3.547     9.690 r  VECT_OBUF_inst/O
                         net (fo=0)                   0.000     9.690    VECT
    W20                                                               r  VECT (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 I[1]
                            (input port)
  Destination:            MAP
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.268ns  (logic 1.602ns (70.627%)  route 0.666ns (29.373%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U20                                               0.000     0.000 f  I[1] (IN)
                         net (fo=0)                   0.000     0.000    I[1]
    U20                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  I_IBUF[1]_inst/O
                         net (fo=19, routed)          0.338     0.585    I_IBUF[1]
    SLICE_X43Y19         LUT4 (Prop_lut4_I0_O)        0.048     0.633 r  MAP_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.328     0.961    MAP_OBUF
    V20                  OBUF (Prop_obuf_I_O)         1.307     2.268 r  MAP_OBUF_inst/O
                         net (fo=0)                   0.000     2.268    MAP
    V20                                                               r  MAP (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I[1]
                            (input port)
  Destination:            VECT
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.269ns  (logic 1.539ns (67.828%)  route 0.730ns (32.172%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U20                                               0.000     0.000 f  I[1] (IN)
                         net (fo=0)                   0.000     0.000    I[1]
    U20                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  I_IBUF[1]_inst/O
                         net (fo=19, routed)          0.338     0.585    I_IBUF[1]
    SLICE_X43Y19         LUT4 (Prop_lut4_I0_O)        0.045     0.630 r  VECT_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.392     1.021    VECT_OBUF
    W20                  OBUF (Prop_obuf_I_O)         1.247     2.269 r  VECT_OBUF_inst/O
                         net (fo=0)                   0.000     2.269    VECT
    W20                                                               r  VECT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I[2]
                            (input port)
  Destination:            Y[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.634ns  (logic 1.502ns (57.022%)  route 1.132ns (42.978%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  I[2] (IN)
                         net (fo=0)                   0.000     0.000    I[2]
    R16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  I_IBUF[2]_inst/O
                         net (fo=19, routed)          0.669     0.888    r_reg/I_IBUF[2]
    SLICE_X40Y30         LUT5 (Prop_lut5_I4_O)        0.045     0.933 r  r_reg/Y_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.463     1.396    Y_OBUF[3]
    T20                  OBUF (Prop_obuf_I_O)         1.238     2.634 r  Y_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.634    Y[3]
    T20                                                               r  Y[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I[1]
                            (input port)
  Destination:            Y[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.856ns  (logic 1.544ns (54.067%)  route 1.312ns (45.933%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U20                                               0.000     0.000 r  I[1] (IN)
                         net (fo=0)                   0.000     0.000    I[1]
    U20                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  I_IBUF[1]_inst/O
                         net (fo=19, routed)          0.786     1.032    r_reg/I_IBUF[1]
    SLICE_X41Y34         LUT5 (Prop_lut5_I3_O)        0.045     1.077 r  r_reg/Y_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.526     1.604    Y_OBUF[2]
    R19                  OBUF (Prop_obuf_I_O)         1.253     2.856 r  Y_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.856    Y[2]
    R19                                                               r  Y[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I[3]
                            (input port)
  Destination:            Y[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.881ns  (logic 1.602ns (55.601%)  route 1.279ns (44.399%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  I[3] (IN)
                         net (fo=0)                   0.000     0.000    I[3]
    N16                  IBUF (Prop_ibuf_I_O)         0.242     0.242 r  I_IBUF[3]_inst/O
                         net (fo=18, routed)          0.747     0.989    r_reg/I_IBUF[3]
    SLICE_X40Y34         LUT5 (Prop_lut5_I1_O)        0.048     1.037 r  r_reg/Y_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.532     1.569    Y_OBUF[0]
    N20                  OBUF (Prop_obuf_I_O)         1.312     2.881 r  Y_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.881    Y[0]
    N20                                                               r  Y[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D[1]
                            (input port)
  Destination:            Y[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.937ns  (logic 1.624ns (55.313%)  route 1.312ns (44.687%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  D[1] (IN)
                         net (fo=0)                   0.000     0.000    D[1]
    P14                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  D_IBUF[1]_inst/O
                         net (fo=2, routed)           0.472     0.757    r_reg/D_IBUF[1]
    SLICE_X40Y34         LUT6 (Prop_lut6_I1_O)        0.045     0.802 r  r_reg/Y_OBUF[1]_inst_i_2/O
                         net (fo=4, routed)           0.286     1.087    r_reg/Y_OBUF[1]_inst_i_2_n_0
    SLICE_X40Y35         LUT5 (Prop_lut5_I0_O)        0.045     1.132 r  r_reg/Y_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.555     1.687    Y_OBUF[1]
    P20                  OBUF (Prop_obuf_I_O)         1.250     2.937 r  Y_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.937    Y[1]
    P20                                                               r  Y[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I[1]
                            (input port)
  Destination:            PL
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.978ns  (logic 1.629ns (54.722%)  route 1.348ns (45.278%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U20                                               0.000     0.000 r  I[1] (IN)
                         net (fo=0)                   0.000     0.000    I[1]
    U20                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  I_IBUF[1]_inst/O
                         net (fo=19, routed)          0.898     1.145    I_IBUF[1]
    SLICE_X40Y35         LUT3 (Prop_lut3_I0_O)        0.046     1.191 r  PL_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.450     1.641    PL_OBUF
    U13                  OBUF (Prop_obuf_I_O)         1.337     2.978 r  PL_OBUF_inst/O
                         net (fo=0)                   0.000     2.978    PL
    U13                                                               r  PL (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 r_reg/data_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Y[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.390ns  (logic 4.881ns (46.982%)  route 5.508ns (53.018%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CP (IN)
                         net (fo=0)                   0.000     0.000    CP
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CP_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CP_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CP_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.752     5.386    r_reg/CLK
    SLICE_X41Y36         FDCE                                         r  r_reg/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDCE (Prop_fdce_C_Q)         0.456     5.842 r  r_reg/data_out_reg[1]/Q
                         net (fo=4, routed)           0.937     6.779    r_reg/data_out_reg_n_0_[1]
    SLICE_X43Y34         LUT6 (Prop_lut6_I2_O)        0.124     6.903 r  r_reg/data_out[11]_i_9/O
                         net (fo=3, routed)           0.821     7.724    r_reg/data_out[11]_i_9_n_0
    SLICE_X43Y35         LUT6 (Prop_lut6_I4_O)        0.124     7.848 r  r_reg/Y_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.000     7.848    r_reg/Y_OBUF[3]_inst_i_7_n_0
    SLICE_X43Y35         MUXF7 (Prop_muxf7_I1_O)      0.217     8.065 r  r_reg/Y_OBUF[3]_inst_i_3/O
                         net (fo=4, routed)           0.843     8.908    r_reg/sel0[1]
    SLICE_X40Y34         LUT6 (Prop_lut6_I2_O)        0.299     9.207 r  r_reg/Y_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.968    10.175    r_reg/Y_OBUF[3]_inst_i_2_n_0
    SLICE_X40Y30         LUT5 (Prop_lut5_I0_O)        0.124    10.299 r  r_reg/Y_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.940    12.239    Y_OBUF[3]
    T20                  OBUF (Prop_obuf_I_O)         3.537    15.776 r  Y_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.776    Y[3]
    T20                                                               r  Y[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_reg/data_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Y[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.292ns  (logic 4.893ns (47.539%)  route 5.399ns (52.461%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CP (IN)
                         net (fo=0)                   0.000     0.000    CP
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CP_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CP_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CP_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.752     5.386    r_reg/CLK
    SLICE_X41Y36         FDCE                                         r  r_reg/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDCE (Prop_fdce_C_Q)         0.456     5.842 r  r_reg/data_out_reg[1]/Q
                         net (fo=4, routed)           0.937     6.779    r_reg/data_out_reg_n_0_[1]
    SLICE_X43Y34         LUT6 (Prop_lut6_I2_O)        0.124     6.903 r  r_reg/data_out[11]_i_9/O
                         net (fo=3, routed)           0.821     7.724    r_reg/data_out[11]_i_9_n_0
    SLICE_X43Y35         LUT6 (Prop_lut6_I4_O)        0.124     7.848 r  r_reg/Y_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.000     7.848    r_reg/Y_OBUF[3]_inst_i_7_n_0
    SLICE_X43Y35         MUXF7 (Prop_muxf7_I1_O)      0.217     8.065 r  r_reg/Y_OBUF[3]_inst_i_3/O
                         net (fo=4, routed)           0.687     8.752    r_reg/sel0[1]
    SLICE_X40Y34         LUT6 (Prop_lut6_I2_O)        0.299     9.051 r  r_reg/Y_OBUF[1]_inst_i_2/O
                         net (fo=4, routed)           0.809     9.860    r_reg/Y_OBUF[1]_inst_i_2_n_0
    SLICE_X40Y35         LUT5 (Prop_lut5_I0_O)        0.124     9.984 r  r_reg/Y_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.146    12.130    Y_OBUF[1]
    P20                  OBUF (Prop_obuf_I_O)         3.549    15.679 r  Y_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.679    Y[1]
    P20                                                               r  Y[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_reg/data_out_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Y[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.218ns  (logic 5.259ns (51.464%)  route 4.960ns (48.536%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CP (IN)
                         net (fo=0)                   0.000     0.000    CP
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CP_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CP_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CP_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.752     5.386    r_reg/CLK
    SLICE_X43Y35         FDCE                                         r  r_reg/data_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y35         FDCE (Prop_fdce_C_Q)         0.419     5.805 r  r_reg/data_out_reg[6]/Q
                         net (fo=3, routed)           1.081     6.886    r_reg/data_out_reg_n_0_[6]
    SLICE_X43Y36         LUT6 (Prop_lut6_I3_O)        0.297     7.183 f  r_reg/data_out[11]_i_8/O
                         net (fo=3, routed)           0.323     7.506    r_reg/data_out[11]_i_8_n_0
    SLICE_X41Y35         LUT6 (Prop_lut6_I5_O)        0.124     7.630 r  r_reg/Y_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.000     7.630    r_reg/Y_OBUF[3]_inst_i_10_n_0
    SLICE_X41Y35         MUXF7 (Prop_muxf7_I1_O)      0.217     7.847 r  r_reg/Y_OBUF[3]_inst_i_5/O
                         net (fo=4, routed)           0.641     8.489    r_reg/sel0[0]
    SLICE_X40Y35         LUT6 (Prop_lut6_I4_O)        0.299     8.788 r  r_reg/Y_OBUF[0]_inst_i_2/O
                         net (fo=5, routed)           0.817     9.605    r_reg/Y_OBUF[0]_inst_i_2_n_0
    SLICE_X40Y34         LUT5 (Prop_lut5_I0_O)        0.152     9.757 r  r_reg/Y_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.097    11.854    Y_OBUF[0]
    N20                  OBUF (Prop_obuf_I_O)         3.751    15.605 r  Y_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.605    Y[0]
    N20                                                               r  Y[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_reg/data_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Y[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.846ns  (logic 4.896ns (49.729%)  route 4.950ns (50.271%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CP (IN)
                         net (fo=0)                   0.000     0.000    CP
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CP_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CP_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CP_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.752     5.386    r_reg/CLK
    SLICE_X41Y36         FDCE                                         r  r_reg/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDCE (Prop_fdce_C_Q)         0.456     5.842 r  r_reg/data_out_reg[1]/Q
                         net (fo=4, routed)           0.937     6.779    r_reg/data_out_reg_n_0_[1]
    SLICE_X43Y34         LUT6 (Prop_lut6_I2_O)        0.124     6.903 r  r_reg/data_out[11]_i_9/O
                         net (fo=3, routed)           0.821     7.724    r_reg/data_out[11]_i_9_n_0
    SLICE_X43Y35         LUT6 (Prop_lut6_I4_O)        0.124     7.848 r  r_reg/Y_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.000     7.848    r_reg/Y_OBUF[3]_inst_i_7_n_0
    SLICE_X43Y35         MUXF7 (Prop_muxf7_I1_O)      0.217     8.065 r  r_reg/Y_OBUF[3]_inst_i_3/O
                         net (fo=4, routed)           0.808     8.873    r_reg/sel0[1]
    SLICE_X41Y34         LUT6 (Prop_lut6_I2_O)        0.299     9.172 r  r_reg/Y_OBUF[2]_inst_i_2/O
                         net (fo=3, routed)           0.275     9.446    r_reg/Y_OBUF[2]_inst_i_2_n_0
    SLICE_X41Y34         LUT5 (Prop_lut5_I0_O)        0.124     9.570 r  r_reg/Y_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.109    11.680    Y_OBUF[2]
    R19                  OBUF (Prop_obuf_I_O)         3.552    15.232 r  Y_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.232    Y[2]
    R19                                                               r  Y[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stack_file/stack_pointer_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FULL
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.333ns  (logic 4.336ns (52.027%)  route 3.998ns (47.973%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CP (IN)
                         net (fo=0)                   0.000     0.000    CP
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CP_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CP_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CP_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.752     5.386    stack_file/CLK
    SLICE_X40Y36         FDCE                                         r  stack_file/stack_pointer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDCE (Prop_fdce_C_Q)         0.456     5.842 f  stack_file/stack_pointer_reg[2]/Q
                         net (fo=18, routed)          0.894     6.736    stack_file/stack_pointer[2]
    SLICE_X41Y36         LUT3 (Prop_lut3_I2_O)        0.152     6.888 r  stack_file/FULL_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.103     9.992    FULL_OBUF
    T19                  OBUF (Prop_obuf_I_O)         3.728    13.720 r  FULL_OBUF_inst/O
                         net (fo=0)                   0.000    13.720    FULL
    T19                                                               r  FULL (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 upc_reg/pc_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Y[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.248ns  (logic 1.484ns (66.004%)  route 0.764ns (33.996%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CP (IN)
                         net (fo=0)                   0.000     0.000    CP
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CP_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CP_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CP_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.590     1.468    upc_reg/CLK
    SLICE_X40Y34         FDCE                                         r  upc_reg/pc_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  upc_reg/pc_out_reg[2]/Q
                         net (fo=1, routed)           0.145     1.754    r_reg/Q[2]
    SLICE_X41Y34         LUT6 (Prop_lut6_I5_O)        0.045     1.799 r  r_reg/Y_OBUF[2]_inst_i_2/O
                         net (fo=3, routed)           0.093     1.892    r_reg/Y_OBUF[2]_inst_i_2_n_0
    SLICE_X41Y34         LUT5 (Prop_lut5_I0_O)        0.045     1.937 r  r_reg/Y_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.526     2.463    Y_OBUF[2]
    R19                  OBUF (Prop_obuf_I_O)         1.253     3.716 r  Y_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.716    Y[2]
    R19                                                               r  Y[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 upc_reg/pc_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Y[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.452ns  (logic 1.469ns (59.905%)  route 0.983ns (40.095%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CP (IN)
                         net (fo=0)                   0.000     0.000    CP
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CP_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CP_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CP_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.590     1.468    upc_reg/CLK
    SLICE_X40Y34         FDCE                                         r  upc_reg/pc_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  upc_reg/pc_out_reg[3]/Q
                         net (fo=1, routed)           0.161     1.770    r_reg/Q[3]
    SLICE_X40Y34         LUT6 (Prop_lut6_I5_O)        0.045     1.815 r  r_reg/Y_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.360     2.174    r_reg/Y_OBUF[3]_inst_i_2_n_0
    SLICE_X40Y30         LUT5 (Prop_lut5_I0_O)        0.045     2.219 r  r_reg/Y_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.463     2.682    Y_OBUF[3]
    T20                  OBUF (Prop_obuf_I_O)         1.238     3.920 r  Y_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.920    Y[3]
    T20                                                               r  Y[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 upc_reg/pc_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Y[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.609ns  (logic 1.481ns (56.750%)  route 1.128ns (43.250%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CP (IN)
                         net (fo=0)                   0.000     0.000    CP
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CP_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CP_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CP_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.590     1.468    upc_reg/CLK
    SLICE_X40Y34         FDCE                                         r  upc_reg/pc_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  upc_reg/pc_out_reg[1]/Q
                         net (fo=1, routed)           0.288     1.897    r_reg/Q[1]
    SLICE_X40Y34         LUT6 (Prop_lut6_I5_O)        0.045     1.942 r  r_reg/Y_OBUF[1]_inst_i_2/O
                         net (fo=4, routed)           0.286     2.228    r_reg/Y_OBUF[1]_inst_i_2_n_0
    SLICE_X40Y35         LUT5 (Prop_lut5_I0_O)        0.045     2.273 r  r_reg/Y_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.555     2.827    Y_OBUF[1]
    P20                  OBUF (Prop_obuf_I_O)         1.250     4.077 r  Y_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.077    Y[1]
    P20                                                               r  Y[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 upc_reg/pc_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Y[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.610ns  (logic 1.542ns (59.051%)  route 1.069ns (40.949%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CP (IN)
                         net (fo=0)                   0.000     0.000    CP
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CP_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CP_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CP_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.590     1.468    upc_reg/CLK
    SLICE_X40Y34         FDCE                                         r  upc_reg/pc_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  upc_reg/pc_out_reg[0]/Q
                         net (fo=1, routed)           0.244     1.853    r_reg/Q[0]
    SLICE_X40Y35         LUT6 (Prop_lut6_I5_O)        0.045     1.898 r  r_reg/Y_OBUF[0]_inst_i_2/O
                         net (fo=5, routed)           0.293     2.191    r_reg/Y_OBUF[0]_inst_i_2_n_0
    SLICE_X40Y34         LUT5 (Prop_lut5_I0_O)        0.044     2.235 r  r_reg/Y_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.532     2.767    Y_OBUF[0]
    N20                  OBUF (Prop_obuf_I_O)         1.312     4.078 r  Y_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.078    Y[0]
    N20                                                               r  Y[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stack_file/stack_pointer_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FULL
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.643ns  (logic 1.474ns (55.747%)  route 1.170ns (44.253%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CP (IN)
                         net (fo=0)                   0.000     0.000    CP
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CP_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CP_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CP_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.590     1.468    stack_file/CLK
    SLICE_X40Y36         FDCE                                         r  stack_file/stack_pointer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  stack_file/stack_pointer_reg[1]/Q
                         net (fo=18, routed)          0.184     1.793    stack_file/stack_pointer[1]
    SLICE_X41Y36         LUT3 (Prop_lut3_I0_O)        0.045     1.838 r  stack_file/FULL_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.985     2.824    FULL_OBUF
    T19                  OBUF (Prop_obuf_I_O)         1.288     4.111 r  FULL_OBUF_inst/O
                         net (fo=0)                   0.000     4.111    FULL
    T19                                                               r  FULL (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            90 Endpoints
Min Delay            90 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CCEN
                            (input port)
  Destination:            stack_file/stack_mem_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.885ns  (logic 2.542ns (32.234%)  route 5.344ns (67.766%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        4.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  CCEN (IN)
                         net (fo=0)                   0.000     0.000    CCEN
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CCEN_IBUF_inst/O
                         net (fo=4, routed)           2.120     3.570    stack_file/CCEN_IBUF
    SLICE_X41Y35         LUT2 (Prop_lut2_I1_O)        0.119     3.689 r  stack_file/data_out[11]_i_6/O
                         net (fo=5, routed)           0.895     4.585    r_reg/w_test_passed
    SLICE_X43Y35         LUT6 (Prop_lut6_I1_O)        0.332     4.917 r  r_reg/Y_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.000     4.917    r_reg/Y_OBUF[3]_inst_i_7_n_0
    SLICE_X43Y35         MUXF7 (Prop_muxf7_I1_O)      0.217     5.134 r  r_reg/Y_OBUF[3]_inst_i_3/O
                         net (fo=4, routed)           0.843     5.977    r_reg/sel0[1]
    SLICE_X40Y34         LUT6 (Prop_lut6_I2_O)        0.299     6.276 r  r_reg/Y_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.679     6.955    r_reg/Y_OBUF[3]_inst_i_2_n_0
    SLICE_X40Y34         LUT5 (Prop_lut5_I4_O)        0.124     7.079 r  r_reg/pc_out[3]_i_1/O
                         net (fo=6, routed)           0.807     7.885    stack_file/D[3]
    SLICE_X37Y35         FDRE                                         r  stack_file/stack_mem_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CP (IN)
                         net (fo=0)                   0.000     0.000    CP
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CP_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    CP_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  CP_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.573     4.931    stack_file/CLK
    SLICE_X37Y35         FDRE                                         r  stack_file/stack_mem_reg[0][3]/C

Slack:                    inf
  Source:                 CCEN
                            (input port)
  Destination:            stack_file/stack_mem_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.752ns  (logic 2.542ns (32.786%)  route 5.211ns (67.214%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        4.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  CCEN (IN)
                         net (fo=0)                   0.000     0.000    CCEN
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CCEN_IBUF_inst/O
                         net (fo=4, routed)           2.120     3.570    stack_file/CCEN_IBUF
    SLICE_X41Y35         LUT2 (Prop_lut2_I1_O)        0.119     3.689 r  stack_file/data_out[11]_i_6/O
                         net (fo=5, routed)           0.895     4.585    r_reg/w_test_passed
    SLICE_X43Y35         LUT6 (Prop_lut6_I1_O)        0.332     4.917 r  r_reg/Y_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.000     4.917    r_reg/Y_OBUF[3]_inst_i_7_n_0
    SLICE_X43Y35         MUXF7 (Prop_muxf7_I1_O)      0.217     5.134 r  r_reg/Y_OBUF[3]_inst_i_3/O
                         net (fo=4, routed)           0.843     5.977    r_reg/sel0[1]
    SLICE_X40Y34         LUT6 (Prop_lut6_I2_O)        0.299     6.276 r  r_reg/Y_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.679     6.955    r_reg/Y_OBUF[3]_inst_i_2_n_0
    SLICE_X40Y34         LUT5 (Prop_lut5_I4_O)        0.124     7.079 r  r_reg/pc_out[3]_i_1/O
                         net (fo=6, routed)           0.674     7.752    stack_file/D[3]
    SLICE_X38Y35         FDRE                                         r  stack_file/stack_mem_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CP (IN)
                         net (fo=0)                   0.000     0.000    CP
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CP_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    CP_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  CP_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.573     4.931    stack_file/CLK
    SLICE_X38Y35         FDRE                                         r  stack_file/stack_mem_reg[1][3]/C

Slack:                    inf
  Source:                 CCEN
                            (input port)
  Destination:            stack_file/stack_mem_reg[3][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.640ns  (logic 2.542ns (33.270%)  route 5.098ns (66.730%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        4.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  CCEN (IN)
                         net (fo=0)                   0.000     0.000    CCEN
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CCEN_IBUF_inst/O
                         net (fo=4, routed)           2.120     3.570    stack_file/CCEN_IBUF
    SLICE_X41Y35         LUT2 (Prop_lut2_I1_O)        0.119     3.689 r  stack_file/data_out[11]_i_6/O
                         net (fo=5, routed)           0.895     4.585    r_reg/w_test_passed
    SLICE_X43Y35         LUT6 (Prop_lut6_I1_O)        0.332     4.917 r  r_reg/Y_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.000     4.917    r_reg/Y_OBUF[3]_inst_i_7_n_0
    SLICE_X43Y35         MUXF7 (Prop_muxf7_I1_O)      0.217     5.134 r  r_reg/Y_OBUF[3]_inst_i_3/O
                         net (fo=4, routed)           0.843     5.977    r_reg/sel0[1]
    SLICE_X40Y34         LUT6 (Prop_lut6_I2_O)        0.299     6.276 r  r_reg/Y_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.679     6.955    r_reg/Y_OBUF[3]_inst_i_2_n_0
    SLICE_X40Y34         LUT5 (Prop_lut5_I4_O)        0.124     7.079 r  r_reg/pc_out[3]_i_1/O
                         net (fo=6, routed)           0.561     7.640    stack_file/D[3]
    SLICE_X38Y34         FDRE                                         r  stack_file/stack_mem_reg[3][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CP (IN)
                         net (fo=0)                   0.000     0.000    CP
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CP_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    CP_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  CP_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.572     4.930    stack_file/CLK
    SLICE_X38Y34         FDRE                                         r  stack_file/stack_mem_reg[3][3]/C

Slack:                    inf
  Source:                 CCEN
                            (input port)
  Destination:            stack_file/stack_mem_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.608ns  (logic 2.570ns (33.776%)  route 5.038ns (66.224%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        4.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  CCEN (IN)
                         net (fo=0)                   0.000     0.000    CCEN
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CCEN_IBUF_inst/O
                         net (fo=4, routed)           2.120     3.570    stack_file/CCEN_IBUF
    SLICE_X41Y35         LUT2 (Prop_lut2_I1_O)        0.119     3.689 r  stack_file/data_out[11]_i_6/O
                         net (fo=5, routed)           0.895     4.585    r_reg/w_test_passed
    SLICE_X43Y35         LUT6 (Prop_lut6_I1_O)        0.332     4.917 r  r_reg/Y_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.000     4.917    r_reg/Y_OBUF[3]_inst_i_7_n_0
    SLICE_X43Y35         MUXF7 (Prop_muxf7_I1_O)      0.217     5.134 r  r_reg/Y_OBUF[3]_inst_i_3/O
                         net (fo=4, routed)           0.808     5.941    r_reg/sel0[1]
    SLICE_X41Y34         LUT6 (Prop_lut6_I2_O)        0.299     6.240 r  r_reg/Y_OBUF[2]_inst_i_2/O
                         net (fo=3, routed)           0.508     6.748    r_reg/Y_OBUF[2]_inst_i_2_n_0
    SLICE_X40Y34         LUT4 (Prop_lut4_I3_O)        0.152     6.900 r  r_reg/pc_out[2]_i_1/O
                         net (fo=6, routed)           0.708     7.608    stack_file/D[2]
    SLICE_X37Y35         FDRE                                         r  stack_file/stack_mem_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CP (IN)
                         net (fo=0)                   0.000     0.000    CP
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CP_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    CP_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  CP_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.573     4.931    stack_file/CLK
    SLICE_X37Y35         FDRE                                         r  stack_file/stack_mem_reg[0][2]/C

Slack:                    inf
  Source:                 CCEN
                            (input port)
  Destination:            stack_file/stack_mem_reg[4][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.604ns  (logic 2.542ns (33.427%)  route 5.062ns (66.573%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        4.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  CCEN (IN)
                         net (fo=0)                   0.000     0.000    CCEN
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CCEN_IBUF_inst/O
                         net (fo=4, routed)           2.120     3.570    stack_file/CCEN_IBUF
    SLICE_X41Y35         LUT2 (Prop_lut2_I1_O)        0.119     3.689 r  stack_file/data_out[11]_i_6/O
                         net (fo=5, routed)           0.895     4.585    r_reg/w_test_passed
    SLICE_X43Y35         LUT6 (Prop_lut6_I1_O)        0.332     4.917 r  r_reg/Y_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.000     4.917    r_reg/Y_OBUF[3]_inst_i_7_n_0
    SLICE_X43Y35         MUXF7 (Prop_muxf7_I1_O)      0.217     5.134 r  r_reg/Y_OBUF[3]_inst_i_3/O
                         net (fo=4, routed)           0.843     5.977    r_reg/sel0[1]
    SLICE_X40Y34         LUT6 (Prop_lut6_I2_O)        0.299     6.276 r  r_reg/Y_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.679     6.955    r_reg/Y_OBUF[3]_inst_i_2_n_0
    SLICE_X40Y34         LUT5 (Prop_lut5_I4_O)        0.124     7.079 r  r_reg/pc_out[3]_i_1/O
                         net (fo=6, routed)           0.525     7.604    stack_file/D[3]
    SLICE_X39Y35         FDRE                                         r  stack_file/stack_mem_reg[4][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CP (IN)
                         net (fo=0)                   0.000     0.000    CP
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CP_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    CP_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  CP_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.573     4.931    stack_file/CLK
    SLICE_X39Y35         FDRE                                         r  stack_file/stack_mem_reg[4][3]/C

Slack:                    inf
  Source:                 CCEN
                            (input port)
  Destination:            stack_file/stack_mem_reg[2][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.585ns  (logic 2.542ns (33.511%)  route 5.043ns (66.489%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        4.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  CCEN (IN)
                         net (fo=0)                   0.000     0.000    CCEN
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CCEN_IBUF_inst/O
                         net (fo=4, routed)           2.120     3.570    stack_file/CCEN_IBUF
    SLICE_X41Y35         LUT2 (Prop_lut2_I1_O)        0.119     3.689 r  stack_file/data_out[11]_i_6/O
                         net (fo=5, routed)           0.895     4.585    r_reg/w_test_passed
    SLICE_X43Y35         LUT6 (Prop_lut6_I1_O)        0.332     4.917 r  r_reg/Y_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.000     4.917    r_reg/Y_OBUF[3]_inst_i_7_n_0
    SLICE_X43Y35         MUXF7 (Prop_muxf7_I1_O)      0.217     5.134 r  r_reg/Y_OBUF[3]_inst_i_3/O
                         net (fo=4, routed)           0.843     5.977    r_reg/sel0[1]
    SLICE_X40Y34         LUT6 (Prop_lut6_I2_O)        0.299     6.276 r  r_reg/Y_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.679     6.955    r_reg/Y_OBUF[3]_inst_i_2_n_0
    SLICE_X40Y34         LUT5 (Prop_lut5_I4_O)        0.124     7.079 r  r_reg/pc_out[3]_i_1/O
                         net (fo=6, routed)           0.506     7.585    stack_file/D[3]
    SLICE_X40Y35         FDRE                                         r  stack_file/stack_mem_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CP (IN)
                         net (fo=0)                   0.000     0.000    CP
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CP_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    CP_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  CP_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.574     4.932    stack_file/CLK
    SLICE_X40Y35         FDRE                                         r  stack_file/stack_mem_reg[2][3]/C

Slack:                    inf
  Source:                 CCEN
                            (input port)
  Destination:            stack_file/stack_mem_reg[3][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.515ns  (logic 2.542ns (33.822%)  route 4.973ns (66.178%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        4.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  CCEN (IN)
                         net (fo=0)                   0.000     0.000    CCEN
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CCEN_IBUF_inst/O
                         net (fo=4, routed)           2.120     3.570    stack_file/CCEN_IBUF
    SLICE_X41Y35         LUT2 (Prop_lut2_I1_O)        0.119     3.689 r  stack_file/data_out[11]_i_6/O
                         net (fo=5, routed)           0.895     4.585    r_reg/w_test_passed
    SLICE_X43Y35         LUT6 (Prop_lut6_I1_O)        0.332     4.917 r  r_reg/Y_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.000     4.917    r_reg/Y_OBUF[3]_inst_i_7_n_0
    SLICE_X43Y35         MUXF7 (Prop_muxf7_I1_O)      0.217     5.134 r  r_reg/Y_OBUF[3]_inst_i_3/O
                         net (fo=4, routed)           0.687     5.820    r_reg/sel0[1]
    SLICE_X40Y34         LUT6 (Prop_lut6_I2_O)        0.299     6.119 r  r_reg/Y_OBUF[1]_inst_i_2/O
                         net (fo=4, routed)           0.591     6.711    r_reg/Y_OBUF[1]_inst_i_2_n_0
    SLICE_X40Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.835 r  r_reg/pc_out[1]_i_1/O
                         net (fo=6, routed)           0.680     7.515    stack_file/D[1]
    SLICE_X38Y34         FDRE                                         r  stack_file/stack_mem_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CP (IN)
                         net (fo=0)                   0.000     0.000    CP
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CP_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    CP_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  CP_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.572     4.930    stack_file/CLK
    SLICE_X38Y34         FDRE                                         r  stack_file/stack_mem_reg[3][1]/C

Slack:                    inf
  Source:                 CCEN
                            (input port)
  Destination:            upc_reg/pc_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.484ns  (logic 2.542ns (33.960%)  route 4.943ns (66.040%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        4.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  CCEN (IN)
                         net (fo=0)                   0.000     0.000    CCEN
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CCEN_IBUF_inst/O
                         net (fo=4, routed)           2.120     3.570    stack_file/CCEN_IBUF
    SLICE_X41Y35         LUT2 (Prop_lut2_I1_O)        0.119     3.689 r  stack_file/data_out[11]_i_6/O
                         net (fo=5, routed)           0.895     4.585    r_reg/w_test_passed
    SLICE_X43Y35         LUT6 (Prop_lut6_I1_O)        0.332     4.917 r  r_reg/Y_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.000     4.917    r_reg/Y_OBUF[3]_inst_i_7_n_0
    SLICE_X43Y35         MUXF7 (Prop_muxf7_I1_O)      0.217     5.134 r  r_reg/Y_OBUF[3]_inst_i_3/O
                         net (fo=4, routed)           0.843     5.977    r_reg/sel0[1]
    SLICE_X40Y34         LUT6 (Prop_lut6_I2_O)        0.299     6.276 r  r_reg/Y_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.679     6.955    r_reg/Y_OBUF[3]_inst_i_2_n_0
    SLICE_X40Y34         LUT5 (Prop_lut5_I4_O)        0.124     7.079 r  r_reg/pc_out[3]_i_1/O
                         net (fo=6, routed)           0.406     7.484    upc_reg/D[3]
    SLICE_X40Y34         FDCE                                         r  upc_reg/pc_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CP (IN)
                         net (fo=0)                   0.000     0.000    CP
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CP_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    CP_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  CP_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.573     4.931    upc_reg/CLK
    SLICE_X40Y34         FDCE                                         r  upc_reg/pc_out_reg[3]/C

Slack:                    inf
  Source:                 CCEN
                            (input port)
  Destination:            stack_file/stack_mem_reg[2][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.474ns  (logic 2.570ns (34.380%)  route 4.905ns (65.620%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        4.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  CCEN (IN)
                         net (fo=0)                   0.000     0.000    CCEN
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CCEN_IBUF_inst/O
                         net (fo=4, routed)           2.120     3.570    stack_file/CCEN_IBUF
    SLICE_X41Y35         LUT2 (Prop_lut2_I1_O)        0.119     3.689 r  stack_file/data_out[11]_i_6/O
                         net (fo=5, routed)           0.895     4.585    r_reg/w_test_passed
    SLICE_X43Y35         LUT6 (Prop_lut6_I1_O)        0.332     4.917 r  r_reg/Y_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.000     4.917    r_reg/Y_OBUF[3]_inst_i_7_n_0
    SLICE_X43Y35         MUXF7 (Prop_muxf7_I1_O)      0.217     5.134 r  r_reg/Y_OBUF[3]_inst_i_3/O
                         net (fo=4, routed)           0.808     5.941    r_reg/sel0[1]
    SLICE_X41Y34         LUT6 (Prop_lut6_I2_O)        0.299     6.240 r  r_reg/Y_OBUF[2]_inst_i_2/O
                         net (fo=3, routed)           0.508     6.748    r_reg/Y_OBUF[2]_inst_i_2_n_0
    SLICE_X40Y34         LUT4 (Prop_lut4_I3_O)        0.152     6.900 r  r_reg/pc_out[2]_i_1/O
                         net (fo=6, routed)           0.575     7.474    stack_file/D[2]
    SLICE_X40Y35         FDRE                                         r  stack_file/stack_mem_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CP (IN)
                         net (fo=0)                   0.000     0.000    CP
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CP_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    CP_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  CP_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.574     4.932    stack_file/CLK
    SLICE_X40Y35         FDRE                                         r  stack_file/stack_mem_reg[2][2]/C

Slack:                    inf
  Source:                 CCEN
                            (input port)
  Destination:            stack_file/stack_mem_reg[4][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.444ns  (logic 2.570ns (34.521%)  route 4.874ns (65.479%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        4.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  CCEN (IN)
                         net (fo=0)                   0.000     0.000    CCEN
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CCEN_IBUF_inst/O
                         net (fo=4, routed)           2.120     3.570    stack_file/CCEN_IBUF
    SLICE_X41Y35         LUT2 (Prop_lut2_I1_O)        0.119     3.689 r  stack_file/data_out[11]_i_6/O
                         net (fo=5, routed)           0.895     4.585    r_reg/w_test_passed
    SLICE_X43Y35         LUT6 (Prop_lut6_I1_O)        0.332     4.917 r  r_reg/Y_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.000     4.917    r_reg/Y_OBUF[3]_inst_i_7_n_0
    SLICE_X43Y35         MUXF7 (Prop_muxf7_I1_O)      0.217     5.134 r  r_reg/Y_OBUF[3]_inst_i_3/O
                         net (fo=4, routed)           0.808     5.941    r_reg/sel0[1]
    SLICE_X41Y34         LUT6 (Prop_lut6_I2_O)        0.299     6.240 r  r_reg/Y_OBUF[2]_inst_i_2/O
                         net (fo=3, routed)           0.508     6.748    r_reg/Y_OBUF[2]_inst_i_2_n_0
    SLICE_X40Y34         LUT4 (Prop_lut4_I3_O)        0.152     6.900 r  r_reg/pc_out[2]_i_1/O
                         net (fo=6, routed)           0.544     7.444    stack_file/D[2]
    SLICE_X39Y35         FDRE                                         r  stack_file/stack_mem_reg[4][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CP (IN)
                         net (fo=0)                   0.000     0.000    CP
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CP_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    CP_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  CP_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.573     4.931    stack_file/CLK
    SLICE_X39Y35         FDRE                                         r  stack_file/stack_mem_reg[4][2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D[0]
                            (input port)
  Destination:            r_reg/data_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.697ns  (logic 0.325ns (46.621%)  route 0.372ns (53.379%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R14                                               0.000     0.000 r  D[0] (IN)
                         net (fo=0)                   0.000     0.000    D[0]
    R14                  IBUF (Prop_ibuf_I_O)         0.280     0.280 r  D_IBUF[0]_inst/O
                         net (fo=2, routed)           0.372     0.652    r_reg/D_IBUF[0]
    SLICE_X43Y35         LUT3 (Prop_lut3_I0_O)        0.045     0.697 r  r_reg/data_out[0]_i_1/O
                         net (fo=1, routed)           0.000     0.697    r_reg/p_1_in[0]
    SLICE_X43Y35         FDCE                                         r  r_reg/data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CP (IN)
                         net (fo=0)                   0.000     0.000    CP
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CP_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CP_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CP_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.858     1.983    r_reg/CLK
    SLICE_X43Y35         FDCE                                         r  r_reg/data_out_reg[0]/C

Slack:                    inf
  Source:                 D[1]
                            (input port)
  Destination:            r_reg/data_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.891ns  (logic 0.330ns (37.008%)  route 0.561ns (62.992%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  D[1] (IN)
                         net (fo=0)                   0.000     0.000    D[1]
    P14                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  D_IBUF[1]_inst/O
                         net (fo=2, routed)           0.561     0.846    r_reg/D_IBUF[1]
    SLICE_X41Y36         LUT3 (Prop_lut3_I0_O)        0.045     0.891 r  r_reg/data_out[1]_i_1/O
                         net (fo=1, routed)           0.000     0.891    r_reg/p_1_in[1]
    SLICE_X41Y36         FDCE                                         r  r_reg/data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CP (IN)
                         net (fo=0)                   0.000     0.000    CP
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CP_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CP_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CP_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.858     1.983    r_reg/CLK
    SLICE_X41Y36         FDCE                                         r  r_reg/data_out_reg[1]/C

Slack:                    inf
  Source:                 I[3]
                            (input port)
  Destination:            upc_reg/pc_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.034ns  (logic 0.287ns (27.773%)  route 0.747ns (72.227%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 f  I[3] (IN)
                         net (fo=0)                   0.000     0.000    I[3]
    N16                  IBUF (Prop_ibuf_I_O)         0.242     0.242 f  I_IBUF[3]_inst/O
                         net (fo=18, routed)          0.747     0.989    r_reg/I_IBUF[3]
    SLICE_X40Y34         LUT5 (Prop_lut5_I3_O)        0.045     1.034 r  r_reg/pc_out[0]_i_1/O
                         net (fo=6, routed)           0.000     1.034    upc_reg/D[0]
    SLICE_X40Y34         FDCE                                         r  upc_reg/pc_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CP (IN)
                         net (fo=0)                   0.000     0.000    CP
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CP_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CP_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CP_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.857     1.982    upc_reg/CLK
    SLICE_X40Y34         FDCE                                         r  upc_reg/pc_out_reg[0]/C

Slack:                    inf
  Source:                 D[3]
                            (input port)
  Destination:            r_reg/data_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.073ns  (logic 0.296ns (27.587%)  route 0.777ns (72.413%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  D[3] (IN)
                         net (fo=0)                   0.000     0.000    D[3]
    M15                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  D_IBUF[3]_inst/O
                         net (fo=2, routed)           0.777     1.029    r_reg/D_IBUF[3]
    SLICE_X43Y34         LUT3 (Prop_lut3_I0_O)        0.044     1.073 r  r_reg/data_out[3]_i_1/O
                         net (fo=1, routed)           0.000     1.073    r_reg/p_1_in[3]
    SLICE_X43Y34         FDCE                                         r  r_reg/data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CP (IN)
                         net (fo=0)                   0.000     0.000    CP
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CP_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CP_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CP_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.857     1.982    r_reg/CLK
    SLICE_X43Y34         FDCE                                         r  r_reg/data_out_reg[3]/C

Slack:                    inf
  Source:                 RESET_N
                            (input port)
  Destination:            r_reg/data_out_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.098ns  (logic 0.395ns (35.955%)  route 0.703ns (64.045%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  RESET_N (IN)
                         net (fo=0)                   0.000     0.000    RESET_N
    W14                  IBUF (Prop_ibuf_I_O)         0.350     0.350 r  RESET_N_IBUF_inst/O
                         net (fo=2, routed)           0.521     0.870    r_reg/RESET_N_IBUF
    SLICE_X41Y34         LUT1 (Prop_lut1_I0_O)        0.045     0.915 f  r_reg/data_out[11]_i_3/O
                         net (fo=19, routed)          0.182     1.098    r_reg/RESET_N
    SLICE_X43Y34         FDCE                                         f  r_reg/data_out_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CP (IN)
                         net (fo=0)                   0.000     0.000    CP
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CP_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CP_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CP_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.857     1.982    r_reg/CLK
    SLICE_X43Y34         FDCE                                         r  r_reg/data_out_reg[10]/C

Slack:                    inf
  Source:                 RESET_N
                            (input port)
  Destination:            r_reg/data_out_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.098ns  (logic 0.395ns (35.955%)  route 0.703ns (64.045%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  RESET_N (IN)
                         net (fo=0)                   0.000     0.000    RESET_N
    W14                  IBUF (Prop_ibuf_I_O)         0.350     0.350 r  RESET_N_IBUF_inst/O
                         net (fo=2, routed)           0.521     0.870    r_reg/RESET_N_IBUF
    SLICE_X41Y34         LUT1 (Prop_lut1_I0_O)        0.045     0.915 f  r_reg/data_out[11]_i_3/O
                         net (fo=19, routed)          0.182     1.098    r_reg/RESET_N
    SLICE_X43Y34         FDCE                                         f  r_reg/data_out_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CP (IN)
                         net (fo=0)                   0.000     0.000    CP
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CP_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CP_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CP_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.857     1.982    r_reg/CLK
    SLICE_X43Y34         FDCE                                         r  r_reg/data_out_reg[11]/C

Slack:                    inf
  Source:                 RESET_N
                            (input port)
  Destination:            r_reg/data_out_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.098ns  (logic 0.395ns (35.955%)  route 0.703ns (64.045%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  RESET_N (IN)
                         net (fo=0)                   0.000     0.000    RESET_N
    W14                  IBUF (Prop_ibuf_I_O)         0.350     0.350 r  RESET_N_IBUF_inst/O
                         net (fo=2, routed)           0.521     0.870    r_reg/RESET_N_IBUF
    SLICE_X41Y34         LUT1 (Prop_lut1_I0_O)        0.045     0.915 f  r_reg/data_out[11]_i_3/O
                         net (fo=19, routed)          0.182     1.098    r_reg/RESET_N
    SLICE_X43Y34         FDCE                                         f  r_reg/data_out_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CP (IN)
                         net (fo=0)                   0.000     0.000    CP
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CP_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CP_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CP_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.857     1.982    r_reg/CLK
    SLICE_X43Y34         FDCE                                         r  r_reg/data_out_reg[2]/C

Slack:                    inf
  Source:                 RESET_N
                            (input port)
  Destination:            r_reg/data_out_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.098ns  (logic 0.395ns (35.955%)  route 0.703ns (64.045%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  RESET_N (IN)
                         net (fo=0)                   0.000     0.000    RESET_N
    W14                  IBUF (Prop_ibuf_I_O)         0.350     0.350 r  RESET_N_IBUF_inst/O
                         net (fo=2, routed)           0.521     0.870    r_reg/RESET_N_IBUF
    SLICE_X41Y34         LUT1 (Prop_lut1_I0_O)        0.045     0.915 f  r_reg/data_out[11]_i_3/O
                         net (fo=19, routed)          0.182     1.098    r_reg/RESET_N
    SLICE_X43Y34         FDCE                                         f  r_reg/data_out_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CP (IN)
                         net (fo=0)                   0.000     0.000    CP
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CP_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CP_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CP_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.857     1.982    r_reg/CLK
    SLICE_X43Y34         FDCE                                         r  r_reg/data_out_reg[3]/C

Slack:                    inf
  Source:                 RESET_N
                            (input port)
  Destination:            r_reg/data_out_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.098ns  (logic 0.395ns (35.955%)  route 0.703ns (64.045%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  RESET_N (IN)
                         net (fo=0)                   0.000     0.000    RESET_N
    W14                  IBUF (Prop_ibuf_I_O)         0.350     0.350 r  RESET_N_IBUF_inst/O
                         net (fo=2, routed)           0.521     0.870    r_reg/RESET_N_IBUF
    SLICE_X41Y34         LUT1 (Prop_lut1_I0_O)        0.045     0.915 f  r_reg/data_out[11]_i_3/O
                         net (fo=19, routed)          0.182     1.098    r_reg/RESET_N
    SLICE_X43Y34         FDCE                                         f  r_reg/data_out_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CP (IN)
                         net (fo=0)                   0.000     0.000    CP
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CP_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CP_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CP_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.857     1.982    r_reg/CLK
    SLICE_X43Y34         FDCE                                         r  r_reg/data_out_reg[4]/C

Slack:                    inf
  Source:                 RESET_N
                            (input port)
  Destination:            r_reg/data_out_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.098ns  (logic 0.395ns (35.955%)  route 0.703ns (64.045%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  RESET_N (IN)
                         net (fo=0)                   0.000     0.000    RESET_N
    W14                  IBUF (Prop_ibuf_I_O)         0.350     0.350 r  RESET_N_IBUF_inst/O
                         net (fo=2, routed)           0.521     0.870    r_reg/RESET_N_IBUF
    SLICE_X41Y34         LUT1 (Prop_lut1_I0_O)        0.045     0.915 f  r_reg/data_out[11]_i_3/O
                         net (fo=19, routed)          0.182     1.098    r_reg/RESET_N
    SLICE_X43Y34         FDCE                                         f  r_reg/data_out_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CP (IN)
                         net (fo=0)                   0.000     0.000    CP
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CP_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CP_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CP_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.857     1.982    r_reg/CLK
    SLICE_X43Y34         FDCE                                         r  r_reg/data_out_reg[5]/C





