
integration.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ed0c  080001c0  080001c0  000011c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00069104  0800eed0  0800eed0  0000fed0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08077fd4  08077fd4  00079284  2**0
                  CONTENTS
  4 .ARM          00000008  08077fd4  08077fd4  00078fd4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08077fdc  08077fdc  00079284  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08077fdc  08077fdc  00078fdc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08077fe0  08077fe0  00078fe0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000284  20040000  08077fe4  00079000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000084c  20040284  08078268  00079284  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20040ad0  08078268  00079ad0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00079284  2**0
                  CONTENTS, READONLY
 12 .debug_info   00020cb7  00000000  00000000  000792b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000048cf  00000000  00000000  00099f6b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001b70  00000000  00000000  0009e840  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001520  00000000  00000000  000a03b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00030afc  00000000  00000000  000a18d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00025244  00000000  00000000  000d23cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0011f995  00000000  00000000  000f7610  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00216fa5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000083b8  00000000  00000000  00216fe8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006e  00000000  00000000  0021f3a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	@ (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	@ (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	20040284 	.word	0x20040284
 80001dc:	00000000 	.word	0x00000000
 80001e0:	0800eeb4 	.word	0x0800eeb4

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	@ (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	@ (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	@ (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	20040288 	.word	0x20040288
 80001fc:	0800eeb4 	.word	0x0800eeb4

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <strlen>:
 80002a0:	4603      	mov	r3, r0
 80002a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002a6:	2a00      	cmp	r2, #0
 80002a8:	d1fb      	bne.n	80002a2 <strlen+0x2>
 80002aa:	1a18      	subs	r0, r3, r0
 80002ac:	3801      	subs	r0, #1
 80002ae:	4770      	bx	lr

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	@ 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_d2f>:
 8000bd8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bdc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000be0:	bf24      	itt	cs
 8000be2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000be6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bea:	d90d      	bls.n	8000c08 <__aeabi_d2f+0x30>
 8000bec:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bf0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bf4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bf8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bfc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c00:	bf08      	it	eq
 8000c02:	f020 0001 	biceq.w	r0, r0, #1
 8000c06:	4770      	bx	lr
 8000c08:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c0c:	d121      	bne.n	8000c52 <__aeabi_d2f+0x7a>
 8000c0e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c12:	bfbc      	itt	lt
 8000c14:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c18:	4770      	bxlt	lr
 8000c1a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c1e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c22:	f1c2 0218 	rsb	r2, r2, #24
 8000c26:	f1c2 0c20 	rsb	ip, r2, #32
 8000c2a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c2e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c32:	bf18      	it	ne
 8000c34:	f040 0001 	orrne.w	r0, r0, #1
 8000c38:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c3c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c40:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c44:	ea40 000c 	orr.w	r0, r0, ip
 8000c48:	fa23 f302 	lsr.w	r3, r3, r2
 8000c4c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c50:	e7cc      	b.n	8000bec <__aeabi_d2f+0x14>
 8000c52:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c56:	d107      	bne.n	8000c68 <__aeabi_d2f+0x90>
 8000c58:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c5c:	bf1e      	ittt	ne
 8000c5e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c62:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c66:	4770      	bxne	lr
 8000c68:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c6c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c70:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c74:	4770      	bx	lr
 8000c76:	bf00      	nop

08000c78 <__aeabi_uldivmod>:
 8000c78:	b953      	cbnz	r3, 8000c90 <__aeabi_uldivmod+0x18>
 8000c7a:	b94a      	cbnz	r2, 8000c90 <__aeabi_uldivmod+0x18>
 8000c7c:	2900      	cmp	r1, #0
 8000c7e:	bf08      	it	eq
 8000c80:	2800      	cmpeq	r0, #0
 8000c82:	bf1c      	itt	ne
 8000c84:	f04f 31ff 	movne.w	r1, #4294967295
 8000c88:	f04f 30ff 	movne.w	r0, #4294967295
 8000c8c:	f000 b96a 	b.w	8000f64 <__aeabi_idiv0>
 8000c90:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c94:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c98:	f000 f806 	bl	8000ca8 <__udivmoddi4>
 8000c9c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ca0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ca4:	b004      	add	sp, #16
 8000ca6:	4770      	bx	lr

08000ca8 <__udivmoddi4>:
 8000ca8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cac:	9d08      	ldr	r5, [sp, #32]
 8000cae:	460c      	mov	r4, r1
 8000cb0:	2b00      	cmp	r3, #0
 8000cb2:	d14e      	bne.n	8000d52 <__udivmoddi4+0xaa>
 8000cb4:	4694      	mov	ip, r2
 8000cb6:	458c      	cmp	ip, r1
 8000cb8:	4686      	mov	lr, r0
 8000cba:	fab2 f282 	clz	r2, r2
 8000cbe:	d962      	bls.n	8000d86 <__udivmoddi4+0xde>
 8000cc0:	b14a      	cbz	r2, 8000cd6 <__udivmoddi4+0x2e>
 8000cc2:	f1c2 0320 	rsb	r3, r2, #32
 8000cc6:	4091      	lsls	r1, r2
 8000cc8:	fa20 f303 	lsr.w	r3, r0, r3
 8000ccc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cd0:	4319      	orrs	r1, r3
 8000cd2:	fa00 fe02 	lsl.w	lr, r0, r2
 8000cd6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cda:	fa1f f68c 	uxth.w	r6, ip
 8000cde:	fbb1 f4f7 	udiv	r4, r1, r7
 8000ce2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000ce6:	fb07 1114 	mls	r1, r7, r4, r1
 8000cea:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cee:	fb04 f106 	mul.w	r1, r4, r6
 8000cf2:	4299      	cmp	r1, r3
 8000cf4:	d90a      	bls.n	8000d0c <__udivmoddi4+0x64>
 8000cf6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cfa:	f104 30ff 	add.w	r0, r4, #4294967295
 8000cfe:	f080 8112 	bcs.w	8000f26 <__udivmoddi4+0x27e>
 8000d02:	4299      	cmp	r1, r3
 8000d04:	f240 810f 	bls.w	8000f26 <__udivmoddi4+0x27e>
 8000d08:	3c02      	subs	r4, #2
 8000d0a:	4463      	add	r3, ip
 8000d0c:	1a59      	subs	r1, r3, r1
 8000d0e:	fa1f f38e 	uxth.w	r3, lr
 8000d12:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d16:	fb07 1110 	mls	r1, r7, r0, r1
 8000d1a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d1e:	fb00 f606 	mul.w	r6, r0, r6
 8000d22:	429e      	cmp	r6, r3
 8000d24:	d90a      	bls.n	8000d3c <__udivmoddi4+0x94>
 8000d26:	eb1c 0303 	adds.w	r3, ip, r3
 8000d2a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d2e:	f080 80fc 	bcs.w	8000f2a <__udivmoddi4+0x282>
 8000d32:	429e      	cmp	r6, r3
 8000d34:	f240 80f9 	bls.w	8000f2a <__udivmoddi4+0x282>
 8000d38:	4463      	add	r3, ip
 8000d3a:	3802      	subs	r0, #2
 8000d3c:	1b9b      	subs	r3, r3, r6
 8000d3e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000d42:	2100      	movs	r1, #0
 8000d44:	b11d      	cbz	r5, 8000d4e <__udivmoddi4+0xa6>
 8000d46:	40d3      	lsrs	r3, r2
 8000d48:	2200      	movs	r2, #0
 8000d4a:	e9c5 3200 	strd	r3, r2, [r5]
 8000d4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d52:	428b      	cmp	r3, r1
 8000d54:	d905      	bls.n	8000d62 <__udivmoddi4+0xba>
 8000d56:	b10d      	cbz	r5, 8000d5c <__udivmoddi4+0xb4>
 8000d58:	e9c5 0100 	strd	r0, r1, [r5]
 8000d5c:	2100      	movs	r1, #0
 8000d5e:	4608      	mov	r0, r1
 8000d60:	e7f5      	b.n	8000d4e <__udivmoddi4+0xa6>
 8000d62:	fab3 f183 	clz	r1, r3
 8000d66:	2900      	cmp	r1, #0
 8000d68:	d146      	bne.n	8000df8 <__udivmoddi4+0x150>
 8000d6a:	42a3      	cmp	r3, r4
 8000d6c:	d302      	bcc.n	8000d74 <__udivmoddi4+0xcc>
 8000d6e:	4290      	cmp	r0, r2
 8000d70:	f0c0 80f0 	bcc.w	8000f54 <__udivmoddi4+0x2ac>
 8000d74:	1a86      	subs	r6, r0, r2
 8000d76:	eb64 0303 	sbc.w	r3, r4, r3
 8000d7a:	2001      	movs	r0, #1
 8000d7c:	2d00      	cmp	r5, #0
 8000d7e:	d0e6      	beq.n	8000d4e <__udivmoddi4+0xa6>
 8000d80:	e9c5 6300 	strd	r6, r3, [r5]
 8000d84:	e7e3      	b.n	8000d4e <__udivmoddi4+0xa6>
 8000d86:	2a00      	cmp	r2, #0
 8000d88:	f040 8090 	bne.w	8000eac <__udivmoddi4+0x204>
 8000d8c:	eba1 040c 	sub.w	r4, r1, ip
 8000d90:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d94:	fa1f f78c 	uxth.w	r7, ip
 8000d98:	2101      	movs	r1, #1
 8000d9a:	fbb4 f6f8 	udiv	r6, r4, r8
 8000d9e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000da2:	fb08 4416 	mls	r4, r8, r6, r4
 8000da6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000daa:	fb07 f006 	mul.w	r0, r7, r6
 8000dae:	4298      	cmp	r0, r3
 8000db0:	d908      	bls.n	8000dc4 <__udivmoddi4+0x11c>
 8000db2:	eb1c 0303 	adds.w	r3, ip, r3
 8000db6:	f106 34ff 	add.w	r4, r6, #4294967295
 8000dba:	d202      	bcs.n	8000dc2 <__udivmoddi4+0x11a>
 8000dbc:	4298      	cmp	r0, r3
 8000dbe:	f200 80cd 	bhi.w	8000f5c <__udivmoddi4+0x2b4>
 8000dc2:	4626      	mov	r6, r4
 8000dc4:	1a1c      	subs	r4, r3, r0
 8000dc6:	fa1f f38e 	uxth.w	r3, lr
 8000dca:	fbb4 f0f8 	udiv	r0, r4, r8
 8000dce:	fb08 4410 	mls	r4, r8, r0, r4
 8000dd2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000dd6:	fb00 f707 	mul.w	r7, r0, r7
 8000dda:	429f      	cmp	r7, r3
 8000ddc:	d908      	bls.n	8000df0 <__udivmoddi4+0x148>
 8000dde:	eb1c 0303 	adds.w	r3, ip, r3
 8000de2:	f100 34ff 	add.w	r4, r0, #4294967295
 8000de6:	d202      	bcs.n	8000dee <__udivmoddi4+0x146>
 8000de8:	429f      	cmp	r7, r3
 8000dea:	f200 80b0 	bhi.w	8000f4e <__udivmoddi4+0x2a6>
 8000dee:	4620      	mov	r0, r4
 8000df0:	1bdb      	subs	r3, r3, r7
 8000df2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000df6:	e7a5      	b.n	8000d44 <__udivmoddi4+0x9c>
 8000df8:	f1c1 0620 	rsb	r6, r1, #32
 8000dfc:	408b      	lsls	r3, r1
 8000dfe:	fa22 f706 	lsr.w	r7, r2, r6
 8000e02:	431f      	orrs	r7, r3
 8000e04:	fa20 fc06 	lsr.w	ip, r0, r6
 8000e08:	fa04 f301 	lsl.w	r3, r4, r1
 8000e0c:	ea43 030c 	orr.w	r3, r3, ip
 8000e10:	40f4      	lsrs	r4, r6
 8000e12:	fa00 f801 	lsl.w	r8, r0, r1
 8000e16:	0c38      	lsrs	r0, r7, #16
 8000e18:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000e1c:	fbb4 fef0 	udiv	lr, r4, r0
 8000e20:	fa1f fc87 	uxth.w	ip, r7
 8000e24:	fb00 441e 	mls	r4, r0, lr, r4
 8000e28:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e2c:	fb0e f90c 	mul.w	r9, lr, ip
 8000e30:	45a1      	cmp	r9, r4
 8000e32:	fa02 f201 	lsl.w	r2, r2, r1
 8000e36:	d90a      	bls.n	8000e4e <__udivmoddi4+0x1a6>
 8000e38:	193c      	adds	r4, r7, r4
 8000e3a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000e3e:	f080 8084 	bcs.w	8000f4a <__udivmoddi4+0x2a2>
 8000e42:	45a1      	cmp	r9, r4
 8000e44:	f240 8081 	bls.w	8000f4a <__udivmoddi4+0x2a2>
 8000e48:	f1ae 0e02 	sub.w	lr, lr, #2
 8000e4c:	443c      	add	r4, r7
 8000e4e:	eba4 0409 	sub.w	r4, r4, r9
 8000e52:	fa1f f983 	uxth.w	r9, r3
 8000e56:	fbb4 f3f0 	udiv	r3, r4, r0
 8000e5a:	fb00 4413 	mls	r4, r0, r3, r4
 8000e5e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e62:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e66:	45a4      	cmp	ip, r4
 8000e68:	d907      	bls.n	8000e7a <__udivmoddi4+0x1d2>
 8000e6a:	193c      	adds	r4, r7, r4
 8000e6c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000e70:	d267      	bcs.n	8000f42 <__udivmoddi4+0x29a>
 8000e72:	45a4      	cmp	ip, r4
 8000e74:	d965      	bls.n	8000f42 <__udivmoddi4+0x29a>
 8000e76:	3b02      	subs	r3, #2
 8000e78:	443c      	add	r4, r7
 8000e7a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000e7e:	fba0 9302 	umull	r9, r3, r0, r2
 8000e82:	eba4 040c 	sub.w	r4, r4, ip
 8000e86:	429c      	cmp	r4, r3
 8000e88:	46ce      	mov	lr, r9
 8000e8a:	469c      	mov	ip, r3
 8000e8c:	d351      	bcc.n	8000f32 <__udivmoddi4+0x28a>
 8000e8e:	d04e      	beq.n	8000f2e <__udivmoddi4+0x286>
 8000e90:	b155      	cbz	r5, 8000ea8 <__udivmoddi4+0x200>
 8000e92:	ebb8 030e 	subs.w	r3, r8, lr
 8000e96:	eb64 040c 	sbc.w	r4, r4, ip
 8000e9a:	fa04 f606 	lsl.w	r6, r4, r6
 8000e9e:	40cb      	lsrs	r3, r1
 8000ea0:	431e      	orrs	r6, r3
 8000ea2:	40cc      	lsrs	r4, r1
 8000ea4:	e9c5 6400 	strd	r6, r4, [r5]
 8000ea8:	2100      	movs	r1, #0
 8000eaa:	e750      	b.n	8000d4e <__udivmoddi4+0xa6>
 8000eac:	f1c2 0320 	rsb	r3, r2, #32
 8000eb0:	fa20 f103 	lsr.w	r1, r0, r3
 8000eb4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000eb8:	fa24 f303 	lsr.w	r3, r4, r3
 8000ebc:	4094      	lsls	r4, r2
 8000ebe:	430c      	orrs	r4, r1
 8000ec0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000ec4:	fa00 fe02 	lsl.w	lr, r0, r2
 8000ec8:	fa1f f78c 	uxth.w	r7, ip
 8000ecc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ed0:	fb08 3110 	mls	r1, r8, r0, r3
 8000ed4:	0c23      	lsrs	r3, r4, #16
 8000ed6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000eda:	fb00 f107 	mul.w	r1, r0, r7
 8000ede:	4299      	cmp	r1, r3
 8000ee0:	d908      	bls.n	8000ef4 <__udivmoddi4+0x24c>
 8000ee2:	eb1c 0303 	adds.w	r3, ip, r3
 8000ee6:	f100 36ff 	add.w	r6, r0, #4294967295
 8000eea:	d22c      	bcs.n	8000f46 <__udivmoddi4+0x29e>
 8000eec:	4299      	cmp	r1, r3
 8000eee:	d92a      	bls.n	8000f46 <__udivmoddi4+0x29e>
 8000ef0:	3802      	subs	r0, #2
 8000ef2:	4463      	add	r3, ip
 8000ef4:	1a5b      	subs	r3, r3, r1
 8000ef6:	b2a4      	uxth	r4, r4
 8000ef8:	fbb3 f1f8 	udiv	r1, r3, r8
 8000efc:	fb08 3311 	mls	r3, r8, r1, r3
 8000f00:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f04:	fb01 f307 	mul.w	r3, r1, r7
 8000f08:	42a3      	cmp	r3, r4
 8000f0a:	d908      	bls.n	8000f1e <__udivmoddi4+0x276>
 8000f0c:	eb1c 0404 	adds.w	r4, ip, r4
 8000f10:	f101 36ff 	add.w	r6, r1, #4294967295
 8000f14:	d213      	bcs.n	8000f3e <__udivmoddi4+0x296>
 8000f16:	42a3      	cmp	r3, r4
 8000f18:	d911      	bls.n	8000f3e <__udivmoddi4+0x296>
 8000f1a:	3902      	subs	r1, #2
 8000f1c:	4464      	add	r4, ip
 8000f1e:	1ae4      	subs	r4, r4, r3
 8000f20:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000f24:	e739      	b.n	8000d9a <__udivmoddi4+0xf2>
 8000f26:	4604      	mov	r4, r0
 8000f28:	e6f0      	b.n	8000d0c <__udivmoddi4+0x64>
 8000f2a:	4608      	mov	r0, r1
 8000f2c:	e706      	b.n	8000d3c <__udivmoddi4+0x94>
 8000f2e:	45c8      	cmp	r8, r9
 8000f30:	d2ae      	bcs.n	8000e90 <__udivmoddi4+0x1e8>
 8000f32:	ebb9 0e02 	subs.w	lr, r9, r2
 8000f36:	eb63 0c07 	sbc.w	ip, r3, r7
 8000f3a:	3801      	subs	r0, #1
 8000f3c:	e7a8      	b.n	8000e90 <__udivmoddi4+0x1e8>
 8000f3e:	4631      	mov	r1, r6
 8000f40:	e7ed      	b.n	8000f1e <__udivmoddi4+0x276>
 8000f42:	4603      	mov	r3, r0
 8000f44:	e799      	b.n	8000e7a <__udivmoddi4+0x1d2>
 8000f46:	4630      	mov	r0, r6
 8000f48:	e7d4      	b.n	8000ef4 <__udivmoddi4+0x24c>
 8000f4a:	46d6      	mov	lr, sl
 8000f4c:	e77f      	b.n	8000e4e <__udivmoddi4+0x1a6>
 8000f4e:	4463      	add	r3, ip
 8000f50:	3802      	subs	r0, #2
 8000f52:	e74d      	b.n	8000df0 <__udivmoddi4+0x148>
 8000f54:	4606      	mov	r6, r0
 8000f56:	4623      	mov	r3, r4
 8000f58:	4608      	mov	r0, r1
 8000f5a:	e70f      	b.n	8000d7c <__udivmoddi4+0xd4>
 8000f5c:	3e02      	subs	r6, #2
 8000f5e:	4463      	add	r3, ip
 8000f60:	e730      	b.n	8000dc4 <__udivmoddi4+0x11c>
 8000f62:	bf00      	nop

08000f64 <__aeabi_idiv0>:
 8000f64:	4770      	bx	lr
 8000f66:	bf00      	nop

08000f68 <camera_init>:

/*
 * PUBLIC CAMERA INTERFACE
 */

void camera_init(void) {
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	af00      	add	r7, sp, #0
	printf("Initializing Camera... ");
 8000f6c:	4811      	ldr	r0, [pc, #68]	@ (8000fb4 <camera_init+0x4c>)
 8000f6e:	f00b fe61 	bl	800cc34 <iprintf>
	image_size = 0;
 8000f72:	4b11      	ldr	r3, [pc, #68]	@ (8000fb8 <camera_init+0x50>)
 8000f74:	2200      	movs	r2, #0
 8000f76:	601a      	str	r2, [r3, #0]
	cur_image_idx = 0;
 8000f78:	4b10      	ldr	r3, [pc, #64]	@ (8000fbc <camera_init+0x54>)
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	601a      	str	r2, [r3, #0]

	pic_index = 0;
 8000f7e:	4b10      	ldr	r3, [pc, #64]	@ (8000fc0 <camera_init+0x58>)
 8000f80:	2200      	movs	r2, #0
 8000f82:	801a      	strh	r2, [r3, #0]

	//  has to be mod 100 bcz file names have to be like 8 chars
	rand_seed = rand() % 100;
 8000f84:	f00b f8fe 	bl	800c184 <rand>
 8000f88:	4603      	mov	r3, r0
 8000f8a:	4a0e      	ldr	r2, [pc, #56]	@ (8000fc4 <camera_init+0x5c>)
 8000f8c:	fb82 1203 	smull	r1, r2, r2, r3
 8000f90:	1151      	asrs	r1, r2, #5
 8000f92:	17da      	asrs	r2, r3, #31
 8000f94:	1a8a      	subs	r2, r1, r2
 8000f96:	2164      	movs	r1, #100	@ 0x64
 8000f98:	fb01 f202 	mul.w	r2, r1, r2
 8000f9c:	1a9a      	subs	r2, r3, r2
 8000f9e:	b292      	uxth	r2, r2
 8000fa0:	4b09      	ldr	r3, [pc, #36]	@ (8000fc8 <camera_init+0x60>)
 8000fa2:	801a      	strh	r2, [r3, #0]

	camera_ready = true;
 8000fa4:	4b09      	ldr	r3, [pc, #36]	@ (8000fcc <camera_init+0x64>)
 8000fa6:	2201      	movs	r2, #1
 8000fa8:	701a      	strb	r2, [r3, #0]
	printf(" Successful!\n\r");
 8000faa:	4809      	ldr	r0, [pc, #36]	@ (8000fd0 <camera_init+0x68>)
 8000fac:	f00b fe42 	bl	800cc34 <iprintf>
}
 8000fb0:	bf00      	nop
 8000fb2:	bd80      	pop	{r7, pc}
 8000fb4:	0800eed0 	.word	0x0800eed0
 8000fb8:	200402a4 	.word	0x200402a4
 8000fbc:	200402a8 	.word	0x200402a8
 8000fc0:	200402ac 	.word	0x200402ac
 8000fc4:	51eb851f 	.word	0x51eb851f
 8000fc8:	200402ae 	.word	0x200402ae
 8000fcc:	200402a0 	.word	0x200402a0
 8000fd0:	0800eee8 	.word	0x0800eee8

08000fd4 <camera_take_photo>:

uint8_t camera_take_photo(void) {
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	b084      	sub	sp, #16
 8000fd8:	af00      	add	r7, sp, #0
	if (!camera_ready) {
 8000fda:	4b25      	ldr	r3, [pc, #148]	@ (8001070 <camera_take_photo+0x9c>)
 8000fdc:	781b      	ldrb	r3, [r3, #0]
 8000fde:	f083 0301 	eor.w	r3, r3, #1
 8000fe2:	b2db      	uxtb	r3, r3
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d001      	beq.n	8000fec <camera_take_photo+0x18>
		return 0; // camera not ready, return failure
 8000fe8:	2300      	movs	r3, #0
 8000fea:	e03c      	b.n	8001066 <camera_take_photo+0x92>
	}

	// instruct the physical camera to take a photo
	uint8_t success = VC0706_StopCapture();
 8000fec:	f001 ff42 	bl	8002e74 <VC0706_StopCapture>
 8000ff0:	4603      	mov	r3, r0
 8000ff2:	73fb      	strb	r3, [r7, #15]

	// Verify success and update state
	if (!success) {
 8000ff4:	7bfb      	ldrb	r3, [r7, #15]
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	d101      	bne.n	8000ffe <camera_take_photo+0x2a>
		return 0;
 8000ffa:	2300      	movs	r3, #0
 8000ffc:	e033      	b.n	8001066 <camera_take_photo+0x92>
	}

	HAL_Delay(100);
 8000ffe:	2064      	movs	r0, #100	@ 0x64
 8001000:	f002 faa2 	bl	8003548 <HAL_Delay>


	success = VC0706_TakePhoto();
 8001004:	f001 fefe 	bl	8002e04 <VC0706_TakePhoto>
 8001008:	4603      	mov	r3, r0
 800100a:	73fb      	strb	r3, [r7, #15]

	if (!success) {
 800100c:	7bfb      	ldrb	r3, [r7, #15]
 800100e:	2b00      	cmp	r3, #0
 8001010:	d101      	bne.n	8001016 <camera_take_photo+0x42>
		return 0;
 8001012:	2300      	movs	r3, #0
 8001014:	e027      	b.n	8001066 <camera_take_photo+0x92>
	}

	HAL_Delay(100);
 8001016:	2064      	movs	r0, #100	@ 0x64
 8001018:	f002 fa96 	bl	8003548 <HAL_Delay>

	/*
	 * Read in the length of the image
	 */
	image_size = VC0706_ReadImageDataLength();
 800101c:	f001 ff60 	bl	8002ee0 <VC0706_ReadImageDataLength>
 8001020:	4603      	mov	r3, r0
 8001022:	461a      	mov	r2, r3
 8001024:	4b13      	ldr	r3, [pc, #76]	@ (8001074 <camera_take_photo+0xa0>)
 8001026:	601a      	str	r2, [r3, #0]

	/*
	 * Now initialize the file handle
	 */
	char img_name[9];
	sprintf(img_name, "%d%d.jpg", pic_index, rand_seed);
 8001028:	4b13      	ldr	r3, [pc, #76]	@ (8001078 <camera_take_photo+0xa4>)
 800102a:	881b      	ldrh	r3, [r3, #0]
 800102c:	461a      	mov	r2, r3
 800102e:	4b13      	ldr	r3, [pc, #76]	@ (800107c <camera_take_photo+0xa8>)
 8001030:	881b      	ldrh	r3, [r3, #0]
 8001032:	1d38      	adds	r0, r7, #4
 8001034:	4912      	ldr	r1, [pc, #72]	@ (8001080 <camera_take_photo+0xac>)
 8001036:	f00b fe0f 	bl	800cc58 <siprintf>
//	FRESULT fres = f_open(&(file_writer), img_name, FA_WRITE | FA_OPEN_ALWAYS | FA_CREATE_ALWAYS);
	f_open(&(file_writer), img_name, FA_WRITE | FA_OPEN_ALWAYS | FA_CREATE_ALWAYS);
 800103a:	1d3b      	adds	r3, r7, #4
 800103c:	221a      	movs	r2, #26
 800103e:	4619      	mov	r1, r3
 8001040:	4810      	ldr	r0, [pc, #64]	@ (8001084 <camera_take_photo+0xb0>)
 8001042:	f00a fc6b 	bl	800b91c <f_open>

	pic_index++;
 8001046:	4b0c      	ldr	r3, [pc, #48]	@ (8001078 <camera_take_photo+0xa4>)
 8001048:	881b      	ldrh	r3, [r3, #0]
 800104a:	3301      	adds	r3, #1
 800104c:	b29a      	uxth	r2, r3
 800104e:	4b0a      	ldr	r3, [pc, #40]	@ (8001078 <camera_take_photo+0xa4>)
 8001050:	801a      	strh	r2, [r3, #0]

	/*
	 * now must initialize the camera struct to be able to start receiving photos
	 */

	cur_image_idx = 0;
 8001052:	4b0d      	ldr	r3, [pc, #52]	@ (8001088 <camera_take_photo+0xb4>)
 8001054:	2200      	movs	r2, #0
 8001056:	601a      	str	r2, [r3, #0]
	camera_ready = 0; // no longer ready to take a new photo
 8001058:	4b05      	ldr	r3, [pc, #20]	@ (8001070 <camera_take_photo+0x9c>)
 800105a:	2200      	movs	r2, #0
 800105c:	701a      	strb	r2, [r3, #0]

	READY_TO_REQUEST = true;
 800105e:	4b0b      	ldr	r3, [pc, #44]	@ (800108c <camera_take_photo+0xb8>)
 8001060:	2201      	movs	r2, #1
 8001062:	701a      	strb	r2, [r3, #0]
//	__HAL_UART_ENABLE_IT(&CAM_UART_HANDLE, UART_IT_RXNE);

	return 1;
 8001064:	2301      	movs	r3, #1
}
 8001066:	4618      	mov	r0, r3
 8001068:	3710      	adds	r7, #16
 800106a:	46bd      	mov	sp, r7
 800106c:	bd80      	pop	{r7, pc}
 800106e:	bf00      	nop
 8001070:	200402a0 	.word	0x200402a0
 8001074:	200402a4 	.word	0x200402a4
 8001078:	200402ac 	.word	0x200402ac
 800107c:	200402ae 	.word	0x200402ae
 8001080:	0800eef8 	.word	0x0800eef8
 8001084:	200402dc 	.word	0x200402dc
 8001088:	200402a8 	.word	0x200402a8
 800108c:	2004050c 	.word	0x2004050c

08001090 <finish_image>:

static void finish_image(void) {
 8001090:	b580      	push	{r7, lr}
 8001092:	b082      	sub	sp, #8
 8001094:	af00      	add	r7, sp, #0
	UINT bytes_wrote;

	for (uint32_t i = 1; i < 32; i++) {
 8001096:	2301      	movs	r3, #1
 8001098:	607b      	str	r3, [r7, #4]
 800109a:	e016      	b.n	80010ca <finish_image+0x3a>
		if (img_read_buf[i-1 + 5] == 0xFF && img_read_buf[i + 5] == 0xD9) {
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	3304      	adds	r3, #4
 80010a0:	4a12      	ldr	r2, [pc, #72]	@ (80010ec <finish_image+0x5c>)
 80010a2:	5cd3      	ldrb	r3, [r2, r3]
 80010a4:	2bff      	cmp	r3, #255	@ 0xff
 80010a6:	d10d      	bne.n	80010c4 <finish_image+0x34>
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	3305      	adds	r3, #5
 80010ac:	4a0f      	ldr	r2, [pc, #60]	@ (80010ec <finish_image+0x5c>)
 80010ae:	5cd3      	ldrb	r3, [r2, r3]
 80010b0:	2bd9      	cmp	r3, #217	@ 0xd9
 80010b2:	d107      	bne.n	80010c4 <finish_image+0x34>
			// found end sequence
			f_write(&file_writer, img_read_buf + 5, i + 1, &bytes_wrote);
 80010b4:	490e      	ldr	r1, [pc, #56]	@ (80010f0 <finish_image+0x60>)
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	1c5a      	adds	r2, r3, #1
 80010ba:	463b      	mov	r3, r7
 80010bc:	480d      	ldr	r0, [pc, #52]	@ (80010f4 <finish_image+0x64>)
 80010be:	f00a fde7 	bl	800bc90 <f_write>
			break;
 80010c2:	e005      	b.n	80010d0 <finish_image+0x40>
	for (uint32_t i = 1; i < 32; i++) {
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	3301      	adds	r3, #1
 80010c8:	607b      	str	r3, [r7, #4]
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	2b1f      	cmp	r3, #31
 80010ce:	d9e5      	bls.n	800109c <finish_image+0xc>
		}
	}

	f_close(&file_writer);
 80010d0:	4808      	ldr	r0, [pc, #32]	@ (80010f4 <finish_image+0x64>)
 80010d2:	f00a ffd0 	bl	800c076 <f_close>

	camera_ready = true; // ready to take a new image
 80010d6:	4b08      	ldr	r3, [pc, #32]	@ (80010f8 <finish_image+0x68>)
 80010d8:	2201      	movs	r2, #1
 80010da:	701a      	strb	r2, [r3, #0]

//	__HAL_UART_DISABLE_IT(&CAM_UART_HANDLE, UART_IT_RXNE);

	printf("Camera Processing Completed!\n\r");
 80010dc:	4807      	ldr	r0, [pc, #28]	@ (80010fc <finish_image+0x6c>)
 80010de:	f00b fda9 	bl	800cc34 <iprintf>
}
 80010e2:	bf00      	nop
 80010e4:	3708      	adds	r7, #8
 80010e6:	46bd      	mov	sp, r7
 80010e8:	bd80      	pop	{r7, pc}
 80010ea:	bf00      	nop
 80010ec:	200402b0 	.word	0x200402b0
 80010f0:	200402b5 	.word	0x200402b5
 80010f4:	200402dc 	.word	0x200402dc
 80010f8:	200402a0 	.word	0x200402a0
 80010fc:	0800ef04 	.word	0x0800ef04

08001100 <process_chunk>:

static uint8_t process_chunk(void) {
 8001100:	b580      	push	{r7, lr}
 8001102:	b082      	sub	sp, #8
 8001104:	af00      	add	r7, sp, #0
	if (cur_image_idx >= image_size - CAMERA_READ_IMG_SIZE) {
 8001106:	4b14      	ldr	r3, [pc, #80]	@ (8001158 <process_chunk+0x58>)
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	f1a3 0220 	sub.w	r2, r3, #32
 800110e:	4b13      	ldr	r3, [pc, #76]	@ (800115c <process_chunk+0x5c>)
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	429a      	cmp	r2, r3
 8001114:	d803      	bhi.n	800111e <process_chunk+0x1e>
		finish_image(); // needs to perform the final processing in this->finish_image
 8001116:	f7ff ffbb 	bl	8001090 <finish_image>
		return 1;
 800111a:	2301      	movs	r3, #1
 800111c:	e018      	b.n	8001150 <process_chunk+0x50>
	}

	uint8_t status = VC0706_ReadImageBlock(img_read_buf, cur_image_idx);
 800111e:	4b0f      	ldr	r3, [pc, #60]	@ (800115c <process_chunk+0x5c>)
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	4619      	mov	r1, r3
 8001124:	480e      	ldr	r0, [pc, #56]	@ (8001160 <process_chunk+0x60>)
 8001126:	f001 ff05 	bl	8002f34 <VC0706_ReadImageBlock>
 800112a:	4603      	mov	r3, r0
 800112c:	71fb      	strb	r3, [r7, #7]

	if (!status) {
 800112e:	79fb      	ldrb	r3, [r7, #7]
 8001130:	2b00      	cmp	r3, #0
 8001132:	d101      	bne.n	8001138 <process_chunk+0x38>
		return 0;
 8001134:	2300      	movs	r3, #0
 8001136:	e00b      	b.n	8001150 <process_chunk+0x50>
	}

	UINT bytes_wrote;
	f_write(&file_writer, img_read_buf + 5, CAMERA_READ_IMG_SIZE, &bytes_wrote);
 8001138:	490a      	ldr	r1, [pc, #40]	@ (8001164 <process_chunk+0x64>)
 800113a:	463b      	mov	r3, r7
 800113c:	2220      	movs	r2, #32
 800113e:	480a      	ldr	r0, [pc, #40]	@ (8001168 <process_chunk+0x68>)
 8001140:	f00a fda6 	bl	800bc90 <f_write>

	cur_image_idx += 0x20;
 8001144:	4b05      	ldr	r3, [pc, #20]	@ (800115c <process_chunk+0x5c>)
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	3320      	adds	r3, #32
 800114a:	4a04      	ldr	r2, [pc, #16]	@ (800115c <process_chunk+0x5c>)
 800114c:	6013      	str	r3, [r2, #0]

	return 0; //normal case
 800114e:	2300      	movs	r3, #0
}
 8001150:	4618      	mov	r0, r3
 8001152:	3708      	adds	r7, #8
 8001154:	46bd      	mov	sp, r7
 8001156:	bd80      	pop	{r7, pc}
 8001158:	200402a4 	.word	0x200402a4
 800115c:	200402a8 	.word	0x200402a8
 8001160:	200402b0 	.word	0x200402b0
 8001164:	200402b5 	.word	0x200402b5
 8001168:	200402dc 	.word	0x200402dc

0800116c <camera_get_percent_done>:

uint32_t camera_get_percent_done() {
 800116c:	b480      	push	{r7}
 800116e:	af00      	add	r7, sp, #0
	return (100 * cur_image_idx) / image_size;
 8001170:	4b06      	ldr	r3, [pc, #24]	@ (800118c <camera_get_percent_done+0x20>)
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	2264      	movs	r2, #100	@ 0x64
 8001176:	fb03 f202 	mul.w	r2, r3, r2
 800117a:	4b05      	ldr	r3, [pc, #20]	@ (8001190 <camera_get_percent_done+0x24>)
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8001182:	4618      	mov	r0, r3
 8001184:	46bd      	mov	sp, r7
 8001186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800118a:	4770      	bx	lr
 800118c:	200402a8 	.word	0x200402a8
 8001190:	200402a4 	.word	0x200402a4

08001194 <camera_process>:


uint8_t camera_process(void) {
 8001194:	b580      	push	{r7, lr}
 8001196:	b082      	sub	sp, #8
 8001198:	af00      	add	r7, sp, #0
	printf("Camera Processing Image - %d%% Completed\n\r", camera_get_percent_done());
 800119a:	f7ff ffe7 	bl	800116c <camera_get_percent_done>
 800119e:	4603      	mov	r3, r0
 80011a0:	4619      	mov	r1, r3
 80011a2:	480c      	ldr	r0, [pc, #48]	@ (80011d4 <camera_process+0x40>)
 80011a4:	f00b fd46 	bl	800cc34 <iprintf>
	uint8_t end_flag = 0;
 80011a8:	2300      	movs	r3, #0
 80011aa:	71fb      	strb	r3, [r7, #7]
	uint8_t num_chunks_processed = 0;
 80011ac:	2300      	movs	r3, #0
 80011ae:	71bb      	strb	r3, [r7, #6]

	while (!end_flag && num_chunks_processed++ < CAMERA_PROCESS_CHUNKS) {
 80011b0:	e003      	b.n	80011ba <camera_process+0x26>
		end_flag = process_chunk();
 80011b2:	f7ff ffa5 	bl	8001100 <process_chunk>
 80011b6:	4603      	mov	r3, r0
 80011b8:	71fb      	strb	r3, [r7, #7]
	while (!end_flag && num_chunks_processed++ < CAMERA_PROCESS_CHUNKS) {
 80011ba:	79fb      	ldrb	r3, [r7, #7]
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d104      	bne.n	80011ca <camera_process+0x36>
 80011c0:	79bb      	ldrb	r3, [r7, #6]
 80011c2:	1c5a      	adds	r2, r3, #1
 80011c4:	71ba      	strb	r2, [r7, #6]
 80011c6:	2b09      	cmp	r3, #9
 80011c8:	d9f3      	bls.n	80011b2 <camera_process+0x1e>
	}

	return end_flag; // 1 means the last chunk was read
 80011ca:	79fb      	ldrb	r3, [r7, #7]
}
 80011cc:	4618      	mov	r0, r3
 80011ce:	3708      	adds	r7, #8
 80011d0:	46bd      	mov	sp, r7
 80011d2:	bd80      	pop	{r7, pc}
 80011d4:	0800ef24 	.word	0x0800ef24

080011d8 <camera_get_ready>:


uint8_t camera_get_ready() {
 80011d8:	b480      	push	{r7}
 80011da:	af00      	add	r7, sp, #0
	return camera_ready;
 80011dc:	4b03      	ldr	r3, [pc, #12]	@ (80011ec <camera_get_ready+0x14>)
 80011de:	781b      	ldrb	r3, [r3, #0]
}
 80011e0:	4618      	mov	r0, r3
 80011e2:	46bd      	mov	sp, r7
 80011e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e8:	4770      	bx	lr
 80011ea:	bf00      	nop
 80011ec:	200402a0 	.word	0x200402a0

080011f0 <camera_receive_chunk>:
	VC0706_ReadImageBlock(img_read_buf, cur_image_idx);
}

#define VC0706_RESPONSE_TIMEOUT 1000
#define VC0706_IMAGE_BLOCK_SIZE 32
void camera_receive_chunk() {
 80011f0:	b580      	push	{r7, lr}
 80011f2:	b082      	sub	sp, #8
 80011f4:	af00      	add	r7, sp, #0
	printf("Camera Processing Image - %d%% Completed\n\r", camera_get_percent_done());
 80011f6:	f7ff ffb9 	bl	800116c <camera_get_percent_done>
 80011fa:	4603      	mov	r3, r0
 80011fc:	4619      	mov	r1, r3
 80011fe:	4810      	ldr	r0, [pc, #64]	@ (8001240 <camera_receive_chunk+0x50>)
 8001200:	f00b fd18 	bl	800cc34 <iprintf>

    HAL_StatusTypeDef status = HAL_UART_Receive(&CAM_UART_HANDLE, img_read_buf, VC0706_IMAGE_BLOCK_SIZE + 10, VC0706_RESPONSE_TIMEOUT);
 8001204:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001208:	222a      	movs	r2, #42	@ 0x2a
 800120a:	490e      	ldr	r1, [pc, #56]	@ (8001244 <camera_receive_chunk+0x54>)
 800120c:	480e      	ldr	r0, [pc, #56]	@ (8001248 <camera_receive_chunk+0x58>)
 800120e:	f006 fe0d 	bl	8007e2c <HAL_UART_Receive>
 8001212:	4603      	mov	r3, r0
 8001214:	71fb      	strb	r3, [r7, #7]

	if (cur_image_idx >= image_size - CAMERA_READ_IMG_SIZE) {
 8001216:	4b0d      	ldr	r3, [pc, #52]	@ (800124c <camera_receive_chunk+0x5c>)
 8001218:	681b      	ldr	r3, [r3, #0]
 800121a:	f1a3 0220 	sub.w	r2, r3, #32
 800121e:	4b0c      	ldr	r3, [pc, #48]	@ (8001250 <camera_receive_chunk+0x60>)
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	429a      	cmp	r2, r3
 8001224:	d802      	bhi.n	800122c <camera_receive_chunk+0x3c>
		finish_image(); // needs to perform the final processing in this->finish_image
 8001226:	f7ff ff33 	bl	8001090 <finish_image>
 800122a:	e001      	b.n	8001230 <camera_receive_chunk+0x40>
	} else {
		process_chunk();
 800122c:	f7ff ff68 	bl	8001100 <process_chunk>
	}

	READY_TO_REQUEST = true;
 8001230:	4b08      	ldr	r3, [pc, #32]	@ (8001254 <camera_receive_chunk+0x64>)
 8001232:	2201      	movs	r2, #1
 8001234:	701a      	strb	r2, [r3, #0]
}
 8001236:	bf00      	nop
 8001238:	3708      	adds	r7, #8
 800123a:	46bd      	mov	sp, r7
 800123c:	bd80      	pop	{r7, pc}
 800123e:	bf00      	nop
 8001240:	0800ef24 	.word	0x0800ef24
 8001244:	200402b0 	.word	0x200402b0
 8001248:	20040654 	.word	0x20040654
 800124c:	200402a4 	.word	0x200402a4
 8001250:	200402a8 	.word	0x200402a8
 8001254:	2004050c 	.word	0x2004050c

08001258 <init_peripherals>:
#define PS_RESET_THRESHOLD 10000	// Put your hand on the feeder to reset it from the out_of_food state after refill
#define COOLDOWN_ISR_ITERATIONS 20
#define MAX_DISPENSE_ITERATIONS 5


void init_peripherals() {
 8001258:	b580      	push	{r7, lr}
 800125a:	af00      	add	r7, sp, #0
	HAL_Delay(2500);
 800125c:	f640 10c4 	movw	r0, #2500	@ 0x9c4
 8001260:	f002 f972 	bl	8003548 <HAL_Delay>

	camera_init();
 8001264:	f7ff fe80 	bl	8000f68 <camera_init>

	ir_sensor_init();
 8001268:	f000 f92e 	bl	80014c8 <ir_sensor_init>
	ps_init();
 800126c:	f000 fbde 	bl	8001a2c <ps_init>

	// shared between the IR sensor and pressure sensor
	HAL_TIM_Base_Start_IT(&IR_SENSOR_TIMER_HANDLE);
 8001270:	4808      	ldr	r0, [pc, #32]	@ (8001294 <init_peripherals+0x3c>)
 8001272:	f006 f875 	bl	8007360 <HAL_TIM_Base_Start_IT>

//	lcd_init(&feeder);

	feeder.state = WAITING_FOR_SQUIRREL;
 8001276:	4b08      	ldr	r3, [pc, #32]	@ (8001298 <init_peripherals+0x40>)
 8001278:	2200      	movs	r2, #0
 800127a:	701a      	strb	r2, [r3, #0]
	feeder.squirrel_count = 0;
 800127c:	4b06      	ldr	r3, [pc, #24]	@ (8001298 <init_peripherals+0x40>)
 800127e:	2200      	movs	r2, #0
 8001280:	605a      	str	r2, [r3, #4]
	feeder.out_of_food = false;
 8001282:	4b05      	ldr	r3, [pc, #20]	@ (8001298 <init_peripherals+0x40>)
 8001284:	2200      	movs	r2, #0
 8001286:	721a      	strb	r2, [r3, #8]

	// start main timer
	HAL_TIM_Base_Start_IT(&MAIN_TIMER_HANDLE);
 8001288:	4804      	ldr	r0, [pc, #16]	@ (800129c <init_peripherals+0x44>)
 800128a:	f006 f869 	bl	8007360 <HAL_TIM_Base_Start_IT>

	// start LCD timer
//	HAL_TIM_Base_Start_IT(&LCD_TIMER_HANDLE);

}
 800128e:	bf00      	nop
 8001290:	bd80      	pop	{r7, pc}
 8001292:	bf00      	nop
 8001294:	20040848 	.word	0x20040848
 8001298:	20040510 	.word	0x20040510
 800129c:	200408e0 	.word	0x200408e0

080012a0 <main_isr>:
static void dispensing_isr();
static void cooldown_isr();
static void out_of_food_isr();

// main program logic interrupt routine
void main_isr() {
 80012a0:	b580      	push	{r7, lr}
 80012a2:	af00      	add	r7, sp, #0
	printf("#### Main Service Routine ###\n\r");
 80012a4:	4819      	ldr	r0, [pc, #100]	@ (800130c <main_isr+0x6c>)
 80012a6:	f00b fcc5 	bl	800cc34 <iprintf>

	// send the feeder state to the lcd and update it
	switch (feeder.state) {
 80012aa:	4b19      	ldr	r3, [pc, #100]	@ (8001310 <main_isr+0x70>)
 80012ac:	781b      	ldrb	r3, [r3, #0]
 80012ae:	2b04      	cmp	r3, #4
 80012b0:	d82a      	bhi.n	8001308 <main_isr+0x68>
 80012b2:	a201      	add	r2, pc, #4	@ (adr r2, 80012b8 <main_isr+0x18>)
 80012b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012b8:	080012cd 	.word	0x080012cd
 80012bc:	080012d9 	.word	0x080012d9
 80012c0:	080012e5 	.word	0x080012e5
 80012c4:	080012f1 	.word	0x080012f1
 80012c8:	080012fd 	.word	0x080012fd
	case WAITING_FOR_SQUIRREL:
		printf("state -- waiting for squirrel\n\r");
 80012cc:	4811      	ldr	r0, [pc, #68]	@ (8001314 <main_isr+0x74>)
 80012ce:	f00b fcb1 	bl	800cc34 <iprintf>
		waiting_for_squirrel_isr();
 80012d2:	f000 f829 	bl	8001328 <waiting_for_squirrel_isr>
		break;
 80012d6:	e017      	b.n	8001308 <main_isr+0x68>
	case DETECTED_SQUIRREL:
		printf("state -- detected squirrel\n\r");
 80012d8:	480f      	ldr	r0, [pc, #60]	@ (8001318 <main_isr+0x78>)
 80012da:	f00b fcab 	bl	800cc34 <iprintf>
		detected_squirrel_isr();
 80012de:	f000 f84b 	bl	8001378 <detected_squirrel_isr>
		break;
 80012e2:	e011      	b.n	8001308 <main_isr+0x68>
	case DISPENSING:
		printf("state -- dispensing\n\r");
 80012e4:	480d      	ldr	r0, [pc, #52]	@ (800131c <main_isr+0x7c>)
 80012e6:	f00b fca5 	bl	800cc34 <iprintf>
		dispensing_isr();
 80012ea:	f000 f859 	bl	80013a0 <dispensing_isr>
		break;
 80012ee:	e00b      	b.n	8001308 <main_isr+0x68>
	case COOLDOWN:
		printf("state -- cooldown\n\r");
 80012f0:	480b      	ldr	r0, [pc, #44]	@ (8001320 <main_isr+0x80>)
 80012f2:	f00b fc9f 	bl	800cc34 <iprintf>
		cooldown_isr();
 80012f6:	f000 f89d 	bl	8001434 <cooldown_isr>
		break;
 80012fa:	e005      	b.n	8001308 <main_isr+0x68>
	case OUT_OF_FOOD:
		printf("state -- out of food\n\r");
 80012fc:	4809      	ldr	r0, [pc, #36]	@ (8001324 <main_isr+0x84>)
 80012fe:	f00b fc99 	bl	800cc34 <iprintf>
		out_of_food_isr();
 8001302:	f000 f8b7 	bl	8001474 <out_of_food_isr>
		break;
 8001306:	bf00      	nop
	}
}
 8001308:	bf00      	nop
 800130a:	bd80      	pop	{r7, pc}
 800130c:	0800ef64 	.word	0x0800ef64
 8001310:	20040510 	.word	0x20040510
 8001314:	0800ef84 	.word	0x0800ef84
 8001318:	0800efa4 	.word	0x0800efa4
 800131c:	0800efc4 	.word	0x0800efc4
 8001320:	0800efdc 	.word	0x0800efdc
 8001324:	0800eff0 	.word	0x0800eff0

08001328 <waiting_for_squirrel_isr>:

static void waiting_for_squirrel_isr() {
 8001328:	b580      	push	{r7, lr}
 800132a:	af00      	add	r7, sp, #0
	printf("Current Distance Reading: %f", get_cur_distance_average());
 800132c:	f000 f950 	bl	80015d0 <get_cur_distance_average>
 8001330:	ee10 3a10 	vmov	r3, s0
 8001334:	4618      	mov	r0, r3
 8001336:	f7ff f91f 	bl	8000578 <__aeabi_f2d>
 800133a:	4602      	mov	r2, r0
 800133c:	460b      	mov	r3, r1
 800133e:	480b      	ldr	r0, [pc, #44]	@ (800136c <waiting_for_squirrel_isr+0x44>)
 8001340:	f00b fc78 	bl	800cc34 <iprintf>

	if(get_cur_distance_average() > IR_DISTANCE_THRESHOLD) {
 8001344:	f000 f944 	bl	80015d0 <get_cur_distance_average>
 8001348:	eef0 7a40 	vmov.f32	s15, s0
 800134c:	eeb7 7a08 	vmov.f32	s14, #120	@ 0x3fc00000  1.5
 8001350:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001354:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001358:	dc00      	bgt.n	800135c <waiting_for_squirrel_isr+0x34>
		printf("DETECTED SQUIRREL!\n\r");
		feeder.state = DETECTED_SQUIRREL;
	}
}
 800135a:	e005      	b.n	8001368 <waiting_for_squirrel_isr+0x40>
		printf("DETECTED SQUIRREL!\n\r");
 800135c:	4804      	ldr	r0, [pc, #16]	@ (8001370 <waiting_for_squirrel_isr+0x48>)
 800135e:	f00b fc69 	bl	800cc34 <iprintf>
		feeder.state = DETECTED_SQUIRREL;
 8001362:	4b04      	ldr	r3, [pc, #16]	@ (8001374 <waiting_for_squirrel_isr+0x4c>)
 8001364:	2201      	movs	r2, #1
 8001366:	701a      	strb	r2, [r3, #0]
}
 8001368:	bf00      	nop
 800136a:	bd80      	pop	{r7, pc}
 800136c:	0800f008 	.word	0x0800f008
 8001370:	0800f028 	.word	0x0800f028
 8001374:	20040510 	.word	0x20040510

08001378 <detected_squirrel_isr>:

static void detected_squirrel_isr() {
 8001378:	b580      	push	{r7, lr}
 800137a:	af00      	add	r7, sp, #0
	feeder.squirrel_count++;
 800137c:	4b07      	ldr	r3, [pc, #28]	@ (800139c <detected_squirrel_isr+0x24>)
 800137e:	685b      	ldr	r3, [r3, #4]
 8001380:	3301      	adds	r3, #1
 8001382:	4a06      	ldr	r2, [pc, #24]	@ (800139c <detected_squirrel_isr+0x24>)
 8001384:	6053      	str	r3, [r2, #4]

	feeder.needs_to_take_picture = true;
 8001386:	4b05      	ldr	r3, [pc, #20]	@ (800139c <detected_squirrel_isr+0x24>)
 8001388:	2201      	movs	r2, #1
 800138a:	725a      	strb	r2, [r3, #9]

	motor_start();
 800138c:	f001 f8dc 	bl	8002548 <motor_start>

	feeder.state = DISPENSING;
 8001390:	4b02      	ldr	r3, [pc, #8]	@ (800139c <detected_squirrel_isr+0x24>)
 8001392:	2202      	movs	r2, #2
 8001394:	701a      	strb	r2, [r3, #0]
}
 8001396:	bf00      	nop
 8001398:	bd80      	pop	{r7, pc}
 800139a:	bf00      	nop
 800139c:	20040510 	.word	0x20040510

080013a0 <dispensing_isr>:

static uint32_t times_dispensed = 0;
static void dispensing_isr() {
 80013a0:	b580      	push	{r7, lr}
 80013a2:	af00      	add	r7, sp, #0
	printf("Times Dispensed: %d\n\r", times_dispensed);
 80013a4:	4b1d      	ldr	r3, [pc, #116]	@ (800141c <dispensing_isr+0x7c>)
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	4619      	mov	r1, r3
 80013aa:	481d      	ldr	r0, [pc, #116]	@ (8001420 <dispensing_isr+0x80>)
 80013ac:	f00b fc42 	bl	800cc34 <iprintf>
	printf("PS reading: %d,  Threshold: %d\n\r", ps_get_reading(), PS_FOOD_THRESHOLD);
 80013b0:	f000 fb54 	bl	8001a5c <ps_get_reading>
 80013b4:	4603      	mov	r3, r0
 80013b6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80013ba:	4619      	mov	r1, r3
 80013bc:	4819      	ldr	r0, [pc, #100]	@ (8001424 <dispensing_isr+0x84>)
 80013be:	f00b fc39 	bl	800cc34 <iprintf>

	if (ps_get_reading() >= PS_FOOD_THRESHOLD) {
 80013c2:	f000 fb4b 	bl	8001a5c <ps_get_reading>
 80013c6:	4603      	mov	r3, r0
 80013c8:	f241 3287 	movw	r2, #4999	@ 0x1387
 80013cc:	4293      	cmp	r3, r2
 80013ce:	dd0b      	ble.n	80013e8 <dispensing_isr+0x48>
		printf("Transitioning to COOLDOWN\n\r");
 80013d0:	4815      	ldr	r0, [pc, #84]	@ (8001428 <dispensing_isr+0x88>)
 80013d2:	f00b fc2f 	bl	800cc34 <iprintf>
		// Must have dispensed enough food
		motor_stop();
 80013d6:	f001 f8cb 	bl	8002570 <motor_stop>

		feeder.state = COOLDOWN;
 80013da:	4b14      	ldr	r3, [pc, #80]	@ (800142c <dispensing_isr+0x8c>)
 80013dc:	2203      	movs	r2, #3
 80013de:	701a      	strb	r2, [r3, #0]
		times_dispensed = 0;
 80013e0:	4b0e      	ldr	r3, [pc, #56]	@ (800141c <dispensing_isr+0x7c>)
 80013e2:	2200      	movs	r2, #0
 80013e4:	601a      	str	r2, [r3, #0]

		return;
 80013e6:	e017      	b.n	8001418 <dispensing_isr+0x78>
	}

	if (times_dispensed >= MAX_DISPENSE_ITERATIONS) {
 80013e8:	4b0c      	ldr	r3, [pc, #48]	@ (800141c <dispensing_isr+0x7c>)
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	2b04      	cmp	r3, #4
 80013ee:	d90b      	bls.n	8001408 <dispensing_isr+0x68>
		printf("Transitioning to out_of_food state\n\r");
 80013f0:	480f      	ldr	r0, [pc, #60]	@ (8001430 <dispensing_isr+0x90>)
 80013f2:	f00b fc1f 	bl	800cc34 <iprintf>
		// has dispensed 5 times on this iteration already -- out of food
		motor_stop();
 80013f6:	f001 f8bb 	bl	8002570 <motor_stop>

		feeder.state = OUT_OF_FOOD;
 80013fa:	4b0c      	ldr	r3, [pc, #48]	@ (800142c <dispensing_isr+0x8c>)
 80013fc:	2204      	movs	r2, #4
 80013fe:	701a      	strb	r2, [r3, #0]
		times_dispensed = 0;
 8001400:	4b06      	ldr	r3, [pc, #24]	@ (800141c <dispensing_isr+0x7c>)
 8001402:	2200      	movs	r2, #0
 8001404:	601a      	str	r2, [r3, #0]

		return;
 8001406:	e007      	b.n	8001418 <dispensing_isr+0x78>
	}

	// Down here is "average" use case -- needs to continue dispensing
	++times_dispensed;
 8001408:	4b04      	ldr	r3, [pc, #16]	@ (800141c <dispensing_isr+0x7c>)
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	3301      	adds	r3, #1
 800140e:	4a03      	ldr	r2, [pc, #12]	@ (800141c <dispensing_isr+0x7c>)
 8001410:	6013      	str	r3, [r2, #0]

	// Stay in the same state
	feeder.state = DISPENSING;
 8001412:	4b06      	ldr	r3, [pc, #24]	@ (800142c <dispensing_isr+0x8c>)
 8001414:	2202      	movs	r2, #2
 8001416:	701a      	strb	r2, [r3, #0]
}
 8001418:	bd80      	pop	{r7, pc}
 800141a:	bf00      	nop
 800141c:	2004051c 	.word	0x2004051c
 8001420:	0800f040 	.word	0x0800f040
 8001424:	0800f058 	.word	0x0800f058
 8001428:	0800f07c 	.word	0x0800f07c
 800142c:	20040510 	.word	0x20040510
 8001430:	0800f098 	.word	0x0800f098

08001434 <cooldown_isr>:

/*
 * Prevents the system from dispensing food over and over again
 */
static uint32_t cooldown_cur_iteration = 0;
static void cooldown_isr(void) {
 8001434:	b580      	push	{r7, lr}
 8001436:	af00      	add	r7, sp, #0
	cooldown_cur_iteration += 1;
 8001438:	4b0b      	ldr	r3, [pc, #44]	@ (8001468 <cooldown_isr+0x34>)
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	3301      	adds	r3, #1
 800143e:	4a0a      	ldr	r2, [pc, #40]	@ (8001468 <cooldown_isr+0x34>)
 8001440:	6013      	str	r3, [r2, #0]

	printf("Current cooldown iteration: %d\n\r", cooldown_cur_iteration);
 8001442:	4b09      	ldr	r3, [pc, #36]	@ (8001468 <cooldown_isr+0x34>)
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	4619      	mov	r1, r3
 8001448:	4808      	ldr	r0, [pc, #32]	@ (800146c <cooldown_isr+0x38>)
 800144a:	f00b fbf3 	bl	800cc34 <iprintf>

	if (cooldown_cur_iteration == COOLDOWN_ISR_ITERATIONS) {
 800144e:	4b06      	ldr	r3, [pc, #24]	@ (8001468 <cooldown_isr+0x34>)
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	2b14      	cmp	r3, #20
 8001454:	d105      	bne.n	8001462 <cooldown_isr+0x2e>
		cooldown_cur_iteration = 0;
 8001456:	4b04      	ldr	r3, [pc, #16]	@ (8001468 <cooldown_isr+0x34>)
 8001458:	2200      	movs	r2, #0
 800145a:	601a      	str	r2, [r3, #0]
		feeder.state = WAITING_FOR_SQUIRREL;
 800145c:	4b04      	ldr	r3, [pc, #16]	@ (8001470 <cooldown_isr+0x3c>)
 800145e:	2200      	movs	r2, #0
 8001460:	701a      	strb	r2, [r3, #0]
	}
}
 8001462:	bf00      	nop
 8001464:	bd80      	pop	{r7, pc}
 8001466:	bf00      	nop
 8001468:	20040520 	.word	0x20040520
 800146c:	0800f0c0 	.word	0x0800f0c0
 8001470:	20040510 	.word	0x20040510

08001474 <out_of_food_isr>:

// In order to reset the feeder, just put your hand on the pressure sensor
static void out_of_food_isr() {	// We don't have a great way to determine when food is added back
 8001474:	b580      	push	{r7, lr}
 8001476:	af00      	add	r7, sp, #0
	feeder.out_of_food = true;
 8001478:	4b0c      	ldr	r3, [pc, #48]	@ (80014ac <out_of_food_isr+0x38>)
 800147a:	2201      	movs	r2, #1
 800147c:	721a      	strb	r2, [r3, #8]

	printf("Current PS Reading: %d\n\r", ps_get_reading());
 800147e:	f000 faed 	bl	8001a5c <ps_get_reading>
 8001482:	4603      	mov	r3, r0
 8001484:	4619      	mov	r1, r3
 8001486:	480a      	ldr	r0, [pc, #40]	@ (80014b0 <out_of_food_isr+0x3c>)
 8001488:	f00b fbd4 	bl	800cc34 <iprintf>

	if (ps_get_reading() > PS_RESET_THRESHOLD) {
 800148c:	f000 fae6 	bl	8001a5c <ps_get_reading>
 8001490:	4603      	mov	r3, r0
 8001492:	f242 7210 	movw	r2, #10000	@ 0x2710
 8001496:	4293      	cmp	r3, r2
 8001498:	dd05      	ble.n	80014a6 <out_of_food_isr+0x32>
		feeder.out_of_food = false;
 800149a:	4b04      	ldr	r3, [pc, #16]	@ (80014ac <out_of_food_isr+0x38>)
 800149c:	2200      	movs	r2, #0
 800149e:	721a      	strb	r2, [r3, #8]
		feeder.state = WAITING_FOR_SQUIRREL;
 80014a0:	4b02      	ldr	r3, [pc, #8]	@ (80014ac <out_of_food_isr+0x38>)
 80014a2:	2200      	movs	r2, #0
 80014a4:	701a      	strb	r2, [r3, #0]
	}
}
 80014a6:	bf00      	nop
 80014a8:	bd80      	pop	{r7, pc}
 80014aa:	bf00      	nop
 80014ac:	20040510 	.word	0x20040510
 80014b0:	0800f0e4 	.word	0x0800f0e4

080014b4 <get_feeder>:

Feeder *get_feeder() {
 80014b4:	b480      	push	{r7}
 80014b6:	af00      	add	r7, sp, #0
	return &feeder;
 80014b8:	4b02      	ldr	r3, [pc, #8]	@ (80014c4 <get_feeder+0x10>)
}
 80014ba:	4618      	mov	r0, r3
 80014bc:	46bd      	mov	sp, r7
 80014be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c2:	4770      	bx	lr
 80014c4:	20040510 	.word	0x20040510

080014c8 <ir_sensor_init>:

static float distance_measurements[NUM_MEASUREMENTS_TO_AVG];
static uint8_t distance_idx = 0;


void ir_sensor_init() {
 80014c8:	b580      	push	{r7, lr}
 80014ca:	b082      	sub	sp, #8
 80014cc:	af00      	add	r7, sp, #0
	printf("Initializing IR Sensor...");
 80014ce:	480c      	ldr	r0, [pc, #48]	@ (8001500 <ir_sensor_init+0x38>)
 80014d0:	f00b fbb0 	bl	800cc34 <iprintf>
	// make sure doesn't auto trigger without readings
	for (uint8_t i = 0; i < NUM_MEASUREMENTS_TO_AVG; i++) {
 80014d4:	2300      	movs	r3, #0
 80014d6:	71fb      	strb	r3, [r7, #7]
 80014d8:	e008      	b.n	80014ec <ir_sensor_init+0x24>
		distance_measurements[i] = 1000;
 80014da:	79fb      	ldrb	r3, [r7, #7]
 80014dc:	4a09      	ldr	r2, [pc, #36]	@ (8001504 <ir_sensor_init+0x3c>)
 80014de:	009b      	lsls	r3, r3, #2
 80014e0:	4413      	add	r3, r2
 80014e2:	4a09      	ldr	r2, [pc, #36]	@ (8001508 <ir_sensor_init+0x40>)
 80014e4:	601a      	str	r2, [r3, #0]
	for (uint8_t i = 0; i < NUM_MEASUREMENTS_TO_AVG; i++) {
 80014e6:	79fb      	ldrb	r3, [r7, #7]
 80014e8:	3301      	adds	r3, #1
 80014ea:	71fb      	strb	r3, [r7, #7]
 80014ec:	79fb      	ldrb	r3, [r7, #7]
 80014ee:	2b07      	cmp	r3, #7
 80014f0:	d9f3      	bls.n	80014da <ir_sensor_init+0x12>
	}
	printf(" Successful!\n\r");
 80014f2:	4806      	ldr	r0, [pc, #24]	@ (800150c <ir_sensor_init+0x44>)
 80014f4:	f00b fb9e 	bl	800cc34 <iprintf>
}
 80014f8:	bf00      	nop
 80014fa:	3708      	adds	r7, #8
 80014fc:	46bd      	mov	sp, r7
 80014fe:	bd80      	pop	{r7, pc}
 8001500:	0800f100 	.word	0x0800f100
 8001504:	20040524 	.word	0x20040524
 8001508:	447a0000 	.word	0x447a0000
 800150c:	0800f11c 	.word	0x0800f11c

08001510 <read_distance>:

static float read_distance() {
 8001510:	b580      	push	{r7, lr}
 8001512:	b084      	sub	sp, #16
 8001514:	af00      	add	r7, sp, #0
	 uint32_t ADC_VAL = 0;
 8001516:	2300      	movs	r3, #0
 8001518:	60fb      	str	r3, [r7, #12]

	 HAL_ADC_Start(&IR_ADC_HANDLE);//start conversion
 800151a:	481b      	ldr	r0, [pc, #108]	@ (8001588 <read_distance+0x78>)
 800151c:	f002 fb58 	bl	8003bd0 <HAL_ADC_Start>
	 HAL_ADC_PollForConversion(&IR_ADC_HANDLE, 0xFFFFFFFF);//wait for conversion to finish
 8001520:	f04f 31ff 	mov.w	r1, #4294967295
 8001524:	4818      	ldr	r0, [pc, #96]	@ (8001588 <read_distance+0x78>)
 8001526:	f002 fbb6 	bl	8003c96 <HAL_ADC_PollForConversion>
	 ADC_VAL = HAL_ADC_GetValue(&IR_ADC_HANDLE);//retrieve value
 800152a:	4817      	ldr	r0, [pc, #92]	@ (8001588 <read_distance+0x78>)
 800152c:	f002 fc42 	bl	8003db4 <HAL_ADC_GetValue>
 8001530:	60f8      	str	r0, [r7, #12]

	 float voltage = (3.3* ADC_VAL)/4025.0;
 8001532:	68f8      	ldr	r0, [r7, #12]
 8001534:	f7fe fffe 	bl	8000534 <__aeabi_ui2d>
 8001538:	a30f      	add	r3, pc, #60	@ (adr r3, 8001578 <read_distance+0x68>)
 800153a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800153e:	f7ff f873 	bl	8000628 <__aeabi_dmul>
 8001542:	4602      	mov	r2, r0
 8001544:	460b      	mov	r3, r1
 8001546:	4610      	mov	r0, r2
 8001548:	4619      	mov	r1, r3
 800154a:	a30d      	add	r3, pc, #52	@ (adr r3, 8001580 <read_distance+0x70>)
 800154c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001550:	f7ff f994 	bl	800087c <__aeabi_ddiv>
 8001554:	4602      	mov	r2, r0
 8001556:	460b      	mov	r3, r1
 8001558:	4610      	mov	r0, r2
 800155a:	4619      	mov	r1, r3
 800155c:	f7ff fb3c 	bl	8000bd8 <__aeabi_d2f>
 8001560:	4603      	mov	r3, r0
 8001562:	60bb      	str	r3, [r7, #8]

	 // TODO  - special conversion if we need to
	 float distance = voltage;
 8001564:	68bb      	ldr	r3, [r7, #8]
 8001566:	607b      	str	r3, [r7, #4]

	 return distance;
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	ee07 3a90 	vmov	s15, r3
}
 800156e:	eeb0 0a67 	vmov.f32	s0, s15
 8001572:	3710      	adds	r7, #16
 8001574:	46bd      	mov	sp, r7
 8001576:	bd80      	pop	{r7, pc}
 8001578:	66666666 	.word	0x66666666
 800157c:	400a6666 	.word	0x400a6666
 8001580:	00000000 	.word	0x00000000
 8001584:	40af7200 	.word	0x40af7200
 8001588:	20040558 	.word	0x20040558

0800158c <ir_sensor_interrupt_routine>:

void ir_sensor_interrupt_routine() {
 800158c:	b580      	push	{r7, lr}
 800158e:	b082      	sub	sp, #8
 8001590:	af00      	add	r7, sp, #0
	float curr = read_distance();
 8001592:	f7ff ffbd 	bl	8001510 <read_distance>
 8001596:	ed87 0a01 	vstr	s0, [r7, #4]

	distance_measurements[distance_idx++] = curr;
 800159a:	4b0b      	ldr	r3, [pc, #44]	@ (80015c8 <ir_sensor_interrupt_routine+0x3c>)
 800159c:	781b      	ldrb	r3, [r3, #0]
 800159e:	1c5a      	adds	r2, r3, #1
 80015a0:	b2d1      	uxtb	r1, r2
 80015a2:	4a09      	ldr	r2, [pc, #36]	@ (80015c8 <ir_sensor_interrupt_routine+0x3c>)
 80015a4:	7011      	strb	r1, [r2, #0]
 80015a6:	4a09      	ldr	r2, [pc, #36]	@ (80015cc <ir_sensor_interrupt_routine+0x40>)
 80015a8:	009b      	lsls	r3, r3, #2
 80015aa:	4413      	add	r3, r2
 80015ac:	687a      	ldr	r2, [r7, #4]
 80015ae:	601a      	str	r2, [r3, #0]
	distance_idx %= NUM_MEASUREMENTS_TO_AVG;
 80015b0:	4b05      	ldr	r3, [pc, #20]	@ (80015c8 <ir_sensor_interrupt_routine+0x3c>)
 80015b2:	781b      	ldrb	r3, [r3, #0]
 80015b4:	f003 0307 	and.w	r3, r3, #7
 80015b8:	b2da      	uxtb	r2, r3
 80015ba:	4b03      	ldr	r3, [pc, #12]	@ (80015c8 <ir_sensor_interrupt_routine+0x3c>)
 80015bc:	701a      	strb	r2, [r3, #0]
}
 80015be:	bf00      	nop
 80015c0:	3708      	adds	r7, #8
 80015c2:	46bd      	mov	sp, r7
 80015c4:	bd80      	pop	{r7, pc}
 80015c6:	bf00      	nop
 80015c8:	20040544 	.word	0x20040544
 80015cc:	20040524 	.word	0x20040524

080015d0 <get_cur_distance_average>:

float get_cur_distance_average() {
 80015d0:	b480      	push	{r7}
 80015d2:	b083      	sub	sp, #12
 80015d4:	af00      	add	r7, sp, #0
	float ttl = 0;
 80015d6:	f04f 0300 	mov.w	r3, #0
 80015da:	607b      	str	r3, [r7, #4]
	for (uint8_t i = 0; i < NUM_MEASUREMENTS_TO_AVG; i++) {
 80015dc:	2300      	movs	r3, #0
 80015de:	70fb      	strb	r3, [r7, #3]
 80015e0:	e00e      	b.n	8001600 <get_cur_distance_average+0x30>
		ttl += distance_measurements[i];
 80015e2:	78fb      	ldrb	r3, [r7, #3]
 80015e4:	4a0f      	ldr	r2, [pc, #60]	@ (8001624 <get_cur_distance_average+0x54>)
 80015e6:	009b      	lsls	r3, r3, #2
 80015e8:	4413      	add	r3, r2
 80015ea:	edd3 7a00 	vldr	s15, [r3]
 80015ee:	ed97 7a01 	vldr	s14, [r7, #4]
 80015f2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80015f6:	edc7 7a01 	vstr	s15, [r7, #4]
	for (uint8_t i = 0; i < NUM_MEASUREMENTS_TO_AVG; i++) {
 80015fa:	78fb      	ldrb	r3, [r7, #3]
 80015fc:	3301      	adds	r3, #1
 80015fe:	70fb      	strb	r3, [r7, #3]
 8001600:	78fb      	ldrb	r3, [r7, #3]
 8001602:	2b07      	cmp	r3, #7
 8001604:	d9ed      	bls.n	80015e2 <get_cur_distance_average+0x12>
	}

	return ttl / NUM_MEASUREMENTS_TO_AVG;
 8001606:	edd7 7a01 	vldr	s15, [r7, #4]
 800160a:	eeb2 7a00 	vmov.f32	s14, #32	@ 0x41000000  8.0
 800160e:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001612:	eef0 7a66 	vmov.f32	s15, s13
}
 8001616:	eeb0 0a67 	vmov.f32	s0, s15
 800161a:	370c      	adds	r7, #12
 800161c:	46bd      	mov	sp, r7
 800161e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001622:	4770      	bx	lr
 8001624:	20040524 	.word	0x20040524

08001628 <lcd_between>:
	ILI9341_Init();

	lcd_feeder_ref = feeder;
}

static void lcd_between(){
 8001628:	b580      	push	{r7, lr}
 800162a:	af00      	add	r7, sp, #0
//	HAL_Delay(1000);
	ILI9341_FillScreen(ILI9341_WHITE);
 800162c:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8001630:	f001 febc 	bl	80033ac <ILI9341_FillScreen>
}
 8001634:	bf00      	nop
 8001636:	bd80      	pop	{r7, pc}

08001638 <squirrel_clip>:




void squirrel_clip() {
 8001638:	b580      	push	{r7, lr}
 800163a:	b082      	sub	sp, #8
 800163c:	af02      	add	r7, sp, #8
	ILI9341_DrawImage((ILI9341_WIDTH - 320)/2,(ILI9341_HEIGHT-240)/2,320,240,(const uint16_t*)squirrelclip);
 800163e:	4b07      	ldr	r3, [pc, #28]	@ (800165c <squirrel_clip+0x24>)
 8001640:	9300      	str	r3, [sp, #0]
 8001642:	23f0      	movs	r3, #240	@ 0xf0
 8001644:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8001648:	2100      	movs	r1, #0
 800164a:	2000      	movs	r0, #0
 800164c:	f001 fec0 	bl	80033d0 <ILI9341_DrawImage>
	LcdState = SQUIRREL_RES;
 8001650:	4b03      	ldr	r3, [pc, #12]	@ (8001660 <squirrel_clip+0x28>)
 8001652:	2201      	movs	r2, #1
 8001654:	701a      	strb	r2, [r3, #0]
}
 8001656:	bf00      	nop
 8001658:	46bd      	mov	sp, r7
 800165a:	bd80      	pop	{r7, pc}
 800165c:	080306f4 	.word	0x080306f4
 8001660:	2004054c 	.word	0x2004054c

08001664 <squirrel_res>:

void squirrel_res() {
 8001664:	b580      	push	{r7, lr}
 8001666:	b082      	sub	sp, #8
 8001668:	af02      	add	r7, sp, #8
	ILI9341_DrawImage((ILI9341_WIDTH - 320)/2,(ILI9341_HEIGHT-213)/2,320,213,(const uint16_t*)squirrelres);
 800166a:	4b07      	ldr	r3, [pc, #28]	@ (8001688 <squirrel_res+0x24>)
 800166c:	9300      	str	r3, [sp, #0]
 800166e:	23d5      	movs	r3, #213	@ 0xd5
 8001670:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8001674:	210d      	movs	r1, #13
 8001676:	2000      	movs	r0, #0
 8001678:	f001 feaa 	bl	80033d0 <ILI9341_DrawImage>
	LcdState = M_LOGO;
 800167c:	4b03      	ldr	r3, [pc, #12]	@ (800168c <squirrel_res+0x28>)
 800167e:	2202      	movs	r2, #2
 8001680:	701a      	strb	r2, [r3, #0]
}
 8001682:	bf00      	nop
 8001684:	46bd      	mov	sp, r7
 8001686:	bd80      	pop	{r7, pc}
 8001688:	0800f274 	.word	0x0800f274
 800168c:	2004054c 	.word	0x2004054c

08001690 <m_logo>:

void m_logo() {
 8001690:	b580      	push	{r7, lr}
 8001692:	b082      	sub	sp, #8
 8001694:	af02      	add	r7, sp, #8
	ILI9341_DrawImage((ILI9341_WIDTH - 320)/2,(ILI9341_HEIGHT-203)/2,320,203,(const uint16_t*)MLogo);
 8001696:	4b07      	ldr	r3, [pc, #28]	@ (80016b4 <m_logo+0x24>)
 8001698:	9300      	str	r3, [sp, #0]
 800169a:	23cb      	movs	r3, #203	@ 0xcb
 800169c:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 80016a0:	2112      	movs	r1, #18
 80016a2:	2000      	movs	r0, #0
 80016a4:	f001 fe94 	bl	80033d0 <ILI9341_DrawImage>
	LcdState = STATISTICS;
 80016a8:	4b03      	ldr	r3, [pc, #12]	@ (80016b8 <m_logo+0x28>)
 80016aa:	2203      	movs	r2, #3
 80016ac:	701a      	strb	r2, [r3, #0]
}
 80016ae:	bf00      	nop
 80016b0:	46bd      	mov	sp, r7
 80016b2:	bd80      	pop	{r7, pc}
 80016b4:	08055ef4 	.word	0x08055ef4
 80016b8:	2004054c 	.word	0x2004054c

080016bc <display_stats>:

void display_stats() {
 80016bc:	b580      	push	{r7, lr}
 80016be:	b098      	sub	sp, #96	@ 0x60
 80016c0:	af04      	add	r7, sp, #16
	const char* team1 = "FEED";
 80016c2:	4b49      	ldr	r3, [pc, #292]	@ (80017e8 <display_stats+0x12c>)
 80016c4:	64fb      	str	r3, [r7, #76]	@ 0x4c
	const char* team2 = "THE";
 80016c6:	4b49      	ldr	r3, [pc, #292]	@ (80017ec <display_stats+0x130>)
 80016c8:	64bb      	str	r3, [r7, #72]	@ 0x48
	const char* team3 = "SQUIRRELS";
 80016ca:	4b49      	ldr	r3, [pc, #292]	@ (80017f0 <display_stats+0x134>)
 80016cc:	647b      	str	r3, [r7, #68]	@ 0x44
	const char* class = "FROM EECS 373";
 80016ce:	4b49      	ldr	r3, [pc, #292]	@ (80017f4 <display_stats+0x138>)
 80016d0:	643b      	str	r3, [r7, #64]	@ 0x40
	const char* linebrk = "-*-*-*-*-*-";
 80016d2:	4b49      	ldr	r3, [pc, #292]	@ (80017f8 <display_stats+0x13c>)
 80016d4:	63fb      	str	r3, [r7, #60]	@ 0x3c

	// Needs help
	char str_squirrels_fed[20];
	sprintf(str_squirrels_fed, "Squirrels Fed: %lu", lcd_feeder_ref->squirrel_count);
 80016d6:	4b49      	ldr	r3, [pc, #292]	@ (80017fc <display_stats+0x140>)
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	685a      	ldr	r2, [r3, #4]
 80016dc:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80016e0:	4947      	ldr	r1, [pc, #284]	@ (8001800 <display_stats+0x144>)
 80016e2:	4618      	mov	r0, r3
 80016e4:	f00b fab8 	bl	800cc58 <siprintf>

//	const char* squcount = strcat("Squirrels Fed: ", strSquirrels);
//	const char* flevels = strcat("Food Dispensed: ", strWeight);

	// FEED THE SQUIRRELS FROM EECS 383 -*-*-*-*-*
	ILI9341_WriteString(10, 10, team1, Font_16x26, ILI9341_YELLOW, ILI9341_BLUE);
 80016e8:	4b46      	ldr	r3, [pc, #280]	@ (8001804 <display_stats+0x148>)
 80016ea:	221f      	movs	r2, #31
 80016ec:	9202      	str	r2, [sp, #8]
 80016ee:	f64f 72e0 	movw	r2, #65504	@ 0xffe0
 80016f2:	9201      	str	r2, [sp, #4]
 80016f4:	685a      	ldr	r2, [r3, #4]
 80016f6:	9200      	str	r2, [sp, #0]
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80016fc:	210a      	movs	r1, #10
 80016fe:	200a      	movs	r0, #10
 8001700:	f001 fd9a 	bl	8003238 <ILI9341_WriteString>
	ILI9341_WriteString(10, 40, team2, Font_16x26, ILI9341_YELLOW, ILI9341_BLUE);
 8001704:	4b3f      	ldr	r3, [pc, #252]	@ (8001804 <display_stats+0x148>)
 8001706:	221f      	movs	r2, #31
 8001708:	9202      	str	r2, [sp, #8]
 800170a:	f64f 72e0 	movw	r2, #65504	@ 0xffe0
 800170e:	9201      	str	r2, [sp, #4]
 8001710:	685a      	ldr	r2, [r3, #4]
 8001712:	9200      	str	r2, [sp, #0]
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8001718:	2128      	movs	r1, #40	@ 0x28
 800171a:	200a      	movs	r0, #10
 800171c:	f001 fd8c 	bl	8003238 <ILI9341_WriteString>
	ILI9341_WriteString(10, 70, team3, Font_16x26, ILI9341_YELLOW, ILI9341_BLUE);
 8001720:	4b38      	ldr	r3, [pc, #224]	@ (8001804 <display_stats+0x148>)
 8001722:	221f      	movs	r2, #31
 8001724:	9202      	str	r2, [sp, #8]
 8001726:	f64f 72e0 	movw	r2, #65504	@ 0xffe0
 800172a:	9201      	str	r2, [sp, #4]
 800172c:	685a      	ldr	r2, [r3, #4]
 800172e:	9200      	str	r2, [sp, #0]
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001734:	2146      	movs	r1, #70	@ 0x46
 8001736:	200a      	movs	r0, #10
 8001738:	f001 fd7e 	bl	8003238 <ILI9341_WriteString>
	ILI9341_WriteString(10, 100, class, Font_11x18, ILI9341_YELLOW, ILI9341_BLUE);
 800173c:	4b32      	ldr	r3, [pc, #200]	@ (8001808 <display_stats+0x14c>)
 800173e:	221f      	movs	r2, #31
 8001740:	9202      	str	r2, [sp, #8]
 8001742:	f64f 72e0 	movw	r2, #65504	@ 0xffe0
 8001746:	9201      	str	r2, [sp, #4]
 8001748:	685a      	ldr	r2, [r3, #4]
 800174a:	9200      	str	r2, [sp, #0]
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8001750:	2164      	movs	r1, #100	@ 0x64
 8001752:	200a      	movs	r0, #10
 8001754:	f001 fd70 	bl	8003238 <ILI9341_WriteString>
	ILI9341_WriteString(10, 130, linebrk, Font_11x18, ILI9341_YELLOW, ILI9341_BLUE);
 8001758:	4b2b      	ldr	r3, [pc, #172]	@ (8001808 <display_stats+0x14c>)
 800175a:	221f      	movs	r2, #31
 800175c:	9202      	str	r2, [sp, #8]
 800175e:	f64f 72e0 	movw	r2, #65504	@ 0xffe0
 8001762:	9201      	str	r2, [sp, #4]
 8001764:	685a      	ldr	r2, [r3, #4]
 8001766:	9200      	str	r2, [sp, #0]
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800176c:	2182      	movs	r1, #130	@ 0x82
 800176e:	200a      	movs	r0, #10
 8001770:	f001 fd62 	bl	8003238 <ILI9341_WriteString>

	// Squirrels Fed: squcount
	// Food Dispensed: strWeight
	ILI9341_WriteString(10, 160, str_squirrels_fed, Font_11x18, ILI9341_YELLOW, ILI9341_BLUE);
 8001774:	4b24      	ldr	r3, [pc, #144]	@ (8001808 <display_stats+0x14c>)
 8001776:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 800177a:	221f      	movs	r2, #31
 800177c:	9202      	str	r2, [sp, #8]
 800177e:	f64f 72e0 	movw	r2, #65504	@ 0xffe0
 8001782:	9201      	str	r2, [sp, #4]
 8001784:	685a      	ldr	r2, [r3, #4]
 8001786:	9200      	str	r2, [sp, #0]
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	460a      	mov	r2, r1
 800178c:	21a0      	movs	r1, #160	@ 0xa0
 800178e:	200a      	movs	r0, #10
 8001790:	f001 fd52 	bl	8003238 <ILI9341_WriteString>
//	ILI9341_WriteString(10, 190, flevels, Font_11x18, ILI9341_YELLOW, ILI9341_BLUE);

	// DISPLAY CAMERA STATUS
	char camera_ready[40];
	if (camera_get_ready()) {
 8001794:	f7ff fd20 	bl	80011d8 <camera_get_ready>
 8001798:	4603      	mov	r3, r0
 800179a:	2b00      	cmp	r3, #0
 800179c:	d005      	beq.n	80017aa <display_stats+0xee>
		sprintf(camera_ready, "Camera: Ready");
 800179e:	463b      	mov	r3, r7
 80017a0:	491a      	ldr	r1, [pc, #104]	@ (800180c <display_stats+0x150>)
 80017a2:	4618      	mov	r0, r3
 80017a4:	f00b fa58 	bl	800cc58 <siprintf>
 80017a8:	e007      	b.n	80017ba <display_stats+0xfe>
	} else {
		sprintf(camera_ready, "Camera: %lu%% Done", camera_get_percent_done());
 80017aa:	f7ff fcdf 	bl	800116c <camera_get_percent_done>
 80017ae:	4602      	mov	r2, r0
 80017b0:	463b      	mov	r3, r7
 80017b2:	4917      	ldr	r1, [pc, #92]	@ (8001810 <display_stats+0x154>)
 80017b4:	4618      	mov	r0, r3
 80017b6:	f00b fa4f 	bl	800cc58 <siprintf>
	}

	ILI9341_WriteString(10, 190, camera_ready, Font_11x18, ILI9341_YELLOW, ILI9341_BLUE);
 80017ba:	4b13      	ldr	r3, [pc, #76]	@ (8001808 <display_stats+0x14c>)
 80017bc:	4639      	mov	r1, r7
 80017be:	221f      	movs	r2, #31
 80017c0:	9202      	str	r2, [sp, #8]
 80017c2:	f64f 72e0 	movw	r2, #65504	@ 0xffe0
 80017c6:	9201      	str	r2, [sp, #4]
 80017c8:	685a      	ldr	r2, [r3, #4]
 80017ca:	9200      	str	r2, [sp, #0]
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	460a      	mov	r2, r1
 80017d0:	21be      	movs	r1, #190	@ 0xbe
 80017d2:	200a      	movs	r0, #10
 80017d4:	f001 fd30 	bl	8003238 <ILI9341_WriteString>

	LcdState = SQUIRREL_CLIP;
 80017d8:	4b0e      	ldr	r3, [pc, #56]	@ (8001814 <display_stats+0x158>)
 80017da:	2200      	movs	r2, #0
 80017dc:	701a      	strb	r2, [r3, #0]
}
 80017de:	bf00      	nop
 80017e0:	3750      	adds	r7, #80	@ 0x50
 80017e2:	46bd      	mov	sp, r7
 80017e4:	bd80      	pop	{r7, pc}
 80017e6:	bf00      	nop
 80017e8:	0800f12c 	.word	0x0800f12c
 80017ec:	0800f134 	.word	0x0800f134
 80017f0:	0800f138 	.word	0x0800f138
 80017f4:	0800f144 	.word	0x0800f144
 80017f8:	0800f154 	.word	0x0800f154
 80017fc:	20040548 	.word	0x20040548
 8001800:	0800f160 	.word	0x0800f160
 8001804:	20040094 	.word	0x20040094
 8001808:	2004008c 	.word	0x2004008c
 800180c:	0800f174 	.word	0x0800f174
 8001810:	0800f184 	.word	0x0800f184
 8001814:	2004054c 	.word	0x2004054c

08001818 <display_out_of_food>:

// DISPLAY OUT OF FOOD WARNING
void display_out_of_food() {
 8001818:	b580      	push	{r7, lr}
 800181a:	b086      	sub	sp, #24
 800181c:	af04      	add	r7, sp, #16
	const char* out_of_food_str = "!! OUT OF FOOD !!";
 800181e:	4b0e      	ldr	r3, [pc, #56]	@ (8001858 <display_out_of_food+0x40>)
 8001820:	607b      	str	r3, [r7, #4]
	ILI9341_WriteString(10, 70, out_of_food_str, Font_16x26, ILI9341_YELLOW, ILI9341_BLUE);
 8001822:	4b0e      	ldr	r3, [pc, #56]	@ (800185c <display_out_of_food+0x44>)
 8001824:	221f      	movs	r2, #31
 8001826:	9202      	str	r2, [sp, #8]
 8001828:	f64f 72e0 	movw	r2, #65504	@ 0xffe0
 800182c:	9201      	str	r2, [sp, #4]
 800182e:	685a      	ldr	r2, [r3, #4]
 8001830:	9200      	str	r2, [sp, #0]
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	687a      	ldr	r2, [r7, #4]
 8001836:	2146      	movs	r1, #70	@ 0x46
 8001838:	200a      	movs	r0, #10
 800183a:	f001 fcfd 	bl	8003238 <ILI9341_WriteString>

	if (lcd_feeder_ref->state != OUT_OF_FOOD) {
 800183e:	4b08      	ldr	r3, [pc, #32]	@ (8001860 <display_out_of_food+0x48>)
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	781b      	ldrb	r3, [r3, #0]
 8001844:	2b04      	cmp	r3, #4
 8001846:	d002      	beq.n	800184e <display_out_of_food+0x36>
		LcdState = STATISTICS;
 8001848:	4b06      	ldr	r3, [pc, #24]	@ (8001864 <display_out_of_food+0x4c>)
 800184a:	2203      	movs	r2, #3
 800184c:	701a      	strb	r2, [r3, #0]
	}
}
 800184e:	bf00      	nop
 8001850:	3708      	adds	r7, #8
 8001852:	46bd      	mov	sp, r7
 8001854:	bd80      	pop	{r7, pc}
 8001856:	bf00      	nop
 8001858:	0800f198 	.word	0x0800f198
 800185c:	20040094 	.word	0x20040094
 8001860:	20040548 	.word	0x20040548
 8001864:	2004054c 	.word	0x2004054c

08001868 <lcd_isr>:

// MAIN LCD INTERRUPT SERVICE ROUTINE
void lcd_isr() {
 8001868:	b580      	push	{r7, lr}
 800186a:	af00      	add	r7, sp, #0
	lcd_between();
 800186c:	f7ff fedc 	bl	8001628 <lcd_between>

	if (lcd_feeder_ref->state == OUT_OF_FOOD) {
 8001870:	4b15      	ldr	r3, [pc, #84]	@ (80018c8 <lcd_isr+0x60>)
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	781b      	ldrb	r3, [r3, #0]
 8001876:	2b04      	cmp	r3, #4
 8001878:	d102      	bne.n	8001880 <lcd_isr+0x18>
		LcdState = OUT_OF_FOOD_WARNING;
 800187a:	4b14      	ldr	r3, [pc, #80]	@ (80018cc <lcd_isr+0x64>)
 800187c:	2204      	movs	r2, #4
 800187e:	701a      	strb	r2, [r3, #0]
	}

	switch(LcdState) {
 8001880:	4b12      	ldr	r3, [pc, #72]	@ (80018cc <lcd_isr+0x64>)
 8001882:	781b      	ldrb	r3, [r3, #0]
 8001884:	2b04      	cmp	r3, #4
 8001886:	d81c      	bhi.n	80018c2 <lcd_isr+0x5a>
 8001888:	a201      	add	r2, pc, #4	@ (adr r2, 8001890 <lcd_isr+0x28>)
 800188a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800188e:	bf00      	nop
 8001890:	080018a5 	.word	0x080018a5
 8001894:	080018ab 	.word	0x080018ab
 8001898:	080018b1 	.word	0x080018b1
 800189c:	080018b7 	.word	0x080018b7
 80018a0:	080018bd 	.word	0x080018bd
	case SQUIRREL_CLIP:
		squirrel_clip();
 80018a4:	f7ff fec8 	bl	8001638 <squirrel_clip>
		break;
 80018a8:	e00b      	b.n	80018c2 <lcd_isr+0x5a>
	case SQUIRREL_RES:
		squirrel_res();
 80018aa:	f7ff fedb 	bl	8001664 <squirrel_res>
		break;
 80018ae:	e008      	b.n	80018c2 <lcd_isr+0x5a>
	case M_LOGO:
		m_logo();
 80018b0:	f7ff feee 	bl	8001690 <m_logo>
		break;
 80018b4:	e005      	b.n	80018c2 <lcd_isr+0x5a>
	case STATISTICS:
		display_stats();
 80018b6:	f7ff ff01 	bl	80016bc <display_stats>
		break;
 80018ba:	e002      	b.n	80018c2 <lcd_isr+0x5a>
	case OUT_OF_FOOD_WARNING:
		display_out_of_food();
 80018bc:	f7ff ffac 	bl	8001818 <display_out_of_food>
		break;
 80018c0:	bf00      	nop
	}
}
 80018c2:	bf00      	nop
 80018c4:	bd80      	pop	{r7, pc}
 80018c6:	bf00      	nop
 80018c8:	20040548 	.word	0x20040548
 80018cc:	2004054c 	.word	0x2004054c

080018d0 <microDelay>:

/*
 * Really short delay function
 */
static void microDelay(uint16_t delay)
{
 80018d0:	b480      	push	{r7}
 80018d2:	b083      	sub	sp, #12
 80018d4:	af00      	add	r7, sp, #0
 80018d6:	4603      	mov	r3, r0
 80018d8:	80fb      	strh	r3, [r7, #6]
	return;
 80018da:	bf00      	nop
  __HAL_TIM_SET_COUNTER(&PS_TIMER_HANDLE, 0);
  while (__HAL_TIM_GET_COUNTER(&PS_TIMER_HANDLE) < delay);
}
 80018dc:	370c      	adds	r7, #12
 80018de:	46bd      	mov	sp, r7
 80018e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e4:	4770      	bx	lr
	...

080018e8 <getHX711>:

/*
 * reads in data value from HX711
 */
static int32_t getHX711(void)
{
 80018e8:	b580      	push	{r7, lr}
 80018ea:	b084      	sub	sp, #16
 80018ec:	af00      	add	r7, sp, #0
  uint32_t data = 0;
 80018ee:	2300      	movs	r3, #0
 80018f0:	60fb      	str	r3, [r7, #12]
  uint32_t startTime = HAL_GetTick();
 80018f2:	f001 fe1d 	bl	8003530 <HAL_GetTick>
 80018f6:	6078      	str	r0, [r7, #4]
  while(HAL_GPIO_ReadPin(PS0_DATA_GPIO_Port, PS0_DATA_Pin) == GPIO_PIN_SET)
 80018f8:	e008      	b.n	800190c <getHX711+0x24>
  {
    if(HAL_GetTick() - startTime > 200)
 80018fa:	f001 fe19 	bl	8003530 <HAL_GetTick>
 80018fe:	4602      	mov	r2, r0
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	1ad3      	subs	r3, r2, r3
 8001904:	2bc8      	cmp	r3, #200	@ 0xc8
 8001906:	d901      	bls.n	800190c <getHX711+0x24>
      return 0;
 8001908:	2300      	movs	r3, #0
 800190a:	e045      	b.n	8001998 <getHX711+0xb0>
  while(HAL_GPIO_ReadPin(PS0_DATA_GPIO_Port, PS0_DATA_Pin) == GPIO_PIN_SET)
 800190c:	2108      	movs	r1, #8
 800190e:	4824      	ldr	r0, [pc, #144]	@ (80019a0 <getHX711+0xb8>)
 8001910:	f003 fa3e 	bl	8004d90 <HAL_GPIO_ReadPin>
 8001914:	4603      	mov	r3, r0
 8001916:	2b01      	cmp	r3, #1
 8001918:	d0ef      	beq.n	80018fa <getHX711+0x12>
  }

  for(int8_t len=0; len<24 ; len++)
 800191a:	2300      	movs	r3, #0
 800191c:	72fb      	strb	r3, [r7, #11]
 800191e:	e022      	b.n	8001966 <getHX711+0x7e>
  {
    HAL_GPIO_WritePin(PS0_CLK_GPIO_Port, PS0_CLK_Pin, GPIO_PIN_SET);
 8001920:	2201      	movs	r2, #1
 8001922:	2102      	movs	r1, #2
 8001924:	481e      	ldr	r0, [pc, #120]	@ (80019a0 <getHX711+0xb8>)
 8001926:	f003 fa4b 	bl	8004dc0 <HAL_GPIO_WritePin>
    microDelay(1);
 800192a:	2001      	movs	r0, #1
 800192c:	f7ff ffd0 	bl	80018d0 <microDelay>
    data = data << 1;
 8001930:	68fb      	ldr	r3, [r7, #12]
 8001932:	005b      	lsls	r3, r3, #1
 8001934:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_WritePin(PS0_CLK_GPIO_Port, PS0_CLK_Pin, GPIO_PIN_RESET);
 8001936:	2200      	movs	r2, #0
 8001938:	2102      	movs	r1, #2
 800193a:	4819      	ldr	r0, [pc, #100]	@ (80019a0 <getHX711+0xb8>)
 800193c:	f003 fa40 	bl	8004dc0 <HAL_GPIO_WritePin>
    microDelay(1);
 8001940:	2001      	movs	r0, #1
 8001942:	f7ff ffc5 	bl	80018d0 <microDelay>
    if(HAL_GPIO_ReadPin(PS0_DATA_GPIO_Port, PS0_DATA_Pin) == GPIO_PIN_SET)
 8001946:	2108      	movs	r1, #8
 8001948:	4815      	ldr	r0, [pc, #84]	@ (80019a0 <getHX711+0xb8>)
 800194a:	f003 fa21 	bl	8004d90 <HAL_GPIO_ReadPin>
 800194e:	4603      	mov	r3, r0
 8001950:	2b01      	cmp	r3, #1
 8001952:	d102      	bne.n	800195a <getHX711+0x72>
      data ++;
 8001954:	68fb      	ldr	r3, [r7, #12]
 8001956:	3301      	adds	r3, #1
 8001958:	60fb      	str	r3, [r7, #12]
  for(int8_t len=0; len<24 ; len++)
 800195a:	f997 300b 	ldrsb.w	r3, [r7, #11]
 800195e:	b2db      	uxtb	r3, r3
 8001960:	3301      	adds	r3, #1
 8001962:	b2db      	uxtb	r3, r3
 8001964:	72fb      	strb	r3, [r7, #11]
 8001966:	f997 300b 	ldrsb.w	r3, [r7, #11]
 800196a:	2b17      	cmp	r3, #23
 800196c:	ddd8      	ble.n	8001920 <getHX711+0x38>
  }

  data = data ^ 0x800000;
 800196e:	68fb      	ldr	r3, [r7, #12]
 8001970:	f483 0300 	eor.w	r3, r3, #8388608	@ 0x800000
 8001974:	60fb      	str	r3, [r7, #12]

  /*
   * END BIT
   */
  HAL_GPIO_WritePin(PS0_CLK_GPIO_Port, PS0_CLK_Pin, GPIO_PIN_SET);
 8001976:	2201      	movs	r2, #1
 8001978:	2102      	movs	r1, #2
 800197a:	4809      	ldr	r0, [pc, #36]	@ (80019a0 <getHX711+0xb8>)
 800197c:	f003 fa20 	bl	8004dc0 <HAL_GPIO_WritePin>
  microDelay(1);
 8001980:	2001      	movs	r0, #1
 8001982:	f7ff ffa5 	bl	80018d0 <microDelay>
  HAL_GPIO_WritePin(PS0_CLK_GPIO_Port, PS0_CLK_Pin, GPIO_PIN_RESET);
 8001986:	2200      	movs	r2, #0
 8001988:	2102      	movs	r1, #2
 800198a:	4805      	ldr	r0, [pc, #20]	@ (80019a0 <getHX711+0xb8>)
 800198c:	f003 fa18 	bl	8004dc0 <HAL_GPIO_WritePin>
  microDelay(1);
 8001990:	2001      	movs	r0, #1
 8001992:	f7ff ff9d 	bl	80018d0 <microDelay>

  return data;
 8001996:	68fb      	ldr	r3, [r7, #12]
}
 8001998:	4618      	mov	r0, r3
 800199a:	3710      	adds	r7, #16
 800199c:	46bd      	mov	sp, r7
 800199e:	bd80      	pop	{r7, pc}
 80019a0:	48000800 	.word	0x48000800

080019a4 <weigh>:


static int weigh()
{
 80019a4:	b580      	push	{r7, lr}
 80019a6:	b086      	sub	sp, #24
 80019a8:	af00      	add	r7, sp, #0
  int32_t  total = 0;
 80019aa:	2300      	movs	r3, #0
 80019ac:	617b      	str	r3, [r7, #20]
  int milligram;
  float coefficient;

  for(uint16_t i=0 ; i<NUM_PS_SAMPLES ; i++)
 80019ae:	2300      	movs	r3, #0
 80019b0:	827b      	strh	r3, [r7, #18]
 80019b2:	e008      	b.n	80019c6 <weigh+0x22>
  {
      total += getHX711();
 80019b4:	f7ff ff98 	bl	80018e8 <getHX711>
 80019b8:	4602      	mov	r2, r0
 80019ba:	697b      	ldr	r3, [r7, #20]
 80019bc:	4413      	add	r3, r2
 80019be:	617b      	str	r3, [r7, #20]
  for(uint16_t i=0 ; i<NUM_PS_SAMPLES ; i++)
 80019c0:	8a7b      	ldrh	r3, [r7, #18]
 80019c2:	3301      	adds	r3, #1
 80019c4:	827b      	strh	r3, [r7, #18]
 80019c6:	8a7b      	ldrh	r3, [r7, #18]
 80019c8:	2b04      	cmp	r3, #4
 80019ca:	d9f3      	bls.n	80019b4 <weigh+0x10>
  }
  int32_t average = (int32_t)(total / NUM_PS_SAMPLES);
 80019cc:	697b      	ldr	r3, [r7, #20]
 80019ce:	4a13      	ldr	r2, [pc, #76]	@ (8001a1c <weigh+0x78>)
 80019d0:	fb82 1203 	smull	r1, r2, r2, r3
 80019d4:	1052      	asrs	r2, r2, #1
 80019d6:	17db      	asrs	r3, r3, #31
 80019d8:	1ad3      	subs	r3, r2, r3
 80019da:	60fb      	str	r3, [r7, #12]
  coefficient = knownOriginal / knownHX711;
 80019dc:	4b10      	ldr	r3, [pc, #64]	@ (8001a20 <weigh+0x7c>)
 80019de:	edd3 6a00 	vldr	s13, [r3]
 80019e2:	4b10      	ldr	r3, [pc, #64]	@ (8001a24 <weigh+0x80>)
 80019e4:	ed93 7a00 	vldr	s14, [r3]
 80019e8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80019ec:	edc7 7a02 	vstr	s15, [r7, #8]
  milligram = (int)(average-PS0_TARE)*coefficient;
 80019f0:	68fa      	ldr	r2, [r7, #12]
 80019f2:	4b0d      	ldr	r3, [pc, #52]	@ (8001a28 <weigh+0x84>)
 80019f4:	4413      	add	r3, r2
 80019f6:	ee07 3a90 	vmov	s15, r3
 80019fa:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80019fe:	edd7 7a02 	vldr	s15, [r7, #8]
 8001a02:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a06:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001a0a:	ee17 3a90 	vmov	r3, s15
 8001a0e:	607b      	str	r3, [r7, #4]
  return milligram;
 8001a10:	687b      	ldr	r3, [r7, #4]
}
 8001a12:	4618      	mov	r0, r3
 8001a14:	3718      	adds	r7, #24
 8001a16:	46bd      	mov	sp, r7
 8001a18:	bd80      	pop	{r7, pc}
 8001a1a:	bf00      	nop
 8001a1c:	66666667 	.word	0x66666667
 8001a20:	20040000 	.word	0x20040000
 8001a24:	20040004 	.word	0x20040004
 8001a28:	ff7e8f5e 	.word	0xff7e8f5e

08001a2c <ps_init>:


void ps_init() {};
 8001a2c:	b480      	push	{r7}
 8001a2e:	af00      	add	r7, sp, #0
 8001a30:	bf00      	nop
 8001a32:	46bd      	mov	sp, r7
 8001a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a38:	4770      	bx	lr
	...

08001a3c <ps_take_reading>:

static bool NEEDS_READING = false;

void ps_take_reading() {
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	af00      	add	r7, sp, #0
	NEEDS_READING = false;
 8001a40:	4b04      	ldr	r3, [pc, #16]	@ (8001a54 <ps_take_reading+0x18>)
 8001a42:	2200      	movs	r2, #0
 8001a44:	701a      	strb	r2, [r3, #0]
	CURRENT_READING = weigh();
 8001a46:	f7ff ffad 	bl	80019a4 <weigh>
 8001a4a:	4603      	mov	r3, r0
 8001a4c:	4a02      	ldr	r2, [pc, #8]	@ (8001a58 <ps_take_reading+0x1c>)
 8001a4e:	6013      	str	r3, [r2, #0]
}
 8001a50:	bf00      	nop
 8001a52:	bd80      	pop	{r7, pc}
 8001a54:	20040554 	.word	0x20040554
 8001a58:	20040550 	.word	0x20040550

08001a5c <ps_get_reading>:

int ps_get_reading() {
 8001a5c:	b480      	push	{r7}
 8001a5e:	af00      	add	r7, sp, #0
	return CURRENT_READING;
 8001a60:	4b03      	ldr	r3, [pc, #12]	@ (8001a70 <ps_get_reading+0x14>)
 8001a62:	681b      	ldr	r3, [r3, #0]
}
 8001a64:	4618      	mov	r0, r3
 8001a66:	46bd      	mov	sp, r7
 8001a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a6c:	4770      	bx	lr
 8001a6e:	bf00      	nop
 8001a70:	20040550 	.word	0x20040550

08001a74 <ps_set_needs_reading>:


// sets whether or not the pressure sensor needs to take a reading
void ps_set_needs_reading(bool val) {
 8001a74:	b480      	push	{r7}
 8001a76:	b083      	sub	sp, #12
 8001a78:	af00      	add	r7, sp, #0
 8001a7a:	4603      	mov	r3, r0
 8001a7c:	71fb      	strb	r3, [r7, #7]
	NEEDS_READING = val;
 8001a7e:	4a04      	ldr	r2, [pc, #16]	@ (8001a90 <ps_set_needs_reading+0x1c>)
 8001a80:	79fb      	ldrb	r3, [r7, #7]
 8001a82:	7013      	strb	r3, [r2, #0]
}
 8001a84:	bf00      	nop
 8001a86:	370c      	adds	r7, #12
 8001a88:	46bd      	mov	sp, r7
 8001a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a8e:	4770      	bx	lr
 8001a90:	20040554 	.word	0x20040554

08001a94 <ps_needs_reading>:

// returns whether or not the pressure sensor needs to take a reading
bool ps_needs_reading() {
 8001a94:	b480      	push	{r7}
 8001a96:	af00      	add	r7, sp, #0
	return NEEDS_READING;
 8001a98:	4b03      	ldr	r3, [pc, #12]	@ (8001aa8 <ps_needs_reading+0x14>)
 8001a9a:	781b      	ldrb	r3, [r3, #0]
}
 8001a9c:	4618      	mov	r0, r3
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa4:	4770      	bx	lr
 8001aa6:	bf00      	nop
 8001aa8:	20040554 	.word	0x20040554

08001aac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001aac:	b580      	push	{r7, lr}
 8001aae:	f5ad 6d8d 	sub.w	sp, sp, #1128	@ 0x468
 8001ab2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001ab4:	f001 fcd4 	bl	8003460 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001ab8:	f000 f870 	bl	8001b9c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001abc:	f000 fb8e 	bl	80021dc <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8001ac0:	f000 f962 	bl	8001d88 <MX_USART3_UART_Init>
  MX_SPI1_Init();
 8001ac4:	f000 f9ac 	bl	8001e20 <MX_SPI1_Init>
  MX_FATFS_Init();
 8001ac8:	f007 fc5a 	bl	8009380 <MX_FATFS_Init>
  MX_SPI3_Init();
 8001acc:	f000 f9e6 	bl	8001e9c <MX_SPI3_Init>
  MX_ADC1_Init();
 8001ad0:	f000 f8aa 	bl	8001c28 <MX_ADC1_Init>
  MX_TIM2_Init();
 8001ad4:	f000 fa20 	bl	8001f18 <MX_TIM2_Init>
  MX_TIM4_Init();
 8001ad8:	f000 fa6c 	bl	8001fb4 <MX_TIM4_Init>
  MX_TIM5_Init();
 8001adc:	f000 fab8 	bl	8002050 <MX_TIM5_Init>
  MX_TIM15_Init();
 8001ae0:	f000 fb04 	bl	80020ec <MX_TIM15_Init>
  MX_TIM16_Init();
 8001ae4:	f000 fb54 	bl	8002190 <MX_TIM16_Init>
  MX_LPUART1_UART_Init();
 8001ae8:	f000 f902 	bl	8001cf0 <MX_LPUART1_UART_Init>

  FATFS FatFs; 	//Fatfs handle
  FIL fil; 		//File handle
  FRESULT fres; //Result after operations

  printf("#########################################################\n\r");
 8001aec:	4827      	ldr	r0, [pc, #156]	@ (8001b8c <main+0xe0>)
 8001aee:	f00b f8a1 	bl	800cc34 <iprintf>
  printf("                INITIALIZING SQURREL FEEDER . . .        \n\r");
 8001af2:	4827      	ldr	r0, [pc, #156]	@ (8001b90 <main+0xe4>)
 8001af4:	f00b f89e 	bl	800cc34 <iprintf>
  printf("#########################################################\n\r");
 8001af8:	4824      	ldr	r0, [pc, #144]	@ (8001b8c <main+0xe0>)
 8001afa:	f00b f89b 	bl	800cc34 <iprintf>
  printf("\n\r\n\r");
 8001afe:	4825      	ldr	r0, [pc, #148]	@ (8001b94 <main+0xe8>)
 8001b00:	f00b f898 	bl	800cc34 <iprintf>

  fres = f_mount(&FatFs, "", 1); //1=mount now
 8001b04:	f507 730d 	add.w	r3, r7, #564	@ 0x234
 8001b08:	2201      	movs	r2, #1
 8001b0a:	4923      	ldr	r1, [pc, #140]	@ (8001b98 <main+0xec>)
 8001b0c:	4618      	mov	r0, r3
 8001b0e:	f009 febf 	bl	800b890 <f_mount>
 8001b12:	4603      	mov	r3, r0
 8001b14:	f887 3467 	strb.w	r3, [r7, #1127]	@ 0x467
  while (fres != FR_OK);
 8001b18:	bf00      	nop
 8001b1a:	f897 3467 	ldrb.w	r3, [r7, #1127]	@ 0x467
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d1fb      	bne.n	8001b1a <main+0x6e>

  HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 3, 0);
 8001b22:	2200      	movs	r2, #0
 8001b24:	2103      	movs	r1, #3
 8001b26:	2018      	movs	r0, #24
 8001b28:	f002 feaf 	bl	800488a <HAL_NVIC_SetPriority>
  HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 3, 0);
 8001b2c:	2200      	movs	r2, #0
 8001b2e:	2103      	movs	r1, #3
 8001b30:	2019      	movs	r0, #25
 8001b32:	f002 feaa 	bl	800488a <HAL_NVIC_SetPriority>
  HAL_NVIC_SetPriority(TIM4_IRQn, 3, 0);
 8001b36:	2200      	movs	r2, #0
 8001b38:	2103      	movs	r1, #3
 8001b3a:	201e      	movs	r0, #30
 8001b3c:	f002 fea5 	bl	800488a <HAL_NVIC_SetPriority>
  HAL_NVIC_SetPriority(TIM5_IRQn, 3, 0);
 8001b40:	2200      	movs	r2, #0
 8001b42:	2103      	movs	r1, #3
 8001b44:	2032      	movs	r0, #50	@ 0x32
 8001b46:	f002 fea0 	bl	800488a <HAL_NVIC_SetPriority>

  init_peripherals();
 8001b4a:	f7ff fb85 	bl	8001258 <init_peripherals>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	if (get_feeder()->needs_to_take_picture) {
 8001b4e:	f7ff fcb1 	bl	80014b4 <get_feeder>
 8001b52:	4603      	mov	r3, r0
 8001b54:	7a5b      	ldrb	r3, [r3, #9]
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d009      	beq.n	8001b6e <main+0xc2>
		if (camera_take_photo()) {
 8001b5a:	f7ff fa3b 	bl	8000fd4 <camera_take_photo>
 8001b5e:	4603      	mov	r3, r0
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d004      	beq.n	8001b6e <main+0xc2>
			get_feeder()->needs_to_take_picture = false;
 8001b64:	f7ff fca6 	bl	80014b4 <get_feeder>
 8001b68:	4603      	mov	r3, r0
 8001b6a:	2200      	movs	r2, #0
 8001b6c:	725a      	strb	r2, [r3, #9]

//	if (!camera_get_ready() && camera_is_ready_to_request()) {
//		camera_request_chunk();
//	}

	if (!camera_get_ready()) {
 8001b6e:	f7ff fb33 	bl	80011d8 <camera_get_ready>
 8001b72:	4603      	mov	r3, r0
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d101      	bne.n	8001b7c <main+0xd0>
		camera_process();
 8001b78:	f7ff fb0c 	bl	8001194 <camera_process>
	}

	if (ps_needs_reading()) {
 8001b7c:	f7ff ff8a 	bl	8001a94 <ps_needs_reading>
 8001b80:	4603      	mov	r3, r0
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d0e3      	beq.n	8001b4e <main+0xa2>
		ps_take_reading();
 8001b86:	f7ff ff59 	bl	8001a3c <ps_take_reading>
	if (get_feeder()->needs_to_take_picture) {
 8001b8a:	e7e0      	b.n	8001b4e <main+0xa2>
 8001b8c:	0800f1ac 	.word	0x0800f1ac
 8001b90:	0800f1e8 	.word	0x0800f1e8
 8001b94:	0800f224 	.word	0x0800f224
 8001b98:	0800f22c 	.word	0x0800f22c

08001b9c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001b9c:	b580      	push	{r7, lr}
 8001b9e:	b096      	sub	sp, #88	@ 0x58
 8001ba0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001ba2:	f107 0314 	add.w	r3, r7, #20
 8001ba6:	2244      	movs	r2, #68	@ 0x44
 8001ba8:	2100      	movs	r1, #0
 8001baa:	4618      	mov	r0, r3
 8001bac:	f00b f8b7 	bl	800cd1e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001bb0:	463b      	mov	r3, r7
 8001bb2:	2200      	movs	r2, #0
 8001bb4:	601a      	str	r2, [r3, #0]
 8001bb6:	605a      	str	r2, [r3, #4]
 8001bb8:	609a      	str	r2, [r3, #8]
 8001bba:	60da      	str	r2, [r3, #12]
 8001bbc:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001bbe:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001bc2:	f003 f935 	bl	8004e30 <HAL_PWREx_ControlVoltageScaling>
 8001bc6:	4603      	mov	r3, r0
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d001      	beq.n	8001bd0 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001bcc:	f000 fc68 	bl	80024a0 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8001bd0:	2310      	movs	r3, #16
 8001bd2:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001bd4:	2301      	movs	r3, #1
 8001bd6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8001bd8:	2300      	movs	r3, #0
 8001bda:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8001bdc:	2360      	movs	r3, #96	@ 0x60
 8001bde:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001be0:	2300      	movs	r3, #0
 8001be2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001be4:	f107 0314 	add.w	r3, r7, #20
 8001be8:	4618      	mov	r0, r3
 8001bea:	f003 f9d5 	bl	8004f98 <HAL_RCC_OscConfig>
 8001bee:	4603      	mov	r3, r0
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d001      	beq.n	8001bf8 <SystemClock_Config+0x5c>
  {
    Error_Handler();
 8001bf4:	f000 fc54 	bl	80024a0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001bf8:	230f      	movs	r3, #15
 8001bfa:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8001bfc:	2300      	movs	r3, #0
 8001bfe:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001c00:	2300      	movs	r3, #0
 8001c02:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001c04:	2300      	movs	r3, #0
 8001c06:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001c08:	2300      	movs	r3, #0
 8001c0a:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001c0c:	463b      	mov	r3, r7
 8001c0e:	2100      	movs	r1, #0
 8001c10:	4618      	mov	r0, r3
 8001c12:	f003 fddb 	bl	80057cc <HAL_RCC_ClockConfig>
 8001c16:	4603      	mov	r3, r0
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d001      	beq.n	8001c20 <SystemClock_Config+0x84>
  {
    Error_Handler();
 8001c1c:	f000 fc40 	bl	80024a0 <Error_Handler>
  }
}
 8001c20:	bf00      	nop
 8001c22:	3758      	adds	r7, #88	@ 0x58
 8001c24:	46bd      	mov	sp, r7
 8001c26:	bd80      	pop	{r7, pc}

08001c28 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	b086      	sub	sp, #24
 8001c2c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001c2e:	463b      	mov	r3, r7
 8001c30:	2200      	movs	r2, #0
 8001c32:	601a      	str	r2, [r3, #0]
 8001c34:	605a      	str	r2, [r3, #4]
 8001c36:	609a      	str	r2, [r3, #8]
 8001c38:	60da      	str	r2, [r3, #12]
 8001c3a:	611a      	str	r2, [r3, #16]
 8001c3c:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001c3e:	4b29      	ldr	r3, [pc, #164]	@ (8001ce4 <MX_ADC1_Init+0xbc>)
 8001c40:	4a29      	ldr	r2, [pc, #164]	@ (8001ce8 <MX_ADC1_Init+0xc0>)
 8001c42:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001c44:	4b27      	ldr	r3, [pc, #156]	@ (8001ce4 <MX_ADC1_Init+0xbc>)
 8001c46:	2200      	movs	r2, #0
 8001c48:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001c4a:	4b26      	ldr	r3, [pc, #152]	@ (8001ce4 <MX_ADC1_Init+0xbc>)
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001c50:	4b24      	ldr	r3, [pc, #144]	@ (8001ce4 <MX_ADC1_Init+0xbc>)
 8001c52:	2200      	movs	r2, #0
 8001c54:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001c56:	4b23      	ldr	r3, [pc, #140]	@ (8001ce4 <MX_ADC1_Init+0xbc>)
 8001c58:	2200      	movs	r2, #0
 8001c5a:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001c5c:	4b21      	ldr	r3, [pc, #132]	@ (8001ce4 <MX_ADC1_Init+0xbc>)
 8001c5e:	2204      	movs	r2, #4
 8001c60:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001c62:	4b20      	ldr	r3, [pc, #128]	@ (8001ce4 <MX_ADC1_Init+0xbc>)
 8001c64:	2200      	movs	r2, #0
 8001c66:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001c68:	4b1e      	ldr	r3, [pc, #120]	@ (8001ce4 <MX_ADC1_Init+0xbc>)
 8001c6a:	2200      	movs	r2, #0
 8001c6c:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8001c6e:	4b1d      	ldr	r3, [pc, #116]	@ (8001ce4 <MX_ADC1_Init+0xbc>)
 8001c70:	2201      	movs	r2, #1
 8001c72:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001c74:	4b1b      	ldr	r3, [pc, #108]	@ (8001ce4 <MX_ADC1_Init+0xbc>)
 8001c76:	2200      	movs	r2, #0
 8001c78:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001c7c:	4b19      	ldr	r3, [pc, #100]	@ (8001ce4 <MX_ADC1_Init+0xbc>)
 8001c7e:	2200      	movs	r2, #0
 8001c80:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001c82:	4b18      	ldr	r3, [pc, #96]	@ (8001ce4 <MX_ADC1_Init+0xbc>)
 8001c84:	2200      	movs	r2, #0
 8001c86:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001c88:	4b16      	ldr	r3, [pc, #88]	@ (8001ce4 <MX_ADC1_Init+0xbc>)
 8001c8a:	2200      	movs	r2, #0
 8001c8c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001c90:	4b14      	ldr	r3, [pc, #80]	@ (8001ce4 <MX_ADC1_Init+0xbc>)
 8001c92:	2200      	movs	r2, #0
 8001c94:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8001c96:	4b13      	ldr	r3, [pc, #76]	@ (8001ce4 <MX_ADC1_Init+0xbc>)
 8001c98:	2200      	movs	r2, #0
 8001c9a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001c9e:	4811      	ldr	r0, [pc, #68]	@ (8001ce4 <MX_ADC1_Init+0xbc>)
 8001ca0:	f001 fe50 	bl	8003944 <HAL_ADC_Init>
 8001ca4:	4603      	mov	r3, r0
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d001      	beq.n	8001cae <MX_ADC1_Init+0x86>
  {
    Error_Handler();
 8001caa:	f000 fbf9 	bl	80024a0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_13;
 8001cae:	4b0f      	ldr	r3, [pc, #60]	@ (8001cec <MX_ADC1_Init+0xc4>)
 8001cb0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001cb2:	2306      	movs	r3, #6
 8001cb4:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001cba:	237f      	movs	r3, #127	@ 0x7f
 8001cbc:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001cbe:	2304      	movs	r3, #4
 8001cc0:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8001cc2:	2300      	movs	r3, #0
 8001cc4:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001cc6:	463b      	mov	r3, r7
 8001cc8:	4619      	mov	r1, r3
 8001cca:	4806      	ldr	r0, [pc, #24]	@ (8001ce4 <MX_ADC1_Init+0xbc>)
 8001ccc:	f002 f880 	bl	8003dd0 <HAL_ADC_ConfigChannel>
 8001cd0:	4603      	mov	r3, r0
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d001      	beq.n	8001cda <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8001cd6:	f000 fbe3 	bl	80024a0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001cda:	bf00      	nop
 8001cdc:	3718      	adds	r7, #24
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	bd80      	pop	{r7, pc}
 8001ce2:	bf00      	nop
 8001ce4:	20040558 	.word	0x20040558
 8001ce8:	50040000 	.word	0x50040000
 8001cec:	36902000 	.word	0x36902000

08001cf0 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8001cf4:	4b22      	ldr	r3, [pc, #136]	@ (8001d80 <MX_LPUART1_UART_Init+0x90>)
 8001cf6:	4a23      	ldr	r2, [pc, #140]	@ (8001d84 <MX_LPUART1_UART_Init+0x94>)
 8001cf8:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8001cfa:	4b21      	ldr	r3, [pc, #132]	@ (8001d80 <MX_LPUART1_UART_Init+0x90>)
 8001cfc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001d00:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001d02:	4b1f      	ldr	r3, [pc, #124]	@ (8001d80 <MX_LPUART1_UART_Init+0x90>)
 8001d04:	2200      	movs	r2, #0
 8001d06:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8001d08:	4b1d      	ldr	r3, [pc, #116]	@ (8001d80 <MX_LPUART1_UART_Init+0x90>)
 8001d0a:	2200      	movs	r2, #0
 8001d0c:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8001d0e:	4b1c      	ldr	r3, [pc, #112]	@ (8001d80 <MX_LPUART1_UART_Init+0x90>)
 8001d10:	2200      	movs	r2, #0
 8001d12:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8001d14:	4b1a      	ldr	r3, [pc, #104]	@ (8001d80 <MX_LPUART1_UART_Init+0x90>)
 8001d16:	220c      	movs	r2, #12
 8001d18:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001d1a:	4b19      	ldr	r3, [pc, #100]	@ (8001d80 <MX_LPUART1_UART_Init+0x90>)
 8001d1c:	2200      	movs	r2, #0
 8001d1e:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001d20:	4b17      	ldr	r3, [pc, #92]	@ (8001d80 <MX_LPUART1_UART_Init+0x90>)
 8001d22:	2200      	movs	r2, #0
 8001d24:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001d26:	4b16      	ldr	r3, [pc, #88]	@ (8001d80 <MX_LPUART1_UART_Init+0x90>)
 8001d28:	2200      	movs	r2, #0
 8001d2a:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001d2c:	4b14      	ldr	r3, [pc, #80]	@ (8001d80 <MX_LPUART1_UART_Init+0x90>)
 8001d2e:	2200      	movs	r2, #0
 8001d30:	629a      	str	r2, [r3, #40]	@ 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 8001d32:	4b13      	ldr	r3, [pc, #76]	@ (8001d80 <MX_LPUART1_UART_Init+0x90>)
 8001d34:	2200      	movs	r2, #0
 8001d36:	665a      	str	r2, [r3, #100]	@ 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8001d38:	4811      	ldr	r0, [pc, #68]	@ (8001d80 <MX_LPUART1_UART_Init+0x90>)
 8001d3a:	f005 ff99 	bl	8007c70 <HAL_UART_Init>
 8001d3e:	4603      	mov	r3, r0
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d001      	beq.n	8001d48 <MX_LPUART1_UART_Init+0x58>
  {
    Error_Handler();
 8001d44:	f000 fbac 	bl	80024a0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001d48:	2100      	movs	r1, #0
 8001d4a:	480d      	ldr	r0, [pc, #52]	@ (8001d80 <MX_LPUART1_UART_Init+0x90>)
 8001d4c:	f007 fa4d 	bl	80091ea <HAL_UARTEx_SetTxFifoThreshold>
 8001d50:	4603      	mov	r3, r0
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d001      	beq.n	8001d5a <MX_LPUART1_UART_Init+0x6a>
  {
    Error_Handler();
 8001d56:	f000 fba3 	bl	80024a0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001d5a:	2100      	movs	r1, #0
 8001d5c:	4808      	ldr	r0, [pc, #32]	@ (8001d80 <MX_LPUART1_UART_Init+0x90>)
 8001d5e:	f007 fa82 	bl	8009266 <HAL_UARTEx_SetRxFifoThreshold>
 8001d62:	4603      	mov	r3, r0
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d001      	beq.n	8001d6c <MX_LPUART1_UART_Init+0x7c>
  {
    Error_Handler();
 8001d68:	f000 fb9a 	bl	80024a0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8001d6c:	4804      	ldr	r0, [pc, #16]	@ (8001d80 <MX_LPUART1_UART_Init+0x90>)
 8001d6e:	f007 fa03 	bl	8009178 <HAL_UARTEx_DisableFifoMode>
 8001d72:	4603      	mov	r3, r0
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d001      	beq.n	8001d7c <MX_LPUART1_UART_Init+0x8c>
  {
    Error_Handler();
 8001d78:	f000 fb92 	bl	80024a0 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8001d7c:	bf00      	nop
 8001d7e:	bd80      	pop	{r7, pc}
 8001d80:	200405c0 	.word	0x200405c0
 8001d84:	40008000 	.word	0x40008000

08001d88 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001d8c:	4b22      	ldr	r3, [pc, #136]	@ (8001e18 <MX_USART3_UART_Init+0x90>)
 8001d8e:	4a23      	ldr	r2, [pc, #140]	@ (8001e1c <MX_USART3_UART_Init+0x94>)
 8001d90:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 38400;
 8001d92:	4b21      	ldr	r3, [pc, #132]	@ (8001e18 <MX_USART3_UART_Init+0x90>)
 8001d94:	f44f 4216 	mov.w	r2, #38400	@ 0x9600
 8001d98:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001d9a:	4b1f      	ldr	r3, [pc, #124]	@ (8001e18 <MX_USART3_UART_Init+0x90>)
 8001d9c:	2200      	movs	r2, #0
 8001d9e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001da0:	4b1d      	ldr	r3, [pc, #116]	@ (8001e18 <MX_USART3_UART_Init+0x90>)
 8001da2:	2200      	movs	r2, #0
 8001da4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001da6:	4b1c      	ldr	r3, [pc, #112]	@ (8001e18 <MX_USART3_UART_Init+0x90>)
 8001da8:	2200      	movs	r2, #0
 8001daa:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001dac:	4b1a      	ldr	r3, [pc, #104]	@ (8001e18 <MX_USART3_UART_Init+0x90>)
 8001dae:	220c      	movs	r2, #12
 8001db0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001db2:	4b19      	ldr	r3, [pc, #100]	@ (8001e18 <MX_USART3_UART_Init+0x90>)
 8001db4:	2200      	movs	r2, #0
 8001db6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001db8:	4b17      	ldr	r3, [pc, #92]	@ (8001e18 <MX_USART3_UART_Init+0x90>)
 8001dba:	2200      	movs	r2, #0
 8001dbc:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001dbe:	4b16      	ldr	r3, [pc, #88]	@ (8001e18 <MX_USART3_UART_Init+0x90>)
 8001dc0:	2200      	movs	r2, #0
 8001dc2:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001dc4:	4b14      	ldr	r3, [pc, #80]	@ (8001e18 <MX_USART3_UART_Init+0x90>)
 8001dc6:	2200      	movs	r2, #0
 8001dc8:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001dca:	4b13      	ldr	r3, [pc, #76]	@ (8001e18 <MX_USART3_UART_Init+0x90>)
 8001dcc:	2200      	movs	r2, #0
 8001dce:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001dd0:	4811      	ldr	r0, [pc, #68]	@ (8001e18 <MX_USART3_UART_Init+0x90>)
 8001dd2:	f005 ff4d 	bl	8007c70 <HAL_UART_Init>
 8001dd6:	4603      	mov	r3, r0
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d001      	beq.n	8001de0 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8001ddc:	f000 fb60 	bl	80024a0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001de0:	2100      	movs	r1, #0
 8001de2:	480d      	ldr	r0, [pc, #52]	@ (8001e18 <MX_USART3_UART_Init+0x90>)
 8001de4:	f007 fa01 	bl	80091ea <HAL_UARTEx_SetTxFifoThreshold>
 8001de8:	4603      	mov	r3, r0
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d001      	beq.n	8001df2 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8001dee:	f000 fb57 	bl	80024a0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001df2:	2100      	movs	r1, #0
 8001df4:	4808      	ldr	r0, [pc, #32]	@ (8001e18 <MX_USART3_UART_Init+0x90>)
 8001df6:	f007 fa36 	bl	8009266 <HAL_UARTEx_SetRxFifoThreshold>
 8001dfa:	4603      	mov	r3, r0
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d001      	beq.n	8001e04 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8001e00:	f000 fb4e 	bl	80024a0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8001e04:	4804      	ldr	r0, [pc, #16]	@ (8001e18 <MX_USART3_UART_Init+0x90>)
 8001e06:	f007 f9b7 	bl	8009178 <HAL_UARTEx_DisableFifoMode>
 8001e0a:	4603      	mov	r3, r0
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d001      	beq.n	8001e14 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8001e10:	f000 fb46 	bl	80024a0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001e14:	bf00      	nop
 8001e16:	bd80      	pop	{r7, pc}
 8001e18:	20040654 	.word	0x20040654
 8001e1c:	40004800 	.word	0x40004800

08001e20 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001e20:	b580      	push	{r7, lr}
 8001e22:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001e24:	4b1b      	ldr	r3, [pc, #108]	@ (8001e94 <MX_SPI1_Init+0x74>)
 8001e26:	4a1c      	ldr	r2, [pc, #112]	@ (8001e98 <MX_SPI1_Init+0x78>)
 8001e28:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001e2a:	4b1a      	ldr	r3, [pc, #104]	@ (8001e94 <MX_SPI1_Init+0x74>)
 8001e2c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001e30:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001e32:	4b18      	ldr	r3, [pc, #96]	@ (8001e94 <MX_SPI1_Init+0x74>)
 8001e34:	2200      	movs	r2, #0
 8001e36:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001e38:	4b16      	ldr	r3, [pc, #88]	@ (8001e94 <MX_SPI1_Init+0x74>)
 8001e3a:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8001e3e:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001e40:	4b14      	ldr	r3, [pc, #80]	@ (8001e94 <MX_SPI1_Init+0x74>)
 8001e42:	2200      	movs	r2, #0
 8001e44:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001e46:	4b13      	ldr	r3, [pc, #76]	@ (8001e94 <MX_SPI1_Init+0x74>)
 8001e48:	2200      	movs	r2, #0
 8001e4a:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001e4c:	4b11      	ldr	r3, [pc, #68]	@ (8001e94 <MX_SPI1_Init+0x74>)
 8001e4e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001e52:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001e54:	4b0f      	ldr	r3, [pc, #60]	@ (8001e94 <MX_SPI1_Init+0x74>)
 8001e56:	2218      	movs	r2, #24
 8001e58:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001e5a:	4b0e      	ldr	r3, [pc, #56]	@ (8001e94 <MX_SPI1_Init+0x74>)
 8001e5c:	2200      	movs	r2, #0
 8001e5e:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001e60:	4b0c      	ldr	r3, [pc, #48]	@ (8001e94 <MX_SPI1_Init+0x74>)
 8001e62:	2200      	movs	r2, #0
 8001e64:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001e66:	4b0b      	ldr	r3, [pc, #44]	@ (8001e94 <MX_SPI1_Init+0x74>)
 8001e68:	2200      	movs	r2, #0
 8001e6a:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001e6c:	4b09      	ldr	r3, [pc, #36]	@ (8001e94 <MX_SPI1_Init+0x74>)
 8001e6e:	2207      	movs	r2, #7
 8001e70:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001e72:	4b08      	ldr	r3, [pc, #32]	@ (8001e94 <MX_SPI1_Init+0x74>)
 8001e74:	2200      	movs	r2, #0
 8001e76:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001e78:	4b06      	ldr	r3, [pc, #24]	@ (8001e94 <MX_SPI1_Init+0x74>)
 8001e7a:	2208      	movs	r2, #8
 8001e7c:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001e7e:	4805      	ldr	r0, [pc, #20]	@ (8001e94 <MX_SPI1_Init+0x74>)
 8001e80:	f004 fc7a 	bl	8006778 <HAL_SPI_Init>
 8001e84:	4603      	mov	r3, r0
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d001      	beq.n	8001e8e <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8001e8a:	f000 fb09 	bl	80024a0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001e8e:	bf00      	nop
 8001e90:	bd80      	pop	{r7, pc}
 8001e92:	bf00      	nop
 8001e94:	200406e8 	.word	0x200406e8
 8001e98:	40013000 	.word	0x40013000

08001e9c <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8001e9c:	b580      	push	{r7, lr}
 8001e9e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8001ea0:	4b1b      	ldr	r3, [pc, #108]	@ (8001f10 <MX_SPI3_Init+0x74>)
 8001ea2:	4a1c      	ldr	r2, [pc, #112]	@ (8001f14 <MX_SPI3_Init+0x78>)
 8001ea4:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8001ea6:	4b1a      	ldr	r3, [pc, #104]	@ (8001f10 <MX_SPI3_Init+0x74>)
 8001ea8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001eac:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8001eae:	4b18      	ldr	r3, [pc, #96]	@ (8001f10 <MX_SPI3_Init+0x74>)
 8001eb0:	2200      	movs	r2, #0
 8001eb2:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8001eb4:	4b16      	ldr	r3, [pc, #88]	@ (8001f10 <MX_SPI3_Init+0x74>)
 8001eb6:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8001eba:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001ebc:	4b14      	ldr	r3, [pc, #80]	@ (8001f10 <MX_SPI3_Init+0x74>)
 8001ebe:	2200      	movs	r2, #0
 8001ec0:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001ec2:	4b13      	ldr	r3, [pc, #76]	@ (8001f10 <MX_SPI3_Init+0x74>)
 8001ec4:	2200      	movs	r2, #0
 8001ec6:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8001ec8:	4b11      	ldr	r3, [pc, #68]	@ (8001f10 <MX_SPI3_Init+0x74>)
 8001eca:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001ece:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8001ed0:	4b0f      	ldr	r3, [pc, #60]	@ (8001f10 <MX_SPI3_Init+0x74>)
 8001ed2:	2228      	movs	r2, #40	@ 0x28
 8001ed4:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001ed6:	4b0e      	ldr	r3, [pc, #56]	@ (8001f10 <MX_SPI3_Init+0x74>)
 8001ed8:	2200      	movs	r2, #0
 8001eda:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8001edc:	4b0c      	ldr	r3, [pc, #48]	@ (8001f10 <MX_SPI3_Init+0x74>)
 8001ede:	2200      	movs	r2, #0
 8001ee0:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001ee2:	4b0b      	ldr	r3, [pc, #44]	@ (8001f10 <MX_SPI3_Init+0x74>)
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 8001ee8:	4b09      	ldr	r3, [pc, #36]	@ (8001f10 <MX_SPI3_Init+0x74>)
 8001eea:	2207      	movs	r2, #7
 8001eec:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001eee:	4b08      	ldr	r3, [pc, #32]	@ (8001f10 <MX_SPI3_Init+0x74>)
 8001ef0:	2200      	movs	r2, #0
 8001ef2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001ef4:	4b06      	ldr	r3, [pc, #24]	@ (8001f10 <MX_SPI3_Init+0x74>)
 8001ef6:	2208      	movs	r2, #8
 8001ef8:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8001efa:	4805      	ldr	r0, [pc, #20]	@ (8001f10 <MX_SPI3_Init+0x74>)
 8001efc:	f004 fc3c 	bl	8006778 <HAL_SPI_Init>
 8001f00:	4603      	mov	r3, r0
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d001      	beq.n	8001f0a <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8001f06:	f000 facb 	bl	80024a0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8001f0a:	bf00      	nop
 8001f0c:	bd80      	pop	{r7, pc}
 8001f0e:	bf00      	nop
 8001f10:	2004074c 	.word	0x2004074c
 8001f14:	40003c00 	.word	0x40003c00

08001f18 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001f18:	b580      	push	{r7, lr}
 8001f1a:	b088      	sub	sp, #32
 8001f1c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001f1e:	f107 0310 	add.w	r3, r7, #16
 8001f22:	2200      	movs	r2, #0
 8001f24:	601a      	str	r2, [r3, #0]
 8001f26:	605a      	str	r2, [r3, #4]
 8001f28:	609a      	str	r2, [r3, #8]
 8001f2a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001f2c:	1d3b      	adds	r3, r7, #4
 8001f2e:	2200      	movs	r2, #0
 8001f30:	601a      	str	r2, [r3, #0]
 8001f32:	605a      	str	r2, [r3, #4]
 8001f34:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001f36:	4b1e      	ldr	r3, [pc, #120]	@ (8001fb0 <MX_TIM2_Init+0x98>)
 8001f38:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001f3c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 71;
 8001f3e:	4b1c      	ldr	r3, [pc, #112]	@ (8001fb0 <MX_TIM2_Init+0x98>)
 8001f40:	2247      	movs	r2, #71	@ 0x47
 8001f42:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f44:	4b1a      	ldr	r3, [pc, #104]	@ (8001fb0 <MX_TIM2_Init+0x98>)
 8001f46:	2200      	movs	r2, #0
 8001f48:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8001f4a:	4b19      	ldr	r3, [pc, #100]	@ (8001fb0 <MX_TIM2_Init+0x98>)
 8001f4c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001f50:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f52:	4b17      	ldr	r3, [pc, #92]	@ (8001fb0 <MX_TIM2_Init+0x98>)
 8001f54:	2200      	movs	r2, #0
 8001f56:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f58:	4b15      	ldr	r3, [pc, #84]	@ (8001fb0 <MX_TIM2_Init+0x98>)
 8001f5a:	2200      	movs	r2, #0
 8001f5c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001f5e:	4814      	ldr	r0, [pc, #80]	@ (8001fb0 <MX_TIM2_Init+0x98>)
 8001f60:	f005 f9a6 	bl	80072b0 <HAL_TIM_Base_Init>
 8001f64:	4603      	mov	r3, r0
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d001      	beq.n	8001f6e <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8001f6a:	f000 fa99 	bl	80024a0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001f6e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001f72:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001f74:	f107 0310 	add.w	r3, r7, #16
 8001f78:	4619      	mov	r1, r3
 8001f7a:	480d      	ldr	r0, [pc, #52]	@ (8001fb0 <MX_TIM2_Init+0x98>)
 8001f7c:	f005 fb96 	bl	80076ac <HAL_TIM_ConfigClockSource>
 8001f80:	4603      	mov	r3, r0
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d001      	beq.n	8001f8a <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8001f86:	f000 fa8b 	bl	80024a0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f8a:	2300      	movs	r3, #0
 8001f8c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f8e:	2300      	movs	r3, #0
 8001f90:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001f92:	1d3b      	adds	r3, r7, #4
 8001f94:	4619      	mov	r1, r3
 8001f96:	4806      	ldr	r0, [pc, #24]	@ (8001fb0 <MX_TIM2_Init+0x98>)
 8001f98:	f005 fdc4 	bl	8007b24 <HAL_TIMEx_MasterConfigSynchronization>
 8001f9c:	4603      	mov	r3, r0
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d001      	beq.n	8001fa6 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8001fa2:	f000 fa7d 	bl	80024a0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001fa6:	bf00      	nop
 8001fa8:	3720      	adds	r7, #32
 8001faa:	46bd      	mov	sp, r7
 8001fac:	bd80      	pop	{r7, pc}
 8001fae:	bf00      	nop
 8001fb0:	200407b0 	.word	0x200407b0

08001fb4 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001fb4:	b580      	push	{r7, lr}
 8001fb6:	b088      	sub	sp, #32
 8001fb8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001fba:	f107 0310 	add.w	r3, r7, #16
 8001fbe:	2200      	movs	r2, #0
 8001fc0:	601a      	str	r2, [r3, #0]
 8001fc2:	605a      	str	r2, [r3, #4]
 8001fc4:	609a      	str	r2, [r3, #8]
 8001fc6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001fc8:	1d3b      	adds	r3, r7, #4
 8001fca:	2200      	movs	r2, #0
 8001fcc:	601a      	str	r2, [r3, #0]
 8001fce:	605a      	str	r2, [r3, #4]
 8001fd0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001fd2:	4b1d      	ldr	r3, [pc, #116]	@ (8002048 <MX_TIM4_Init+0x94>)
 8001fd4:	4a1d      	ldr	r2, [pc, #116]	@ (800204c <MX_TIM4_Init+0x98>)
 8001fd6:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 127;
 8001fd8:	4b1b      	ldr	r3, [pc, #108]	@ (8002048 <MX_TIM4_Init+0x94>)
 8001fda:	227f      	movs	r2, #127	@ 0x7f
 8001fdc:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001fde:	4b1a      	ldr	r3, [pc, #104]	@ (8002048 <MX_TIM4_Init+0x94>)
 8001fe0:	2200      	movs	r2, #0
 8001fe2:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 62;
 8001fe4:	4b18      	ldr	r3, [pc, #96]	@ (8002048 <MX_TIM4_Init+0x94>)
 8001fe6:	223e      	movs	r2, #62	@ 0x3e
 8001fe8:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001fea:	4b17      	ldr	r3, [pc, #92]	@ (8002048 <MX_TIM4_Init+0x94>)
 8001fec:	2200      	movs	r2, #0
 8001fee:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ff0:	4b15      	ldr	r3, [pc, #84]	@ (8002048 <MX_TIM4_Init+0x94>)
 8001ff2:	2200      	movs	r2, #0
 8001ff4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001ff6:	4814      	ldr	r0, [pc, #80]	@ (8002048 <MX_TIM4_Init+0x94>)
 8001ff8:	f005 f95a 	bl	80072b0 <HAL_TIM_Base_Init>
 8001ffc:	4603      	mov	r3, r0
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d001      	beq.n	8002006 <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 8002002:	f000 fa4d 	bl	80024a0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002006:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800200a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 800200c:	f107 0310 	add.w	r3, r7, #16
 8002010:	4619      	mov	r1, r3
 8002012:	480d      	ldr	r0, [pc, #52]	@ (8002048 <MX_TIM4_Init+0x94>)
 8002014:	f005 fb4a 	bl	80076ac <HAL_TIM_ConfigClockSource>
 8002018:	4603      	mov	r3, r0
 800201a:	2b00      	cmp	r3, #0
 800201c:	d001      	beq.n	8002022 <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 800201e:	f000 fa3f 	bl	80024a0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002022:	2300      	movs	r3, #0
 8002024:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002026:	2300      	movs	r3, #0
 8002028:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800202a:	1d3b      	adds	r3, r7, #4
 800202c:	4619      	mov	r1, r3
 800202e:	4806      	ldr	r0, [pc, #24]	@ (8002048 <MX_TIM4_Init+0x94>)
 8002030:	f005 fd78 	bl	8007b24 <HAL_TIMEx_MasterConfigSynchronization>
 8002034:	4603      	mov	r3, r0
 8002036:	2b00      	cmp	r3, #0
 8002038:	d001      	beq.n	800203e <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 800203a:	f000 fa31 	bl	80024a0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 800203e:	bf00      	nop
 8002040:	3720      	adds	r7, #32
 8002042:	46bd      	mov	sp, r7
 8002044:	bd80      	pop	{r7, pc}
 8002046:	bf00      	nop
 8002048:	200407fc 	.word	0x200407fc
 800204c:	40000800 	.word	0x40000800

08002050 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8002050:	b580      	push	{r7, lr}
 8002052:	b088      	sub	sp, #32
 8002054:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002056:	f107 0310 	add.w	r3, r7, #16
 800205a:	2200      	movs	r2, #0
 800205c:	601a      	str	r2, [r3, #0]
 800205e:	605a      	str	r2, [r3, #4]
 8002060:	609a      	str	r2, [r3, #8]
 8002062:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002064:	1d3b      	adds	r3, r7, #4
 8002066:	2200      	movs	r2, #0
 8002068:	601a      	str	r2, [r3, #0]
 800206a:	605a      	str	r2, [r3, #4]
 800206c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 800206e:	4b1d      	ldr	r3, [pc, #116]	@ (80020e4 <MX_TIM5_Init+0x94>)
 8002070:	4a1d      	ldr	r2, [pc, #116]	@ (80020e8 <MX_TIM5_Init+0x98>)
 8002072:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 15;
 8002074:	4b1b      	ldr	r3, [pc, #108]	@ (80020e4 <MX_TIM5_Init+0x94>)
 8002076:	220f      	movs	r2, #15
 8002078:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800207a:	4b1a      	ldr	r3, [pc, #104]	@ (80020e4 <MX_TIM5_Init+0x94>)
 800207c:	2200      	movs	r2, #0
 800207e:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 65535;
 8002080:	4b18      	ldr	r3, [pc, #96]	@ (80020e4 <MX_TIM5_Init+0x94>)
 8002082:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002086:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002088:	4b16      	ldr	r3, [pc, #88]	@ (80020e4 <MX_TIM5_Init+0x94>)
 800208a:	2200      	movs	r2, #0
 800208c:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800208e:	4b15      	ldr	r3, [pc, #84]	@ (80020e4 <MX_TIM5_Init+0x94>)
 8002090:	2200      	movs	r2, #0
 8002092:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8002094:	4813      	ldr	r0, [pc, #76]	@ (80020e4 <MX_TIM5_Init+0x94>)
 8002096:	f005 f90b 	bl	80072b0 <HAL_TIM_Base_Init>
 800209a:	4603      	mov	r3, r0
 800209c:	2b00      	cmp	r3, #0
 800209e:	d001      	beq.n	80020a4 <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 80020a0:	f000 f9fe 	bl	80024a0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80020a4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80020a8:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 80020aa:	f107 0310 	add.w	r3, r7, #16
 80020ae:	4619      	mov	r1, r3
 80020b0:	480c      	ldr	r0, [pc, #48]	@ (80020e4 <MX_TIM5_Init+0x94>)
 80020b2:	f005 fafb 	bl	80076ac <HAL_TIM_ConfigClockSource>
 80020b6:	4603      	mov	r3, r0
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d001      	beq.n	80020c0 <MX_TIM5_Init+0x70>
  {
    Error_Handler();
 80020bc:	f000 f9f0 	bl	80024a0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80020c0:	2300      	movs	r3, #0
 80020c2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80020c4:	2300      	movs	r3, #0
 80020c6:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80020c8:	1d3b      	adds	r3, r7, #4
 80020ca:	4619      	mov	r1, r3
 80020cc:	4805      	ldr	r0, [pc, #20]	@ (80020e4 <MX_TIM5_Init+0x94>)
 80020ce:	f005 fd29 	bl	8007b24 <HAL_TIMEx_MasterConfigSynchronization>
 80020d2:	4603      	mov	r3, r0
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d001      	beq.n	80020dc <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 80020d8:	f000 f9e2 	bl	80024a0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 80020dc:	bf00      	nop
 80020de:	3720      	adds	r7, #32
 80020e0:	46bd      	mov	sp, r7
 80020e2:	bd80      	pop	{r7, pc}
 80020e4:	20040848 	.word	0x20040848
 80020e8:	40000c00 	.word	0x40000c00

080020ec <MX_TIM15_Init>:
  * @brief TIM15 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM15_Init(void)
{
 80020ec:	b580      	push	{r7, lr}
 80020ee:	b088      	sub	sp, #32
 80020f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80020f2:	f107 0310 	add.w	r3, r7, #16
 80020f6:	2200      	movs	r2, #0
 80020f8:	601a      	str	r2, [r3, #0]
 80020fa:	605a      	str	r2, [r3, #4]
 80020fc:	609a      	str	r2, [r3, #8]
 80020fe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002100:	1d3b      	adds	r3, r7, #4
 8002102:	2200      	movs	r2, #0
 8002104:	601a      	str	r2, [r3, #0]
 8002106:	605a      	str	r2, [r3, #4]
 8002108:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 800210a:	4b1f      	ldr	r3, [pc, #124]	@ (8002188 <MX_TIM15_Init+0x9c>)
 800210c:	4a1f      	ldr	r2, [pc, #124]	@ (800218c <MX_TIM15_Init+0xa0>)
 800210e:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 255;
 8002110:	4b1d      	ldr	r3, [pc, #116]	@ (8002188 <MX_TIM15_Init+0x9c>)
 8002112:	22ff      	movs	r2, #255	@ 0xff
 8002114:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002116:	4b1c      	ldr	r3, [pc, #112]	@ (8002188 <MX_TIM15_Init+0x9c>)
 8002118:	2200      	movs	r2, #0
 800211a:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 65535;
 800211c:	4b1a      	ldr	r3, [pc, #104]	@ (8002188 <MX_TIM15_Init+0x9c>)
 800211e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002122:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002124:	4b18      	ldr	r3, [pc, #96]	@ (8002188 <MX_TIM15_Init+0x9c>)
 8002126:	2200      	movs	r2, #0
 8002128:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 800212a:	4b17      	ldr	r3, [pc, #92]	@ (8002188 <MX_TIM15_Init+0x9c>)
 800212c:	2200      	movs	r2, #0
 800212e:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002130:	4b15      	ldr	r3, [pc, #84]	@ (8002188 <MX_TIM15_Init+0x9c>)
 8002132:	2200      	movs	r2, #0
 8002134:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 8002136:	4814      	ldr	r0, [pc, #80]	@ (8002188 <MX_TIM15_Init+0x9c>)
 8002138:	f005 f8ba 	bl	80072b0 <HAL_TIM_Base_Init>
 800213c:	4603      	mov	r3, r0
 800213e:	2b00      	cmp	r3, #0
 8002140:	d001      	beq.n	8002146 <MX_TIM15_Init+0x5a>
  {
    Error_Handler();
 8002142:	f000 f9ad 	bl	80024a0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002146:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800214a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 800214c:	f107 0310 	add.w	r3, r7, #16
 8002150:	4619      	mov	r1, r3
 8002152:	480d      	ldr	r0, [pc, #52]	@ (8002188 <MX_TIM15_Init+0x9c>)
 8002154:	f005 faaa 	bl	80076ac <HAL_TIM_ConfigClockSource>
 8002158:	4603      	mov	r3, r0
 800215a:	2b00      	cmp	r3, #0
 800215c:	d001      	beq.n	8002162 <MX_TIM15_Init+0x76>
  {
    Error_Handler();
 800215e:	f000 f99f 	bl	80024a0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002162:	2300      	movs	r3, #0
 8002164:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002166:	2300      	movs	r3, #0
 8002168:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 800216a:	1d3b      	adds	r3, r7, #4
 800216c:	4619      	mov	r1, r3
 800216e:	4806      	ldr	r0, [pc, #24]	@ (8002188 <MX_TIM15_Init+0x9c>)
 8002170:	f005 fcd8 	bl	8007b24 <HAL_TIMEx_MasterConfigSynchronization>
 8002174:	4603      	mov	r3, r0
 8002176:	2b00      	cmp	r3, #0
 8002178:	d001      	beq.n	800217e <MX_TIM15_Init+0x92>
  {
    Error_Handler();
 800217a:	f000 f991 	bl	80024a0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */

}
 800217e:	bf00      	nop
 8002180:	3720      	adds	r7, #32
 8002182:	46bd      	mov	sp, r7
 8002184:	bd80      	pop	{r7, pc}
 8002186:	bf00      	nop
 8002188:	20040894 	.word	0x20040894
 800218c:	40014000 	.word	0x40014000

08002190 <MX_TIM16_Init>:
  * @brief TIM16 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM16_Init(void)
{
 8002190:	b580      	push	{r7, lr}
 8002192:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 8002194:	4b0f      	ldr	r3, [pc, #60]	@ (80021d4 <MX_TIM16_Init+0x44>)
 8002196:	4a10      	ldr	r2, [pc, #64]	@ (80021d8 <MX_TIM16_Init+0x48>)
 8002198:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 128;
 800219a:	4b0e      	ldr	r3, [pc, #56]	@ (80021d4 <MX_TIM16_Init+0x44>)
 800219c:	2280      	movs	r2, #128	@ 0x80
 800219e:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 80021a0:	4b0c      	ldr	r3, [pc, #48]	@ (80021d4 <MX_TIM16_Init+0x44>)
 80021a2:	2200      	movs	r2, #0
 80021a4:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 65535;
 80021a6:	4b0b      	ldr	r3, [pc, #44]	@ (80021d4 <MX_TIM16_Init+0x44>)
 80021a8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80021ac:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80021ae:	4b09      	ldr	r3, [pc, #36]	@ (80021d4 <MX_TIM16_Init+0x44>)
 80021b0:	2200      	movs	r2, #0
 80021b2:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 80021b4:	4b07      	ldr	r3, [pc, #28]	@ (80021d4 <MX_TIM16_Init+0x44>)
 80021b6:	2200      	movs	r2, #0
 80021b8:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80021ba:	4b06      	ldr	r3, [pc, #24]	@ (80021d4 <MX_TIM16_Init+0x44>)
 80021bc:	2200      	movs	r2, #0
 80021be:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 80021c0:	4804      	ldr	r0, [pc, #16]	@ (80021d4 <MX_TIM16_Init+0x44>)
 80021c2:	f005 f875 	bl	80072b0 <HAL_TIM_Base_Init>
 80021c6:	4603      	mov	r3, r0
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d001      	beq.n	80021d0 <MX_TIM16_Init+0x40>
  {
    Error_Handler();
 80021cc:	f000 f968 	bl	80024a0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 80021d0:	bf00      	nop
 80021d2:	bd80      	pop	{r7, pc}
 80021d4:	200408e0 	.word	0x200408e0
 80021d8:	40014400 	.word	0x40014400

080021dc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80021dc:	b580      	push	{r7, lr}
 80021de:	b08c      	sub	sp, #48	@ 0x30
 80021e0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021e2:	f107 031c 	add.w	r3, r7, #28
 80021e6:	2200      	movs	r2, #0
 80021e8:	601a      	str	r2, [r3, #0]
 80021ea:	605a      	str	r2, [r3, #4]
 80021ec:	609a      	str	r2, [r3, #8]
 80021ee:	60da      	str	r2, [r3, #12]
 80021f0:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80021f2:	4b9c      	ldr	r3, [pc, #624]	@ (8002464 <MX_GPIO_Init+0x288>)
 80021f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021f6:	4a9b      	ldr	r2, [pc, #620]	@ (8002464 <MX_GPIO_Init+0x288>)
 80021f8:	f043 0320 	orr.w	r3, r3, #32
 80021fc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80021fe:	4b99      	ldr	r3, [pc, #612]	@ (8002464 <MX_GPIO_Init+0x288>)
 8002200:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002202:	f003 0320 	and.w	r3, r3, #32
 8002206:	61bb      	str	r3, [r7, #24]
 8002208:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800220a:	4b96      	ldr	r3, [pc, #600]	@ (8002464 <MX_GPIO_Init+0x288>)
 800220c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800220e:	4a95      	ldr	r2, [pc, #596]	@ (8002464 <MX_GPIO_Init+0x288>)
 8002210:	f043 0304 	orr.w	r3, r3, #4
 8002214:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002216:	4b93      	ldr	r3, [pc, #588]	@ (8002464 <MX_GPIO_Init+0x288>)
 8002218:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800221a:	f003 0304 	and.w	r3, r3, #4
 800221e:	617b      	str	r3, [r7, #20]
 8002220:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002222:	4b90      	ldr	r3, [pc, #576]	@ (8002464 <MX_GPIO_Init+0x288>)
 8002224:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002226:	4a8f      	ldr	r2, [pc, #572]	@ (8002464 <MX_GPIO_Init+0x288>)
 8002228:	f043 0301 	orr.w	r3, r3, #1
 800222c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800222e:	4b8d      	ldr	r3, [pc, #564]	@ (8002464 <MX_GPIO_Init+0x288>)
 8002230:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002232:	f003 0301 	and.w	r3, r3, #1
 8002236:	613b      	str	r3, [r7, #16]
 8002238:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800223a:	4b8a      	ldr	r3, [pc, #552]	@ (8002464 <MX_GPIO_Init+0x288>)
 800223c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800223e:	4a89      	ldr	r2, [pc, #548]	@ (8002464 <MX_GPIO_Init+0x288>)
 8002240:	f043 0310 	orr.w	r3, r3, #16
 8002244:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002246:	4b87      	ldr	r3, [pc, #540]	@ (8002464 <MX_GPIO_Init+0x288>)
 8002248:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800224a:	f003 0310 	and.w	r3, r3, #16
 800224e:	60fb      	str	r3, [r7, #12]
 8002250:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002252:	4b84      	ldr	r3, [pc, #528]	@ (8002464 <MX_GPIO_Init+0x288>)
 8002254:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002256:	4a83      	ldr	r2, [pc, #524]	@ (8002464 <MX_GPIO_Init+0x288>)
 8002258:	f043 0302 	orr.w	r3, r3, #2
 800225c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800225e:	4b81      	ldr	r3, [pc, #516]	@ (8002464 <MX_GPIO_Init+0x288>)
 8002260:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002262:	f003 0302 	and.w	r3, r3, #2
 8002266:	60bb      	str	r3, [r7, #8]
 8002268:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800226a:	4b7e      	ldr	r3, [pc, #504]	@ (8002464 <MX_GPIO_Init+0x288>)
 800226c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800226e:	4a7d      	ldr	r2, [pc, #500]	@ (8002464 <MX_GPIO_Init+0x288>)
 8002270:	f043 0308 	orr.w	r3, r3, #8
 8002274:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002276:	4b7b      	ldr	r3, [pc, #492]	@ (8002464 <MX_GPIO_Init+0x288>)
 8002278:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800227a:	f003 0308 	and.w	r3, r3, #8
 800227e:	607b      	str	r3, [r7, #4]
 8002280:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8002282:	4b78      	ldr	r3, [pc, #480]	@ (8002464 <MX_GPIO_Init+0x288>)
 8002284:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002286:	4a77      	ldr	r2, [pc, #476]	@ (8002464 <MX_GPIO_Init+0x288>)
 8002288:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800228c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800228e:	4b75      	ldr	r3, [pc, #468]	@ (8002464 <MX_GPIO_Init+0x288>)
 8002290:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002292:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002296:	603b      	str	r3, [r7, #0]
 8002298:	683b      	ldr	r3, [r7, #0]
  HAL_PWREx_EnableVddIO2();
 800229a:	f002 fe6d 	bl	8004f78 <HAL_PWREx_EnableVddIO2>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, PS1_CLK_Pin|M1_2_Pin|M1_3_Pin|LCD_CS_Pin
 800229e:	2200      	movs	r2, #0
 80022a0:	f24c 0129 	movw	r1, #49193	@ 0xc029
 80022a4:	4870      	ldr	r0, [pc, #448]	@ (8002468 <MX_GPIO_Init+0x28c>)
 80022a6:	f002 fd8b 	bl	8004dc0 <HAL_GPIO_WritePin>
                          |LCD_DC_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, PS0_CLK_Pin|M0_0_Pin|M0_1_Pin|M0_2_Pin
 80022aa:	2200      	movs	r2, #0
 80022ac:	f641 7102 	movw	r1, #7938	@ 0x1f02
 80022b0:	486e      	ldr	r0, [pc, #440]	@ (800246c <MX_GPIO_Init+0x290>)
 80022b2:	f002 fd85 	bl	8004dc0 <HAL_GPIO_WritePin>
                          |M0_3_Pin|M1_0_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_RESET_GPIO_Port, LCD_RESET_Pin, GPIO_PIN_RESET);
 80022b6:	2200      	movs	r2, #0
 80022b8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80022bc:	486c      	ldr	r0, [pc, #432]	@ (8002470 <MX_GPIO_Init+0x294>)
 80022be:	f002 fd7f 	bl	8004dc0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, SD_CS_Pin|M1_1_Pin, GPIO_PIN_RESET);
 80022c2:	2200      	movs	r2, #0
 80022c4:	f244 0104 	movw	r1, #16388	@ 0x4004
 80022c8:	486a      	ldr	r0, [pc, #424]	@ (8002474 <MX_GPIO_Init+0x298>)
 80022ca:	f002 fd79 	bl	8004dc0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PS1_CLK_Pin M1_2_Pin M1_3_Pin LCD_CS_Pin
                           LCD_DC_Pin */
  GPIO_InitStruct.Pin = PS1_CLK_Pin|M1_2_Pin|M1_3_Pin|LCD_CS_Pin
 80022ce:	f24c 0329 	movw	r3, #49193	@ 0xc029
 80022d2:	61fb      	str	r3, [r7, #28]
                          |LCD_DC_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80022d4:	2301      	movs	r3, #1
 80022d6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022d8:	2300      	movs	r3, #0
 80022da:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022dc:	2300      	movs	r3, #0
 80022de:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80022e0:	f107 031c 	add.w	r3, r7, #28
 80022e4:	4619      	mov	r1, r3
 80022e6:	4860      	ldr	r0, [pc, #384]	@ (8002468 <MX_GPIO_Init+0x28c>)
 80022e8:	f002 fbc0 	bl	8004a6c <HAL_GPIO_Init>

  /*Configure GPIO pin : PS1_DATA_Pin */
  GPIO_InitStruct.Pin = PS1_DATA_Pin;
 80022ec:	2302      	movs	r3, #2
 80022ee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80022f0:	2300      	movs	r3, #0
 80022f2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022f4:	2300      	movs	r3, #0
 80022f6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(PS1_DATA_GPIO_Port, &GPIO_InitStruct);
 80022f8:	f107 031c 	add.w	r3, r7, #28
 80022fc:	4619      	mov	r1, r3
 80022fe:	485a      	ldr	r0, [pc, #360]	@ (8002468 <MX_GPIO_Init+0x28c>)
 8002300:	f002 fbb4 	bl	8004a6c <HAL_GPIO_Init>

  /*Configure GPIO pins : PS0_CLK_Pin M0_0_Pin M0_1_Pin M0_2_Pin
                           M0_3_Pin M1_0_Pin */
  GPIO_InitStruct.Pin = PS0_CLK_Pin|M0_0_Pin|M0_1_Pin|M0_2_Pin
 8002304:	f641 7302 	movw	r3, #7938	@ 0x1f02
 8002308:	61fb      	str	r3, [r7, #28]
                          |M0_3_Pin|M1_0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800230a:	2301      	movs	r3, #1
 800230c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800230e:	2300      	movs	r3, #0
 8002310:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002312:	2300      	movs	r3, #0
 8002314:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002316:	f107 031c 	add.w	r3, r7, #28
 800231a:	4619      	mov	r1, r3
 800231c:	4853      	ldr	r0, [pc, #332]	@ (800246c <MX_GPIO_Init+0x290>)
 800231e:	f002 fba5 	bl	8004a6c <HAL_GPIO_Init>

  /*Configure GPIO pin : PS0_DATA_Pin */
  GPIO_InitStruct.Pin = PS0_DATA_Pin;
 8002322:	2308      	movs	r3, #8
 8002324:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002326:	2300      	movs	r3, #0
 8002328:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800232a:	2300      	movs	r3, #0
 800232c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(PS0_DATA_GPIO_Port, &GPIO_InitStruct);
 800232e:	f107 031c 	add.w	r3, r7, #28
 8002332:	4619      	mov	r1, r3
 8002334:	484d      	ldr	r0, [pc, #308]	@ (800246c <MX_GPIO_Init+0x290>)
 8002336:	f002 fb99 	bl	8004a6c <HAL_GPIO_Init>

  /*Configure GPIO pins : PE7 PE8 PE9 PE10
                           PE11 PE12 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 800233a:	f44f 53fc 	mov.w	r3, #8064	@ 0x1f80
 800233e:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_11|GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002340:	2302      	movs	r3, #2
 8002342:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002344:	2300      	movs	r3, #0
 8002346:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002348:	2300      	movs	r3, #0
 800234a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800234c:	2301      	movs	r3, #1
 800234e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002350:	f107 031c 	add.w	r3, r7, #28
 8002354:	4619      	mov	r1, r3
 8002356:	4846      	ldr	r0, [pc, #280]	@ (8002470 <MX_GPIO_Init+0x294>)
 8002358:	f002 fb88 	bl	8004a6c <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_RESET_Pin */
  GPIO_InitStruct.Pin = LCD_RESET_Pin;
 800235c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002360:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002362:	2301      	movs	r3, #1
 8002364:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002366:	2300      	movs	r3, #0
 8002368:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800236a:	2300      	movs	r3, #0
 800236c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(LCD_RESET_GPIO_Port, &GPIO_InitStruct);
 800236e:	f107 031c 	add.w	r3, r7, #28
 8002372:	4619      	mov	r1, r3
 8002374:	483e      	ldr	r0, [pc, #248]	@ (8002470 <MX_GPIO_Init+0x294>)
 8002376:	f002 fb79 	bl	8004a6c <HAL_GPIO_Init>

  /*Configure GPIO pins : PE14 PE15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 800237a:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 800237e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002380:	2302      	movs	r3, #2
 8002382:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002384:	2300      	movs	r3, #0
 8002386:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002388:	2300      	movs	r3, #0
 800238a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF3_TIM1_COMP1;
 800238c:	2303      	movs	r3, #3
 800238e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002390:	f107 031c 	add.w	r3, r7, #28
 8002394:	4619      	mov	r1, r3
 8002396:	4836      	ldr	r0, [pc, #216]	@ (8002470 <MX_GPIO_Init+0x294>)
 8002398:	f002 fb68 	bl	8004a6c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB13 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15;
 800239c:	f44f 4330 	mov.w	r3, #45056	@ 0xb000
 80023a0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023a2:	2302      	movs	r3, #2
 80023a4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023a6:	2300      	movs	r3, #0
 80023a8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023aa:	2300      	movs	r3, #0
 80023ac:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 80023ae:	230d      	movs	r3, #13
 80023b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80023b2:	f107 031c 	add.w	r3, r7, #28
 80023b6:	4619      	mov	r1, r3
 80023b8:	482f      	ldr	r0, [pc, #188]	@ (8002478 <MX_GPIO_Init+0x29c>)
 80023ba:	f002 fb57 	bl	8004a6c <HAL_GPIO_Init>

  /*Configure GPIO pins : SD_CS_Pin M1_1_Pin */
  GPIO_InitStruct.Pin = SD_CS_Pin|M1_1_Pin;
 80023be:	f244 0304 	movw	r3, #16388	@ 0x4004
 80023c2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80023c4:	2301      	movs	r3, #1
 80023c6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023c8:	2300      	movs	r3, #0
 80023ca:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023cc:	2300      	movs	r3, #0
 80023ce:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80023d0:	f107 031c 	add.w	r3, r7, #28
 80023d4:	4619      	mov	r1, r3
 80023d6:	4827      	ldr	r0, [pc, #156]	@ (8002474 <MX_GPIO_Init+0x298>)
 80023d8:	f002 fb48 	bl	8004a6c <HAL_GPIO_Init>

  /*Configure GPIO pin : PC6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 80023dc:	2340      	movs	r3, #64	@ 0x40
 80023de:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023e0:	2302      	movs	r3, #2
 80023e2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023e4:	2300      	movs	r3, #0
 80023e6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023e8:	2300      	movs	r3, #0
 80023ea:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 80023ec:	230d      	movs	r3, #13
 80023ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80023f0:	f107 031c 	add.w	r3, r7, #28
 80023f4:	4619      	mov	r1, r3
 80023f6:	481d      	ldr	r0, [pc, #116]	@ (800246c <MX_GPIO_Init+0x290>)
 80023f8:	f002 fb38 	bl	8004a6c <HAL_GPIO_Init>

  /*Configure GPIO pin : PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 80023fc:	2380      	movs	r3, #128	@ 0x80
 80023fe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002400:	2302      	movs	r3, #2
 8002402:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002404:	2300      	movs	r3, #0
 8002406:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002408:	2300      	movs	r3, #0
 800240a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800240c:	2302      	movs	r3, #2
 800240e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002410:	f107 031c 	add.w	r3, r7, #28
 8002414:	4619      	mov	r1, r3
 8002416:	4815      	ldr	r0, [pc, #84]	@ (800246c <MX_GPIO_Init+0x290>)
 8002418:	f002 fb28 	bl	8004a6c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_10;
 800241c:	f44f 63a0 	mov.w	r3, #1280	@ 0x500
 8002420:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002422:	2302      	movs	r3, #2
 8002424:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002426:	2300      	movs	r3, #0
 8002428:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800242a:	2303      	movs	r3, #3
 800242c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800242e:	230a      	movs	r3, #10
 8002430:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002432:	f107 031c 	add.w	r3, r7, #28
 8002436:	4619      	mov	r1, r3
 8002438:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800243c:	f002 fb16 	bl	8004a6c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002440:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002444:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002446:	2300      	movs	r3, #0
 8002448:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800244a:	2300      	movs	r3, #0
 800244c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800244e:	f107 031c 	add.w	r3, r7, #28
 8002452:	4619      	mov	r1, r3
 8002454:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002458:	f002 fb08 	bl	8004a6c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800245c:	bf00      	nop
 800245e:	3730      	adds	r7, #48	@ 0x30
 8002460:	46bd      	mov	sp, r7
 8002462:	bd80      	pop	{r7, pc}
 8002464:	40021000 	.word	0x40021000
 8002468:	48001400 	.word	0x48001400
 800246c:	48000800 	.word	0x48000800
 8002470:	48001000 	.word	0x48001000
 8002474:	48000c00 	.word	0x48000c00
 8002478:	48000400 	.word	0x48000400

0800247c <__io_putchar>:
#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
#else
  #define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif /* __GNUC__ */
PUTCHAR_PROTOTYPE
{
 800247c:	b580      	push	{r7, lr}
 800247e:	b082      	sub	sp, #8
 8002480:	af00      	add	r7, sp, #0
 8002482:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&hlpuart1, (uint8_t *)&ch, 1, 0xFFFF);
 8002484:	1d39      	adds	r1, r7, #4
 8002486:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800248a:	2201      	movs	r2, #1
 800248c:	4803      	ldr	r0, [pc, #12]	@ (800249c <__io_putchar+0x20>)
 800248e:	f005 fc3f 	bl	8007d10 <HAL_UART_Transmit>
  return ch;
 8002492:	687b      	ldr	r3, [r7, #4]
}
 8002494:	4618      	mov	r0, r3
 8002496:	3708      	adds	r7, #8
 8002498:	46bd      	mov	sp, r7
 800249a:	bd80      	pop	{r7, pc}
 800249c:	200405c0 	.word	0x200405c0

080024a0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80024a0:	b480      	push	{r7}
 80024a2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80024a4:	b672      	cpsid	i
}
 80024a6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80024a8:	bf00      	nop
 80024aa:	e7fd      	b.n	80024a8 <Error_Handler+0x8>

080024ac <stepper_rotate_clockwise_ir>:
	{1, 0, 0, 1} };

static bool motor_running = false;
static uint32_t cur_rotation_idx = 0;

void stepper_rotate_clockwise_ir() {
 80024ac:	b580      	push	{r7, lr}
 80024ae:	af00      	add	r7, sp, #0
	 HAL_GPIO_WritePin(M0_0_GPIO_Port, M0_0_Pin, steps[cur_rotation_idx][0]);
 80024b0:	4b22      	ldr	r3, [pc, #136]	@ (800253c <stepper_rotate_clockwise_ir+0x90>)
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	4a22      	ldr	r2, [pc, #136]	@ (8002540 <stepper_rotate_clockwise_ir+0x94>)
 80024b6:	011b      	lsls	r3, r3, #4
 80024b8:	4413      	add	r3, r2
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	b2db      	uxtb	r3, r3
 80024be:	461a      	mov	r2, r3
 80024c0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80024c4:	481f      	ldr	r0, [pc, #124]	@ (8002544 <stepper_rotate_clockwise_ir+0x98>)
 80024c6:	f002 fc7b 	bl	8004dc0 <HAL_GPIO_WritePin>
	 HAL_GPIO_WritePin(M0_1_GPIO_Port, M0_1_Pin, steps[cur_rotation_idx][1]);
 80024ca:	4b1c      	ldr	r3, [pc, #112]	@ (800253c <stepper_rotate_clockwise_ir+0x90>)
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	4a1c      	ldr	r2, [pc, #112]	@ (8002540 <stepper_rotate_clockwise_ir+0x94>)
 80024d0:	011b      	lsls	r3, r3, #4
 80024d2:	4413      	add	r3, r2
 80024d4:	3304      	adds	r3, #4
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	b2db      	uxtb	r3, r3
 80024da:	461a      	mov	r2, r3
 80024dc:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80024e0:	4818      	ldr	r0, [pc, #96]	@ (8002544 <stepper_rotate_clockwise_ir+0x98>)
 80024e2:	f002 fc6d 	bl	8004dc0 <HAL_GPIO_WritePin>
	 HAL_GPIO_WritePin(M0_2_GPIO_Port, M0_2_Pin, steps[cur_rotation_idx][2]);
 80024e6:	4b15      	ldr	r3, [pc, #84]	@ (800253c <stepper_rotate_clockwise_ir+0x90>)
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	4a15      	ldr	r2, [pc, #84]	@ (8002540 <stepper_rotate_clockwise_ir+0x94>)
 80024ec:	011b      	lsls	r3, r3, #4
 80024ee:	4413      	add	r3, r2
 80024f0:	3308      	adds	r3, #8
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	b2db      	uxtb	r3, r3
 80024f6:	461a      	mov	r2, r3
 80024f8:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80024fc:	4811      	ldr	r0, [pc, #68]	@ (8002544 <stepper_rotate_clockwise_ir+0x98>)
 80024fe:	f002 fc5f 	bl	8004dc0 <HAL_GPIO_WritePin>
	 HAL_GPIO_WritePin(M0_3_GPIO_Port, M0_3_Pin, steps[cur_rotation_idx][3]);
 8002502:	4b0e      	ldr	r3, [pc, #56]	@ (800253c <stepper_rotate_clockwise_ir+0x90>)
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	4a0e      	ldr	r2, [pc, #56]	@ (8002540 <stepper_rotate_clockwise_ir+0x94>)
 8002508:	011b      	lsls	r3, r3, #4
 800250a:	4413      	add	r3, r2
 800250c:	330c      	adds	r3, #12
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	b2db      	uxtb	r3, r3
 8002512:	461a      	mov	r2, r3
 8002514:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8002518:	480a      	ldr	r0, [pc, #40]	@ (8002544 <stepper_rotate_clockwise_ir+0x98>)
 800251a:	f002 fc51 	bl	8004dc0 <HAL_GPIO_WritePin>

	 // ALSO M1 TODO

	 cur_rotation_idx++;
 800251e:	4b07      	ldr	r3, [pc, #28]	@ (800253c <stepper_rotate_clockwise_ir+0x90>)
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	3301      	adds	r3, #1
 8002524:	4a05      	ldr	r2, [pc, #20]	@ (800253c <stepper_rotate_clockwise_ir+0x90>)
 8002526:	6013      	str	r3, [r2, #0]
	 if (cur_rotation_idx == 8) {
 8002528:	4b04      	ldr	r3, [pc, #16]	@ (800253c <stepper_rotate_clockwise_ir+0x90>)
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	2b08      	cmp	r3, #8
 800252e:	d102      	bne.n	8002536 <stepper_rotate_clockwise_ir+0x8a>
		 cur_rotation_idx = 0;
 8002530:	4b02      	ldr	r3, [pc, #8]	@ (800253c <stepper_rotate_clockwise_ir+0x90>)
 8002532:	2200      	movs	r2, #0
 8002534:	601a      	str	r2, [r3, #0]
	 }
}
 8002536:	bf00      	nop
 8002538:	bd80      	pop	{r7, pc}
 800253a:	bf00      	nop
 800253c:	20040930 	.word	0x20040930
 8002540:	20040008 	.word	0x20040008
 8002544:	48000800 	.word	0x48000800

08002548 <motor_start>:
//
//	// enable motor timer interrupt
//	HAL_TIM_Base_Start_IT(&MOTOR_TIMER_HANDLE);
//}

void motor_start() {
 8002548:	b580      	push	{r7, lr}
 800254a:	af00      	add	r7, sp, #0
	if (motor_running) {
 800254c:	4b06      	ldr	r3, [pc, #24]	@ (8002568 <motor_start+0x20>)
 800254e:	781b      	ldrb	r3, [r3, #0]
 8002550:	2b00      	cmp	r3, #0
 8002552:	d106      	bne.n	8002562 <motor_start+0x1a>
		return;
	}

	motor_running = true;
 8002554:	4b04      	ldr	r3, [pc, #16]	@ (8002568 <motor_start+0x20>)
 8002556:	2201      	movs	r2, #1
 8002558:	701a      	strb	r2, [r3, #0]
	HAL_TIM_Base_Start_IT(&MOTOR_TIMER_HANDLE);
 800255a:	4804      	ldr	r0, [pc, #16]	@ (800256c <motor_start+0x24>)
 800255c:	f004 ff00 	bl	8007360 <HAL_TIM_Base_Start_IT>
 8002560:	e000      	b.n	8002564 <motor_start+0x1c>
		return;
 8002562:	bf00      	nop
}
 8002564:	bd80      	pop	{r7, pc}
 8002566:	bf00      	nop
 8002568:	2004092c 	.word	0x2004092c
 800256c:	200407fc 	.word	0x200407fc

08002570 <motor_stop>:

void motor_stop() {
 8002570:	b580      	push	{r7, lr}
 8002572:	af00      	add	r7, sp, #0
	if (!motor_running) {
 8002574:	4b07      	ldr	r3, [pc, #28]	@ (8002594 <motor_stop+0x24>)
 8002576:	781b      	ldrb	r3, [r3, #0]
 8002578:	f083 0301 	eor.w	r3, r3, #1
 800257c:	b2db      	uxtb	r3, r3
 800257e:	2b00      	cmp	r3, #0
 8002580:	d106      	bne.n	8002590 <motor_stop+0x20>
		return;
	}

	motor_running = false;
 8002582:	4b04      	ldr	r3, [pc, #16]	@ (8002594 <motor_stop+0x24>)
 8002584:	2200      	movs	r2, #0
 8002586:	701a      	strb	r2, [r3, #0]
	HAL_TIM_Base_Stop_IT(&MOTOR_TIMER_HANDLE);
 8002588:	4803      	ldr	r0, [pc, #12]	@ (8002598 <motor_stop+0x28>)
 800258a:	f004 ff59 	bl	8007440 <HAL_TIM_Base_Stop_IT>
 800258e:	e000      	b.n	8002592 <motor_stop+0x22>
		return;
 8002590:	bf00      	nop
}
 8002592:	bd80      	pop	{r7, pc}
 8002594:	2004092c 	.word	0x2004092c
 8002598:	200407fc 	.word	0x200407fc

0800259c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800259c:	b480      	push	{r7}
 800259e:	b083      	sub	sp, #12
 80025a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80025a2:	4b0f      	ldr	r3, [pc, #60]	@ (80025e0 <HAL_MspInit+0x44>)
 80025a4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80025a6:	4a0e      	ldr	r2, [pc, #56]	@ (80025e0 <HAL_MspInit+0x44>)
 80025a8:	f043 0301 	orr.w	r3, r3, #1
 80025ac:	6613      	str	r3, [r2, #96]	@ 0x60
 80025ae:	4b0c      	ldr	r3, [pc, #48]	@ (80025e0 <HAL_MspInit+0x44>)
 80025b0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80025b2:	f003 0301 	and.w	r3, r3, #1
 80025b6:	607b      	str	r3, [r7, #4]
 80025b8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80025ba:	4b09      	ldr	r3, [pc, #36]	@ (80025e0 <HAL_MspInit+0x44>)
 80025bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80025be:	4a08      	ldr	r2, [pc, #32]	@ (80025e0 <HAL_MspInit+0x44>)
 80025c0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80025c4:	6593      	str	r3, [r2, #88]	@ 0x58
 80025c6:	4b06      	ldr	r3, [pc, #24]	@ (80025e0 <HAL_MspInit+0x44>)
 80025c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80025ca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80025ce:	603b      	str	r3, [r7, #0]
 80025d0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80025d2:	bf00      	nop
 80025d4:	370c      	adds	r7, #12
 80025d6:	46bd      	mov	sp, r7
 80025d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025dc:	4770      	bx	lr
 80025de:	bf00      	nop
 80025e0:	40021000 	.word	0x40021000

080025e4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80025e4:	b580      	push	{r7, lr}
 80025e6:	b0b0      	sub	sp, #192	@ 0xc0
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025ec:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 80025f0:	2200      	movs	r2, #0
 80025f2:	601a      	str	r2, [r3, #0]
 80025f4:	605a      	str	r2, [r3, #4]
 80025f6:	609a      	str	r2, [r3, #8]
 80025f8:	60da      	str	r2, [r3, #12]
 80025fa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80025fc:	f107 0318 	add.w	r3, r7, #24
 8002600:	2294      	movs	r2, #148	@ 0x94
 8002602:	2100      	movs	r1, #0
 8002604:	4618      	mov	r0, r3
 8002606:	f00a fb8a 	bl	800cd1e <memset>
  if(hadc->Instance==ADC1)
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	4a35      	ldr	r2, [pc, #212]	@ (80026e4 <HAL_ADC_MspInit+0x100>)
 8002610:	4293      	cmp	r3, r2
 8002612:	d162      	bne.n	80026da <HAL_ADC_MspInit+0xf6>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8002614:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002618:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 800261a:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800261e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8002622:	2301      	movs	r3, #1
 8002624:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8002626:	2301      	movs	r3, #1
 8002628:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 16;
 800262a:	2310      	movs	r3, #16
 800262c:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 800262e:	2302      	movs	r3, #2
 8002630:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8002632:	2302      	movs	r3, #2
 8002634:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8002636:	2302      	movs	r3, #2
 8002638:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 800263a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800263e:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002640:	f107 0318 	add.w	r3, r7, #24
 8002644:	4618      	mov	r0, r3
 8002646:	f003 fb7f 	bl	8005d48 <HAL_RCCEx_PeriphCLKConfig>
 800264a:	4603      	mov	r3, r0
 800264c:	2b00      	cmp	r3, #0
 800264e:	d001      	beq.n	8002654 <HAL_ADC_MspInit+0x70>
    {
      Error_Handler();
 8002650:	f7ff ff26 	bl	80024a0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8002654:	4b24      	ldr	r3, [pc, #144]	@ (80026e8 <HAL_ADC_MspInit+0x104>)
 8002656:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002658:	4a23      	ldr	r2, [pc, #140]	@ (80026e8 <HAL_ADC_MspInit+0x104>)
 800265a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800265e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002660:	4b21      	ldr	r3, [pc, #132]	@ (80026e8 <HAL_ADC_MspInit+0x104>)
 8002662:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002664:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002668:	617b      	str	r3, [r7, #20]
 800266a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800266c:	4b1e      	ldr	r3, [pc, #120]	@ (80026e8 <HAL_ADC_MspInit+0x104>)
 800266e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002670:	4a1d      	ldr	r2, [pc, #116]	@ (80026e8 <HAL_ADC_MspInit+0x104>)
 8002672:	f043 0301 	orr.w	r3, r3, #1
 8002676:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002678:	4b1b      	ldr	r3, [pc, #108]	@ (80026e8 <HAL_ADC_MspInit+0x104>)
 800267a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800267c:	f003 0301 	and.w	r3, r3, #1
 8002680:	613b      	str	r3, [r7, #16]
 8002682:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002684:	4b18      	ldr	r3, [pc, #96]	@ (80026e8 <HAL_ADC_MspInit+0x104>)
 8002686:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002688:	4a17      	ldr	r2, [pc, #92]	@ (80026e8 <HAL_ADC_MspInit+0x104>)
 800268a:	f043 0304 	orr.w	r3, r3, #4
 800268e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002690:	4b15      	ldr	r3, [pc, #84]	@ (80026e8 <HAL_ADC_MspInit+0x104>)
 8002692:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002694:	f003 0304 	and.w	r3, r3, #4
 8002698:	60fb      	str	r3, [r7, #12]
 800269a:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA3     ------> ADC1_IN8
    PC4     ------> ADC1_IN13
    PC5     ------> ADC1_IN14
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800269c:	2308      	movs	r3, #8
 800269e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80026a2:	230b      	movs	r3, #11
 80026a4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026a8:	2300      	movs	r3, #0
 80026aa:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80026ae:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 80026b2:	4619      	mov	r1, r3
 80026b4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80026b8:	f002 f9d8 	bl	8004a6c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = IR0_ADC_Pin|IR1_ADC_Pin;
 80026bc:	2330      	movs	r3, #48	@ 0x30
 80026be:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80026c2:	230b      	movs	r3, #11
 80026c4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026c8:	2300      	movs	r3, #0
 80026ca:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80026ce:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 80026d2:	4619      	mov	r1, r3
 80026d4:	4805      	ldr	r0, [pc, #20]	@ (80026ec <HAL_ADC_MspInit+0x108>)
 80026d6:	f002 f9c9 	bl	8004a6c <HAL_GPIO_Init>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 80026da:	bf00      	nop
 80026dc:	37c0      	adds	r7, #192	@ 0xc0
 80026de:	46bd      	mov	sp, r7
 80026e0:	bd80      	pop	{r7, pc}
 80026e2:	bf00      	nop
 80026e4:	50040000 	.word	0x50040000
 80026e8:	40021000 	.word	0x40021000
 80026ec:	48000800 	.word	0x48000800

080026f0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80026f0:	b580      	push	{r7, lr}
 80026f2:	b0b0      	sub	sp, #192	@ 0xc0
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026f8:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 80026fc:	2200      	movs	r2, #0
 80026fe:	601a      	str	r2, [r3, #0]
 8002700:	605a      	str	r2, [r3, #4]
 8002702:	609a      	str	r2, [r3, #8]
 8002704:	60da      	str	r2, [r3, #12]
 8002706:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002708:	f107 0318 	add.w	r3, r7, #24
 800270c:	2294      	movs	r2, #148	@ 0x94
 800270e:	2100      	movs	r1, #0
 8002710:	4618      	mov	r0, r3
 8002712:	f00a fb04 	bl	800cd1e <memset>
  if(huart->Instance==LPUART1)
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	4a47      	ldr	r2, [pc, #284]	@ (8002838 <HAL_UART_MspInit+0x148>)
 800271c:	4293      	cmp	r3, r2
 800271e:	d13e      	bne.n	800279e <HAL_UART_MspInit+0xae>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8002720:	2320      	movs	r3, #32
 8002722:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8002724:	2300      	movs	r3, #0
 8002726:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002728:	f107 0318 	add.w	r3, r7, #24
 800272c:	4618      	mov	r0, r3
 800272e:	f003 fb0b 	bl	8005d48 <HAL_RCCEx_PeriphCLKConfig>
 8002732:	4603      	mov	r3, r0
 8002734:	2b00      	cmp	r3, #0
 8002736:	d001      	beq.n	800273c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002738:	f7ff feb2 	bl	80024a0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 800273c:	4b3f      	ldr	r3, [pc, #252]	@ (800283c <HAL_UART_MspInit+0x14c>)
 800273e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002740:	4a3e      	ldr	r2, [pc, #248]	@ (800283c <HAL_UART_MspInit+0x14c>)
 8002742:	f043 0301 	orr.w	r3, r3, #1
 8002746:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8002748:	4b3c      	ldr	r3, [pc, #240]	@ (800283c <HAL_UART_MspInit+0x14c>)
 800274a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800274c:	f003 0301 	and.w	r3, r3, #1
 8002750:	617b      	str	r3, [r7, #20]
 8002752:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8002754:	4b39      	ldr	r3, [pc, #228]	@ (800283c <HAL_UART_MspInit+0x14c>)
 8002756:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002758:	4a38      	ldr	r2, [pc, #224]	@ (800283c <HAL_UART_MspInit+0x14c>)
 800275a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800275e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002760:	4b36      	ldr	r3, [pc, #216]	@ (800283c <HAL_UART_MspInit+0x14c>)
 8002762:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002764:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002768:	613b      	str	r3, [r7, #16]
 800276a:	693b      	ldr	r3, [r7, #16]
    HAL_PWREx_EnableVddIO2();
 800276c:	f002 fc04 	bl	8004f78 <HAL_PWREx_EnableVddIO2>
    /**LPUART1 GPIO Configuration
    PG7     ------> LPUART1_TX
    PG8     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8002770:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8002774:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002778:	2302      	movs	r3, #2
 800277a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800277e:	2300      	movs	r3, #0
 8002780:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002784:	2303      	movs	r3, #3
 8002786:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 800278a:	2308      	movs	r3, #8
 800278c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002790:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8002794:	4619      	mov	r1, r3
 8002796:	482a      	ldr	r0, [pc, #168]	@ (8002840 <HAL_UART_MspInit+0x150>)
 8002798:	f002 f968 	bl	8004a6c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 800279c:	e048      	b.n	8002830 <HAL_UART_MspInit+0x140>
  else if(huart->Instance==USART3)
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	4a28      	ldr	r2, [pc, #160]	@ (8002844 <HAL_UART_MspInit+0x154>)
 80027a4:	4293      	cmp	r3, r2
 80027a6:	d143      	bne.n	8002830 <HAL_UART_MspInit+0x140>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80027a8:	2304      	movs	r3, #4
 80027aa:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80027ac:	2300      	movs	r3, #0
 80027ae:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80027b0:	f107 0318 	add.w	r3, r7, #24
 80027b4:	4618      	mov	r0, r3
 80027b6:	f003 fac7 	bl	8005d48 <HAL_RCCEx_PeriphCLKConfig>
 80027ba:	4603      	mov	r3, r0
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d001      	beq.n	80027c4 <HAL_UART_MspInit+0xd4>
      Error_Handler();
 80027c0:	f7ff fe6e 	bl	80024a0 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 80027c4:	4b1d      	ldr	r3, [pc, #116]	@ (800283c <HAL_UART_MspInit+0x14c>)
 80027c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027c8:	4a1c      	ldr	r2, [pc, #112]	@ (800283c <HAL_UART_MspInit+0x14c>)
 80027ca:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80027ce:	6593      	str	r3, [r2, #88]	@ 0x58
 80027d0:	4b1a      	ldr	r3, [pc, #104]	@ (800283c <HAL_UART_MspInit+0x14c>)
 80027d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027d4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80027d8:	60fb      	str	r3, [r7, #12]
 80027da:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80027dc:	4b17      	ldr	r3, [pc, #92]	@ (800283c <HAL_UART_MspInit+0x14c>)
 80027de:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80027e0:	4a16      	ldr	r2, [pc, #88]	@ (800283c <HAL_UART_MspInit+0x14c>)
 80027e2:	f043 0308 	orr.w	r3, r3, #8
 80027e6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80027e8:	4b14      	ldr	r3, [pc, #80]	@ (800283c <HAL_UART_MspInit+0x14c>)
 80027ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80027ec:	f003 0308 	and.w	r3, r3, #8
 80027f0:	60bb      	str	r3, [r7, #8]
 80027f2:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = CAM_TX_Pin|CAM_RX_Pin;
 80027f4:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80027f8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027fc:	2302      	movs	r3, #2
 80027fe:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002802:	2300      	movs	r3, #0
 8002804:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002808:	2303      	movs	r3, #3
 800280a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800280e:	2307      	movs	r3, #7
 8002810:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002814:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8002818:	4619      	mov	r1, r3
 800281a:	480b      	ldr	r0, [pc, #44]	@ (8002848 <HAL_UART_MspInit+0x158>)
 800281c:	f002 f926 	bl	8004a6c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8002820:	2200      	movs	r2, #0
 8002822:	2100      	movs	r1, #0
 8002824:	2027      	movs	r0, #39	@ 0x27
 8002826:	f002 f830 	bl	800488a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 800282a:	2027      	movs	r0, #39	@ 0x27
 800282c:	f002 f849 	bl	80048c2 <HAL_NVIC_EnableIRQ>
}
 8002830:	bf00      	nop
 8002832:	37c0      	adds	r7, #192	@ 0xc0
 8002834:	46bd      	mov	sp, r7
 8002836:	bd80      	pop	{r7, pc}
 8002838:	40008000 	.word	0x40008000
 800283c:	40021000 	.word	0x40021000
 8002840:	48001800 	.word	0x48001800
 8002844:	40004800 	.word	0x40004800
 8002848:	48000c00 	.word	0x48000c00

0800284c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800284c:	b580      	push	{r7, lr}
 800284e:	b08c      	sub	sp, #48	@ 0x30
 8002850:	af00      	add	r7, sp, #0
 8002852:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002854:	f107 031c 	add.w	r3, r7, #28
 8002858:	2200      	movs	r2, #0
 800285a:	601a      	str	r2, [r3, #0]
 800285c:	605a      	str	r2, [r3, #4]
 800285e:	609a      	str	r2, [r3, #8]
 8002860:	60da      	str	r2, [r3, #12]
 8002862:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	4a2e      	ldr	r2, [pc, #184]	@ (8002924 <HAL_SPI_MspInit+0xd8>)
 800286a:	4293      	cmp	r3, r2
 800286c:	d129      	bne.n	80028c2 <HAL_SPI_MspInit+0x76>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800286e:	4b2e      	ldr	r3, [pc, #184]	@ (8002928 <HAL_SPI_MspInit+0xdc>)
 8002870:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002872:	4a2d      	ldr	r2, [pc, #180]	@ (8002928 <HAL_SPI_MspInit+0xdc>)
 8002874:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002878:	6613      	str	r3, [r2, #96]	@ 0x60
 800287a:	4b2b      	ldr	r3, [pc, #172]	@ (8002928 <HAL_SPI_MspInit+0xdc>)
 800287c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800287e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002882:	61bb      	str	r3, [r7, #24]
 8002884:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002886:	4b28      	ldr	r3, [pc, #160]	@ (8002928 <HAL_SPI_MspInit+0xdc>)
 8002888:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800288a:	4a27      	ldr	r2, [pc, #156]	@ (8002928 <HAL_SPI_MspInit+0xdc>)
 800288c:	f043 0301 	orr.w	r3, r3, #1
 8002890:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002892:	4b25      	ldr	r3, [pc, #148]	@ (8002928 <HAL_SPI_MspInit+0xdc>)
 8002894:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002896:	f003 0301 	and.w	r3, r3, #1
 800289a:	617b      	str	r3, [r7, #20]
 800289c:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SD_SCK_Pin|SD_MISO_Pin|SD_MOSI_Pin;
 800289e:	23e0      	movs	r3, #224	@ 0xe0
 80028a0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028a2:	2302      	movs	r3, #2
 80028a4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028a6:	2300      	movs	r3, #0
 80028a8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80028aa:	2303      	movs	r3, #3
 80028ac:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80028ae:	2305      	movs	r3, #5
 80028b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028b2:	f107 031c 	add.w	r3, r7, #28
 80028b6:	4619      	mov	r1, r3
 80028b8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80028bc:	f002 f8d6 	bl	8004a6c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 80028c0:	e02c      	b.n	800291c <HAL_SPI_MspInit+0xd0>
  else if(hspi->Instance==SPI3)
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	4a19      	ldr	r2, [pc, #100]	@ (800292c <HAL_SPI_MspInit+0xe0>)
 80028c8:	4293      	cmp	r3, r2
 80028ca:	d127      	bne.n	800291c <HAL_SPI_MspInit+0xd0>
    __HAL_RCC_SPI3_CLK_ENABLE();
 80028cc:	4b16      	ldr	r3, [pc, #88]	@ (8002928 <HAL_SPI_MspInit+0xdc>)
 80028ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028d0:	4a15      	ldr	r2, [pc, #84]	@ (8002928 <HAL_SPI_MspInit+0xdc>)
 80028d2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80028d6:	6593      	str	r3, [r2, #88]	@ 0x58
 80028d8:	4b13      	ldr	r3, [pc, #76]	@ (8002928 <HAL_SPI_MspInit+0xdc>)
 80028da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028dc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80028e0:	613b      	str	r3, [r7, #16]
 80028e2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80028e4:	4b10      	ldr	r3, [pc, #64]	@ (8002928 <HAL_SPI_MspInit+0xdc>)
 80028e6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80028e8:	4a0f      	ldr	r2, [pc, #60]	@ (8002928 <HAL_SPI_MspInit+0xdc>)
 80028ea:	f043 0302 	orr.w	r3, r3, #2
 80028ee:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80028f0:	4b0d      	ldr	r3, [pc, #52]	@ (8002928 <HAL_SPI_MspInit+0xdc>)
 80028f2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80028f4:	f003 0302 	and.w	r3, r3, #2
 80028f8:	60fb      	str	r3, [r7, #12]
 80028fa:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = LCD_SCK_Pin|LCD_MOSI_Pin;
 80028fc:	2328      	movs	r3, #40	@ 0x28
 80028fe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002900:	2302      	movs	r3, #2
 8002902:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002904:	2300      	movs	r3, #0
 8002906:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002908:	2303      	movs	r3, #3
 800290a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800290c:	2306      	movs	r3, #6
 800290e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002910:	f107 031c 	add.w	r3, r7, #28
 8002914:	4619      	mov	r1, r3
 8002916:	4806      	ldr	r0, [pc, #24]	@ (8002930 <HAL_SPI_MspInit+0xe4>)
 8002918:	f002 f8a8 	bl	8004a6c <HAL_GPIO_Init>
}
 800291c:	bf00      	nop
 800291e:	3730      	adds	r7, #48	@ 0x30
 8002920:	46bd      	mov	sp, r7
 8002922:	bd80      	pop	{r7, pc}
 8002924:	40013000 	.word	0x40013000
 8002928:	40021000 	.word	0x40021000
 800292c:	40003c00 	.word	0x40003c00
 8002930:	48000400 	.word	0x48000400

08002934 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002934:	b580      	push	{r7, lr}
 8002936:	b090      	sub	sp, #64	@ 0x40
 8002938:	af00      	add	r7, sp, #0
 800293a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800293c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002940:	2200      	movs	r2, #0
 8002942:	601a      	str	r2, [r3, #0]
 8002944:	605a      	str	r2, [r3, #4]
 8002946:	609a      	str	r2, [r3, #8]
 8002948:	60da      	str	r2, [r3, #12]
 800294a:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM2)
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002954:	d129      	bne.n	80029aa <HAL_TIM_Base_MspInit+0x76>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002956:	4b67      	ldr	r3, [pc, #412]	@ (8002af4 <HAL_TIM_Base_MspInit+0x1c0>)
 8002958:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800295a:	4a66      	ldr	r2, [pc, #408]	@ (8002af4 <HAL_TIM_Base_MspInit+0x1c0>)
 800295c:	f043 0301 	orr.w	r3, r3, #1
 8002960:	6593      	str	r3, [r2, #88]	@ 0x58
 8002962:	4b64      	ldr	r3, [pc, #400]	@ (8002af4 <HAL_TIM_Base_MspInit+0x1c0>)
 8002964:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002966:	f003 0301 	and.w	r3, r3, #1
 800296a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800296c:	6abb      	ldr	r3, [r7, #40]	@ 0x28

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800296e:	4b61      	ldr	r3, [pc, #388]	@ (8002af4 <HAL_TIM_Base_MspInit+0x1c0>)
 8002970:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002972:	4a60      	ldr	r2, [pc, #384]	@ (8002af4 <HAL_TIM_Base_MspInit+0x1c0>)
 8002974:	f043 0302 	orr.w	r3, r3, #2
 8002978:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800297a:	4b5e      	ldr	r3, [pc, #376]	@ (8002af4 <HAL_TIM_Base_MspInit+0x1c0>)
 800297c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800297e:	f003 0302 	and.w	r3, r3, #2
 8002982:	627b      	str	r3, [r7, #36]	@ 0x24
 8002984:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    /**TIM2 GPIO Configuration
    PB10     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002986:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800298a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800298c:	2302      	movs	r3, #2
 800298e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002990:	2300      	movs	r3, #0
 8002992:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002994:	2300      	movs	r3, #0
 8002996:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002998:	2301      	movs	r3, #1
 800299a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800299c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80029a0:	4619      	mov	r1, r3
 80029a2:	4855      	ldr	r0, [pc, #340]	@ (8002af8 <HAL_TIM_Base_MspInit+0x1c4>)
 80029a4:	f002 f862 	bl	8004a6c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }

}
 80029a8:	e0a0      	b.n	8002aec <HAL_TIM_Base_MspInit+0x1b8>
  else if(htim_base->Instance==TIM4)
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	4a53      	ldr	r2, [pc, #332]	@ (8002afc <HAL_TIM_Base_MspInit+0x1c8>)
 80029b0:	4293      	cmp	r3, r2
 80029b2:	d131      	bne.n	8002a18 <HAL_TIM_Base_MspInit+0xe4>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80029b4:	4b4f      	ldr	r3, [pc, #316]	@ (8002af4 <HAL_TIM_Base_MspInit+0x1c0>)
 80029b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029b8:	4a4e      	ldr	r2, [pc, #312]	@ (8002af4 <HAL_TIM_Base_MspInit+0x1c0>)
 80029ba:	f043 0304 	orr.w	r3, r3, #4
 80029be:	6593      	str	r3, [r2, #88]	@ 0x58
 80029c0:	4b4c      	ldr	r3, [pc, #304]	@ (8002af4 <HAL_TIM_Base_MspInit+0x1c0>)
 80029c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029c4:	f003 0304 	and.w	r3, r3, #4
 80029c8:	623b      	str	r3, [r7, #32]
 80029ca:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80029cc:	4b49      	ldr	r3, [pc, #292]	@ (8002af4 <HAL_TIM_Base_MspInit+0x1c0>)
 80029ce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80029d0:	4a48      	ldr	r2, [pc, #288]	@ (8002af4 <HAL_TIM_Base_MspInit+0x1c0>)
 80029d2:	f043 0308 	orr.w	r3, r3, #8
 80029d6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80029d8:	4b46      	ldr	r3, [pc, #280]	@ (8002af4 <HAL_TIM_Base_MspInit+0x1c0>)
 80029da:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80029dc:	f003 0308 	and.w	r3, r3, #8
 80029e0:	61fb      	str	r3, [r7, #28]
 80029e2:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80029e4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80029e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029ea:	2302      	movs	r3, #2
 80029ec:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029ee:	2300      	movs	r3, #0
 80029f0:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029f2:	2300      	movs	r3, #0
 80029f4:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80029f6:	2302      	movs	r3, #2
 80029f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80029fa:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80029fe:	4619      	mov	r1, r3
 8002a00:	483f      	ldr	r0, [pc, #252]	@ (8002b00 <HAL_TIM_Base_MspInit+0x1cc>)
 8002a02:	f002 f833 	bl	8004a6c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8002a06:	2200      	movs	r2, #0
 8002a08:	2100      	movs	r1, #0
 8002a0a:	201e      	movs	r0, #30
 8002a0c:	f001 ff3d 	bl	800488a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8002a10:	201e      	movs	r0, #30
 8002a12:	f001 ff56 	bl	80048c2 <HAL_NVIC_EnableIRQ>
}
 8002a16:	e069      	b.n	8002aec <HAL_TIM_Base_MspInit+0x1b8>
  else if(htim_base->Instance==TIM5)
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	4a39      	ldr	r2, [pc, #228]	@ (8002b04 <HAL_TIM_Base_MspInit+0x1d0>)
 8002a1e:	4293      	cmp	r3, r2
 8002a20:	d114      	bne.n	8002a4c <HAL_TIM_Base_MspInit+0x118>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8002a22:	4b34      	ldr	r3, [pc, #208]	@ (8002af4 <HAL_TIM_Base_MspInit+0x1c0>)
 8002a24:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a26:	4a33      	ldr	r2, [pc, #204]	@ (8002af4 <HAL_TIM_Base_MspInit+0x1c0>)
 8002a28:	f043 0308 	orr.w	r3, r3, #8
 8002a2c:	6593      	str	r3, [r2, #88]	@ 0x58
 8002a2e:	4b31      	ldr	r3, [pc, #196]	@ (8002af4 <HAL_TIM_Base_MspInit+0x1c0>)
 8002a30:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a32:	f003 0308 	and.w	r3, r3, #8
 8002a36:	61bb      	str	r3, [r7, #24]
 8002a38:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 8002a3a:	2200      	movs	r2, #0
 8002a3c:	2100      	movs	r1, #0
 8002a3e:	2032      	movs	r0, #50	@ 0x32
 8002a40:	f001 ff23 	bl	800488a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8002a44:	2032      	movs	r0, #50	@ 0x32
 8002a46:	f001 ff3c 	bl	80048c2 <HAL_NVIC_EnableIRQ>
}
 8002a4a:	e04f      	b.n	8002aec <HAL_TIM_Base_MspInit+0x1b8>
  else if(htim_base->Instance==TIM15)
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	4a2d      	ldr	r2, [pc, #180]	@ (8002b08 <HAL_TIM_Base_MspInit+0x1d4>)
 8002a52:	4293      	cmp	r3, r2
 8002a54:	d131      	bne.n	8002aba <HAL_TIM_Base_MspInit+0x186>
    __HAL_RCC_TIM15_CLK_ENABLE();
 8002a56:	4b27      	ldr	r3, [pc, #156]	@ (8002af4 <HAL_TIM_Base_MspInit+0x1c0>)
 8002a58:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002a5a:	4a26      	ldr	r2, [pc, #152]	@ (8002af4 <HAL_TIM_Base_MspInit+0x1c0>)
 8002a5c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002a60:	6613      	str	r3, [r2, #96]	@ 0x60
 8002a62:	4b24      	ldr	r3, [pc, #144]	@ (8002af4 <HAL_TIM_Base_MspInit+0x1c0>)
 8002a64:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002a66:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002a6a:	617b      	str	r3, [r7, #20]
 8002a6c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a6e:	4b21      	ldr	r3, [pc, #132]	@ (8002af4 <HAL_TIM_Base_MspInit+0x1c0>)
 8002a70:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a72:	4a20      	ldr	r2, [pc, #128]	@ (8002af4 <HAL_TIM_Base_MspInit+0x1c0>)
 8002a74:	f043 0302 	orr.w	r3, r3, #2
 8002a78:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002a7a:	4b1e      	ldr	r3, [pc, #120]	@ (8002af4 <HAL_TIM_Base_MspInit+0x1c0>)
 8002a7c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a7e:	f003 0302 	and.w	r3, r3, #2
 8002a82:	613b      	str	r3, [r7, #16]
 8002a84:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8002a86:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002a8a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a8c:	2302      	movs	r3, #2
 8002a8e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a90:	2300      	movs	r3, #0
 8002a92:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a94:	2300      	movs	r3, #0
 8002a96:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF14_TIM15;
 8002a98:	230e      	movs	r3, #14
 8002a9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a9c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002aa0:	4619      	mov	r1, r3
 8002aa2:	4815      	ldr	r0, [pc, #84]	@ (8002af8 <HAL_TIM_Base_MspInit+0x1c4>)
 8002aa4:	f001 ffe2 	bl	8004a6c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 0, 0);
 8002aa8:	2200      	movs	r2, #0
 8002aaa:	2100      	movs	r1, #0
 8002aac:	2018      	movs	r0, #24
 8002aae:	f001 feec 	bl	800488a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 8002ab2:	2018      	movs	r0, #24
 8002ab4:	f001 ff05 	bl	80048c2 <HAL_NVIC_EnableIRQ>
}
 8002ab8:	e018      	b.n	8002aec <HAL_TIM_Base_MspInit+0x1b8>
  else if(htim_base->Instance==TIM16)
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	4a13      	ldr	r2, [pc, #76]	@ (8002b0c <HAL_TIM_Base_MspInit+0x1d8>)
 8002ac0:	4293      	cmp	r3, r2
 8002ac2:	d113      	bne.n	8002aec <HAL_TIM_Base_MspInit+0x1b8>
    __HAL_RCC_TIM16_CLK_ENABLE();
 8002ac4:	4b0b      	ldr	r3, [pc, #44]	@ (8002af4 <HAL_TIM_Base_MspInit+0x1c0>)
 8002ac6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002ac8:	4a0a      	ldr	r2, [pc, #40]	@ (8002af4 <HAL_TIM_Base_MspInit+0x1c0>)
 8002aca:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002ace:	6613      	str	r3, [r2, #96]	@ 0x60
 8002ad0:	4b08      	ldr	r3, [pc, #32]	@ (8002af4 <HAL_TIM_Base_MspInit+0x1c0>)
 8002ad2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002ad4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ad8:	60fb      	str	r3, [r7, #12]
 8002ada:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 8002adc:	2200      	movs	r2, #0
 8002ade:	2100      	movs	r1, #0
 8002ae0:	2019      	movs	r0, #25
 8002ae2:	f001 fed2 	bl	800488a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8002ae6:	2019      	movs	r0, #25
 8002ae8:	f001 feeb 	bl	80048c2 <HAL_NVIC_EnableIRQ>
}
 8002aec:	bf00      	nop
 8002aee:	3740      	adds	r7, #64	@ 0x40
 8002af0:	46bd      	mov	sp, r7
 8002af2:	bd80      	pop	{r7, pc}
 8002af4:	40021000 	.word	0x40021000
 8002af8:	48000400 	.word	0x48000400
 8002afc:	40000800 	.word	0x40000800
 8002b00:	48000c00 	.word	0x48000c00
 8002b04:	40000c00 	.word	0x40000c00
 8002b08:	40014000 	.word	0x40014000
 8002b0c:	40014400 	.word	0x40014400

08002b10 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002b10:	b480      	push	{r7}
 8002b12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002b14:	bf00      	nop
 8002b16:	e7fd      	b.n	8002b14 <NMI_Handler+0x4>

08002b18 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002b18:	b480      	push	{r7}
 8002b1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002b1c:	bf00      	nop
 8002b1e:	e7fd      	b.n	8002b1c <HardFault_Handler+0x4>

08002b20 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002b20:	b480      	push	{r7}
 8002b22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002b24:	bf00      	nop
 8002b26:	e7fd      	b.n	8002b24 <MemManage_Handler+0x4>

08002b28 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002b28:	b480      	push	{r7}
 8002b2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002b2c:	bf00      	nop
 8002b2e:	e7fd      	b.n	8002b2c <BusFault_Handler+0x4>

08002b30 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002b30:	b480      	push	{r7}
 8002b32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002b34:	bf00      	nop
 8002b36:	e7fd      	b.n	8002b34 <UsageFault_Handler+0x4>

08002b38 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002b38:	b480      	push	{r7}
 8002b3a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002b3c:	bf00      	nop
 8002b3e:	46bd      	mov	sp, r7
 8002b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b44:	4770      	bx	lr

08002b46 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002b46:	b480      	push	{r7}
 8002b48:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002b4a:	bf00      	nop
 8002b4c:	46bd      	mov	sp, r7
 8002b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b52:	4770      	bx	lr

08002b54 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002b54:	b480      	push	{r7}
 8002b56:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002b58:	bf00      	nop
 8002b5a:	46bd      	mov	sp, r7
 8002b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b60:	4770      	bx	lr

08002b62 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002b62:	b580      	push	{r7, lr}
 8002b64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002b66:	f000 fccf 	bl	8003508 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002b6a:	bf00      	nop
 8002b6c:	bd80      	pop	{r7, pc}
	...

08002b70 <TIM1_BRK_TIM15_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM15 global interrupt.
  */
void TIM1_BRK_TIM15_IRQHandler(void)
{
 8002b70:	b580      	push	{r7, lr}
 8002b72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM15_IRQn 0 */
  HAL_TIM_IRQHandler(&htim15);
 8002b74:	4803      	ldr	r0, [pc, #12]	@ (8002b84 <TIM1_BRK_TIM15_IRQHandler+0x14>)
 8002b76:	f004 fc92 	bl	800749e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 1 */
  lcd_isr();
 8002b7a:	f7fe fe75 	bl	8001868 <lcd_isr>
  /* USER CODE END TIM1_BRK_TIM15_IRQn 1 */
}
 8002b7e:	bf00      	nop
 8002b80:	bd80      	pop	{r7, pc}
 8002b82:	bf00      	nop
 8002b84:	20040894 	.word	0x20040894

08002b88 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8002b88:	b580      	push	{r7, lr}
 8002b8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 8002b8c:	4803      	ldr	r0, [pc, #12]	@ (8002b9c <TIM1_UP_TIM16_IRQHandler+0x14>)
 8002b8e:	f004 fc86 	bl	800749e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  main_isr();
 8002b92:	f7fe fb85 	bl	80012a0 <main_isr>

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8002b96:	bf00      	nop
 8002b98:	bd80      	pop	{r7, pc}
 8002b9a:	bf00      	nop
 8002b9c:	200408e0 	.word	0x200408e0

08002ba0 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8002ba0:	b580      	push	{r7, lr}
 8002ba2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8002ba4:	4803      	ldr	r0, [pc, #12]	@ (8002bb4 <TIM4_IRQHandler+0x14>)
 8002ba6:	f004 fc7a 	bl	800749e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  stepper_rotate_clockwise_ir();
 8002baa:	f7ff fc7f 	bl	80024ac <stepper_rotate_clockwise_ir>

  /* USER CODE END TIM4_IRQn 1 */
}
 8002bae:	bf00      	nop
 8002bb0:	bd80      	pop	{r7, pc}
 8002bb2:	bf00      	nop
 8002bb4:	200407fc 	.word	0x200407fc

08002bb8 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8002bb8:	b580      	push	{r7, lr}
 8002bba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8002bbc:	4803      	ldr	r0, [pc, #12]	@ (8002bcc <USART3_IRQHandler+0x14>)
 8002bbe:	f005 f9ff 	bl	8007fc0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  camera_receive_chunk();
 8002bc2:	f7fe fb15 	bl	80011f0 <camera_receive_chunk>
  /* USER CODE END USART3_IRQn 1 */
}
 8002bc6:	bf00      	nop
 8002bc8:	bd80      	pop	{r7, pc}
 8002bca:	bf00      	nop
 8002bcc:	20040654 	.word	0x20040654

08002bd0 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8002bd0:	b580      	push	{r7, lr}
 8002bd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8002bd4:	4804      	ldr	r0, [pc, #16]	@ (8002be8 <TIM5_IRQHandler+0x18>)
 8002bd6:	f004 fc62 	bl	800749e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  ir_sensor_interrupt_routine();
 8002bda:	f7fe fcd7 	bl	800158c <ir_sensor_interrupt_routine>
  ps_set_needs_reading(true);
 8002bde:	2001      	movs	r0, #1
 8002be0:	f7fe ff48 	bl	8001a74 <ps_set_needs_reading>
//  ps_isr();

  /* USER CODE END TIM5_IRQn 1 */
}
 8002be4:	bf00      	nop
 8002be6:	bd80      	pop	{r7, pc}
 8002be8:	20040848 	.word	0x20040848

08002bec <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002bec:	b480      	push	{r7}
 8002bee:	af00      	add	r7, sp, #0
  return 1;
 8002bf0:	2301      	movs	r3, #1
}
 8002bf2:	4618      	mov	r0, r3
 8002bf4:	46bd      	mov	sp, r7
 8002bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bfa:	4770      	bx	lr

08002bfc <_kill>:

int _kill(int pid, int sig)
{
 8002bfc:	b580      	push	{r7, lr}
 8002bfe:	b082      	sub	sp, #8
 8002c00:	af00      	add	r7, sp, #0
 8002c02:	6078      	str	r0, [r7, #4]
 8002c04:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002c06:	f00a f8dd 	bl	800cdc4 <__errno>
 8002c0a:	4603      	mov	r3, r0
 8002c0c:	2216      	movs	r2, #22
 8002c0e:	601a      	str	r2, [r3, #0]
  return -1;
 8002c10:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002c14:	4618      	mov	r0, r3
 8002c16:	3708      	adds	r7, #8
 8002c18:	46bd      	mov	sp, r7
 8002c1a:	bd80      	pop	{r7, pc}

08002c1c <_exit>:

void _exit (int status)
{
 8002c1c:	b580      	push	{r7, lr}
 8002c1e:	b082      	sub	sp, #8
 8002c20:	af00      	add	r7, sp, #0
 8002c22:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002c24:	f04f 31ff 	mov.w	r1, #4294967295
 8002c28:	6878      	ldr	r0, [r7, #4]
 8002c2a:	f7ff ffe7 	bl	8002bfc <_kill>
  while (1) {}    /* Make sure we hang here */
 8002c2e:	bf00      	nop
 8002c30:	e7fd      	b.n	8002c2e <_exit+0x12>

08002c32 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002c32:	b580      	push	{r7, lr}
 8002c34:	b086      	sub	sp, #24
 8002c36:	af00      	add	r7, sp, #0
 8002c38:	60f8      	str	r0, [r7, #12]
 8002c3a:	60b9      	str	r1, [r7, #8]
 8002c3c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c3e:	2300      	movs	r3, #0
 8002c40:	617b      	str	r3, [r7, #20]
 8002c42:	e00a      	b.n	8002c5a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002c44:	f3af 8000 	nop.w
 8002c48:	4601      	mov	r1, r0
 8002c4a:	68bb      	ldr	r3, [r7, #8]
 8002c4c:	1c5a      	adds	r2, r3, #1
 8002c4e:	60ba      	str	r2, [r7, #8]
 8002c50:	b2ca      	uxtb	r2, r1
 8002c52:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c54:	697b      	ldr	r3, [r7, #20]
 8002c56:	3301      	adds	r3, #1
 8002c58:	617b      	str	r3, [r7, #20]
 8002c5a:	697a      	ldr	r2, [r7, #20]
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	429a      	cmp	r2, r3
 8002c60:	dbf0      	blt.n	8002c44 <_read+0x12>
  }

  return len;
 8002c62:	687b      	ldr	r3, [r7, #4]
}
 8002c64:	4618      	mov	r0, r3
 8002c66:	3718      	adds	r7, #24
 8002c68:	46bd      	mov	sp, r7
 8002c6a:	bd80      	pop	{r7, pc}

08002c6c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002c6c:	b580      	push	{r7, lr}
 8002c6e:	b086      	sub	sp, #24
 8002c70:	af00      	add	r7, sp, #0
 8002c72:	60f8      	str	r0, [r7, #12]
 8002c74:	60b9      	str	r1, [r7, #8]
 8002c76:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c78:	2300      	movs	r3, #0
 8002c7a:	617b      	str	r3, [r7, #20]
 8002c7c:	e009      	b.n	8002c92 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002c7e:	68bb      	ldr	r3, [r7, #8]
 8002c80:	1c5a      	adds	r2, r3, #1
 8002c82:	60ba      	str	r2, [r7, #8]
 8002c84:	781b      	ldrb	r3, [r3, #0]
 8002c86:	4618      	mov	r0, r3
 8002c88:	f7ff fbf8 	bl	800247c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c8c:	697b      	ldr	r3, [r7, #20]
 8002c8e:	3301      	adds	r3, #1
 8002c90:	617b      	str	r3, [r7, #20]
 8002c92:	697a      	ldr	r2, [r7, #20]
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	429a      	cmp	r2, r3
 8002c98:	dbf1      	blt.n	8002c7e <_write+0x12>
  }
  return len;
 8002c9a:	687b      	ldr	r3, [r7, #4]
}
 8002c9c:	4618      	mov	r0, r3
 8002c9e:	3718      	adds	r7, #24
 8002ca0:	46bd      	mov	sp, r7
 8002ca2:	bd80      	pop	{r7, pc}

08002ca4 <_close>:

int _close(int file)
{
 8002ca4:	b480      	push	{r7}
 8002ca6:	b083      	sub	sp, #12
 8002ca8:	af00      	add	r7, sp, #0
 8002caa:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002cac:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002cb0:	4618      	mov	r0, r3
 8002cb2:	370c      	adds	r7, #12
 8002cb4:	46bd      	mov	sp, r7
 8002cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cba:	4770      	bx	lr

08002cbc <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002cbc:	b480      	push	{r7}
 8002cbe:	b083      	sub	sp, #12
 8002cc0:	af00      	add	r7, sp, #0
 8002cc2:	6078      	str	r0, [r7, #4]
 8002cc4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002cc6:	683b      	ldr	r3, [r7, #0]
 8002cc8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002ccc:	605a      	str	r2, [r3, #4]
  return 0;
 8002cce:	2300      	movs	r3, #0
}
 8002cd0:	4618      	mov	r0, r3
 8002cd2:	370c      	adds	r7, #12
 8002cd4:	46bd      	mov	sp, r7
 8002cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cda:	4770      	bx	lr

08002cdc <_isatty>:

int _isatty(int file)
{
 8002cdc:	b480      	push	{r7}
 8002cde:	b083      	sub	sp, #12
 8002ce0:	af00      	add	r7, sp, #0
 8002ce2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002ce4:	2301      	movs	r3, #1
}
 8002ce6:	4618      	mov	r0, r3
 8002ce8:	370c      	adds	r7, #12
 8002cea:	46bd      	mov	sp, r7
 8002cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf0:	4770      	bx	lr

08002cf2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002cf2:	b480      	push	{r7}
 8002cf4:	b085      	sub	sp, #20
 8002cf6:	af00      	add	r7, sp, #0
 8002cf8:	60f8      	str	r0, [r7, #12]
 8002cfa:	60b9      	str	r1, [r7, #8]
 8002cfc:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002cfe:	2300      	movs	r3, #0
}
 8002d00:	4618      	mov	r0, r3
 8002d02:	3714      	adds	r7, #20
 8002d04:	46bd      	mov	sp, r7
 8002d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d0a:	4770      	bx	lr

08002d0c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002d0c:	b580      	push	{r7, lr}
 8002d0e:	b086      	sub	sp, #24
 8002d10:	af00      	add	r7, sp, #0
 8002d12:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002d14:	4a14      	ldr	r2, [pc, #80]	@ (8002d68 <_sbrk+0x5c>)
 8002d16:	4b15      	ldr	r3, [pc, #84]	@ (8002d6c <_sbrk+0x60>)
 8002d18:	1ad3      	subs	r3, r2, r3
 8002d1a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002d1c:	697b      	ldr	r3, [r7, #20]
 8002d1e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002d20:	4b13      	ldr	r3, [pc, #76]	@ (8002d70 <_sbrk+0x64>)
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d102      	bne.n	8002d2e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002d28:	4b11      	ldr	r3, [pc, #68]	@ (8002d70 <_sbrk+0x64>)
 8002d2a:	4a12      	ldr	r2, [pc, #72]	@ (8002d74 <_sbrk+0x68>)
 8002d2c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002d2e:	4b10      	ldr	r3, [pc, #64]	@ (8002d70 <_sbrk+0x64>)
 8002d30:	681a      	ldr	r2, [r3, #0]
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	4413      	add	r3, r2
 8002d36:	693a      	ldr	r2, [r7, #16]
 8002d38:	429a      	cmp	r2, r3
 8002d3a:	d207      	bcs.n	8002d4c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002d3c:	f00a f842 	bl	800cdc4 <__errno>
 8002d40:	4603      	mov	r3, r0
 8002d42:	220c      	movs	r2, #12
 8002d44:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002d46:	f04f 33ff 	mov.w	r3, #4294967295
 8002d4a:	e009      	b.n	8002d60 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002d4c:	4b08      	ldr	r3, [pc, #32]	@ (8002d70 <_sbrk+0x64>)
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002d52:	4b07      	ldr	r3, [pc, #28]	@ (8002d70 <_sbrk+0x64>)
 8002d54:	681a      	ldr	r2, [r3, #0]
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	4413      	add	r3, r2
 8002d5a:	4a05      	ldr	r2, [pc, #20]	@ (8002d70 <_sbrk+0x64>)
 8002d5c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002d5e:	68fb      	ldr	r3, [r7, #12]
}
 8002d60:	4618      	mov	r0, r3
 8002d62:	3718      	adds	r7, #24
 8002d64:	46bd      	mov	sp, r7
 8002d66:	bd80      	pop	{r7, pc}
 8002d68:	200a0000 	.word	0x200a0000
 8002d6c:	00000400 	.word	0x00000400
 8002d70:	20040934 	.word	0x20040934
 8002d74:	20040ad0 	.word	0x20040ad0

08002d78 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8002d78:	b480      	push	{r7}
 8002d7a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002d7c:	4b06      	ldr	r3, [pc, #24]	@ (8002d98 <SystemInit+0x20>)
 8002d7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d82:	4a05      	ldr	r2, [pc, #20]	@ (8002d98 <SystemInit+0x20>)
 8002d84:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002d88:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8002d8c:	bf00      	nop
 8002d8e:	46bd      	mov	sp, r7
 8002d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d94:	4770      	bx	lr
 8002d96:	bf00      	nop
 8002d98:	e000ed00 	.word	0xe000ed00

08002d9c <VC0706_SendCommand>:
/* VC0706_SendCommand
 * cmd - one of the command a data bytes
 * params - array of additional command bytes
 * params_len - length of parameters array
 */
void VC0706_SendCommand(uint8_t cmd, uint8_t *params, uint8_t params_len) {
 8002d9c:	b580      	push	{r7, lr}
 8002d9e:	b088      	sub	sp, #32
 8002da0:	af00      	add	r7, sp, #0
 8002da2:	4603      	mov	r3, r0
 8002da4:	6039      	str	r1, [r7, #0]
 8002da6:	71fb      	strb	r3, [r7, #7]
 8002da8:	4613      	mov	r3, r2
 8002daa:	71bb      	strb	r3, [r7, #6]
    uint8_t buffer[16];

    /*
     * Universal Command Prefix
     */
    buffer[0] = VC0706_CMD_PREFIX;
 8002dac:	2356      	movs	r3, #86	@ 0x56
 8002dae:	733b      	strb	r3, [r7, #12]
    buffer[1] = VC0706_SERIAL_NUM;
 8002db0:	2300      	movs	r3, #0
 8002db2:	737b      	strb	r3, [r7, #13]

    // Insert the command ID byte
    buffer[2] = cmd;
 8002db4:	79fb      	ldrb	r3, [r7, #7]
 8002db6:	73bb      	strb	r3, [r7, #14]

    /*
     * Copy params into command buffer
     */
    for (uint8_t i = 0; i < params_len; i++) {
 8002db8:	2300      	movs	r3, #0
 8002dba:	77fb      	strb	r3, [r7, #31]
 8002dbc:	e00c      	b.n	8002dd8 <VC0706_SendCommand+0x3c>
        buffer[3 + i] = params[i];
 8002dbe:	7ffb      	ldrb	r3, [r7, #31]
 8002dc0:	683a      	ldr	r2, [r7, #0]
 8002dc2:	441a      	add	r2, r3
 8002dc4:	7ffb      	ldrb	r3, [r7, #31]
 8002dc6:	3303      	adds	r3, #3
 8002dc8:	7812      	ldrb	r2, [r2, #0]
 8002dca:	3320      	adds	r3, #32
 8002dcc:	443b      	add	r3, r7
 8002dce:	f803 2c14 	strb.w	r2, [r3, #-20]
    for (uint8_t i = 0; i < params_len; i++) {
 8002dd2:	7ffb      	ldrb	r3, [r7, #31]
 8002dd4:	3301      	adds	r3, #1
 8002dd6:	77fb      	strb	r3, [r7, #31]
 8002dd8:	7ffa      	ldrb	r2, [r7, #31]
 8002dda:	79bb      	ldrb	r3, [r7, #6]
 8002ddc:	429a      	cmp	r2, r3
 8002dde:	d3ee      	bcc.n	8002dbe <VC0706_SendCommand+0x22>
    }

    HAL_UART_Transmit(&CAM_UART_HANDLE, buffer, 3 + params_len, HAL_MAX_DELAY);
 8002de0:	79bb      	ldrb	r3, [r7, #6]
 8002de2:	b29b      	uxth	r3, r3
 8002de4:	3303      	adds	r3, #3
 8002de6:	b29a      	uxth	r2, r3
 8002de8:	f107 010c 	add.w	r1, r7, #12
 8002dec:	f04f 33ff 	mov.w	r3, #4294967295
 8002df0:	4803      	ldr	r0, [pc, #12]	@ (8002e00 <VC0706_SendCommand+0x64>)
 8002df2:	f004 ff8d 	bl	8007d10 <HAL_UART_Transmit>
}
 8002df6:	bf00      	nop
 8002df8:	3720      	adds	r7, #32
 8002dfa:	46bd      	mov	sp, r7
 8002dfc:	bd80      	pop	{r7, pc}
 8002dfe:	bf00      	nop
 8002e00:	20040654 	.word	0x20040654

08002e04 <VC0706_TakePhoto>:

/* VC0706_TakePhoto
 *
 * Sends take photo command and verifies response ACK
 */
uint8_t VC0706_TakePhoto(void) {
 8002e04:	b580      	push	{r7, lr}
 8002e06:	b084      	sub	sp, #16
 8002e08:	af00      	add	r7, sp, #0
    uint8_t takePhotoCommand[] = {0x01, 0x00}; // Parameters for taking a photo
 8002e0a:	2301      	movs	r3, #1
 8002e0c:	81bb      	strh	r3, [r7, #12]
    VC0706_SendCommand(VC0706_CMD_TAKE_PHOTO, takePhotoCommand, sizeof(takePhotoCommand));
 8002e0e:	f107 030c 	add.w	r3, r7, #12
 8002e12:	2202      	movs	r2, #2
 8002e14:	4619      	mov	r1, r3
 8002e16:	2036      	movs	r0, #54	@ 0x36
 8002e18:	f7ff ffc0 	bl	8002d9c <VC0706_SendCommand>

    // response array
    uint8_t response[5]={0};
 8002e1c:	2300      	movs	r3, #0
 8002e1e:	607b      	str	r3, [r7, #4]
 8002e20:	2300      	movs	r3, #0
 8002e22:	723b      	strb	r3, [r7, #8]
    HAL_StatusTypeDef status = HAL_UART_Receive(&CAM_UART_HANDLE, response, sizeof(response), VC0706_RESPONSE_TIMEOUT); // 1-second timeout
 8002e24:	1d39      	adds	r1, r7, #4
 8002e26:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002e2a:	2205      	movs	r2, #5
 8002e2c:	4810      	ldr	r0, [pc, #64]	@ (8002e70 <VC0706_TakePhoto+0x6c>)
 8002e2e:	f004 fffd 	bl	8007e2c <HAL_UART_Receive>
 8002e32:	4603      	mov	r3, r0
 8002e34:	73fb      	strb	r3, [r7, #15]

    if (status != HAL_OK) {
 8002e36:	7bfb      	ldrb	r3, [r7, #15]
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d001      	beq.n	8002e40 <VC0706_TakePhoto+0x3c>
        // Timeout or error occurred, handle accordingly
        return 0; // Indicate failure to receive acknowledgment
 8002e3c:	2300      	movs	r3, #0
 8002e3e:	e012      	b.n	8002e66 <VC0706_TakePhoto+0x62>
    }

    // Check if the received response is as expected: 0x76 0x00 0x36 0x00 0x00
    return response[0] == 0x76 && response[1] == 0x00 && response[2] == 0x36 && response[3] == 0x00 && response[4] == 0x00;
 8002e40:	793b      	ldrb	r3, [r7, #4]
 8002e42:	2b76      	cmp	r3, #118	@ 0x76
 8002e44:	d10d      	bne.n	8002e62 <VC0706_TakePhoto+0x5e>
 8002e46:	797b      	ldrb	r3, [r7, #5]
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d10a      	bne.n	8002e62 <VC0706_TakePhoto+0x5e>
 8002e4c:	79bb      	ldrb	r3, [r7, #6]
 8002e4e:	2b36      	cmp	r3, #54	@ 0x36
 8002e50:	d107      	bne.n	8002e62 <VC0706_TakePhoto+0x5e>
 8002e52:	79fb      	ldrb	r3, [r7, #7]
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d104      	bne.n	8002e62 <VC0706_TakePhoto+0x5e>
 8002e58:	7a3b      	ldrb	r3, [r7, #8]
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d101      	bne.n	8002e62 <VC0706_TakePhoto+0x5e>
 8002e5e:	2301      	movs	r3, #1
 8002e60:	e000      	b.n	8002e64 <VC0706_TakePhoto+0x60>
 8002e62:	2300      	movs	r3, #0
 8002e64:	b2db      	uxtb	r3, r3
}
 8002e66:	4618      	mov	r0, r3
 8002e68:	3710      	adds	r7, #16
 8002e6a:	46bd      	mov	sp, r7
 8002e6c:	bd80      	pop	{r7, pc}
 8002e6e:	bf00      	nop
 8002e70:	20040654 	.word	0x20040654

08002e74 <VC0706_StopCapture>:

/* VC0706_StopCapture
 * Sends the stop capture command, and verifies the ack
 *
 */
uint8_t VC0706_StopCapture(void) {
 8002e74:	b580      	push	{r7, lr}
 8002e76:	b084      	sub	sp, #16
 8002e78:	af00      	add	r7, sp, #0
    uint8_t stopCaptureCommand[] = {0x01, 0x03};
 8002e7a:	f240 3301 	movw	r3, #769	@ 0x301
 8002e7e:	81bb      	strh	r3, [r7, #12]
    uint8_t response[5] = {0}; // Expected response: 0x76 0x00 0x36 0x00 0x00
 8002e80:	2300      	movs	r3, #0
 8002e82:	607b      	str	r3, [r7, #4]
 8002e84:	2300      	movs	r3, #0
 8002e86:	723b      	strb	r3, [r7, #8]

    // Send the Stop Capture command
    VC0706_SendCommand(VC0706_CMD_STOP_CAPTURE, stopCaptureCommand, sizeof(stopCaptureCommand));
 8002e88:	f107 030c 	add.w	r3, r7, #12
 8002e8c:	2202      	movs	r2, #2
 8002e8e:	4619      	mov	r1, r3
 8002e90:	2036      	movs	r0, #54	@ 0x36
 8002e92:	f7ff ff83 	bl	8002d9c <VC0706_SendCommand>

    // Receive the response
    HAL_StatusTypeDef status = HAL_UART_Receive(&CAM_UART_HANDLE, response, sizeof(response), VC0706_RESPONSE_TIMEOUT);
 8002e96:	1d39      	adds	r1, r7, #4
 8002e98:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002e9c:	2205      	movs	r2, #5
 8002e9e:	480f      	ldr	r0, [pc, #60]	@ (8002edc <VC0706_StopCapture+0x68>)
 8002ea0:	f004 ffc4 	bl	8007e2c <HAL_UART_Receive>
 8002ea4:	4603      	mov	r3, r0
 8002ea6:	73fb      	strb	r3, [r7, #15]

    // Check if the response is as expected
    return (status == HAL_OK) && (response[0] == 0x76 && response[1] == 0x00 && response[2] == 0x36 && response[3] == 0x00 && response[4] == 0x00);
 8002ea8:	7bfb      	ldrb	r3, [r7, #15]
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d110      	bne.n	8002ed0 <VC0706_StopCapture+0x5c>
 8002eae:	793b      	ldrb	r3, [r7, #4]
 8002eb0:	2b76      	cmp	r3, #118	@ 0x76
 8002eb2:	d10d      	bne.n	8002ed0 <VC0706_StopCapture+0x5c>
 8002eb4:	797b      	ldrb	r3, [r7, #5]
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d10a      	bne.n	8002ed0 <VC0706_StopCapture+0x5c>
 8002eba:	79bb      	ldrb	r3, [r7, #6]
 8002ebc:	2b36      	cmp	r3, #54	@ 0x36
 8002ebe:	d107      	bne.n	8002ed0 <VC0706_StopCapture+0x5c>
 8002ec0:	79fb      	ldrb	r3, [r7, #7]
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d104      	bne.n	8002ed0 <VC0706_StopCapture+0x5c>
 8002ec6:	7a3b      	ldrb	r3, [r7, #8]
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d101      	bne.n	8002ed0 <VC0706_StopCapture+0x5c>
 8002ecc:	2301      	movs	r3, #1
 8002ece:	e000      	b.n	8002ed2 <VC0706_StopCapture+0x5e>
 8002ed0:	2300      	movs	r3, #0
 8002ed2:	b2db      	uxtb	r3, r3
}
 8002ed4:	4618      	mov	r0, r3
 8002ed6:	3710      	adds	r7, #16
 8002ed8:	46bd      	mov	sp, r7
 8002eda:	bd80      	pop	{r7, pc}
 8002edc:	20040654 	.word	0x20040654

08002ee0 <VC0706_ReadImageDataLength>:
 *
 * Sends read image data length command returns correctly formated uint16_t containing
 * the length of the most recently taken image in bytes
 *
 */
uint16_t VC0706_ReadImageDataLength(void) {
 8002ee0:	b580      	push	{r7, lr}
 8002ee2:	b086      	sub	sp, #24
 8002ee4:	af00      	add	r7, sp, #0
	uint8_t read_image_len_cmd[] = {0x01, 0x00};
 8002ee6:	2301      	movs	r3, #1
 8002ee8:	823b      	strh	r3, [r7, #16]
	VC0706_SendCommand(VC0706_CMD_READ_DATA_LEN, read_image_len_cmd, sizeof(read_image_len_cmd));
 8002eea:	f107 0310 	add.w	r3, r7, #16
 8002eee:	2202      	movs	r2, #2
 8002ef0:	4619      	mov	r1, r3
 8002ef2:	2034      	movs	r0, #52	@ 0x34
 8002ef4:	f7ff ff52 	bl	8002d9c <VC0706_SendCommand>

	uint8_t response[9]; // repsonse buffer
	HAL_StatusTypeDef status = HAL_UART_Receive(&CAM_UART_HANDLE, response, sizeof(response), VC0706_RESPONSE_TIMEOUT);
 8002ef8:	1d39      	adds	r1, r7, #4
 8002efa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002efe:	2209      	movs	r2, #9
 8002f00:	480b      	ldr	r0, [pc, #44]	@ (8002f30 <VC0706_ReadImageDataLength+0x50>)
 8002f02:	f004 ff93 	bl	8007e2c <HAL_UART_Receive>
 8002f06:	4603      	mov	r3, r0
 8002f08:	75fb      	strb	r3, [r7, #23]


    if (status != HAL_OK) {
 8002f0a:	7dfb      	ldrb	r3, [r7, #23]
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d001      	beq.n	8002f14 <VC0706_ReadImageDataLength+0x34>
    	return 0;
 8002f10:	2300      	movs	r3, #0
 8002f12:	e008      	b.n	8002f26 <VC0706_ReadImageDataLength+0x46>
    }

    uint16_t image_len = (response[7] << 8) | response[8];
 8002f14:	7afb      	ldrb	r3, [r7, #11]
 8002f16:	021b      	lsls	r3, r3, #8
 8002f18:	b21a      	sxth	r2, r3
 8002f1a:	7b3b      	ldrb	r3, [r7, #12]
 8002f1c:	b21b      	sxth	r3, r3
 8002f1e:	4313      	orrs	r3, r2
 8002f20:	b21b      	sxth	r3, r3
 8002f22:	82bb      	strh	r3, [r7, #20]

    return image_len;
 8002f24:	8abb      	ldrh	r3, [r7, #20]
}
 8002f26:	4618      	mov	r0, r3
 8002f28:	3718      	adds	r7, #24
 8002f2a:	46bd      	mov	sp, r7
 8002f2c:	bd80      	pop	{r7, pc}
 8002f2e:	bf00      	nop
 8002f30:	20040654 	.word	0x20040654

08002f34 <VC0706_ReadImageBlock>:
/* VC0706_ReadImageBlock
 * Sends the read image command, and then receives one block of image data into the provided buffer
 *
 * feeds the entire response into the image_buffer, which is at least 42 bytes
 */
uint8_t VC0706_ReadImageBlock(uint8_t *image_buffer, uint32_t start_address) {
 8002f34:	b580      	push	{r7, lr}
 8002f36:	b086      	sub	sp, #24
 8002f38:	af00      	add	r7, sp, #0
 8002f3a:	6078      	str	r0, [r7, #4]
 8002f3c:	6039      	str	r1, [r7, #0]
    uint8_t readCommand[13];

    readCommand[0] = 0x0C;
 8002f3e:	230c      	movs	r3, #12
 8002f40:	723b      	strb	r3, [r7, #8]
    readCommand[1] = 0x00;
 8002f42:	2300      	movs	r3, #0
 8002f44:	727b      	strb	r3, [r7, #9]
    readCommand[2] = 0x0A; // was 0D
 8002f46:	230a      	movs	r3, #10
 8002f48:	72bb      	strb	r3, [r7, #10]
    readCommand[3] = 0x00;
 8002f4a:	2300      	movs	r3, #0
 8002f4c:	72fb      	strb	r3, [r7, #11]
    readCommand[4] = 0x00;
 8002f4e:	2300      	movs	r3, #0
 8002f50:	733b      	strb	r3, [r7, #12]

    readCommand[5] = (start_address >> 8) & 0xFF;
 8002f52:	683b      	ldr	r3, [r7, #0]
 8002f54:	0a1b      	lsrs	r3, r3, #8
 8002f56:	b2db      	uxtb	r3, r3
 8002f58:	737b      	strb	r3, [r7, #13]
    readCommand[6] = start_address & 0xFF;
 8002f5a:	683b      	ldr	r3, [r7, #0]
 8002f5c:	b2db      	uxtb	r3, r3
 8002f5e:	73bb      	strb	r3, [r7, #14]

    readCommand[7] = 0x00;
 8002f60:	2300      	movs	r3, #0
 8002f62:	73fb      	strb	r3, [r7, #15]
    readCommand[8] = 0x00;
 8002f64:	2300      	movs	r3, #0
 8002f66:	743b      	strb	r3, [r7, #16]

    readCommand[9] = 0x00;
 8002f68:	2300      	movs	r3, #0
 8002f6a:	747b      	strb	r3, [r7, #17]
    readCommand[10] = 0x20;
 8002f6c:	2320      	movs	r3, #32
 8002f6e:	74bb      	strb	r3, [r7, #18]

    readCommand[11] = 0x00;
 8002f70:	2300      	movs	r3, #0
 8002f72:	74fb      	strb	r3, [r7, #19]
    readCommand[12] = 0xFF;
 8002f74:	23ff      	movs	r3, #255	@ 0xff
 8002f76:	753b      	strb	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8002f78:	b672      	cpsid	i
}
 8002f7a:	bf00      	nop

    __disable_irq();

    VC0706_SendCommand(VC0706_CMD_READ_DATA, readCommand, sizeof(readCommand));
 8002f7c:	f107 0308 	add.w	r3, r7, #8
 8002f80:	220d      	movs	r2, #13
 8002f82:	4619      	mov	r1, r3
 8002f84:	2032      	movs	r0, #50	@ 0x32
 8002f86:	f7ff ff09 	bl	8002d9c <VC0706_SendCommand>

    HAL_StatusTypeDef status = HAL_UART_Receive(&CAM_UART_HANDLE, image_buffer, VC0706_IMAGE_BLOCK_SIZE + 10, VC0706_RESPONSE_TIMEOUT);
 8002f8a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002f8e:	222a      	movs	r2, #42	@ 0x2a
 8002f90:	6879      	ldr	r1, [r7, #4]
 8002f92:	4808      	ldr	r0, [pc, #32]	@ (8002fb4 <VC0706_ReadImageBlock+0x80>)
 8002f94:	f004 ff4a 	bl	8007e2c <HAL_UART_Receive>
 8002f98:	4603      	mov	r3, r0
 8002f9a:	75fb      	strb	r3, [r7, #23]
  __ASM volatile ("cpsie i" : : : "memory");
 8002f9c:	b662      	cpsie	i
}
 8002f9e:	bf00      	nop

    __enable_irq();

    return status == HAL_OK;
 8002fa0:	7dfb      	ldrb	r3, [r7, #23]
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	bf0c      	ite	eq
 8002fa6:	2301      	moveq	r3, #1
 8002fa8:	2300      	movne	r3, #0
 8002faa:	b2db      	uxtb	r3, r3
}
 8002fac:	4618      	mov	r0, r3
 8002fae:	3718      	adds	r7, #24
 8002fb0:	46bd      	mov	sp, r7
 8002fb2:	bd80      	pop	{r7, pc}
 8002fb4:	20040654 	.word	0x20040654

08002fb8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8002fb8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002ff0 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002fbc:	f7ff fedc 	bl	8002d78 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002fc0:	480c      	ldr	r0, [pc, #48]	@ (8002ff4 <LoopForever+0x6>)
  ldr r1, =_edata
 8002fc2:	490d      	ldr	r1, [pc, #52]	@ (8002ff8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002fc4:	4a0d      	ldr	r2, [pc, #52]	@ (8002ffc <LoopForever+0xe>)
  movs r3, #0
 8002fc6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002fc8:	e002      	b.n	8002fd0 <LoopCopyDataInit>

08002fca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002fca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002fcc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002fce:	3304      	adds	r3, #4

08002fd0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002fd0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002fd2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002fd4:	d3f9      	bcc.n	8002fca <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002fd6:	4a0a      	ldr	r2, [pc, #40]	@ (8003000 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002fd8:	4c0a      	ldr	r4, [pc, #40]	@ (8003004 <LoopForever+0x16>)
  movs r3, #0
 8002fda:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002fdc:	e001      	b.n	8002fe2 <LoopFillZerobss>

08002fde <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002fde:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002fe0:	3204      	adds	r2, #4

08002fe2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002fe2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002fe4:	d3fb      	bcc.n	8002fde <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002fe6:	f009 fef3 	bl	800cdd0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002fea:	f7fe fd5f 	bl	8001aac <main>

08002fee <LoopForever>:

LoopForever:
    b LoopForever
 8002fee:	e7fe      	b.n	8002fee <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002ff0:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 8002ff4:	20040000 	.word	0x20040000
  ldr r1, =_edata
 8002ff8:	20040284 	.word	0x20040284
  ldr r2, =_sidata
 8002ffc:	08077fe4 	.word	0x08077fe4
  ldr r2, =_sbss
 8003000:	20040284 	.word	0x20040284
  ldr r4, =_ebss
 8003004:	20040ad0 	.word	0x20040ad0

08003008 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003008:	e7fe      	b.n	8003008 <ADC1_IRQHandler>

0800300a <ILI9341_Select>:
 */

#include "stm32l4xx_hal.h"
#include "ili9341.h"

static void ILI9341_Select() {
 800300a:	b580      	push	{r7, lr}
 800300c:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ILI9341_CS_GPIO_Port, ILI9341_CS_Pin, GPIO_PIN_RESET);
 800300e:	2200      	movs	r2, #0
 8003010:	2110      	movs	r1, #16
 8003012:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003016:	f001 fed3 	bl	8004dc0 <HAL_GPIO_WritePin>
}
 800301a:	bf00      	nop
 800301c:	bd80      	pop	{r7, pc}

0800301e <ILI9341_Unselect>:

void ILI9341_Unselect() {
 800301e:	b580      	push	{r7, lr}
 8003020:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ILI9341_CS_GPIO_Port, ILI9341_CS_Pin, GPIO_PIN_SET);
 8003022:	2201      	movs	r2, #1
 8003024:	2110      	movs	r1, #16
 8003026:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800302a:	f001 fec9 	bl	8004dc0 <HAL_GPIO_WritePin>
}
 800302e:	bf00      	nop
 8003030:	bd80      	pop	{r7, pc}
	...

08003034 <ILI9341_WriteCommand>:
    HAL_GPIO_WritePin(ILI9341_RES_GPIO_Port, ILI9341_RES_Pin, GPIO_PIN_RESET);
    HAL_Delay(5);
    HAL_GPIO_WritePin(ILI9341_RES_GPIO_Port, ILI9341_RES_Pin, GPIO_PIN_SET);
}

static void ILI9341_WriteCommand(uint8_t cmd) {
 8003034:	b580      	push	{r7, lr}
 8003036:	b082      	sub	sp, #8
 8003038:	af00      	add	r7, sp, #0
 800303a:	4603      	mov	r3, r0
 800303c:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_RESET);
 800303e:	2200      	movs	r2, #0
 8003040:	2102      	movs	r1, #2
 8003042:	4807      	ldr	r0, [pc, #28]	@ (8003060 <ILI9341_WriteCommand+0x2c>)
 8003044:	f001 febc 	bl	8004dc0 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ILI9341_SPI_PORT, &cmd, sizeof(cmd), HAL_MAX_DELAY);
 8003048:	1df9      	adds	r1, r7, #7
 800304a:	f04f 33ff 	mov.w	r3, #4294967295
 800304e:	2201      	movs	r2, #1
 8003050:	4804      	ldr	r0, [pc, #16]	@ (8003064 <ILI9341_WriteCommand+0x30>)
 8003052:	f003 fc34 	bl	80068be <HAL_SPI_Transmit>

}
 8003056:	bf00      	nop
 8003058:	3708      	adds	r7, #8
 800305a:	46bd      	mov	sp, r7
 800305c:	bd80      	pop	{r7, pc}
 800305e:	bf00      	nop
 8003060:	48000400 	.word	0x48000400
 8003064:	200406e8 	.word	0x200406e8

08003068 <ILI9341_WriteData>:

static void ILI9341_WriteData(uint8_t* buff, size_t buff_size) {
 8003068:	b580      	push	{r7, lr}
 800306a:	b084      	sub	sp, #16
 800306c:	af00      	add	r7, sp, #0
 800306e:	6078      	str	r0, [r7, #4]
 8003070:	6039      	str	r1, [r7, #0]
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_SET);
 8003072:	2201      	movs	r2, #1
 8003074:	2102      	movs	r1, #2
 8003076:	4811      	ldr	r0, [pc, #68]	@ (80030bc <ILI9341_WriteData+0x54>)
 8003078:	f001 fea2 	bl	8004dc0 <HAL_GPIO_WritePin>

    // split data in small chunks because HAL can't send more then 64K at once
    while(buff_size > 0) {
 800307c:	e015      	b.n	80030aa <ILI9341_WriteData+0x42>
        uint16_t chunk_size = buff_size > 32768 ? 32768 : buff_size;
 800307e:	683b      	ldr	r3, [r7, #0]
 8003080:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003084:	bf28      	it	cs
 8003086:	f44f 4300 	movcs.w	r3, #32768	@ 0x8000
 800308a:	81fb      	strh	r3, [r7, #14]
        HAL_SPI_Transmit(&ILI9341_SPI_PORT, buff, chunk_size, HAL_MAX_DELAY);
 800308c:	89fa      	ldrh	r2, [r7, #14]
 800308e:	f04f 33ff 	mov.w	r3, #4294967295
 8003092:	6879      	ldr	r1, [r7, #4]
 8003094:	480a      	ldr	r0, [pc, #40]	@ (80030c0 <ILI9341_WriteData+0x58>)
 8003096:	f003 fc12 	bl	80068be <HAL_SPI_Transmit>

        buff += chunk_size;
 800309a:	89fb      	ldrh	r3, [r7, #14]
 800309c:	687a      	ldr	r2, [r7, #4]
 800309e:	4413      	add	r3, r2
 80030a0:	607b      	str	r3, [r7, #4]
        buff_size -= chunk_size;
 80030a2:	89fb      	ldrh	r3, [r7, #14]
 80030a4:	683a      	ldr	r2, [r7, #0]
 80030a6:	1ad3      	subs	r3, r2, r3
 80030a8:	603b      	str	r3, [r7, #0]
    while(buff_size > 0) {
 80030aa:	683b      	ldr	r3, [r7, #0]
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d1e6      	bne.n	800307e <ILI9341_WriteData+0x16>
    }
}
 80030b0:	bf00      	nop
 80030b2:	bf00      	nop
 80030b4:	3710      	adds	r7, #16
 80030b6:	46bd      	mov	sp, r7
 80030b8:	bd80      	pop	{r7, pc}
 80030ba:	bf00      	nop
 80030bc:	48000400 	.word	0x48000400
 80030c0:	200406e8 	.word	0x200406e8

080030c4 <ILI9341_SetAddressWindow>:

static void ILI9341_SetAddressWindow(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1) {
 80030c4:	b590      	push	{r4, r7, lr}
 80030c6:	b085      	sub	sp, #20
 80030c8:	af00      	add	r7, sp, #0
 80030ca:	4604      	mov	r4, r0
 80030cc:	4608      	mov	r0, r1
 80030ce:	4611      	mov	r1, r2
 80030d0:	461a      	mov	r2, r3
 80030d2:	4623      	mov	r3, r4
 80030d4:	80fb      	strh	r3, [r7, #6]
 80030d6:	4603      	mov	r3, r0
 80030d8:	80bb      	strh	r3, [r7, #4]
 80030da:	460b      	mov	r3, r1
 80030dc:	807b      	strh	r3, [r7, #2]
 80030de:	4613      	mov	r3, r2
 80030e0:	803b      	strh	r3, [r7, #0]
    // column address set
    ILI9341_WriteCommand(0x2A); // CASET
 80030e2:	202a      	movs	r0, #42	@ 0x2a
 80030e4:	f7ff ffa6 	bl	8003034 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { (x0 >> 8) & 0xFF, x0 & 0xFF, (x1 >> 8) & 0xFF, x1 & 0xFF };
 80030e8:	88fb      	ldrh	r3, [r7, #6]
 80030ea:	0a1b      	lsrs	r3, r3, #8
 80030ec:	b29b      	uxth	r3, r3
 80030ee:	b2db      	uxtb	r3, r3
 80030f0:	733b      	strb	r3, [r7, #12]
 80030f2:	88fb      	ldrh	r3, [r7, #6]
 80030f4:	b2db      	uxtb	r3, r3
 80030f6:	737b      	strb	r3, [r7, #13]
 80030f8:	887b      	ldrh	r3, [r7, #2]
 80030fa:	0a1b      	lsrs	r3, r3, #8
 80030fc:	b29b      	uxth	r3, r3
 80030fe:	b2db      	uxtb	r3, r3
 8003100:	73bb      	strb	r3, [r7, #14]
 8003102:	887b      	ldrh	r3, [r7, #2]
 8003104:	b2db      	uxtb	r3, r3
 8003106:	73fb      	strb	r3, [r7, #15]
        ILI9341_WriteData(data, sizeof(data));
 8003108:	f107 030c 	add.w	r3, r7, #12
 800310c:	2104      	movs	r1, #4
 800310e:	4618      	mov	r0, r3
 8003110:	f7ff ffaa 	bl	8003068 <ILI9341_WriteData>
    }

    // row address set
    ILI9341_WriteCommand(0x2B); // RASET
 8003114:	202b      	movs	r0, #43	@ 0x2b
 8003116:	f7ff ff8d 	bl	8003034 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { (y0 >> 8) & 0xFF, y0 & 0xFF, (y1 >> 8) & 0xFF, y1 & 0xFF };
 800311a:	88bb      	ldrh	r3, [r7, #4]
 800311c:	0a1b      	lsrs	r3, r3, #8
 800311e:	b29b      	uxth	r3, r3
 8003120:	b2db      	uxtb	r3, r3
 8003122:	723b      	strb	r3, [r7, #8]
 8003124:	88bb      	ldrh	r3, [r7, #4]
 8003126:	b2db      	uxtb	r3, r3
 8003128:	727b      	strb	r3, [r7, #9]
 800312a:	883b      	ldrh	r3, [r7, #0]
 800312c:	0a1b      	lsrs	r3, r3, #8
 800312e:	b29b      	uxth	r3, r3
 8003130:	b2db      	uxtb	r3, r3
 8003132:	72bb      	strb	r3, [r7, #10]
 8003134:	883b      	ldrh	r3, [r7, #0]
 8003136:	b2db      	uxtb	r3, r3
 8003138:	72fb      	strb	r3, [r7, #11]
        ILI9341_WriteData(data, sizeof(data));
 800313a:	f107 0308 	add.w	r3, r7, #8
 800313e:	2104      	movs	r1, #4
 8003140:	4618      	mov	r0, r3
 8003142:	f7ff ff91 	bl	8003068 <ILI9341_WriteData>
    }

    // write to RAM
    ILI9341_WriteCommand(0x2C); // RAMWR
 8003146:	202c      	movs	r0, #44	@ 0x2c
 8003148:	f7ff ff74 	bl	8003034 <ILI9341_WriteCommand>
}
 800314c:	bf00      	nop
 800314e:	3714      	adds	r7, #20
 8003150:	46bd      	mov	sp, r7
 8003152:	bd90      	pop	{r4, r7, pc}

08003154 <ILI9341_WriteChar>:
    ILI9341_WriteData(data, sizeof(data));

    ILI9341_Unselect();
}

static void ILI9341_WriteChar(uint16_t x, uint16_t y, char ch, FontDef font, uint16_t color, uint16_t bgcolor) {
 8003154:	b082      	sub	sp, #8
 8003156:	b580      	push	{r7, lr}
 8003158:	b088      	sub	sp, #32
 800315a:	af00      	add	r7, sp, #0
 800315c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800315e:	4603      	mov	r3, r0
 8003160:	80fb      	strh	r3, [r7, #6]
 8003162:	460b      	mov	r3, r1
 8003164:	80bb      	strh	r3, [r7, #4]
 8003166:	4613      	mov	r3, r2
 8003168:	70fb      	strb	r3, [r7, #3]
    uint32_t i, b, j;

    ILI9341_SetAddressWindow(x, y, x+font.width-1, y+font.height-1);
 800316a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800316e:	461a      	mov	r2, r3
 8003170:	88fb      	ldrh	r3, [r7, #6]
 8003172:	4413      	add	r3, r2
 8003174:	b29b      	uxth	r3, r3
 8003176:	3b01      	subs	r3, #1
 8003178:	b29a      	uxth	r2, r3
 800317a:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 800317e:	4619      	mov	r1, r3
 8003180:	88bb      	ldrh	r3, [r7, #4]
 8003182:	440b      	add	r3, r1
 8003184:	b29b      	uxth	r3, r3
 8003186:	3b01      	subs	r3, #1
 8003188:	b29b      	uxth	r3, r3
 800318a:	88b9      	ldrh	r1, [r7, #4]
 800318c:	88f8      	ldrh	r0, [r7, #6]
 800318e:	f7ff ff99 	bl	80030c4 <ILI9341_SetAddressWindow>

    for(i = 0; i < font.height; i++) {
 8003192:	2300      	movs	r3, #0
 8003194:	61fb      	str	r3, [r7, #28]
 8003196:	e041      	b.n	800321c <ILI9341_WriteChar+0xc8>
        b = font.data[(ch - 32) * font.height + i];
 8003198:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800319a:	78fb      	ldrb	r3, [r7, #3]
 800319c:	3b20      	subs	r3, #32
 800319e:	f897 102d 	ldrb.w	r1, [r7, #45]	@ 0x2d
 80031a2:	fb01 f303 	mul.w	r3, r1, r3
 80031a6:	4619      	mov	r1, r3
 80031a8:	69fb      	ldr	r3, [r7, #28]
 80031aa:	440b      	add	r3, r1
 80031ac:	005b      	lsls	r3, r3, #1
 80031ae:	4413      	add	r3, r2
 80031b0:	881b      	ldrh	r3, [r3, #0]
 80031b2:	617b      	str	r3, [r7, #20]
        for(j = 0; j < font.width; j++) {
 80031b4:	2300      	movs	r3, #0
 80031b6:	61bb      	str	r3, [r7, #24]
 80031b8:	e027      	b.n	800320a <ILI9341_WriteChar+0xb6>
            if((b << j) & 0x8000)  {
 80031ba:	697a      	ldr	r2, [r7, #20]
 80031bc:	69bb      	ldr	r3, [r7, #24]
 80031be:	fa02 f303 	lsl.w	r3, r2, r3
 80031c2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d00e      	beq.n	80031e8 <ILI9341_WriteChar+0x94>
                uint8_t data[] = { color >> 8, color & 0xFF };
 80031ca:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 80031cc:	0a1b      	lsrs	r3, r3, #8
 80031ce:	b29b      	uxth	r3, r3
 80031d0:	b2db      	uxtb	r3, r3
 80031d2:	743b      	strb	r3, [r7, #16]
 80031d4:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 80031d6:	b2db      	uxtb	r3, r3
 80031d8:	747b      	strb	r3, [r7, #17]
                ILI9341_WriteData(data, sizeof(data));
 80031da:	f107 0310 	add.w	r3, r7, #16
 80031de:	2102      	movs	r1, #2
 80031e0:	4618      	mov	r0, r3
 80031e2:	f7ff ff41 	bl	8003068 <ILI9341_WriteData>
 80031e6:	e00d      	b.n	8003204 <ILI9341_WriteChar+0xb0>
            } else {
                uint8_t data[] = { bgcolor >> 8, bgcolor & 0xFF };
 80031e8:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 80031ea:	0a1b      	lsrs	r3, r3, #8
 80031ec:	b29b      	uxth	r3, r3
 80031ee:	b2db      	uxtb	r3, r3
 80031f0:	733b      	strb	r3, [r7, #12]
 80031f2:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 80031f4:	b2db      	uxtb	r3, r3
 80031f6:	737b      	strb	r3, [r7, #13]
                ILI9341_WriteData(data, sizeof(data));
 80031f8:	f107 030c 	add.w	r3, r7, #12
 80031fc:	2102      	movs	r1, #2
 80031fe:	4618      	mov	r0, r3
 8003200:	f7ff ff32 	bl	8003068 <ILI9341_WriteData>
        for(j = 0; j < font.width; j++) {
 8003204:	69bb      	ldr	r3, [r7, #24]
 8003206:	3301      	adds	r3, #1
 8003208:	61bb      	str	r3, [r7, #24]
 800320a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800320e:	461a      	mov	r2, r3
 8003210:	69bb      	ldr	r3, [r7, #24]
 8003212:	4293      	cmp	r3, r2
 8003214:	d3d1      	bcc.n	80031ba <ILI9341_WriteChar+0x66>
    for(i = 0; i < font.height; i++) {
 8003216:	69fb      	ldr	r3, [r7, #28]
 8003218:	3301      	adds	r3, #1
 800321a:	61fb      	str	r3, [r7, #28]
 800321c:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8003220:	461a      	mov	r2, r3
 8003222:	69fb      	ldr	r3, [r7, #28]
 8003224:	4293      	cmp	r3, r2
 8003226:	d3b7      	bcc.n	8003198 <ILI9341_WriteChar+0x44>
            }
        }
    }
}
 8003228:	bf00      	nop
 800322a:	bf00      	nop
 800322c:	3720      	adds	r7, #32
 800322e:	46bd      	mov	sp, r7
 8003230:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003234:	b002      	add	sp, #8
 8003236:	4770      	bx	lr

08003238 <ILI9341_WriteString>:

void ILI9341_WriteString(uint16_t x, uint16_t y, const char* str, FontDef font, uint16_t color, uint16_t bgcolor) {
 8003238:	b082      	sub	sp, #8
 800323a:	b580      	push	{r7, lr}
 800323c:	b086      	sub	sp, #24
 800323e:	af04      	add	r7, sp, #16
 8003240:	603a      	str	r2, [r7, #0]
 8003242:	617b      	str	r3, [r7, #20]
 8003244:	4603      	mov	r3, r0
 8003246:	80fb      	strh	r3, [r7, #6]
 8003248:	460b      	mov	r3, r1
 800324a:	80bb      	strh	r3, [r7, #4]
    ILI9341_Select();
 800324c:	f7ff fedd 	bl	800300a <ILI9341_Select>

    while(*str) {
 8003250:	e02e      	b.n	80032b0 <ILI9341_WriteString+0x78>
        if(x + font.width >= ILI9341_WIDTH) {
 8003252:	88fb      	ldrh	r3, [r7, #6]
 8003254:	7d3a      	ldrb	r2, [r7, #20]
 8003256:	4413      	add	r3, r2
 8003258:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 800325c:	db13      	blt.n	8003286 <ILI9341_WriteString+0x4e>
            x = 0;
 800325e:	2300      	movs	r3, #0
 8003260:	80fb      	strh	r3, [r7, #6]
            y += font.height;
 8003262:	7d7b      	ldrb	r3, [r7, #21]
 8003264:	461a      	mov	r2, r3
 8003266:	88bb      	ldrh	r3, [r7, #4]
 8003268:	4413      	add	r3, r2
 800326a:	80bb      	strh	r3, [r7, #4]
            if(y + font.height >= ILI9341_HEIGHT) {
 800326c:	88bb      	ldrh	r3, [r7, #4]
 800326e:	7d7a      	ldrb	r2, [r7, #21]
 8003270:	4413      	add	r3, r2
 8003272:	2bef      	cmp	r3, #239	@ 0xef
 8003274:	dc21      	bgt.n	80032ba <ILI9341_WriteString+0x82>
                break;
            }

            if(*str == ' ') {
 8003276:	683b      	ldr	r3, [r7, #0]
 8003278:	781b      	ldrb	r3, [r3, #0]
 800327a:	2b20      	cmp	r3, #32
 800327c:	d103      	bne.n	8003286 <ILI9341_WriteString+0x4e>
                // skip spaces in the beginning of the new line
                str++;
 800327e:	683b      	ldr	r3, [r7, #0]
 8003280:	3301      	adds	r3, #1
 8003282:	603b      	str	r3, [r7, #0]
                continue;
 8003284:	e014      	b.n	80032b0 <ILI9341_WriteString+0x78>
            }
        }

        ILI9341_WriteChar(x, y, *str, font, color, bgcolor);
 8003286:	683b      	ldr	r3, [r7, #0]
 8003288:	781a      	ldrb	r2, [r3, #0]
 800328a:	88b9      	ldrh	r1, [r7, #4]
 800328c:	88f8      	ldrh	r0, [r7, #6]
 800328e:	8c3b      	ldrh	r3, [r7, #32]
 8003290:	9302      	str	r3, [sp, #8]
 8003292:	8bbb      	ldrh	r3, [r7, #28]
 8003294:	9301      	str	r3, [sp, #4]
 8003296:	69bb      	ldr	r3, [r7, #24]
 8003298:	9300      	str	r3, [sp, #0]
 800329a:	697b      	ldr	r3, [r7, #20]
 800329c:	f7ff ff5a 	bl	8003154 <ILI9341_WriteChar>
        x += font.width;
 80032a0:	7d3b      	ldrb	r3, [r7, #20]
 80032a2:	461a      	mov	r2, r3
 80032a4:	88fb      	ldrh	r3, [r7, #6]
 80032a6:	4413      	add	r3, r2
 80032a8:	80fb      	strh	r3, [r7, #6]
        str++;
 80032aa:	683b      	ldr	r3, [r7, #0]
 80032ac:	3301      	adds	r3, #1
 80032ae:	603b      	str	r3, [r7, #0]
    while(*str) {
 80032b0:	683b      	ldr	r3, [r7, #0]
 80032b2:	781b      	ldrb	r3, [r3, #0]
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d1cc      	bne.n	8003252 <ILI9341_WriteString+0x1a>
 80032b8:	e000      	b.n	80032bc <ILI9341_WriteString+0x84>
                break;
 80032ba:	bf00      	nop
    }

    ILI9341_Unselect();
 80032bc:	f7ff feaf 	bl	800301e <ILI9341_Unselect>
}
 80032c0:	bf00      	nop
 80032c2:	3708      	adds	r7, #8
 80032c4:	46bd      	mov	sp, r7
 80032c6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80032ca:	b002      	add	sp, #8
 80032cc:	4770      	bx	lr
	...

080032d0 <ILI9341_FillRectangle>:

void ILI9341_FillRectangle(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t color) {
 80032d0:	b590      	push	{r4, r7, lr}
 80032d2:	b085      	sub	sp, #20
 80032d4:	af00      	add	r7, sp, #0
 80032d6:	4604      	mov	r4, r0
 80032d8:	4608      	mov	r0, r1
 80032da:	4611      	mov	r1, r2
 80032dc:	461a      	mov	r2, r3
 80032de:	4623      	mov	r3, r4
 80032e0:	80fb      	strh	r3, [r7, #6]
 80032e2:	4603      	mov	r3, r0
 80032e4:	80bb      	strh	r3, [r7, #4]
 80032e6:	460b      	mov	r3, r1
 80032e8:	807b      	strh	r3, [r7, #2]
 80032ea:	4613      	mov	r3, r2
 80032ec:	803b      	strh	r3, [r7, #0]
    // clipping
    if((x >= ILI9341_WIDTH) || (y >= ILI9341_HEIGHT)) return;
 80032ee:	88fb      	ldrh	r3, [r7, #6]
 80032f0:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80032f4:	d252      	bcs.n	800339c <ILI9341_FillRectangle+0xcc>
 80032f6:	88bb      	ldrh	r3, [r7, #4]
 80032f8:	2bef      	cmp	r3, #239	@ 0xef
 80032fa:	d84f      	bhi.n	800339c <ILI9341_FillRectangle+0xcc>
    if((x + w - 1) >= ILI9341_WIDTH) w = ILI9341_WIDTH - x;
 80032fc:	88fa      	ldrh	r2, [r7, #6]
 80032fe:	887b      	ldrh	r3, [r7, #2]
 8003300:	4413      	add	r3, r2
 8003302:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8003306:	dd03      	ble.n	8003310 <ILI9341_FillRectangle+0x40>
 8003308:	88fb      	ldrh	r3, [r7, #6]
 800330a:	f5c3 73a0 	rsb	r3, r3, #320	@ 0x140
 800330e:	807b      	strh	r3, [r7, #2]
    if((y + h - 1) >= ILI9341_HEIGHT) h = ILI9341_HEIGHT - y;
 8003310:	88ba      	ldrh	r2, [r7, #4]
 8003312:	883b      	ldrh	r3, [r7, #0]
 8003314:	4413      	add	r3, r2
 8003316:	2bf0      	cmp	r3, #240	@ 0xf0
 8003318:	dd03      	ble.n	8003322 <ILI9341_FillRectangle+0x52>
 800331a:	88bb      	ldrh	r3, [r7, #4]
 800331c:	f1c3 03f0 	rsb	r3, r3, #240	@ 0xf0
 8003320:	803b      	strh	r3, [r7, #0]

    ILI9341_Select();
 8003322:	f7ff fe72 	bl	800300a <ILI9341_Select>
    ILI9341_SetAddressWindow(x, y, x+w-1, y+h-1);
 8003326:	88fa      	ldrh	r2, [r7, #6]
 8003328:	887b      	ldrh	r3, [r7, #2]
 800332a:	4413      	add	r3, r2
 800332c:	b29b      	uxth	r3, r3
 800332e:	3b01      	subs	r3, #1
 8003330:	b29c      	uxth	r4, r3
 8003332:	88ba      	ldrh	r2, [r7, #4]
 8003334:	883b      	ldrh	r3, [r7, #0]
 8003336:	4413      	add	r3, r2
 8003338:	b29b      	uxth	r3, r3
 800333a:	3b01      	subs	r3, #1
 800333c:	b29b      	uxth	r3, r3
 800333e:	88b9      	ldrh	r1, [r7, #4]
 8003340:	88f8      	ldrh	r0, [r7, #6]
 8003342:	4622      	mov	r2, r4
 8003344:	f7ff febe 	bl	80030c4 <ILI9341_SetAddressWindow>

    uint8_t data[] = { color >> 8, color & 0xFF };
 8003348:	8c3b      	ldrh	r3, [r7, #32]
 800334a:	0a1b      	lsrs	r3, r3, #8
 800334c:	b29b      	uxth	r3, r3
 800334e:	b2db      	uxtb	r3, r3
 8003350:	733b      	strb	r3, [r7, #12]
 8003352:	8c3b      	ldrh	r3, [r7, #32]
 8003354:	b2db      	uxtb	r3, r3
 8003356:	737b      	strb	r3, [r7, #13]
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_SET);
 8003358:	2201      	movs	r2, #1
 800335a:	2102      	movs	r1, #2
 800335c:	4811      	ldr	r0, [pc, #68]	@ (80033a4 <ILI9341_FillRectangle+0xd4>)
 800335e:	f001 fd2f 	bl	8004dc0 <HAL_GPIO_WritePin>
    for(y = h; y > 0; y--) {
 8003362:	883b      	ldrh	r3, [r7, #0]
 8003364:	80bb      	strh	r3, [r7, #4]
 8003366:	e013      	b.n	8003390 <ILI9341_FillRectangle+0xc0>
        for(x = w; x > 0; x--) {
 8003368:	887b      	ldrh	r3, [r7, #2]
 800336a:	80fb      	strh	r3, [r7, #6]
 800336c:	e00a      	b.n	8003384 <ILI9341_FillRectangle+0xb4>
            HAL_SPI_Transmit(&ILI9341_SPI_PORT, data, sizeof(data), HAL_MAX_DELAY);
 800336e:	f107 010c 	add.w	r1, r7, #12
 8003372:	f04f 33ff 	mov.w	r3, #4294967295
 8003376:	2202      	movs	r2, #2
 8003378:	480b      	ldr	r0, [pc, #44]	@ (80033a8 <ILI9341_FillRectangle+0xd8>)
 800337a:	f003 faa0 	bl	80068be <HAL_SPI_Transmit>
        for(x = w; x > 0; x--) {
 800337e:	88fb      	ldrh	r3, [r7, #6]
 8003380:	3b01      	subs	r3, #1
 8003382:	80fb      	strh	r3, [r7, #6]
 8003384:	88fb      	ldrh	r3, [r7, #6]
 8003386:	2b00      	cmp	r3, #0
 8003388:	d1f1      	bne.n	800336e <ILI9341_FillRectangle+0x9e>
    for(y = h; y > 0; y--) {
 800338a:	88bb      	ldrh	r3, [r7, #4]
 800338c:	3b01      	subs	r3, #1
 800338e:	80bb      	strh	r3, [r7, #4]
 8003390:	88bb      	ldrh	r3, [r7, #4]
 8003392:	2b00      	cmp	r3, #0
 8003394:	d1e8      	bne.n	8003368 <ILI9341_FillRectangle+0x98>

        }
    }

    ILI9341_Unselect();
 8003396:	f7ff fe42 	bl	800301e <ILI9341_Unselect>
 800339a:	e000      	b.n	800339e <ILI9341_FillRectangle+0xce>
    if((x >= ILI9341_WIDTH) || (y >= ILI9341_HEIGHT)) return;
 800339c:	bf00      	nop
}
 800339e:	3714      	adds	r7, #20
 80033a0:	46bd      	mov	sp, r7
 80033a2:	bd90      	pop	{r4, r7, pc}
 80033a4:	48000400 	.word	0x48000400
 80033a8:	200406e8 	.word	0x200406e8

080033ac <ILI9341_FillScreen>:

void ILI9341_FillScreen(uint16_t color) {
 80033ac:	b580      	push	{r7, lr}
 80033ae:	b084      	sub	sp, #16
 80033b0:	af02      	add	r7, sp, #8
 80033b2:	4603      	mov	r3, r0
 80033b4:	80fb      	strh	r3, [r7, #6]
    ILI9341_FillRectangle(0, 0, ILI9341_WIDTH, ILI9341_HEIGHT, color);
 80033b6:	88fb      	ldrh	r3, [r7, #6]
 80033b8:	9300      	str	r3, [sp, #0]
 80033ba:	23f0      	movs	r3, #240	@ 0xf0
 80033bc:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 80033c0:	2100      	movs	r1, #0
 80033c2:	2000      	movs	r0, #0
 80033c4:	f7ff ff84 	bl	80032d0 <ILI9341_FillRectangle>
}
 80033c8:	bf00      	nop
 80033ca:	3708      	adds	r7, #8
 80033cc:	46bd      	mov	sp, r7
 80033ce:	bd80      	pop	{r7, pc}

080033d0 <ILI9341_DrawImage>:

void ILI9341_DrawImage(uint16_t x, uint16_t y, uint16_t w, uint16_t h, const uint16_t* data) {
 80033d0:	b590      	push	{r4, r7, lr}
 80033d2:	b083      	sub	sp, #12
 80033d4:	af00      	add	r7, sp, #0
 80033d6:	4604      	mov	r4, r0
 80033d8:	4608      	mov	r0, r1
 80033da:	4611      	mov	r1, r2
 80033dc:	461a      	mov	r2, r3
 80033de:	4623      	mov	r3, r4
 80033e0:	80fb      	strh	r3, [r7, #6]
 80033e2:	4603      	mov	r3, r0
 80033e4:	80bb      	strh	r3, [r7, #4]
 80033e6:	460b      	mov	r3, r1
 80033e8:	807b      	strh	r3, [r7, #2]
 80033ea:	4613      	mov	r3, r2
 80033ec:	803b      	strh	r3, [r7, #0]
    if((x >= ILI9341_WIDTH) || (y >= ILI9341_HEIGHT)) return;
 80033ee:	88fb      	ldrh	r3, [r7, #6]
 80033f0:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80033f4:	d22c      	bcs.n	8003450 <ILI9341_DrawImage+0x80>
 80033f6:	88bb      	ldrh	r3, [r7, #4]
 80033f8:	2bef      	cmp	r3, #239	@ 0xef
 80033fa:	d829      	bhi.n	8003450 <ILI9341_DrawImage+0x80>
    if((x + w - 1) >= ILI9341_WIDTH) return;
 80033fc:	88fa      	ldrh	r2, [r7, #6]
 80033fe:	887b      	ldrh	r3, [r7, #2]
 8003400:	4413      	add	r3, r2
 8003402:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8003406:	dc25      	bgt.n	8003454 <ILI9341_DrawImage+0x84>
    if((y + h - 1) >= ILI9341_HEIGHT) return;
 8003408:	88ba      	ldrh	r2, [r7, #4]
 800340a:	883b      	ldrh	r3, [r7, #0]
 800340c:	4413      	add	r3, r2
 800340e:	2bf0      	cmp	r3, #240	@ 0xf0
 8003410:	dc22      	bgt.n	8003458 <ILI9341_DrawImage+0x88>

    ILI9341_Select();
 8003412:	f7ff fdfa 	bl	800300a <ILI9341_Select>
    ILI9341_SetAddressWindow(x, y, x+w-1, y+h-1);
 8003416:	88fa      	ldrh	r2, [r7, #6]
 8003418:	887b      	ldrh	r3, [r7, #2]
 800341a:	4413      	add	r3, r2
 800341c:	b29b      	uxth	r3, r3
 800341e:	3b01      	subs	r3, #1
 8003420:	b29c      	uxth	r4, r3
 8003422:	88ba      	ldrh	r2, [r7, #4]
 8003424:	883b      	ldrh	r3, [r7, #0]
 8003426:	4413      	add	r3, r2
 8003428:	b29b      	uxth	r3, r3
 800342a:	3b01      	subs	r3, #1
 800342c:	b29b      	uxth	r3, r3
 800342e:	88b9      	ldrh	r1, [r7, #4]
 8003430:	88f8      	ldrh	r0, [r7, #6]
 8003432:	4622      	mov	r2, r4
 8003434:	f7ff fe46 	bl	80030c4 <ILI9341_SetAddressWindow>
    ILI9341_WriteData((uint8_t*)data, sizeof(uint16_t)*w*h);
 8003438:	887b      	ldrh	r3, [r7, #2]
 800343a:	883a      	ldrh	r2, [r7, #0]
 800343c:	fb02 f303 	mul.w	r3, r2, r3
 8003440:	005b      	lsls	r3, r3, #1
 8003442:	4619      	mov	r1, r3
 8003444:	69b8      	ldr	r0, [r7, #24]
 8003446:	f7ff fe0f 	bl	8003068 <ILI9341_WriteData>
    ILI9341_Unselect();
 800344a:	f7ff fde8 	bl	800301e <ILI9341_Unselect>
 800344e:	e004      	b.n	800345a <ILI9341_DrawImage+0x8a>
    if((x >= ILI9341_WIDTH) || (y >= ILI9341_HEIGHT)) return;
 8003450:	bf00      	nop
 8003452:	e002      	b.n	800345a <ILI9341_DrawImage+0x8a>
    if((x + w - 1) >= ILI9341_WIDTH) return;
 8003454:	bf00      	nop
 8003456:	e000      	b.n	800345a <ILI9341_DrawImage+0x8a>
    if((y + h - 1) >= ILI9341_HEIGHT) return;
 8003458:	bf00      	nop
}
 800345a:	370c      	adds	r7, #12
 800345c:	46bd      	mov	sp, r7
 800345e:	bd90      	pop	{r4, r7, pc}

08003460 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003460:	b580      	push	{r7, lr}
 8003462:	b082      	sub	sp, #8
 8003464:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003466:	2300      	movs	r3, #0
 8003468:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800346a:	2003      	movs	r0, #3
 800346c:	f001 fa02 	bl	8004874 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003470:	2000      	movs	r0, #0
 8003472:	f000 f80d 	bl	8003490 <HAL_InitTick>
 8003476:	4603      	mov	r3, r0
 8003478:	2b00      	cmp	r3, #0
 800347a:	d002      	beq.n	8003482 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800347c:	2301      	movs	r3, #1
 800347e:	71fb      	strb	r3, [r7, #7]
 8003480:	e001      	b.n	8003486 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003482:	f7ff f88b 	bl	800259c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003486:	79fb      	ldrb	r3, [r7, #7]
}
 8003488:	4618      	mov	r0, r3
 800348a:	3708      	adds	r7, #8
 800348c:	46bd      	mov	sp, r7
 800348e:	bd80      	pop	{r7, pc}

08003490 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003490:	b580      	push	{r7, lr}
 8003492:	b084      	sub	sp, #16
 8003494:	af00      	add	r7, sp, #0
 8003496:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8003498:	2300      	movs	r3, #0
 800349a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 800349c:	4b17      	ldr	r3, [pc, #92]	@ (80034fc <HAL_InitTick+0x6c>)
 800349e:	781b      	ldrb	r3, [r3, #0]
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d023      	beq.n	80034ec <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80034a4:	4b16      	ldr	r3, [pc, #88]	@ (8003500 <HAL_InitTick+0x70>)
 80034a6:	681a      	ldr	r2, [r3, #0]
 80034a8:	4b14      	ldr	r3, [pc, #80]	@ (80034fc <HAL_InitTick+0x6c>)
 80034aa:	781b      	ldrb	r3, [r3, #0]
 80034ac:	4619      	mov	r1, r3
 80034ae:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80034b2:	fbb3 f3f1 	udiv	r3, r3, r1
 80034b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80034ba:	4618      	mov	r0, r3
 80034bc:	f001 fa0f 	bl	80048de <HAL_SYSTICK_Config>
 80034c0:	4603      	mov	r3, r0
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d10f      	bne.n	80034e6 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	2b0f      	cmp	r3, #15
 80034ca:	d809      	bhi.n	80034e0 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80034cc:	2200      	movs	r2, #0
 80034ce:	6879      	ldr	r1, [r7, #4]
 80034d0:	f04f 30ff 	mov.w	r0, #4294967295
 80034d4:	f001 f9d9 	bl	800488a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80034d8:	4a0a      	ldr	r2, [pc, #40]	@ (8003504 <HAL_InitTick+0x74>)
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	6013      	str	r3, [r2, #0]
 80034de:	e007      	b.n	80034f0 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80034e0:	2301      	movs	r3, #1
 80034e2:	73fb      	strb	r3, [r7, #15]
 80034e4:	e004      	b.n	80034f0 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80034e6:	2301      	movs	r3, #1
 80034e8:	73fb      	strb	r3, [r7, #15]
 80034ea:	e001      	b.n	80034f0 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80034ec:	2301      	movs	r3, #1
 80034ee:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80034f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80034f2:	4618      	mov	r0, r3
 80034f4:	3710      	adds	r7, #16
 80034f6:	46bd      	mov	sp, r7
 80034f8:	bd80      	pop	{r7, pc}
 80034fa:	bf00      	nop
 80034fc:	200400a0 	.word	0x200400a0
 8003500:	20040088 	.word	0x20040088
 8003504:	2004009c 	.word	0x2004009c

08003508 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003508:	b480      	push	{r7}
 800350a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800350c:	4b06      	ldr	r3, [pc, #24]	@ (8003528 <HAL_IncTick+0x20>)
 800350e:	781b      	ldrb	r3, [r3, #0]
 8003510:	461a      	mov	r2, r3
 8003512:	4b06      	ldr	r3, [pc, #24]	@ (800352c <HAL_IncTick+0x24>)
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	4413      	add	r3, r2
 8003518:	4a04      	ldr	r2, [pc, #16]	@ (800352c <HAL_IncTick+0x24>)
 800351a:	6013      	str	r3, [r2, #0]
}
 800351c:	bf00      	nop
 800351e:	46bd      	mov	sp, r7
 8003520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003524:	4770      	bx	lr
 8003526:	bf00      	nop
 8003528:	200400a0 	.word	0x200400a0
 800352c:	20040938 	.word	0x20040938

08003530 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003530:	b480      	push	{r7}
 8003532:	af00      	add	r7, sp, #0
  return uwTick;
 8003534:	4b03      	ldr	r3, [pc, #12]	@ (8003544 <HAL_GetTick+0x14>)
 8003536:	681b      	ldr	r3, [r3, #0]
}
 8003538:	4618      	mov	r0, r3
 800353a:	46bd      	mov	sp, r7
 800353c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003540:	4770      	bx	lr
 8003542:	bf00      	nop
 8003544:	20040938 	.word	0x20040938

08003548 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003548:	b580      	push	{r7, lr}
 800354a:	b084      	sub	sp, #16
 800354c:	af00      	add	r7, sp, #0
 800354e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003550:	f7ff ffee 	bl	8003530 <HAL_GetTick>
 8003554:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003560:	d005      	beq.n	800356e <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8003562:	4b0a      	ldr	r3, [pc, #40]	@ (800358c <HAL_Delay+0x44>)
 8003564:	781b      	ldrb	r3, [r3, #0]
 8003566:	461a      	mov	r2, r3
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	4413      	add	r3, r2
 800356c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800356e:	bf00      	nop
 8003570:	f7ff ffde 	bl	8003530 <HAL_GetTick>
 8003574:	4602      	mov	r2, r0
 8003576:	68bb      	ldr	r3, [r7, #8]
 8003578:	1ad3      	subs	r3, r2, r3
 800357a:	68fa      	ldr	r2, [r7, #12]
 800357c:	429a      	cmp	r2, r3
 800357e:	d8f7      	bhi.n	8003570 <HAL_Delay+0x28>
  {
  }
}
 8003580:	bf00      	nop
 8003582:	bf00      	nop
 8003584:	3710      	adds	r7, #16
 8003586:	46bd      	mov	sp, r7
 8003588:	bd80      	pop	{r7, pc}
 800358a:	bf00      	nop
 800358c:	200400a0 	.word	0x200400a0

08003590 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8003590:	b480      	push	{r7}
 8003592:	b083      	sub	sp, #12
 8003594:	af00      	add	r7, sp, #0
 8003596:	6078      	str	r0, [r7, #4]
 8003598:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	689b      	ldr	r3, [r3, #8]
 800359e:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80035a2:	683b      	ldr	r3, [r7, #0]
 80035a4:	431a      	orrs	r2, r3
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	609a      	str	r2, [r3, #8]
}
 80035aa:	bf00      	nop
 80035ac:	370c      	adds	r7, #12
 80035ae:	46bd      	mov	sp, r7
 80035b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b4:	4770      	bx	lr

080035b6 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80035b6:	b480      	push	{r7}
 80035b8:	b083      	sub	sp, #12
 80035ba:	af00      	add	r7, sp, #0
 80035bc:	6078      	str	r0, [r7, #4]
 80035be:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	689b      	ldr	r3, [r3, #8]
 80035c4:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 80035c8:	683b      	ldr	r3, [r7, #0]
 80035ca:	431a      	orrs	r2, r3
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	609a      	str	r2, [r3, #8]
}
 80035d0:	bf00      	nop
 80035d2:	370c      	adds	r7, #12
 80035d4:	46bd      	mov	sp, r7
 80035d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035da:	4770      	bx	lr

080035dc <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80035dc:	b480      	push	{r7}
 80035de:	b083      	sub	sp, #12
 80035e0:	af00      	add	r7, sp, #0
 80035e2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	689b      	ldr	r3, [r3, #8]
 80035e8:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80035ec:	4618      	mov	r0, r3
 80035ee:	370c      	adds	r7, #12
 80035f0:	46bd      	mov	sp, r7
 80035f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035f6:	4770      	bx	lr

080035f8 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80035f8:	b480      	push	{r7}
 80035fa:	b087      	sub	sp, #28
 80035fc:	af00      	add	r7, sp, #0
 80035fe:	60f8      	str	r0, [r7, #12]
 8003600:	60b9      	str	r1, [r7, #8]
 8003602:	607a      	str	r2, [r7, #4]
 8003604:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	3360      	adds	r3, #96	@ 0x60
 800360a:	461a      	mov	r2, r3
 800360c:	68bb      	ldr	r3, [r7, #8]
 800360e:	009b      	lsls	r3, r3, #2
 8003610:	4413      	add	r3, r2
 8003612:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003614:	697b      	ldr	r3, [r7, #20]
 8003616:	681a      	ldr	r2, [r3, #0]
 8003618:	4b08      	ldr	r3, [pc, #32]	@ (800363c <LL_ADC_SetOffset+0x44>)
 800361a:	4013      	ands	r3, r2
 800361c:	687a      	ldr	r2, [r7, #4]
 800361e:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8003622:	683a      	ldr	r2, [r7, #0]
 8003624:	430a      	orrs	r2, r1
 8003626:	4313      	orrs	r3, r2
 8003628:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800362c:	697b      	ldr	r3, [r7, #20]
 800362e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8003630:	bf00      	nop
 8003632:	371c      	adds	r7, #28
 8003634:	46bd      	mov	sp, r7
 8003636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800363a:	4770      	bx	lr
 800363c:	03fff000 	.word	0x03fff000

08003640 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8003640:	b480      	push	{r7}
 8003642:	b085      	sub	sp, #20
 8003644:	af00      	add	r7, sp, #0
 8003646:	6078      	str	r0, [r7, #4]
 8003648:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	3360      	adds	r3, #96	@ 0x60
 800364e:	461a      	mov	r2, r3
 8003650:	683b      	ldr	r3, [r7, #0]
 8003652:	009b      	lsls	r3, r3, #2
 8003654:	4413      	add	r3, r2
 8003656:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8003660:	4618      	mov	r0, r3
 8003662:	3714      	adds	r7, #20
 8003664:	46bd      	mov	sp, r7
 8003666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800366a:	4770      	bx	lr

0800366c <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 800366c:	b480      	push	{r7}
 800366e:	b087      	sub	sp, #28
 8003670:	af00      	add	r7, sp, #0
 8003672:	60f8      	str	r0, [r7, #12]
 8003674:	60b9      	str	r1, [r7, #8]
 8003676:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	3360      	adds	r3, #96	@ 0x60
 800367c:	461a      	mov	r2, r3
 800367e:	68bb      	ldr	r3, [r7, #8]
 8003680:	009b      	lsls	r3, r3, #2
 8003682:	4413      	add	r3, r2
 8003684:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003686:	697b      	ldr	r3, [r7, #20]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	431a      	orrs	r2, r3
 8003692:	697b      	ldr	r3, [r7, #20]
 8003694:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8003696:	bf00      	nop
 8003698:	371c      	adds	r7, #28
 800369a:	46bd      	mov	sp, r7
 800369c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a0:	4770      	bx	lr

080036a2 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 80036a2:	b480      	push	{r7}
 80036a4:	b083      	sub	sp, #12
 80036a6:	af00      	add	r7, sp, #0
 80036a8:	6078      	str	r0, [r7, #4]
 80036aa:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	695b      	ldr	r3, [r3, #20]
 80036b0:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80036b4:	683b      	ldr	r3, [r7, #0]
 80036b6:	431a      	orrs	r2, r3
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	615a      	str	r2, [r3, #20]
}
 80036bc:	bf00      	nop
 80036be:	370c      	adds	r7, #12
 80036c0:	46bd      	mov	sp, r7
 80036c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036c6:	4770      	bx	lr

080036c8 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80036c8:	b480      	push	{r7}
 80036ca:	b083      	sub	sp, #12
 80036cc:	af00      	add	r7, sp, #0
 80036ce:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	68db      	ldr	r3, [r3, #12]
 80036d4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d101      	bne.n	80036e0 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80036dc:	2301      	movs	r3, #1
 80036de:	e000      	b.n	80036e2 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80036e0:	2300      	movs	r3, #0
}
 80036e2:	4618      	mov	r0, r3
 80036e4:	370c      	adds	r7, #12
 80036e6:	46bd      	mov	sp, r7
 80036e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ec:	4770      	bx	lr

080036ee <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80036ee:	b480      	push	{r7}
 80036f0:	b087      	sub	sp, #28
 80036f2:	af00      	add	r7, sp, #0
 80036f4:	60f8      	str	r0, [r7, #12]
 80036f6:	60b9      	str	r1, [r7, #8]
 80036f8:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	3330      	adds	r3, #48	@ 0x30
 80036fe:	461a      	mov	r2, r3
 8003700:	68bb      	ldr	r3, [r7, #8]
 8003702:	0a1b      	lsrs	r3, r3, #8
 8003704:	009b      	lsls	r3, r3, #2
 8003706:	f003 030c 	and.w	r3, r3, #12
 800370a:	4413      	add	r3, r2
 800370c:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800370e:	697b      	ldr	r3, [r7, #20]
 8003710:	681a      	ldr	r2, [r3, #0]
 8003712:	68bb      	ldr	r3, [r7, #8]
 8003714:	f003 031f 	and.w	r3, r3, #31
 8003718:	211f      	movs	r1, #31
 800371a:	fa01 f303 	lsl.w	r3, r1, r3
 800371e:	43db      	mvns	r3, r3
 8003720:	401a      	ands	r2, r3
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	0e9b      	lsrs	r3, r3, #26
 8003726:	f003 011f 	and.w	r1, r3, #31
 800372a:	68bb      	ldr	r3, [r7, #8]
 800372c:	f003 031f 	and.w	r3, r3, #31
 8003730:	fa01 f303 	lsl.w	r3, r1, r3
 8003734:	431a      	orrs	r2, r3
 8003736:	697b      	ldr	r3, [r7, #20]
 8003738:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800373a:	bf00      	nop
 800373c:	371c      	adds	r7, #28
 800373e:	46bd      	mov	sp, r7
 8003740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003744:	4770      	bx	lr

08003746 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8003746:	b480      	push	{r7}
 8003748:	b087      	sub	sp, #28
 800374a:	af00      	add	r7, sp, #0
 800374c:	60f8      	str	r0, [r7, #12]
 800374e:	60b9      	str	r1, [r7, #8]
 8003750:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	3314      	adds	r3, #20
 8003756:	461a      	mov	r2, r3
 8003758:	68bb      	ldr	r3, [r7, #8]
 800375a:	0e5b      	lsrs	r3, r3, #25
 800375c:	009b      	lsls	r3, r3, #2
 800375e:	f003 0304 	and.w	r3, r3, #4
 8003762:	4413      	add	r3, r2
 8003764:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8003766:	697b      	ldr	r3, [r7, #20]
 8003768:	681a      	ldr	r2, [r3, #0]
 800376a:	68bb      	ldr	r3, [r7, #8]
 800376c:	0d1b      	lsrs	r3, r3, #20
 800376e:	f003 031f 	and.w	r3, r3, #31
 8003772:	2107      	movs	r1, #7
 8003774:	fa01 f303 	lsl.w	r3, r1, r3
 8003778:	43db      	mvns	r3, r3
 800377a:	401a      	ands	r2, r3
 800377c:	68bb      	ldr	r3, [r7, #8]
 800377e:	0d1b      	lsrs	r3, r3, #20
 8003780:	f003 031f 	and.w	r3, r3, #31
 8003784:	6879      	ldr	r1, [r7, #4]
 8003786:	fa01 f303 	lsl.w	r3, r1, r3
 800378a:	431a      	orrs	r2, r3
 800378c:	697b      	ldr	r3, [r7, #20]
 800378e:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8003790:	bf00      	nop
 8003792:	371c      	adds	r7, #28
 8003794:	46bd      	mov	sp, r7
 8003796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800379a:	4770      	bx	lr

0800379c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 800379c:	b480      	push	{r7}
 800379e:	b085      	sub	sp, #20
 80037a0:	af00      	add	r7, sp, #0
 80037a2:	60f8      	str	r0, [r7, #12]
 80037a4:	60b9      	str	r1, [r7, #8]
 80037a6:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80037ae:	68bb      	ldr	r3, [r7, #8]
 80037b0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80037b4:	43db      	mvns	r3, r3
 80037b6:	401a      	ands	r2, r3
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	f003 0318 	and.w	r3, r3, #24
 80037be:	4908      	ldr	r1, [pc, #32]	@ (80037e0 <LL_ADC_SetChannelSingleDiff+0x44>)
 80037c0:	40d9      	lsrs	r1, r3
 80037c2:	68bb      	ldr	r3, [r7, #8]
 80037c4:	400b      	ands	r3, r1
 80037c6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80037ca:	431a      	orrs	r2, r3
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80037d2:	bf00      	nop
 80037d4:	3714      	adds	r7, #20
 80037d6:	46bd      	mov	sp, r7
 80037d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037dc:	4770      	bx	lr
 80037de:	bf00      	nop
 80037e0:	0007ffff 	.word	0x0007ffff

080037e4 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80037e4:	b480      	push	{r7}
 80037e6:	b083      	sub	sp, #12
 80037e8:	af00      	add	r7, sp, #0
 80037ea:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	689b      	ldr	r3, [r3, #8]
 80037f0:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 80037f4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80037f8:	687a      	ldr	r2, [r7, #4]
 80037fa:	6093      	str	r3, [r2, #8]
}
 80037fc:	bf00      	nop
 80037fe:	370c      	adds	r7, #12
 8003800:	46bd      	mov	sp, r7
 8003802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003806:	4770      	bx	lr

08003808 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8003808:	b480      	push	{r7}
 800380a:	b083      	sub	sp, #12
 800380c:	af00      	add	r7, sp, #0
 800380e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	689b      	ldr	r3, [r3, #8]
 8003814:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003818:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800381c:	d101      	bne.n	8003822 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800381e:	2301      	movs	r3, #1
 8003820:	e000      	b.n	8003824 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8003822:	2300      	movs	r3, #0
}
 8003824:	4618      	mov	r0, r3
 8003826:	370c      	adds	r7, #12
 8003828:	46bd      	mov	sp, r7
 800382a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800382e:	4770      	bx	lr

08003830 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8003830:	b480      	push	{r7}
 8003832:	b083      	sub	sp, #12
 8003834:	af00      	add	r7, sp, #0
 8003836:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	689b      	ldr	r3, [r3, #8]
 800383c:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8003840:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003844:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800384c:	bf00      	nop
 800384e:	370c      	adds	r7, #12
 8003850:	46bd      	mov	sp, r7
 8003852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003856:	4770      	bx	lr

08003858 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8003858:	b480      	push	{r7}
 800385a:	b083      	sub	sp, #12
 800385c:	af00      	add	r7, sp, #0
 800385e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	689b      	ldr	r3, [r3, #8]
 8003864:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003868:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800386c:	d101      	bne.n	8003872 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800386e:	2301      	movs	r3, #1
 8003870:	e000      	b.n	8003874 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8003872:	2300      	movs	r3, #0
}
 8003874:	4618      	mov	r0, r3
 8003876:	370c      	adds	r7, #12
 8003878:	46bd      	mov	sp, r7
 800387a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800387e:	4770      	bx	lr

08003880 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8003880:	b480      	push	{r7}
 8003882:	b083      	sub	sp, #12
 8003884:	af00      	add	r7, sp, #0
 8003886:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	689b      	ldr	r3, [r3, #8]
 800388c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003890:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003894:	f043 0201 	orr.w	r2, r3, #1
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 800389c:	bf00      	nop
 800389e:	370c      	adds	r7, #12
 80038a0:	46bd      	mov	sp, r7
 80038a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a6:	4770      	bx	lr

080038a8 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80038a8:	b480      	push	{r7}
 80038aa:	b083      	sub	sp, #12
 80038ac:	af00      	add	r7, sp, #0
 80038ae:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	689b      	ldr	r3, [r3, #8]
 80038b4:	f003 0301 	and.w	r3, r3, #1
 80038b8:	2b01      	cmp	r3, #1
 80038ba:	d101      	bne.n	80038c0 <LL_ADC_IsEnabled+0x18>
 80038bc:	2301      	movs	r3, #1
 80038be:	e000      	b.n	80038c2 <LL_ADC_IsEnabled+0x1a>
 80038c0:	2300      	movs	r3, #0
}
 80038c2:	4618      	mov	r0, r3
 80038c4:	370c      	adds	r7, #12
 80038c6:	46bd      	mov	sp, r7
 80038c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038cc:	4770      	bx	lr

080038ce <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80038ce:	b480      	push	{r7}
 80038d0:	b083      	sub	sp, #12
 80038d2:	af00      	add	r7, sp, #0
 80038d4:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	689b      	ldr	r3, [r3, #8]
 80038da:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80038de:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80038e2:	f043 0204 	orr.w	r2, r3, #4
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80038ea:	bf00      	nop
 80038ec:	370c      	adds	r7, #12
 80038ee:	46bd      	mov	sp, r7
 80038f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038f4:	4770      	bx	lr

080038f6 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80038f6:	b480      	push	{r7}
 80038f8:	b083      	sub	sp, #12
 80038fa:	af00      	add	r7, sp, #0
 80038fc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	689b      	ldr	r3, [r3, #8]
 8003902:	f003 0304 	and.w	r3, r3, #4
 8003906:	2b04      	cmp	r3, #4
 8003908:	d101      	bne.n	800390e <LL_ADC_REG_IsConversionOngoing+0x18>
 800390a:	2301      	movs	r3, #1
 800390c:	e000      	b.n	8003910 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800390e:	2300      	movs	r3, #0
}
 8003910:	4618      	mov	r0, r3
 8003912:	370c      	adds	r7, #12
 8003914:	46bd      	mov	sp, r7
 8003916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800391a:	4770      	bx	lr

0800391c <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800391c:	b480      	push	{r7}
 800391e:	b083      	sub	sp, #12
 8003920:	af00      	add	r7, sp, #0
 8003922:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	689b      	ldr	r3, [r3, #8]
 8003928:	f003 0308 	and.w	r3, r3, #8
 800392c:	2b08      	cmp	r3, #8
 800392e:	d101      	bne.n	8003934 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8003930:	2301      	movs	r3, #1
 8003932:	e000      	b.n	8003936 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8003934:	2300      	movs	r3, #0
}
 8003936:	4618      	mov	r0, r3
 8003938:	370c      	adds	r7, #12
 800393a:	46bd      	mov	sp, r7
 800393c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003940:	4770      	bx	lr
	...

08003944 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003944:	b580      	push	{r7, lr}
 8003946:	b088      	sub	sp, #32
 8003948:	af00      	add	r7, sp, #0
 800394a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800394c:	2300      	movs	r3, #0
 800394e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8003950:	2300      	movs	r3, #0
 8003952:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	2b00      	cmp	r3, #0
 8003958:	d101      	bne.n	800395e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800395a:	2301      	movs	r3, #1
 800395c:	e129      	b.n	8003bb2 <HAL_ADC_Init+0x26e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	691b      	ldr	r3, [r3, #16]
 8003962:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003968:	2b00      	cmp	r3, #0
 800396a:	d109      	bne.n	8003980 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800396c:	6878      	ldr	r0, [r7, #4]
 800396e:	f7fe fe39 	bl	80025e4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	2200      	movs	r2, #0
 8003976:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	2200      	movs	r2, #0
 800397c:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	4618      	mov	r0, r3
 8003986:	f7ff ff3f 	bl	8003808 <LL_ADC_IsDeepPowerDownEnabled>
 800398a:	4603      	mov	r3, r0
 800398c:	2b00      	cmp	r3, #0
 800398e:	d004      	beq.n	800399a <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	4618      	mov	r0, r3
 8003996:	f7ff ff25 	bl	80037e4 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	4618      	mov	r0, r3
 80039a0:	f7ff ff5a 	bl	8003858 <LL_ADC_IsInternalRegulatorEnabled>
 80039a4:	4603      	mov	r3, r0
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d115      	bne.n	80039d6 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	4618      	mov	r0, r3
 80039b0:	f7ff ff3e 	bl	8003830 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80039b4:	4b81      	ldr	r3, [pc, #516]	@ (8003bbc <HAL_ADC_Init+0x278>)
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	099b      	lsrs	r3, r3, #6
 80039ba:	4a81      	ldr	r2, [pc, #516]	@ (8003bc0 <HAL_ADC_Init+0x27c>)
 80039bc:	fba2 2303 	umull	r2, r3, r2, r3
 80039c0:	099b      	lsrs	r3, r3, #6
 80039c2:	3301      	adds	r3, #1
 80039c4:	005b      	lsls	r3, r3, #1
 80039c6:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80039c8:	e002      	b.n	80039d0 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	3b01      	subs	r3, #1
 80039ce:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d1f9      	bne.n	80039ca <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	4618      	mov	r0, r3
 80039dc:	f7ff ff3c 	bl	8003858 <LL_ADC_IsInternalRegulatorEnabled>
 80039e0:	4603      	mov	r3, r0
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d10d      	bne.n	8003a02 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039ea:	f043 0210 	orr.w	r2, r3, #16
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039f6:	f043 0201 	orr.w	r2, r3, #1
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80039fe:	2301      	movs	r3, #1
 8003a00:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	4618      	mov	r0, r3
 8003a08:	f7ff ff75 	bl	80038f6 <LL_ADC_REG_IsConversionOngoing>
 8003a0c:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a12:	f003 0310 	and.w	r3, r3, #16
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	f040 80c2 	bne.w	8003ba0 <HAL_ADC_Init+0x25c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8003a1c:	697b      	ldr	r3, [r7, #20]
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	f040 80be 	bne.w	8003ba0 <HAL_ADC_Init+0x25c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a28:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8003a2c:	f043 0202 	orr.w	r2, r3, #2
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	4618      	mov	r0, r3
 8003a3a:	f7ff ff35 	bl	80038a8 <LL_ADC_IsEnabled>
 8003a3e:	4603      	mov	r3, r0
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d10b      	bne.n	8003a5c <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003a44:	485f      	ldr	r0, [pc, #380]	@ (8003bc4 <HAL_ADC_Init+0x280>)
 8003a46:	f7ff ff2f 	bl	80038a8 <LL_ADC_IsEnabled>
 8003a4a:	4603      	mov	r3, r0
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d105      	bne.n	8003a5c <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	685b      	ldr	r3, [r3, #4]
 8003a54:	4619      	mov	r1, r3
 8003a56:	485c      	ldr	r0, [pc, #368]	@ (8003bc8 <HAL_ADC_Init+0x284>)
 8003a58:	f7ff fd9a 	bl	8003590 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	7e5b      	ldrb	r3, [r3, #25]
 8003a60:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003a66:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8003a6c:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8003a72:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003a7a:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003a7c:	4313      	orrs	r3, r2
 8003a7e:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003a86:	2b01      	cmp	r3, #1
 8003a88:	d106      	bne.n	8003a98 <HAL_ADC_Init+0x154>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a8e:	3b01      	subs	r3, #1
 8003a90:	045b      	lsls	r3, r3, #17
 8003a92:	69ba      	ldr	r2, [r7, #24]
 8003a94:	4313      	orrs	r3, r2
 8003a96:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d009      	beq.n	8003ab4 <HAL_ADC_Init+0x170>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003aa4:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003aac:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003aae:	69ba      	ldr	r2, [r7, #24]
 8003ab0:	4313      	orrs	r3, r2
 8003ab2:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	68da      	ldr	r2, [r3, #12]
 8003aba:	4b44      	ldr	r3, [pc, #272]	@ (8003bcc <HAL_ADC_Init+0x288>)
 8003abc:	4013      	ands	r3, r2
 8003abe:	687a      	ldr	r2, [r7, #4]
 8003ac0:	6812      	ldr	r2, [r2, #0]
 8003ac2:	69b9      	ldr	r1, [r7, #24]
 8003ac4:	430b      	orrs	r3, r1
 8003ac6:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	4618      	mov	r0, r3
 8003ace:	f7ff ff25 	bl	800391c <LL_ADC_INJ_IsConversionOngoing>
 8003ad2:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003ad4:	697b      	ldr	r3, [r7, #20]
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d140      	bne.n	8003b5c <HAL_ADC_Init+0x218>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003ada:	693b      	ldr	r3, [r7, #16]
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d13d      	bne.n	8003b5c <HAL_ADC_Init+0x218>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	7e1b      	ldrb	r3, [r3, #24]
 8003ae8:	039b      	lsls	r3, r3, #14
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8003aea:	431a      	orrs	r2, r3
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8003af2:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8003af4:	4313      	orrs	r3, r2
 8003af6:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	68db      	ldr	r3, [r3, #12]
 8003afe:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003b02:	f023 0306 	bic.w	r3, r3, #6
 8003b06:	687a      	ldr	r2, [r7, #4]
 8003b08:	6812      	ldr	r2, [r2, #0]
 8003b0a:	69b9      	ldr	r1, [r7, #24]
 8003b0c:	430b      	orrs	r3, r1
 8003b0e:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8003b16:	2b01      	cmp	r3, #1
 8003b18:	d118      	bne.n	8003b4c <HAL_ADC_Init+0x208>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	691b      	ldr	r3, [r3, #16]
 8003b20:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8003b24:	f023 0304 	bic.w	r3, r3, #4
 8003b28:	687a      	ldr	r2, [r7, #4]
 8003b2a:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8003b2c:	687a      	ldr	r2, [r7, #4]
 8003b2e:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8003b30:	4311      	orrs	r1, r2
 8003b32:	687a      	ldr	r2, [r7, #4]
 8003b34:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8003b36:	4311      	orrs	r1, r2
 8003b38:	687a      	ldr	r2, [r7, #4]
 8003b3a:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8003b3c:	430a      	orrs	r2, r1
 8003b3e:	431a      	orrs	r2, r3
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	f042 0201 	orr.w	r2, r2, #1
 8003b48:	611a      	str	r2, [r3, #16]
 8003b4a:	e007      	b.n	8003b5c <HAL_ADC_Init+0x218>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	691a      	ldr	r2, [r3, #16]
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	f022 0201 	bic.w	r2, r2, #1
 8003b5a:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	691b      	ldr	r3, [r3, #16]
 8003b60:	2b01      	cmp	r3, #1
 8003b62:	d10c      	bne.n	8003b7e <HAL_ADC_Init+0x23a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b6a:	f023 010f 	bic.w	r1, r3, #15
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	69db      	ldr	r3, [r3, #28]
 8003b72:	1e5a      	subs	r2, r3, #1
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	430a      	orrs	r2, r1
 8003b7a:	631a      	str	r2, [r3, #48]	@ 0x30
 8003b7c:	e007      	b.n	8003b8e <HAL_ADC_Init+0x24a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	f022 020f 	bic.w	r2, r2, #15
 8003b8c:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b92:	f023 0303 	bic.w	r3, r3, #3
 8003b96:	f043 0201 	orr.w	r2, r3, #1
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	659a      	str	r2, [r3, #88]	@ 0x58
 8003b9e:	e007      	b.n	8003bb0 <HAL_ADC_Init+0x26c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ba4:	f043 0210 	orr.w	r2, r3, #16
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8003bac:	2301      	movs	r3, #1
 8003bae:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8003bb0:	7ffb      	ldrb	r3, [r7, #31]
}
 8003bb2:	4618      	mov	r0, r3
 8003bb4:	3720      	adds	r7, #32
 8003bb6:	46bd      	mov	sp, r7
 8003bb8:	bd80      	pop	{r7, pc}
 8003bba:	bf00      	nop
 8003bbc:	20040088 	.word	0x20040088
 8003bc0:	053e2d63 	.word	0x053e2d63
 8003bc4:	50040000 	.word	0x50040000
 8003bc8:	50040300 	.word	0x50040300
 8003bcc:	fff0c007 	.word	0xfff0c007

08003bd0 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8003bd0:	b580      	push	{r7, lr}
 8003bd2:	b084      	sub	sp, #16
 8003bd4:	af00      	add	r7, sp, #0
 8003bd6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	4618      	mov	r0, r3
 8003bde:	f7ff fe8a 	bl	80038f6 <LL_ADC_REG_IsConversionOngoing>
 8003be2:	4603      	mov	r3, r0
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d14f      	bne.n	8003c88 <HAL_ADC_Start+0xb8>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8003bee:	2b01      	cmp	r3, #1
 8003bf0:	d101      	bne.n	8003bf6 <HAL_ADC_Start+0x26>
 8003bf2:	2302      	movs	r3, #2
 8003bf4:	e04b      	b.n	8003c8e <HAL_ADC_Start+0xbe>
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	2201      	movs	r2, #1
 8003bfa:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8003bfe:	6878      	ldr	r0, [r7, #4]
 8003c00:	f000 fce2 	bl	80045c8 <ADC_Enable>
 8003c04:	4603      	mov	r3, r0
 8003c06:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8003c08:	7bfb      	ldrb	r3, [r7, #15]
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d137      	bne.n	8003c7e <HAL_ADC_Start+0xae>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c12:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003c16:	f023 0301 	bic.w	r3, r3, #1
 8003c1a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	659a      	str	r2, [r3, #88]	@ 0x58
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c26:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003c2a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003c2e:	d106      	bne.n	8003c3e <HAL_ADC_Start+0x6e>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c34:	f023 0206 	bic.w	r2, r3, #6
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003c3c:	e002      	b.n	8003c44 <HAL_ADC_Start+0x74>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	2200      	movs	r2, #0
 8003c42:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	221c      	movs	r2, #28
 8003c4a:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	2200      	movs	r2, #0
 8003c50:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
        }

      }
#else
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	68db      	ldr	r3, [r3, #12]
 8003c5a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d007      	beq.n	8003c72 <HAL_ADC_Start+0xa2>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c66:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8003c6a:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	659a      	str	r2, [r3, #88]	@ 0x58
      }

      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	4618      	mov	r0, r3
 8003c78:	f7ff fe29 	bl	80038ce <LL_ADC_REG_StartConversion>
 8003c7c:	e006      	b.n	8003c8c <HAL_ADC_Start+0xbc>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	2200      	movs	r2, #0
 8003c82:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
 8003c86:	e001      	b.n	8003c8c <HAL_ADC_Start+0xbc>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8003c88:	2302      	movs	r3, #2
 8003c8a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return tmp_hal_status;
 8003c8c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c8e:	4618      	mov	r0, r3
 8003c90:	3710      	adds	r7, #16
 8003c92:	46bd      	mov	sp, r7
 8003c94:	bd80      	pop	{r7, pc}

08003c96 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8003c96:	b580      	push	{r7, lr}
 8003c98:	b086      	sub	sp, #24
 8003c9a:	af00      	add	r7, sp, #0
 8003c9c:	6078      	str	r0, [r7, #4]
 8003c9e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	695b      	ldr	r3, [r3, #20]
 8003ca4:	2b08      	cmp	r3, #8
 8003ca6:	d102      	bne.n	8003cae <HAL_ADC_PollForConversion+0x18>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8003ca8:	2308      	movs	r3, #8
 8003caa:	617b      	str	r3, [r7, #20]
 8003cac:	e010      	b.n	8003cd0 <HAL_ADC_PollForConversion+0x3a>
        tmp_Flag_End = (ADC_FLAG_EOC);
      }
    }
#else
    /* Check ADC DMA mode */
    if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	68db      	ldr	r3, [r3, #12]
 8003cb4:	f003 0301 	and.w	r3, r3, #1
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d007      	beq.n	8003ccc <HAL_ADC_PollForConversion+0x36>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003cc0:	f043 0220 	orr.w	r2, r3, #32
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	659a      	str	r2, [r3, #88]	@ 0x58
      return HAL_ERROR;
 8003cc8:	2301      	movs	r3, #1
 8003cca:	e06f      	b.n	8003dac <HAL_ADC_PollForConversion+0x116>
    }
    else
    {
      tmp_Flag_End = (ADC_FLAG_EOC);
 8003ccc:	2304      	movs	r3, #4
 8003cce:	617b      	str	r3, [r7, #20]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8003cd0:	f7ff fc2e 	bl	8003530 <HAL_GetTick>
 8003cd4:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8003cd6:	e021      	b.n	8003d1c <HAL_ADC_PollForConversion+0x86>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8003cd8:	683b      	ldr	r3, [r7, #0]
 8003cda:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003cde:	d01d      	beq.n	8003d1c <HAL_ADC_PollForConversion+0x86>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8003ce0:	f7ff fc26 	bl	8003530 <HAL_GetTick>
 8003ce4:	4602      	mov	r2, r0
 8003ce6:	693b      	ldr	r3, [r7, #16]
 8003ce8:	1ad3      	subs	r3, r2, r3
 8003cea:	683a      	ldr	r2, [r7, #0]
 8003cec:	429a      	cmp	r2, r3
 8003cee:	d302      	bcc.n	8003cf6 <HAL_ADC_PollForConversion+0x60>
 8003cf0:	683b      	ldr	r3, [r7, #0]
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d112      	bne.n	8003d1c <HAL_ADC_PollForConversion+0x86>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	681a      	ldr	r2, [r3, #0]
 8003cfc:	697b      	ldr	r3, [r7, #20]
 8003cfe:	4013      	ands	r3, r2
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d10b      	bne.n	8003d1c <HAL_ADC_PollForConversion+0x86>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d08:	f043 0204 	orr.w	r2, r3, #4
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	2200      	movs	r2, #0
 8003d14:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

          return HAL_TIMEOUT;
 8003d18:	2303      	movs	r3, #3
 8003d1a:	e047      	b.n	8003dac <HAL_ADC_PollForConversion+0x116>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	681a      	ldr	r2, [r3, #0]
 8003d22:	697b      	ldr	r3, [r7, #20]
 8003d24:	4013      	ands	r3, r2
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d0d6      	beq.n	8003cd8 <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d2e:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	4618      	mov	r0, r3
 8003d3c:	f7ff fcc4 	bl	80036c8 <LL_ADC_REG_IsTriggerSourceSWStart>
 8003d40:	4603      	mov	r3, r0
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d01c      	beq.n	8003d80 <HAL_ADC_PollForConversion+0xea>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	7e5b      	ldrb	r3, [r3, #25]
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d118      	bne.n	8003d80 <HAL_ADC_PollForConversion+0xea>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	f003 0308 	and.w	r3, r3, #8
 8003d58:	2b08      	cmp	r3, #8
 8003d5a:	d111      	bne.n	8003d80 <HAL_ADC_PollForConversion+0xea>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d60:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	659a      	str	r2, [r3, #88]	@ 0x58

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d6c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d105      	bne.n	8003d80 <HAL_ADC_PollForConversion+0xea>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d78:	f043 0201 	orr.w	r2, r3, #1
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	659a      	str	r2, [r3, #88]	@ 0x58
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
  }
#else
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	68db      	ldr	r3, [r3, #12]
 8003d86:	60fb      	str	r3, [r7, #12]
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8003d88:	697b      	ldr	r3, [r7, #20]
 8003d8a:	2b08      	cmp	r3, #8
 8003d8c:	d104      	bne.n	8003d98 <HAL_ADC_PollForConversion+0x102>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	2208      	movs	r2, #8
 8003d94:	601a      	str	r2, [r3, #0]
 8003d96:	e008      	b.n	8003daa <HAL_ADC_PollForConversion+0x114>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d103      	bne.n	8003daa <HAL_ADC_PollForConversion+0x114>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	220c      	movs	r2, #12
 8003da8:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8003daa:	2300      	movs	r3, #0
}
 8003dac:	4618      	mov	r0, r3
 8003dae:	3718      	adds	r7, #24
 8003db0:	46bd      	mov	sp, r7
 8003db2:	bd80      	pop	{r7, pc}

08003db4 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8003db4:	b480      	push	{r7}
 8003db6:	b083      	sub	sp, #12
 8003db8:	af00      	add	r7, sp, #0
 8003dba:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8003dc2:	4618      	mov	r0, r3
 8003dc4:	370c      	adds	r7, #12
 8003dc6:	46bd      	mov	sp, r7
 8003dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dcc:	4770      	bx	lr
	...

08003dd0 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8003dd0:	b580      	push	{r7, lr}
 8003dd2:	b0b6      	sub	sp, #216	@ 0xd8
 8003dd4:	af00      	add	r7, sp, #0
 8003dd6:	6078      	str	r0, [r7, #4]
 8003dd8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003dda:	2300      	movs	r3, #0
 8003ddc:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8003de0:	2300      	movs	r3, #0
 8003de2:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8003dea:	2b01      	cmp	r3, #1
 8003dec:	d101      	bne.n	8003df2 <HAL_ADC_ConfigChannel+0x22>
 8003dee:	2302      	movs	r3, #2
 8003df0:	e3d5      	b.n	800459e <HAL_ADC_ConfigChannel+0x7ce>
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	2201      	movs	r2, #1
 8003df6:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	4618      	mov	r0, r3
 8003e00:	f7ff fd79 	bl	80038f6 <LL_ADC_REG_IsConversionOngoing>
 8003e04:	4603      	mov	r3, r0
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	f040 83ba 	bne.w	8004580 <HAL_ADC_ConfigChannel+0x7b0>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 8003e0c:	683b      	ldr	r3, [r7, #0]
 8003e0e:	685b      	ldr	r3, [r3, #4]
 8003e10:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 8003e14:	683b      	ldr	r3, [r7, #0]
 8003e16:	685b      	ldr	r3, [r3, #4]
 8003e18:	2b05      	cmp	r3, #5
 8003e1a:	d824      	bhi.n	8003e66 <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 8003e1c:	683b      	ldr	r3, [r7, #0]
 8003e1e:	685b      	ldr	r3, [r3, #4]
 8003e20:	3b02      	subs	r3, #2
 8003e22:	2b03      	cmp	r3, #3
 8003e24:	d81b      	bhi.n	8003e5e <HAL_ADC_ConfigChannel+0x8e>
 8003e26:	a201      	add	r2, pc, #4	@ (adr r2, 8003e2c <HAL_ADC_ConfigChannel+0x5c>)
 8003e28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e2c:	08003e3d 	.word	0x08003e3d
 8003e30:	08003e45 	.word	0x08003e45
 8003e34:	08003e4d 	.word	0x08003e4d
 8003e38:	08003e55 	.word	0x08003e55
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 8003e3c:	230c      	movs	r3, #12
 8003e3e:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8003e42:	e010      	b.n	8003e66 <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 8003e44:	2312      	movs	r3, #18
 8003e46:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8003e4a:	e00c      	b.n	8003e66 <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 8003e4c:	2318      	movs	r3, #24
 8003e4e:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8003e52:	e008      	b.n	8003e66 <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 8003e54:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003e58:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8003e5c:	e003      	b.n	8003e66 <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 8003e5e:	2306      	movs	r3, #6
 8003e60:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8003e64:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	6818      	ldr	r0, [r3, #0]
 8003e6a:	683b      	ldr	r3, [r7, #0]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	461a      	mov	r2, r3
 8003e70:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 8003e74:	f7ff fc3b 	bl	80036ee <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	4618      	mov	r0, r3
 8003e7e:	f7ff fd3a 	bl	80038f6 <LL_ADC_REG_IsConversionOngoing>
 8003e82:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	4618      	mov	r0, r3
 8003e8c:	f7ff fd46 	bl	800391c <LL_ADC_INJ_IsConversionOngoing>
 8003e90:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003e94:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	f040 81bf 	bne.w	800421c <HAL_ADC_ConfigChannel+0x44c>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003e9e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	f040 81ba 	bne.w	800421c <HAL_ADC_ConfigChannel+0x44c>
       )
    {
#if defined(ADC_SMPR1_SMPPLUS)
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8003ea8:	683b      	ldr	r3, [r7, #0]
 8003eaa:	689b      	ldr	r3, [r3, #8]
 8003eac:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003eb0:	d10f      	bne.n	8003ed2 <HAL_ADC_ConfigChannel+0x102>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	6818      	ldr	r0, [r3, #0]
 8003eb6:	683b      	ldr	r3, [r7, #0]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	2200      	movs	r2, #0
 8003ebc:	4619      	mov	r1, r3
 8003ebe:	f7ff fc42 	bl	8003746 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8003eca:	4618      	mov	r0, r3
 8003ecc:	f7ff fbe9 	bl	80036a2 <LL_ADC_SetSamplingTimeCommonConfig>
 8003ed0:	e00e      	b.n	8003ef0 <HAL_ADC_ConfigChannel+0x120>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	6818      	ldr	r0, [r3, #0]
 8003ed6:	683b      	ldr	r3, [r7, #0]
 8003ed8:	6819      	ldr	r1, [r3, #0]
 8003eda:	683b      	ldr	r3, [r7, #0]
 8003edc:	689b      	ldr	r3, [r3, #8]
 8003ede:	461a      	mov	r2, r3
 8003ee0:	f7ff fc31 	bl	8003746 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	2100      	movs	r1, #0
 8003eea:	4618      	mov	r0, r3
 8003eec:	f7ff fbd9 	bl	80036a2 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8003ef0:	683b      	ldr	r3, [r7, #0]
 8003ef2:	695a      	ldr	r2, [r3, #20]
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	68db      	ldr	r3, [r3, #12]
 8003efa:	08db      	lsrs	r3, r3, #3
 8003efc:	f003 0303 	and.w	r3, r3, #3
 8003f00:	005b      	lsls	r3, r3, #1
 8003f02:	fa02 f303 	lsl.w	r3, r2, r3
 8003f06:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8003f0a:	683b      	ldr	r3, [r7, #0]
 8003f0c:	691b      	ldr	r3, [r3, #16]
 8003f0e:	2b04      	cmp	r3, #4
 8003f10:	d00a      	beq.n	8003f28 <HAL_ADC_ConfigChannel+0x158>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	6818      	ldr	r0, [r3, #0]
 8003f16:	683b      	ldr	r3, [r7, #0]
 8003f18:	6919      	ldr	r1, [r3, #16]
 8003f1a:	683b      	ldr	r3, [r7, #0]
 8003f1c:	681a      	ldr	r2, [r3, #0]
 8003f1e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003f22:	f7ff fb69 	bl	80035f8 <LL_ADC_SetOffset>
 8003f26:	e179      	b.n	800421c <HAL_ADC_ConfigChannel+0x44c>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	2100      	movs	r1, #0
 8003f2e:	4618      	mov	r0, r3
 8003f30:	f7ff fb86 	bl	8003640 <LL_ADC_GetOffsetChannel>
 8003f34:	4603      	mov	r3, r0
 8003f36:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d10a      	bne.n	8003f54 <HAL_ADC_ConfigChannel+0x184>
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	2100      	movs	r1, #0
 8003f44:	4618      	mov	r0, r3
 8003f46:	f7ff fb7b 	bl	8003640 <LL_ADC_GetOffsetChannel>
 8003f4a:	4603      	mov	r3, r0
 8003f4c:	0e9b      	lsrs	r3, r3, #26
 8003f4e:	f003 021f 	and.w	r2, r3, #31
 8003f52:	e01e      	b.n	8003f92 <HAL_ADC_ConfigChannel+0x1c2>
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	2100      	movs	r1, #0
 8003f5a:	4618      	mov	r0, r3
 8003f5c:	f7ff fb70 	bl	8003640 <LL_ADC_GetOffsetChannel>
 8003f60:	4603      	mov	r3, r0
 8003f62:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f66:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8003f6a:	fa93 f3a3 	rbit	r3, r3
 8003f6e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003f72:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003f76:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8003f7a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d101      	bne.n	8003f86 <HAL_ADC_ConfigChannel+0x1b6>
  {
    return 32U;
 8003f82:	2320      	movs	r3, #32
 8003f84:	e004      	b.n	8003f90 <HAL_ADC_ConfigChannel+0x1c0>
  }
  return __builtin_clz(value);
 8003f86:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8003f8a:	fab3 f383 	clz	r3, r3
 8003f8e:	b2db      	uxtb	r3, r3
 8003f90:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003f92:	683b      	ldr	r3, [r7, #0]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d105      	bne.n	8003faa <HAL_ADC_ConfigChannel+0x1da>
 8003f9e:	683b      	ldr	r3, [r7, #0]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	0e9b      	lsrs	r3, r3, #26
 8003fa4:	f003 031f 	and.w	r3, r3, #31
 8003fa8:	e018      	b.n	8003fdc <HAL_ADC_ConfigChannel+0x20c>
 8003faa:	683b      	ldr	r3, [r7, #0]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003fb2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003fb6:	fa93 f3a3 	rbit	r3, r3
 8003fba:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 8003fbe:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003fc2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 8003fc6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d101      	bne.n	8003fd2 <HAL_ADC_ConfigChannel+0x202>
    return 32U;
 8003fce:	2320      	movs	r3, #32
 8003fd0:	e004      	b.n	8003fdc <HAL_ADC_ConfigChannel+0x20c>
  return __builtin_clz(value);
 8003fd2:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003fd6:	fab3 f383 	clz	r3, r3
 8003fda:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003fdc:	429a      	cmp	r2, r3
 8003fde:	d106      	bne.n	8003fee <HAL_ADC_ConfigChannel+0x21e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	2200      	movs	r2, #0
 8003fe6:	2100      	movs	r1, #0
 8003fe8:	4618      	mov	r0, r3
 8003fea:	f7ff fb3f 	bl	800366c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	2101      	movs	r1, #1
 8003ff4:	4618      	mov	r0, r3
 8003ff6:	f7ff fb23 	bl	8003640 <LL_ADC_GetOffsetChannel>
 8003ffa:	4603      	mov	r3, r0
 8003ffc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004000:	2b00      	cmp	r3, #0
 8004002:	d10a      	bne.n	800401a <HAL_ADC_ConfigChannel+0x24a>
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	2101      	movs	r1, #1
 800400a:	4618      	mov	r0, r3
 800400c:	f7ff fb18 	bl	8003640 <LL_ADC_GetOffsetChannel>
 8004010:	4603      	mov	r3, r0
 8004012:	0e9b      	lsrs	r3, r3, #26
 8004014:	f003 021f 	and.w	r2, r3, #31
 8004018:	e01e      	b.n	8004058 <HAL_ADC_ConfigChannel+0x288>
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	2101      	movs	r1, #1
 8004020:	4618      	mov	r0, r3
 8004022:	f7ff fb0d 	bl	8003640 <LL_ADC_GetOffsetChannel>
 8004026:	4603      	mov	r3, r0
 8004028:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800402c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004030:	fa93 f3a3 	rbit	r3, r3
 8004034:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 8004038:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800403c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 8004040:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004044:	2b00      	cmp	r3, #0
 8004046:	d101      	bne.n	800404c <HAL_ADC_ConfigChannel+0x27c>
    return 32U;
 8004048:	2320      	movs	r3, #32
 800404a:	e004      	b.n	8004056 <HAL_ADC_ConfigChannel+0x286>
  return __builtin_clz(value);
 800404c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004050:	fab3 f383 	clz	r3, r3
 8004054:	b2db      	uxtb	r3, r3
 8004056:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004058:	683b      	ldr	r3, [r7, #0]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004060:	2b00      	cmp	r3, #0
 8004062:	d105      	bne.n	8004070 <HAL_ADC_ConfigChannel+0x2a0>
 8004064:	683b      	ldr	r3, [r7, #0]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	0e9b      	lsrs	r3, r3, #26
 800406a:	f003 031f 	and.w	r3, r3, #31
 800406e:	e018      	b.n	80040a2 <HAL_ADC_ConfigChannel+0x2d2>
 8004070:	683b      	ldr	r3, [r7, #0]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004078:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800407c:	fa93 f3a3 	rbit	r3, r3
 8004080:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 8004084:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8004088:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 800408c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004090:	2b00      	cmp	r3, #0
 8004092:	d101      	bne.n	8004098 <HAL_ADC_ConfigChannel+0x2c8>
    return 32U;
 8004094:	2320      	movs	r3, #32
 8004096:	e004      	b.n	80040a2 <HAL_ADC_ConfigChannel+0x2d2>
  return __builtin_clz(value);
 8004098:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800409c:	fab3 f383 	clz	r3, r3
 80040a0:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80040a2:	429a      	cmp	r2, r3
 80040a4:	d106      	bne.n	80040b4 <HAL_ADC_ConfigChannel+0x2e4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	2200      	movs	r2, #0
 80040ac:	2101      	movs	r1, #1
 80040ae:	4618      	mov	r0, r3
 80040b0:	f7ff fadc 	bl	800366c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	2102      	movs	r1, #2
 80040ba:	4618      	mov	r0, r3
 80040bc:	f7ff fac0 	bl	8003640 <LL_ADC_GetOffsetChannel>
 80040c0:	4603      	mov	r3, r0
 80040c2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d10a      	bne.n	80040e0 <HAL_ADC_ConfigChannel+0x310>
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	2102      	movs	r1, #2
 80040d0:	4618      	mov	r0, r3
 80040d2:	f7ff fab5 	bl	8003640 <LL_ADC_GetOffsetChannel>
 80040d6:	4603      	mov	r3, r0
 80040d8:	0e9b      	lsrs	r3, r3, #26
 80040da:	f003 021f 	and.w	r2, r3, #31
 80040de:	e01e      	b.n	800411e <HAL_ADC_ConfigChannel+0x34e>
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	2102      	movs	r1, #2
 80040e6:	4618      	mov	r0, r3
 80040e8:	f7ff faaa 	bl	8003640 <LL_ADC_GetOffsetChannel>
 80040ec:	4603      	mov	r3, r0
 80040ee:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040f2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80040f6:	fa93 f3a3 	rbit	r3, r3
 80040fa:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 80040fe:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004102:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 8004106:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800410a:	2b00      	cmp	r3, #0
 800410c:	d101      	bne.n	8004112 <HAL_ADC_ConfigChannel+0x342>
    return 32U;
 800410e:	2320      	movs	r3, #32
 8004110:	e004      	b.n	800411c <HAL_ADC_ConfigChannel+0x34c>
  return __builtin_clz(value);
 8004112:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004116:	fab3 f383 	clz	r3, r3
 800411a:	b2db      	uxtb	r3, r3
 800411c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800411e:	683b      	ldr	r3, [r7, #0]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004126:	2b00      	cmp	r3, #0
 8004128:	d105      	bne.n	8004136 <HAL_ADC_ConfigChannel+0x366>
 800412a:	683b      	ldr	r3, [r7, #0]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	0e9b      	lsrs	r3, r3, #26
 8004130:	f003 031f 	and.w	r3, r3, #31
 8004134:	e014      	b.n	8004160 <HAL_ADC_ConfigChannel+0x390>
 8004136:	683b      	ldr	r3, [r7, #0]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800413c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800413e:	fa93 f3a3 	rbit	r3, r3
 8004142:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 8004144:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004146:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 800414a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800414e:	2b00      	cmp	r3, #0
 8004150:	d101      	bne.n	8004156 <HAL_ADC_ConfigChannel+0x386>
    return 32U;
 8004152:	2320      	movs	r3, #32
 8004154:	e004      	b.n	8004160 <HAL_ADC_ConfigChannel+0x390>
  return __builtin_clz(value);
 8004156:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800415a:	fab3 f383 	clz	r3, r3
 800415e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004160:	429a      	cmp	r2, r3
 8004162:	d106      	bne.n	8004172 <HAL_ADC_ConfigChannel+0x3a2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	2200      	movs	r2, #0
 800416a:	2102      	movs	r1, #2
 800416c:	4618      	mov	r0, r3
 800416e:	f7ff fa7d 	bl	800366c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	2103      	movs	r1, #3
 8004178:	4618      	mov	r0, r3
 800417a:	f7ff fa61 	bl	8003640 <LL_ADC_GetOffsetChannel>
 800417e:	4603      	mov	r3, r0
 8004180:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004184:	2b00      	cmp	r3, #0
 8004186:	d10a      	bne.n	800419e <HAL_ADC_ConfigChannel+0x3ce>
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	2103      	movs	r1, #3
 800418e:	4618      	mov	r0, r3
 8004190:	f7ff fa56 	bl	8003640 <LL_ADC_GetOffsetChannel>
 8004194:	4603      	mov	r3, r0
 8004196:	0e9b      	lsrs	r3, r3, #26
 8004198:	f003 021f 	and.w	r2, r3, #31
 800419c:	e017      	b.n	80041ce <HAL_ADC_ConfigChannel+0x3fe>
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	2103      	movs	r1, #3
 80041a4:	4618      	mov	r0, r3
 80041a6:	f7ff fa4b 	bl	8003640 <LL_ADC_GetOffsetChannel>
 80041aa:	4603      	mov	r3, r0
 80041ac:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041ae:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80041b0:	fa93 f3a3 	rbit	r3, r3
 80041b4:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 80041b6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80041b8:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 80041ba:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d101      	bne.n	80041c4 <HAL_ADC_ConfigChannel+0x3f4>
    return 32U;
 80041c0:	2320      	movs	r3, #32
 80041c2:	e003      	b.n	80041cc <HAL_ADC_ConfigChannel+0x3fc>
  return __builtin_clz(value);
 80041c4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80041c6:	fab3 f383 	clz	r3, r3
 80041ca:	b2db      	uxtb	r3, r3
 80041cc:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80041ce:	683b      	ldr	r3, [r7, #0]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d105      	bne.n	80041e6 <HAL_ADC_ConfigChannel+0x416>
 80041da:	683b      	ldr	r3, [r7, #0]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	0e9b      	lsrs	r3, r3, #26
 80041e0:	f003 031f 	and.w	r3, r3, #31
 80041e4:	e011      	b.n	800420a <HAL_ADC_ConfigChannel+0x43a>
 80041e6:	683b      	ldr	r3, [r7, #0]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041ec:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80041ee:	fa93 f3a3 	rbit	r3, r3
 80041f2:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 80041f4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80041f6:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 80041f8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d101      	bne.n	8004202 <HAL_ADC_ConfigChannel+0x432>
    return 32U;
 80041fe:	2320      	movs	r3, #32
 8004200:	e003      	b.n	800420a <HAL_ADC_ConfigChannel+0x43a>
  return __builtin_clz(value);
 8004202:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004204:	fab3 f383 	clz	r3, r3
 8004208:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800420a:	429a      	cmp	r2, r3
 800420c:	d106      	bne.n	800421c <HAL_ADC_ConfigChannel+0x44c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	2200      	movs	r2, #0
 8004214:	2103      	movs	r1, #3
 8004216:	4618      	mov	r0, r3
 8004218:	f7ff fa28 	bl	800366c <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	4618      	mov	r0, r3
 8004222:	f7ff fb41 	bl	80038a8 <LL_ADC_IsEnabled>
 8004226:	4603      	mov	r3, r0
 8004228:	2b00      	cmp	r3, #0
 800422a:	f040 813f 	bne.w	80044ac <HAL_ADC_ConfigChannel+0x6dc>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	6818      	ldr	r0, [r3, #0]
 8004232:	683b      	ldr	r3, [r7, #0]
 8004234:	6819      	ldr	r1, [r3, #0]
 8004236:	683b      	ldr	r3, [r7, #0]
 8004238:	68db      	ldr	r3, [r3, #12]
 800423a:	461a      	mov	r2, r3
 800423c:	f7ff faae 	bl	800379c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8004240:	683b      	ldr	r3, [r7, #0]
 8004242:	68db      	ldr	r3, [r3, #12]
 8004244:	4a8e      	ldr	r2, [pc, #568]	@ (8004480 <HAL_ADC_ConfigChannel+0x6b0>)
 8004246:	4293      	cmp	r3, r2
 8004248:	f040 8130 	bne.w	80044ac <HAL_ADC_ConfigChannel+0x6dc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004250:	683b      	ldr	r3, [r7, #0]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004258:	2b00      	cmp	r3, #0
 800425a:	d10b      	bne.n	8004274 <HAL_ADC_ConfigChannel+0x4a4>
 800425c:	683b      	ldr	r3, [r7, #0]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	0e9b      	lsrs	r3, r3, #26
 8004262:	3301      	adds	r3, #1
 8004264:	f003 031f 	and.w	r3, r3, #31
 8004268:	2b09      	cmp	r3, #9
 800426a:	bf94      	ite	ls
 800426c:	2301      	movls	r3, #1
 800426e:	2300      	movhi	r3, #0
 8004270:	b2db      	uxtb	r3, r3
 8004272:	e019      	b.n	80042a8 <HAL_ADC_ConfigChannel+0x4d8>
 8004274:	683b      	ldr	r3, [r7, #0]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800427a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800427c:	fa93 f3a3 	rbit	r3, r3
 8004280:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 8004282:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004284:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 8004286:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004288:	2b00      	cmp	r3, #0
 800428a:	d101      	bne.n	8004290 <HAL_ADC_ConfigChannel+0x4c0>
    return 32U;
 800428c:	2320      	movs	r3, #32
 800428e:	e003      	b.n	8004298 <HAL_ADC_ConfigChannel+0x4c8>
  return __builtin_clz(value);
 8004290:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004292:	fab3 f383 	clz	r3, r3
 8004296:	b2db      	uxtb	r3, r3
 8004298:	3301      	adds	r3, #1
 800429a:	f003 031f 	and.w	r3, r3, #31
 800429e:	2b09      	cmp	r3, #9
 80042a0:	bf94      	ite	ls
 80042a2:	2301      	movls	r3, #1
 80042a4:	2300      	movhi	r3, #0
 80042a6:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d079      	beq.n	80043a0 <HAL_ADC_ConfigChannel+0x5d0>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80042ac:	683b      	ldr	r3, [r7, #0]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d107      	bne.n	80042c8 <HAL_ADC_ConfigChannel+0x4f8>
 80042b8:	683b      	ldr	r3, [r7, #0]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	0e9b      	lsrs	r3, r3, #26
 80042be:	3301      	adds	r3, #1
 80042c0:	069b      	lsls	r3, r3, #26
 80042c2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80042c6:	e015      	b.n	80042f4 <HAL_ADC_ConfigChannel+0x524>
 80042c8:	683b      	ldr	r3, [r7, #0]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042ce:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80042d0:	fa93 f3a3 	rbit	r3, r3
 80042d4:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 80042d6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80042d8:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 80042da:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d101      	bne.n	80042e4 <HAL_ADC_ConfigChannel+0x514>
    return 32U;
 80042e0:	2320      	movs	r3, #32
 80042e2:	e003      	b.n	80042ec <HAL_ADC_ConfigChannel+0x51c>
  return __builtin_clz(value);
 80042e4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80042e6:	fab3 f383 	clz	r3, r3
 80042ea:	b2db      	uxtb	r3, r3
 80042ec:	3301      	adds	r3, #1
 80042ee:	069b      	lsls	r3, r3, #26
 80042f0:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80042f4:	683b      	ldr	r3, [r7, #0]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d109      	bne.n	8004314 <HAL_ADC_ConfigChannel+0x544>
 8004300:	683b      	ldr	r3, [r7, #0]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	0e9b      	lsrs	r3, r3, #26
 8004306:	3301      	adds	r3, #1
 8004308:	f003 031f 	and.w	r3, r3, #31
 800430c:	2101      	movs	r1, #1
 800430e:	fa01 f303 	lsl.w	r3, r1, r3
 8004312:	e017      	b.n	8004344 <HAL_ADC_ConfigChannel+0x574>
 8004314:	683b      	ldr	r3, [r7, #0]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800431a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800431c:	fa93 f3a3 	rbit	r3, r3
 8004320:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 8004322:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004324:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 8004326:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004328:	2b00      	cmp	r3, #0
 800432a:	d101      	bne.n	8004330 <HAL_ADC_ConfigChannel+0x560>
    return 32U;
 800432c:	2320      	movs	r3, #32
 800432e:	e003      	b.n	8004338 <HAL_ADC_ConfigChannel+0x568>
  return __builtin_clz(value);
 8004330:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004332:	fab3 f383 	clz	r3, r3
 8004336:	b2db      	uxtb	r3, r3
 8004338:	3301      	adds	r3, #1
 800433a:	f003 031f 	and.w	r3, r3, #31
 800433e:	2101      	movs	r1, #1
 8004340:	fa01 f303 	lsl.w	r3, r1, r3
 8004344:	ea42 0103 	orr.w	r1, r2, r3
 8004348:	683b      	ldr	r3, [r7, #0]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004350:	2b00      	cmp	r3, #0
 8004352:	d10a      	bne.n	800436a <HAL_ADC_ConfigChannel+0x59a>
 8004354:	683b      	ldr	r3, [r7, #0]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	0e9b      	lsrs	r3, r3, #26
 800435a:	3301      	adds	r3, #1
 800435c:	f003 021f 	and.w	r2, r3, #31
 8004360:	4613      	mov	r3, r2
 8004362:	005b      	lsls	r3, r3, #1
 8004364:	4413      	add	r3, r2
 8004366:	051b      	lsls	r3, r3, #20
 8004368:	e018      	b.n	800439c <HAL_ADC_ConfigChannel+0x5cc>
 800436a:	683b      	ldr	r3, [r7, #0]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004370:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004372:	fa93 f3a3 	rbit	r3, r3
 8004376:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 8004378:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800437a:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 800437c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800437e:	2b00      	cmp	r3, #0
 8004380:	d101      	bne.n	8004386 <HAL_ADC_ConfigChannel+0x5b6>
    return 32U;
 8004382:	2320      	movs	r3, #32
 8004384:	e003      	b.n	800438e <HAL_ADC_ConfigChannel+0x5be>
  return __builtin_clz(value);
 8004386:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004388:	fab3 f383 	clz	r3, r3
 800438c:	b2db      	uxtb	r3, r3
 800438e:	3301      	adds	r3, #1
 8004390:	f003 021f 	and.w	r2, r3, #31
 8004394:	4613      	mov	r3, r2
 8004396:	005b      	lsls	r3, r3, #1
 8004398:	4413      	add	r3, r2
 800439a:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800439c:	430b      	orrs	r3, r1
 800439e:	e080      	b.n	80044a2 <HAL_ADC_ConfigChannel+0x6d2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80043a0:	683b      	ldr	r3, [r7, #0]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d107      	bne.n	80043bc <HAL_ADC_ConfigChannel+0x5ec>
 80043ac:	683b      	ldr	r3, [r7, #0]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	0e9b      	lsrs	r3, r3, #26
 80043b2:	3301      	adds	r3, #1
 80043b4:	069b      	lsls	r3, r3, #26
 80043b6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80043ba:	e015      	b.n	80043e8 <HAL_ADC_ConfigChannel+0x618>
 80043bc:	683b      	ldr	r3, [r7, #0]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80043c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80043c4:	fa93 f3a3 	rbit	r3, r3
 80043c8:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 80043ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 80043ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d101      	bne.n	80043d8 <HAL_ADC_ConfigChannel+0x608>
    return 32U;
 80043d4:	2320      	movs	r3, #32
 80043d6:	e003      	b.n	80043e0 <HAL_ADC_ConfigChannel+0x610>
  return __builtin_clz(value);
 80043d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80043da:	fab3 f383 	clz	r3, r3
 80043de:	b2db      	uxtb	r3, r3
 80043e0:	3301      	adds	r3, #1
 80043e2:	069b      	lsls	r3, r3, #26
 80043e4:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80043e8:	683b      	ldr	r3, [r7, #0]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d109      	bne.n	8004408 <HAL_ADC_ConfigChannel+0x638>
 80043f4:	683b      	ldr	r3, [r7, #0]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	0e9b      	lsrs	r3, r3, #26
 80043fa:	3301      	adds	r3, #1
 80043fc:	f003 031f 	and.w	r3, r3, #31
 8004400:	2101      	movs	r1, #1
 8004402:	fa01 f303 	lsl.w	r3, r1, r3
 8004406:	e017      	b.n	8004438 <HAL_ADC_ConfigChannel+0x668>
 8004408:	683b      	ldr	r3, [r7, #0]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800440e:	69fb      	ldr	r3, [r7, #28]
 8004410:	fa93 f3a3 	rbit	r3, r3
 8004414:	61bb      	str	r3, [r7, #24]
  return result;
 8004416:	69bb      	ldr	r3, [r7, #24]
 8004418:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 800441a:	6a3b      	ldr	r3, [r7, #32]
 800441c:	2b00      	cmp	r3, #0
 800441e:	d101      	bne.n	8004424 <HAL_ADC_ConfigChannel+0x654>
    return 32U;
 8004420:	2320      	movs	r3, #32
 8004422:	e003      	b.n	800442c <HAL_ADC_ConfigChannel+0x65c>
  return __builtin_clz(value);
 8004424:	6a3b      	ldr	r3, [r7, #32]
 8004426:	fab3 f383 	clz	r3, r3
 800442a:	b2db      	uxtb	r3, r3
 800442c:	3301      	adds	r3, #1
 800442e:	f003 031f 	and.w	r3, r3, #31
 8004432:	2101      	movs	r1, #1
 8004434:	fa01 f303 	lsl.w	r3, r1, r3
 8004438:	ea42 0103 	orr.w	r1, r2, r3
 800443c:	683b      	ldr	r3, [r7, #0]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004444:	2b00      	cmp	r3, #0
 8004446:	d10d      	bne.n	8004464 <HAL_ADC_ConfigChannel+0x694>
 8004448:	683b      	ldr	r3, [r7, #0]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	0e9b      	lsrs	r3, r3, #26
 800444e:	3301      	adds	r3, #1
 8004450:	f003 021f 	and.w	r2, r3, #31
 8004454:	4613      	mov	r3, r2
 8004456:	005b      	lsls	r3, r3, #1
 8004458:	4413      	add	r3, r2
 800445a:	3b1e      	subs	r3, #30
 800445c:	051b      	lsls	r3, r3, #20
 800445e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8004462:	e01d      	b.n	80044a0 <HAL_ADC_ConfigChannel+0x6d0>
 8004464:	683b      	ldr	r3, [r7, #0]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800446a:	693b      	ldr	r3, [r7, #16]
 800446c:	fa93 f3a3 	rbit	r3, r3
 8004470:	60fb      	str	r3, [r7, #12]
  return result;
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8004476:	697b      	ldr	r3, [r7, #20]
 8004478:	2b00      	cmp	r3, #0
 800447a:	d103      	bne.n	8004484 <HAL_ADC_ConfigChannel+0x6b4>
    return 32U;
 800447c:	2320      	movs	r3, #32
 800447e:	e005      	b.n	800448c <HAL_ADC_ConfigChannel+0x6bc>
 8004480:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8004484:	697b      	ldr	r3, [r7, #20]
 8004486:	fab3 f383 	clz	r3, r3
 800448a:	b2db      	uxtb	r3, r3
 800448c:	3301      	adds	r3, #1
 800448e:	f003 021f 	and.w	r2, r3, #31
 8004492:	4613      	mov	r3, r2
 8004494:	005b      	lsls	r3, r3, #1
 8004496:	4413      	add	r3, r2
 8004498:	3b1e      	subs	r3, #30
 800449a:	051b      	lsls	r3, r3, #20
 800449c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80044a0:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 80044a2:	683a      	ldr	r2, [r7, #0]
 80044a4:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80044a6:	4619      	mov	r1, r3
 80044a8:	f7ff f94d 	bl	8003746 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80044ac:	683b      	ldr	r3, [r7, #0]
 80044ae:	681a      	ldr	r2, [r3, #0]
 80044b0:	4b3d      	ldr	r3, [pc, #244]	@ (80045a8 <HAL_ADC_ConfigChannel+0x7d8>)
 80044b2:	4013      	ands	r3, r2
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d06c      	beq.n	8004592 <HAL_ADC_ConfigChannel+0x7c2>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80044b8:	483c      	ldr	r0, [pc, #240]	@ (80045ac <HAL_ADC_ConfigChannel+0x7dc>)
 80044ba:	f7ff f88f 	bl	80035dc <LL_ADC_GetCommonPathInternalCh>
 80044be:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80044c2:	683b      	ldr	r3, [r7, #0]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	4a3a      	ldr	r2, [pc, #232]	@ (80045b0 <HAL_ADC_ConfigChannel+0x7e0>)
 80044c8:	4293      	cmp	r3, r2
 80044ca:	d127      	bne.n	800451c <HAL_ADC_ConfigChannel+0x74c>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80044cc:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80044d0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d121      	bne.n	800451c <HAL_ADC_ConfigChannel+0x74c>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	4a35      	ldr	r2, [pc, #212]	@ (80045b4 <HAL_ADC_ConfigChannel+0x7e4>)
 80044de:	4293      	cmp	r3, r2
 80044e0:	d157      	bne.n	8004592 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80044e2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80044e6:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80044ea:	4619      	mov	r1, r3
 80044ec:	482f      	ldr	r0, [pc, #188]	@ (80045ac <HAL_ADC_ConfigChannel+0x7dc>)
 80044ee:	f7ff f862 	bl	80035b6 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80044f2:	4b31      	ldr	r3, [pc, #196]	@ (80045b8 <HAL_ADC_ConfigChannel+0x7e8>)
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	099b      	lsrs	r3, r3, #6
 80044f8:	4a30      	ldr	r2, [pc, #192]	@ (80045bc <HAL_ADC_ConfigChannel+0x7ec>)
 80044fa:	fba2 2303 	umull	r2, r3, r2, r3
 80044fe:	099b      	lsrs	r3, r3, #6
 8004500:	1c5a      	adds	r2, r3, #1
 8004502:	4613      	mov	r3, r2
 8004504:	005b      	lsls	r3, r3, #1
 8004506:	4413      	add	r3, r2
 8004508:	009b      	lsls	r3, r3, #2
 800450a:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 800450c:	e002      	b.n	8004514 <HAL_ADC_ConfigChannel+0x744>
          {
            wait_loop_index--;
 800450e:	68bb      	ldr	r3, [r7, #8]
 8004510:	3b01      	subs	r3, #1
 8004512:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8004514:	68bb      	ldr	r3, [r7, #8]
 8004516:	2b00      	cmp	r3, #0
 8004518:	d1f9      	bne.n	800450e <HAL_ADC_ConfigChannel+0x73e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800451a:	e03a      	b.n	8004592 <HAL_ADC_ConfigChannel+0x7c2>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 800451c:	683b      	ldr	r3, [r7, #0]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	4a27      	ldr	r2, [pc, #156]	@ (80045c0 <HAL_ADC_ConfigChannel+0x7f0>)
 8004522:	4293      	cmp	r3, r2
 8004524:	d113      	bne.n	800454e <HAL_ADC_ConfigChannel+0x77e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8004526:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800452a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800452e:	2b00      	cmp	r3, #0
 8004530:	d10d      	bne.n	800454e <HAL_ADC_ConfigChannel+0x77e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	4a1f      	ldr	r2, [pc, #124]	@ (80045b4 <HAL_ADC_ConfigChannel+0x7e4>)
 8004538:	4293      	cmp	r3, r2
 800453a:	d12a      	bne.n	8004592 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800453c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004540:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004544:	4619      	mov	r1, r3
 8004546:	4819      	ldr	r0, [pc, #100]	@ (80045ac <HAL_ADC_ConfigChannel+0x7dc>)
 8004548:	f7ff f835 	bl	80035b6 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800454c:	e021      	b.n	8004592 <HAL_ADC_ConfigChannel+0x7c2>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 800454e:	683b      	ldr	r3, [r7, #0]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	4a1c      	ldr	r2, [pc, #112]	@ (80045c4 <HAL_ADC_ConfigChannel+0x7f4>)
 8004554:	4293      	cmp	r3, r2
 8004556:	d11c      	bne.n	8004592 <HAL_ADC_ConfigChannel+0x7c2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8004558:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800455c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004560:	2b00      	cmp	r3, #0
 8004562:	d116      	bne.n	8004592 <HAL_ADC_ConfigChannel+0x7c2>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	4a12      	ldr	r2, [pc, #72]	@ (80045b4 <HAL_ADC_ConfigChannel+0x7e4>)
 800456a:	4293      	cmp	r3, r2
 800456c:	d111      	bne.n	8004592 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800456e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004572:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004576:	4619      	mov	r1, r3
 8004578:	480c      	ldr	r0, [pc, #48]	@ (80045ac <HAL_ADC_ConfigChannel+0x7dc>)
 800457a:	f7ff f81c 	bl	80035b6 <LL_ADC_SetCommonPathInternalCh>
 800457e:	e008      	b.n	8004592 <HAL_ADC_ConfigChannel+0x7c2>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004584:	f043 0220 	orr.w	r2, r3, #32
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 800458c:	2301      	movs	r3, #1
 800458e:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	2200      	movs	r2, #0
 8004596:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 800459a:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 800459e:	4618      	mov	r0, r3
 80045a0:	37d8      	adds	r7, #216	@ 0xd8
 80045a2:	46bd      	mov	sp, r7
 80045a4:	bd80      	pop	{r7, pc}
 80045a6:	bf00      	nop
 80045a8:	80080000 	.word	0x80080000
 80045ac:	50040300 	.word	0x50040300
 80045b0:	c7520000 	.word	0xc7520000
 80045b4:	50040000 	.word	0x50040000
 80045b8:	20040088 	.word	0x20040088
 80045bc:	053e2d63 	.word	0x053e2d63
 80045c0:	cb840000 	.word	0xcb840000
 80045c4:	80000001 	.word	0x80000001

080045c8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80045c8:	b580      	push	{r7, lr}
 80045ca:	b084      	sub	sp, #16
 80045cc:	af00      	add	r7, sp, #0
 80045ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80045d0:	2300      	movs	r3, #0
 80045d2:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	4618      	mov	r0, r3
 80045da:	f7ff f965 	bl	80038a8 <LL_ADC_IsEnabled>
 80045de:	4603      	mov	r3, r0
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d169      	bne.n	80046b8 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	689a      	ldr	r2, [r3, #8]
 80045ea:	4b36      	ldr	r3, [pc, #216]	@ (80046c4 <ADC_Enable+0xfc>)
 80045ec:	4013      	ands	r3, r2
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d00d      	beq.n	800460e <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80045f6:	f043 0210 	orr.w	r2, r3, #16
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004602:	f043 0201 	orr.w	r2, r3, #1
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 800460a:	2301      	movs	r3, #1
 800460c:	e055      	b.n	80046ba <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	4618      	mov	r0, r3
 8004614:	f7ff f934 	bl	8003880 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8004618:	482b      	ldr	r0, [pc, #172]	@ (80046c8 <ADC_Enable+0x100>)
 800461a:	f7fe ffdf 	bl	80035dc <LL_ADC_GetCommonPathInternalCh>
 800461e:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8004620:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8004624:	2b00      	cmp	r3, #0
 8004626:	d013      	beq.n	8004650 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004628:	4b28      	ldr	r3, [pc, #160]	@ (80046cc <ADC_Enable+0x104>)
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	099b      	lsrs	r3, r3, #6
 800462e:	4a28      	ldr	r2, [pc, #160]	@ (80046d0 <ADC_Enable+0x108>)
 8004630:	fba2 2303 	umull	r2, r3, r2, r3
 8004634:	099b      	lsrs	r3, r3, #6
 8004636:	1c5a      	adds	r2, r3, #1
 8004638:	4613      	mov	r3, r2
 800463a:	005b      	lsls	r3, r3, #1
 800463c:	4413      	add	r3, r2
 800463e:	009b      	lsls	r3, r3, #2
 8004640:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8004642:	e002      	b.n	800464a <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8004644:	68bb      	ldr	r3, [r7, #8]
 8004646:	3b01      	subs	r3, #1
 8004648:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800464a:	68bb      	ldr	r3, [r7, #8]
 800464c:	2b00      	cmp	r3, #0
 800464e:	d1f9      	bne.n	8004644 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8004650:	f7fe ff6e 	bl	8003530 <HAL_GetTick>
 8004654:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004656:	e028      	b.n	80046aa <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	4618      	mov	r0, r3
 800465e:	f7ff f923 	bl	80038a8 <LL_ADC_IsEnabled>
 8004662:	4603      	mov	r3, r0
 8004664:	2b00      	cmp	r3, #0
 8004666:	d104      	bne.n	8004672 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	4618      	mov	r0, r3
 800466e:	f7ff f907 	bl	8003880 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8004672:	f7fe ff5d 	bl	8003530 <HAL_GetTick>
 8004676:	4602      	mov	r2, r0
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	1ad3      	subs	r3, r2, r3
 800467c:	2b02      	cmp	r3, #2
 800467e:	d914      	bls.n	80046aa <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	f003 0301 	and.w	r3, r3, #1
 800468a:	2b01      	cmp	r3, #1
 800468c:	d00d      	beq.n	80046aa <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004692:	f043 0210 	orr.w	r2, r3, #16
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800469e:	f043 0201 	orr.w	r2, r3, #1
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 80046a6:	2301      	movs	r3, #1
 80046a8:	e007      	b.n	80046ba <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	f003 0301 	and.w	r3, r3, #1
 80046b4:	2b01      	cmp	r3, #1
 80046b6:	d1cf      	bne.n	8004658 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80046b8:	2300      	movs	r3, #0
}
 80046ba:	4618      	mov	r0, r3
 80046bc:	3710      	adds	r7, #16
 80046be:	46bd      	mov	sp, r7
 80046c0:	bd80      	pop	{r7, pc}
 80046c2:	bf00      	nop
 80046c4:	8000003f 	.word	0x8000003f
 80046c8:	50040300 	.word	0x50040300
 80046cc:	20040088 	.word	0x20040088
 80046d0:	053e2d63 	.word	0x053e2d63

080046d4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80046d4:	b480      	push	{r7}
 80046d6:	b085      	sub	sp, #20
 80046d8:	af00      	add	r7, sp, #0
 80046da:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	f003 0307 	and.w	r3, r3, #7
 80046e2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80046e4:	4b0c      	ldr	r3, [pc, #48]	@ (8004718 <__NVIC_SetPriorityGrouping+0x44>)
 80046e6:	68db      	ldr	r3, [r3, #12]
 80046e8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80046ea:	68ba      	ldr	r2, [r7, #8]
 80046ec:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80046f0:	4013      	ands	r3, r2
 80046f2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80046f8:	68bb      	ldr	r3, [r7, #8]
 80046fa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80046fc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004700:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004704:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004706:	4a04      	ldr	r2, [pc, #16]	@ (8004718 <__NVIC_SetPriorityGrouping+0x44>)
 8004708:	68bb      	ldr	r3, [r7, #8]
 800470a:	60d3      	str	r3, [r2, #12]
}
 800470c:	bf00      	nop
 800470e:	3714      	adds	r7, #20
 8004710:	46bd      	mov	sp, r7
 8004712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004716:	4770      	bx	lr
 8004718:	e000ed00 	.word	0xe000ed00

0800471c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800471c:	b480      	push	{r7}
 800471e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004720:	4b04      	ldr	r3, [pc, #16]	@ (8004734 <__NVIC_GetPriorityGrouping+0x18>)
 8004722:	68db      	ldr	r3, [r3, #12]
 8004724:	0a1b      	lsrs	r3, r3, #8
 8004726:	f003 0307 	and.w	r3, r3, #7
}
 800472a:	4618      	mov	r0, r3
 800472c:	46bd      	mov	sp, r7
 800472e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004732:	4770      	bx	lr
 8004734:	e000ed00 	.word	0xe000ed00

08004738 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004738:	b480      	push	{r7}
 800473a:	b083      	sub	sp, #12
 800473c:	af00      	add	r7, sp, #0
 800473e:	4603      	mov	r3, r0
 8004740:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004742:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004746:	2b00      	cmp	r3, #0
 8004748:	db0b      	blt.n	8004762 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800474a:	79fb      	ldrb	r3, [r7, #7]
 800474c:	f003 021f 	and.w	r2, r3, #31
 8004750:	4907      	ldr	r1, [pc, #28]	@ (8004770 <__NVIC_EnableIRQ+0x38>)
 8004752:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004756:	095b      	lsrs	r3, r3, #5
 8004758:	2001      	movs	r0, #1
 800475a:	fa00 f202 	lsl.w	r2, r0, r2
 800475e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004762:	bf00      	nop
 8004764:	370c      	adds	r7, #12
 8004766:	46bd      	mov	sp, r7
 8004768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800476c:	4770      	bx	lr
 800476e:	bf00      	nop
 8004770:	e000e100 	.word	0xe000e100

08004774 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004774:	b480      	push	{r7}
 8004776:	b083      	sub	sp, #12
 8004778:	af00      	add	r7, sp, #0
 800477a:	4603      	mov	r3, r0
 800477c:	6039      	str	r1, [r7, #0]
 800477e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004780:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004784:	2b00      	cmp	r3, #0
 8004786:	db0a      	blt.n	800479e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004788:	683b      	ldr	r3, [r7, #0]
 800478a:	b2da      	uxtb	r2, r3
 800478c:	490c      	ldr	r1, [pc, #48]	@ (80047c0 <__NVIC_SetPriority+0x4c>)
 800478e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004792:	0112      	lsls	r2, r2, #4
 8004794:	b2d2      	uxtb	r2, r2
 8004796:	440b      	add	r3, r1
 8004798:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800479c:	e00a      	b.n	80047b4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800479e:	683b      	ldr	r3, [r7, #0]
 80047a0:	b2da      	uxtb	r2, r3
 80047a2:	4908      	ldr	r1, [pc, #32]	@ (80047c4 <__NVIC_SetPriority+0x50>)
 80047a4:	79fb      	ldrb	r3, [r7, #7]
 80047a6:	f003 030f 	and.w	r3, r3, #15
 80047aa:	3b04      	subs	r3, #4
 80047ac:	0112      	lsls	r2, r2, #4
 80047ae:	b2d2      	uxtb	r2, r2
 80047b0:	440b      	add	r3, r1
 80047b2:	761a      	strb	r2, [r3, #24]
}
 80047b4:	bf00      	nop
 80047b6:	370c      	adds	r7, #12
 80047b8:	46bd      	mov	sp, r7
 80047ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047be:	4770      	bx	lr
 80047c0:	e000e100 	.word	0xe000e100
 80047c4:	e000ed00 	.word	0xe000ed00

080047c8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80047c8:	b480      	push	{r7}
 80047ca:	b089      	sub	sp, #36	@ 0x24
 80047cc:	af00      	add	r7, sp, #0
 80047ce:	60f8      	str	r0, [r7, #12]
 80047d0:	60b9      	str	r1, [r7, #8]
 80047d2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	f003 0307 	and.w	r3, r3, #7
 80047da:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80047dc:	69fb      	ldr	r3, [r7, #28]
 80047de:	f1c3 0307 	rsb	r3, r3, #7
 80047e2:	2b04      	cmp	r3, #4
 80047e4:	bf28      	it	cs
 80047e6:	2304      	movcs	r3, #4
 80047e8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80047ea:	69fb      	ldr	r3, [r7, #28]
 80047ec:	3304      	adds	r3, #4
 80047ee:	2b06      	cmp	r3, #6
 80047f0:	d902      	bls.n	80047f8 <NVIC_EncodePriority+0x30>
 80047f2:	69fb      	ldr	r3, [r7, #28]
 80047f4:	3b03      	subs	r3, #3
 80047f6:	e000      	b.n	80047fa <NVIC_EncodePriority+0x32>
 80047f8:	2300      	movs	r3, #0
 80047fa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80047fc:	f04f 32ff 	mov.w	r2, #4294967295
 8004800:	69bb      	ldr	r3, [r7, #24]
 8004802:	fa02 f303 	lsl.w	r3, r2, r3
 8004806:	43da      	mvns	r2, r3
 8004808:	68bb      	ldr	r3, [r7, #8]
 800480a:	401a      	ands	r2, r3
 800480c:	697b      	ldr	r3, [r7, #20]
 800480e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004810:	f04f 31ff 	mov.w	r1, #4294967295
 8004814:	697b      	ldr	r3, [r7, #20]
 8004816:	fa01 f303 	lsl.w	r3, r1, r3
 800481a:	43d9      	mvns	r1, r3
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004820:	4313      	orrs	r3, r2
         );
}
 8004822:	4618      	mov	r0, r3
 8004824:	3724      	adds	r7, #36	@ 0x24
 8004826:	46bd      	mov	sp, r7
 8004828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800482c:	4770      	bx	lr
	...

08004830 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004830:	b580      	push	{r7, lr}
 8004832:	b082      	sub	sp, #8
 8004834:	af00      	add	r7, sp, #0
 8004836:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	3b01      	subs	r3, #1
 800483c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004840:	d301      	bcc.n	8004846 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004842:	2301      	movs	r3, #1
 8004844:	e00f      	b.n	8004866 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004846:	4a0a      	ldr	r2, [pc, #40]	@ (8004870 <SysTick_Config+0x40>)
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	3b01      	subs	r3, #1
 800484c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800484e:	210f      	movs	r1, #15
 8004850:	f04f 30ff 	mov.w	r0, #4294967295
 8004854:	f7ff ff8e 	bl	8004774 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004858:	4b05      	ldr	r3, [pc, #20]	@ (8004870 <SysTick_Config+0x40>)
 800485a:	2200      	movs	r2, #0
 800485c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800485e:	4b04      	ldr	r3, [pc, #16]	@ (8004870 <SysTick_Config+0x40>)
 8004860:	2207      	movs	r2, #7
 8004862:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004864:	2300      	movs	r3, #0
}
 8004866:	4618      	mov	r0, r3
 8004868:	3708      	adds	r7, #8
 800486a:	46bd      	mov	sp, r7
 800486c:	bd80      	pop	{r7, pc}
 800486e:	bf00      	nop
 8004870:	e000e010 	.word	0xe000e010

08004874 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004874:	b580      	push	{r7, lr}
 8004876:	b082      	sub	sp, #8
 8004878:	af00      	add	r7, sp, #0
 800487a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800487c:	6878      	ldr	r0, [r7, #4]
 800487e:	f7ff ff29 	bl	80046d4 <__NVIC_SetPriorityGrouping>
}
 8004882:	bf00      	nop
 8004884:	3708      	adds	r7, #8
 8004886:	46bd      	mov	sp, r7
 8004888:	bd80      	pop	{r7, pc}

0800488a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800488a:	b580      	push	{r7, lr}
 800488c:	b086      	sub	sp, #24
 800488e:	af00      	add	r7, sp, #0
 8004890:	4603      	mov	r3, r0
 8004892:	60b9      	str	r1, [r7, #8]
 8004894:	607a      	str	r2, [r7, #4]
 8004896:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8004898:	2300      	movs	r3, #0
 800489a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800489c:	f7ff ff3e 	bl	800471c <__NVIC_GetPriorityGrouping>
 80048a0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80048a2:	687a      	ldr	r2, [r7, #4]
 80048a4:	68b9      	ldr	r1, [r7, #8]
 80048a6:	6978      	ldr	r0, [r7, #20]
 80048a8:	f7ff ff8e 	bl	80047c8 <NVIC_EncodePriority>
 80048ac:	4602      	mov	r2, r0
 80048ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80048b2:	4611      	mov	r1, r2
 80048b4:	4618      	mov	r0, r3
 80048b6:	f7ff ff5d 	bl	8004774 <__NVIC_SetPriority>
}
 80048ba:	bf00      	nop
 80048bc:	3718      	adds	r7, #24
 80048be:	46bd      	mov	sp, r7
 80048c0:	bd80      	pop	{r7, pc}

080048c2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80048c2:	b580      	push	{r7, lr}
 80048c4:	b082      	sub	sp, #8
 80048c6:	af00      	add	r7, sp, #0
 80048c8:	4603      	mov	r3, r0
 80048ca:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80048cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80048d0:	4618      	mov	r0, r3
 80048d2:	f7ff ff31 	bl	8004738 <__NVIC_EnableIRQ>
}
 80048d6:	bf00      	nop
 80048d8:	3708      	adds	r7, #8
 80048da:	46bd      	mov	sp, r7
 80048dc:	bd80      	pop	{r7, pc}

080048de <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80048de:	b580      	push	{r7, lr}
 80048e0:	b082      	sub	sp, #8
 80048e2:	af00      	add	r7, sp, #0
 80048e4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80048e6:	6878      	ldr	r0, [r7, #4]
 80048e8:	f7ff ffa2 	bl	8004830 <SysTick_Config>
 80048ec:	4603      	mov	r3, r0
}
 80048ee:	4618      	mov	r0, r3
 80048f0:	3708      	adds	r7, #8
 80048f2:	46bd      	mov	sp, r7
 80048f4:	bd80      	pop	{r7, pc}

080048f6 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80048f6:	b480      	push	{r7}
 80048f8:	b085      	sub	sp, #20
 80048fa:	af00      	add	r7, sp, #0
 80048fc:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80048fe:	2300      	movs	r3, #0
 8004900:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004908:	b2db      	uxtb	r3, r3
 800490a:	2b02      	cmp	r3, #2
 800490c:	d008      	beq.n	8004920 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	2204      	movs	r2, #4
 8004912:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	2200      	movs	r2, #0
 8004918:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800491c:	2301      	movs	r3, #1
 800491e:	e040      	b.n	80049a2 <HAL_DMA_Abort+0xac>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	681a      	ldr	r2, [r3, #0]
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	f022 020e 	bic.w	r2, r2, #14
 800492e:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004934:	681a      	ldr	r2, [r3, #0]
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800493a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800493e:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	681a      	ldr	r2, [r3, #0]
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	f022 0201 	bic.w	r2, r2, #1
 800494e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004954:	f003 021c 	and.w	r2, r3, #28
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800495c:	2101      	movs	r1, #1
 800495e:	fa01 f202 	lsl.w	r2, r1, r2
 8004962:	605a      	str	r2, [r3, #4]

#if defined(DMAMUX1)
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004968:	687a      	ldr	r2, [r7, #4]
 800496a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800496c:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004972:	2b00      	cmp	r3, #0
 8004974:	d00c      	beq.n	8004990 <HAL_DMA_Abort+0x9a>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800497a:	681a      	ldr	r2, [r3, #0]
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004980:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004984:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800498a:	687a      	ldr	r2, [r7, #4]
 800498c:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800498e:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	2201      	movs	r2, #1
 8004994:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	2200      	movs	r2, #0
 800499c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 80049a0:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 80049a2:	4618      	mov	r0, r3
 80049a4:	3714      	adds	r7, #20
 80049a6:	46bd      	mov	sp, r7
 80049a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ac:	4770      	bx	lr

080049ae <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80049ae:	b580      	push	{r7, lr}
 80049b0:	b084      	sub	sp, #16
 80049b2:	af00      	add	r7, sp, #0
 80049b4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80049b6:	2300      	movs	r3, #0
 80049b8:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80049c0:	b2db      	uxtb	r3, r3
 80049c2:	2b02      	cmp	r3, #2
 80049c4:	d005      	beq.n	80049d2 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	2204      	movs	r2, #4
 80049ca:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80049cc:	2301      	movs	r3, #1
 80049ce:	73fb      	strb	r3, [r7, #15]
 80049d0:	e047      	b.n	8004a62 <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	681a      	ldr	r2, [r3, #0]
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	f022 020e 	bic.w	r2, r2, #14
 80049e0:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	681a      	ldr	r2, [r3, #0]
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	f022 0201 	bic.w	r2, r2, #1
 80049f0:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80049f6:	681a      	ldr	r2, [r3, #0]
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80049fc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004a00:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a06:	f003 021c 	and.w	r2, r3, #28
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a0e:	2101      	movs	r1, #1
 8004a10:	fa01 f202 	lsl.w	r2, r1, r2
 8004a14:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004a1a:	687a      	ldr	r2, [r7, #4]
 8004a1c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004a1e:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d00c      	beq.n	8004a42 <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004a2c:	681a      	ldr	r2, [r3, #0]
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004a32:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004a36:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a3c:	687a      	ldr	r2, [r7, #4]
 8004a3e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004a40:	605a      	str	r2, [r3, #4]
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	2201      	movs	r2, #1
 8004a46:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	2200      	movs	r2, #0
 8004a4e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d003      	beq.n	8004a62 <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a5e:	6878      	ldr	r0, [r7, #4]
 8004a60:	4798      	blx	r3
    }
  }
  return status;
 8004a62:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a64:	4618      	mov	r0, r3
 8004a66:	3710      	adds	r7, #16
 8004a68:	46bd      	mov	sp, r7
 8004a6a:	bd80      	pop	{r7, pc}

08004a6c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004a6c:	b480      	push	{r7}
 8004a6e:	b087      	sub	sp, #28
 8004a70:	af00      	add	r7, sp, #0
 8004a72:	6078      	str	r0, [r7, #4]
 8004a74:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004a76:	2300      	movs	r3, #0
 8004a78:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004a7a:	e166      	b.n	8004d4a <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004a7c:	683b      	ldr	r3, [r7, #0]
 8004a7e:	681a      	ldr	r2, [r3, #0]
 8004a80:	2101      	movs	r1, #1
 8004a82:	697b      	ldr	r3, [r7, #20]
 8004a84:	fa01 f303 	lsl.w	r3, r1, r3
 8004a88:	4013      	ands	r3, r2
 8004a8a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	f000 8158 	beq.w	8004d44 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004a94:	683b      	ldr	r3, [r7, #0]
 8004a96:	685b      	ldr	r3, [r3, #4]
 8004a98:	f003 0303 	and.w	r3, r3, #3
 8004a9c:	2b01      	cmp	r3, #1
 8004a9e:	d005      	beq.n	8004aac <HAL_GPIO_Init+0x40>
 8004aa0:	683b      	ldr	r3, [r7, #0]
 8004aa2:	685b      	ldr	r3, [r3, #4]
 8004aa4:	f003 0303 	and.w	r3, r3, #3
 8004aa8:	2b02      	cmp	r3, #2
 8004aaa:	d130      	bne.n	8004b0e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	689b      	ldr	r3, [r3, #8]
 8004ab0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8004ab2:	697b      	ldr	r3, [r7, #20]
 8004ab4:	005b      	lsls	r3, r3, #1
 8004ab6:	2203      	movs	r2, #3
 8004ab8:	fa02 f303 	lsl.w	r3, r2, r3
 8004abc:	43db      	mvns	r3, r3
 8004abe:	693a      	ldr	r2, [r7, #16]
 8004ac0:	4013      	ands	r3, r2
 8004ac2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004ac4:	683b      	ldr	r3, [r7, #0]
 8004ac6:	68da      	ldr	r2, [r3, #12]
 8004ac8:	697b      	ldr	r3, [r7, #20]
 8004aca:	005b      	lsls	r3, r3, #1
 8004acc:	fa02 f303 	lsl.w	r3, r2, r3
 8004ad0:	693a      	ldr	r2, [r7, #16]
 8004ad2:	4313      	orrs	r3, r2
 8004ad4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	693a      	ldr	r2, [r7, #16]
 8004ada:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	685b      	ldr	r3, [r3, #4]
 8004ae0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004ae2:	2201      	movs	r2, #1
 8004ae4:	697b      	ldr	r3, [r7, #20]
 8004ae6:	fa02 f303 	lsl.w	r3, r2, r3
 8004aea:	43db      	mvns	r3, r3
 8004aec:	693a      	ldr	r2, [r7, #16]
 8004aee:	4013      	ands	r3, r2
 8004af0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004af2:	683b      	ldr	r3, [r7, #0]
 8004af4:	685b      	ldr	r3, [r3, #4]
 8004af6:	091b      	lsrs	r3, r3, #4
 8004af8:	f003 0201 	and.w	r2, r3, #1
 8004afc:	697b      	ldr	r3, [r7, #20]
 8004afe:	fa02 f303 	lsl.w	r3, r2, r3
 8004b02:	693a      	ldr	r2, [r7, #16]
 8004b04:	4313      	orrs	r3, r2
 8004b06:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	693a      	ldr	r2, [r7, #16]
 8004b0c:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004b0e:	683b      	ldr	r3, [r7, #0]
 8004b10:	685b      	ldr	r3, [r3, #4]
 8004b12:	f003 0303 	and.w	r3, r3, #3
 8004b16:	2b03      	cmp	r3, #3
 8004b18:	d017      	beq.n	8004b4a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	68db      	ldr	r3, [r3, #12]
 8004b1e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004b20:	697b      	ldr	r3, [r7, #20]
 8004b22:	005b      	lsls	r3, r3, #1
 8004b24:	2203      	movs	r2, #3
 8004b26:	fa02 f303 	lsl.w	r3, r2, r3
 8004b2a:	43db      	mvns	r3, r3
 8004b2c:	693a      	ldr	r2, [r7, #16]
 8004b2e:	4013      	ands	r3, r2
 8004b30:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004b32:	683b      	ldr	r3, [r7, #0]
 8004b34:	689a      	ldr	r2, [r3, #8]
 8004b36:	697b      	ldr	r3, [r7, #20]
 8004b38:	005b      	lsls	r3, r3, #1
 8004b3a:	fa02 f303 	lsl.w	r3, r2, r3
 8004b3e:	693a      	ldr	r2, [r7, #16]
 8004b40:	4313      	orrs	r3, r2
 8004b42:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	693a      	ldr	r2, [r7, #16]
 8004b48:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004b4a:	683b      	ldr	r3, [r7, #0]
 8004b4c:	685b      	ldr	r3, [r3, #4]
 8004b4e:	f003 0303 	and.w	r3, r3, #3
 8004b52:	2b02      	cmp	r3, #2
 8004b54:	d123      	bne.n	8004b9e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8004b56:	697b      	ldr	r3, [r7, #20]
 8004b58:	08da      	lsrs	r2, r3, #3
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	3208      	adds	r2, #8
 8004b5e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004b62:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004b64:	697b      	ldr	r3, [r7, #20]
 8004b66:	f003 0307 	and.w	r3, r3, #7
 8004b6a:	009b      	lsls	r3, r3, #2
 8004b6c:	220f      	movs	r2, #15
 8004b6e:	fa02 f303 	lsl.w	r3, r2, r3
 8004b72:	43db      	mvns	r3, r3
 8004b74:	693a      	ldr	r2, [r7, #16]
 8004b76:	4013      	ands	r3, r2
 8004b78:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004b7a:	683b      	ldr	r3, [r7, #0]
 8004b7c:	691a      	ldr	r2, [r3, #16]
 8004b7e:	697b      	ldr	r3, [r7, #20]
 8004b80:	f003 0307 	and.w	r3, r3, #7
 8004b84:	009b      	lsls	r3, r3, #2
 8004b86:	fa02 f303 	lsl.w	r3, r2, r3
 8004b8a:	693a      	ldr	r2, [r7, #16]
 8004b8c:	4313      	orrs	r3, r2
 8004b8e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004b90:	697b      	ldr	r3, [r7, #20]
 8004b92:	08da      	lsrs	r2, r3, #3
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	3208      	adds	r2, #8
 8004b98:	6939      	ldr	r1, [r7, #16]
 8004b9a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8004ba4:	697b      	ldr	r3, [r7, #20]
 8004ba6:	005b      	lsls	r3, r3, #1
 8004ba8:	2203      	movs	r2, #3
 8004baa:	fa02 f303 	lsl.w	r3, r2, r3
 8004bae:	43db      	mvns	r3, r3
 8004bb0:	693a      	ldr	r2, [r7, #16]
 8004bb2:	4013      	ands	r3, r2
 8004bb4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8004bb6:	683b      	ldr	r3, [r7, #0]
 8004bb8:	685b      	ldr	r3, [r3, #4]
 8004bba:	f003 0203 	and.w	r2, r3, #3
 8004bbe:	697b      	ldr	r3, [r7, #20]
 8004bc0:	005b      	lsls	r3, r3, #1
 8004bc2:	fa02 f303 	lsl.w	r3, r2, r3
 8004bc6:	693a      	ldr	r2, [r7, #16]
 8004bc8:	4313      	orrs	r3, r2
 8004bca:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	693a      	ldr	r2, [r7, #16]
 8004bd0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004bd2:	683b      	ldr	r3, [r7, #0]
 8004bd4:	685b      	ldr	r3, [r3, #4]
 8004bd6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	f000 80b2 	beq.w	8004d44 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004be0:	4b61      	ldr	r3, [pc, #388]	@ (8004d68 <HAL_GPIO_Init+0x2fc>)
 8004be2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004be4:	4a60      	ldr	r2, [pc, #384]	@ (8004d68 <HAL_GPIO_Init+0x2fc>)
 8004be6:	f043 0301 	orr.w	r3, r3, #1
 8004bea:	6613      	str	r3, [r2, #96]	@ 0x60
 8004bec:	4b5e      	ldr	r3, [pc, #376]	@ (8004d68 <HAL_GPIO_Init+0x2fc>)
 8004bee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004bf0:	f003 0301 	and.w	r3, r3, #1
 8004bf4:	60bb      	str	r3, [r7, #8]
 8004bf6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8004bf8:	4a5c      	ldr	r2, [pc, #368]	@ (8004d6c <HAL_GPIO_Init+0x300>)
 8004bfa:	697b      	ldr	r3, [r7, #20]
 8004bfc:	089b      	lsrs	r3, r3, #2
 8004bfe:	3302      	adds	r3, #2
 8004c00:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004c04:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8004c06:	697b      	ldr	r3, [r7, #20]
 8004c08:	f003 0303 	and.w	r3, r3, #3
 8004c0c:	009b      	lsls	r3, r3, #2
 8004c0e:	220f      	movs	r2, #15
 8004c10:	fa02 f303 	lsl.w	r3, r2, r3
 8004c14:	43db      	mvns	r3, r3
 8004c16:	693a      	ldr	r2, [r7, #16]
 8004c18:	4013      	ands	r3, r2
 8004c1a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8004c22:	d02b      	beq.n	8004c7c <HAL_GPIO_Init+0x210>
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	4a52      	ldr	r2, [pc, #328]	@ (8004d70 <HAL_GPIO_Init+0x304>)
 8004c28:	4293      	cmp	r3, r2
 8004c2a:	d025      	beq.n	8004c78 <HAL_GPIO_Init+0x20c>
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	4a51      	ldr	r2, [pc, #324]	@ (8004d74 <HAL_GPIO_Init+0x308>)
 8004c30:	4293      	cmp	r3, r2
 8004c32:	d01f      	beq.n	8004c74 <HAL_GPIO_Init+0x208>
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	4a50      	ldr	r2, [pc, #320]	@ (8004d78 <HAL_GPIO_Init+0x30c>)
 8004c38:	4293      	cmp	r3, r2
 8004c3a:	d019      	beq.n	8004c70 <HAL_GPIO_Init+0x204>
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	4a4f      	ldr	r2, [pc, #316]	@ (8004d7c <HAL_GPIO_Init+0x310>)
 8004c40:	4293      	cmp	r3, r2
 8004c42:	d013      	beq.n	8004c6c <HAL_GPIO_Init+0x200>
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	4a4e      	ldr	r2, [pc, #312]	@ (8004d80 <HAL_GPIO_Init+0x314>)
 8004c48:	4293      	cmp	r3, r2
 8004c4a:	d00d      	beq.n	8004c68 <HAL_GPIO_Init+0x1fc>
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	4a4d      	ldr	r2, [pc, #308]	@ (8004d84 <HAL_GPIO_Init+0x318>)
 8004c50:	4293      	cmp	r3, r2
 8004c52:	d007      	beq.n	8004c64 <HAL_GPIO_Init+0x1f8>
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	4a4c      	ldr	r2, [pc, #304]	@ (8004d88 <HAL_GPIO_Init+0x31c>)
 8004c58:	4293      	cmp	r3, r2
 8004c5a:	d101      	bne.n	8004c60 <HAL_GPIO_Init+0x1f4>
 8004c5c:	2307      	movs	r3, #7
 8004c5e:	e00e      	b.n	8004c7e <HAL_GPIO_Init+0x212>
 8004c60:	2308      	movs	r3, #8
 8004c62:	e00c      	b.n	8004c7e <HAL_GPIO_Init+0x212>
 8004c64:	2306      	movs	r3, #6
 8004c66:	e00a      	b.n	8004c7e <HAL_GPIO_Init+0x212>
 8004c68:	2305      	movs	r3, #5
 8004c6a:	e008      	b.n	8004c7e <HAL_GPIO_Init+0x212>
 8004c6c:	2304      	movs	r3, #4
 8004c6e:	e006      	b.n	8004c7e <HAL_GPIO_Init+0x212>
 8004c70:	2303      	movs	r3, #3
 8004c72:	e004      	b.n	8004c7e <HAL_GPIO_Init+0x212>
 8004c74:	2302      	movs	r3, #2
 8004c76:	e002      	b.n	8004c7e <HAL_GPIO_Init+0x212>
 8004c78:	2301      	movs	r3, #1
 8004c7a:	e000      	b.n	8004c7e <HAL_GPIO_Init+0x212>
 8004c7c:	2300      	movs	r3, #0
 8004c7e:	697a      	ldr	r2, [r7, #20]
 8004c80:	f002 0203 	and.w	r2, r2, #3
 8004c84:	0092      	lsls	r2, r2, #2
 8004c86:	4093      	lsls	r3, r2
 8004c88:	693a      	ldr	r2, [r7, #16]
 8004c8a:	4313      	orrs	r3, r2
 8004c8c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8004c8e:	4937      	ldr	r1, [pc, #220]	@ (8004d6c <HAL_GPIO_Init+0x300>)
 8004c90:	697b      	ldr	r3, [r7, #20]
 8004c92:	089b      	lsrs	r3, r3, #2
 8004c94:	3302      	adds	r3, #2
 8004c96:	693a      	ldr	r2, [r7, #16]
 8004c98:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004c9c:	4b3b      	ldr	r3, [pc, #236]	@ (8004d8c <HAL_GPIO_Init+0x320>)
 8004c9e:	689b      	ldr	r3, [r3, #8]
 8004ca0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	43db      	mvns	r3, r3
 8004ca6:	693a      	ldr	r2, [r7, #16]
 8004ca8:	4013      	ands	r3, r2
 8004caa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004cac:	683b      	ldr	r3, [r7, #0]
 8004cae:	685b      	ldr	r3, [r3, #4]
 8004cb0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d003      	beq.n	8004cc0 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8004cb8:	693a      	ldr	r2, [r7, #16]
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	4313      	orrs	r3, r2
 8004cbe:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004cc0:	4a32      	ldr	r2, [pc, #200]	@ (8004d8c <HAL_GPIO_Init+0x320>)
 8004cc2:	693b      	ldr	r3, [r7, #16]
 8004cc4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8004cc6:	4b31      	ldr	r3, [pc, #196]	@ (8004d8c <HAL_GPIO_Init+0x320>)
 8004cc8:	68db      	ldr	r3, [r3, #12]
 8004cca:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	43db      	mvns	r3, r3
 8004cd0:	693a      	ldr	r2, [r7, #16]
 8004cd2:	4013      	ands	r3, r2
 8004cd4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004cd6:	683b      	ldr	r3, [r7, #0]
 8004cd8:	685b      	ldr	r3, [r3, #4]
 8004cda:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d003      	beq.n	8004cea <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8004ce2:	693a      	ldr	r2, [r7, #16]
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	4313      	orrs	r3, r2
 8004ce8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004cea:	4a28      	ldr	r2, [pc, #160]	@ (8004d8c <HAL_GPIO_Init+0x320>)
 8004cec:	693b      	ldr	r3, [r7, #16]
 8004cee:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8004cf0:	4b26      	ldr	r3, [pc, #152]	@ (8004d8c <HAL_GPIO_Init+0x320>)
 8004cf2:	685b      	ldr	r3, [r3, #4]
 8004cf4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	43db      	mvns	r3, r3
 8004cfa:	693a      	ldr	r2, [r7, #16]
 8004cfc:	4013      	ands	r3, r2
 8004cfe:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004d00:	683b      	ldr	r3, [r7, #0]
 8004d02:	685b      	ldr	r3, [r3, #4]
 8004d04:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d003      	beq.n	8004d14 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8004d0c:	693a      	ldr	r2, [r7, #16]
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	4313      	orrs	r3, r2
 8004d12:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004d14:	4a1d      	ldr	r2, [pc, #116]	@ (8004d8c <HAL_GPIO_Init+0x320>)
 8004d16:	693b      	ldr	r3, [r7, #16]
 8004d18:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8004d1a:	4b1c      	ldr	r3, [pc, #112]	@ (8004d8c <HAL_GPIO_Init+0x320>)
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	43db      	mvns	r3, r3
 8004d24:	693a      	ldr	r2, [r7, #16]
 8004d26:	4013      	ands	r3, r2
 8004d28:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004d2a:	683b      	ldr	r3, [r7, #0]
 8004d2c:	685b      	ldr	r3, [r3, #4]
 8004d2e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d003      	beq.n	8004d3e <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8004d36:	693a      	ldr	r2, [r7, #16]
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	4313      	orrs	r3, r2
 8004d3c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8004d3e:	4a13      	ldr	r2, [pc, #76]	@ (8004d8c <HAL_GPIO_Init+0x320>)
 8004d40:	693b      	ldr	r3, [r7, #16]
 8004d42:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8004d44:	697b      	ldr	r3, [r7, #20]
 8004d46:	3301      	adds	r3, #1
 8004d48:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004d4a:	683b      	ldr	r3, [r7, #0]
 8004d4c:	681a      	ldr	r2, [r3, #0]
 8004d4e:	697b      	ldr	r3, [r7, #20]
 8004d50:	fa22 f303 	lsr.w	r3, r2, r3
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	f47f ae91 	bne.w	8004a7c <HAL_GPIO_Init+0x10>
  }
}
 8004d5a:	bf00      	nop
 8004d5c:	bf00      	nop
 8004d5e:	371c      	adds	r7, #28
 8004d60:	46bd      	mov	sp, r7
 8004d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d66:	4770      	bx	lr
 8004d68:	40021000 	.word	0x40021000
 8004d6c:	40010000 	.word	0x40010000
 8004d70:	48000400 	.word	0x48000400
 8004d74:	48000800 	.word	0x48000800
 8004d78:	48000c00 	.word	0x48000c00
 8004d7c:	48001000 	.word	0x48001000
 8004d80:	48001400 	.word	0x48001400
 8004d84:	48001800 	.word	0x48001800
 8004d88:	48001c00 	.word	0x48001c00
 8004d8c:	40010400 	.word	0x40010400

08004d90 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004d90:	b480      	push	{r7}
 8004d92:	b085      	sub	sp, #20
 8004d94:	af00      	add	r7, sp, #0
 8004d96:	6078      	str	r0, [r7, #4]
 8004d98:	460b      	mov	r3, r1
 8004d9a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	691a      	ldr	r2, [r3, #16]
 8004da0:	887b      	ldrh	r3, [r7, #2]
 8004da2:	4013      	ands	r3, r2
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d002      	beq.n	8004dae <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004da8:	2301      	movs	r3, #1
 8004daa:	73fb      	strb	r3, [r7, #15]
 8004dac:	e001      	b.n	8004db2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004dae:	2300      	movs	r3, #0
 8004db0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004db2:	7bfb      	ldrb	r3, [r7, #15]
}
 8004db4:	4618      	mov	r0, r3
 8004db6:	3714      	adds	r7, #20
 8004db8:	46bd      	mov	sp, r7
 8004dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dbe:	4770      	bx	lr

08004dc0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004dc0:	b480      	push	{r7}
 8004dc2:	b083      	sub	sp, #12
 8004dc4:	af00      	add	r7, sp, #0
 8004dc6:	6078      	str	r0, [r7, #4]
 8004dc8:	460b      	mov	r3, r1
 8004dca:	807b      	strh	r3, [r7, #2]
 8004dcc:	4613      	mov	r3, r2
 8004dce:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004dd0:	787b      	ldrb	r3, [r7, #1]
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d003      	beq.n	8004dde <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004dd6:	887a      	ldrh	r2, [r7, #2]
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004ddc:	e002      	b.n	8004de4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004dde:	887a      	ldrh	r2, [r7, #2]
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8004de4:	bf00      	nop
 8004de6:	370c      	adds	r7, #12
 8004de8:	46bd      	mov	sp, r7
 8004dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dee:	4770      	bx	lr

08004df0 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8004df0:	b480      	push	{r7}
 8004df2:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004df4:	4b0d      	ldr	r3, [pc, #52]	@ (8004e2c <HAL_PWREx_GetVoltageRange+0x3c>)
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004dfc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004e00:	d102      	bne.n	8004e08 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8004e02:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004e06:	e00b      	b.n	8004e20 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8004e08:	4b08      	ldr	r3, [pc, #32]	@ (8004e2c <HAL_PWREx_GetVoltageRange+0x3c>)
 8004e0a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004e0e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e12:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004e16:	d102      	bne.n	8004e1e <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8004e18:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004e1c:	e000      	b.n	8004e20 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 8004e1e:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8004e20:	4618      	mov	r0, r3
 8004e22:	46bd      	mov	sp, r7
 8004e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e28:	4770      	bx	lr
 8004e2a:	bf00      	nop
 8004e2c:	40007000 	.word	0x40007000

08004e30 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004e30:	b480      	push	{r7}
 8004e32:	b085      	sub	sp, #20
 8004e34:	af00      	add	r7, sp, #0
 8004e36:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d141      	bne.n	8004ec2 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004e3e:	4b4b      	ldr	r3, [pc, #300]	@ (8004f6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004e46:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004e4a:	d131      	bne.n	8004eb0 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004e4c:	4b47      	ldr	r3, [pc, #284]	@ (8004f6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004e4e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004e52:	4a46      	ldr	r2, [pc, #280]	@ (8004f6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004e54:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004e58:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004e5c:	4b43      	ldr	r3, [pc, #268]	@ (8004f6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004e64:	4a41      	ldr	r2, [pc, #260]	@ (8004f6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004e66:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004e6a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8004e6c:	4b40      	ldr	r3, [pc, #256]	@ (8004f70 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	2232      	movs	r2, #50	@ 0x32
 8004e72:	fb02 f303 	mul.w	r3, r2, r3
 8004e76:	4a3f      	ldr	r2, [pc, #252]	@ (8004f74 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004e78:	fba2 2303 	umull	r2, r3, r2, r3
 8004e7c:	0c9b      	lsrs	r3, r3, #18
 8004e7e:	3301      	adds	r3, #1
 8004e80:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004e82:	e002      	b.n	8004e8a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	3b01      	subs	r3, #1
 8004e88:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004e8a:	4b38      	ldr	r3, [pc, #224]	@ (8004f6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004e8c:	695b      	ldr	r3, [r3, #20]
 8004e8e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004e92:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004e96:	d102      	bne.n	8004e9e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d1f2      	bne.n	8004e84 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004e9e:	4b33      	ldr	r3, [pc, #204]	@ (8004f6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004ea0:	695b      	ldr	r3, [r3, #20]
 8004ea2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004ea6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004eaa:	d158      	bne.n	8004f5e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004eac:	2303      	movs	r3, #3
 8004eae:	e057      	b.n	8004f60 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004eb0:	4b2e      	ldr	r3, [pc, #184]	@ (8004f6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004eb2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004eb6:	4a2d      	ldr	r2, [pc, #180]	@ (8004f6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004eb8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004ebc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8004ec0:	e04d      	b.n	8004f5e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004ec8:	d141      	bne.n	8004f4e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004eca:	4b28      	ldr	r3, [pc, #160]	@ (8004f6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004ed2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004ed6:	d131      	bne.n	8004f3c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004ed8:	4b24      	ldr	r3, [pc, #144]	@ (8004f6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004eda:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004ede:	4a23      	ldr	r2, [pc, #140]	@ (8004f6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004ee0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004ee4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004ee8:	4b20      	ldr	r3, [pc, #128]	@ (8004f6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004ef0:	4a1e      	ldr	r2, [pc, #120]	@ (8004f6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004ef2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004ef6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8004ef8:	4b1d      	ldr	r3, [pc, #116]	@ (8004f70 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	2232      	movs	r2, #50	@ 0x32
 8004efe:	fb02 f303 	mul.w	r3, r2, r3
 8004f02:	4a1c      	ldr	r2, [pc, #112]	@ (8004f74 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004f04:	fba2 2303 	umull	r2, r3, r2, r3
 8004f08:	0c9b      	lsrs	r3, r3, #18
 8004f0a:	3301      	adds	r3, #1
 8004f0c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004f0e:	e002      	b.n	8004f16 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	3b01      	subs	r3, #1
 8004f14:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004f16:	4b15      	ldr	r3, [pc, #84]	@ (8004f6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004f18:	695b      	ldr	r3, [r3, #20]
 8004f1a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004f1e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004f22:	d102      	bne.n	8004f2a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d1f2      	bne.n	8004f10 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004f2a:	4b10      	ldr	r3, [pc, #64]	@ (8004f6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004f2c:	695b      	ldr	r3, [r3, #20]
 8004f2e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004f32:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004f36:	d112      	bne.n	8004f5e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004f38:	2303      	movs	r3, #3
 8004f3a:	e011      	b.n	8004f60 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004f3c:	4b0b      	ldr	r3, [pc, #44]	@ (8004f6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004f3e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004f42:	4a0a      	ldr	r2, [pc, #40]	@ (8004f6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004f44:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004f48:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8004f4c:	e007      	b.n	8004f5e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004f4e:	4b07      	ldr	r3, [pc, #28]	@ (8004f6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004f56:	4a05      	ldr	r2, [pc, #20]	@ (8004f6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004f58:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004f5c:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8004f5e:	2300      	movs	r3, #0
}
 8004f60:	4618      	mov	r0, r3
 8004f62:	3714      	adds	r7, #20
 8004f64:	46bd      	mov	sp, r7
 8004f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f6a:	4770      	bx	lr
 8004f6c:	40007000 	.word	0x40007000
 8004f70:	20040088 	.word	0x20040088
 8004f74:	431bde83 	.word	0x431bde83

08004f78 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8004f78:	b480      	push	{r7}
 8004f7a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 8004f7c:	4b05      	ldr	r3, [pc, #20]	@ (8004f94 <HAL_PWREx_EnableVddIO2+0x1c>)
 8004f7e:	685b      	ldr	r3, [r3, #4]
 8004f80:	4a04      	ldr	r2, [pc, #16]	@ (8004f94 <HAL_PWREx_EnableVddIO2+0x1c>)
 8004f82:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004f86:	6053      	str	r3, [r2, #4]
}
 8004f88:	bf00      	nop
 8004f8a:	46bd      	mov	sp, r7
 8004f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f90:	4770      	bx	lr
 8004f92:	bf00      	nop
 8004f94:	40007000 	.word	0x40007000

08004f98 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004f98:	b580      	push	{r7, lr}
 8004f9a:	b088      	sub	sp, #32
 8004f9c:	af00      	add	r7, sp, #0
 8004f9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d102      	bne.n	8004fac <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8004fa6:	2301      	movs	r3, #1
 8004fa8:	f000 bc08 	b.w	80057bc <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004fac:	4b96      	ldr	r3, [pc, #600]	@ (8005208 <HAL_RCC_OscConfig+0x270>)
 8004fae:	689b      	ldr	r3, [r3, #8]
 8004fb0:	f003 030c 	and.w	r3, r3, #12
 8004fb4:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004fb6:	4b94      	ldr	r3, [pc, #592]	@ (8005208 <HAL_RCC_OscConfig+0x270>)
 8004fb8:	68db      	ldr	r3, [r3, #12]
 8004fba:	f003 0303 	and.w	r3, r3, #3
 8004fbe:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	f003 0310 	and.w	r3, r3, #16
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	f000 80e4 	beq.w	8005196 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004fce:	69bb      	ldr	r3, [r7, #24]
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d007      	beq.n	8004fe4 <HAL_RCC_OscConfig+0x4c>
 8004fd4:	69bb      	ldr	r3, [r7, #24]
 8004fd6:	2b0c      	cmp	r3, #12
 8004fd8:	f040 808b 	bne.w	80050f2 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8004fdc:	697b      	ldr	r3, [r7, #20]
 8004fde:	2b01      	cmp	r3, #1
 8004fe0:	f040 8087 	bne.w	80050f2 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004fe4:	4b88      	ldr	r3, [pc, #544]	@ (8005208 <HAL_RCC_OscConfig+0x270>)
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	f003 0302 	and.w	r3, r3, #2
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d005      	beq.n	8004ffc <HAL_RCC_OscConfig+0x64>
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	699b      	ldr	r3, [r3, #24]
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	d101      	bne.n	8004ffc <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8004ff8:	2301      	movs	r3, #1
 8004ffa:	e3df      	b.n	80057bc <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	6a1a      	ldr	r2, [r3, #32]
 8005000:	4b81      	ldr	r3, [pc, #516]	@ (8005208 <HAL_RCC_OscConfig+0x270>)
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	f003 0308 	and.w	r3, r3, #8
 8005008:	2b00      	cmp	r3, #0
 800500a:	d004      	beq.n	8005016 <HAL_RCC_OscConfig+0x7e>
 800500c:	4b7e      	ldr	r3, [pc, #504]	@ (8005208 <HAL_RCC_OscConfig+0x270>)
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005014:	e005      	b.n	8005022 <HAL_RCC_OscConfig+0x8a>
 8005016:	4b7c      	ldr	r3, [pc, #496]	@ (8005208 <HAL_RCC_OscConfig+0x270>)
 8005018:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800501c:	091b      	lsrs	r3, r3, #4
 800501e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005022:	4293      	cmp	r3, r2
 8005024:	d223      	bcs.n	800506e <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	6a1b      	ldr	r3, [r3, #32]
 800502a:	4618      	mov	r0, r3
 800502c:	f000 fdcc 	bl	8005bc8 <RCC_SetFlashLatencyFromMSIRange>
 8005030:	4603      	mov	r3, r0
 8005032:	2b00      	cmp	r3, #0
 8005034:	d001      	beq.n	800503a <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8005036:	2301      	movs	r3, #1
 8005038:	e3c0      	b.n	80057bc <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800503a:	4b73      	ldr	r3, [pc, #460]	@ (8005208 <HAL_RCC_OscConfig+0x270>)
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	4a72      	ldr	r2, [pc, #456]	@ (8005208 <HAL_RCC_OscConfig+0x270>)
 8005040:	f043 0308 	orr.w	r3, r3, #8
 8005044:	6013      	str	r3, [r2, #0]
 8005046:	4b70      	ldr	r3, [pc, #448]	@ (8005208 <HAL_RCC_OscConfig+0x270>)
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	6a1b      	ldr	r3, [r3, #32]
 8005052:	496d      	ldr	r1, [pc, #436]	@ (8005208 <HAL_RCC_OscConfig+0x270>)
 8005054:	4313      	orrs	r3, r2
 8005056:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005058:	4b6b      	ldr	r3, [pc, #428]	@ (8005208 <HAL_RCC_OscConfig+0x270>)
 800505a:	685b      	ldr	r3, [r3, #4]
 800505c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	69db      	ldr	r3, [r3, #28]
 8005064:	021b      	lsls	r3, r3, #8
 8005066:	4968      	ldr	r1, [pc, #416]	@ (8005208 <HAL_RCC_OscConfig+0x270>)
 8005068:	4313      	orrs	r3, r2
 800506a:	604b      	str	r3, [r1, #4]
 800506c:	e025      	b.n	80050ba <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800506e:	4b66      	ldr	r3, [pc, #408]	@ (8005208 <HAL_RCC_OscConfig+0x270>)
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	4a65      	ldr	r2, [pc, #404]	@ (8005208 <HAL_RCC_OscConfig+0x270>)
 8005074:	f043 0308 	orr.w	r3, r3, #8
 8005078:	6013      	str	r3, [r2, #0]
 800507a:	4b63      	ldr	r3, [pc, #396]	@ (8005208 <HAL_RCC_OscConfig+0x270>)
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	6a1b      	ldr	r3, [r3, #32]
 8005086:	4960      	ldr	r1, [pc, #384]	@ (8005208 <HAL_RCC_OscConfig+0x270>)
 8005088:	4313      	orrs	r3, r2
 800508a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800508c:	4b5e      	ldr	r3, [pc, #376]	@ (8005208 <HAL_RCC_OscConfig+0x270>)
 800508e:	685b      	ldr	r3, [r3, #4]
 8005090:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	69db      	ldr	r3, [r3, #28]
 8005098:	021b      	lsls	r3, r3, #8
 800509a:	495b      	ldr	r1, [pc, #364]	@ (8005208 <HAL_RCC_OscConfig+0x270>)
 800509c:	4313      	orrs	r3, r2
 800509e:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80050a0:	69bb      	ldr	r3, [r7, #24]
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d109      	bne.n	80050ba <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	6a1b      	ldr	r3, [r3, #32]
 80050aa:	4618      	mov	r0, r3
 80050ac:	f000 fd8c 	bl	8005bc8 <RCC_SetFlashLatencyFromMSIRange>
 80050b0:	4603      	mov	r3, r0
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d001      	beq.n	80050ba <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 80050b6:	2301      	movs	r3, #1
 80050b8:	e380      	b.n	80057bc <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80050ba:	f000 fcc1 	bl	8005a40 <HAL_RCC_GetSysClockFreq>
 80050be:	4602      	mov	r2, r0
 80050c0:	4b51      	ldr	r3, [pc, #324]	@ (8005208 <HAL_RCC_OscConfig+0x270>)
 80050c2:	689b      	ldr	r3, [r3, #8]
 80050c4:	091b      	lsrs	r3, r3, #4
 80050c6:	f003 030f 	and.w	r3, r3, #15
 80050ca:	4950      	ldr	r1, [pc, #320]	@ (800520c <HAL_RCC_OscConfig+0x274>)
 80050cc:	5ccb      	ldrb	r3, [r1, r3]
 80050ce:	f003 031f 	and.w	r3, r3, #31
 80050d2:	fa22 f303 	lsr.w	r3, r2, r3
 80050d6:	4a4e      	ldr	r2, [pc, #312]	@ (8005210 <HAL_RCC_OscConfig+0x278>)
 80050d8:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80050da:	4b4e      	ldr	r3, [pc, #312]	@ (8005214 <HAL_RCC_OscConfig+0x27c>)
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	4618      	mov	r0, r3
 80050e0:	f7fe f9d6 	bl	8003490 <HAL_InitTick>
 80050e4:	4603      	mov	r3, r0
 80050e6:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80050e8:	7bfb      	ldrb	r3, [r7, #15]
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d052      	beq.n	8005194 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 80050ee:	7bfb      	ldrb	r3, [r7, #15]
 80050f0:	e364      	b.n	80057bc <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	699b      	ldr	r3, [r3, #24]
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d032      	beq.n	8005160 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80050fa:	4b43      	ldr	r3, [pc, #268]	@ (8005208 <HAL_RCC_OscConfig+0x270>)
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	4a42      	ldr	r2, [pc, #264]	@ (8005208 <HAL_RCC_OscConfig+0x270>)
 8005100:	f043 0301 	orr.w	r3, r3, #1
 8005104:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8005106:	f7fe fa13 	bl	8003530 <HAL_GetTick>
 800510a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800510c:	e008      	b.n	8005120 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800510e:	f7fe fa0f 	bl	8003530 <HAL_GetTick>
 8005112:	4602      	mov	r2, r0
 8005114:	693b      	ldr	r3, [r7, #16]
 8005116:	1ad3      	subs	r3, r2, r3
 8005118:	2b02      	cmp	r3, #2
 800511a:	d901      	bls.n	8005120 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 800511c:	2303      	movs	r3, #3
 800511e:	e34d      	b.n	80057bc <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005120:	4b39      	ldr	r3, [pc, #228]	@ (8005208 <HAL_RCC_OscConfig+0x270>)
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	f003 0302 	and.w	r3, r3, #2
 8005128:	2b00      	cmp	r3, #0
 800512a:	d0f0      	beq.n	800510e <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800512c:	4b36      	ldr	r3, [pc, #216]	@ (8005208 <HAL_RCC_OscConfig+0x270>)
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	4a35      	ldr	r2, [pc, #212]	@ (8005208 <HAL_RCC_OscConfig+0x270>)
 8005132:	f043 0308 	orr.w	r3, r3, #8
 8005136:	6013      	str	r3, [r2, #0]
 8005138:	4b33      	ldr	r3, [pc, #204]	@ (8005208 <HAL_RCC_OscConfig+0x270>)
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	6a1b      	ldr	r3, [r3, #32]
 8005144:	4930      	ldr	r1, [pc, #192]	@ (8005208 <HAL_RCC_OscConfig+0x270>)
 8005146:	4313      	orrs	r3, r2
 8005148:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800514a:	4b2f      	ldr	r3, [pc, #188]	@ (8005208 <HAL_RCC_OscConfig+0x270>)
 800514c:	685b      	ldr	r3, [r3, #4]
 800514e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	69db      	ldr	r3, [r3, #28]
 8005156:	021b      	lsls	r3, r3, #8
 8005158:	492b      	ldr	r1, [pc, #172]	@ (8005208 <HAL_RCC_OscConfig+0x270>)
 800515a:	4313      	orrs	r3, r2
 800515c:	604b      	str	r3, [r1, #4]
 800515e:	e01a      	b.n	8005196 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8005160:	4b29      	ldr	r3, [pc, #164]	@ (8005208 <HAL_RCC_OscConfig+0x270>)
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	4a28      	ldr	r2, [pc, #160]	@ (8005208 <HAL_RCC_OscConfig+0x270>)
 8005166:	f023 0301 	bic.w	r3, r3, #1
 800516a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800516c:	f7fe f9e0 	bl	8003530 <HAL_GetTick>
 8005170:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8005172:	e008      	b.n	8005186 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005174:	f7fe f9dc 	bl	8003530 <HAL_GetTick>
 8005178:	4602      	mov	r2, r0
 800517a:	693b      	ldr	r3, [r7, #16]
 800517c:	1ad3      	subs	r3, r2, r3
 800517e:	2b02      	cmp	r3, #2
 8005180:	d901      	bls.n	8005186 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8005182:	2303      	movs	r3, #3
 8005184:	e31a      	b.n	80057bc <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8005186:	4b20      	ldr	r3, [pc, #128]	@ (8005208 <HAL_RCC_OscConfig+0x270>)
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	f003 0302 	and.w	r3, r3, #2
 800518e:	2b00      	cmp	r3, #0
 8005190:	d1f0      	bne.n	8005174 <HAL_RCC_OscConfig+0x1dc>
 8005192:	e000      	b.n	8005196 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005194:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	f003 0301 	and.w	r3, r3, #1
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d073      	beq.n	800528a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80051a2:	69bb      	ldr	r3, [r7, #24]
 80051a4:	2b08      	cmp	r3, #8
 80051a6:	d005      	beq.n	80051b4 <HAL_RCC_OscConfig+0x21c>
 80051a8:	69bb      	ldr	r3, [r7, #24]
 80051aa:	2b0c      	cmp	r3, #12
 80051ac:	d10e      	bne.n	80051cc <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80051ae:	697b      	ldr	r3, [r7, #20]
 80051b0:	2b03      	cmp	r3, #3
 80051b2:	d10b      	bne.n	80051cc <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80051b4:	4b14      	ldr	r3, [pc, #80]	@ (8005208 <HAL_RCC_OscConfig+0x270>)
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d063      	beq.n	8005288 <HAL_RCC_OscConfig+0x2f0>
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	685b      	ldr	r3, [r3, #4]
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d15f      	bne.n	8005288 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80051c8:	2301      	movs	r3, #1
 80051ca:	e2f7      	b.n	80057bc <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	685b      	ldr	r3, [r3, #4]
 80051d0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80051d4:	d106      	bne.n	80051e4 <HAL_RCC_OscConfig+0x24c>
 80051d6:	4b0c      	ldr	r3, [pc, #48]	@ (8005208 <HAL_RCC_OscConfig+0x270>)
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	4a0b      	ldr	r2, [pc, #44]	@ (8005208 <HAL_RCC_OscConfig+0x270>)
 80051dc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80051e0:	6013      	str	r3, [r2, #0]
 80051e2:	e025      	b.n	8005230 <HAL_RCC_OscConfig+0x298>
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	685b      	ldr	r3, [r3, #4]
 80051e8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80051ec:	d114      	bne.n	8005218 <HAL_RCC_OscConfig+0x280>
 80051ee:	4b06      	ldr	r3, [pc, #24]	@ (8005208 <HAL_RCC_OscConfig+0x270>)
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	4a05      	ldr	r2, [pc, #20]	@ (8005208 <HAL_RCC_OscConfig+0x270>)
 80051f4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80051f8:	6013      	str	r3, [r2, #0]
 80051fa:	4b03      	ldr	r3, [pc, #12]	@ (8005208 <HAL_RCC_OscConfig+0x270>)
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	4a02      	ldr	r2, [pc, #8]	@ (8005208 <HAL_RCC_OscConfig+0x270>)
 8005200:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005204:	6013      	str	r3, [r2, #0]
 8005206:	e013      	b.n	8005230 <HAL_RCC_OscConfig+0x298>
 8005208:	40021000 	.word	0x40021000
 800520c:	08075a74 	.word	0x08075a74
 8005210:	20040088 	.word	0x20040088
 8005214:	2004009c 	.word	0x2004009c
 8005218:	4ba0      	ldr	r3, [pc, #640]	@ (800549c <HAL_RCC_OscConfig+0x504>)
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	4a9f      	ldr	r2, [pc, #636]	@ (800549c <HAL_RCC_OscConfig+0x504>)
 800521e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005222:	6013      	str	r3, [r2, #0]
 8005224:	4b9d      	ldr	r3, [pc, #628]	@ (800549c <HAL_RCC_OscConfig+0x504>)
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	4a9c      	ldr	r2, [pc, #624]	@ (800549c <HAL_RCC_OscConfig+0x504>)
 800522a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800522e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	685b      	ldr	r3, [r3, #4]
 8005234:	2b00      	cmp	r3, #0
 8005236:	d013      	beq.n	8005260 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005238:	f7fe f97a 	bl	8003530 <HAL_GetTick>
 800523c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800523e:	e008      	b.n	8005252 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005240:	f7fe f976 	bl	8003530 <HAL_GetTick>
 8005244:	4602      	mov	r2, r0
 8005246:	693b      	ldr	r3, [r7, #16]
 8005248:	1ad3      	subs	r3, r2, r3
 800524a:	2b64      	cmp	r3, #100	@ 0x64
 800524c:	d901      	bls.n	8005252 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800524e:	2303      	movs	r3, #3
 8005250:	e2b4      	b.n	80057bc <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005252:	4b92      	ldr	r3, [pc, #584]	@ (800549c <HAL_RCC_OscConfig+0x504>)
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800525a:	2b00      	cmp	r3, #0
 800525c:	d0f0      	beq.n	8005240 <HAL_RCC_OscConfig+0x2a8>
 800525e:	e014      	b.n	800528a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005260:	f7fe f966 	bl	8003530 <HAL_GetTick>
 8005264:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005266:	e008      	b.n	800527a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005268:	f7fe f962 	bl	8003530 <HAL_GetTick>
 800526c:	4602      	mov	r2, r0
 800526e:	693b      	ldr	r3, [r7, #16]
 8005270:	1ad3      	subs	r3, r2, r3
 8005272:	2b64      	cmp	r3, #100	@ 0x64
 8005274:	d901      	bls.n	800527a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8005276:	2303      	movs	r3, #3
 8005278:	e2a0      	b.n	80057bc <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800527a:	4b88      	ldr	r3, [pc, #544]	@ (800549c <HAL_RCC_OscConfig+0x504>)
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005282:	2b00      	cmp	r3, #0
 8005284:	d1f0      	bne.n	8005268 <HAL_RCC_OscConfig+0x2d0>
 8005286:	e000      	b.n	800528a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005288:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	f003 0302 	and.w	r3, r3, #2
 8005292:	2b00      	cmp	r3, #0
 8005294:	d060      	beq.n	8005358 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8005296:	69bb      	ldr	r3, [r7, #24]
 8005298:	2b04      	cmp	r3, #4
 800529a:	d005      	beq.n	80052a8 <HAL_RCC_OscConfig+0x310>
 800529c:	69bb      	ldr	r3, [r7, #24]
 800529e:	2b0c      	cmp	r3, #12
 80052a0:	d119      	bne.n	80052d6 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80052a2:	697b      	ldr	r3, [r7, #20]
 80052a4:	2b02      	cmp	r3, #2
 80052a6:	d116      	bne.n	80052d6 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80052a8:	4b7c      	ldr	r3, [pc, #496]	@ (800549c <HAL_RCC_OscConfig+0x504>)
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d005      	beq.n	80052c0 <HAL_RCC_OscConfig+0x328>
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	68db      	ldr	r3, [r3, #12]
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d101      	bne.n	80052c0 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80052bc:	2301      	movs	r3, #1
 80052be:	e27d      	b.n	80057bc <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80052c0:	4b76      	ldr	r3, [pc, #472]	@ (800549c <HAL_RCC_OscConfig+0x504>)
 80052c2:	685b      	ldr	r3, [r3, #4]
 80052c4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	691b      	ldr	r3, [r3, #16]
 80052cc:	061b      	lsls	r3, r3, #24
 80052ce:	4973      	ldr	r1, [pc, #460]	@ (800549c <HAL_RCC_OscConfig+0x504>)
 80052d0:	4313      	orrs	r3, r2
 80052d2:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80052d4:	e040      	b.n	8005358 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	68db      	ldr	r3, [r3, #12]
 80052da:	2b00      	cmp	r3, #0
 80052dc:	d023      	beq.n	8005326 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80052de:	4b6f      	ldr	r3, [pc, #444]	@ (800549c <HAL_RCC_OscConfig+0x504>)
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	4a6e      	ldr	r2, [pc, #440]	@ (800549c <HAL_RCC_OscConfig+0x504>)
 80052e4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80052e8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80052ea:	f7fe f921 	bl	8003530 <HAL_GetTick>
 80052ee:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80052f0:	e008      	b.n	8005304 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80052f2:	f7fe f91d 	bl	8003530 <HAL_GetTick>
 80052f6:	4602      	mov	r2, r0
 80052f8:	693b      	ldr	r3, [r7, #16]
 80052fa:	1ad3      	subs	r3, r2, r3
 80052fc:	2b02      	cmp	r3, #2
 80052fe:	d901      	bls.n	8005304 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8005300:	2303      	movs	r3, #3
 8005302:	e25b      	b.n	80057bc <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005304:	4b65      	ldr	r3, [pc, #404]	@ (800549c <HAL_RCC_OscConfig+0x504>)
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800530c:	2b00      	cmp	r3, #0
 800530e:	d0f0      	beq.n	80052f2 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005310:	4b62      	ldr	r3, [pc, #392]	@ (800549c <HAL_RCC_OscConfig+0x504>)
 8005312:	685b      	ldr	r3, [r3, #4]
 8005314:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	691b      	ldr	r3, [r3, #16]
 800531c:	061b      	lsls	r3, r3, #24
 800531e:	495f      	ldr	r1, [pc, #380]	@ (800549c <HAL_RCC_OscConfig+0x504>)
 8005320:	4313      	orrs	r3, r2
 8005322:	604b      	str	r3, [r1, #4]
 8005324:	e018      	b.n	8005358 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005326:	4b5d      	ldr	r3, [pc, #372]	@ (800549c <HAL_RCC_OscConfig+0x504>)
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	4a5c      	ldr	r2, [pc, #368]	@ (800549c <HAL_RCC_OscConfig+0x504>)
 800532c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005330:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005332:	f7fe f8fd 	bl	8003530 <HAL_GetTick>
 8005336:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005338:	e008      	b.n	800534c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800533a:	f7fe f8f9 	bl	8003530 <HAL_GetTick>
 800533e:	4602      	mov	r2, r0
 8005340:	693b      	ldr	r3, [r7, #16]
 8005342:	1ad3      	subs	r3, r2, r3
 8005344:	2b02      	cmp	r3, #2
 8005346:	d901      	bls.n	800534c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8005348:	2303      	movs	r3, #3
 800534a:	e237      	b.n	80057bc <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800534c:	4b53      	ldr	r3, [pc, #332]	@ (800549c <HAL_RCC_OscConfig+0x504>)
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005354:	2b00      	cmp	r3, #0
 8005356:	d1f0      	bne.n	800533a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	f003 0308 	and.w	r3, r3, #8
 8005360:	2b00      	cmp	r3, #0
 8005362:	d03c      	beq.n	80053de <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	695b      	ldr	r3, [r3, #20]
 8005368:	2b00      	cmp	r3, #0
 800536a:	d01c      	beq.n	80053a6 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800536c:	4b4b      	ldr	r3, [pc, #300]	@ (800549c <HAL_RCC_OscConfig+0x504>)
 800536e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005372:	4a4a      	ldr	r2, [pc, #296]	@ (800549c <HAL_RCC_OscConfig+0x504>)
 8005374:	f043 0301 	orr.w	r3, r3, #1
 8005378:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800537c:	f7fe f8d8 	bl	8003530 <HAL_GetTick>
 8005380:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005382:	e008      	b.n	8005396 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005384:	f7fe f8d4 	bl	8003530 <HAL_GetTick>
 8005388:	4602      	mov	r2, r0
 800538a:	693b      	ldr	r3, [r7, #16]
 800538c:	1ad3      	subs	r3, r2, r3
 800538e:	2b02      	cmp	r3, #2
 8005390:	d901      	bls.n	8005396 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8005392:	2303      	movs	r3, #3
 8005394:	e212      	b.n	80057bc <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005396:	4b41      	ldr	r3, [pc, #260]	@ (800549c <HAL_RCC_OscConfig+0x504>)
 8005398:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800539c:	f003 0302 	and.w	r3, r3, #2
 80053a0:	2b00      	cmp	r3, #0
 80053a2:	d0ef      	beq.n	8005384 <HAL_RCC_OscConfig+0x3ec>
 80053a4:	e01b      	b.n	80053de <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80053a6:	4b3d      	ldr	r3, [pc, #244]	@ (800549c <HAL_RCC_OscConfig+0x504>)
 80053a8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80053ac:	4a3b      	ldr	r2, [pc, #236]	@ (800549c <HAL_RCC_OscConfig+0x504>)
 80053ae:	f023 0301 	bic.w	r3, r3, #1
 80053b2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80053b6:	f7fe f8bb 	bl	8003530 <HAL_GetTick>
 80053ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80053bc:	e008      	b.n	80053d0 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80053be:	f7fe f8b7 	bl	8003530 <HAL_GetTick>
 80053c2:	4602      	mov	r2, r0
 80053c4:	693b      	ldr	r3, [r7, #16]
 80053c6:	1ad3      	subs	r3, r2, r3
 80053c8:	2b02      	cmp	r3, #2
 80053ca:	d901      	bls.n	80053d0 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80053cc:	2303      	movs	r3, #3
 80053ce:	e1f5      	b.n	80057bc <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80053d0:	4b32      	ldr	r3, [pc, #200]	@ (800549c <HAL_RCC_OscConfig+0x504>)
 80053d2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80053d6:	f003 0302 	and.w	r3, r3, #2
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d1ef      	bne.n	80053be <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	f003 0304 	and.w	r3, r3, #4
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	f000 80a6 	beq.w	8005538 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80053ec:	2300      	movs	r3, #0
 80053ee:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80053f0:	4b2a      	ldr	r3, [pc, #168]	@ (800549c <HAL_RCC_OscConfig+0x504>)
 80053f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80053f4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d10d      	bne.n	8005418 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80053fc:	4b27      	ldr	r3, [pc, #156]	@ (800549c <HAL_RCC_OscConfig+0x504>)
 80053fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005400:	4a26      	ldr	r2, [pc, #152]	@ (800549c <HAL_RCC_OscConfig+0x504>)
 8005402:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005406:	6593      	str	r3, [r2, #88]	@ 0x58
 8005408:	4b24      	ldr	r3, [pc, #144]	@ (800549c <HAL_RCC_OscConfig+0x504>)
 800540a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800540c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005410:	60bb      	str	r3, [r7, #8]
 8005412:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005414:	2301      	movs	r3, #1
 8005416:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005418:	4b21      	ldr	r3, [pc, #132]	@ (80054a0 <HAL_RCC_OscConfig+0x508>)
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005420:	2b00      	cmp	r3, #0
 8005422:	d118      	bne.n	8005456 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005424:	4b1e      	ldr	r3, [pc, #120]	@ (80054a0 <HAL_RCC_OscConfig+0x508>)
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	4a1d      	ldr	r2, [pc, #116]	@ (80054a0 <HAL_RCC_OscConfig+0x508>)
 800542a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800542e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005430:	f7fe f87e 	bl	8003530 <HAL_GetTick>
 8005434:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005436:	e008      	b.n	800544a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005438:	f7fe f87a 	bl	8003530 <HAL_GetTick>
 800543c:	4602      	mov	r2, r0
 800543e:	693b      	ldr	r3, [r7, #16]
 8005440:	1ad3      	subs	r3, r2, r3
 8005442:	2b02      	cmp	r3, #2
 8005444:	d901      	bls.n	800544a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8005446:	2303      	movs	r3, #3
 8005448:	e1b8      	b.n	80057bc <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800544a:	4b15      	ldr	r3, [pc, #84]	@ (80054a0 <HAL_RCC_OscConfig+0x508>)
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005452:	2b00      	cmp	r3, #0
 8005454:	d0f0      	beq.n	8005438 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	689b      	ldr	r3, [r3, #8]
 800545a:	2b01      	cmp	r3, #1
 800545c:	d108      	bne.n	8005470 <HAL_RCC_OscConfig+0x4d8>
 800545e:	4b0f      	ldr	r3, [pc, #60]	@ (800549c <HAL_RCC_OscConfig+0x504>)
 8005460:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005464:	4a0d      	ldr	r2, [pc, #52]	@ (800549c <HAL_RCC_OscConfig+0x504>)
 8005466:	f043 0301 	orr.w	r3, r3, #1
 800546a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800546e:	e029      	b.n	80054c4 <HAL_RCC_OscConfig+0x52c>
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	689b      	ldr	r3, [r3, #8]
 8005474:	2b05      	cmp	r3, #5
 8005476:	d115      	bne.n	80054a4 <HAL_RCC_OscConfig+0x50c>
 8005478:	4b08      	ldr	r3, [pc, #32]	@ (800549c <HAL_RCC_OscConfig+0x504>)
 800547a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800547e:	4a07      	ldr	r2, [pc, #28]	@ (800549c <HAL_RCC_OscConfig+0x504>)
 8005480:	f043 0304 	orr.w	r3, r3, #4
 8005484:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005488:	4b04      	ldr	r3, [pc, #16]	@ (800549c <HAL_RCC_OscConfig+0x504>)
 800548a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800548e:	4a03      	ldr	r2, [pc, #12]	@ (800549c <HAL_RCC_OscConfig+0x504>)
 8005490:	f043 0301 	orr.w	r3, r3, #1
 8005494:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005498:	e014      	b.n	80054c4 <HAL_RCC_OscConfig+0x52c>
 800549a:	bf00      	nop
 800549c:	40021000 	.word	0x40021000
 80054a0:	40007000 	.word	0x40007000
 80054a4:	4b9d      	ldr	r3, [pc, #628]	@ (800571c <HAL_RCC_OscConfig+0x784>)
 80054a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80054aa:	4a9c      	ldr	r2, [pc, #624]	@ (800571c <HAL_RCC_OscConfig+0x784>)
 80054ac:	f023 0301 	bic.w	r3, r3, #1
 80054b0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80054b4:	4b99      	ldr	r3, [pc, #612]	@ (800571c <HAL_RCC_OscConfig+0x784>)
 80054b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80054ba:	4a98      	ldr	r2, [pc, #608]	@ (800571c <HAL_RCC_OscConfig+0x784>)
 80054bc:	f023 0304 	bic.w	r3, r3, #4
 80054c0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	689b      	ldr	r3, [r3, #8]
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	d016      	beq.n	80054fa <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80054cc:	f7fe f830 	bl	8003530 <HAL_GetTick>
 80054d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80054d2:	e00a      	b.n	80054ea <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80054d4:	f7fe f82c 	bl	8003530 <HAL_GetTick>
 80054d8:	4602      	mov	r2, r0
 80054da:	693b      	ldr	r3, [r7, #16]
 80054dc:	1ad3      	subs	r3, r2, r3
 80054de:	f241 3288 	movw	r2, #5000	@ 0x1388
 80054e2:	4293      	cmp	r3, r2
 80054e4:	d901      	bls.n	80054ea <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80054e6:	2303      	movs	r3, #3
 80054e8:	e168      	b.n	80057bc <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80054ea:	4b8c      	ldr	r3, [pc, #560]	@ (800571c <HAL_RCC_OscConfig+0x784>)
 80054ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80054f0:	f003 0302 	and.w	r3, r3, #2
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	d0ed      	beq.n	80054d4 <HAL_RCC_OscConfig+0x53c>
 80054f8:	e015      	b.n	8005526 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80054fa:	f7fe f819 	bl	8003530 <HAL_GetTick>
 80054fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005500:	e00a      	b.n	8005518 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005502:	f7fe f815 	bl	8003530 <HAL_GetTick>
 8005506:	4602      	mov	r2, r0
 8005508:	693b      	ldr	r3, [r7, #16]
 800550a:	1ad3      	subs	r3, r2, r3
 800550c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005510:	4293      	cmp	r3, r2
 8005512:	d901      	bls.n	8005518 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8005514:	2303      	movs	r3, #3
 8005516:	e151      	b.n	80057bc <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005518:	4b80      	ldr	r3, [pc, #512]	@ (800571c <HAL_RCC_OscConfig+0x784>)
 800551a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800551e:	f003 0302 	and.w	r3, r3, #2
 8005522:	2b00      	cmp	r3, #0
 8005524:	d1ed      	bne.n	8005502 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005526:	7ffb      	ldrb	r3, [r7, #31]
 8005528:	2b01      	cmp	r3, #1
 800552a:	d105      	bne.n	8005538 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800552c:	4b7b      	ldr	r3, [pc, #492]	@ (800571c <HAL_RCC_OscConfig+0x784>)
 800552e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005530:	4a7a      	ldr	r2, [pc, #488]	@ (800571c <HAL_RCC_OscConfig+0x784>)
 8005532:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005536:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	f003 0320 	and.w	r3, r3, #32
 8005540:	2b00      	cmp	r3, #0
 8005542:	d03c      	beq.n	80055be <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005548:	2b00      	cmp	r3, #0
 800554a:	d01c      	beq.n	8005586 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800554c:	4b73      	ldr	r3, [pc, #460]	@ (800571c <HAL_RCC_OscConfig+0x784>)
 800554e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005552:	4a72      	ldr	r2, [pc, #456]	@ (800571c <HAL_RCC_OscConfig+0x784>)
 8005554:	f043 0301 	orr.w	r3, r3, #1
 8005558:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800555c:	f7fd ffe8 	bl	8003530 <HAL_GetTick>
 8005560:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005562:	e008      	b.n	8005576 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005564:	f7fd ffe4 	bl	8003530 <HAL_GetTick>
 8005568:	4602      	mov	r2, r0
 800556a:	693b      	ldr	r3, [r7, #16]
 800556c:	1ad3      	subs	r3, r2, r3
 800556e:	2b02      	cmp	r3, #2
 8005570:	d901      	bls.n	8005576 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8005572:	2303      	movs	r3, #3
 8005574:	e122      	b.n	80057bc <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005576:	4b69      	ldr	r3, [pc, #420]	@ (800571c <HAL_RCC_OscConfig+0x784>)
 8005578:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800557c:	f003 0302 	and.w	r3, r3, #2
 8005580:	2b00      	cmp	r3, #0
 8005582:	d0ef      	beq.n	8005564 <HAL_RCC_OscConfig+0x5cc>
 8005584:	e01b      	b.n	80055be <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005586:	4b65      	ldr	r3, [pc, #404]	@ (800571c <HAL_RCC_OscConfig+0x784>)
 8005588:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800558c:	4a63      	ldr	r2, [pc, #396]	@ (800571c <HAL_RCC_OscConfig+0x784>)
 800558e:	f023 0301 	bic.w	r3, r3, #1
 8005592:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005596:	f7fd ffcb 	bl	8003530 <HAL_GetTick>
 800559a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800559c:	e008      	b.n	80055b0 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800559e:	f7fd ffc7 	bl	8003530 <HAL_GetTick>
 80055a2:	4602      	mov	r2, r0
 80055a4:	693b      	ldr	r3, [r7, #16]
 80055a6:	1ad3      	subs	r3, r2, r3
 80055a8:	2b02      	cmp	r3, #2
 80055aa:	d901      	bls.n	80055b0 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 80055ac:	2303      	movs	r3, #3
 80055ae:	e105      	b.n	80057bc <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80055b0:	4b5a      	ldr	r3, [pc, #360]	@ (800571c <HAL_RCC_OscConfig+0x784>)
 80055b2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80055b6:	f003 0302 	and.w	r3, r3, #2
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	d1ef      	bne.n	800559e <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	f000 80f9 	beq.w	80057ba <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055cc:	2b02      	cmp	r3, #2
 80055ce:	f040 80cf 	bne.w	8005770 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80055d2:	4b52      	ldr	r3, [pc, #328]	@ (800571c <HAL_RCC_OscConfig+0x784>)
 80055d4:	68db      	ldr	r3, [r3, #12]
 80055d6:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80055d8:	697b      	ldr	r3, [r7, #20]
 80055da:	f003 0203 	and.w	r2, r3, #3
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80055e2:	429a      	cmp	r2, r3
 80055e4:	d12c      	bne.n	8005640 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80055e6:	697b      	ldr	r3, [r7, #20]
 80055e8:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80055f0:	3b01      	subs	r3, #1
 80055f2:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80055f4:	429a      	cmp	r2, r3
 80055f6:	d123      	bne.n	8005640 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80055f8:	697b      	ldr	r3, [r7, #20]
 80055fa:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005602:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005604:	429a      	cmp	r2, r3
 8005606:	d11b      	bne.n	8005640 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005608:	697b      	ldr	r3, [r7, #20]
 800560a:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005612:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005614:	429a      	cmp	r2, r3
 8005616:	d113      	bne.n	8005640 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005618:	697b      	ldr	r3, [r7, #20]
 800561a:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005622:	085b      	lsrs	r3, r3, #1
 8005624:	3b01      	subs	r3, #1
 8005626:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005628:	429a      	cmp	r2, r3
 800562a:	d109      	bne.n	8005640 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800562c:	697b      	ldr	r3, [r7, #20]
 800562e:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005636:	085b      	lsrs	r3, r3, #1
 8005638:	3b01      	subs	r3, #1
 800563a:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800563c:	429a      	cmp	r2, r3
 800563e:	d071      	beq.n	8005724 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005640:	69bb      	ldr	r3, [r7, #24]
 8005642:	2b0c      	cmp	r3, #12
 8005644:	d068      	beq.n	8005718 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8005646:	4b35      	ldr	r3, [pc, #212]	@ (800571c <HAL_RCC_OscConfig+0x784>)
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800564e:	2b00      	cmp	r3, #0
 8005650:	d105      	bne.n	800565e <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8005652:	4b32      	ldr	r3, [pc, #200]	@ (800571c <HAL_RCC_OscConfig+0x784>)
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800565a:	2b00      	cmp	r3, #0
 800565c:	d001      	beq.n	8005662 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 800565e:	2301      	movs	r3, #1
 8005660:	e0ac      	b.n	80057bc <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8005662:	4b2e      	ldr	r3, [pc, #184]	@ (800571c <HAL_RCC_OscConfig+0x784>)
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	4a2d      	ldr	r2, [pc, #180]	@ (800571c <HAL_RCC_OscConfig+0x784>)
 8005668:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800566c:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800566e:	f7fd ff5f 	bl	8003530 <HAL_GetTick>
 8005672:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005674:	e008      	b.n	8005688 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005676:	f7fd ff5b 	bl	8003530 <HAL_GetTick>
 800567a:	4602      	mov	r2, r0
 800567c:	693b      	ldr	r3, [r7, #16]
 800567e:	1ad3      	subs	r3, r2, r3
 8005680:	2b02      	cmp	r3, #2
 8005682:	d901      	bls.n	8005688 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8005684:	2303      	movs	r3, #3
 8005686:	e099      	b.n	80057bc <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005688:	4b24      	ldr	r3, [pc, #144]	@ (800571c <HAL_RCC_OscConfig+0x784>)
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005690:	2b00      	cmp	r3, #0
 8005692:	d1f0      	bne.n	8005676 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005694:	4b21      	ldr	r3, [pc, #132]	@ (800571c <HAL_RCC_OscConfig+0x784>)
 8005696:	68da      	ldr	r2, [r3, #12]
 8005698:	4b21      	ldr	r3, [pc, #132]	@ (8005720 <HAL_RCC_OscConfig+0x788>)
 800569a:	4013      	ands	r3, r2
 800569c:	687a      	ldr	r2, [r7, #4]
 800569e:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80056a0:	687a      	ldr	r2, [r7, #4]
 80056a2:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80056a4:	3a01      	subs	r2, #1
 80056a6:	0112      	lsls	r2, r2, #4
 80056a8:	4311      	orrs	r1, r2
 80056aa:	687a      	ldr	r2, [r7, #4]
 80056ac:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80056ae:	0212      	lsls	r2, r2, #8
 80056b0:	4311      	orrs	r1, r2
 80056b2:	687a      	ldr	r2, [r7, #4]
 80056b4:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80056b6:	0852      	lsrs	r2, r2, #1
 80056b8:	3a01      	subs	r2, #1
 80056ba:	0552      	lsls	r2, r2, #21
 80056bc:	4311      	orrs	r1, r2
 80056be:	687a      	ldr	r2, [r7, #4]
 80056c0:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80056c2:	0852      	lsrs	r2, r2, #1
 80056c4:	3a01      	subs	r2, #1
 80056c6:	0652      	lsls	r2, r2, #25
 80056c8:	4311      	orrs	r1, r2
 80056ca:	687a      	ldr	r2, [r7, #4]
 80056cc:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80056ce:	06d2      	lsls	r2, r2, #27
 80056d0:	430a      	orrs	r2, r1
 80056d2:	4912      	ldr	r1, [pc, #72]	@ (800571c <HAL_RCC_OscConfig+0x784>)
 80056d4:	4313      	orrs	r3, r2
 80056d6:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80056d8:	4b10      	ldr	r3, [pc, #64]	@ (800571c <HAL_RCC_OscConfig+0x784>)
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	4a0f      	ldr	r2, [pc, #60]	@ (800571c <HAL_RCC_OscConfig+0x784>)
 80056de:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80056e2:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80056e4:	4b0d      	ldr	r3, [pc, #52]	@ (800571c <HAL_RCC_OscConfig+0x784>)
 80056e6:	68db      	ldr	r3, [r3, #12]
 80056e8:	4a0c      	ldr	r2, [pc, #48]	@ (800571c <HAL_RCC_OscConfig+0x784>)
 80056ea:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80056ee:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80056f0:	f7fd ff1e 	bl	8003530 <HAL_GetTick>
 80056f4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80056f6:	e008      	b.n	800570a <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80056f8:	f7fd ff1a 	bl	8003530 <HAL_GetTick>
 80056fc:	4602      	mov	r2, r0
 80056fe:	693b      	ldr	r3, [r7, #16]
 8005700:	1ad3      	subs	r3, r2, r3
 8005702:	2b02      	cmp	r3, #2
 8005704:	d901      	bls.n	800570a <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8005706:	2303      	movs	r3, #3
 8005708:	e058      	b.n	80057bc <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800570a:	4b04      	ldr	r3, [pc, #16]	@ (800571c <HAL_RCC_OscConfig+0x784>)
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005712:	2b00      	cmp	r3, #0
 8005714:	d0f0      	beq.n	80056f8 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005716:	e050      	b.n	80057ba <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8005718:	2301      	movs	r3, #1
 800571a:	e04f      	b.n	80057bc <HAL_RCC_OscConfig+0x824>
 800571c:	40021000 	.word	0x40021000
 8005720:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005724:	4b27      	ldr	r3, [pc, #156]	@ (80057c4 <HAL_RCC_OscConfig+0x82c>)
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800572c:	2b00      	cmp	r3, #0
 800572e:	d144      	bne.n	80057ba <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8005730:	4b24      	ldr	r3, [pc, #144]	@ (80057c4 <HAL_RCC_OscConfig+0x82c>)
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	4a23      	ldr	r2, [pc, #140]	@ (80057c4 <HAL_RCC_OscConfig+0x82c>)
 8005736:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800573a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800573c:	4b21      	ldr	r3, [pc, #132]	@ (80057c4 <HAL_RCC_OscConfig+0x82c>)
 800573e:	68db      	ldr	r3, [r3, #12]
 8005740:	4a20      	ldr	r2, [pc, #128]	@ (80057c4 <HAL_RCC_OscConfig+0x82c>)
 8005742:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005746:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005748:	f7fd fef2 	bl	8003530 <HAL_GetTick>
 800574c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800574e:	e008      	b.n	8005762 <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005750:	f7fd feee 	bl	8003530 <HAL_GetTick>
 8005754:	4602      	mov	r2, r0
 8005756:	693b      	ldr	r3, [r7, #16]
 8005758:	1ad3      	subs	r3, r2, r3
 800575a:	2b02      	cmp	r3, #2
 800575c:	d901      	bls.n	8005762 <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 800575e:	2303      	movs	r3, #3
 8005760:	e02c      	b.n	80057bc <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005762:	4b18      	ldr	r3, [pc, #96]	@ (80057c4 <HAL_RCC_OscConfig+0x82c>)
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800576a:	2b00      	cmp	r3, #0
 800576c:	d0f0      	beq.n	8005750 <HAL_RCC_OscConfig+0x7b8>
 800576e:	e024      	b.n	80057ba <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005770:	69bb      	ldr	r3, [r7, #24]
 8005772:	2b0c      	cmp	r3, #12
 8005774:	d01f      	beq.n	80057b6 <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005776:	4b13      	ldr	r3, [pc, #76]	@ (80057c4 <HAL_RCC_OscConfig+0x82c>)
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	4a12      	ldr	r2, [pc, #72]	@ (80057c4 <HAL_RCC_OscConfig+0x82c>)
 800577c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005780:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005782:	f7fd fed5 	bl	8003530 <HAL_GetTick>
 8005786:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005788:	e008      	b.n	800579c <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800578a:	f7fd fed1 	bl	8003530 <HAL_GetTick>
 800578e:	4602      	mov	r2, r0
 8005790:	693b      	ldr	r3, [r7, #16]
 8005792:	1ad3      	subs	r3, r2, r3
 8005794:	2b02      	cmp	r3, #2
 8005796:	d901      	bls.n	800579c <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8005798:	2303      	movs	r3, #3
 800579a:	e00f      	b.n	80057bc <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800579c:	4b09      	ldr	r3, [pc, #36]	@ (80057c4 <HAL_RCC_OscConfig+0x82c>)
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d1f0      	bne.n	800578a <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80057a8:	4b06      	ldr	r3, [pc, #24]	@ (80057c4 <HAL_RCC_OscConfig+0x82c>)
 80057aa:	68da      	ldr	r2, [r3, #12]
 80057ac:	4905      	ldr	r1, [pc, #20]	@ (80057c4 <HAL_RCC_OscConfig+0x82c>)
 80057ae:	4b06      	ldr	r3, [pc, #24]	@ (80057c8 <HAL_RCC_OscConfig+0x830>)
 80057b0:	4013      	ands	r3, r2
 80057b2:	60cb      	str	r3, [r1, #12]
 80057b4:	e001      	b.n	80057ba <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80057b6:	2301      	movs	r3, #1
 80057b8:	e000      	b.n	80057bc <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 80057ba:	2300      	movs	r3, #0
}
 80057bc:	4618      	mov	r0, r3
 80057be:	3720      	adds	r7, #32
 80057c0:	46bd      	mov	sp, r7
 80057c2:	bd80      	pop	{r7, pc}
 80057c4:	40021000 	.word	0x40021000
 80057c8:	feeefffc 	.word	0xfeeefffc

080057cc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80057cc:	b580      	push	{r7, lr}
 80057ce:	b086      	sub	sp, #24
 80057d0:	af00      	add	r7, sp, #0
 80057d2:	6078      	str	r0, [r7, #4]
 80057d4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80057d6:	2300      	movs	r3, #0
 80057d8:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d101      	bne.n	80057e4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80057e0:	2301      	movs	r3, #1
 80057e2:	e11d      	b.n	8005a20 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80057e4:	4b90      	ldr	r3, [pc, #576]	@ (8005a28 <HAL_RCC_ClockConfig+0x25c>)
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	f003 030f 	and.w	r3, r3, #15
 80057ec:	683a      	ldr	r2, [r7, #0]
 80057ee:	429a      	cmp	r2, r3
 80057f0:	d910      	bls.n	8005814 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80057f2:	4b8d      	ldr	r3, [pc, #564]	@ (8005a28 <HAL_RCC_ClockConfig+0x25c>)
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	f023 020f 	bic.w	r2, r3, #15
 80057fa:	498b      	ldr	r1, [pc, #556]	@ (8005a28 <HAL_RCC_ClockConfig+0x25c>)
 80057fc:	683b      	ldr	r3, [r7, #0]
 80057fe:	4313      	orrs	r3, r2
 8005800:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005802:	4b89      	ldr	r3, [pc, #548]	@ (8005a28 <HAL_RCC_ClockConfig+0x25c>)
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	f003 030f 	and.w	r3, r3, #15
 800580a:	683a      	ldr	r2, [r7, #0]
 800580c:	429a      	cmp	r2, r3
 800580e:	d001      	beq.n	8005814 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005810:	2301      	movs	r3, #1
 8005812:	e105      	b.n	8005a20 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	f003 0302 	and.w	r3, r3, #2
 800581c:	2b00      	cmp	r3, #0
 800581e:	d010      	beq.n	8005842 <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	689a      	ldr	r2, [r3, #8]
 8005824:	4b81      	ldr	r3, [pc, #516]	@ (8005a2c <HAL_RCC_ClockConfig+0x260>)
 8005826:	689b      	ldr	r3, [r3, #8]
 8005828:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800582c:	429a      	cmp	r2, r3
 800582e:	d908      	bls.n	8005842 <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005830:	4b7e      	ldr	r3, [pc, #504]	@ (8005a2c <HAL_RCC_ClockConfig+0x260>)
 8005832:	689b      	ldr	r3, [r3, #8]
 8005834:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	689b      	ldr	r3, [r3, #8]
 800583c:	497b      	ldr	r1, [pc, #492]	@ (8005a2c <HAL_RCC_ClockConfig+0x260>)
 800583e:	4313      	orrs	r3, r2
 8005840:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	f003 0301 	and.w	r3, r3, #1
 800584a:	2b00      	cmp	r3, #0
 800584c:	d079      	beq.n	8005942 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	685b      	ldr	r3, [r3, #4]
 8005852:	2b03      	cmp	r3, #3
 8005854:	d11e      	bne.n	8005894 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005856:	4b75      	ldr	r3, [pc, #468]	@ (8005a2c <HAL_RCC_ClockConfig+0x260>)
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800585e:	2b00      	cmp	r3, #0
 8005860:	d101      	bne.n	8005866 <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 8005862:	2301      	movs	r3, #1
 8005864:	e0dc      	b.n	8005a20 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8005866:	f000 fa09 	bl	8005c7c <RCC_GetSysClockFreqFromPLLSource>
 800586a:	4603      	mov	r3, r0
 800586c:	4a70      	ldr	r2, [pc, #448]	@ (8005a30 <HAL_RCC_ClockConfig+0x264>)
 800586e:	4293      	cmp	r3, r2
 8005870:	d946      	bls.n	8005900 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8005872:	4b6e      	ldr	r3, [pc, #440]	@ (8005a2c <HAL_RCC_ClockConfig+0x260>)
 8005874:	689b      	ldr	r3, [r3, #8]
 8005876:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800587a:	2b00      	cmp	r3, #0
 800587c:	d140      	bne.n	8005900 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800587e:	4b6b      	ldr	r3, [pc, #428]	@ (8005a2c <HAL_RCC_ClockConfig+0x260>)
 8005880:	689b      	ldr	r3, [r3, #8]
 8005882:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005886:	4a69      	ldr	r2, [pc, #420]	@ (8005a2c <HAL_RCC_ClockConfig+0x260>)
 8005888:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800588c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800588e:	2380      	movs	r3, #128	@ 0x80
 8005890:	617b      	str	r3, [r7, #20]
 8005892:	e035      	b.n	8005900 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	685b      	ldr	r3, [r3, #4]
 8005898:	2b02      	cmp	r3, #2
 800589a:	d107      	bne.n	80058ac <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800589c:	4b63      	ldr	r3, [pc, #396]	@ (8005a2c <HAL_RCC_ClockConfig+0x260>)
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	d115      	bne.n	80058d4 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80058a8:	2301      	movs	r3, #1
 80058aa:	e0b9      	b.n	8005a20 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	685b      	ldr	r3, [r3, #4]
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	d107      	bne.n	80058c4 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80058b4:	4b5d      	ldr	r3, [pc, #372]	@ (8005a2c <HAL_RCC_ClockConfig+0x260>)
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	f003 0302 	and.w	r3, r3, #2
 80058bc:	2b00      	cmp	r3, #0
 80058be:	d109      	bne.n	80058d4 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80058c0:	2301      	movs	r3, #1
 80058c2:	e0ad      	b.n	8005a20 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80058c4:	4b59      	ldr	r3, [pc, #356]	@ (8005a2c <HAL_RCC_ClockConfig+0x260>)
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d101      	bne.n	80058d4 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80058d0:	2301      	movs	r3, #1
 80058d2:	e0a5      	b.n	8005a20 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 80058d4:	f000 f8b4 	bl	8005a40 <HAL_RCC_GetSysClockFreq>
 80058d8:	4603      	mov	r3, r0
 80058da:	4a55      	ldr	r2, [pc, #340]	@ (8005a30 <HAL_RCC_ClockConfig+0x264>)
 80058dc:	4293      	cmp	r3, r2
 80058de:	d90f      	bls.n	8005900 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 80058e0:	4b52      	ldr	r3, [pc, #328]	@ (8005a2c <HAL_RCC_ClockConfig+0x260>)
 80058e2:	689b      	ldr	r3, [r3, #8]
 80058e4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	d109      	bne.n	8005900 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80058ec:	4b4f      	ldr	r3, [pc, #316]	@ (8005a2c <HAL_RCC_ClockConfig+0x260>)
 80058ee:	689b      	ldr	r3, [r3, #8]
 80058f0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80058f4:	4a4d      	ldr	r2, [pc, #308]	@ (8005a2c <HAL_RCC_ClockConfig+0x260>)
 80058f6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80058fa:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80058fc:	2380      	movs	r3, #128	@ 0x80
 80058fe:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005900:	4b4a      	ldr	r3, [pc, #296]	@ (8005a2c <HAL_RCC_ClockConfig+0x260>)
 8005902:	689b      	ldr	r3, [r3, #8]
 8005904:	f023 0203 	bic.w	r2, r3, #3
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	685b      	ldr	r3, [r3, #4]
 800590c:	4947      	ldr	r1, [pc, #284]	@ (8005a2c <HAL_RCC_ClockConfig+0x260>)
 800590e:	4313      	orrs	r3, r2
 8005910:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005912:	f7fd fe0d 	bl	8003530 <HAL_GetTick>
 8005916:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005918:	e00a      	b.n	8005930 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800591a:	f7fd fe09 	bl	8003530 <HAL_GetTick>
 800591e:	4602      	mov	r2, r0
 8005920:	693b      	ldr	r3, [r7, #16]
 8005922:	1ad3      	subs	r3, r2, r3
 8005924:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005928:	4293      	cmp	r3, r2
 800592a:	d901      	bls.n	8005930 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 800592c:	2303      	movs	r3, #3
 800592e:	e077      	b.n	8005a20 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005930:	4b3e      	ldr	r3, [pc, #248]	@ (8005a2c <HAL_RCC_ClockConfig+0x260>)
 8005932:	689b      	ldr	r3, [r3, #8]
 8005934:	f003 020c 	and.w	r2, r3, #12
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	685b      	ldr	r3, [r3, #4]
 800593c:	009b      	lsls	r3, r3, #2
 800593e:	429a      	cmp	r2, r3
 8005940:	d1eb      	bne.n	800591a <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 8005942:	697b      	ldr	r3, [r7, #20]
 8005944:	2b80      	cmp	r3, #128	@ 0x80
 8005946:	d105      	bne.n	8005954 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8005948:	4b38      	ldr	r3, [pc, #224]	@ (8005a2c <HAL_RCC_ClockConfig+0x260>)
 800594a:	689b      	ldr	r3, [r3, #8]
 800594c:	4a37      	ldr	r2, [pc, #220]	@ (8005a2c <HAL_RCC_ClockConfig+0x260>)
 800594e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005952:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	f003 0302 	and.w	r3, r3, #2
 800595c:	2b00      	cmp	r3, #0
 800595e:	d010      	beq.n	8005982 <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	689a      	ldr	r2, [r3, #8]
 8005964:	4b31      	ldr	r3, [pc, #196]	@ (8005a2c <HAL_RCC_ClockConfig+0x260>)
 8005966:	689b      	ldr	r3, [r3, #8]
 8005968:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800596c:	429a      	cmp	r2, r3
 800596e:	d208      	bcs.n	8005982 <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005970:	4b2e      	ldr	r3, [pc, #184]	@ (8005a2c <HAL_RCC_ClockConfig+0x260>)
 8005972:	689b      	ldr	r3, [r3, #8]
 8005974:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	689b      	ldr	r3, [r3, #8]
 800597c:	492b      	ldr	r1, [pc, #172]	@ (8005a2c <HAL_RCC_ClockConfig+0x260>)
 800597e:	4313      	orrs	r3, r2
 8005980:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005982:	4b29      	ldr	r3, [pc, #164]	@ (8005a28 <HAL_RCC_ClockConfig+0x25c>)
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	f003 030f 	and.w	r3, r3, #15
 800598a:	683a      	ldr	r2, [r7, #0]
 800598c:	429a      	cmp	r2, r3
 800598e:	d210      	bcs.n	80059b2 <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005990:	4b25      	ldr	r3, [pc, #148]	@ (8005a28 <HAL_RCC_ClockConfig+0x25c>)
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	f023 020f 	bic.w	r2, r3, #15
 8005998:	4923      	ldr	r1, [pc, #140]	@ (8005a28 <HAL_RCC_ClockConfig+0x25c>)
 800599a:	683b      	ldr	r3, [r7, #0]
 800599c:	4313      	orrs	r3, r2
 800599e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80059a0:	4b21      	ldr	r3, [pc, #132]	@ (8005a28 <HAL_RCC_ClockConfig+0x25c>)
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	f003 030f 	and.w	r3, r3, #15
 80059a8:	683a      	ldr	r2, [r7, #0]
 80059aa:	429a      	cmp	r2, r3
 80059ac:	d001      	beq.n	80059b2 <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 80059ae:	2301      	movs	r3, #1
 80059b0:	e036      	b.n	8005a20 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	f003 0304 	and.w	r3, r3, #4
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d008      	beq.n	80059d0 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80059be:	4b1b      	ldr	r3, [pc, #108]	@ (8005a2c <HAL_RCC_ClockConfig+0x260>)
 80059c0:	689b      	ldr	r3, [r3, #8]
 80059c2:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	68db      	ldr	r3, [r3, #12]
 80059ca:	4918      	ldr	r1, [pc, #96]	@ (8005a2c <HAL_RCC_ClockConfig+0x260>)
 80059cc:	4313      	orrs	r3, r2
 80059ce:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	f003 0308 	and.w	r3, r3, #8
 80059d8:	2b00      	cmp	r3, #0
 80059da:	d009      	beq.n	80059f0 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80059dc:	4b13      	ldr	r3, [pc, #76]	@ (8005a2c <HAL_RCC_ClockConfig+0x260>)
 80059de:	689b      	ldr	r3, [r3, #8]
 80059e0:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	691b      	ldr	r3, [r3, #16]
 80059e8:	00db      	lsls	r3, r3, #3
 80059ea:	4910      	ldr	r1, [pc, #64]	@ (8005a2c <HAL_RCC_ClockConfig+0x260>)
 80059ec:	4313      	orrs	r3, r2
 80059ee:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80059f0:	f000 f826 	bl	8005a40 <HAL_RCC_GetSysClockFreq>
 80059f4:	4602      	mov	r2, r0
 80059f6:	4b0d      	ldr	r3, [pc, #52]	@ (8005a2c <HAL_RCC_ClockConfig+0x260>)
 80059f8:	689b      	ldr	r3, [r3, #8]
 80059fa:	091b      	lsrs	r3, r3, #4
 80059fc:	f003 030f 	and.w	r3, r3, #15
 8005a00:	490c      	ldr	r1, [pc, #48]	@ (8005a34 <HAL_RCC_ClockConfig+0x268>)
 8005a02:	5ccb      	ldrb	r3, [r1, r3]
 8005a04:	f003 031f 	and.w	r3, r3, #31
 8005a08:	fa22 f303 	lsr.w	r3, r2, r3
 8005a0c:	4a0a      	ldr	r2, [pc, #40]	@ (8005a38 <HAL_RCC_ClockConfig+0x26c>)
 8005a0e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8005a10:	4b0a      	ldr	r3, [pc, #40]	@ (8005a3c <HAL_RCC_ClockConfig+0x270>)
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	4618      	mov	r0, r3
 8005a16:	f7fd fd3b 	bl	8003490 <HAL_InitTick>
 8005a1a:	4603      	mov	r3, r0
 8005a1c:	73fb      	strb	r3, [r7, #15]

  return status;
 8005a1e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a20:	4618      	mov	r0, r3
 8005a22:	3718      	adds	r7, #24
 8005a24:	46bd      	mov	sp, r7
 8005a26:	bd80      	pop	{r7, pc}
 8005a28:	40022000 	.word	0x40022000
 8005a2c:	40021000 	.word	0x40021000
 8005a30:	04c4b400 	.word	0x04c4b400
 8005a34:	08075a74 	.word	0x08075a74
 8005a38:	20040088 	.word	0x20040088
 8005a3c:	2004009c 	.word	0x2004009c

08005a40 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005a40:	b480      	push	{r7}
 8005a42:	b089      	sub	sp, #36	@ 0x24
 8005a44:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8005a46:	2300      	movs	r3, #0
 8005a48:	61fb      	str	r3, [r7, #28]
 8005a4a:	2300      	movs	r3, #0
 8005a4c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005a4e:	4b3e      	ldr	r3, [pc, #248]	@ (8005b48 <HAL_RCC_GetSysClockFreq+0x108>)
 8005a50:	689b      	ldr	r3, [r3, #8]
 8005a52:	f003 030c 	and.w	r3, r3, #12
 8005a56:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005a58:	4b3b      	ldr	r3, [pc, #236]	@ (8005b48 <HAL_RCC_GetSysClockFreq+0x108>)
 8005a5a:	68db      	ldr	r3, [r3, #12]
 8005a5c:	f003 0303 	and.w	r3, r3, #3
 8005a60:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8005a62:	693b      	ldr	r3, [r7, #16]
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	d005      	beq.n	8005a74 <HAL_RCC_GetSysClockFreq+0x34>
 8005a68:	693b      	ldr	r3, [r7, #16]
 8005a6a:	2b0c      	cmp	r3, #12
 8005a6c:	d121      	bne.n	8005ab2 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	2b01      	cmp	r3, #1
 8005a72:	d11e      	bne.n	8005ab2 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8005a74:	4b34      	ldr	r3, [pc, #208]	@ (8005b48 <HAL_RCC_GetSysClockFreq+0x108>)
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	f003 0308 	and.w	r3, r3, #8
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	d107      	bne.n	8005a90 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8005a80:	4b31      	ldr	r3, [pc, #196]	@ (8005b48 <HAL_RCC_GetSysClockFreq+0x108>)
 8005a82:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005a86:	0a1b      	lsrs	r3, r3, #8
 8005a88:	f003 030f 	and.w	r3, r3, #15
 8005a8c:	61fb      	str	r3, [r7, #28]
 8005a8e:	e005      	b.n	8005a9c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8005a90:	4b2d      	ldr	r3, [pc, #180]	@ (8005b48 <HAL_RCC_GetSysClockFreq+0x108>)
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	091b      	lsrs	r3, r3, #4
 8005a96:	f003 030f 	and.w	r3, r3, #15
 8005a9a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8005a9c:	4a2b      	ldr	r2, [pc, #172]	@ (8005b4c <HAL_RCC_GetSysClockFreq+0x10c>)
 8005a9e:	69fb      	ldr	r3, [r7, #28]
 8005aa0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005aa4:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005aa6:	693b      	ldr	r3, [r7, #16]
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	d10d      	bne.n	8005ac8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8005aac:	69fb      	ldr	r3, [r7, #28]
 8005aae:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005ab0:	e00a      	b.n	8005ac8 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8005ab2:	693b      	ldr	r3, [r7, #16]
 8005ab4:	2b04      	cmp	r3, #4
 8005ab6:	d102      	bne.n	8005abe <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005ab8:	4b25      	ldr	r3, [pc, #148]	@ (8005b50 <HAL_RCC_GetSysClockFreq+0x110>)
 8005aba:	61bb      	str	r3, [r7, #24]
 8005abc:	e004      	b.n	8005ac8 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8005abe:	693b      	ldr	r3, [r7, #16]
 8005ac0:	2b08      	cmp	r3, #8
 8005ac2:	d101      	bne.n	8005ac8 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005ac4:	4b23      	ldr	r3, [pc, #140]	@ (8005b54 <HAL_RCC_GetSysClockFreq+0x114>)
 8005ac6:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8005ac8:	693b      	ldr	r3, [r7, #16]
 8005aca:	2b0c      	cmp	r3, #12
 8005acc:	d134      	bne.n	8005b38 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005ace:	4b1e      	ldr	r3, [pc, #120]	@ (8005b48 <HAL_RCC_GetSysClockFreq+0x108>)
 8005ad0:	68db      	ldr	r3, [r3, #12]
 8005ad2:	f003 0303 	and.w	r3, r3, #3
 8005ad6:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005ad8:	68bb      	ldr	r3, [r7, #8]
 8005ada:	2b02      	cmp	r3, #2
 8005adc:	d003      	beq.n	8005ae6 <HAL_RCC_GetSysClockFreq+0xa6>
 8005ade:	68bb      	ldr	r3, [r7, #8]
 8005ae0:	2b03      	cmp	r3, #3
 8005ae2:	d003      	beq.n	8005aec <HAL_RCC_GetSysClockFreq+0xac>
 8005ae4:	e005      	b.n	8005af2 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8005ae6:	4b1a      	ldr	r3, [pc, #104]	@ (8005b50 <HAL_RCC_GetSysClockFreq+0x110>)
 8005ae8:	617b      	str	r3, [r7, #20]
      break;
 8005aea:	e005      	b.n	8005af8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8005aec:	4b19      	ldr	r3, [pc, #100]	@ (8005b54 <HAL_RCC_GetSysClockFreq+0x114>)
 8005aee:	617b      	str	r3, [r7, #20]
      break;
 8005af0:	e002      	b.n	8005af8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8005af2:	69fb      	ldr	r3, [r7, #28]
 8005af4:	617b      	str	r3, [r7, #20]
      break;
 8005af6:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005af8:	4b13      	ldr	r3, [pc, #76]	@ (8005b48 <HAL_RCC_GetSysClockFreq+0x108>)
 8005afa:	68db      	ldr	r3, [r3, #12]
 8005afc:	091b      	lsrs	r3, r3, #4
 8005afe:	f003 030f 	and.w	r3, r3, #15
 8005b02:	3301      	adds	r3, #1
 8005b04:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8005b06:	4b10      	ldr	r3, [pc, #64]	@ (8005b48 <HAL_RCC_GetSysClockFreq+0x108>)
 8005b08:	68db      	ldr	r3, [r3, #12]
 8005b0a:	0a1b      	lsrs	r3, r3, #8
 8005b0c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005b10:	697a      	ldr	r2, [r7, #20]
 8005b12:	fb03 f202 	mul.w	r2, r3, r2
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	fbb2 f3f3 	udiv	r3, r2, r3
 8005b1c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005b1e:	4b0a      	ldr	r3, [pc, #40]	@ (8005b48 <HAL_RCC_GetSysClockFreq+0x108>)
 8005b20:	68db      	ldr	r3, [r3, #12]
 8005b22:	0e5b      	lsrs	r3, r3, #25
 8005b24:	f003 0303 	and.w	r3, r3, #3
 8005b28:	3301      	adds	r3, #1
 8005b2a:	005b      	lsls	r3, r3, #1
 8005b2c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8005b2e:	697a      	ldr	r2, [r7, #20]
 8005b30:	683b      	ldr	r3, [r7, #0]
 8005b32:	fbb2 f3f3 	udiv	r3, r2, r3
 8005b36:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8005b38:	69bb      	ldr	r3, [r7, #24]
}
 8005b3a:	4618      	mov	r0, r3
 8005b3c:	3724      	adds	r7, #36	@ 0x24
 8005b3e:	46bd      	mov	sp, r7
 8005b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b44:	4770      	bx	lr
 8005b46:	bf00      	nop
 8005b48:	40021000 	.word	0x40021000
 8005b4c:	08075a8c 	.word	0x08075a8c
 8005b50:	00f42400 	.word	0x00f42400
 8005b54:	007a1200 	.word	0x007a1200

08005b58 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005b58:	b480      	push	{r7}
 8005b5a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005b5c:	4b03      	ldr	r3, [pc, #12]	@ (8005b6c <HAL_RCC_GetHCLKFreq+0x14>)
 8005b5e:	681b      	ldr	r3, [r3, #0]
}
 8005b60:	4618      	mov	r0, r3
 8005b62:	46bd      	mov	sp, r7
 8005b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b68:	4770      	bx	lr
 8005b6a:	bf00      	nop
 8005b6c:	20040088 	.word	0x20040088

08005b70 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005b70:	b580      	push	{r7, lr}
 8005b72:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005b74:	f7ff fff0 	bl	8005b58 <HAL_RCC_GetHCLKFreq>
 8005b78:	4602      	mov	r2, r0
 8005b7a:	4b06      	ldr	r3, [pc, #24]	@ (8005b94 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005b7c:	689b      	ldr	r3, [r3, #8]
 8005b7e:	0a1b      	lsrs	r3, r3, #8
 8005b80:	f003 0307 	and.w	r3, r3, #7
 8005b84:	4904      	ldr	r1, [pc, #16]	@ (8005b98 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005b86:	5ccb      	ldrb	r3, [r1, r3]
 8005b88:	f003 031f 	and.w	r3, r3, #31
 8005b8c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005b90:	4618      	mov	r0, r3
 8005b92:	bd80      	pop	{r7, pc}
 8005b94:	40021000 	.word	0x40021000
 8005b98:	08075a84 	.word	0x08075a84

08005b9c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005b9c:	b580      	push	{r7, lr}
 8005b9e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005ba0:	f7ff ffda 	bl	8005b58 <HAL_RCC_GetHCLKFreq>
 8005ba4:	4602      	mov	r2, r0
 8005ba6:	4b06      	ldr	r3, [pc, #24]	@ (8005bc0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005ba8:	689b      	ldr	r3, [r3, #8]
 8005baa:	0adb      	lsrs	r3, r3, #11
 8005bac:	f003 0307 	and.w	r3, r3, #7
 8005bb0:	4904      	ldr	r1, [pc, #16]	@ (8005bc4 <HAL_RCC_GetPCLK2Freq+0x28>)
 8005bb2:	5ccb      	ldrb	r3, [r1, r3]
 8005bb4:	f003 031f 	and.w	r3, r3, #31
 8005bb8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005bbc:	4618      	mov	r0, r3
 8005bbe:	bd80      	pop	{r7, pc}
 8005bc0:	40021000 	.word	0x40021000
 8005bc4:	08075a84 	.word	0x08075a84

08005bc8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8005bc8:	b580      	push	{r7, lr}
 8005bca:	b086      	sub	sp, #24
 8005bcc:	af00      	add	r7, sp, #0
 8005bce:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8005bd0:	2300      	movs	r3, #0
 8005bd2:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8005bd4:	4b27      	ldr	r3, [pc, #156]	@ (8005c74 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005bd6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005bd8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	d003      	beq.n	8005be8 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8005be0:	f7ff f906 	bl	8004df0 <HAL_PWREx_GetVoltageRange>
 8005be4:	6178      	str	r0, [r7, #20]
 8005be6:	e014      	b.n	8005c12 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8005be8:	4b22      	ldr	r3, [pc, #136]	@ (8005c74 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005bea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005bec:	4a21      	ldr	r2, [pc, #132]	@ (8005c74 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005bee:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005bf2:	6593      	str	r3, [r2, #88]	@ 0x58
 8005bf4:	4b1f      	ldr	r3, [pc, #124]	@ (8005c74 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005bf6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005bf8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005bfc:	60fb      	str	r3, [r7, #12]
 8005bfe:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8005c00:	f7ff f8f6 	bl	8004df0 <HAL_PWREx_GetVoltageRange>
 8005c04:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8005c06:	4b1b      	ldr	r3, [pc, #108]	@ (8005c74 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005c08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c0a:	4a1a      	ldr	r2, [pc, #104]	@ (8005c74 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005c0c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005c10:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005c12:	697b      	ldr	r3, [r7, #20]
 8005c14:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005c18:	d10b      	bne.n	8005c32 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	2b80      	cmp	r3, #128	@ 0x80
 8005c1e:	d913      	bls.n	8005c48 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	2ba0      	cmp	r3, #160	@ 0xa0
 8005c24:	d902      	bls.n	8005c2c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8005c26:	2302      	movs	r3, #2
 8005c28:	613b      	str	r3, [r7, #16]
 8005c2a:	e00d      	b.n	8005c48 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005c2c:	2301      	movs	r3, #1
 8005c2e:	613b      	str	r3, [r7, #16]
 8005c30:	e00a      	b.n	8005c48 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	2b7f      	cmp	r3, #127	@ 0x7f
 8005c36:	d902      	bls.n	8005c3e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8005c38:	2302      	movs	r3, #2
 8005c3a:	613b      	str	r3, [r7, #16]
 8005c3c:	e004      	b.n	8005c48 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	2b70      	cmp	r3, #112	@ 0x70
 8005c42:	d101      	bne.n	8005c48 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005c44:	2301      	movs	r3, #1
 8005c46:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8005c48:	4b0b      	ldr	r3, [pc, #44]	@ (8005c78 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	f023 020f 	bic.w	r2, r3, #15
 8005c50:	4909      	ldr	r1, [pc, #36]	@ (8005c78 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8005c52:	693b      	ldr	r3, [r7, #16]
 8005c54:	4313      	orrs	r3, r2
 8005c56:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8005c58:	4b07      	ldr	r3, [pc, #28]	@ (8005c78 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	f003 030f 	and.w	r3, r3, #15
 8005c60:	693a      	ldr	r2, [r7, #16]
 8005c62:	429a      	cmp	r2, r3
 8005c64:	d001      	beq.n	8005c6a <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 8005c66:	2301      	movs	r3, #1
 8005c68:	e000      	b.n	8005c6c <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 8005c6a:	2300      	movs	r3, #0
}
 8005c6c:	4618      	mov	r0, r3
 8005c6e:	3718      	adds	r7, #24
 8005c70:	46bd      	mov	sp, r7
 8005c72:	bd80      	pop	{r7, pc}
 8005c74:	40021000 	.word	0x40021000
 8005c78:	40022000 	.word	0x40022000

08005c7c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8005c7c:	b480      	push	{r7}
 8005c7e:	b087      	sub	sp, #28
 8005c80:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005c82:	4b2d      	ldr	r3, [pc, #180]	@ (8005d38 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005c84:	68db      	ldr	r3, [r3, #12]
 8005c86:	f003 0303 	and.w	r3, r3, #3
 8005c8a:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	2b03      	cmp	r3, #3
 8005c90:	d00b      	beq.n	8005caa <RCC_GetSysClockFreqFromPLLSource+0x2e>
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	2b03      	cmp	r3, #3
 8005c96:	d825      	bhi.n	8005ce4 <RCC_GetSysClockFreqFromPLLSource+0x68>
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	2b01      	cmp	r3, #1
 8005c9c:	d008      	beq.n	8005cb0 <RCC_GetSysClockFreqFromPLLSource+0x34>
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	2b02      	cmp	r3, #2
 8005ca2:	d11f      	bne.n	8005ce4 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8005ca4:	4b25      	ldr	r3, [pc, #148]	@ (8005d3c <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8005ca6:	613b      	str	r3, [r7, #16]
    break;
 8005ca8:	e01f      	b.n	8005cea <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 8005caa:	4b25      	ldr	r3, [pc, #148]	@ (8005d40 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8005cac:	613b      	str	r3, [r7, #16]
    break;
 8005cae:	e01c      	b.n	8005cea <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8005cb0:	4b21      	ldr	r3, [pc, #132]	@ (8005d38 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	f003 0308 	and.w	r3, r3, #8
 8005cb8:	2b00      	cmp	r3, #0
 8005cba:	d107      	bne.n	8005ccc <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8005cbc:	4b1e      	ldr	r3, [pc, #120]	@ (8005d38 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005cbe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005cc2:	0a1b      	lsrs	r3, r3, #8
 8005cc4:	f003 030f 	and.w	r3, r3, #15
 8005cc8:	617b      	str	r3, [r7, #20]
 8005cca:	e005      	b.n	8005cd8 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8005ccc:	4b1a      	ldr	r3, [pc, #104]	@ (8005d38 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	091b      	lsrs	r3, r3, #4
 8005cd2:	f003 030f 	and.w	r3, r3, #15
 8005cd6:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 8005cd8:	4a1a      	ldr	r2, [pc, #104]	@ (8005d44 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 8005cda:	697b      	ldr	r3, [r7, #20]
 8005cdc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005ce0:	613b      	str	r3, [r7, #16]
    break;
 8005ce2:	e002      	b.n	8005cea <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 8005ce4:	2300      	movs	r3, #0
 8005ce6:	613b      	str	r3, [r7, #16]
    break;
 8005ce8:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005cea:	4b13      	ldr	r3, [pc, #76]	@ (8005d38 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005cec:	68db      	ldr	r3, [r3, #12]
 8005cee:	091b      	lsrs	r3, r3, #4
 8005cf0:	f003 030f 	and.w	r3, r3, #15
 8005cf4:	3301      	adds	r3, #1
 8005cf6:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8005cf8:	4b0f      	ldr	r3, [pc, #60]	@ (8005d38 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005cfa:	68db      	ldr	r3, [r3, #12]
 8005cfc:	0a1b      	lsrs	r3, r3, #8
 8005cfe:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005d02:	693a      	ldr	r2, [r7, #16]
 8005d04:	fb03 f202 	mul.w	r2, r3, r2
 8005d08:	68bb      	ldr	r3, [r7, #8]
 8005d0a:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d0e:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005d10:	4b09      	ldr	r3, [pc, #36]	@ (8005d38 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005d12:	68db      	ldr	r3, [r3, #12]
 8005d14:	0e5b      	lsrs	r3, r3, #25
 8005d16:	f003 0303 	and.w	r3, r3, #3
 8005d1a:	3301      	adds	r3, #1
 8005d1c:	005b      	lsls	r3, r3, #1
 8005d1e:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8005d20:	693a      	ldr	r2, [r7, #16]
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d28:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8005d2a:	683b      	ldr	r3, [r7, #0]
}
 8005d2c:	4618      	mov	r0, r3
 8005d2e:	371c      	adds	r7, #28
 8005d30:	46bd      	mov	sp, r7
 8005d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d36:	4770      	bx	lr
 8005d38:	40021000 	.word	0x40021000
 8005d3c:	00f42400 	.word	0x00f42400
 8005d40:	007a1200 	.word	0x007a1200
 8005d44:	08075a8c 	.word	0x08075a8c

08005d48 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005d48:	b580      	push	{r7, lr}
 8005d4a:	b086      	sub	sp, #24
 8005d4c:	af00      	add	r7, sp, #0
 8005d4e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005d50:	2300      	movs	r3, #0
 8005d52:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005d54:	2300      	movs	r3, #0
 8005d56:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	d040      	beq.n	8005de6 <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005d68:	2b80      	cmp	r3, #128	@ 0x80
 8005d6a:	d02a      	beq.n	8005dc2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8005d6c:	2b80      	cmp	r3, #128	@ 0x80
 8005d6e:	d825      	bhi.n	8005dbc <HAL_RCCEx_PeriphCLKConfig+0x74>
 8005d70:	2b60      	cmp	r3, #96	@ 0x60
 8005d72:	d026      	beq.n	8005dc2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8005d74:	2b60      	cmp	r3, #96	@ 0x60
 8005d76:	d821      	bhi.n	8005dbc <HAL_RCCEx_PeriphCLKConfig+0x74>
 8005d78:	2b40      	cmp	r3, #64	@ 0x40
 8005d7a:	d006      	beq.n	8005d8a <HAL_RCCEx_PeriphCLKConfig+0x42>
 8005d7c:	2b40      	cmp	r3, #64	@ 0x40
 8005d7e:	d81d      	bhi.n	8005dbc <HAL_RCCEx_PeriphCLKConfig+0x74>
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	d009      	beq.n	8005d98 <HAL_RCCEx_PeriphCLKConfig+0x50>
 8005d84:	2b20      	cmp	r3, #32
 8005d86:	d010      	beq.n	8005daa <HAL_RCCEx_PeriphCLKConfig+0x62>
 8005d88:	e018      	b.n	8005dbc <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005d8a:	4b89      	ldr	r3, [pc, #548]	@ (8005fb0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005d8c:	68db      	ldr	r3, [r3, #12]
 8005d8e:	4a88      	ldr	r2, [pc, #544]	@ (8005fb0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005d90:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005d94:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005d96:	e015      	b.n	8005dc4 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	3304      	adds	r3, #4
 8005d9c:	2100      	movs	r1, #0
 8005d9e:	4618      	mov	r0, r3
 8005da0:	f000 fb02 	bl	80063a8 <RCCEx_PLLSAI1_Config>
 8005da4:	4603      	mov	r3, r0
 8005da6:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005da8:	e00c      	b.n	8005dc4 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	3320      	adds	r3, #32
 8005dae:	2100      	movs	r1, #0
 8005db0:	4618      	mov	r0, r3
 8005db2:	f000 fbed 	bl	8006590 <RCCEx_PLLSAI2_Config>
 8005db6:	4603      	mov	r3, r0
 8005db8:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005dba:	e003      	b.n	8005dc4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005dbc:	2301      	movs	r3, #1
 8005dbe:	74fb      	strb	r3, [r7, #19]
      break;
 8005dc0:	e000      	b.n	8005dc4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 8005dc2:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005dc4:	7cfb      	ldrb	r3, [r7, #19]
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	d10b      	bne.n	8005de2 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005dca:	4b79      	ldr	r3, [pc, #484]	@ (8005fb0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005dcc:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005dd0:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005dd8:	4975      	ldr	r1, [pc, #468]	@ (8005fb0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005dda:	4313      	orrs	r3, r2
 8005ddc:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8005de0:	e001      	b.n	8005de6 <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005de2:	7cfb      	ldrb	r3, [r7, #19]
 8005de4:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	d047      	beq.n	8005e82 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005df6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005dfa:	d030      	beq.n	8005e5e <HAL_RCCEx_PeriphCLKConfig+0x116>
 8005dfc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005e00:	d82a      	bhi.n	8005e58 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8005e02:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005e06:	d02a      	beq.n	8005e5e <HAL_RCCEx_PeriphCLKConfig+0x116>
 8005e08:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005e0c:	d824      	bhi.n	8005e58 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8005e0e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005e12:	d008      	beq.n	8005e26 <HAL_RCCEx_PeriphCLKConfig+0xde>
 8005e14:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005e18:	d81e      	bhi.n	8005e58 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	d00a      	beq.n	8005e34 <HAL_RCCEx_PeriphCLKConfig+0xec>
 8005e1e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005e22:	d010      	beq.n	8005e46 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8005e24:	e018      	b.n	8005e58 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005e26:	4b62      	ldr	r3, [pc, #392]	@ (8005fb0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005e28:	68db      	ldr	r3, [r3, #12]
 8005e2a:	4a61      	ldr	r2, [pc, #388]	@ (8005fb0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005e2c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005e30:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005e32:	e015      	b.n	8005e60 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	3304      	adds	r3, #4
 8005e38:	2100      	movs	r1, #0
 8005e3a:	4618      	mov	r0, r3
 8005e3c:	f000 fab4 	bl	80063a8 <RCCEx_PLLSAI1_Config>
 8005e40:	4603      	mov	r3, r0
 8005e42:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005e44:	e00c      	b.n	8005e60 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	3320      	adds	r3, #32
 8005e4a:	2100      	movs	r1, #0
 8005e4c:	4618      	mov	r0, r3
 8005e4e:	f000 fb9f 	bl	8006590 <RCCEx_PLLSAI2_Config>
 8005e52:	4603      	mov	r3, r0
 8005e54:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005e56:	e003      	b.n	8005e60 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005e58:	2301      	movs	r3, #1
 8005e5a:	74fb      	strb	r3, [r7, #19]
      break;
 8005e5c:	e000      	b.n	8005e60 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 8005e5e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005e60:	7cfb      	ldrb	r3, [r7, #19]
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	d10b      	bne.n	8005e7e <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8005e66:	4b52      	ldr	r3, [pc, #328]	@ (8005fb0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005e68:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005e6c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005e74:	494e      	ldr	r1, [pc, #312]	@ (8005fb0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005e76:	4313      	orrs	r3, r2
 8005e78:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8005e7c:	e001      	b.n	8005e82 <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005e7e:	7cfb      	ldrb	r3, [r7, #19]
 8005e80:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	f000 809f 	beq.w	8005fce <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005e90:	2300      	movs	r3, #0
 8005e92:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005e94:	4b46      	ldr	r3, [pc, #280]	@ (8005fb0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005e96:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005e98:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	d101      	bne.n	8005ea4 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8005ea0:	2301      	movs	r3, #1
 8005ea2:	e000      	b.n	8005ea6 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8005ea4:	2300      	movs	r3, #0
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	d00d      	beq.n	8005ec6 <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005eaa:	4b41      	ldr	r3, [pc, #260]	@ (8005fb0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005eac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005eae:	4a40      	ldr	r2, [pc, #256]	@ (8005fb0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005eb0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005eb4:	6593      	str	r3, [r2, #88]	@ 0x58
 8005eb6:	4b3e      	ldr	r3, [pc, #248]	@ (8005fb0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005eb8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005eba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005ebe:	60bb      	str	r3, [r7, #8]
 8005ec0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005ec2:	2301      	movs	r3, #1
 8005ec4:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005ec6:	4b3b      	ldr	r3, [pc, #236]	@ (8005fb4 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	4a3a      	ldr	r2, [pc, #232]	@ (8005fb4 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8005ecc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005ed0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005ed2:	f7fd fb2d 	bl	8003530 <HAL_GetTick>
 8005ed6:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005ed8:	e009      	b.n	8005eee <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005eda:	f7fd fb29 	bl	8003530 <HAL_GetTick>
 8005ede:	4602      	mov	r2, r0
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	1ad3      	subs	r3, r2, r3
 8005ee4:	2b02      	cmp	r3, #2
 8005ee6:	d902      	bls.n	8005eee <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 8005ee8:	2303      	movs	r3, #3
 8005eea:	74fb      	strb	r3, [r7, #19]
        break;
 8005eec:	e005      	b.n	8005efa <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005eee:	4b31      	ldr	r3, [pc, #196]	@ (8005fb4 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d0ef      	beq.n	8005eda <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 8005efa:	7cfb      	ldrb	r3, [r7, #19]
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	d15b      	bne.n	8005fb8 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005f00:	4b2b      	ldr	r3, [pc, #172]	@ (8005fb0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005f02:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005f06:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005f0a:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005f0c:	697b      	ldr	r3, [r7, #20]
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	d01f      	beq.n	8005f52 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005f18:	697a      	ldr	r2, [r7, #20]
 8005f1a:	429a      	cmp	r2, r3
 8005f1c:	d019      	beq.n	8005f52 <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005f1e:	4b24      	ldr	r3, [pc, #144]	@ (8005fb0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005f20:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005f24:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005f28:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005f2a:	4b21      	ldr	r3, [pc, #132]	@ (8005fb0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005f2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005f30:	4a1f      	ldr	r2, [pc, #124]	@ (8005fb0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005f32:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005f36:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005f3a:	4b1d      	ldr	r3, [pc, #116]	@ (8005fb0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005f3c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005f40:	4a1b      	ldr	r2, [pc, #108]	@ (8005fb0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005f42:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005f46:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005f4a:	4a19      	ldr	r2, [pc, #100]	@ (8005fb0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005f4c:	697b      	ldr	r3, [r7, #20]
 8005f4e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005f52:	697b      	ldr	r3, [r7, #20]
 8005f54:	f003 0301 	and.w	r3, r3, #1
 8005f58:	2b00      	cmp	r3, #0
 8005f5a:	d016      	beq.n	8005f8a <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005f5c:	f7fd fae8 	bl	8003530 <HAL_GetTick>
 8005f60:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005f62:	e00b      	b.n	8005f7c <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005f64:	f7fd fae4 	bl	8003530 <HAL_GetTick>
 8005f68:	4602      	mov	r2, r0
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	1ad3      	subs	r3, r2, r3
 8005f6e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005f72:	4293      	cmp	r3, r2
 8005f74:	d902      	bls.n	8005f7c <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 8005f76:	2303      	movs	r3, #3
 8005f78:	74fb      	strb	r3, [r7, #19]
            break;
 8005f7a:	e006      	b.n	8005f8a <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005f7c:	4b0c      	ldr	r3, [pc, #48]	@ (8005fb0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005f7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005f82:	f003 0302 	and.w	r3, r3, #2
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	d0ec      	beq.n	8005f64 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 8005f8a:	7cfb      	ldrb	r3, [r7, #19]
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	d10c      	bne.n	8005faa <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005f90:	4b07      	ldr	r3, [pc, #28]	@ (8005fb0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005f92:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005f96:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005fa0:	4903      	ldr	r1, [pc, #12]	@ (8005fb0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005fa2:	4313      	orrs	r3, r2
 8005fa4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8005fa8:	e008      	b.n	8005fbc <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005faa:	7cfb      	ldrb	r3, [r7, #19]
 8005fac:	74bb      	strb	r3, [r7, #18]
 8005fae:	e005      	b.n	8005fbc <HAL_RCCEx_PeriphCLKConfig+0x274>
 8005fb0:	40021000 	.word	0x40021000
 8005fb4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005fb8:	7cfb      	ldrb	r3, [r7, #19]
 8005fba:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005fbc:	7c7b      	ldrb	r3, [r7, #17]
 8005fbe:	2b01      	cmp	r3, #1
 8005fc0:	d105      	bne.n	8005fce <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005fc2:	4ba0      	ldr	r3, [pc, #640]	@ (8006244 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005fc4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005fc6:	4a9f      	ldr	r2, [pc, #636]	@ (8006244 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005fc8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005fcc:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	f003 0301 	and.w	r3, r3, #1
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	d00a      	beq.n	8005ff0 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005fda:	4b9a      	ldr	r3, [pc, #616]	@ (8006244 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005fdc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005fe0:	f023 0203 	bic.w	r2, r3, #3
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005fe8:	4996      	ldr	r1, [pc, #600]	@ (8006244 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005fea:	4313      	orrs	r3, r2
 8005fec:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	f003 0302 	and.w	r3, r3, #2
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d00a      	beq.n	8006012 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005ffc:	4b91      	ldr	r3, [pc, #580]	@ (8006244 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005ffe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006002:	f023 020c 	bic.w	r2, r3, #12
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800600a:	498e      	ldr	r1, [pc, #568]	@ (8006244 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800600c:	4313      	orrs	r3, r2
 800600e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	f003 0304 	and.w	r3, r3, #4
 800601a:	2b00      	cmp	r3, #0
 800601c:	d00a      	beq.n	8006034 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800601e:	4b89      	ldr	r3, [pc, #548]	@ (8006244 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006020:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006024:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800602c:	4985      	ldr	r1, [pc, #532]	@ (8006244 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800602e:	4313      	orrs	r3, r2
 8006030:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	f003 0308 	and.w	r3, r3, #8
 800603c:	2b00      	cmp	r3, #0
 800603e:	d00a      	beq.n	8006056 <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8006040:	4b80      	ldr	r3, [pc, #512]	@ (8006244 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006042:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006046:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800604e:	497d      	ldr	r1, [pc, #500]	@ (8006244 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006050:	4313      	orrs	r3, r2
 8006052:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	f003 0310 	and.w	r3, r3, #16
 800605e:	2b00      	cmp	r3, #0
 8006060:	d00a      	beq.n	8006078 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8006062:	4b78      	ldr	r3, [pc, #480]	@ (8006244 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006064:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006068:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006070:	4974      	ldr	r1, [pc, #464]	@ (8006244 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006072:	4313      	orrs	r3, r2
 8006074:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	f003 0320 	and.w	r3, r3, #32
 8006080:	2b00      	cmp	r3, #0
 8006082:	d00a      	beq.n	800609a <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006084:	4b6f      	ldr	r3, [pc, #444]	@ (8006244 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006086:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800608a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006092:	496c      	ldr	r1, [pc, #432]	@ (8006244 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006094:	4313      	orrs	r3, r2
 8006096:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d00a      	beq.n	80060bc <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80060a6:	4b67      	ldr	r3, [pc, #412]	@ (8006244 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80060a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80060ac:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80060b4:	4963      	ldr	r1, [pc, #396]	@ (8006244 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80060b6:	4313      	orrs	r3, r2
 80060b8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	d00a      	beq.n	80060de <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80060c8:	4b5e      	ldr	r3, [pc, #376]	@ (8006244 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80060ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80060ce:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80060d6:	495b      	ldr	r1, [pc, #364]	@ (8006244 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80060d8:	4313      	orrs	r3, r2
 80060da:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d00a      	beq.n	8006100 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80060ea:	4b56      	ldr	r3, [pc, #344]	@ (8006244 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80060ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80060f0:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80060f8:	4952      	ldr	r1, [pc, #328]	@ (8006244 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80060fa:	4313      	orrs	r3, r2
 80060fc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006108:	2b00      	cmp	r3, #0
 800610a:	d00a      	beq.n	8006122 <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800610c:	4b4d      	ldr	r3, [pc, #308]	@ (8006244 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800610e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006112:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800611a:	494a      	ldr	r1, [pc, #296]	@ (8006244 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800611c:	4313      	orrs	r3, r2
 800611e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800612a:	2b00      	cmp	r3, #0
 800612c:	d00a      	beq.n	8006144 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800612e:	4b45      	ldr	r3, [pc, #276]	@ (8006244 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006130:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006134:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800613c:	4941      	ldr	r1, [pc, #260]	@ (8006244 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800613e:	4313      	orrs	r3, r2
 8006140:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800614c:	2b00      	cmp	r3, #0
 800614e:	d00a      	beq.n	8006166 <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8006150:	4b3c      	ldr	r3, [pc, #240]	@ (8006244 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006152:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006156:	f023 0203 	bic.w	r2, r3, #3
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800615e:	4939      	ldr	r1, [pc, #228]	@ (8006244 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006160:	4313      	orrs	r3, r2
 8006162:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800616e:	2b00      	cmp	r3, #0
 8006170:	d028      	beq.n	80061c4 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006172:	4b34      	ldr	r3, [pc, #208]	@ (8006244 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006174:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006178:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006180:	4930      	ldr	r1, [pc, #192]	@ (8006244 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006182:	4313      	orrs	r3, r2
 8006184:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800618c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006190:	d106      	bne.n	80061a0 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006192:	4b2c      	ldr	r3, [pc, #176]	@ (8006244 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006194:	68db      	ldr	r3, [r3, #12]
 8006196:	4a2b      	ldr	r2, [pc, #172]	@ (8006244 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006198:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800619c:	60d3      	str	r3, [r2, #12]
 800619e:	e011      	b.n	80061c4 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80061a4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80061a8:	d10c      	bne.n	80061c4 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	3304      	adds	r3, #4
 80061ae:	2101      	movs	r1, #1
 80061b0:	4618      	mov	r0, r3
 80061b2:	f000 f8f9 	bl	80063a8 <RCCEx_PLLSAI1_Config>
 80061b6:	4603      	mov	r3, r0
 80061b8:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80061ba:	7cfb      	ldrb	r3, [r7, #19]
 80061bc:	2b00      	cmp	r3, #0
 80061be:	d001      	beq.n	80061c4 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 80061c0:	7cfb      	ldrb	r3, [r7, #19]
 80061c2:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	d04d      	beq.n	800626c <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80061d4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80061d8:	d108      	bne.n	80061ec <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 80061da:	4b1a      	ldr	r3, [pc, #104]	@ (8006244 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80061dc:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80061e0:	4a18      	ldr	r2, [pc, #96]	@ (8006244 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80061e2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80061e6:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 80061ea:	e012      	b.n	8006212 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 80061ec:	4b15      	ldr	r3, [pc, #84]	@ (8006244 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80061ee:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80061f2:	4a14      	ldr	r2, [pc, #80]	@ (8006244 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80061f4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80061f8:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 80061fc:	4b11      	ldr	r3, [pc, #68]	@ (8006244 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80061fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006202:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800620a:	490e      	ldr	r1, [pc, #56]	@ (8006244 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800620c:	4313      	orrs	r3, r2
 800620e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006216:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800621a:	d106      	bne.n	800622a <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800621c:	4b09      	ldr	r3, [pc, #36]	@ (8006244 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800621e:	68db      	ldr	r3, [r3, #12]
 8006220:	4a08      	ldr	r2, [pc, #32]	@ (8006244 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006222:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006226:	60d3      	str	r3, [r2, #12]
 8006228:	e020      	b.n	800626c <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800622e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006232:	d109      	bne.n	8006248 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8006234:	4b03      	ldr	r3, [pc, #12]	@ (8006244 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006236:	68db      	ldr	r3, [r3, #12]
 8006238:	4a02      	ldr	r2, [pc, #8]	@ (8006244 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800623a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800623e:	60d3      	str	r3, [r2, #12]
 8006240:	e014      	b.n	800626c <HAL_RCCEx_PeriphCLKConfig+0x524>
 8006242:	bf00      	nop
 8006244:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800624c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006250:	d10c      	bne.n	800626c <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	3304      	adds	r3, #4
 8006256:	2101      	movs	r1, #1
 8006258:	4618      	mov	r0, r3
 800625a:	f000 f8a5 	bl	80063a8 <RCCEx_PLLSAI1_Config>
 800625e:	4603      	mov	r3, r0
 8006260:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006262:	7cfb      	ldrb	r3, [r7, #19]
 8006264:	2b00      	cmp	r3, #0
 8006266:	d001      	beq.n	800626c <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 8006268:	7cfb      	ldrb	r3, [r7, #19]
 800626a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006274:	2b00      	cmp	r3, #0
 8006276:	d028      	beq.n	80062ca <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006278:	4b4a      	ldr	r3, [pc, #296]	@ (80063a4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800627a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800627e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006286:	4947      	ldr	r1, [pc, #284]	@ (80063a4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006288:	4313      	orrs	r3, r2
 800628a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006292:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006296:	d106      	bne.n	80062a6 <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006298:	4b42      	ldr	r3, [pc, #264]	@ (80063a4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800629a:	68db      	ldr	r3, [r3, #12]
 800629c:	4a41      	ldr	r2, [pc, #260]	@ (80063a4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800629e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80062a2:	60d3      	str	r3, [r2, #12]
 80062a4:	e011      	b.n	80062ca <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80062aa:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80062ae:	d10c      	bne.n	80062ca <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	3304      	adds	r3, #4
 80062b4:	2101      	movs	r1, #1
 80062b6:	4618      	mov	r0, r3
 80062b8:	f000 f876 	bl	80063a8 <RCCEx_PLLSAI1_Config>
 80062bc:	4603      	mov	r3, r0
 80062be:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80062c0:	7cfb      	ldrb	r3, [r7, #19]
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	d001      	beq.n	80062ca <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 80062c6:	7cfb      	ldrb	r3, [r7, #19]
 80062c8:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	d01e      	beq.n	8006314 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80062d6:	4b33      	ldr	r3, [pc, #204]	@ (80063a4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80062d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80062dc:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80062e6:	492f      	ldr	r1, [pc, #188]	@ (80063a4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80062e8:	4313      	orrs	r3, r2
 80062ea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80062f4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80062f8:	d10c      	bne.n	8006314 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	3304      	adds	r3, #4
 80062fe:	2102      	movs	r1, #2
 8006300:	4618      	mov	r0, r3
 8006302:	f000 f851 	bl	80063a8 <RCCEx_PLLSAI1_Config>
 8006306:	4603      	mov	r3, r0
 8006308:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800630a:	7cfb      	ldrb	r3, [r7, #19]
 800630c:	2b00      	cmp	r3, #0
 800630e:	d001      	beq.n	8006314 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 8006310:	7cfb      	ldrb	r3, [r7, #19]
 8006312:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800631c:	2b00      	cmp	r3, #0
 800631e:	d00b      	beq.n	8006338 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8006320:	4b20      	ldr	r3, [pc, #128]	@ (80063a4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006322:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006326:	f023 0204 	bic.w	r2, r3, #4
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006330:	491c      	ldr	r1, [pc, #112]	@ (80063a4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006332:	4313      	orrs	r3, r2
 8006334:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006340:	2b00      	cmp	r3, #0
 8006342:	d00b      	beq.n	800635c <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8006344:	4b17      	ldr	r3, [pc, #92]	@ (80063a4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006346:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800634a:	f023 0218 	bic.w	r2, r3, #24
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006354:	4913      	ldr	r1, [pc, #76]	@ (80063a4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006356:	4313      	orrs	r3, r2
 8006358:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006364:	2b00      	cmp	r3, #0
 8006366:	d017      	beq.n	8006398 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8006368:	4b0e      	ldr	r3, [pc, #56]	@ (80063a4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800636a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800636e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006378:	490a      	ldr	r1, [pc, #40]	@ (80063a4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800637a:	4313      	orrs	r3, r2
 800637c:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006386:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800638a:	d105      	bne.n	8006398 <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800638c:	4b05      	ldr	r3, [pc, #20]	@ (80063a4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800638e:	68db      	ldr	r3, [r3, #12]
 8006390:	4a04      	ldr	r2, [pc, #16]	@ (80063a4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006392:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006396:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8006398:	7cbb      	ldrb	r3, [r7, #18]
}
 800639a:	4618      	mov	r0, r3
 800639c:	3718      	adds	r7, #24
 800639e:	46bd      	mov	sp, r7
 80063a0:	bd80      	pop	{r7, pc}
 80063a2:	bf00      	nop
 80063a4:	40021000 	.word	0x40021000

080063a8 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80063a8:	b580      	push	{r7, lr}
 80063aa:	b084      	sub	sp, #16
 80063ac:	af00      	add	r7, sp, #0
 80063ae:	6078      	str	r0, [r7, #4]
 80063b0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80063b2:	2300      	movs	r3, #0
 80063b4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80063b6:	4b72      	ldr	r3, [pc, #456]	@ (8006580 <RCCEx_PLLSAI1_Config+0x1d8>)
 80063b8:	68db      	ldr	r3, [r3, #12]
 80063ba:	f003 0303 	and.w	r3, r3, #3
 80063be:	2b00      	cmp	r3, #0
 80063c0:	d00e      	beq.n	80063e0 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80063c2:	4b6f      	ldr	r3, [pc, #444]	@ (8006580 <RCCEx_PLLSAI1_Config+0x1d8>)
 80063c4:	68db      	ldr	r3, [r3, #12]
 80063c6:	f003 0203 	and.w	r2, r3, #3
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	429a      	cmp	r2, r3
 80063d0:	d103      	bne.n	80063da <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	681b      	ldr	r3, [r3, #0]
       ||
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d142      	bne.n	8006460 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 80063da:	2301      	movs	r3, #1
 80063dc:	73fb      	strb	r3, [r7, #15]
 80063de:	e03f      	b.n	8006460 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	2b03      	cmp	r3, #3
 80063e6:	d018      	beq.n	800641a <RCCEx_PLLSAI1_Config+0x72>
 80063e8:	2b03      	cmp	r3, #3
 80063ea:	d825      	bhi.n	8006438 <RCCEx_PLLSAI1_Config+0x90>
 80063ec:	2b01      	cmp	r3, #1
 80063ee:	d002      	beq.n	80063f6 <RCCEx_PLLSAI1_Config+0x4e>
 80063f0:	2b02      	cmp	r3, #2
 80063f2:	d009      	beq.n	8006408 <RCCEx_PLLSAI1_Config+0x60>
 80063f4:	e020      	b.n	8006438 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80063f6:	4b62      	ldr	r3, [pc, #392]	@ (8006580 <RCCEx_PLLSAI1_Config+0x1d8>)
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	f003 0302 	and.w	r3, r3, #2
 80063fe:	2b00      	cmp	r3, #0
 8006400:	d11d      	bne.n	800643e <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 8006402:	2301      	movs	r3, #1
 8006404:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006406:	e01a      	b.n	800643e <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8006408:	4b5d      	ldr	r3, [pc, #372]	@ (8006580 <RCCEx_PLLSAI1_Config+0x1d8>)
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006410:	2b00      	cmp	r3, #0
 8006412:	d116      	bne.n	8006442 <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 8006414:	2301      	movs	r3, #1
 8006416:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006418:	e013      	b.n	8006442 <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800641a:	4b59      	ldr	r3, [pc, #356]	@ (8006580 <RCCEx_PLLSAI1_Config+0x1d8>)
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006422:	2b00      	cmp	r3, #0
 8006424:	d10f      	bne.n	8006446 <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8006426:	4b56      	ldr	r3, [pc, #344]	@ (8006580 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800642e:	2b00      	cmp	r3, #0
 8006430:	d109      	bne.n	8006446 <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 8006432:	2301      	movs	r3, #1
 8006434:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8006436:	e006      	b.n	8006446 <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 8006438:	2301      	movs	r3, #1
 800643a:	73fb      	strb	r3, [r7, #15]
      break;
 800643c:	e004      	b.n	8006448 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800643e:	bf00      	nop
 8006440:	e002      	b.n	8006448 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8006442:	bf00      	nop
 8006444:	e000      	b.n	8006448 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8006446:	bf00      	nop
    }

    if(status == HAL_OK)
 8006448:	7bfb      	ldrb	r3, [r7, #15]
 800644a:	2b00      	cmp	r3, #0
 800644c:	d108      	bne.n	8006460 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 800644e:	4b4c      	ldr	r3, [pc, #304]	@ (8006580 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006450:	68db      	ldr	r3, [r3, #12]
 8006452:	f023 0203 	bic.w	r2, r3, #3
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	4949      	ldr	r1, [pc, #292]	@ (8006580 <RCCEx_PLLSAI1_Config+0x1d8>)
 800645c:	4313      	orrs	r3, r2
 800645e:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8006460:	7bfb      	ldrb	r3, [r7, #15]
 8006462:	2b00      	cmp	r3, #0
 8006464:	f040 8086 	bne.w	8006574 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8006468:	4b45      	ldr	r3, [pc, #276]	@ (8006580 <RCCEx_PLLSAI1_Config+0x1d8>)
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	4a44      	ldr	r2, [pc, #272]	@ (8006580 <RCCEx_PLLSAI1_Config+0x1d8>)
 800646e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006472:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006474:	f7fd f85c 	bl	8003530 <HAL_GetTick>
 8006478:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800647a:	e009      	b.n	8006490 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800647c:	f7fd f858 	bl	8003530 <HAL_GetTick>
 8006480:	4602      	mov	r2, r0
 8006482:	68bb      	ldr	r3, [r7, #8]
 8006484:	1ad3      	subs	r3, r2, r3
 8006486:	2b02      	cmp	r3, #2
 8006488:	d902      	bls.n	8006490 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 800648a:	2303      	movs	r3, #3
 800648c:	73fb      	strb	r3, [r7, #15]
        break;
 800648e:	e005      	b.n	800649c <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8006490:	4b3b      	ldr	r3, [pc, #236]	@ (8006580 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006498:	2b00      	cmp	r3, #0
 800649a:	d1ef      	bne.n	800647c <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 800649c:	7bfb      	ldrb	r3, [r7, #15]
 800649e:	2b00      	cmp	r3, #0
 80064a0:	d168      	bne.n	8006574 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80064a2:	683b      	ldr	r3, [r7, #0]
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	d113      	bne.n	80064d0 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80064a8:	4b35      	ldr	r3, [pc, #212]	@ (8006580 <RCCEx_PLLSAI1_Config+0x1d8>)
 80064aa:	691a      	ldr	r2, [r3, #16]
 80064ac:	4b35      	ldr	r3, [pc, #212]	@ (8006584 <RCCEx_PLLSAI1_Config+0x1dc>)
 80064ae:	4013      	ands	r3, r2
 80064b0:	687a      	ldr	r2, [r7, #4]
 80064b2:	6892      	ldr	r2, [r2, #8]
 80064b4:	0211      	lsls	r1, r2, #8
 80064b6:	687a      	ldr	r2, [r7, #4]
 80064b8:	68d2      	ldr	r2, [r2, #12]
 80064ba:	06d2      	lsls	r2, r2, #27
 80064bc:	4311      	orrs	r1, r2
 80064be:	687a      	ldr	r2, [r7, #4]
 80064c0:	6852      	ldr	r2, [r2, #4]
 80064c2:	3a01      	subs	r2, #1
 80064c4:	0112      	lsls	r2, r2, #4
 80064c6:	430a      	orrs	r2, r1
 80064c8:	492d      	ldr	r1, [pc, #180]	@ (8006580 <RCCEx_PLLSAI1_Config+0x1d8>)
 80064ca:	4313      	orrs	r3, r2
 80064cc:	610b      	str	r3, [r1, #16]
 80064ce:	e02d      	b.n	800652c <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80064d0:	683b      	ldr	r3, [r7, #0]
 80064d2:	2b01      	cmp	r3, #1
 80064d4:	d115      	bne.n	8006502 <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80064d6:	4b2a      	ldr	r3, [pc, #168]	@ (8006580 <RCCEx_PLLSAI1_Config+0x1d8>)
 80064d8:	691a      	ldr	r2, [r3, #16]
 80064da:	4b2b      	ldr	r3, [pc, #172]	@ (8006588 <RCCEx_PLLSAI1_Config+0x1e0>)
 80064dc:	4013      	ands	r3, r2
 80064de:	687a      	ldr	r2, [r7, #4]
 80064e0:	6892      	ldr	r2, [r2, #8]
 80064e2:	0211      	lsls	r1, r2, #8
 80064e4:	687a      	ldr	r2, [r7, #4]
 80064e6:	6912      	ldr	r2, [r2, #16]
 80064e8:	0852      	lsrs	r2, r2, #1
 80064ea:	3a01      	subs	r2, #1
 80064ec:	0552      	lsls	r2, r2, #21
 80064ee:	4311      	orrs	r1, r2
 80064f0:	687a      	ldr	r2, [r7, #4]
 80064f2:	6852      	ldr	r2, [r2, #4]
 80064f4:	3a01      	subs	r2, #1
 80064f6:	0112      	lsls	r2, r2, #4
 80064f8:	430a      	orrs	r2, r1
 80064fa:	4921      	ldr	r1, [pc, #132]	@ (8006580 <RCCEx_PLLSAI1_Config+0x1d8>)
 80064fc:	4313      	orrs	r3, r2
 80064fe:	610b      	str	r3, [r1, #16]
 8006500:	e014      	b.n	800652c <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006502:	4b1f      	ldr	r3, [pc, #124]	@ (8006580 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006504:	691a      	ldr	r2, [r3, #16]
 8006506:	4b21      	ldr	r3, [pc, #132]	@ (800658c <RCCEx_PLLSAI1_Config+0x1e4>)
 8006508:	4013      	ands	r3, r2
 800650a:	687a      	ldr	r2, [r7, #4]
 800650c:	6892      	ldr	r2, [r2, #8]
 800650e:	0211      	lsls	r1, r2, #8
 8006510:	687a      	ldr	r2, [r7, #4]
 8006512:	6952      	ldr	r2, [r2, #20]
 8006514:	0852      	lsrs	r2, r2, #1
 8006516:	3a01      	subs	r2, #1
 8006518:	0652      	lsls	r2, r2, #25
 800651a:	4311      	orrs	r1, r2
 800651c:	687a      	ldr	r2, [r7, #4]
 800651e:	6852      	ldr	r2, [r2, #4]
 8006520:	3a01      	subs	r2, #1
 8006522:	0112      	lsls	r2, r2, #4
 8006524:	430a      	orrs	r2, r1
 8006526:	4916      	ldr	r1, [pc, #88]	@ (8006580 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006528:	4313      	orrs	r3, r2
 800652a:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800652c:	4b14      	ldr	r3, [pc, #80]	@ (8006580 <RCCEx_PLLSAI1_Config+0x1d8>)
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	4a13      	ldr	r2, [pc, #76]	@ (8006580 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006532:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006536:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006538:	f7fc fffa 	bl	8003530 <HAL_GetTick>
 800653c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800653e:	e009      	b.n	8006554 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006540:	f7fc fff6 	bl	8003530 <HAL_GetTick>
 8006544:	4602      	mov	r2, r0
 8006546:	68bb      	ldr	r3, [r7, #8]
 8006548:	1ad3      	subs	r3, r2, r3
 800654a:	2b02      	cmp	r3, #2
 800654c:	d902      	bls.n	8006554 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 800654e:	2303      	movs	r3, #3
 8006550:	73fb      	strb	r3, [r7, #15]
          break;
 8006552:	e005      	b.n	8006560 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8006554:	4b0a      	ldr	r3, [pc, #40]	@ (8006580 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800655c:	2b00      	cmp	r3, #0
 800655e:	d0ef      	beq.n	8006540 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8006560:	7bfb      	ldrb	r3, [r7, #15]
 8006562:	2b00      	cmp	r3, #0
 8006564:	d106      	bne.n	8006574 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8006566:	4b06      	ldr	r3, [pc, #24]	@ (8006580 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006568:	691a      	ldr	r2, [r3, #16]
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	699b      	ldr	r3, [r3, #24]
 800656e:	4904      	ldr	r1, [pc, #16]	@ (8006580 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006570:	4313      	orrs	r3, r2
 8006572:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8006574:	7bfb      	ldrb	r3, [r7, #15]
}
 8006576:	4618      	mov	r0, r3
 8006578:	3710      	adds	r7, #16
 800657a:	46bd      	mov	sp, r7
 800657c:	bd80      	pop	{r7, pc}
 800657e:	bf00      	nop
 8006580:	40021000 	.word	0x40021000
 8006584:	07ff800f 	.word	0x07ff800f
 8006588:	ff9f800f 	.word	0xff9f800f
 800658c:	f9ff800f 	.word	0xf9ff800f

08006590 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8006590:	b580      	push	{r7, lr}
 8006592:	b084      	sub	sp, #16
 8006594:	af00      	add	r7, sp, #0
 8006596:	6078      	str	r0, [r7, #4]
 8006598:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800659a:	2300      	movs	r3, #0
 800659c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800659e:	4b72      	ldr	r3, [pc, #456]	@ (8006768 <RCCEx_PLLSAI2_Config+0x1d8>)
 80065a0:	68db      	ldr	r3, [r3, #12]
 80065a2:	f003 0303 	and.w	r3, r3, #3
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	d00e      	beq.n	80065c8 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80065aa:	4b6f      	ldr	r3, [pc, #444]	@ (8006768 <RCCEx_PLLSAI2_Config+0x1d8>)
 80065ac:	68db      	ldr	r3, [r3, #12]
 80065ae:	f003 0203 	and.w	r2, r3, #3
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	429a      	cmp	r2, r3
 80065b8:	d103      	bne.n	80065c2 <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	681b      	ldr	r3, [r3, #0]
       ||
 80065be:	2b00      	cmp	r3, #0
 80065c0:	d142      	bne.n	8006648 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 80065c2:	2301      	movs	r3, #1
 80065c4:	73fb      	strb	r3, [r7, #15]
 80065c6:	e03f      	b.n	8006648 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	2b03      	cmp	r3, #3
 80065ce:	d018      	beq.n	8006602 <RCCEx_PLLSAI2_Config+0x72>
 80065d0:	2b03      	cmp	r3, #3
 80065d2:	d825      	bhi.n	8006620 <RCCEx_PLLSAI2_Config+0x90>
 80065d4:	2b01      	cmp	r3, #1
 80065d6:	d002      	beq.n	80065de <RCCEx_PLLSAI2_Config+0x4e>
 80065d8:	2b02      	cmp	r3, #2
 80065da:	d009      	beq.n	80065f0 <RCCEx_PLLSAI2_Config+0x60>
 80065dc:	e020      	b.n	8006620 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80065de:	4b62      	ldr	r3, [pc, #392]	@ (8006768 <RCCEx_PLLSAI2_Config+0x1d8>)
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	f003 0302 	and.w	r3, r3, #2
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	d11d      	bne.n	8006626 <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 80065ea:	2301      	movs	r3, #1
 80065ec:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80065ee:	e01a      	b.n	8006626 <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80065f0:	4b5d      	ldr	r3, [pc, #372]	@ (8006768 <RCCEx_PLLSAI2_Config+0x1d8>)
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80065f8:	2b00      	cmp	r3, #0
 80065fa:	d116      	bne.n	800662a <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 80065fc:	2301      	movs	r3, #1
 80065fe:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006600:	e013      	b.n	800662a <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8006602:	4b59      	ldr	r3, [pc, #356]	@ (8006768 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800660a:	2b00      	cmp	r3, #0
 800660c:	d10f      	bne.n	800662e <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800660e:	4b56      	ldr	r3, [pc, #344]	@ (8006768 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006616:	2b00      	cmp	r3, #0
 8006618:	d109      	bne.n	800662e <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 800661a:	2301      	movs	r3, #1
 800661c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800661e:	e006      	b.n	800662e <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 8006620:	2301      	movs	r3, #1
 8006622:	73fb      	strb	r3, [r7, #15]
      break;
 8006624:	e004      	b.n	8006630 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8006626:	bf00      	nop
 8006628:	e002      	b.n	8006630 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800662a:	bf00      	nop
 800662c:	e000      	b.n	8006630 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800662e:	bf00      	nop
    }

    if(status == HAL_OK)
 8006630:	7bfb      	ldrb	r3, [r7, #15]
 8006632:	2b00      	cmp	r3, #0
 8006634:	d108      	bne.n	8006648 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 8006636:	4b4c      	ldr	r3, [pc, #304]	@ (8006768 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006638:	68db      	ldr	r3, [r3, #12]
 800663a:	f023 0203 	bic.w	r2, r3, #3
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	4949      	ldr	r1, [pc, #292]	@ (8006768 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006644:	4313      	orrs	r3, r2
 8006646:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8006648:	7bfb      	ldrb	r3, [r7, #15]
 800664a:	2b00      	cmp	r3, #0
 800664c:	f040 8086 	bne.w	800675c <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8006650:	4b45      	ldr	r3, [pc, #276]	@ (8006768 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	4a44      	ldr	r2, [pc, #272]	@ (8006768 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006656:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800665a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800665c:	f7fc ff68 	bl	8003530 <HAL_GetTick>
 8006660:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8006662:	e009      	b.n	8006678 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8006664:	f7fc ff64 	bl	8003530 <HAL_GetTick>
 8006668:	4602      	mov	r2, r0
 800666a:	68bb      	ldr	r3, [r7, #8]
 800666c:	1ad3      	subs	r3, r2, r3
 800666e:	2b02      	cmp	r3, #2
 8006670:	d902      	bls.n	8006678 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8006672:	2303      	movs	r3, #3
 8006674:	73fb      	strb	r3, [r7, #15]
        break;
 8006676:	e005      	b.n	8006684 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8006678:	4b3b      	ldr	r3, [pc, #236]	@ (8006768 <RCCEx_PLLSAI2_Config+0x1d8>)
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006680:	2b00      	cmp	r3, #0
 8006682:	d1ef      	bne.n	8006664 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8006684:	7bfb      	ldrb	r3, [r7, #15]
 8006686:	2b00      	cmp	r3, #0
 8006688:	d168      	bne.n	800675c <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800668a:	683b      	ldr	r3, [r7, #0]
 800668c:	2b00      	cmp	r3, #0
 800668e:	d113      	bne.n	80066b8 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8006690:	4b35      	ldr	r3, [pc, #212]	@ (8006768 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006692:	695a      	ldr	r2, [r3, #20]
 8006694:	4b35      	ldr	r3, [pc, #212]	@ (800676c <RCCEx_PLLSAI2_Config+0x1dc>)
 8006696:	4013      	ands	r3, r2
 8006698:	687a      	ldr	r2, [r7, #4]
 800669a:	6892      	ldr	r2, [r2, #8]
 800669c:	0211      	lsls	r1, r2, #8
 800669e:	687a      	ldr	r2, [r7, #4]
 80066a0:	68d2      	ldr	r2, [r2, #12]
 80066a2:	06d2      	lsls	r2, r2, #27
 80066a4:	4311      	orrs	r1, r2
 80066a6:	687a      	ldr	r2, [r7, #4]
 80066a8:	6852      	ldr	r2, [r2, #4]
 80066aa:	3a01      	subs	r2, #1
 80066ac:	0112      	lsls	r2, r2, #4
 80066ae:	430a      	orrs	r2, r1
 80066b0:	492d      	ldr	r1, [pc, #180]	@ (8006768 <RCCEx_PLLSAI2_Config+0x1d8>)
 80066b2:	4313      	orrs	r3, r2
 80066b4:	614b      	str	r3, [r1, #20]
 80066b6:	e02d      	b.n	8006714 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 80066b8:	683b      	ldr	r3, [r7, #0]
 80066ba:	2b01      	cmp	r3, #1
 80066bc:	d115      	bne.n	80066ea <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80066be:	4b2a      	ldr	r3, [pc, #168]	@ (8006768 <RCCEx_PLLSAI2_Config+0x1d8>)
 80066c0:	695a      	ldr	r2, [r3, #20]
 80066c2:	4b2b      	ldr	r3, [pc, #172]	@ (8006770 <RCCEx_PLLSAI2_Config+0x1e0>)
 80066c4:	4013      	ands	r3, r2
 80066c6:	687a      	ldr	r2, [r7, #4]
 80066c8:	6892      	ldr	r2, [r2, #8]
 80066ca:	0211      	lsls	r1, r2, #8
 80066cc:	687a      	ldr	r2, [r7, #4]
 80066ce:	6912      	ldr	r2, [r2, #16]
 80066d0:	0852      	lsrs	r2, r2, #1
 80066d2:	3a01      	subs	r2, #1
 80066d4:	0552      	lsls	r2, r2, #21
 80066d6:	4311      	orrs	r1, r2
 80066d8:	687a      	ldr	r2, [r7, #4]
 80066da:	6852      	ldr	r2, [r2, #4]
 80066dc:	3a01      	subs	r2, #1
 80066de:	0112      	lsls	r2, r2, #4
 80066e0:	430a      	orrs	r2, r1
 80066e2:	4921      	ldr	r1, [pc, #132]	@ (8006768 <RCCEx_PLLSAI2_Config+0x1d8>)
 80066e4:	4313      	orrs	r3, r2
 80066e6:	614b      	str	r3, [r1, #20]
 80066e8:	e014      	b.n	8006714 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80066ea:	4b1f      	ldr	r3, [pc, #124]	@ (8006768 <RCCEx_PLLSAI2_Config+0x1d8>)
 80066ec:	695a      	ldr	r2, [r3, #20]
 80066ee:	4b21      	ldr	r3, [pc, #132]	@ (8006774 <RCCEx_PLLSAI2_Config+0x1e4>)
 80066f0:	4013      	ands	r3, r2
 80066f2:	687a      	ldr	r2, [r7, #4]
 80066f4:	6892      	ldr	r2, [r2, #8]
 80066f6:	0211      	lsls	r1, r2, #8
 80066f8:	687a      	ldr	r2, [r7, #4]
 80066fa:	6952      	ldr	r2, [r2, #20]
 80066fc:	0852      	lsrs	r2, r2, #1
 80066fe:	3a01      	subs	r2, #1
 8006700:	0652      	lsls	r2, r2, #25
 8006702:	4311      	orrs	r1, r2
 8006704:	687a      	ldr	r2, [r7, #4]
 8006706:	6852      	ldr	r2, [r2, #4]
 8006708:	3a01      	subs	r2, #1
 800670a:	0112      	lsls	r2, r2, #4
 800670c:	430a      	orrs	r2, r1
 800670e:	4916      	ldr	r1, [pc, #88]	@ (8006768 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006710:	4313      	orrs	r3, r2
 8006712:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8006714:	4b14      	ldr	r3, [pc, #80]	@ (8006768 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	4a13      	ldr	r2, [pc, #76]	@ (8006768 <RCCEx_PLLSAI2_Config+0x1d8>)
 800671a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800671e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006720:	f7fc ff06 	bl	8003530 <HAL_GetTick>
 8006724:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8006726:	e009      	b.n	800673c <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8006728:	f7fc ff02 	bl	8003530 <HAL_GetTick>
 800672c:	4602      	mov	r2, r0
 800672e:	68bb      	ldr	r3, [r7, #8]
 8006730:	1ad3      	subs	r3, r2, r3
 8006732:	2b02      	cmp	r3, #2
 8006734:	d902      	bls.n	800673c <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8006736:	2303      	movs	r3, #3
 8006738:	73fb      	strb	r3, [r7, #15]
          break;
 800673a:	e005      	b.n	8006748 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800673c:	4b0a      	ldr	r3, [pc, #40]	@ (8006768 <RCCEx_PLLSAI2_Config+0x1d8>)
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006744:	2b00      	cmp	r3, #0
 8006746:	d0ef      	beq.n	8006728 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8006748:	7bfb      	ldrb	r3, [r7, #15]
 800674a:	2b00      	cmp	r3, #0
 800674c:	d106      	bne.n	800675c <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800674e:	4b06      	ldr	r3, [pc, #24]	@ (8006768 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006750:	695a      	ldr	r2, [r3, #20]
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	699b      	ldr	r3, [r3, #24]
 8006756:	4904      	ldr	r1, [pc, #16]	@ (8006768 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006758:	4313      	orrs	r3, r2
 800675a:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800675c:	7bfb      	ldrb	r3, [r7, #15]
}
 800675e:	4618      	mov	r0, r3
 8006760:	3710      	adds	r7, #16
 8006762:	46bd      	mov	sp, r7
 8006764:	bd80      	pop	{r7, pc}
 8006766:	bf00      	nop
 8006768:	40021000 	.word	0x40021000
 800676c:	07ff800f 	.word	0x07ff800f
 8006770:	ff9f800f 	.word	0xff9f800f
 8006774:	f9ff800f 	.word	0xf9ff800f

08006778 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006778:	b580      	push	{r7, lr}
 800677a:	b084      	sub	sp, #16
 800677c:	af00      	add	r7, sp, #0
 800677e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	2b00      	cmp	r3, #0
 8006784:	d101      	bne.n	800678a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006786:	2301      	movs	r3, #1
 8006788:	e095      	b.n	80068b6 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800678e:	2b00      	cmp	r3, #0
 8006790:	d108      	bne.n	80067a4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	685b      	ldr	r3, [r3, #4]
 8006796:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800679a:	d009      	beq.n	80067b0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	2200      	movs	r2, #0
 80067a0:	61da      	str	r2, [r3, #28]
 80067a2:	e005      	b.n	80067b0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	2200      	movs	r2, #0
 80067a8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	2200      	movs	r2, #0
 80067ae:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	2200      	movs	r2, #0
 80067b4:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80067bc:	b2db      	uxtb	r3, r3
 80067be:	2b00      	cmp	r3, #0
 80067c0:	d106      	bne.n	80067d0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	2200      	movs	r2, #0
 80067c6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80067ca:	6878      	ldr	r0, [r7, #4]
 80067cc:	f7fc f83e 	bl	800284c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	2202      	movs	r2, #2
 80067d4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	681a      	ldr	r2, [r3, #0]
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80067e6:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	68db      	ldr	r3, [r3, #12]
 80067ec:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80067f0:	d902      	bls.n	80067f8 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80067f2:	2300      	movs	r3, #0
 80067f4:	60fb      	str	r3, [r7, #12]
 80067f6:	e002      	b.n	80067fe <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80067f8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80067fc:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	68db      	ldr	r3, [r3, #12]
 8006802:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8006806:	d007      	beq.n	8006818 <HAL_SPI_Init+0xa0>
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	68db      	ldr	r3, [r3, #12]
 800680c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006810:	d002      	beq.n	8006818 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	2200      	movs	r2, #0
 8006816:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	685b      	ldr	r3, [r3, #4]
 800681c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	689b      	ldr	r3, [r3, #8]
 8006824:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8006828:	431a      	orrs	r2, r3
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	691b      	ldr	r3, [r3, #16]
 800682e:	f003 0302 	and.w	r3, r3, #2
 8006832:	431a      	orrs	r2, r3
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	695b      	ldr	r3, [r3, #20]
 8006838:	f003 0301 	and.w	r3, r3, #1
 800683c:	431a      	orrs	r2, r3
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	699b      	ldr	r3, [r3, #24]
 8006842:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006846:	431a      	orrs	r2, r3
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	69db      	ldr	r3, [r3, #28]
 800684c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006850:	431a      	orrs	r2, r3
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	6a1b      	ldr	r3, [r3, #32]
 8006856:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800685a:	ea42 0103 	orr.w	r1, r2, r3
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006862:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	430a      	orrs	r2, r1
 800686c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	699b      	ldr	r3, [r3, #24]
 8006872:	0c1b      	lsrs	r3, r3, #16
 8006874:	f003 0204 	and.w	r2, r3, #4
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800687c:	f003 0310 	and.w	r3, r3, #16
 8006880:	431a      	orrs	r2, r3
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006886:	f003 0308 	and.w	r3, r3, #8
 800688a:	431a      	orrs	r2, r3
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	68db      	ldr	r3, [r3, #12]
 8006890:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8006894:	ea42 0103 	orr.w	r1, r2, r3
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	430a      	orrs	r2, r1
 80068a4:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	2200      	movs	r2, #0
 80068aa:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	2201      	movs	r2, #1
 80068b0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 80068b4:	2300      	movs	r3, #0
}
 80068b6:	4618      	mov	r0, r3
 80068b8:	3710      	adds	r7, #16
 80068ba:	46bd      	mov	sp, r7
 80068bc:	bd80      	pop	{r7, pc}

080068be <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80068be:	b580      	push	{r7, lr}
 80068c0:	b088      	sub	sp, #32
 80068c2:	af00      	add	r7, sp, #0
 80068c4:	60f8      	str	r0, [r7, #12]
 80068c6:	60b9      	str	r1, [r7, #8]
 80068c8:	603b      	str	r3, [r7, #0]
 80068ca:	4613      	mov	r3, r2
 80068cc:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80068ce:	f7fc fe2f 	bl	8003530 <HAL_GetTick>
 80068d2:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80068d4:	88fb      	ldrh	r3, [r7, #6]
 80068d6:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80068de:	b2db      	uxtb	r3, r3
 80068e0:	2b01      	cmp	r3, #1
 80068e2:	d001      	beq.n	80068e8 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80068e4:	2302      	movs	r3, #2
 80068e6:	e15c      	b.n	8006ba2 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 80068e8:	68bb      	ldr	r3, [r7, #8]
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	d002      	beq.n	80068f4 <HAL_SPI_Transmit+0x36>
 80068ee:	88fb      	ldrh	r3, [r7, #6]
 80068f0:	2b00      	cmp	r3, #0
 80068f2:	d101      	bne.n	80068f8 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80068f4:	2301      	movs	r3, #1
 80068f6:	e154      	b.n	8006ba2 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80068f8:	68fb      	ldr	r3, [r7, #12]
 80068fa:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80068fe:	2b01      	cmp	r3, #1
 8006900:	d101      	bne.n	8006906 <HAL_SPI_Transmit+0x48>
 8006902:	2302      	movs	r3, #2
 8006904:	e14d      	b.n	8006ba2 <HAL_SPI_Transmit+0x2e4>
 8006906:	68fb      	ldr	r3, [r7, #12]
 8006908:	2201      	movs	r2, #1
 800690a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	2203      	movs	r2, #3
 8006912:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	2200      	movs	r2, #0
 800691a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	68ba      	ldr	r2, [r7, #8]
 8006920:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	88fa      	ldrh	r2, [r7, #6]
 8006926:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	88fa      	ldrh	r2, [r7, #6]
 800692c:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	2200      	movs	r2, #0
 8006932:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	2200      	movs	r2, #0
 8006938:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	2200      	movs	r2, #0
 8006940:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8006944:	68fb      	ldr	r3, [r7, #12]
 8006946:	2200      	movs	r2, #0
 8006948:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	2200      	movs	r2, #0
 800694e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006950:	68fb      	ldr	r3, [r7, #12]
 8006952:	689b      	ldr	r3, [r3, #8]
 8006954:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006958:	d10f      	bne.n	800697a <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	681a      	ldr	r2, [r3, #0]
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006968:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	681a      	ldr	r2, [r3, #0]
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006978:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006984:	2b40      	cmp	r3, #64	@ 0x40
 8006986:	d007      	beq.n	8006998 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	681a      	ldr	r2, [r3, #0]
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006996:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	68db      	ldr	r3, [r3, #12]
 800699c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80069a0:	d952      	bls.n	8006a48 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	685b      	ldr	r3, [r3, #4]
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	d002      	beq.n	80069b0 <HAL_SPI_Transmit+0xf2>
 80069aa:	8b7b      	ldrh	r3, [r7, #26]
 80069ac:	2b01      	cmp	r3, #1
 80069ae:	d145      	bne.n	8006a3c <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80069b4:	881a      	ldrh	r2, [r3, #0]
 80069b6:	68fb      	ldr	r3, [r7, #12]
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80069bc:	68fb      	ldr	r3, [r7, #12]
 80069be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80069c0:	1c9a      	adds	r2, r3, #2
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80069ca:	b29b      	uxth	r3, r3
 80069cc:	3b01      	subs	r3, #1
 80069ce:	b29a      	uxth	r2, r3
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80069d4:	e032      	b.n	8006a3c <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80069d6:	68fb      	ldr	r3, [r7, #12]
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	689b      	ldr	r3, [r3, #8]
 80069dc:	f003 0302 	and.w	r3, r3, #2
 80069e0:	2b02      	cmp	r3, #2
 80069e2:	d112      	bne.n	8006a0a <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80069e8:	881a      	ldrh	r2, [r3, #0]
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80069f0:	68fb      	ldr	r3, [r7, #12]
 80069f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80069f4:	1c9a      	adds	r2, r3, #2
 80069f6:	68fb      	ldr	r3, [r7, #12]
 80069f8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80069fe:	b29b      	uxth	r3, r3
 8006a00:	3b01      	subs	r3, #1
 8006a02:	b29a      	uxth	r2, r3
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006a08:	e018      	b.n	8006a3c <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006a0a:	f7fc fd91 	bl	8003530 <HAL_GetTick>
 8006a0e:	4602      	mov	r2, r0
 8006a10:	69fb      	ldr	r3, [r7, #28]
 8006a12:	1ad3      	subs	r3, r2, r3
 8006a14:	683a      	ldr	r2, [r7, #0]
 8006a16:	429a      	cmp	r2, r3
 8006a18:	d803      	bhi.n	8006a22 <HAL_SPI_Transmit+0x164>
 8006a1a:	683b      	ldr	r3, [r7, #0]
 8006a1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a20:	d102      	bne.n	8006a28 <HAL_SPI_Transmit+0x16a>
 8006a22:	683b      	ldr	r3, [r7, #0]
 8006a24:	2b00      	cmp	r3, #0
 8006a26:	d109      	bne.n	8006a3c <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	2201      	movs	r2, #1
 8006a2c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8006a30:	68fb      	ldr	r3, [r7, #12]
 8006a32:	2200      	movs	r2, #0
 8006a34:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8006a38:	2303      	movs	r3, #3
 8006a3a:	e0b2      	b.n	8006ba2 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006a40:	b29b      	uxth	r3, r3
 8006a42:	2b00      	cmp	r3, #0
 8006a44:	d1c7      	bne.n	80069d6 <HAL_SPI_Transmit+0x118>
 8006a46:	e083      	b.n	8006b50 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	685b      	ldr	r3, [r3, #4]
 8006a4c:	2b00      	cmp	r3, #0
 8006a4e:	d002      	beq.n	8006a56 <HAL_SPI_Transmit+0x198>
 8006a50:	8b7b      	ldrh	r3, [r7, #26]
 8006a52:	2b01      	cmp	r3, #1
 8006a54:	d177      	bne.n	8006b46 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8006a56:	68fb      	ldr	r3, [r7, #12]
 8006a58:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006a5a:	b29b      	uxth	r3, r3
 8006a5c:	2b01      	cmp	r3, #1
 8006a5e:	d912      	bls.n	8006a86 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a64:	881a      	ldrh	r2, [r3, #0]
 8006a66:	68fb      	ldr	r3, [r7, #12]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a70:	1c9a      	adds	r2, r3, #2
 8006a72:	68fb      	ldr	r3, [r7, #12]
 8006a74:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006a7a:	b29b      	uxth	r3, r3
 8006a7c:	3b02      	subs	r3, #2
 8006a7e:	b29a      	uxth	r2, r3
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006a84:	e05f      	b.n	8006b46 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006a8a:	68fb      	ldr	r3, [r7, #12]
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	330c      	adds	r3, #12
 8006a90:	7812      	ldrb	r2, [r2, #0]
 8006a92:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8006a94:	68fb      	ldr	r3, [r7, #12]
 8006a96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a98:	1c5a      	adds	r2, r3, #1
 8006a9a:	68fb      	ldr	r3, [r7, #12]
 8006a9c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006aa2:	b29b      	uxth	r3, r3
 8006aa4:	3b01      	subs	r3, #1
 8006aa6:	b29a      	uxth	r2, r3
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8006aac:	e04b      	b.n	8006b46 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006aae:	68fb      	ldr	r3, [r7, #12]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	689b      	ldr	r3, [r3, #8]
 8006ab4:	f003 0302 	and.w	r3, r3, #2
 8006ab8:	2b02      	cmp	r3, #2
 8006aba:	d12b      	bne.n	8006b14 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006ac0:	b29b      	uxth	r3, r3
 8006ac2:	2b01      	cmp	r3, #1
 8006ac4:	d912      	bls.n	8006aec <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006aca:	881a      	ldrh	r2, [r3, #0]
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ad6:	1c9a      	adds	r2, r3, #2
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006ae0:	b29b      	uxth	r3, r3
 8006ae2:	3b02      	subs	r3, #2
 8006ae4:	b29a      	uxth	r2, r3
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006aea:	e02c      	b.n	8006b46 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	330c      	adds	r3, #12
 8006af6:	7812      	ldrb	r2, [r2, #0]
 8006af8:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8006afa:	68fb      	ldr	r3, [r7, #12]
 8006afc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006afe:	1c5a      	adds	r2, r3, #1
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006b08:	b29b      	uxth	r3, r3
 8006b0a:	3b01      	subs	r3, #1
 8006b0c:	b29a      	uxth	r2, r3
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006b12:	e018      	b.n	8006b46 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006b14:	f7fc fd0c 	bl	8003530 <HAL_GetTick>
 8006b18:	4602      	mov	r2, r0
 8006b1a:	69fb      	ldr	r3, [r7, #28]
 8006b1c:	1ad3      	subs	r3, r2, r3
 8006b1e:	683a      	ldr	r2, [r7, #0]
 8006b20:	429a      	cmp	r2, r3
 8006b22:	d803      	bhi.n	8006b2c <HAL_SPI_Transmit+0x26e>
 8006b24:	683b      	ldr	r3, [r7, #0]
 8006b26:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b2a:	d102      	bne.n	8006b32 <HAL_SPI_Transmit+0x274>
 8006b2c:	683b      	ldr	r3, [r7, #0]
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	d109      	bne.n	8006b46 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	2201      	movs	r2, #1
 8006b36:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	2200      	movs	r2, #0
 8006b3e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8006b42:	2303      	movs	r3, #3
 8006b44:	e02d      	b.n	8006ba2 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8006b46:	68fb      	ldr	r3, [r7, #12]
 8006b48:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006b4a:	b29b      	uxth	r3, r3
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	d1ae      	bne.n	8006aae <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006b50:	69fa      	ldr	r2, [r7, #28]
 8006b52:	6839      	ldr	r1, [r7, #0]
 8006b54:	68f8      	ldr	r0, [r7, #12]
 8006b56:	f000 fb65 	bl	8007224 <SPI_EndRxTxTransaction>
 8006b5a:	4603      	mov	r3, r0
 8006b5c:	2b00      	cmp	r3, #0
 8006b5e:	d002      	beq.n	8006b66 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	2220      	movs	r2, #32
 8006b64:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006b66:	68fb      	ldr	r3, [r7, #12]
 8006b68:	689b      	ldr	r3, [r3, #8]
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	d10a      	bne.n	8006b84 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006b6e:	2300      	movs	r3, #0
 8006b70:	617b      	str	r3, [r7, #20]
 8006b72:	68fb      	ldr	r3, [r7, #12]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	68db      	ldr	r3, [r3, #12]
 8006b78:	617b      	str	r3, [r7, #20]
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	689b      	ldr	r3, [r3, #8]
 8006b80:	617b      	str	r3, [r7, #20]
 8006b82:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	2201      	movs	r2, #1
 8006b88:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	2200      	movs	r2, #0
 8006b90:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006b94:	68fb      	ldr	r3, [r7, #12]
 8006b96:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006b98:	2b00      	cmp	r3, #0
 8006b9a:	d001      	beq.n	8006ba0 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8006b9c:	2301      	movs	r3, #1
 8006b9e:	e000      	b.n	8006ba2 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8006ba0:	2300      	movs	r3, #0
  }
}
 8006ba2:	4618      	mov	r0, r3
 8006ba4:	3720      	adds	r7, #32
 8006ba6:	46bd      	mov	sp, r7
 8006ba8:	bd80      	pop	{r7, pc}

08006baa <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8006baa:	b580      	push	{r7, lr}
 8006bac:	b08a      	sub	sp, #40	@ 0x28
 8006bae:	af00      	add	r7, sp, #0
 8006bb0:	60f8      	str	r0, [r7, #12]
 8006bb2:	60b9      	str	r1, [r7, #8]
 8006bb4:	607a      	str	r2, [r7, #4]
 8006bb6:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8006bb8:	2301      	movs	r3, #1
 8006bba:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006bbc:	f7fc fcb8 	bl	8003530 <HAL_GetTick>
 8006bc0:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006bc8:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	685b      	ldr	r3, [r3, #4]
 8006bce:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8006bd0:	887b      	ldrh	r3, [r7, #2]
 8006bd2:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 8006bd4:	887b      	ldrh	r3, [r7, #2]
 8006bd6:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006bd8:	7ffb      	ldrb	r3, [r7, #31]
 8006bda:	2b01      	cmp	r3, #1
 8006bdc:	d00c      	beq.n	8006bf8 <HAL_SPI_TransmitReceive+0x4e>
 8006bde:	69bb      	ldr	r3, [r7, #24]
 8006be0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006be4:	d106      	bne.n	8006bf4 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	689b      	ldr	r3, [r3, #8]
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	d102      	bne.n	8006bf4 <HAL_SPI_TransmitReceive+0x4a>
 8006bee:	7ffb      	ldrb	r3, [r7, #31]
 8006bf0:	2b04      	cmp	r3, #4
 8006bf2:	d001      	beq.n	8006bf8 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8006bf4:	2302      	movs	r3, #2
 8006bf6:	e1f3      	b.n	8006fe0 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006bf8:	68bb      	ldr	r3, [r7, #8]
 8006bfa:	2b00      	cmp	r3, #0
 8006bfc:	d005      	beq.n	8006c0a <HAL_SPI_TransmitReceive+0x60>
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	2b00      	cmp	r3, #0
 8006c02:	d002      	beq.n	8006c0a <HAL_SPI_TransmitReceive+0x60>
 8006c04:	887b      	ldrh	r3, [r7, #2]
 8006c06:	2b00      	cmp	r3, #0
 8006c08:	d101      	bne.n	8006c0e <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 8006c0a:	2301      	movs	r3, #1
 8006c0c:	e1e8      	b.n	8006fe0 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006c0e:	68fb      	ldr	r3, [r7, #12]
 8006c10:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8006c14:	2b01      	cmp	r3, #1
 8006c16:	d101      	bne.n	8006c1c <HAL_SPI_TransmitReceive+0x72>
 8006c18:	2302      	movs	r3, #2
 8006c1a:	e1e1      	b.n	8006fe0 <HAL_SPI_TransmitReceive+0x436>
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	2201      	movs	r2, #1
 8006c20:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006c2a:	b2db      	uxtb	r3, r3
 8006c2c:	2b04      	cmp	r3, #4
 8006c2e:	d003      	beq.n	8006c38 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	2205      	movs	r2, #5
 8006c34:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	2200      	movs	r2, #0
 8006c3c:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006c3e:	68fb      	ldr	r3, [r7, #12]
 8006c40:	687a      	ldr	r2, [r7, #4]
 8006c42:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	887a      	ldrh	r2, [r7, #2]
 8006c48:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	887a      	ldrh	r2, [r7, #2]
 8006c50:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8006c54:	68fb      	ldr	r3, [r7, #12]
 8006c56:	68ba      	ldr	r2, [r7, #8]
 8006c58:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	887a      	ldrh	r2, [r7, #2]
 8006c5e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	887a      	ldrh	r2, [r7, #2]
 8006c64:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	2200      	movs	r2, #0
 8006c6a:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	2200      	movs	r2, #0
 8006c70:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	68db      	ldr	r3, [r3, #12]
 8006c76:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006c7a:	d802      	bhi.n	8006c82 <HAL_SPI_TransmitReceive+0xd8>
 8006c7c:	8abb      	ldrh	r3, [r7, #20]
 8006c7e:	2b01      	cmp	r3, #1
 8006c80:	d908      	bls.n	8006c94 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006c82:	68fb      	ldr	r3, [r7, #12]
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	685a      	ldr	r2, [r3, #4]
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8006c90:	605a      	str	r2, [r3, #4]
 8006c92:	e007      	b.n	8006ca4 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	685a      	ldr	r2, [r3, #4]
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006ca2:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006ca4:	68fb      	ldr	r3, [r7, #12]
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006cae:	2b40      	cmp	r3, #64	@ 0x40
 8006cb0:	d007      	beq.n	8006cc2 <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006cb2:	68fb      	ldr	r3, [r7, #12]
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	681a      	ldr	r2, [r3, #0]
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006cc0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006cc2:	68fb      	ldr	r3, [r7, #12]
 8006cc4:	68db      	ldr	r3, [r3, #12]
 8006cc6:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006cca:	f240 8083 	bls.w	8006dd4 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	685b      	ldr	r3, [r3, #4]
 8006cd2:	2b00      	cmp	r3, #0
 8006cd4:	d002      	beq.n	8006cdc <HAL_SPI_TransmitReceive+0x132>
 8006cd6:	8afb      	ldrh	r3, [r7, #22]
 8006cd8:	2b01      	cmp	r3, #1
 8006cda:	d16f      	bne.n	8006dbc <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ce0:	881a      	ldrh	r2, [r3, #0]
 8006ce2:	68fb      	ldr	r3, [r7, #12]
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006ce8:	68fb      	ldr	r3, [r7, #12]
 8006cea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006cec:	1c9a      	adds	r2, r3, #2
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006cf6:	b29b      	uxth	r3, r3
 8006cf8:	3b01      	subs	r3, #1
 8006cfa:	b29a      	uxth	r2, r3
 8006cfc:	68fb      	ldr	r3, [r7, #12]
 8006cfe:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006d00:	e05c      	b.n	8006dbc <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	689b      	ldr	r3, [r3, #8]
 8006d08:	f003 0302 	and.w	r3, r3, #2
 8006d0c:	2b02      	cmp	r3, #2
 8006d0e:	d11b      	bne.n	8006d48 <HAL_SPI_TransmitReceive+0x19e>
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006d14:	b29b      	uxth	r3, r3
 8006d16:	2b00      	cmp	r3, #0
 8006d18:	d016      	beq.n	8006d48 <HAL_SPI_TransmitReceive+0x19e>
 8006d1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d1c:	2b01      	cmp	r3, #1
 8006d1e:	d113      	bne.n	8006d48 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d24:	881a      	ldrh	r2, [r3, #0]
 8006d26:	68fb      	ldr	r3, [r7, #12]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006d2c:	68fb      	ldr	r3, [r7, #12]
 8006d2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d30:	1c9a      	adds	r2, r3, #2
 8006d32:	68fb      	ldr	r3, [r7, #12]
 8006d34:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8006d36:	68fb      	ldr	r3, [r7, #12]
 8006d38:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006d3a:	b29b      	uxth	r3, r3
 8006d3c:	3b01      	subs	r3, #1
 8006d3e:	b29a      	uxth	r2, r3
 8006d40:	68fb      	ldr	r3, [r7, #12]
 8006d42:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006d44:	2300      	movs	r3, #0
 8006d46:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006d48:	68fb      	ldr	r3, [r7, #12]
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	689b      	ldr	r3, [r3, #8]
 8006d4e:	f003 0301 	and.w	r3, r3, #1
 8006d52:	2b01      	cmp	r3, #1
 8006d54:	d11c      	bne.n	8006d90 <HAL_SPI_TransmitReceive+0x1e6>
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006d5c:	b29b      	uxth	r3, r3
 8006d5e:	2b00      	cmp	r3, #0
 8006d60:	d016      	beq.n	8006d90 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	68da      	ldr	r2, [r3, #12]
 8006d68:	68fb      	ldr	r3, [r7, #12]
 8006d6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d6c:	b292      	uxth	r2, r2
 8006d6e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d74:	1c9a      	adds	r2, r3, #2
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006d80:	b29b      	uxth	r3, r3
 8006d82:	3b01      	subs	r3, #1
 8006d84:	b29a      	uxth	r2, r3
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006d8c:	2301      	movs	r3, #1
 8006d8e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8006d90:	f7fc fbce 	bl	8003530 <HAL_GetTick>
 8006d94:	4602      	mov	r2, r0
 8006d96:	6a3b      	ldr	r3, [r7, #32]
 8006d98:	1ad3      	subs	r3, r2, r3
 8006d9a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006d9c:	429a      	cmp	r2, r3
 8006d9e:	d80d      	bhi.n	8006dbc <HAL_SPI_TransmitReceive+0x212>
 8006da0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006da2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006da6:	d009      	beq.n	8006dbc <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	2201      	movs	r2, #1
 8006dac:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8006db0:	68fb      	ldr	r3, [r7, #12]
 8006db2:	2200      	movs	r2, #0
 8006db4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8006db8:	2303      	movs	r3, #3
 8006dba:	e111      	b.n	8006fe0 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006dc0:	b29b      	uxth	r3, r3
 8006dc2:	2b00      	cmp	r3, #0
 8006dc4:	d19d      	bne.n	8006d02 <HAL_SPI_TransmitReceive+0x158>
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006dcc:	b29b      	uxth	r3, r3
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	d197      	bne.n	8006d02 <HAL_SPI_TransmitReceive+0x158>
 8006dd2:	e0e5      	b.n	8006fa0 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006dd4:	68fb      	ldr	r3, [r7, #12]
 8006dd6:	685b      	ldr	r3, [r3, #4]
 8006dd8:	2b00      	cmp	r3, #0
 8006dda:	d003      	beq.n	8006de4 <HAL_SPI_TransmitReceive+0x23a>
 8006ddc:	8afb      	ldrh	r3, [r7, #22]
 8006dde:	2b01      	cmp	r3, #1
 8006de0:	f040 80d1 	bne.w	8006f86 <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006de8:	b29b      	uxth	r3, r3
 8006dea:	2b01      	cmp	r3, #1
 8006dec:	d912      	bls.n	8006e14 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006df2:	881a      	ldrh	r2, [r3, #0]
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006dfe:	1c9a      	adds	r2, r3, #2
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006e08:	b29b      	uxth	r3, r3
 8006e0a:	3b02      	subs	r3, #2
 8006e0c:	b29a      	uxth	r2, r3
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006e12:	e0b8      	b.n	8006f86 <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8006e14:	68fb      	ldr	r3, [r7, #12]
 8006e16:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006e18:	68fb      	ldr	r3, [r7, #12]
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	330c      	adds	r3, #12
 8006e1e:	7812      	ldrb	r2, [r2, #0]
 8006e20:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006e22:	68fb      	ldr	r3, [r7, #12]
 8006e24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e26:	1c5a      	adds	r2, r3, #1
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8006e2c:	68fb      	ldr	r3, [r7, #12]
 8006e2e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006e30:	b29b      	uxth	r3, r3
 8006e32:	3b01      	subs	r3, #1
 8006e34:	b29a      	uxth	r2, r3
 8006e36:	68fb      	ldr	r3, [r7, #12]
 8006e38:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006e3a:	e0a4      	b.n	8006f86 <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	689b      	ldr	r3, [r3, #8]
 8006e42:	f003 0302 	and.w	r3, r3, #2
 8006e46:	2b02      	cmp	r3, #2
 8006e48:	d134      	bne.n	8006eb4 <HAL_SPI_TransmitReceive+0x30a>
 8006e4a:	68fb      	ldr	r3, [r7, #12]
 8006e4c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006e4e:	b29b      	uxth	r3, r3
 8006e50:	2b00      	cmp	r3, #0
 8006e52:	d02f      	beq.n	8006eb4 <HAL_SPI_TransmitReceive+0x30a>
 8006e54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e56:	2b01      	cmp	r3, #1
 8006e58:	d12c      	bne.n	8006eb4 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006e5e:	b29b      	uxth	r3, r3
 8006e60:	2b01      	cmp	r3, #1
 8006e62:	d912      	bls.n	8006e8a <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e68:	881a      	ldrh	r2, [r3, #0]
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e74:	1c9a      	adds	r2, r3, #2
 8006e76:	68fb      	ldr	r3, [r7, #12]
 8006e78:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8006e7a:	68fb      	ldr	r3, [r7, #12]
 8006e7c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006e7e:	b29b      	uxth	r3, r3
 8006e80:	3b02      	subs	r3, #2
 8006e82:	b29a      	uxth	r2, r3
 8006e84:	68fb      	ldr	r3, [r7, #12]
 8006e86:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006e88:	e012      	b.n	8006eb0 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006e8e:	68fb      	ldr	r3, [r7, #12]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	330c      	adds	r3, #12
 8006e94:	7812      	ldrb	r2, [r2, #0]
 8006e96:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8006e98:	68fb      	ldr	r3, [r7, #12]
 8006e9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e9c:	1c5a      	adds	r2, r3, #1
 8006e9e:	68fb      	ldr	r3, [r7, #12]
 8006ea0:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006ea6:	b29b      	uxth	r3, r3
 8006ea8:	3b01      	subs	r3, #1
 8006eaa:	b29a      	uxth	r2, r3
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006eb0:	2300      	movs	r3, #0
 8006eb2:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	689b      	ldr	r3, [r3, #8]
 8006eba:	f003 0301 	and.w	r3, r3, #1
 8006ebe:	2b01      	cmp	r3, #1
 8006ec0:	d148      	bne.n	8006f54 <HAL_SPI_TransmitReceive+0x3aa>
 8006ec2:	68fb      	ldr	r3, [r7, #12]
 8006ec4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006ec8:	b29b      	uxth	r3, r3
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	d042      	beq.n	8006f54 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8006ece:	68fb      	ldr	r3, [r7, #12]
 8006ed0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006ed4:	b29b      	uxth	r3, r3
 8006ed6:	2b01      	cmp	r3, #1
 8006ed8:	d923      	bls.n	8006f22 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	68da      	ldr	r2, [r3, #12]
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ee4:	b292      	uxth	r2, r2
 8006ee6:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006eec:	1c9a      	adds	r2, r3, #2
 8006eee:	68fb      	ldr	r3, [r7, #12]
 8006ef0:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006ef8:	b29b      	uxth	r3, r3
 8006efa:	3b02      	subs	r3, #2
 8006efc:	b29a      	uxth	r2, r3
 8006efe:	68fb      	ldr	r3, [r7, #12]
 8006f00:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006f0a:	b29b      	uxth	r3, r3
 8006f0c:	2b01      	cmp	r3, #1
 8006f0e:	d81f      	bhi.n	8006f50 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006f10:	68fb      	ldr	r3, [r7, #12]
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	685a      	ldr	r2, [r3, #4]
 8006f16:	68fb      	ldr	r3, [r7, #12]
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006f1e:	605a      	str	r2, [r3, #4]
 8006f20:	e016      	b.n	8006f50 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	f103 020c 	add.w	r2, r3, #12
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f2e:	7812      	ldrb	r2, [r2, #0]
 8006f30:	b2d2      	uxtb	r2, r2
 8006f32:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f38:	1c5a      	adds	r2, r3, #1
 8006f3a:	68fb      	ldr	r3, [r7, #12]
 8006f3c:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8006f3e:	68fb      	ldr	r3, [r7, #12]
 8006f40:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006f44:	b29b      	uxth	r3, r3
 8006f46:	3b01      	subs	r3, #1
 8006f48:	b29a      	uxth	r2, r3
 8006f4a:	68fb      	ldr	r3, [r7, #12]
 8006f4c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006f50:	2301      	movs	r3, #1
 8006f52:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006f54:	f7fc faec 	bl	8003530 <HAL_GetTick>
 8006f58:	4602      	mov	r2, r0
 8006f5a:	6a3b      	ldr	r3, [r7, #32]
 8006f5c:	1ad3      	subs	r3, r2, r3
 8006f5e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006f60:	429a      	cmp	r2, r3
 8006f62:	d803      	bhi.n	8006f6c <HAL_SPI_TransmitReceive+0x3c2>
 8006f64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f66:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f6a:	d102      	bne.n	8006f72 <HAL_SPI_TransmitReceive+0x3c8>
 8006f6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	d109      	bne.n	8006f86 <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8006f72:	68fb      	ldr	r3, [r7, #12]
 8006f74:	2201      	movs	r2, #1
 8006f76:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8006f7a:	68fb      	ldr	r3, [r7, #12]
 8006f7c:	2200      	movs	r2, #0
 8006f7e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8006f82:	2303      	movs	r3, #3
 8006f84:	e02c      	b.n	8006fe0 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006f8a:	b29b      	uxth	r3, r3
 8006f8c:	2b00      	cmp	r3, #0
 8006f8e:	f47f af55 	bne.w	8006e3c <HAL_SPI_TransmitReceive+0x292>
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006f98:	b29b      	uxth	r3, r3
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	f47f af4e 	bne.w	8006e3c <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006fa0:	6a3a      	ldr	r2, [r7, #32]
 8006fa2:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8006fa4:	68f8      	ldr	r0, [r7, #12]
 8006fa6:	f000 f93d 	bl	8007224 <SPI_EndRxTxTransaction>
 8006faa:	4603      	mov	r3, r0
 8006fac:	2b00      	cmp	r3, #0
 8006fae:	d008      	beq.n	8006fc2 <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006fb0:	68fb      	ldr	r3, [r7, #12]
 8006fb2:	2220      	movs	r2, #32
 8006fb4:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	2200      	movs	r2, #0
 8006fba:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8006fbe:	2301      	movs	r3, #1
 8006fc0:	e00e      	b.n	8006fe0 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 8006fc2:	68fb      	ldr	r3, [r7, #12]
 8006fc4:	2201      	movs	r2, #1
 8006fc6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8006fca:	68fb      	ldr	r3, [r7, #12]
 8006fcc:	2200      	movs	r2, #0
 8006fce:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006fd2:	68fb      	ldr	r3, [r7, #12]
 8006fd4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006fd6:	2b00      	cmp	r3, #0
 8006fd8:	d001      	beq.n	8006fde <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 8006fda:	2301      	movs	r3, #1
 8006fdc:	e000      	b.n	8006fe0 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 8006fde:	2300      	movs	r3, #0
  }
}
 8006fe0:	4618      	mov	r0, r3
 8006fe2:	3728      	adds	r7, #40	@ 0x28
 8006fe4:	46bd      	mov	sp, r7
 8006fe6:	bd80      	pop	{r7, pc}

08006fe8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006fe8:	b580      	push	{r7, lr}
 8006fea:	b088      	sub	sp, #32
 8006fec:	af00      	add	r7, sp, #0
 8006fee:	60f8      	str	r0, [r7, #12]
 8006ff0:	60b9      	str	r1, [r7, #8]
 8006ff2:	603b      	str	r3, [r7, #0]
 8006ff4:	4613      	mov	r3, r2
 8006ff6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006ff8:	f7fc fa9a 	bl	8003530 <HAL_GetTick>
 8006ffc:	4602      	mov	r2, r0
 8006ffe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007000:	1a9b      	subs	r3, r3, r2
 8007002:	683a      	ldr	r2, [r7, #0]
 8007004:	4413      	add	r3, r2
 8007006:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8007008:	f7fc fa92 	bl	8003530 <HAL_GetTick>
 800700c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800700e:	4b39      	ldr	r3, [pc, #228]	@ (80070f4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	015b      	lsls	r3, r3, #5
 8007014:	0d1b      	lsrs	r3, r3, #20
 8007016:	69fa      	ldr	r2, [r7, #28]
 8007018:	fb02 f303 	mul.w	r3, r2, r3
 800701c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800701e:	e054      	b.n	80070ca <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007020:	683b      	ldr	r3, [r7, #0]
 8007022:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007026:	d050      	beq.n	80070ca <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007028:	f7fc fa82 	bl	8003530 <HAL_GetTick>
 800702c:	4602      	mov	r2, r0
 800702e:	69bb      	ldr	r3, [r7, #24]
 8007030:	1ad3      	subs	r3, r2, r3
 8007032:	69fa      	ldr	r2, [r7, #28]
 8007034:	429a      	cmp	r2, r3
 8007036:	d902      	bls.n	800703e <SPI_WaitFlagStateUntilTimeout+0x56>
 8007038:	69fb      	ldr	r3, [r7, #28]
 800703a:	2b00      	cmp	r3, #0
 800703c:	d13d      	bne.n	80070ba <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800703e:	68fb      	ldr	r3, [r7, #12]
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	685a      	ldr	r2, [r3, #4]
 8007044:	68fb      	ldr	r3, [r7, #12]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800704c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	685b      	ldr	r3, [r3, #4]
 8007052:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007056:	d111      	bne.n	800707c <SPI_WaitFlagStateUntilTimeout+0x94>
 8007058:	68fb      	ldr	r3, [r7, #12]
 800705a:	689b      	ldr	r3, [r3, #8]
 800705c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007060:	d004      	beq.n	800706c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007062:	68fb      	ldr	r3, [r7, #12]
 8007064:	689b      	ldr	r3, [r3, #8]
 8007066:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800706a:	d107      	bne.n	800707c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800706c:	68fb      	ldr	r3, [r7, #12]
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	681a      	ldr	r2, [r3, #0]
 8007072:	68fb      	ldr	r3, [r7, #12]
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800707a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800707c:	68fb      	ldr	r3, [r7, #12]
 800707e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007080:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007084:	d10f      	bne.n	80070a6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	681a      	ldr	r2, [r3, #0]
 800708c:	68fb      	ldr	r3, [r7, #12]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007094:	601a      	str	r2, [r3, #0]
 8007096:	68fb      	ldr	r3, [r7, #12]
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	681a      	ldr	r2, [r3, #0]
 800709c:	68fb      	ldr	r3, [r7, #12]
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80070a4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	2201      	movs	r2, #1
 80070aa:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80070ae:	68fb      	ldr	r3, [r7, #12]
 80070b0:	2200      	movs	r2, #0
 80070b2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80070b6:	2303      	movs	r3, #3
 80070b8:	e017      	b.n	80070ea <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80070ba:	697b      	ldr	r3, [r7, #20]
 80070bc:	2b00      	cmp	r3, #0
 80070be:	d101      	bne.n	80070c4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80070c0:	2300      	movs	r3, #0
 80070c2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80070c4:	697b      	ldr	r3, [r7, #20]
 80070c6:	3b01      	subs	r3, #1
 80070c8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80070ca:	68fb      	ldr	r3, [r7, #12]
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	689a      	ldr	r2, [r3, #8]
 80070d0:	68bb      	ldr	r3, [r7, #8]
 80070d2:	4013      	ands	r3, r2
 80070d4:	68ba      	ldr	r2, [r7, #8]
 80070d6:	429a      	cmp	r2, r3
 80070d8:	bf0c      	ite	eq
 80070da:	2301      	moveq	r3, #1
 80070dc:	2300      	movne	r3, #0
 80070de:	b2db      	uxtb	r3, r3
 80070e0:	461a      	mov	r2, r3
 80070e2:	79fb      	ldrb	r3, [r7, #7]
 80070e4:	429a      	cmp	r2, r3
 80070e6:	d19b      	bne.n	8007020 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80070e8:	2300      	movs	r3, #0
}
 80070ea:	4618      	mov	r0, r3
 80070ec:	3720      	adds	r7, #32
 80070ee:	46bd      	mov	sp, r7
 80070f0:	bd80      	pop	{r7, pc}
 80070f2:	bf00      	nop
 80070f4:	20040088 	.word	0x20040088

080070f8 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80070f8:	b580      	push	{r7, lr}
 80070fa:	b08a      	sub	sp, #40	@ 0x28
 80070fc:	af00      	add	r7, sp, #0
 80070fe:	60f8      	str	r0, [r7, #12]
 8007100:	60b9      	str	r1, [r7, #8]
 8007102:	607a      	str	r2, [r7, #4]
 8007104:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8007106:	2300      	movs	r3, #0
 8007108:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800710a:	f7fc fa11 	bl	8003530 <HAL_GetTick>
 800710e:	4602      	mov	r2, r0
 8007110:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007112:	1a9b      	subs	r3, r3, r2
 8007114:	683a      	ldr	r2, [r7, #0]
 8007116:	4413      	add	r3, r2
 8007118:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800711a:	f7fc fa09 	bl	8003530 <HAL_GetTick>
 800711e:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8007120:	68fb      	ldr	r3, [r7, #12]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	330c      	adds	r3, #12
 8007126:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8007128:	4b3d      	ldr	r3, [pc, #244]	@ (8007220 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800712a:	681a      	ldr	r2, [r3, #0]
 800712c:	4613      	mov	r3, r2
 800712e:	009b      	lsls	r3, r3, #2
 8007130:	4413      	add	r3, r2
 8007132:	00da      	lsls	r2, r3, #3
 8007134:	1ad3      	subs	r3, r2, r3
 8007136:	0d1b      	lsrs	r3, r3, #20
 8007138:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800713a:	fb02 f303 	mul.w	r3, r2, r3
 800713e:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8007140:	e060      	b.n	8007204 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8007142:	68bb      	ldr	r3, [r7, #8]
 8007144:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8007148:	d107      	bne.n	800715a <SPI_WaitFifoStateUntilTimeout+0x62>
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	2b00      	cmp	r3, #0
 800714e:	d104      	bne.n	800715a <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8007150:	69fb      	ldr	r3, [r7, #28]
 8007152:	781b      	ldrb	r3, [r3, #0]
 8007154:	b2db      	uxtb	r3, r3
 8007156:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8007158:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800715a:	683b      	ldr	r3, [r7, #0]
 800715c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007160:	d050      	beq.n	8007204 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007162:	f7fc f9e5 	bl	8003530 <HAL_GetTick>
 8007166:	4602      	mov	r2, r0
 8007168:	6a3b      	ldr	r3, [r7, #32]
 800716a:	1ad3      	subs	r3, r2, r3
 800716c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800716e:	429a      	cmp	r2, r3
 8007170:	d902      	bls.n	8007178 <SPI_WaitFifoStateUntilTimeout+0x80>
 8007172:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007174:	2b00      	cmp	r3, #0
 8007176:	d13d      	bne.n	80071f4 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	685a      	ldr	r2, [r3, #4]
 800717e:	68fb      	ldr	r3, [r7, #12]
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8007186:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007188:	68fb      	ldr	r3, [r7, #12]
 800718a:	685b      	ldr	r3, [r3, #4]
 800718c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007190:	d111      	bne.n	80071b6 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8007192:	68fb      	ldr	r3, [r7, #12]
 8007194:	689b      	ldr	r3, [r3, #8]
 8007196:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800719a:	d004      	beq.n	80071a6 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	689b      	ldr	r3, [r3, #8]
 80071a0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80071a4:	d107      	bne.n	80071b6 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80071a6:	68fb      	ldr	r3, [r7, #12]
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	681a      	ldr	r2, [r3, #0]
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80071b4:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80071ba:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80071be:	d10f      	bne.n	80071e0 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	681a      	ldr	r2, [r3, #0]
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80071ce:	601a      	str	r2, [r3, #0]
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	681a      	ldr	r2, [r3, #0]
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80071de:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80071e0:	68fb      	ldr	r3, [r7, #12]
 80071e2:	2201      	movs	r2, #1
 80071e4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80071e8:	68fb      	ldr	r3, [r7, #12]
 80071ea:	2200      	movs	r2, #0
 80071ec:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80071f0:	2303      	movs	r3, #3
 80071f2:	e010      	b.n	8007216 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80071f4:	69bb      	ldr	r3, [r7, #24]
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	d101      	bne.n	80071fe <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 80071fa:	2300      	movs	r3, #0
 80071fc:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 80071fe:	69bb      	ldr	r3, [r7, #24]
 8007200:	3b01      	subs	r3, #1
 8007202:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8007204:	68fb      	ldr	r3, [r7, #12]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	689a      	ldr	r2, [r3, #8]
 800720a:	68bb      	ldr	r3, [r7, #8]
 800720c:	4013      	ands	r3, r2
 800720e:	687a      	ldr	r2, [r7, #4]
 8007210:	429a      	cmp	r2, r3
 8007212:	d196      	bne.n	8007142 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8007214:	2300      	movs	r3, #0
}
 8007216:	4618      	mov	r0, r3
 8007218:	3728      	adds	r7, #40	@ 0x28
 800721a:	46bd      	mov	sp, r7
 800721c:	bd80      	pop	{r7, pc}
 800721e:	bf00      	nop
 8007220:	20040088 	.word	0x20040088

08007224 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007224:	b580      	push	{r7, lr}
 8007226:	b086      	sub	sp, #24
 8007228:	af02      	add	r7, sp, #8
 800722a:	60f8      	str	r0, [r7, #12]
 800722c:	60b9      	str	r1, [r7, #8]
 800722e:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	9300      	str	r3, [sp, #0]
 8007234:	68bb      	ldr	r3, [r7, #8]
 8007236:	2200      	movs	r2, #0
 8007238:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 800723c:	68f8      	ldr	r0, [r7, #12]
 800723e:	f7ff ff5b 	bl	80070f8 <SPI_WaitFifoStateUntilTimeout>
 8007242:	4603      	mov	r3, r0
 8007244:	2b00      	cmp	r3, #0
 8007246:	d007      	beq.n	8007258 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007248:	68fb      	ldr	r3, [r7, #12]
 800724a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800724c:	f043 0220 	orr.w	r2, r3, #32
 8007250:	68fb      	ldr	r3, [r7, #12]
 8007252:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8007254:	2303      	movs	r3, #3
 8007256:	e027      	b.n	80072a8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	9300      	str	r3, [sp, #0]
 800725c:	68bb      	ldr	r3, [r7, #8]
 800725e:	2200      	movs	r2, #0
 8007260:	2180      	movs	r1, #128	@ 0x80
 8007262:	68f8      	ldr	r0, [r7, #12]
 8007264:	f7ff fec0 	bl	8006fe8 <SPI_WaitFlagStateUntilTimeout>
 8007268:	4603      	mov	r3, r0
 800726a:	2b00      	cmp	r3, #0
 800726c:	d007      	beq.n	800727e <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800726e:	68fb      	ldr	r3, [r7, #12]
 8007270:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007272:	f043 0220 	orr.w	r2, r3, #32
 8007276:	68fb      	ldr	r3, [r7, #12]
 8007278:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800727a:	2303      	movs	r3, #3
 800727c:	e014      	b.n	80072a8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	9300      	str	r3, [sp, #0]
 8007282:	68bb      	ldr	r3, [r7, #8]
 8007284:	2200      	movs	r2, #0
 8007286:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800728a:	68f8      	ldr	r0, [r7, #12]
 800728c:	f7ff ff34 	bl	80070f8 <SPI_WaitFifoStateUntilTimeout>
 8007290:	4603      	mov	r3, r0
 8007292:	2b00      	cmp	r3, #0
 8007294:	d007      	beq.n	80072a6 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007296:	68fb      	ldr	r3, [r7, #12]
 8007298:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800729a:	f043 0220 	orr.w	r2, r3, #32
 800729e:	68fb      	ldr	r3, [r7, #12]
 80072a0:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80072a2:	2303      	movs	r3, #3
 80072a4:	e000      	b.n	80072a8 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80072a6:	2300      	movs	r3, #0
}
 80072a8:	4618      	mov	r0, r3
 80072aa:	3710      	adds	r7, #16
 80072ac:	46bd      	mov	sp, r7
 80072ae:	bd80      	pop	{r7, pc}

080072b0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80072b0:	b580      	push	{r7, lr}
 80072b2:	b082      	sub	sp, #8
 80072b4:	af00      	add	r7, sp, #0
 80072b6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	2b00      	cmp	r3, #0
 80072bc:	d101      	bne.n	80072c2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80072be:	2301      	movs	r3, #1
 80072c0:	e049      	b.n	8007356 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80072c8:	b2db      	uxtb	r3, r3
 80072ca:	2b00      	cmp	r3, #0
 80072cc:	d106      	bne.n	80072dc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	2200      	movs	r2, #0
 80072d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80072d6:	6878      	ldr	r0, [r7, #4]
 80072d8:	f7fb fb2c 	bl	8002934 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	2202      	movs	r2, #2
 80072e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	681a      	ldr	r2, [r3, #0]
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	3304      	adds	r3, #4
 80072ec:	4619      	mov	r1, r3
 80072ee:	4610      	mov	r0, r2
 80072f0:	f000 fad8 	bl	80078a4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	2201      	movs	r2, #1
 80072f8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	2201      	movs	r2, #1
 8007300:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	2201      	movs	r2, #1
 8007308:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	2201      	movs	r2, #1
 8007310:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	2201      	movs	r2, #1
 8007318:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	2201      	movs	r2, #1
 8007320:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	2201      	movs	r2, #1
 8007328:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	2201      	movs	r2, #1
 8007330:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	2201      	movs	r2, #1
 8007338:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	2201      	movs	r2, #1
 8007340:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	2201      	movs	r2, #1
 8007348:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	2201      	movs	r2, #1
 8007350:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007354:	2300      	movs	r3, #0
}
 8007356:	4618      	mov	r0, r3
 8007358:	3708      	adds	r7, #8
 800735a:	46bd      	mov	sp, r7
 800735c:	bd80      	pop	{r7, pc}
	...

08007360 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007360:	b480      	push	{r7}
 8007362:	b085      	sub	sp, #20
 8007364:	af00      	add	r7, sp, #0
 8007366:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800736e:	b2db      	uxtb	r3, r3
 8007370:	2b01      	cmp	r3, #1
 8007372:	d001      	beq.n	8007378 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007374:	2301      	movs	r3, #1
 8007376:	e04f      	b.n	8007418 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	2202      	movs	r2, #2
 800737c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	68da      	ldr	r2, [r3, #12]
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	f042 0201 	orr.w	r2, r2, #1
 800738e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	4a23      	ldr	r2, [pc, #140]	@ (8007424 <HAL_TIM_Base_Start_IT+0xc4>)
 8007396:	4293      	cmp	r3, r2
 8007398:	d01d      	beq.n	80073d6 <HAL_TIM_Base_Start_IT+0x76>
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80073a2:	d018      	beq.n	80073d6 <HAL_TIM_Base_Start_IT+0x76>
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	4a1f      	ldr	r2, [pc, #124]	@ (8007428 <HAL_TIM_Base_Start_IT+0xc8>)
 80073aa:	4293      	cmp	r3, r2
 80073ac:	d013      	beq.n	80073d6 <HAL_TIM_Base_Start_IT+0x76>
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	4a1e      	ldr	r2, [pc, #120]	@ (800742c <HAL_TIM_Base_Start_IT+0xcc>)
 80073b4:	4293      	cmp	r3, r2
 80073b6:	d00e      	beq.n	80073d6 <HAL_TIM_Base_Start_IT+0x76>
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	4a1c      	ldr	r2, [pc, #112]	@ (8007430 <HAL_TIM_Base_Start_IT+0xd0>)
 80073be:	4293      	cmp	r3, r2
 80073c0:	d009      	beq.n	80073d6 <HAL_TIM_Base_Start_IT+0x76>
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	4a1b      	ldr	r2, [pc, #108]	@ (8007434 <HAL_TIM_Base_Start_IT+0xd4>)
 80073c8:	4293      	cmp	r3, r2
 80073ca:	d004      	beq.n	80073d6 <HAL_TIM_Base_Start_IT+0x76>
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	4a19      	ldr	r2, [pc, #100]	@ (8007438 <HAL_TIM_Base_Start_IT+0xd8>)
 80073d2:	4293      	cmp	r3, r2
 80073d4:	d115      	bne.n	8007402 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	689a      	ldr	r2, [r3, #8]
 80073dc:	4b17      	ldr	r3, [pc, #92]	@ (800743c <HAL_TIM_Base_Start_IT+0xdc>)
 80073de:	4013      	ands	r3, r2
 80073e0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80073e2:	68fb      	ldr	r3, [r7, #12]
 80073e4:	2b06      	cmp	r3, #6
 80073e6:	d015      	beq.n	8007414 <HAL_TIM_Base_Start_IT+0xb4>
 80073e8:	68fb      	ldr	r3, [r7, #12]
 80073ea:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80073ee:	d011      	beq.n	8007414 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	681a      	ldr	r2, [r3, #0]
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	f042 0201 	orr.w	r2, r2, #1
 80073fe:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007400:	e008      	b.n	8007414 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	681a      	ldr	r2, [r3, #0]
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	f042 0201 	orr.w	r2, r2, #1
 8007410:	601a      	str	r2, [r3, #0]
 8007412:	e000      	b.n	8007416 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007414:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007416:	2300      	movs	r3, #0
}
 8007418:	4618      	mov	r0, r3
 800741a:	3714      	adds	r7, #20
 800741c:	46bd      	mov	sp, r7
 800741e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007422:	4770      	bx	lr
 8007424:	40012c00 	.word	0x40012c00
 8007428:	40000400 	.word	0x40000400
 800742c:	40000800 	.word	0x40000800
 8007430:	40000c00 	.word	0x40000c00
 8007434:	40013400 	.word	0x40013400
 8007438:	40014000 	.word	0x40014000
 800743c:	00010007 	.word	0x00010007

08007440 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8007440:	b480      	push	{r7}
 8007442:	b083      	sub	sp, #12
 8007444:	af00      	add	r7, sp, #0
 8007446:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	68da      	ldr	r2, [r3, #12]
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	f022 0201 	bic.w	r2, r2, #1
 8007456:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	6a1a      	ldr	r2, [r3, #32]
 800745e:	f241 1311 	movw	r3, #4369	@ 0x1111
 8007462:	4013      	ands	r3, r2
 8007464:	2b00      	cmp	r3, #0
 8007466:	d10f      	bne.n	8007488 <HAL_TIM_Base_Stop_IT+0x48>
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	6a1a      	ldr	r2, [r3, #32]
 800746e:	f240 4344 	movw	r3, #1092	@ 0x444
 8007472:	4013      	ands	r3, r2
 8007474:	2b00      	cmp	r3, #0
 8007476:	d107      	bne.n	8007488 <HAL_TIM_Base_Stop_IT+0x48>
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	681a      	ldr	r2, [r3, #0]
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	f022 0201 	bic.w	r2, r2, #1
 8007486:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	2201      	movs	r2, #1
 800748c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8007490:	2300      	movs	r3, #0
}
 8007492:	4618      	mov	r0, r3
 8007494:	370c      	adds	r7, #12
 8007496:	46bd      	mov	sp, r7
 8007498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800749c:	4770      	bx	lr

0800749e <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800749e:	b580      	push	{r7, lr}
 80074a0:	b084      	sub	sp, #16
 80074a2:	af00      	add	r7, sp, #0
 80074a4:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	68db      	ldr	r3, [r3, #12]
 80074ac:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	691b      	ldr	r3, [r3, #16]
 80074b4:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80074b6:	68bb      	ldr	r3, [r7, #8]
 80074b8:	f003 0302 	and.w	r3, r3, #2
 80074bc:	2b00      	cmp	r3, #0
 80074be:	d020      	beq.n	8007502 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80074c0:	68fb      	ldr	r3, [r7, #12]
 80074c2:	f003 0302 	and.w	r3, r3, #2
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	d01b      	beq.n	8007502 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	f06f 0202 	mvn.w	r2, #2
 80074d2:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	2201      	movs	r2, #1
 80074d8:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	699b      	ldr	r3, [r3, #24]
 80074e0:	f003 0303 	and.w	r3, r3, #3
 80074e4:	2b00      	cmp	r3, #0
 80074e6:	d003      	beq.n	80074f0 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80074e8:	6878      	ldr	r0, [r7, #4]
 80074ea:	f000 f9bc 	bl	8007866 <HAL_TIM_IC_CaptureCallback>
 80074ee:	e005      	b.n	80074fc <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80074f0:	6878      	ldr	r0, [r7, #4]
 80074f2:	f000 f9ae 	bl	8007852 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80074f6:	6878      	ldr	r0, [r7, #4]
 80074f8:	f000 f9bf 	bl	800787a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	2200      	movs	r2, #0
 8007500:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8007502:	68bb      	ldr	r3, [r7, #8]
 8007504:	f003 0304 	and.w	r3, r3, #4
 8007508:	2b00      	cmp	r3, #0
 800750a:	d020      	beq.n	800754e <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800750c:	68fb      	ldr	r3, [r7, #12]
 800750e:	f003 0304 	and.w	r3, r3, #4
 8007512:	2b00      	cmp	r3, #0
 8007514:	d01b      	beq.n	800754e <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	f06f 0204 	mvn.w	r2, #4
 800751e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	2202      	movs	r2, #2
 8007524:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	699b      	ldr	r3, [r3, #24]
 800752c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007530:	2b00      	cmp	r3, #0
 8007532:	d003      	beq.n	800753c <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007534:	6878      	ldr	r0, [r7, #4]
 8007536:	f000 f996 	bl	8007866 <HAL_TIM_IC_CaptureCallback>
 800753a:	e005      	b.n	8007548 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800753c:	6878      	ldr	r0, [r7, #4]
 800753e:	f000 f988 	bl	8007852 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007542:	6878      	ldr	r0, [r7, #4]
 8007544:	f000 f999 	bl	800787a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	2200      	movs	r2, #0
 800754c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800754e:	68bb      	ldr	r3, [r7, #8]
 8007550:	f003 0308 	and.w	r3, r3, #8
 8007554:	2b00      	cmp	r3, #0
 8007556:	d020      	beq.n	800759a <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8007558:	68fb      	ldr	r3, [r7, #12]
 800755a:	f003 0308 	and.w	r3, r3, #8
 800755e:	2b00      	cmp	r3, #0
 8007560:	d01b      	beq.n	800759a <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	f06f 0208 	mvn.w	r2, #8
 800756a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	2204      	movs	r2, #4
 8007570:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	69db      	ldr	r3, [r3, #28]
 8007578:	f003 0303 	and.w	r3, r3, #3
 800757c:	2b00      	cmp	r3, #0
 800757e:	d003      	beq.n	8007588 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007580:	6878      	ldr	r0, [r7, #4]
 8007582:	f000 f970 	bl	8007866 <HAL_TIM_IC_CaptureCallback>
 8007586:	e005      	b.n	8007594 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007588:	6878      	ldr	r0, [r7, #4]
 800758a:	f000 f962 	bl	8007852 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800758e:	6878      	ldr	r0, [r7, #4]
 8007590:	f000 f973 	bl	800787a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	2200      	movs	r2, #0
 8007598:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800759a:	68bb      	ldr	r3, [r7, #8]
 800759c:	f003 0310 	and.w	r3, r3, #16
 80075a0:	2b00      	cmp	r3, #0
 80075a2:	d020      	beq.n	80075e6 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	f003 0310 	and.w	r3, r3, #16
 80075aa:	2b00      	cmp	r3, #0
 80075ac:	d01b      	beq.n	80075e6 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	f06f 0210 	mvn.w	r2, #16
 80075b6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	2208      	movs	r2, #8
 80075bc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	69db      	ldr	r3, [r3, #28]
 80075c4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80075c8:	2b00      	cmp	r3, #0
 80075ca:	d003      	beq.n	80075d4 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80075cc:	6878      	ldr	r0, [r7, #4]
 80075ce:	f000 f94a 	bl	8007866 <HAL_TIM_IC_CaptureCallback>
 80075d2:	e005      	b.n	80075e0 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80075d4:	6878      	ldr	r0, [r7, #4]
 80075d6:	f000 f93c 	bl	8007852 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80075da:	6878      	ldr	r0, [r7, #4]
 80075dc:	f000 f94d 	bl	800787a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	2200      	movs	r2, #0
 80075e4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80075e6:	68bb      	ldr	r3, [r7, #8]
 80075e8:	f003 0301 	and.w	r3, r3, #1
 80075ec:	2b00      	cmp	r3, #0
 80075ee:	d00c      	beq.n	800760a <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80075f0:	68fb      	ldr	r3, [r7, #12]
 80075f2:	f003 0301 	and.w	r3, r3, #1
 80075f6:	2b00      	cmp	r3, #0
 80075f8:	d007      	beq.n	800760a <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	f06f 0201 	mvn.w	r2, #1
 8007602:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007604:	6878      	ldr	r0, [r7, #4]
 8007606:	f000 f91a 	bl	800783e <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800760a:	68bb      	ldr	r3, [r7, #8]
 800760c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007610:	2b00      	cmp	r3, #0
 8007612:	d104      	bne.n	800761e <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8007614:	68bb      	ldr	r3, [r7, #8]
 8007616:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800761a:	2b00      	cmp	r3, #0
 800761c:	d00c      	beq.n	8007638 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800761e:	68fb      	ldr	r3, [r7, #12]
 8007620:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007624:	2b00      	cmp	r3, #0
 8007626:	d007      	beq.n	8007638 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8007630:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007632:	6878      	ldr	r0, [r7, #4]
 8007634:	f000 fb08 	bl	8007c48 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8007638:	68bb      	ldr	r3, [r7, #8]
 800763a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800763e:	2b00      	cmp	r3, #0
 8007640:	d00c      	beq.n	800765c <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007642:	68fb      	ldr	r3, [r7, #12]
 8007644:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007648:	2b00      	cmp	r3, #0
 800764a:	d007      	beq.n	800765c <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8007654:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8007656:	6878      	ldr	r0, [r7, #4]
 8007658:	f000 fb00 	bl	8007c5c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800765c:	68bb      	ldr	r3, [r7, #8]
 800765e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007662:	2b00      	cmp	r3, #0
 8007664:	d00c      	beq.n	8007680 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8007666:	68fb      	ldr	r3, [r7, #12]
 8007668:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800766c:	2b00      	cmp	r3, #0
 800766e:	d007      	beq.n	8007680 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8007678:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800767a:	6878      	ldr	r0, [r7, #4]
 800767c:	f000 f907 	bl	800788e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8007680:	68bb      	ldr	r3, [r7, #8]
 8007682:	f003 0320 	and.w	r3, r3, #32
 8007686:	2b00      	cmp	r3, #0
 8007688:	d00c      	beq.n	80076a4 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800768a:	68fb      	ldr	r3, [r7, #12]
 800768c:	f003 0320 	and.w	r3, r3, #32
 8007690:	2b00      	cmp	r3, #0
 8007692:	d007      	beq.n	80076a4 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	f06f 0220 	mvn.w	r2, #32
 800769c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800769e:	6878      	ldr	r0, [r7, #4]
 80076a0:	f000 fac8 	bl	8007c34 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80076a4:	bf00      	nop
 80076a6:	3710      	adds	r7, #16
 80076a8:	46bd      	mov	sp, r7
 80076aa:	bd80      	pop	{r7, pc}

080076ac <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80076ac:	b580      	push	{r7, lr}
 80076ae:	b084      	sub	sp, #16
 80076b0:	af00      	add	r7, sp, #0
 80076b2:	6078      	str	r0, [r7, #4]
 80076b4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80076b6:	2300      	movs	r3, #0
 80076b8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80076c0:	2b01      	cmp	r3, #1
 80076c2:	d101      	bne.n	80076c8 <HAL_TIM_ConfigClockSource+0x1c>
 80076c4:	2302      	movs	r3, #2
 80076c6:	e0b6      	b.n	8007836 <HAL_TIM_ConfigClockSource+0x18a>
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	2201      	movs	r2, #1
 80076cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	2202      	movs	r2, #2
 80076d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	689b      	ldr	r3, [r3, #8]
 80076de:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80076e0:	68bb      	ldr	r3, [r7, #8]
 80076e2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80076e6:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80076ea:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80076ec:	68bb      	ldr	r3, [r7, #8]
 80076ee:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80076f2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	68ba      	ldr	r2, [r7, #8]
 80076fa:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80076fc:	683b      	ldr	r3, [r7, #0]
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007704:	d03e      	beq.n	8007784 <HAL_TIM_ConfigClockSource+0xd8>
 8007706:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800770a:	f200 8087 	bhi.w	800781c <HAL_TIM_ConfigClockSource+0x170>
 800770e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007712:	f000 8086 	beq.w	8007822 <HAL_TIM_ConfigClockSource+0x176>
 8007716:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800771a:	d87f      	bhi.n	800781c <HAL_TIM_ConfigClockSource+0x170>
 800771c:	2b70      	cmp	r3, #112	@ 0x70
 800771e:	d01a      	beq.n	8007756 <HAL_TIM_ConfigClockSource+0xaa>
 8007720:	2b70      	cmp	r3, #112	@ 0x70
 8007722:	d87b      	bhi.n	800781c <HAL_TIM_ConfigClockSource+0x170>
 8007724:	2b60      	cmp	r3, #96	@ 0x60
 8007726:	d050      	beq.n	80077ca <HAL_TIM_ConfigClockSource+0x11e>
 8007728:	2b60      	cmp	r3, #96	@ 0x60
 800772a:	d877      	bhi.n	800781c <HAL_TIM_ConfigClockSource+0x170>
 800772c:	2b50      	cmp	r3, #80	@ 0x50
 800772e:	d03c      	beq.n	80077aa <HAL_TIM_ConfigClockSource+0xfe>
 8007730:	2b50      	cmp	r3, #80	@ 0x50
 8007732:	d873      	bhi.n	800781c <HAL_TIM_ConfigClockSource+0x170>
 8007734:	2b40      	cmp	r3, #64	@ 0x40
 8007736:	d058      	beq.n	80077ea <HAL_TIM_ConfigClockSource+0x13e>
 8007738:	2b40      	cmp	r3, #64	@ 0x40
 800773a:	d86f      	bhi.n	800781c <HAL_TIM_ConfigClockSource+0x170>
 800773c:	2b30      	cmp	r3, #48	@ 0x30
 800773e:	d064      	beq.n	800780a <HAL_TIM_ConfigClockSource+0x15e>
 8007740:	2b30      	cmp	r3, #48	@ 0x30
 8007742:	d86b      	bhi.n	800781c <HAL_TIM_ConfigClockSource+0x170>
 8007744:	2b20      	cmp	r3, #32
 8007746:	d060      	beq.n	800780a <HAL_TIM_ConfigClockSource+0x15e>
 8007748:	2b20      	cmp	r3, #32
 800774a:	d867      	bhi.n	800781c <HAL_TIM_ConfigClockSource+0x170>
 800774c:	2b00      	cmp	r3, #0
 800774e:	d05c      	beq.n	800780a <HAL_TIM_ConfigClockSource+0x15e>
 8007750:	2b10      	cmp	r3, #16
 8007752:	d05a      	beq.n	800780a <HAL_TIM_ConfigClockSource+0x15e>
 8007754:	e062      	b.n	800781c <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800775a:	683b      	ldr	r3, [r7, #0]
 800775c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800775e:	683b      	ldr	r3, [r7, #0]
 8007760:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007762:	683b      	ldr	r3, [r7, #0]
 8007764:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007766:	f000 f9bd 	bl	8007ae4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	689b      	ldr	r3, [r3, #8]
 8007770:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007772:	68bb      	ldr	r3, [r7, #8]
 8007774:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8007778:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	68ba      	ldr	r2, [r7, #8]
 8007780:	609a      	str	r2, [r3, #8]
      break;
 8007782:	e04f      	b.n	8007824 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007788:	683b      	ldr	r3, [r7, #0]
 800778a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800778c:	683b      	ldr	r3, [r7, #0]
 800778e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007790:	683b      	ldr	r3, [r7, #0]
 8007792:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007794:	f000 f9a6 	bl	8007ae4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	689a      	ldr	r2, [r3, #8]
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80077a6:	609a      	str	r2, [r3, #8]
      break;
 80077a8:	e03c      	b.n	8007824 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80077ae:	683b      	ldr	r3, [r7, #0]
 80077b0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80077b2:	683b      	ldr	r3, [r7, #0]
 80077b4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80077b6:	461a      	mov	r2, r3
 80077b8:	f000 f91a 	bl	80079f0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	2150      	movs	r1, #80	@ 0x50
 80077c2:	4618      	mov	r0, r3
 80077c4:	f000 f973 	bl	8007aae <TIM_ITRx_SetConfig>
      break;
 80077c8:	e02c      	b.n	8007824 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80077ce:	683b      	ldr	r3, [r7, #0]
 80077d0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80077d2:	683b      	ldr	r3, [r7, #0]
 80077d4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80077d6:	461a      	mov	r2, r3
 80077d8:	f000 f939 	bl	8007a4e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	2160      	movs	r1, #96	@ 0x60
 80077e2:	4618      	mov	r0, r3
 80077e4:	f000 f963 	bl	8007aae <TIM_ITRx_SetConfig>
      break;
 80077e8:	e01c      	b.n	8007824 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80077ee:	683b      	ldr	r3, [r7, #0]
 80077f0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80077f2:	683b      	ldr	r3, [r7, #0]
 80077f4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80077f6:	461a      	mov	r2, r3
 80077f8:	f000 f8fa 	bl	80079f0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	681b      	ldr	r3, [r3, #0]
 8007800:	2140      	movs	r1, #64	@ 0x40
 8007802:	4618      	mov	r0, r3
 8007804:	f000 f953 	bl	8007aae <TIM_ITRx_SetConfig>
      break;
 8007808:	e00c      	b.n	8007824 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	681a      	ldr	r2, [r3, #0]
 800780e:	683b      	ldr	r3, [r7, #0]
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	4619      	mov	r1, r3
 8007814:	4610      	mov	r0, r2
 8007816:	f000 f94a 	bl	8007aae <TIM_ITRx_SetConfig>
      break;
 800781a:	e003      	b.n	8007824 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 800781c:	2301      	movs	r3, #1
 800781e:	73fb      	strb	r3, [r7, #15]
      break;
 8007820:	e000      	b.n	8007824 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8007822:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	2201      	movs	r2, #1
 8007828:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	2200      	movs	r2, #0
 8007830:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007834:	7bfb      	ldrb	r3, [r7, #15]
}
 8007836:	4618      	mov	r0, r3
 8007838:	3710      	adds	r7, #16
 800783a:	46bd      	mov	sp, r7
 800783c:	bd80      	pop	{r7, pc}

0800783e <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800783e:	b480      	push	{r7}
 8007840:	b083      	sub	sp, #12
 8007842:	af00      	add	r7, sp, #0
 8007844:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8007846:	bf00      	nop
 8007848:	370c      	adds	r7, #12
 800784a:	46bd      	mov	sp, r7
 800784c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007850:	4770      	bx	lr

08007852 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007852:	b480      	push	{r7}
 8007854:	b083      	sub	sp, #12
 8007856:	af00      	add	r7, sp, #0
 8007858:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800785a:	bf00      	nop
 800785c:	370c      	adds	r7, #12
 800785e:	46bd      	mov	sp, r7
 8007860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007864:	4770      	bx	lr

08007866 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007866:	b480      	push	{r7}
 8007868:	b083      	sub	sp, #12
 800786a:	af00      	add	r7, sp, #0
 800786c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800786e:	bf00      	nop
 8007870:	370c      	adds	r7, #12
 8007872:	46bd      	mov	sp, r7
 8007874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007878:	4770      	bx	lr

0800787a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800787a:	b480      	push	{r7}
 800787c:	b083      	sub	sp, #12
 800787e:	af00      	add	r7, sp, #0
 8007880:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007882:	bf00      	nop
 8007884:	370c      	adds	r7, #12
 8007886:	46bd      	mov	sp, r7
 8007888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800788c:	4770      	bx	lr

0800788e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800788e:	b480      	push	{r7}
 8007890:	b083      	sub	sp, #12
 8007892:	af00      	add	r7, sp, #0
 8007894:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007896:	bf00      	nop
 8007898:	370c      	adds	r7, #12
 800789a:	46bd      	mov	sp, r7
 800789c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078a0:	4770      	bx	lr
	...

080078a4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80078a4:	b480      	push	{r7}
 80078a6:	b085      	sub	sp, #20
 80078a8:	af00      	add	r7, sp, #0
 80078aa:	6078      	str	r0, [r7, #4]
 80078ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	4a46      	ldr	r2, [pc, #280]	@ (80079d0 <TIM_Base_SetConfig+0x12c>)
 80078b8:	4293      	cmp	r3, r2
 80078ba:	d013      	beq.n	80078e4 <TIM_Base_SetConfig+0x40>
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80078c2:	d00f      	beq.n	80078e4 <TIM_Base_SetConfig+0x40>
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	4a43      	ldr	r2, [pc, #268]	@ (80079d4 <TIM_Base_SetConfig+0x130>)
 80078c8:	4293      	cmp	r3, r2
 80078ca:	d00b      	beq.n	80078e4 <TIM_Base_SetConfig+0x40>
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	4a42      	ldr	r2, [pc, #264]	@ (80079d8 <TIM_Base_SetConfig+0x134>)
 80078d0:	4293      	cmp	r3, r2
 80078d2:	d007      	beq.n	80078e4 <TIM_Base_SetConfig+0x40>
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	4a41      	ldr	r2, [pc, #260]	@ (80079dc <TIM_Base_SetConfig+0x138>)
 80078d8:	4293      	cmp	r3, r2
 80078da:	d003      	beq.n	80078e4 <TIM_Base_SetConfig+0x40>
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	4a40      	ldr	r2, [pc, #256]	@ (80079e0 <TIM_Base_SetConfig+0x13c>)
 80078e0:	4293      	cmp	r3, r2
 80078e2:	d108      	bne.n	80078f6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80078e4:	68fb      	ldr	r3, [r7, #12]
 80078e6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80078ea:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80078ec:	683b      	ldr	r3, [r7, #0]
 80078ee:	685b      	ldr	r3, [r3, #4]
 80078f0:	68fa      	ldr	r2, [r7, #12]
 80078f2:	4313      	orrs	r3, r2
 80078f4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	4a35      	ldr	r2, [pc, #212]	@ (80079d0 <TIM_Base_SetConfig+0x12c>)
 80078fa:	4293      	cmp	r3, r2
 80078fc:	d01f      	beq.n	800793e <TIM_Base_SetConfig+0x9a>
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007904:	d01b      	beq.n	800793e <TIM_Base_SetConfig+0x9a>
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	4a32      	ldr	r2, [pc, #200]	@ (80079d4 <TIM_Base_SetConfig+0x130>)
 800790a:	4293      	cmp	r3, r2
 800790c:	d017      	beq.n	800793e <TIM_Base_SetConfig+0x9a>
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	4a31      	ldr	r2, [pc, #196]	@ (80079d8 <TIM_Base_SetConfig+0x134>)
 8007912:	4293      	cmp	r3, r2
 8007914:	d013      	beq.n	800793e <TIM_Base_SetConfig+0x9a>
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	4a30      	ldr	r2, [pc, #192]	@ (80079dc <TIM_Base_SetConfig+0x138>)
 800791a:	4293      	cmp	r3, r2
 800791c:	d00f      	beq.n	800793e <TIM_Base_SetConfig+0x9a>
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	4a2f      	ldr	r2, [pc, #188]	@ (80079e0 <TIM_Base_SetConfig+0x13c>)
 8007922:	4293      	cmp	r3, r2
 8007924:	d00b      	beq.n	800793e <TIM_Base_SetConfig+0x9a>
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	4a2e      	ldr	r2, [pc, #184]	@ (80079e4 <TIM_Base_SetConfig+0x140>)
 800792a:	4293      	cmp	r3, r2
 800792c:	d007      	beq.n	800793e <TIM_Base_SetConfig+0x9a>
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	4a2d      	ldr	r2, [pc, #180]	@ (80079e8 <TIM_Base_SetConfig+0x144>)
 8007932:	4293      	cmp	r3, r2
 8007934:	d003      	beq.n	800793e <TIM_Base_SetConfig+0x9a>
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	4a2c      	ldr	r2, [pc, #176]	@ (80079ec <TIM_Base_SetConfig+0x148>)
 800793a:	4293      	cmp	r3, r2
 800793c:	d108      	bne.n	8007950 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800793e:	68fb      	ldr	r3, [r7, #12]
 8007940:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007944:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007946:	683b      	ldr	r3, [r7, #0]
 8007948:	68db      	ldr	r3, [r3, #12]
 800794a:	68fa      	ldr	r2, [r7, #12]
 800794c:	4313      	orrs	r3, r2
 800794e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007950:	68fb      	ldr	r3, [r7, #12]
 8007952:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007956:	683b      	ldr	r3, [r7, #0]
 8007958:	695b      	ldr	r3, [r3, #20]
 800795a:	4313      	orrs	r3, r2
 800795c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	68fa      	ldr	r2, [r7, #12]
 8007962:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007964:	683b      	ldr	r3, [r7, #0]
 8007966:	689a      	ldr	r2, [r3, #8]
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800796c:	683b      	ldr	r3, [r7, #0]
 800796e:	681a      	ldr	r2, [r3, #0]
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	4a16      	ldr	r2, [pc, #88]	@ (80079d0 <TIM_Base_SetConfig+0x12c>)
 8007978:	4293      	cmp	r3, r2
 800797a:	d00f      	beq.n	800799c <TIM_Base_SetConfig+0xf8>
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	4a18      	ldr	r2, [pc, #96]	@ (80079e0 <TIM_Base_SetConfig+0x13c>)
 8007980:	4293      	cmp	r3, r2
 8007982:	d00b      	beq.n	800799c <TIM_Base_SetConfig+0xf8>
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	4a17      	ldr	r2, [pc, #92]	@ (80079e4 <TIM_Base_SetConfig+0x140>)
 8007988:	4293      	cmp	r3, r2
 800798a:	d007      	beq.n	800799c <TIM_Base_SetConfig+0xf8>
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	4a16      	ldr	r2, [pc, #88]	@ (80079e8 <TIM_Base_SetConfig+0x144>)
 8007990:	4293      	cmp	r3, r2
 8007992:	d003      	beq.n	800799c <TIM_Base_SetConfig+0xf8>
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	4a15      	ldr	r2, [pc, #84]	@ (80079ec <TIM_Base_SetConfig+0x148>)
 8007998:	4293      	cmp	r3, r2
 800799a:	d103      	bne.n	80079a4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800799c:	683b      	ldr	r3, [r7, #0]
 800799e:	691a      	ldr	r2, [r3, #16]
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	2201      	movs	r2, #1
 80079a8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	691b      	ldr	r3, [r3, #16]
 80079ae:	f003 0301 	and.w	r3, r3, #1
 80079b2:	2b01      	cmp	r3, #1
 80079b4:	d105      	bne.n	80079c2 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	691b      	ldr	r3, [r3, #16]
 80079ba:	f023 0201 	bic.w	r2, r3, #1
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	611a      	str	r2, [r3, #16]
  }
}
 80079c2:	bf00      	nop
 80079c4:	3714      	adds	r7, #20
 80079c6:	46bd      	mov	sp, r7
 80079c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079cc:	4770      	bx	lr
 80079ce:	bf00      	nop
 80079d0:	40012c00 	.word	0x40012c00
 80079d4:	40000400 	.word	0x40000400
 80079d8:	40000800 	.word	0x40000800
 80079dc:	40000c00 	.word	0x40000c00
 80079e0:	40013400 	.word	0x40013400
 80079e4:	40014000 	.word	0x40014000
 80079e8:	40014400 	.word	0x40014400
 80079ec:	40014800 	.word	0x40014800

080079f0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80079f0:	b480      	push	{r7}
 80079f2:	b087      	sub	sp, #28
 80079f4:	af00      	add	r7, sp, #0
 80079f6:	60f8      	str	r0, [r7, #12]
 80079f8:	60b9      	str	r1, [r7, #8]
 80079fa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80079fc:	68fb      	ldr	r3, [r7, #12]
 80079fe:	6a1b      	ldr	r3, [r3, #32]
 8007a00:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007a02:	68fb      	ldr	r3, [r7, #12]
 8007a04:	6a1b      	ldr	r3, [r3, #32]
 8007a06:	f023 0201 	bic.w	r2, r3, #1
 8007a0a:	68fb      	ldr	r3, [r7, #12]
 8007a0c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007a0e:	68fb      	ldr	r3, [r7, #12]
 8007a10:	699b      	ldr	r3, [r3, #24]
 8007a12:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007a14:	693b      	ldr	r3, [r7, #16]
 8007a16:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007a1a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	011b      	lsls	r3, r3, #4
 8007a20:	693a      	ldr	r2, [r7, #16]
 8007a22:	4313      	orrs	r3, r2
 8007a24:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007a26:	697b      	ldr	r3, [r7, #20]
 8007a28:	f023 030a 	bic.w	r3, r3, #10
 8007a2c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007a2e:	697a      	ldr	r2, [r7, #20]
 8007a30:	68bb      	ldr	r3, [r7, #8]
 8007a32:	4313      	orrs	r3, r2
 8007a34:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007a36:	68fb      	ldr	r3, [r7, #12]
 8007a38:	693a      	ldr	r2, [r7, #16]
 8007a3a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007a3c:	68fb      	ldr	r3, [r7, #12]
 8007a3e:	697a      	ldr	r2, [r7, #20]
 8007a40:	621a      	str	r2, [r3, #32]
}
 8007a42:	bf00      	nop
 8007a44:	371c      	adds	r7, #28
 8007a46:	46bd      	mov	sp, r7
 8007a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a4c:	4770      	bx	lr

08007a4e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007a4e:	b480      	push	{r7}
 8007a50:	b087      	sub	sp, #28
 8007a52:	af00      	add	r7, sp, #0
 8007a54:	60f8      	str	r0, [r7, #12]
 8007a56:	60b9      	str	r1, [r7, #8]
 8007a58:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007a5a:	68fb      	ldr	r3, [r7, #12]
 8007a5c:	6a1b      	ldr	r3, [r3, #32]
 8007a5e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007a60:	68fb      	ldr	r3, [r7, #12]
 8007a62:	6a1b      	ldr	r3, [r3, #32]
 8007a64:	f023 0210 	bic.w	r2, r3, #16
 8007a68:	68fb      	ldr	r3, [r7, #12]
 8007a6a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007a6c:	68fb      	ldr	r3, [r7, #12]
 8007a6e:	699b      	ldr	r3, [r3, #24]
 8007a70:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007a72:	693b      	ldr	r3, [r7, #16]
 8007a74:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007a78:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	031b      	lsls	r3, r3, #12
 8007a7e:	693a      	ldr	r2, [r7, #16]
 8007a80:	4313      	orrs	r3, r2
 8007a82:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007a84:	697b      	ldr	r3, [r7, #20]
 8007a86:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8007a8a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007a8c:	68bb      	ldr	r3, [r7, #8]
 8007a8e:	011b      	lsls	r3, r3, #4
 8007a90:	697a      	ldr	r2, [r7, #20]
 8007a92:	4313      	orrs	r3, r2
 8007a94:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007a96:	68fb      	ldr	r3, [r7, #12]
 8007a98:	693a      	ldr	r2, [r7, #16]
 8007a9a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007a9c:	68fb      	ldr	r3, [r7, #12]
 8007a9e:	697a      	ldr	r2, [r7, #20]
 8007aa0:	621a      	str	r2, [r3, #32]
}
 8007aa2:	bf00      	nop
 8007aa4:	371c      	adds	r7, #28
 8007aa6:	46bd      	mov	sp, r7
 8007aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aac:	4770      	bx	lr

08007aae <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007aae:	b480      	push	{r7}
 8007ab0:	b085      	sub	sp, #20
 8007ab2:	af00      	add	r7, sp, #0
 8007ab4:	6078      	str	r0, [r7, #4]
 8007ab6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	689b      	ldr	r3, [r3, #8]
 8007abc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007abe:	68fb      	ldr	r3, [r7, #12]
 8007ac0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007ac4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007ac6:	683a      	ldr	r2, [r7, #0]
 8007ac8:	68fb      	ldr	r3, [r7, #12]
 8007aca:	4313      	orrs	r3, r2
 8007acc:	f043 0307 	orr.w	r3, r3, #7
 8007ad0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	68fa      	ldr	r2, [r7, #12]
 8007ad6:	609a      	str	r2, [r3, #8]
}
 8007ad8:	bf00      	nop
 8007ada:	3714      	adds	r7, #20
 8007adc:	46bd      	mov	sp, r7
 8007ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ae2:	4770      	bx	lr

08007ae4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007ae4:	b480      	push	{r7}
 8007ae6:	b087      	sub	sp, #28
 8007ae8:	af00      	add	r7, sp, #0
 8007aea:	60f8      	str	r0, [r7, #12]
 8007aec:	60b9      	str	r1, [r7, #8]
 8007aee:	607a      	str	r2, [r7, #4]
 8007af0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007af2:	68fb      	ldr	r3, [r7, #12]
 8007af4:	689b      	ldr	r3, [r3, #8]
 8007af6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007af8:	697b      	ldr	r3, [r7, #20]
 8007afa:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007afe:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007b00:	683b      	ldr	r3, [r7, #0]
 8007b02:	021a      	lsls	r2, r3, #8
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	431a      	orrs	r2, r3
 8007b08:	68bb      	ldr	r3, [r7, #8]
 8007b0a:	4313      	orrs	r3, r2
 8007b0c:	697a      	ldr	r2, [r7, #20]
 8007b0e:	4313      	orrs	r3, r2
 8007b10:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007b12:	68fb      	ldr	r3, [r7, #12]
 8007b14:	697a      	ldr	r2, [r7, #20]
 8007b16:	609a      	str	r2, [r3, #8]
}
 8007b18:	bf00      	nop
 8007b1a:	371c      	adds	r7, #28
 8007b1c:	46bd      	mov	sp, r7
 8007b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b22:	4770      	bx	lr

08007b24 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007b24:	b480      	push	{r7}
 8007b26:	b085      	sub	sp, #20
 8007b28:	af00      	add	r7, sp, #0
 8007b2a:	6078      	str	r0, [r7, #4]
 8007b2c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007b34:	2b01      	cmp	r3, #1
 8007b36:	d101      	bne.n	8007b3c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007b38:	2302      	movs	r3, #2
 8007b3a:	e068      	b.n	8007c0e <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	2201      	movs	r2, #1
 8007b40:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	2202      	movs	r2, #2
 8007b48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	685b      	ldr	r3, [r3, #4]
 8007b52:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	689b      	ldr	r3, [r3, #8]
 8007b5a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	681b      	ldr	r3, [r3, #0]
 8007b60:	4a2e      	ldr	r2, [pc, #184]	@ (8007c1c <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8007b62:	4293      	cmp	r3, r2
 8007b64:	d004      	beq.n	8007b70 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	4a2d      	ldr	r2, [pc, #180]	@ (8007c20 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8007b6c:	4293      	cmp	r3, r2
 8007b6e:	d108      	bne.n	8007b82 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007b70:	68fb      	ldr	r3, [r7, #12]
 8007b72:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8007b76:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007b78:	683b      	ldr	r3, [r7, #0]
 8007b7a:	685b      	ldr	r3, [r3, #4]
 8007b7c:	68fa      	ldr	r2, [r7, #12]
 8007b7e:	4313      	orrs	r3, r2
 8007b80:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007b82:	68fb      	ldr	r3, [r7, #12]
 8007b84:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007b88:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007b8a:	683b      	ldr	r3, [r7, #0]
 8007b8c:	681b      	ldr	r3, [r3, #0]
 8007b8e:	68fa      	ldr	r2, [r7, #12]
 8007b90:	4313      	orrs	r3, r2
 8007b92:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	68fa      	ldr	r2, [r7, #12]
 8007b9a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	4a1e      	ldr	r2, [pc, #120]	@ (8007c1c <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8007ba2:	4293      	cmp	r3, r2
 8007ba4:	d01d      	beq.n	8007be2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	681b      	ldr	r3, [r3, #0]
 8007baa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007bae:	d018      	beq.n	8007be2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	4a1b      	ldr	r2, [pc, #108]	@ (8007c24 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8007bb6:	4293      	cmp	r3, r2
 8007bb8:	d013      	beq.n	8007be2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	4a1a      	ldr	r2, [pc, #104]	@ (8007c28 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8007bc0:	4293      	cmp	r3, r2
 8007bc2:	d00e      	beq.n	8007be2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	681b      	ldr	r3, [r3, #0]
 8007bc8:	4a18      	ldr	r2, [pc, #96]	@ (8007c2c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8007bca:	4293      	cmp	r3, r2
 8007bcc:	d009      	beq.n	8007be2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	4a13      	ldr	r2, [pc, #76]	@ (8007c20 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8007bd4:	4293      	cmp	r3, r2
 8007bd6:	d004      	beq.n	8007be2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	4a14      	ldr	r2, [pc, #80]	@ (8007c30 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8007bde:	4293      	cmp	r3, r2
 8007be0:	d10c      	bne.n	8007bfc <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007be2:	68bb      	ldr	r3, [r7, #8]
 8007be4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007be8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007bea:	683b      	ldr	r3, [r7, #0]
 8007bec:	689b      	ldr	r3, [r3, #8]
 8007bee:	68ba      	ldr	r2, [r7, #8]
 8007bf0:	4313      	orrs	r3, r2
 8007bf2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	681b      	ldr	r3, [r3, #0]
 8007bf8:	68ba      	ldr	r2, [r7, #8]
 8007bfa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	2201      	movs	r2, #1
 8007c00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	2200      	movs	r2, #0
 8007c08:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007c0c:	2300      	movs	r3, #0
}
 8007c0e:	4618      	mov	r0, r3
 8007c10:	3714      	adds	r7, #20
 8007c12:	46bd      	mov	sp, r7
 8007c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c18:	4770      	bx	lr
 8007c1a:	bf00      	nop
 8007c1c:	40012c00 	.word	0x40012c00
 8007c20:	40013400 	.word	0x40013400
 8007c24:	40000400 	.word	0x40000400
 8007c28:	40000800 	.word	0x40000800
 8007c2c:	40000c00 	.word	0x40000c00
 8007c30:	40014000 	.word	0x40014000

08007c34 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007c34:	b480      	push	{r7}
 8007c36:	b083      	sub	sp, #12
 8007c38:	af00      	add	r7, sp, #0
 8007c3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007c3c:	bf00      	nop
 8007c3e:	370c      	adds	r7, #12
 8007c40:	46bd      	mov	sp, r7
 8007c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c46:	4770      	bx	lr

08007c48 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007c48:	b480      	push	{r7}
 8007c4a:	b083      	sub	sp, #12
 8007c4c:	af00      	add	r7, sp, #0
 8007c4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007c50:	bf00      	nop
 8007c52:	370c      	adds	r7, #12
 8007c54:	46bd      	mov	sp, r7
 8007c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c5a:	4770      	bx	lr

08007c5c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8007c5c:	b480      	push	{r7}
 8007c5e:	b083      	sub	sp, #12
 8007c60:	af00      	add	r7, sp, #0
 8007c62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007c64:	bf00      	nop
 8007c66:	370c      	adds	r7, #12
 8007c68:	46bd      	mov	sp, r7
 8007c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c6e:	4770      	bx	lr

08007c70 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007c70:	b580      	push	{r7, lr}
 8007c72:	b082      	sub	sp, #8
 8007c74:	af00      	add	r7, sp, #0
 8007c76:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	2b00      	cmp	r3, #0
 8007c7c:	d101      	bne.n	8007c82 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007c7e:	2301      	movs	r3, #1
 8007c80:	e042      	b.n	8007d08 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007c88:	2b00      	cmp	r3, #0
 8007c8a:	d106      	bne.n	8007c9a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	2200      	movs	r2, #0
 8007c90:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007c94:	6878      	ldr	r0, [r7, #4]
 8007c96:	f7fa fd2b 	bl	80026f0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	2224      	movs	r2, #36	@ 0x24
 8007c9e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	681b      	ldr	r3, [r3, #0]
 8007ca6:	681a      	ldr	r2, [r3, #0]
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	f022 0201 	bic.w	r2, r2, #1
 8007cb0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007cb6:	2b00      	cmp	r3, #0
 8007cb8:	d002      	beq.n	8007cc0 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8007cba:	6878      	ldr	r0, [r7, #4]
 8007cbc:	f000 ffde 	bl	8008c7c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007cc0:	6878      	ldr	r0, [r7, #4]
 8007cc2:	f000 fcdf 	bl	8008684 <UART_SetConfig>
 8007cc6:	4603      	mov	r3, r0
 8007cc8:	2b01      	cmp	r3, #1
 8007cca:	d101      	bne.n	8007cd0 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8007ccc:	2301      	movs	r3, #1
 8007cce:	e01b      	b.n	8007d08 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	681b      	ldr	r3, [r3, #0]
 8007cd4:	685a      	ldr	r2, [r3, #4]
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007cde:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	689a      	ldr	r2, [r3, #8]
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007cee:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	681a      	ldr	r2, [r3, #0]
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	f042 0201 	orr.w	r2, r2, #1
 8007cfe:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007d00:	6878      	ldr	r0, [r7, #4]
 8007d02:	f001 f85d 	bl	8008dc0 <UART_CheckIdleState>
 8007d06:	4603      	mov	r3, r0
}
 8007d08:	4618      	mov	r0, r3
 8007d0a:	3708      	adds	r7, #8
 8007d0c:	46bd      	mov	sp, r7
 8007d0e:	bd80      	pop	{r7, pc}

08007d10 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007d10:	b580      	push	{r7, lr}
 8007d12:	b08a      	sub	sp, #40	@ 0x28
 8007d14:	af02      	add	r7, sp, #8
 8007d16:	60f8      	str	r0, [r7, #12]
 8007d18:	60b9      	str	r1, [r7, #8]
 8007d1a:	603b      	str	r3, [r7, #0]
 8007d1c:	4613      	mov	r3, r2
 8007d1e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007d20:	68fb      	ldr	r3, [r7, #12]
 8007d22:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007d26:	2b20      	cmp	r3, #32
 8007d28:	d17b      	bne.n	8007e22 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8007d2a:	68bb      	ldr	r3, [r7, #8]
 8007d2c:	2b00      	cmp	r3, #0
 8007d2e:	d002      	beq.n	8007d36 <HAL_UART_Transmit+0x26>
 8007d30:	88fb      	ldrh	r3, [r7, #6]
 8007d32:	2b00      	cmp	r3, #0
 8007d34:	d101      	bne.n	8007d3a <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8007d36:	2301      	movs	r3, #1
 8007d38:	e074      	b.n	8007e24 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007d3a:	68fb      	ldr	r3, [r7, #12]
 8007d3c:	2200      	movs	r2, #0
 8007d3e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	2221      	movs	r2, #33	@ 0x21
 8007d46:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007d4a:	f7fb fbf1 	bl	8003530 <HAL_GetTick>
 8007d4e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8007d50:	68fb      	ldr	r3, [r7, #12]
 8007d52:	88fa      	ldrh	r2, [r7, #6]
 8007d54:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8007d58:	68fb      	ldr	r3, [r7, #12]
 8007d5a:	88fa      	ldrh	r2, [r7, #6]
 8007d5c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007d60:	68fb      	ldr	r3, [r7, #12]
 8007d62:	689b      	ldr	r3, [r3, #8]
 8007d64:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007d68:	d108      	bne.n	8007d7c <HAL_UART_Transmit+0x6c>
 8007d6a:	68fb      	ldr	r3, [r7, #12]
 8007d6c:	691b      	ldr	r3, [r3, #16]
 8007d6e:	2b00      	cmp	r3, #0
 8007d70:	d104      	bne.n	8007d7c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8007d72:	2300      	movs	r3, #0
 8007d74:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007d76:	68bb      	ldr	r3, [r7, #8]
 8007d78:	61bb      	str	r3, [r7, #24]
 8007d7a:	e003      	b.n	8007d84 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8007d7c:	68bb      	ldr	r3, [r7, #8]
 8007d7e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007d80:	2300      	movs	r3, #0
 8007d82:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007d84:	e030      	b.n	8007de8 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007d86:	683b      	ldr	r3, [r7, #0]
 8007d88:	9300      	str	r3, [sp, #0]
 8007d8a:	697b      	ldr	r3, [r7, #20]
 8007d8c:	2200      	movs	r2, #0
 8007d8e:	2180      	movs	r1, #128	@ 0x80
 8007d90:	68f8      	ldr	r0, [r7, #12]
 8007d92:	f001 f8bf 	bl	8008f14 <UART_WaitOnFlagUntilTimeout>
 8007d96:	4603      	mov	r3, r0
 8007d98:	2b00      	cmp	r3, #0
 8007d9a:	d005      	beq.n	8007da8 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8007d9c:	68fb      	ldr	r3, [r7, #12]
 8007d9e:	2220      	movs	r2, #32
 8007da0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8007da4:	2303      	movs	r3, #3
 8007da6:	e03d      	b.n	8007e24 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8007da8:	69fb      	ldr	r3, [r7, #28]
 8007daa:	2b00      	cmp	r3, #0
 8007dac:	d10b      	bne.n	8007dc6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007dae:	69bb      	ldr	r3, [r7, #24]
 8007db0:	881a      	ldrh	r2, [r3, #0]
 8007db2:	68fb      	ldr	r3, [r7, #12]
 8007db4:	681b      	ldr	r3, [r3, #0]
 8007db6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007dba:	b292      	uxth	r2, r2
 8007dbc:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8007dbe:	69bb      	ldr	r3, [r7, #24]
 8007dc0:	3302      	adds	r3, #2
 8007dc2:	61bb      	str	r3, [r7, #24]
 8007dc4:	e007      	b.n	8007dd6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8007dc6:	69fb      	ldr	r3, [r7, #28]
 8007dc8:	781a      	ldrb	r2, [r3, #0]
 8007dca:	68fb      	ldr	r3, [r7, #12]
 8007dcc:	681b      	ldr	r3, [r3, #0]
 8007dce:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8007dd0:	69fb      	ldr	r3, [r7, #28]
 8007dd2:	3301      	adds	r3, #1
 8007dd4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007dd6:	68fb      	ldr	r3, [r7, #12]
 8007dd8:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8007ddc:	b29b      	uxth	r3, r3
 8007dde:	3b01      	subs	r3, #1
 8007de0:	b29a      	uxth	r2, r3
 8007de2:	68fb      	ldr	r3, [r7, #12]
 8007de4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8007de8:	68fb      	ldr	r3, [r7, #12]
 8007dea:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8007dee:	b29b      	uxth	r3, r3
 8007df0:	2b00      	cmp	r3, #0
 8007df2:	d1c8      	bne.n	8007d86 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007df4:	683b      	ldr	r3, [r7, #0]
 8007df6:	9300      	str	r3, [sp, #0]
 8007df8:	697b      	ldr	r3, [r7, #20]
 8007dfa:	2200      	movs	r2, #0
 8007dfc:	2140      	movs	r1, #64	@ 0x40
 8007dfe:	68f8      	ldr	r0, [r7, #12]
 8007e00:	f001 f888 	bl	8008f14 <UART_WaitOnFlagUntilTimeout>
 8007e04:	4603      	mov	r3, r0
 8007e06:	2b00      	cmp	r3, #0
 8007e08:	d005      	beq.n	8007e16 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8007e0a:	68fb      	ldr	r3, [r7, #12]
 8007e0c:	2220      	movs	r2, #32
 8007e0e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8007e12:	2303      	movs	r3, #3
 8007e14:	e006      	b.n	8007e24 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007e16:	68fb      	ldr	r3, [r7, #12]
 8007e18:	2220      	movs	r2, #32
 8007e1a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8007e1e:	2300      	movs	r3, #0
 8007e20:	e000      	b.n	8007e24 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8007e22:	2302      	movs	r3, #2
  }
}
 8007e24:	4618      	mov	r0, r3
 8007e26:	3720      	adds	r7, #32
 8007e28:	46bd      	mov	sp, r7
 8007e2a:	bd80      	pop	{r7, pc}

08007e2c <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007e2c:	b580      	push	{r7, lr}
 8007e2e:	b08a      	sub	sp, #40	@ 0x28
 8007e30:	af02      	add	r7, sp, #8
 8007e32:	60f8      	str	r0, [r7, #12]
 8007e34:	60b9      	str	r1, [r7, #8]
 8007e36:	603b      	str	r3, [r7, #0]
 8007e38:	4613      	mov	r3, r2
 8007e3a:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007e3c:	68fb      	ldr	r3, [r7, #12]
 8007e3e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007e42:	2b20      	cmp	r3, #32
 8007e44:	f040 80b6 	bne.w	8007fb4 <HAL_UART_Receive+0x188>
  {
    if ((pData == NULL) || (Size == 0U))
 8007e48:	68bb      	ldr	r3, [r7, #8]
 8007e4a:	2b00      	cmp	r3, #0
 8007e4c:	d002      	beq.n	8007e54 <HAL_UART_Receive+0x28>
 8007e4e:	88fb      	ldrh	r3, [r7, #6]
 8007e50:	2b00      	cmp	r3, #0
 8007e52:	d101      	bne.n	8007e58 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 8007e54:	2301      	movs	r3, #1
 8007e56:	e0ae      	b.n	8007fb6 <HAL_UART_Receive+0x18a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007e58:	68fb      	ldr	r3, [r7, #12]
 8007e5a:	2200      	movs	r2, #0
 8007e5c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007e60:	68fb      	ldr	r3, [r7, #12]
 8007e62:	2222      	movs	r2, #34	@ 0x22
 8007e64:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007e68:	68fb      	ldr	r3, [r7, #12]
 8007e6a:	2200      	movs	r2, #0
 8007e6c:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007e6e:	f7fb fb5f 	bl	8003530 <HAL_GetTick>
 8007e72:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8007e74:	68fb      	ldr	r3, [r7, #12]
 8007e76:	88fa      	ldrh	r2, [r7, #6]
 8007e78:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    huart->RxXferCount = Size;
 8007e7c:	68fb      	ldr	r3, [r7, #12]
 8007e7e:	88fa      	ldrh	r2, [r7, #6]
 8007e80:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8007e84:	68fb      	ldr	r3, [r7, #12]
 8007e86:	689b      	ldr	r3, [r3, #8]
 8007e88:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007e8c:	d10e      	bne.n	8007eac <HAL_UART_Receive+0x80>
 8007e8e:	68fb      	ldr	r3, [r7, #12]
 8007e90:	691b      	ldr	r3, [r3, #16]
 8007e92:	2b00      	cmp	r3, #0
 8007e94:	d105      	bne.n	8007ea2 <HAL_UART_Receive+0x76>
 8007e96:	68fb      	ldr	r3, [r7, #12]
 8007e98:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8007e9c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007ea0:	e02d      	b.n	8007efe <HAL_UART_Receive+0xd2>
 8007ea2:	68fb      	ldr	r3, [r7, #12]
 8007ea4:	22ff      	movs	r2, #255	@ 0xff
 8007ea6:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007eaa:	e028      	b.n	8007efe <HAL_UART_Receive+0xd2>
 8007eac:	68fb      	ldr	r3, [r7, #12]
 8007eae:	689b      	ldr	r3, [r3, #8]
 8007eb0:	2b00      	cmp	r3, #0
 8007eb2:	d10d      	bne.n	8007ed0 <HAL_UART_Receive+0xa4>
 8007eb4:	68fb      	ldr	r3, [r7, #12]
 8007eb6:	691b      	ldr	r3, [r3, #16]
 8007eb8:	2b00      	cmp	r3, #0
 8007eba:	d104      	bne.n	8007ec6 <HAL_UART_Receive+0x9a>
 8007ebc:	68fb      	ldr	r3, [r7, #12]
 8007ebe:	22ff      	movs	r2, #255	@ 0xff
 8007ec0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007ec4:	e01b      	b.n	8007efe <HAL_UART_Receive+0xd2>
 8007ec6:	68fb      	ldr	r3, [r7, #12]
 8007ec8:	227f      	movs	r2, #127	@ 0x7f
 8007eca:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007ece:	e016      	b.n	8007efe <HAL_UART_Receive+0xd2>
 8007ed0:	68fb      	ldr	r3, [r7, #12]
 8007ed2:	689b      	ldr	r3, [r3, #8]
 8007ed4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007ed8:	d10d      	bne.n	8007ef6 <HAL_UART_Receive+0xca>
 8007eda:	68fb      	ldr	r3, [r7, #12]
 8007edc:	691b      	ldr	r3, [r3, #16]
 8007ede:	2b00      	cmp	r3, #0
 8007ee0:	d104      	bne.n	8007eec <HAL_UART_Receive+0xc0>
 8007ee2:	68fb      	ldr	r3, [r7, #12]
 8007ee4:	227f      	movs	r2, #127	@ 0x7f
 8007ee6:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007eea:	e008      	b.n	8007efe <HAL_UART_Receive+0xd2>
 8007eec:	68fb      	ldr	r3, [r7, #12]
 8007eee:	223f      	movs	r2, #63	@ 0x3f
 8007ef0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007ef4:	e003      	b.n	8007efe <HAL_UART_Receive+0xd2>
 8007ef6:	68fb      	ldr	r3, [r7, #12]
 8007ef8:	2200      	movs	r2, #0
 8007efa:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
    uhMask = huart->Mask;
 8007efe:	68fb      	ldr	r3, [r7, #12]
 8007f00:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8007f04:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007f06:	68fb      	ldr	r3, [r7, #12]
 8007f08:	689b      	ldr	r3, [r3, #8]
 8007f0a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007f0e:	d108      	bne.n	8007f22 <HAL_UART_Receive+0xf6>
 8007f10:	68fb      	ldr	r3, [r7, #12]
 8007f12:	691b      	ldr	r3, [r3, #16]
 8007f14:	2b00      	cmp	r3, #0
 8007f16:	d104      	bne.n	8007f22 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 8007f18:	2300      	movs	r3, #0
 8007f1a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8007f1c:	68bb      	ldr	r3, [r7, #8]
 8007f1e:	61bb      	str	r3, [r7, #24]
 8007f20:	e003      	b.n	8007f2a <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 8007f22:	68bb      	ldr	r3, [r7, #8]
 8007f24:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007f26:	2300      	movs	r3, #0
 8007f28:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8007f2a:	e037      	b.n	8007f9c <HAL_UART_Receive+0x170>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8007f2c:	683b      	ldr	r3, [r7, #0]
 8007f2e:	9300      	str	r3, [sp, #0]
 8007f30:	697b      	ldr	r3, [r7, #20]
 8007f32:	2200      	movs	r2, #0
 8007f34:	2120      	movs	r1, #32
 8007f36:	68f8      	ldr	r0, [r7, #12]
 8007f38:	f000 ffec 	bl	8008f14 <UART_WaitOnFlagUntilTimeout>
 8007f3c:	4603      	mov	r3, r0
 8007f3e:	2b00      	cmp	r3, #0
 8007f40:	d005      	beq.n	8007f4e <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8007f42:	68fb      	ldr	r3, [r7, #12]
 8007f44:	2220      	movs	r2, #32
 8007f46:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        return HAL_TIMEOUT;
 8007f4a:	2303      	movs	r3, #3
 8007f4c:	e033      	b.n	8007fb6 <HAL_UART_Receive+0x18a>
      }
      if (pdata8bits == NULL)
 8007f4e:	69fb      	ldr	r3, [r7, #28]
 8007f50:	2b00      	cmp	r3, #0
 8007f52:	d10c      	bne.n	8007f6e <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8007f54:	68fb      	ldr	r3, [r7, #12]
 8007f56:	681b      	ldr	r3, [r3, #0]
 8007f58:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8007f5a:	b29a      	uxth	r2, r3
 8007f5c:	8a7b      	ldrh	r3, [r7, #18]
 8007f5e:	4013      	ands	r3, r2
 8007f60:	b29a      	uxth	r2, r3
 8007f62:	69bb      	ldr	r3, [r7, #24]
 8007f64:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8007f66:	69bb      	ldr	r3, [r7, #24]
 8007f68:	3302      	adds	r3, #2
 8007f6a:	61bb      	str	r3, [r7, #24]
 8007f6c:	e00d      	b.n	8007f8a <HAL_UART_Receive+0x15e>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8007f6e:	68fb      	ldr	r3, [r7, #12]
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8007f74:	b29b      	uxth	r3, r3
 8007f76:	b2da      	uxtb	r2, r3
 8007f78:	8a7b      	ldrh	r3, [r7, #18]
 8007f7a:	b2db      	uxtb	r3, r3
 8007f7c:	4013      	ands	r3, r2
 8007f7e:	b2da      	uxtb	r2, r3
 8007f80:	69fb      	ldr	r3, [r7, #28]
 8007f82:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8007f84:	69fb      	ldr	r3, [r7, #28]
 8007f86:	3301      	adds	r3, #1
 8007f88:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8007f8a:	68fb      	ldr	r3, [r7, #12]
 8007f8c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007f90:	b29b      	uxth	r3, r3
 8007f92:	3b01      	subs	r3, #1
 8007f94:	b29a      	uxth	r2, r3
 8007f96:	68fb      	ldr	r3, [r7, #12]
 8007f98:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    while (huart->RxXferCount > 0U)
 8007f9c:	68fb      	ldr	r3, [r7, #12]
 8007f9e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007fa2:	b29b      	uxth	r3, r3
 8007fa4:	2b00      	cmp	r3, #0
 8007fa6:	d1c1      	bne.n	8007f2c <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007fa8:	68fb      	ldr	r3, [r7, #12]
 8007faa:	2220      	movs	r2, #32
 8007fac:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    return HAL_OK;
 8007fb0:	2300      	movs	r3, #0
 8007fb2:	e000      	b.n	8007fb6 <HAL_UART_Receive+0x18a>
  }
  else
  {
    return HAL_BUSY;
 8007fb4:	2302      	movs	r3, #2
  }
}
 8007fb6:	4618      	mov	r0, r3
 8007fb8:	3720      	adds	r7, #32
 8007fba:	46bd      	mov	sp, r7
 8007fbc:	bd80      	pop	{r7, pc}
	...

08007fc0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007fc0:	b580      	push	{r7, lr}
 8007fc2:	b0ba      	sub	sp, #232	@ 0xe8
 8007fc4:	af00      	add	r7, sp, #0
 8007fc6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	69db      	ldr	r3, [r3, #28]
 8007fce:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	681b      	ldr	r3, [r3, #0]
 8007fd8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	681b      	ldr	r3, [r3, #0]
 8007fe0:	689b      	ldr	r3, [r3, #8]
 8007fe2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8007fe6:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8007fea:	f640 030f 	movw	r3, #2063	@ 0x80f
 8007fee:	4013      	ands	r3, r2
 8007ff0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8007ff4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007ff8:	2b00      	cmp	r3, #0
 8007ffa:	d11b      	bne.n	8008034 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8007ffc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008000:	f003 0320 	and.w	r3, r3, #32
 8008004:	2b00      	cmp	r3, #0
 8008006:	d015      	beq.n	8008034 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8008008:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800800c:	f003 0320 	and.w	r3, r3, #32
 8008010:	2b00      	cmp	r3, #0
 8008012:	d105      	bne.n	8008020 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8008014:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008018:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800801c:	2b00      	cmp	r3, #0
 800801e:	d009      	beq.n	8008034 <HAL_UART_IRQHandler+0x74>
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008024:	2b00      	cmp	r3, #0
 8008026:	f000 8300 	beq.w	800862a <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800802e:	6878      	ldr	r0, [r7, #4]
 8008030:	4798      	blx	r3
      }
      return;
 8008032:	e2fa      	b.n	800862a <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
 8008034:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008038:	2b00      	cmp	r3, #0
 800803a:	f000 8123 	beq.w	8008284 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800803e:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8008042:	4b8d      	ldr	r3, [pc, #564]	@ (8008278 <HAL_UART_IRQHandler+0x2b8>)
 8008044:	4013      	ands	r3, r2
 8008046:	2b00      	cmp	r3, #0
 8008048:	d106      	bne.n	8008058 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800804a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800804e:	4b8b      	ldr	r3, [pc, #556]	@ (800827c <HAL_UART_IRQHandler+0x2bc>)
 8008050:	4013      	ands	r3, r2
 8008052:	2b00      	cmp	r3, #0
 8008054:	f000 8116 	beq.w	8008284 <HAL_UART_IRQHandler+0x2c4>
      && (((cr3its & USART_CR3_EIE) != 0U)
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008058:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800805c:	f003 0301 	and.w	r3, r3, #1
 8008060:	2b00      	cmp	r3, #0
 8008062:	d011      	beq.n	8008088 <HAL_UART_IRQHandler+0xc8>
 8008064:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008068:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800806c:	2b00      	cmp	r3, #0
 800806e:	d00b      	beq.n	8008088 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	2201      	movs	r2, #1
 8008076:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800807e:	f043 0201 	orr.w	r2, r3, #1
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008088:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800808c:	f003 0302 	and.w	r3, r3, #2
 8008090:	2b00      	cmp	r3, #0
 8008092:	d011      	beq.n	80080b8 <HAL_UART_IRQHandler+0xf8>
 8008094:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008098:	f003 0301 	and.w	r3, r3, #1
 800809c:	2b00      	cmp	r3, #0
 800809e:	d00b      	beq.n	80080b8 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	681b      	ldr	r3, [r3, #0]
 80080a4:	2202      	movs	r2, #2
 80080a6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80080ae:	f043 0204 	orr.w	r2, r3, #4
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80080b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80080bc:	f003 0304 	and.w	r3, r3, #4
 80080c0:	2b00      	cmp	r3, #0
 80080c2:	d011      	beq.n	80080e8 <HAL_UART_IRQHandler+0x128>
 80080c4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80080c8:	f003 0301 	and.w	r3, r3, #1
 80080cc:	2b00      	cmp	r3, #0
 80080ce:	d00b      	beq.n	80080e8 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	681b      	ldr	r3, [r3, #0]
 80080d4:	2204      	movs	r2, #4
 80080d6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80080de:	f043 0202 	orr.w	r2, r3, #2
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
 80080e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80080ec:	f003 0308 	and.w	r3, r3, #8
 80080f0:	2b00      	cmp	r3, #0
 80080f2:	d017      	beq.n	8008124 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80080f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80080f8:	f003 0320 	and.w	r3, r3, #32
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	d105      	bne.n	800810c <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8008100:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8008104:	4b5c      	ldr	r3, [pc, #368]	@ (8008278 <HAL_UART_IRQHandler+0x2b8>)
 8008106:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8008108:	2b00      	cmp	r3, #0
 800810a:	d00b      	beq.n	8008124 <HAL_UART_IRQHandler+0x164>
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
            ((cr3its & USART_CR3_EIE) != 0U)))
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	681b      	ldr	r3, [r3, #0]
 8008110:	2208      	movs	r2, #8
 8008112:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800811a:	f043 0208 	orr.w	r2, r3, #8
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8008124:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008128:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800812c:	2b00      	cmp	r3, #0
 800812e:	d012      	beq.n	8008156 <HAL_UART_IRQHandler+0x196>
 8008130:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008134:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8008138:	2b00      	cmp	r3, #0
 800813a:	d00c      	beq.n	8008156 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008144:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800814c:	f043 0220 	orr.w	r2, r3, #32
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800815c:	2b00      	cmp	r3, #0
 800815e:	f000 8266 	beq.w	800862e <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8008162:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008166:	f003 0320 	and.w	r3, r3, #32
 800816a:	2b00      	cmp	r3, #0
 800816c:	d013      	beq.n	8008196 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800816e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008172:	f003 0320 	and.w	r3, r3, #32
 8008176:	2b00      	cmp	r3, #0
 8008178:	d105      	bne.n	8008186 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800817a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800817e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008182:	2b00      	cmp	r3, #0
 8008184:	d007      	beq.n	8008196 <HAL_UART_IRQHandler+0x1d6>
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800818a:	2b00      	cmp	r3, #0
 800818c:	d003      	beq.n	8008196 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008192:	6878      	ldr	r0, [r7, #4]
 8008194:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800819c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	681b      	ldr	r3, [r3, #0]
 80081a4:	689b      	ldr	r3, [r3, #8]
 80081a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80081aa:	2b40      	cmp	r3, #64	@ 0x40
 80081ac:	d005      	beq.n	80081ba <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80081ae:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80081b2:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80081b6:	2b00      	cmp	r3, #0
 80081b8:	d054      	beq.n	8008264 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80081ba:	6878      	ldr	r0, [r7, #4]
 80081bc:	f000 ff17 	bl	8008fee <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	681b      	ldr	r3, [r3, #0]
 80081c4:	689b      	ldr	r3, [r3, #8]
 80081c6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80081ca:	2b40      	cmp	r3, #64	@ 0x40
 80081cc:	d146      	bne.n	800825c <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	3308      	adds	r3, #8
 80081d4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081d8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80081dc:	e853 3f00 	ldrex	r3, [r3]
 80081e0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80081e4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80081e8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80081ec:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	3308      	adds	r3, #8
 80081f6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80081fa:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80081fe:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008202:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8008206:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800820a:	e841 2300 	strex	r3, r2, [r1]
 800820e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8008212:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008216:	2b00      	cmp	r3, #0
 8008218:	d1d9      	bne.n	80081ce <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008220:	2b00      	cmp	r3, #0
 8008222:	d017      	beq.n	8008254 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800822a:	4a15      	ldr	r2, [pc, #84]	@ (8008280 <HAL_UART_IRQHandler+0x2c0>)
 800822c:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008234:	4618      	mov	r0, r3
 8008236:	f7fc fbba 	bl	80049ae <HAL_DMA_Abort_IT>
 800823a:	4603      	mov	r3, r0
 800823c:	2b00      	cmp	r3, #0
 800823e:	d019      	beq.n	8008274 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008246:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008248:	687a      	ldr	r2, [r7, #4]
 800824a:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800824e:	4610      	mov	r0, r2
 8008250:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008252:	e00f      	b.n	8008274 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008254:	6878      	ldr	r0, [r7, #4]
 8008256:	f000 f9ff 	bl	8008658 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800825a:	e00b      	b.n	8008274 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800825c:	6878      	ldr	r0, [r7, #4]
 800825e:	f000 f9fb 	bl	8008658 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008262:	e007      	b.n	8008274 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008264:	6878      	ldr	r0, [r7, #4]
 8008266:	f000 f9f7 	bl	8008658 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	2200      	movs	r2, #0
 800826e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8008272:	e1dc      	b.n	800862e <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008274:	bf00      	nop
    return;
 8008276:	e1da      	b.n	800862e <HAL_UART_IRQHandler+0x66e>
 8008278:	10000001 	.word	0x10000001
 800827c:	04000120 	.word	0x04000120
 8008280:	080090bb 	.word	0x080090bb

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008288:	2b01      	cmp	r3, #1
 800828a:	f040 8170 	bne.w	800856e <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800828e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008292:	f003 0310 	and.w	r3, r3, #16
 8008296:	2b00      	cmp	r3, #0
 8008298:	f000 8169 	beq.w	800856e <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800829c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80082a0:	f003 0310 	and.w	r3, r3, #16
 80082a4:	2b00      	cmp	r3, #0
 80082a6:	f000 8162 	beq.w	800856e <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	681b      	ldr	r3, [r3, #0]
 80082ae:	2210      	movs	r2, #16
 80082b0:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	681b      	ldr	r3, [r3, #0]
 80082b6:	689b      	ldr	r3, [r3, #8]
 80082b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80082bc:	2b40      	cmp	r3, #64	@ 0x40
 80082be:	f040 80d8 	bne.w	8008472 <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80082c8:	681b      	ldr	r3, [r3, #0]
 80082ca:	685b      	ldr	r3, [r3, #4]
 80082cc:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80082d0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80082d4:	2b00      	cmp	r3, #0
 80082d6:	f000 80af 	beq.w	8008438 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80082e0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80082e4:	429a      	cmp	r2, r3
 80082e6:	f080 80a7 	bcs.w	8008438 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80082f0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80082fa:	681b      	ldr	r3, [r3, #0]
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	f003 0320 	and.w	r3, r3, #32
 8008302:	2b00      	cmp	r3, #0
 8008304:	f040 8087 	bne.w	8008416 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	681b      	ldr	r3, [r3, #0]
 800830c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008310:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008314:	e853 3f00 	ldrex	r3, [r3]
 8008318:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800831c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008320:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008324:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	461a      	mov	r2, r3
 800832e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8008332:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8008336:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800833a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800833e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8008342:	e841 2300 	strex	r3, r2, [r1]
 8008346:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800834a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800834e:	2b00      	cmp	r3, #0
 8008350:	d1da      	bne.n	8008308 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	681b      	ldr	r3, [r3, #0]
 8008356:	3308      	adds	r3, #8
 8008358:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800835a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800835c:	e853 3f00 	ldrex	r3, [r3]
 8008360:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8008362:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008364:	f023 0301 	bic.w	r3, r3, #1
 8008368:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	3308      	adds	r3, #8
 8008372:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8008376:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800837a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800837c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800837e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8008382:	e841 2300 	strex	r3, r2, [r1]
 8008386:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8008388:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800838a:	2b00      	cmp	r3, #0
 800838c:	d1e1      	bne.n	8008352 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	681b      	ldr	r3, [r3, #0]
 8008392:	3308      	adds	r3, #8
 8008394:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008396:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008398:	e853 3f00 	ldrex	r3, [r3]
 800839c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800839e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80083a0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80083a4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	681b      	ldr	r3, [r3, #0]
 80083ac:	3308      	adds	r3, #8
 80083ae:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80083b2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80083b4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083b6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80083b8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80083ba:	e841 2300 	strex	r3, r2, [r1]
 80083be:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80083c0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80083c2:	2b00      	cmp	r3, #0
 80083c4:	d1e3      	bne.n	800838e <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	2220      	movs	r2, #32
 80083ca:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	2200      	movs	r2, #0
 80083d2:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	681b      	ldr	r3, [r3, #0]
 80083d8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083da:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80083dc:	e853 3f00 	ldrex	r3, [r3]
 80083e0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80083e2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80083e4:	f023 0310 	bic.w	r3, r3, #16
 80083e8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	681b      	ldr	r3, [r3, #0]
 80083f0:	461a      	mov	r2, r3
 80083f2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80083f6:	65bb      	str	r3, [r7, #88]	@ 0x58
 80083f8:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083fa:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80083fc:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80083fe:	e841 2300 	strex	r3, r2, [r1]
 8008402:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008404:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008406:	2b00      	cmp	r3, #0
 8008408:	d1e4      	bne.n	80083d4 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008410:	4618      	mov	r0, r3
 8008412:	f7fc fa70 	bl	80048f6 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	2202      	movs	r2, #2
 800841a:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008428:	b29b      	uxth	r3, r3
 800842a:	1ad3      	subs	r3, r2, r3
 800842c:	b29b      	uxth	r3, r3
 800842e:	4619      	mov	r1, r3
 8008430:	6878      	ldr	r0, [r7, #4]
 8008432:	f000 f91b 	bl	800866c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8008436:	e0fc      	b.n	8008632 <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800843e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008442:	429a      	cmp	r2, r3
 8008444:	f040 80f5 	bne.w	8008632 <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800844e:	681b      	ldr	r3, [r3, #0]
 8008450:	681b      	ldr	r3, [r3, #0]
 8008452:	f003 0320 	and.w	r3, r3, #32
 8008456:	2b20      	cmp	r3, #32
 8008458:	f040 80eb 	bne.w	8008632 <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	2202      	movs	r2, #2
 8008460:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008468:	4619      	mov	r1, r3
 800846a:	6878      	ldr	r0, [r7, #4]
 800846c:	f000 f8fe 	bl	800866c <HAL_UARTEx_RxEventCallback>
      return;
 8008470:	e0df      	b.n	8008632 <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800847e:	b29b      	uxth	r3, r3
 8008480:	1ad3      	subs	r3, r2, r3
 8008482:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800848c:	b29b      	uxth	r3, r3
 800848e:	2b00      	cmp	r3, #0
 8008490:	f000 80d1 	beq.w	8008636 <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 8008494:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008498:	2b00      	cmp	r3, #0
 800849a:	f000 80cc 	beq.w	8008636 <HAL_UART_IRQHandler+0x676>
      {
#if defined(USART_CR1_FIFOEN)
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	681b      	ldr	r3, [r3, #0]
 80084a2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80084a6:	e853 3f00 	ldrex	r3, [r3]
 80084aa:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80084ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80084ae:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80084b2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	681b      	ldr	r3, [r3, #0]
 80084ba:	461a      	mov	r2, r3
 80084bc:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80084c0:	647b      	str	r3, [r7, #68]	@ 0x44
 80084c2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084c4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80084c6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80084c8:	e841 2300 	strex	r3, r2, [r1]
 80084cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80084ce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80084d0:	2b00      	cmp	r3, #0
 80084d2:	d1e4      	bne.n	800849e <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	681b      	ldr	r3, [r3, #0]
 80084d8:	3308      	adds	r3, #8
 80084da:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084de:	e853 3f00 	ldrex	r3, [r3]
 80084e2:	623b      	str	r3, [r7, #32]
   return(result);
 80084e4:	6a3b      	ldr	r3, [r7, #32]
 80084e6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80084ea:	f023 0301 	bic.w	r3, r3, #1
 80084ee:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	681b      	ldr	r3, [r3, #0]
 80084f6:	3308      	adds	r3, #8
 80084f8:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80084fc:	633a      	str	r2, [r7, #48]	@ 0x30
 80084fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008500:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008502:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008504:	e841 2300 	strex	r3, r2, [r1]
 8008508:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800850a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800850c:	2b00      	cmp	r3, #0
 800850e:	d1e1      	bne.n	80084d4 <HAL_UART_IRQHandler+0x514>
        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	2220      	movs	r2, #32
 8008514:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	2200      	movs	r2, #0
 800851c:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	2200      	movs	r2, #0
 8008522:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	681b      	ldr	r3, [r3, #0]
 8008528:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800852a:	693b      	ldr	r3, [r7, #16]
 800852c:	e853 3f00 	ldrex	r3, [r3]
 8008530:	60fb      	str	r3, [r7, #12]
   return(result);
 8008532:	68fb      	ldr	r3, [r7, #12]
 8008534:	f023 0310 	bic.w	r3, r3, #16
 8008538:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	681b      	ldr	r3, [r3, #0]
 8008540:	461a      	mov	r2, r3
 8008542:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8008546:	61fb      	str	r3, [r7, #28]
 8008548:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800854a:	69b9      	ldr	r1, [r7, #24]
 800854c:	69fa      	ldr	r2, [r7, #28]
 800854e:	e841 2300 	strex	r3, r2, [r1]
 8008552:	617b      	str	r3, [r7, #20]
   return(result);
 8008554:	697b      	ldr	r3, [r7, #20]
 8008556:	2b00      	cmp	r3, #0
 8008558:	d1e4      	bne.n	8008524 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	2202      	movs	r2, #2
 800855e:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008560:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008564:	4619      	mov	r1, r3
 8008566:	6878      	ldr	r0, [r7, #4]
 8008568:	f000 f880 	bl	800866c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800856c:	e063      	b.n	8008636 <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800856e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008572:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008576:	2b00      	cmp	r3, #0
 8008578:	d00e      	beq.n	8008598 <HAL_UART_IRQHandler+0x5d8>
 800857a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800857e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008582:	2b00      	cmp	r3, #0
 8008584:	d008      	beq.n	8008598 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	681b      	ldr	r3, [r3, #0]
 800858a:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800858e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8008590:	6878      	ldr	r0, [r7, #4]
 8008592:	f000 fdd3 	bl	800913c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008596:	e051      	b.n	800863c <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8008598:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800859c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80085a0:	2b00      	cmp	r3, #0
 80085a2:	d014      	beq.n	80085ce <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 80085a4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80085a8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80085ac:	2b00      	cmp	r3, #0
 80085ae:	d105      	bne.n	80085bc <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 80085b0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80085b4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80085b8:	2b00      	cmp	r3, #0
 80085ba:	d008      	beq.n	80085ce <HAL_UART_IRQHandler+0x60e>
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
      && ((cr1its & USART_CR1_TXEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80085c0:	2b00      	cmp	r3, #0
 80085c2:	d03a      	beq.n	800863a <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80085c8:	6878      	ldr	r0, [r7, #4]
 80085ca:	4798      	blx	r3
    }
    return;
 80085cc:	e035      	b.n	800863a <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80085ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80085d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80085d6:	2b00      	cmp	r3, #0
 80085d8:	d009      	beq.n	80085ee <HAL_UART_IRQHandler+0x62e>
 80085da:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80085de:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80085e2:	2b00      	cmp	r3, #0
 80085e4:	d003      	beq.n	80085ee <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 80085e6:	6878      	ldr	r0, [r7, #4]
 80085e8:	f000 fd7d 	bl	80090e6 <UART_EndTransmit_IT>
    return;
 80085ec:	e026      	b.n	800863c <HAL_UART_IRQHandler+0x67c>
  }

#if defined(USART_CR1_FIFOEN)
  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80085ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80085f2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80085f6:	2b00      	cmp	r3, #0
 80085f8:	d009      	beq.n	800860e <HAL_UART_IRQHandler+0x64e>
 80085fa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80085fe:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8008602:	2b00      	cmp	r3, #0
 8008604:	d003      	beq.n	800860e <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8008606:	6878      	ldr	r0, [r7, #4]
 8008608:	f000 fdac 	bl	8009164 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800860c:	e016      	b.n	800863c <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800860e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008612:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8008616:	2b00      	cmp	r3, #0
 8008618:	d010      	beq.n	800863c <HAL_UART_IRQHandler+0x67c>
 800861a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800861e:	2b00      	cmp	r3, #0
 8008620:	da0c      	bge.n	800863c <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8008622:	6878      	ldr	r0, [r7, #4]
 8008624:	f000 fd94 	bl	8009150 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008628:	e008      	b.n	800863c <HAL_UART_IRQHandler+0x67c>
      return;
 800862a:	bf00      	nop
 800862c:	e006      	b.n	800863c <HAL_UART_IRQHandler+0x67c>
    return;
 800862e:	bf00      	nop
 8008630:	e004      	b.n	800863c <HAL_UART_IRQHandler+0x67c>
      return;
 8008632:	bf00      	nop
 8008634:	e002      	b.n	800863c <HAL_UART_IRQHandler+0x67c>
      return;
 8008636:	bf00      	nop
 8008638:	e000      	b.n	800863c <HAL_UART_IRQHandler+0x67c>
    return;
 800863a:	bf00      	nop
  }
#endif /* USART_CR1_FIFOEN */
}
 800863c:	37e8      	adds	r7, #232	@ 0xe8
 800863e:	46bd      	mov	sp, r7
 8008640:	bd80      	pop	{r7, pc}
 8008642:	bf00      	nop

08008644 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008644:	b480      	push	{r7}
 8008646:	b083      	sub	sp, #12
 8008648:	af00      	add	r7, sp, #0
 800864a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800864c:	bf00      	nop
 800864e:	370c      	adds	r7, #12
 8008650:	46bd      	mov	sp, r7
 8008652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008656:	4770      	bx	lr

08008658 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008658:	b480      	push	{r7}
 800865a:	b083      	sub	sp, #12
 800865c:	af00      	add	r7, sp, #0
 800865e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8008660:	bf00      	nop
 8008662:	370c      	adds	r7, #12
 8008664:	46bd      	mov	sp, r7
 8008666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800866a:	4770      	bx	lr

0800866c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800866c:	b480      	push	{r7}
 800866e:	b083      	sub	sp, #12
 8008670:	af00      	add	r7, sp, #0
 8008672:	6078      	str	r0, [r7, #4]
 8008674:	460b      	mov	r3, r1
 8008676:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008678:	bf00      	nop
 800867a:	370c      	adds	r7, #12
 800867c:	46bd      	mov	sp, r7
 800867e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008682:	4770      	bx	lr

08008684 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008684:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008688:	b08c      	sub	sp, #48	@ 0x30
 800868a:	af00      	add	r7, sp, #0
 800868c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800868e:	2300      	movs	r3, #0
 8008690:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008694:	697b      	ldr	r3, [r7, #20]
 8008696:	689a      	ldr	r2, [r3, #8]
 8008698:	697b      	ldr	r3, [r7, #20]
 800869a:	691b      	ldr	r3, [r3, #16]
 800869c:	431a      	orrs	r2, r3
 800869e:	697b      	ldr	r3, [r7, #20]
 80086a0:	695b      	ldr	r3, [r3, #20]
 80086a2:	431a      	orrs	r2, r3
 80086a4:	697b      	ldr	r3, [r7, #20]
 80086a6:	69db      	ldr	r3, [r3, #28]
 80086a8:	4313      	orrs	r3, r2
 80086aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80086ac:	697b      	ldr	r3, [r7, #20]
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	681a      	ldr	r2, [r3, #0]
 80086b2:	4baa      	ldr	r3, [pc, #680]	@ (800895c <UART_SetConfig+0x2d8>)
 80086b4:	4013      	ands	r3, r2
 80086b6:	697a      	ldr	r2, [r7, #20]
 80086b8:	6812      	ldr	r2, [r2, #0]
 80086ba:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80086bc:	430b      	orrs	r3, r1
 80086be:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80086c0:	697b      	ldr	r3, [r7, #20]
 80086c2:	681b      	ldr	r3, [r3, #0]
 80086c4:	685b      	ldr	r3, [r3, #4]
 80086c6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80086ca:	697b      	ldr	r3, [r7, #20]
 80086cc:	68da      	ldr	r2, [r3, #12]
 80086ce:	697b      	ldr	r3, [r7, #20]
 80086d0:	681b      	ldr	r3, [r3, #0]
 80086d2:	430a      	orrs	r2, r1
 80086d4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80086d6:	697b      	ldr	r3, [r7, #20]
 80086d8:	699b      	ldr	r3, [r3, #24]
 80086da:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80086dc:	697b      	ldr	r3, [r7, #20]
 80086de:	681b      	ldr	r3, [r3, #0]
 80086e0:	4a9f      	ldr	r2, [pc, #636]	@ (8008960 <UART_SetConfig+0x2dc>)
 80086e2:	4293      	cmp	r3, r2
 80086e4:	d004      	beq.n	80086f0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80086e6:	697b      	ldr	r3, [r7, #20]
 80086e8:	6a1b      	ldr	r3, [r3, #32]
 80086ea:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80086ec:	4313      	orrs	r3, r2
 80086ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80086f0:	697b      	ldr	r3, [r7, #20]
 80086f2:	681b      	ldr	r3, [r3, #0]
 80086f4:	689b      	ldr	r3, [r3, #8]
 80086f6:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 80086fa:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 80086fe:	697a      	ldr	r2, [r7, #20]
 8008700:	6812      	ldr	r2, [r2, #0]
 8008702:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008704:	430b      	orrs	r3, r1
 8008706:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8008708:	697b      	ldr	r3, [r7, #20]
 800870a:	681b      	ldr	r3, [r3, #0]
 800870c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800870e:	f023 010f 	bic.w	r1, r3, #15
 8008712:	697b      	ldr	r3, [r7, #20]
 8008714:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008716:	697b      	ldr	r3, [r7, #20]
 8008718:	681b      	ldr	r3, [r3, #0]
 800871a:	430a      	orrs	r2, r1
 800871c:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800871e:	697b      	ldr	r3, [r7, #20]
 8008720:	681b      	ldr	r3, [r3, #0]
 8008722:	4a90      	ldr	r2, [pc, #576]	@ (8008964 <UART_SetConfig+0x2e0>)
 8008724:	4293      	cmp	r3, r2
 8008726:	d125      	bne.n	8008774 <UART_SetConfig+0xf0>
 8008728:	4b8f      	ldr	r3, [pc, #572]	@ (8008968 <UART_SetConfig+0x2e4>)
 800872a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800872e:	f003 0303 	and.w	r3, r3, #3
 8008732:	2b03      	cmp	r3, #3
 8008734:	d81a      	bhi.n	800876c <UART_SetConfig+0xe8>
 8008736:	a201      	add	r2, pc, #4	@ (adr r2, 800873c <UART_SetConfig+0xb8>)
 8008738:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800873c:	0800874d 	.word	0x0800874d
 8008740:	0800875d 	.word	0x0800875d
 8008744:	08008755 	.word	0x08008755
 8008748:	08008765 	.word	0x08008765
 800874c:	2301      	movs	r3, #1
 800874e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008752:	e116      	b.n	8008982 <UART_SetConfig+0x2fe>
 8008754:	2302      	movs	r3, #2
 8008756:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800875a:	e112      	b.n	8008982 <UART_SetConfig+0x2fe>
 800875c:	2304      	movs	r3, #4
 800875e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008762:	e10e      	b.n	8008982 <UART_SetConfig+0x2fe>
 8008764:	2308      	movs	r3, #8
 8008766:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800876a:	e10a      	b.n	8008982 <UART_SetConfig+0x2fe>
 800876c:	2310      	movs	r3, #16
 800876e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008772:	e106      	b.n	8008982 <UART_SetConfig+0x2fe>
 8008774:	697b      	ldr	r3, [r7, #20]
 8008776:	681b      	ldr	r3, [r3, #0]
 8008778:	4a7c      	ldr	r2, [pc, #496]	@ (800896c <UART_SetConfig+0x2e8>)
 800877a:	4293      	cmp	r3, r2
 800877c:	d138      	bne.n	80087f0 <UART_SetConfig+0x16c>
 800877e:	4b7a      	ldr	r3, [pc, #488]	@ (8008968 <UART_SetConfig+0x2e4>)
 8008780:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008784:	f003 030c 	and.w	r3, r3, #12
 8008788:	2b0c      	cmp	r3, #12
 800878a:	d82d      	bhi.n	80087e8 <UART_SetConfig+0x164>
 800878c:	a201      	add	r2, pc, #4	@ (adr r2, 8008794 <UART_SetConfig+0x110>)
 800878e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008792:	bf00      	nop
 8008794:	080087c9 	.word	0x080087c9
 8008798:	080087e9 	.word	0x080087e9
 800879c:	080087e9 	.word	0x080087e9
 80087a0:	080087e9 	.word	0x080087e9
 80087a4:	080087d9 	.word	0x080087d9
 80087a8:	080087e9 	.word	0x080087e9
 80087ac:	080087e9 	.word	0x080087e9
 80087b0:	080087e9 	.word	0x080087e9
 80087b4:	080087d1 	.word	0x080087d1
 80087b8:	080087e9 	.word	0x080087e9
 80087bc:	080087e9 	.word	0x080087e9
 80087c0:	080087e9 	.word	0x080087e9
 80087c4:	080087e1 	.word	0x080087e1
 80087c8:	2300      	movs	r3, #0
 80087ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80087ce:	e0d8      	b.n	8008982 <UART_SetConfig+0x2fe>
 80087d0:	2302      	movs	r3, #2
 80087d2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80087d6:	e0d4      	b.n	8008982 <UART_SetConfig+0x2fe>
 80087d8:	2304      	movs	r3, #4
 80087da:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80087de:	e0d0      	b.n	8008982 <UART_SetConfig+0x2fe>
 80087e0:	2308      	movs	r3, #8
 80087e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80087e6:	e0cc      	b.n	8008982 <UART_SetConfig+0x2fe>
 80087e8:	2310      	movs	r3, #16
 80087ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80087ee:	e0c8      	b.n	8008982 <UART_SetConfig+0x2fe>
 80087f0:	697b      	ldr	r3, [r7, #20]
 80087f2:	681b      	ldr	r3, [r3, #0]
 80087f4:	4a5e      	ldr	r2, [pc, #376]	@ (8008970 <UART_SetConfig+0x2ec>)
 80087f6:	4293      	cmp	r3, r2
 80087f8:	d125      	bne.n	8008846 <UART_SetConfig+0x1c2>
 80087fa:	4b5b      	ldr	r3, [pc, #364]	@ (8008968 <UART_SetConfig+0x2e4>)
 80087fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008800:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8008804:	2b30      	cmp	r3, #48	@ 0x30
 8008806:	d016      	beq.n	8008836 <UART_SetConfig+0x1b2>
 8008808:	2b30      	cmp	r3, #48	@ 0x30
 800880a:	d818      	bhi.n	800883e <UART_SetConfig+0x1ba>
 800880c:	2b20      	cmp	r3, #32
 800880e:	d00a      	beq.n	8008826 <UART_SetConfig+0x1a2>
 8008810:	2b20      	cmp	r3, #32
 8008812:	d814      	bhi.n	800883e <UART_SetConfig+0x1ba>
 8008814:	2b00      	cmp	r3, #0
 8008816:	d002      	beq.n	800881e <UART_SetConfig+0x19a>
 8008818:	2b10      	cmp	r3, #16
 800881a:	d008      	beq.n	800882e <UART_SetConfig+0x1aa>
 800881c:	e00f      	b.n	800883e <UART_SetConfig+0x1ba>
 800881e:	2300      	movs	r3, #0
 8008820:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008824:	e0ad      	b.n	8008982 <UART_SetConfig+0x2fe>
 8008826:	2302      	movs	r3, #2
 8008828:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800882c:	e0a9      	b.n	8008982 <UART_SetConfig+0x2fe>
 800882e:	2304      	movs	r3, #4
 8008830:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008834:	e0a5      	b.n	8008982 <UART_SetConfig+0x2fe>
 8008836:	2308      	movs	r3, #8
 8008838:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800883c:	e0a1      	b.n	8008982 <UART_SetConfig+0x2fe>
 800883e:	2310      	movs	r3, #16
 8008840:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008844:	e09d      	b.n	8008982 <UART_SetConfig+0x2fe>
 8008846:	697b      	ldr	r3, [r7, #20]
 8008848:	681b      	ldr	r3, [r3, #0]
 800884a:	4a4a      	ldr	r2, [pc, #296]	@ (8008974 <UART_SetConfig+0x2f0>)
 800884c:	4293      	cmp	r3, r2
 800884e:	d125      	bne.n	800889c <UART_SetConfig+0x218>
 8008850:	4b45      	ldr	r3, [pc, #276]	@ (8008968 <UART_SetConfig+0x2e4>)
 8008852:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008856:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800885a:	2bc0      	cmp	r3, #192	@ 0xc0
 800885c:	d016      	beq.n	800888c <UART_SetConfig+0x208>
 800885e:	2bc0      	cmp	r3, #192	@ 0xc0
 8008860:	d818      	bhi.n	8008894 <UART_SetConfig+0x210>
 8008862:	2b80      	cmp	r3, #128	@ 0x80
 8008864:	d00a      	beq.n	800887c <UART_SetConfig+0x1f8>
 8008866:	2b80      	cmp	r3, #128	@ 0x80
 8008868:	d814      	bhi.n	8008894 <UART_SetConfig+0x210>
 800886a:	2b00      	cmp	r3, #0
 800886c:	d002      	beq.n	8008874 <UART_SetConfig+0x1f0>
 800886e:	2b40      	cmp	r3, #64	@ 0x40
 8008870:	d008      	beq.n	8008884 <UART_SetConfig+0x200>
 8008872:	e00f      	b.n	8008894 <UART_SetConfig+0x210>
 8008874:	2300      	movs	r3, #0
 8008876:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800887a:	e082      	b.n	8008982 <UART_SetConfig+0x2fe>
 800887c:	2302      	movs	r3, #2
 800887e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008882:	e07e      	b.n	8008982 <UART_SetConfig+0x2fe>
 8008884:	2304      	movs	r3, #4
 8008886:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800888a:	e07a      	b.n	8008982 <UART_SetConfig+0x2fe>
 800888c:	2308      	movs	r3, #8
 800888e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008892:	e076      	b.n	8008982 <UART_SetConfig+0x2fe>
 8008894:	2310      	movs	r3, #16
 8008896:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800889a:	e072      	b.n	8008982 <UART_SetConfig+0x2fe>
 800889c:	697b      	ldr	r3, [r7, #20]
 800889e:	681b      	ldr	r3, [r3, #0]
 80088a0:	4a35      	ldr	r2, [pc, #212]	@ (8008978 <UART_SetConfig+0x2f4>)
 80088a2:	4293      	cmp	r3, r2
 80088a4:	d12a      	bne.n	80088fc <UART_SetConfig+0x278>
 80088a6:	4b30      	ldr	r3, [pc, #192]	@ (8008968 <UART_SetConfig+0x2e4>)
 80088a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80088ac:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80088b0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80088b4:	d01a      	beq.n	80088ec <UART_SetConfig+0x268>
 80088b6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80088ba:	d81b      	bhi.n	80088f4 <UART_SetConfig+0x270>
 80088bc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80088c0:	d00c      	beq.n	80088dc <UART_SetConfig+0x258>
 80088c2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80088c6:	d815      	bhi.n	80088f4 <UART_SetConfig+0x270>
 80088c8:	2b00      	cmp	r3, #0
 80088ca:	d003      	beq.n	80088d4 <UART_SetConfig+0x250>
 80088cc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80088d0:	d008      	beq.n	80088e4 <UART_SetConfig+0x260>
 80088d2:	e00f      	b.n	80088f4 <UART_SetConfig+0x270>
 80088d4:	2300      	movs	r3, #0
 80088d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80088da:	e052      	b.n	8008982 <UART_SetConfig+0x2fe>
 80088dc:	2302      	movs	r3, #2
 80088de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80088e2:	e04e      	b.n	8008982 <UART_SetConfig+0x2fe>
 80088e4:	2304      	movs	r3, #4
 80088e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80088ea:	e04a      	b.n	8008982 <UART_SetConfig+0x2fe>
 80088ec:	2308      	movs	r3, #8
 80088ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80088f2:	e046      	b.n	8008982 <UART_SetConfig+0x2fe>
 80088f4:	2310      	movs	r3, #16
 80088f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80088fa:	e042      	b.n	8008982 <UART_SetConfig+0x2fe>
 80088fc:	697b      	ldr	r3, [r7, #20]
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	4a17      	ldr	r2, [pc, #92]	@ (8008960 <UART_SetConfig+0x2dc>)
 8008902:	4293      	cmp	r3, r2
 8008904:	d13a      	bne.n	800897c <UART_SetConfig+0x2f8>
 8008906:	4b18      	ldr	r3, [pc, #96]	@ (8008968 <UART_SetConfig+0x2e4>)
 8008908:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800890c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8008910:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008914:	d01a      	beq.n	800894c <UART_SetConfig+0x2c8>
 8008916:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800891a:	d81b      	bhi.n	8008954 <UART_SetConfig+0x2d0>
 800891c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008920:	d00c      	beq.n	800893c <UART_SetConfig+0x2b8>
 8008922:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008926:	d815      	bhi.n	8008954 <UART_SetConfig+0x2d0>
 8008928:	2b00      	cmp	r3, #0
 800892a:	d003      	beq.n	8008934 <UART_SetConfig+0x2b0>
 800892c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008930:	d008      	beq.n	8008944 <UART_SetConfig+0x2c0>
 8008932:	e00f      	b.n	8008954 <UART_SetConfig+0x2d0>
 8008934:	2300      	movs	r3, #0
 8008936:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800893a:	e022      	b.n	8008982 <UART_SetConfig+0x2fe>
 800893c:	2302      	movs	r3, #2
 800893e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008942:	e01e      	b.n	8008982 <UART_SetConfig+0x2fe>
 8008944:	2304      	movs	r3, #4
 8008946:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800894a:	e01a      	b.n	8008982 <UART_SetConfig+0x2fe>
 800894c:	2308      	movs	r3, #8
 800894e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008952:	e016      	b.n	8008982 <UART_SetConfig+0x2fe>
 8008954:	2310      	movs	r3, #16
 8008956:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800895a:	e012      	b.n	8008982 <UART_SetConfig+0x2fe>
 800895c:	cfff69f3 	.word	0xcfff69f3
 8008960:	40008000 	.word	0x40008000
 8008964:	40013800 	.word	0x40013800
 8008968:	40021000 	.word	0x40021000
 800896c:	40004400 	.word	0x40004400
 8008970:	40004800 	.word	0x40004800
 8008974:	40004c00 	.word	0x40004c00
 8008978:	40005000 	.word	0x40005000
 800897c:	2310      	movs	r3, #16
 800897e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8008982:	697b      	ldr	r3, [r7, #20]
 8008984:	681b      	ldr	r3, [r3, #0]
 8008986:	4aae      	ldr	r2, [pc, #696]	@ (8008c40 <UART_SetConfig+0x5bc>)
 8008988:	4293      	cmp	r3, r2
 800898a:	f040 8097 	bne.w	8008abc <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800898e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8008992:	2b08      	cmp	r3, #8
 8008994:	d823      	bhi.n	80089de <UART_SetConfig+0x35a>
 8008996:	a201      	add	r2, pc, #4	@ (adr r2, 800899c <UART_SetConfig+0x318>)
 8008998:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800899c:	080089c1 	.word	0x080089c1
 80089a0:	080089df 	.word	0x080089df
 80089a4:	080089c9 	.word	0x080089c9
 80089a8:	080089df 	.word	0x080089df
 80089ac:	080089cf 	.word	0x080089cf
 80089b0:	080089df 	.word	0x080089df
 80089b4:	080089df 	.word	0x080089df
 80089b8:	080089df 	.word	0x080089df
 80089bc:	080089d7 	.word	0x080089d7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80089c0:	f7fd f8d6 	bl	8005b70 <HAL_RCC_GetPCLK1Freq>
 80089c4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80089c6:	e010      	b.n	80089ea <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80089c8:	4b9e      	ldr	r3, [pc, #632]	@ (8008c44 <UART_SetConfig+0x5c0>)
 80089ca:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80089cc:	e00d      	b.n	80089ea <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80089ce:	f7fd f837 	bl	8005a40 <HAL_RCC_GetSysClockFreq>
 80089d2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80089d4:	e009      	b.n	80089ea <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80089d6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80089da:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80089dc:	e005      	b.n	80089ea <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 80089de:	2300      	movs	r3, #0
 80089e0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80089e2:	2301      	movs	r3, #1
 80089e4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80089e8:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80089ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80089ec:	2b00      	cmp	r3, #0
 80089ee:	f000 8130 	beq.w	8008c52 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80089f2:	697b      	ldr	r3, [r7, #20]
 80089f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80089f6:	4a94      	ldr	r2, [pc, #592]	@ (8008c48 <UART_SetConfig+0x5c4>)
 80089f8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80089fc:	461a      	mov	r2, r3
 80089fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a00:	fbb3 f3f2 	udiv	r3, r3, r2
 8008a04:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008a06:	697b      	ldr	r3, [r7, #20]
 8008a08:	685a      	ldr	r2, [r3, #4]
 8008a0a:	4613      	mov	r3, r2
 8008a0c:	005b      	lsls	r3, r3, #1
 8008a0e:	4413      	add	r3, r2
 8008a10:	69ba      	ldr	r2, [r7, #24]
 8008a12:	429a      	cmp	r2, r3
 8008a14:	d305      	bcc.n	8008a22 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8008a16:	697b      	ldr	r3, [r7, #20]
 8008a18:	685b      	ldr	r3, [r3, #4]
 8008a1a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008a1c:	69ba      	ldr	r2, [r7, #24]
 8008a1e:	429a      	cmp	r2, r3
 8008a20:	d903      	bls.n	8008a2a <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8008a22:	2301      	movs	r3, #1
 8008a24:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8008a28:	e113      	b.n	8008c52 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008a2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a2c:	2200      	movs	r2, #0
 8008a2e:	60bb      	str	r3, [r7, #8]
 8008a30:	60fa      	str	r2, [r7, #12]
 8008a32:	697b      	ldr	r3, [r7, #20]
 8008a34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008a36:	4a84      	ldr	r2, [pc, #528]	@ (8008c48 <UART_SetConfig+0x5c4>)
 8008a38:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008a3c:	b29b      	uxth	r3, r3
 8008a3e:	2200      	movs	r2, #0
 8008a40:	603b      	str	r3, [r7, #0]
 8008a42:	607a      	str	r2, [r7, #4]
 8008a44:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008a48:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8008a4c:	f7f8 f914 	bl	8000c78 <__aeabi_uldivmod>
 8008a50:	4602      	mov	r2, r0
 8008a52:	460b      	mov	r3, r1
 8008a54:	4610      	mov	r0, r2
 8008a56:	4619      	mov	r1, r3
 8008a58:	f04f 0200 	mov.w	r2, #0
 8008a5c:	f04f 0300 	mov.w	r3, #0
 8008a60:	020b      	lsls	r3, r1, #8
 8008a62:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8008a66:	0202      	lsls	r2, r0, #8
 8008a68:	6979      	ldr	r1, [r7, #20]
 8008a6a:	6849      	ldr	r1, [r1, #4]
 8008a6c:	0849      	lsrs	r1, r1, #1
 8008a6e:	2000      	movs	r0, #0
 8008a70:	460c      	mov	r4, r1
 8008a72:	4605      	mov	r5, r0
 8008a74:	eb12 0804 	adds.w	r8, r2, r4
 8008a78:	eb43 0905 	adc.w	r9, r3, r5
 8008a7c:	697b      	ldr	r3, [r7, #20]
 8008a7e:	685b      	ldr	r3, [r3, #4]
 8008a80:	2200      	movs	r2, #0
 8008a82:	469a      	mov	sl, r3
 8008a84:	4693      	mov	fp, r2
 8008a86:	4652      	mov	r2, sl
 8008a88:	465b      	mov	r3, fp
 8008a8a:	4640      	mov	r0, r8
 8008a8c:	4649      	mov	r1, r9
 8008a8e:	f7f8 f8f3 	bl	8000c78 <__aeabi_uldivmod>
 8008a92:	4602      	mov	r2, r0
 8008a94:	460b      	mov	r3, r1
 8008a96:	4613      	mov	r3, r2
 8008a98:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8008a9a:	6a3b      	ldr	r3, [r7, #32]
 8008a9c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008aa0:	d308      	bcc.n	8008ab4 <UART_SetConfig+0x430>
 8008aa2:	6a3b      	ldr	r3, [r7, #32]
 8008aa4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008aa8:	d204      	bcs.n	8008ab4 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8008aaa:	697b      	ldr	r3, [r7, #20]
 8008aac:	681b      	ldr	r3, [r3, #0]
 8008aae:	6a3a      	ldr	r2, [r7, #32]
 8008ab0:	60da      	str	r2, [r3, #12]
 8008ab2:	e0ce      	b.n	8008c52 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8008ab4:	2301      	movs	r3, #1
 8008ab6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8008aba:	e0ca      	b.n	8008c52 <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008abc:	697b      	ldr	r3, [r7, #20]
 8008abe:	69db      	ldr	r3, [r3, #28]
 8008ac0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008ac4:	d166      	bne.n	8008b94 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8008ac6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8008aca:	2b08      	cmp	r3, #8
 8008acc:	d827      	bhi.n	8008b1e <UART_SetConfig+0x49a>
 8008ace:	a201      	add	r2, pc, #4	@ (adr r2, 8008ad4 <UART_SetConfig+0x450>)
 8008ad0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ad4:	08008af9 	.word	0x08008af9
 8008ad8:	08008b01 	.word	0x08008b01
 8008adc:	08008b09 	.word	0x08008b09
 8008ae0:	08008b1f 	.word	0x08008b1f
 8008ae4:	08008b0f 	.word	0x08008b0f
 8008ae8:	08008b1f 	.word	0x08008b1f
 8008aec:	08008b1f 	.word	0x08008b1f
 8008af0:	08008b1f 	.word	0x08008b1f
 8008af4:	08008b17 	.word	0x08008b17
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008af8:	f7fd f83a 	bl	8005b70 <HAL_RCC_GetPCLK1Freq>
 8008afc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008afe:	e014      	b.n	8008b2a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008b00:	f7fd f84c 	bl	8005b9c <HAL_RCC_GetPCLK2Freq>
 8008b04:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008b06:	e010      	b.n	8008b2a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008b08:	4b4e      	ldr	r3, [pc, #312]	@ (8008c44 <UART_SetConfig+0x5c0>)
 8008b0a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008b0c:	e00d      	b.n	8008b2a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008b0e:	f7fc ff97 	bl	8005a40 <HAL_RCC_GetSysClockFreq>
 8008b12:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008b14:	e009      	b.n	8008b2a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008b16:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008b1a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008b1c:	e005      	b.n	8008b2a <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8008b1e:	2300      	movs	r3, #0
 8008b20:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8008b22:	2301      	movs	r3, #1
 8008b24:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8008b28:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008b2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b2c:	2b00      	cmp	r3, #0
 8008b2e:	f000 8090 	beq.w	8008c52 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008b32:	697b      	ldr	r3, [r7, #20]
 8008b34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008b36:	4a44      	ldr	r2, [pc, #272]	@ (8008c48 <UART_SetConfig+0x5c4>)
 8008b38:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008b3c:	461a      	mov	r2, r3
 8008b3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b40:	fbb3 f3f2 	udiv	r3, r3, r2
 8008b44:	005a      	lsls	r2, r3, #1
 8008b46:	697b      	ldr	r3, [r7, #20]
 8008b48:	685b      	ldr	r3, [r3, #4]
 8008b4a:	085b      	lsrs	r3, r3, #1
 8008b4c:	441a      	add	r2, r3
 8008b4e:	697b      	ldr	r3, [r7, #20]
 8008b50:	685b      	ldr	r3, [r3, #4]
 8008b52:	fbb2 f3f3 	udiv	r3, r2, r3
 8008b56:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008b58:	6a3b      	ldr	r3, [r7, #32]
 8008b5a:	2b0f      	cmp	r3, #15
 8008b5c:	d916      	bls.n	8008b8c <UART_SetConfig+0x508>
 8008b5e:	6a3b      	ldr	r3, [r7, #32]
 8008b60:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008b64:	d212      	bcs.n	8008b8c <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008b66:	6a3b      	ldr	r3, [r7, #32]
 8008b68:	b29b      	uxth	r3, r3
 8008b6a:	f023 030f 	bic.w	r3, r3, #15
 8008b6e:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008b70:	6a3b      	ldr	r3, [r7, #32]
 8008b72:	085b      	lsrs	r3, r3, #1
 8008b74:	b29b      	uxth	r3, r3
 8008b76:	f003 0307 	and.w	r3, r3, #7
 8008b7a:	b29a      	uxth	r2, r3
 8008b7c:	8bfb      	ldrh	r3, [r7, #30]
 8008b7e:	4313      	orrs	r3, r2
 8008b80:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8008b82:	697b      	ldr	r3, [r7, #20]
 8008b84:	681b      	ldr	r3, [r3, #0]
 8008b86:	8bfa      	ldrh	r2, [r7, #30]
 8008b88:	60da      	str	r2, [r3, #12]
 8008b8a:	e062      	b.n	8008c52 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8008b8c:	2301      	movs	r3, #1
 8008b8e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8008b92:	e05e      	b.n	8008c52 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8008b94:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8008b98:	2b08      	cmp	r3, #8
 8008b9a:	d828      	bhi.n	8008bee <UART_SetConfig+0x56a>
 8008b9c:	a201      	add	r2, pc, #4	@ (adr r2, 8008ba4 <UART_SetConfig+0x520>)
 8008b9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ba2:	bf00      	nop
 8008ba4:	08008bc9 	.word	0x08008bc9
 8008ba8:	08008bd1 	.word	0x08008bd1
 8008bac:	08008bd9 	.word	0x08008bd9
 8008bb0:	08008bef 	.word	0x08008bef
 8008bb4:	08008bdf 	.word	0x08008bdf
 8008bb8:	08008bef 	.word	0x08008bef
 8008bbc:	08008bef 	.word	0x08008bef
 8008bc0:	08008bef 	.word	0x08008bef
 8008bc4:	08008be7 	.word	0x08008be7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008bc8:	f7fc ffd2 	bl	8005b70 <HAL_RCC_GetPCLK1Freq>
 8008bcc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008bce:	e014      	b.n	8008bfa <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008bd0:	f7fc ffe4 	bl	8005b9c <HAL_RCC_GetPCLK2Freq>
 8008bd4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008bd6:	e010      	b.n	8008bfa <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008bd8:	4b1a      	ldr	r3, [pc, #104]	@ (8008c44 <UART_SetConfig+0x5c0>)
 8008bda:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008bdc:	e00d      	b.n	8008bfa <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008bde:	f7fc ff2f 	bl	8005a40 <HAL_RCC_GetSysClockFreq>
 8008be2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008be4:	e009      	b.n	8008bfa <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008be6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008bea:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008bec:	e005      	b.n	8008bfa <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8008bee:	2300      	movs	r3, #0
 8008bf0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8008bf2:	2301      	movs	r3, #1
 8008bf4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8008bf8:	bf00      	nop
    }

    if (pclk != 0U)
 8008bfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008bfc:	2b00      	cmp	r3, #0
 8008bfe:	d028      	beq.n	8008c52 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008c00:	697b      	ldr	r3, [r7, #20]
 8008c02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008c04:	4a10      	ldr	r2, [pc, #64]	@ (8008c48 <UART_SetConfig+0x5c4>)
 8008c06:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008c0a:	461a      	mov	r2, r3
 8008c0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c0e:	fbb3 f2f2 	udiv	r2, r3, r2
 8008c12:	697b      	ldr	r3, [r7, #20]
 8008c14:	685b      	ldr	r3, [r3, #4]
 8008c16:	085b      	lsrs	r3, r3, #1
 8008c18:	441a      	add	r2, r3
 8008c1a:	697b      	ldr	r3, [r7, #20]
 8008c1c:	685b      	ldr	r3, [r3, #4]
 8008c1e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008c22:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008c24:	6a3b      	ldr	r3, [r7, #32]
 8008c26:	2b0f      	cmp	r3, #15
 8008c28:	d910      	bls.n	8008c4c <UART_SetConfig+0x5c8>
 8008c2a:	6a3b      	ldr	r3, [r7, #32]
 8008c2c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008c30:	d20c      	bcs.n	8008c4c <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8008c32:	6a3b      	ldr	r3, [r7, #32]
 8008c34:	b29a      	uxth	r2, r3
 8008c36:	697b      	ldr	r3, [r7, #20]
 8008c38:	681b      	ldr	r3, [r3, #0]
 8008c3a:	60da      	str	r2, [r3, #12]
 8008c3c:	e009      	b.n	8008c52 <UART_SetConfig+0x5ce>
 8008c3e:	bf00      	nop
 8008c40:	40008000 	.word	0x40008000
 8008c44:	00f42400 	.word	0x00f42400
 8008c48:	08077b64 	.word	0x08077b64
      }
      else
      {
        ret = HAL_ERROR;
 8008c4c:	2301      	movs	r3, #1
 8008c4e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8008c52:	697b      	ldr	r3, [r7, #20]
 8008c54:	2201      	movs	r2, #1
 8008c56:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8008c5a:	697b      	ldr	r3, [r7, #20]
 8008c5c:	2201      	movs	r2, #1
 8008c5e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008c62:	697b      	ldr	r3, [r7, #20]
 8008c64:	2200      	movs	r2, #0
 8008c66:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8008c68:	697b      	ldr	r3, [r7, #20]
 8008c6a:	2200      	movs	r2, #0
 8008c6c:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8008c6e:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8008c72:	4618      	mov	r0, r3
 8008c74:	3730      	adds	r7, #48	@ 0x30
 8008c76:	46bd      	mov	sp, r7
 8008c78:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08008c7c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008c7c:	b480      	push	{r7}
 8008c7e:	b083      	sub	sp, #12
 8008c80:	af00      	add	r7, sp, #0
 8008c82:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008c88:	f003 0308 	and.w	r3, r3, #8
 8008c8c:	2b00      	cmp	r3, #0
 8008c8e:	d00a      	beq.n	8008ca6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	681b      	ldr	r3, [r3, #0]
 8008c94:	685b      	ldr	r3, [r3, #4]
 8008c96:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008c9e:	687b      	ldr	r3, [r7, #4]
 8008ca0:	681b      	ldr	r3, [r3, #0]
 8008ca2:	430a      	orrs	r2, r1
 8008ca4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008caa:	f003 0301 	and.w	r3, r3, #1
 8008cae:	2b00      	cmp	r3, #0
 8008cb0:	d00a      	beq.n	8008cc8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	681b      	ldr	r3, [r3, #0]
 8008cb6:	685b      	ldr	r3, [r3, #4]
 8008cb8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	681b      	ldr	r3, [r3, #0]
 8008cc4:	430a      	orrs	r2, r1
 8008cc6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008ccc:	f003 0302 	and.w	r3, r3, #2
 8008cd0:	2b00      	cmp	r3, #0
 8008cd2:	d00a      	beq.n	8008cea <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	681b      	ldr	r3, [r3, #0]
 8008cd8:	685b      	ldr	r3, [r3, #4]
 8008cda:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	681b      	ldr	r3, [r3, #0]
 8008ce6:	430a      	orrs	r2, r1
 8008ce8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008cee:	f003 0304 	and.w	r3, r3, #4
 8008cf2:	2b00      	cmp	r3, #0
 8008cf4:	d00a      	beq.n	8008d0c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	681b      	ldr	r3, [r3, #0]
 8008cfa:	685b      	ldr	r3, [r3, #4]
 8008cfc:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	681b      	ldr	r3, [r3, #0]
 8008d08:	430a      	orrs	r2, r1
 8008d0a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008d10:	f003 0310 	and.w	r3, r3, #16
 8008d14:	2b00      	cmp	r3, #0
 8008d16:	d00a      	beq.n	8008d2e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	681b      	ldr	r3, [r3, #0]
 8008d1c:	689b      	ldr	r3, [r3, #8]
 8008d1e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	681b      	ldr	r3, [r3, #0]
 8008d2a:	430a      	orrs	r2, r1
 8008d2c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008d32:	f003 0320 	and.w	r3, r3, #32
 8008d36:	2b00      	cmp	r3, #0
 8008d38:	d00a      	beq.n	8008d50 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	681b      	ldr	r3, [r3, #0]
 8008d3e:	689b      	ldr	r3, [r3, #8]
 8008d40:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	681b      	ldr	r3, [r3, #0]
 8008d4c:	430a      	orrs	r2, r1
 8008d4e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008d54:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008d58:	2b00      	cmp	r3, #0
 8008d5a:	d01a      	beq.n	8008d92 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	681b      	ldr	r3, [r3, #0]
 8008d60:	685b      	ldr	r3, [r3, #4]
 8008d62:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	681b      	ldr	r3, [r3, #0]
 8008d6e:	430a      	orrs	r2, r1
 8008d70:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008d76:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008d7a:	d10a      	bne.n	8008d92 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	681b      	ldr	r3, [r3, #0]
 8008d80:	685b      	ldr	r3, [r3, #4]
 8008d82:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	681b      	ldr	r3, [r3, #0]
 8008d8e:	430a      	orrs	r2, r1
 8008d90:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008d96:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008d9a:	2b00      	cmp	r3, #0
 8008d9c:	d00a      	beq.n	8008db4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	681b      	ldr	r3, [r3, #0]
 8008da2:	685b      	ldr	r3, [r3, #4]
 8008da4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	681b      	ldr	r3, [r3, #0]
 8008db0:	430a      	orrs	r2, r1
 8008db2:	605a      	str	r2, [r3, #4]
  }
}
 8008db4:	bf00      	nop
 8008db6:	370c      	adds	r7, #12
 8008db8:	46bd      	mov	sp, r7
 8008dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dbe:	4770      	bx	lr

08008dc0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008dc0:	b580      	push	{r7, lr}
 8008dc2:	b098      	sub	sp, #96	@ 0x60
 8008dc4:	af02      	add	r7, sp, #8
 8008dc6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	2200      	movs	r2, #0
 8008dcc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008dd0:	f7fa fbae 	bl	8003530 <HAL_GetTick>
 8008dd4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	681b      	ldr	r3, [r3, #0]
 8008dda:	681b      	ldr	r3, [r3, #0]
 8008ddc:	f003 0308 	and.w	r3, r3, #8
 8008de0:	2b08      	cmp	r3, #8
 8008de2:	d12f      	bne.n	8008e44 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008de4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008de8:	9300      	str	r3, [sp, #0]
 8008dea:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008dec:	2200      	movs	r2, #0
 8008dee:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8008df2:	6878      	ldr	r0, [r7, #4]
 8008df4:	f000 f88e 	bl	8008f14 <UART_WaitOnFlagUntilTimeout>
 8008df8:	4603      	mov	r3, r0
 8008dfa:	2b00      	cmp	r3, #0
 8008dfc:	d022      	beq.n	8008e44 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	681b      	ldr	r3, [r3, #0]
 8008e02:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e06:	e853 3f00 	ldrex	r3, [r3]
 8008e0a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008e0c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008e0e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008e12:	653b      	str	r3, [r7, #80]	@ 0x50
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	681b      	ldr	r3, [r3, #0]
 8008e18:	461a      	mov	r2, r3
 8008e1a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008e1c:	647b      	str	r3, [r7, #68]	@ 0x44
 8008e1e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e20:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008e22:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008e24:	e841 2300 	strex	r3, r2, [r1]
 8008e28:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008e2a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008e2c:	2b00      	cmp	r3, #0
 8008e2e:	d1e6      	bne.n	8008dfe <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	2220      	movs	r2, #32
 8008e34:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	2200      	movs	r2, #0
 8008e3c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008e40:	2303      	movs	r3, #3
 8008e42:	e063      	b.n	8008f0c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	681b      	ldr	r3, [r3, #0]
 8008e48:	681b      	ldr	r3, [r3, #0]
 8008e4a:	f003 0304 	and.w	r3, r3, #4
 8008e4e:	2b04      	cmp	r3, #4
 8008e50:	d149      	bne.n	8008ee6 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008e52:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008e56:	9300      	str	r3, [sp, #0]
 8008e58:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008e5a:	2200      	movs	r2, #0
 8008e5c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8008e60:	6878      	ldr	r0, [r7, #4]
 8008e62:	f000 f857 	bl	8008f14 <UART_WaitOnFlagUntilTimeout>
 8008e66:	4603      	mov	r3, r0
 8008e68:	2b00      	cmp	r3, #0
 8008e6a:	d03c      	beq.n	8008ee6 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	681b      	ldr	r3, [r3, #0]
 8008e70:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e74:	e853 3f00 	ldrex	r3, [r3]
 8008e78:	623b      	str	r3, [r7, #32]
   return(result);
 8008e7a:	6a3b      	ldr	r3, [r7, #32]
 8008e7c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008e80:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	681b      	ldr	r3, [r3, #0]
 8008e86:	461a      	mov	r2, r3
 8008e88:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008e8a:	633b      	str	r3, [r7, #48]	@ 0x30
 8008e8c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e8e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008e90:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008e92:	e841 2300 	strex	r3, r2, [r1]
 8008e96:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008e98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e9a:	2b00      	cmp	r3, #0
 8008e9c:	d1e6      	bne.n	8008e6c <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	681b      	ldr	r3, [r3, #0]
 8008ea2:	3308      	adds	r3, #8
 8008ea4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ea6:	693b      	ldr	r3, [r7, #16]
 8008ea8:	e853 3f00 	ldrex	r3, [r3]
 8008eac:	60fb      	str	r3, [r7, #12]
   return(result);
 8008eae:	68fb      	ldr	r3, [r7, #12]
 8008eb0:	f023 0301 	bic.w	r3, r3, #1
 8008eb4:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	681b      	ldr	r3, [r3, #0]
 8008eba:	3308      	adds	r3, #8
 8008ebc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008ebe:	61fa      	str	r2, [r7, #28]
 8008ec0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ec2:	69b9      	ldr	r1, [r7, #24]
 8008ec4:	69fa      	ldr	r2, [r7, #28]
 8008ec6:	e841 2300 	strex	r3, r2, [r1]
 8008eca:	617b      	str	r3, [r7, #20]
   return(result);
 8008ecc:	697b      	ldr	r3, [r7, #20]
 8008ece:	2b00      	cmp	r3, #0
 8008ed0:	d1e5      	bne.n	8008e9e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	2220      	movs	r2, #32
 8008ed6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	2200      	movs	r2, #0
 8008ede:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008ee2:	2303      	movs	r3, #3
 8008ee4:	e012      	b.n	8008f0c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	2220      	movs	r2, #32
 8008eea:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	2220      	movs	r2, #32
 8008ef2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	2200      	movs	r2, #0
 8008efa:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	2200      	movs	r2, #0
 8008f00:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	2200      	movs	r2, #0
 8008f06:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008f0a:	2300      	movs	r3, #0
}
 8008f0c:	4618      	mov	r0, r3
 8008f0e:	3758      	adds	r7, #88	@ 0x58
 8008f10:	46bd      	mov	sp, r7
 8008f12:	bd80      	pop	{r7, pc}

08008f14 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008f14:	b580      	push	{r7, lr}
 8008f16:	b084      	sub	sp, #16
 8008f18:	af00      	add	r7, sp, #0
 8008f1a:	60f8      	str	r0, [r7, #12]
 8008f1c:	60b9      	str	r1, [r7, #8]
 8008f1e:	603b      	str	r3, [r7, #0]
 8008f20:	4613      	mov	r3, r2
 8008f22:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008f24:	e04f      	b.n	8008fc6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008f26:	69bb      	ldr	r3, [r7, #24]
 8008f28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008f2c:	d04b      	beq.n	8008fc6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008f2e:	f7fa faff 	bl	8003530 <HAL_GetTick>
 8008f32:	4602      	mov	r2, r0
 8008f34:	683b      	ldr	r3, [r7, #0]
 8008f36:	1ad3      	subs	r3, r2, r3
 8008f38:	69ba      	ldr	r2, [r7, #24]
 8008f3a:	429a      	cmp	r2, r3
 8008f3c:	d302      	bcc.n	8008f44 <UART_WaitOnFlagUntilTimeout+0x30>
 8008f3e:	69bb      	ldr	r3, [r7, #24]
 8008f40:	2b00      	cmp	r3, #0
 8008f42:	d101      	bne.n	8008f48 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008f44:	2303      	movs	r3, #3
 8008f46:	e04e      	b.n	8008fe6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008f48:	68fb      	ldr	r3, [r7, #12]
 8008f4a:	681b      	ldr	r3, [r3, #0]
 8008f4c:	681b      	ldr	r3, [r3, #0]
 8008f4e:	f003 0304 	and.w	r3, r3, #4
 8008f52:	2b00      	cmp	r3, #0
 8008f54:	d037      	beq.n	8008fc6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8008f56:	68bb      	ldr	r3, [r7, #8]
 8008f58:	2b80      	cmp	r3, #128	@ 0x80
 8008f5a:	d034      	beq.n	8008fc6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8008f5c:	68bb      	ldr	r3, [r7, #8]
 8008f5e:	2b40      	cmp	r3, #64	@ 0x40
 8008f60:	d031      	beq.n	8008fc6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008f62:	68fb      	ldr	r3, [r7, #12]
 8008f64:	681b      	ldr	r3, [r3, #0]
 8008f66:	69db      	ldr	r3, [r3, #28]
 8008f68:	f003 0308 	and.w	r3, r3, #8
 8008f6c:	2b08      	cmp	r3, #8
 8008f6e:	d110      	bne.n	8008f92 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008f70:	68fb      	ldr	r3, [r7, #12]
 8008f72:	681b      	ldr	r3, [r3, #0]
 8008f74:	2208      	movs	r2, #8
 8008f76:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008f78:	68f8      	ldr	r0, [r7, #12]
 8008f7a:	f000 f838 	bl	8008fee <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008f7e:	68fb      	ldr	r3, [r7, #12]
 8008f80:	2208      	movs	r2, #8
 8008f82:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008f86:	68fb      	ldr	r3, [r7, #12]
 8008f88:	2200      	movs	r2, #0
 8008f8a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8008f8e:	2301      	movs	r3, #1
 8008f90:	e029      	b.n	8008fe6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008f92:	68fb      	ldr	r3, [r7, #12]
 8008f94:	681b      	ldr	r3, [r3, #0]
 8008f96:	69db      	ldr	r3, [r3, #28]
 8008f98:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008f9c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008fa0:	d111      	bne.n	8008fc6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008fa2:	68fb      	ldr	r3, [r7, #12]
 8008fa4:	681b      	ldr	r3, [r3, #0]
 8008fa6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008faa:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008fac:	68f8      	ldr	r0, [r7, #12]
 8008fae:	f000 f81e 	bl	8008fee <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008fb2:	68fb      	ldr	r3, [r7, #12]
 8008fb4:	2220      	movs	r2, #32
 8008fb6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008fba:	68fb      	ldr	r3, [r7, #12]
 8008fbc:	2200      	movs	r2, #0
 8008fbe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8008fc2:	2303      	movs	r3, #3
 8008fc4:	e00f      	b.n	8008fe6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008fc6:	68fb      	ldr	r3, [r7, #12]
 8008fc8:	681b      	ldr	r3, [r3, #0]
 8008fca:	69da      	ldr	r2, [r3, #28]
 8008fcc:	68bb      	ldr	r3, [r7, #8]
 8008fce:	4013      	ands	r3, r2
 8008fd0:	68ba      	ldr	r2, [r7, #8]
 8008fd2:	429a      	cmp	r2, r3
 8008fd4:	bf0c      	ite	eq
 8008fd6:	2301      	moveq	r3, #1
 8008fd8:	2300      	movne	r3, #0
 8008fda:	b2db      	uxtb	r3, r3
 8008fdc:	461a      	mov	r2, r3
 8008fde:	79fb      	ldrb	r3, [r7, #7]
 8008fe0:	429a      	cmp	r2, r3
 8008fe2:	d0a0      	beq.n	8008f26 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008fe4:	2300      	movs	r3, #0
}
 8008fe6:	4618      	mov	r0, r3
 8008fe8:	3710      	adds	r7, #16
 8008fea:	46bd      	mov	sp, r7
 8008fec:	bd80      	pop	{r7, pc}

08008fee <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008fee:	b480      	push	{r7}
 8008ff0:	b095      	sub	sp, #84	@ 0x54
 8008ff2:	af00      	add	r7, sp, #0
 8008ff4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	681b      	ldr	r3, [r3, #0]
 8008ffa:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ffc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008ffe:	e853 3f00 	ldrex	r3, [r3]
 8009002:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009004:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009006:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800900a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	681b      	ldr	r3, [r3, #0]
 8009010:	461a      	mov	r2, r3
 8009012:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009014:	643b      	str	r3, [r7, #64]	@ 0x40
 8009016:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009018:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800901a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800901c:	e841 2300 	strex	r3, r2, [r1]
 8009020:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009022:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009024:	2b00      	cmp	r3, #0
 8009026:	d1e6      	bne.n	8008ff6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	681b      	ldr	r3, [r3, #0]
 800902c:	3308      	adds	r3, #8
 800902e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009030:	6a3b      	ldr	r3, [r7, #32]
 8009032:	e853 3f00 	ldrex	r3, [r3]
 8009036:	61fb      	str	r3, [r7, #28]
   return(result);
 8009038:	69fb      	ldr	r3, [r7, #28]
 800903a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800903e:	f023 0301 	bic.w	r3, r3, #1
 8009042:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	681b      	ldr	r3, [r3, #0]
 8009048:	3308      	adds	r3, #8
 800904a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800904c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800904e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009050:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009052:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009054:	e841 2300 	strex	r3, r2, [r1]
 8009058:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800905a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800905c:	2b00      	cmp	r3, #0
 800905e:	d1e3      	bne.n	8009028 <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009064:	2b01      	cmp	r3, #1
 8009066:	d118      	bne.n	800909a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	681b      	ldr	r3, [r3, #0]
 800906c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800906e:	68fb      	ldr	r3, [r7, #12]
 8009070:	e853 3f00 	ldrex	r3, [r3]
 8009074:	60bb      	str	r3, [r7, #8]
   return(result);
 8009076:	68bb      	ldr	r3, [r7, #8]
 8009078:	f023 0310 	bic.w	r3, r3, #16
 800907c:	647b      	str	r3, [r7, #68]	@ 0x44
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	681b      	ldr	r3, [r3, #0]
 8009082:	461a      	mov	r2, r3
 8009084:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009086:	61bb      	str	r3, [r7, #24]
 8009088:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800908a:	6979      	ldr	r1, [r7, #20]
 800908c:	69ba      	ldr	r2, [r7, #24]
 800908e:	e841 2300 	strex	r3, r2, [r1]
 8009092:	613b      	str	r3, [r7, #16]
   return(result);
 8009094:	693b      	ldr	r3, [r7, #16]
 8009096:	2b00      	cmp	r3, #0
 8009098:	d1e6      	bne.n	8009068 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	2220      	movs	r2, #32
 800909e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	2200      	movs	r2, #0
 80090a6:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	2200      	movs	r2, #0
 80090ac:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80090ae:	bf00      	nop
 80090b0:	3754      	adds	r7, #84	@ 0x54
 80090b2:	46bd      	mov	sp, r7
 80090b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090b8:	4770      	bx	lr

080090ba <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80090ba:	b580      	push	{r7, lr}
 80090bc:	b084      	sub	sp, #16
 80090be:	af00      	add	r7, sp, #0
 80090c0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80090c6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80090c8:	68fb      	ldr	r3, [r7, #12]
 80090ca:	2200      	movs	r2, #0
 80090cc:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 80090d0:	68fb      	ldr	r3, [r7, #12]
 80090d2:	2200      	movs	r2, #0
 80090d4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80090d8:	68f8      	ldr	r0, [r7, #12]
 80090da:	f7ff fabd 	bl	8008658 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80090de:	bf00      	nop
 80090e0:	3710      	adds	r7, #16
 80090e2:	46bd      	mov	sp, r7
 80090e4:	bd80      	pop	{r7, pc}

080090e6 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80090e6:	b580      	push	{r7, lr}
 80090e8:	b088      	sub	sp, #32
 80090ea:	af00      	add	r7, sp, #0
 80090ec:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	681b      	ldr	r3, [r3, #0]
 80090f2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090f4:	68fb      	ldr	r3, [r7, #12]
 80090f6:	e853 3f00 	ldrex	r3, [r3]
 80090fa:	60bb      	str	r3, [r7, #8]
   return(result);
 80090fc:	68bb      	ldr	r3, [r7, #8]
 80090fe:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009102:	61fb      	str	r3, [r7, #28]
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	681b      	ldr	r3, [r3, #0]
 8009108:	461a      	mov	r2, r3
 800910a:	69fb      	ldr	r3, [r7, #28]
 800910c:	61bb      	str	r3, [r7, #24]
 800910e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009110:	6979      	ldr	r1, [r7, #20]
 8009112:	69ba      	ldr	r2, [r7, #24]
 8009114:	e841 2300 	strex	r3, r2, [r1]
 8009118:	613b      	str	r3, [r7, #16]
   return(result);
 800911a:	693b      	ldr	r3, [r7, #16]
 800911c:	2b00      	cmp	r3, #0
 800911e:	d1e6      	bne.n	80090ee <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	2220      	movs	r2, #32
 8009124:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	2200      	movs	r2, #0
 800912c:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800912e:	6878      	ldr	r0, [r7, #4]
 8009130:	f7ff fa88 	bl	8008644 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009134:	bf00      	nop
 8009136:	3720      	adds	r7, #32
 8009138:	46bd      	mov	sp, r7
 800913a:	bd80      	pop	{r7, pc}

0800913c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800913c:	b480      	push	{r7}
 800913e:	b083      	sub	sp, #12
 8009140:	af00      	add	r7, sp, #0
 8009142:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8009144:	bf00      	nop
 8009146:	370c      	adds	r7, #12
 8009148:	46bd      	mov	sp, r7
 800914a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800914e:	4770      	bx	lr

08009150 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8009150:	b480      	push	{r7}
 8009152:	b083      	sub	sp, #12
 8009154:	af00      	add	r7, sp, #0
 8009156:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8009158:	bf00      	nop
 800915a:	370c      	adds	r7, #12
 800915c:	46bd      	mov	sp, r7
 800915e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009162:	4770      	bx	lr

08009164 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8009164:	b480      	push	{r7}
 8009166:	b083      	sub	sp, #12
 8009168:	af00      	add	r7, sp, #0
 800916a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800916c:	bf00      	nop
 800916e:	370c      	adds	r7, #12
 8009170:	46bd      	mov	sp, r7
 8009172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009176:	4770      	bx	lr

08009178 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8009178:	b480      	push	{r7}
 800917a:	b085      	sub	sp, #20
 800917c:	af00      	add	r7, sp, #0
 800917e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009186:	2b01      	cmp	r3, #1
 8009188:	d101      	bne.n	800918e <HAL_UARTEx_DisableFifoMode+0x16>
 800918a:	2302      	movs	r3, #2
 800918c:	e027      	b.n	80091de <HAL_UARTEx_DisableFifoMode+0x66>
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	2201      	movs	r2, #1
 8009192:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	2224      	movs	r2, #36	@ 0x24
 800919a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	681b      	ldr	r3, [r3, #0]
 80091a2:	681b      	ldr	r3, [r3, #0]
 80091a4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	681b      	ldr	r3, [r3, #0]
 80091aa:	681a      	ldr	r2, [r3, #0]
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	681b      	ldr	r3, [r3, #0]
 80091b0:	f022 0201 	bic.w	r2, r2, #1
 80091b4:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80091b6:	68fb      	ldr	r3, [r7, #12]
 80091b8:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80091bc:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	2200      	movs	r2, #0
 80091c2:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	681b      	ldr	r3, [r3, #0]
 80091c8:	68fa      	ldr	r2, [r7, #12]
 80091ca:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	2220      	movs	r2, #32
 80091d0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	2200      	movs	r2, #0
 80091d8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80091dc:	2300      	movs	r3, #0
}
 80091de:	4618      	mov	r0, r3
 80091e0:	3714      	adds	r7, #20
 80091e2:	46bd      	mov	sp, r7
 80091e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091e8:	4770      	bx	lr

080091ea <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80091ea:	b580      	push	{r7, lr}
 80091ec:	b084      	sub	sp, #16
 80091ee:	af00      	add	r7, sp, #0
 80091f0:	6078      	str	r0, [r7, #4]
 80091f2:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80091fa:	2b01      	cmp	r3, #1
 80091fc:	d101      	bne.n	8009202 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80091fe:	2302      	movs	r3, #2
 8009200:	e02d      	b.n	800925e <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	2201      	movs	r2, #1
 8009206:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	2224      	movs	r2, #36	@ 0x24
 800920e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	681b      	ldr	r3, [r3, #0]
 8009216:	681b      	ldr	r3, [r3, #0]
 8009218:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	681b      	ldr	r3, [r3, #0]
 800921e:	681a      	ldr	r2, [r3, #0]
 8009220:	687b      	ldr	r3, [r7, #4]
 8009222:	681b      	ldr	r3, [r3, #0]
 8009224:	f022 0201 	bic.w	r2, r2, #1
 8009228:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	681b      	ldr	r3, [r3, #0]
 800922e:	689b      	ldr	r3, [r3, #8]
 8009230:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	681b      	ldr	r3, [r3, #0]
 8009238:	683a      	ldr	r2, [r7, #0]
 800923a:	430a      	orrs	r2, r1
 800923c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800923e:	6878      	ldr	r0, [r7, #4]
 8009240:	f000 f850 	bl	80092e4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	681b      	ldr	r3, [r3, #0]
 8009248:	68fa      	ldr	r2, [r7, #12]
 800924a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	2220      	movs	r2, #32
 8009250:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	2200      	movs	r2, #0
 8009258:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800925c:	2300      	movs	r3, #0
}
 800925e:	4618      	mov	r0, r3
 8009260:	3710      	adds	r7, #16
 8009262:	46bd      	mov	sp, r7
 8009264:	bd80      	pop	{r7, pc}

08009266 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009266:	b580      	push	{r7, lr}
 8009268:	b084      	sub	sp, #16
 800926a:	af00      	add	r7, sp, #0
 800926c:	6078      	str	r0, [r7, #4]
 800926e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009276:	2b01      	cmp	r3, #1
 8009278:	d101      	bne.n	800927e <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800927a:	2302      	movs	r3, #2
 800927c:	e02d      	b.n	80092da <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	2201      	movs	r2, #1
 8009282:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	2224      	movs	r2, #36	@ 0x24
 800928a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	681b      	ldr	r3, [r3, #0]
 8009292:	681b      	ldr	r3, [r3, #0]
 8009294:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	681b      	ldr	r3, [r3, #0]
 800929a:	681a      	ldr	r2, [r3, #0]
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	681b      	ldr	r3, [r3, #0]
 80092a0:	f022 0201 	bic.w	r2, r2, #1
 80092a4:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	681b      	ldr	r3, [r3, #0]
 80092aa:	689b      	ldr	r3, [r3, #8]
 80092ac:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	681b      	ldr	r3, [r3, #0]
 80092b4:	683a      	ldr	r2, [r7, #0]
 80092b6:	430a      	orrs	r2, r1
 80092b8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80092ba:	6878      	ldr	r0, [r7, #4]
 80092bc:	f000 f812 	bl	80092e4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	681b      	ldr	r3, [r3, #0]
 80092c4:	68fa      	ldr	r2, [r7, #12]
 80092c6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	2220      	movs	r2, #32
 80092cc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	2200      	movs	r2, #0
 80092d4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80092d8:	2300      	movs	r3, #0
}
 80092da:	4618      	mov	r0, r3
 80092dc:	3710      	adds	r7, #16
 80092de:	46bd      	mov	sp, r7
 80092e0:	bd80      	pop	{r7, pc}
	...

080092e4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80092e4:	b480      	push	{r7}
 80092e6:	b085      	sub	sp, #20
 80092e8:	af00      	add	r7, sp, #0
 80092ea:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80092f0:	2b00      	cmp	r3, #0
 80092f2:	d108      	bne.n	8009306 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	2201      	movs	r2, #1
 80092f8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	2201      	movs	r2, #1
 8009300:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8009304:	e031      	b.n	800936a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8009306:	2308      	movs	r3, #8
 8009308:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800930a:	2308      	movs	r3, #8
 800930c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	681b      	ldr	r3, [r3, #0]
 8009312:	689b      	ldr	r3, [r3, #8]
 8009314:	0e5b      	lsrs	r3, r3, #25
 8009316:	b2db      	uxtb	r3, r3
 8009318:	f003 0307 	and.w	r3, r3, #7
 800931c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	681b      	ldr	r3, [r3, #0]
 8009322:	689b      	ldr	r3, [r3, #8]
 8009324:	0f5b      	lsrs	r3, r3, #29
 8009326:	b2db      	uxtb	r3, r3
 8009328:	f003 0307 	and.w	r3, r3, #7
 800932c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800932e:	7bbb      	ldrb	r3, [r7, #14]
 8009330:	7b3a      	ldrb	r2, [r7, #12]
 8009332:	4911      	ldr	r1, [pc, #68]	@ (8009378 <UARTEx_SetNbDataToProcess+0x94>)
 8009334:	5c8a      	ldrb	r2, [r1, r2]
 8009336:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800933a:	7b3a      	ldrb	r2, [r7, #12]
 800933c:	490f      	ldr	r1, [pc, #60]	@ (800937c <UARTEx_SetNbDataToProcess+0x98>)
 800933e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009340:	fb93 f3f2 	sdiv	r3, r3, r2
 8009344:	b29a      	uxth	r2, r3
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800934c:	7bfb      	ldrb	r3, [r7, #15]
 800934e:	7b7a      	ldrb	r2, [r7, #13]
 8009350:	4909      	ldr	r1, [pc, #36]	@ (8009378 <UARTEx_SetNbDataToProcess+0x94>)
 8009352:	5c8a      	ldrb	r2, [r1, r2]
 8009354:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8009358:	7b7a      	ldrb	r2, [r7, #13]
 800935a:	4908      	ldr	r1, [pc, #32]	@ (800937c <UARTEx_SetNbDataToProcess+0x98>)
 800935c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800935e:	fb93 f3f2 	sdiv	r3, r3, r2
 8009362:	b29a      	uxth	r2, r3
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800936a:	bf00      	nop
 800936c:	3714      	adds	r7, #20
 800936e:	46bd      	mov	sp, r7
 8009370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009374:	4770      	bx	lr
 8009376:	bf00      	nop
 8009378:	08077b7c 	.word	0x08077b7c
 800937c:	08077b84 	.word	0x08077b84

08009380 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8009380:	b580      	push	{r7, lr}
 8009382:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8009384:	4904      	ldr	r1, [pc, #16]	@ (8009398 <MX_FATFS_Init+0x18>)
 8009386:	4805      	ldr	r0, [pc, #20]	@ (800939c <MX_FATFS_Init+0x1c>)
 8009388:	f002 feec 	bl	800c164 <FATFS_LinkDriver>
 800938c:	4603      	mov	r3, r0
 800938e:	461a      	mov	r2, r3
 8009390:	4b03      	ldr	r3, [pc, #12]	@ (80093a0 <MX_FATFS_Init+0x20>)
 8009392:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8009394:	bf00      	nop
 8009396:	bd80      	pop	{r7, pc}
 8009398:	20040940 	.word	0x20040940
 800939c:	200400a4 	.word	0x200400a4
 80093a0:	2004093c 	.word	0x2004093c

080093a4 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 80093a4:	b480      	push	{r7}
 80093a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 80093a8:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 80093aa:	4618      	mov	r0, r3
 80093ac:	46bd      	mov	sp, r7
 80093ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093b2:	4770      	bx	lr

080093b4 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 80093b4:	b580      	push	{r7, lr}
 80093b6:	b082      	sub	sp, #8
 80093b8:	af00      	add	r7, sp, #0
 80093ba:	4603      	mov	r3, r0
 80093bc:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
	return USER_SPI_initialize(pdrv);
 80093be:	79fb      	ldrb	r3, [r7, #7]
 80093c0:	4618      	mov	r0, r3
 80093c2:	f000 f9d7 	bl	8009774 <USER_SPI_initialize>
 80093c6:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 80093c8:	4618      	mov	r0, r3
 80093ca:	3708      	adds	r7, #8
 80093cc:	46bd      	mov	sp, r7
 80093ce:	bd80      	pop	{r7, pc}

080093d0 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 80093d0:	b580      	push	{r7, lr}
 80093d2:	b082      	sub	sp, #8
 80093d4:	af00      	add	r7, sp, #0
 80093d6:	4603      	mov	r3, r0
 80093d8:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
	return USER_SPI_status(pdrv);
 80093da:	79fb      	ldrb	r3, [r7, #7]
 80093dc:	4618      	mov	r0, r3
 80093de:	f000 fab5 	bl	800994c <USER_SPI_status>
 80093e2:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 80093e4:	4618      	mov	r0, r3
 80093e6:	3708      	adds	r7, #8
 80093e8:	46bd      	mov	sp, r7
 80093ea:	bd80      	pop	{r7, pc}

080093ec <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 80093ec:	b580      	push	{r7, lr}
 80093ee:	b084      	sub	sp, #16
 80093f0:	af00      	add	r7, sp, #0
 80093f2:	60b9      	str	r1, [r7, #8]
 80093f4:	607a      	str	r2, [r7, #4]
 80093f6:	603b      	str	r3, [r7, #0]
 80093f8:	4603      	mov	r3, r0
 80093fa:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
	return USER_SPI_read(pdrv, buff, sector, count);
 80093fc:	7bf8      	ldrb	r0, [r7, #15]
 80093fe:	683b      	ldr	r3, [r7, #0]
 8009400:	687a      	ldr	r2, [r7, #4]
 8009402:	68b9      	ldr	r1, [r7, #8]
 8009404:	f000 fab8 	bl	8009978 <USER_SPI_read>
 8009408:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 800940a:	4618      	mov	r0, r3
 800940c:	3710      	adds	r7, #16
 800940e:	46bd      	mov	sp, r7
 8009410:	bd80      	pop	{r7, pc}

08009412 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 8009412:	b580      	push	{r7, lr}
 8009414:	b084      	sub	sp, #16
 8009416:	af00      	add	r7, sp, #0
 8009418:	60b9      	str	r1, [r7, #8]
 800941a:	607a      	str	r2, [r7, #4]
 800941c:	603b      	str	r3, [r7, #0]
 800941e:	4603      	mov	r3, r0
 8009420:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
	return USER_SPI_write(pdrv, buff, sector, count);
 8009422:	7bf8      	ldrb	r0, [r7, #15]
 8009424:	683b      	ldr	r3, [r7, #0]
 8009426:	687a      	ldr	r2, [r7, #4]
 8009428:	68b9      	ldr	r1, [r7, #8]
 800942a:	f000 fb0b 	bl	8009a44 <USER_SPI_write>
 800942e:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 8009430:	4618      	mov	r0, r3
 8009432:	3710      	adds	r7, #16
 8009434:	46bd      	mov	sp, r7
 8009436:	bd80      	pop	{r7, pc}

08009438 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8009438:	b580      	push	{r7, lr}
 800943a:	b082      	sub	sp, #8
 800943c:	af00      	add	r7, sp, #0
 800943e:	4603      	mov	r3, r0
 8009440:	603a      	str	r2, [r7, #0]
 8009442:	71fb      	strb	r3, [r7, #7]
 8009444:	460b      	mov	r3, r1
 8009446:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
	return USER_SPI_ioctl(pdrv, cmd, buff);
 8009448:	79b9      	ldrb	r1, [r7, #6]
 800944a:	79fb      	ldrb	r3, [r7, #7]
 800944c:	683a      	ldr	r2, [r7, #0]
 800944e:	4618      	mov	r0, r3
 8009450:	f000 fb74 	bl	8009b3c <USER_SPI_ioctl>
 8009454:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 8009456:	4618      	mov	r0, r3
 8009458:	3708      	adds	r7, #8
 800945a:	46bd      	mov	sp, r7
 800945c:	bd80      	pop	{r7, pc}
	...

08009460 <SPI_Timer_On>:
BYTE CardType;			/* Card type flags */

uint32_t spiTimerTickStart;
uint32_t spiTimerTickDelay;

void SPI_Timer_On(uint32_t waitTicks) {
 8009460:	b580      	push	{r7, lr}
 8009462:	b082      	sub	sp, #8
 8009464:	af00      	add	r7, sp, #0
 8009466:	6078      	str	r0, [r7, #4]
    spiTimerTickStart = HAL_GetTick();
 8009468:	f7fa f862 	bl	8003530 <HAL_GetTick>
 800946c:	4603      	mov	r3, r0
 800946e:	4a04      	ldr	r2, [pc, #16]	@ (8009480 <SPI_Timer_On+0x20>)
 8009470:	6013      	str	r3, [r2, #0]
    spiTimerTickDelay = waitTicks;
 8009472:	4a04      	ldr	r2, [pc, #16]	@ (8009484 <SPI_Timer_On+0x24>)
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	6013      	str	r3, [r2, #0]
}
 8009478:	bf00      	nop
 800947a:	3708      	adds	r7, #8
 800947c:	46bd      	mov	sp, r7
 800947e:	bd80      	pop	{r7, pc}
 8009480:	20040948 	.word	0x20040948
 8009484:	2004094c 	.word	0x2004094c

08009488 <SPI_Timer_Status>:

uint8_t SPI_Timer_Status() {
 8009488:	b580      	push	{r7, lr}
 800948a:	af00      	add	r7, sp, #0
    return ((HAL_GetTick() - spiTimerTickStart) < spiTimerTickDelay);
 800948c:	f7fa f850 	bl	8003530 <HAL_GetTick>
 8009490:	4602      	mov	r2, r0
 8009492:	4b06      	ldr	r3, [pc, #24]	@ (80094ac <SPI_Timer_Status+0x24>)
 8009494:	681b      	ldr	r3, [r3, #0]
 8009496:	1ad2      	subs	r2, r2, r3
 8009498:	4b05      	ldr	r3, [pc, #20]	@ (80094b0 <SPI_Timer_Status+0x28>)
 800949a:	681b      	ldr	r3, [r3, #0]
 800949c:	429a      	cmp	r2, r3
 800949e:	bf34      	ite	cc
 80094a0:	2301      	movcc	r3, #1
 80094a2:	2300      	movcs	r3, #0
 80094a4:	b2db      	uxtb	r3, r3
}
 80094a6:	4618      	mov	r0, r3
 80094a8:	bd80      	pop	{r7, pc}
 80094aa:	bf00      	nop
 80094ac:	20040948 	.word	0x20040948
 80094b0:	2004094c 	.word	0x2004094c

080094b4 <xchg_spi>:
/* Exchange a byte */
static
BYTE xchg_spi (
	BYTE dat	/* Data to send */
)
{
 80094b4:	b580      	push	{r7, lr}
 80094b6:	b086      	sub	sp, #24
 80094b8:	af02      	add	r7, sp, #8
 80094ba:	4603      	mov	r3, r0
 80094bc:	71fb      	strb	r3, [r7, #7]
	BYTE rxDat;
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 80094be:	f107 020f 	add.w	r2, r7, #15
 80094c2:	1df9      	adds	r1, r7, #7
 80094c4:	2332      	movs	r3, #50	@ 0x32
 80094c6:	9300      	str	r3, [sp, #0]
 80094c8:	2301      	movs	r3, #1
 80094ca:	4804      	ldr	r0, [pc, #16]	@ (80094dc <xchg_spi+0x28>)
 80094cc:	f7fd fb6d 	bl	8006baa <HAL_SPI_TransmitReceive>
    return rxDat;
 80094d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80094d2:	4618      	mov	r0, r3
 80094d4:	3710      	adds	r7, #16
 80094d6:	46bd      	mov	sp, r7
 80094d8:	bd80      	pop	{r7, pc}
 80094da:	bf00      	nop
 80094dc:	200406e8 	.word	0x200406e8

080094e0 <rcvr_spi_multi>:
static
void rcvr_spi_multi (
	BYTE *buff,		/* Pointer to data buffer */
	UINT btr		/* Number of bytes to receive (even number) */
)
{
 80094e0:	b590      	push	{r4, r7, lr}
 80094e2:	b085      	sub	sp, #20
 80094e4:	af00      	add	r7, sp, #0
 80094e6:	6078      	str	r0, [r7, #4]
 80094e8:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btr; i++) {
 80094ea:	2300      	movs	r3, #0
 80094ec:	60fb      	str	r3, [r7, #12]
 80094ee:	e00a      	b.n	8009506 <rcvr_spi_multi+0x26>
		*(buff+i) = xchg_spi(0xFF);
 80094f0:	687a      	ldr	r2, [r7, #4]
 80094f2:	68fb      	ldr	r3, [r7, #12]
 80094f4:	18d4      	adds	r4, r2, r3
 80094f6:	20ff      	movs	r0, #255	@ 0xff
 80094f8:	f7ff ffdc 	bl	80094b4 <xchg_spi>
 80094fc:	4603      	mov	r3, r0
 80094fe:	7023      	strb	r3, [r4, #0]
	for(UINT i=0; i<btr; i++) {
 8009500:	68fb      	ldr	r3, [r7, #12]
 8009502:	3301      	adds	r3, #1
 8009504:	60fb      	str	r3, [r7, #12]
 8009506:	68fa      	ldr	r2, [r7, #12]
 8009508:	683b      	ldr	r3, [r7, #0]
 800950a:	429a      	cmp	r2, r3
 800950c:	d3f0      	bcc.n	80094f0 <rcvr_spi_multi+0x10>
	}
}
 800950e:	bf00      	nop
 8009510:	bf00      	nop
 8009512:	3714      	adds	r7, #20
 8009514:	46bd      	mov	sp, r7
 8009516:	bd90      	pop	{r4, r7, pc}

08009518 <xmit_spi_multi>:
static
void xmit_spi_multi (
	const BYTE *buff,	/* Pointer to the data */
	UINT btx			/* Number of bytes to send (even number) */
)
{
 8009518:	b580      	push	{r7, lr}
 800951a:	b082      	sub	sp, #8
 800951c:	af00      	add	r7, sp, #0
 800951e:	6078      	str	r0, [r7, #4]
 8009520:	6039      	str	r1, [r7, #0]
	HAL_SPI_Transmit(&SD_SPI_HANDLE, buff, btx, HAL_MAX_DELAY);
 8009522:	683b      	ldr	r3, [r7, #0]
 8009524:	b29a      	uxth	r2, r3
 8009526:	f04f 33ff 	mov.w	r3, #4294967295
 800952a:	6879      	ldr	r1, [r7, #4]
 800952c:	4803      	ldr	r0, [pc, #12]	@ (800953c <xmit_spi_multi+0x24>)
 800952e:	f7fd f9c6 	bl	80068be <HAL_SPI_Transmit>
}
 8009532:	bf00      	nop
 8009534:	3708      	adds	r7, #8
 8009536:	46bd      	mov	sp, r7
 8009538:	bd80      	pop	{r7, pc}
 800953a:	bf00      	nop
 800953c:	200406e8 	.word	0x200406e8

08009540 <wait_ready>:

static
int wait_ready (	/* 1:Ready, 0:Timeout */
	UINT wt			/* Timeout [ms] */
)
{
 8009540:	b580      	push	{r7, lr}
 8009542:	b086      	sub	sp, #24
 8009544:	af00      	add	r7, sp, #0
 8009546:	6078      	str	r0, [r7, #4]
	//wait_ready needs its own timer, unfortunately, so it can't use the
	//spi_timer functions
	uint32_t waitSpiTimerTickStart;
	uint32_t waitSpiTimerTickDelay;

	waitSpiTimerTickStart = HAL_GetTick();
 8009548:	f7f9 fff2 	bl	8003530 <HAL_GetTick>
 800954c:	6178      	str	r0, [r7, #20]
	waitSpiTimerTickDelay = (uint32_t)wt;
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	613b      	str	r3, [r7, #16]
	do {
		d = xchg_spi(0xFF);
 8009552:	20ff      	movs	r0, #255	@ 0xff
 8009554:	f7ff ffae 	bl	80094b4 <xchg_spi>
 8009558:	4603      	mov	r3, r0
 800955a:	73fb      	strb	r3, [r7, #15]
		/* This loop takes a time. Insert rot_rdq() here for multitask envilonment. */
	} while (d != 0xFF && ((HAL_GetTick() - waitSpiTimerTickStart) < waitSpiTimerTickDelay));	/* Wait for card goes ready or timeout */
 800955c:	7bfb      	ldrb	r3, [r7, #15]
 800955e:	2bff      	cmp	r3, #255	@ 0xff
 8009560:	d007      	beq.n	8009572 <wait_ready+0x32>
 8009562:	f7f9 ffe5 	bl	8003530 <HAL_GetTick>
 8009566:	4602      	mov	r2, r0
 8009568:	697b      	ldr	r3, [r7, #20]
 800956a:	1ad3      	subs	r3, r2, r3
 800956c:	693a      	ldr	r2, [r7, #16]
 800956e:	429a      	cmp	r2, r3
 8009570:	d8ef      	bhi.n	8009552 <wait_ready+0x12>

	return (d == 0xFF) ? 1 : 0;
 8009572:	7bfb      	ldrb	r3, [r7, #15]
 8009574:	2bff      	cmp	r3, #255	@ 0xff
 8009576:	bf0c      	ite	eq
 8009578:	2301      	moveq	r3, #1
 800957a:	2300      	movne	r3, #0
 800957c:	b2db      	uxtb	r3, r3
}
 800957e:	4618      	mov	r0, r3
 8009580:	3718      	adds	r7, #24
 8009582:	46bd      	mov	sp, r7
 8009584:	bd80      	pop	{r7, pc}
	...

08009588 <despiselect>:
/* Despiselect card and release SPI                                         */
/*-----------------------------------------------------------------------*/

static
void despiselect (void)
{
 8009588:	b580      	push	{r7, lr}
 800958a:	af00      	add	r7, sp, #0
	CS_HIGH();		/* Set CS# high */
 800958c:	2201      	movs	r2, #1
 800958e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8009592:	4804      	ldr	r0, [pc, #16]	@ (80095a4 <despiselect+0x1c>)
 8009594:	f7fb fc14 	bl	8004dc0 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO hi-z for multiple slave SPI) */
 8009598:	20ff      	movs	r0, #255	@ 0xff
 800959a:	f7ff ff8b 	bl	80094b4 <xchg_spi>

}
 800959e:	bf00      	nop
 80095a0:	bd80      	pop	{r7, pc}
 80095a2:	bf00      	nop
 80095a4:	48000c00 	.word	0x48000c00

080095a8 <spiselect>:
/* Select card and wait for ready                                        */
/*-----------------------------------------------------------------------*/

static
int spiselect (void)	/* 1:OK, 0:Timeout */
{
 80095a8:	b580      	push	{r7, lr}
 80095aa:	af00      	add	r7, sp, #0
	CS_LOW();		/* Set CS# low */
 80095ac:	2200      	movs	r2, #0
 80095ae:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80095b2:	480a      	ldr	r0, [pc, #40]	@ (80095dc <spiselect+0x34>)
 80095b4:	f7fb fc04 	bl	8004dc0 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO enabled) */
 80095b8:	20ff      	movs	r0, #255	@ 0xff
 80095ba:	f7ff ff7b 	bl	80094b4 <xchg_spi>
	if (wait_ready(500)) return 1;	/* Wait for card ready */
 80095be:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80095c2:	f7ff ffbd 	bl	8009540 <wait_ready>
 80095c6:	4603      	mov	r3, r0
 80095c8:	2b00      	cmp	r3, #0
 80095ca:	d001      	beq.n	80095d0 <spiselect+0x28>
 80095cc:	2301      	movs	r3, #1
 80095ce:	e002      	b.n	80095d6 <spiselect+0x2e>

	despiselect();
 80095d0:	f7ff ffda 	bl	8009588 <despiselect>
	return 0;	/* Timeout */
 80095d4:	2300      	movs	r3, #0
}
 80095d6:	4618      	mov	r0, r3
 80095d8:	bd80      	pop	{r7, pc}
 80095da:	bf00      	nop
 80095dc:	48000c00 	.word	0x48000c00

080095e0 <rcvr_datablock>:
static
int rcvr_datablock (	/* 1:OK, 0:Error */
	BYTE *buff,			/* Data buffer */
	UINT btr			/* Data block length (byte) */
)
{
 80095e0:	b580      	push	{r7, lr}
 80095e2:	b084      	sub	sp, #16
 80095e4:	af00      	add	r7, sp, #0
 80095e6:	6078      	str	r0, [r7, #4]
 80095e8:	6039      	str	r1, [r7, #0]
	BYTE token;


	SPI_Timer_On(200);
 80095ea:	20c8      	movs	r0, #200	@ 0xc8
 80095ec:	f7ff ff38 	bl	8009460 <SPI_Timer_On>
	do {							/* Wait for DataStart token in timeout of 200ms */
		token = xchg_spi(0xFF);
 80095f0:	20ff      	movs	r0, #255	@ 0xff
 80095f2:	f7ff ff5f 	bl	80094b4 <xchg_spi>
 80095f6:	4603      	mov	r3, r0
 80095f8:	73fb      	strb	r3, [r7, #15]
		/* This loop will take a time. Insert rot_rdq() here for multitask envilonment. */
	} while ((token == 0xFF) && SPI_Timer_Status());
 80095fa:	7bfb      	ldrb	r3, [r7, #15]
 80095fc:	2bff      	cmp	r3, #255	@ 0xff
 80095fe:	d104      	bne.n	800960a <rcvr_datablock+0x2a>
 8009600:	f7ff ff42 	bl	8009488 <SPI_Timer_Status>
 8009604:	4603      	mov	r3, r0
 8009606:	2b00      	cmp	r3, #0
 8009608:	d1f2      	bne.n	80095f0 <rcvr_datablock+0x10>
	if(token != 0xFE) return 0;		/* Function fails if invalid DataStart token or timeout */
 800960a:	7bfb      	ldrb	r3, [r7, #15]
 800960c:	2bfe      	cmp	r3, #254	@ 0xfe
 800960e:	d001      	beq.n	8009614 <rcvr_datablock+0x34>
 8009610:	2300      	movs	r3, #0
 8009612:	e00a      	b.n	800962a <rcvr_datablock+0x4a>

	rcvr_spi_multi(buff, btr);		/* Store trailing data to the buffer */
 8009614:	6839      	ldr	r1, [r7, #0]
 8009616:	6878      	ldr	r0, [r7, #4]
 8009618:	f7ff ff62 	bl	80094e0 <rcvr_spi_multi>
	xchg_spi(0xFF); xchg_spi(0xFF);			/* Discard CRC */
 800961c:	20ff      	movs	r0, #255	@ 0xff
 800961e:	f7ff ff49 	bl	80094b4 <xchg_spi>
 8009622:	20ff      	movs	r0, #255	@ 0xff
 8009624:	f7ff ff46 	bl	80094b4 <xchg_spi>

	return 1;						/* Function succeeded */
 8009628:	2301      	movs	r3, #1
}
 800962a:	4618      	mov	r0, r3
 800962c:	3710      	adds	r7, #16
 800962e:	46bd      	mov	sp, r7
 8009630:	bd80      	pop	{r7, pc}

08009632 <xmit_datablock>:
static
int xmit_datablock (	/* 1:OK, 0:Failed */
	const BYTE *buff,	/* Ponter to 512 byte data to be sent */
	BYTE token			/* Token */
)
{
 8009632:	b580      	push	{r7, lr}
 8009634:	b084      	sub	sp, #16
 8009636:	af00      	add	r7, sp, #0
 8009638:	6078      	str	r0, [r7, #4]
 800963a:	460b      	mov	r3, r1
 800963c:	70fb      	strb	r3, [r7, #3]
	BYTE resp;


	if (!wait_ready(500)) return 0;		/* Wait for card ready */
 800963e:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8009642:	f7ff ff7d 	bl	8009540 <wait_ready>
 8009646:	4603      	mov	r3, r0
 8009648:	2b00      	cmp	r3, #0
 800964a:	d101      	bne.n	8009650 <xmit_datablock+0x1e>
 800964c:	2300      	movs	r3, #0
 800964e:	e01e      	b.n	800968e <xmit_datablock+0x5c>

	xchg_spi(token);					/* Send token */
 8009650:	78fb      	ldrb	r3, [r7, #3]
 8009652:	4618      	mov	r0, r3
 8009654:	f7ff ff2e 	bl	80094b4 <xchg_spi>
	if (token != 0xFD) {				/* Send data if token is other than StopTran */
 8009658:	78fb      	ldrb	r3, [r7, #3]
 800965a:	2bfd      	cmp	r3, #253	@ 0xfd
 800965c:	d016      	beq.n	800968c <xmit_datablock+0x5a>
		xmit_spi_multi(buff, 512);		/* Data */
 800965e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8009662:	6878      	ldr	r0, [r7, #4]
 8009664:	f7ff ff58 	bl	8009518 <xmit_spi_multi>
		xchg_spi(0xFF); xchg_spi(0xFF);	/* Dummy CRC */
 8009668:	20ff      	movs	r0, #255	@ 0xff
 800966a:	f7ff ff23 	bl	80094b4 <xchg_spi>
 800966e:	20ff      	movs	r0, #255	@ 0xff
 8009670:	f7ff ff20 	bl	80094b4 <xchg_spi>

		resp = xchg_spi(0xFF);				/* Receive data resp */
 8009674:	20ff      	movs	r0, #255	@ 0xff
 8009676:	f7ff ff1d 	bl	80094b4 <xchg_spi>
 800967a:	4603      	mov	r3, r0
 800967c:	73fb      	strb	r3, [r7, #15]
		if ((resp & 0x1F) != 0x05) return 0;	/* Function fails if the data packet was not accepted */
 800967e:	7bfb      	ldrb	r3, [r7, #15]
 8009680:	f003 031f 	and.w	r3, r3, #31
 8009684:	2b05      	cmp	r3, #5
 8009686:	d001      	beq.n	800968c <xmit_datablock+0x5a>
 8009688:	2300      	movs	r3, #0
 800968a:	e000      	b.n	800968e <xmit_datablock+0x5c>
	}
	return 1;
 800968c:	2301      	movs	r3, #1
}
 800968e:	4618      	mov	r0, r3
 8009690:	3710      	adds	r7, #16
 8009692:	46bd      	mov	sp, r7
 8009694:	bd80      	pop	{r7, pc}

08009696 <send_cmd>:
static
BYTE send_cmd (		/* Return value: R1 resp (bit7==1:Failed to send) */
	BYTE cmd,		/* Command index */
	DWORD arg		/* Argument */
)
{
 8009696:	b580      	push	{r7, lr}
 8009698:	b084      	sub	sp, #16
 800969a:	af00      	add	r7, sp, #0
 800969c:	4603      	mov	r3, r0
 800969e:	6039      	str	r1, [r7, #0]
 80096a0:	71fb      	strb	r3, [r7, #7]
	BYTE n, res;


	if (cmd & 0x80) {	/* Send a CMD55 prior to ACMD<n> */
 80096a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80096a6:	2b00      	cmp	r3, #0
 80096a8:	da0e      	bge.n	80096c8 <send_cmd+0x32>
		cmd &= 0x7F;
 80096aa:	79fb      	ldrb	r3, [r7, #7]
 80096ac:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80096b0:	71fb      	strb	r3, [r7, #7]
		res = send_cmd(CMD55, 0);
 80096b2:	2100      	movs	r1, #0
 80096b4:	2037      	movs	r0, #55	@ 0x37
 80096b6:	f7ff ffee 	bl	8009696 <send_cmd>
 80096ba:	4603      	mov	r3, r0
 80096bc:	73bb      	strb	r3, [r7, #14]
		if (res > 1) return res;
 80096be:	7bbb      	ldrb	r3, [r7, #14]
 80096c0:	2b01      	cmp	r3, #1
 80096c2:	d901      	bls.n	80096c8 <send_cmd+0x32>
 80096c4:	7bbb      	ldrb	r3, [r7, #14]
 80096c6:	e051      	b.n	800976c <send_cmd+0xd6>
	}

	/* Select the card and wait for ready except to stop multiple block read */
	if (cmd != CMD12) {
 80096c8:	79fb      	ldrb	r3, [r7, #7]
 80096ca:	2b0c      	cmp	r3, #12
 80096cc:	d008      	beq.n	80096e0 <send_cmd+0x4a>
		despiselect();
 80096ce:	f7ff ff5b 	bl	8009588 <despiselect>
		if (!spiselect()) return 0xFF;
 80096d2:	f7ff ff69 	bl	80095a8 <spiselect>
 80096d6:	4603      	mov	r3, r0
 80096d8:	2b00      	cmp	r3, #0
 80096da:	d101      	bne.n	80096e0 <send_cmd+0x4a>
 80096dc:	23ff      	movs	r3, #255	@ 0xff
 80096de:	e045      	b.n	800976c <send_cmd+0xd6>
	}

	/* Send command packet */
	xchg_spi(0x40 | cmd);				/* Start + command index */
 80096e0:	79fb      	ldrb	r3, [r7, #7]
 80096e2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80096e6:	b2db      	uxtb	r3, r3
 80096e8:	4618      	mov	r0, r3
 80096ea:	f7ff fee3 	bl	80094b4 <xchg_spi>
	xchg_spi((BYTE)(arg >> 24));		/* Argument[31..24] */
 80096ee:	683b      	ldr	r3, [r7, #0]
 80096f0:	0e1b      	lsrs	r3, r3, #24
 80096f2:	b2db      	uxtb	r3, r3
 80096f4:	4618      	mov	r0, r3
 80096f6:	f7ff fedd 	bl	80094b4 <xchg_spi>
	xchg_spi((BYTE)(arg >> 16));		/* Argument[23..16] */
 80096fa:	683b      	ldr	r3, [r7, #0]
 80096fc:	0c1b      	lsrs	r3, r3, #16
 80096fe:	b2db      	uxtb	r3, r3
 8009700:	4618      	mov	r0, r3
 8009702:	f7ff fed7 	bl	80094b4 <xchg_spi>
	xchg_spi((BYTE)(arg >> 8));			/* Argument[15..8] */
 8009706:	683b      	ldr	r3, [r7, #0]
 8009708:	0a1b      	lsrs	r3, r3, #8
 800970a:	b2db      	uxtb	r3, r3
 800970c:	4618      	mov	r0, r3
 800970e:	f7ff fed1 	bl	80094b4 <xchg_spi>
	xchg_spi((BYTE)arg);				/* Argument[7..0] */
 8009712:	683b      	ldr	r3, [r7, #0]
 8009714:	b2db      	uxtb	r3, r3
 8009716:	4618      	mov	r0, r3
 8009718:	f7ff fecc 	bl	80094b4 <xchg_spi>
	n = 0x01;							/* Dummy CRC + Stop */
 800971c:	2301      	movs	r3, #1
 800971e:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD0) n = 0x95;			/* Valid CRC for CMD0(0) */
 8009720:	79fb      	ldrb	r3, [r7, #7]
 8009722:	2b00      	cmp	r3, #0
 8009724:	d101      	bne.n	800972a <send_cmd+0x94>
 8009726:	2395      	movs	r3, #149	@ 0x95
 8009728:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD8) n = 0x87;			/* Valid CRC for CMD8(0x1AA) */
 800972a:	79fb      	ldrb	r3, [r7, #7]
 800972c:	2b08      	cmp	r3, #8
 800972e:	d101      	bne.n	8009734 <send_cmd+0x9e>
 8009730:	2387      	movs	r3, #135	@ 0x87
 8009732:	73fb      	strb	r3, [r7, #15]
	xchg_spi(n);
 8009734:	7bfb      	ldrb	r3, [r7, #15]
 8009736:	4618      	mov	r0, r3
 8009738:	f7ff febc 	bl	80094b4 <xchg_spi>

	/* Receive command resp */
	if (cmd == CMD12) xchg_spi(0xFF);	/* Diacard following one byte when CMD12 */
 800973c:	79fb      	ldrb	r3, [r7, #7]
 800973e:	2b0c      	cmp	r3, #12
 8009740:	d102      	bne.n	8009748 <send_cmd+0xb2>
 8009742:	20ff      	movs	r0, #255	@ 0xff
 8009744:	f7ff feb6 	bl	80094b4 <xchg_spi>
	n = 10;								/* Wait for response (10 bytes max) */
 8009748:	230a      	movs	r3, #10
 800974a:	73fb      	strb	r3, [r7, #15]
	do {
		res = xchg_spi(0xFF);
 800974c:	20ff      	movs	r0, #255	@ 0xff
 800974e:	f7ff feb1 	bl	80094b4 <xchg_spi>
 8009752:	4603      	mov	r3, r0
 8009754:	73bb      	strb	r3, [r7, #14]
	} while ((res & 0x80) && --n);
 8009756:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800975a:	2b00      	cmp	r3, #0
 800975c:	da05      	bge.n	800976a <send_cmd+0xd4>
 800975e:	7bfb      	ldrb	r3, [r7, #15]
 8009760:	3b01      	subs	r3, #1
 8009762:	73fb      	strb	r3, [r7, #15]
 8009764:	7bfb      	ldrb	r3, [r7, #15]
 8009766:	2b00      	cmp	r3, #0
 8009768:	d1f0      	bne.n	800974c <send_cmd+0xb6>

	return res;							/* Return received response */
 800976a:	7bbb      	ldrb	r3, [r7, #14]
}
 800976c:	4618      	mov	r0, r3
 800976e:	3710      	adds	r7, #16
 8009770:	46bd      	mov	sp, r7
 8009772:	bd80      	pop	{r7, pc}

08009774 <USER_SPI_initialize>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_initialize (
	BYTE drv		/* Physical drive number (0) */
)
{
 8009774:	b590      	push	{r4, r7, lr}
 8009776:	b085      	sub	sp, #20
 8009778:	af00      	add	r7, sp, #0
 800977a:	4603      	mov	r3, r0
 800977c:	71fb      	strb	r3, [r7, #7]
	BYTE n, cmd, ty, ocr[4];

	if (drv != 0) return STA_NOINIT;		/* Supports only drive 0 */
 800977e:	79fb      	ldrb	r3, [r7, #7]
 8009780:	2b00      	cmp	r3, #0
 8009782:	d001      	beq.n	8009788 <USER_SPI_initialize+0x14>
 8009784:	2301      	movs	r3, #1
 8009786:	e0d6      	b.n	8009936 <USER_SPI_initialize+0x1c2>
	//assume SPI already init init_spi();	/* Initialize SPI */

	if (Stat & STA_NODISK) return Stat;	/* Is card existing in the soket? */
 8009788:	4b6d      	ldr	r3, [pc, #436]	@ (8009940 <USER_SPI_initialize+0x1cc>)
 800978a:	781b      	ldrb	r3, [r3, #0]
 800978c:	b2db      	uxtb	r3, r3
 800978e:	f003 0302 	and.w	r3, r3, #2
 8009792:	2b00      	cmp	r3, #0
 8009794:	d003      	beq.n	800979e <USER_SPI_initialize+0x2a>
 8009796:	4b6a      	ldr	r3, [pc, #424]	@ (8009940 <USER_SPI_initialize+0x1cc>)
 8009798:	781b      	ldrb	r3, [r3, #0]
 800979a:	b2db      	uxtb	r3, r3
 800979c:	e0cb      	b.n	8009936 <USER_SPI_initialize+0x1c2>

	FCLK_SLOW();
 800979e:	4b69      	ldr	r3, [pc, #420]	@ (8009944 <USER_SPI_initialize+0x1d0>)
 80097a0:	681b      	ldr	r3, [r3, #0]
 80097a2:	681b      	ldr	r3, [r3, #0]
 80097a4:	f023 0238 	bic.w	r2, r3, #56	@ 0x38
 80097a8:	4b66      	ldr	r3, [pc, #408]	@ (8009944 <USER_SPI_initialize+0x1d0>)
 80097aa:	681b      	ldr	r3, [r3, #0]
 80097ac:	f042 0218 	orr.w	r2, r2, #24
 80097b0:	601a      	str	r2, [r3, #0]
	for (n = 10; n; n--) xchg_spi(0xFF);	/* Send 80 dummy clocks */
 80097b2:	230a      	movs	r3, #10
 80097b4:	73fb      	strb	r3, [r7, #15]
 80097b6:	e005      	b.n	80097c4 <USER_SPI_initialize+0x50>
 80097b8:	20ff      	movs	r0, #255	@ 0xff
 80097ba:	f7ff fe7b 	bl	80094b4 <xchg_spi>
 80097be:	7bfb      	ldrb	r3, [r7, #15]
 80097c0:	3b01      	subs	r3, #1
 80097c2:	73fb      	strb	r3, [r7, #15]
 80097c4:	7bfb      	ldrb	r3, [r7, #15]
 80097c6:	2b00      	cmp	r3, #0
 80097c8:	d1f6      	bne.n	80097b8 <USER_SPI_initialize+0x44>

	ty = 0;
 80097ca:	2300      	movs	r3, #0
 80097cc:	737b      	strb	r3, [r7, #13]
	if (send_cmd(CMD0, 0) == 1) {			/* Put the card SPI/Idle state */
 80097ce:	2100      	movs	r1, #0
 80097d0:	2000      	movs	r0, #0
 80097d2:	f7ff ff60 	bl	8009696 <send_cmd>
 80097d6:	4603      	mov	r3, r0
 80097d8:	2b01      	cmp	r3, #1
 80097da:	f040 808b 	bne.w	80098f4 <USER_SPI_initialize+0x180>
		SPI_Timer_On(1000);					/* Initialization timeout = 1 sec */
 80097de:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80097e2:	f7ff fe3d 	bl	8009460 <SPI_Timer_On>
		if (send_cmd(CMD8, 0x1AA) == 1) {	/* SDv2? */
 80097e6:	f44f 71d5 	mov.w	r1, #426	@ 0x1aa
 80097ea:	2008      	movs	r0, #8
 80097ec:	f7ff ff53 	bl	8009696 <send_cmd>
 80097f0:	4603      	mov	r3, r0
 80097f2:	2b01      	cmp	r3, #1
 80097f4:	d151      	bne.n	800989a <USER_SPI_initialize+0x126>
			for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);	/* Get 32 bit return value of R7 resp */
 80097f6:	2300      	movs	r3, #0
 80097f8:	73fb      	strb	r3, [r7, #15]
 80097fa:	e00d      	b.n	8009818 <USER_SPI_initialize+0xa4>
 80097fc:	7bfc      	ldrb	r4, [r7, #15]
 80097fe:	20ff      	movs	r0, #255	@ 0xff
 8009800:	f7ff fe58 	bl	80094b4 <xchg_spi>
 8009804:	4603      	mov	r3, r0
 8009806:	461a      	mov	r2, r3
 8009808:	f104 0310 	add.w	r3, r4, #16
 800980c:	443b      	add	r3, r7
 800980e:	f803 2c08 	strb.w	r2, [r3, #-8]
 8009812:	7bfb      	ldrb	r3, [r7, #15]
 8009814:	3301      	adds	r3, #1
 8009816:	73fb      	strb	r3, [r7, #15]
 8009818:	7bfb      	ldrb	r3, [r7, #15]
 800981a:	2b03      	cmp	r3, #3
 800981c:	d9ee      	bls.n	80097fc <USER_SPI_initialize+0x88>
			if (ocr[2] == 0x01 && ocr[3] == 0xAA) {				/* Is the card supports vcc of 2.7-3.6V? */
 800981e:	7abb      	ldrb	r3, [r7, #10]
 8009820:	2b01      	cmp	r3, #1
 8009822:	d167      	bne.n	80098f4 <USER_SPI_initialize+0x180>
 8009824:	7afb      	ldrb	r3, [r7, #11]
 8009826:	2baa      	cmp	r3, #170	@ 0xaa
 8009828:	d164      	bne.n	80098f4 <USER_SPI_initialize+0x180>
				while (SPI_Timer_Status() && send_cmd(ACMD41, 1UL << 30)) ;	/* Wait for end of initialization with ACMD41(HCS) */
 800982a:	bf00      	nop
 800982c:	f7ff fe2c 	bl	8009488 <SPI_Timer_Status>
 8009830:	4603      	mov	r3, r0
 8009832:	2b00      	cmp	r3, #0
 8009834:	d007      	beq.n	8009846 <USER_SPI_initialize+0xd2>
 8009836:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 800983a:	20a9      	movs	r0, #169	@ 0xa9
 800983c:	f7ff ff2b 	bl	8009696 <send_cmd>
 8009840:	4603      	mov	r3, r0
 8009842:	2b00      	cmp	r3, #0
 8009844:	d1f2      	bne.n	800982c <USER_SPI_initialize+0xb8>
				if (SPI_Timer_Status() && send_cmd(CMD58, 0) == 0) {		/* Check CCS bit in the OCR */
 8009846:	f7ff fe1f 	bl	8009488 <SPI_Timer_Status>
 800984a:	4603      	mov	r3, r0
 800984c:	2b00      	cmp	r3, #0
 800984e:	d051      	beq.n	80098f4 <USER_SPI_initialize+0x180>
 8009850:	2100      	movs	r1, #0
 8009852:	203a      	movs	r0, #58	@ 0x3a
 8009854:	f7ff ff1f 	bl	8009696 <send_cmd>
 8009858:	4603      	mov	r3, r0
 800985a:	2b00      	cmp	r3, #0
 800985c:	d14a      	bne.n	80098f4 <USER_SPI_initialize+0x180>
					for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);
 800985e:	2300      	movs	r3, #0
 8009860:	73fb      	strb	r3, [r7, #15]
 8009862:	e00d      	b.n	8009880 <USER_SPI_initialize+0x10c>
 8009864:	7bfc      	ldrb	r4, [r7, #15]
 8009866:	20ff      	movs	r0, #255	@ 0xff
 8009868:	f7ff fe24 	bl	80094b4 <xchg_spi>
 800986c:	4603      	mov	r3, r0
 800986e:	461a      	mov	r2, r3
 8009870:	f104 0310 	add.w	r3, r4, #16
 8009874:	443b      	add	r3, r7
 8009876:	f803 2c08 	strb.w	r2, [r3, #-8]
 800987a:	7bfb      	ldrb	r3, [r7, #15]
 800987c:	3301      	adds	r3, #1
 800987e:	73fb      	strb	r3, [r7, #15]
 8009880:	7bfb      	ldrb	r3, [r7, #15]
 8009882:	2b03      	cmp	r3, #3
 8009884:	d9ee      	bls.n	8009864 <USER_SPI_initialize+0xf0>
					ty = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;	/* Card id SDv2 */
 8009886:	7a3b      	ldrb	r3, [r7, #8]
 8009888:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800988c:	2b00      	cmp	r3, #0
 800988e:	d001      	beq.n	8009894 <USER_SPI_initialize+0x120>
 8009890:	230c      	movs	r3, #12
 8009892:	e000      	b.n	8009896 <USER_SPI_initialize+0x122>
 8009894:	2304      	movs	r3, #4
 8009896:	737b      	strb	r3, [r7, #13]
 8009898:	e02c      	b.n	80098f4 <USER_SPI_initialize+0x180>
				}
			}
		} else {	/* Not SDv2 card */
			if (send_cmd(ACMD41, 0) <= 1) 	{	/* SDv1 or MMC? */
 800989a:	2100      	movs	r1, #0
 800989c:	20a9      	movs	r0, #169	@ 0xa9
 800989e:	f7ff fefa 	bl	8009696 <send_cmd>
 80098a2:	4603      	mov	r3, r0
 80098a4:	2b01      	cmp	r3, #1
 80098a6:	d804      	bhi.n	80098b2 <USER_SPI_initialize+0x13e>
				ty = CT_SD1; cmd = ACMD41;	/* SDv1 (ACMD41(0)) */
 80098a8:	2302      	movs	r3, #2
 80098aa:	737b      	strb	r3, [r7, #13]
 80098ac:	23a9      	movs	r3, #169	@ 0xa9
 80098ae:	73bb      	strb	r3, [r7, #14]
 80098b0:	e003      	b.n	80098ba <USER_SPI_initialize+0x146>
			} else {
				ty = CT_MMC; cmd = CMD1;	/* MMCv3 (CMD1(0)) */
 80098b2:	2301      	movs	r3, #1
 80098b4:	737b      	strb	r3, [r7, #13]
 80098b6:	2301      	movs	r3, #1
 80098b8:	73bb      	strb	r3, [r7, #14]
			}
			while (SPI_Timer_Status() && send_cmd(cmd, 0)) ;		/* Wait for end of initialization */
 80098ba:	bf00      	nop
 80098bc:	f7ff fde4 	bl	8009488 <SPI_Timer_Status>
 80098c0:	4603      	mov	r3, r0
 80098c2:	2b00      	cmp	r3, #0
 80098c4:	d007      	beq.n	80098d6 <USER_SPI_initialize+0x162>
 80098c6:	7bbb      	ldrb	r3, [r7, #14]
 80098c8:	2100      	movs	r1, #0
 80098ca:	4618      	mov	r0, r3
 80098cc:	f7ff fee3 	bl	8009696 <send_cmd>
 80098d0:	4603      	mov	r3, r0
 80098d2:	2b00      	cmp	r3, #0
 80098d4:	d1f2      	bne.n	80098bc <USER_SPI_initialize+0x148>
			if (!SPI_Timer_Status() || send_cmd(CMD16, 512) != 0)	/* Set block length: 512 */
 80098d6:	f7ff fdd7 	bl	8009488 <SPI_Timer_Status>
 80098da:	4603      	mov	r3, r0
 80098dc:	2b00      	cmp	r3, #0
 80098de:	d007      	beq.n	80098f0 <USER_SPI_initialize+0x17c>
 80098e0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80098e4:	2010      	movs	r0, #16
 80098e6:	f7ff fed6 	bl	8009696 <send_cmd>
 80098ea:	4603      	mov	r3, r0
 80098ec:	2b00      	cmp	r3, #0
 80098ee:	d001      	beq.n	80098f4 <USER_SPI_initialize+0x180>
				ty = 0;
 80098f0:	2300      	movs	r3, #0
 80098f2:	737b      	strb	r3, [r7, #13]
		}
	}
	CardType = ty;	/* Card type */
 80098f4:	4a14      	ldr	r2, [pc, #80]	@ (8009948 <USER_SPI_initialize+0x1d4>)
 80098f6:	7b7b      	ldrb	r3, [r7, #13]
 80098f8:	7013      	strb	r3, [r2, #0]
	despiselect();
 80098fa:	f7ff fe45 	bl	8009588 <despiselect>

	if (ty) {			/* OK */
 80098fe:	7b7b      	ldrb	r3, [r7, #13]
 8009900:	2b00      	cmp	r3, #0
 8009902:	d012      	beq.n	800992a <USER_SPI_initialize+0x1b6>
		FCLK_FAST();			/* Set fast clock */
 8009904:	4b0f      	ldr	r3, [pc, #60]	@ (8009944 <USER_SPI_initialize+0x1d0>)
 8009906:	681b      	ldr	r3, [r3, #0]
 8009908:	681b      	ldr	r3, [r3, #0]
 800990a:	f023 0238 	bic.w	r2, r3, #56	@ 0x38
 800990e:	4b0d      	ldr	r3, [pc, #52]	@ (8009944 <USER_SPI_initialize+0x1d0>)
 8009910:	681b      	ldr	r3, [r3, #0]
 8009912:	f042 0210 	orr.w	r2, r2, #16
 8009916:	601a      	str	r2, [r3, #0]
		Stat &= ~STA_NOINIT;	/* Clear STA_NOINIT flag */
 8009918:	4b09      	ldr	r3, [pc, #36]	@ (8009940 <USER_SPI_initialize+0x1cc>)
 800991a:	781b      	ldrb	r3, [r3, #0]
 800991c:	b2db      	uxtb	r3, r3
 800991e:	f023 0301 	bic.w	r3, r3, #1
 8009922:	b2da      	uxtb	r2, r3
 8009924:	4b06      	ldr	r3, [pc, #24]	@ (8009940 <USER_SPI_initialize+0x1cc>)
 8009926:	701a      	strb	r2, [r3, #0]
 8009928:	e002      	b.n	8009930 <USER_SPI_initialize+0x1bc>
	} else {			/* Failed */
		Stat = STA_NOINIT;
 800992a:	4b05      	ldr	r3, [pc, #20]	@ (8009940 <USER_SPI_initialize+0x1cc>)
 800992c:	2201      	movs	r2, #1
 800992e:	701a      	strb	r2, [r3, #0]
	}

	return Stat;
 8009930:	4b03      	ldr	r3, [pc, #12]	@ (8009940 <USER_SPI_initialize+0x1cc>)
 8009932:	781b      	ldrb	r3, [r3, #0]
 8009934:	b2db      	uxtb	r3, r3
}
 8009936:	4618      	mov	r0, r3
 8009938:	3714      	adds	r7, #20
 800993a:	46bd      	mov	sp, r7
 800993c:	bd90      	pop	{r4, r7, pc}
 800993e:	bf00      	nop
 8009940:	200400b8 	.word	0x200400b8
 8009944:	200406e8 	.word	0x200406e8
 8009948:	20040944 	.word	0x20040944

0800994c <USER_SPI_status>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_status (
	BYTE drv		/* Physical drive number (0) */
)
{
 800994c:	b480      	push	{r7}
 800994e:	b083      	sub	sp, #12
 8009950:	af00      	add	r7, sp, #0
 8009952:	4603      	mov	r3, r0
 8009954:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;		/* Supports only drive 0 */
 8009956:	79fb      	ldrb	r3, [r7, #7]
 8009958:	2b00      	cmp	r3, #0
 800995a:	d001      	beq.n	8009960 <USER_SPI_status+0x14>
 800995c:	2301      	movs	r3, #1
 800995e:	e002      	b.n	8009966 <USER_SPI_status+0x1a>

	return Stat;	/* Return disk status */
 8009960:	4b04      	ldr	r3, [pc, #16]	@ (8009974 <USER_SPI_status+0x28>)
 8009962:	781b      	ldrb	r3, [r3, #0]
 8009964:	b2db      	uxtb	r3, r3
}
 8009966:	4618      	mov	r0, r3
 8009968:	370c      	adds	r7, #12
 800996a:	46bd      	mov	sp, r7
 800996c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009970:	4770      	bx	lr
 8009972:	bf00      	nop
 8009974:	200400b8 	.word	0x200400b8

08009978 <USER_SPI_read>:
	BYTE drv,		/* Physical drive number (0) */
	BYTE *buff,		/* Pointer to the data buffer to store read data */
	DWORD sector,	/* Start sector number (LBA) */
	UINT count		/* Number of sectors to read (1..128) */
)
{
 8009978:	b580      	push	{r7, lr}
 800997a:	b084      	sub	sp, #16
 800997c:	af00      	add	r7, sp, #0
 800997e:	60b9      	str	r1, [r7, #8]
 8009980:	607a      	str	r2, [r7, #4]
 8009982:	603b      	str	r3, [r7, #0]
 8009984:	4603      	mov	r3, r0
 8009986:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 8009988:	7bfb      	ldrb	r3, [r7, #15]
 800998a:	2b00      	cmp	r3, #0
 800998c:	d102      	bne.n	8009994 <USER_SPI_read+0x1c>
 800998e:	683b      	ldr	r3, [r7, #0]
 8009990:	2b00      	cmp	r3, #0
 8009992:	d101      	bne.n	8009998 <USER_SPI_read+0x20>
 8009994:	2304      	movs	r3, #4
 8009996:	e04d      	b.n	8009a34 <USER_SPI_read+0xbc>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 8009998:	4b28      	ldr	r3, [pc, #160]	@ (8009a3c <USER_SPI_read+0xc4>)
 800999a:	781b      	ldrb	r3, [r3, #0]
 800999c:	b2db      	uxtb	r3, r3
 800999e:	f003 0301 	and.w	r3, r3, #1
 80099a2:	2b00      	cmp	r3, #0
 80099a4:	d001      	beq.n	80099aa <USER_SPI_read+0x32>
 80099a6:	2303      	movs	r3, #3
 80099a8:	e044      	b.n	8009a34 <USER_SPI_read+0xbc>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ot BA conversion (byte addressing cards) */
 80099aa:	4b25      	ldr	r3, [pc, #148]	@ (8009a40 <USER_SPI_read+0xc8>)
 80099ac:	781b      	ldrb	r3, [r3, #0]
 80099ae:	f003 0308 	and.w	r3, r3, #8
 80099b2:	2b00      	cmp	r3, #0
 80099b4:	d102      	bne.n	80099bc <USER_SPI_read+0x44>
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	025b      	lsls	r3, r3, #9
 80099ba:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector read */
 80099bc:	683b      	ldr	r3, [r7, #0]
 80099be:	2b01      	cmp	r3, #1
 80099c0:	d111      	bne.n	80099e6 <USER_SPI_read+0x6e>
		if ((send_cmd(CMD17, sector) == 0)	/* READ_SINGLE_BLOCK */
 80099c2:	6879      	ldr	r1, [r7, #4]
 80099c4:	2011      	movs	r0, #17
 80099c6:	f7ff fe66 	bl	8009696 <send_cmd>
 80099ca:	4603      	mov	r3, r0
 80099cc:	2b00      	cmp	r3, #0
 80099ce:	d129      	bne.n	8009a24 <USER_SPI_read+0xac>
			&& rcvr_datablock(buff, 512)) {
 80099d0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80099d4:	68b8      	ldr	r0, [r7, #8]
 80099d6:	f7ff fe03 	bl	80095e0 <rcvr_datablock>
 80099da:	4603      	mov	r3, r0
 80099dc:	2b00      	cmp	r3, #0
 80099de:	d021      	beq.n	8009a24 <USER_SPI_read+0xac>
			count = 0;
 80099e0:	2300      	movs	r3, #0
 80099e2:	603b      	str	r3, [r7, #0]
 80099e4:	e01e      	b.n	8009a24 <USER_SPI_read+0xac>
		}
	}
	else {				/* Multiple sector read */
		if (send_cmd(CMD18, sector) == 0) {	/* READ_MULTIPLE_BLOCK */
 80099e6:	6879      	ldr	r1, [r7, #4]
 80099e8:	2012      	movs	r0, #18
 80099ea:	f7ff fe54 	bl	8009696 <send_cmd>
 80099ee:	4603      	mov	r3, r0
 80099f0:	2b00      	cmp	r3, #0
 80099f2:	d117      	bne.n	8009a24 <USER_SPI_read+0xac>
			do {
				if (!rcvr_datablock(buff, 512)) break;
 80099f4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80099f8:	68b8      	ldr	r0, [r7, #8]
 80099fa:	f7ff fdf1 	bl	80095e0 <rcvr_datablock>
 80099fe:	4603      	mov	r3, r0
 8009a00:	2b00      	cmp	r3, #0
 8009a02:	d00a      	beq.n	8009a1a <USER_SPI_read+0xa2>
				buff += 512;
 8009a04:	68bb      	ldr	r3, [r7, #8]
 8009a06:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8009a0a:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8009a0c:	683b      	ldr	r3, [r7, #0]
 8009a0e:	3b01      	subs	r3, #1
 8009a10:	603b      	str	r3, [r7, #0]
 8009a12:	683b      	ldr	r3, [r7, #0]
 8009a14:	2b00      	cmp	r3, #0
 8009a16:	d1ed      	bne.n	80099f4 <USER_SPI_read+0x7c>
 8009a18:	e000      	b.n	8009a1c <USER_SPI_read+0xa4>
				if (!rcvr_datablock(buff, 512)) break;
 8009a1a:	bf00      	nop
			send_cmd(CMD12, 0);				/* STOP_TRANSMISSION */
 8009a1c:	2100      	movs	r1, #0
 8009a1e:	200c      	movs	r0, #12
 8009a20:	f7ff fe39 	bl	8009696 <send_cmd>
		}
	}
	despiselect();
 8009a24:	f7ff fdb0 	bl	8009588 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8009a28:	683b      	ldr	r3, [r7, #0]
 8009a2a:	2b00      	cmp	r3, #0
 8009a2c:	bf14      	ite	ne
 8009a2e:	2301      	movne	r3, #1
 8009a30:	2300      	moveq	r3, #0
 8009a32:	b2db      	uxtb	r3, r3
}
 8009a34:	4618      	mov	r0, r3
 8009a36:	3710      	adds	r7, #16
 8009a38:	46bd      	mov	sp, r7
 8009a3a:	bd80      	pop	{r7, pc}
 8009a3c:	200400b8 	.word	0x200400b8
 8009a40:	20040944 	.word	0x20040944

08009a44 <USER_SPI_write>:
	BYTE drv,			/* Physical drive number (0) */
	const BYTE *buff,	/* Ponter to the data to write */
	DWORD sector,		/* Start sector number (LBA) */
	UINT count			/* Number of sectors to write (1..128) */
)
{
 8009a44:	b580      	push	{r7, lr}
 8009a46:	b084      	sub	sp, #16
 8009a48:	af00      	add	r7, sp, #0
 8009a4a:	60b9      	str	r1, [r7, #8]
 8009a4c:	607a      	str	r2, [r7, #4]
 8009a4e:	603b      	str	r3, [r7, #0]
 8009a50:	4603      	mov	r3, r0
 8009a52:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 8009a54:	7bfb      	ldrb	r3, [r7, #15]
 8009a56:	2b00      	cmp	r3, #0
 8009a58:	d102      	bne.n	8009a60 <USER_SPI_write+0x1c>
 8009a5a:	683b      	ldr	r3, [r7, #0]
 8009a5c:	2b00      	cmp	r3, #0
 8009a5e:	d101      	bne.n	8009a64 <USER_SPI_write+0x20>
 8009a60:	2304      	movs	r3, #4
 8009a62:	e063      	b.n	8009b2c <USER_SPI_write+0xe8>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check drive status */
 8009a64:	4b33      	ldr	r3, [pc, #204]	@ (8009b34 <USER_SPI_write+0xf0>)
 8009a66:	781b      	ldrb	r3, [r3, #0]
 8009a68:	b2db      	uxtb	r3, r3
 8009a6a:	f003 0301 	and.w	r3, r3, #1
 8009a6e:	2b00      	cmp	r3, #0
 8009a70:	d001      	beq.n	8009a76 <USER_SPI_write+0x32>
 8009a72:	2303      	movs	r3, #3
 8009a74:	e05a      	b.n	8009b2c <USER_SPI_write+0xe8>
	if (Stat & STA_PROTECT) return RES_WRPRT;	/* Check write protect */
 8009a76:	4b2f      	ldr	r3, [pc, #188]	@ (8009b34 <USER_SPI_write+0xf0>)
 8009a78:	781b      	ldrb	r3, [r3, #0]
 8009a7a:	b2db      	uxtb	r3, r3
 8009a7c:	f003 0304 	and.w	r3, r3, #4
 8009a80:	2b00      	cmp	r3, #0
 8009a82:	d001      	beq.n	8009a88 <USER_SPI_write+0x44>
 8009a84:	2302      	movs	r3, #2
 8009a86:	e051      	b.n	8009b2c <USER_SPI_write+0xe8>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ==> BA conversion (byte addressing cards) */
 8009a88:	4b2b      	ldr	r3, [pc, #172]	@ (8009b38 <USER_SPI_write+0xf4>)
 8009a8a:	781b      	ldrb	r3, [r3, #0]
 8009a8c:	f003 0308 	and.w	r3, r3, #8
 8009a90:	2b00      	cmp	r3, #0
 8009a92:	d102      	bne.n	8009a9a <USER_SPI_write+0x56>
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	025b      	lsls	r3, r3, #9
 8009a98:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector write */
 8009a9a:	683b      	ldr	r3, [r7, #0]
 8009a9c:	2b01      	cmp	r3, #1
 8009a9e:	d110      	bne.n	8009ac2 <USER_SPI_write+0x7e>
		if ((send_cmd(CMD24, sector) == 0)	/* WRITE_BLOCK */
 8009aa0:	6879      	ldr	r1, [r7, #4]
 8009aa2:	2018      	movs	r0, #24
 8009aa4:	f7ff fdf7 	bl	8009696 <send_cmd>
 8009aa8:	4603      	mov	r3, r0
 8009aaa:	2b00      	cmp	r3, #0
 8009aac:	d136      	bne.n	8009b1c <USER_SPI_write+0xd8>
			&& xmit_datablock(buff, 0xFE)) {
 8009aae:	21fe      	movs	r1, #254	@ 0xfe
 8009ab0:	68b8      	ldr	r0, [r7, #8]
 8009ab2:	f7ff fdbe 	bl	8009632 <xmit_datablock>
 8009ab6:	4603      	mov	r3, r0
 8009ab8:	2b00      	cmp	r3, #0
 8009aba:	d02f      	beq.n	8009b1c <USER_SPI_write+0xd8>
			count = 0;
 8009abc:	2300      	movs	r3, #0
 8009abe:	603b      	str	r3, [r7, #0]
 8009ac0:	e02c      	b.n	8009b1c <USER_SPI_write+0xd8>
		}
	}
	else {				/* Multiple sector write */
		if (CardType & CT_SDC) send_cmd(ACMD23, count);	/* Predefine number of sectors */
 8009ac2:	4b1d      	ldr	r3, [pc, #116]	@ (8009b38 <USER_SPI_write+0xf4>)
 8009ac4:	781b      	ldrb	r3, [r3, #0]
 8009ac6:	f003 0306 	and.w	r3, r3, #6
 8009aca:	2b00      	cmp	r3, #0
 8009acc:	d003      	beq.n	8009ad6 <USER_SPI_write+0x92>
 8009ace:	6839      	ldr	r1, [r7, #0]
 8009ad0:	2097      	movs	r0, #151	@ 0x97
 8009ad2:	f7ff fde0 	bl	8009696 <send_cmd>
		if (send_cmd(CMD25, sector) == 0) {	/* WRITE_MULTIPLE_BLOCK */
 8009ad6:	6879      	ldr	r1, [r7, #4]
 8009ad8:	2019      	movs	r0, #25
 8009ada:	f7ff fddc 	bl	8009696 <send_cmd>
 8009ade:	4603      	mov	r3, r0
 8009ae0:	2b00      	cmp	r3, #0
 8009ae2:	d11b      	bne.n	8009b1c <USER_SPI_write+0xd8>
			do {
				if (!xmit_datablock(buff, 0xFC)) break;
 8009ae4:	21fc      	movs	r1, #252	@ 0xfc
 8009ae6:	68b8      	ldr	r0, [r7, #8]
 8009ae8:	f7ff fda3 	bl	8009632 <xmit_datablock>
 8009aec:	4603      	mov	r3, r0
 8009aee:	2b00      	cmp	r3, #0
 8009af0:	d00a      	beq.n	8009b08 <USER_SPI_write+0xc4>
				buff += 512;
 8009af2:	68bb      	ldr	r3, [r7, #8]
 8009af4:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8009af8:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8009afa:	683b      	ldr	r3, [r7, #0]
 8009afc:	3b01      	subs	r3, #1
 8009afe:	603b      	str	r3, [r7, #0]
 8009b00:	683b      	ldr	r3, [r7, #0]
 8009b02:	2b00      	cmp	r3, #0
 8009b04:	d1ee      	bne.n	8009ae4 <USER_SPI_write+0xa0>
 8009b06:	e000      	b.n	8009b0a <USER_SPI_write+0xc6>
				if (!xmit_datablock(buff, 0xFC)) break;
 8009b08:	bf00      	nop
			if (!xmit_datablock(0, 0xFD)) count = 1;	/* STOP_TRAN token */
 8009b0a:	21fd      	movs	r1, #253	@ 0xfd
 8009b0c:	2000      	movs	r0, #0
 8009b0e:	f7ff fd90 	bl	8009632 <xmit_datablock>
 8009b12:	4603      	mov	r3, r0
 8009b14:	2b00      	cmp	r3, #0
 8009b16:	d101      	bne.n	8009b1c <USER_SPI_write+0xd8>
 8009b18:	2301      	movs	r3, #1
 8009b1a:	603b      	str	r3, [r7, #0]
		}
	}
	despiselect();
 8009b1c:	f7ff fd34 	bl	8009588 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8009b20:	683b      	ldr	r3, [r7, #0]
 8009b22:	2b00      	cmp	r3, #0
 8009b24:	bf14      	ite	ne
 8009b26:	2301      	movne	r3, #1
 8009b28:	2300      	moveq	r3, #0
 8009b2a:	b2db      	uxtb	r3, r3
}
 8009b2c:	4618      	mov	r0, r3
 8009b2e:	3710      	adds	r7, #16
 8009b30:	46bd      	mov	sp, r7
 8009b32:	bd80      	pop	{r7, pc}
 8009b34:	200400b8 	.word	0x200400b8
 8009b38:	20040944 	.word	0x20040944

08009b3c <USER_SPI_ioctl>:
inline DRESULT USER_SPI_ioctl (
	BYTE drv,		/* Physical drive number (0) */
	BYTE cmd,		/* Control command code */
	void *buff		/* Pointer to the conrtol data */
)
{
 8009b3c:	b580      	push	{r7, lr}
 8009b3e:	b08c      	sub	sp, #48	@ 0x30
 8009b40:	af00      	add	r7, sp, #0
 8009b42:	4603      	mov	r3, r0
 8009b44:	603a      	str	r2, [r7, #0]
 8009b46:	71fb      	strb	r3, [r7, #7]
 8009b48:	460b      	mov	r3, r1
 8009b4a:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	BYTE n, csd[16];
	DWORD *dp, st, ed, csize;


	if (drv) return RES_PARERR;					/* Check parameter */
 8009b4c:	79fb      	ldrb	r3, [r7, #7]
 8009b4e:	2b00      	cmp	r3, #0
 8009b50:	d001      	beq.n	8009b56 <USER_SPI_ioctl+0x1a>
 8009b52:	2304      	movs	r3, #4
 8009b54:	e15a      	b.n	8009e0c <USER_SPI_ioctl+0x2d0>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 8009b56:	4baf      	ldr	r3, [pc, #700]	@ (8009e14 <USER_SPI_ioctl+0x2d8>)
 8009b58:	781b      	ldrb	r3, [r3, #0]
 8009b5a:	b2db      	uxtb	r3, r3
 8009b5c:	f003 0301 	and.w	r3, r3, #1
 8009b60:	2b00      	cmp	r3, #0
 8009b62:	d001      	beq.n	8009b68 <USER_SPI_ioctl+0x2c>
 8009b64:	2303      	movs	r3, #3
 8009b66:	e151      	b.n	8009e0c <USER_SPI_ioctl+0x2d0>

	res = RES_ERROR;
 8009b68:	2301      	movs	r3, #1
 8009b6a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

	switch (cmd) {
 8009b6e:	79bb      	ldrb	r3, [r7, #6]
 8009b70:	2b04      	cmp	r3, #4
 8009b72:	f200 8136 	bhi.w	8009de2 <USER_SPI_ioctl+0x2a6>
 8009b76:	a201      	add	r2, pc, #4	@ (adr r2, 8009b7c <USER_SPI_ioctl+0x40>)
 8009b78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009b7c:	08009b91 	.word	0x08009b91
 8009b80:	08009ba5 	.word	0x08009ba5
 8009b84:	08009de3 	.word	0x08009de3
 8009b88:	08009c51 	.word	0x08009c51
 8009b8c:	08009d47 	.word	0x08009d47
	case CTRL_SYNC :		/* Wait for end of internal write process of the drive */
		if (spiselect()) res = RES_OK;
 8009b90:	f7ff fd0a 	bl	80095a8 <spiselect>
 8009b94:	4603      	mov	r3, r0
 8009b96:	2b00      	cmp	r3, #0
 8009b98:	f000 8127 	beq.w	8009dea <USER_SPI_ioctl+0x2ae>
 8009b9c:	2300      	movs	r3, #0
 8009b9e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		break;
 8009ba2:	e122      	b.n	8009dea <USER_SPI_ioctl+0x2ae>

	case GET_SECTOR_COUNT :	/* Get drive capacity in unit of sector (DWORD) */
		if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 8009ba4:	2100      	movs	r1, #0
 8009ba6:	2009      	movs	r0, #9
 8009ba8:	f7ff fd75 	bl	8009696 <send_cmd>
 8009bac:	4603      	mov	r3, r0
 8009bae:	2b00      	cmp	r3, #0
 8009bb0:	f040 811d 	bne.w	8009dee <USER_SPI_ioctl+0x2b2>
 8009bb4:	f107 030c 	add.w	r3, r7, #12
 8009bb8:	2110      	movs	r1, #16
 8009bba:	4618      	mov	r0, r3
 8009bbc:	f7ff fd10 	bl	80095e0 <rcvr_datablock>
 8009bc0:	4603      	mov	r3, r0
 8009bc2:	2b00      	cmp	r3, #0
 8009bc4:	f000 8113 	beq.w	8009dee <USER_SPI_ioctl+0x2b2>
			if ((csd[0] >> 6) == 1) {	/* SDC ver 2.00 */
 8009bc8:	7b3b      	ldrb	r3, [r7, #12]
 8009bca:	099b      	lsrs	r3, r3, #6
 8009bcc:	b2db      	uxtb	r3, r3
 8009bce:	2b01      	cmp	r3, #1
 8009bd0:	d111      	bne.n	8009bf6 <USER_SPI_ioctl+0xba>
				csize = csd[9] + ((WORD)csd[8] << 8) + ((DWORD)(csd[7] & 63) << 16) + 1;
 8009bd2:	7d7b      	ldrb	r3, [r7, #21]
 8009bd4:	461a      	mov	r2, r3
 8009bd6:	7d3b      	ldrb	r3, [r7, #20]
 8009bd8:	021b      	lsls	r3, r3, #8
 8009bda:	4413      	add	r3, r2
 8009bdc:	461a      	mov	r2, r3
 8009bde:	7cfb      	ldrb	r3, [r7, #19]
 8009be0:	041b      	lsls	r3, r3, #16
 8009be2:	f403 137c 	and.w	r3, r3, #4128768	@ 0x3f0000
 8009be6:	4413      	add	r3, r2
 8009be8:	3301      	adds	r3, #1
 8009bea:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << 10;
 8009bec:	69fb      	ldr	r3, [r7, #28]
 8009bee:	029a      	lsls	r2, r3, #10
 8009bf0:	683b      	ldr	r3, [r7, #0]
 8009bf2:	601a      	str	r2, [r3, #0]
 8009bf4:	e028      	b.n	8009c48 <USER_SPI_ioctl+0x10c>
			} else {					/* SDC ver 1.XX or MMC ver 3 */
				n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 8009bf6:	7c7b      	ldrb	r3, [r7, #17]
 8009bf8:	f003 030f 	and.w	r3, r3, #15
 8009bfc:	b2da      	uxtb	r2, r3
 8009bfe:	7dbb      	ldrb	r3, [r7, #22]
 8009c00:	09db      	lsrs	r3, r3, #7
 8009c02:	b2db      	uxtb	r3, r3
 8009c04:	4413      	add	r3, r2
 8009c06:	b2da      	uxtb	r2, r3
 8009c08:	7d7b      	ldrb	r3, [r7, #21]
 8009c0a:	005b      	lsls	r3, r3, #1
 8009c0c:	b2db      	uxtb	r3, r3
 8009c0e:	f003 0306 	and.w	r3, r3, #6
 8009c12:	b2db      	uxtb	r3, r3
 8009c14:	4413      	add	r3, r2
 8009c16:	b2db      	uxtb	r3, r3
 8009c18:	3302      	adds	r3, #2
 8009c1a:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
				csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) + ((WORD)(csd[6] & 3) << 10) + 1;
 8009c1e:	7d3b      	ldrb	r3, [r7, #20]
 8009c20:	099b      	lsrs	r3, r3, #6
 8009c22:	b2db      	uxtb	r3, r3
 8009c24:	461a      	mov	r2, r3
 8009c26:	7cfb      	ldrb	r3, [r7, #19]
 8009c28:	009b      	lsls	r3, r3, #2
 8009c2a:	441a      	add	r2, r3
 8009c2c:	7cbb      	ldrb	r3, [r7, #18]
 8009c2e:	029b      	lsls	r3, r3, #10
 8009c30:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8009c34:	4413      	add	r3, r2
 8009c36:	3301      	adds	r3, #1
 8009c38:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << (n - 9);
 8009c3a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8009c3e:	3b09      	subs	r3, #9
 8009c40:	69fa      	ldr	r2, [r7, #28]
 8009c42:	409a      	lsls	r2, r3
 8009c44:	683b      	ldr	r3, [r7, #0]
 8009c46:	601a      	str	r2, [r3, #0]
			}
			res = RES_OK;
 8009c48:	2300      	movs	r3, #0
 8009c4a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		}
		break;
 8009c4e:	e0ce      	b.n	8009dee <USER_SPI_ioctl+0x2b2>

	case GET_BLOCK_SIZE :	/* Get erase block size in unit of sector (DWORD) */
		if (CardType & CT_SD2) {	/* SDC ver 2.00 */
 8009c50:	4b71      	ldr	r3, [pc, #452]	@ (8009e18 <USER_SPI_ioctl+0x2dc>)
 8009c52:	781b      	ldrb	r3, [r3, #0]
 8009c54:	f003 0304 	and.w	r3, r3, #4
 8009c58:	2b00      	cmp	r3, #0
 8009c5a:	d031      	beq.n	8009cc0 <USER_SPI_ioctl+0x184>
			if (send_cmd(ACMD13, 0) == 0) {	/* Read SD status */
 8009c5c:	2100      	movs	r1, #0
 8009c5e:	208d      	movs	r0, #141	@ 0x8d
 8009c60:	f7ff fd19 	bl	8009696 <send_cmd>
 8009c64:	4603      	mov	r3, r0
 8009c66:	2b00      	cmp	r3, #0
 8009c68:	f040 80c3 	bne.w	8009df2 <USER_SPI_ioctl+0x2b6>
				xchg_spi(0xFF);
 8009c6c:	20ff      	movs	r0, #255	@ 0xff
 8009c6e:	f7ff fc21 	bl	80094b4 <xchg_spi>
				if (rcvr_datablock(csd, 16)) {				/* Read partial block */
 8009c72:	f107 030c 	add.w	r3, r7, #12
 8009c76:	2110      	movs	r1, #16
 8009c78:	4618      	mov	r0, r3
 8009c7a:	f7ff fcb1 	bl	80095e0 <rcvr_datablock>
 8009c7e:	4603      	mov	r3, r0
 8009c80:	2b00      	cmp	r3, #0
 8009c82:	f000 80b6 	beq.w	8009df2 <USER_SPI_ioctl+0x2b6>
					for (n = 64 - 16; n; n--) xchg_spi(0xFF);	/* Purge trailing data */
 8009c86:	2330      	movs	r3, #48	@ 0x30
 8009c88:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8009c8c:	e007      	b.n	8009c9e <USER_SPI_ioctl+0x162>
 8009c8e:	20ff      	movs	r0, #255	@ 0xff
 8009c90:	f7ff fc10 	bl	80094b4 <xchg_spi>
 8009c94:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8009c98:	3b01      	subs	r3, #1
 8009c9a:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8009c9e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8009ca2:	2b00      	cmp	r3, #0
 8009ca4:	d1f3      	bne.n	8009c8e <USER_SPI_ioctl+0x152>
					*(DWORD*)buff = 16UL << (csd[10] >> 4);
 8009ca6:	7dbb      	ldrb	r3, [r7, #22]
 8009ca8:	091b      	lsrs	r3, r3, #4
 8009caa:	b2db      	uxtb	r3, r3
 8009cac:	461a      	mov	r2, r3
 8009cae:	2310      	movs	r3, #16
 8009cb0:	fa03 f202 	lsl.w	r2, r3, r2
 8009cb4:	683b      	ldr	r3, [r7, #0]
 8009cb6:	601a      	str	r2, [r3, #0]
					res = RES_OK;
 8009cb8:	2300      	movs	r3, #0
 8009cba:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
				}
				res = RES_OK;
			}
		}
		break;
 8009cbe:	e098      	b.n	8009df2 <USER_SPI_ioctl+0x2b6>
			if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {	/* Read CSD */
 8009cc0:	2100      	movs	r1, #0
 8009cc2:	2009      	movs	r0, #9
 8009cc4:	f7ff fce7 	bl	8009696 <send_cmd>
 8009cc8:	4603      	mov	r3, r0
 8009cca:	2b00      	cmp	r3, #0
 8009ccc:	f040 8091 	bne.w	8009df2 <USER_SPI_ioctl+0x2b6>
 8009cd0:	f107 030c 	add.w	r3, r7, #12
 8009cd4:	2110      	movs	r1, #16
 8009cd6:	4618      	mov	r0, r3
 8009cd8:	f7ff fc82 	bl	80095e0 <rcvr_datablock>
 8009cdc:	4603      	mov	r3, r0
 8009cde:	2b00      	cmp	r3, #0
 8009ce0:	f000 8087 	beq.w	8009df2 <USER_SPI_ioctl+0x2b6>
				if (CardType & CT_SD1) {	/* SDC ver 1.XX */
 8009ce4:	4b4c      	ldr	r3, [pc, #304]	@ (8009e18 <USER_SPI_ioctl+0x2dc>)
 8009ce6:	781b      	ldrb	r3, [r3, #0]
 8009ce8:	f003 0302 	and.w	r3, r3, #2
 8009cec:	2b00      	cmp	r3, #0
 8009cee:	d012      	beq.n	8009d16 <USER_SPI_ioctl+0x1da>
					*(DWORD*)buff = (((csd[10] & 63) << 1) + ((WORD)(csd[11] & 128) >> 7) + 1) << ((csd[13] >> 6) - 1);
 8009cf0:	7dbb      	ldrb	r3, [r7, #22]
 8009cf2:	005b      	lsls	r3, r3, #1
 8009cf4:	f003 037e 	and.w	r3, r3, #126	@ 0x7e
 8009cf8:	7dfa      	ldrb	r2, [r7, #23]
 8009cfa:	09d2      	lsrs	r2, r2, #7
 8009cfc:	b2d2      	uxtb	r2, r2
 8009cfe:	4413      	add	r3, r2
 8009d00:	1c5a      	adds	r2, r3, #1
 8009d02:	7e7b      	ldrb	r3, [r7, #25]
 8009d04:	099b      	lsrs	r3, r3, #6
 8009d06:	b2db      	uxtb	r3, r3
 8009d08:	3b01      	subs	r3, #1
 8009d0a:	fa02 f303 	lsl.w	r3, r2, r3
 8009d0e:	461a      	mov	r2, r3
 8009d10:	683b      	ldr	r3, [r7, #0]
 8009d12:	601a      	str	r2, [r3, #0]
 8009d14:	e013      	b.n	8009d3e <USER_SPI_ioctl+0x202>
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
 8009d16:	7dbb      	ldrb	r3, [r7, #22]
 8009d18:	109b      	asrs	r3, r3, #2
 8009d1a:	b29b      	uxth	r3, r3
 8009d1c:	f003 031f 	and.w	r3, r3, #31
 8009d20:	3301      	adds	r3, #1
 8009d22:	7dfa      	ldrb	r2, [r7, #23]
 8009d24:	00d2      	lsls	r2, r2, #3
 8009d26:	f002 0218 	and.w	r2, r2, #24
 8009d2a:	7df9      	ldrb	r1, [r7, #23]
 8009d2c:	0949      	lsrs	r1, r1, #5
 8009d2e:	b2c9      	uxtb	r1, r1
 8009d30:	440a      	add	r2, r1
 8009d32:	3201      	adds	r2, #1
 8009d34:	fb02 f303 	mul.w	r3, r2, r3
 8009d38:	461a      	mov	r2, r3
 8009d3a:	683b      	ldr	r3, [r7, #0]
 8009d3c:	601a      	str	r2, [r3, #0]
				res = RES_OK;
 8009d3e:	2300      	movs	r3, #0
 8009d40:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		break;
 8009d44:	e055      	b.n	8009df2 <USER_SPI_ioctl+0x2b6>

	case CTRL_TRIM :	/* Erase a block of sectors (used when _USE_ERASE == 1) */
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 8009d46:	4b34      	ldr	r3, [pc, #208]	@ (8009e18 <USER_SPI_ioctl+0x2dc>)
 8009d48:	781b      	ldrb	r3, [r3, #0]
 8009d4a:	f003 0306 	and.w	r3, r3, #6
 8009d4e:	2b00      	cmp	r3, #0
 8009d50:	d051      	beq.n	8009df6 <USER_SPI_ioctl+0x2ba>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 8009d52:	f107 020c 	add.w	r2, r7, #12
 8009d56:	79fb      	ldrb	r3, [r7, #7]
 8009d58:	210b      	movs	r1, #11
 8009d5a:	4618      	mov	r0, r3
 8009d5c:	f7ff feee 	bl	8009b3c <USER_SPI_ioctl>
 8009d60:	4603      	mov	r3, r0
 8009d62:	2b00      	cmp	r3, #0
 8009d64:	d149      	bne.n	8009dfa <USER_SPI_ioctl+0x2be>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 8009d66:	7b3b      	ldrb	r3, [r7, #12]
 8009d68:	099b      	lsrs	r3, r3, #6
 8009d6a:	b2db      	uxtb	r3, r3
 8009d6c:	2b00      	cmp	r3, #0
 8009d6e:	d104      	bne.n	8009d7a <USER_SPI_ioctl+0x23e>
 8009d70:	7dbb      	ldrb	r3, [r7, #22]
 8009d72:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009d76:	2b00      	cmp	r3, #0
 8009d78:	d041      	beq.n	8009dfe <USER_SPI_ioctl+0x2c2>
		dp = buff; st = dp[0]; ed = dp[1];				/* Load sector block */
 8009d7a:	683b      	ldr	r3, [r7, #0]
 8009d7c:	623b      	str	r3, [r7, #32]
 8009d7e:	6a3b      	ldr	r3, [r7, #32]
 8009d80:	681b      	ldr	r3, [r3, #0]
 8009d82:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009d84:	6a3b      	ldr	r3, [r7, #32]
 8009d86:	685b      	ldr	r3, [r3, #4]
 8009d88:	627b      	str	r3, [r7, #36]	@ 0x24
		if (!(CardType & CT_BLOCK)) {
 8009d8a:	4b23      	ldr	r3, [pc, #140]	@ (8009e18 <USER_SPI_ioctl+0x2dc>)
 8009d8c:	781b      	ldrb	r3, [r3, #0]
 8009d8e:	f003 0308 	and.w	r3, r3, #8
 8009d92:	2b00      	cmp	r3, #0
 8009d94:	d105      	bne.n	8009da2 <USER_SPI_ioctl+0x266>
			st *= 512; ed *= 512;
 8009d96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d98:	025b      	lsls	r3, r3, #9
 8009d9a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009d9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d9e:	025b      	lsls	r3, r3, #9
 8009da0:	627b      	str	r3, [r7, #36]	@ 0x24
		}
		if (send_cmd(CMD32, st) == 0 && send_cmd(CMD33, ed) == 0 && send_cmd(CMD38, 0) == 0 && wait_ready(30000)) {	/* Erase sector block */
 8009da2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009da4:	2020      	movs	r0, #32
 8009da6:	f7ff fc76 	bl	8009696 <send_cmd>
 8009daa:	4603      	mov	r3, r0
 8009dac:	2b00      	cmp	r3, #0
 8009dae:	d128      	bne.n	8009e02 <USER_SPI_ioctl+0x2c6>
 8009db0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8009db2:	2021      	movs	r0, #33	@ 0x21
 8009db4:	f7ff fc6f 	bl	8009696 <send_cmd>
 8009db8:	4603      	mov	r3, r0
 8009dba:	2b00      	cmp	r3, #0
 8009dbc:	d121      	bne.n	8009e02 <USER_SPI_ioctl+0x2c6>
 8009dbe:	2100      	movs	r1, #0
 8009dc0:	2026      	movs	r0, #38	@ 0x26
 8009dc2:	f7ff fc68 	bl	8009696 <send_cmd>
 8009dc6:	4603      	mov	r3, r0
 8009dc8:	2b00      	cmp	r3, #0
 8009dca:	d11a      	bne.n	8009e02 <USER_SPI_ioctl+0x2c6>
 8009dcc:	f247 5030 	movw	r0, #30000	@ 0x7530
 8009dd0:	f7ff fbb6 	bl	8009540 <wait_ready>
 8009dd4:	4603      	mov	r3, r0
 8009dd6:	2b00      	cmp	r3, #0
 8009dd8:	d013      	beq.n	8009e02 <USER_SPI_ioctl+0x2c6>
			res = RES_OK;	/* FatFs does not check result of this command */
 8009dda:	2300      	movs	r3, #0
 8009ddc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		}
		break;
 8009de0:	e00f      	b.n	8009e02 <USER_SPI_ioctl+0x2c6>

	default:
		res = RES_PARERR;
 8009de2:	2304      	movs	r3, #4
 8009de4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8009de8:	e00c      	b.n	8009e04 <USER_SPI_ioctl+0x2c8>
		break;
 8009dea:	bf00      	nop
 8009dec:	e00a      	b.n	8009e04 <USER_SPI_ioctl+0x2c8>
		break;
 8009dee:	bf00      	nop
 8009df0:	e008      	b.n	8009e04 <USER_SPI_ioctl+0x2c8>
		break;
 8009df2:	bf00      	nop
 8009df4:	e006      	b.n	8009e04 <USER_SPI_ioctl+0x2c8>
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 8009df6:	bf00      	nop
 8009df8:	e004      	b.n	8009e04 <USER_SPI_ioctl+0x2c8>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 8009dfa:	bf00      	nop
 8009dfc:	e002      	b.n	8009e04 <USER_SPI_ioctl+0x2c8>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 8009dfe:	bf00      	nop
 8009e00:	e000      	b.n	8009e04 <USER_SPI_ioctl+0x2c8>
		break;
 8009e02:	bf00      	nop
	}

	despiselect();
 8009e04:	f7ff fbc0 	bl	8009588 <despiselect>

	return res;
 8009e08:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8009e0c:	4618      	mov	r0, r3
 8009e0e:	3730      	adds	r7, #48	@ 0x30
 8009e10:	46bd      	mov	sp, r7
 8009e12:	bd80      	pop	{r7, pc}
 8009e14:	200400b8 	.word	0x200400b8
 8009e18:	20040944 	.word	0x20040944

08009e1c <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8009e1c:	b580      	push	{r7, lr}
 8009e1e:	b084      	sub	sp, #16
 8009e20:	af00      	add	r7, sp, #0
 8009e22:	4603      	mov	r3, r0
 8009e24:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8009e26:	79fb      	ldrb	r3, [r7, #7]
 8009e28:	4a08      	ldr	r2, [pc, #32]	@ (8009e4c <disk_status+0x30>)
 8009e2a:	009b      	lsls	r3, r3, #2
 8009e2c:	4413      	add	r3, r2
 8009e2e:	685b      	ldr	r3, [r3, #4]
 8009e30:	685b      	ldr	r3, [r3, #4]
 8009e32:	79fa      	ldrb	r2, [r7, #7]
 8009e34:	4905      	ldr	r1, [pc, #20]	@ (8009e4c <disk_status+0x30>)
 8009e36:	440a      	add	r2, r1
 8009e38:	7a12      	ldrb	r2, [r2, #8]
 8009e3a:	4610      	mov	r0, r2
 8009e3c:	4798      	blx	r3
 8009e3e:	4603      	mov	r3, r0
 8009e40:	73fb      	strb	r3, [r7, #15]
  return stat;
 8009e42:	7bfb      	ldrb	r3, [r7, #15]
}
 8009e44:	4618      	mov	r0, r3
 8009e46:	3710      	adds	r7, #16
 8009e48:	46bd      	mov	sp, r7
 8009e4a:	bd80      	pop	{r7, pc}
 8009e4c:	20040978 	.word	0x20040978

08009e50 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8009e50:	b580      	push	{r7, lr}
 8009e52:	b084      	sub	sp, #16
 8009e54:	af00      	add	r7, sp, #0
 8009e56:	4603      	mov	r3, r0
 8009e58:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 8009e5a:	2300      	movs	r3, #0
 8009e5c:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 8009e5e:	79fb      	ldrb	r3, [r7, #7]
 8009e60:	4a0d      	ldr	r2, [pc, #52]	@ (8009e98 <disk_initialize+0x48>)
 8009e62:	5cd3      	ldrb	r3, [r2, r3]
 8009e64:	2b00      	cmp	r3, #0
 8009e66:	d111      	bne.n	8009e8c <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 8009e68:	79fb      	ldrb	r3, [r7, #7]
 8009e6a:	4a0b      	ldr	r2, [pc, #44]	@ (8009e98 <disk_initialize+0x48>)
 8009e6c:	2101      	movs	r1, #1
 8009e6e:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8009e70:	79fb      	ldrb	r3, [r7, #7]
 8009e72:	4a09      	ldr	r2, [pc, #36]	@ (8009e98 <disk_initialize+0x48>)
 8009e74:	009b      	lsls	r3, r3, #2
 8009e76:	4413      	add	r3, r2
 8009e78:	685b      	ldr	r3, [r3, #4]
 8009e7a:	681b      	ldr	r3, [r3, #0]
 8009e7c:	79fa      	ldrb	r2, [r7, #7]
 8009e7e:	4906      	ldr	r1, [pc, #24]	@ (8009e98 <disk_initialize+0x48>)
 8009e80:	440a      	add	r2, r1
 8009e82:	7a12      	ldrb	r2, [r2, #8]
 8009e84:	4610      	mov	r0, r2
 8009e86:	4798      	blx	r3
 8009e88:	4603      	mov	r3, r0
 8009e8a:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 8009e8c:	7bfb      	ldrb	r3, [r7, #15]
}
 8009e8e:	4618      	mov	r0, r3
 8009e90:	3710      	adds	r7, #16
 8009e92:	46bd      	mov	sp, r7
 8009e94:	bd80      	pop	{r7, pc}
 8009e96:	bf00      	nop
 8009e98:	20040978 	.word	0x20040978

08009e9c <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8009e9c:	b590      	push	{r4, r7, lr}
 8009e9e:	b087      	sub	sp, #28
 8009ea0:	af00      	add	r7, sp, #0
 8009ea2:	60b9      	str	r1, [r7, #8]
 8009ea4:	607a      	str	r2, [r7, #4]
 8009ea6:	603b      	str	r3, [r7, #0]
 8009ea8:	4603      	mov	r3, r0
 8009eaa:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8009eac:	7bfb      	ldrb	r3, [r7, #15]
 8009eae:	4a0a      	ldr	r2, [pc, #40]	@ (8009ed8 <disk_read+0x3c>)
 8009eb0:	009b      	lsls	r3, r3, #2
 8009eb2:	4413      	add	r3, r2
 8009eb4:	685b      	ldr	r3, [r3, #4]
 8009eb6:	689c      	ldr	r4, [r3, #8]
 8009eb8:	7bfb      	ldrb	r3, [r7, #15]
 8009eba:	4a07      	ldr	r2, [pc, #28]	@ (8009ed8 <disk_read+0x3c>)
 8009ebc:	4413      	add	r3, r2
 8009ebe:	7a18      	ldrb	r0, [r3, #8]
 8009ec0:	683b      	ldr	r3, [r7, #0]
 8009ec2:	687a      	ldr	r2, [r7, #4]
 8009ec4:	68b9      	ldr	r1, [r7, #8]
 8009ec6:	47a0      	blx	r4
 8009ec8:	4603      	mov	r3, r0
 8009eca:	75fb      	strb	r3, [r7, #23]
  return res;
 8009ecc:	7dfb      	ldrb	r3, [r7, #23]
}
 8009ece:	4618      	mov	r0, r3
 8009ed0:	371c      	adds	r7, #28
 8009ed2:	46bd      	mov	sp, r7
 8009ed4:	bd90      	pop	{r4, r7, pc}
 8009ed6:	bf00      	nop
 8009ed8:	20040978 	.word	0x20040978

08009edc <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8009edc:	b590      	push	{r4, r7, lr}
 8009ede:	b087      	sub	sp, #28
 8009ee0:	af00      	add	r7, sp, #0
 8009ee2:	60b9      	str	r1, [r7, #8]
 8009ee4:	607a      	str	r2, [r7, #4]
 8009ee6:	603b      	str	r3, [r7, #0]
 8009ee8:	4603      	mov	r3, r0
 8009eea:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8009eec:	7bfb      	ldrb	r3, [r7, #15]
 8009eee:	4a0a      	ldr	r2, [pc, #40]	@ (8009f18 <disk_write+0x3c>)
 8009ef0:	009b      	lsls	r3, r3, #2
 8009ef2:	4413      	add	r3, r2
 8009ef4:	685b      	ldr	r3, [r3, #4]
 8009ef6:	68dc      	ldr	r4, [r3, #12]
 8009ef8:	7bfb      	ldrb	r3, [r7, #15]
 8009efa:	4a07      	ldr	r2, [pc, #28]	@ (8009f18 <disk_write+0x3c>)
 8009efc:	4413      	add	r3, r2
 8009efe:	7a18      	ldrb	r0, [r3, #8]
 8009f00:	683b      	ldr	r3, [r7, #0]
 8009f02:	687a      	ldr	r2, [r7, #4]
 8009f04:	68b9      	ldr	r1, [r7, #8]
 8009f06:	47a0      	blx	r4
 8009f08:	4603      	mov	r3, r0
 8009f0a:	75fb      	strb	r3, [r7, #23]
  return res;
 8009f0c:	7dfb      	ldrb	r3, [r7, #23]
}
 8009f0e:	4618      	mov	r0, r3
 8009f10:	371c      	adds	r7, #28
 8009f12:	46bd      	mov	sp, r7
 8009f14:	bd90      	pop	{r4, r7, pc}
 8009f16:	bf00      	nop
 8009f18:	20040978 	.word	0x20040978

08009f1c <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8009f1c:	b580      	push	{r7, lr}
 8009f1e:	b084      	sub	sp, #16
 8009f20:	af00      	add	r7, sp, #0
 8009f22:	4603      	mov	r3, r0
 8009f24:	603a      	str	r2, [r7, #0]
 8009f26:	71fb      	strb	r3, [r7, #7]
 8009f28:	460b      	mov	r3, r1
 8009f2a:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8009f2c:	79fb      	ldrb	r3, [r7, #7]
 8009f2e:	4a09      	ldr	r2, [pc, #36]	@ (8009f54 <disk_ioctl+0x38>)
 8009f30:	009b      	lsls	r3, r3, #2
 8009f32:	4413      	add	r3, r2
 8009f34:	685b      	ldr	r3, [r3, #4]
 8009f36:	691b      	ldr	r3, [r3, #16]
 8009f38:	79fa      	ldrb	r2, [r7, #7]
 8009f3a:	4906      	ldr	r1, [pc, #24]	@ (8009f54 <disk_ioctl+0x38>)
 8009f3c:	440a      	add	r2, r1
 8009f3e:	7a10      	ldrb	r0, [r2, #8]
 8009f40:	79b9      	ldrb	r1, [r7, #6]
 8009f42:	683a      	ldr	r2, [r7, #0]
 8009f44:	4798      	blx	r3
 8009f46:	4603      	mov	r3, r0
 8009f48:	73fb      	strb	r3, [r7, #15]
  return res;
 8009f4a:	7bfb      	ldrb	r3, [r7, #15]
}
 8009f4c:	4618      	mov	r0, r3
 8009f4e:	3710      	adds	r7, #16
 8009f50:	46bd      	mov	sp, r7
 8009f52:	bd80      	pop	{r7, pc}
 8009f54:	20040978 	.word	0x20040978

08009f58 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8009f58:	b480      	push	{r7}
 8009f5a:	b085      	sub	sp, #20
 8009f5c:	af00      	add	r7, sp, #0
 8009f5e:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8009f60:	687b      	ldr	r3, [r7, #4]
 8009f62:	3301      	adds	r3, #1
 8009f64:	781b      	ldrb	r3, [r3, #0]
 8009f66:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8009f68:	89fb      	ldrh	r3, [r7, #14]
 8009f6a:	021b      	lsls	r3, r3, #8
 8009f6c:	b21a      	sxth	r2, r3
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	781b      	ldrb	r3, [r3, #0]
 8009f72:	b21b      	sxth	r3, r3
 8009f74:	4313      	orrs	r3, r2
 8009f76:	b21b      	sxth	r3, r3
 8009f78:	81fb      	strh	r3, [r7, #14]
	return rv;
 8009f7a:	89fb      	ldrh	r3, [r7, #14]
}
 8009f7c:	4618      	mov	r0, r3
 8009f7e:	3714      	adds	r7, #20
 8009f80:	46bd      	mov	sp, r7
 8009f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f86:	4770      	bx	lr

08009f88 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8009f88:	b480      	push	{r7}
 8009f8a:	b085      	sub	sp, #20
 8009f8c:	af00      	add	r7, sp, #0
 8009f8e:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8009f90:	687b      	ldr	r3, [r7, #4]
 8009f92:	3303      	adds	r3, #3
 8009f94:	781b      	ldrb	r3, [r3, #0]
 8009f96:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8009f98:	68fb      	ldr	r3, [r7, #12]
 8009f9a:	021b      	lsls	r3, r3, #8
 8009f9c:	687a      	ldr	r2, [r7, #4]
 8009f9e:	3202      	adds	r2, #2
 8009fa0:	7812      	ldrb	r2, [r2, #0]
 8009fa2:	4313      	orrs	r3, r2
 8009fa4:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 8009fa6:	68fb      	ldr	r3, [r7, #12]
 8009fa8:	021b      	lsls	r3, r3, #8
 8009faa:	687a      	ldr	r2, [r7, #4]
 8009fac:	3201      	adds	r2, #1
 8009fae:	7812      	ldrb	r2, [r2, #0]
 8009fb0:	4313      	orrs	r3, r2
 8009fb2:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 8009fb4:	68fb      	ldr	r3, [r7, #12]
 8009fb6:	021b      	lsls	r3, r3, #8
 8009fb8:	687a      	ldr	r2, [r7, #4]
 8009fba:	7812      	ldrb	r2, [r2, #0]
 8009fbc:	4313      	orrs	r3, r2
 8009fbe:	60fb      	str	r3, [r7, #12]
	return rv;
 8009fc0:	68fb      	ldr	r3, [r7, #12]
}
 8009fc2:	4618      	mov	r0, r3
 8009fc4:	3714      	adds	r7, #20
 8009fc6:	46bd      	mov	sp, r7
 8009fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fcc:	4770      	bx	lr

08009fce <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 8009fce:	b480      	push	{r7}
 8009fd0:	b083      	sub	sp, #12
 8009fd2:	af00      	add	r7, sp, #0
 8009fd4:	6078      	str	r0, [r7, #4]
 8009fd6:	460b      	mov	r3, r1
 8009fd8:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	1c5a      	adds	r2, r3, #1
 8009fde:	607a      	str	r2, [r7, #4]
 8009fe0:	887a      	ldrh	r2, [r7, #2]
 8009fe2:	b2d2      	uxtb	r2, r2
 8009fe4:	701a      	strb	r2, [r3, #0]
 8009fe6:	887b      	ldrh	r3, [r7, #2]
 8009fe8:	0a1b      	lsrs	r3, r3, #8
 8009fea:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	1c5a      	adds	r2, r3, #1
 8009ff0:	607a      	str	r2, [r7, #4]
 8009ff2:	887a      	ldrh	r2, [r7, #2]
 8009ff4:	b2d2      	uxtb	r2, r2
 8009ff6:	701a      	strb	r2, [r3, #0]
}
 8009ff8:	bf00      	nop
 8009ffa:	370c      	adds	r7, #12
 8009ffc:	46bd      	mov	sp, r7
 8009ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a002:	4770      	bx	lr

0800a004 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800a004:	b480      	push	{r7}
 800a006:	b083      	sub	sp, #12
 800a008:	af00      	add	r7, sp, #0
 800a00a:	6078      	str	r0, [r7, #4]
 800a00c:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	1c5a      	adds	r2, r3, #1
 800a012:	607a      	str	r2, [r7, #4]
 800a014:	683a      	ldr	r2, [r7, #0]
 800a016:	b2d2      	uxtb	r2, r2
 800a018:	701a      	strb	r2, [r3, #0]
 800a01a:	683b      	ldr	r3, [r7, #0]
 800a01c:	0a1b      	lsrs	r3, r3, #8
 800a01e:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	1c5a      	adds	r2, r3, #1
 800a024:	607a      	str	r2, [r7, #4]
 800a026:	683a      	ldr	r2, [r7, #0]
 800a028:	b2d2      	uxtb	r2, r2
 800a02a:	701a      	strb	r2, [r3, #0]
 800a02c:	683b      	ldr	r3, [r7, #0]
 800a02e:	0a1b      	lsrs	r3, r3, #8
 800a030:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800a032:	687b      	ldr	r3, [r7, #4]
 800a034:	1c5a      	adds	r2, r3, #1
 800a036:	607a      	str	r2, [r7, #4]
 800a038:	683a      	ldr	r2, [r7, #0]
 800a03a:	b2d2      	uxtb	r2, r2
 800a03c:	701a      	strb	r2, [r3, #0]
 800a03e:	683b      	ldr	r3, [r7, #0]
 800a040:	0a1b      	lsrs	r3, r3, #8
 800a042:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800a044:	687b      	ldr	r3, [r7, #4]
 800a046:	1c5a      	adds	r2, r3, #1
 800a048:	607a      	str	r2, [r7, #4]
 800a04a:	683a      	ldr	r2, [r7, #0]
 800a04c:	b2d2      	uxtb	r2, r2
 800a04e:	701a      	strb	r2, [r3, #0]
}
 800a050:	bf00      	nop
 800a052:	370c      	adds	r7, #12
 800a054:	46bd      	mov	sp, r7
 800a056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a05a:	4770      	bx	lr

0800a05c <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800a05c:	b480      	push	{r7}
 800a05e:	b087      	sub	sp, #28
 800a060:	af00      	add	r7, sp, #0
 800a062:	60f8      	str	r0, [r7, #12]
 800a064:	60b9      	str	r1, [r7, #8]
 800a066:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800a068:	68fb      	ldr	r3, [r7, #12]
 800a06a:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800a06c:	68bb      	ldr	r3, [r7, #8]
 800a06e:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800a070:	687b      	ldr	r3, [r7, #4]
 800a072:	2b00      	cmp	r3, #0
 800a074:	d00d      	beq.n	800a092 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800a076:	693a      	ldr	r2, [r7, #16]
 800a078:	1c53      	adds	r3, r2, #1
 800a07a:	613b      	str	r3, [r7, #16]
 800a07c:	697b      	ldr	r3, [r7, #20]
 800a07e:	1c59      	adds	r1, r3, #1
 800a080:	6179      	str	r1, [r7, #20]
 800a082:	7812      	ldrb	r2, [r2, #0]
 800a084:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800a086:	687b      	ldr	r3, [r7, #4]
 800a088:	3b01      	subs	r3, #1
 800a08a:	607b      	str	r3, [r7, #4]
 800a08c:	687b      	ldr	r3, [r7, #4]
 800a08e:	2b00      	cmp	r3, #0
 800a090:	d1f1      	bne.n	800a076 <mem_cpy+0x1a>
	}
}
 800a092:	bf00      	nop
 800a094:	371c      	adds	r7, #28
 800a096:	46bd      	mov	sp, r7
 800a098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a09c:	4770      	bx	lr

0800a09e <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800a09e:	b480      	push	{r7}
 800a0a0:	b087      	sub	sp, #28
 800a0a2:	af00      	add	r7, sp, #0
 800a0a4:	60f8      	str	r0, [r7, #12]
 800a0a6:	60b9      	str	r1, [r7, #8]
 800a0a8:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800a0aa:	68fb      	ldr	r3, [r7, #12]
 800a0ac:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800a0ae:	697b      	ldr	r3, [r7, #20]
 800a0b0:	1c5a      	adds	r2, r3, #1
 800a0b2:	617a      	str	r2, [r7, #20]
 800a0b4:	68ba      	ldr	r2, [r7, #8]
 800a0b6:	b2d2      	uxtb	r2, r2
 800a0b8:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800a0ba:	687b      	ldr	r3, [r7, #4]
 800a0bc:	3b01      	subs	r3, #1
 800a0be:	607b      	str	r3, [r7, #4]
 800a0c0:	687b      	ldr	r3, [r7, #4]
 800a0c2:	2b00      	cmp	r3, #0
 800a0c4:	d1f3      	bne.n	800a0ae <mem_set+0x10>
}
 800a0c6:	bf00      	nop
 800a0c8:	bf00      	nop
 800a0ca:	371c      	adds	r7, #28
 800a0cc:	46bd      	mov	sp, r7
 800a0ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0d2:	4770      	bx	lr

0800a0d4 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800a0d4:	b480      	push	{r7}
 800a0d6:	b089      	sub	sp, #36	@ 0x24
 800a0d8:	af00      	add	r7, sp, #0
 800a0da:	60f8      	str	r0, [r7, #12]
 800a0dc:	60b9      	str	r1, [r7, #8]
 800a0de:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800a0e0:	68fb      	ldr	r3, [r7, #12]
 800a0e2:	61fb      	str	r3, [r7, #28]
 800a0e4:	68bb      	ldr	r3, [r7, #8]
 800a0e6:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800a0e8:	2300      	movs	r3, #0
 800a0ea:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800a0ec:	69fb      	ldr	r3, [r7, #28]
 800a0ee:	1c5a      	adds	r2, r3, #1
 800a0f0:	61fa      	str	r2, [r7, #28]
 800a0f2:	781b      	ldrb	r3, [r3, #0]
 800a0f4:	4619      	mov	r1, r3
 800a0f6:	69bb      	ldr	r3, [r7, #24]
 800a0f8:	1c5a      	adds	r2, r3, #1
 800a0fa:	61ba      	str	r2, [r7, #24]
 800a0fc:	781b      	ldrb	r3, [r3, #0]
 800a0fe:	1acb      	subs	r3, r1, r3
 800a100:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	3b01      	subs	r3, #1
 800a106:	607b      	str	r3, [r7, #4]
 800a108:	687b      	ldr	r3, [r7, #4]
 800a10a:	2b00      	cmp	r3, #0
 800a10c:	d002      	beq.n	800a114 <mem_cmp+0x40>
 800a10e:	697b      	ldr	r3, [r7, #20]
 800a110:	2b00      	cmp	r3, #0
 800a112:	d0eb      	beq.n	800a0ec <mem_cmp+0x18>

	return r;
 800a114:	697b      	ldr	r3, [r7, #20]
}
 800a116:	4618      	mov	r0, r3
 800a118:	3724      	adds	r7, #36	@ 0x24
 800a11a:	46bd      	mov	sp, r7
 800a11c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a120:	4770      	bx	lr

0800a122 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800a122:	b480      	push	{r7}
 800a124:	b083      	sub	sp, #12
 800a126:	af00      	add	r7, sp, #0
 800a128:	6078      	str	r0, [r7, #4]
 800a12a:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800a12c:	e002      	b.n	800a134 <chk_chr+0x12>
 800a12e:	687b      	ldr	r3, [r7, #4]
 800a130:	3301      	adds	r3, #1
 800a132:	607b      	str	r3, [r7, #4]
 800a134:	687b      	ldr	r3, [r7, #4]
 800a136:	781b      	ldrb	r3, [r3, #0]
 800a138:	2b00      	cmp	r3, #0
 800a13a:	d005      	beq.n	800a148 <chk_chr+0x26>
 800a13c:	687b      	ldr	r3, [r7, #4]
 800a13e:	781b      	ldrb	r3, [r3, #0]
 800a140:	461a      	mov	r2, r3
 800a142:	683b      	ldr	r3, [r7, #0]
 800a144:	4293      	cmp	r3, r2
 800a146:	d1f2      	bne.n	800a12e <chk_chr+0xc>
	return *str;
 800a148:	687b      	ldr	r3, [r7, #4]
 800a14a:	781b      	ldrb	r3, [r3, #0]
}
 800a14c:	4618      	mov	r0, r3
 800a14e:	370c      	adds	r7, #12
 800a150:	46bd      	mov	sp, r7
 800a152:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a156:	4770      	bx	lr

0800a158 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800a158:	b480      	push	{r7}
 800a15a:	b085      	sub	sp, #20
 800a15c:	af00      	add	r7, sp, #0
 800a15e:	6078      	str	r0, [r7, #4]
 800a160:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800a162:	2300      	movs	r3, #0
 800a164:	60bb      	str	r3, [r7, #8]
 800a166:	68bb      	ldr	r3, [r7, #8]
 800a168:	60fb      	str	r3, [r7, #12]
 800a16a:	e029      	b.n	800a1c0 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800a16c:	4a27      	ldr	r2, [pc, #156]	@ (800a20c <chk_lock+0xb4>)
 800a16e:	68fb      	ldr	r3, [r7, #12]
 800a170:	011b      	lsls	r3, r3, #4
 800a172:	4413      	add	r3, r2
 800a174:	681b      	ldr	r3, [r3, #0]
 800a176:	2b00      	cmp	r3, #0
 800a178:	d01d      	beq.n	800a1b6 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800a17a:	4a24      	ldr	r2, [pc, #144]	@ (800a20c <chk_lock+0xb4>)
 800a17c:	68fb      	ldr	r3, [r7, #12]
 800a17e:	011b      	lsls	r3, r3, #4
 800a180:	4413      	add	r3, r2
 800a182:	681a      	ldr	r2, [r3, #0]
 800a184:	687b      	ldr	r3, [r7, #4]
 800a186:	681b      	ldr	r3, [r3, #0]
 800a188:	429a      	cmp	r2, r3
 800a18a:	d116      	bne.n	800a1ba <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800a18c:	4a1f      	ldr	r2, [pc, #124]	@ (800a20c <chk_lock+0xb4>)
 800a18e:	68fb      	ldr	r3, [r7, #12]
 800a190:	011b      	lsls	r3, r3, #4
 800a192:	4413      	add	r3, r2
 800a194:	3304      	adds	r3, #4
 800a196:	681a      	ldr	r2, [r3, #0]
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800a19c:	429a      	cmp	r2, r3
 800a19e:	d10c      	bne.n	800a1ba <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800a1a0:	4a1a      	ldr	r2, [pc, #104]	@ (800a20c <chk_lock+0xb4>)
 800a1a2:	68fb      	ldr	r3, [r7, #12]
 800a1a4:	011b      	lsls	r3, r3, #4
 800a1a6:	4413      	add	r3, r2
 800a1a8:	3308      	adds	r3, #8
 800a1aa:	681a      	ldr	r2, [r3, #0]
 800a1ac:	687b      	ldr	r3, [r7, #4]
 800a1ae:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800a1b0:	429a      	cmp	r2, r3
 800a1b2:	d102      	bne.n	800a1ba <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800a1b4:	e007      	b.n	800a1c6 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800a1b6:	2301      	movs	r3, #1
 800a1b8:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800a1ba:	68fb      	ldr	r3, [r7, #12]
 800a1bc:	3301      	adds	r3, #1
 800a1be:	60fb      	str	r3, [r7, #12]
 800a1c0:	68fb      	ldr	r3, [r7, #12]
 800a1c2:	2b01      	cmp	r3, #1
 800a1c4:	d9d2      	bls.n	800a16c <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800a1c6:	68fb      	ldr	r3, [r7, #12]
 800a1c8:	2b02      	cmp	r3, #2
 800a1ca:	d109      	bne.n	800a1e0 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800a1cc:	68bb      	ldr	r3, [r7, #8]
 800a1ce:	2b00      	cmp	r3, #0
 800a1d0:	d102      	bne.n	800a1d8 <chk_lock+0x80>
 800a1d2:	683b      	ldr	r3, [r7, #0]
 800a1d4:	2b02      	cmp	r3, #2
 800a1d6:	d101      	bne.n	800a1dc <chk_lock+0x84>
 800a1d8:	2300      	movs	r3, #0
 800a1da:	e010      	b.n	800a1fe <chk_lock+0xa6>
 800a1dc:	2312      	movs	r3, #18
 800a1de:	e00e      	b.n	800a1fe <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800a1e0:	683b      	ldr	r3, [r7, #0]
 800a1e2:	2b00      	cmp	r3, #0
 800a1e4:	d108      	bne.n	800a1f8 <chk_lock+0xa0>
 800a1e6:	4a09      	ldr	r2, [pc, #36]	@ (800a20c <chk_lock+0xb4>)
 800a1e8:	68fb      	ldr	r3, [r7, #12]
 800a1ea:	011b      	lsls	r3, r3, #4
 800a1ec:	4413      	add	r3, r2
 800a1ee:	330c      	adds	r3, #12
 800a1f0:	881b      	ldrh	r3, [r3, #0]
 800a1f2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a1f6:	d101      	bne.n	800a1fc <chk_lock+0xa4>
 800a1f8:	2310      	movs	r3, #16
 800a1fa:	e000      	b.n	800a1fe <chk_lock+0xa6>
 800a1fc:	2300      	movs	r3, #0
}
 800a1fe:	4618      	mov	r0, r3
 800a200:	3714      	adds	r7, #20
 800a202:	46bd      	mov	sp, r7
 800a204:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a208:	4770      	bx	lr
 800a20a:	bf00      	nop
 800a20c:	20040958 	.word	0x20040958

0800a210 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800a210:	b480      	push	{r7}
 800a212:	b083      	sub	sp, #12
 800a214:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800a216:	2300      	movs	r3, #0
 800a218:	607b      	str	r3, [r7, #4]
 800a21a:	e002      	b.n	800a222 <enq_lock+0x12>
 800a21c:	687b      	ldr	r3, [r7, #4]
 800a21e:	3301      	adds	r3, #1
 800a220:	607b      	str	r3, [r7, #4]
 800a222:	687b      	ldr	r3, [r7, #4]
 800a224:	2b01      	cmp	r3, #1
 800a226:	d806      	bhi.n	800a236 <enq_lock+0x26>
 800a228:	4a09      	ldr	r2, [pc, #36]	@ (800a250 <enq_lock+0x40>)
 800a22a:	687b      	ldr	r3, [r7, #4]
 800a22c:	011b      	lsls	r3, r3, #4
 800a22e:	4413      	add	r3, r2
 800a230:	681b      	ldr	r3, [r3, #0]
 800a232:	2b00      	cmp	r3, #0
 800a234:	d1f2      	bne.n	800a21c <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800a236:	687b      	ldr	r3, [r7, #4]
 800a238:	2b02      	cmp	r3, #2
 800a23a:	bf14      	ite	ne
 800a23c:	2301      	movne	r3, #1
 800a23e:	2300      	moveq	r3, #0
 800a240:	b2db      	uxtb	r3, r3
}
 800a242:	4618      	mov	r0, r3
 800a244:	370c      	adds	r7, #12
 800a246:	46bd      	mov	sp, r7
 800a248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a24c:	4770      	bx	lr
 800a24e:	bf00      	nop
 800a250:	20040958 	.word	0x20040958

0800a254 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800a254:	b480      	push	{r7}
 800a256:	b085      	sub	sp, #20
 800a258:	af00      	add	r7, sp, #0
 800a25a:	6078      	str	r0, [r7, #4]
 800a25c:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800a25e:	2300      	movs	r3, #0
 800a260:	60fb      	str	r3, [r7, #12]
 800a262:	e01f      	b.n	800a2a4 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800a264:	4a41      	ldr	r2, [pc, #260]	@ (800a36c <inc_lock+0x118>)
 800a266:	68fb      	ldr	r3, [r7, #12]
 800a268:	011b      	lsls	r3, r3, #4
 800a26a:	4413      	add	r3, r2
 800a26c:	681a      	ldr	r2, [r3, #0]
 800a26e:	687b      	ldr	r3, [r7, #4]
 800a270:	681b      	ldr	r3, [r3, #0]
 800a272:	429a      	cmp	r2, r3
 800a274:	d113      	bne.n	800a29e <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800a276:	4a3d      	ldr	r2, [pc, #244]	@ (800a36c <inc_lock+0x118>)
 800a278:	68fb      	ldr	r3, [r7, #12]
 800a27a:	011b      	lsls	r3, r3, #4
 800a27c:	4413      	add	r3, r2
 800a27e:	3304      	adds	r3, #4
 800a280:	681a      	ldr	r2, [r3, #0]
 800a282:	687b      	ldr	r3, [r7, #4]
 800a284:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800a286:	429a      	cmp	r2, r3
 800a288:	d109      	bne.n	800a29e <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800a28a:	4a38      	ldr	r2, [pc, #224]	@ (800a36c <inc_lock+0x118>)
 800a28c:	68fb      	ldr	r3, [r7, #12]
 800a28e:	011b      	lsls	r3, r3, #4
 800a290:	4413      	add	r3, r2
 800a292:	3308      	adds	r3, #8
 800a294:	681a      	ldr	r2, [r3, #0]
 800a296:	687b      	ldr	r3, [r7, #4]
 800a298:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800a29a:	429a      	cmp	r2, r3
 800a29c:	d006      	beq.n	800a2ac <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800a29e:	68fb      	ldr	r3, [r7, #12]
 800a2a0:	3301      	adds	r3, #1
 800a2a2:	60fb      	str	r3, [r7, #12]
 800a2a4:	68fb      	ldr	r3, [r7, #12]
 800a2a6:	2b01      	cmp	r3, #1
 800a2a8:	d9dc      	bls.n	800a264 <inc_lock+0x10>
 800a2aa:	e000      	b.n	800a2ae <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800a2ac:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800a2ae:	68fb      	ldr	r3, [r7, #12]
 800a2b0:	2b02      	cmp	r3, #2
 800a2b2:	d132      	bne.n	800a31a <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800a2b4:	2300      	movs	r3, #0
 800a2b6:	60fb      	str	r3, [r7, #12]
 800a2b8:	e002      	b.n	800a2c0 <inc_lock+0x6c>
 800a2ba:	68fb      	ldr	r3, [r7, #12]
 800a2bc:	3301      	adds	r3, #1
 800a2be:	60fb      	str	r3, [r7, #12]
 800a2c0:	68fb      	ldr	r3, [r7, #12]
 800a2c2:	2b01      	cmp	r3, #1
 800a2c4:	d806      	bhi.n	800a2d4 <inc_lock+0x80>
 800a2c6:	4a29      	ldr	r2, [pc, #164]	@ (800a36c <inc_lock+0x118>)
 800a2c8:	68fb      	ldr	r3, [r7, #12]
 800a2ca:	011b      	lsls	r3, r3, #4
 800a2cc:	4413      	add	r3, r2
 800a2ce:	681b      	ldr	r3, [r3, #0]
 800a2d0:	2b00      	cmp	r3, #0
 800a2d2:	d1f2      	bne.n	800a2ba <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800a2d4:	68fb      	ldr	r3, [r7, #12]
 800a2d6:	2b02      	cmp	r3, #2
 800a2d8:	d101      	bne.n	800a2de <inc_lock+0x8a>
 800a2da:	2300      	movs	r3, #0
 800a2dc:	e040      	b.n	800a360 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800a2de:	687b      	ldr	r3, [r7, #4]
 800a2e0:	681a      	ldr	r2, [r3, #0]
 800a2e2:	4922      	ldr	r1, [pc, #136]	@ (800a36c <inc_lock+0x118>)
 800a2e4:	68fb      	ldr	r3, [r7, #12]
 800a2e6:	011b      	lsls	r3, r3, #4
 800a2e8:	440b      	add	r3, r1
 800a2ea:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800a2ec:	687b      	ldr	r3, [r7, #4]
 800a2ee:	689a      	ldr	r2, [r3, #8]
 800a2f0:	491e      	ldr	r1, [pc, #120]	@ (800a36c <inc_lock+0x118>)
 800a2f2:	68fb      	ldr	r3, [r7, #12]
 800a2f4:	011b      	lsls	r3, r3, #4
 800a2f6:	440b      	add	r3, r1
 800a2f8:	3304      	adds	r3, #4
 800a2fa:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800a2fc:	687b      	ldr	r3, [r7, #4]
 800a2fe:	695a      	ldr	r2, [r3, #20]
 800a300:	491a      	ldr	r1, [pc, #104]	@ (800a36c <inc_lock+0x118>)
 800a302:	68fb      	ldr	r3, [r7, #12]
 800a304:	011b      	lsls	r3, r3, #4
 800a306:	440b      	add	r3, r1
 800a308:	3308      	adds	r3, #8
 800a30a:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800a30c:	4a17      	ldr	r2, [pc, #92]	@ (800a36c <inc_lock+0x118>)
 800a30e:	68fb      	ldr	r3, [r7, #12]
 800a310:	011b      	lsls	r3, r3, #4
 800a312:	4413      	add	r3, r2
 800a314:	330c      	adds	r3, #12
 800a316:	2200      	movs	r2, #0
 800a318:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800a31a:	683b      	ldr	r3, [r7, #0]
 800a31c:	2b00      	cmp	r3, #0
 800a31e:	d009      	beq.n	800a334 <inc_lock+0xe0>
 800a320:	4a12      	ldr	r2, [pc, #72]	@ (800a36c <inc_lock+0x118>)
 800a322:	68fb      	ldr	r3, [r7, #12]
 800a324:	011b      	lsls	r3, r3, #4
 800a326:	4413      	add	r3, r2
 800a328:	330c      	adds	r3, #12
 800a32a:	881b      	ldrh	r3, [r3, #0]
 800a32c:	2b00      	cmp	r3, #0
 800a32e:	d001      	beq.n	800a334 <inc_lock+0xe0>
 800a330:	2300      	movs	r3, #0
 800a332:	e015      	b.n	800a360 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800a334:	683b      	ldr	r3, [r7, #0]
 800a336:	2b00      	cmp	r3, #0
 800a338:	d108      	bne.n	800a34c <inc_lock+0xf8>
 800a33a:	4a0c      	ldr	r2, [pc, #48]	@ (800a36c <inc_lock+0x118>)
 800a33c:	68fb      	ldr	r3, [r7, #12]
 800a33e:	011b      	lsls	r3, r3, #4
 800a340:	4413      	add	r3, r2
 800a342:	330c      	adds	r3, #12
 800a344:	881b      	ldrh	r3, [r3, #0]
 800a346:	3301      	adds	r3, #1
 800a348:	b29a      	uxth	r2, r3
 800a34a:	e001      	b.n	800a350 <inc_lock+0xfc>
 800a34c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800a350:	4906      	ldr	r1, [pc, #24]	@ (800a36c <inc_lock+0x118>)
 800a352:	68fb      	ldr	r3, [r7, #12]
 800a354:	011b      	lsls	r3, r3, #4
 800a356:	440b      	add	r3, r1
 800a358:	330c      	adds	r3, #12
 800a35a:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800a35c:	68fb      	ldr	r3, [r7, #12]
 800a35e:	3301      	adds	r3, #1
}
 800a360:	4618      	mov	r0, r3
 800a362:	3714      	adds	r7, #20
 800a364:	46bd      	mov	sp, r7
 800a366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a36a:	4770      	bx	lr
 800a36c:	20040958 	.word	0x20040958

0800a370 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800a370:	b480      	push	{r7}
 800a372:	b085      	sub	sp, #20
 800a374:	af00      	add	r7, sp, #0
 800a376:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800a378:	687b      	ldr	r3, [r7, #4]
 800a37a:	3b01      	subs	r3, #1
 800a37c:	607b      	str	r3, [r7, #4]
 800a37e:	687b      	ldr	r3, [r7, #4]
 800a380:	2b01      	cmp	r3, #1
 800a382:	d825      	bhi.n	800a3d0 <dec_lock+0x60>
		n = Files[i].ctr;
 800a384:	4a17      	ldr	r2, [pc, #92]	@ (800a3e4 <dec_lock+0x74>)
 800a386:	687b      	ldr	r3, [r7, #4]
 800a388:	011b      	lsls	r3, r3, #4
 800a38a:	4413      	add	r3, r2
 800a38c:	330c      	adds	r3, #12
 800a38e:	881b      	ldrh	r3, [r3, #0]
 800a390:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800a392:	89fb      	ldrh	r3, [r7, #14]
 800a394:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a398:	d101      	bne.n	800a39e <dec_lock+0x2e>
 800a39a:	2300      	movs	r3, #0
 800a39c:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800a39e:	89fb      	ldrh	r3, [r7, #14]
 800a3a0:	2b00      	cmp	r3, #0
 800a3a2:	d002      	beq.n	800a3aa <dec_lock+0x3a>
 800a3a4:	89fb      	ldrh	r3, [r7, #14]
 800a3a6:	3b01      	subs	r3, #1
 800a3a8:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800a3aa:	4a0e      	ldr	r2, [pc, #56]	@ (800a3e4 <dec_lock+0x74>)
 800a3ac:	687b      	ldr	r3, [r7, #4]
 800a3ae:	011b      	lsls	r3, r3, #4
 800a3b0:	4413      	add	r3, r2
 800a3b2:	330c      	adds	r3, #12
 800a3b4:	89fa      	ldrh	r2, [r7, #14]
 800a3b6:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800a3b8:	89fb      	ldrh	r3, [r7, #14]
 800a3ba:	2b00      	cmp	r3, #0
 800a3bc:	d105      	bne.n	800a3ca <dec_lock+0x5a>
 800a3be:	4a09      	ldr	r2, [pc, #36]	@ (800a3e4 <dec_lock+0x74>)
 800a3c0:	687b      	ldr	r3, [r7, #4]
 800a3c2:	011b      	lsls	r3, r3, #4
 800a3c4:	4413      	add	r3, r2
 800a3c6:	2200      	movs	r2, #0
 800a3c8:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800a3ca:	2300      	movs	r3, #0
 800a3cc:	737b      	strb	r3, [r7, #13]
 800a3ce:	e001      	b.n	800a3d4 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800a3d0:	2302      	movs	r3, #2
 800a3d2:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800a3d4:	7b7b      	ldrb	r3, [r7, #13]
}
 800a3d6:	4618      	mov	r0, r3
 800a3d8:	3714      	adds	r7, #20
 800a3da:	46bd      	mov	sp, r7
 800a3dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3e0:	4770      	bx	lr
 800a3e2:	bf00      	nop
 800a3e4:	20040958 	.word	0x20040958

0800a3e8 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800a3e8:	b480      	push	{r7}
 800a3ea:	b085      	sub	sp, #20
 800a3ec:	af00      	add	r7, sp, #0
 800a3ee:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800a3f0:	2300      	movs	r3, #0
 800a3f2:	60fb      	str	r3, [r7, #12]
 800a3f4:	e010      	b.n	800a418 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800a3f6:	4a0d      	ldr	r2, [pc, #52]	@ (800a42c <clear_lock+0x44>)
 800a3f8:	68fb      	ldr	r3, [r7, #12]
 800a3fa:	011b      	lsls	r3, r3, #4
 800a3fc:	4413      	add	r3, r2
 800a3fe:	681b      	ldr	r3, [r3, #0]
 800a400:	687a      	ldr	r2, [r7, #4]
 800a402:	429a      	cmp	r2, r3
 800a404:	d105      	bne.n	800a412 <clear_lock+0x2a>
 800a406:	4a09      	ldr	r2, [pc, #36]	@ (800a42c <clear_lock+0x44>)
 800a408:	68fb      	ldr	r3, [r7, #12]
 800a40a:	011b      	lsls	r3, r3, #4
 800a40c:	4413      	add	r3, r2
 800a40e:	2200      	movs	r2, #0
 800a410:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800a412:	68fb      	ldr	r3, [r7, #12]
 800a414:	3301      	adds	r3, #1
 800a416:	60fb      	str	r3, [r7, #12]
 800a418:	68fb      	ldr	r3, [r7, #12]
 800a41a:	2b01      	cmp	r3, #1
 800a41c:	d9eb      	bls.n	800a3f6 <clear_lock+0xe>
	}
}
 800a41e:	bf00      	nop
 800a420:	bf00      	nop
 800a422:	3714      	adds	r7, #20
 800a424:	46bd      	mov	sp, r7
 800a426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a42a:	4770      	bx	lr
 800a42c:	20040958 	.word	0x20040958

0800a430 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800a430:	b580      	push	{r7, lr}
 800a432:	b086      	sub	sp, #24
 800a434:	af00      	add	r7, sp, #0
 800a436:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800a438:	2300      	movs	r3, #0
 800a43a:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800a43c:	687b      	ldr	r3, [r7, #4]
 800a43e:	78db      	ldrb	r3, [r3, #3]
 800a440:	2b00      	cmp	r3, #0
 800a442:	d034      	beq.n	800a4ae <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800a444:	687b      	ldr	r3, [r7, #4]
 800a446:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a448:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	7858      	ldrb	r0, [r3, #1]
 800a44e:	687b      	ldr	r3, [r7, #4]
 800a450:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800a454:	2301      	movs	r3, #1
 800a456:	697a      	ldr	r2, [r7, #20]
 800a458:	f7ff fd40 	bl	8009edc <disk_write>
 800a45c:	4603      	mov	r3, r0
 800a45e:	2b00      	cmp	r3, #0
 800a460:	d002      	beq.n	800a468 <sync_window+0x38>
			res = FR_DISK_ERR;
 800a462:	2301      	movs	r3, #1
 800a464:	73fb      	strb	r3, [r7, #15]
 800a466:	e022      	b.n	800a4ae <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800a468:	687b      	ldr	r3, [r7, #4]
 800a46a:	2200      	movs	r2, #0
 800a46c:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800a46e:	687b      	ldr	r3, [r7, #4]
 800a470:	6a1b      	ldr	r3, [r3, #32]
 800a472:	697a      	ldr	r2, [r7, #20]
 800a474:	1ad2      	subs	r2, r2, r3
 800a476:	687b      	ldr	r3, [r7, #4]
 800a478:	699b      	ldr	r3, [r3, #24]
 800a47a:	429a      	cmp	r2, r3
 800a47c:	d217      	bcs.n	800a4ae <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800a47e:	687b      	ldr	r3, [r7, #4]
 800a480:	789b      	ldrb	r3, [r3, #2]
 800a482:	613b      	str	r3, [r7, #16]
 800a484:	e010      	b.n	800a4a8 <sync_window+0x78>
					wsect += fs->fsize;
 800a486:	687b      	ldr	r3, [r7, #4]
 800a488:	699b      	ldr	r3, [r3, #24]
 800a48a:	697a      	ldr	r2, [r7, #20]
 800a48c:	4413      	add	r3, r2
 800a48e:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800a490:	687b      	ldr	r3, [r7, #4]
 800a492:	7858      	ldrb	r0, [r3, #1]
 800a494:	687b      	ldr	r3, [r7, #4]
 800a496:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800a49a:	2301      	movs	r3, #1
 800a49c:	697a      	ldr	r2, [r7, #20]
 800a49e:	f7ff fd1d 	bl	8009edc <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800a4a2:	693b      	ldr	r3, [r7, #16]
 800a4a4:	3b01      	subs	r3, #1
 800a4a6:	613b      	str	r3, [r7, #16]
 800a4a8:	693b      	ldr	r3, [r7, #16]
 800a4aa:	2b01      	cmp	r3, #1
 800a4ac:	d8eb      	bhi.n	800a486 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800a4ae:	7bfb      	ldrb	r3, [r7, #15]
}
 800a4b0:	4618      	mov	r0, r3
 800a4b2:	3718      	adds	r7, #24
 800a4b4:	46bd      	mov	sp, r7
 800a4b6:	bd80      	pop	{r7, pc}

0800a4b8 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800a4b8:	b580      	push	{r7, lr}
 800a4ba:	b084      	sub	sp, #16
 800a4bc:	af00      	add	r7, sp, #0
 800a4be:	6078      	str	r0, [r7, #4]
 800a4c0:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800a4c2:	2300      	movs	r3, #0
 800a4c4:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800a4c6:	687b      	ldr	r3, [r7, #4]
 800a4c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a4ca:	683a      	ldr	r2, [r7, #0]
 800a4cc:	429a      	cmp	r2, r3
 800a4ce:	d01b      	beq.n	800a508 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800a4d0:	6878      	ldr	r0, [r7, #4]
 800a4d2:	f7ff ffad 	bl	800a430 <sync_window>
 800a4d6:	4603      	mov	r3, r0
 800a4d8:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800a4da:	7bfb      	ldrb	r3, [r7, #15]
 800a4dc:	2b00      	cmp	r3, #0
 800a4de:	d113      	bne.n	800a508 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800a4e0:	687b      	ldr	r3, [r7, #4]
 800a4e2:	7858      	ldrb	r0, [r3, #1]
 800a4e4:	687b      	ldr	r3, [r7, #4]
 800a4e6:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800a4ea:	2301      	movs	r3, #1
 800a4ec:	683a      	ldr	r2, [r7, #0]
 800a4ee:	f7ff fcd5 	bl	8009e9c <disk_read>
 800a4f2:	4603      	mov	r3, r0
 800a4f4:	2b00      	cmp	r3, #0
 800a4f6:	d004      	beq.n	800a502 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800a4f8:	f04f 33ff 	mov.w	r3, #4294967295
 800a4fc:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800a4fe:	2301      	movs	r3, #1
 800a500:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800a502:	687b      	ldr	r3, [r7, #4]
 800a504:	683a      	ldr	r2, [r7, #0]
 800a506:	62da      	str	r2, [r3, #44]	@ 0x2c
		}
	}
	return res;
 800a508:	7bfb      	ldrb	r3, [r7, #15]
}
 800a50a:	4618      	mov	r0, r3
 800a50c:	3710      	adds	r7, #16
 800a50e:	46bd      	mov	sp, r7
 800a510:	bd80      	pop	{r7, pc}
	...

0800a514 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800a514:	b580      	push	{r7, lr}
 800a516:	b084      	sub	sp, #16
 800a518:	af00      	add	r7, sp, #0
 800a51a:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800a51c:	6878      	ldr	r0, [r7, #4]
 800a51e:	f7ff ff87 	bl	800a430 <sync_window>
 800a522:	4603      	mov	r3, r0
 800a524:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800a526:	7bfb      	ldrb	r3, [r7, #15]
 800a528:	2b00      	cmp	r3, #0
 800a52a:	d158      	bne.n	800a5de <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	781b      	ldrb	r3, [r3, #0]
 800a530:	2b03      	cmp	r3, #3
 800a532:	d148      	bne.n	800a5c6 <sync_fs+0xb2>
 800a534:	687b      	ldr	r3, [r7, #4]
 800a536:	791b      	ldrb	r3, [r3, #4]
 800a538:	2b01      	cmp	r3, #1
 800a53a:	d144      	bne.n	800a5c6 <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800a53c:	687b      	ldr	r3, [r7, #4]
 800a53e:	3330      	adds	r3, #48	@ 0x30
 800a540:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800a544:	2100      	movs	r1, #0
 800a546:	4618      	mov	r0, r3
 800a548:	f7ff fda9 	bl	800a09e <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	3330      	adds	r3, #48	@ 0x30
 800a550:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800a554:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 800a558:	4618      	mov	r0, r3
 800a55a:	f7ff fd38 	bl	8009fce <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800a55e:	687b      	ldr	r3, [r7, #4]
 800a560:	3330      	adds	r3, #48	@ 0x30
 800a562:	4921      	ldr	r1, [pc, #132]	@ (800a5e8 <sync_fs+0xd4>)
 800a564:	4618      	mov	r0, r3
 800a566:	f7ff fd4d 	bl	800a004 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800a56a:	687b      	ldr	r3, [r7, #4]
 800a56c:	3330      	adds	r3, #48	@ 0x30
 800a56e:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800a572:	491e      	ldr	r1, [pc, #120]	@ (800a5ec <sync_fs+0xd8>)
 800a574:	4618      	mov	r0, r3
 800a576:	f7ff fd45 	bl	800a004 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800a57a:	687b      	ldr	r3, [r7, #4]
 800a57c:	3330      	adds	r3, #48	@ 0x30
 800a57e:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 800a582:	687b      	ldr	r3, [r7, #4]
 800a584:	691b      	ldr	r3, [r3, #16]
 800a586:	4619      	mov	r1, r3
 800a588:	4610      	mov	r0, r2
 800a58a:	f7ff fd3b 	bl	800a004 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800a58e:	687b      	ldr	r3, [r7, #4]
 800a590:	3330      	adds	r3, #48	@ 0x30
 800a592:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 800a596:	687b      	ldr	r3, [r7, #4]
 800a598:	68db      	ldr	r3, [r3, #12]
 800a59a:	4619      	mov	r1, r3
 800a59c:	4610      	mov	r0, r2
 800a59e:	f7ff fd31 	bl	800a004 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800a5a2:	687b      	ldr	r3, [r7, #4]
 800a5a4:	69db      	ldr	r3, [r3, #28]
 800a5a6:	1c5a      	adds	r2, r3, #1
 800a5a8:	687b      	ldr	r3, [r7, #4]
 800a5aa:	62da      	str	r2, [r3, #44]	@ 0x2c
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800a5ac:	687b      	ldr	r3, [r7, #4]
 800a5ae:	7858      	ldrb	r0, [r3, #1]
 800a5b0:	687b      	ldr	r3, [r7, #4]
 800a5b2:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800a5b6:	687b      	ldr	r3, [r7, #4]
 800a5b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a5ba:	2301      	movs	r3, #1
 800a5bc:	f7ff fc8e 	bl	8009edc <disk_write>
			fs->fsi_flag = 0;
 800a5c0:	687b      	ldr	r3, [r7, #4]
 800a5c2:	2200      	movs	r2, #0
 800a5c4:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800a5c6:	687b      	ldr	r3, [r7, #4]
 800a5c8:	785b      	ldrb	r3, [r3, #1]
 800a5ca:	2200      	movs	r2, #0
 800a5cc:	2100      	movs	r1, #0
 800a5ce:	4618      	mov	r0, r3
 800a5d0:	f7ff fca4 	bl	8009f1c <disk_ioctl>
 800a5d4:	4603      	mov	r3, r0
 800a5d6:	2b00      	cmp	r3, #0
 800a5d8:	d001      	beq.n	800a5de <sync_fs+0xca>
 800a5da:	2301      	movs	r3, #1
 800a5dc:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800a5de:	7bfb      	ldrb	r3, [r7, #15]
}
 800a5e0:	4618      	mov	r0, r3
 800a5e2:	3710      	adds	r7, #16
 800a5e4:	46bd      	mov	sp, r7
 800a5e6:	bd80      	pop	{r7, pc}
 800a5e8:	41615252 	.word	0x41615252
 800a5ec:	61417272 	.word	0x61417272

0800a5f0 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800a5f0:	b480      	push	{r7}
 800a5f2:	b083      	sub	sp, #12
 800a5f4:	af00      	add	r7, sp, #0
 800a5f6:	6078      	str	r0, [r7, #4]
 800a5f8:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800a5fa:	683b      	ldr	r3, [r7, #0]
 800a5fc:	3b02      	subs	r3, #2
 800a5fe:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800a600:	687b      	ldr	r3, [r7, #4]
 800a602:	695b      	ldr	r3, [r3, #20]
 800a604:	3b02      	subs	r3, #2
 800a606:	683a      	ldr	r2, [r7, #0]
 800a608:	429a      	cmp	r2, r3
 800a60a:	d301      	bcc.n	800a610 <clust2sect+0x20>
 800a60c:	2300      	movs	r3, #0
 800a60e:	e008      	b.n	800a622 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800a610:	687b      	ldr	r3, [r7, #4]
 800a612:	895b      	ldrh	r3, [r3, #10]
 800a614:	461a      	mov	r2, r3
 800a616:	683b      	ldr	r3, [r7, #0]
 800a618:	fb03 f202 	mul.w	r2, r3, r2
 800a61c:	687b      	ldr	r3, [r7, #4]
 800a61e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a620:	4413      	add	r3, r2
}
 800a622:	4618      	mov	r0, r3
 800a624:	370c      	adds	r7, #12
 800a626:	46bd      	mov	sp, r7
 800a628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a62c:	4770      	bx	lr

0800a62e <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800a62e:	b580      	push	{r7, lr}
 800a630:	b086      	sub	sp, #24
 800a632:	af00      	add	r7, sp, #0
 800a634:	6078      	str	r0, [r7, #4]
 800a636:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800a638:	687b      	ldr	r3, [r7, #4]
 800a63a:	681b      	ldr	r3, [r3, #0]
 800a63c:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800a63e:	683b      	ldr	r3, [r7, #0]
 800a640:	2b01      	cmp	r3, #1
 800a642:	d904      	bls.n	800a64e <get_fat+0x20>
 800a644:	693b      	ldr	r3, [r7, #16]
 800a646:	695b      	ldr	r3, [r3, #20]
 800a648:	683a      	ldr	r2, [r7, #0]
 800a64a:	429a      	cmp	r2, r3
 800a64c:	d302      	bcc.n	800a654 <get_fat+0x26>
		val = 1;	/* Internal error */
 800a64e:	2301      	movs	r3, #1
 800a650:	617b      	str	r3, [r7, #20]
 800a652:	e08e      	b.n	800a772 <get_fat+0x144>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800a654:	f04f 33ff 	mov.w	r3, #4294967295
 800a658:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800a65a:	693b      	ldr	r3, [r7, #16]
 800a65c:	781b      	ldrb	r3, [r3, #0]
 800a65e:	2b03      	cmp	r3, #3
 800a660:	d061      	beq.n	800a726 <get_fat+0xf8>
 800a662:	2b03      	cmp	r3, #3
 800a664:	dc7b      	bgt.n	800a75e <get_fat+0x130>
 800a666:	2b01      	cmp	r3, #1
 800a668:	d002      	beq.n	800a670 <get_fat+0x42>
 800a66a:	2b02      	cmp	r3, #2
 800a66c:	d041      	beq.n	800a6f2 <get_fat+0xc4>
 800a66e:	e076      	b.n	800a75e <get_fat+0x130>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800a670:	683b      	ldr	r3, [r7, #0]
 800a672:	60fb      	str	r3, [r7, #12]
 800a674:	68fb      	ldr	r3, [r7, #12]
 800a676:	085b      	lsrs	r3, r3, #1
 800a678:	68fa      	ldr	r2, [r7, #12]
 800a67a:	4413      	add	r3, r2
 800a67c:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800a67e:	693b      	ldr	r3, [r7, #16]
 800a680:	6a1a      	ldr	r2, [r3, #32]
 800a682:	68fb      	ldr	r3, [r7, #12]
 800a684:	0a5b      	lsrs	r3, r3, #9
 800a686:	4413      	add	r3, r2
 800a688:	4619      	mov	r1, r3
 800a68a:	6938      	ldr	r0, [r7, #16]
 800a68c:	f7ff ff14 	bl	800a4b8 <move_window>
 800a690:	4603      	mov	r3, r0
 800a692:	2b00      	cmp	r3, #0
 800a694:	d166      	bne.n	800a764 <get_fat+0x136>
			wc = fs->win[bc++ % SS(fs)];
 800a696:	68fb      	ldr	r3, [r7, #12]
 800a698:	1c5a      	adds	r2, r3, #1
 800a69a:	60fa      	str	r2, [r7, #12]
 800a69c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a6a0:	693a      	ldr	r2, [r7, #16]
 800a6a2:	4413      	add	r3, r2
 800a6a4:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800a6a8:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800a6aa:	693b      	ldr	r3, [r7, #16]
 800a6ac:	6a1a      	ldr	r2, [r3, #32]
 800a6ae:	68fb      	ldr	r3, [r7, #12]
 800a6b0:	0a5b      	lsrs	r3, r3, #9
 800a6b2:	4413      	add	r3, r2
 800a6b4:	4619      	mov	r1, r3
 800a6b6:	6938      	ldr	r0, [r7, #16]
 800a6b8:	f7ff fefe 	bl	800a4b8 <move_window>
 800a6bc:	4603      	mov	r3, r0
 800a6be:	2b00      	cmp	r3, #0
 800a6c0:	d152      	bne.n	800a768 <get_fat+0x13a>
			wc |= fs->win[bc % SS(fs)] << 8;
 800a6c2:	68fb      	ldr	r3, [r7, #12]
 800a6c4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a6c8:	693a      	ldr	r2, [r7, #16]
 800a6ca:	4413      	add	r3, r2
 800a6cc:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800a6d0:	021b      	lsls	r3, r3, #8
 800a6d2:	68ba      	ldr	r2, [r7, #8]
 800a6d4:	4313      	orrs	r3, r2
 800a6d6:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800a6d8:	683b      	ldr	r3, [r7, #0]
 800a6da:	f003 0301 	and.w	r3, r3, #1
 800a6de:	2b00      	cmp	r3, #0
 800a6e0:	d002      	beq.n	800a6e8 <get_fat+0xba>
 800a6e2:	68bb      	ldr	r3, [r7, #8]
 800a6e4:	091b      	lsrs	r3, r3, #4
 800a6e6:	e002      	b.n	800a6ee <get_fat+0xc0>
 800a6e8:	68bb      	ldr	r3, [r7, #8]
 800a6ea:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800a6ee:	617b      	str	r3, [r7, #20]
			break;
 800a6f0:	e03f      	b.n	800a772 <get_fat+0x144>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800a6f2:	693b      	ldr	r3, [r7, #16]
 800a6f4:	6a1a      	ldr	r2, [r3, #32]
 800a6f6:	683b      	ldr	r3, [r7, #0]
 800a6f8:	0a1b      	lsrs	r3, r3, #8
 800a6fa:	4413      	add	r3, r2
 800a6fc:	4619      	mov	r1, r3
 800a6fe:	6938      	ldr	r0, [r7, #16]
 800a700:	f7ff feda 	bl	800a4b8 <move_window>
 800a704:	4603      	mov	r3, r0
 800a706:	2b00      	cmp	r3, #0
 800a708:	d130      	bne.n	800a76c <get_fat+0x13e>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800a70a:	693b      	ldr	r3, [r7, #16]
 800a70c:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800a710:	683b      	ldr	r3, [r7, #0]
 800a712:	005b      	lsls	r3, r3, #1
 800a714:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 800a718:	4413      	add	r3, r2
 800a71a:	4618      	mov	r0, r3
 800a71c:	f7ff fc1c 	bl	8009f58 <ld_word>
 800a720:	4603      	mov	r3, r0
 800a722:	617b      	str	r3, [r7, #20]
			break;
 800a724:	e025      	b.n	800a772 <get_fat+0x144>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800a726:	693b      	ldr	r3, [r7, #16]
 800a728:	6a1a      	ldr	r2, [r3, #32]
 800a72a:	683b      	ldr	r3, [r7, #0]
 800a72c:	09db      	lsrs	r3, r3, #7
 800a72e:	4413      	add	r3, r2
 800a730:	4619      	mov	r1, r3
 800a732:	6938      	ldr	r0, [r7, #16]
 800a734:	f7ff fec0 	bl	800a4b8 <move_window>
 800a738:	4603      	mov	r3, r0
 800a73a:	2b00      	cmp	r3, #0
 800a73c:	d118      	bne.n	800a770 <get_fat+0x142>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800a73e:	693b      	ldr	r3, [r7, #16]
 800a740:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800a744:	683b      	ldr	r3, [r7, #0]
 800a746:	009b      	lsls	r3, r3, #2
 800a748:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800a74c:	4413      	add	r3, r2
 800a74e:	4618      	mov	r0, r3
 800a750:	f7ff fc1a 	bl	8009f88 <ld_dword>
 800a754:	4603      	mov	r3, r0
 800a756:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800a75a:	617b      	str	r3, [r7, #20]
			break;
 800a75c:	e009      	b.n	800a772 <get_fat+0x144>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800a75e:	2301      	movs	r3, #1
 800a760:	617b      	str	r3, [r7, #20]
 800a762:	e006      	b.n	800a772 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800a764:	bf00      	nop
 800a766:	e004      	b.n	800a772 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800a768:	bf00      	nop
 800a76a:	e002      	b.n	800a772 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800a76c:	bf00      	nop
 800a76e:	e000      	b.n	800a772 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800a770:	bf00      	nop
		}
	}

	return val;
 800a772:	697b      	ldr	r3, [r7, #20]
}
 800a774:	4618      	mov	r0, r3
 800a776:	3718      	adds	r7, #24
 800a778:	46bd      	mov	sp, r7
 800a77a:	bd80      	pop	{r7, pc}

0800a77c <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800a77c:	b590      	push	{r4, r7, lr}
 800a77e:	b089      	sub	sp, #36	@ 0x24
 800a780:	af00      	add	r7, sp, #0
 800a782:	60f8      	str	r0, [r7, #12]
 800a784:	60b9      	str	r1, [r7, #8]
 800a786:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800a788:	2302      	movs	r3, #2
 800a78a:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800a78c:	68bb      	ldr	r3, [r7, #8]
 800a78e:	2b01      	cmp	r3, #1
 800a790:	f240 80d9 	bls.w	800a946 <put_fat+0x1ca>
 800a794:	68fb      	ldr	r3, [r7, #12]
 800a796:	695b      	ldr	r3, [r3, #20]
 800a798:	68ba      	ldr	r2, [r7, #8]
 800a79a:	429a      	cmp	r2, r3
 800a79c:	f080 80d3 	bcs.w	800a946 <put_fat+0x1ca>
		switch (fs->fs_type) {
 800a7a0:	68fb      	ldr	r3, [r7, #12]
 800a7a2:	781b      	ldrb	r3, [r3, #0]
 800a7a4:	2b03      	cmp	r3, #3
 800a7a6:	f000 8096 	beq.w	800a8d6 <put_fat+0x15a>
 800a7aa:	2b03      	cmp	r3, #3
 800a7ac:	f300 80cb 	bgt.w	800a946 <put_fat+0x1ca>
 800a7b0:	2b01      	cmp	r3, #1
 800a7b2:	d002      	beq.n	800a7ba <put_fat+0x3e>
 800a7b4:	2b02      	cmp	r3, #2
 800a7b6:	d06e      	beq.n	800a896 <put_fat+0x11a>
 800a7b8:	e0c5      	b.n	800a946 <put_fat+0x1ca>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800a7ba:	68bb      	ldr	r3, [r7, #8]
 800a7bc:	61bb      	str	r3, [r7, #24]
 800a7be:	69bb      	ldr	r3, [r7, #24]
 800a7c0:	085b      	lsrs	r3, r3, #1
 800a7c2:	69ba      	ldr	r2, [r7, #24]
 800a7c4:	4413      	add	r3, r2
 800a7c6:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800a7c8:	68fb      	ldr	r3, [r7, #12]
 800a7ca:	6a1a      	ldr	r2, [r3, #32]
 800a7cc:	69bb      	ldr	r3, [r7, #24]
 800a7ce:	0a5b      	lsrs	r3, r3, #9
 800a7d0:	4413      	add	r3, r2
 800a7d2:	4619      	mov	r1, r3
 800a7d4:	68f8      	ldr	r0, [r7, #12]
 800a7d6:	f7ff fe6f 	bl	800a4b8 <move_window>
 800a7da:	4603      	mov	r3, r0
 800a7dc:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800a7de:	7ffb      	ldrb	r3, [r7, #31]
 800a7e0:	2b00      	cmp	r3, #0
 800a7e2:	f040 80a9 	bne.w	800a938 <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 800a7e6:	68fb      	ldr	r3, [r7, #12]
 800a7e8:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800a7ec:	69bb      	ldr	r3, [r7, #24]
 800a7ee:	1c59      	adds	r1, r3, #1
 800a7f0:	61b9      	str	r1, [r7, #24]
 800a7f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a7f6:	4413      	add	r3, r2
 800a7f8:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800a7fa:	68bb      	ldr	r3, [r7, #8]
 800a7fc:	f003 0301 	and.w	r3, r3, #1
 800a800:	2b00      	cmp	r3, #0
 800a802:	d00d      	beq.n	800a820 <put_fat+0xa4>
 800a804:	697b      	ldr	r3, [r7, #20]
 800a806:	781b      	ldrb	r3, [r3, #0]
 800a808:	b25b      	sxtb	r3, r3
 800a80a:	f003 030f 	and.w	r3, r3, #15
 800a80e:	b25a      	sxtb	r2, r3
 800a810:	687b      	ldr	r3, [r7, #4]
 800a812:	b2db      	uxtb	r3, r3
 800a814:	011b      	lsls	r3, r3, #4
 800a816:	b25b      	sxtb	r3, r3
 800a818:	4313      	orrs	r3, r2
 800a81a:	b25b      	sxtb	r3, r3
 800a81c:	b2db      	uxtb	r3, r3
 800a81e:	e001      	b.n	800a824 <put_fat+0xa8>
 800a820:	687b      	ldr	r3, [r7, #4]
 800a822:	b2db      	uxtb	r3, r3
 800a824:	697a      	ldr	r2, [r7, #20]
 800a826:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800a828:	68fb      	ldr	r3, [r7, #12]
 800a82a:	2201      	movs	r2, #1
 800a82c:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800a82e:	68fb      	ldr	r3, [r7, #12]
 800a830:	6a1a      	ldr	r2, [r3, #32]
 800a832:	69bb      	ldr	r3, [r7, #24]
 800a834:	0a5b      	lsrs	r3, r3, #9
 800a836:	4413      	add	r3, r2
 800a838:	4619      	mov	r1, r3
 800a83a:	68f8      	ldr	r0, [r7, #12]
 800a83c:	f7ff fe3c 	bl	800a4b8 <move_window>
 800a840:	4603      	mov	r3, r0
 800a842:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800a844:	7ffb      	ldrb	r3, [r7, #31]
 800a846:	2b00      	cmp	r3, #0
 800a848:	d178      	bne.n	800a93c <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 800a84a:	68fb      	ldr	r3, [r7, #12]
 800a84c:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800a850:	69bb      	ldr	r3, [r7, #24]
 800a852:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a856:	4413      	add	r3, r2
 800a858:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800a85a:	68bb      	ldr	r3, [r7, #8]
 800a85c:	f003 0301 	and.w	r3, r3, #1
 800a860:	2b00      	cmp	r3, #0
 800a862:	d003      	beq.n	800a86c <put_fat+0xf0>
 800a864:	687b      	ldr	r3, [r7, #4]
 800a866:	091b      	lsrs	r3, r3, #4
 800a868:	b2db      	uxtb	r3, r3
 800a86a:	e00e      	b.n	800a88a <put_fat+0x10e>
 800a86c:	697b      	ldr	r3, [r7, #20]
 800a86e:	781b      	ldrb	r3, [r3, #0]
 800a870:	b25b      	sxtb	r3, r3
 800a872:	f023 030f 	bic.w	r3, r3, #15
 800a876:	b25a      	sxtb	r2, r3
 800a878:	687b      	ldr	r3, [r7, #4]
 800a87a:	0a1b      	lsrs	r3, r3, #8
 800a87c:	b25b      	sxtb	r3, r3
 800a87e:	f003 030f 	and.w	r3, r3, #15
 800a882:	b25b      	sxtb	r3, r3
 800a884:	4313      	orrs	r3, r2
 800a886:	b25b      	sxtb	r3, r3
 800a888:	b2db      	uxtb	r3, r3
 800a88a:	697a      	ldr	r2, [r7, #20]
 800a88c:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800a88e:	68fb      	ldr	r3, [r7, #12]
 800a890:	2201      	movs	r2, #1
 800a892:	70da      	strb	r2, [r3, #3]
			break;
 800a894:	e057      	b.n	800a946 <put_fat+0x1ca>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800a896:	68fb      	ldr	r3, [r7, #12]
 800a898:	6a1a      	ldr	r2, [r3, #32]
 800a89a:	68bb      	ldr	r3, [r7, #8]
 800a89c:	0a1b      	lsrs	r3, r3, #8
 800a89e:	4413      	add	r3, r2
 800a8a0:	4619      	mov	r1, r3
 800a8a2:	68f8      	ldr	r0, [r7, #12]
 800a8a4:	f7ff fe08 	bl	800a4b8 <move_window>
 800a8a8:	4603      	mov	r3, r0
 800a8aa:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800a8ac:	7ffb      	ldrb	r3, [r7, #31]
 800a8ae:	2b00      	cmp	r3, #0
 800a8b0:	d146      	bne.n	800a940 <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800a8b2:	68fb      	ldr	r3, [r7, #12]
 800a8b4:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800a8b8:	68bb      	ldr	r3, [r7, #8]
 800a8ba:	005b      	lsls	r3, r3, #1
 800a8bc:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 800a8c0:	4413      	add	r3, r2
 800a8c2:	687a      	ldr	r2, [r7, #4]
 800a8c4:	b292      	uxth	r2, r2
 800a8c6:	4611      	mov	r1, r2
 800a8c8:	4618      	mov	r0, r3
 800a8ca:	f7ff fb80 	bl	8009fce <st_word>
			fs->wflag = 1;
 800a8ce:	68fb      	ldr	r3, [r7, #12]
 800a8d0:	2201      	movs	r2, #1
 800a8d2:	70da      	strb	r2, [r3, #3]
			break;
 800a8d4:	e037      	b.n	800a946 <put_fat+0x1ca>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800a8d6:	68fb      	ldr	r3, [r7, #12]
 800a8d8:	6a1a      	ldr	r2, [r3, #32]
 800a8da:	68bb      	ldr	r3, [r7, #8]
 800a8dc:	09db      	lsrs	r3, r3, #7
 800a8de:	4413      	add	r3, r2
 800a8e0:	4619      	mov	r1, r3
 800a8e2:	68f8      	ldr	r0, [r7, #12]
 800a8e4:	f7ff fde8 	bl	800a4b8 <move_window>
 800a8e8:	4603      	mov	r3, r0
 800a8ea:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800a8ec:	7ffb      	ldrb	r3, [r7, #31]
 800a8ee:	2b00      	cmp	r3, #0
 800a8f0:	d128      	bne.n	800a944 <put_fat+0x1c8>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800a8f2:	687b      	ldr	r3, [r7, #4]
 800a8f4:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 800a8f8:	68fb      	ldr	r3, [r7, #12]
 800a8fa:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800a8fe:	68bb      	ldr	r3, [r7, #8]
 800a900:	009b      	lsls	r3, r3, #2
 800a902:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800a906:	4413      	add	r3, r2
 800a908:	4618      	mov	r0, r3
 800a90a:	f7ff fb3d 	bl	8009f88 <ld_dword>
 800a90e:	4603      	mov	r3, r0
 800a910:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 800a914:	4323      	orrs	r3, r4
 800a916:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800a918:	68fb      	ldr	r3, [r7, #12]
 800a91a:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800a91e:	68bb      	ldr	r3, [r7, #8]
 800a920:	009b      	lsls	r3, r3, #2
 800a922:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800a926:	4413      	add	r3, r2
 800a928:	6879      	ldr	r1, [r7, #4]
 800a92a:	4618      	mov	r0, r3
 800a92c:	f7ff fb6a 	bl	800a004 <st_dword>
			fs->wflag = 1;
 800a930:	68fb      	ldr	r3, [r7, #12]
 800a932:	2201      	movs	r2, #1
 800a934:	70da      	strb	r2, [r3, #3]
			break;
 800a936:	e006      	b.n	800a946 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800a938:	bf00      	nop
 800a93a:	e004      	b.n	800a946 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800a93c:	bf00      	nop
 800a93e:	e002      	b.n	800a946 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800a940:	bf00      	nop
 800a942:	e000      	b.n	800a946 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800a944:	bf00      	nop
		}
	}
	return res;
 800a946:	7ffb      	ldrb	r3, [r7, #31]
}
 800a948:	4618      	mov	r0, r3
 800a94a:	3724      	adds	r7, #36	@ 0x24
 800a94c:	46bd      	mov	sp, r7
 800a94e:	bd90      	pop	{r4, r7, pc}

0800a950 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800a950:	b580      	push	{r7, lr}
 800a952:	b088      	sub	sp, #32
 800a954:	af00      	add	r7, sp, #0
 800a956:	60f8      	str	r0, [r7, #12]
 800a958:	60b9      	str	r1, [r7, #8]
 800a95a:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800a95c:	2300      	movs	r3, #0
 800a95e:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800a960:	68fb      	ldr	r3, [r7, #12]
 800a962:	681b      	ldr	r3, [r3, #0]
 800a964:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800a966:	68bb      	ldr	r3, [r7, #8]
 800a968:	2b01      	cmp	r3, #1
 800a96a:	d904      	bls.n	800a976 <remove_chain+0x26>
 800a96c:	69bb      	ldr	r3, [r7, #24]
 800a96e:	695b      	ldr	r3, [r3, #20]
 800a970:	68ba      	ldr	r2, [r7, #8]
 800a972:	429a      	cmp	r2, r3
 800a974:	d301      	bcc.n	800a97a <remove_chain+0x2a>
 800a976:	2302      	movs	r3, #2
 800a978:	e04b      	b.n	800aa12 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800a97a:	687b      	ldr	r3, [r7, #4]
 800a97c:	2b00      	cmp	r3, #0
 800a97e:	d00c      	beq.n	800a99a <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800a980:	f04f 32ff 	mov.w	r2, #4294967295
 800a984:	6879      	ldr	r1, [r7, #4]
 800a986:	69b8      	ldr	r0, [r7, #24]
 800a988:	f7ff fef8 	bl	800a77c <put_fat>
 800a98c:	4603      	mov	r3, r0
 800a98e:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800a990:	7ffb      	ldrb	r3, [r7, #31]
 800a992:	2b00      	cmp	r3, #0
 800a994:	d001      	beq.n	800a99a <remove_chain+0x4a>
 800a996:	7ffb      	ldrb	r3, [r7, #31]
 800a998:	e03b      	b.n	800aa12 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800a99a:	68b9      	ldr	r1, [r7, #8]
 800a99c:	68f8      	ldr	r0, [r7, #12]
 800a99e:	f7ff fe46 	bl	800a62e <get_fat>
 800a9a2:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800a9a4:	697b      	ldr	r3, [r7, #20]
 800a9a6:	2b00      	cmp	r3, #0
 800a9a8:	d031      	beq.n	800aa0e <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800a9aa:	697b      	ldr	r3, [r7, #20]
 800a9ac:	2b01      	cmp	r3, #1
 800a9ae:	d101      	bne.n	800a9b4 <remove_chain+0x64>
 800a9b0:	2302      	movs	r3, #2
 800a9b2:	e02e      	b.n	800aa12 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800a9b4:	697b      	ldr	r3, [r7, #20]
 800a9b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a9ba:	d101      	bne.n	800a9c0 <remove_chain+0x70>
 800a9bc:	2301      	movs	r3, #1
 800a9be:	e028      	b.n	800aa12 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800a9c0:	2200      	movs	r2, #0
 800a9c2:	68b9      	ldr	r1, [r7, #8]
 800a9c4:	69b8      	ldr	r0, [r7, #24]
 800a9c6:	f7ff fed9 	bl	800a77c <put_fat>
 800a9ca:	4603      	mov	r3, r0
 800a9cc:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800a9ce:	7ffb      	ldrb	r3, [r7, #31]
 800a9d0:	2b00      	cmp	r3, #0
 800a9d2:	d001      	beq.n	800a9d8 <remove_chain+0x88>
 800a9d4:	7ffb      	ldrb	r3, [r7, #31]
 800a9d6:	e01c      	b.n	800aa12 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800a9d8:	69bb      	ldr	r3, [r7, #24]
 800a9da:	691a      	ldr	r2, [r3, #16]
 800a9dc:	69bb      	ldr	r3, [r7, #24]
 800a9de:	695b      	ldr	r3, [r3, #20]
 800a9e0:	3b02      	subs	r3, #2
 800a9e2:	429a      	cmp	r2, r3
 800a9e4:	d20b      	bcs.n	800a9fe <remove_chain+0xae>
			fs->free_clst++;
 800a9e6:	69bb      	ldr	r3, [r7, #24]
 800a9e8:	691b      	ldr	r3, [r3, #16]
 800a9ea:	1c5a      	adds	r2, r3, #1
 800a9ec:	69bb      	ldr	r3, [r7, #24]
 800a9ee:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;
 800a9f0:	69bb      	ldr	r3, [r7, #24]
 800a9f2:	791b      	ldrb	r3, [r3, #4]
 800a9f4:	f043 0301 	orr.w	r3, r3, #1
 800a9f8:	b2da      	uxtb	r2, r3
 800a9fa:	69bb      	ldr	r3, [r7, #24]
 800a9fc:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800a9fe:	697b      	ldr	r3, [r7, #20]
 800aa00:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800aa02:	69bb      	ldr	r3, [r7, #24]
 800aa04:	695b      	ldr	r3, [r3, #20]
 800aa06:	68ba      	ldr	r2, [r7, #8]
 800aa08:	429a      	cmp	r2, r3
 800aa0a:	d3c6      	bcc.n	800a99a <remove_chain+0x4a>
 800aa0c:	e000      	b.n	800aa10 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800aa0e:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800aa10:	2300      	movs	r3, #0
}
 800aa12:	4618      	mov	r0, r3
 800aa14:	3720      	adds	r7, #32
 800aa16:	46bd      	mov	sp, r7
 800aa18:	bd80      	pop	{r7, pc}

0800aa1a <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800aa1a:	b580      	push	{r7, lr}
 800aa1c:	b088      	sub	sp, #32
 800aa1e:	af00      	add	r7, sp, #0
 800aa20:	6078      	str	r0, [r7, #4]
 800aa22:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800aa24:	687b      	ldr	r3, [r7, #4]
 800aa26:	681b      	ldr	r3, [r3, #0]
 800aa28:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800aa2a:	683b      	ldr	r3, [r7, #0]
 800aa2c:	2b00      	cmp	r3, #0
 800aa2e:	d10d      	bne.n	800aa4c <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800aa30:	693b      	ldr	r3, [r7, #16]
 800aa32:	68db      	ldr	r3, [r3, #12]
 800aa34:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800aa36:	69bb      	ldr	r3, [r7, #24]
 800aa38:	2b00      	cmp	r3, #0
 800aa3a:	d004      	beq.n	800aa46 <create_chain+0x2c>
 800aa3c:	693b      	ldr	r3, [r7, #16]
 800aa3e:	695b      	ldr	r3, [r3, #20]
 800aa40:	69ba      	ldr	r2, [r7, #24]
 800aa42:	429a      	cmp	r2, r3
 800aa44:	d31b      	bcc.n	800aa7e <create_chain+0x64>
 800aa46:	2301      	movs	r3, #1
 800aa48:	61bb      	str	r3, [r7, #24]
 800aa4a:	e018      	b.n	800aa7e <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800aa4c:	6839      	ldr	r1, [r7, #0]
 800aa4e:	6878      	ldr	r0, [r7, #4]
 800aa50:	f7ff fded 	bl	800a62e <get_fat>
 800aa54:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800aa56:	68fb      	ldr	r3, [r7, #12]
 800aa58:	2b01      	cmp	r3, #1
 800aa5a:	d801      	bhi.n	800aa60 <create_chain+0x46>
 800aa5c:	2301      	movs	r3, #1
 800aa5e:	e070      	b.n	800ab42 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800aa60:	68fb      	ldr	r3, [r7, #12]
 800aa62:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aa66:	d101      	bne.n	800aa6c <create_chain+0x52>
 800aa68:	68fb      	ldr	r3, [r7, #12]
 800aa6a:	e06a      	b.n	800ab42 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800aa6c:	693b      	ldr	r3, [r7, #16]
 800aa6e:	695b      	ldr	r3, [r3, #20]
 800aa70:	68fa      	ldr	r2, [r7, #12]
 800aa72:	429a      	cmp	r2, r3
 800aa74:	d201      	bcs.n	800aa7a <create_chain+0x60>
 800aa76:	68fb      	ldr	r3, [r7, #12]
 800aa78:	e063      	b.n	800ab42 <create_chain+0x128>
		scl = clst;
 800aa7a:	683b      	ldr	r3, [r7, #0]
 800aa7c:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800aa7e:	69bb      	ldr	r3, [r7, #24]
 800aa80:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800aa82:	69fb      	ldr	r3, [r7, #28]
 800aa84:	3301      	adds	r3, #1
 800aa86:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800aa88:	693b      	ldr	r3, [r7, #16]
 800aa8a:	695b      	ldr	r3, [r3, #20]
 800aa8c:	69fa      	ldr	r2, [r7, #28]
 800aa8e:	429a      	cmp	r2, r3
 800aa90:	d307      	bcc.n	800aaa2 <create_chain+0x88>
				ncl = 2;
 800aa92:	2302      	movs	r3, #2
 800aa94:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800aa96:	69fa      	ldr	r2, [r7, #28]
 800aa98:	69bb      	ldr	r3, [r7, #24]
 800aa9a:	429a      	cmp	r2, r3
 800aa9c:	d901      	bls.n	800aaa2 <create_chain+0x88>
 800aa9e:	2300      	movs	r3, #0
 800aaa0:	e04f      	b.n	800ab42 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800aaa2:	69f9      	ldr	r1, [r7, #28]
 800aaa4:	6878      	ldr	r0, [r7, #4]
 800aaa6:	f7ff fdc2 	bl	800a62e <get_fat>
 800aaaa:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800aaac:	68fb      	ldr	r3, [r7, #12]
 800aaae:	2b00      	cmp	r3, #0
 800aab0:	d00e      	beq.n	800aad0 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800aab2:	68fb      	ldr	r3, [r7, #12]
 800aab4:	2b01      	cmp	r3, #1
 800aab6:	d003      	beq.n	800aac0 <create_chain+0xa6>
 800aab8:	68fb      	ldr	r3, [r7, #12]
 800aaba:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aabe:	d101      	bne.n	800aac4 <create_chain+0xaa>
 800aac0:	68fb      	ldr	r3, [r7, #12]
 800aac2:	e03e      	b.n	800ab42 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800aac4:	69fa      	ldr	r2, [r7, #28]
 800aac6:	69bb      	ldr	r3, [r7, #24]
 800aac8:	429a      	cmp	r2, r3
 800aaca:	d1da      	bne.n	800aa82 <create_chain+0x68>
 800aacc:	2300      	movs	r3, #0
 800aace:	e038      	b.n	800ab42 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800aad0:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800aad2:	f04f 32ff 	mov.w	r2, #4294967295
 800aad6:	69f9      	ldr	r1, [r7, #28]
 800aad8:	6938      	ldr	r0, [r7, #16]
 800aada:	f7ff fe4f 	bl	800a77c <put_fat>
 800aade:	4603      	mov	r3, r0
 800aae0:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800aae2:	7dfb      	ldrb	r3, [r7, #23]
 800aae4:	2b00      	cmp	r3, #0
 800aae6:	d109      	bne.n	800aafc <create_chain+0xe2>
 800aae8:	683b      	ldr	r3, [r7, #0]
 800aaea:	2b00      	cmp	r3, #0
 800aaec:	d006      	beq.n	800aafc <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800aaee:	69fa      	ldr	r2, [r7, #28]
 800aaf0:	6839      	ldr	r1, [r7, #0]
 800aaf2:	6938      	ldr	r0, [r7, #16]
 800aaf4:	f7ff fe42 	bl	800a77c <put_fat>
 800aaf8:	4603      	mov	r3, r0
 800aafa:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800aafc:	7dfb      	ldrb	r3, [r7, #23]
 800aafe:	2b00      	cmp	r3, #0
 800ab00:	d116      	bne.n	800ab30 <create_chain+0x116>
		fs->last_clst = ncl;
 800ab02:	693b      	ldr	r3, [r7, #16]
 800ab04:	69fa      	ldr	r2, [r7, #28]
 800ab06:	60da      	str	r2, [r3, #12]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800ab08:	693b      	ldr	r3, [r7, #16]
 800ab0a:	691a      	ldr	r2, [r3, #16]
 800ab0c:	693b      	ldr	r3, [r7, #16]
 800ab0e:	695b      	ldr	r3, [r3, #20]
 800ab10:	3b02      	subs	r3, #2
 800ab12:	429a      	cmp	r2, r3
 800ab14:	d804      	bhi.n	800ab20 <create_chain+0x106>
 800ab16:	693b      	ldr	r3, [r7, #16]
 800ab18:	691b      	ldr	r3, [r3, #16]
 800ab1a:	1e5a      	subs	r2, r3, #1
 800ab1c:	693b      	ldr	r3, [r7, #16]
 800ab1e:	611a      	str	r2, [r3, #16]
		fs->fsi_flag |= 1;
 800ab20:	693b      	ldr	r3, [r7, #16]
 800ab22:	791b      	ldrb	r3, [r3, #4]
 800ab24:	f043 0301 	orr.w	r3, r3, #1
 800ab28:	b2da      	uxtb	r2, r3
 800ab2a:	693b      	ldr	r3, [r7, #16]
 800ab2c:	711a      	strb	r2, [r3, #4]
 800ab2e:	e007      	b.n	800ab40 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800ab30:	7dfb      	ldrb	r3, [r7, #23]
 800ab32:	2b01      	cmp	r3, #1
 800ab34:	d102      	bne.n	800ab3c <create_chain+0x122>
 800ab36:	f04f 33ff 	mov.w	r3, #4294967295
 800ab3a:	e000      	b.n	800ab3e <create_chain+0x124>
 800ab3c:	2301      	movs	r3, #1
 800ab3e:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800ab40:	69fb      	ldr	r3, [r7, #28]
}
 800ab42:	4618      	mov	r0, r3
 800ab44:	3720      	adds	r7, #32
 800ab46:	46bd      	mov	sp, r7
 800ab48:	bd80      	pop	{r7, pc}

0800ab4a <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800ab4a:	b480      	push	{r7}
 800ab4c:	b087      	sub	sp, #28
 800ab4e:	af00      	add	r7, sp, #0
 800ab50:	6078      	str	r0, [r7, #4]
 800ab52:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800ab54:	687b      	ldr	r3, [r7, #4]
 800ab56:	681b      	ldr	r3, [r3, #0]
 800ab58:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800ab5a:	687b      	ldr	r3, [r7, #4]
 800ab5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ab5e:	3304      	adds	r3, #4
 800ab60:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800ab62:	683b      	ldr	r3, [r7, #0]
 800ab64:	0a5b      	lsrs	r3, r3, #9
 800ab66:	68fa      	ldr	r2, [r7, #12]
 800ab68:	8952      	ldrh	r2, [r2, #10]
 800ab6a:	fbb3 f3f2 	udiv	r3, r3, r2
 800ab6e:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800ab70:	693b      	ldr	r3, [r7, #16]
 800ab72:	1d1a      	adds	r2, r3, #4
 800ab74:	613a      	str	r2, [r7, #16]
 800ab76:	681b      	ldr	r3, [r3, #0]
 800ab78:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800ab7a:	68bb      	ldr	r3, [r7, #8]
 800ab7c:	2b00      	cmp	r3, #0
 800ab7e:	d101      	bne.n	800ab84 <clmt_clust+0x3a>
 800ab80:	2300      	movs	r3, #0
 800ab82:	e010      	b.n	800aba6 <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 800ab84:	697a      	ldr	r2, [r7, #20]
 800ab86:	68bb      	ldr	r3, [r7, #8]
 800ab88:	429a      	cmp	r2, r3
 800ab8a:	d307      	bcc.n	800ab9c <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 800ab8c:	697a      	ldr	r2, [r7, #20]
 800ab8e:	68bb      	ldr	r3, [r7, #8]
 800ab90:	1ad3      	subs	r3, r2, r3
 800ab92:	617b      	str	r3, [r7, #20]
 800ab94:	693b      	ldr	r3, [r7, #16]
 800ab96:	3304      	adds	r3, #4
 800ab98:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800ab9a:	e7e9      	b.n	800ab70 <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 800ab9c:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800ab9e:	693b      	ldr	r3, [r7, #16]
 800aba0:	681a      	ldr	r2, [r3, #0]
 800aba2:	697b      	ldr	r3, [r7, #20]
 800aba4:	4413      	add	r3, r2
}
 800aba6:	4618      	mov	r0, r3
 800aba8:	371c      	adds	r7, #28
 800abaa:	46bd      	mov	sp, r7
 800abac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abb0:	4770      	bx	lr

0800abb2 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800abb2:	b580      	push	{r7, lr}
 800abb4:	b086      	sub	sp, #24
 800abb6:	af00      	add	r7, sp, #0
 800abb8:	6078      	str	r0, [r7, #4]
 800abba:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800abbc:	687b      	ldr	r3, [r7, #4]
 800abbe:	681b      	ldr	r3, [r3, #0]
 800abc0:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800abc2:	683b      	ldr	r3, [r7, #0]
 800abc4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800abc8:	d204      	bcs.n	800abd4 <dir_sdi+0x22>
 800abca:	683b      	ldr	r3, [r7, #0]
 800abcc:	f003 031f 	and.w	r3, r3, #31
 800abd0:	2b00      	cmp	r3, #0
 800abd2:	d001      	beq.n	800abd8 <dir_sdi+0x26>
		return FR_INT_ERR;
 800abd4:	2302      	movs	r3, #2
 800abd6:	e063      	b.n	800aca0 <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 800abd8:	687b      	ldr	r3, [r7, #4]
 800abda:	683a      	ldr	r2, [r7, #0]
 800abdc:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800abde:	687b      	ldr	r3, [r7, #4]
 800abe0:	689b      	ldr	r3, [r3, #8]
 800abe2:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800abe4:	697b      	ldr	r3, [r7, #20]
 800abe6:	2b00      	cmp	r3, #0
 800abe8:	d106      	bne.n	800abf8 <dir_sdi+0x46>
 800abea:	693b      	ldr	r3, [r7, #16]
 800abec:	781b      	ldrb	r3, [r3, #0]
 800abee:	2b02      	cmp	r3, #2
 800abf0:	d902      	bls.n	800abf8 <dir_sdi+0x46>
		clst = fs->dirbase;
 800abf2:	693b      	ldr	r3, [r7, #16]
 800abf4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800abf6:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800abf8:	697b      	ldr	r3, [r7, #20]
 800abfa:	2b00      	cmp	r3, #0
 800abfc:	d10c      	bne.n	800ac18 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800abfe:	683b      	ldr	r3, [r7, #0]
 800ac00:	095b      	lsrs	r3, r3, #5
 800ac02:	693a      	ldr	r2, [r7, #16]
 800ac04:	8912      	ldrh	r2, [r2, #8]
 800ac06:	4293      	cmp	r3, r2
 800ac08:	d301      	bcc.n	800ac0e <dir_sdi+0x5c>
 800ac0a:	2302      	movs	r3, #2
 800ac0c:	e048      	b.n	800aca0 <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 800ac0e:	693b      	ldr	r3, [r7, #16]
 800ac10:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800ac12:	687b      	ldr	r3, [r7, #4]
 800ac14:	61da      	str	r2, [r3, #28]
 800ac16:	e029      	b.n	800ac6c <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800ac18:	693b      	ldr	r3, [r7, #16]
 800ac1a:	895b      	ldrh	r3, [r3, #10]
 800ac1c:	025b      	lsls	r3, r3, #9
 800ac1e:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800ac20:	e019      	b.n	800ac56 <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800ac22:	687b      	ldr	r3, [r7, #4]
 800ac24:	6979      	ldr	r1, [r7, #20]
 800ac26:	4618      	mov	r0, r3
 800ac28:	f7ff fd01 	bl	800a62e <get_fat>
 800ac2c:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800ac2e:	697b      	ldr	r3, [r7, #20]
 800ac30:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ac34:	d101      	bne.n	800ac3a <dir_sdi+0x88>
 800ac36:	2301      	movs	r3, #1
 800ac38:	e032      	b.n	800aca0 <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800ac3a:	697b      	ldr	r3, [r7, #20]
 800ac3c:	2b01      	cmp	r3, #1
 800ac3e:	d904      	bls.n	800ac4a <dir_sdi+0x98>
 800ac40:	693b      	ldr	r3, [r7, #16]
 800ac42:	695b      	ldr	r3, [r3, #20]
 800ac44:	697a      	ldr	r2, [r7, #20]
 800ac46:	429a      	cmp	r2, r3
 800ac48:	d301      	bcc.n	800ac4e <dir_sdi+0x9c>
 800ac4a:	2302      	movs	r3, #2
 800ac4c:	e028      	b.n	800aca0 <dir_sdi+0xee>
			ofs -= csz;
 800ac4e:	683a      	ldr	r2, [r7, #0]
 800ac50:	68fb      	ldr	r3, [r7, #12]
 800ac52:	1ad3      	subs	r3, r2, r3
 800ac54:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800ac56:	683a      	ldr	r2, [r7, #0]
 800ac58:	68fb      	ldr	r3, [r7, #12]
 800ac5a:	429a      	cmp	r2, r3
 800ac5c:	d2e1      	bcs.n	800ac22 <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 800ac5e:	6979      	ldr	r1, [r7, #20]
 800ac60:	6938      	ldr	r0, [r7, #16]
 800ac62:	f7ff fcc5 	bl	800a5f0 <clust2sect>
 800ac66:	4602      	mov	r2, r0
 800ac68:	687b      	ldr	r3, [r7, #4]
 800ac6a:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800ac6c:	687b      	ldr	r3, [r7, #4]
 800ac6e:	697a      	ldr	r2, [r7, #20]
 800ac70:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800ac72:	687b      	ldr	r3, [r7, #4]
 800ac74:	69db      	ldr	r3, [r3, #28]
 800ac76:	2b00      	cmp	r3, #0
 800ac78:	d101      	bne.n	800ac7e <dir_sdi+0xcc>
 800ac7a:	2302      	movs	r3, #2
 800ac7c:	e010      	b.n	800aca0 <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800ac7e:	687b      	ldr	r3, [r7, #4]
 800ac80:	69da      	ldr	r2, [r3, #28]
 800ac82:	683b      	ldr	r3, [r7, #0]
 800ac84:	0a5b      	lsrs	r3, r3, #9
 800ac86:	441a      	add	r2, r3
 800ac88:	687b      	ldr	r3, [r7, #4]
 800ac8a:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800ac8c:	693b      	ldr	r3, [r7, #16]
 800ac8e:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800ac92:	683b      	ldr	r3, [r7, #0]
 800ac94:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ac98:	441a      	add	r2, r3
 800ac9a:	687b      	ldr	r3, [r7, #4]
 800ac9c:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800ac9e:	2300      	movs	r3, #0
}
 800aca0:	4618      	mov	r0, r3
 800aca2:	3718      	adds	r7, #24
 800aca4:	46bd      	mov	sp, r7
 800aca6:	bd80      	pop	{r7, pc}

0800aca8 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800aca8:	b580      	push	{r7, lr}
 800acaa:	b086      	sub	sp, #24
 800acac:	af00      	add	r7, sp, #0
 800acae:	6078      	str	r0, [r7, #4]
 800acb0:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800acb2:	687b      	ldr	r3, [r7, #4]
 800acb4:	681b      	ldr	r3, [r3, #0]
 800acb6:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800acb8:	687b      	ldr	r3, [r7, #4]
 800acba:	695b      	ldr	r3, [r3, #20]
 800acbc:	3320      	adds	r3, #32
 800acbe:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800acc0:	687b      	ldr	r3, [r7, #4]
 800acc2:	69db      	ldr	r3, [r3, #28]
 800acc4:	2b00      	cmp	r3, #0
 800acc6:	d003      	beq.n	800acd0 <dir_next+0x28>
 800acc8:	68bb      	ldr	r3, [r7, #8]
 800acca:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800acce:	d301      	bcc.n	800acd4 <dir_next+0x2c>
 800acd0:	2304      	movs	r3, #4
 800acd2:	e0aa      	b.n	800ae2a <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800acd4:	68bb      	ldr	r3, [r7, #8]
 800acd6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800acda:	2b00      	cmp	r3, #0
 800acdc:	f040 8098 	bne.w	800ae10 <dir_next+0x168>
		dp->sect++;				/* Next sector */
 800ace0:	687b      	ldr	r3, [r7, #4]
 800ace2:	69db      	ldr	r3, [r3, #28]
 800ace4:	1c5a      	adds	r2, r3, #1
 800ace6:	687b      	ldr	r3, [r7, #4]
 800ace8:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800acea:	687b      	ldr	r3, [r7, #4]
 800acec:	699b      	ldr	r3, [r3, #24]
 800acee:	2b00      	cmp	r3, #0
 800acf0:	d10b      	bne.n	800ad0a <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800acf2:	68bb      	ldr	r3, [r7, #8]
 800acf4:	095b      	lsrs	r3, r3, #5
 800acf6:	68fa      	ldr	r2, [r7, #12]
 800acf8:	8912      	ldrh	r2, [r2, #8]
 800acfa:	4293      	cmp	r3, r2
 800acfc:	f0c0 8088 	bcc.w	800ae10 <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 800ad00:	687b      	ldr	r3, [r7, #4]
 800ad02:	2200      	movs	r2, #0
 800ad04:	61da      	str	r2, [r3, #28]
 800ad06:	2304      	movs	r3, #4
 800ad08:	e08f      	b.n	800ae2a <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800ad0a:	68bb      	ldr	r3, [r7, #8]
 800ad0c:	0a5b      	lsrs	r3, r3, #9
 800ad0e:	68fa      	ldr	r2, [r7, #12]
 800ad10:	8952      	ldrh	r2, [r2, #10]
 800ad12:	3a01      	subs	r2, #1
 800ad14:	4013      	ands	r3, r2
 800ad16:	2b00      	cmp	r3, #0
 800ad18:	d17a      	bne.n	800ae10 <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800ad1a:	687a      	ldr	r2, [r7, #4]
 800ad1c:	687b      	ldr	r3, [r7, #4]
 800ad1e:	699b      	ldr	r3, [r3, #24]
 800ad20:	4619      	mov	r1, r3
 800ad22:	4610      	mov	r0, r2
 800ad24:	f7ff fc83 	bl	800a62e <get_fat>
 800ad28:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800ad2a:	697b      	ldr	r3, [r7, #20]
 800ad2c:	2b01      	cmp	r3, #1
 800ad2e:	d801      	bhi.n	800ad34 <dir_next+0x8c>
 800ad30:	2302      	movs	r3, #2
 800ad32:	e07a      	b.n	800ae2a <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800ad34:	697b      	ldr	r3, [r7, #20]
 800ad36:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ad3a:	d101      	bne.n	800ad40 <dir_next+0x98>
 800ad3c:	2301      	movs	r3, #1
 800ad3e:	e074      	b.n	800ae2a <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800ad40:	68fb      	ldr	r3, [r7, #12]
 800ad42:	695b      	ldr	r3, [r3, #20]
 800ad44:	697a      	ldr	r2, [r7, #20]
 800ad46:	429a      	cmp	r2, r3
 800ad48:	d358      	bcc.n	800adfc <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800ad4a:	683b      	ldr	r3, [r7, #0]
 800ad4c:	2b00      	cmp	r3, #0
 800ad4e:	d104      	bne.n	800ad5a <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 800ad50:	687b      	ldr	r3, [r7, #4]
 800ad52:	2200      	movs	r2, #0
 800ad54:	61da      	str	r2, [r3, #28]
 800ad56:	2304      	movs	r3, #4
 800ad58:	e067      	b.n	800ae2a <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800ad5a:	687a      	ldr	r2, [r7, #4]
 800ad5c:	687b      	ldr	r3, [r7, #4]
 800ad5e:	699b      	ldr	r3, [r3, #24]
 800ad60:	4619      	mov	r1, r3
 800ad62:	4610      	mov	r0, r2
 800ad64:	f7ff fe59 	bl	800aa1a <create_chain>
 800ad68:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800ad6a:	697b      	ldr	r3, [r7, #20]
 800ad6c:	2b00      	cmp	r3, #0
 800ad6e:	d101      	bne.n	800ad74 <dir_next+0xcc>
 800ad70:	2307      	movs	r3, #7
 800ad72:	e05a      	b.n	800ae2a <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800ad74:	697b      	ldr	r3, [r7, #20]
 800ad76:	2b01      	cmp	r3, #1
 800ad78:	d101      	bne.n	800ad7e <dir_next+0xd6>
 800ad7a:	2302      	movs	r3, #2
 800ad7c:	e055      	b.n	800ae2a <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800ad7e:	697b      	ldr	r3, [r7, #20]
 800ad80:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ad84:	d101      	bne.n	800ad8a <dir_next+0xe2>
 800ad86:	2301      	movs	r3, #1
 800ad88:	e04f      	b.n	800ae2a <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800ad8a:	68f8      	ldr	r0, [r7, #12]
 800ad8c:	f7ff fb50 	bl	800a430 <sync_window>
 800ad90:	4603      	mov	r3, r0
 800ad92:	2b00      	cmp	r3, #0
 800ad94:	d001      	beq.n	800ad9a <dir_next+0xf2>
 800ad96:	2301      	movs	r3, #1
 800ad98:	e047      	b.n	800ae2a <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800ad9a:	68fb      	ldr	r3, [r7, #12]
 800ad9c:	3330      	adds	r3, #48	@ 0x30
 800ad9e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800ada2:	2100      	movs	r1, #0
 800ada4:	4618      	mov	r0, r3
 800ada6:	f7ff f97a 	bl	800a09e <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800adaa:	2300      	movs	r3, #0
 800adac:	613b      	str	r3, [r7, #16]
 800adae:	6979      	ldr	r1, [r7, #20]
 800adb0:	68f8      	ldr	r0, [r7, #12]
 800adb2:	f7ff fc1d 	bl	800a5f0 <clust2sect>
 800adb6:	4602      	mov	r2, r0
 800adb8:	68fb      	ldr	r3, [r7, #12]
 800adba:	62da      	str	r2, [r3, #44]	@ 0x2c
 800adbc:	e012      	b.n	800ade4 <dir_next+0x13c>
						fs->wflag = 1;
 800adbe:	68fb      	ldr	r3, [r7, #12]
 800adc0:	2201      	movs	r2, #1
 800adc2:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800adc4:	68f8      	ldr	r0, [r7, #12]
 800adc6:	f7ff fb33 	bl	800a430 <sync_window>
 800adca:	4603      	mov	r3, r0
 800adcc:	2b00      	cmp	r3, #0
 800adce:	d001      	beq.n	800add4 <dir_next+0x12c>
 800add0:	2301      	movs	r3, #1
 800add2:	e02a      	b.n	800ae2a <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800add4:	693b      	ldr	r3, [r7, #16]
 800add6:	3301      	adds	r3, #1
 800add8:	613b      	str	r3, [r7, #16]
 800adda:	68fb      	ldr	r3, [r7, #12]
 800addc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800adde:	1c5a      	adds	r2, r3, #1
 800ade0:	68fb      	ldr	r3, [r7, #12]
 800ade2:	62da      	str	r2, [r3, #44]	@ 0x2c
 800ade4:	68fb      	ldr	r3, [r7, #12]
 800ade6:	895b      	ldrh	r3, [r3, #10]
 800ade8:	461a      	mov	r2, r3
 800adea:	693b      	ldr	r3, [r7, #16]
 800adec:	4293      	cmp	r3, r2
 800adee:	d3e6      	bcc.n	800adbe <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 800adf0:	68fb      	ldr	r3, [r7, #12]
 800adf2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800adf4:	693b      	ldr	r3, [r7, #16]
 800adf6:	1ad2      	subs	r2, r2, r3
 800adf8:	68fb      	ldr	r3, [r7, #12]
 800adfa:	62da      	str	r2, [r3, #44]	@ 0x2c
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800adfc:	687b      	ldr	r3, [r7, #4]
 800adfe:	697a      	ldr	r2, [r7, #20]
 800ae00:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800ae02:	6979      	ldr	r1, [r7, #20]
 800ae04:	68f8      	ldr	r0, [r7, #12]
 800ae06:	f7ff fbf3 	bl	800a5f0 <clust2sect>
 800ae0a:	4602      	mov	r2, r0
 800ae0c:	687b      	ldr	r3, [r7, #4]
 800ae0e:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800ae10:	687b      	ldr	r3, [r7, #4]
 800ae12:	68ba      	ldr	r2, [r7, #8]
 800ae14:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800ae16:	68fb      	ldr	r3, [r7, #12]
 800ae18:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800ae1c:	68bb      	ldr	r3, [r7, #8]
 800ae1e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ae22:	441a      	add	r2, r3
 800ae24:	687b      	ldr	r3, [r7, #4]
 800ae26:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800ae28:	2300      	movs	r3, #0
}
 800ae2a:	4618      	mov	r0, r3
 800ae2c:	3718      	adds	r7, #24
 800ae2e:	46bd      	mov	sp, r7
 800ae30:	bd80      	pop	{r7, pc}

0800ae32 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800ae32:	b580      	push	{r7, lr}
 800ae34:	b086      	sub	sp, #24
 800ae36:	af00      	add	r7, sp, #0
 800ae38:	6078      	str	r0, [r7, #4]
 800ae3a:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800ae3c:	687b      	ldr	r3, [r7, #4]
 800ae3e:	681b      	ldr	r3, [r3, #0]
 800ae40:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800ae42:	2100      	movs	r1, #0
 800ae44:	6878      	ldr	r0, [r7, #4]
 800ae46:	f7ff feb4 	bl	800abb2 <dir_sdi>
 800ae4a:	4603      	mov	r3, r0
 800ae4c:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800ae4e:	7dfb      	ldrb	r3, [r7, #23]
 800ae50:	2b00      	cmp	r3, #0
 800ae52:	d12b      	bne.n	800aeac <dir_alloc+0x7a>
		n = 0;
 800ae54:	2300      	movs	r3, #0
 800ae56:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800ae58:	687b      	ldr	r3, [r7, #4]
 800ae5a:	69db      	ldr	r3, [r3, #28]
 800ae5c:	4619      	mov	r1, r3
 800ae5e:	68f8      	ldr	r0, [r7, #12]
 800ae60:	f7ff fb2a 	bl	800a4b8 <move_window>
 800ae64:	4603      	mov	r3, r0
 800ae66:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800ae68:	7dfb      	ldrb	r3, [r7, #23]
 800ae6a:	2b00      	cmp	r3, #0
 800ae6c:	d11d      	bne.n	800aeaa <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800ae6e:	687b      	ldr	r3, [r7, #4]
 800ae70:	6a1b      	ldr	r3, [r3, #32]
 800ae72:	781b      	ldrb	r3, [r3, #0]
 800ae74:	2be5      	cmp	r3, #229	@ 0xe5
 800ae76:	d004      	beq.n	800ae82 <dir_alloc+0x50>
 800ae78:	687b      	ldr	r3, [r7, #4]
 800ae7a:	6a1b      	ldr	r3, [r3, #32]
 800ae7c:	781b      	ldrb	r3, [r3, #0]
 800ae7e:	2b00      	cmp	r3, #0
 800ae80:	d107      	bne.n	800ae92 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800ae82:	693b      	ldr	r3, [r7, #16]
 800ae84:	3301      	adds	r3, #1
 800ae86:	613b      	str	r3, [r7, #16]
 800ae88:	693a      	ldr	r2, [r7, #16]
 800ae8a:	683b      	ldr	r3, [r7, #0]
 800ae8c:	429a      	cmp	r2, r3
 800ae8e:	d102      	bne.n	800ae96 <dir_alloc+0x64>
 800ae90:	e00c      	b.n	800aeac <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800ae92:	2300      	movs	r3, #0
 800ae94:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800ae96:	2101      	movs	r1, #1
 800ae98:	6878      	ldr	r0, [r7, #4]
 800ae9a:	f7ff ff05 	bl	800aca8 <dir_next>
 800ae9e:	4603      	mov	r3, r0
 800aea0:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800aea2:	7dfb      	ldrb	r3, [r7, #23]
 800aea4:	2b00      	cmp	r3, #0
 800aea6:	d0d7      	beq.n	800ae58 <dir_alloc+0x26>
 800aea8:	e000      	b.n	800aeac <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800aeaa:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800aeac:	7dfb      	ldrb	r3, [r7, #23]
 800aeae:	2b04      	cmp	r3, #4
 800aeb0:	d101      	bne.n	800aeb6 <dir_alloc+0x84>
 800aeb2:	2307      	movs	r3, #7
 800aeb4:	75fb      	strb	r3, [r7, #23]
	return res;
 800aeb6:	7dfb      	ldrb	r3, [r7, #23]
}
 800aeb8:	4618      	mov	r0, r3
 800aeba:	3718      	adds	r7, #24
 800aebc:	46bd      	mov	sp, r7
 800aebe:	bd80      	pop	{r7, pc}

0800aec0 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800aec0:	b580      	push	{r7, lr}
 800aec2:	b084      	sub	sp, #16
 800aec4:	af00      	add	r7, sp, #0
 800aec6:	6078      	str	r0, [r7, #4]
 800aec8:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800aeca:	683b      	ldr	r3, [r7, #0]
 800aecc:	331a      	adds	r3, #26
 800aece:	4618      	mov	r0, r3
 800aed0:	f7ff f842 	bl	8009f58 <ld_word>
 800aed4:	4603      	mov	r3, r0
 800aed6:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800aed8:	687b      	ldr	r3, [r7, #4]
 800aeda:	781b      	ldrb	r3, [r3, #0]
 800aedc:	2b03      	cmp	r3, #3
 800aede:	d109      	bne.n	800aef4 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800aee0:	683b      	ldr	r3, [r7, #0]
 800aee2:	3314      	adds	r3, #20
 800aee4:	4618      	mov	r0, r3
 800aee6:	f7ff f837 	bl	8009f58 <ld_word>
 800aeea:	4603      	mov	r3, r0
 800aeec:	041b      	lsls	r3, r3, #16
 800aeee:	68fa      	ldr	r2, [r7, #12]
 800aef0:	4313      	orrs	r3, r2
 800aef2:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800aef4:	68fb      	ldr	r3, [r7, #12]
}
 800aef6:	4618      	mov	r0, r3
 800aef8:	3710      	adds	r7, #16
 800aefa:	46bd      	mov	sp, r7
 800aefc:	bd80      	pop	{r7, pc}

0800aefe <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800aefe:	b580      	push	{r7, lr}
 800af00:	b084      	sub	sp, #16
 800af02:	af00      	add	r7, sp, #0
 800af04:	60f8      	str	r0, [r7, #12]
 800af06:	60b9      	str	r1, [r7, #8]
 800af08:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800af0a:	68bb      	ldr	r3, [r7, #8]
 800af0c:	331a      	adds	r3, #26
 800af0e:	687a      	ldr	r2, [r7, #4]
 800af10:	b292      	uxth	r2, r2
 800af12:	4611      	mov	r1, r2
 800af14:	4618      	mov	r0, r3
 800af16:	f7ff f85a 	bl	8009fce <st_word>
	if (fs->fs_type == FS_FAT32) {
 800af1a:	68fb      	ldr	r3, [r7, #12]
 800af1c:	781b      	ldrb	r3, [r3, #0]
 800af1e:	2b03      	cmp	r3, #3
 800af20:	d109      	bne.n	800af36 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800af22:	68bb      	ldr	r3, [r7, #8]
 800af24:	f103 0214 	add.w	r2, r3, #20
 800af28:	687b      	ldr	r3, [r7, #4]
 800af2a:	0c1b      	lsrs	r3, r3, #16
 800af2c:	b29b      	uxth	r3, r3
 800af2e:	4619      	mov	r1, r3
 800af30:	4610      	mov	r0, r2
 800af32:	f7ff f84c 	bl	8009fce <st_word>
	}
}
 800af36:	bf00      	nop
 800af38:	3710      	adds	r7, #16
 800af3a:	46bd      	mov	sp, r7
 800af3c:	bd80      	pop	{r7, pc}

0800af3e <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800af3e:	b580      	push	{r7, lr}
 800af40:	b086      	sub	sp, #24
 800af42:	af00      	add	r7, sp, #0
 800af44:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800af46:	687b      	ldr	r3, [r7, #4]
 800af48:	681b      	ldr	r3, [r3, #0]
 800af4a:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800af4c:	2100      	movs	r1, #0
 800af4e:	6878      	ldr	r0, [r7, #4]
 800af50:	f7ff fe2f 	bl	800abb2 <dir_sdi>
 800af54:	4603      	mov	r3, r0
 800af56:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800af58:	7dfb      	ldrb	r3, [r7, #23]
 800af5a:	2b00      	cmp	r3, #0
 800af5c:	d001      	beq.n	800af62 <dir_find+0x24>
 800af5e:	7dfb      	ldrb	r3, [r7, #23]
 800af60:	e03e      	b.n	800afe0 <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 800af62:	687b      	ldr	r3, [r7, #4]
 800af64:	69db      	ldr	r3, [r3, #28]
 800af66:	4619      	mov	r1, r3
 800af68:	6938      	ldr	r0, [r7, #16]
 800af6a:	f7ff faa5 	bl	800a4b8 <move_window>
 800af6e:	4603      	mov	r3, r0
 800af70:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800af72:	7dfb      	ldrb	r3, [r7, #23]
 800af74:	2b00      	cmp	r3, #0
 800af76:	d12f      	bne.n	800afd8 <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 800af78:	687b      	ldr	r3, [r7, #4]
 800af7a:	6a1b      	ldr	r3, [r3, #32]
 800af7c:	781b      	ldrb	r3, [r3, #0]
 800af7e:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800af80:	7bfb      	ldrb	r3, [r7, #15]
 800af82:	2b00      	cmp	r3, #0
 800af84:	d102      	bne.n	800af8c <dir_find+0x4e>
 800af86:	2304      	movs	r3, #4
 800af88:	75fb      	strb	r3, [r7, #23]
 800af8a:	e028      	b.n	800afde <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 800af8c:	687b      	ldr	r3, [r7, #4]
 800af8e:	6a1b      	ldr	r3, [r3, #32]
 800af90:	330b      	adds	r3, #11
 800af92:	781b      	ldrb	r3, [r3, #0]
 800af94:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800af98:	b2da      	uxtb	r2, r3
 800af9a:	687b      	ldr	r3, [r7, #4]
 800af9c:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800af9e:	687b      	ldr	r3, [r7, #4]
 800afa0:	6a1b      	ldr	r3, [r3, #32]
 800afa2:	330b      	adds	r3, #11
 800afa4:	781b      	ldrb	r3, [r3, #0]
 800afa6:	f003 0308 	and.w	r3, r3, #8
 800afaa:	2b00      	cmp	r3, #0
 800afac:	d10a      	bne.n	800afc4 <dir_find+0x86>
 800afae:	687b      	ldr	r3, [r7, #4]
 800afb0:	6a18      	ldr	r0, [r3, #32]
 800afb2:	687b      	ldr	r3, [r7, #4]
 800afb4:	3324      	adds	r3, #36	@ 0x24
 800afb6:	220b      	movs	r2, #11
 800afb8:	4619      	mov	r1, r3
 800afba:	f7ff f88b 	bl	800a0d4 <mem_cmp>
 800afbe:	4603      	mov	r3, r0
 800afc0:	2b00      	cmp	r3, #0
 800afc2:	d00b      	beq.n	800afdc <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800afc4:	2100      	movs	r1, #0
 800afc6:	6878      	ldr	r0, [r7, #4]
 800afc8:	f7ff fe6e 	bl	800aca8 <dir_next>
 800afcc:	4603      	mov	r3, r0
 800afce:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800afd0:	7dfb      	ldrb	r3, [r7, #23]
 800afd2:	2b00      	cmp	r3, #0
 800afd4:	d0c5      	beq.n	800af62 <dir_find+0x24>
 800afd6:	e002      	b.n	800afde <dir_find+0xa0>
		if (res != FR_OK) break;
 800afd8:	bf00      	nop
 800afda:	e000      	b.n	800afde <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800afdc:	bf00      	nop

	return res;
 800afde:	7dfb      	ldrb	r3, [r7, #23]
}
 800afe0:	4618      	mov	r0, r3
 800afe2:	3718      	adds	r7, #24
 800afe4:	46bd      	mov	sp, r7
 800afe6:	bd80      	pop	{r7, pc}

0800afe8 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800afe8:	b580      	push	{r7, lr}
 800afea:	b084      	sub	sp, #16
 800afec:	af00      	add	r7, sp, #0
 800afee:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800aff0:	687b      	ldr	r3, [r7, #4]
 800aff2:	681b      	ldr	r3, [r3, #0]
 800aff4:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 800aff6:	2101      	movs	r1, #1
 800aff8:	6878      	ldr	r0, [r7, #4]
 800affa:	f7ff ff1a 	bl	800ae32 <dir_alloc>
 800affe:	4603      	mov	r3, r0
 800b000:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800b002:	7bfb      	ldrb	r3, [r7, #15]
 800b004:	2b00      	cmp	r3, #0
 800b006:	d11c      	bne.n	800b042 <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 800b008:	687b      	ldr	r3, [r7, #4]
 800b00a:	69db      	ldr	r3, [r3, #28]
 800b00c:	4619      	mov	r1, r3
 800b00e:	68b8      	ldr	r0, [r7, #8]
 800b010:	f7ff fa52 	bl	800a4b8 <move_window>
 800b014:	4603      	mov	r3, r0
 800b016:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800b018:	7bfb      	ldrb	r3, [r7, #15]
 800b01a:	2b00      	cmp	r3, #0
 800b01c:	d111      	bne.n	800b042 <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800b01e:	687b      	ldr	r3, [r7, #4]
 800b020:	6a1b      	ldr	r3, [r3, #32]
 800b022:	2220      	movs	r2, #32
 800b024:	2100      	movs	r1, #0
 800b026:	4618      	mov	r0, r3
 800b028:	f7ff f839 	bl	800a09e <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800b02c:	687b      	ldr	r3, [r7, #4]
 800b02e:	6a18      	ldr	r0, [r3, #32]
 800b030:	687b      	ldr	r3, [r7, #4]
 800b032:	3324      	adds	r3, #36	@ 0x24
 800b034:	220b      	movs	r2, #11
 800b036:	4619      	mov	r1, r3
 800b038:	f7ff f810 	bl	800a05c <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 800b03c:	68bb      	ldr	r3, [r7, #8]
 800b03e:	2201      	movs	r2, #1
 800b040:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800b042:	7bfb      	ldrb	r3, [r7, #15]
}
 800b044:	4618      	mov	r0, r3
 800b046:	3710      	adds	r7, #16
 800b048:	46bd      	mov	sp, r7
 800b04a:	bd80      	pop	{r7, pc}

0800b04c <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800b04c:	b580      	push	{r7, lr}
 800b04e:	b088      	sub	sp, #32
 800b050:	af00      	add	r7, sp, #0
 800b052:	6078      	str	r0, [r7, #4]
 800b054:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 800b056:	683b      	ldr	r3, [r7, #0]
 800b058:	681b      	ldr	r3, [r3, #0]
 800b05a:	60fb      	str	r3, [r7, #12]
 800b05c:	687b      	ldr	r3, [r7, #4]
 800b05e:	3324      	adds	r3, #36	@ 0x24
 800b060:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 800b062:	220b      	movs	r2, #11
 800b064:	2120      	movs	r1, #32
 800b066:	68b8      	ldr	r0, [r7, #8]
 800b068:	f7ff f819 	bl	800a09e <mem_set>
	si = i = 0; ni = 8;
 800b06c:	2300      	movs	r3, #0
 800b06e:	613b      	str	r3, [r7, #16]
 800b070:	693b      	ldr	r3, [r7, #16]
 800b072:	61fb      	str	r3, [r7, #28]
 800b074:	2308      	movs	r3, #8
 800b076:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 800b078:	69fb      	ldr	r3, [r7, #28]
 800b07a:	1c5a      	adds	r2, r3, #1
 800b07c:	61fa      	str	r2, [r7, #28]
 800b07e:	68fa      	ldr	r2, [r7, #12]
 800b080:	4413      	add	r3, r2
 800b082:	781b      	ldrb	r3, [r3, #0]
 800b084:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 800b086:	7efb      	ldrb	r3, [r7, #27]
 800b088:	2b20      	cmp	r3, #32
 800b08a:	d94e      	bls.n	800b12a <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 800b08c:	7efb      	ldrb	r3, [r7, #27]
 800b08e:	2b2f      	cmp	r3, #47	@ 0x2f
 800b090:	d006      	beq.n	800b0a0 <create_name+0x54>
 800b092:	7efb      	ldrb	r3, [r7, #27]
 800b094:	2b5c      	cmp	r3, #92	@ 0x5c
 800b096:	d110      	bne.n	800b0ba <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800b098:	e002      	b.n	800b0a0 <create_name+0x54>
 800b09a:	69fb      	ldr	r3, [r7, #28]
 800b09c:	3301      	adds	r3, #1
 800b09e:	61fb      	str	r3, [r7, #28]
 800b0a0:	68fa      	ldr	r2, [r7, #12]
 800b0a2:	69fb      	ldr	r3, [r7, #28]
 800b0a4:	4413      	add	r3, r2
 800b0a6:	781b      	ldrb	r3, [r3, #0]
 800b0a8:	2b2f      	cmp	r3, #47	@ 0x2f
 800b0aa:	d0f6      	beq.n	800b09a <create_name+0x4e>
 800b0ac:	68fa      	ldr	r2, [r7, #12]
 800b0ae:	69fb      	ldr	r3, [r7, #28]
 800b0b0:	4413      	add	r3, r2
 800b0b2:	781b      	ldrb	r3, [r3, #0]
 800b0b4:	2b5c      	cmp	r3, #92	@ 0x5c
 800b0b6:	d0f0      	beq.n	800b09a <create_name+0x4e>
			break;
 800b0b8:	e038      	b.n	800b12c <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 800b0ba:	7efb      	ldrb	r3, [r7, #27]
 800b0bc:	2b2e      	cmp	r3, #46	@ 0x2e
 800b0be:	d003      	beq.n	800b0c8 <create_name+0x7c>
 800b0c0:	693a      	ldr	r2, [r7, #16]
 800b0c2:	697b      	ldr	r3, [r7, #20]
 800b0c4:	429a      	cmp	r2, r3
 800b0c6:	d30c      	bcc.n	800b0e2 <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 800b0c8:	697b      	ldr	r3, [r7, #20]
 800b0ca:	2b0b      	cmp	r3, #11
 800b0cc:	d002      	beq.n	800b0d4 <create_name+0x88>
 800b0ce:	7efb      	ldrb	r3, [r7, #27]
 800b0d0:	2b2e      	cmp	r3, #46	@ 0x2e
 800b0d2:	d001      	beq.n	800b0d8 <create_name+0x8c>
 800b0d4:	2306      	movs	r3, #6
 800b0d6:	e044      	b.n	800b162 <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 800b0d8:	2308      	movs	r3, #8
 800b0da:	613b      	str	r3, [r7, #16]
 800b0dc:	230b      	movs	r3, #11
 800b0de:	617b      	str	r3, [r7, #20]
			continue;
 800b0e0:	e022      	b.n	800b128 <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 800b0e2:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800b0e6:	2b00      	cmp	r3, #0
 800b0e8:	da04      	bge.n	800b0f4 <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 800b0ea:	7efb      	ldrb	r3, [r7, #27]
 800b0ec:	3b80      	subs	r3, #128	@ 0x80
 800b0ee:	4a1f      	ldr	r2, [pc, #124]	@ (800b16c <create_name+0x120>)
 800b0f0:	5cd3      	ldrb	r3, [r2, r3]
 800b0f2:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 800b0f4:	7efb      	ldrb	r3, [r7, #27]
 800b0f6:	4619      	mov	r1, r3
 800b0f8:	481d      	ldr	r0, [pc, #116]	@ (800b170 <create_name+0x124>)
 800b0fa:	f7ff f812 	bl	800a122 <chk_chr>
 800b0fe:	4603      	mov	r3, r0
 800b100:	2b00      	cmp	r3, #0
 800b102:	d001      	beq.n	800b108 <create_name+0xbc>
 800b104:	2306      	movs	r3, #6
 800b106:	e02c      	b.n	800b162 <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 800b108:	7efb      	ldrb	r3, [r7, #27]
 800b10a:	2b60      	cmp	r3, #96	@ 0x60
 800b10c:	d905      	bls.n	800b11a <create_name+0xce>
 800b10e:	7efb      	ldrb	r3, [r7, #27]
 800b110:	2b7a      	cmp	r3, #122	@ 0x7a
 800b112:	d802      	bhi.n	800b11a <create_name+0xce>
 800b114:	7efb      	ldrb	r3, [r7, #27]
 800b116:	3b20      	subs	r3, #32
 800b118:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 800b11a:	693b      	ldr	r3, [r7, #16]
 800b11c:	1c5a      	adds	r2, r3, #1
 800b11e:	613a      	str	r2, [r7, #16]
 800b120:	68ba      	ldr	r2, [r7, #8]
 800b122:	4413      	add	r3, r2
 800b124:	7efa      	ldrb	r2, [r7, #27]
 800b126:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 800b128:	e7a6      	b.n	800b078 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 800b12a:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 800b12c:	68fa      	ldr	r2, [r7, #12]
 800b12e:	69fb      	ldr	r3, [r7, #28]
 800b130:	441a      	add	r2, r3
 800b132:	683b      	ldr	r3, [r7, #0]
 800b134:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 800b136:	693b      	ldr	r3, [r7, #16]
 800b138:	2b00      	cmp	r3, #0
 800b13a:	d101      	bne.n	800b140 <create_name+0xf4>
 800b13c:	2306      	movs	r3, #6
 800b13e:	e010      	b.n	800b162 <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800b140:	68bb      	ldr	r3, [r7, #8]
 800b142:	781b      	ldrb	r3, [r3, #0]
 800b144:	2be5      	cmp	r3, #229	@ 0xe5
 800b146:	d102      	bne.n	800b14e <create_name+0x102>
 800b148:	68bb      	ldr	r3, [r7, #8]
 800b14a:	2205      	movs	r2, #5
 800b14c:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800b14e:	7efb      	ldrb	r3, [r7, #27]
 800b150:	2b20      	cmp	r3, #32
 800b152:	d801      	bhi.n	800b158 <create_name+0x10c>
 800b154:	2204      	movs	r2, #4
 800b156:	e000      	b.n	800b15a <create_name+0x10e>
 800b158:	2200      	movs	r2, #0
 800b15a:	68bb      	ldr	r3, [r7, #8]
 800b15c:	330b      	adds	r3, #11
 800b15e:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 800b160:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 800b162:	4618      	mov	r0, r3
 800b164:	3720      	adds	r7, #32
 800b166:	46bd      	mov	sp, r7
 800b168:	bd80      	pop	{r7, pc}
 800b16a:	bf00      	nop
 800b16c:	08077b8c 	.word	0x08077b8c
 800b170:	0800f230 	.word	0x0800f230

0800b174 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800b174:	b580      	push	{r7, lr}
 800b176:	b086      	sub	sp, #24
 800b178:	af00      	add	r7, sp, #0
 800b17a:	6078      	str	r0, [r7, #4]
 800b17c:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800b17e:	687b      	ldr	r3, [r7, #4]
 800b180:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800b182:	693b      	ldr	r3, [r7, #16]
 800b184:	681b      	ldr	r3, [r3, #0]
 800b186:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800b188:	e002      	b.n	800b190 <follow_path+0x1c>
 800b18a:	683b      	ldr	r3, [r7, #0]
 800b18c:	3301      	adds	r3, #1
 800b18e:	603b      	str	r3, [r7, #0]
 800b190:	683b      	ldr	r3, [r7, #0]
 800b192:	781b      	ldrb	r3, [r3, #0]
 800b194:	2b2f      	cmp	r3, #47	@ 0x2f
 800b196:	d0f8      	beq.n	800b18a <follow_path+0x16>
 800b198:	683b      	ldr	r3, [r7, #0]
 800b19a:	781b      	ldrb	r3, [r3, #0]
 800b19c:	2b5c      	cmp	r3, #92	@ 0x5c
 800b19e:	d0f4      	beq.n	800b18a <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800b1a0:	693b      	ldr	r3, [r7, #16]
 800b1a2:	2200      	movs	r2, #0
 800b1a4:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800b1a6:	683b      	ldr	r3, [r7, #0]
 800b1a8:	781b      	ldrb	r3, [r3, #0]
 800b1aa:	2b1f      	cmp	r3, #31
 800b1ac:	d80a      	bhi.n	800b1c4 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800b1ae:	687b      	ldr	r3, [r7, #4]
 800b1b0:	2280      	movs	r2, #128	@ 0x80
 800b1b2:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 800b1b6:	2100      	movs	r1, #0
 800b1b8:	6878      	ldr	r0, [r7, #4]
 800b1ba:	f7ff fcfa 	bl	800abb2 <dir_sdi>
 800b1be:	4603      	mov	r3, r0
 800b1c0:	75fb      	strb	r3, [r7, #23]
 800b1c2:	e043      	b.n	800b24c <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800b1c4:	463b      	mov	r3, r7
 800b1c6:	4619      	mov	r1, r3
 800b1c8:	6878      	ldr	r0, [r7, #4]
 800b1ca:	f7ff ff3f 	bl	800b04c <create_name>
 800b1ce:	4603      	mov	r3, r0
 800b1d0:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800b1d2:	7dfb      	ldrb	r3, [r7, #23]
 800b1d4:	2b00      	cmp	r3, #0
 800b1d6:	d134      	bne.n	800b242 <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 800b1d8:	6878      	ldr	r0, [r7, #4]
 800b1da:	f7ff feb0 	bl	800af3e <dir_find>
 800b1de:	4603      	mov	r3, r0
 800b1e0:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800b1e2:	687b      	ldr	r3, [r7, #4]
 800b1e4:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800b1e8:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800b1ea:	7dfb      	ldrb	r3, [r7, #23]
 800b1ec:	2b00      	cmp	r3, #0
 800b1ee:	d00a      	beq.n	800b206 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800b1f0:	7dfb      	ldrb	r3, [r7, #23]
 800b1f2:	2b04      	cmp	r3, #4
 800b1f4:	d127      	bne.n	800b246 <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800b1f6:	7afb      	ldrb	r3, [r7, #11]
 800b1f8:	f003 0304 	and.w	r3, r3, #4
 800b1fc:	2b00      	cmp	r3, #0
 800b1fe:	d122      	bne.n	800b246 <follow_path+0xd2>
 800b200:	2305      	movs	r3, #5
 800b202:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800b204:	e01f      	b.n	800b246 <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800b206:	7afb      	ldrb	r3, [r7, #11]
 800b208:	f003 0304 	and.w	r3, r3, #4
 800b20c:	2b00      	cmp	r3, #0
 800b20e:	d11c      	bne.n	800b24a <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800b210:	693b      	ldr	r3, [r7, #16]
 800b212:	799b      	ldrb	r3, [r3, #6]
 800b214:	f003 0310 	and.w	r3, r3, #16
 800b218:	2b00      	cmp	r3, #0
 800b21a:	d102      	bne.n	800b222 <follow_path+0xae>
				res = FR_NO_PATH; break;
 800b21c:	2305      	movs	r3, #5
 800b21e:	75fb      	strb	r3, [r7, #23]
 800b220:	e014      	b.n	800b24c <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800b222:	68fb      	ldr	r3, [r7, #12]
 800b224:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800b228:	687b      	ldr	r3, [r7, #4]
 800b22a:	695b      	ldr	r3, [r3, #20]
 800b22c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b230:	4413      	add	r3, r2
 800b232:	4619      	mov	r1, r3
 800b234:	68f8      	ldr	r0, [r7, #12]
 800b236:	f7ff fe43 	bl	800aec0 <ld_clust>
 800b23a:	4602      	mov	r2, r0
 800b23c:	693b      	ldr	r3, [r7, #16]
 800b23e:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800b240:	e7c0      	b.n	800b1c4 <follow_path+0x50>
			if (res != FR_OK) break;
 800b242:	bf00      	nop
 800b244:	e002      	b.n	800b24c <follow_path+0xd8>
				break;
 800b246:	bf00      	nop
 800b248:	e000      	b.n	800b24c <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800b24a:	bf00      	nop
			}
		}
	}

	return res;
 800b24c:	7dfb      	ldrb	r3, [r7, #23]
}
 800b24e:	4618      	mov	r0, r3
 800b250:	3718      	adds	r7, #24
 800b252:	46bd      	mov	sp, r7
 800b254:	bd80      	pop	{r7, pc}

0800b256 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800b256:	b480      	push	{r7}
 800b258:	b087      	sub	sp, #28
 800b25a:	af00      	add	r7, sp, #0
 800b25c:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800b25e:	f04f 33ff 	mov.w	r3, #4294967295
 800b262:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800b264:	687b      	ldr	r3, [r7, #4]
 800b266:	681b      	ldr	r3, [r3, #0]
 800b268:	2b00      	cmp	r3, #0
 800b26a:	d031      	beq.n	800b2d0 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800b26c:	687b      	ldr	r3, [r7, #4]
 800b26e:	681b      	ldr	r3, [r3, #0]
 800b270:	617b      	str	r3, [r7, #20]
 800b272:	e002      	b.n	800b27a <get_ldnumber+0x24>
 800b274:	697b      	ldr	r3, [r7, #20]
 800b276:	3301      	adds	r3, #1
 800b278:	617b      	str	r3, [r7, #20]
 800b27a:	697b      	ldr	r3, [r7, #20]
 800b27c:	781b      	ldrb	r3, [r3, #0]
 800b27e:	2b20      	cmp	r3, #32
 800b280:	d903      	bls.n	800b28a <get_ldnumber+0x34>
 800b282:	697b      	ldr	r3, [r7, #20]
 800b284:	781b      	ldrb	r3, [r3, #0]
 800b286:	2b3a      	cmp	r3, #58	@ 0x3a
 800b288:	d1f4      	bne.n	800b274 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800b28a:	697b      	ldr	r3, [r7, #20]
 800b28c:	781b      	ldrb	r3, [r3, #0]
 800b28e:	2b3a      	cmp	r3, #58	@ 0x3a
 800b290:	d11c      	bne.n	800b2cc <get_ldnumber+0x76>
			tp = *path;
 800b292:	687b      	ldr	r3, [r7, #4]
 800b294:	681b      	ldr	r3, [r3, #0]
 800b296:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800b298:	68fb      	ldr	r3, [r7, #12]
 800b29a:	1c5a      	adds	r2, r3, #1
 800b29c:	60fa      	str	r2, [r7, #12]
 800b29e:	781b      	ldrb	r3, [r3, #0]
 800b2a0:	3b30      	subs	r3, #48	@ 0x30
 800b2a2:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800b2a4:	68bb      	ldr	r3, [r7, #8]
 800b2a6:	2b09      	cmp	r3, #9
 800b2a8:	d80e      	bhi.n	800b2c8 <get_ldnumber+0x72>
 800b2aa:	68fa      	ldr	r2, [r7, #12]
 800b2ac:	697b      	ldr	r3, [r7, #20]
 800b2ae:	429a      	cmp	r2, r3
 800b2b0:	d10a      	bne.n	800b2c8 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800b2b2:	68bb      	ldr	r3, [r7, #8]
 800b2b4:	2b00      	cmp	r3, #0
 800b2b6:	d107      	bne.n	800b2c8 <get_ldnumber+0x72>
					vol = (int)i;
 800b2b8:	68bb      	ldr	r3, [r7, #8]
 800b2ba:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800b2bc:	697b      	ldr	r3, [r7, #20]
 800b2be:	3301      	adds	r3, #1
 800b2c0:	617b      	str	r3, [r7, #20]
 800b2c2:	687b      	ldr	r3, [r7, #4]
 800b2c4:	697a      	ldr	r2, [r7, #20]
 800b2c6:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800b2c8:	693b      	ldr	r3, [r7, #16]
 800b2ca:	e002      	b.n	800b2d2 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800b2cc:	2300      	movs	r3, #0
 800b2ce:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800b2d0:	693b      	ldr	r3, [r7, #16]
}
 800b2d2:	4618      	mov	r0, r3
 800b2d4:	371c      	adds	r7, #28
 800b2d6:	46bd      	mov	sp, r7
 800b2d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2dc:	4770      	bx	lr
	...

0800b2e0 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800b2e0:	b580      	push	{r7, lr}
 800b2e2:	b082      	sub	sp, #8
 800b2e4:	af00      	add	r7, sp, #0
 800b2e6:	6078      	str	r0, [r7, #4]
 800b2e8:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800b2ea:	687b      	ldr	r3, [r7, #4]
 800b2ec:	2200      	movs	r2, #0
 800b2ee:	70da      	strb	r2, [r3, #3]
 800b2f0:	687b      	ldr	r3, [r7, #4]
 800b2f2:	f04f 32ff 	mov.w	r2, #4294967295
 800b2f6:	62da      	str	r2, [r3, #44]	@ 0x2c
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800b2f8:	6839      	ldr	r1, [r7, #0]
 800b2fa:	6878      	ldr	r0, [r7, #4]
 800b2fc:	f7ff f8dc 	bl	800a4b8 <move_window>
 800b300:	4603      	mov	r3, r0
 800b302:	2b00      	cmp	r3, #0
 800b304:	d001      	beq.n	800b30a <check_fs+0x2a>
 800b306:	2304      	movs	r3, #4
 800b308:	e038      	b.n	800b37c <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800b30a:	687b      	ldr	r3, [r7, #4]
 800b30c:	3330      	adds	r3, #48	@ 0x30
 800b30e:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800b312:	4618      	mov	r0, r3
 800b314:	f7fe fe20 	bl	8009f58 <ld_word>
 800b318:	4603      	mov	r3, r0
 800b31a:	461a      	mov	r2, r3
 800b31c:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800b320:	429a      	cmp	r2, r3
 800b322:	d001      	beq.n	800b328 <check_fs+0x48>
 800b324:	2303      	movs	r3, #3
 800b326:	e029      	b.n	800b37c <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800b328:	687b      	ldr	r3, [r7, #4]
 800b32a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800b32e:	2be9      	cmp	r3, #233	@ 0xe9
 800b330:	d009      	beq.n	800b346 <check_fs+0x66>
 800b332:	687b      	ldr	r3, [r7, #4]
 800b334:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800b338:	2beb      	cmp	r3, #235	@ 0xeb
 800b33a:	d11e      	bne.n	800b37a <check_fs+0x9a>
 800b33c:	687b      	ldr	r3, [r7, #4]
 800b33e:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 800b342:	2b90      	cmp	r3, #144	@ 0x90
 800b344:	d119      	bne.n	800b37a <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800b346:	687b      	ldr	r3, [r7, #4]
 800b348:	3330      	adds	r3, #48	@ 0x30
 800b34a:	3336      	adds	r3, #54	@ 0x36
 800b34c:	4618      	mov	r0, r3
 800b34e:	f7fe fe1b 	bl	8009f88 <ld_dword>
 800b352:	4603      	mov	r3, r0
 800b354:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800b358:	4a0a      	ldr	r2, [pc, #40]	@ (800b384 <check_fs+0xa4>)
 800b35a:	4293      	cmp	r3, r2
 800b35c:	d101      	bne.n	800b362 <check_fs+0x82>
 800b35e:	2300      	movs	r3, #0
 800b360:	e00c      	b.n	800b37c <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800b362:	687b      	ldr	r3, [r7, #4]
 800b364:	3330      	adds	r3, #48	@ 0x30
 800b366:	3352      	adds	r3, #82	@ 0x52
 800b368:	4618      	mov	r0, r3
 800b36a:	f7fe fe0d 	bl	8009f88 <ld_dword>
 800b36e:	4603      	mov	r3, r0
 800b370:	4a05      	ldr	r2, [pc, #20]	@ (800b388 <check_fs+0xa8>)
 800b372:	4293      	cmp	r3, r2
 800b374:	d101      	bne.n	800b37a <check_fs+0x9a>
 800b376:	2300      	movs	r3, #0
 800b378:	e000      	b.n	800b37c <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800b37a:	2302      	movs	r3, #2
}
 800b37c:	4618      	mov	r0, r3
 800b37e:	3708      	adds	r7, #8
 800b380:	46bd      	mov	sp, r7
 800b382:	bd80      	pop	{r7, pc}
 800b384:	00544146 	.word	0x00544146
 800b388:	33544146 	.word	0x33544146

0800b38c <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800b38c:	b580      	push	{r7, lr}
 800b38e:	b096      	sub	sp, #88	@ 0x58
 800b390:	af00      	add	r7, sp, #0
 800b392:	60f8      	str	r0, [r7, #12]
 800b394:	60b9      	str	r1, [r7, #8]
 800b396:	4613      	mov	r3, r2
 800b398:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800b39a:	68bb      	ldr	r3, [r7, #8]
 800b39c:	2200      	movs	r2, #0
 800b39e:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800b3a0:	68f8      	ldr	r0, [r7, #12]
 800b3a2:	f7ff ff58 	bl	800b256 <get_ldnumber>
 800b3a6:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800b3a8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b3aa:	2b00      	cmp	r3, #0
 800b3ac:	da01      	bge.n	800b3b2 <find_volume+0x26>
 800b3ae:	230b      	movs	r3, #11
 800b3b0:	e22d      	b.n	800b80e <find_volume+0x482>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800b3b2:	4aa1      	ldr	r2, [pc, #644]	@ (800b638 <find_volume+0x2ac>)
 800b3b4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b3b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b3ba:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800b3bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b3be:	2b00      	cmp	r3, #0
 800b3c0:	d101      	bne.n	800b3c6 <find_volume+0x3a>
 800b3c2:	230c      	movs	r3, #12
 800b3c4:	e223      	b.n	800b80e <find_volume+0x482>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800b3c6:	68bb      	ldr	r3, [r7, #8]
 800b3c8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800b3ca:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800b3cc:	79fb      	ldrb	r3, [r7, #7]
 800b3ce:	f023 0301 	bic.w	r3, r3, #1
 800b3d2:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800b3d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b3d6:	781b      	ldrb	r3, [r3, #0]
 800b3d8:	2b00      	cmp	r3, #0
 800b3da:	d01a      	beq.n	800b412 <find_volume+0x86>
		stat = disk_status(fs->drv);
 800b3dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b3de:	785b      	ldrb	r3, [r3, #1]
 800b3e0:	4618      	mov	r0, r3
 800b3e2:	f7fe fd1b 	bl	8009e1c <disk_status>
 800b3e6:	4603      	mov	r3, r0
 800b3e8:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800b3ec:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800b3f0:	f003 0301 	and.w	r3, r3, #1
 800b3f4:	2b00      	cmp	r3, #0
 800b3f6:	d10c      	bne.n	800b412 <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800b3f8:	79fb      	ldrb	r3, [r7, #7]
 800b3fa:	2b00      	cmp	r3, #0
 800b3fc:	d007      	beq.n	800b40e <find_volume+0x82>
 800b3fe:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800b402:	f003 0304 	and.w	r3, r3, #4
 800b406:	2b00      	cmp	r3, #0
 800b408:	d001      	beq.n	800b40e <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 800b40a:	230a      	movs	r3, #10
 800b40c:	e1ff      	b.n	800b80e <find_volume+0x482>
			}
			return FR_OK;				/* The file system object is valid */
 800b40e:	2300      	movs	r3, #0
 800b410:	e1fd      	b.n	800b80e <find_volume+0x482>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800b412:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b414:	2200      	movs	r2, #0
 800b416:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800b418:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b41a:	b2da      	uxtb	r2, r3
 800b41c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b41e:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800b420:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b422:	785b      	ldrb	r3, [r3, #1]
 800b424:	4618      	mov	r0, r3
 800b426:	f7fe fd13 	bl	8009e50 <disk_initialize>
 800b42a:	4603      	mov	r3, r0
 800b42c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800b430:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800b434:	f003 0301 	and.w	r3, r3, #1
 800b438:	2b00      	cmp	r3, #0
 800b43a:	d001      	beq.n	800b440 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800b43c:	2303      	movs	r3, #3
 800b43e:	e1e6      	b.n	800b80e <find_volume+0x482>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800b440:	79fb      	ldrb	r3, [r7, #7]
 800b442:	2b00      	cmp	r3, #0
 800b444:	d007      	beq.n	800b456 <find_volume+0xca>
 800b446:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800b44a:	f003 0304 	and.w	r3, r3, #4
 800b44e:	2b00      	cmp	r3, #0
 800b450:	d001      	beq.n	800b456 <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 800b452:	230a      	movs	r3, #10
 800b454:	e1db      	b.n	800b80e <find_volume+0x482>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800b456:	2300      	movs	r3, #0
 800b458:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800b45a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800b45c:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800b45e:	f7ff ff3f 	bl	800b2e0 <check_fs>
 800b462:	4603      	mov	r3, r0
 800b464:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800b468:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800b46c:	2b02      	cmp	r3, #2
 800b46e:	d149      	bne.n	800b504 <find_volume+0x178>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800b470:	2300      	movs	r3, #0
 800b472:	643b      	str	r3, [r7, #64]	@ 0x40
 800b474:	e01e      	b.n	800b4b4 <find_volume+0x128>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800b476:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b478:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800b47c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b47e:	011b      	lsls	r3, r3, #4
 800b480:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 800b484:	4413      	add	r3, r2
 800b486:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800b488:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b48a:	3304      	adds	r3, #4
 800b48c:	781b      	ldrb	r3, [r3, #0]
 800b48e:	2b00      	cmp	r3, #0
 800b490:	d006      	beq.n	800b4a0 <find_volume+0x114>
 800b492:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b494:	3308      	adds	r3, #8
 800b496:	4618      	mov	r0, r3
 800b498:	f7fe fd76 	bl	8009f88 <ld_dword>
 800b49c:	4602      	mov	r2, r0
 800b49e:	e000      	b.n	800b4a2 <find_volume+0x116>
 800b4a0:	2200      	movs	r2, #0
 800b4a2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b4a4:	009b      	lsls	r3, r3, #2
 800b4a6:	3358      	adds	r3, #88	@ 0x58
 800b4a8:	443b      	add	r3, r7
 800b4aa:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800b4ae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b4b0:	3301      	adds	r3, #1
 800b4b2:	643b      	str	r3, [r7, #64]	@ 0x40
 800b4b4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b4b6:	2b03      	cmp	r3, #3
 800b4b8:	d9dd      	bls.n	800b476 <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800b4ba:	2300      	movs	r3, #0
 800b4bc:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 800b4be:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b4c0:	2b00      	cmp	r3, #0
 800b4c2:	d002      	beq.n	800b4ca <find_volume+0x13e>
 800b4c4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b4c6:	3b01      	subs	r3, #1
 800b4c8:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800b4ca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b4cc:	009b      	lsls	r3, r3, #2
 800b4ce:	3358      	adds	r3, #88	@ 0x58
 800b4d0:	443b      	add	r3, r7
 800b4d2:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800b4d6:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800b4d8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b4da:	2b00      	cmp	r3, #0
 800b4dc:	d005      	beq.n	800b4ea <find_volume+0x15e>
 800b4de:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800b4e0:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800b4e2:	f7ff fefd 	bl	800b2e0 <check_fs>
 800b4e6:	4603      	mov	r3, r0
 800b4e8:	e000      	b.n	800b4ec <find_volume+0x160>
 800b4ea:	2303      	movs	r3, #3
 800b4ec:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800b4f0:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800b4f4:	2b01      	cmp	r3, #1
 800b4f6:	d905      	bls.n	800b504 <find_volume+0x178>
 800b4f8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b4fa:	3301      	adds	r3, #1
 800b4fc:	643b      	str	r3, [r7, #64]	@ 0x40
 800b4fe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b500:	2b03      	cmp	r3, #3
 800b502:	d9e2      	bls.n	800b4ca <find_volume+0x13e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800b504:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800b508:	2b04      	cmp	r3, #4
 800b50a:	d101      	bne.n	800b510 <find_volume+0x184>
 800b50c:	2301      	movs	r3, #1
 800b50e:	e17e      	b.n	800b80e <find_volume+0x482>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800b510:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800b514:	2b01      	cmp	r3, #1
 800b516:	d901      	bls.n	800b51c <find_volume+0x190>
 800b518:	230d      	movs	r3, #13
 800b51a:	e178      	b.n	800b80e <find_volume+0x482>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800b51c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b51e:	3330      	adds	r3, #48	@ 0x30
 800b520:	330b      	adds	r3, #11
 800b522:	4618      	mov	r0, r3
 800b524:	f7fe fd18 	bl	8009f58 <ld_word>
 800b528:	4603      	mov	r3, r0
 800b52a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b52e:	d001      	beq.n	800b534 <find_volume+0x1a8>
 800b530:	230d      	movs	r3, #13
 800b532:	e16c      	b.n	800b80e <find_volume+0x482>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800b534:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b536:	3330      	adds	r3, #48	@ 0x30
 800b538:	3316      	adds	r3, #22
 800b53a:	4618      	mov	r0, r3
 800b53c:	f7fe fd0c 	bl	8009f58 <ld_word>
 800b540:	4603      	mov	r3, r0
 800b542:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800b544:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b546:	2b00      	cmp	r3, #0
 800b548:	d106      	bne.n	800b558 <find_volume+0x1cc>
 800b54a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b54c:	3330      	adds	r3, #48	@ 0x30
 800b54e:	3324      	adds	r3, #36	@ 0x24
 800b550:	4618      	mov	r0, r3
 800b552:	f7fe fd19 	bl	8009f88 <ld_dword>
 800b556:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 800b558:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b55a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800b55c:	619a      	str	r2, [r3, #24]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800b55e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b560:	f893 2040 	ldrb.w	r2, [r3, #64]	@ 0x40
 800b564:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b566:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800b568:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b56a:	789b      	ldrb	r3, [r3, #2]
 800b56c:	2b01      	cmp	r3, #1
 800b56e:	d005      	beq.n	800b57c <find_volume+0x1f0>
 800b570:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b572:	789b      	ldrb	r3, [r3, #2]
 800b574:	2b02      	cmp	r3, #2
 800b576:	d001      	beq.n	800b57c <find_volume+0x1f0>
 800b578:	230d      	movs	r3, #13
 800b57a:	e148      	b.n	800b80e <find_volume+0x482>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800b57c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b57e:	789b      	ldrb	r3, [r3, #2]
 800b580:	461a      	mov	r2, r3
 800b582:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b584:	fb02 f303 	mul.w	r3, r2, r3
 800b588:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800b58a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b58c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b590:	461a      	mov	r2, r3
 800b592:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b594:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800b596:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b598:	895b      	ldrh	r3, [r3, #10]
 800b59a:	2b00      	cmp	r3, #0
 800b59c:	d008      	beq.n	800b5b0 <find_volume+0x224>
 800b59e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b5a0:	895b      	ldrh	r3, [r3, #10]
 800b5a2:	461a      	mov	r2, r3
 800b5a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b5a6:	895b      	ldrh	r3, [r3, #10]
 800b5a8:	3b01      	subs	r3, #1
 800b5aa:	4013      	ands	r3, r2
 800b5ac:	2b00      	cmp	r3, #0
 800b5ae:	d001      	beq.n	800b5b4 <find_volume+0x228>
 800b5b0:	230d      	movs	r3, #13
 800b5b2:	e12c      	b.n	800b80e <find_volume+0x482>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800b5b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b5b6:	3330      	adds	r3, #48	@ 0x30
 800b5b8:	3311      	adds	r3, #17
 800b5ba:	4618      	mov	r0, r3
 800b5bc:	f7fe fccc 	bl	8009f58 <ld_word>
 800b5c0:	4603      	mov	r3, r0
 800b5c2:	461a      	mov	r2, r3
 800b5c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b5c6:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800b5c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b5ca:	891b      	ldrh	r3, [r3, #8]
 800b5cc:	f003 030f 	and.w	r3, r3, #15
 800b5d0:	b29b      	uxth	r3, r3
 800b5d2:	2b00      	cmp	r3, #0
 800b5d4:	d001      	beq.n	800b5da <find_volume+0x24e>
 800b5d6:	230d      	movs	r3, #13
 800b5d8:	e119      	b.n	800b80e <find_volume+0x482>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800b5da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b5dc:	3330      	adds	r3, #48	@ 0x30
 800b5de:	3313      	adds	r3, #19
 800b5e0:	4618      	mov	r0, r3
 800b5e2:	f7fe fcb9 	bl	8009f58 <ld_word>
 800b5e6:	4603      	mov	r3, r0
 800b5e8:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800b5ea:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b5ec:	2b00      	cmp	r3, #0
 800b5ee:	d106      	bne.n	800b5fe <find_volume+0x272>
 800b5f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b5f2:	3330      	adds	r3, #48	@ 0x30
 800b5f4:	3320      	adds	r3, #32
 800b5f6:	4618      	mov	r0, r3
 800b5f8:	f7fe fcc6 	bl	8009f88 <ld_dword>
 800b5fc:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800b5fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b600:	3330      	adds	r3, #48	@ 0x30
 800b602:	330e      	adds	r3, #14
 800b604:	4618      	mov	r0, r3
 800b606:	f7fe fca7 	bl	8009f58 <ld_word>
 800b60a:	4603      	mov	r3, r0
 800b60c:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800b60e:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800b610:	2b00      	cmp	r3, #0
 800b612:	d101      	bne.n	800b618 <find_volume+0x28c>
 800b614:	230d      	movs	r3, #13
 800b616:	e0fa      	b.n	800b80e <find_volume+0x482>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800b618:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800b61a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b61c:	4413      	add	r3, r2
 800b61e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800b620:	8912      	ldrh	r2, [r2, #8]
 800b622:	0912      	lsrs	r2, r2, #4
 800b624:	b292      	uxth	r2, r2
 800b626:	4413      	add	r3, r2
 800b628:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800b62a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b62c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b62e:	429a      	cmp	r2, r3
 800b630:	d204      	bcs.n	800b63c <find_volume+0x2b0>
 800b632:	230d      	movs	r3, #13
 800b634:	e0eb      	b.n	800b80e <find_volume+0x482>
 800b636:	bf00      	nop
 800b638:	20040950 	.word	0x20040950
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800b63c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b63e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b640:	1ad3      	subs	r3, r2, r3
 800b642:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800b644:	8952      	ldrh	r2, [r2, #10]
 800b646:	fbb3 f3f2 	udiv	r3, r3, r2
 800b64a:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800b64c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b64e:	2b00      	cmp	r3, #0
 800b650:	d101      	bne.n	800b656 <find_volume+0x2ca>
 800b652:	230d      	movs	r3, #13
 800b654:	e0db      	b.n	800b80e <find_volume+0x482>
		fmt = FS_FAT32;
 800b656:	2303      	movs	r3, #3
 800b658:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800b65c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b65e:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 800b662:	4293      	cmp	r3, r2
 800b664:	d802      	bhi.n	800b66c <find_volume+0x2e0>
 800b666:	2302      	movs	r3, #2
 800b668:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800b66c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b66e:	f640 72f5 	movw	r2, #4085	@ 0xff5
 800b672:	4293      	cmp	r3, r2
 800b674:	d802      	bhi.n	800b67c <find_volume+0x2f0>
 800b676:	2301      	movs	r3, #1
 800b678:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800b67c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b67e:	1c9a      	adds	r2, r3, #2
 800b680:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b682:	615a      	str	r2, [r3, #20]
		fs->volbase = bsect;							/* Volume start sector */
 800b684:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b686:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800b688:	61da      	str	r2, [r3, #28]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800b68a:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800b68c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b68e:	441a      	add	r2, r3
 800b690:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b692:	621a      	str	r2, [r3, #32]
		fs->database = bsect + sysect;					/* Data start sector */
 800b694:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800b696:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b698:	441a      	add	r2, r3
 800b69a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b69c:	629a      	str	r2, [r3, #40]	@ 0x28
		if (fmt == FS_FAT32) {
 800b69e:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800b6a2:	2b03      	cmp	r3, #3
 800b6a4:	d11e      	bne.n	800b6e4 <find_volume+0x358>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800b6a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b6a8:	3330      	adds	r3, #48	@ 0x30
 800b6aa:	332a      	adds	r3, #42	@ 0x2a
 800b6ac:	4618      	mov	r0, r3
 800b6ae:	f7fe fc53 	bl	8009f58 <ld_word>
 800b6b2:	4603      	mov	r3, r0
 800b6b4:	2b00      	cmp	r3, #0
 800b6b6:	d001      	beq.n	800b6bc <find_volume+0x330>
 800b6b8:	230d      	movs	r3, #13
 800b6ba:	e0a8      	b.n	800b80e <find_volume+0x482>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800b6bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b6be:	891b      	ldrh	r3, [r3, #8]
 800b6c0:	2b00      	cmp	r3, #0
 800b6c2:	d001      	beq.n	800b6c8 <find_volume+0x33c>
 800b6c4:	230d      	movs	r3, #13
 800b6c6:	e0a2      	b.n	800b80e <find_volume+0x482>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800b6c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b6ca:	3330      	adds	r3, #48	@ 0x30
 800b6cc:	332c      	adds	r3, #44	@ 0x2c
 800b6ce:	4618      	mov	r0, r3
 800b6d0:	f7fe fc5a 	bl	8009f88 <ld_dword>
 800b6d4:	4602      	mov	r2, r0
 800b6d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b6d8:	625a      	str	r2, [r3, #36]	@ 0x24
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800b6da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b6dc:	695b      	ldr	r3, [r3, #20]
 800b6de:	009b      	lsls	r3, r3, #2
 800b6e0:	647b      	str	r3, [r7, #68]	@ 0x44
 800b6e2:	e01f      	b.n	800b724 <find_volume+0x398>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800b6e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b6e6:	891b      	ldrh	r3, [r3, #8]
 800b6e8:	2b00      	cmp	r3, #0
 800b6ea:	d101      	bne.n	800b6f0 <find_volume+0x364>
 800b6ec:	230d      	movs	r3, #13
 800b6ee:	e08e      	b.n	800b80e <find_volume+0x482>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800b6f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b6f2:	6a1a      	ldr	r2, [r3, #32]
 800b6f4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b6f6:	441a      	add	r2, r3
 800b6f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b6fa:	625a      	str	r2, [r3, #36]	@ 0x24
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800b6fc:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800b700:	2b02      	cmp	r3, #2
 800b702:	d103      	bne.n	800b70c <find_volume+0x380>
 800b704:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b706:	695b      	ldr	r3, [r3, #20]
 800b708:	005b      	lsls	r3, r3, #1
 800b70a:	e00a      	b.n	800b722 <find_volume+0x396>
 800b70c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b70e:	695a      	ldr	r2, [r3, #20]
 800b710:	4613      	mov	r3, r2
 800b712:	005b      	lsls	r3, r3, #1
 800b714:	4413      	add	r3, r2
 800b716:	085a      	lsrs	r2, r3, #1
 800b718:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b71a:	695b      	ldr	r3, [r3, #20]
 800b71c:	f003 0301 	and.w	r3, r3, #1
 800b720:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800b722:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800b724:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b726:	699a      	ldr	r2, [r3, #24]
 800b728:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b72a:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 800b72e:	0a5b      	lsrs	r3, r3, #9
 800b730:	429a      	cmp	r2, r3
 800b732:	d201      	bcs.n	800b738 <find_volume+0x3ac>
 800b734:	230d      	movs	r3, #13
 800b736:	e06a      	b.n	800b80e <find_volume+0x482>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800b738:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b73a:	f04f 32ff 	mov.w	r2, #4294967295
 800b73e:	611a      	str	r2, [r3, #16]
 800b740:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b742:	691a      	ldr	r2, [r3, #16]
 800b744:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b746:	60da      	str	r2, [r3, #12]
		fs->fsi_flag = 0x80;
 800b748:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b74a:	2280      	movs	r2, #128	@ 0x80
 800b74c:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800b74e:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800b752:	2b03      	cmp	r3, #3
 800b754:	d149      	bne.n	800b7ea <find_volume+0x45e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800b756:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b758:	3330      	adds	r3, #48	@ 0x30
 800b75a:	3330      	adds	r3, #48	@ 0x30
 800b75c:	4618      	mov	r0, r3
 800b75e:	f7fe fbfb 	bl	8009f58 <ld_word>
 800b762:	4603      	mov	r3, r0
 800b764:	2b01      	cmp	r3, #1
 800b766:	d140      	bne.n	800b7ea <find_volume+0x45e>
			&& move_window(fs, bsect + 1) == FR_OK)
 800b768:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b76a:	3301      	adds	r3, #1
 800b76c:	4619      	mov	r1, r3
 800b76e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800b770:	f7fe fea2 	bl	800a4b8 <move_window>
 800b774:	4603      	mov	r3, r0
 800b776:	2b00      	cmp	r3, #0
 800b778:	d137      	bne.n	800b7ea <find_volume+0x45e>
		{
			fs->fsi_flag = 0;
 800b77a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b77c:	2200      	movs	r2, #0
 800b77e:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800b780:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b782:	3330      	adds	r3, #48	@ 0x30
 800b784:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800b788:	4618      	mov	r0, r3
 800b78a:	f7fe fbe5 	bl	8009f58 <ld_word>
 800b78e:	4603      	mov	r3, r0
 800b790:	461a      	mov	r2, r3
 800b792:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800b796:	429a      	cmp	r2, r3
 800b798:	d127      	bne.n	800b7ea <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800b79a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b79c:	3330      	adds	r3, #48	@ 0x30
 800b79e:	4618      	mov	r0, r3
 800b7a0:	f7fe fbf2 	bl	8009f88 <ld_dword>
 800b7a4:	4603      	mov	r3, r0
 800b7a6:	4a1c      	ldr	r2, [pc, #112]	@ (800b818 <find_volume+0x48c>)
 800b7a8:	4293      	cmp	r3, r2
 800b7aa:	d11e      	bne.n	800b7ea <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800b7ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b7ae:	3330      	adds	r3, #48	@ 0x30
 800b7b0:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800b7b4:	4618      	mov	r0, r3
 800b7b6:	f7fe fbe7 	bl	8009f88 <ld_dword>
 800b7ba:	4603      	mov	r3, r0
 800b7bc:	4a17      	ldr	r2, [pc, #92]	@ (800b81c <find_volume+0x490>)
 800b7be:	4293      	cmp	r3, r2
 800b7c0:	d113      	bne.n	800b7ea <find_volume+0x45e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800b7c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b7c4:	3330      	adds	r3, #48	@ 0x30
 800b7c6:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 800b7ca:	4618      	mov	r0, r3
 800b7cc:	f7fe fbdc 	bl	8009f88 <ld_dword>
 800b7d0:	4602      	mov	r2, r0
 800b7d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b7d4:	611a      	str	r2, [r3, #16]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800b7d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b7d8:	3330      	adds	r3, #48	@ 0x30
 800b7da:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 800b7de:	4618      	mov	r0, r3
 800b7e0:	f7fe fbd2 	bl	8009f88 <ld_dword>
 800b7e4:	4602      	mov	r2, r0
 800b7e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b7e8:	60da      	str	r2, [r3, #12]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800b7ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b7ec:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 800b7f0:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800b7f2:	4b0b      	ldr	r3, [pc, #44]	@ (800b820 <find_volume+0x494>)
 800b7f4:	881b      	ldrh	r3, [r3, #0]
 800b7f6:	3301      	adds	r3, #1
 800b7f8:	b29a      	uxth	r2, r3
 800b7fa:	4b09      	ldr	r3, [pc, #36]	@ (800b820 <find_volume+0x494>)
 800b7fc:	801a      	strh	r2, [r3, #0]
 800b7fe:	4b08      	ldr	r3, [pc, #32]	@ (800b820 <find_volume+0x494>)
 800b800:	881a      	ldrh	r2, [r3, #0]
 800b802:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b804:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800b806:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800b808:	f7fe fdee 	bl	800a3e8 <clear_lock>
#endif
	return FR_OK;
 800b80c:	2300      	movs	r3, #0
}
 800b80e:	4618      	mov	r0, r3
 800b810:	3758      	adds	r7, #88	@ 0x58
 800b812:	46bd      	mov	sp, r7
 800b814:	bd80      	pop	{r7, pc}
 800b816:	bf00      	nop
 800b818:	41615252 	.word	0x41615252
 800b81c:	61417272 	.word	0x61417272
 800b820:	20040954 	.word	0x20040954

0800b824 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800b824:	b580      	push	{r7, lr}
 800b826:	b084      	sub	sp, #16
 800b828:	af00      	add	r7, sp, #0
 800b82a:	6078      	str	r0, [r7, #4]
 800b82c:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800b82e:	2309      	movs	r3, #9
 800b830:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800b832:	687b      	ldr	r3, [r7, #4]
 800b834:	2b00      	cmp	r3, #0
 800b836:	d01c      	beq.n	800b872 <validate+0x4e>
 800b838:	687b      	ldr	r3, [r7, #4]
 800b83a:	681b      	ldr	r3, [r3, #0]
 800b83c:	2b00      	cmp	r3, #0
 800b83e:	d018      	beq.n	800b872 <validate+0x4e>
 800b840:	687b      	ldr	r3, [r7, #4]
 800b842:	681b      	ldr	r3, [r3, #0]
 800b844:	781b      	ldrb	r3, [r3, #0]
 800b846:	2b00      	cmp	r3, #0
 800b848:	d013      	beq.n	800b872 <validate+0x4e>
 800b84a:	687b      	ldr	r3, [r7, #4]
 800b84c:	889a      	ldrh	r2, [r3, #4]
 800b84e:	687b      	ldr	r3, [r7, #4]
 800b850:	681b      	ldr	r3, [r3, #0]
 800b852:	88db      	ldrh	r3, [r3, #6]
 800b854:	429a      	cmp	r2, r3
 800b856:	d10c      	bne.n	800b872 <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800b858:	687b      	ldr	r3, [r7, #4]
 800b85a:	681b      	ldr	r3, [r3, #0]
 800b85c:	785b      	ldrb	r3, [r3, #1]
 800b85e:	4618      	mov	r0, r3
 800b860:	f7fe fadc 	bl	8009e1c <disk_status>
 800b864:	4603      	mov	r3, r0
 800b866:	f003 0301 	and.w	r3, r3, #1
 800b86a:	2b00      	cmp	r3, #0
 800b86c:	d101      	bne.n	800b872 <validate+0x4e>
			res = FR_OK;
 800b86e:	2300      	movs	r3, #0
 800b870:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800b872:	7bfb      	ldrb	r3, [r7, #15]
 800b874:	2b00      	cmp	r3, #0
 800b876:	d102      	bne.n	800b87e <validate+0x5a>
 800b878:	687b      	ldr	r3, [r7, #4]
 800b87a:	681b      	ldr	r3, [r3, #0]
 800b87c:	e000      	b.n	800b880 <validate+0x5c>
 800b87e:	2300      	movs	r3, #0
 800b880:	683a      	ldr	r2, [r7, #0]
 800b882:	6013      	str	r3, [r2, #0]
	return res;
 800b884:	7bfb      	ldrb	r3, [r7, #15]
}
 800b886:	4618      	mov	r0, r3
 800b888:	3710      	adds	r7, #16
 800b88a:	46bd      	mov	sp, r7
 800b88c:	bd80      	pop	{r7, pc}
	...

0800b890 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800b890:	b580      	push	{r7, lr}
 800b892:	b088      	sub	sp, #32
 800b894:	af00      	add	r7, sp, #0
 800b896:	60f8      	str	r0, [r7, #12]
 800b898:	60b9      	str	r1, [r7, #8]
 800b89a:	4613      	mov	r3, r2
 800b89c:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800b89e:	68bb      	ldr	r3, [r7, #8]
 800b8a0:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800b8a2:	f107 0310 	add.w	r3, r7, #16
 800b8a6:	4618      	mov	r0, r3
 800b8a8:	f7ff fcd5 	bl	800b256 <get_ldnumber>
 800b8ac:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800b8ae:	69fb      	ldr	r3, [r7, #28]
 800b8b0:	2b00      	cmp	r3, #0
 800b8b2:	da01      	bge.n	800b8b8 <f_mount+0x28>
 800b8b4:	230b      	movs	r3, #11
 800b8b6:	e02b      	b.n	800b910 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800b8b8:	4a17      	ldr	r2, [pc, #92]	@ (800b918 <f_mount+0x88>)
 800b8ba:	69fb      	ldr	r3, [r7, #28]
 800b8bc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b8c0:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800b8c2:	69bb      	ldr	r3, [r7, #24]
 800b8c4:	2b00      	cmp	r3, #0
 800b8c6:	d005      	beq.n	800b8d4 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800b8c8:	69b8      	ldr	r0, [r7, #24]
 800b8ca:	f7fe fd8d 	bl	800a3e8 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800b8ce:	69bb      	ldr	r3, [r7, #24]
 800b8d0:	2200      	movs	r2, #0
 800b8d2:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800b8d4:	68fb      	ldr	r3, [r7, #12]
 800b8d6:	2b00      	cmp	r3, #0
 800b8d8:	d002      	beq.n	800b8e0 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 800b8da:	68fb      	ldr	r3, [r7, #12]
 800b8dc:	2200      	movs	r2, #0
 800b8de:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800b8e0:	68fa      	ldr	r2, [r7, #12]
 800b8e2:	490d      	ldr	r1, [pc, #52]	@ (800b918 <f_mount+0x88>)
 800b8e4:	69fb      	ldr	r3, [r7, #28]
 800b8e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800b8ea:	68fb      	ldr	r3, [r7, #12]
 800b8ec:	2b00      	cmp	r3, #0
 800b8ee:	d002      	beq.n	800b8f6 <f_mount+0x66>
 800b8f0:	79fb      	ldrb	r3, [r7, #7]
 800b8f2:	2b01      	cmp	r3, #1
 800b8f4:	d001      	beq.n	800b8fa <f_mount+0x6a>
 800b8f6:	2300      	movs	r3, #0
 800b8f8:	e00a      	b.n	800b910 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800b8fa:	f107 010c 	add.w	r1, r7, #12
 800b8fe:	f107 0308 	add.w	r3, r7, #8
 800b902:	2200      	movs	r2, #0
 800b904:	4618      	mov	r0, r3
 800b906:	f7ff fd41 	bl	800b38c <find_volume>
 800b90a:	4603      	mov	r3, r0
 800b90c:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800b90e:	7dfb      	ldrb	r3, [r7, #23]
}
 800b910:	4618      	mov	r0, r3
 800b912:	3720      	adds	r7, #32
 800b914:	46bd      	mov	sp, r7
 800b916:	bd80      	pop	{r7, pc}
 800b918:	20040950 	.word	0x20040950

0800b91c <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800b91c:	b580      	push	{r7, lr}
 800b91e:	b098      	sub	sp, #96	@ 0x60
 800b920:	af00      	add	r7, sp, #0
 800b922:	60f8      	str	r0, [r7, #12]
 800b924:	60b9      	str	r1, [r7, #8]
 800b926:	4613      	mov	r3, r2
 800b928:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800b92a:	68fb      	ldr	r3, [r7, #12]
 800b92c:	2b00      	cmp	r3, #0
 800b92e:	d101      	bne.n	800b934 <f_open+0x18>
 800b930:	2309      	movs	r3, #9
 800b932:	e1a9      	b.n	800bc88 <f_open+0x36c>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800b934:	79fb      	ldrb	r3, [r7, #7]
 800b936:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800b93a:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 800b93c:	79fa      	ldrb	r2, [r7, #7]
 800b93e:	f107 0110 	add.w	r1, r7, #16
 800b942:	f107 0308 	add.w	r3, r7, #8
 800b946:	4618      	mov	r0, r3
 800b948:	f7ff fd20 	bl	800b38c <find_volume>
 800b94c:	4603      	mov	r3, r0
 800b94e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	if (res == FR_OK) {
 800b952:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800b956:	2b00      	cmp	r3, #0
 800b958:	f040 818d 	bne.w	800bc76 <f_open+0x35a>
		dj.obj.fs = fs;
 800b95c:	693b      	ldr	r3, [r7, #16]
 800b95e:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800b960:	68ba      	ldr	r2, [r7, #8]
 800b962:	f107 0314 	add.w	r3, r7, #20
 800b966:	4611      	mov	r1, r2
 800b968:	4618      	mov	r0, r3
 800b96a:	f7ff fc03 	bl	800b174 <follow_path>
 800b96e:	4603      	mov	r3, r0
 800b970:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800b974:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800b978:	2b00      	cmp	r3, #0
 800b97a:	d118      	bne.n	800b9ae <f_open+0x92>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800b97c:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800b980:	b25b      	sxtb	r3, r3
 800b982:	2b00      	cmp	r3, #0
 800b984:	da03      	bge.n	800b98e <f_open+0x72>
				res = FR_INVALID_NAME;
 800b986:	2306      	movs	r3, #6
 800b988:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800b98c:	e00f      	b.n	800b9ae <f_open+0x92>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800b98e:	79fb      	ldrb	r3, [r7, #7]
 800b990:	2b01      	cmp	r3, #1
 800b992:	bf8c      	ite	hi
 800b994:	2301      	movhi	r3, #1
 800b996:	2300      	movls	r3, #0
 800b998:	b2db      	uxtb	r3, r3
 800b99a:	461a      	mov	r2, r3
 800b99c:	f107 0314 	add.w	r3, r7, #20
 800b9a0:	4611      	mov	r1, r2
 800b9a2:	4618      	mov	r0, r3
 800b9a4:	f7fe fbd8 	bl	800a158 <chk_lock>
 800b9a8:	4603      	mov	r3, r0
 800b9aa:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800b9ae:	79fb      	ldrb	r3, [r7, #7]
 800b9b0:	f003 031c 	and.w	r3, r3, #28
 800b9b4:	2b00      	cmp	r3, #0
 800b9b6:	d07f      	beq.n	800bab8 <f_open+0x19c>
			if (res != FR_OK) {					/* No file, create new */
 800b9b8:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800b9bc:	2b00      	cmp	r3, #0
 800b9be:	d017      	beq.n	800b9f0 <f_open+0xd4>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800b9c0:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800b9c4:	2b04      	cmp	r3, #4
 800b9c6:	d10e      	bne.n	800b9e6 <f_open+0xca>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800b9c8:	f7fe fc22 	bl	800a210 <enq_lock>
 800b9cc:	4603      	mov	r3, r0
 800b9ce:	2b00      	cmp	r3, #0
 800b9d0:	d006      	beq.n	800b9e0 <f_open+0xc4>
 800b9d2:	f107 0314 	add.w	r3, r7, #20
 800b9d6:	4618      	mov	r0, r3
 800b9d8:	f7ff fb06 	bl	800afe8 <dir_register>
 800b9dc:	4603      	mov	r3, r0
 800b9de:	e000      	b.n	800b9e2 <f_open+0xc6>
 800b9e0:	2312      	movs	r3, #18
 800b9e2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800b9e6:	79fb      	ldrb	r3, [r7, #7]
 800b9e8:	f043 0308 	orr.w	r3, r3, #8
 800b9ec:	71fb      	strb	r3, [r7, #7]
 800b9ee:	e010      	b.n	800ba12 <f_open+0xf6>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800b9f0:	7ebb      	ldrb	r3, [r7, #26]
 800b9f2:	f003 0311 	and.w	r3, r3, #17
 800b9f6:	2b00      	cmp	r3, #0
 800b9f8:	d003      	beq.n	800ba02 <f_open+0xe6>
					res = FR_DENIED;
 800b9fa:	2307      	movs	r3, #7
 800b9fc:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800ba00:	e007      	b.n	800ba12 <f_open+0xf6>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800ba02:	79fb      	ldrb	r3, [r7, #7]
 800ba04:	f003 0304 	and.w	r3, r3, #4
 800ba08:	2b00      	cmp	r3, #0
 800ba0a:	d002      	beq.n	800ba12 <f_open+0xf6>
 800ba0c:	2308      	movs	r3, #8
 800ba0e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800ba12:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800ba16:	2b00      	cmp	r3, #0
 800ba18:	d168      	bne.n	800baec <f_open+0x1d0>
 800ba1a:	79fb      	ldrb	r3, [r7, #7]
 800ba1c:	f003 0308 	and.w	r3, r3, #8
 800ba20:	2b00      	cmp	r3, #0
 800ba22:	d063      	beq.n	800baec <f_open+0x1d0>
				dw = GET_FATTIME();
 800ba24:	f7fd fcbe 	bl	80093a4 <get_fattime>
 800ba28:	6538      	str	r0, [r7, #80]	@ 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800ba2a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ba2c:	330e      	adds	r3, #14
 800ba2e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800ba30:	4618      	mov	r0, r3
 800ba32:	f7fe fae7 	bl	800a004 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800ba36:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ba38:	3316      	adds	r3, #22
 800ba3a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800ba3c:	4618      	mov	r0, r3
 800ba3e:	f7fe fae1 	bl	800a004 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800ba42:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ba44:	330b      	adds	r3, #11
 800ba46:	2220      	movs	r2, #32
 800ba48:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800ba4a:	693b      	ldr	r3, [r7, #16]
 800ba4c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800ba4e:	4611      	mov	r1, r2
 800ba50:	4618      	mov	r0, r3
 800ba52:	f7ff fa35 	bl	800aec0 <ld_clust>
 800ba56:	64f8      	str	r0, [r7, #76]	@ 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800ba58:	693b      	ldr	r3, [r7, #16]
 800ba5a:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800ba5c:	2200      	movs	r2, #0
 800ba5e:	4618      	mov	r0, r3
 800ba60:	f7ff fa4d 	bl	800aefe <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800ba64:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ba66:	331c      	adds	r3, #28
 800ba68:	2100      	movs	r1, #0
 800ba6a:	4618      	mov	r0, r3
 800ba6c:	f7fe faca 	bl	800a004 <st_dword>
					fs->wflag = 1;
 800ba70:	693b      	ldr	r3, [r7, #16]
 800ba72:	2201      	movs	r2, #1
 800ba74:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800ba76:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ba78:	2b00      	cmp	r3, #0
 800ba7a:	d037      	beq.n	800baec <f_open+0x1d0>
						dw = fs->winsect;
 800ba7c:	693b      	ldr	r3, [r7, #16]
 800ba7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ba80:	653b      	str	r3, [r7, #80]	@ 0x50
						res = remove_chain(&dj.obj, cl, 0);
 800ba82:	f107 0314 	add.w	r3, r7, #20
 800ba86:	2200      	movs	r2, #0
 800ba88:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 800ba8a:	4618      	mov	r0, r3
 800ba8c:	f7fe ff60 	bl	800a950 <remove_chain>
 800ba90:	4603      	mov	r3, r0
 800ba92:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
						if (res == FR_OK) {
 800ba96:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800ba9a:	2b00      	cmp	r3, #0
 800ba9c:	d126      	bne.n	800baec <f_open+0x1d0>
							res = move_window(fs, dw);
 800ba9e:	693b      	ldr	r3, [r7, #16]
 800baa0:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800baa2:	4618      	mov	r0, r3
 800baa4:	f7fe fd08 	bl	800a4b8 <move_window>
 800baa8:	4603      	mov	r3, r0
 800baaa:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800baae:	693b      	ldr	r3, [r7, #16]
 800bab0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800bab2:	3a01      	subs	r2, #1
 800bab4:	60da      	str	r2, [r3, #12]
 800bab6:	e019      	b.n	800baec <f_open+0x1d0>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800bab8:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800babc:	2b00      	cmp	r3, #0
 800babe:	d115      	bne.n	800baec <f_open+0x1d0>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800bac0:	7ebb      	ldrb	r3, [r7, #26]
 800bac2:	f003 0310 	and.w	r3, r3, #16
 800bac6:	2b00      	cmp	r3, #0
 800bac8:	d003      	beq.n	800bad2 <f_open+0x1b6>
					res = FR_NO_FILE;
 800baca:	2304      	movs	r3, #4
 800bacc:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800bad0:	e00c      	b.n	800baec <f_open+0x1d0>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800bad2:	79fb      	ldrb	r3, [r7, #7]
 800bad4:	f003 0302 	and.w	r3, r3, #2
 800bad8:	2b00      	cmp	r3, #0
 800bada:	d007      	beq.n	800baec <f_open+0x1d0>
 800badc:	7ebb      	ldrb	r3, [r7, #26]
 800bade:	f003 0301 	and.w	r3, r3, #1
 800bae2:	2b00      	cmp	r3, #0
 800bae4:	d002      	beq.n	800baec <f_open+0x1d0>
						res = FR_DENIED;
 800bae6:	2307      	movs	r3, #7
 800bae8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 800baec:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800baf0:	2b00      	cmp	r3, #0
 800baf2:	d126      	bne.n	800bb42 <f_open+0x226>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800baf4:	79fb      	ldrb	r3, [r7, #7]
 800baf6:	f003 0308 	and.w	r3, r3, #8
 800bafa:	2b00      	cmp	r3, #0
 800bafc:	d003      	beq.n	800bb06 <f_open+0x1ea>
				mode |= FA_MODIFIED;
 800bafe:	79fb      	ldrb	r3, [r7, #7]
 800bb00:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bb04:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800bb06:	693b      	ldr	r3, [r7, #16]
 800bb08:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bb0a:	68fb      	ldr	r3, [r7, #12]
 800bb0c:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 800bb0e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800bb10:	68fb      	ldr	r3, [r7, #12]
 800bb12:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800bb14:	79fb      	ldrb	r3, [r7, #7]
 800bb16:	2b01      	cmp	r3, #1
 800bb18:	bf8c      	ite	hi
 800bb1a:	2301      	movhi	r3, #1
 800bb1c:	2300      	movls	r3, #0
 800bb1e:	b2db      	uxtb	r3, r3
 800bb20:	461a      	mov	r2, r3
 800bb22:	f107 0314 	add.w	r3, r7, #20
 800bb26:	4611      	mov	r1, r2
 800bb28:	4618      	mov	r0, r3
 800bb2a:	f7fe fb93 	bl	800a254 <inc_lock>
 800bb2e:	4602      	mov	r2, r0
 800bb30:	68fb      	ldr	r3, [r7, #12]
 800bb32:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800bb34:	68fb      	ldr	r3, [r7, #12]
 800bb36:	691b      	ldr	r3, [r3, #16]
 800bb38:	2b00      	cmp	r3, #0
 800bb3a:	d102      	bne.n	800bb42 <f_open+0x226>
 800bb3c:	2302      	movs	r3, #2
 800bb3e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 800bb42:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800bb46:	2b00      	cmp	r3, #0
 800bb48:	f040 8095 	bne.w	800bc76 <f_open+0x35a>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800bb4c:	693b      	ldr	r3, [r7, #16]
 800bb4e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800bb50:	4611      	mov	r1, r2
 800bb52:	4618      	mov	r0, r3
 800bb54:	f7ff f9b4 	bl	800aec0 <ld_clust>
 800bb58:	4602      	mov	r2, r0
 800bb5a:	68fb      	ldr	r3, [r7, #12]
 800bb5c:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800bb5e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bb60:	331c      	adds	r3, #28
 800bb62:	4618      	mov	r0, r3
 800bb64:	f7fe fa10 	bl	8009f88 <ld_dword>
 800bb68:	4602      	mov	r2, r0
 800bb6a:	68fb      	ldr	r3, [r7, #12]
 800bb6c:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800bb6e:	68fb      	ldr	r3, [r7, #12]
 800bb70:	2200      	movs	r2, #0
 800bb72:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800bb74:	693a      	ldr	r2, [r7, #16]
 800bb76:	68fb      	ldr	r3, [r7, #12]
 800bb78:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800bb7a:	693b      	ldr	r3, [r7, #16]
 800bb7c:	88da      	ldrh	r2, [r3, #6]
 800bb7e:	68fb      	ldr	r3, [r7, #12]
 800bb80:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800bb82:	68fb      	ldr	r3, [r7, #12]
 800bb84:	79fa      	ldrb	r2, [r7, #7]
 800bb86:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800bb88:	68fb      	ldr	r3, [r7, #12]
 800bb8a:	2200      	movs	r2, #0
 800bb8c:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800bb8e:	68fb      	ldr	r3, [r7, #12]
 800bb90:	2200      	movs	r2, #0
 800bb92:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800bb94:	68fb      	ldr	r3, [r7, #12]
 800bb96:	2200      	movs	r2, #0
 800bb98:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800bb9a:	68fb      	ldr	r3, [r7, #12]
 800bb9c:	3330      	adds	r3, #48	@ 0x30
 800bb9e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800bba2:	2100      	movs	r1, #0
 800bba4:	4618      	mov	r0, r3
 800bba6:	f7fe fa7a 	bl	800a09e <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800bbaa:	79fb      	ldrb	r3, [r7, #7]
 800bbac:	f003 0320 	and.w	r3, r3, #32
 800bbb0:	2b00      	cmp	r3, #0
 800bbb2:	d060      	beq.n	800bc76 <f_open+0x35a>
 800bbb4:	68fb      	ldr	r3, [r7, #12]
 800bbb6:	68db      	ldr	r3, [r3, #12]
 800bbb8:	2b00      	cmp	r3, #0
 800bbba:	d05c      	beq.n	800bc76 <f_open+0x35a>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800bbbc:	68fb      	ldr	r3, [r7, #12]
 800bbbe:	68da      	ldr	r2, [r3, #12]
 800bbc0:	68fb      	ldr	r3, [r7, #12]
 800bbc2:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800bbc4:	693b      	ldr	r3, [r7, #16]
 800bbc6:	895b      	ldrh	r3, [r3, #10]
 800bbc8:	025b      	lsls	r3, r3, #9
 800bbca:	64bb      	str	r3, [r7, #72]	@ 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800bbcc:	68fb      	ldr	r3, [r7, #12]
 800bbce:	689b      	ldr	r3, [r3, #8]
 800bbd0:	65bb      	str	r3, [r7, #88]	@ 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800bbd2:	68fb      	ldr	r3, [r7, #12]
 800bbd4:	68db      	ldr	r3, [r3, #12]
 800bbd6:	657b      	str	r3, [r7, #84]	@ 0x54
 800bbd8:	e016      	b.n	800bc08 <f_open+0x2ec>
					clst = get_fat(&fp->obj, clst);
 800bbda:	68fb      	ldr	r3, [r7, #12]
 800bbdc:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800bbde:	4618      	mov	r0, r3
 800bbe0:	f7fe fd25 	bl	800a62e <get_fat>
 800bbe4:	65b8      	str	r0, [r7, #88]	@ 0x58
					if (clst <= 1) res = FR_INT_ERR;
 800bbe6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800bbe8:	2b01      	cmp	r3, #1
 800bbea:	d802      	bhi.n	800bbf2 <f_open+0x2d6>
 800bbec:	2302      	movs	r3, #2
 800bbee:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800bbf2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800bbf4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bbf8:	d102      	bne.n	800bc00 <f_open+0x2e4>
 800bbfa:	2301      	movs	r3, #1
 800bbfc:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800bc00:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800bc02:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800bc04:	1ad3      	subs	r3, r2, r3
 800bc06:	657b      	str	r3, [r7, #84]	@ 0x54
 800bc08:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800bc0c:	2b00      	cmp	r3, #0
 800bc0e:	d103      	bne.n	800bc18 <f_open+0x2fc>
 800bc10:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800bc12:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800bc14:	429a      	cmp	r2, r3
 800bc16:	d8e0      	bhi.n	800bbda <f_open+0x2be>
				}
				fp->clust = clst;
 800bc18:	68fb      	ldr	r3, [r7, #12]
 800bc1a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800bc1c:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800bc1e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800bc22:	2b00      	cmp	r3, #0
 800bc24:	d127      	bne.n	800bc76 <f_open+0x35a>
 800bc26:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800bc28:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bc2c:	2b00      	cmp	r3, #0
 800bc2e:	d022      	beq.n	800bc76 <f_open+0x35a>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800bc30:	693b      	ldr	r3, [r7, #16]
 800bc32:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800bc34:	4618      	mov	r0, r3
 800bc36:	f7fe fcdb 	bl	800a5f0 <clust2sect>
 800bc3a:	6478      	str	r0, [r7, #68]	@ 0x44
 800bc3c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800bc3e:	2b00      	cmp	r3, #0
 800bc40:	d103      	bne.n	800bc4a <f_open+0x32e>
						res = FR_INT_ERR;
 800bc42:	2302      	movs	r3, #2
 800bc44:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800bc48:	e015      	b.n	800bc76 <f_open+0x35a>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800bc4a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800bc4c:	0a5a      	lsrs	r2, r3, #9
 800bc4e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800bc50:	441a      	add	r2, r3
 800bc52:	68fb      	ldr	r3, [r7, #12]
 800bc54:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800bc56:	693b      	ldr	r3, [r7, #16]
 800bc58:	7858      	ldrb	r0, [r3, #1]
 800bc5a:	68fb      	ldr	r3, [r7, #12]
 800bc5c:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800bc60:	68fb      	ldr	r3, [r7, #12]
 800bc62:	6a1a      	ldr	r2, [r3, #32]
 800bc64:	2301      	movs	r3, #1
 800bc66:	f7fe f919 	bl	8009e9c <disk_read>
 800bc6a:	4603      	mov	r3, r0
 800bc6c:	2b00      	cmp	r3, #0
 800bc6e:	d002      	beq.n	800bc76 <f_open+0x35a>
 800bc70:	2301      	movs	r3, #1
 800bc72:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800bc76:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800bc7a:	2b00      	cmp	r3, #0
 800bc7c:	d002      	beq.n	800bc84 <f_open+0x368>
 800bc7e:	68fb      	ldr	r3, [r7, #12]
 800bc80:	2200      	movs	r2, #0
 800bc82:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800bc84:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
 800bc88:	4618      	mov	r0, r3
 800bc8a:	3760      	adds	r7, #96	@ 0x60
 800bc8c:	46bd      	mov	sp, r7
 800bc8e:	bd80      	pop	{r7, pc}

0800bc90 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 800bc90:	b580      	push	{r7, lr}
 800bc92:	b08c      	sub	sp, #48	@ 0x30
 800bc94:	af00      	add	r7, sp, #0
 800bc96:	60f8      	str	r0, [r7, #12]
 800bc98:	60b9      	str	r1, [r7, #8]
 800bc9a:	607a      	str	r2, [r7, #4]
 800bc9c:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 800bc9e:	68bb      	ldr	r3, [r7, #8]
 800bca0:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 800bca2:	683b      	ldr	r3, [r7, #0]
 800bca4:	2200      	movs	r2, #0
 800bca6:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 800bca8:	68fb      	ldr	r3, [r7, #12]
 800bcaa:	f107 0210 	add.w	r2, r7, #16
 800bcae:	4611      	mov	r1, r2
 800bcb0:	4618      	mov	r0, r3
 800bcb2:	f7ff fdb7 	bl	800b824 <validate>
 800bcb6:	4603      	mov	r3, r0
 800bcb8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800bcbc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800bcc0:	2b00      	cmp	r3, #0
 800bcc2:	d107      	bne.n	800bcd4 <f_write+0x44>
 800bcc4:	68fb      	ldr	r3, [r7, #12]
 800bcc6:	7d5b      	ldrb	r3, [r3, #21]
 800bcc8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800bccc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800bcd0:	2b00      	cmp	r3, #0
 800bcd2:	d002      	beq.n	800bcda <f_write+0x4a>
 800bcd4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800bcd8:	e14b      	b.n	800bf72 <f_write+0x2e2>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 800bcda:	68fb      	ldr	r3, [r7, #12]
 800bcdc:	7d1b      	ldrb	r3, [r3, #20]
 800bcde:	f003 0302 	and.w	r3, r3, #2
 800bce2:	2b00      	cmp	r3, #0
 800bce4:	d101      	bne.n	800bcea <f_write+0x5a>
 800bce6:	2307      	movs	r3, #7
 800bce8:	e143      	b.n	800bf72 <f_write+0x2e2>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 800bcea:	68fb      	ldr	r3, [r7, #12]
 800bcec:	699a      	ldr	r2, [r3, #24]
 800bcee:	687b      	ldr	r3, [r7, #4]
 800bcf0:	441a      	add	r2, r3
 800bcf2:	68fb      	ldr	r3, [r7, #12]
 800bcf4:	699b      	ldr	r3, [r3, #24]
 800bcf6:	429a      	cmp	r2, r3
 800bcf8:	f080 812d 	bcs.w	800bf56 <f_write+0x2c6>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 800bcfc:	68fb      	ldr	r3, [r7, #12]
 800bcfe:	699b      	ldr	r3, [r3, #24]
 800bd00:	43db      	mvns	r3, r3
 800bd02:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 800bd04:	e127      	b.n	800bf56 <f_write+0x2c6>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 800bd06:	68fb      	ldr	r3, [r7, #12]
 800bd08:	699b      	ldr	r3, [r3, #24]
 800bd0a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bd0e:	2b00      	cmp	r3, #0
 800bd10:	f040 80e3 	bne.w	800beda <f_write+0x24a>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 800bd14:	68fb      	ldr	r3, [r7, #12]
 800bd16:	699b      	ldr	r3, [r3, #24]
 800bd18:	0a5b      	lsrs	r3, r3, #9
 800bd1a:	693a      	ldr	r2, [r7, #16]
 800bd1c:	8952      	ldrh	r2, [r2, #10]
 800bd1e:	3a01      	subs	r2, #1
 800bd20:	4013      	ands	r3, r2
 800bd22:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 800bd24:	69bb      	ldr	r3, [r7, #24]
 800bd26:	2b00      	cmp	r3, #0
 800bd28:	d143      	bne.n	800bdb2 <f_write+0x122>
				if (fp->fptr == 0) {		/* On the top of the file? */
 800bd2a:	68fb      	ldr	r3, [r7, #12]
 800bd2c:	699b      	ldr	r3, [r3, #24]
 800bd2e:	2b00      	cmp	r3, #0
 800bd30:	d10c      	bne.n	800bd4c <f_write+0xbc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 800bd32:	68fb      	ldr	r3, [r7, #12]
 800bd34:	689b      	ldr	r3, [r3, #8]
 800bd36:	62bb      	str	r3, [r7, #40]	@ 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 800bd38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bd3a:	2b00      	cmp	r3, #0
 800bd3c:	d11a      	bne.n	800bd74 <f_write+0xe4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 800bd3e:	68fb      	ldr	r3, [r7, #12]
 800bd40:	2100      	movs	r1, #0
 800bd42:	4618      	mov	r0, r3
 800bd44:	f7fe fe69 	bl	800aa1a <create_chain>
 800bd48:	62b8      	str	r0, [r7, #40]	@ 0x28
 800bd4a:	e013      	b.n	800bd74 <f_write+0xe4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800bd4c:	68fb      	ldr	r3, [r7, #12]
 800bd4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bd50:	2b00      	cmp	r3, #0
 800bd52:	d007      	beq.n	800bd64 <f_write+0xd4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800bd54:	68fb      	ldr	r3, [r7, #12]
 800bd56:	699b      	ldr	r3, [r3, #24]
 800bd58:	4619      	mov	r1, r3
 800bd5a:	68f8      	ldr	r0, [r7, #12]
 800bd5c:	f7fe fef5 	bl	800ab4a <clmt_clust>
 800bd60:	62b8      	str	r0, [r7, #40]	@ 0x28
 800bd62:	e007      	b.n	800bd74 <f_write+0xe4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800bd64:	68fa      	ldr	r2, [r7, #12]
 800bd66:	68fb      	ldr	r3, [r7, #12]
 800bd68:	69db      	ldr	r3, [r3, #28]
 800bd6a:	4619      	mov	r1, r3
 800bd6c:	4610      	mov	r0, r2
 800bd6e:	f7fe fe54 	bl	800aa1a <create_chain>
 800bd72:	62b8      	str	r0, [r7, #40]	@ 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800bd74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bd76:	2b00      	cmp	r3, #0
 800bd78:	f000 80f2 	beq.w	800bf60 <f_write+0x2d0>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 800bd7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bd7e:	2b01      	cmp	r3, #1
 800bd80:	d104      	bne.n	800bd8c <f_write+0xfc>
 800bd82:	68fb      	ldr	r3, [r7, #12]
 800bd84:	2202      	movs	r2, #2
 800bd86:	755a      	strb	r2, [r3, #21]
 800bd88:	2302      	movs	r3, #2
 800bd8a:	e0f2      	b.n	800bf72 <f_write+0x2e2>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800bd8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bd8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bd92:	d104      	bne.n	800bd9e <f_write+0x10e>
 800bd94:	68fb      	ldr	r3, [r7, #12]
 800bd96:	2201      	movs	r2, #1
 800bd98:	755a      	strb	r2, [r3, #21]
 800bd9a:	2301      	movs	r3, #1
 800bd9c:	e0e9      	b.n	800bf72 <f_write+0x2e2>
				fp->clust = clst;			/* Update current cluster */
 800bd9e:	68fb      	ldr	r3, [r7, #12]
 800bda0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800bda2:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 800bda4:	68fb      	ldr	r3, [r7, #12]
 800bda6:	689b      	ldr	r3, [r3, #8]
 800bda8:	2b00      	cmp	r3, #0
 800bdaa:	d102      	bne.n	800bdb2 <f_write+0x122>
 800bdac:	68fb      	ldr	r3, [r7, #12]
 800bdae:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800bdb0:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 800bdb2:	68fb      	ldr	r3, [r7, #12]
 800bdb4:	7d1b      	ldrb	r3, [r3, #20]
 800bdb6:	b25b      	sxtb	r3, r3
 800bdb8:	2b00      	cmp	r3, #0
 800bdba:	da18      	bge.n	800bdee <f_write+0x15e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800bdbc:	693b      	ldr	r3, [r7, #16]
 800bdbe:	7858      	ldrb	r0, [r3, #1]
 800bdc0:	68fb      	ldr	r3, [r7, #12]
 800bdc2:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800bdc6:	68fb      	ldr	r3, [r7, #12]
 800bdc8:	6a1a      	ldr	r2, [r3, #32]
 800bdca:	2301      	movs	r3, #1
 800bdcc:	f7fe f886 	bl	8009edc <disk_write>
 800bdd0:	4603      	mov	r3, r0
 800bdd2:	2b00      	cmp	r3, #0
 800bdd4:	d004      	beq.n	800bde0 <f_write+0x150>
 800bdd6:	68fb      	ldr	r3, [r7, #12]
 800bdd8:	2201      	movs	r2, #1
 800bdda:	755a      	strb	r2, [r3, #21]
 800bddc:	2301      	movs	r3, #1
 800bdde:	e0c8      	b.n	800bf72 <f_write+0x2e2>
				fp->flag &= (BYTE)~FA_DIRTY;
 800bde0:	68fb      	ldr	r3, [r7, #12]
 800bde2:	7d1b      	ldrb	r3, [r3, #20]
 800bde4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800bde8:	b2da      	uxtb	r2, r3
 800bdea:	68fb      	ldr	r3, [r7, #12]
 800bdec:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800bdee:	693a      	ldr	r2, [r7, #16]
 800bdf0:	68fb      	ldr	r3, [r7, #12]
 800bdf2:	69db      	ldr	r3, [r3, #28]
 800bdf4:	4619      	mov	r1, r3
 800bdf6:	4610      	mov	r0, r2
 800bdf8:	f7fe fbfa 	bl	800a5f0 <clust2sect>
 800bdfc:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800bdfe:	697b      	ldr	r3, [r7, #20]
 800be00:	2b00      	cmp	r3, #0
 800be02:	d104      	bne.n	800be0e <f_write+0x17e>
 800be04:	68fb      	ldr	r3, [r7, #12]
 800be06:	2202      	movs	r2, #2
 800be08:	755a      	strb	r2, [r3, #21]
 800be0a:	2302      	movs	r3, #2
 800be0c:	e0b1      	b.n	800bf72 <f_write+0x2e2>
			sect += csect;
 800be0e:	697a      	ldr	r2, [r7, #20]
 800be10:	69bb      	ldr	r3, [r7, #24]
 800be12:	4413      	add	r3, r2
 800be14:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 800be16:	687b      	ldr	r3, [r7, #4]
 800be18:	0a5b      	lsrs	r3, r3, #9
 800be1a:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 800be1c:	6a3b      	ldr	r3, [r7, #32]
 800be1e:	2b00      	cmp	r3, #0
 800be20:	d03c      	beq.n	800be9c <f_write+0x20c>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800be22:	69ba      	ldr	r2, [r7, #24]
 800be24:	6a3b      	ldr	r3, [r7, #32]
 800be26:	4413      	add	r3, r2
 800be28:	693a      	ldr	r2, [r7, #16]
 800be2a:	8952      	ldrh	r2, [r2, #10]
 800be2c:	4293      	cmp	r3, r2
 800be2e:	d905      	bls.n	800be3c <f_write+0x1ac>
					cc = fs->csize - csect;
 800be30:	693b      	ldr	r3, [r7, #16]
 800be32:	895b      	ldrh	r3, [r3, #10]
 800be34:	461a      	mov	r2, r3
 800be36:	69bb      	ldr	r3, [r7, #24]
 800be38:	1ad3      	subs	r3, r2, r3
 800be3a:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800be3c:	693b      	ldr	r3, [r7, #16]
 800be3e:	7858      	ldrb	r0, [r3, #1]
 800be40:	6a3b      	ldr	r3, [r7, #32]
 800be42:	697a      	ldr	r2, [r7, #20]
 800be44:	69f9      	ldr	r1, [r7, #28]
 800be46:	f7fe f849 	bl	8009edc <disk_write>
 800be4a:	4603      	mov	r3, r0
 800be4c:	2b00      	cmp	r3, #0
 800be4e:	d004      	beq.n	800be5a <f_write+0x1ca>
 800be50:	68fb      	ldr	r3, [r7, #12]
 800be52:	2201      	movs	r2, #1
 800be54:	755a      	strb	r2, [r3, #21]
 800be56:	2301      	movs	r3, #1
 800be58:	e08b      	b.n	800bf72 <f_write+0x2e2>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 800be5a:	68fb      	ldr	r3, [r7, #12]
 800be5c:	6a1a      	ldr	r2, [r3, #32]
 800be5e:	697b      	ldr	r3, [r7, #20]
 800be60:	1ad3      	subs	r3, r2, r3
 800be62:	6a3a      	ldr	r2, [r7, #32]
 800be64:	429a      	cmp	r2, r3
 800be66:	d915      	bls.n	800be94 <f_write+0x204>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 800be68:	68fb      	ldr	r3, [r7, #12]
 800be6a:	f103 0030 	add.w	r0, r3, #48	@ 0x30
 800be6e:	68fb      	ldr	r3, [r7, #12]
 800be70:	6a1a      	ldr	r2, [r3, #32]
 800be72:	697b      	ldr	r3, [r7, #20]
 800be74:	1ad3      	subs	r3, r2, r3
 800be76:	025b      	lsls	r3, r3, #9
 800be78:	69fa      	ldr	r2, [r7, #28]
 800be7a:	4413      	add	r3, r2
 800be7c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800be80:	4619      	mov	r1, r3
 800be82:	f7fe f8eb 	bl	800a05c <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 800be86:	68fb      	ldr	r3, [r7, #12]
 800be88:	7d1b      	ldrb	r3, [r3, #20]
 800be8a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800be8e:	b2da      	uxtb	r2, r3
 800be90:	68fb      	ldr	r3, [r7, #12]
 800be92:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 800be94:	6a3b      	ldr	r3, [r7, #32]
 800be96:	025b      	lsls	r3, r3, #9
 800be98:	627b      	str	r3, [r7, #36]	@ 0x24
				continue;
 800be9a:	e03f      	b.n	800bf1c <f_write+0x28c>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800be9c:	68fb      	ldr	r3, [r7, #12]
 800be9e:	6a1b      	ldr	r3, [r3, #32]
 800bea0:	697a      	ldr	r2, [r7, #20]
 800bea2:	429a      	cmp	r2, r3
 800bea4:	d016      	beq.n	800bed4 <f_write+0x244>
				fp->fptr < fp->obj.objsize &&
 800bea6:	68fb      	ldr	r3, [r7, #12]
 800bea8:	699a      	ldr	r2, [r3, #24]
 800beaa:	68fb      	ldr	r3, [r7, #12]
 800beac:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800beae:	429a      	cmp	r2, r3
 800beb0:	d210      	bcs.n	800bed4 <f_write+0x244>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 800beb2:	693b      	ldr	r3, [r7, #16]
 800beb4:	7858      	ldrb	r0, [r3, #1]
 800beb6:	68fb      	ldr	r3, [r7, #12]
 800beb8:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800bebc:	2301      	movs	r3, #1
 800bebe:	697a      	ldr	r2, [r7, #20]
 800bec0:	f7fd ffec 	bl	8009e9c <disk_read>
 800bec4:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 800bec6:	2b00      	cmp	r3, #0
 800bec8:	d004      	beq.n	800bed4 <f_write+0x244>
					ABORT(fs, FR_DISK_ERR);
 800beca:	68fb      	ldr	r3, [r7, #12]
 800becc:	2201      	movs	r2, #1
 800bece:	755a      	strb	r2, [r3, #21]
 800bed0:	2301      	movs	r3, #1
 800bed2:	e04e      	b.n	800bf72 <f_write+0x2e2>
			}
#endif
			fp->sect = sect;
 800bed4:	68fb      	ldr	r3, [r7, #12]
 800bed6:	697a      	ldr	r2, [r7, #20]
 800bed8:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800beda:	68fb      	ldr	r3, [r7, #12]
 800bedc:	699b      	ldr	r3, [r3, #24]
 800bede:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bee2:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 800bee6:	627b      	str	r3, [r7, #36]	@ 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 800bee8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800beea:	687b      	ldr	r3, [r7, #4]
 800beec:	429a      	cmp	r2, r3
 800beee:	d901      	bls.n	800bef4 <f_write+0x264>
 800bef0:	687b      	ldr	r3, [r7, #4]
 800bef2:	627b      	str	r3, [r7, #36]	@ 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 800bef4:	68fb      	ldr	r3, [r7, #12]
 800bef6:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800befa:	68fb      	ldr	r3, [r7, #12]
 800befc:	699b      	ldr	r3, [r3, #24]
 800befe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bf02:	4413      	add	r3, r2
 800bf04:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bf06:	69f9      	ldr	r1, [r7, #28]
 800bf08:	4618      	mov	r0, r3
 800bf0a:	f7fe f8a7 	bl	800a05c <mem_cpy>
		fp->flag |= FA_DIRTY;
 800bf0e:	68fb      	ldr	r3, [r7, #12]
 800bf10:	7d1b      	ldrb	r3, [r3, #20]
 800bf12:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800bf16:	b2da      	uxtb	r2, r3
 800bf18:	68fb      	ldr	r3, [r7, #12]
 800bf1a:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 800bf1c:	69fa      	ldr	r2, [r7, #28]
 800bf1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf20:	4413      	add	r3, r2
 800bf22:	61fb      	str	r3, [r7, #28]
 800bf24:	68fb      	ldr	r3, [r7, #12]
 800bf26:	699a      	ldr	r2, [r3, #24]
 800bf28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf2a:	441a      	add	r2, r3
 800bf2c:	68fb      	ldr	r3, [r7, #12]
 800bf2e:	619a      	str	r2, [r3, #24]
 800bf30:	68fb      	ldr	r3, [r7, #12]
 800bf32:	68da      	ldr	r2, [r3, #12]
 800bf34:	68fb      	ldr	r3, [r7, #12]
 800bf36:	699b      	ldr	r3, [r3, #24]
 800bf38:	429a      	cmp	r2, r3
 800bf3a:	bf38      	it	cc
 800bf3c:	461a      	movcc	r2, r3
 800bf3e:	68fb      	ldr	r3, [r7, #12]
 800bf40:	60da      	str	r2, [r3, #12]
 800bf42:	683b      	ldr	r3, [r7, #0]
 800bf44:	681a      	ldr	r2, [r3, #0]
 800bf46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf48:	441a      	add	r2, r3
 800bf4a:	683b      	ldr	r3, [r7, #0]
 800bf4c:	601a      	str	r2, [r3, #0]
 800bf4e:	687a      	ldr	r2, [r7, #4]
 800bf50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf52:	1ad3      	subs	r3, r2, r3
 800bf54:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 800bf56:	687b      	ldr	r3, [r7, #4]
 800bf58:	2b00      	cmp	r3, #0
 800bf5a:	f47f aed4 	bne.w	800bd06 <f_write+0x76>
 800bf5e:	e000      	b.n	800bf62 <f_write+0x2d2>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800bf60:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 800bf62:	68fb      	ldr	r3, [r7, #12]
 800bf64:	7d1b      	ldrb	r3, [r3, #20]
 800bf66:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bf6a:	b2da      	uxtb	r2, r3
 800bf6c:	68fb      	ldr	r3, [r7, #12]
 800bf6e:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 800bf70:	2300      	movs	r3, #0
}
 800bf72:	4618      	mov	r0, r3
 800bf74:	3730      	adds	r7, #48	@ 0x30
 800bf76:	46bd      	mov	sp, r7
 800bf78:	bd80      	pop	{r7, pc}

0800bf7a <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800bf7a:	b580      	push	{r7, lr}
 800bf7c:	b086      	sub	sp, #24
 800bf7e:	af00      	add	r7, sp, #0
 800bf80:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800bf82:	687b      	ldr	r3, [r7, #4]
 800bf84:	f107 0208 	add.w	r2, r7, #8
 800bf88:	4611      	mov	r1, r2
 800bf8a:	4618      	mov	r0, r3
 800bf8c:	f7ff fc4a 	bl	800b824 <validate>
 800bf90:	4603      	mov	r3, r0
 800bf92:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800bf94:	7dfb      	ldrb	r3, [r7, #23]
 800bf96:	2b00      	cmp	r3, #0
 800bf98:	d168      	bne.n	800c06c <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800bf9a:	687b      	ldr	r3, [r7, #4]
 800bf9c:	7d1b      	ldrb	r3, [r3, #20]
 800bf9e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bfa2:	2b00      	cmp	r3, #0
 800bfa4:	d062      	beq.n	800c06c <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800bfa6:	687b      	ldr	r3, [r7, #4]
 800bfa8:	7d1b      	ldrb	r3, [r3, #20]
 800bfaa:	b25b      	sxtb	r3, r3
 800bfac:	2b00      	cmp	r3, #0
 800bfae:	da15      	bge.n	800bfdc <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800bfb0:	68bb      	ldr	r3, [r7, #8]
 800bfb2:	7858      	ldrb	r0, [r3, #1]
 800bfb4:	687b      	ldr	r3, [r7, #4]
 800bfb6:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800bfba:	687b      	ldr	r3, [r7, #4]
 800bfbc:	6a1a      	ldr	r2, [r3, #32]
 800bfbe:	2301      	movs	r3, #1
 800bfc0:	f7fd ff8c 	bl	8009edc <disk_write>
 800bfc4:	4603      	mov	r3, r0
 800bfc6:	2b00      	cmp	r3, #0
 800bfc8:	d001      	beq.n	800bfce <f_sync+0x54>
 800bfca:	2301      	movs	r3, #1
 800bfcc:	e04f      	b.n	800c06e <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 800bfce:	687b      	ldr	r3, [r7, #4]
 800bfd0:	7d1b      	ldrb	r3, [r3, #20]
 800bfd2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800bfd6:	b2da      	uxtb	r2, r3
 800bfd8:	687b      	ldr	r3, [r7, #4]
 800bfda:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800bfdc:	f7fd f9e2 	bl	80093a4 <get_fattime>
 800bfe0:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800bfe2:	68ba      	ldr	r2, [r7, #8]
 800bfe4:	687b      	ldr	r3, [r7, #4]
 800bfe6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bfe8:	4619      	mov	r1, r3
 800bfea:	4610      	mov	r0, r2
 800bfec:	f7fe fa64 	bl	800a4b8 <move_window>
 800bff0:	4603      	mov	r3, r0
 800bff2:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800bff4:	7dfb      	ldrb	r3, [r7, #23]
 800bff6:	2b00      	cmp	r3, #0
 800bff8:	d138      	bne.n	800c06c <f_sync+0xf2>
					dir = fp->dir_ptr;
 800bffa:	687b      	ldr	r3, [r7, #4]
 800bffc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bffe:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800c000:	68fb      	ldr	r3, [r7, #12]
 800c002:	330b      	adds	r3, #11
 800c004:	781a      	ldrb	r2, [r3, #0]
 800c006:	68fb      	ldr	r3, [r7, #12]
 800c008:	330b      	adds	r3, #11
 800c00a:	f042 0220 	orr.w	r2, r2, #32
 800c00e:	b2d2      	uxtb	r2, r2
 800c010:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800c012:	687b      	ldr	r3, [r7, #4]
 800c014:	6818      	ldr	r0, [r3, #0]
 800c016:	687b      	ldr	r3, [r7, #4]
 800c018:	689b      	ldr	r3, [r3, #8]
 800c01a:	461a      	mov	r2, r3
 800c01c:	68f9      	ldr	r1, [r7, #12]
 800c01e:	f7fe ff6e 	bl	800aefe <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800c022:	68fb      	ldr	r3, [r7, #12]
 800c024:	f103 021c 	add.w	r2, r3, #28
 800c028:	687b      	ldr	r3, [r7, #4]
 800c02a:	68db      	ldr	r3, [r3, #12]
 800c02c:	4619      	mov	r1, r3
 800c02e:	4610      	mov	r0, r2
 800c030:	f7fd ffe8 	bl	800a004 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800c034:	68fb      	ldr	r3, [r7, #12]
 800c036:	3316      	adds	r3, #22
 800c038:	6939      	ldr	r1, [r7, #16]
 800c03a:	4618      	mov	r0, r3
 800c03c:	f7fd ffe2 	bl	800a004 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800c040:	68fb      	ldr	r3, [r7, #12]
 800c042:	3312      	adds	r3, #18
 800c044:	2100      	movs	r1, #0
 800c046:	4618      	mov	r0, r3
 800c048:	f7fd ffc1 	bl	8009fce <st_word>
					fs->wflag = 1;
 800c04c:	68bb      	ldr	r3, [r7, #8]
 800c04e:	2201      	movs	r2, #1
 800c050:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800c052:	68bb      	ldr	r3, [r7, #8]
 800c054:	4618      	mov	r0, r3
 800c056:	f7fe fa5d 	bl	800a514 <sync_fs>
 800c05a:	4603      	mov	r3, r0
 800c05c:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800c05e:	687b      	ldr	r3, [r7, #4]
 800c060:	7d1b      	ldrb	r3, [r3, #20]
 800c062:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c066:	b2da      	uxtb	r2, r3
 800c068:	687b      	ldr	r3, [r7, #4]
 800c06a:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800c06c:	7dfb      	ldrb	r3, [r7, #23]
}
 800c06e:	4618      	mov	r0, r3
 800c070:	3718      	adds	r7, #24
 800c072:	46bd      	mov	sp, r7
 800c074:	bd80      	pop	{r7, pc}

0800c076 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800c076:	b580      	push	{r7, lr}
 800c078:	b084      	sub	sp, #16
 800c07a:	af00      	add	r7, sp, #0
 800c07c:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800c07e:	6878      	ldr	r0, [r7, #4]
 800c080:	f7ff ff7b 	bl	800bf7a <f_sync>
 800c084:	4603      	mov	r3, r0
 800c086:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800c088:	7bfb      	ldrb	r3, [r7, #15]
 800c08a:	2b00      	cmp	r3, #0
 800c08c:	d118      	bne.n	800c0c0 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800c08e:	687b      	ldr	r3, [r7, #4]
 800c090:	f107 0208 	add.w	r2, r7, #8
 800c094:	4611      	mov	r1, r2
 800c096:	4618      	mov	r0, r3
 800c098:	f7ff fbc4 	bl	800b824 <validate>
 800c09c:	4603      	mov	r3, r0
 800c09e:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800c0a0:	7bfb      	ldrb	r3, [r7, #15]
 800c0a2:	2b00      	cmp	r3, #0
 800c0a4:	d10c      	bne.n	800c0c0 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800c0a6:	687b      	ldr	r3, [r7, #4]
 800c0a8:	691b      	ldr	r3, [r3, #16]
 800c0aa:	4618      	mov	r0, r3
 800c0ac:	f7fe f960 	bl	800a370 <dec_lock>
 800c0b0:	4603      	mov	r3, r0
 800c0b2:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800c0b4:	7bfb      	ldrb	r3, [r7, #15]
 800c0b6:	2b00      	cmp	r3, #0
 800c0b8:	d102      	bne.n	800c0c0 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800c0ba:	687b      	ldr	r3, [r7, #4]
 800c0bc:	2200      	movs	r2, #0
 800c0be:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 800c0c0:	7bfb      	ldrb	r3, [r7, #15]
}
 800c0c2:	4618      	mov	r0, r3
 800c0c4:	3710      	adds	r7, #16
 800c0c6:	46bd      	mov	sp, r7
 800c0c8:	bd80      	pop	{r7, pc}
	...

0800c0cc <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800c0cc:	b480      	push	{r7}
 800c0ce:	b087      	sub	sp, #28
 800c0d0:	af00      	add	r7, sp, #0
 800c0d2:	60f8      	str	r0, [r7, #12]
 800c0d4:	60b9      	str	r1, [r7, #8]
 800c0d6:	4613      	mov	r3, r2
 800c0d8:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800c0da:	2301      	movs	r3, #1
 800c0dc:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800c0de:	2300      	movs	r3, #0
 800c0e0:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800c0e2:	4b1f      	ldr	r3, [pc, #124]	@ (800c160 <FATFS_LinkDriverEx+0x94>)
 800c0e4:	7a5b      	ldrb	r3, [r3, #9]
 800c0e6:	b2db      	uxtb	r3, r3
 800c0e8:	2b00      	cmp	r3, #0
 800c0ea:	d131      	bne.n	800c150 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800c0ec:	4b1c      	ldr	r3, [pc, #112]	@ (800c160 <FATFS_LinkDriverEx+0x94>)
 800c0ee:	7a5b      	ldrb	r3, [r3, #9]
 800c0f0:	b2db      	uxtb	r3, r3
 800c0f2:	461a      	mov	r2, r3
 800c0f4:	4b1a      	ldr	r3, [pc, #104]	@ (800c160 <FATFS_LinkDriverEx+0x94>)
 800c0f6:	2100      	movs	r1, #0
 800c0f8:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800c0fa:	4b19      	ldr	r3, [pc, #100]	@ (800c160 <FATFS_LinkDriverEx+0x94>)
 800c0fc:	7a5b      	ldrb	r3, [r3, #9]
 800c0fe:	b2db      	uxtb	r3, r3
 800c100:	4a17      	ldr	r2, [pc, #92]	@ (800c160 <FATFS_LinkDriverEx+0x94>)
 800c102:	009b      	lsls	r3, r3, #2
 800c104:	4413      	add	r3, r2
 800c106:	68fa      	ldr	r2, [r7, #12]
 800c108:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800c10a:	4b15      	ldr	r3, [pc, #84]	@ (800c160 <FATFS_LinkDriverEx+0x94>)
 800c10c:	7a5b      	ldrb	r3, [r3, #9]
 800c10e:	b2db      	uxtb	r3, r3
 800c110:	461a      	mov	r2, r3
 800c112:	4b13      	ldr	r3, [pc, #76]	@ (800c160 <FATFS_LinkDriverEx+0x94>)
 800c114:	4413      	add	r3, r2
 800c116:	79fa      	ldrb	r2, [r7, #7]
 800c118:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800c11a:	4b11      	ldr	r3, [pc, #68]	@ (800c160 <FATFS_LinkDriverEx+0x94>)
 800c11c:	7a5b      	ldrb	r3, [r3, #9]
 800c11e:	b2db      	uxtb	r3, r3
 800c120:	1c5a      	adds	r2, r3, #1
 800c122:	b2d1      	uxtb	r1, r2
 800c124:	4a0e      	ldr	r2, [pc, #56]	@ (800c160 <FATFS_LinkDriverEx+0x94>)
 800c126:	7251      	strb	r1, [r2, #9]
 800c128:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800c12a:	7dbb      	ldrb	r3, [r7, #22]
 800c12c:	3330      	adds	r3, #48	@ 0x30
 800c12e:	b2da      	uxtb	r2, r3
 800c130:	68bb      	ldr	r3, [r7, #8]
 800c132:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800c134:	68bb      	ldr	r3, [r7, #8]
 800c136:	3301      	adds	r3, #1
 800c138:	223a      	movs	r2, #58	@ 0x3a
 800c13a:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800c13c:	68bb      	ldr	r3, [r7, #8]
 800c13e:	3302      	adds	r3, #2
 800c140:	222f      	movs	r2, #47	@ 0x2f
 800c142:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800c144:	68bb      	ldr	r3, [r7, #8]
 800c146:	3303      	adds	r3, #3
 800c148:	2200      	movs	r2, #0
 800c14a:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800c14c:	2300      	movs	r3, #0
 800c14e:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800c150:	7dfb      	ldrb	r3, [r7, #23]
}
 800c152:	4618      	mov	r0, r3
 800c154:	371c      	adds	r7, #28
 800c156:	46bd      	mov	sp, r7
 800c158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c15c:	4770      	bx	lr
 800c15e:	bf00      	nop
 800c160:	20040978 	.word	0x20040978

0800c164 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800c164:	b580      	push	{r7, lr}
 800c166:	b082      	sub	sp, #8
 800c168:	af00      	add	r7, sp, #0
 800c16a:	6078      	str	r0, [r7, #4]
 800c16c:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800c16e:	2200      	movs	r2, #0
 800c170:	6839      	ldr	r1, [r7, #0]
 800c172:	6878      	ldr	r0, [r7, #4]
 800c174:	f7ff ffaa 	bl	800c0cc <FATFS_LinkDriverEx>
 800c178:	4603      	mov	r3, r0
}
 800c17a:	4618      	mov	r0, r3
 800c17c:	3708      	adds	r7, #8
 800c17e:	46bd      	mov	sp, r7
 800c180:	bd80      	pop	{r7, pc}
	...

0800c184 <rand>:
 800c184:	4b16      	ldr	r3, [pc, #88]	@ (800c1e0 <rand+0x5c>)
 800c186:	b510      	push	{r4, lr}
 800c188:	681c      	ldr	r4, [r3, #0]
 800c18a:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800c18c:	b9b3      	cbnz	r3, 800c1bc <rand+0x38>
 800c18e:	2018      	movs	r0, #24
 800c190:	f001 fcfc 	bl	800db8c <malloc>
 800c194:	4602      	mov	r2, r0
 800c196:	6320      	str	r0, [r4, #48]	@ 0x30
 800c198:	b920      	cbnz	r0, 800c1a4 <rand+0x20>
 800c19a:	4b12      	ldr	r3, [pc, #72]	@ (800c1e4 <rand+0x60>)
 800c19c:	4812      	ldr	r0, [pc, #72]	@ (800c1e8 <rand+0x64>)
 800c19e:	2152      	movs	r1, #82	@ 0x52
 800c1a0:	f000 fe3e 	bl	800ce20 <__assert_func>
 800c1a4:	4911      	ldr	r1, [pc, #68]	@ (800c1ec <rand+0x68>)
 800c1a6:	4b12      	ldr	r3, [pc, #72]	@ (800c1f0 <rand+0x6c>)
 800c1a8:	e9c0 1300 	strd	r1, r3, [r0]
 800c1ac:	4b11      	ldr	r3, [pc, #68]	@ (800c1f4 <rand+0x70>)
 800c1ae:	6083      	str	r3, [r0, #8]
 800c1b0:	230b      	movs	r3, #11
 800c1b2:	8183      	strh	r3, [r0, #12]
 800c1b4:	2100      	movs	r1, #0
 800c1b6:	2001      	movs	r0, #1
 800c1b8:	e9c2 0104 	strd	r0, r1, [r2, #16]
 800c1bc:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800c1be:	480e      	ldr	r0, [pc, #56]	@ (800c1f8 <rand+0x74>)
 800c1c0:	690b      	ldr	r3, [r1, #16]
 800c1c2:	694c      	ldr	r4, [r1, #20]
 800c1c4:	4a0d      	ldr	r2, [pc, #52]	@ (800c1fc <rand+0x78>)
 800c1c6:	4358      	muls	r0, r3
 800c1c8:	fb02 0004 	mla	r0, r2, r4, r0
 800c1cc:	fba3 3202 	umull	r3, r2, r3, r2
 800c1d0:	3301      	adds	r3, #1
 800c1d2:	eb40 0002 	adc.w	r0, r0, r2
 800c1d6:	e9c1 3004 	strd	r3, r0, [r1, #16]
 800c1da:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 800c1de:	bd10      	pop	{r4, pc}
 800c1e0:	200400c8 	.word	0x200400c8
 800c1e4:	08077c0c 	.word	0x08077c0c
 800c1e8:	08077c23 	.word	0x08077c23
 800c1ec:	abcd330e 	.word	0xabcd330e
 800c1f0:	e66d1234 	.word	0xe66d1234
 800c1f4:	0005deec 	.word	0x0005deec
 800c1f8:	5851f42d 	.word	0x5851f42d
 800c1fc:	4c957f2d 	.word	0x4c957f2d

0800c200 <__cvt>:
 800c200:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c204:	ec57 6b10 	vmov	r6, r7, d0
 800c208:	2f00      	cmp	r7, #0
 800c20a:	460c      	mov	r4, r1
 800c20c:	4619      	mov	r1, r3
 800c20e:	463b      	mov	r3, r7
 800c210:	bfbb      	ittet	lt
 800c212:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800c216:	461f      	movlt	r7, r3
 800c218:	2300      	movge	r3, #0
 800c21a:	232d      	movlt	r3, #45	@ 0x2d
 800c21c:	700b      	strb	r3, [r1, #0]
 800c21e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c220:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800c224:	4691      	mov	r9, r2
 800c226:	f023 0820 	bic.w	r8, r3, #32
 800c22a:	bfbc      	itt	lt
 800c22c:	4632      	movlt	r2, r6
 800c22e:	4616      	movlt	r6, r2
 800c230:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800c234:	d005      	beq.n	800c242 <__cvt+0x42>
 800c236:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800c23a:	d100      	bne.n	800c23e <__cvt+0x3e>
 800c23c:	3401      	adds	r4, #1
 800c23e:	2102      	movs	r1, #2
 800c240:	e000      	b.n	800c244 <__cvt+0x44>
 800c242:	2103      	movs	r1, #3
 800c244:	ab03      	add	r3, sp, #12
 800c246:	9301      	str	r3, [sp, #4]
 800c248:	ab02      	add	r3, sp, #8
 800c24a:	9300      	str	r3, [sp, #0]
 800c24c:	ec47 6b10 	vmov	d0, r6, r7
 800c250:	4653      	mov	r3, sl
 800c252:	4622      	mov	r2, r4
 800c254:	f000 fe8c 	bl	800cf70 <_dtoa_r>
 800c258:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800c25c:	4605      	mov	r5, r0
 800c25e:	d119      	bne.n	800c294 <__cvt+0x94>
 800c260:	f019 0f01 	tst.w	r9, #1
 800c264:	d00e      	beq.n	800c284 <__cvt+0x84>
 800c266:	eb00 0904 	add.w	r9, r0, r4
 800c26a:	2200      	movs	r2, #0
 800c26c:	2300      	movs	r3, #0
 800c26e:	4630      	mov	r0, r6
 800c270:	4639      	mov	r1, r7
 800c272:	f7f4 fc41 	bl	8000af8 <__aeabi_dcmpeq>
 800c276:	b108      	cbz	r0, 800c27c <__cvt+0x7c>
 800c278:	f8cd 900c 	str.w	r9, [sp, #12]
 800c27c:	2230      	movs	r2, #48	@ 0x30
 800c27e:	9b03      	ldr	r3, [sp, #12]
 800c280:	454b      	cmp	r3, r9
 800c282:	d31e      	bcc.n	800c2c2 <__cvt+0xc2>
 800c284:	9b03      	ldr	r3, [sp, #12]
 800c286:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c288:	1b5b      	subs	r3, r3, r5
 800c28a:	4628      	mov	r0, r5
 800c28c:	6013      	str	r3, [r2, #0]
 800c28e:	b004      	add	sp, #16
 800c290:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c294:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800c298:	eb00 0904 	add.w	r9, r0, r4
 800c29c:	d1e5      	bne.n	800c26a <__cvt+0x6a>
 800c29e:	7803      	ldrb	r3, [r0, #0]
 800c2a0:	2b30      	cmp	r3, #48	@ 0x30
 800c2a2:	d10a      	bne.n	800c2ba <__cvt+0xba>
 800c2a4:	2200      	movs	r2, #0
 800c2a6:	2300      	movs	r3, #0
 800c2a8:	4630      	mov	r0, r6
 800c2aa:	4639      	mov	r1, r7
 800c2ac:	f7f4 fc24 	bl	8000af8 <__aeabi_dcmpeq>
 800c2b0:	b918      	cbnz	r0, 800c2ba <__cvt+0xba>
 800c2b2:	f1c4 0401 	rsb	r4, r4, #1
 800c2b6:	f8ca 4000 	str.w	r4, [sl]
 800c2ba:	f8da 3000 	ldr.w	r3, [sl]
 800c2be:	4499      	add	r9, r3
 800c2c0:	e7d3      	b.n	800c26a <__cvt+0x6a>
 800c2c2:	1c59      	adds	r1, r3, #1
 800c2c4:	9103      	str	r1, [sp, #12]
 800c2c6:	701a      	strb	r2, [r3, #0]
 800c2c8:	e7d9      	b.n	800c27e <__cvt+0x7e>

0800c2ca <__exponent>:
 800c2ca:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c2cc:	2900      	cmp	r1, #0
 800c2ce:	bfba      	itte	lt
 800c2d0:	4249      	neglt	r1, r1
 800c2d2:	232d      	movlt	r3, #45	@ 0x2d
 800c2d4:	232b      	movge	r3, #43	@ 0x2b
 800c2d6:	2909      	cmp	r1, #9
 800c2d8:	7002      	strb	r2, [r0, #0]
 800c2da:	7043      	strb	r3, [r0, #1]
 800c2dc:	dd29      	ble.n	800c332 <__exponent+0x68>
 800c2de:	f10d 0307 	add.w	r3, sp, #7
 800c2e2:	461d      	mov	r5, r3
 800c2e4:	270a      	movs	r7, #10
 800c2e6:	461a      	mov	r2, r3
 800c2e8:	fbb1 f6f7 	udiv	r6, r1, r7
 800c2ec:	fb07 1416 	mls	r4, r7, r6, r1
 800c2f0:	3430      	adds	r4, #48	@ 0x30
 800c2f2:	f802 4c01 	strb.w	r4, [r2, #-1]
 800c2f6:	460c      	mov	r4, r1
 800c2f8:	2c63      	cmp	r4, #99	@ 0x63
 800c2fa:	f103 33ff 	add.w	r3, r3, #4294967295
 800c2fe:	4631      	mov	r1, r6
 800c300:	dcf1      	bgt.n	800c2e6 <__exponent+0x1c>
 800c302:	3130      	adds	r1, #48	@ 0x30
 800c304:	1e94      	subs	r4, r2, #2
 800c306:	f803 1c01 	strb.w	r1, [r3, #-1]
 800c30a:	1c41      	adds	r1, r0, #1
 800c30c:	4623      	mov	r3, r4
 800c30e:	42ab      	cmp	r3, r5
 800c310:	d30a      	bcc.n	800c328 <__exponent+0x5e>
 800c312:	f10d 0309 	add.w	r3, sp, #9
 800c316:	1a9b      	subs	r3, r3, r2
 800c318:	42ac      	cmp	r4, r5
 800c31a:	bf88      	it	hi
 800c31c:	2300      	movhi	r3, #0
 800c31e:	3302      	adds	r3, #2
 800c320:	4403      	add	r3, r0
 800c322:	1a18      	subs	r0, r3, r0
 800c324:	b003      	add	sp, #12
 800c326:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c328:	f813 6b01 	ldrb.w	r6, [r3], #1
 800c32c:	f801 6f01 	strb.w	r6, [r1, #1]!
 800c330:	e7ed      	b.n	800c30e <__exponent+0x44>
 800c332:	2330      	movs	r3, #48	@ 0x30
 800c334:	3130      	adds	r1, #48	@ 0x30
 800c336:	7083      	strb	r3, [r0, #2]
 800c338:	70c1      	strb	r1, [r0, #3]
 800c33a:	1d03      	adds	r3, r0, #4
 800c33c:	e7f1      	b.n	800c322 <__exponent+0x58>
	...

0800c340 <_printf_float>:
 800c340:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c344:	b08d      	sub	sp, #52	@ 0x34
 800c346:	460c      	mov	r4, r1
 800c348:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800c34c:	4616      	mov	r6, r2
 800c34e:	461f      	mov	r7, r3
 800c350:	4605      	mov	r5, r0
 800c352:	f000 fced 	bl	800cd30 <_localeconv_r>
 800c356:	6803      	ldr	r3, [r0, #0]
 800c358:	9304      	str	r3, [sp, #16]
 800c35a:	4618      	mov	r0, r3
 800c35c:	f7f3 ffa0 	bl	80002a0 <strlen>
 800c360:	2300      	movs	r3, #0
 800c362:	930a      	str	r3, [sp, #40]	@ 0x28
 800c364:	f8d8 3000 	ldr.w	r3, [r8]
 800c368:	9005      	str	r0, [sp, #20]
 800c36a:	3307      	adds	r3, #7
 800c36c:	f023 0307 	bic.w	r3, r3, #7
 800c370:	f103 0208 	add.w	r2, r3, #8
 800c374:	f894 a018 	ldrb.w	sl, [r4, #24]
 800c378:	f8d4 b000 	ldr.w	fp, [r4]
 800c37c:	f8c8 2000 	str.w	r2, [r8]
 800c380:	e9d3 8900 	ldrd	r8, r9, [r3]
 800c384:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800c388:	9307      	str	r3, [sp, #28]
 800c38a:	f8cd 8018 	str.w	r8, [sp, #24]
 800c38e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800c392:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c396:	4b9c      	ldr	r3, [pc, #624]	@ (800c608 <_printf_float+0x2c8>)
 800c398:	f04f 32ff 	mov.w	r2, #4294967295
 800c39c:	f7f4 fbde 	bl	8000b5c <__aeabi_dcmpun>
 800c3a0:	bb70      	cbnz	r0, 800c400 <_printf_float+0xc0>
 800c3a2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c3a6:	4b98      	ldr	r3, [pc, #608]	@ (800c608 <_printf_float+0x2c8>)
 800c3a8:	f04f 32ff 	mov.w	r2, #4294967295
 800c3ac:	f7f4 fbb8 	bl	8000b20 <__aeabi_dcmple>
 800c3b0:	bb30      	cbnz	r0, 800c400 <_printf_float+0xc0>
 800c3b2:	2200      	movs	r2, #0
 800c3b4:	2300      	movs	r3, #0
 800c3b6:	4640      	mov	r0, r8
 800c3b8:	4649      	mov	r1, r9
 800c3ba:	f7f4 fba7 	bl	8000b0c <__aeabi_dcmplt>
 800c3be:	b110      	cbz	r0, 800c3c6 <_printf_float+0x86>
 800c3c0:	232d      	movs	r3, #45	@ 0x2d
 800c3c2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c3c6:	4a91      	ldr	r2, [pc, #580]	@ (800c60c <_printf_float+0x2cc>)
 800c3c8:	4b91      	ldr	r3, [pc, #580]	@ (800c610 <_printf_float+0x2d0>)
 800c3ca:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800c3ce:	bf94      	ite	ls
 800c3d0:	4690      	movls	r8, r2
 800c3d2:	4698      	movhi	r8, r3
 800c3d4:	2303      	movs	r3, #3
 800c3d6:	6123      	str	r3, [r4, #16]
 800c3d8:	f02b 0304 	bic.w	r3, fp, #4
 800c3dc:	6023      	str	r3, [r4, #0]
 800c3de:	f04f 0900 	mov.w	r9, #0
 800c3e2:	9700      	str	r7, [sp, #0]
 800c3e4:	4633      	mov	r3, r6
 800c3e6:	aa0b      	add	r2, sp, #44	@ 0x2c
 800c3e8:	4621      	mov	r1, r4
 800c3ea:	4628      	mov	r0, r5
 800c3ec:	f000 f9d2 	bl	800c794 <_printf_common>
 800c3f0:	3001      	adds	r0, #1
 800c3f2:	f040 808d 	bne.w	800c510 <_printf_float+0x1d0>
 800c3f6:	f04f 30ff 	mov.w	r0, #4294967295
 800c3fa:	b00d      	add	sp, #52	@ 0x34
 800c3fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c400:	4642      	mov	r2, r8
 800c402:	464b      	mov	r3, r9
 800c404:	4640      	mov	r0, r8
 800c406:	4649      	mov	r1, r9
 800c408:	f7f4 fba8 	bl	8000b5c <__aeabi_dcmpun>
 800c40c:	b140      	cbz	r0, 800c420 <_printf_float+0xe0>
 800c40e:	464b      	mov	r3, r9
 800c410:	2b00      	cmp	r3, #0
 800c412:	bfbc      	itt	lt
 800c414:	232d      	movlt	r3, #45	@ 0x2d
 800c416:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800c41a:	4a7e      	ldr	r2, [pc, #504]	@ (800c614 <_printf_float+0x2d4>)
 800c41c:	4b7e      	ldr	r3, [pc, #504]	@ (800c618 <_printf_float+0x2d8>)
 800c41e:	e7d4      	b.n	800c3ca <_printf_float+0x8a>
 800c420:	6863      	ldr	r3, [r4, #4]
 800c422:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800c426:	9206      	str	r2, [sp, #24]
 800c428:	1c5a      	adds	r2, r3, #1
 800c42a:	d13b      	bne.n	800c4a4 <_printf_float+0x164>
 800c42c:	2306      	movs	r3, #6
 800c42e:	6063      	str	r3, [r4, #4]
 800c430:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800c434:	2300      	movs	r3, #0
 800c436:	6022      	str	r2, [r4, #0]
 800c438:	9303      	str	r3, [sp, #12]
 800c43a:	ab0a      	add	r3, sp, #40	@ 0x28
 800c43c:	e9cd a301 	strd	sl, r3, [sp, #4]
 800c440:	ab09      	add	r3, sp, #36	@ 0x24
 800c442:	9300      	str	r3, [sp, #0]
 800c444:	6861      	ldr	r1, [r4, #4]
 800c446:	ec49 8b10 	vmov	d0, r8, r9
 800c44a:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800c44e:	4628      	mov	r0, r5
 800c450:	f7ff fed6 	bl	800c200 <__cvt>
 800c454:	9b06      	ldr	r3, [sp, #24]
 800c456:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c458:	2b47      	cmp	r3, #71	@ 0x47
 800c45a:	4680      	mov	r8, r0
 800c45c:	d129      	bne.n	800c4b2 <_printf_float+0x172>
 800c45e:	1cc8      	adds	r0, r1, #3
 800c460:	db02      	blt.n	800c468 <_printf_float+0x128>
 800c462:	6863      	ldr	r3, [r4, #4]
 800c464:	4299      	cmp	r1, r3
 800c466:	dd41      	ble.n	800c4ec <_printf_float+0x1ac>
 800c468:	f1aa 0a02 	sub.w	sl, sl, #2
 800c46c:	fa5f fa8a 	uxtb.w	sl, sl
 800c470:	3901      	subs	r1, #1
 800c472:	4652      	mov	r2, sl
 800c474:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800c478:	9109      	str	r1, [sp, #36]	@ 0x24
 800c47a:	f7ff ff26 	bl	800c2ca <__exponent>
 800c47e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c480:	1813      	adds	r3, r2, r0
 800c482:	2a01      	cmp	r2, #1
 800c484:	4681      	mov	r9, r0
 800c486:	6123      	str	r3, [r4, #16]
 800c488:	dc02      	bgt.n	800c490 <_printf_float+0x150>
 800c48a:	6822      	ldr	r2, [r4, #0]
 800c48c:	07d2      	lsls	r2, r2, #31
 800c48e:	d501      	bpl.n	800c494 <_printf_float+0x154>
 800c490:	3301      	adds	r3, #1
 800c492:	6123      	str	r3, [r4, #16]
 800c494:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800c498:	2b00      	cmp	r3, #0
 800c49a:	d0a2      	beq.n	800c3e2 <_printf_float+0xa2>
 800c49c:	232d      	movs	r3, #45	@ 0x2d
 800c49e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c4a2:	e79e      	b.n	800c3e2 <_printf_float+0xa2>
 800c4a4:	9a06      	ldr	r2, [sp, #24]
 800c4a6:	2a47      	cmp	r2, #71	@ 0x47
 800c4a8:	d1c2      	bne.n	800c430 <_printf_float+0xf0>
 800c4aa:	2b00      	cmp	r3, #0
 800c4ac:	d1c0      	bne.n	800c430 <_printf_float+0xf0>
 800c4ae:	2301      	movs	r3, #1
 800c4b0:	e7bd      	b.n	800c42e <_printf_float+0xee>
 800c4b2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800c4b6:	d9db      	bls.n	800c470 <_printf_float+0x130>
 800c4b8:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800c4bc:	d118      	bne.n	800c4f0 <_printf_float+0x1b0>
 800c4be:	2900      	cmp	r1, #0
 800c4c0:	6863      	ldr	r3, [r4, #4]
 800c4c2:	dd0b      	ble.n	800c4dc <_printf_float+0x19c>
 800c4c4:	6121      	str	r1, [r4, #16]
 800c4c6:	b913      	cbnz	r3, 800c4ce <_printf_float+0x18e>
 800c4c8:	6822      	ldr	r2, [r4, #0]
 800c4ca:	07d0      	lsls	r0, r2, #31
 800c4cc:	d502      	bpl.n	800c4d4 <_printf_float+0x194>
 800c4ce:	3301      	adds	r3, #1
 800c4d0:	440b      	add	r3, r1
 800c4d2:	6123      	str	r3, [r4, #16]
 800c4d4:	65a1      	str	r1, [r4, #88]	@ 0x58
 800c4d6:	f04f 0900 	mov.w	r9, #0
 800c4da:	e7db      	b.n	800c494 <_printf_float+0x154>
 800c4dc:	b913      	cbnz	r3, 800c4e4 <_printf_float+0x1a4>
 800c4de:	6822      	ldr	r2, [r4, #0]
 800c4e0:	07d2      	lsls	r2, r2, #31
 800c4e2:	d501      	bpl.n	800c4e8 <_printf_float+0x1a8>
 800c4e4:	3302      	adds	r3, #2
 800c4e6:	e7f4      	b.n	800c4d2 <_printf_float+0x192>
 800c4e8:	2301      	movs	r3, #1
 800c4ea:	e7f2      	b.n	800c4d2 <_printf_float+0x192>
 800c4ec:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800c4f0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c4f2:	4299      	cmp	r1, r3
 800c4f4:	db05      	blt.n	800c502 <_printf_float+0x1c2>
 800c4f6:	6823      	ldr	r3, [r4, #0]
 800c4f8:	6121      	str	r1, [r4, #16]
 800c4fa:	07d8      	lsls	r0, r3, #31
 800c4fc:	d5ea      	bpl.n	800c4d4 <_printf_float+0x194>
 800c4fe:	1c4b      	adds	r3, r1, #1
 800c500:	e7e7      	b.n	800c4d2 <_printf_float+0x192>
 800c502:	2900      	cmp	r1, #0
 800c504:	bfd4      	ite	le
 800c506:	f1c1 0202 	rsble	r2, r1, #2
 800c50a:	2201      	movgt	r2, #1
 800c50c:	4413      	add	r3, r2
 800c50e:	e7e0      	b.n	800c4d2 <_printf_float+0x192>
 800c510:	6823      	ldr	r3, [r4, #0]
 800c512:	055a      	lsls	r2, r3, #21
 800c514:	d407      	bmi.n	800c526 <_printf_float+0x1e6>
 800c516:	6923      	ldr	r3, [r4, #16]
 800c518:	4642      	mov	r2, r8
 800c51a:	4631      	mov	r1, r6
 800c51c:	4628      	mov	r0, r5
 800c51e:	47b8      	blx	r7
 800c520:	3001      	adds	r0, #1
 800c522:	d12b      	bne.n	800c57c <_printf_float+0x23c>
 800c524:	e767      	b.n	800c3f6 <_printf_float+0xb6>
 800c526:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800c52a:	f240 80dd 	bls.w	800c6e8 <_printf_float+0x3a8>
 800c52e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800c532:	2200      	movs	r2, #0
 800c534:	2300      	movs	r3, #0
 800c536:	f7f4 fadf 	bl	8000af8 <__aeabi_dcmpeq>
 800c53a:	2800      	cmp	r0, #0
 800c53c:	d033      	beq.n	800c5a6 <_printf_float+0x266>
 800c53e:	4a37      	ldr	r2, [pc, #220]	@ (800c61c <_printf_float+0x2dc>)
 800c540:	2301      	movs	r3, #1
 800c542:	4631      	mov	r1, r6
 800c544:	4628      	mov	r0, r5
 800c546:	47b8      	blx	r7
 800c548:	3001      	adds	r0, #1
 800c54a:	f43f af54 	beq.w	800c3f6 <_printf_float+0xb6>
 800c54e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800c552:	4543      	cmp	r3, r8
 800c554:	db02      	blt.n	800c55c <_printf_float+0x21c>
 800c556:	6823      	ldr	r3, [r4, #0]
 800c558:	07d8      	lsls	r0, r3, #31
 800c55a:	d50f      	bpl.n	800c57c <_printf_float+0x23c>
 800c55c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c560:	4631      	mov	r1, r6
 800c562:	4628      	mov	r0, r5
 800c564:	47b8      	blx	r7
 800c566:	3001      	adds	r0, #1
 800c568:	f43f af45 	beq.w	800c3f6 <_printf_float+0xb6>
 800c56c:	f04f 0900 	mov.w	r9, #0
 800c570:	f108 38ff 	add.w	r8, r8, #4294967295
 800c574:	f104 0a1a 	add.w	sl, r4, #26
 800c578:	45c8      	cmp	r8, r9
 800c57a:	dc09      	bgt.n	800c590 <_printf_float+0x250>
 800c57c:	6823      	ldr	r3, [r4, #0]
 800c57e:	079b      	lsls	r3, r3, #30
 800c580:	f100 8103 	bmi.w	800c78a <_printf_float+0x44a>
 800c584:	68e0      	ldr	r0, [r4, #12]
 800c586:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c588:	4298      	cmp	r0, r3
 800c58a:	bfb8      	it	lt
 800c58c:	4618      	movlt	r0, r3
 800c58e:	e734      	b.n	800c3fa <_printf_float+0xba>
 800c590:	2301      	movs	r3, #1
 800c592:	4652      	mov	r2, sl
 800c594:	4631      	mov	r1, r6
 800c596:	4628      	mov	r0, r5
 800c598:	47b8      	blx	r7
 800c59a:	3001      	adds	r0, #1
 800c59c:	f43f af2b 	beq.w	800c3f6 <_printf_float+0xb6>
 800c5a0:	f109 0901 	add.w	r9, r9, #1
 800c5a4:	e7e8      	b.n	800c578 <_printf_float+0x238>
 800c5a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c5a8:	2b00      	cmp	r3, #0
 800c5aa:	dc39      	bgt.n	800c620 <_printf_float+0x2e0>
 800c5ac:	4a1b      	ldr	r2, [pc, #108]	@ (800c61c <_printf_float+0x2dc>)
 800c5ae:	2301      	movs	r3, #1
 800c5b0:	4631      	mov	r1, r6
 800c5b2:	4628      	mov	r0, r5
 800c5b4:	47b8      	blx	r7
 800c5b6:	3001      	adds	r0, #1
 800c5b8:	f43f af1d 	beq.w	800c3f6 <_printf_float+0xb6>
 800c5bc:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800c5c0:	ea59 0303 	orrs.w	r3, r9, r3
 800c5c4:	d102      	bne.n	800c5cc <_printf_float+0x28c>
 800c5c6:	6823      	ldr	r3, [r4, #0]
 800c5c8:	07d9      	lsls	r1, r3, #31
 800c5ca:	d5d7      	bpl.n	800c57c <_printf_float+0x23c>
 800c5cc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c5d0:	4631      	mov	r1, r6
 800c5d2:	4628      	mov	r0, r5
 800c5d4:	47b8      	blx	r7
 800c5d6:	3001      	adds	r0, #1
 800c5d8:	f43f af0d 	beq.w	800c3f6 <_printf_float+0xb6>
 800c5dc:	f04f 0a00 	mov.w	sl, #0
 800c5e0:	f104 0b1a 	add.w	fp, r4, #26
 800c5e4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c5e6:	425b      	negs	r3, r3
 800c5e8:	4553      	cmp	r3, sl
 800c5ea:	dc01      	bgt.n	800c5f0 <_printf_float+0x2b0>
 800c5ec:	464b      	mov	r3, r9
 800c5ee:	e793      	b.n	800c518 <_printf_float+0x1d8>
 800c5f0:	2301      	movs	r3, #1
 800c5f2:	465a      	mov	r2, fp
 800c5f4:	4631      	mov	r1, r6
 800c5f6:	4628      	mov	r0, r5
 800c5f8:	47b8      	blx	r7
 800c5fa:	3001      	adds	r0, #1
 800c5fc:	f43f aefb 	beq.w	800c3f6 <_printf_float+0xb6>
 800c600:	f10a 0a01 	add.w	sl, sl, #1
 800c604:	e7ee      	b.n	800c5e4 <_printf_float+0x2a4>
 800c606:	bf00      	nop
 800c608:	7fefffff 	.word	0x7fefffff
 800c60c:	08077c7b 	.word	0x08077c7b
 800c610:	08077c7f 	.word	0x08077c7f
 800c614:	08077c83 	.word	0x08077c83
 800c618:	08077c87 	.word	0x08077c87
 800c61c:	08077c8b 	.word	0x08077c8b
 800c620:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800c622:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800c626:	4553      	cmp	r3, sl
 800c628:	bfa8      	it	ge
 800c62a:	4653      	movge	r3, sl
 800c62c:	2b00      	cmp	r3, #0
 800c62e:	4699      	mov	r9, r3
 800c630:	dc36      	bgt.n	800c6a0 <_printf_float+0x360>
 800c632:	f04f 0b00 	mov.w	fp, #0
 800c636:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c63a:	f104 021a 	add.w	r2, r4, #26
 800c63e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800c640:	9306      	str	r3, [sp, #24]
 800c642:	eba3 0309 	sub.w	r3, r3, r9
 800c646:	455b      	cmp	r3, fp
 800c648:	dc31      	bgt.n	800c6ae <_printf_float+0x36e>
 800c64a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c64c:	459a      	cmp	sl, r3
 800c64e:	dc3a      	bgt.n	800c6c6 <_printf_float+0x386>
 800c650:	6823      	ldr	r3, [r4, #0]
 800c652:	07da      	lsls	r2, r3, #31
 800c654:	d437      	bmi.n	800c6c6 <_printf_float+0x386>
 800c656:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c658:	ebaa 0903 	sub.w	r9, sl, r3
 800c65c:	9b06      	ldr	r3, [sp, #24]
 800c65e:	ebaa 0303 	sub.w	r3, sl, r3
 800c662:	4599      	cmp	r9, r3
 800c664:	bfa8      	it	ge
 800c666:	4699      	movge	r9, r3
 800c668:	f1b9 0f00 	cmp.w	r9, #0
 800c66c:	dc33      	bgt.n	800c6d6 <_printf_float+0x396>
 800c66e:	f04f 0800 	mov.w	r8, #0
 800c672:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c676:	f104 0b1a 	add.w	fp, r4, #26
 800c67a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c67c:	ebaa 0303 	sub.w	r3, sl, r3
 800c680:	eba3 0309 	sub.w	r3, r3, r9
 800c684:	4543      	cmp	r3, r8
 800c686:	f77f af79 	ble.w	800c57c <_printf_float+0x23c>
 800c68a:	2301      	movs	r3, #1
 800c68c:	465a      	mov	r2, fp
 800c68e:	4631      	mov	r1, r6
 800c690:	4628      	mov	r0, r5
 800c692:	47b8      	blx	r7
 800c694:	3001      	adds	r0, #1
 800c696:	f43f aeae 	beq.w	800c3f6 <_printf_float+0xb6>
 800c69a:	f108 0801 	add.w	r8, r8, #1
 800c69e:	e7ec      	b.n	800c67a <_printf_float+0x33a>
 800c6a0:	4642      	mov	r2, r8
 800c6a2:	4631      	mov	r1, r6
 800c6a4:	4628      	mov	r0, r5
 800c6a6:	47b8      	blx	r7
 800c6a8:	3001      	adds	r0, #1
 800c6aa:	d1c2      	bne.n	800c632 <_printf_float+0x2f2>
 800c6ac:	e6a3      	b.n	800c3f6 <_printf_float+0xb6>
 800c6ae:	2301      	movs	r3, #1
 800c6b0:	4631      	mov	r1, r6
 800c6b2:	4628      	mov	r0, r5
 800c6b4:	9206      	str	r2, [sp, #24]
 800c6b6:	47b8      	blx	r7
 800c6b8:	3001      	adds	r0, #1
 800c6ba:	f43f ae9c 	beq.w	800c3f6 <_printf_float+0xb6>
 800c6be:	9a06      	ldr	r2, [sp, #24]
 800c6c0:	f10b 0b01 	add.w	fp, fp, #1
 800c6c4:	e7bb      	b.n	800c63e <_printf_float+0x2fe>
 800c6c6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c6ca:	4631      	mov	r1, r6
 800c6cc:	4628      	mov	r0, r5
 800c6ce:	47b8      	blx	r7
 800c6d0:	3001      	adds	r0, #1
 800c6d2:	d1c0      	bne.n	800c656 <_printf_float+0x316>
 800c6d4:	e68f      	b.n	800c3f6 <_printf_float+0xb6>
 800c6d6:	9a06      	ldr	r2, [sp, #24]
 800c6d8:	464b      	mov	r3, r9
 800c6da:	4442      	add	r2, r8
 800c6dc:	4631      	mov	r1, r6
 800c6de:	4628      	mov	r0, r5
 800c6e0:	47b8      	blx	r7
 800c6e2:	3001      	adds	r0, #1
 800c6e4:	d1c3      	bne.n	800c66e <_printf_float+0x32e>
 800c6e6:	e686      	b.n	800c3f6 <_printf_float+0xb6>
 800c6e8:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800c6ec:	f1ba 0f01 	cmp.w	sl, #1
 800c6f0:	dc01      	bgt.n	800c6f6 <_printf_float+0x3b6>
 800c6f2:	07db      	lsls	r3, r3, #31
 800c6f4:	d536      	bpl.n	800c764 <_printf_float+0x424>
 800c6f6:	2301      	movs	r3, #1
 800c6f8:	4642      	mov	r2, r8
 800c6fa:	4631      	mov	r1, r6
 800c6fc:	4628      	mov	r0, r5
 800c6fe:	47b8      	blx	r7
 800c700:	3001      	adds	r0, #1
 800c702:	f43f ae78 	beq.w	800c3f6 <_printf_float+0xb6>
 800c706:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c70a:	4631      	mov	r1, r6
 800c70c:	4628      	mov	r0, r5
 800c70e:	47b8      	blx	r7
 800c710:	3001      	adds	r0, #1
 800c712:	f43f ae70 	beq.w	800c3f6 <_printf_float+0xb6>
 800c716:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800c71a:	2200      	movs	r2, #0
 800c71c:	2300      	movs	r3, #0
 800c71e:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c722:	f7f4 f9e9 	bl	8000af8 <__aeabi_dcmpeq>
 800c726:	b9c0      	cbnz	r0, 800c75a <_printf_float+0x41a>
 800c728:	4653      	mov	r3, sl
 800c72a:	f108 0201 	add.w	r2, r8, #1
 800c72e:	4631      	mov	r1, r6
 800c730:	4628      	mov	r0, r5
 800c732:	47b8      	blx	r7
 800c734:	3001      	adds	r0, #1
 800c736:	d10c      	bne.n	800c752 <_printf_float+0x412>
 800c738:	e65d      	b.n	800c3f6 <_printf_float+0xb6>
 800c73a:	2301      	movs	r3, #1
 800c73c:	465a      	mov	r2, fp
 800c73e:	4631      	mov	r1, r6
 800c740:	4628      	mov	r0, r5
 800c742:	47b8      	blx	r7
 800c744:	3001      	adds	r0, #1
 800c746:	f43f ae56 	beq.w	800c3f6 <_printf_float+0xb6>
 800c74a:	f108 0801 	add.w	r8, r8, #1
 800c74e:	45d0      	cmp	r8, sl
 800c750:	dbf3      	blt.n	800c73a <_printf_float+0x3fa>
 800c752:	464b      	mov	r3, r9
 800c754:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800c758:	e6df      	b.n	800c51a <_printf_float+0x1da>
 800c75a:	f04f 0800 	mov.w	r8, #0
 800c75e:	f104 0b1a 	add.w	fp, r4, #26
 800c762:	e7f4      	b.n	800c74e <_printf_float+0x40e>
 800c764:	2301      	movs	r3, #1
 800c766:	4642      	mov	r2, r8
 800c768:	e7e1      	b.n	800c72e <_printf_float+0x3ee>
 800c76a:	2301      	movs	r3, #1
 800c76c:	464a      	mov	r2, r9
 800c76e:	4631      	mov	r1, r6
 800c770:	4628      	mov	r0, r5
 800c772:	47b8      	blx	r7
 800c774:	3001      	adds	r0, #1
 800c776:	f43f ae3e 	beq.w	800c3f6 <_printf_float+0xb6>
 800c77a:	f108 0801 	add.w	r8, r8, #1
 800c77e:	68e3      	ldr	r3, [r4, #12]
 800c780:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800c782:	1a5b      	subs	r3, r3, r1
 800c784:	4543      	cmp	r3, r8
 800c786:	dcf0      	bgt.n	800c76a <_printf_float+0x42a>
 800c788:	e6fc      	b.n	800c584 <_printf_float+0x244>
 800c78a:	f04f 0800 	mov.w	r8, #0
 800c78e:	f104 0919 	add.w	r9, r4, #25
 800c792:	e7f4      	b.n	800c77e <_printf_float+0x43e>

0800c794 <_printf_common>:
 800c794:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c798:	4616      	mov	r6, r2
 800c79a:	4698      	mov	r8, r3
 800c79c:	688a      	ldr	r2, [r1, #8]
 800c79e:	690b      	ldr	r3, [r1, #16]
 800c7a0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800c7a4:	4293      	cmp	r3, r2
 800c7a6:	bfb8      	it	lt
 800c7a8:	4613      	movlt	r3, r2
 800c7aa:	6033      	str	r3, [r6, #0]
 800c7ac:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800c7b0:	4607      	mov	r7, r0
 800c7b2:	460c      	mov	r4, r1
 800c7b4:	b10a      	cbz	r2, 800c7ba <_printf_common+0x26>
 800c7b6:	3301      	adds	r3, #1
 800c7b8:	6033      	str	r3, [r6, #0]
 800c7ba:	6823      	ldr	r3, [r4, #0]
 800c7bc:	0699      	lsls	r1, r3, #26
 800c7be:	bf42      	ittt	mi
 800c7c0:	6833      	ldrmi	r3, [r6, #0]
 800c7c2:	3302      	addmi	r3, #2
 800c7c4:	6033      	strmi	r3, [r6, #0]
 800c7c6:	6825      	ldr	r5, [r4, #0]
 800c7c8:	f015 0506 	ands.w	r5, r5, #6
 800c7cc:	d106      	bne.n	800c7dc <_printf_common+0x48>
 800c7ce:	f104 0a19 	add.w	sl, r4, #25
 800c7d2:	68e3      	ldr	r3, [r4, #12]
 800c7d4:	6832      	ldr	r2, [r6, #0]
 800c7d6:	1a9b      	subs	r3, r3, r2
 800c7d8:	42ab      	cmp	r3, r5
 800c7da:	dc26      	bgt.n	800c82a <_printf_common+0x96>
 800c7dc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800c7e0:	6822      	ldr	r2, [r4, #0]
 800c7e2:	3b00      	subs	r3, #0
 800c7e4:	bf18      	it	ne
 800c7e6:	2301      	movne	r3, #1
 800c7e8:	0692      	lsls	r2, r2, #26
 800c7ea:	d42b      	bmi.n	800c844 <_printf_common+0xb0>
 800c7ec:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800c7f0:	4641      	mov	r1, r8
 800c7f2:	4638      	mov	r0, r7
 800c7f4:	47c8      	blx	r9
 800c7f6:	3001      	adds	r0, #1
 800c7f8:	d01e      	beq.n	800c838 <_printf_common+0xa4>
 800c7fa:	6823      	ldr	r3, [r4, #0]
 800c7fc:	6922      	ldr	r2, [r4, #16]
 800c7fe:	f003 0306 	and.w	r3, r3, #6
 800c802:	2b04      	cmp	r3, #4
 800c804:	bf02      	ittt	eq
 800c806:	68e5      	ldreq	r5, [r4, #12]
 800c808:	6833      	ldreq	r3, [r6, #0]
 800c80a:	1aed      	subeq	r5, r5, r3
 800c80c:	68a3      	ldr	r3, [r4, #8]
 800c80e:	bf0c      	ite	eq
 800c810:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800c814:	2500      	movne	r5, #0
 800c816:	4293      	cmp	r3, r2
 800c818:	bfc4      	itt	gt
 800c81a:	1a9b      	subgt	r3, r3, r2
 800c81c:	18ed      	addgt	r5, r5, r3
 800c81e:	2600      	movs	r6, #0
 800c820:	341a      	adds	r4, #26
 800c822:	42b5      	cmp	r5, r6
 800c824:	d11a      	bne.n	800c85c <_printf_common+0xc8>
 800c826:	2000      	movs	r0, #0
 800c828:	e008      	b.n	800c83c <_printf_common+0xa8>
 800c82a:	2301      	movs	r3, #1
 800c82c:	4652      	mov	r2, sl
 800c82e:	4641      	mov	r1, r8
 800c830:	4638      	mov	r0, r7
 800c832:	47c8      	blx	r9
 800c834:	3001      	adds	r0, #1
 800c836:	d103      	bne.n	800c840 <_printf_common+0xac>
 800c838:	f04f 30ff 	mov.w	r0, #4294967295
 800c83c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c840:	3501      	adds	r5, #1
 800c842:	e7c6      	b.n	800c7d2 <_printf_common+0x3e>
 800c844:	18e1      	adds	r1, r4, r3
 800c846:	1c5a      	adds	r2, r3, #1
 800c848:	2030      	movs	r0, #48	@ 0x30
 800c84a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800c84e:	4422      	add	r2, r4
 800c850:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800c854:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800c858:	3302      	adds	r3, #2
 800c85a:	e7c7      	b.n	800c7ec <_printf_common+0x58>
 800c85c:	2301      	movs	r3, #1
 800c85e:	4622      	mov	r2, r4
 800c860:	4641      	mov	r1, r8
 800c862:	4638      	mov	r0, r7
 800c864:	47c8      	blx	r9
 800c866:	3001      	adds	r0, #1
 800c868:	d0e6      	beq.n	800c838 <_printf_common+0xa4>
 800c86a:	3601      	adds	r6, #1
 800c86c:	e7d9      	b.n	800c822 <_printf_common+0x8e>
	...

0800c870 <_printf_i>:
 800c870:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c874:	7e0f      	ldrb	r7, [r1, #24]
 800c876:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800c878:	2f78      	cmp	r7, #120	@ 0x78
 800c87a:	4691      	mov	r9, r2
 800c87c:	4680      	mov	r8, r0
 800c87e:	460c      	mov	r4, r1
 800c880:	469a      	mov	sl, r3
 800c882:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800c886:	d807      	bhi.n	800c898 <_printf_i+0x28>
 800c888:	2f62      	cmp	r7, #98	@ 0x62
 800c88a:	d80a      	bhi.n	800c8a2 <_printf_i+0x32>
 800c88c:	2f00      	cmp	r7, #0
 800c88e:	f000 80d2 	beq.w	800ca36 <_printf_i+0x1c6>
 800c892:	2f58      	cmp	r7, #88	@ 0x58
 800c894:	f000 80b9 	beq.w	800ca0a <_printf_i+0x19a>
 800c898:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c89c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800c8a0:	e03a      	b.n	800c918 <_printf_i+0xa8>
 800c8a2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800c8a6:	2b15      	cmp	r3, #21
 800c8a8:	d8f6      	bhi.n	800c898 <_printf_i+0x28>
 800c8aa:	a101      	add	r1, pc, #4	@ (adr r1, 800c8b0 <_printf_i+0x40>)
 800c8ac:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800c8b0:	0800c909 	.word	0x0800c909
 800c8b4:	0800c91d 	.word	0x0800c91d
 800c8b8:	0800c899 	.word	0x0800c899
 800c8bc:	0800c899 	.word	0x0800c899
 800c8c0:	0800c899 	.word	0x0800c899
 800c8c4:	0800c899 	.word	0x0800c899
 800c8c8:	0800c91d 	.word	0x0800c91d
 800c8cc:	0800c899 	.word	0x0800c899
 800c8d0:	0800c899 	.word	0x0800c899
 800c8d4:	0800c899 	.word	0x0800c899
 800c8d8:	0800c899 	.word	0x0800c899
 800c8dc:	0800ca1d 	.word	0x0800ca1d
 800c8e0:	0800c947 	.word	0x0800c947
 800c8e4:	0800c9d7 	.word	0x0800c9d7
 800c8e8:	0800c899 	.word	0x0800c899
 800c8ec:	0800c899 	.word	0x0800c899
 800c8f0:	0800ca3f 	.word	0x0800ca3f
 800c8f4:	0800c899 	.word	0x0800c899
 800c8f8:	0800c947 	.word	0x0800c947
 800c8fc:	0800c899 	.word	0x0800c899
 800c900:	0800c899 	.word	0x0800c899
 800c904:	0800c9df 	.word	0x0800c9df
 800c908:	6833      	ldr	r3, [r6, #0]
 800c90a:	1d1a      	adds	r2, r3, #4
 800c90c:	681b      	ldr	r3, [r3, #0]
 800c90e:	6032      	str	r2, [r6, #0]
 800c910:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c914:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800c918:	2301      	movs	r3, #1
 800c91a:	e09d      	b.n	800ca58 <_printf_i+0x1e8>
 800c91c:	6833      	ldr	r3, [r6, #0]
 800c91e:	6820      	ldr	r0, [r4, #0]
 800c920:	1d19      	adds	r1, r3, #4
 800c922:	6031      	str	r1, [r6, #0]
 800c924:	0606      	lsls	r6, r0, #24
 800c926:	d501      	bpl.n	800c92c <_printf_i+0xbc>
 800c928:	681d      	ldr	r5, [r3, #0]
 800c92a:	e003      	b.n	800c934 <_printf_i+0xc4>
 800c92c:	0645      	lsls	r5, r0, #25
 800c92e:	d5fb      	bpl.n	800c928 <_printf_i+0xb8>
 800c930:	f9b3 5000 	ldrsh.w	r5, [r3]
 800c934:	2d00      	cmp	r5, #0
 800c936:	da03      	bge.n	800c940 <_printf_i+0xd0>
 800c938:	232d      	movs	r3, #45	@ 0x2d
 800c93a:	426d      	negs	r5, r5
 800c93c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c940:	4859      	ldr	r0, [pc, #356]	@ (800caa8 <_printf_i+0x238>)
 800c942:	230a      	movs	r3, #10
 800c944:	e011      	b.n	800c96a <_printf_i+0xfa>
 800c946:	6821      	ldr	r1, [r4, #0]
 800c948:	6833      	ldr	r3, [r6, #0]
 800c94a:	0608      	lsls	r0, r1, #24
 800c94c:	f853 5b04 	ldr.w	r5, [r3], #4
 800c950:	d402      	bmi.n	800c958 <_printf_i+0xe8>
 800c952:	0649      	lsls	r1, r1, #25
 800c954:	bf48      	it	mi
 800c956:	b2ad      	uxthmi	r5, r5
 800c958:	2f6f      	cmp	r7, #111	@ 0x6f
 800c95a:	4853      	ldr	r0, [pc, #332]	@ (800caa8 <_printf_i+0x238>)
 800c95c:	6033      	str	r3, [r6, #0]
 800c95e:	bf14      	ite	ne
 800c960:	230a      	movne	r3, #10
 800c962:	2308      	moveq	r3, #8
 800c964:	2100      	movs	r1, #0
 800c966:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800c96a:	6866      	ldr	r6, [r4, #4]
 800c96c:	60a6      	str	r6, [r4, #8]
 800c96e:	2e00      	cmp	r6, #0
 800c970:	bfa2      	ittt	ge
 800c972:	6821      	ldrge	r1, [r4, #0]
 800c974:	f021 0104 	bicge.w	r1, r1, #4
 800c978:	6021      	strge	r1, [r4, #0]
 800c97a:	b90d      	cbnz	r5, 800c980 <_printf_i+0x110>
 800c97c:	2e00      	cmp	r6, #0
 800c97e:	d04b      	beq.n	800ca18 <_printf_i+0x1a8>
 800c980:	4616      	mov	r6, r2
 800c982:	fbb5 f1f3 	udiv	r1, r5, r3
 800c986:	fb03 5711 	mls	r7, r3, r1, r5
 800c98a:	5dc7      	ldrb	r7, [r0, r7]
 800c98c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800c990:	462f      	mov	r7, r5
 800c992:	42bb      	cmp	r3, r7
 800c994:	460d      	mov	r5, r1
 800c996:	d9f4      	bls.n	800c982 <_printf_i+0x112>
 800c998:	2b08      	cmp	r3, #8
 800c99a:	d10b      	bne.n	800c9b4 <_printf_i+0x144>
 800c99c:	6823      	ldr	r3, [r4, #0]
 800c99e:	07df      	lsls	r7, r3, #31
 800c9a0:	d508      	bpl.n	800c9b4 <_printf_i+0x144>
 800c9a2:	6923      	ldr	r3, [r4, #16]
 800c9a4:	6861      	ldr	r1, [r4, #4]
 800c9a6:	4299      	cmp	r1, r3
 800c9a8:	bfde      	ittt	le
 800c9aa:	2330      	movle	r3, #48	@ 0x30
 800c9ac:	f806 3c01 	strble.w	r3, [r6, #-1]
 800c9b0:	f106 36ff 	addle.w	r6, r6, #4294967295
 800c9b4:	1b92      	subs	r2, r2, r6
 800c9b6:	6122      	str	r2, [r4, #16]
 800c9b8:	f8cd a000 	str.w	sl, [sp]
 800c9bc:	464b      	mov	r3, r9
 800c9be:	aa03      	add	r2, sp, #12
 800c9c0:	4621      	mov	r1, r4
 800c9c2:	4640      	mov	r0, r8
 800c9c4:	f7ff fee6 	bl	800c794 <_printf_common>
 800c9c8:	3001      	adds	r0, #1
 800c9ca:	d14a      	bne.n	800ca62 <_printf_i+0x1f2>
 800c9cc:	f04f 30ff 	mov.w	r0, #4294967295
 800c9d0:	b004      	add	sp, #16
 800c9d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c9d6:	6823      	ldr	r3, [r4, #0]
 800c9d8:	f043 0320 	orr.w	r3, r3, #32
 800c9dc:	6023      	str	r3, [r4, #0]
 800c9de:	4833      	ldr	r0, [pc, #204]	@ (800caac <_printf_i+0x23c>)
 800c9e0:	2778      	movs	r7, #120	@ 0x78
 800c9e2:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800c9e6:	6823      	ldr	r3, [r4, #0]
 800c9e8:	6831      	ldr	r1, [r6, #0]
 800c9ea:	061f      	lsls	r7, r3, #24
 800c9ec:	f851 5b04 	ldr.w	r5, [r1], #4
 800c9f0:	d402      	bmi.n	800c9f8 <_printf_i+0x188>
 800c9f2:	065f      	lsls	r7, r3, #25
 800c9f4:	bf48      	it	mi
 800c9f6:	b2ad      	uxthmi	r5, r5
 800c9f8:	6031      	str	r1, [r6, #0]
 800c9fa:	07d9      	lsls	r1, r3, #31
 800c9fc:	bf44      	itt	mi
 800c9fe:	f043 0320 	orrmi.w	r3, r3, #32
 800ca02:	6023      	strmi	r3, [r4, #0]
 800ca04:	b11d      	cbz	r5, 800ca0e <_printf_i+0x19e>
 800ca06:	2310      	movs	r3, #16
 800ca08:	e7ac      	b.n	800c964 <_printf_i+0xf4>
 800ca0a:	4827      	ldr	r0, [pc, #156]	@ (800caa8 <_printf_i+0x238>)
 800ca0c:	e7e9      	b.n	800c9e2 <_printf_i+0x172>
 800ca0e:	6823      	ldr	r3, [r4, #0]
 800ca10:	f023 0320 	bic.w	r3, r3, #32
 800ca14:	6023      	str	r3, [r4, #0]
 800ca16:	e7f6      	b.n	800ca06 <_printf_i+0x196>
 800ca18:	4616      	mov	r6, r2
 800ca1a:	e7bd      	b.n	800c998 <_printf_i+0x128>
 800ca1c:	6833      	ldr	r3, [r6, #0]
 800ca1e:	6825      	ldr	r5, [r4, #0]
 800ca20:	6961      	ldr	r1, [r4, #20]
 800ca22:	1d18      	adds	r0, r3, #4
 800ca24:	6030      	str	r0, [r6, #0]
 800ca26:	062e      	lsls	r6, r5, #24
 800ca28:	681b      	ldr	r3, [r3, #0]
 800ca2a:	d501      	bpl.n	800ca30 <_printf_i+0x1c0>
 800ca2c:	6019      	str	r1, [r3, #0]
 800ca2e:	e002      	b.n	800ca36 <_printf_i+0x1c6>
 800ca30:	0668      	lsls	r0, r5, #25
 800ca32:	d5fb      	bpl.n	800ca2c <_printf_i+0x1bc>
 800ca34:	8019      	strh	r1, [r3, #0]
 800ca36:	2300      	movs	r3, #0
 800ca38:	6123      	str	r3, [r4, #16]
 800ca3a:	4616      	mov	r6, r2
 800ca3c:	e7bc      	b.n	800c9b8 <_printf_i+0x148>
 800ca3e:	6833      	ldr	r3, [r6, #0]
 800ca40:	1d1a      	adds	r2, r3, #4
 800ca42:	6032      	str	r2, [r6, #0]
 800ca44:	681e      	ldr	r6, [r3, #0]
 800ca46:	6862      	ldr	r2, [r4, #4]
 800ca48:	2100      	movs	r1, #0
 800ca4a:	4630      	mov	r0, r6
 800ca4c:	f7f3 fbd8 	bl	8000200 <memchr>
 800ca50:	b108      	cbz	r0, 800ca56 <_printf_i+0x1e6>
 800ca52:	1b80      	subs	r0, r0, r6
 800ca54:	6060      	str	r0, [r4, #4]
 800ca56:	6863      	ldr	r3, [r4, #4]
 800ca58:	6123      	str	r3, [r4, #16]
 800ca5a:	2300      	movs	r3, #0
 800ca5c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ca60:	e7aa      	b.n	800c9b8 <_printf_i+0x148>
 800ca62:	6923      	ldr	r3, [r4, #16]
 800ca64:	4632      	mov	r2, r6
 800ca66:	4649      	mov	r1, r9
 800ca68:	4640      	mov	r0, r8
 800ca6a:	47d0      	blx	sl
 800ca6c:	3001      	adds	r0, #1
 800ca6e:	d0ad      	beq.n	800c9cc <_printf_i+0x15c>
 800ca70:	6823      	ldr	r3, [r4, #0]
 800ca72:	079b      	lsls	r3, r3, #30
 800ca74:	d413      	bmi.n	800ca9e <_printf_i+0x22e>
 800ca76:	68e0      	ldr	r0, [r4, #12]
 800ca78:	9b03      	ldr	r3, [sp, #12]
 800ca7a:	4298      	cmp	r0, r3
 800ca7c:	bfb8      	it	lt
 800ca7e:	4618      	movlt	r0, r3
 800ca80:	e7a6      	b.n	800c9d0 <_printf_i+0x160>
 800ca82:	2301      	movs	r3, #1
 800ca84:	4632      	mov	r2, r6
 800ca86:	4649      	mov	r1, r9
 800ca88:	4640      	mov	r0, r8
 800ca8a:	47d0      	blx	sl
 800ca8c:	3001      	adds	r0, #1
 800ca8e:	d09d      	beq.n	800c9cc <_printf_i+0x15c>
 800ca90:	3501      	adds	r5, #1
 800ca92:	68e3      	ldr	r3, [r4, #12]
 800ca94:	9903      	ldr	r1, [sp, #12]
 800ca96:	1a5b      	subs	r3, r3, r1
 800ca98:	42ab      	cmp	r3, r5
 800ca9a:	dcf2      	bgt.n	800ca82 <_printf_i+0x212>
 800ca9c:	e7eb      	b.n	800ca76 <_printf_i+0x206>
 800ca9e:	2500      	movs	r5, #0
 800caa0:	f104 0619 	add.w	r6, r4, #25
 800caa4:	e7f5      	b.n	800ca92 <_printf_i+0x222>
 800caa6:	bf00      	nop
 800caa8:	08077c8d 	.word	0x08077c8d
 800caac:	08077c9e 	.word	0x08077c9e

0800cab0 <std>:
 800cab0:	2300      	movs	r3, #0
 800cab2:	b510      	push	{r4, lr}
 800cab4:	4604      	mov	r4, r0
 800cab6:	e9c0 3300 	strd	r3, r3, [r0]
 800caba:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800cabe:	6083      	str	r3, [r0, #8]
 800cac0:	8181      	strh	r1, [r0, #12]
 800cac2:	6643      	str	r3, [r0, #100]	@ 0x64
 800cac4:	81c2      	strh	r2, [r0, #14]
 800cac6:	6183      	str	r3, [r0, #24]
 800cac8:	4619      	mov	r1, r3
 800caca:	2208      	movs	r2, #8
 800cacc:	305c      	adds	r0, #92	@ 0x5c
 800cace:	f000 f926 	bl	800cd1e <memset>
 800cad2:	4b0d      	ldr	r3, [pc, #52]	@ (800cb08 <std+0x58>)
 800cad4:	6263      	str	r3, [r4, #36]	@ 0x24
 800cad6:	4b0d      	ldr	r3, [pc, #52]	@ (800cb0c <std+0x5c>)
 800cad8:	62a3      	str	r3, [r4, #40]	@ 0x28
 800cada:	4b0d      	ldr	r3, [pc, #52]	@ (800cb10 <std+0x60>)
 800cadc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800cade:	4b0d      	ldr	r3, [pc, #52]	@ (800cb14 <std+0x64>)
 800cae0:	6323      	str	r3, [r4, #48]	@ 0x30
 800cae2:	4b0d      	ldr	r3, [pc, #52]	@ (800cb18 <std+0x68>)
 800cae4:	6224      	str	r4, [r4, #32]
 800cae6:	429c      	cmp	r4, r3
 800cae8:	d006      	beq.n	800caf8 <std+0x48>
 800caea:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800caee:	4294      	cmp	r4, r2
 800caf0:	d002      	beq.n	800caf8 <std+0x48>
 800caf2:	33d0      	adds	r3, #208	@ 0xd0
 800caf4:	429c      	cmp	r4, r3
 800caf6:	d105      	bne.n	800cb04 <std+0x54>
 800caf8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800cafc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cb00:	f000 b98a 	b.w	800ce18 <__retarget_lock_init_recursive>
 800cb04:	bd10      	pop	{r4, pc}
 800cb06:	bf00      	nop
 800cb08:	0800cc99 	.word	0x0800cc99
 800cb0c:	0800ccbb 	.word	0x0800ccbb
 800cb10:	0800ccf3 	.word	0x0800ccf3
 800cb14:	0800cd17 	.word	0x0800cd17
 800cb18:	20040984 	.word	0x20040984

0800cb1c <stdio_exit_handler>:
 800cb1c:	4a02      	ldr	r2, [pc, #8]	@ (800cb28 <stdio_exit_handler+0xc>)
 800cb1e:	4903      	ldr	r1, [pc, #12]	@ (800cb2c <stdio_exit_handler+0x10>)
 800cb20:	4803      	ldr	r0, [pc, #12]	@ (800cb30 <stdio_exit_handler+0x14>)
 800cb22:	f000 b869 	b.w	800cbf8 <_fwalk_sglue>
 800cb26:	bf00      	nop
 800cb28:	200400bc 	.word	0x200400bc
 800cb2c:	0800ea39 	.word	0x0800ea39
 800cb30:	200400cc 	.word	0x200400cc

0800cb34 <cleanup_stdio>:
 800cb34:	6841      	ldr	r1, [r0, #4]
 800cb36:	4b0c      	ldr	r3, [pc, #48]	@ (800cb68 <cleanup_stdio+0x34>)
 800cb38:	4299      	cmp	r1, r3
 800cb3a:	b510      	push	{r4, lr}
 800cb3c:	4604      	mov	r4, r0
 800cb3e:	d001      	beq.n	800cb44 <cleanup_stdio+0x10>
 800cb40:	f001 ff7a 	bl	800ea38 <_fflush_r>
 800cb44:	68a1      	ldr	r1, [r4, #8]
 800cb46:	4b09      	ldr	r3, [pc, #36]	@ (800cb6c <cleanup_stdio+0x38>)
 800cb48:	4299      	cmp	r1, r3
 800cb4a:	d002      	beq.n	800cb52 <cleanup_stdio+0x1e>
 800cb4c:	4620      	mov	r0, r4
 800cb4e:	f001 ff73 	bl	800ea38 <_fflush_r>
 800cb52:	68e1      	ldr	r1, [r4, #12]
 800cb54:	4b06      	ldr	r3, [pc, #24]	@ (800cb70 <cleanup_stdio+0x3c>)
 800cb56:	4299      	cmp	r1, r3
 800cb58:	d004      	beq.n	800cb64 <cleanup_stdio+0x30>
 800cb5a:	4620      	mov	r0, r4
 800cb5c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cb60:	f001 bf6a 	b.w	800ea38 <_fflush_r>
 800cb64:	bd10      	pop	{r4, pc}
 800cb66:	bf00      	nop
 800cb68:	20040984 	.word	0x20040984
 800cb6c:	200409ec 	.word	0x200409ec
 800cb70:	20040a54 	.word	0x20040a54

0800cb74 <global_stdio_init.part.0>:
 800cb74:	b510      	push	{r4, lr}
 800cb76:	4b0b      	ldr	r3, [pc, #44]	@ (800cba4 <global_stdio_init.part.0+0x30>)
 800cb78:	4c0b      	ldr	r4, [pc, #44]	@ (800cba8 <global_stdio_init.part.0+0x34>)
 800cb7a:	4a0c      	ldr	r2, [pc, #48]	@ (800cbac <global_stdio_init.part.0+0x38>)
 800cb7c:	601a      	str	r2, [r3, #0]
 800cb7e:	4620      	mov	r0, r4
 800cb80:	2200      	movs	r2, #0
 800cb82:	2104      	movs	r1, #4
 800cb84:	f7ff ff94 	bl	800cab0 <std>
 800cb88:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800cb8c:	2201      	movs	r2, #1
 800cb8e:	2109      	movs	r1, #9
 800cb90:	f7ff ff8e 	bl	800cab0 <std>
 800cb94:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800cb98:	2202      	movs	r2, #2
 800cb9a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cb9e:	2112      	movs	r1, #18
 800cba0:	f7ff bf86 	b.w	800cab0 <std>
 800cba4:	20040abc 	.word	0x20040abc
 800cba8:	20040984 	.word	0x20040984
 800cbac:	0800cb1d 	.word	0x0800cb1d

0800cbb0 <__sfp_lock_acquire>:
 800cbb0:	4801      	ldr	r0, [pc, #4]	@ (800cbb8 <__sfp_lock_acquire+0x8>)
 800cbb2:	f000 b932 	b.w	800ce1a <__retarget_lock_acquire_recursive>
 800cbb6:	bf00      	nop
 800cbb8:	20040ac5 	.word	0x20040ac5

0800cbbc <__sfp_lock_release>:
 800cbbc:	4801      	ldr	r0, [pc, #4]	@ (800cbc4 <__sfp_lock_release+0x8>)
 800cbbe:	f000 b92d 	b.w	800ce1c <__retarget_lock_release_recursive>
 800cbc2:	bf00      	nop
 800cbc4:	20040ac5 	.word	0x20040ac5

0800cbc8 <__sinit>:
 800cbc8:	b510      	push	{r4, lr}
 800cbca:	4604      	mov	r4, r0
 800cbcc:	f7ff fff0 	bl	800cbb0 <__sfp_lock_acquire>
 800cbd0:	6a23      	ldr	r3, [r4, #32]
 800cbd2:	b11b      	cbz	r3, 800cbdc <__sinit+0x14>
 800cbd4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cbd8:	f7ff bff0 	b.w	800cbbc <__sfp_lock_release>
 800cbdc:	4b04      	ldr	r3, [pc, #16]	@ (800cbf0 <__sinit+0x28>)
 800cbde:	6223      	str	r3, [r4, #32]
 800cbe0:	4b04      	ldr	r3, [pc, #16]	@ (800cbf4 <__sinit+0x2c>)
 800cbe2:	681b      	ldr	r3, [r3, #0]
 800cbe4:	2b00      	cmp	r3, #0
 800cbe6:	d1f5      	bne.n	800cbd4 <__sinit+0xc>
 800cbe8:	f7ff ffc4 	bl	800cb74 <global_stdio_init.part.0>
 800cbec:	e7f2      	b.n	800cbd4 <__sinit+0xc>
 800cbee:	bf00      	nop
 800cbf0:	0800cb35 	.word	0x0800cb35
 800cbf4:	20040abc 	.word	0x20040abc

0800cbf8 <_fwalk_sglue>:
 800cbf8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cbfc:	4607      	mov	r7, r0
 800cbfe:	4688      	mov	r8, r1
 800cc00:	4614      	mov	r4, r2
 800cc02:	2600      	movs	r6, #0
 800cc04:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800cc08:	f1b9 0901 	subs.w	r9, r9, #1
 800cc0c:	d505      	bpl.n	800cc1a <_fwalk_sglue+0x22>
 800cc0e:	6824      	ldr	r4, [r4, #0]
 800cc10:	2c00      	cmp	r4, #0
 800cc12:	d1f7      	bne.n	800cc04 <_fwalk_sglue+0xc>
 800cc14:	4630      	mov	r0, r6
 800cc16:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cc1a:	89ab      	ldrh	r3, [r5, #12]
 800cc1c:	2b01      	cmp	r3, #1
 800cc1e:	d907      	bls.n	800cc30 <_fwalk_sglue+0x38>
 800cc20:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800cc24:	3301      	adds	r3, #1
 800cc26:	d003      	beq.n	800cc30 <_fwalk_sglue+0x38>
 800cc28:	4629      	mov	r1, r5
 800cc2a:	4638      	mov	r0, r7
 800cc2c:	47c0      	blx	r8
 800cc2e:	4306      	orrs	r6, r0
 800cc30:	3568      	adds	r5, #104	@ 0x68
 800cc32:	e7e9      	b.n	800cc08 <_fwalk_sglue+0x10>

0800cc34 <iprintf>:
 800cc34:	b40f      	push	{r0, r1, r2, r3}
 800cc36:	b507      	push	{r0, r1, r2, lr}
 800cc38:	4906      	ldr	r1, [pc, #24]	@ (800cc54 <iprintf+0x20>)
 800cc3a:	ab04      	add	r3, sp, #16
 800cc3c:	6808      	ldr	r0, [r1, #0]
 800cc3e:	f853 2b04 	ldr.w	r2, [r3], #4
 800cc42:	6881      	ldr	r1, [r0, #8]
 800cc44:	9301      	str	r3, [sp, #4]
 800cc46:	f001 fd5b 	bl	800e700 <_vfiprintf_r>
 800cc4a:	b003      	add	sp, #12
 800cc4c:	f85d eb04 	ldr.w	lr, [sp], #4
 800cc50:	b004      	add	sp, #16
 800cc52:	4770      	bx	lr
 800cc54:	200400c8 	.word	0x200400c8

0800cc58 <siprintf>:
 800cc58:	b40e      	push	{r1, r2, r3}
 800cc5a:	b500      	push	{lr}
 800cc5c:	b09c      	sub	sp, #112	@ 0x70
 800cc5e:	ab1d      	add	r3, sp, #116	@ 0x74
 800cc60:	9002      	str	r0, [sp, #8]
 800cc62:	9006      	str	r0, [sp, #24]
 800cc64:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800cc68:	4809      	ldr	r0, [pc, #36]	@ (800cc90 <siprintf+0x38>)
 800cc6a:	9107      	str	r1, [sp, #28]
 800cc6c:	9104      	str	r1, [sp, #16]
 800cc6e:	4909      	ldr	r1, [pc, #36]	@ (800cc94 <siprintf+0x3c>)
 800cc70:	f853 2b04 	ldr.w	r2, [r3], #4
 800cc74:	9105      	str	r1, [sp, #20]
 800cc76:	6800      	ldr	r0, [r0, #0]
 800cc78:	9301      	str	r3, [sp, #4]
 800cc7a:	a902      	add	r1, sp, #8
 800cc7c:	f001 fc1a 	bl	800e4b4 <_svfiprintf_r>
 800cc80:	9b02      	ldr	r3, [sp, #8]
 800cc82:	2200      	movs	r2, #0
 800cc84:	701a      	strb	r2, [r3, #0]
 800cc86:	b01c      	add	sp, #112	@ 0x70
 800cc88:	f85d eb04 	ldr.w	lr, [sp], #4
 800cc8c:	b003      	add	sp, #12
 800cc8e:	4770      	bx	lr
 800cc90:	200400c8 	.word	0x200400c8
 800cc94:	ffff0208 	.word	0xffff0208

0800cc98 <__sread>:
 800cc98:	b510      	push	{r4, lr}
 800cc9a:	460c      	mov	r4, r1
 800cc9c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cca0:	f000 f86c 	bl	800cd7c <_read_r>
 800cca4:	2800      	cmp	r0, #0
 800cca6:	bfab      	itete	ge
 800cca8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800ccaa:	89a3      	ldrhlt	r3, [r4, #12]
 800ccac:	181b      	addge	r3, r3, r0
 800ccae:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800ccb2:	bfac      	ite	ge
 800ccb4:	6563      	strge	r3, [r4, #84]	@ 0x54
 800ccb6:	81a3      	strhlt	r3, [r4, #12]
 800ccb8:	bd10      	pop	{r4, pc}

0800ccba <__swrite>:
 800ccba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ccbe:	461f      	mov	r7, r3
 800ccc0:	898b      	ldrh	r3, [r1, #12]
 800ccc2:	05db      	lsls	r3, r3, #23
 800ccc4:	4605      	mov	r5, r0
 800ccc6:	460c      	mov	r4, r1
 800ccc8:	4616      	mov	r6, r2
 800ccca:	d505      	bpl.n	800ccd8 <__swrite+0x1e>
 800cccc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ccd0:	2302      	movs	r3, #2
 800ccd2:	2200      	movs	r2, #0
 800ccd4:	f000 f840 	bl	800cd58 <_lseek_r>
 800ccd8:	89a3      	ldrh	r3, [r4, #12]
 800ccda:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ccde:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800cce2:	81a3      	strh	r3, [r4, #12]
 800cce4:	4632      	mov	r2, r6
 800cce6:	463b      	mov	r3, r7
 800cce8:	4628      	mov	r0, r5
 800ccea:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ccee:	f000 b857 	b.w	800cda0 <_write_r>

0800ccf2 <__sseek>:
 800ccf2:	b510      	push	{r4, lr}
 800ccf4:	460c      	mov	r4, r1
 800ccf6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ccfa:	f000 f82d 	bl	800cd58 <_lseek_r>
 800ccfe:	1c43      	adds	r3, r0, #1
 800cd00:	89a3      	ldrh	r3, [r4, #12]
 800cd02:	bf15      	itete	ne
 800cd04:	6560      	strne	r0, [r4, #84]	@ 0x54
 800cd06:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800cd0a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800cd0e:	81a3      	strheq	r3, [r4, #12]
 800cd10:	bf18      	it	ne
 800cd12:	81a3      	strhne	r3, [r4, #12]
 800cd14:	bd10      	pop	{r4, pc}

0800cd16 <__sclose>:
 800cd16:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cd1a:	f000 b80d 	b.w	800cd38 <_close_r>

0800cd1e <memset>:
 800cd1e:	4402      	add	r2, r0
 800cd20:	4603      	mov	r3, r0
 800cd22:	4293      	cmp	r3, r2
 800cd24:	d100      	bne.n	800cd28 <memset+0xa>
 800cd26:	4770      	bx	lr
 800cd28:	f803 1b01 	strb.w	r1, [r3], #1
 800cd2c:	e7f9      	b.n	800cd22 <memset+0x4>
	...

0800cd30 <_localeconv_r>:
 800cd30:	4800      	ldr	r0, [pc, #0]	@ (800cd34 <_localeconv_r+0x4>)
 800cd32:	4770      	bx	lr
 800cd34:	20040208 	.word	0x20040208

0800cd38 <_close_r>:
 800cd38:	b538      	push	{r3, r4, r5, lr}
 800cd3a:	4d06      	ldr	r5, [pc, #24]	@ (800cd54 <_close_r+0x1c>)
 800cd3c:	2300      	movs	r3, #0
 800cd3e:	4604      	mov	r4, r0
 800cd40:	4608      	mov	r0, r1
 800cd42:	602b      	str	r3, [r5, #0]
 800cd44:	f7f5 ffae 	bl	8002ca4 <_close>
 800cd48:	1c43      	adds	r3, r0, #1
 800cd4a:	d102      	bne.n	800cd52 <_close_r+0x1a>
 800cd4c:	682b      	ldr	r3, [r5, #0]
 800cd4e:	b103      	cbz	r3, 800cd52 <_close_r+0x1a>
 800cd50:	6023      	str	r3, [r4, #0]
 800cd52:	bd38      	pop	{r3, r4, r5, pc}
 800cd54:	20040ac0 	.word	0x20040ac0

0800cd58 <_lseek_r>:
 800cd58:	b538      	push	{r3, r4, r5, lr}
 800cd5a:	4d07      	ldr	r5, [pc, #28]	@ (800cd78 <_lseek_r+0x20>)
 800cd5c:	4604      	mov	r4, r0
 800cd5e:	4608      	mov	r0, r1
 800cd60:	4611      	mov	r1, r2
 800cd62:	2200      	movs	r2, #0
 800cd64:	602a      	str	r2, [r5, #0]
 800cd66:	461a      	mov	r2, r3
 800cd68:	f7f5 ffc3 	bl	8002cf2 <_lseek>
 800cd6c:	1c43      	adds	r3, r0, #1
 800cd6e:	d102      	bne.n	800cd76 <_lseek_r+0x1e>
 800cd70:	682b      	ldr	r3, [r5, #0]
 800cd72:	b103      	cbz	r3, 800cd76 <_lseek_r+0x1e>
 800cd74:	6023      	str	r3, [r4, #0]
 800cd76:	bd38      	pop	{r3, r4, r5, pc}
 800cd78:	20040ac0 	.word	0x20040ac0

0800cd7c <_read_r>:
 800cd7c:	b538      	push	{r3, r4, r5, lr}
 800cd7e:	4d07      	ldr	r5, [pc, #28]	@ (800cd9c <_read_r+0x20>)
 800cd80:	4604      	mov	r4, r0
 800cd82:	4608      	mov	r0, r1
 800cd84:	4611      	mov	r1, r2
 800cd86:	2200      	movs	r2, #0
 800cd88:	602a      	str	r2, [r5, #0]
 800cd8a:	461a      	mov	r2, r3
 800cd8c:	f7f5 ff51 	bl	8002c32 <_read>
 800cd90:	1c43      	adds	r3, r0, #1
 800cd92:	d102      	bne.n	800cd9a <_read_r+0x1e>
 800cd94:	682b      	ldr	r3, [r5, #0]
 800cd96:	b103      	cbz	r3, 800cd9a <_read_r+0x1e>
 800cd98:	6023      	str	r3, [r4, #0]
 800cd9a:	bd38      	pop	{r3, r4, r5, pc}
 800cd9c:	20040ac0 	.word	0x20040ac0

0800cda0 <_write_r>:
 800cda0:	b538      	push	{r3, r4, r5, lr}
 800cda2:	4d07      	ldr	r5, [pc, #28]	@ (800cdc0 <_write_r+0x20>)
 800cda4:	4604      	mov	r4, r0
 800cda6:	4608      	mov	r0, r1
 800cda8:	4611      	mov	r1, r2
 800cdaa:	2200      	movs	r2, #0
 800cdac:	602a      	str	r2, [r5, #0]
 800cdae:	461a      	mov	r2, r3
 800cdb0:	f7f5 ff5c 	bl	8002c6c <_write>
 800cdb4:	1c43      	adds	r3, r0, #1
 800cdb6:	d102      	bne.n	800cdbe <_write_r+0x1e>
 800cdb8:	682b      	ldr	r3, [r5, #0]
 800cdba:	b103      	cbz	r3, 800cdbe <_write_r+0x1e>
 800cdbc:	6023      	str	r3, [r4, #0]
 800cdbe:	bd38      	pop	{r3, r4, r5, pc}
 800cdc0:	20040ac0 	.word	0x20040ac0

0800cdc4 <__errno>:
 800cdc4:	4b01      	ldr	r3, [pc, #4]	@ (800cdcc <__errno+0x8>)
 800cdc6:	6818      	ldr	r0, [r3, #0]
 800cdc8:	4770      	bx	lr
 800cdca:	bf00      	nop
 800cdcc:	200400c8 	.word	0x200400c8

0800cdd0 <__libc_init_array>:
 800cdd0:	b570      	push	{r4, r5, r6, lr}
 800cdd2:	4d0d      	ldr	r5, [pc, #52]	@ (800ce08 <__libc_init_array+0x38>)
 800cdd4:	4c0d      	ldr	r4, [pc, #52]	@ (800ce0c <__libc_init_array+0x3c>)
 800cdd6:	1b64      	subs	r4, r4, r5
 800cdd8:	10a4      	asrs	r4, r4, #2
 800cdda:	2600      	movs	r6, #0
 800cddc:	42a6      	cmp	r6, r4
 800cdde:	d109      	bne.n	800cdf4 <__libc_init_array+0x24>
 800cde0:	4d0b      	ldr	r5, [pc, #44]	@ (800ce10 <__libc_init_array+0x40>)
 800cde2:	4c0c      	ldr	r4, [pc, #48]	@ (800ce14 <__libc_init_array+0x44>)
 800cde4:	f002 f866 	bl	800eeb4 <_init>
 800cde8:	1b64      	subs	r4, r4, r5
 800cdea:	10a4      	asrs	r4, r4, #2
 800cdec:	2600      	movs	r6, #0
 800cdee:	42a6      	cmp	r6, r4
 800cdf0:	d105      	bne.n	800cdfe <__libc_init_array+0x2e>
 800cdf2:	bd70      	pop	{r4, r5, r6, pc}
 800cdf4:	f855 3b04 	ldr.w	r3, [r5], #4
 800cdf8:	4798      	blx	r3
 800cdfa:	3601      	adds	r6, #1
 800cdfc:	e7ee      	b.n	800cddc <__libc_init_array+0xc>
 800cdfe:	f855 3b04 	ldr.w	r3, [r5], #4
 800ce02:	4798      	blx	r3
 800ce04:	3601      	adds	r6, #1
 800ce06:	e7f2      	b.n	800cdee <__libc_init_array+0x1e>
 800ce08:	08077fdc 	.word	0x08077fdc
 800ce0c:	08077fdc 	.word	0x08077fdc
 800ce10:	08077fdc 	.word	0x08077fdc
 800ce14:	08077fe0 	.word	0x08077fe0

0800ce18 <__retarget_lock_init_recursive>:
 800ce18:	4770      	bx	lr

0800ce1a <__retarget_lock_acquire_recursive>:
 800ce1a:	4770      	bx	lr

0800ce1c <__retarget_lock_release_recursive>:
 800ce1c:	4770      	bx	lr
	...

0800ce20 <__assert_func>:
 800ce20:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ce22:	4614      	mov	r4, r2
 800ce24:	461a      	mov	r2, r3
 800ce26:	4b09      	ldr	r3, [pc, #36]	@ (800ce4c <__assert_func+0x2c>)
 800ce28:	681b      	ldr	r3, [r3, #0]
 800ce2a:	4605      	mov	r5, r0
 800ce2c:	68d8      	ldr	r0, [r3, #12]
 800ce2e:	b954      	cbnz	r4, 800ce46 <__assert_func+0x26>
 800ce30:	4b07      	ldr	r3, [pc, #28]	@ (800ce50 <__assert_func+0x30>)
 800ce32:	461c      	mov	r4, r3
 800ce34:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800ce38:	9100      	str	r1, [sp, #0]
 800ce3a:	462b      	mov	r3, r5
 800ce3c:	4905      	ldr	r1, [pc, #20]	@ (800ce54 <__assert_func+0x34>)
 800ce3e:	f001 fe23 	bl	800ea88 <fiprintf>
 800ce42:	f001 feff 	bl	800ec44 <abort>
 800ce46:	4b04      	ldr	r3, [pc, #16]	@ (800ce58 <__assert_func+0x38>)
 800ce48:	e7f4      	b.n	800ce34 <__assert_func+0x14>
 800ce4a:	bf00      	nop
 800ce4c:	200400c8 	.word	0x200400c8
 800ce50:	08077cea 	.word	0x08077cea
 800ce54:	08077cbc 	.word	0x08077cbc
 800ce58:	08077caf 	.word	0x08077caf

0800ce5c <quorem>:
 800ce5c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ce60:	6903      	ldr	r3, [r0, #16]
 800ce62:	690c      	ldr	r4, [r1, #16]
 800ce64:	42a3      	cmp	r3, r4
 800ce66:	4607      	mov	r7, r0
 800ce68:	db7e      	blt.n	800cf68 <quorem+0x10c>
 800ce6a:	3c01      	subs	r4, #1
 800ce6c:	f101 0814 	add.w	r8, r1, #20
 800ce70:	00a3      	lsls	r3, r4, #2
 800ce72:	f100 0514 	add.w	r5, r0, #20
 800ce76:	9300      	str	r3, [sp, #0]
 800ce78:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ce7c:	9301      	str	r3, [sp, #4]
 800ce7e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800ce82:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ce86:	3301      	adds	r3, #1
 800ce88:	429a      	cmp	r2, r3
 800ce8a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800ce8e:	fbb2 f6f3 	udiv	r6, r2, r3
 800ce92:	d32e      	bcc.n	800cef2 <quorem+0x96>
 800ce94:	f04f 0a00 	mov.w	sl, #0
 800ce98:	46c4      	mov	ip, r8
 800ce9a:	46ae      	mov	lr, r5
 800ce9c:	46d3      	mov	fp, sl
 800ce9e:	f85c 3b04 	ldr.w	r3, [ip], #4
 800cea2:	b298      	uxth	r0, r3
 800cea4:	fb06 a000 	mla	r0, r6, r0, sl
 800cea8:	0c02      	lsrs	r2, r0, #16
 800ceaa:	0c1b      	lsrs	r3, r3, #16
 800ceac:	fb06 2303 	mla	r3, r6, r3, r2
 800ceb0:	f8de 2000 	ldr.w	r2, [lr]
 800ceb4:	b280      	uxth	r0, r0
 800ceb6:	b292      	uxth	r2, r2
 800ceb8:	1a12      	subs	r2, r2, r0
 800ceba:	445a      	add	r2, fp
 800cebc:	f8de 0000 	ldr.w	r0, [lr]
 800cec0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800cec4:	b29b      	uxth	r3, r3
 800cec6:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800ceca:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800cece:	b292      	uxth	r2, r2
 800ced0:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800ced4:	45e1      	cmp	r9, ip
 800ced6:	f84e 2b04 	str.w	r2, [lr], #4
 800ceda:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800cede:	d2de      	bcs.n	800ce9e <quorem+0x42>
 800cee0:	9b00      	ldr	r3, [sp, #0]
 800cee2:	58eb      	ldr	r3, [r5, r3]
 800cee4:	b92b      	cbnz	r3, 800cef2 <quorem+0x96>
 800cee6:	9b01      	ldr	r3, [sp, #4]
 800cee8:	3b04      	subs	r3, #4
 800ceea:	429d      	cmp	r5, r3
 800ceec:	461a      	mov	r2, r3
 800ceee:	d32f      	bcc.n	800cf50 <quorem+0xf4>
 800cef0:	613c      	str	r4, [r7, #16]
 800cef2:	4638      	mov	r0, r7
 800cef4:	f001 f97a 	bl	800e1ec <__mcmp>
 800cef8:	2800      	cmp	r0, #0
 800cefa:	db25      	blt.n	800cf48 <quorem+0xec>
 800cefc:	4629      	mov	r1, r5
 800cefe:	2000      	movs	r0, #0
 800cf00:	f858 2b04 	ldr.w	r2, [r8], #4
 800cf04:	f8d1 c000 	ldr.w	ip, [r1]
 800cf08:	fa1f fe82 	uxth.w	lr, r2
 800cf0c:	fa1f f38c 	uxth.w	r3, ip
 800cf10:	eba3 030e 	sub.w	r3, r3, lr
 800cf14:	4403      	add	r3, r0
 800cf16:	0c12      	lsrs	r2, r2, #16
 800cf18:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800cf1c:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800cf20:	b29b      	uxth	r3, r3
 800cf22:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800cf26:	45c1      	cmp	r9, r8
 800cf28:	f841 3b04 	str.w	r3, [r1], #4
 800cf2c:	ea4f 4022 	mov.w	r0, r2, asr #16
 800cf30:	d2e6      	bcs.n	800cf00 <quorem+0xa4>
 800cf32:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800cf36:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800cf3a:	b922      	cbnz	r2, 800cf46 <quorem+0xea>
 800cf3c:	3b04      	subs	r3, #4
 800cf3e:	429d      	cmp	r5, r3
 800cf40:	461a      	mov	r2, r3
 800cf42:	d30b      	bcc.n	800cf5c <quorem+0x100>
 800cf44:	613c      	str	r4, [r7, #16]
 800cf46:	3601      	adds	r6, #1
 800cf48:	4630      	mov	r0, r6
 800cf4a:	b003      	add	sp, #12
 800cf4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cf50:	6812      	ldr	r2, [r2, #0]
 800cf52:	3b04      	subs	r3, #4
 800cf54:	2a00      	cmp	r2, #0
 800cf56:	d1cb      	bne.n	800cef0 <quorem+0x94>
 800cf58:	3c01      	subs	r4, #1
 800cf5a:	e7c6      	b.n	800ceea <quorem+0x8e>
 800cf5c:	6812      	ldr	r2, [r2, #0]
 800cf5e:	3b04      	subs	r3, #4
 800cf60:	2a00      	cmp	r2, #0
 800cf62:	d1ef      	bne.n	800cf44 <quorem+0xe8>
 800cf64:	3c01      	subs	r4, #1
 800cf66:	e7ea      	b.n	800cf3e <quorem+0xe2>
 800cf68:	2000      	movs	r0, #0
 800cf6a:	e7ee      	b.n	800cf4a <quorem+0xee>
 800cf6c:	0000      	movs	r0, r0
	...

0800cf70 <_dtoa_r>:
 800cf70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cf74:	69c7      	ldr	r7, [r0, #28]
 800cf76:	b099      	sub	sp, #100	@ 0x64
 800cf78:	ed8d 0b02 	vstr	d0, [sp, #8]
 800cf7c:	ec55 4b10 	vmov	r4, r5, d0
 800cf80:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800cf82:	9109      	str	r1, [sp, #36]	@ 0x24
 800cf84:	4683      	mov	fp, r0
 800cf86:	920e      	str	r2, [sp, #56]	@ 0x38
 800cf88:	9313      	str	r3, [sp, #76]	@ 0x4c
 800cf8a:	b97f      	cbnz	r7, 800cfac <_dtoa_r+0x3c>
 800cf8c:	2010      	movs	r0, #16
 800cf8e:	f000 fdfd 	bl	800db8c <malloc>
 800cf92:	4602      	mov	r2, r0
 800cf94:	f8cb 001c 	str.w	r0, [fp, #28]
 800cf98:	b920      	cbnz	r0, 800cfa4 <_dtoa_r+0x34>
 800cf9a:	4ba7      	ldr	r3, [pc, #668]	@ (800d238 <_dtoa_r+0x2c8>)
 800cf9c:	21ef      	movs	r1, #239	@ 0xef
 800cf9e:	48a7      	ldr	r0, [pc, #668]	@ (800d23c <_dtoa_r+0x2cc>)
 800cfa0:	f7ff ff3e 	bl	800ce20 <__assert_func>
 800cfa4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800cfa8:	6007      	str	r7, [r0, #0]
 800cfaa:	60c7      	str	r7, [r0, #12]
 800cfac:	f8db 301c 	ldr.w	r3, [fp, #28]
 800cfb0:	6819      	ldr	r1, [r3, #0]
 800cfb2:	b159      	cbz	r1, 800cfcc <_dtoa_r+0x5c>
 800cfb4:	685a      	ldr	r2, [r3, #4]
 800cfb6:	604a      	str	r2, [r1, #4]
 800cfb8:	2301      	movs	r3, #1
 800cfba:	4093      	lsls	r3, r2
 800cfbc:	608b      	str	r3, [r1, #8]
 800cfbe:	4658      	mov	r0, fp
 800cfc0:	f000 feda 	bl	800dd78 <_Bfree>
 800cfc4:	f8db 301c 	ldr.w	r3, [fp, #28]
 800cfc8:	2200      	movs	r2, #0
 800cfca:	601a      	str	r2, [r3, #0]
 800cfcc:	1e2b      	subs	r3, r5, #0
 800cfce:	bfb9      	ittee	lt
 800cfd0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800cfd4:	9303      	strlt	r3, [sp, #12]
 800cfd6:	2300      	movge	r3, #0
 800cfd8:	6033      	strge	r3, [r6, #0]
 800cfda:	9f03      	ldr	r7, [sp, #12]
 800cfdc:	4b98      	ldr	r3, [pc, #608]	@ (800d240 <_dtoa_r+0x2d0>)
 800cfde:	bfbc      	itt	lt
 800cfe0:	2201      	movlt	r2, #1
 800cfe2:	6032      	strlt	r2, [r6, #0]
 800cfe4:	43bb      	bics	r3, r7
 800cfe6:	d112      	bne.n	800d00e <_dtoa_r+0x9e>
 800cfe8:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800cfea:	f242 730f 	movw	r3, #9999	@ 0x270f
 800cfee:	6013      	str	r3, [r2, #0]
 800cff0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800cff4:	4323      	orrs	r3, r4
 800cff6:	f000 854d 	beq.w	800da94 <_dtoa_r+0xb24>
 800cffa:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800cffc:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800d254 <_dtoa_r+0x2e4>
 800d000:	2b00      	cmp	r3, #0
 800d002:	f000 854f 	beq.w	800daa4 <_dtoa_r+0xb34>
 800d006:	f10a 0303 	add.w	r3, sl, #3
 800d00a:	f000 bd49 	b.w	800daa0 <_dtoa_r+0xb30>
 800d00e:	ed9d 7b02 	vldr	d7, [sp, #8]
 800d012:	2200      	movs	r2, #0
 800d014:	ec51 0b17 	vmov	r0, r1, d7
 800d018:	2300      	movs	r3, #0
 800d01a:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800d01e:	f7f3 fd6b 	bl	8000af8 <__aeabi_dcmpeq>
 800d022:	4680      	mov	r8, r0
 800d024:	b158      	cbz	r0, 800d03e <_dtoa_r+0xce>
 800d026:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800d028:	2301      	movs	r3, #1
 800d02a:	6013      	str	r3, [r2, #0]
 800d02c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800d02e:	b113      	cbz	r3, 800d036 <_dtoa_r+0xc6>
 800d030:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800d032:	4b84      	ldr	r3, [pc, #528]	@ (800d244 <_dtoa_r+0x2d4>)
 800d034:	6013      	str	r3, [r2, #0]
 800d036:	f8df a220 	ldr.w	sl, [pc, #544]	@ 800d258 <_dtoa_r+0x2e8>
 800d03a:	f000 bd33 	b.w	800daa4 <_dtoa_r+0xb34>
 800d03e:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800d042:	aa16      	add	r2, sp, #88	@ 0x58
 800d044:	a917      	add	r1, sp, #92	@ 0x5c
 800d046:	4658      	mov	r0, fp
 800d048:	f001 f980 	bl	800e34c <__d2b>
 800d04c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800d050:	4681      	mov	r9, r0
 800d052:	2e00      	cmp	r6, #0
 800d054:	d077      	beq.n	800d146 <_dtoa_r+0x1d6>
 800d056:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d058:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800d05c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d060:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800d064:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800d068:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800d06c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800d070:	4619      	mov	r1, r3
 800d072:	2200      	movs	r2, #0
 800d074:	4b74      	ldr	r3, [pc, #464]	@ (800d248 <_dtoa_r+0x2d8>)
 800d076:	f7f3 f91f 	bl	80002b8 <__aeabi_dsub>
 800d07a:	a369      	add	r3, pc, #420	@ (adr r3, 800d220 <_dtoa_r+0x2b0>)
 800d07c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d080:	f7f3 fad2 	bl	8000628 <__aeabi_dmul>
 800d084:	a368      	add	r3, pc, #416	@ (adr r3, 800d228 <_dtoa_r+0x2b8>)
 800d086:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d08a:	f7f3 f917 	bl	80002bc <__adddf3>
 800d08e:	4604      	mov	r4, r0
 800d090:	4630      	mov	r0, r6
 800d092:	460d      	mov	r5, r1
 800d094:	f7f3 fa5e 	bl	8000554 <__aeabi_i2d>
 800d098:	a365      	add	r3, pc, #404	@ (adr r3, 800d230 <_dtoa_r+0x2c0>)
 800d09a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d09e:	f7f3 fac3 	bl	8000628 <__aeabi_dmul>
 800d0a2:	4602      	mov	r2, r0
 800d0a4:	460b      	mov	r3, r1
 800d0a6:	4620      	mov	r0, r4
 800d0a8:	4629      	mov	r1, r5
 800d0aa:	f7f3 f907 	bl	80002bc <__adddf3>
 800d0ae:	4604      	mov	r4, r0
 800d0b0:	460d      	mov	r5, r1
 800d0b2:	f7f3 fd69 	bl	8000b88 <__aeabi_d2iz>
 800d0b6:	2200      	movs	r2, #0
 800d0b8:	4607      	mov	r7, r0
 800d0ba:	2300      	movs	r3, #0
 800d0bc:	4620      	mov	r0, r4
 800d0be:	4629      	mov	r1, r5
 800d0c0:	f7f3 fd24 	bl	8000b0c <__aeabi_dcmplt>
 800d0c4:	b140      	cbz	r0, 800d0d8 <_dtoa_r+0x168>
 800d0c6:	4638      	mov	r0, r7
 800d0c8:	f7f3 fa44 	bl	8000554 <__aeabi_i2d>
 800d0cc:	4622      	mov	r2, r4
 800d0ce:	462b      	mov	r3, r5
 800d0d0:	f7f3 fd12 	bl	8000af8 <__aeabi_dcmpeq>
 800d0d4:	b900      	cbnz	r0, 800d0d8 <_dtoa_r+0x168>
 800d0d6:	3f01      	subs	r7, #1
 800d0d8:	2f16      	cmp	r7, #22
 800d0da:	d851      	bhi.n	800d180 <_dtoa_r+0x210>
 800d0dc:	4b5b      	ldr	r3, [pc, #364]	@ (800d24c <_dtoa_r+0x2dc>)
 800d0de:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800d0e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d0e6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800d0ea:	f7f3 fd0f 	bl	8000b0c <__aeabi_dcmplt>
 800d0ee:	2800      	cmp	r0, #0
 800d0f0:	d048      	beq.n	800d184 <_dtoa_r+0x214>
 800d0f2:	3f01      	subs	r7, #1
 800d0f4:	2300      	movs	r3, #0
 800d0f6:	9312      	str	r3, [sp, #72]	@ 0x48
 800d0f8:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800d0fa:	1b9b      	subs	r3, r3, r6
 800d0fc:	1e5a      	subs	r2, r3, #1
 800d0fe:	bf44      	itt	mi
 800d100:	f1c3 0801 	rsbmi	r8, r3, #1
 800d104:	2300      	movmi	r3, #0
 800d106:	9208      	str	r2, [sp, #32]
 800d108:	bf54      	ite	pl
 800d10a:	f04f 0800 	movpl.w	r8, #0
 800d10e:	9308      	strmi	r3, [sp, #32]
 800d110:	2f00      	cmp	r7, #0
 800d112:	db39      	blt.n	800d188 <_dtoa_r+0x218>
 800d114:	9b08      	ldr	r3, [sp, #32]
 800d116:	970f      	str	r7, [sp, #60]	@ 0x3c
 800d118:	443b      	add	r3, r7
 800d11a:	9308      	str	r3, [sp, #32]
 800d11c:	2300      	movs	r3, #0
 800d11e:	930a      	str	r3, [sp, #40]	@ 0x28
 800d120:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d122:	2b09      	cmp	r3, #9
 800d124:	d864      	bhi.n	800d1f0 <_dtoa_r+0x280>
 800d126:	2b05      	cmp	r3, #5
 800d128:	bfc4      	itt	gt
 800d12a:	3b04      	subgt	r3, #4
 800d12c:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800d12e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d130:	f1a3 0302 	sub.w	r3, r3, #2
 800d134:	bfcc      	ite	gt
 800d136:	2400      	movgt	r4, #0
 800d138:	2401      	movle	r4, #1
 800d13a:	2b03      	cmp	r3, #3
 800d13c:	d863      	bhi.n	800d206 <_dtoa_r+0x296>
 800d13e:	e8df f003 	tbb	[pc, r3]
 800d142:	372a      	.short	0x372a
 800d144:	5535      	.short	0x5535
 800d146:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800d14a:	441e      	add	r6, r3
 800d14c:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800d150:	2b20      	cmp	r3, #32
 800d152:	bfc1      	itttt	gt
 800d154:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800d158:	409f      	lslgt	r7, r3
 800d15a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800d15e:	fa24 f303 	lsrgt.w	r3, r4, r3
 800d162:	bfd6      	itet	le
 800d164:	f1c3 0320 	rsble	r3, r3, #32
 800d168:	ea47 0003 	orrgt.w	r0, r7, r3
 800d16c:	fa04 f003 	lslle.w	r0, r4, r3
 800d170:	f7f3 f9e0 	bl	8000534 <__aeabi_ui2d>
 800d174:	2201      	movs	r2, #1
 800d176:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800d17a:	3e01      	subs	r6, #1
 800d17c:	9214      	str	r2, [sp, #80]	@ 0x50
 800d17e:	e777      	b.n	800d070 <_dtoa_r+0x100>
 800d180:	2301      	movs	r3, #1
 800d182:	e7b8      	b.n	800d0f6 <_dtoa_r+0x186>
 800d184:	9012      	str	r0, [sp, #72]	@ 0x48
 800d186:	e7b7      	b.n	800d0f8 <_dtoa_r+0x188>
 800d188:	427b      	negs	r3, r7
 800d18a:	930a      	str	r3, [sp, #40]	@ 0x28
 800d18c:	2300      	movs	r3, #0
 800d18e:	eba8 0807 	sub.w	r8, r8, r7
 800d192:	930f      	str	r3, [sp, #60]	@ 0x3c
 800d194:	e7c4      	b.n	800d120 <_dtoa_r+0x1b0>
 800d196:	2300      	movs	r3, #0
 800d198:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d19a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d19c:	2b00      	cmp	r3, #0
 800d19e:	dc35      	bgt.n	800d20c <_dtoa_r+0x29c>
 800d1a0:	2301      	movs	r3, #1
 800d1a2:	9300      	str	r3, [sp, #0]
 800d1a4:	9307      	str	r3, [sp, #28]
 800d1a6:	461a      	mov	r2, r3
 800d1a8:	920e      	str	r2, [sp, #56]	@ 0x38
 800d1aa:	e00b      	b.n	800d1c4 <_dtoa_r+0x254>
 800d1ac:	2301      	movs	r3, #1
 800d1ae:	e7f3      	b.n	800d198 <_dtoa_r+0x228>
 800d1b0:	2300      	movs	r3, #0
 800d1b2:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d1b4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d1b6:	18fb      	adds	r3, r7, r3
 800d1b8:	9300      	str	r3, [sp, #0]
 800d1ba:	3301      	adds	r3, #1
 800d1bc:	2b01      	cmp	r3, #1
 800d1be:	9307      	str	r3, [sp, #28]
 800d1c0:	bfb8      	it	lt
 800d1c2:	2301      	movlt	r3, #1
 800d1c4:	f8db 001c 	ldr.w	r0, [fp, #28]
 800d1c8:	2100      	movs	r1, #0
 800d1ca:	2204      	movs	r2, #4
 800d1cc:	f102 0514 	add.w	r5, r2, #20
 800d1d0:	429d      	cmp	r5, r3
 800d1d2:	d91f      	bls.n	800d214 <_dtoa_r+0x2a4>
 800d1d4:	6041      	str	r1, [r0, #4]
 800d1d6:	4658      	mov	r0, fp
 800d1d8:	f000 fd8e 	bl	800dcf8 <_Balloc>
 800d1dc:	4682      	mov	sl, r0
 800d1de:	2800      	cmp	r0, #0
 800d1e0:	d13c      	bne.n	800d25c <_dtoa_r+0x2ec>
 800d1e2:	4b1b      	ldr	r3, [pc, #108]	@ (800d250 <_dtoa_r+0x2e0>)
 800d1e4:	4602      	mov	r2, r0
 800d1e6:	f240 11af 	movw	r1, #431	@ 0x1af
 800d1ea:	e6d8      	b.n	800cf9e <_dtoa_r+0x2e>
 800d1ec:	2301      	movs	r3, #1
 800d1ee:	e7e0      	b.n	800d1b2 <_dtoa_r+0x242>
 800d1f0:	2401      	movs	r4, #1
 800d1f2:	2300      	movs	r3, #0
 800d1f4:	9309      	str	r3, [sp, #36]	@ 0x24
 800d1f6:	940b      	str	r4, [sp, #44]	@ 0x2c
 800d1f8:	f04f 33ff 	mov.w	r3, #4294967295
 800d1fc:	9300      	str	r3, [sp, #0]
 800d1fe:	9307      	str	r3, [sp, #28]
 800d200:	2200      	movs	r2, #0
 800d202:	2312      	movs	r3, #18
 800d204:	e7d0      	b.n	800d1a8 <_dtoa_r+0x238>
 800d206:	2301      	movs	r3, #1
 800d208:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d20a:	e7f5      	b.n	800d1f8 <_dtoa_r+0x288>
 800d20c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d20e:	9300      	str	r3, [sp, #0]
 800d210:	9307      	str	r3, [sp, #28]
 800d212:	e7d7      	b.n	800d1c4 <_dtoa_r+0x254>
 800d214:	3101      	adds	r1, #1
 800d216:	0052      	lsls	r2, r2, #1
 800d218:	e7d8      	b.n	800d1cc <_dtoa_r+0x25c>
 800d21a:	bf00      	nop
 800d21c:	f3af 8000 	nop.w
 800d220:	636f4361 	.word	0x636f4361
 800d224:	3fd287a7 	.word	0x3fd287a7
 800d228:	8b60c8b3 	.word	0x8b60c8b3
 800d22c:	3fc68a28 	.word	0x3fc68a28
 800d230:	509f79fb 	.word	0x509f79fb
 800d234:	3fd34413 	.word	0x3fd34413
 800d238:	08077c0c 	.word	0x08077c0c
 800d23c:	08077cf8 	.word	0x08077cf8
 800d240:	7ff00000 	.word	0x7ff00000
 800d244:	08077c8c 	.word	0x08077c8c
 800d248:	3ff80000 	.word	0x3ff80000
 800d24c:	08077df0 	.word	0x08077df0
 800d250:	08077d50 	.word	0x08077d50
 800d254:	08077cf4 	.word	0x08077cf4
 800d258:	08077c8b 	.word	0x08077c8b
 800d25c:	f8db 301c 	ldr.w	r3, [fp, #28]
 800d260:	6018      	str	r0, [r3, #0]
 800d262:	9b07      	ldr	r3, [sp, #28]
 800d264:	2b0e      	cmp	r3, #14
 800d266:	f200 80a4 	bhi.w	800d3b2 <_dtoa_r+0x442>
 800d26a:	2c00      	cmp	r4, #0
 800d26c:	f000 80a1 	beq.w	800d3b2 <_dtoa_r+0x442>
 800d270:	2f00      	cmp	r7, #0
 800d272:	dd33      	ble.n	800d2dc <_dtoa_r+0x36c>
 800d274:	4bad      	ldr	r3, [pc, #692]	@ (800d52c <_dtoa_r+0x5bc>)
 800d276:	f007 020f 	and.w	r2, r7, #15
 800d27a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d27e:	ed93 7b00 	vldr	d7, [r3]
 800d282:	05f8      	lsls	r0, r7, #23
 800d284:	ed8d 7b04 	vstr	d7, [sp, #16]
 800d288:	ea4f 1427 	mov.w	r4, r7, asr #4
 800d28c:	d516      	bpl.n	800d2bc <_dtoa_r+0x34c>
 800d28e:	4ba8      	ldr	r3, [pc, #672]	@ (800d530 <_dtoa_r+0x5c0>)
 800d290:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800d294:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800d298:	f7f3 faf0 	bl	800087c <__aeabi_ddiv>
 800d29c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d2a0:	f004 040f 	and.w	r4, r4, #15
 800d2a4:	2603      	movs	r6, #3
 800d2a6:	4da2      	ldr	r5, [pc, #648]	@ (800d530 <_dtoa_r+0x5c0>)
 800d2a8:	b954      	cbnz	r4, 800d2c0 <_dtoa_r+0x350>
 800d2aa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d2ae:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d2b2:	f7f3 fae3 	bl	800087c <__aeabi_ddiv>
 800d2b6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d2ba:	e028      	b.n	800d30e <_dtoa_r+0x39e>
 800d2bc:	2602      	movs	r6, #2
 800d2be:	e7f2      	b.n	800d2a6 <_dtoa_r+0x336>
 800d2c0:	07e1      	lsls	r1, r4, #31
 800d2c2:	d508      	bpl.n	800d2d6 <_dtoa_r+0x366>
 800d2c4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d2c8:	e9d5 2300 	ldrd	r2, r3, [r5]
 800d2cc:	f7f3 f9ac 	bl	8000628 <__aeabi_dmul>
 800d2d0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d2d4:	3601      	adds	r6, #1
 800d2d6:	1064      	asrs	r4, r4, #1
 800d2d8:	3508      	adds	r5, #8
 800d2da:	e7e5      	b.n	800d2a8 <_dtoa_r+0x338>
 800d2dc:	f000 80d2 	beq.w	800d484 <_dtoa_r+0x514>
 800d2e0:	427c      	negs	r4, r7
 800d2e2:	4b92      	ldr	r3, [pc, #584]	@ (800d52c <_dtoa_r+0x5bc>)
 800d2e4:	4d92      	ldr	r5, [pc, #584]	@ (800d530 <_dtoa_r+0x5c0>)
 800d2e6:	f004 020f 	and.w	r2, r4, #15
 800d2ea:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d2ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d2f2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800d2f6:	f7f3 f997 	bl	8000628 <__aeabi_dmul>
 800d2fa:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d2fe:	1124      	asrs	r4, r4, #4
 800d300:	2300      	movs	r3, #0
 800d302:	2602      	movs	r6, #2
 800d304:	2c00      	cmp	r4, #0
 800d306:	f040 80b2 	bne.w	800d46e <_dtoa_r+0x4fe>
 800d30a:	2b00      	cmp	r3, #0
 800d30c:	d1d3      	bne.n	800d2b6 <_dtoa_r+0x346>
 800d30e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800d310:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800d314:	2b00      	cmp	r3, #0
 800d316:	f000 80b7 	beq.w	800d488 <_dtoa_r+0x518>
 800d31a:	4b86      	ldr	r3, [pc, #536]	@ (800d534 <_dtoa_r+0x5c4>)
 800d31c:	2200      	movs	r2, #0
 800d31e:	4620      	mov	r0, r4
 800d320:	4629      	mov	r1, r5
 800d322:	f7f3 fbf3 	bl	8000b0c <__aeabi_dcmplt>
 800d326:	2800      	cmp	r0, #0
 800d328:	f000 80ae 	beq.w	800d488 <_dtoa_r+0x518>
 800d32c:	9b07      	ldr	r3, [sp, #28]
 800d32e:	2b00      	cmp	r3, #0
 800d330:	f000 80aa 	beq.w	800d488 <_dtoa_r+0x518>
 800d334:	9b00      	ldr	r3, [sp, #0]
 800d336:	2b00      	cmp	r3, #0
 800d338:	dd37      	ble.n	800d3aa <_dtoa_r+0x43a>
 800d33a:	1e7b      	subs	r3, r7, #1
 800d33c:	9304      	str	r3, [sp, #16]
 800d33e:	4620      	mov	r0, r4
 800d340:	4b7d      	ldr	r3, [pc, #500]	@ (800d538 <_dtoa_r+0x5c8>)
 800d342:	2200      	movs	r2, #0
 800d344:	4629      	mov	r1, r5
 800d346:	f7f3 f96f 	bl	8000628 <__aeabi_dmul>
 800d34a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d34e:	9c00      	ldr	r4, [sp, #0]
 800d350:	3601      	adds	r6, #1
 800d352:	4630      	mov	r0, r6
 800d354:	f7f3 f8fe 	bl	8000554 <__aeabi_i2d>
 800d358:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d35c:	f7f3 f964 	bl	8000628 <__aeabi_dmul>
 800d360:	4b76      	ldr	r3, [pc, #472]	@ (800d53c <_dtoa_r+0x5cc>)
 800d362:	2200      	movs	r2, #0
 800d364:	f7f2 ffaa 	bl	80002bc <__adddf3>
 800d368:	4605      	mov	r5, r0
 800d36a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800d36e:	2c00      	cmp	r4, #0
 800d370:	f040 808d 	bne.w	800d48e <_dtoa_r+0x51e>
 800d374:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d378:	4b71      	ldr	r3, [pc, #452]	@ (800d540 <_dtoa_r+0x5d0>)
 800d37a:	2200      	movs	r2, #0
 800d37c:	f7f2 ff9c 	bl	80002b8 <__aeabi_dsub>
 800d380:	4602      	mov	r2, r0
 800d382:	460b      	mov	r3, r1
 800d384:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800d388:	462a      	mov	r2, r5
 800d38a:	4633      	mov	r3, r6
 800d38c:	f7f3 fbdc 	bl	8000b48 <__aeabi_dcmpgt>
 800d390:	2800      	cmp	r0, #0
 800d392:	f040 828b 	bne.w	800d8ac <_dtoa_r+0x93c>
 800d396:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d39a:	462a      	mov	r2, r5
 800d39c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800d3a0:	f7f3 fbb4 	bl	8000b0c <__aeabi_dcmplt>
 800d3a4:	2800      	cmp	r0, #0
 800d3a6:	f040 8128 	bne.w	800d5fa <_dtoa_r+0x68a>
 800d3aa:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800d3ae:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800d3b2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800d3b4:	2b00      	cmp	r3, #0
 800d3b6:	f2c0 815a 	blt.w	800d66e <_dtoa_r+0x6fe>
 800d3ba:	2f0e      	cmp	r7, #14
 800d3bc:	f300 8157 	bgt.w	800d66e <_dtoa_r+0x6fe>
 800d3c0:	4b5a      	ldr	r3, [pc, #360]	@ (800d52c <_dtoa_r+0x5bc>)
 800d3c2:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800d3c6:	ed93 7b00 	vldr	d7, [r3]
 800d3ca:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d3cc:	2b00      	cmp	r3, #0
 800d3ce:	ed8d 7b00 	vstr	d7, [sp]
 800d3d2:	da03      	bge.n	800d3dc <_dtoa_r+0x46c>
 800d3d4:	9b07      	ldr	r3, [sp, #28]
 800d3d6:	2b00      	cmp	r3, #0
 800d3d8:	f340 8101 	ble.w	800d5de <_dtoa_r+0x66e>
 800d3dc:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800d3e0:	4656      	mov	r6, sl
 800d3e2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d3e6:	4620      	mov	r0, r4
 800d3e8:	4629      	mov	r1, r5
 800d3ea:	f7f3 fa47 	bl	800087c <__aeabi_ddiv>
 800d3ee:	f7f3 fbcb 	bl	8000b88 <__aeabi_d2iz>
 800d3f2:	4680      	mov	r8, r0
 800d3f4:	f7f3 f8ae 	bl	8000554 <__aeabi_i2d>
 800d3f8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d3fc:	f7f3 f914 	bl	8000628 <__aeabi_dmul>
 800d400:	4602      	mov	r2, r0
 800d402:	460b      	mov	r3, r1
 800d404:	4620      	mov	r0, r4
 800d406:	4629      	mov	r1, r5
 800d408:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800d40c:	f7f2 ff54 	bl	80002b8 <__aeabi_dsub>
 800d410:	f806 4b01 	strb.w	r4, [r6], #1
 800d414:	9d07      	ldr	r5, [sp, #28]
 800d416:	eba6 040a 	sub.w	r4, r6, sl
 800d41a:	42a5      	cmp	r5, r4
 800d41c:	4602      	mov	r2, r0
 800d41e:	460b      	mov	r3, r1
 800d420:	f040 8117 	bne.w	800d652 <_dtoa_r+0x6e2>
 800d424:	f7f2 ff4a 	bl	80002bc <__adddf3>
 800d428:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d42c:	4604      	mov	r4, r0
 800d42e:	460d      	mov	r5, r1
 800d430:	f7f3 fb8a 	bl	8000b48 <__aeabi_dcmpgt>
 800d434:	2800      	cmp	r0, #0
 800d436:	f040 80f9 	bne.w	800d62c <_dtoa_r+0x6bc>
 800d43a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d43e:	4620      	mov	r0, r4
 800d440:	4629      	mov	r1, r5
 800d442:	f7f3 fb59 	bl	8000af8 <__aeabi_dcmpeq>
 800d446:	b118      	cbz	r0, 800d450 <_dtoa_r+0x4e0>
 800d448:	f018 0f01 	tst.w	r8, #1
 800d44c:	f040 80ee 	bne.w	800d62c <_dtoa_r+0x6bc>
 800d450:	4649      	mov	r1, r9
 800d452:	4658      	mov	r0, fp
 800d454:	f000 fc90 	bl	800dd78 <_Bfree>
 800d458:	2300      	movs	r3, #0
 800d45a:	7033      	strb	r3, [r6, #0]
 800d45c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800d45e:	3701      	adds	r7, #1
 800d460:	601f      	str	r7, [r3, #0]
 800d462:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800d464:	2b00      	cmp	r3, #0
 800d466:	f000 831d 	beq.w	800daa4 <_dtoa_r+0xb34>
 800d46a:	601e      	str	r6, [r3, #0]
 800d46c:	e31a      	b.n	800daa4 <_dtoa_r+0xb34>
 800d46e:	07e2      	lsls	r2, r4, #31
 800d470:	d505      	bpl.n	800d47e <_dtoa_r+0x50e>
 800d472:	e9d5 2300 	ldrd	r2, r3, [r5]
 800d476:	f7f3 f8d7 	bl	8000628 <__aeabi_dmul>
 800d47a:	3601      	adds	r6, #1
 800d47c:	2301      	movs	r3, #1
 800d47e:	1064      	asrs	r4, r4, #1
 800d480:	3508      	adds	r5, #8
 800d482:	e73f      	b.n	800d304 <_dtoa_r+0x394>
 800d484:	2602      	movs	r6, #2
 800d486:	e742      	b.n	800d30e <_dtoa_r+0x39e>
 800d488:	9c07      	ldr	r4, [sp, #28]
 800d48a:	9704      	str	r7, [sp, #16]
 800d48c:	e761      	b.n	800d352 <_dtoa_r+0x3e2>
 800d48e:	4b27      	ldr	r3, [pc, #156]	@ (800d52c <_dtoa_r+0x5bc>)
 800d490:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800d492:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800d496:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800d49a:	4454      	add	r4, sl
 800d49c:	2900      	cmp	r1, #0
 800d49e:	d053      	beq.n	800d548 <_dtoa_r+0x5d8>
 800d4a0:	4928      	ldr	r1, [pc, #160]	@ (800d544 <_dtoa_r+0x5d4>)
 800d4a2:	2000      	movs	r0, #0
 800d4a4:	f7f3 f9ea 	bl	800087c <__aeabi_ddiv>
 800d4a8:	4633      	mov	r3, r6
 800d4aa:	462a      	mov	r2, r5
 800d4ac:	f7f2 ff04 	bl	80002b8 <__aeabi_dsub>
 800d4b0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800d4b4:	4656      	mov	r6, sl
 800d4b6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d4ba:	f7f3 fb65 	bl	8000b88 <__aeabi_d2iz>
 800d4be:	4605      	mov	r5, r0
 800d4c0:	f7f3 f848 	bl	8000554 <__aeabi_i2d>
 800d4c4:	4602      	mov	r2, r0
 800d4c6:	460b      	mov	r3, r1
 800d4c8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d4cc:	f7f2 fef4 	bl	80002b8 <__aeabi_dsub>
 800d4d0:	3530      	adds	r5, #48	@ 0x30
 800d4d2:	4602      	mov	r2, r0
 800d4d4:	460b      	mov	r3, r1
 800d4d6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800d4da:	f806 5b01 	strb.w	r5, [r6], #1
 800d4de:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800d4e2:	f7f3 fb13 	bl	8000b0c <__aeabi_dcmplt>
 800d4e6:	2800      	cmp	r0, #0
 800d4e8:	d171      	bne.n	800d5ce <_dtoa_r+0x65e>
 800d4ea:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d4ee:	4911      	ldr	r1, [pc, #68]	@ (800d534 <_dtoa_r+0x5c4>)
 800d4f0:	2000      	movs	r0, #0
 800d4f2:	f7f2 fee1 	bl	80002b8 <__aeabi_dsub>
 800d4f6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800d4fa:	f7f3 fb07 	bl	8000b0c <__aeabi_dcmplt>
 800d4fe:	2800      	cmp	r0, #0
 800d500:	f040 8095 	bne.w	800d62e <_dtoa_r+0x6be>
 800d504:	42a6      	cmp	r6, r4
 800d506:	f43f af50 	beq.w	800d3aa <_dtoa_r+0x43a>
 800d50a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800d50e:	4b0a      	ldr	r3, [pc, #40]	@ (800d538 <_dtoa_r+0x5c8>)
 800d510:	2200      	movs	r2, #0
 800d512:	f7f3 f889 	bl	8000628 <__aeabi_dmul>
 800d516:	4b08      	ldr	r3, [pc, #32]	@ (800d538 <_dtoa_r+0x5c8>)
 800d518:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800d51c:	2200      	movs	r2, #0
 800d51e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d522:	f7f3 f881 	bl	8000628 <__aeabi_dmul>
 800d526:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d52a:	e7c4      	b.n	800d4b6 <_dtoa_r+0x546>
 800d52c:	08077df0 	.word	0x08077df0
 800d530:	08077dc8 	.word	0x08077dc8
 800d534:	3ff00000 	.word	0x3ff00000
 800d538:	40240000 	.word	0x40240000
 800d53c:	401c0000 	.word	0x401c0000
 800d540:	40140000 	.word	0x40140000
 800d544:	3fe00000 	.word	0x3fe00000
 800d548:	4631      	mov	r1, r6
 800d54a:	4628      	mov	r0, r5
 800d54c:	f7f3 f86c 	bl	8000628 <__aeabi_dmul>
 800d550:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800d554:	9415      	str	r4, [sp, #84]	@ 0x54
 800d556:	4656      	mov	r6, sl
 800d558:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d55c:	f7f3 fb14 	bl	8000b88 <__aeabi_d2iz>
 800d560:	4605      	mov	r5, r0
 800d562:	f7f2 fff7 	bl	8000554 <__aeabi_i2d>
 800d566:	4602      	mov	r2, r0
 800d568:	460b      	mov	r3, r1
 800d56a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d56e:	f7f2 fea3 	bl	80002b8 <__aeabi_dsub>
 800d572:	3530      	adds	r5, #48	@ 0x30
 800d574:	f806 5b01 	strb.w	r5, [r6], #1
 800d578:	4602      	mov	r2, r0
 800d57a:	460b      	mov	r3, r1
 800d57c:	42a6      	cmp	r6, r4
 800d57e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800d582:	f04f 0200 	mov.w	r2, #0
 800d586:	d124      	bne.n	800d5d2 <_dtoa_r+0x662>
 800d588:	4bac      	ldr	r3, [pc, #688]	@ (800d83c <_dtoa_r+0x8cc>)
 800d58a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800d58e:	f7f2 fe95 	bl	80002bc <__adddf3>
 800d592:	4602      	mov	r2, r0
 800d594:	460b      	mov	r3, r1
 800d596:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d59a:	f7f3 fad5 	bl	8000b48 <__aeabi_dcmpgt>
 800d59e:	2800      	cmp	r0, #0
 800d5a0:	d145      	bne.n	800d62e <_dtoa_r+0x6be>
 800d5a2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800d5a6:	49a5      	ldr	r1, [pc, #660]	@ (800d83c <_dtoa_r+0x8cc>)
 800d5a8:	2000      	movs	r0, #0
 800d5aa:	f7f2 fe85 	bl	80002b8 <__aeabi_dsub>
 800d5ae:	4602      	mov	r2, r0
 800d5b0:	460b      	mov	r3, r1
 800d5b2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d5b6:	f7f3 faa9 	bl	8000b0c <__aeabi_dcmplt>
 800d5ba:	2800      	cmp	r0, #0
 800d5bc:	f43f aef5 	beq.w	800d3aa <_dtoa_r+0x43a>
 800d5c0:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800d5c2:	1e73      	subs	r3, r6, #1
 800d5c4:	9315      	str	r3, [sp, #84]	@ 0x54
 800d5c6:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800d5ca:	2b30      	cmp	r3, #48	@ 0x30
 800d5cc:	d0f8      	beq.n	800d5c0 <_dtoa_r+0x650>
 800d5ce:	9f04      	ldr	r7, [sp, #16]
 800d5d0:	e73e      	b.n	800d450 <_dtoa_r+0x4e0>
 800d5d2:	4b9b      	ldr	r3, [pc, #620]	@ (800d840 <_dtoa_r+0x8d0>)
 800d5d4:	f7f3 f828 	bl	8000628 <__aeabi_dmul>
 800d5d8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d5dc:	e7bc      	b.n	800d558 <_dtoa_r+0x5e8>
 800d5de:	d10c      	bne.n	800d5fa <_dtoa_r+0x68a>
 800d5e0:	4b98      	ldr	r3, [pc, #608]	@ (800d844 <_dtoa_r+0x8d4>)
 800d5e2:	2200      	movs	r2, #0
 800d5e4:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d5e8:	f7f3 f81e 	bl	8000628 <__aeabi_dmul>
 800d5ec:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d5f0:	f7f3 faa0 	bl	8000b34 <__aeabi_dcmpge>
 800d5f4:	2800      	cmp	r0, #0
 800d5f6:	f000 8157 	beq.w	800d8a8 <_dtoa_r+0x938>
 800d5fa:	2400      	movs	r4, #0
 800d5fc:	4625      	mov	r5, r4
 800d5fe:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d600:	43db      	mvns	r3, r3
 800d602:	9304      	str	r3, [sp, #16]
 800d604:	4656      	mov	r6, sl
 800d606:	2700      	movs	r7, #0
 800d608:	4621      	mov	r1, r4
 800d60a:	4658      	mov	r0, fp
 800d60c:	f000 fbb4 	bl	800dd78 <_Bfree>
 800d610:	2d00      	cmp	r5, #0
 800d612:	d0dc      	beq.n	800d5ce <_dtoa_r+0x65e>
 800d614:	b12f      	cbz	r7, 800d622 <_dtoa_r+0x6b2>
 800d616:	42af      	cmp	r7, r5
 800d618:	d003      	beq.n	800d622 <_dtoa_r+0x6b2>
 800d61a:	4639      	mov	r1, r7
 800d61c:	4658      	mov	r0, fp
 800d61e:	f000 fbab 	bl	800dd78 <_Bfree>
 800d622:	4629      	mov	r1, r5
 800d624:	4658      	mov	r0, fp
 800d626:	f000 fba7 	bl	800dd78 <_Bfree>
 800d62a:	e7d0      	b.n	800d5ce <_dtoa_r+0x65e>
 800d62c:	9704      	str	r7, [sp, #16]
 800d62e:	4633      	mov	r3, r6
 800d630:	461e      	mov	r6, r3
 800d632:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d636:	2a39      	cmp	r2, #57	@ 0x39
 800d638:	d107      	bne.n	800d64a <_dtoa_r+0x6da>
 800d63a:	459a      	cmp	sl, r3
 800d63c:	d1f8      	bne.n	800d630 <_dtoa_r+0x6c0>
 800d63e:	9a04      	ldr	r2, [sp, #16]
 800d640:	3201      	adds	r2, #1
 800d642:	9204      	str	r2, [sp, #16]
 800d644:	2230      	movs	r2, #48	@ 0x30
 800d646:	f88a 2000 	strb.w	r2, [sl]
 800d64a:	781a      	ldrb	r2, [r3, #0]
 800d64c:	3201      	adds	r2, #1
 800d64e:	701a      	strb	r2, [r3, #0]
 800d650:	e7bd      	b.n	800d5ce <_dtoa_r+0x65e>
 800d652:	4b7b      	ldr	r3, [pc, #492]	@ (800d840 <_dtoa_r+0x8d0>)
 800d654:	2200      	movs	r2, #0
 800d656:	f7f2 ffe7 	bl	8000628 <__aeabi_dmul>
 800d65a:	2200      	movs	r2, #0
 800d65c:	2300      	movs	r3, #0
 800d65e:	4604      	mov	r4, r0
 800d660:	460d      	mov	r5, r1
 800d662:	f7f3 fa49 	bl	8000af8 <__aeabi_dcmpeq>
 800d666:	2800      	cmp	r0, #0
 800d668:	f43f aebb 	beq.w	800d3e2 <_dtoa_r+0x472>
 800d66c:	e6f0      	b.n	800d450 <_dtoa_r+0x4e0>
 800d66e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800d670:	2a00      	cmp	r2, #0
 800d672:	f000 80db 	beq.w	800d82c <_dtoa_r+0x8bc>
 800d676:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d678:	2a01      	cmp	r2, #1
 800d67a:	f300 80bf 	bgt.w	800d7fc <_dtoa_r+0x88c>
 800d67e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800d680:	2a00      	cmp	r2, #0
 800d682:	f000 80b7 	beq.w	800d7f4 <_dtoa_r+0x884>
 800d686:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800d68a:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800d68c:	4646      	mov	r6, r8
 800d68e:	9a08      	ldr	r2, [sp, #32]
 800d690:	2101      	movs	r1, #1
 800d692:	441a      	add	r2, r3
 800d694:	4658      	mov	r0, fp
 800d696:	4498      	add	r8, r3
 800d698:	9208      	str	r2, [sp, #32]
 800d69a:	f000 fc21 	bl	800dee0 <__i2b>
 800d69e:	4605      	mov	r5, r0
 800d6a0:	b15e      	cbz	r6, 800d6ba <_dtoa_r+0x74a>
 800d6a2:	9b08      	ldr	r3, [sp, #32]
 800d6a4:	2b00      	cmp	r3, #0
 800d6a6:	dd08      	ble.n	800d6ba <_dtoa_r+0x74a>
 800d6a8:	42b3      	cmp	r3, r6
 800d6aa:	9a08      	ldr	r2, [sp, #32]
 800d6ac:	bfa8      	it	ge
 800d6ae:	4633      	movge	r3, r6
 800d6b0:	eba8 0803 	sub.w	r8, r8, r3
 800d6b4:	1af6      	subs	r6, r6, r3
 800d6b6:	1ad3      	subs	r3, r2, r3
 800d6b8:	9308      	str	r3, [sp, #32]
 800d6ba:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d6bc:	b1f3      	cbz	r3, 800d6fc <_dtoa_r+0x78c>
 800d6be:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d6c0:	2b00      	cmp	r3, #0
 800d6c2:	f000 80b7 	beq.w	800d834 <_dtoa_r+0x8c4>
 800d6c6:	b18c      	cbz	r4, 800d6ec <_dtoa_r+0x77c>
 800d6c8:	4629      	mov	r1, r5
 800d6ca:	4622      	mov	r2, r4
 800d6cc:	4658      	mov	r0, fp
 800d6ce:	f000 fcc7 	bl	800e060 <__pow5mult>
 800d6d2:	464a      	mov	r2, r9
 800d6d4:	4601      	mov	r1, r0
 800d6d6:	4605      	mov	r5, r0
 800d6d8:	4658      	mov	r0, fp
 800d6da:	f000 fc17 	bl	800df0c <__multiply>
 800d6de:	4649      	mov	r1, r9
 800d6e0:	9004      	str	r0, [sp, #16]
 800d6e2:	4658      	mov	r0, fp
 800d6e4:	f000 fb48 	bl	800dd78 <_Bfree>
 800d6e8:	9b04      	ldr	r3, [sp, #16]
 800d6ea:	4699      	mov	r9, r3
 800d6ec:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d6ee:	1b1a      	subs	r2, r3, r4
 800d6f0:	d004      	beq.n	800d6fc <_dtoa_r+0x78c>
 800d6f2:	4649      	mov	r1, r9
 800d6f4:	4658      	mov	r0, fp
 800d6f6:	f000 fcb3 	bl	800e060 <__pow5mult>
 800d6fa:	4681      	mov	r9, r0
 800d6fc:	2101      	movs	r1, #1
 800d6fe:	4658      	mov	r0, fp
 800d700:	f000 fbee 	bl	800dee0 <__i2b>
 800d704:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d706:	4604      	mov	r4, r0
 800d708:	2b00      	cmp	r3, #0
 800d70a:	f000 81cf 	beq.w	800daac <_dtoa_r+0xb3c>
 800d70e:	461a      	mov	r2, r3
 800d710:	4601      	mov	r1, r0
 800d712:	4658      	mov	r0, fp
 800d714:	f000 fca4 	bl	800e060 <__pow5mult>
 800d718:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d71a:	2b01      	cmp	r3, #1
 800d71c:	4604      	mov	r4, r0
 800d71e:	f300 8095 	bgt.w	800d84c <_dtoa_r+0x8dc>
 800d722:	9b02      	ldr	r3, [sp, #8]
 800d724:	2b00      	cmp	r3, #0
 800d726:	f040 8087 	bne.w	800d838 <_dtoa_r+0x8c8>
 800d72a:	9b03      	ldr	r3, [sp, #12]
 800d72c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d730:	2b00      	cmp	r3, #0
 800d732:	f040 8089 	bne.w	800d848 <_dtoa_r+0x8d8>
 800d736:	9b03      	ldr	r3, [sp, #12]
 800d738:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800d73c:	0d1b      	lsrs	r3, r3, #20
 800d73e:	051b      	lsls	r3, r3, #20
 800d740:	b12b      	cbz	r3, 800d74e <_dtoa_r+0x7de>
 800d742:	9b08      	ldr	r3, [sp, #32]
 800d744:	3301      	adds	r3, #1
 800d746:	9308      	str	r3, [sp, #32]
 800d748:	f108 0801 	add.w	r8, r8, #1
 800d74c:	2301      	movs	r3, #1
 800d74e:	930a      	str	r3, [sp, #40]	@ 0x28
 800d750:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d752:	2b00      	cmp	r3, #0
 800d754:	f000 81b0 	beq.w	800dab8 <_dtoa_r+0xb48>
 800d758:	6923      	ldr	r3, [r4, #16]
 800d75a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800d75e:	6918      	ldr	r0, [r3, #16]
 800d760:	f000 fb72 	bl	800de48 <__hi0bits>
 800d764:	f1c0 0020 	rsb	r0, r0, #32
 800d768:	9b08      	ldr	r3, [sp, #32]
 800d76a:	4418      	add	r0, r3
 800d76c:	f010 001f 	ands.w	r0, r0, #31
 800d770:	d077      	beq.n	800d862 <_dtoa_r+0x8f2>
 800d772:	f1c0 0320 	rsb	r3, r0, #32
 800d776:	2b04      	cmp	r3, #4
 800d778:	dd6b      	ble.n	800d852 <_dtoa_r+0x8e2>
 800d77a:	9b08      	ldr	r3, [sp, #32]
 800d77c:	f1c0 001c 	rsb	r0, r0, #28
 800d780:	4403      	add	r3, r0
 800d782:	4480      	add	r8, r0
 800d784:	4406      	add	r6, r0
 800d786:	9308      	str	r3, [sp, #32]
 800d788:	f1b8 0f00 	cmp.w	r8, #0
 800d78c:	dd05      	ble.n	800d79a <_dtoa_r+0x82a>
 800d78e:	4649      	mov	r1, r9
 800d790:	4642      	mov	r2, r8
 800d792:	4658      	mov	r0, fp
 800d794:	f000 fcbe 	bl	800e114 <__lshift>
 800d798:	4681      	mov	r9, r0
 800d79a:	9b08      	ldr	r3, [sp, #32]
 800d79c:	2b00      	cmp	r3, #0
 800d79e:	dd05      	ble.n	800d7ac <_dtoa_r+0x83c>
 800d7a0:	4621      	mov	r1, r4
 800d7a2:	461a      	mov	r2, r3
 800d7a4:	4658      	mov	r0, fp
 800d7a6:	f000 fcb5 	bl	800e114 <__lshift>
 800d7aa:	4604      	mov	r4, r0
 800d7ac:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800d7ae:	2b00      	cmp	r3, #0
 800d7b0:	d059      	beq.n	800d866 <_dtoa_r+0x8f6>
 800d7b2:	4621      	mov	r1, r4
 800d7b4:	4648      	mov	r0, r9
 800d7b6:	f000 fd19 	bl	800e1ec <__mcmp>
 800d7ba:	2800      	cmp	r0, #0
 800d7bc:	da53      	bge.n	800d866 <_dtoa_r+0x8f6>
 800d7be:	1e7b      	subs	r3, r7, #1
 800d7c0:	9304      	str	r3, [sp, #16]
 800d7c2:	4649      	mov	r1, r9
 800d7c4:	2300      	movs	r3, #0
 800d7c6:	220a      	movs	r2, #10
 800d7c8:	4658      	mov	r0, fp
 800d7ca:	f000 faf7 	bl	800ddbc <__multadd>
 800d7ce:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d7d0:	4681      	mov	r9, r0
 800d7d2:	2b00      	cmp	r3, #0
 800d7d4:	f000 8172 	beq.w	800dabc <_dtoa_r+0xb4c>
 800d7d8:	2300      	movs	r3, #0
 800d7da:	4629      	mov	r1, r5
 800d7dc:	220a      	movs	r2, #10
 800d7de:	4658      	mov	r0, fp
 800d7e0:	f000 faec 	bl	800ddbc <__multadd>
 800d7e4:	9b00      	ldr	r3, [sp, #0]
 800d7e6:	2b00      	cmp	r3, #0
 800d7e8:	4605      	mov	r5, r0
 800d7ea:	dc67      	bgt.n	800d8bc <_dtoa_r+0x94c>
 800d7ec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d7ee:	2b02      	cmp	r3, #2
 800d7f0:	dc41      	bgt.n	800d876 <_dtoa_r+0x906>
 800d7f2:	e063      	b.n	800d8bc <_dtoa_r+0x94c>
 800d7f4:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800d7f6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800d7fa:	e746      	b.n	800d68a <_dtoa_r+0x71a>
 800d7fc:	9b07      	ldr	r3, [sp, #28]
 800d7fe:	1e5c      	subs	r4, r3, #1
 800d800:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d802:	42a3      	cmp	r3, r4
 800d804:	bfbf      	itttt	lt
 800d806:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800d808:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800d80a:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800d80c:	1ae3      	sublt	r3, r4, r3
 800d80e:	bfb4      	ite	lt
 800d810:	18d2      	addlt	r2, r2, r3
 800d812:	1b1c      	subge	r4, r3, r4
 800d814:	9b07      	ldr	r3, [sp, #28]
 800d816:	bfbc      	itt	lt
 800d818:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800d81a:	2400      	movlt	r4, #0
 800d81c:	2b00      	cmp	r3, #0
 800d81e:	bfb5      	itete	lt
 800d820:	eba8 0603 	sublt.w	r6, r8, r3
 800d824:	9b07      	ldrge	r3, [sp, #28]
 800d826:	2300      	movlt	r3, #0
 800d828:	4646      	movge	r6, r8
 800d82a:	e730      	b.n	800d68e <_dtoa_r+0x71e>
 800d82c:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800d82e:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800d830:	4646      	mov	r6, r8
 800d832:	e735      	b.n	800d6a0 <_dtoa_r+0x730>
 800d834:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800d836:	e75c      	b.n	800d6f2 <_dtoa_r+0x782>
 800d838:	2300      	movs	r3, #0
 800d83a:	e788      	b.n	800d74e <_dtoa_r+0x7de>
 800d83c:	3fe00000 	.word	0x3fe00000
 800d840:	40240000 	.word	0x40240000
 800d844:	40140000 	.word	0x40140000
 800d848:	9b02      	ldr	r3, [sp, #8]
 800d84a:	e780      	b.n	800d74e <_dtoa_r+0x7de>
 800d84c:	2300      	movs	r3, #0
 800d84e:	930a      	str	r3, [sp, #40]	@ 0x28
 800d850:	e782      	b.n	800d758 <_dtoa_r+0x7e8>
 800d852:	d099      	beq.n	800d788 <_dtoa_r+0x818>
 800d854:	9a08      	ldr	r2, [sp, #32]
 800d856:	331c      	adds	r3, #28
 800d858:	441a      	add	r2, r3
 800d85a:	4498      	add	r8, r3
 800d85c:	441e      	add	r6, r3
 800d85e:	9208      	str	r2, [sp, #32]
 800d860:	e792      	b.n	800d788 <_dtoa_r+0x818>
 800d862:	4603      	mov	r3, r0
 800d864:	e7f6      	b.n	800d854 <_dtoa_r+0x8e4>
 800d866:	9b07      	ldr	r3, [sp, #28]
 800d868:	9704      	str	r7, [sp, #16]
 800d86a:	2b00      	cmp	r3, #0
 800d86c:	dc20      	bgt.n	800d8b0 <_dtoa_r+0x940>
 800d86e:	9300      	str	r3, [sp, #0]
 800d870:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d872:	2b02      	cmp	r3, #2
 800d874:	dd1e      	ble.n	800d8b4 <_dtoa_r+0x944>
 800d876:	9b00      	ldr	r3, [sp, #0]
 800d878:	2b00      	cmp	r3, #0
 800d87a:	f47f aec0 	bne.w	800d5fe <_dtoa_r+0x68e>
 800d87e:	4621      	mov	r1, r4
 800d880:	2205      	movs	r2, #5
 800d882:	4658      	mov	r0, fp
 800d884:	f000 fa9a 	bl	800ddbc <__multadd>
 800d888:	4601      	mov	r1, r0
 800d88a:	4604      	mov	r4, r0
 800d88c:	4648      	mov	r0, r9
 800d88e:	f000 fcad 	bl	800e1ec <__mcmp>
 800d892:	2800      	cmp	r0, #0
 800d894:	f77f aeb3 	ble.w	800d5fe <_dtoa_r+0x68e>
 800d898:	4656      	mov	r6, sl
 800d89a:	2331      	movs	r3, #49	@ 0x31
 800d89c:	f806 3b01 	strb.w	r3, [r6], #1
 800d8a0:	9b04      	ldr	r3, [sp, #16]
 800d8a2:	3301      	adds	r3, #1
 800d8a4:	9304      	str	r3, [sp, #16]
 800d8a6:	e6ae      	b.n	800d606 <_dtoa_r+0x696>
 800d8a8:	9c07      	ldr	r4, [sp, #28]
 800d8aa:	9704      	str	r7, [sp, #16]
 800d8ac:	4625      	mov	r5, r4
 800d8ae:	e7f3      	b.n	800d898 <_dtoa_r+0x928>
 800d8b0:	9b07      	ldr	r3, [sp, #28]
 800d8b2:	9300      	str	r3, [sp, #0]
 800d8b4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d8b6:	2b00      	cmp	r3, #0
 800d8b8:	f000 8104 	beq.w	800dac4 <_dtoa_r+0xb54>
 800d8bc:	2e00      	cmp	r6, #0
 800d8be:	dd05      	ble.n	800d8cc <_dtoa_r+0x95c>
 800d8c0:	4629      	mov	r1, r5
 800d8c2:	4632      	mov	r2, r6
 800d8c4:	4658      	mov	r0, fp
 800d8c6:	f000 fc25 	bl	800e114 <__lshift>
 800d8ca:	4605      	mov	r5, r0
 800d8cc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d8ce:	2b00      	cmp	r3, #0
 800d8d0:	d05a      	beq.n	800d988 <_dtoa_r+0xa18>
 800d8d2:	6869      	ldr	r1, [r5, #4]
 800d8d4:	4658      	mov	r0, fp
 800d8d6:	f000 fa0f 	bl	800dcf8 <_Balloc>
 800d8da:	4606      	mov	r6, r0
 800d8dc:	b928      	cbnz	r0, 800d8ea <_dtoa_r+0x97a>
 800d8de:	4b84      	ldr	r3, [pc, #528]	@ (800daf0 <_dtoa_r+0xb80>)
 800d8e0:	4602      	mov	r2, r0
 800d8e2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800d8e6:	f7ff bb5a 	b.w	800cf9e <_dtoa_r+0x2e>
 800d8ea:	692a      	ldr	r2, [r5, #16]
 800d8ec:	3202      	adds	r2, #2
 800d8ee:	0092      	lsls	r2, r2, #2
 800d8f0:	f105 010c 	add.w	r1, r5, #12
 800d8f4:	300c      	adds	r0, #12
 800d8f6:	f001 f997 	bl	800ec28 <memcpy>
 800d8fa:	2201      	movs	r2, #1
 800d8fc:	4631      	mov	r1, r6
 800d8fe:	4658      	mov	r0, fp
 800d900:	f000 fc08 	bl	800e114 <__lshift>
 800d904:	f10a 0301 	add.w	r3, sl, #1
 800d908:	9307      	str	r3, [sp, #28]
 800d90a:	9b00      	ldr	r3, [sp, #0]
 800d90c:	4453      	add	r3, sl
 800d90e:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d910:	9b02      	ldr	r3, [sp, #8]
 800d912:	f003 0301 	and.w	r3, r3, #1
 800d916:	462f      	mov	r7, r5
 800d918:	930a      	str	r3, [sp, #40]	@ 0x28
 800d91a:	4605      	mov	r5, r0
 800d91c:	9b07      	ldr	r3, [sp, #28]
 800d91e:	4621      	mov	r1, r4
 800d920:	3b01      	subs	r3, #1
 800d922:	4648      	mov	r0, r9
 800d924:	9300      	str	r3, [sp, #0]
 800d926:	f7ff fa99 	bl	800ce5c <quorem>
 800d92a:	4639      	mov	r1, r7
 800d92c:	9002      	str	r0, [sp, #8]
 800d92e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800d932:	4648      	mov	r0, r9
 800d934:	f000 fc5a 	bl	800e1ec <__mcmp>
 800d938:	462a      	mov	r2, r5
 800d93a:	9008      	str	r0, [sp, #32]
 800d93c:	4621      	mov	r1, r4
 800d93e:	4658      	mov	r0, fp
 800d940:	f000 fc70 	bl	800e224 <__mdiff>
 800d944:	68c2      	ldr	r2, [r0, #12]
 800d946:	4606      	mov	r6, r0
 800d948:	bb02      	cbnz	r2, 800d98c <_dtoa_r+0xa1c>
 800d94a:	4601      	mov	r1, r0
 800d94c:	4648      	mov	r0, r9
 800d94e:	f000 fc4d 	bl	800e1ec <__mcmp>
 800d952:	4602      	mov	r2, r0
 800d954:	4631      	mov	r1, r6
 800d956:	4658      	mov	r0, fp
 800d958:	920e      	str	r2, [sp, #56]	@ 0x38
 800d95a:	f000 fa0d 	bl	800dd78 <_Bfree>
 800d95e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d960:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d962:	9e07      	ldr	r6, [sp, #28]
 800d964:	ea43 0102 	orr.w	r1, r3, r2
 800d968:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d96a:	4319      	orrs	r1, r3
 800d96c:	d110      	bne.n	800d990 <_dtoa_r+0xa20>
 800d96e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800d972:	d029      	beq.n	800d9c8 <_dtoa_r+0xa58>
 800d974:	9b08      	ldr	r3, [sp, #32]
 800d976:	2b00      	cmp	r3, #0
 800d978:	dd02      	ble.n	800d980 <_dtoa_r+0xa10>
 800d97a:	9b02      	ldr	r3, [sp, #8]
 800d97c:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800d980:	9b00      	ldr	r3, [sp, #0]
 800d982:	f883 8000 	strb.w	r8, [r3]
 800d986:	e63f      	b.n	800d608 <_dtoa_r+0x698>
 800d988:	4628      	mov	r0, r5
 800d98a:	e7bb      	b.n	800d904 <_dtoa_r+0x994>
 800d98c:	2201      	movs	r2, #1
 800d98e:	e7e1      	b.n	800d954 <_dtoa_r+0x9e4>
 800d990:	9b08      	ldr	r3, [sp, #32]
 800d992:	2b00      	cmp	r3, #0
 800d994:	db04      	blt.n	800d9a0 <_dtoa_r+0xa30>
 800d996:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800d998:	430b      	orrs	r3, r1
 800d99a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d99c:	430b      	orrs	r3, r1
 800d99e:	d120      	bne.n	800d9e2 <_dtoa_r+0xa72>
 800d9a0:	2a00      	cmp	r2, #0
 800d9a2:	dded      	ble.n	800d980 <_dtoa_r+0xa10>
 800d9a4:	4649      	mov	r1, r9
 800d9a6:	2201      	movs	r2, #1
 800d9a8:	4658      	mov	r0, fp
 800d9aa:	f000 fbb3 	bl	800e114 <__lshift>
 800d9ae:	4621      	mov	r1, r4
 800d9b0:	4681      	mov	r9, r0
 800d9b2:	f000 fc1b 	bl	800e1ec <__mcmp>
 800d9b6:	2800      	cmp	r0, #0
 800d9b8:	dc03      	bgt.n	800d9c2 <_dtoa_r+0xa52>
 800d9ba:	d1e1      	bne.n	800d980 <_dtoa_r+0xa10>
 800d9bc:	f018 0f01 	tst.w	r8, #1
 800d9c0:	d0de      	beq.n	800d980 <_dtoa_r+0xa10>
 800d9c2:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800d9c6:	d1d8      	bne.n	800d97a <_dtoa_r+0xa0a>
 800d9c8:	9a00      	ldr	r2, [sp, #0]
 800d9ca:	2339      	movs	r3, #57	@ 0x39
 800d9cc:	7013      	strb	r3, [r2, #0]
 800d9ce:	4633      	mov	r3, r6
 800d9d0:	461e      	mov	r6, r3
 800d9d2:	3b01      	subs	r3, #1
 800d9d4:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800d9d8:	2a39      	cmp	r2, #57	@ 0x39
 800d9da:	d052      	beq.n	800da82 <_dtoa_r+0xb12>
 800d9dc:	3201      	adds	r2, #1
 800d9de:	701a      	strb	r2, [r3, #0]
 800d9e0:	e612      	b.n	800d608 <_dtoa_r+0x698>
 800d9e2:	2a00      	cmp	r2, #0
 800d9e4:	dd07      	ble.n	800d9f6 <_dtoa_r+0xa86>
 800d9e6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800d9ea:	d0ed      	beq.n	800d9c8 <_dtoa_r+0xa58>
 800d9ec:	9a00      	ldr	r2, [sp, #0]
 800d9ee:	f108 0301 	add.w	r3, r8, #1
 800d9f2:	7013      	strb	r3, [r2, #0]
 800d9f4:	e608      	b.n	800d608 <_dtoa_r+0x698>
 800d9f6:	9b07      	ldr	r3, [sp, #28]
 800d9f8:	9a07      	ldr	r2, [sp, #28]
 800d9fa:	f803 8c01 	strb.w	r8, [r3, #-1]
 800d9fe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800da00:	4293      	cmp	r3, r2
 800da02:	d028      	beq.n	800da56 <_dtoa_r+0xae6>
 800da04:	4649      	mov	r1, r9
 800da06:	2300      	movs	r3, #0
 800da08:	220a      	movs	r2, #10
 800da0a:	4658      	mov	r0, fp
 800da0c:	f000 f9d6 	bl	800ddbc <__multadd>
 800da10:	42af      	cmp	r7, r5
 800da12:	4681      	mov	r9, r0
 800da14:	f04f 0300 	mov.w	r3, #0
 800da18:	f04f 020a 	mov.w	r2, #10
 800da1c:	4639      	mov	r1, r7
 800da1e:	4658      	mov	r0, fp
 800da20:	d107      	bne.n	800da32 <_dtoa_r+0xac2>
 800da22:	f000 f9cb 	bl	800ddbc <__multadd>
 800da26:	4607      	mov	r7, r0
 800da28:	4605      	mov	r5, r0
 800da2a:	9b07      	ldr	r3, [sp, #28]
 800da2c:	3301      	adds	r3, #1
 800da2e:	9307      	str	r3, [sp, #28]
 800da30:	e774      	b.n	800d91c <_dtoa_r+0x9ac>
 800da32:	f000 f9c3 	bl	800ddbc <__multadd>
 800da36:	4629      	mov	r1, r5
 800da38:	4607      	mov	r7, r0
 800da3a:	2300      	movs	r3, #0
 800da3c:	220a      	movs	r2, #10
 800da3e:	4658      	mov	r0, fp
 800da40:	f000 f9bc 	bl	800ddbc <__multadd>
 800da44:	4605      	mov	r5, r0
 800da46:	e7f0      	b.n	800da2a <_dtoa_r+0xaba>
 800da48:	9b00      	ldr	r3, [sp, #0]
 800da4a:	2b00      	cmp	r3, #0
 800da4c:	bfcc      	ite	gt
 800da4e:	461e      	movgt	r6, r3
 800da50:	2601      	movle	r6, #1
 800da52:	4456      	add	r6, sl
 800da54:	2700      	movs	r7, #0
 800da56:	4649      	mov	r1, r9
 800da58:	2201      	movs	r2, #1
 800da5a:	4658      	mov	r0, fp
 800da5c:	f000 fb5a 	bl	800e114 <__lshift>
 800da60:	4621      	mov	r1, r4
 800da62:	4681      	mov	r9, r0
 800da64:	f000 fbc2 	bl	800e1ec <__mcmp>
 800da68:	2800      	cmp	r0, #0
 800da6a:	dcb0      	bgt.n	800d9ce <_dtoa_r+0xa5e>
 800da6c:	d102      	bne.n	800da74 <_dtoa_r+0xb04>
 800da6e:	f018 0f01 	tst.w	r8, #1
 800da72:	d1ac      	bne.n	800d9ce <_dtoa_r+0xa5e>
 800da74:	4633      	mov	r3, r6
 800da76:	461e      	mov	r6, r3
 800da78:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800da7c:	2a30      	cmp	r2, #48	@ 0x30
 800da7e:	d0fa      	beq.n	800da76 <_dtoa_r+0xb06>
 800da80:	e5c2      	b.n	800d608 <_dtoa_r+0x698>
 800da82:	459a      	cmp	sl, r3
 800da84:	d1a4      	bne.n	800d9d0 <_dtoa_r+0xa60>
 800da86:	9b04      	ldr	r3, [sp, #16]
 800da88:	3301      	adds	r3, #1
 800da8a:	9304      	str	r3, [sp, #16]
 800da8c:	2331      	movs	r3, #49	@ 0x31
 800da8e:	f88a 3000 	strb.w	r3, [sl]
 800da92:	e5b9      	b.n	800d608 <_dtoa_r+0x698>
 800da94:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800da96:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800daf4 <_dtoa_r+0xb84>
 800da9a:	b11b      	cbz	r3, 800daa4 <_dtoa_r+0xb34>
 800da9c:	f10a 0308 	add.w	r3, sl, #8
 800daa0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800daa2:	6013      	str	r3, [r2, #0]
 800daa4:	4650      	mov	r0, sl
 800daa6:	b019      	add	sp, #100	@ 0x64
 800daa8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800daac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800daae:	2b01      	cmp	r3, #1
 800dab0:	f77f ae37 	ble.w	800d722 <_dtoa_r+0x7b2>
 800dab4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800dab6:	930a      	str	r3, [sp, #40]	@ 0x28
 800dab8:	2001      	movs	r0, #1
 800daba:	e655      	b.n	800d768 <_dtoa_r+0x7f8>
 800dabc:	9b00      	ldr	r3, [sp, #0]
 800dabe:	2b00      	cmp	r3, #0
 800dac0:	f77f aed6 	ble.w	800d870 <_dtoa_r+0x900>
 800dac4:	4656      	mov	r6, sl
 800dac6:	4621      	mov	r1, r4
 800dac8:	4648      	mov	r0, r9
 800daca:	f7ff f9c7 	bl	800ce5c <quorem>
 800dace:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800dad2:	f806 8b01 	strb.w	r8, [r6], #1
 800dad6:	9b00      	ldr	r3, [sp, #0]
 800dad8:	eba6 020a 	sub.w	r2, r6, sl
 800dadc:	4293      	cmp	r3, r2
 800dade:	ddb3      	ble.n	800da48 <_dtoa_r+0xad8>
 800dae0:	4649      	mov	r1, r9
 800dae2:	2300      	movs	r3, #0
 800dae4:	220a      	movs	r2, #10
 800dae6:	4658      	mov	r0, fp
 800dae8:	f000 f968 	bl	800ddbc <__multadd>
 800daec:	4681      	mov	r9, r0
 800daee:	e7ea      	b.n	800dac6 <_dtoa_r+0xb56>
 800daf0:	08077d50 	.word	0x08077d50
 800daf4:	08077ceb 	.word	0x08077ceb

0800daf8 <_free_r>:
 800daf8:	b538      	push	{r3, r4, r5, lr}
 800dafa:	4605      	mov	r5, r0
 800dafc:	2900      	cmp	r1, #0
 800dafe:	d041      	beq.n	800db84 <_free_r+0x8c>
 800db00:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800db04:	1f0c      	subs	r4, r1, #4
 800db06:	2b00      	cmp	r3, #0
 800db08:	bfb8      	it	lt
 800db0a:	18e4      	addlt	r4, r4, r3
 800db0c:	f000 f8e8 	bl	800dce0 <__malloc_lock>
 800db10:	4a1d      	ldr	r2, [pc, #116]	@ (800db88 <_free_r+0x90>)
 800db12:	6813      	ldr	r3, [r2, #0]
 800db14:	b933      	cbnz	r3, 800db24 <_free_r+0x2c>
 800db16:	6063      	str	r3, [r4, #4]
 800db18:	6014      	str	r4, [r2, #0]
 800db1a:	4628      	mov	r0, r5
 800db1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800db20:	f000 b8e4 	b.w	800dcec <__malloc_unlock>
 800db24:	42a3      	cmp	r3, r4
 800db26:	d908      	bls.n	800db3a <_free_r+0x42>
 800db28:	6820      	ldr	r0, [r4, #0]
 800db2a:	1821      	adds	r1, r4, r0
 800db2c:	428b      	cmp	r3, r1
 800db2e:	bf01      	itttt	eq
 800db30:	6819      	ldreq	r1, [r3, #0]
 800db32:	685b      	ldreq	r3, [r3, #4]
 800db34:	1809      	addeq	r1, r1, r0
 800db36:	6021      	streq	r1, [r4, #0]
 800db38:	e7ed      	b.n	800db16 <_free_r+0x1e>
 800db3a:	461a      	mov	r2, r3
 800db3c:	685b      	ldr	r3, [r3, #4]
 800db3e:	b10b      	cbz	r3, 800db44 <_free_r+0x4c>
 800db40:	42a3      	cmp	r3, r4
 800db42:	d9fa      	bls.n	800db3a <_free_r+0x42>
 800db44:	6811      	ldr	r1, [r2, #0]
 800db46:	1850      	adds	r0, r2, r1
 800db48:	42a0      	cmp	r0, r4
 800db4a:	d10b      	bne.n	800db64 <_free_r+0x6c>
 800db4c:	6820      	ldr	r0, [r4, #0]
 800db4e:	4401      	add	r1, r0
 800db50:	1850      	adds	r0, r2, r1
 800db52:	4283      	cmp	r3, r0
 800db54:	6011      	str	r1, [r2, #0]
 800db56:	d1e0      	bne.n	800db1a <_free_r+0x22>
 800db58:	6818      	ldr	r0, [r3, #0]
 800db5a:	685b      	ldr	r3, [r3, #4]
 800db5c:	6053      	str	r3, [r2, #4]
 800db5e:	4408      	add	r0, r1
 800db60:	6010      	str	r0, [r2, #0]
 800db62:	e7da      	b.n	800db1a <_free_r+0x22>
 800db64:	d902      	bls.n	800db6c <_free_r+0x74>
 800db66:	230c      	movs	r3, #12
 800db68:	602b      	str	r3, [r5, #0]
 800db6a:	e7d6      	b.n	800db1a <_free_r+0x22>
 800db6c:	6820      	ldr	r0, [r4, #0]
 800db6e:	1821      	adds	r1, r4, r0
 800db70:	428b      	cmp	r3, r1
 800db72:	bf04      	itt	eq
 800db74:	6819      	ldreq	r1, [r3, #0]
 800db76:	685b      	ldreq	r3, [r3, #4]
 800db78:	6063      	str	r3, [r4, #4]
 800db7a:	bf04      	itt	eq
 800db7c:	1809      	addeq	r1, r1, r0
 800db7e:	6021      	streq	r1, [r4, #0]
 800db80:	6054      	str	r4, [r2, #4]
 800db82:	e7ca      	b.n	800db1a <_free_r+0x22>
 800db84:	bd38      	pop	{r3, r4, r5, pc}
 800db86:	bf00      	nop
 800db88:	20040acc 	.word	0x20040acc

0800db8c <malloc>:
 800db8c:	4b02      	ldr	r3, [pc, #8]	@ (800db98 <malloc+0xc>)
 800db8e:	4601      	mov	r1, r0
 800db90:	6818      	ldr	r0, [r3, #0]
 800db92:	f000 b825 	b.w	800dbe0 <_malloc_r>
 800db96:	bf00      	nop
 800db98:	200400c8 	.word	0x200400c8

0800db9c <sbrk_aligned>:
 800db9c:	b570      	push	{r4, r5, r6, lr}
 800db9e:	4e0f      	ldr	r6, [pc, #60]	@ (800dbdc <sbrk_aligned+0x40>)
 800dba0:	460c      	mov	r4, r1
 800dba2:	6831      	ldr	r1, [r6, #0]
 800dba4:	4605      	mov	r5, r0
 800dba6:	b911      	cbnz	r1, 800dbae <sbrk_aligned+0x12>
 800dba8:	f001 f82e 	bl	800ec08 <_sbrk_r>
 800dbac:	6030      	str	r0, [r6, #0]
 800dbae:	4621      	mov	r1, r4
 800dbb0:	4628      	mov	r0, r5
 800dbb2:	f001 f829 	bl	800ec08 <_sbrk_r>
 800dbb6:	1c43      	adds	r3, r0, #1
 800dbb8:	d103      	bne.n	800dbc2 <sbrk_aligned+0x26>
 800dbba:	f04f 34ff 	mov.w	r4, #4294967295
 800dbbe:	4620      	mov	r0, r4
 800dbc0:	bd70      	pop	{r4, r5, r6, pc}
 800dbc2:	1cc4      	adds	r4, r0, #3
 800dbc4:	f024 0403 	bic.w	r4, r4, #3
 800dbc8:	42a0      	cmp	r0, r4
 800dbca:	d0f8      	beq.n	800dbbe <sbrk_aligned+0x22>
 800dbcc:	1a21      	subs	r1, r4, r0
 800dbce:	4628      	mov	r0, r5
 800dbd0:	f001 f81a 	bl	800ec08 <_sbrk_r>
 800dbd4:	3001      	adds	r0, #1
 800dbd6:	d1f2      	bne.n	800dbbe <sbrk_aligned+0x22>
 800dbd8:	e7ef      	b.n	800dbba <sbrk_aligned+0x1e>
 800dbda:	bf00      	nop
 800dbdc:	20040ac8 	.word	0x20040ac8

0800dbe0 <_malloc_r>:
 800dbe0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800dbe4:	1ccd      	adds	r5, r1, #3
 800dbe6:	f025 0503 	bic.w	r5, r5, #3
 800dbea:	3508      	adds	r5, #8
 800dbec:	2d0c      	cmp	r5, #12
 800dbee:	bf38      	it	cc
 800dbf0:	250c      	movcc	r5, #12
 800dbf2:	2d00      	cmp	r5, #0
 800dbf4:	4606      	mov	r6, r0
 800dbf6:	db01      	blt.n	800dbfc <_malloc_r+0x1c>
 800dbf8:	42a9      	cmp	r1, r5
 800dbfa:	d904      	bls.n	800dc06 <_malloc_r+0x26>
 800dbfc:	230c      	movs	r3, #12
 800dbfe:	6033      	str	r3, [r6, #0]
 800dc00:	2000      	movs	r0, #0
 800dc02:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800dc06:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800dcdc <_malloc_r+0xfc>
 800dc0a:	f000 f869 	bl	800dce0 <__malloc_lock>
 800dc0e:	f8d8 3000 	ldr.w	r3, [r8]
 800dc12:	461c      	mov	r4, r3
 800dc14:	bb44      	cbnz	r4, 800dc68 <_malloc_r+0x88>
 800dc16:	4629      	mov	r1, r5
 800dc18:	4630      	mov	r0, r6
 800dc1a:	f7ff ffbf 	bl	800db9c <sbrk_aligned>
 800dc1e:	1c43      	adds	r3, r0, #1
 800dc20:	4604      	mov	r4, r0
 800dc22:	d158      	bne.n	800dcd6 <_malloc_r+0xf6>
 800dc24:	f8d8 4000 	ldr.w	r4, [r8]
 800dc28:	4627      	mov	r7, r4
 800dc2a:	2f00      	cmp	r7, #0
 800dc2c:	d143      	bne.n	800dcb6 <_malloc_r+0xd6>
 800dc2e:	2c00      	cmp	r4, #0
 800dc30:	d04b      	beq.n	800dcca <_malloc_r+0xea>
 800dc32:	6823      	ldr	r3, [r4, #0]
 800dc34:	4639      	mov	r1, r7
 800dc36:	4630      	mov	r0, r6
 800dc38:	eb04 0903 	add.w	r9, r4, r3
 800dc3c:	f000 ffe4 	bl	800ec08 <_sbrk_r>
 800dc40:	4581      	cmp	r9, r0
 800dc42:	d142      	bne.n	800dcca <_malloc_r+0xea>
 800dc44:	6821      	ldr	r1, [r4, #0]
 800dc46:	1a6d      	subs	r5, r5, r1
 800dc48:	4629      	mov	r1, r5
 800dc4a:	4630      	mov	r0, r6
 800dc4c:	f7ff ffa6 	bl	800db9c <sbrk_aligned>
 800dc50:	3001      	adds	r0, #1
 800dc52:	d03a      	beq.n	800dcca <_malloc_r+0xea>
 800dc54:	6823      	ldr	r3, [r4, #0]
 800dc56:	442b      	add	r3, r5
 800dc58:	6023      	str	r3, [r4, #0]
 800dc5a:	f8d8 3000 	ldr.w	r3, [r8]
 800dc5e:	685a      	ldr	r2, [r3, #4]
 800dc60:	bb62      	cbnz	r2, 800dcbc <_malloc_r+0xdc>
 800dc62:	f8c8 7000 	str.w	r7, [r8]
 800dc66:	e00f      	b.n	800dc88 <_malloc_r+0xa8>
 800dc68:	6822      	ldr	r2, [r4, #0]
 800dc6a:	1b52      	subs	r2, r2, r5
 800dc6c:	d420      	bmi.n	800dcb0 <_malloc_r+0xd0>
 800dc6e:	2a0b      	cmp	r2, #11
 800dc70:	d917      	bls.n	800dca2 <_malloc_r+0xc2>
 800dc72:	1961      	adds	r1, r4, r5
 800dc74:	42a3      	cmp	r3, r4
 800dc76:	6025      	str	r5, [r4, #0]
 800dc78:	bf18      	it	ne
 800dc7a:	6059      	strne	r1, [r3, #4]
 800dc7c:	6863      	ldr	r3, [r4, #4]
 800dc7e:	bf08      	it	eq
 800dc80:	f8c8 1000 	streq.w	r1, [r8]
 800dc84:	5162      	str	r2, [r4, r5]
 800dc86:	604b      	str	r3, [r1, #4]
 800dc88:	4630      	mov	r0, r6
 800dc8a:	f000 f82f 	bl	800dcec <__malloc_unlock>
 800dc8e:	f104 000b 	add.w	r0, r4, #11
 800dc92:	1d23      	adds	r3, r4, #4
 800dc94:	f020 0007 	bic.w	r0, r0, #7
 800dc98:	1ac2      	subs	r2, r0, r3
 800dc9a:	bf1c      	itt	ne
 800dc9c:	1a1b      	subne	r3, r3, r0
 800dc9e:	50a3      	strne	r3, [r4, r2]
 800dca0:	e7af      	b.n	800dc02 <_malloc_r+0x22>
 800dca2:	6862      	ldr	r2, [r4, #4]
 800dca4:	42a3      	cmp	r3, r4
 800dca6:	bf0c      	ite	eq
 800dca8:	f8c8 2000 	streq.w	r2, [r8]
 800dcac:	605a      	strne	r2, [r3, #4]
 800dcae:	e7eb      	b.n	800dc88 <_malloc_r+0xa8>
 800dcb0:	4623      	mov	r3, r4
 800dcb2:	6864      	ldr	r4, [r4, #4]
 800dcb4:	e7ae      	b.n	800dc14 <_malloc_r+0x34>
 800dcb6:	463c      	mov	r4, r7
 800dcb8:	687f      	ldr	r7, [r7, #4]
 800dcba:	e7b6      	b.n	800dc2a <_malloc_r+0x4a>
 800dcbc:	461a      	mov	r2, r3
 800dcbe:	685b      	ldr	r3, [r3, #4]
 800dcc0:	42a3      	cmp	r3, r4
 800dcc2:	d1fb      	bne.n	800dcbc <_malloc_r+0xdc>
 800dcc4:	2300      	movs	r3, #0
 800dcc6:	6053      	str	r3, [r2, #4]
 800dcc8:	e7de      	b.n	800dc88 <_malloc_r+0xa8>
 800dcca:	230c      	movs	r3, #12
 800dccc:	6033      	str	r3, [r6, #0]
 800dcce:	4630      	mov	r0, r6
 800dcd0:	f000 f80c 	bl	800dcec <__malloc_unlock>
 800dcd4:	e794      	b.n	800dc00 <_malloc_r+0x20>
 800dcd6:	6005      	str	r5, [r0, #0]
 800dcd8:	e7d6      	b.n	800dc88 <_malloc_r+0xa8>
 800dcda:	bf00      	nop
 800dcdc:	20040acc 	.word	0x20040acc

0800dce0 <__malloc_lock>:
 800dce0:	4801      	ldr	r0, [pc, #4]	@ (800dce8 <__malloc_lock+0x8>)
 800dce2:	f7ff b89a 	b.w	800ce1a <__retarget_lock_acquire_recursive>
 800dce6:	bf00      	nop
 800dce8:	20040ac4 	.word	0x20040ac4

0800dcec <__malloc_unlock>:
 800dcec:	4801      	ldr	r0, [pc, #4]	@ (800dcf4 <__malloc_unlock+0x8>)
 800dcee:	f7ff b895 	b.w	800ce1c <__retarget_lock_release_recursive>
 800dcf2:	bf00      	nop
 800dcf4:	20040ac4 	.word	0x20040ac4

0800dcf8 <_Balloc>:
 800dcf8:	b570      	push	{r4, r5, r6, lr}
 800dcfa:	69c6      	ldr	r6, [r0, #28]
 800dcfc:	4604      	mov	r4, r0
 800dcfe:	460d      	mov	r5, r1
 800dd00:	b976      	cbnz	r6, 800dd20 <_Balloc+0x28>
 800dd02:	2010      	movs	r0, #16
 800dd04:	f7ff ff42 	bl	800db8c <malloc>
 800dd08:	4602      	mov	r2, r0
 800dd0a:	61e0      	str	r0, [r4, #28]
 800dd0c:	b920      	cbnz	r0, 800dd18 <_Balloc+0x20>
 800dd0e:	4b18      	ldr	r3, [pc, #96]	@ (800dd70 <_Balloc+0x78>)
 800dd10:	4818      	ldr	r0, [pc, #96]	@ (800dd74 <_Balloc+0x7c>)
 800dd12:	216b      	movs	r1, #107	@ 0x6b
 800dd14:	f7ff f884 	bl	800ce20 <__assert_func>
 800dd18:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800dd1c:	6006      	str	r6, [r0, #0]
 800dd1e:	60c6      	str	r6, [r0, #12]
 800dd20:	69e6      	ldr	r6, [r4, #28]
 800dd22:	68f3      	ldr	r3, [r6, #12]
 800dd24:	b183      	cbz	r3, 800dd48 <_Balloc+0x50>
 800dd26:	69e3      	ldr	r3, [r4, #28]
 800dd28:	68db      	ldr	r3, [r3, #12]
 800dd2a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800dd2e:	b9b8      	cbnz	r0, 800dd60 <_Balloc+0x68>
 800dd30:	2101      	movs	r1, #1
 800dd32:	fa01 f605 	lsl.w	r6, r1, r5
 800dd36:	1d72      	adds	r2, r6, #5
 800dd38:	0092      	lsls	r2, r2, #2
 800dd3a:	4620      	mov	r0, r4
 800dd3c:	f000 ff89 	bl	800ec52 <_calloc_r>
 800dd40:	b160      	cbz	r0, 800dd5c <_Balloc+0x64>
 800dd42:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800dd46:	e00e      	b.n	800dd66 <_Balloc+0x6e>
 800dd48:	2221      	movs	r2, #33	@ 0x21
 800dd4a:	2104      	movs	r1, #4
 800dd4c:	4620      	mov	r0, r4
 800dd4e:	f000 ff80 	bl	800ec52 <_calloc_r>
 800dd52:	69e3      	ldr	r3, [r4, #28]
 800dd54:	60f0      	str	r0, [r6, #12]
 800dd56:	68db      	ldr	r3, [r3, #12]
 800dd58:	2b00      	cmp	r3, #0
 800dd5a:	d1e4      	bne.n	800dd26 <_Balloc+0x2e>
 800dd5c:	2000      	movs	r0, #0
 800dd5e:	bd70      	pop	{r4, r5, r6, pc}
 800dd60:	6802      	ldr	r2, [r0, #0]
 800dd62:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800dd66:	2300      	movs	r3, #0
 800dd68:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800dd6c:	e7f7      	b.n	800dd5e <_Balloc+0x66>
 800dd6e:	bf00      	nop
 800dd70:	08077c0c 	.word	0x08077c0c
 800dd74:	08077d61 	.word	0x08077d61

0800dd78 <_Bfree>:
 800dd78:	b570      	push	{r4, r5, r6, lr}
 800dd7a:	69c6      	ldr	r6, [r0, #28]
 800dd7c:	4605      	mov	r5, r0
 800dd7e:	460c      	mov	r4, r1
 800dd80:	b976      	cbnz	r6, 800dda0 <_Bfree+0x28>
 800dd82:	2010      	movs	r0, #16
 800dd84:	f7ff ff02 	bl	800db8c <malloc>
 800dd88:	4602      	mov	r2, r0
 800dd8a:	61e8      	str	r0, [r5, #28]
 800dd8c:	b920      	cbnz	r0, 800dd98 <_Bfree+0x20>
 800dd8e:	4b09      	ldr	r3, [pc, #36]	@ (800ddb4 <_Bfree+0x3c>)
 800dd90:	4809      	ldr	r0, [pc, #36]	@ (800ddb8 <_Bfree+0x40>)
 800dd92:	218f      	movs	r1, #143	@ 0x8f
 800dd94:	f7ff f844 	bl	800ce20 <__assert_func>
 800dd98:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800dd9c:	6006      	str	r6, [r0, #0]
 800dd9e:	60c6      	str	r6, [r0, #12]
 800dda0:	b13c      	cbz	r4, 800ddb2 <_Bfree+0x3a>
 800dda2:	69eb      	ldr	r3, [r5, #28]
 800dda4:	6862      	ldr	r2, [r4, #4]
 800dda6:	68db      	ldr	r3, [r3, #12]
 800dda8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800ddac:	6021      	str	r1, [r4, #0]
 800ddae:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800ddb2:	bd70      	pop	{r4, r5, r6, pc}
 800ddb4:	08077c0c 	.word	0x08077c0c
 800ddb8:	08077d61 	.word	0x08077d61

0800ddbc <__multadd>:
 800ddbc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ddc0:	690d      	ldr	r5, [r1, #16]
 800ddc2:	4607      	mov	r7, r0
 800ddc4:	460c      	mov	r4, r1
 800ddc6:	461e      	mov	r6, r3
 800ddc8:	f101 0c14 	add.w	ip, r1, #20
 800ddcc:	2000      	movs	r0, #0
 800ddce:	f8dc 3000 	ldr.w	r3, [ip]
 800ddd2:	b299      	uxth	r1, r3
 800ddd4:	fb02 6101 	mla	r1, r2, r1, r6
 800ddd8:	0c1e      	lsrs	r6, r3, #16
 800ddda:	0c0b      	lsrs	r3, r1, #16
 800dddc:	fb02 3306 	mla	r3, r2, r6, r3
 800dde0:	b289      	uxth	r1, r1
 800dde2:	3001      	adds	r0, #1
 800dde4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800dde8:	4285      	cmp	r5, r0
 800ddea:	f84c 1b04 	str.w	r1, [ip], #4
 800ddee:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800ddf2:	dcec      	bgt.n	800ddce <__multadd+0x12>
 800ddf4:	b30e      	cbz	r6, 800de3a <__multadd+0x7e>
 800ddf6:	68a3      	ldr	r3, [r4, #8]
 800ddf8:	42ab      	cmp	r3, r5
 800ddfa:	dc19      	bgt.n	800de30 <__multadd+0x74>
 800ddfc:	6861      	ldr	r1, [r4, #4]
 800ddfe:	4638      	mov	r0, r7
 800de00:	3101      	adds	r1, #1
 800de02:	f7ff ff79 	bl	800dcf8 <_Balloc>
 800de06:	4680      	mov	r8, r0
 800de08:	b928      	cbnz	r0, 800de16 <__multadd+0x5a>
 800de0a:	4602      	mov	r2, r0
 800de0c:	4b0c      	ldr	r3, [pc, #48]	@ (800de40 <__multadd+0x84>)
 800de0e:	480d      	ldr	r0, [pc, #52]	@ (800de44 <__multadd+0x88>)
 800de10:	21ba      	movs	r1, #186	@ 0xba
 800de12:	f7ff f805 	bl	800ce20 <__assert_func>
 800de16:	6922      	ldr	r2, [r4, #16]
 800de18:	3202      	adds	r2, #2
 800de1a:	f104 010c 	add.w	r1, r4, #12
 800de1e:	0092      	lsls	r2, r2, #2
 800de20:	300c      	adds	r0, #12
 800de22:	f000 ff01 	bl	800ec28 <memcpy>
 800de26:	4621      	mov	r1, r4
 800de28:	4638      	mov	r0, r7
 800de2a:	f7ff ffa5 	bl	800dd78 <_Bfree>
 800de2e:	4644      	mov	r4, r8
 800de30:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800de34:	3501      	adds	r5, #1
 800de36:	615e      	str	r6, [r3, #20]
 800de38:	6125      	str	r5, [r4, #16]
 800de3a:	4620      	mov	r0, r4
 800de3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800de40:	08077d50 	.word	0x08077d50
 800de44:	08077d61 	.word	0x08077d61

0800de48 <__hi0bits>:
 800de48:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800de4c:	4603      	mov	r3, r0
 800de4e:	bf36      	itet	cc
 800de50:	0403      	lslcc	r3, r0, #16
 800de52:	2000      	movcs	r0, #0
 800de54:	2010      	movcc	r0, #16
 800de56:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800de5a:	bf3c      	itt	cc
 800de5c:	021b      	lslcc	r3, r3, #8
 800de5e:	3008      	addcc	r0, #8
 800de60:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800de64:	bf3c      	itt	cc
 800de66:	011b      	lslcc	r3, r3, #4
 800de68:	3004      	addcc	r0, #4
 800de6a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800de6e:	bf3c      	itt	cc
 800de70:	009b      	lslcc	r3, r3, #2
 800de72:	3002      	addcc	r0, #2
 800de74:	2b00      	cmp	r3, #0
 800de76:	db05      	blt.n	800de84 <__hi0bits+0x3c>
 800de78:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800de7c:	f100 0001 	add.w	r0, r0, #1
 800de80:	bf08      	it	eq
 800de82:	2020      	moveq	r0, #32
 800de84:	4770      	bx	lr

0800de86 <__lo0bits>:
 800de86:	6803      	ldr	r3, [r0, #0]
 800de88:	4602      	mov	r2, r0
 800de8a:	f013 0007 	ands.w	r0, r3, #7
 800de8e:	d00b      	beq.n	800dea8 <__lo0bits+0x22>
 800de90:	07d9      	lsls	r1, r3, #31
 800de92:	d421      	bmi.n	800ded8 <__lo0bits+0x52>
 800de94:	0798      	lsls	r0, r3, #30
 800de96:	bf49      	itett	mi
 800de98:	085b      	lsrmi	r3, r3, #1
 800de9a:	089b      	lsrpl	r3, r3, #2
 800de9c:	2001      	movmi	r0, #1
 800de9e:	6013      	strmi	r3, [r2, #0]
 800dea0:	bf5c      	itt	pl
 800dea2:	6013      	strpl	r3, [r2, #0]
 800dea4:	2002      	movpl	r0, #2
 800dea6:	4770      	bx	lr
 800dea8:	b299      	uxth	r1, r3
 800deaa:	b909      	cbnz	r1, 800deb0 <__lo0bits+0x2a>
 800deac:	0c1b      	lsrs	r3, r3, #16
 800deae:	2010      	movs	r0, #16
 800deb0:	b2d9      	uxtb	r1, r3
 800deb2:	b909      	cbnz	r1, 800deb8 <__lo0bits+0x32>
 800deb4:	3008      	adds	r0, #8
 800deb6:	0a1b      	lsrs	r3, r3, #8
 800deb8:	0719      	lsls	r1, r3, #28
 800deba:	bf04      	itt	eq
 800debc:	091b      	lsreq	r3, r3, #4
 800debe:	3004      	addeq	r0, #4
 800dec0:	0799      	lsls	r1, r3, #30
 800dec2:	bf04      	itt	eq
 800dec4:	089b      	lsreq	r3, r3, #2
 800dec6:	3002      	addeq	r0, #2
 800dec8:	07d9      	lsls	r1, r3, #31
 800deca:	d403      	bmi.n	800ded4 <__lo0bits+0x4e>
 800decc:	085b      	lsrs	r3, r3, #1
 800dece:	f100 0001 	add.w	r0, r0, #1
 800ded2:	d003      	beq.n	800dedc <__lo0bits+0x56>
 800ded4:	6013      	str	r3, [r2, #0]
 800ded6:	4770      	bx	lr
 800ded8:	2000      	movs	r0, #0
 800deda:	4770      	bx	lr
 800dedc:	2020      	movs	r0, #32
 800dede:	4770      	bx	lr

0800dee0 <__i2b>:
 800dee0:	b510      	push	{r4, lr}
 800dee2:	460c      	mov	r4, r1
 800dee4:	2101      	movs	r1, #1
 800dee6:	f7ff ff07 	bl	800dcf8 <_Balloc>
 800deea:	4602      	mov	r2, r0
 800deec:	b928      	cbnz	r0, 800defa <__i2b+0x1a>
 800deee:	4b05      	ldr	r3, [pc, #20]	@ (800df04 <__i2b+0x24>)
 800def0:	4805      	ldr	r0, [pc, #20]	@ (800df08 <__i2b+0x28>)
 800def2:	f240 1145 	movw	r1, #325	@ 0x145
 800def6:	f7fe ff93 	bl	800ce20 <__assert_func>
 800defa:	2301      	movs	r3, #1
 800defc:	6144      	str	r4, [r0, #20]
 800defe:	6103      	str	r3, [r0, #16]
 800df00:	bd10      	pop	{r4, pc}
 800df02:	bf00      	nop
 800df04:	08077d50 	.word	0x08077d50
 800df08:	08077d61 	.word	0x08077d61

0800df0c <__multiply>:
 800df0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800df10:	4614      	mov	r4, r2
 800df12:	690a      	ldr	r2, [r1, #16]
 800df14:	6923      	ldr	r3, [r4, #16]
 800df16:	429a      	cmp	r2, r3
 800df18:	bfa8      	it	ge
 800df1a:	4623      	movge	r3, r4
 800df1c:	460f      	mov	r7, r1
 800df1e:	bfa4      	itt	ge
 800df20:	460c      	movge	r4, r1
 800df22:	461f      	movge	r7, r3
 800df24:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800df28:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800df2c:	68a3      	ldr	r3, [r4, #8]
 800df2e:	6861      	ldr	r1, [r4, #4]
 800df30:	eb0a 0609 	add.w	r6, sl, r9
 800df34:	42b3      	cmp	r3, r6
 800df36:	b085      	sub	sp, #20
 800df38:	bfb8      	it	lt
 800df3a:	3101      	addlt	r1, #1
 800df3c:	f7ff fedc 	bl	800dcf8 <_Balloc>
 800df40:	b930      	cbnz	r0, 800df50 <__multiply+0x44>
 800df42:	4602      	mov	r2, r0
 800df44:	4b44      	ldr	r3, [pc, #272]	@ (800e058 <__multiply+0x14c>)
 800df46:	4845      	ldr	r0, [pc, #276]	@ (800e05c <__multiply+0x150>)
 800df48:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800df4c:	f7fe ff68 	bl	800ce20 <__assert_func>
 800df50:	f100 0514 	add.w	r5, r0, #20
 800df54:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800df58:	462b      	mov	r3, r5
 800df5a:	2200      	movs	r2, #0
 800df5c:	4543      	cmp	r3, r8
 800df5e:	d321      	bcc.n	800dfa4 <__multiply+0x98>
 800df60:	f107 0114 	add.w	r1, r7, #20
 800df64:	f104 0214 	add.w	r2, r4, #20
 800df68:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800df6c:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800df70:	9302      	str	r3, [sp, #8]
 800df72:	1b13      	subs	r3, r2, r4
 800df74:	3b15      	subs	r3, #21
 800df76:	f023 0303 	bic.w	r3, r3, #3
 800df7a:	3304      	adds	r3, #4
 800df7c:	f104 0715 	add.w	r7, r4, #21
 800df80:	42ba      	cmp	r2, r7
 800df82:	bf38      	it	cc
 800df84:	2304      	movcc	r3, #4
 800df86:	9301      	str	r3, [sp, #4]
 800df88:	9b02      	ldr	r3, [sp, #8]
 800df8a:	9103      	str	r1, [sp, #12]
 800df8c:	428b      	cmp	r3, r1
 800df8e:	d80c      	bhi.n	800dfaa <__multiply+0x9e>
 800df90:	2e00      	cmp	r6, #0
 800df92:	dd03      	ble.n	800df9c <__multiply+0x90>
 800df94:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800df98:	2b00      	cmp	r3, #0
 800df9a:	d05b      	beq.n	800e054 <__multiply+0x148>
 800df9c:	6106      	str	r6, [r0, #16]
 800df9e:	b005      	add	sp, #20
 800dfa0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dfa4:	f843 2b04 	str.w	r2, [r3], #4
 800dfa8:	e7d8      	b.n	800df5c <__multiply+0x50>
 800dfaa:	f8b1 a000 	ldrh.w	sl, [r1]
 800dfae:	f1ba 0f00 	cmp.w	sl, #0
 800dfb2:	d024      	beq.n	800dffe <__multiply+0xf2>
 800dfb4:	f104 0e14 	add.w	lr, r4, #20
 800dfb8:	46a9      	mov	r9, r5
 800dfba:	f04f 0c00 	mov.w	ip, #0
 800dfbe:	f85e 7b04 	ldr.w	r7, [lr], #4
 800dfc2:	f8d9 3000 	ldr.w	r3, [r9]
 800dfc6:	fa1f fb87 	uxth.w	fp, r7
 800dfca:	b29b      	uxth	r3, r3
 800dfcc:	fb0a 330b 	mla	r3, sl, fp, r3
 800dfd0:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800dfd4:	f8d9 7000 	ldr.w	r7, [r9]
 800dfd8:	4463      	add	r3, ip
 800dfda:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800dfde:	fb0a c70b 	mla	r7, sl, fp, ip
 800dfe2:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800dfe6:	b29b      	uxth	r3, r3
 800dfe8:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800dfec:	4572      	cmp	r2, lr
 800dfee:	f849 3b04 	str.w	r3, [r9], #4
 800dff2:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800dff6:	d8e2      	bhi.n	800dfbe <__multiply+0xb2>
 800dff8:	9b01      	ldr	r3, [sp, #4]
 800dffa:	f845 c003 	str.w	ip, [r5, r3]
 800dffe:	9b03      	ldr	r3, [sp, #12]
 800e000:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800e004:	3104      	adds	r1, #4
 800e006:	f1b9 0f00 	cmp.w	r9, #0
 800e00a:	d021      	beq.n	800e050 <__multiply+0x144>
 800e00c:	682b      	ldr	r3, [r5, #0]
 800e00e:	f104 0c14 	add.w	ip, r4, #20
 800e012:	46ae      	mov	lr, r5
 800e014:	f04f 0a00 	mov.w	sl, #0
 800e018:	f8bc b000 	ldrh.w	fp, [ip]
 800e01c:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800e020:	fb09 770b 	mla	r7, r9, fp, r7
 800e024:	4457      	add	r7, sl
 800e026:	b29b      	uxth	r3, r3
 800e028:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800e02c:	f84e 3b04 	str.w	r3, [lr], #4
 800e030:	f85c 3b04 	ldr.w	r3, [ip], #4
 800e034:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800e038:	f8be 3000 	ldrh.w	r3, [lr]
 800e03c:	fb09 330a 	mla	r3, r9, sl, r3
 800e040:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800e044:	4562      	cmp	r2, ip
 800e046:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800e04a:	d8e5      	bhi.n	800e018 <__multiply+0x10c>
 800e04c:	9f01      	ldr	r7, [sp, #4]
 800e04e:	51eb      	str	r3, [r5, r7]
 800e050:	3504      	adds	r5, #4
 800e052:	e799      	b.n	800df88 <__multiply+0x7c>
 800e054:	3e01      	subs	r6, #1
 800e056:	e79b      	b.n	800df90 <__multiply+0x84>
 800e058:	08077d50 	.word	0x08077d50
 800e05c:	08077d61 	.word	0x08077d61

0800e060 <__pow5mult>:
 800e060:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e064:	4615      	mov	r5, r2
 800e066:	f012 0203 	ands.w	r2, r2, #3
 800e06a:	4607      	mov	r7, r0
 800e06c:	460e      	mov	r6, r1
 800e06e:	d007      	beq.n	800e080 <__pow5mult+0x20>
 800e070:	4c25      	ldr	r4, [pc, #148]	@ (800e108 <__pow5mult+0xa8>)
 800e072:	3a01      	subs	r2, #1
 800e074:	2300      	movs	r3, #0
 800e076:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800e07a:	f7ff fe9f 	bl	800ddbc <__multadd>
 800e07e:	4606      	mov	r6, r0
 800e080:	10ad      	asrs	r5, r5, #2
 800e082:	d03d      	beq.n	800e100 <__pow5mult+0xa0>
 800e084:	69fc      	ldr	r4, [r7, #28]
 800e086:	b97c      	cbnz	r4, 800e0a8 <__pow5mult+0x48>
 800e088:	2010      	movs	r0, #16
 800e08a:	f7ff fd7f 	bl	800db8c <malloc>
 800e08e:	4602      	mov	r2, r0
 800e090:	61f8      	str	r0, [r7, #28]
 800e092:	b928      	cbnz	r0, 800e0a0 <__pow5mult+0x40>
 800e094:	4b1d      	ldr	r3, [pc, #116]	@ (800e10c <__pow5mult+0xac>)
 800e096:	481e      	ldr	r0, [pc, #120]	@ (800e110 <__pow5mult+0xb0>)
 800e098:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800e09c:	f7fe fec0 	bl	800ce20 <__assert_func>
 800e0a0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800e0a4:	6004      	str	r4, [r0, #0]
 800e0a6:	60c4      	str	r4, [r0, #12]
 800e0a8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800e0ac:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800e0b0:	b94c      	cbnz	r4, 800e0c6 <__pow5mult+0x66>
 800e0b2:	f240 2171 	movw	r1, #625	@ 0x271
 800e0b6:	4638      	mov	r0, r7
 800e0b8:	f7ff ff12 	bl	800dee0 <__i2b>
 800e0bc:	2300      	movs	r3, #0
 800e0be:	f8c8 0008 	str.w	r0, [r8, #8]
 800e0c2:	4604      	mov	r4, r0
 800e0c4:	6003      	str	r3, [r0, #0]
 800e0c6:	f04f 0900 	mov.w	r9, #0
 800e0ca:	07eb      	lsls	r3, r5, #31
 800e0cc:	d50a      	bpl.n	800e0e4 <__pow5mult+0x84>
 800e0ce:	4631      	mov	r1, r6
 800e0d0:	4622      	mov	r2, r4
 800e0d2:	4638      	mov	r0, r7
 800e0d4:	f7ff ff1a 	bl	800df0c <__multiply>
 800e0d8:	4631      	mov	r1, r6
 800e0da:	4680      	mov	r8, r0
 800e0dc:	4638      	mov	r0, r7
 800e0de:	f7ff fe4b 	bl	800dd78 <_Bfree>
 800e0e2:	4646      	mov	r6, r8
 800e0e4:	106d      	asrs	r5, r5, #1
 800e0e6:	d00b      	beq.n	800e100 <__pow5mult+0xa0>
 800e0e8:	6820      	ldr	r0, [r4, #0]
 800e0ea:	b938      	cbnz	r0, 800e0fc <__pow5mult+0x9c>
 800e0ec:	4622      	mov	r2, r4
 800e0ee:	4621      	mov	r1, r4
 800e0f0:	4638      	mov	r0, r7
 800e0f2:	f7ff ff0b 	bl	800df0c <__multiply>
 800e0f6:	6020      	str	r0, [r4, #0]
 800e0f8:	f8c0 9000 	str.w	r9, [r0]
 800e0fc:	4604      	mov	r4, r0
 800e0fe:	e7e4      	b.n	800e0ca <__pow5mult+0x6a>
 800e100:	4630      	mov	r0, r6
 800e102:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e106:	bf00      	nop
 800e108:	08077dbc 	.word	0x08077dbc
 800e10c:	08077c0c 	.word	0x08077c0c
 800e110:	08077d61 	.word	0x08077d61

0800e114 <__lshift>:
 800e114:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e118:	460c      	mov	r4, r1
 800e11a:	6849      	ldr	r1, [r1, #4]
 800e11c:	6923      	ldr	r3, [r4, #16]
 800e11e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800e122:	68a3      	ldr	r3, [r4, #8]
 800e124:	4607      	mov	r7, r0
 800e126:	4691      	mov	r9, r2
 800e128:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800e12c:	f108 0601 	add.w	r6, r8, #1
 800e130:	42b3      	cmp	r3, r6
 800e132:	db0b      	blt.n	800e14c <__lshift+0x38>
 800e134:	4638      	mov	r0, r7
 800e136:	f7ff fddf 	bl	800dcf8 <_Balloc>
 800e13a:	4605      	mov	r5, r0
 800e13c:	b948      	cbnz	r0, 800e152 <__lshift+0x3e>
 800e13e:	4602      	mov	r2, r0
 800e140:	4b28      	ldr	r3, [pc, #160]	@ (800e1e4 <__lshift+0xd0>)
 800e142:	4829      	ldr	r0, [pc, #164]	@ (800e1e8 <__lshift+0xd4>)
 800e144:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800e148:	f7fe fe6a 	bl	800ce20 <__assert_func>
 800e14c:	3101      	adds	r1, #1
 800e14e:	005b      	lsls	r3, r3, #1
 800e150:	e7ee      	b.n	800e130 <__lshift+0x1c>
 800e152:	2300      	movs	r3, #0
 800e154:	f100 0114 	add.w	r1, r0, #20
 800e158:	f100 0210 	add.w	r2, r0, #16
 800e15c:	4618      	mov	r0, r3
 800e15e:	4553      	cmp	r3, sl
 800e160:	db33      	blt.n	800e1ca <__lshift+0xb6>
 800e162:	6920      	ldr	r0, [r4, #16]
 800e164:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800e168:	f104 0314 	add.w	r3, r4, #20
 800e16c:	f019 091f 	ands.w	r9, r9, #31
 800e170:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800e174:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800e178:	d02b      	beq.n	800e1d2 <__lshift+0xbe>
 800e17a:	f1c9 0e20 	rsb	lr, r9, #32
 800e17e:	468a      	mov	sl, r1
 800e180:	2200      	movs	r2, #0
 800e182:	6818      	ldr	r0, [r3, #0]
 800e184:	fa00 f009 	lsl.w	r0, r0, r9
 800e188:	4310      	orrs	r0, r2
 800e18a:	f84a 0b04 	str.w	r0, [sl], #4
 800e18e:	f853 2b04 	ldr.w	r2, [r3], #4
 800e192:	459c      	cmp	ip, r3
 800e194:	fa22 f20e 	lsr.w	r2, r2, lr
 800e198:	d8f3      	bhi.n	800e182 <__lshift+0x6e>
 800e19a:	ebac 0304 	sub.w	r3, ip, r4
 800e19e:	3b15      	subs	r3, #21
 800e1a0:	f023 0303 	bic.w	r3, r3, #3
 800e1a4:	3304      	adds	r3, #4
 800e1a6:	f104 0015 	add.w	r0, r4, #21
 800e1aa:	4584      	cmp	ip, r0
 800e1ac:	bf38      	it	cc
 800e1ae:	2304      	movcc	r3, #4
 800e1b0:	50ca      	str	r2, [r1, r3]
 800e1b2:	b10a      	cbz	r2, 800e1b8 <__lshift+0xa4>
 800e1b4:	f108 0602 	add.w	r6, r8, #2
 800e1b8:	3e01      	subs	r6, #1
 800e1ba:	4638      	mov	r0, r7
 800e1bc:	612e      	str	r6, [r5, #16]
 800e1be:	4621      	mov	r1, r4
 800e1c0:	f7ff fdda 	bl	800dd78 <_Bfree>
 800e1c4:	4628      	mov	r0, r5
 800e1c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e1ca:	f842 0f04 	str.w	r0, [r2, #4]!
 800e1ce:	3301      	adds	r3, #1
 800e1d0:	e7c5      	b.n	800e15e <__lshift+0x4a>
 800e1d2:	3904      	subs	r1, #4
 800e1d4:	f853 2b04 	ldr.w	r2, [r3], #4
 800e1d8:	f841 2f04 	str.w	r2, [r1, #4]!
 800e1dc:	459c      	cmp	ip, r3
 800e1de:	d8f9      	bhi.n	800e1d4 <__lshift+0xc0>
 800e1e0:	e7ea      	b.n	800e1b8 <__lshift+0xa4>
 800e1e2:	bf00      	nop
 800e1e4:	08077d50 	.word	0x08077d50
 800e1e8:	08077d61 	.word	0x08077d61

0800e1ec <__mcmp>:
 800e1ec:	690a      	ldr	r2, [r1, #16]
 800e1ee:	4603      	mov	r3, r0
 800e1f0:	6900      	ldr	r0, [r0, #16]
 800e1f2:	1a80      	subs	r0, r0, r2
 800e1f4:	b530      	push	{r4, r5, lr}
 800e1f6:	d10e      	bne.n	800e216 <__mcmp+0x2a>
 800e1f8:	3314      	adds	r3, #20
 800e1fa:	3114      	adds	r1, #20
 800e1fc:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800e200:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800e204:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800e208:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800e20c:	4295      	cmp	r5, r2
 800e20e:	d003      	beq.n	800e218 <__mcmp+0x2c>
 800e210:	d205      	bcs.n	800e21e <__mcmp+0x32>
 800e212:	f04f 30ff 	mov.w	r0, #4294967295
 800e216:	bd30      	pop	{r4, r5, pc}
 800e218:	42a3      	cmp	r3, r4
 800e21a:	d3f3      	bcc.n	800e204 <__mcmp+0x18>
 800e21c:	e7fb      	b.n	800e216 <__mcmp+0x2a>
 800e21e:	2001      	movs	r0, #1
 800e220:	e7f9      	b.n	800e216 <__mcmp+0x2a>
	...

0800e224 <__mdiff>:
 800e224:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e228:	4689      	mov	r9, r1
 800e22a:	4606      	mov	r6, r0
 800e22c:	4611      	mov	r1, r2
 800e22e:	4648      	mov	r0, r9
 800e230:	4614      	mov	r4, r2
 800e232:	f7ff ffdb 	bl	800e1ec <__mcmp>
 800e236:	1e05      	subs	r5, r0, #0
 800e238:	d112      	bne.n	800e260 <__mdiff+0x3c>
 800e23a:	4629      	mov	r1, r5
 800e23c:	4630      	mov	r0, r6
 800e23e:	f7ff fd5b 	bl	800dcf8 <_Balloc>
 800e242:	4602      	mov	r2, r0
 800e244:	b928      	cbnz	r0, 800e252 <__mdiff+0x2e>
 800e246:	4b3f      	ldr	r3, [pc, #252]	@ (800e344 <__mdiff+0x120>)
 800e248:	f240 2137 	movw	r1, #567	@ 0x237
 800e24c:	483e      	ldr	r0, [pc, #248]	@ (800e348 <__mdiff+0x124>)
 800e24e:	f7fe fde7 	bl	800ce20 <__assert_func>
 800e252:	2301      	movs	r3, #1
 800e254:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800e258:	4610      	mov	r0, r2
 800e25a:	b003      	add	sp, #12
 800e25c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e260:	bfbc      	itt	lt
 800e262:	464b      	movlt	r3, r9
 800e264:	46a1      	movlt	r9, r4
 800e266:	4630      	mov	r0, r6
 800e268:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800e26c:	bfba      	itte	lt
 800e26e:	461c      	movlt	r4, r3
 800e270:	2501      	movlt	r5, #1
 800e272:	2500      	movge	r5, #0
 800e274:	f7ff fd40 	bl	800dcf8 <_Balloc>
 800e278:	4602      	mov	r2, r0
 800e27a:	b918      	cbnz	r0, 800e284 <__mdiff+0x60>
 800e27c:	4b31      	ldr	r3, [pc, #196]	@ (800e344 <__mdiff+0x120>)
 800e27e:	f240 2145 	movw	r1, #581	@ 0x245
 800e282:	e7e3      	b.n	800e24c <__mdiff+0x28>
 800e284:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800e288:	6926      	ldr	r6, [r4, #16]
 800e28a:	60c5      	str	r5, [r0, #12]
 800e28c:	f109 0310 	add.w	r3, r9, #16
 800e290:	f109 0514 	add.w	r5, r9, #20
 800e294:	f104 0e14 	add.w	lr, r4, #20
 800e298:	f100 0b14 	add.w	fp, r0, #20
 800e29c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800e2a0:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800e2a4:	9301      	str	r3, [sp, #4]
 800e2a6:	46d9      	mov	r9, fp
 800e2a8:	f04f 0c00 	mov.w	ip, #0
 800e2ac:	9b01      	ldr	r3, [sp, #4]
 800e2ae:	f85e 0b04 	ldr.w	r0, [lr], #4
 800e2b2:	f853 af04 	ldr.w	sl, [r3, #4]!
 800e2b6:	9301      	str	r3, [sp, #4]
 800e2b8:	fa1f f38a 	uxth.w	r3, sl
 800e2bc:	4619      	mov	r1, r3
 800e2be:	b283      	uxth	r3, r0
 800e2c0:	1acb      	subs	r3, r1, r3
 800e2c2:	0c00      	lsrs	r0, r0, #16
 800e2c4:	4463      	add	r3, ip
 800e2c6:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800e2ca:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800e2ce:	b29b      	uxth	r3, r3
 800e2d0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800e2d4:	4576      	cmp	r6, lr
 800e2d6:	f849 3b04 	str.w	r3, [r9], #4
 800e2da:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800e2de:	d8e5      	bhi.n	800e2ac <__mdiff+0x88>
 800e2e0:	1b33      	subs	r3, r6, r4
 800e2e2:	3b15      	subs	r3, #21
 800e2e4:	f023 0303 	bic.w	r3, r3, #3
 800e2e8:	3415      	adds	r4, #21
 800e2ea:	3304      	adds	r3, #4
 800e2ec:	42a6      	cmp	r6, r4
 800e2ee:	bf38      	it	cc
 800e2f0:	2304      	movcc	r3, #4
 800e2f2:	441d      	add	r5, r3
 800e2f4:	445b      	add	r3, fp
 800e2f6:	461e      	mov	r6, r3
 800e2f8:	462c      	mov	r4, r5
 800e2fa:	4544      	cmp	r4, r8
 800e2fc:	d30e      	bcc.n	800e31c <__mdiff+0xf8>
 800e2fe:	f108 0103 	add.w	r1, r8, #3
 800e302:	1b49      	subs	r1, r1, r5
 800e304:	f021 0103 	bic.w	r1, r1, #3
 800e308:	3d03      	subs	r5, #3
 800e30a:	45a8      	cmp	r8, r5
 800e30c:	bf38      	it	cc
 800e30e:	2100      	movcc	r1, #0
 800e310:	440b      	add	r3, r1
 800e312:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800e316:	b191      	cbz	r1, 800e33e <__mdiff+0x11a>
 800e318:	6117      	str	r7, [r2, #16]
 800e31a:	e79d      	b.n	800e258 <__mdiff+0x34>
 800e31c:	f854 1b04 	ldr.w	r1, [r4], #4
 800e320:	46e6      	mov	lr, ip
 800e322:	0c08      	lsrs	r0, r1, #16
 800e324:	fa1c fc81 	uxtah	ip, ip, r1
 800e328:	4471      	add	r1, lr
 800e32a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800e32e:	b289      	uxth	r1, r1
 800e330:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800e334:	f846 1b04 	str.w	r1, [r6], #4
 800e338:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800e33c:	e7dd      	b.n	800e2fa <__mdiff+0xd6>
 800e33e:	3f01      	subs	r7, #1
 800e340:	e7e7      	b.n	800e312 <__mdiff+0xee>
 800e342:	bf00      	nop
 800e344:	08077d50 	.word	0x08077d50
 800e348:	08077d61 	.word	0x08077d61

0800e34c <__d2b>:
 800e34c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800e350:	460f      	mov	r7, r1
 800e352:	2101      	movs	r1, #1
 800e354:	ec59 8b10 	vmov	r8, r9, d0
 800e358:	4616      	mov	r6, r2
 800e35a:	f7ff fccd 	bl	800dcf8 <_Balloc>
 800e35e:	4604      	mov	r4, r0
 800e360:	b930      	cbnz	r0, 800e370 <__d2b+0x24>
 800e362:	4602      	mov	r2, r0
 800e364:	4b23      	ldr	r3, [pc, #140]	@ (800e3f4 <__d2b+0xa8>)
 800e366:	4824      	ldr	r0, [pc, #144]	@ (800e3f8 <__d2b+0xac>)
 800e368:	f240 310f 	movw	r1, #783	@ 0x30f
 800e36c:	f7fe fd58 	bl	800ce20 <__assert_func>
 800e370:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800e374:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800e378:	b10d      	cbz	r5, 800e37e <__d2b+0x32>
 800e37a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e37e:	9301      	str	r3, [sp, #4]
 800e380:	f1b8 0300 	subs.w	r3, r8, #0
 800e384:	d023      	beq.n	800e3ce <__d2b+0x82>
 800e386:	4668      	mov	r0, sp
 800e388:	9300      	str	r3, [sp, #0]
 800e38a:	f7ff fd7c 	bl	800de86 <__lo0bits>
 800e38e:	e9dd 1200 	ldrd	r1, r2, [sp]
 800e392:	b1d0      	cbz	r0, 800e3ca <__d2b+0x7e>
 800e394:	f1c0 0320 	rsb	r3, r0, #32
 800e398:	fa02 f303 	lsl.w	r3, r2, r3
 800e39c:	430b      	orrs	r3, r1
 800e39e:	40c2      	lsrs	r2, r0
 800e3a0:	6163      	str	r3, [r4, #20]
 800e3a2:	9201      	str	r2, [sp, #4]
 800e3a4:	9b01      	ldr	r3, [sp, #4]
 800e3a6:	61a3      	str	r3, [r4, #24]
 800e3a8:	2b00      	cmp	r3, #0
 800e3aa:	bf0c      	ite	eq
 800e3ac:	2201      	moveq	r2, #1
 800e3ae:	2202      	movne	r2, #2
 800e3b0:	6122      	str	r2, [r4, #16]
 800e3b2:	b1a5      	cbz	r5, 800e3de <__d2b+0x92>
 800e3b4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800e3b8:	4405      	add	r5, r0
 800e3ba:	603d      	str	r5, [r7, #0]
 800e3bc:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800e3c0:	6030      	str	r0, [r6, #0]
 800e3c2:	4620      	mov	r0, r4
 800e3c4:	b003      	add	sp, #12
 800e3c6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e3ca:	6161      	str	r1, [r4, #20]
 800e3cc:	e7ea      	b.n	800e3a4 <__d2b+0x58>
 800e3ce:	a801      	add	r0, sp, #4
 800e3d0:	f7ff fd59 	bl	800de86 <__lo0bits>
 800e3d4:	9b01      	ldr	r3, [sp, #4]
 800e3d6:	6163      	str	r3, [r4, #20]
 800e3d8:	3020      	adds	r0, #32
 800e3da:	2201      	movs	r2, #1
 800e3dc:	e7e8      	b.n	800e3b0 <__d2b+0x64>
 800e3de:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800e3e2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800e3e6:	6038      	str	r0, [r7, #0]
 800e3e8:	6918      	ldr	r0, [r3, #16]
 800e3ea:	f7ff fd2d 	bl	800de48 <__hi0bits>
 800e3ee:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800e3f2:	e7e5      	b.n	800e3c0 <__d2b+0x74>
 800e3f4:	08077d50 	.word	0x08077d50
 800e3f8:	08077d61 	.word	0x08077d61

0800e3fc <__ssputs_r>:
 800e3fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e400:	688e      	ldr	r6, [r1, #8]
 800e402:	461f      	mov	r7, r3
 800e404:	42be      	cmp	r6, r7
 800e406:	680b      	ldr	r3, [r1, #0]
 800e408:	4682      	mov	sl, r0
 800e40a:	460c      	mov	r4, r1
 800e40c:	4690      	mov	r8, r2
 800e40e:	d82d      	bhi.n	800e46c <__ssputs_r+0x70>
 800e410:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800e414:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800e418:	d026      	beq.n	800e468 <__ssputs_r+0x6c>
 800e41a:	6965      	ldr	r5, [r4, #20]
 800e41c:	6909      	ldr	r1, [r1, #16]
 800e41e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800e422:	eba3 0901 	sub.w	r9, r3, r1
 800e426:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800e42a:	1c7b      	adds	r3, r7, #1
 800e42c:	444b      	add	r3, r9
 800e42e:	106d      	asrs	r5, r5, #1
 800e430:	429d      	cmp	r5, r3
 800e432:	bf38      	it	cc
 800e434:	461d      	movcc	r5, r3
 800e436:	0553      	lsls	r3, r2, #21
 800e438:	d527      	bpl.n	800e48a <__ssputs_r+0x8e>
 800e43a:	4629      	mov	r1, r5
 800e43c:	f7ff fbd0 	bl	800dbe0 <_malloc_r>
 800e440:	4606      	mov	r6, r0
 800e442:	b360      	cbz	r0, 800e49e <__ssputs_r+0xa2>
 800e444:	6921      	ldr	r1, [r4, #16]
 800e446:	464a      	mov	r2, r9
 800e448:	f000 fbee 	bl	800ec28 <memcpy>
 800e44c:	89a3      	ldrh	r3, [r4, #12]
 800e44e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800e452:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e456:	81a3      	strh	r3, [r4, #12]
 800e458:	6126      	str	r6, [r4, #16]
 800e45a:	6165      	str	r5, [r4, #20]
 800e45c:	444e      	add	r6, r9
 800e45e:	eba5 0509 	sub.w	r5, r5, r9
 800e462:	6026      	str	r6, [r4, #0]
 800e464:	60a5      	str	r5, [r4, #8]
 800e466:	463e      	mov	r6, r7
 800e468:	42be      	cmp	r6, r7
 800e46a:	d900      	bls.n	800e46e <__ssputs_r+0x72>
 800e46c:	463e      	mov	r6, r7
 800e46e:	6820      	ldr	r0, [r4, #0]
 800e470:	4632      	mov	r2, r6
 800e472:	4641      	mov	r1, r8
 800e474:	f000 fbae 	bl	800ebd4 <memmove>
 800e478:	68a3      	ldr	r3, [r4, #8]
 800e47a:	1b9b      	subs	r3, r3, r6
 800e47c:	60a3      	str	r3, [r4, #8]
 800e47e:	6823      	ldr	r3, [r4, #0]
 800e480:	4433      	add	r3, r6
 800e482:	6023      	str	r3, [r4, #0]
 800e484:	2000      	movs	r0, #0
 800e486:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e48a:	462a      	mov	r2, r5
 800e48c:	f000 fc07 	bl	800ec9e <_realloc_r>
 800e490:	4606      	mov	r6, r0
 800e492:	2800      	cmp	r0, #0
 800e494:	d1e0      	bne.n	800e458 <__ssputs_r+0x5c>
 800e496:	6921      	ldr	r1, [r4, #16]
 800e498:	4650      	mov	r0, sl
 800e49a:	f7ff fb2d 	bl	800daf8 <_free_r>
 800e49e:	230c      	movs	r3, #12
 800e4a0:	f8ca 3000 	str.w	r3, [sl]
 800e4a4:	89a3      	ldrh	r3, [r4, #12]
 800e4a6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e4aa:	81a3      	strh	r3, [r4, #12]
 800e4ac:	f04f 30ff 	mov.w	r0, #4294967295
 800e4b0:	e7e9      	b.n	800e486 <__ssputs_r+0x8a>
	...

0800e4b4 <_svfiprintf_r>:
 800e4b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e4b8:	4698      	mov	r8, r3
 800e4ba:	898b      	ldrh	r3, [r1, #12]
 800e4bc:	061b      	lsls	r3, r3, #24
 800e4be:	b09d      	sub	sp, #116	@ 0x74
 800e4c0:	4607      	mov	r7, r0
 800e4c2:	460d      	mov	r5, r1
 800e4c4:	4614      	mov	r4, r2
 800e4c6:	d510      	bpl.n	800e4ea <_svfiprintf_r+0x36>
 800e4c8:	690b      	ldr	r3, [r1, #16]
 800e4ca:	b973      	cbnz	r3, 800e4ea <_svfiprintf_r+0x36>
 800e4cc:	2140      	movs	r1, #64	@ 0x40
 800e4ce:	f7ff fb87 	bl	800dbe0 <_malloc_r>
 800e4d2:	6028      	str	r0, [r5, #0]
 800e4d4:	6128      	str	r0, [r5, #16]
 800e4d6:	b930      	cbnz	r0, 800e4e6 <_svfiprintf_r+0x32>
 800e4d8:	230c      	movs	r3, #12
 800e4da:	603b      	str	r3, [r7, #0]
 800e4dc:	f04f 30ff 	mov.w	r0, #4294967295
 800e4e0:	b01d      	add	sp, #116	@ 0x74
 800e4e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e4e6:	2340      	movs	r3, #64	@ 0x40
 800e4e8:	616b      	str	r3, [r5, #20]
 800e4ea:	2300      	movs	r3, #0
 800e4ec:	9309      	str	r3, [sp, #36]	@ 0x24
 800e4ee:	2320      	movs	r3, #32
 800e4f0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e4f4:	f8cd 800c 	str.w	r8, [sp, #12]
 800e4f8:	2330      	movs	r3, #48	@ 0x30
 800e4fa:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800e698 <_svfiprintf_r+0x1e4>
 800e4fe:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e502:	f04f 0901 	mov.w	r9, #1
 800e506:	4623      	mov	r3, r4
 800e508:	469a      	mov	sl, r3
 800e50a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e50e:	b10a      	cbz	r2, 800e514 <_svfiprintf_r+0x60>
 800e510:	2a25      	cmp	r2, #37	@ 0x25
 800e512:	d1f9      	bne.n	800e508 <_svfiprintf_r+0x54>
 800e514:	ebba 0b04 	subs.w	fp, sl, r4
 800e518:	d00b      	beq.n	800e532 <_svfiprintf_r+0x7e>
 800e51a:	465b      	mov	r3, fp
 800e51c:	4622      	mov	r2, r4
 800e51e:	4629      	mov	r1, r5
 800e520:	4638      	mov	r0, r7
 800e522:	f7ff ff6b 	bl	800e3fc <__ssputs_r>
 800e526:	3001      	adds	r0, #1
 800e528:	f000 80a7 	beq.w	800e67a <_svfiprintf_r+0x1c6>
 800e52c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e52e:	445a      	add	r2, fp
 800e530:	9209      	str	r2, [sp, #36]	@ 0x24
 800e532:	f89a 3000 	ldrb.w	r3, [sl]
 800e536:	2b00      	cmp	r3, #0
 800e538:	f000 809f 	beq.w	800e67a <_svfiprintf_r+0x1c6>
 800e53c:	2300      	movs	r3, #0
 800e53e:	f04f 32ff 	mov.w	r2, #4294967295
 800e542:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e546:	f10a 0a01 	add.w	sl, sl, #1
 800e54a:	9304      	str	r3, [sp, #16]
 800e54c:	9307      	str	r3, [sp, #28]
 800e54e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800e552:	931a      	str	r3, [sp, #104]	@ 0x68
 800e554:	4654      	mov	r4, sl
 800e556:	2205      	movs	r2, #5
 800e558:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e55c:	484e      	ldr	r0, [pc, #312]	@ (800e698 <_svfiprintf_r+0x1e4>)
 800e55e:	f7f1 fe4f 	bl	8000200 <memchr>
 800e562:	9a04      	ldr	r2, [sp, #16]
 800e564:	b9d8      	cbnz	r0, 800e59e <_svfiprintf_r+0xea>
 800e566:	06d0      	lsls	r0, r2, #27
 800e568:	bf44      	itt	mi
 800e56a:	2320      	movmi	r3, #32
 800e56c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e570:	0711      	lsls	r1, r2, #28
 800e572:	bf44      	itt	mi
 800e574:	232b      	movmi	r3, #43	@ 0x2b
 800e576:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e57a:	f89a 3000 	ldrb.w	r3, [sl]
 800e57e:	2b2a      	cmp	r3, #42	@ 0x2a
 800e580:	d015      	beq.n	800e5ae <_svfiprintf_r+0xfa>
 800e582:	9a07      	ldr	r2, [sp, #28]
 800e584:	4654      	mov	r4, sl
 800e586:	2000      	movs	r0, #0
 800e588:	f04f 0c0a 	mov.w	ip, #10
 800e58c:	4621      	mov	r1, r4
 800e58e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e592:	3b30      	subs	r3, #48	@ 0x30
 800e594:	2b09      	cmp	r3, #9
 800e596:	d94b      	bls.n	800e630 <_svfiprintf_r+0x17c>
 800e598:	b1b0      	cbz	r0, 800e5c8 <_svfiprintf_r+0x114>
 800e59a:	9207      	str	r2, [sp, #28]
 800e59c:	e014      	b.n	800e5c8 <_svfiprintf_r+0x114>
 800e59e:	eba0 0308 	sub.w	r3, r0, r8
 800e5a2:	fa09 f303 	lsl.w	r3, r9, r3
 800e5a6:	4313      	orrs	r3, r2
 800e5a8:	9304      	str	r3, [sp, #16]
 800e5aa:	46a2      	mov	sl, r4
 800e5ac:	e7d2      	b.n	800e554 <_svfiprintf_r+0xa0>
 800e5ae:	9b03      	ldr	r3, [sp, #12]
 800e5b0:	1d19      	adds	r1, r3, #4
 800e5b2:	681b      	ldr	r3, [r3, #0]
 800e5b4:	9103      	str	r1, [sp, #12]
 800e5b6:	2b00      	cmp	r3, #0
 800e5b8:	bfbb      	ittet	lt
 800e5ba:	425b      	neglt	r3, r3
 800e5bc:	f042 0202 	orrlt.w	r2, r2, #2
 800e5c0:	9307      	strge	r3, [sp, #28]
 800e5c2:	9307      	strlt	r3, [sp, #28]
 800e5c4:	bfb8      	it	lt
 800e5c6:	9204      	strlt	r2, [sp, #16]
 800e5c8:	7823      	ldrb	r3, [r4, #0]
 800e5ca:	2b2e      	cmp	r3, #46	@ 0x2e
 800e5cc:	d10a      	bne.n	800e5e4 <_svfiprintf_r+0x130>
 800e5ce:	7863      	ldrb	r3, [r4, #1]
 800e5d0:	2b2a      	cmp	r3, #42	@ 0x2a
 800e5d2:	d132      	bne.n	800e63a <_svfiprintf_r+0x186>
 800e5d4:	9b03      	ldr	r3, [sp, #12]
 800e5d6:	1d1a      	adds	r2, r3, #4
 800e5d8:	681b      	ldr	r3, [r3, #0]
 800e5da:	9203      	str	r2, [sp, #12]
 800e5dc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800e5e0:	3402      	adds	r4, #2
 800e5e2:	9305      	str	r3, [sp, #20]
 800e5e4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800e6a8 <_svfiprintf_r+0x1f4>
 800e5e8:	7821      	ldrb	r1, [r4, #0]
 800e5ea:	2203      	movs	r2, #3
 800e5ec:	4650      	mov	r0, sl
 800e5ee:	f7f1 fe07 	bl	8000200 <memchr>
 800e5f2:	b138      	cbz	r0, 800e604 <_svfiprintf_r+0x150>
 800e5f4:	9b04      	ldr	r3, [sp, #16]
 800e5f6:	eba0 000a 	sub.w	r0, r0, sl
 800e5fa:	2240      	movs	r2, #64	@ 0x40
 800e5fc:	4082      	lsls	r2, r0
 800e5fe:	4313      	orrs	r3, r2
 800e600:	3401      	adds	r4, #1
 800e602:	9304      	str	r3, [sp, #16]
 800e604:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e608:	4824      	ldr	r0, [pc, #144]	@ (800e69c <_svfiprintf_r+0x1e8>)
 800e60a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800e60e:	2206      	movs	r2, #6
 800e610:	f7f1 fdf6 	bl	8000200 <memchr>
 800e614:	2800      	cmp	r0, #0
 800e616:	d036      	beq.n	800e686 <_svfiprintf_r+0x1d2>
 800e618:	4b21      	ldr	r3, [pc, #132]	@ (800e6a0 <_svfiprintf_r+0x1ec>)
 800e61a:	bb1b      	cbnz	r3, 800e664 <_svfiprintf_r+0x1b0>
 800e61c:	9b03      	ldr	r3, [sp, #12]
 800e61e:	3307      	adds	r3, #7
 800e620:	f023 0307 	bic.w	r3, r3, #7
 800e624:	3308      	adds	r3, #8
 800e626:	9303      	str	r3, [sp, #12]
 800e628:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e62a:	4433      	add	r3, r6
 800e62c:	9309      	str	r3, [sp, #36]	@ 0x24
 800e62e:	e76a      	b.n	800e506 <_svfiprintf_r+0x52>
 800e630:	fb0c 3202 	mla	r2, ip, r2, r3
 800e634:	460c      	mov	r4, r1
 800e636:	2001      	movs	r0, #1
 800e638:	e7a8      	b.n	800e58c <_svfiprintf_r+0xd8>
 800e63a:	2300      	movs	r3, #0
 800e63c:	3401      	adds	r4, #1
 800e63e:	9305      	str	r3, [sp, #20]
 800e640:	4619      	mov	r1, r3
 800e642:	f04f 0c0a 	mov.w	ip, #10
 800e646:	4620      	mov	r0, r4
 800e648:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e64c:	3a30      	subs	r2, #48	@ 0x30
 800e64e:	2a09      	cmp	r2, #9
 800e650:	d903      	bls.n	800e65a <_svfiprintf_r+0x1a6>
 800e652:	2b00      	cmp	r3, #0
 800e654:	d0c6      	beq.n	800e5e4 <_svfiprintf_r+0x130>
 800e656:	9105      	str	r1, [sp, #20]
 800e658:	e7c4      	b.n	800e5e4 <_svfiprintf_r+0x130>
 800e65a:	fb0c 2101 	mla	r1, ip, r1, r2
 800e65e:	4604      	mov	r4, r0
 800e660:	2301      	movs	r3, #1
 800e662:	e7f0      	b.n	800e646 <_svfiprintf_r+0x192>
 800e664:	ab03      	add	r3, sp, #12
 800e666:	9300      	str	r3, [sp, #0]
 800e668:	462a      	mov	r2, r5
 800e66a:	4b0e      	ldr	r3, [pc, #56]	@ (800e6a4 <_svfiprintf_r+0x1f0>)
 800e66c:	a904      	add	r1, sp, #16
 800e66e:	4638      	mov	r0, r7
 800e670:	f7fd fe66 	bl	800c340 <_printf_float>
 800e674:	1c42      	adds	r2, r0, #1
 800e676:	4606      	mov	r6, r0
 800e678:	d1d6      	bne.n	800e628 <_svfiprintf_r+0x174>
 800e67a:	89ab      	ldrh	r3, [r5, #12]
 800e67c:	065b      	lsls	r3, r3, #25
 800e67e:	f53f af2d 	bmi.w	800e4dc <_svfiprintf_r+0x28>
 800e682:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e684:	e72c      	b.n	800e4e0 <_svfiprintf_r+0x2c>
 800e686:	ab03      	add	r3, sp, #12
 800e688:	9300      	str	r3, [sp, #0]
 800e68a:	462a      	mov	r2, r5
 800e68c:	4b05      	ldr	r3, [pc, #20]	@ (800e6a4 <_svfiprintf_r+0x1f0>)
 800e68e:	a904      	add	r1, sp, #16
 800e690:	4638      	mov	r0, r7
 800e692:	f7fe f8ed 	bl	800c870 <_printf_i>
 800e696:	e7ed      	b.n	800e674 <_svfiprintf_r+0x1c0>
 800e698:	08077eb8 	.word	0x08077eb8
 800e69c:	08077ec2 	.word	0x08077ec2
 800e6a0:	0800c341 	.word	0x0800c341
 800e6a4:	0800e3fd 	.word	0x0800e3fd
 800e6a8:	08077ebe 	.word	0x08077ebe

0800e6ac <__sfputc_r>:
 800e6ac:	6893      	ldr	r3, [r2, #8]
 800e6ae:	3b01      	subs	r3, #1
 800e6b0:	2b00      	cmp	r3, #0
 800e6b2:	b410      	push	{r4}
 800e6b4:	6093      	str	r3, [r2, #8]
 800e6b6:	da08      	bge.n	800e6ca <__sfputc_r+0x1e>
 800e6b8:	6994      	ldr	r4, [r2, #24]
 800e6ba:	42a3      	cmp	r3, r4
 800e6bc:	db01      	blt.n	800e6c2 <__sfputc_r+0x16>
 800e6be:	290a      	cmp	r1, #10
 800e6c0:	d103      	bne.n	800e6ca <__sfputc_r+0x1e>
 800e6c2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e6c6:	f000 b9f1 	b.w	800eaac <__swbuf_r>
 800e6ca:	6813      	ldr	r3, [r2, #0]
 800e6cc:	1c58      	adds	r0, r3, #1
 800e6ce:	6010      	str	r0, [r2, #0]
 800e6d0:	7019      	strb	r1, [r3, #0]
 800e6d2:	4608      	mov	r0, r1
 800e6d4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e6d8:	4770      	bx	lr

0800e6da <__sfputs_r>:
 800e6da:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e6dc:	4606      	mov	r6, r0
 800e6de:	460f      	mov	r7, r1
 800e6e0:	4614      	mov	r4, r2
 800e6e2:	18d5      	adds	r5, r2, r3
 800e6e4:	42ac      	cmp	r4, r5
 800e6e6:	d101      	bne.n	800e6ec <__sfputs_r+0x12>
 800e6e8:	2000      	movs	r0, #0
 800e6ea:	e007      	b.n	800e6fc <__sfputs_r+0x22>
 800e6ec:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e6f0:	463a      	mov	r2, r7
 800e6f2:	4630      	mov	r0, r6
 800e6f4:	f7ff ffda 	bl	800e6ac <__sfputc_r>
 800e6f8:	1c43      	adds	r3, r0, #1
 800e6fa:	d1f3      	bne.n	800e6e4 <__sfputs_r+0xa>
 800e6fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800e700 <_vfiprintf_r>:
 800e700:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e704:	460d      	mov	r5, r1
 800e706:	b09d      	sub	sp, #116	@ 0x74
 800e708:	4614      	mov	r4, r2
 800e70a:	4698      	mov	r8, r3
 800e70c:	4606      	mov	r6, r0
 800e70e:	b118      	cbz	r0, 800e718 <_vfiprintf_r+0x18>
 800e710:	6a03      	ldr	r3, [r0, #32]
 800e712:	b90b      	cbnz	r3, 800e718 <_vfiprintf_r+0x18>
 800e714:	f7fe fa58 	bl	800cbc8 <__sinit>
 800e718:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e71a:	07d9      	lsls	r1, r3, #31
 800e71c:	d405      	bmi.n	800e72a <_vfiprintf_r+0x2a>
 800e71e:	89ab      	ldrh	r3, [r5, #12]
 800e720:	059a      	lsls	r2, r3, #22
 800e722:	d402      	bmi.n	800e72a <_vfiprintf_r+0x2a>
 800e724:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e726:	f7fe fb78 	bl	800ce1a <__retarget_lock_acquire_recursive>
 800e72a:	89ab      	ldrh	r3, [r5, #12]
 800e72c:	071b      	lsls	r3, r3, #28
 800e72e:	d501      	bpl.n	800e734 <_vfiprintf_r+0x34>
 800e730:	692b      	ldr	r3, [r5, #16]
 800e732:	b99b      	cbnz	r3, 800e75c <_vfiprintf_r+0x5c>
 800e734:	4629      	mov	r1, r5
 800e736:	4630      	mov	r0, r6
 800e738:	f000 f9f6 	bl	800eb28 <__swsetup_r>
 800e73c:	b170      	cbz	r0, 800e75c <_vfiprintf_r+0x5c>
 800e73e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e740:	07dc      	lsls	r4, r3, #31
 800e742:	d504      	bpl.n	800e74e <_vfiprintf_r+0x4e>
 800e744:	f04f 30ff 	mov.w	r0, #4294967295
 800e748:	b01d      	add	sp, #116	@ 0x74
 800e74a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e74e:	89ab      	ldrh	r3, [r5, #12]
 800e750:	0598      	lsls	r0, r3, #22
 800e752:	d4f7      	bmi.n	800e744 <_vfiprintf_r+0x44>
 800e754:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e756:	f7fe fb61 	bl	800ce1c <__retarget_lock_release_recursive>
 800e75a:	e7f3      	b.n	800e744 <_vfiprintf_r+0x44>
 800e75c:	2300      	movs	r3, #0
 800e75e:	9309      	str	r3, [sp, #36]	@ 0x24
 800e760:	2320      	movs	r3, #32
 800e762:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e766:	f8cd 800c 	str.w	r8, [sp, #12]
 800e76a:	2330      	movs	r3, #48	@ 0x30
 800e76c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800e91c <_vfiprintf_r+0x21c>
 800e770:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e774:	f04f 0901 	mov.w	r9, #1
 800e778:	4623      	mov	r3, r4
 800e77a:	469a      	mov	sl, r3
 800e77c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e780:	b10a      	cbz	r2, 800e786 <_vfiprintf_r+0x86>
 800e782:	2a25      	cmp	r2, #37	@ 0x25
 800e784:	d1f9      	bne.n	800e77a <_vfiprintf_r+0x7a>
 800e786:	ebba 0b04 	subs.w	fp, sl, r4
 800e78a:	d00b      	beq.n	800e7a4 <_vfiprintf_r+0xa4>
 800e78c:	465b      	mov	r3, fp
 800e78e:	4622      	mov	r2, r4
 800e790:	4629      	mov	r1, r5
 800e792:	4630      	mov	r0, r6
 800e794:	f7ff ffa1 	bl	800e6da <__sfputs_r>
 800e798:	3001      	adds	r0, #1
 800e79a:	f000 80a7 	beq.w	800e8ec <_vfiprintf_r+0x1ec>
 800e79e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e7a0:	445a      	add	r2, fp
 800e7a2:	9209      	str	r2, [sp, #36]	@ 0x24
 800e7a4:	f89a 3000 	ldrb.w	r3, [sl]
 800e7a8:	2b00      	cmp	r3, #0
 800e7aa:	f000 809f 	beq.w	800e8ec <_vfiprintf_r+0x1ec>
 800e7ae:	2300      	movs	r3, #0
 800e7b0:	f04f 32ff 	mov.w	r2, #4294967295
 800e7b4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e7b8:	f10a 0a01 	add.w	sl, sl, #1
 800e7bc:	9304      	str	r3, [sp, #16]
 800e7be:	9307      	str	r3, [sp, #28]
 800e7c0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800e7c4:	931a      	str	r3, [sp, #104]	@ 0x68
 800e7c6:	4654      	mov	r4, sl
 800e7c8:	2205      	movs	r2, #5
 800e7ca:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e7ce:	4853      	ldr	r0, [pc, #332]	@ (800e91c <_vfiprintf_r+0x21c>)
 800e7d0:	f7f1 fd16 	bl	8000200 <memchr>
 800e7d4:	9a04      	ldr	r2, [sp, #16]
 800e7d6:	b9d8      	cbnz	r0, 800e810 <_vfiprintf_r+0x110>
 800e7d8:	06d1      	lsls	r1, r2, #27
 800e7da:	bf44      	itt	mi
 800e7dc:	2320      	movmi	r3, #32
 800e7de:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e7e2:	0713      	lsls	r3, r2, #28
 800e7e4:	bf44      	itt	mi
 800e7e6:	232b      	movmi	r3, #43	@ 0x2b
 800e7e8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e7ec:	f89a 3000 	ldrb.w	r3, [sl]
 800e7f0:	2b2a      	cmp	r3, #42	@ 0x2a
 800e7f2:	d015      	beq.n	800e820 <_vfiprintf_r+0x120>
 800e7f4:	9a07      	ldr	r2, [sp, #28]
 800e7f6:	4654      	mov	r4, sl
 800e7f8:	2000      	movs	r0, #0
 800e7fa:	f04f 0c0a 	mov.w	ip, #10
 800e7fe:	4621      	mov	r1, r4
 800e800:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e804:	3b30      	subs	r3, #48	@ 0x30
 800e806:	2b09      	cmp	r3, #9
 800e808:	d94b      	bls.n	800e8a2 <_vfiprintf_r+0x1a2>
 800e80a:	b1b0      	cbz	r0, 800e83a <_vfiprintf_r+0x13a>
 800e80c:	9207      	str	r2, [sp, #28]
 800e80e:	e014      	b.n	800e83a <_vfiprintf_r+0x13a>
 800e810:	eba0 0308 	sub.w	r3, r0, r8
 800e814:	fa09 f303 	lsl.w	r3, r9, r3
 800e818:	4313      	orrs	r3, r2
 800e81a:	9304      	str	r3, [sp, #16]
 800e81c:	46a2      	mov	sl, r4
 800e81e:	e7d2      	b.n	800e7c6 <_vfiprintf_r+0xc6>
 800e820:	9b03      	ldr	r3, [sp, #12]
 800e822:	1d19      	adds	r1, r3, #4
 800e824:	681b      	ldr	r3, [r3, #0]
 800e826:	9103      	str	r1, [sp, #12]
 800e828:	2b00      	cmp	r3, #0
 800e82a:	bfbb      	ittet	lt
 800e82c:	425b      	neglt	r3, r3
 800e82e:	f042 0202 	orrlt.w	r2, r2, #2
 800e832:	9307      	strge	r3, [sp, #28]
 800e834:	9307      	strlt	r3, [sp, #28]
 800e836:	bfb8      	it	lt
 800e838:	9204      	strlt	r2, [sp, #16]
 800e83a:	7823      	ldrb	r3, [r4, #0]
 800e83c:	2b2e      	cmp	r3, #46	@ 0x2e
 800e83e:	d10a      	bne.n	800e856 <_vfiprintf_r+0x156>
 800e840:	7863      	ldrb	r3, [r4, #1]
 800e842:	2b2a      	cmp	r3, #42	@ 0x2a
 800e844:	d132      	bne.n	800e8ac <_vfiprintf_r+0x1ac>
 800e846:	9b03      	ldr	r3, [sp, #12]
 800e848:	1d1a      	adds	r2, r3, #4
 800e84a:	681b      	ldr	r3, [r3, #0]
 800e84c:	9203      	str	r2, [sp, #12]
 800e84e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800e852:	3402      	adds	r4, #2
 800e854:	9305      	str	r3, [sp, #20]
 800e856:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800e92c <_vfiprintf_r+0x22c>
 800e85a:	7821      	ldrb	r1, [r4, #0]
 800e85c:	2203      	movs	r2, #3
 800e85e:	4650      	mov	r0, sl
 800e860:	f7f1 fcce 	bl	8000200 <memchr>
 800e864:	b138      	cbz	r0, 800e876 <_vfiprintf_r+0x176>
 800e866:	9b04      	ldr	r3, [sp, #16]
 800e868:	eba0 000a 	sub.w	r0, r0, sl
 800e86c:	2240      	movs	r2, #64	@ 0x40
 800e86e:	4082      	lsls	r2, r0
 800e870:	4313      	orrs	r3, r2
 800e872:	3401      	adds	r4, #1
 800e874:	9304      	str	r3, [sp, #16]
 800e876:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e87a:	4829      	ldr	r0, [pc, #164]	@ (800e920 <_vfiprintf_r+0x220>)
 800e87c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800e880:	2206      	movs	r2, #6
 800e882:	f7f1 fcbd 	bl	8000200 <memchr>
 800e886:	2800      	cmp	r0, #0
 800e888:	d03f      	beq.n	800e90a <_vfiprintf_r+0x20a>
 800e88a:	4b26      	ldr	r3, [pc, #152]	@ (800e924 <_vfiprintf_r+0x224>)
 800e88c:	bb1b      	cbnz	r3, 800e8d6 <_vfiprintf_r+0x1d6>
 800e88e:	9b03      	ldr	r3, [sp, #12]
 800e890:	3307      	adds	r3, #7
 800e892:	f023 0307 	bic.w	r3, r3, #7
 800e896:	3308      	adds	r3, #8
 800e898:	9303      	str	r3, [sp, #12]
 800e89a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e89c:	443b      	add	r3, r7
 800e89e:	9309      	str	r3, [sp, #36]	@ 0x24
 800e8a0:	e76a      	b.n	800e778 <_vfiprintf_r+0x78>
 800e8a2:	fb0c 3202 	mla	r2, ip, r2, r3
 800e8a6:	460c      	mov	r4, r1
 800e8a8:	2001      	movs	r0, #1
 800e8aa:	e7a8      	b.n	800e7fe <_vfiprintf_r+0xfe>
 800e8ac:	2300      	movs	r3, #0
 800e8ae:	3401      	adds	r4, #1
 800e8b0:	9305      	str	r3, [sp, #20]
 800e8b2:	4619      	mov	r1, r3
 800e8b4:	f04f 0c0a 	mov.w	ip, #10
 800e8b8:	4620      	mov	r0, r4
 800e8ba:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e8be:	3a30      	subs	r2, #48	@ 0x30
 800e8c0:	2a09      	cmp	r2, #9
 800e8c2:	d903      	bls.n	800e8cc <_vfiprintf_r+0x1cc>
 800e8c4:	2b00      	cmp	r3, #0
 800e8c6:	d0c6      	beq.n	800e856 <_vfiprintf_r+0x156>
 800e8c8:	9105      	str	r1, [sp, #20]
 800e8ca:	e7c4      	b.n	800e856 <_vfiprintf_r+0x156>
 800e8cc:	fb0c 2101 	mla	r1, ip, r1, r2
 800e8d0:	4604      	mov	r4, r0
 800e8d2:	2301      	movs	r3, #1
 800e8d4:	e7f0      	b.n	800e8b8 <_vfiprintf_r+0x1b8>
 800e8d6:	ab03      	add	r3, sp, #12
 800e8d8:	9300      	str	r3, [sp, #0]
 800e8da:	462a      	mov	r2, r5
 800e8dc:	4b12      	ldr	r3, [pc, #72]	@ (800e928 <_vfiprintf_r+0x228>)
 800e8de:	a904      	add	r1, sp, #16
 800e8e0:	4630      	mov	r0, r6
 800e8e2:	f7fd fd2d 	bl	800c340 <_printf_float>
 800e8e6:	4607      	mov	r7, r0
 800e8e8:	1c78      	adds	r0, r7, #1
 800e8ea:	d1d6      	bne.n	800e89a <_vfiprintf_r+0x19a>
 800e8ec:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e8ee:	07d9      	lsls	r1, r3, #31
 800e8f0:	d405      	bmi.n	800e8fe <_vfiprintf_r+0x1fe>
 800e8f2:	89ab      	ldrh	r3, [r5, #12]
 800e8f4:	059a      	lsls	r2, r3, #22
 800e8f6:	d402      	bmi.n	800e8fe <_vfiprintf_r+0x1fe>
 800e8f8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e8fa:	f7fe fa8f 	bl	800ce1c <__retarget_lock_release_recursive>
 800e8fe:	89ab      	ldrh	r3, [r5, #12]
 800e900:	065b      	lsls	r3, r3, #25
 800e902:	f53f af1f 	bmi.w	800e744 <_vfiprintf_r+0x44>
 800e906:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e908:	e71e      	b.n	800e748 <_vfiprintf_r+0x48>
 800e90a:	ab03      	add	r3, sp, #12
 800e90c:	9300      	str	r3, [sp, #0]
 800e90e:	462a      	mov	r2, r5
 800e910:	4b05      	ldr	r3, [pc, #20]	@ (800e928 <_vfiprintf_r+0x228>)
 800e912:	a904      	add	r1, sp, #16
 800e914:	4630      	mov	r0, r6
 800e916:	f7fd ffab 	bl	800c870 <_printf_i>
 800e91a:	e7e4      	b.n	800e8e6 <_vfiprintf_r+0x1e6>
 800e91c:	08077eb8 	.word	0x08077eb8
 800e920:	08077ec2 	.word	0x08077ec2
 800e924:	0800c341 	.word	0x0800c341
 800e928:	0800e6db 	.word	0x0800e6db
 800e92c:	08077ebe 	.word	0x08077ebe

0800e930 <__sflush_r>:
 800e930:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800e934:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e938:	0716      	lsls	r6, r2, #28
 800e93a:	4605      	mov	r5, r0
 800e93c:	460c      	mov	r4, r1
 800e93e:	d454      	bmi.n	800e9ea <__sflush_r+0xba>
 800e940:	684b      	ldr	r3, [r1, #4]
 800e942:	2b00      	cmp	r3, #0
 800e944:	dc02      	bgt.n	800e94c <__sflush_r+0x1c>
 800e946:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800e948:	2b00      	cmp	r3, #0
 800e94a:	dd48      	ble.n	800e9de <__sflush_r+0xae>
 800e94c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800e94e:	2e00      	cmp	r6, #0
 800e950:	d045      	beq.n	800e9de <__sflush_r+0xae>
 800e952:	2300      	movs	r3, #0
 800e954:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800e958:	682f      	ldr	r7, [r5, #0]
 800e95a:	6a21      	ldr	r1, [r4, #32]
 800e95c:	602b      	str	r3, [r5, #0]
 800e95e:	d030      	beq.n	800e9c2 <__sflush_r+0x92>
 800e960:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800e962:	89a3      	ldrh	r3, [r4, #12]
 800e964:	0759      	lsls	r1, r3, #29
 800e966:	d505      	bpl.n	800e974 <__sflush_r+0x44>
 800e968:	6863      	ldr	r3, [r4, #4]
 800e96a:	1ad2      	subs	r2, r2, r3
 800e96c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800e96e:	b10b      	cbz	r3, 800e974 <__sflush_r+0x44>
 800e970:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800e972:	1ad2      	subs	r2, r2, r3
 800e974:	2300      	movs	r3, #0
 800e976:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800e978:	6a21      	ldr	r1, [r4, #32]
 800e97a:	4628      	mov	r0, r5
 800e97c:	47b0      	blx	r6
 800e97e:	1c43      	adds	r3, r0, #1
 800e980:	89a3      	ldrh	r3, [r4, #12]
 800e982:	d106      	bne.n	800e992 <__sflush_r+0x62>
 800e984:	6829      	ldr	r1, [r5, #0]
 800e986:	291d      	cmp	r1, #29
 800e988:	d82b      	bhi.n	800e9e2 <__sflush_r+0xb2>
 800e98a:	4a2a      	ldr	r2, [pc, #168]	@ (800ea34 <__sflush_r+0x104>)
 800e98c:	410a      	asrs	r2, r1
 800e98e:	07d6      	lsls	r6, r2, #31
 800e990:	d427      	bmi.n	800e9e2 <__sflush_r+0xb2>
 800e992:	2200      	movs	r2, #0
 800e994:	6062      	str	r2, [r4, #4]
 800e996:	04d9      	lsls	r1, r3, #19
 800e998:	6922      	ldr	r2, [r4, #16]
 800e99a:	6022      	str	r2, [r4, #0]
 800e99c:	d504      	bpl.n	800e9a8 <__sflush_r+0x78>
 800e99e:	1c42      	adds	r2, r0, #1
 800e9a0:	d101      	bne.n	800e9a6 <__sflush_r+0x76>
 800e9a2:	682b      	ldr	r3, [r5, #0]
 800e9a4:	b903      	cbnz	r3, 800e9a8 <__sflush_r+0x78>
 800e9a6:	6560      	str	r0, [r4, #84]	@ 0x54
 800e9a8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800e9aa:	602f      	str	r7, [r5, #0]
 800e9ac:	b1b9      	cbz	r1, 800e9de <__sflush_r+0xae>
 800e9ae:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e9b2:	4299      	cmp	r1, r3
 800e9b4:	d002      	beq.n	800e9bc <__sflush_r+0x8c>
 800e9b6:	4628      	mov	r0, r5
 800e9b8:	f7ff f89e 	bl	800daf8 <_free_r>
 800e9bc:	2300      	movs	r3, #0
 800e9be:	6363      	str	r3, [r4, #52]	@ 0x34
 800e9c0:	e00d      	b.n	800e9de <__sflush_r+0xae>
 800e9c2:	2301      	movs	r3, #1
 800e9c4:	4628      	mov	r0, r5
 800e9c6:	47b0      	blx	r6
 800e9c8:	4602      	mov	r2, r0
 800e9ca:	1c50      	adds	r0, r2, #1
 800e9cc:	d1c9      	bne.n	800e962 <__sflush_r+0x32>
 800e9ce:	682b      	ldr	r3, [r5, #0]
 800e9d0:	2b00      	cmp	r3, #0
 800e9d2:	d0c6      	beq.n	800e962 <__sflush_r+0x32>
 800e9d4:	2b1d      	cmp	r3, #29
 800e9d6:	d001      	beq.n	800e9dc <__sflush_r+0xac>
 800e9d8:	2b16      	cmp	r3, #22
 800e9da:	d11e      	bne.n	800ea1a <__sflush_r+0xea>
 800e9dc:	602f      	str	r7, [r5, #0]
 800e9de:	2000      	movs	r0, #0
 800e9e0:	e022      	b.n	800ea28 <__sflush_r+0xf8>
 800e9e2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e9e6:	b21b      	sxth	r3, r3
 800e9e8:	e01b      	b.n	800ea22 <__sflush_r+0xf2>
 800e9ea:	690f      	ldr	r7, [r1, #16]
 800e9ec:	2f00      	cmp	r7, #0
 800e9ee:	d0f6      	beq.n	800e9de <__sflush_r+0xae>
 800e9f0:	0793      	lsls	r3, r2, #30
 800e9f2:	680e      	ldr	r6, [r1, #0]
 800e9f4:	bf08      	it	eq
 800e9f6:	694b      	ldreq	r3, [r1, #20]
 800e9f8:	600f      	str	r7, [r1, #0]
 800e9fa:	bf18      	it	ne
 800e9fc:	2300      	movne	r3, #0
 800e9fe:	eba6 0807 	sub.w	r8, r6, r7
 800ea02:	608b      	str	r3, [r1, #8]
 800ea04:	f1b8 0f00 	cmp.w	r8, #0
 800ea08:	dde9      	ble.n	800e9de <__sflush_r+0xae>
 800ea0a:	6a21      	ldr	r1, [r4, #32]
 800ea0c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800ea0e:	4643      	mov	r3, r8
 800ea10:	463a      	mov	r2, r7
 800ea12:	4628      	mov	r0, r5
 800ea14:	47b0      	blx	r6
 800ea16:	2800      	cmp	r0, #0
 800ea18:	dc08      	bgt.n	800ea2c <__sflush_r+0xfc>
 800ea1a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ea1e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ea22:	81a3      	strh	r3, [r4, #12]
 800ea24:	f04f 30ff 	mov.w	r0, #4294967295
 800ea28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ea2c:	4407      	add	r7, r0
 800ea2e:	eba8 0800 	sub.w	r8, r8, r0
 800ea32:	e7e7      	b.n	800ea04 <__sflush_r+0xd4>
 800ea34:	dfbffffe 	.word	0xdfbffffe

0800ea38 <_fflush_r>:
 800ea38:	b538      	push	{r3, r4, r5, lr}
 800ea3a:	690b      	ldr	r3, [r1, #16]
 800ea3c:	4605      	mov	r5, r0
 800ea3e:	460c      	mov	r4, r1
 800ea40:	b913      	cbnz	r3, 800ea48 <_fflush_r+0x10>
 800ea42:	2500      	movs	r5, #0
 800ea44:	4628      	mov	r0, r5
 800ea46:	bd38      	pop	{r3, r4, r5, pc}
 800ea48:	b118      	cbz	r0, 800ea52 <_fflush_r+0x1a>
 800ea4a:	6a03      	ldr	r3, [r0, #32]
 800ea4c:	b90b      	cbnz	r3, 800ea52 <_fflush_r+0x1a>
 800ea4e:	f7fe f8bb 	bl	800cbc8 <__sinit>
 800ea52:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ea56:	2b00      	cmp	r3, #0
 800ea58:	d0f3      	beq.n	800ea42 <_fflush_r+0xa>
 800ea5a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800ea5c:	07d0      	lsls	r0, r2, #31
 800ea5e:	d404      	bmi.n	800ea6a <_fflush_r+0x32>
 800ea60:	0599      	lsls	r1, r3, #22
 800ea62:	d402      	bmi.n	800ea6a <_fflush_r+0x32>
 800ea64:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ea66:	f7fe f9d8 	bl	800ce1a <__retarget_lock_acquire_recursive>
 800ea6a:	4628      	mov	r0, r5
 800ea6c:	4621      	mov	r1, r4
 800ea6e:	f7ff ff5f 	bl	800e930 <__sflush_r>
 800ea72:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ea74:	07da      	lsls	r2, r3, #31
 800ea76:	4605      	mov	r5, r0
 800ea78:	d4e4      	bmi.n	800ea44 <_fflush_r+0xc>
 800ea7a:	89a3      	ldrh	r3, [r4, #12]
 800ea7c:	059b      	lsls	r3, r3, #22
 800ea7e:	d4e1      	bmi.n	800ea44 <_fflush_r+0xc>
 800ea80:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ea82:	f7fe f9cb 	bl	800ce1c <__retarget_lock_release_recursive>
 800ea86:	e7dd      	b.n	800ea44 <_fflush_r+0xc>

0800ea88 <fiprintf>:
 800ea88:	b40e      	push	{r1, r2, r3}
 800ea8a:	b503      	push	{r0, r1, lr}
 800ea8c:	4601      	mov	r1, r0
 800ea8e:	ab03      	add	r3, sp, #12
 800ea90:	4805      	ldr	r0, [pc, #20]	@ (800eaa8 <fiprintf+0x20>)
 800ea92:	f853 2b04 	ldr.w	r2, [r3], #4
 800ea96:	6800      	ldr	r0, [r0, #0]
 800ea98:	9301      	str	r3, [sp, #4]
 800ea9a:	f7ff fe31 	bl	800e700 <_vfiprintf_r>
 800ea9e:	b002      	add	sp, #8
 800eaa0:	f85d eb04 	ldr.w	lr, [sp], #4
 800eaa4:	b003      	add	sp, #12
 800eaa6:	4770      	bx	lr
 800eaa8:	200400c8 	.word	0x200400c8

0800eaac <__swbuf_r>:
 800eaac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800eaae:	460e      	mov	r6, r1
 800eab0:	4614      	mov	r4, r2
 800eab2:	4605      	mov	r5, r0
 800eab4:	b118      	cbz	r0, 800eabe <__swbuf_r+0x12>
 800eab6:	6a03      	ldr	r3, [r0, #32]
 800eab8:	b90b      	cbnz	r3, 800eabe <__swbuf_r+0x12>
 800eaba:	f7fe f885 	bl	800cbc8 <__sinit>
 800eabe:	69a3      	ldr	r3, [r4, #24]
 800eac0:	60a3      	str	r3, [r4, #8]
 800eac2:	89a3      	ldrh	r3, [r4, #12]
 800eac4:	071a      	lsls	r2, r3, #28
 800eac6:	d501      	bpl.n	800eacc <__swbuf_r+0x20>
 800eac8:	6923      	ldr	r3, [r4, #16]
 800eaca:	b943      	cbnz	r3, 800eade <__swbuf_r+0x32>
 800eacc:	4621      	mov	r1, r4
 800eace:	4628      	mov	r0, r5
 800ead0:	f000 f82a 	bl	800eb28 <__swsetup_r>
 800ead4:	b118      	cbz	r0, 800eade <__swbuf_r+0x32>
 800ead6:	f04f 37ff 	mov.w	r7, #4294967295
 800eada:	4638      	mov	r0, r7
 800eadc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800eade:	6823      	ldr	r3, [r4, #0]
 800eae0:	6922      	ldr	r2, [r4, #16]
 800eae2:	1a98      	subs	r0, r3, r2
 800eae4:	6963      	ldr	r3, [r4, #20]
 800eae6:	b2f6      	uxtb	r6, r6
 800eae8:	4283      	cmp	r3, r0
 800eaea:	4637      	mov	r7, r6
 800eaec:	dc05      	bgt.n	800eafa <__swbuf_r+0x4e>
 800eaee:	4621      	mov	r1, r4
 800eaf0:	4628      	mov	r0, r5
 800eaf2:	f7ff ffa1 	bl	800ea38 <_fflush_r>
 800eaf6:	2800      	cmp	r0, #0
 800eaf8:	d1ed      	bne.n	800ead6 <__swbuf_r+0x2a>
 800eafa:	68a3      	ldr	r3, [r4, #8]
 800eafc:	3b01      	subs	r3, #1
 800eafe:	60a3      	str	r3, [r4, #8]
 800eb00:	6823      	ldr	r3, [r4, #0]
 800eb02:	1c5a      	adds	r2, r3, #1
 800eb04:	6022      	str	r2, [r4, #0]
 800eb06:	701e      	strb	r6, [r3, #0]
 800eb08:	6962      	ldr	r2, [r4, #20]
 800eb0a:	1c43      	adds	r3, r0, #1
 800eb0c:	429a      	cmp	r2, r3
 800eb0e:	d004      	beq.n	800eb1a <__swbuf_r+0x6e>
 800eb10:	89a3      	ldrh	r3, [r4, #12]
 800eb12:	07db      	lsls	r3, r3, #31
 800eb14:	d5e1      	bpl.n	800eada <__swbuf_r+0x2e>
 800eb16:	2e0a      	cmp	r6, #10
 800eb18:	d1df      	bne.n	800eada <__swbuf_r+0x2e>
 800eb1a:	4621      	mov	r1, r4
 800eb1c:	4628      	mov	r0, r5
 800eb1e:	f7ff ff8b 	bl	800ea38 <_fflush_r>
 800eb22:	2800      	cmp	r0, #0
 800eb24:	d0d9      	beq.n	800eada <__swbuf_r+0x2e>
 800eb26:	e7d6      	b.n	800ead6 <__swbuf_r+0x2a>

0800eb28 <__swsetup_r>:
 800eb28:	b538      	push	{r3, r4, r5, lr}
 800eb2a:	4b29      	ldr	r3, [pc, #164]	@ (800ebd0 <__swsetup_r+0xa8>)
 800eb2c:	4605      	mov	r5, r0
 800eb2e:	6818      	ldr	r0, [r3, #0]
 800eb30:	460c      	mov	r4, r1
 800eb32:	b118      	cbz	r0, 800eb3c <__swsetup_r+0x14>
 800eb34:	6a03      	ldr	r3, [r0, #32]
 800eb36:	b90b      	cbnz	r3, 800eb3c <__swsetup_r+0x14>
 800eb38:	f7fe f846 	bl	800cbc8 <__sinit>
 800eb3c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800eb40:	0719      	lsls	r1, r3, #28
 800eb42:	d422      	bmi.n	800eb8a <__swsetup_r+0x62>
 800eb44:	06da      	lsls	r2, r3, #27
 800eb46:	d407      	bmi.n	800eb58 <__swsetup_r+0x30>
 800eb48:	2209      	movs	r2, #9
 800eb4a:	602a      	str	r2, [r5, #0]
 800eb4c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800eb50:	81a3      	strh	r3, [r4, #12]
 800eb52:	f04f 30ff 	mov.w	r0, #4294967295
 800eb56:	e033      	b.n	800ebc0 <__swsetup_r+0x98>
 800eb58:	0758      	lsls	r0, r3, #29
 800eb5a:	d512      	bpl.n	800eb82 <__swsetup_r+0x5a>
 800eb5c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800eb5e:	b141      	cbz	r1, 800eb72 <__swsetup_r+0x4a>
 800eb60:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800eb64:	4299      	cmp	r1, r3
 800eb66:	d002      	beq.n	800eb6e <__swsetup_r+0x46>
 800eb68:	4628      	mov	r0, r5
 800eb6a:	f7fe ffc5 	bl	800daf8 <_free_r>
 800eb6e:	2300      	movs	r3, #0
 800eb70:	6363      	str	r3, [r4, #52]	@ 0x34
 800eb72:	89a3      	ldrh	r3, [r4, #12]
 800eb74:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800eb78:	81a3      	strh	r3, [r4, #12]
 800eb7a:	2300      	movs	r3, #0
 800eb7c:	6063      	str	r3, [r4, #4]
 800eb7e:	6923      	ldr	r3, [r4, #16]
 800eb80:	6023      	str	r3, [r4, #0]
 800eb82:	89a3      	ldrh	r3, [r4, #12]
 800eb84:	f043 0308 	orr.w	r3, r3, #8
 800eb88:	81a3      	strh	r3, [r4, #12]
 800eb8a:	6923      	ldr	r3, [r4, #16]
 800eb8c:	b94b      	cbnz	r3, 800eba2 <__swsetup_r+0x7a>
 800eb8e:	89a3      	ldrh	r3, [r4, #12]
 800eb90:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800eb94:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800eb98:	d003      	beq.n	800eba2 <__swsetup_r+0x7a>
 800eb9a:	4621      	mov	r1, r4
 800eb9c:	4628      	mov	r0, r5
 800eb9e:	f000 f8df 	bl	800ed60 <__smakebuf_r>
 800eba2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800eba6:	f013 0201 	ands.w	r2, r3, #1
 800ebaa:	d00a      	beq.n	800ebc2 <__swsetup_r+0x9a>
 800ebac:	2200      	movs	r2, #0
 800ebae:	60a2      	str	r2, [r4, #8]
 800ebb0:	6962      	ldr	r2, [r4, #20]
 800ebb2:	4252      	negs	r2, r2
 800ebb4:	61a2      	str	r2, [r4, #24]
 800ebb6:	6922      	ldr	r2, [r4, #16]
 800ebb8:	b942      	cbnz	r2, 800ebcc <__swsetup_r+0xa4>
 800ebba:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800ebbe:	d1c5      	bne.n	800eb4c <__swsetup_r+0x24>
 800ebc0:	bd38      	pop	{r3, r4, r5, pc}
 800ebc2:	0799      	lsls	r1, r3, #30
 800ebc4:	bf58      	it	pl
 800ebc6:	6962      	ldrpl	r2, [r4, #20]
 800ebc8:	60a2      	str	r2, [r4, #8]
 800ebca:	e7f4      	b.n	800ebb6 <__swsetup_r+0x8e>
 800ebcc:	2000      	movs	r0, #0
 800ebce:	e7f7      	b.n	800ebc0 <__swsetup_r+0x98>
 800ebd0:	200400c8 	.word	0x200400c8

0800ebd4 <memmove>:
 800ebd4:	4288      	cmp	r0, r1
 800ebd6:	b510      	push	{r4, lr}
 800ebd8:	eb01 0402 	add.w	r4, r1, r2
 800ebdc:	d902      	bls.n	800ebe4 <memmove+0x10>
 800ebde:	4284      	cmp	r4, r0
 800ebe0:	4623      	mov	r3, r4
 800ebe2:	d807      	bhi.n	800ebf4 <memmove+0x20>
 800ebe4:	1e43      	subs	r3, r0, #1
 800ebe6:	42a1      	cmp	r1, r4
 800ebe8:	d008      	beq.n	800ebfc <memmove+0x28>
 800ebea:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ebee:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ebf2:	e7f8      	b.n	800ebe6 <memmove+0x12>
 800ebf4:	4402      	add	r2, r0
 800ebf6:	4601      	mov	r1, r0
 800ebf8:	428a      	cmp	r2, r1
 800ebfa:	d100      	bne.n	800ebfe <memmove+0x2a>
 800ebfc:	bd10      	pop	{r4, pc}
 800ebfe:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ec02:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ec06:	e7f7      	b.n	800ebf8 <memmove+0x24>

0800ec08 <_sbrk_r>:
 800ec08:	b538      	push	{r3, r4, r5, lr}
 800ec0a:	4d06      	ldr	r5, [pc, #24]	@ (800ec24 <_sbrk_r+0x1c>)
 800ec0c:	2300      	movs	r3, #0
 800ec0e:	4604      	mov	r4, r0
 800ec10:	4608      	mov	r0, r1
 800ec12:	602b      	str	r3, [r5, #0]
 800ec14:	f7f4 f87a 	bl	8002d0c <_sbrk>
 800ec18:	1c43      	adds	r3, r0, #1
 800ec1a:	d102      	bne.n	800ec22 <_sbrk_r+0x1a>
 800ec1c:	682b      	ldr	r3, [r5, #0]
 800ec1e:	b103      	cbz	r3, 800ec22 <_sbrk_r+0x1a>
 800ec20:	6023      	str	r3, [r4, #0]
 800ec22:	bd38      	pop	{r3, r4, r5, pc}
 800ec24:	20040ac0 	.word	0x20040ac0

0800ec28 <memcpy>:
 800ec28:	440a      	add	r2, r1
 800ec2a:	4291      	cmp	r1, r2
 800ec2c:	f100 33ff 	add.w	r3, r0, #4294967295
 800ec30:	d100      	bne.n	800ec34 <memcpy+0xc>
 800ec32:	4770      	bx	lr
 800ec34:	b510      	push	{r4, lr}
 800ec36:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ec3a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ec3e:	4291      	cmp	r1, r2
 800ec40:	d1f9      	bne.n	800ec36 <memcpy+0xe>
 800ec42:	bd10      	pop	{r4, pc}

0800ec44 <abort>:
 800ec44:	b508      	push	{r3, lr}
 800ec46:	2006      	movs	r0, #6
 800ec48:	f000 f8ee 	bl	800ee28 <raise>
 800ec4c:	2001      	movs	r0, #1
 800ec4e:	f7f3 ffe5 	bl	8002c1c <_exit>

0800ec52 <_calloc_r>:
 800ec52:	b570      	push	{r4, r5, r6, lr}
 800ec54:	fba1 5402 	umull	r5, r4, r1, r2
 800ec58:	b93c      	cbnz	r4, 800ec6a <_calloc_r+0x18>
 800ec5a:	4629      	mov	r1, r5
 800ec5c:	f7fe ffc0 	bl	800dbe0 <_malloc_r>
 800ec60:	4606      	mov	r6, r0
 800ec62:	b928      	cbnz	r0, 800ec70 <_calloc_r+0x1e>
 800ec64:	2600      	movs	r6, #0
 800ec66:	4630      	mov	r0, r6
 800ec68:	bd70      	pop	{r4, r5, r6, pc}
 800ec6a:	220c      	movs	r2, #12
 800ec6c:	6002      	str	r2, [r0, #0]
 800ec6e:	e7f9      	b.n	800ec64 <_calloc_r+0x12>
 800ec70:	462a      	mov	r2, r5
 800ec72:	4621      	mov	r1, r4
 800ec74:	f7fe f853 	bl	800cd1e <memset>
 800ec78:	e7f5      	b.n	800ec66 <_calloc_r+0x14>

0800ec7a <__ascii_mbtowc>:
 800ec7a:	b082      	sub	sp, #8
 800ec7c:	b901      	cbnz	r1, 800ec80 <__ascii_mbtowc+0x6>
 800ec7e:	a901      	add	r1, sp, #4
 800ec80:	b142      	cbz	r2, 800ec94 <__ascii_mbtowc+0x1a>
 800ec82:	b14b      	cbz	r3, 800ec98 <__ascii_mbtowc+0x1e>
 800ec84:	7813      	ldrb	r3, [r2, #0]
 800ec86:	600b      	str	r3, [r1, #0]
 800ec88:	7812      	ldrb	r2, [r2, #0]
 800ec8a:	1e10      	subs	r0, r2, #0
 800ec8c:	bf18      	it	ne
 800ec8e:	2001      	movne	r0, #1
 800ec90:	b002      	add	sp, #8
 800ec92:	4770      	bx	lr
 800ec94:	4610      	mov	r0, r2
 800ec96:	e7fb      	b.n	800ec90 <__ascii_mbtowc+0x16>
 800ec98:	f06f 0001 	mvn.w	r0, #1
 800ec9c:	e7f8      	b.n	800ec90 <__ascii_mbtowc+0x16>

0800ec9e <_realloc_r>:
 800ec9e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800eca2:	4680      	mov	r8, r0
 800eca4:	4615      	mov	r5, r2
 800eca6:	460c      	mov	r4, r1
 800eca8:	b921      	cbnz	r1, 800ecb4 <_realloc_r+0x16>
 800ecaa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ecae:	4611      	mov	r1, r2
 800ecb0:	f7fe bf96 	b.w	800dbe0 <_malloc_r>
 800ecb4:	b92a      	cbnz	r2, 800ecc2 <_realloc_r+0x24>
 800ecb6:	f7fe ff1f 	bl	800daf8 <_free_r>
 800ecba:	2400      	movs	r4, #0
 800ecbc:	4620      	mov	r0, r4
 800ecbe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ecc2:	f000 f8ef 	bl	800eea4 <_malloc_usable_size_r>
 800ecc6:	4285      	cmp	r5, r0
 800ecc8:	4606      	mov	r6, r0
 800ecca:	d802      	bhi.n	800ecd2 <_realloc_r+0x34>
 800eccc:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800ecd0:	d8f4      	bhi.n	800ecbc <_realloc_r+0x1e>
 800ecd2:	4629      	mov	r1, r5
 800ecd4:	4640      	mov	r0, r8
 800ecd6:	f7fe ff83 	bl	800dbe0 <_malloc_r>
 800ecda:	4607      	mov	r7, r0
 800ecdc:	2800      	cmp	r0, #0
 800ecde:	d0ec      	beq.n	800ecba <_realloc_r+0x1c>
 800ece0:	42b5      	cmp	r5, r6
 800ece2:	462a      	mov	r2, r5
 800ece4:	4621      	mov	r1, r4
 800ece6:	bf28      	it	cs
 800ece8:	4632      	movcs	r2, r6
 800ecea:	f7ff ff9d 	bl	800ec28 <memcpy>
 800ecee:	4621      	mov	r1, r4
 800ecf0:	4640      	mov	r0, r8
 800ecf2:	f7fe ff01 	bl	800daf8 <_free_r>
 800ecf6:	463c      	mov	r4, r7
 800ecf8:	e7e0      	b.n	800ecbc <_realloc_r+0x1e>

0800ecfa <__ascii_wctomb>:
 800ecfa:	4603      	mov	r3, r0
 800ecfc:	4608      	mov	r0, r1
 800ecfe:	b141      	cbz	r1, 800ed12 <__ascii_wctomb+0x18>
 800ed00:	2aff      	cmp	r2, #255	@ 0xff
 800ed02:	d904      	bls.n	800ed0e <__ascii_wctomb+0x14>
 800ed04:	228a      	movs	r2, #138	@ 0x8a
 800ed06:	601a      	str	r2, [r3, #0]
 800ed08:	f04f 30ff 	mov.w	r0, #4294967295
 800ed0c:	4770      	bx	lr
 800ed0e:	700a      	strb	r2, [r1, #0]
 800ed10:	2001      	movs	r0, #1
 800ed12:	4770      	bx	lr

0800ed14 <__swhatbuf_r>:
 800ed14:	b570      	push	{r4, r5, r6, lr}
 800ed16:	460c      	mov	r4, r1
 800ed18:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ed1c:	2900      	cmp	r1, #0
 800ed1e:	b096      	sub	sp, #88	@ 0x58
 800ed20:	4615      	mov	r5, r2
 800ed22:	461e      	mov	r6, r3
 800ed24:	da0d      	bge.n	800ed42 <__swhatbuf_r+0x2e>
 800ed26:	89a3      	ldrh	r3, [r4, #12]
 800ed28:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800ed2c:	f04f 0100 	mov.w	r1, #0
 800ed30:	bf14      	ite	ne
 800ed32:	2340      	movne	r3, #64	@ 0x40
 800ed34:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800ed38:	2000      	movs	r0, #0
 800ed3a:	6031      	str	r1, [r6, #0]
 800ed3c:	602b      	str	r3, [r5, #0]
 800ed3e:	b016      	add	sp, #88	@ 0x58
 800ed40:	bd70      	pop	{r4, r5, r6, pc}
 800ed42:	466a      	mov	r2, sp
 800ed44:	f000 f878 	bl	800ee38 <_fstat_r>
 800ed48:	2800      	cmp	r0, #0
 800ed4a:	dbec      	blt.n	800ed26 <__swhatbuf_r+0x12>
 800ed4c:	9901      	ldr	r1, [sp, #4]
 800ed4e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800ed52:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800ed56:	4259      	negs	r1, r3
 800ed58:	4159      	adcs	r1, r3
 800ed5a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800ed5e:	e7eb      	b.n	800ed38 <__swhatbuf_r+0x24>

0800ed60 <__smakebuf_r>:
 800ed60:	898b      	ldrh	r3, [r1, #12]
 800ed62:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ed64:	079d      	lsls	r5, r3, #30
 800ed66:	4606      	mov	r6, r0
 800ed68:	460c      	mov	r4, r1
 800ed6a:	d507      	bpl.n	800ed7c <__smakebuf_r+0x1c>
 800ed6c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800ed70:	6023      	str	r3, [r4, #0]
 800ed72:	6123      	str	r3, [r4, #16]
 800ed74:	2301      	movs	r3, #1
 800ed76:	6163      	str	r3, [r4, #20]
 800ed78:	b003      	add	sp, #12
 800ed7a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ed7c:	ab01      	add	r3, sp, #4
 800ed7e:	466a      	mov	r2, sp
 800ed80:	f7ff ffc8 	bl	800ed14 <__swhatbuf_r>
 800ed84:	9f00      	ldr	r7, [sp, #0]
 800ed86:	4605      	mov	r5, r0
 800ed88:	4639      	mov	r1, r7
 800ed8a:	4630      	mov	r0, r6
 800ed8c:	f7fe ff28 	bl	800dbe0 <_malloc_r>
 800ed90:	b948      	cbnz	r0, 800eda6 <__smakebuf_r+0x46>
 800ed92:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ed96:	059a      	lsls	r2, r3, #22
 800ed98:	d4ee      	bmi.n	800ed78 <__smakebuf_r+0x18>
 800ed9a:	f023 0303 	bic.w	r3, r3, #3
 800ed9e:	f043 0302 	orr.w	r3, r3, #2
 800eda2:	81a3      	strh	r3, [r4, #12]
 800eda4:	e7e2      	b.n	800ed6c <__smakebuf_r+0xc>
 800eda6:	89a3      	ldrh	r3, [r4, #12]
 800eda8:	6020      	str	r0, [r4, #0]
 800edaa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800edae:	81a3      	strh	r3, [r4, #12]
 800edb0:	9b01      	ldr	r3, [sp, #4]
 800edb2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800edb6:	b15b      	cbz	r3, 800edd0 <__smakebuf_r+0x70>
 800edb8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800edbc:	4630      	mov	r0, r6
 800edbe:	f000 f84d 	bl	800ee5c <_isatty_r>
 800edc2:	b128      	cbz	r0, 800edd0 <__smakebuf_r+0x70>
 800edc4:	89a3      	ldrh	r3, [r4, #12]
 800edc6:	f023 0303 	bic.w	r3, r3, #3
 800edca:	f043 0301 	orr.w	r3, r3, #1
 800edce:	81a3      	strh	r3, [r4, #12]
 800edd0:	89a3      	ldrh	r3, [r4, #12]
 800edd2:	431d      	orrs	r5, r3
 800edd4:	81a5      	strh	r5, [r4, #12]
 800edd6:	e7cf      	b.n	800ed78 <__smakebuf_r+0x18>

0800edd8 <_raise_r>:
 800edd8:	291f      	cmp	r1, #31
 800edda:	b538      	push	{r3, r4, r5, lr}
 800eddc:	4605      	mov	r5, r0
 800edde:	460c      	mov	r4, r1
 800ede0:	d904      	bls.n	800edec <_raise_r+0x14>
 800ede2:	2316      	movs	r3, #22
 800ede4:	6003      	str	r3, [r0, #0]
 800ede6:	f04f 30ff 	mov.w	r0, #4294967295
 800edea:	bd38      	pop	{r3, r4, r5, pc}
 800edec:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800edee:	b112      	cbz	r2, 800edf6 <_raise_r+0x1e>
 800edf0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800edf4:	b94b      	cbnz	r3, 800ee0a <_raise_r+0x32>
 800edf6:	4628      	mov	r0, r5
 800edf8:	f000 f852 	bl	800eea0 <_getpid_r>
 800edfc:	4622      	mov	r2, r4
 800edfe:	4601      	mov	r1, r0
 800ee00:	4628      	mov	r0, r5
 800ee02:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ee06:	f000 b839 	b.w	800ee7c <_kill_r>
 800ee0a:	2b01      	cmp	r3, #1
 800ee0c:	d00a      	beq.n	800ee24 <_raise_r+0x4c>
 800ee0e:	1c59      	adds	r1, r3, #1
 800ee10:	d103      	bne.n	800ee1a <_raise_r+0x42>
 800ee12:	2316      	movs	r3, #22
 800ee14:	6003      	str	r3, [r0, #0]
 800ee16:	2001      	movs	r0, #1
 800ee18:	e7e7      	b.n	800edea <_raise_r+0x12>
 800ee1a:	2100      	movs	r1, #0
 800ee1c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800ee20:	4620      	mov	r0, r4
 800ee22:	4798      	blx	r3
 800ee24:	2000      	movs	r0, #0
 800ee26:	e7e0      	b.n	800edea <_raise_r+0x12>

0800ee28 <raise>:
 800ee28:	4b02      	ldr	r3, [pc, #8]	@ (800ee34 <raise+0xc>)
 800ee2a:	4601      	mov	r1, r0
 800ee2c:	6818      	ldr	r0, [r3, #0]
 800ee2e:	f7ff bfd3 	b.w	800edd8 <_raise_r>
 800ee32:	bf00      	nop
 800ee34:	200400c8 	.word	0x200400c8

0800ee38 <_fstat_r>:
 800ee38:	b538      	push	{r3, r4, r5, lr}
 800ee3a:	4d07      	ldr	r5, [pc, #28]	@ (800ee58 <_fstat_r+0x20>)
 800ee3c:	2300      	movs	r3, #0
 800ee3e:	4604      	mov	r4, r0
 800ee40:	4608      	mov	r0, r1
 800ee42:	4611      	mov	r1, r2
 800ee44:	602b      	str	r3, [r5, #0]
 800ee46:	f7f3 ff39 	bl	8002cbc <_fstat>
 800ee4a:	1c43      	adds	r3, r0, #1
 800ee4c:	d102      	bne.n	800ee54 <_fstat_r+0x1c>
 800ee4e:	682b      	ldr	r3, [r5, #0]
 800ee50:	b103      	cbz	r3, 800ee54 <_fstat_r+0x1c>
 800ee52:	6023      	str	r3, [r4, #0]
 800ee54:	bd38      	pop	{r3, r4, r5, pc}
 800ee56:	bf00      	nop
 800ee58:	20040ac0 	.word	0x20040ac0

0800ee5c <_isatty_r>:
 800ee5c:	b538      	push	{r3, r4, r5, lr}
 800ee5e:	4d06      	ldr	r5, [pc, #24]	@ (800ee78 <_isatty_r+0x1c>)
 800ee60:	2300      	movs	r3, #0
 800ee62:	4604      	mov	r4, r0
 800ee64:	4608      	mov	r0, r1
 800ee66:	602b      	str	r3, [r5, #0]
 800ee68:	f7f3 ff38 	bl	8002cdc <_isatty>
 800ee6c:	1c43      	adds	r3, r0, #1
 800ee6e:	d102      	bne.n	800ee76 <_isatty_r+0x1a>
 800ee70:	682b      	ldr	r3, [r5, #0]
 800ee72:	b103      	cbz	r3, 800ee76 <_isatty_r+0x1a>
 800ee74:	6023      	str	r3, [r4, #0]
 800ee76:	bd38      	pop	{r3, r4, r5, pc}
 800ee78:	20040ac0 	.word	0x20040ac0

0800ee7c <_kill_r>:
 800ee7c:	b538      	push	{r3, r4, r5, lr}
 800ee7e:	4d07      	ldr	r5, [pc, #28]	@ (800ee9c <_kill_r+0x20>)
 800ee80:	2300      	movs	r3, #0
 800ee82:	4604      	mov	r4, r0
 800ee84:	4608      	mov	r0, r1
 800ee86:	4611      	mov	r1, r2
 800ee88:	602b      	str	r3, [r5, #0]
 800ee8a:	f7f3 feb7 	bl	8002bfc <_kill>
 800ee8e:	1c43      	adds	r3, r0, #1
 800ee90:	d102      	bne.n	800ee98 <_kill_r+0x1c>
 800ee92:	682b      	ldr	r3, [r5, #0]
 800ee94:	b103      	cbz	r3, 800ee98 <_kill_r+0x1c>
 800ee96:	6023      	str	r3, [r4, #0]
 800ee98:	bd38      	pop	{r3, r4, r5, pc}
 800ee9a:	bf00      	nop
 800ee9c:	20040ac0 	.word	0x20040ac0

0800eea0 <_getpid_r>:
 800eea0:	f7f3 bea4 	b.w	8002bec <_getpid>

0800eea4 <_malloc_usable_size_r>:
 800eea4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800eea8:	1f18      	subs	r0, r3, #4
 800eeaa:	2b00      	cmp	r3, #0
 800eeac:	bfbc      	itt	lt
 800eeae:	580b      	ldrlt	r3, [r1, r0]
 800eeb0:	18c0      	addlt	r0, r0, r3
 800eeb2:	4770      	bx	lr

0800eeb4 <_init>:
 800eeb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800eeb6:	bf00      	nop
 800eeb8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800eeba:	bc08      	pop	{r3}
 800eebc:	469e      	mov	lr, r3
 800eebe:	4770      	bx	lr

0800eec0 <_fini>:
 800eec0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800eec2:	bf00      	nop
 800eec4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800eec6:	bc08      	pop	{r3}
 800eec8:	469e      	mov	lr, r3
 800eeca:	4770      	bx	lr
