vendor_name = ModelSim
source_file = 1, C:/Users/henri/OneDrive/햞ea de Trabalho/CD/Processador-digital/unidadeDeControle.vhd
source_file = 1, C:/Users/henri/OneDrive/햞ea de Trabalho/CD/Processador-digital/somador.vhd
source_file = 1, C:/Users/henri/OneDrive/햞ea de Trabalho/CD/Processador-digital/registrador16bits.vhd
source_file = 1, C:/Users/henri/OneDrive/햞ea de Trabalho/CD/Processador-digital/regEstados4bits.vhd
source_file = 1, C:/Users/henri/OneDrive/햞ea de Trabalho/CD/Processador-digital/reg8bits.vhd
source_file = 1, C:/Users/henri/OneDrive/햞ea de Trabalho/CD/Processador-digital/reg4bits.vhd
source_file = 1, C:/Users/henri/OneDrive/햞ea de Trabalho/CD/Processador-digital/reg16bits.vhd
source_file = 1, C:/Users/henri/OneDrive/햞ea de Trabalho/CD/Processador-digital/ram256x16.vhd
source_file = 1, C:/Users/henri/OneDrive/햞ea de Trabalho/CD/Processador-digital/processador.vhd
source_file = 1, C:/Users/henri/OneDrive/햞ea de Trabalho/CD/Processador-digital/mux3x1_16bits.vhd
source_file = 1, C:/Users/henri/OneDrive/햞ea de Trabalho/CD/Processador-digital/mux3x1.vhd
source_file = 1, C:/Users/henri/OneDrive/햞ea de Trabalho/CD/Processador-digital/mux2x1De4bits.vhd
source_file = 1, C:/Users/henri/OneDrive/햞ea de Trabalho/CD/Processador-digital/mux2x1.vhd
source_file = 1, C:/Users/henri/OneDrive/햞ea de Trabalho/CD/Processador-digital/memoriaDeInst.vhd
source_file = 1, C:/Users/henri/OneDrive/햞ea de Trabalho/CD/Processador-digital/logicaCombinacional.vhd
source_file = 1, C:/Users/henri/OneDrive/햞ea de Trabalho/CD/Processador-digital/half_adder.vhd
source_file = 1, C:/Users/henri/OneDrive/햞ea de Trabalho/CD/Processador-digital/full_adder.vhd
source_file = 1, C:/Users/henri/OneDrive/햞ea de Trabalho/CD/Processador-digital/flipFlopD.vhd
source_file = 1, C:/Users/henri/OneDrive/햞ea de Trabalho/CD/Processador-digital/extensorAL.vhd
source_file = 1, C:/Users/henri/OneDrive/햞ea de Trabalho/CD/Processador-digital/deslocador8bits.vhd
source_file = 1, C:/Users/henri/OneDrive/햞ea de Trabalho/CD/Processador-digital/deslocador4bits.vhd
source_file = 1, C:/Users/henri/OneDrive/햞ea de Trabalho/CD/Processador-digital/deslocador2bits.vhd
source_file = 1, C:/Users/henri/OneDrive/햞ea de Trabalho/CD/Processador-digital/deslocador1bit.vhd
source_file = 1, C:/Users/henri/OneDrive/햞ea de Trabalho/CD/Processador-digital/decodificador4X16.vhd
source_file = 1, C:/Users/henri/OneDrive/햞ea de Trabalho/CD/Processador-digital/datapath.vhd
source_file = 1, C:/Users/henri/OneDrive/햞ea de Trabalho/CD/Processador-digital/contadorDePrograma.vhd
source_file = 1, C:/Users/henri/OneDrive/햞ea de Trabalho/CD/Processador-digital/compZero.vhd
source_file = 1, C:/Users/henri/OneDrive/햞ea de Trabalho/CD/Processador-digital/circuito_deslocador.vhd
source_file = 1, C:/Users/henri/OneDrive/햞ea de Trabalho/CD/Processador-digital/cinext.vhd
source_file = 1, C:/Users/henri/OneDrive/햞ea de Trabalho/CD/Processador-digital/buffer3Estados.vhd
source_file = 1, C:/Users/henri/OneDrive/햞ea de Trabalho/CD/Processador-digital/blocoDeControle.vhd
source_file = 1, C:/Users/henri/OneDrive/햞ea de Trabalho/CD/Processador-digital/barrelShifter.vhd
source_file = 1, C:/Users/henri/OneDrive/햞ea de Trabalho/CD/Processador-digital/ALU.vhd
source_file = 1, C:/Users/henri/OneDrive/햞ea de Trabalho/CD/Processador-digital/abext.vhd
source_file = 1, C:/Users/henri/OneDrive/햞ea de Trabalho/CD/Processador-digital/Waveform.vwf
source_file = 1, C:/Users/henri/OneDrive/햞ea de Trabalho/CD/Processador-digital/db/processador.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/henri/OneDrive/햞ea de Trabalho/CD/Processador-digital/bancoregistradores.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/henri/OneDrive/햞ea de Trabalho/CD/Processador-digital/db/altsyncram_j7i1.tdf
design_name = processador
instance = comp, \ram|memory_rtl_0_bypass[21] , ram|memory_rtl_0_bypass[21], processador, 1
instance = comp, \ram|memory_rtl_0_bypass[26] , ram|memory_rtl_0_bypass[26], processador, 1
instance = comp, \dataP|bregs|gen_regs:14:reg|ffd1|Q , dataP|bregs|\gen_regs:14:reg|ffd1|Q, processador, 1
instance = comp, \uniC|BC|LC|n~9 , uniC|BC|LC|n~9, processador, 1
instance = comp, \dataP|bregs|gen_regs:14:reg|ffd3|Q , dataP|bregs|\gen_regs:14:reg|ffd3|Q, processador, 1
instance = comp, \dataP|bregs|gen_regs:13:reg|ffd4|Q , dataP|bregs|\gen_regs:13:reg|ffd4|Q, processador, 1
instance = comp, \dataP|bregs|gen_regs:15:reg|ffd5|Q , dataP|bregs|\gen_regs:15:reg|ffd5|Q, processador, 1
instance = comp, \uniC|BC|LC|n~10 , uniC|BC|LC|n~10, processador, 1
instance = comp, \dataP|bregs|Rp_data[6]~29 , dataP|bregs|Rp_data[6]~29, processador, 1
instance = comp, \dataP|bregs|Rp_data[6]~30 , dataP|bregs|Rp_data[6]~30, processador, 1
instance = comp, \dataP|bregs|gen_regs:13:reg|ffd7|Q , dataP|bregs|\gen_regs:13:reg|ffd7|Q, processador, 1
instance = comp, \uniC|BC|LC|n~11 , uniC|BC|LC|n~11, processador, 1
instance = comp, \dataP|bregs|gen_regs:15:reg|ffd10|Q , dataP|bregs|\gen_regs:15:reg|ffd10|Q, processador, 1
instance = comp, \dataP|bregs|gen_regs:13:reg|ffd14|Q , dataP|bregs|\gen_regs:13:reg|ffd14|Q, processador, 1
instance = comp, \dataP|bregs|gen_regs:13:reg|ffd15|Q , dataP|bregs|\gen_regs:13:reg|ffd15|Q, processador, 1
instance = comp, \dataP|bregs|gen_regs:12:reg|ffd15|Q , dataP|bregs|\gen_regs:12:reg|ffd15|Q, processador, 1
instance = comp, \uniC|contP|Add1~0 , uniC|contP|Add1~0, processador, 1
instance = comp, \uniC|contP|Add2~1 , uniC|contP|Add2~1, processador, 1
instance = comp, \uniC|contP|Add1~2 , uniC|contP|Add1~2, processador, 1
instance = comp, \dataP|al|bs|d8|m5|d~0 , dataP|al|bs|d8|m5|d~0, processador, 1
instance = comp, \dataP|al|sum|fa0|ha2|s~0 , dataP|al|sum|fa0|ha2|s~0, processador, 1
instance = comp, \dataP|mux3x1|S[1]~3 , dataP|mux3x1|S[1]~3, processador, 1
instance = comp, \dataP|al|sum|fa2|co~0 , dataP|al|sum|fa2|co~0, processador, 1
instance = comp, \dataP|al|sum|fa3|co~0 , dataP|al|sum|fa3|co~0, processador, 1
instance = comp, \dataP|bregs|Rq_data[4]~12 , dataP|bregs|Rq_data[4]~12, processador, 1
instance = comp, \dataP|bregs|Rq_data[4]~13 , dataP|bregs|Rq_data[4]~13, processador, 1
instance = comp, \dataP|al|sum|fa4|co~0 , dataP|al|sum|fa4|co~0, processador, 1
instance = comp, \dataP|al|ext|ab5|ib~0 , dataP|al|ext|ab5|ib~0, processador, 1
instance = comp, \dataP|bregs|Rq_data[7]~18 , dataP|bregs|Rq_data[7]~18, processador, 1
instance = comp, \dataP|bregs|Rq_data[10]~24 , dataP|bregs|Rq_data[10]~24, processador, 1
instance = comp, \dataP|bregs|Rq_data[10]~25 , dataP|bregs|Rq_data[10]~25, processador, 1
instance = comp, \dataP|al|ext|ab10|ib~0 , dataP|al|ext|ab10|ib~0, processador, 1
instance = comp, \dataP|al|sum|fa10|co~0 , dataP|al|sum|fa10|co~0, processador, 1
instance = comp, \dataP|bregs|Rq_data[11]~26 , dataP|bregs|Rq_data[11]~26, processador, 1
instance = comp, \dataP|al|sum|fa12|co~0 , dataP|al|sum|fa12|co~0, processador, 1
instance = comp, \dataP|bregs|Rq_data[13]~30 , dataP|bregs|Rq_data[13]~30, processador, 1
instance = comp, \dataP|al|sum|fa13|co~0 , dataP|al|sum|fa13|co~0, processador, 1
instance = comp, \dataP|bregs|Rq_data[14]~32 , dataP|bregs|Rq_data[14]~32, processador, 1
instance = comp, \dataP|bregs|Rq_data[14]~33 , dataP|bregs|Rq_data[14]~33, processador, 1
instance = comp, \dataP|al|ext|ab14|ib~0 , dataP|al|ext|ab14|ib~0, processador, 1
instance = comp, \dataP|al|sum|fa14|co~0 , dataP|al|sum|fa14|co~0, processador, 1
instance = comp, \dataP|bregs|Rq_data[15]~34 , dataP|bregs|Rq_data[15]~34, processador, 1
instance = comp, \dataP|bregs|Rq_data[15]~35 , dataP|bregs|Rq_data[15]~35, processador, 1
instance = comp, \dataP|al|ext|ab15|ib~0 , dataP|al|ext|ab15|ib~0, processador, 1
instance = comp, \dataP|al|mux|d[1]~10 , dataP|al|mux|d[1]~10, processador, 1
instance = comp, \dataP|bregs|gen_regs:14:reg|ffd3|Q~feeder , dataP|bregs|\gen_regs:14:reg|ffd3|Q~feeder, processador, 1
instance = comp, \dataP|bregs|gen_regs:13:reg|ffd4|Q~feeder , dataP|bregs|\gen_regs:13:reg|ffd4|Q~feeder, processador, 1
instance = comp, \clk~I , clk, processador, 1
instance = comp, \clk~clkctrl , clk~clkctrl, processador, 1
instance = comp, \uniC|contP|Add2~0 , uniC|contP|Add2~0, processador, 1
instance = comp, \uniC|contP|Add2~2 , uniC|contP|Add2~2, processador, 1
instance = comp, \uniC|contP|count_out~6 , uniC|contP|count_out~6, processador, 1
instance = comp, \uniC|BC|LC|n~14 , uniC|BC|LC|n~14, processador, 1
instance = comp, \dataP|mux3x1|process_0~0 , dataP|mux3x1|process_0~0, processador, 1
instance = comp, \uniC|BC|LC|D_rd~0 , uniC|BC|LC|D_rd~0, processador, 1
instance = comp, \uniC|BC|LC|RF_Rq_addr_ld~1 , uniC|BC|LC|RF_Rq_addr_ld~1, processador, 1
instance = comp, \uniC|BC|LC|RF_Rq_rd , uniC|BC|LC|RF_Rq_rd, processador, 1
instance = comp, \uniC|BC|LC|RF_Rq_addr_ld~0 , uniC|BC|LC|RF_Rq_addr_ld~0, processador, 1
instance = comp, \dataP|al|ext|ab1|ib~0 , dataP|al|ext|ab1|ib~0, processador, 1
instance = comp, \memoI|Mux3~0 , memoI|Mux3~0, processador, 1
instance = comp, \memoI|new_s[1] , memoI|new_s[1], processador, 1
instance = comp, \uniC|IR|new_s[1] , uniC|IR|new_s[1], processador, 1
instance = comp, \uniC|BC|mx4b2|d[1]~1 , uniC|BC|mx4b2|d[1]~1, processador, 1
instance = comp, \uniC|BC|reg2|new_s[1] , uniC|BC|reg2|new_s[1], processador, 1
instance = comp, \dataP|bregs|Rq_data[10]~0 , dataP|bregs|Rq_data[10]~0, processador, 1
instance = comp, \uniC|BC|LC|RF_s1~0 , uniC|BC|LC|RF_s1~0, processador, 1
instance = comp, \dataP|mux3x1|S[0]~0 , dataP|mux3x1|S[0]~0, processador, 1
instance = comp, \dataP|al|bs|d1|m16|process_0~0 , dataP|al|bs|d1|m16|process_0~0, processador, 1
instance = comp, \dataP|al|ext|ab2|ib~0 , dataP|al|ext|ab2|ib~0, processador, 1
instance = comp, \dataP|al|sum|fa1|co~0 , dataP|al|sum|fa1|co~0, processador, 1
instance = comp, \dataP|al|bs|d4|m5|d~6 , dataP|al|bs|d4|m5|d~6, processador, 1
instance = comp, \memoI|Mux5~0 , memoI|Mux5~0, processador, 1
instance = comp, \memoI|new_s[0] , memoI|new_s[0], processador, 1
instance = comp, \uniC|IR|new_s[0] , uniC|IR|new_s[0], processador, 1
instance = comp, \uniC|BC|mx4b2|d[0]~0 , uniC|BC|mx4b2|d[0]~0, processador, 1
instance = comp, \uniC|BC|reg2|new_s[0] , uniC|BC|reg2|new_s[0], processador, 1
instance = comp, \dataP|bregs|Rq_data[10]~1 , dataP|bregs|Rq_data[10]~1, processador, 1
instance = comp, \uniC|BC|mx4b1|d[1]~0 , uniC|BC|mx4b1|d[1]~0, processador, 1
instance = comp, \uniC|BC|mx4b1|d[1]~2 , uniC|BC|mx4b1|d[1]~2, processador, 1
instance = comp, \uniC|BC|reg1|new_s[1] , uniC|BC|reg1|new_s[1], processador, 1
instance = comp, \uniC|contP|Add1~1 , uniC|contP|Add1~1, processador, 1
instance = comp, \uniC|contP|Add0~0 , uniC|contP|Add0~0, processador, 1
instance = comp, \uniC|contP|count_out~4 , uniC|contP|count_out~4, processador, 1
instance = comp, \uniC|contP|count_out~5 , uniC|contP|count_out~5, processador, 1
instance = comp, \uniC|contP|count_out[2] , uniC|contP|count_out[2], processador, 1
instance = comp, \memoI|Mux0~1 , memoI|Mux0~1, processador, 1
instance = comp, \memoI|new_s[8] , memoI|new_s[8], processador, 1
instance = comp, \uniC|IR|new_s[8] , uniC|IR|new_s[8], processador, 1
instance = comp, \uniC|BC|mx4b1|d[0]~1 , uniC|BC|mx4b1|d[0]~1, processador, 1
instance = comp, \uniC|BC|reg1|new_s[0]~feeder , uniC|BC|reg1|new_s[0]~feeder, processador, 1
instance = comp, \uniC|BC|reg1|new_s[0] , uniC|BC|reg1|new_s[0], processador, 1
instance = comp, \dataP|bregs|Rp_data[3]~21 , dataP|bregs|Rp_data[3]~21, processador, 1
instance = comp, \dataP|bregs|Rp_data[3]~22 , dataP|bregs|Rp_data[3]~22, processador, 1
instance = comp, \dataP|bregs|Rp_data[11]~14 , dataP|bregs|Rp_data[11]~14, processador, 1
instance = comp, \dataP|bregs|Rp_data[3]~23 , dataP|bregs|Rp_data[3]~23, processador, 1
instance = comp, \dataP|bregs|Rp_data[3]~24 , dataP|bregs|Rp_data[3]~24, processador, 1
instance = comp, \ram|memory_rtl_0_bypass[16]~feeder , ram|memory_rtl_0_bypass[16]~feeder, processador, 1
instance = comp, \ram|memory_rtl_0_bypass[16] , ram|memory_rtl_0_bypass[16], processador, 1
instance = comp, \uniC|BC|LC|D_addr_ld~0 , uniC|BC|LC|D_addr_ld~0, processador, 1
instance = comp, \uniC|BC|LC|D_addr_ld~0_wirecell , uniC|BC|LC|D_addr_ld~0_wirecell, processador, 1
instance = comp, \uniC|BC|reg3|new_s[0] , uniC|BC|reg3|new_s[0], processador, 1
instance = comp, \uniC|BC|reg3|new_s[1]~feeder , uniC|BC|reg3|new_s[1]~feeder, processador, 1
instance = comp, \uniC|BC|reg3|new_s[1] , uniC|BC|reg3|new_s[1], processador, 1
instance = comp, \~GND , ~GND, processador, 1
instance = comp, \uniC|BC|reg3|new_s[5]~feeder , uniC|BC|reg3|new_s[5]~feeder, processador, 1
instance = comp, \uniC|BC|reg3|new_s[5] , uniC|BC|reg3|new_s[5], processador, 1
instance = comp, \uniC|BC|LC|s0_RF_W_addr~0 , uniC|BC|LC|s0_RF_W_addr~0, processador, 1
instance = comp, \uniC|BC|mx4b0|d[0]~0 , uniC|BC|mx4b0|d[0]~0, processador, 1
instance = comp, \uniC|BC|LC|RF_W_wr , uniC|BC|LC|RF_W_wr, processador, 1
instance = comp, \uniC|BC|reg0|new_s[0] , uniC|BC|reg0|new_s[0], processador, 1
instance = comp, \uniC|BC|reg0|new_s[1] , uniC|BC|reg0|new_s[1], processador, 1
instance = comp, \dataP|bregs|decEsc|Mux1~1 , dataP|bregs|decEsc|Mux1~1, processador, 1
instance = comp, \dataP|bregs|gen_regs:15:reg|ffd1|Q , dataP|bregs|\gen_regs:15:reg|ffd1|Q, processador, 1
instance = comp, \dataP|bregs|Rp_data[1]~15 , dataP|bregs|Rp_data[1]~15, processador, 1
instance = comp, \dataP|bregs|decEsc|Mux2~0 , dataP|bregs|decEsc|Mux2~0, processador, 1
instance = comp, \dataP|bregs|gen_regs:13:reg|ffd1|Q , dataP|bregs|\gen_regs:13:reg|ffd1|Q, processador, 1
instance = comp, \dataP|bregs|Rp_data[1]~16 , dataP|bregs|Rp_data[1]~16, processador, 1
instance = comp, \dataP|bregs|Rp_data[1]~17 , dataP|bregs|Rp_data[1]~17, processador, 1
instance = comp, \dataP|bregs|Rp_data[1]~58 , dataP|bregs|Rp_data[1]~58, processador, 1
instance = comp, \dataP|bregs|gen_regs:12:reg|ffd2|Q~feeder , dataP|bregs|\gen_regs:12:reg|ffd2|Q~feeder, processador, 1
instance = comp, \dataP|bregs|decEsc|Mux3~0 , dataP|bregs|decEsc|Mux3~0, processador, 1
instance = comp, \dataP|bregs|gen_regs:12:reg|ffd2|Q , dataP|bregs|\gen_regs:12:reg|ffd2|Q, processador, 1
instance = comp, \dataP|bregs|decEsc|Mux1~0 , dataP|bregs|decEsc|Mux1~0, processador, 1
instance = comp, \dataP|bregs|gen_regs:14:reg|ffd2|Q , dataP|bregs|\gen_regs:14:reg|ffd2|Q, processador, 1
instance = comp, \dataP|bregs|Rp_data[2]~18 , dataP|bregs|Rp_data[2]~18, processador, 1
instance = comp, \dataP|bregs|Rp_data[2]~19 , dataP|bregs|Rp_data[2]~19, processador, 1
instance = comp, \dataP|bregs|Rp_data[11]~10 , dataP|bregs|Rp_data[11]~10, processador, 1
instance = comp, \dataP|bregs|Rp_data[2]~20 , dataP|bregs|Rp_data[2]~20, processador, 1
instance = comp, \dataP|bregs|Rp_data[2]~59 , dataP|bregs|Rp_data[2]~59, processador, 1
instance = comp, \ram|memory_rtl_0_bypass[17] , ram|memory_rtl_0_bypass[17], processador, 1
instance = comp, \uniC|BC|LC|D_wr , uniC|BC|LC|D_wr, processador, 1
instance = comp, \ram|memory_rtl_0_bypass[0] , ram|memory_rtl_0_bypass[0], processador, 1
instance = comp, \ram|memory_rtl_0_bypass[11] , ram|memory_rtl_0_bypass[11], processador, 1
instance = comp, \ram|memory_rtl_0_bypass[1] , ram|memory_rtl_0_bypass[1], processador, 1
instance = comp, \ram|memory_rtl_0_bypass[3] , ram|memory_rtl_0_bypass[3], processador, 1
instance = comp, \ram|memory~25 , ram|memory~25, processador, 1
instance = comp, \ram|memory~26 , ram|memory~26, processador, 1
instance = comp, \ram|memory_rtl_0_bypass[18] , ram|memory_rtl_0_bypass[18], processador, 1
instance = comp, \ram|memory_rtl_0_bypass[19] , ram|memory_rtl_0_bypass[19], processador, 1
instance = comp, \dataP|bregs|gen_regs:14:reg|ffd7|Q , dataP|bregs|\gen_regs:14:reg|ffd7|Q, processador, 1
instance = comp, \dataP|bregs|Rq_data[7]~19 , dataP|bregs|Rq_data[7]~19, processador, 1
instance = comp, \dataP|al|ext|ab7|ib~0 , dataP|al|ext|ab7|ib~0, processador, 1
instance = comp, \dataP|al|bs|d4|m9|d~1 , dataP|al|bs|d4|m9|d~1, processador, 1
instance = comp, \ram|memory_rtl_0_bypass[22]~feeder , ram|memory_rtl_0_bypass[22]~feeder, processador, 1
instance = comp, \ram|memory_rtl_0_bypass[22] , ram|memory_rtl_0_bypass[22], processador, 1
instance = comp, \ram|memory_rtl_0_bypass[23] , ram|memory_rtl_0_bypass[23], processador, 1
instance = comp, \ram|memory_rtl_0_bypass[24] , ram|memory_rtl_0_bypass[24], processador, 1
instance = comp, \ram|memory_rtl_0_bypass[25] , ram|memory_rtl_0_bypass[25], processador, 1
instance = comp, \dataP|bregs|Rp_data[13]~64 , dataP|bregs|Rp_data[13]~64, processador, 1
instance = comp, \dataP|bregs|Rp_data[14]~65 , dataP|bregs|Rp_data[14]~65, processador, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a0 , ram|memory_rtl_0|auto_generated|ram_block1a0, processador, 1
instance = comp, \ram|memory_rtl_0_bypass[28] , ram|memory_rtl_0_bypass[28], processador, 1
instance = comp, \ram|memory~42 , ram|memory~42, processador, 1
instance = comp, \ram|R_data[15] , ram|R_data[15], processador, 1
instance = comp, \dataP|al|bs|d2|m9|process_0~0 , dataP|al|bs|d2|m9|process_0~0, processador, 1
instance = comp, \dataP|al|bs|d4|m15|process_0~0 , dataP|al|bs|d4|m15|process_0~0, processador, 1
instance = comp, \dataP|al|mux|d[3]~8 , dataP|al|mux|d[3]~8, processador, 1
instance = comp, \dataP|al|bs|d8|m1|process_0~0 , dataP|al|bs|d8|m1|process_0~0, processador, 1
instance = comp, \dataP|al|bs|d4|m13|d~0 , dataP|al|bs|d4|m13|d~0, processador, 1
instance = comp, \dataP|al|mux|d[2]~9 , dataP|al|mux|d[2]~9, processador, 1
instance = comp, \dataP|al|bs|d4|m13|d~1 , dataP|al|bs|d4|m13|d~1, processador, 1
instance = comp, \dataP|al|bs|d4|m15|d~0 , dataP|al|bs|d4|m15|d~0, processador, 1
instance = comp, \dataP|al|bs|d4|m15|d~1 , dataP|al|bs|d4|m15|d~1, processador, 1
instance = comp, \dataP|al|bs|d2|m15|d~0 , dataP|al|bs|d2|m15|d~0, processador, 1
instance = comp, \dataP|al|mux|d[0]~11 , dataP|al|mux|d[0]~11, processador, 1
instance = comp, \dataP|al|bs|d4|m14|d~0 , dataP|al|bs|d4|m14|d~0, processador, 1
instance = comp, \dataP|al|bs|d4|m14|d~1 , dataP|al|bs|d4|m14|d~1, processador, 1
instance = comp, \dataP|al|bs|d4|m16|d~0 , dataP|al|bs|d4|m16|d~0, processador, 1
instance = comp, \dataP|al|bs|d8|m12|d~0 , dataP|al|bs|d8|m12|d~0, processador, 1
instance = comp, \dataP|al|bs|d4|m16|d~1 , dataP|al|bs|d4|m16|d~1, processador, 1
instance = comp, \dataP|al|bs|d1|m16|d~0 , dataP|al|bs|d1|m16|d~0, processador, 1
instance = comp, \dataP|al|bs|d1|m16|d~1 , dataP|al|bs|d1|m16|d~1, processador, 1
instance = comp, \dataP|al|bs|d1|m4|d~0 , dataP|al|bs|d1|m4|d~0, processador, 1
instance = comp, \dataP|al|bs|d1|m15|d~0 , dataP|al|bs|d1|m15|d~0, processador, 1
instance = comp, \dataP|al|bs|d1|m15|d~1 , dataP|al|bs|d1|m15|d~1, processador, 1
instance = comp, \dataP|al|sum|fa14|co~1 , dataP|al|sum|fa14|co~1, processador, 1
instance = comp, \dataP|mux3x1|S[15]~32 , dataP|mux3x1|S[15]~32, processador, 1
instance = comp, \dataP|mux3x1|S[15]~33 , dataP|mux3x1|S[15]~33, processador, 1
instance = comp, \dataP|bregs|gen_regs:14:reg|ffd15|Q , dataP|bregs|\gen_regs:14:reg|ffd15|Q, processador, 1
instance = comp, \dataP|bregs|gen_regs:15:reg|ffd15|Q , dataP|bregs|\gen_regs:15:reg|ffd15|Q, processador, 1
instance = comp, \dataP|bregs|Rp_data[15]~53 , dataP|bregs|Rp_data[15]~53, processador, 1
instance = comp, \dataP|bregs|Rp_data[15]~54 , dataP|bregs|Rp_data[15]~54, processador, 1
instance = comp, \dataP|bregs|Rp_data[15]~55 , dataP|bregs|Rp_data[15]~55, processador, 1
instance = comp, \dataP|bregs|Rp_data[15]~56 , dataP|bregs|Rp_data[15]~56, processador, 1
instance = comp, \ram|memory~39 , ram|memory~39, processador, 1
instance = comp, \ram|R_data[12] , ram|R_data[12], processador, 1
instance = comp, \dataP|bregs|gen_regs:12:reg|ffd12|Q , dataP|bregs|\gen_regs:12:reg|ffd12|Q, processador, 1
instance = comp, \dataP|bregs|gen_regs:15:reg|ffd12|Q , dataP|bregs|\gen_regs:15:reg|ffd12|Q, processador, 1
instance = comp, \dataP|bregs|Rq_data[12]~28 , dataP|bregs|Rq_data[12]~28, processador, 1
instance = comp, \dataP|bregs|Rq_data[12]~29 , dataP|bregs|Rq_data[12]~29, processador, 1
instance = comp, \dataP|al|ext|ab12|ib~0 , dataP|al|ext|ab12|ib~0, processador, 1
instance = comp, \dataP|al|bs|d8|m8|d~0 , dataP|al|bs|d8|m8|d~0, processador, 1
instance = comp, \dataP|al|bs|d4|m12|d~0 , dataP|al|bs|d4|m12|d~0, processador, 1
instance = comp, \dataP|al|bs|d4|m12|d~1 , dataP|al|bs|d4|m12|d~1, processador, 1
instance = comp, \dataP|al|bs|d2|m12|d~0 , dataP|al|bs|d2|m12|d~0, processador, 1
instance = comp, \dataP|al|bs|d2|m12|d~1 , dataP|al|bs|d2|m12|d~1, processador, 1
instance = comp, \dataP|al|bs|d2|m13|d~0 , dataP|al|bs|d2|m13|d~0, processador, 1
instance = comp, \dataP|al|bs|d2|m13|d~1 , dataP|al|bs|d2|m13|d~1, processador, 1
instance = comp, \dataP|al|bs|d1|m13|d~0 , dataP|al|bs|d1|m13|d~0, processador, 1
instance = comp, \dataP|al|bs|d1|m13|d~1 , dataP|al|bs|d1|m13|d~1, processador, 1
instance = comp, \dataP|bregs|gen_regs:14:reg|ffd11|Q , dataP|bregs|\gen_regs:14:reg|ffd11|Q, processador, 1
instance = comp, \dataP|bregs|gen_regs:12:reg|ffd11|Q , dataP|bregs|\gen_regs:12:reg|ffd11|Q, processador, 1
instance = comp, \dataP|bregs|Rq_data[11]~27 , dataP|bregs|Rq_data[11]~27, processador, 1
instance = comp, \dataP|al|sum|fa11|co~0 , dataP|al|sum|fa11|co~0, processador, 1
instance = comp, \dataP|al|bs|d8|m9|d~2 , dataP|al|bs|d8|m9|d~2, processador, 1
instance = comp, \dataP|bregs|gen_regs:12:reg|ffd0|Q , dataP|bregs|\gen_regs:12:reg|ffd0|Q, processador, 1
instance = comp, \dataP|bregs|gen_regs:14:reg|ffd0|Q , dataP|bregs|\gen_regs:14:reg|ffd0|Q, processador, 1
instance = comp, \dataP|bregs|gen_regs:15:reg|ffd0|Q , dataP|bregs|\gen_regs:15:reg|ffd0|Q, processador, 1
instance = comp, \dataP|bregs|Rp_data[0]~11 , dataP|bregs|Rp_data[0]~11, processador, 1
instance = comp, \dataP|bregs|Rp_data[0]~12 , dataP|bregs|Rp_data[0]~12, processador, 1
instance = comp, \dataP|bregs|Rp_data[0]~13 , dataP|bregs|Rp_data[0]~13, processador, 1
instance = comp, \dataP|al|bs|d8|m9|d~3 , dataP|al|bs|d8|m9|d~3, processador, 1
instance = comp, \dataP|al|bs|d4|m9|d~0 , dataP|al|bs|d4|m9|d~0, processador, 1
instance = comp, \dataP|al|bs|d4|m9|d~2 , dataP|al|bs|d4|m9|d~2, processador, 1
instance = comp, \dataP|al|bs|d8|m11|d~0 , dataP|al|bs|d8|m11|d~0, processador, 1
instance = comp, \dataP|al|bs|d8|m7|d~0 , dataP|al|bs|d8|m7|d~0, processador, 1
instance = comp, \dataP|al|bs|d4|m11|d~0 , dataP|al|bs|d4|m11|d~0, processador, 1
instance = comp, \dataP|al|bs|d4|m11|d~1 , dataP|al|bs|d4|m11|d~1, processador, 1
instance = comp, \dataP|al|bs|d2|m11|d~0 , dataP|al|bs|d2|m11|d~0, processador, 1
instance = comp, \dataP|al|bs|d2|m11|d~1 , dataP|al|bs|d2|m11|d~1, processador, 1
instance = comp, \dataP|al|bs|d1|m12|d~0 , dataP|al|bs|d1|m12|d~0, processador, 1
instance = comp, \dataP|al|bs|d1|m12|d~1 , dataP|al|bs|d1|m12|d~1, processador, 1
instance = comp, \dataP|al|bs|d4|m8|d~0 , dataP|al|bs|d4|m8|d~0, processador, 1
instance = comp, \dataP|al|bs|d4|m8|d~1 , dataP|al|bs|d4|m8|d~1, processador, 1
instance = comp, \dataP|al|bs|d2|m10|d~0 , dataP|al|bs|d2|m10|d~0, processador, 1
instance = comp, \dataP|al|bs|d2|m10|d~1 , dataP|al|bs|d2|m10|d~1, processador, 1
instance = comp, \dataP|al|bs|d1|m11|d~0 , dataP|al|bs|d1|m11|d~0, processador, 1
instance = comp, \dataP|al|bs|d1|m11|d~1 , dataP|al|bs|d1|m11|d~1, processador, 1
instance = comp, \dataP|al|bs|d1|m10|d~0 , dataP|al|bs|d1|m10|d~0, processador, 1
instance = comp, \dataP|al|bs|d1|m10|d~1 , dataP|al|bs|d1|m10|d~1, processador, 1
instance = comp, \dataP|bregs|gen_regs:15:reg|ffd9|Q , dataP|bregs|\gen_regs:15:reg|ffd9|Q, processador, 1
instance = comp, \dataP|bregs|gen_regs:13:reg|ffd9|Q , dataP|bregs|\gen_regs:13:reg|ffd9|Q, processador, 1
instance = comp, \dataP|bregs|Rq_data[9]~22 , dataP|bregs|Rq_data[9]~22, processador, 1
instance = comp, \dataP|bregs|gen_regs:12:reg|ffd9|Q , dataP|bregs|\gen_regs:12:reg|ffd9|Q, processador, 1
instance = comp, \dataP|bregs|Rq_data[9]~23 , dataP|bregs|Rq_data[9]~23, processador, 1
instance = comp, \dataP|al|sum|fa9|co~0 , dataP|al|sum|fa9|co~0, processador, 1
instance = comp, \dataP|bregs|gen_regs:12:reg|ffd8|Q , dataP|bregs|\gen_regs:12:reg|ffd8|Q, processador, 1
instance = comp, \dataP|bregs|gen_regs:15:reg|ffd8|Q , dataP|bregs|\gen_regs:15:reg|ffd8|Q, processador, 1
instance = comp, \dataP|bregs|gen_regs:14:reg|ffd8|Q , dataP|bregs|\gen_regs:14:reg|ffd8|Q, processador, 1
instance = comp, \dataP|bregs|Rq_data[8]~20 , dataP|bregs|Rq_data[8]~20, processador, 1
instance = comp, \dataP|bregs|Rq_data[8]~21 , dataP|bregs|Rq_data[8]~21, processador, 1
instance = comp, \dataP|al|sum|fa8|co~0 , dataP|al|sum|fa8|co~0, processador, 1
instance = comp, \dataP|al|bs|d4|m5|d~5 , dataP|al|bs|d4|m5|d~5, processador, 1
instance = comp, \dataP|al|bs|d4|m7|d~0 , dataP|al|bs|d4|m7|d~0, processador, 1
instance = comp, \dataP|al|bs|d4|m7|d~1 , dataP|al|bs|d4|m7|d~1, processador, 1
instance = comp, \dataP|al|bs|d2|m9|d~0 , dataP|al|bs|d2|m9|d~0, processador, 1
instance = comp, \dataP|al|bs|d2|m9|d~1 , dataP|al|bs|d2|m9|d~1, processador, 1
instance = comp, \dataP|al|bs|d1|m9|d~0 , dataP|al|bs|d1|m9|d~0, processador, 1
instance = comp, \dataP|al|bs|d1|m9|d~1 , dataP|al|bs|d1|m9|d~1, processador, 1
instance = comp, \dataP|al|sum|fa7|co~0 , dataP|al|sum|fa7|co~0, processador, 1
instance = comp, \dataP|al|bs|d4|m4|d~0 , dataP|al|bs|d4|m4|d~0, processador, 1
instance = comp, \dataP|al|bs|d4|m4|d~1 , dataP|al|bs|d4|m4|d~1, processador, 1
instance = comp, \dataP|al|bs|d8|m6|d~0 , dataP|al|bs|d8|m6|d~0, processador, 1
instance = comp, \dataP|al|bs|d4|m6|d~0 , dataP|al|bs|d4|m6|d~0, processador, 1
instance = comp, \dataP|al|bs|d8|m10|d~0 , dataP|al|bs|d8|m10|d~0, processador, 1
instance = comp, \dataP|al|bs|d4|m6|d~1 , dataP|al|bs|d4|m6|d~1, processador, 1
instance = comp, \dataP|al|bs|d2|m6|d~0 , dataP|al|bs|d2|m6|d~0, processador, 1
instance = comp, \dataP|al|bs|d2|m6|d~1 , dataP|al|bs|d2|m6|d~1, processador, 1
instance = comp, \dataP|al|bs|d2|m7|d~0 , dataP|al|bs|d2|m7|d~0, processador, 1
instance = comp, \dataP|al|bs|d2|m7|d~1 , dataP|al|bs|d2|m7|d~1, processador, 1
instance = comp, \dataP|al|bs|d1|m7|d~0 , dataP|al|bs|d1|m7|d~0, processador, 1
instance = comp, \dataP|al|bs|d1|m7|d~1 , dataP|al|bs|d1|m7|d~1, processador, 1
instance = comp, \dataP|bregs|gen_regs:12:reg|ffd6|Q , dataP|bregs|\gen_regs:12:reg|ffd6|Q, processador, 1
instance = comp, \dataP|bregs|gen_regs:15:reg|ffd6|Q , dataP|bregs|\gen_regs:15:reg|ffd6|Q, processador, 1
instance = comp, \dataP|bregs|gen_regs:14:reg|ffd6|Q , dataP|bregs|\gen_regs:14:reg|ffd6|Q, processador, 1
instance = comp, \dataP|bregs|Rq_data[6]~16 , dataP|bregs|Rq_data[6]~16, processador, 1
instance = comp, \dataP|bregs|Rq_data[6]~17 , dataP|bregs|Rq_data[6]~17, processador, 1
instance = comp, \dataP|al|sum|fa6|co~0 , dataP|al|sum|fa6|co~0, processador, 1
instance = comp, \dataP|bregs|gen_regs:12:reg|ffd5|Q , dataP|bregs|\gen_regs:12:reg|ffd5|Q, processador, 1
instance = comp, \dataP|bregs|Rq_data[5]~14 , dataP|bregs|Rq_data[5]~14, processador, 1
instance = comp, \dataP|bregs|Rq_data[5]~15 , dataP|bregs|Rq_data[5]~15, processador, 1
instance = comp, \dataP|al|sum|fa5|co~0 , dataP|al|sum|fa5|co~0, processador, 1
instance = comp, \dataP|al|bs|d4|m2|d~0 , dataP|al|bs|d4|m2|d~0, processador, 1
instance = comp, \dataP|al|bs|d4|m2|d~1 , dataP|al|bs|d4|m2|d~1, processador, 1
instance = comp, \dataP|al|bs|d2|m4|d~0 , dataP|al|bs|d2|m4|d~0, processador, 1
instance = comp, \dataP|al|bs|d2|m4|d~1 , dataP|al|bs|d2|m4|d~1, processador, 1
instance = comp, \dataP|al|bs|d4|m3|d~0 , dataP|al|bs|d4|m3|d~0, processador, 1
instance = comp, \dataP|al|bs|d4|m3|d~1 , dataP|al|bs|d4|m3|d~1, processador, 1
instance = comp, \dataP|al|bs|d2|m5|d~0 , dataP|al|bs|d2|m5|d~0, processador, 1
instance = comp, \dataP|al|bs|d2|m5|d~1 , dataP|al|bs|d2|m5|d~1, processador, 1
instance = comp, \dataP|al|bs|d1|m5|d~0 , dataP|al|bs|d1|m5|d~0, processador, 1
instance = comp, \dataP|al|bs|d1|m5|d~1 , dataP|al|bs|d1|m5|d~1, processador, 1
instance = comp, \dataP|al|bs|d1|m4|d~1 , dataP|al|bs|d1|m4|d~1, processador, 1
instance = comp, \dataP|al|bs|d1|m4|d~2 , dataP|al|bs|d1|m4|d~2, processador, 1
instance = comp, \dataP|al|bs|d1|m2|d~5 , dataP|al|bs|d1|m2|d~5, processador, 1
instance = comp, \dataP|al|bs|d2|m3|d~0 , dataP|al|bs|d2|m3|d~0, processador, 1
instance = comp, \dataP|al|bs|d1|m3|d~1 , dataP|al|bs|d1|m3|d~1, processador, 1
instance = comp, \dataP|al|bs|d1|m3|d~0 , dataP|al|bs|d1|m3|d~0, processador, 1
instance = comp, \dataP|al|bs|d1|m3|d~2 , dataP|al|bs|d1|m3|d~2, processador, 1
instance = comp, \dataP|al|sum|fa2|co~1 , dataP|al|sum|fa2|co~1, processador, 1
instance = comp, \dataP|al|sum|fa3|co~1 , dataP|al|sum|fa3|co~1, processador, 1
instance = comp, \dataP|al|sum|fa4|co~1 , dataP|al|sum|fa4|co~1, processador, 1
instance = comp, \dataP|al|sum|fa5|co~1 , dataP|al|sum|fa5|co~1, processador, 1
instance = comp, \dataP|al|sum|fa6|co~1 , dataP|al|sum|fa6|co~1, processador, 1
instance = comp, \dataP|al|sum|fa7|co~1 , dataP|al|sum|fa7|co~1, processador, 1
instance = comp, \dataP|al|sum|fa8|co~1 , dataP|al|sum|fa8|co~1, processador, 1
instance = comp, \dataP|al|sum|fa9|co~1 , dataP|al|sum|fa9|co~1, processador, 1
instance = comp, \dataP|al|sum|fa10|co~1 , dataP|al|sum|fa10|co~1, processador, 1
instance = comp, \dataP|al|sum|fa11|co~1 , dataP|al|sum|fa11|co~1, processador, 1
instance = comp, \dataP|mux3x1|S[12]~26 , dataP|mux3x1|S[12]~26, processador, 1
instance = comp, \dataP|mux3x1|S[12]~27 , dataP|mux3x1|S[12]~27, processador, 1
instance = comp, \dataP|bregs|gen_regs:13:reg|ffd12|Q , dataP|bregs|\gen_regs:13:reg|ffd12|Q, processador, 1
instance = comp, \dataP|bregs|gen_regs:14:reg|ffd12|Q , dataP|bregs|\gen_regs:14:reg|ffd12|Q, processador, 1
instance = comp, \dataP|bregs|Rp_data[12]~44 , dataP|bregs|Rp_data[12]~44, processador, 1
instance = comp, \dataP|bregs|Rp_data[12]~45 , dataP|bregs|Rp_data[12]~45, processador, 1
instance = comp, \dataP|bregs|Rp_data[12]~46 , dataP|bregs|Rp_data[12]~46, processador, 1
instance = comp, \dataP|bregs|Rp_data[12]~63 , dataP|bregs|Rp_data[12]~63, processador, 1
instance = comp, \ram|memory~38 , ram|memory~38, processador, 1
instance = comp, \ram|R_data[11] , ram|R_data[11], processador, 1
instance = comp, \dataP|al|ext|ab11|ib~0 , dataP|al|ext|ab11|ib~0, processador, 1
instance = comp, \dataP|mux3x1|S[11]~24 , dataP|mux3x1|S[11]~24, processador, 1
instance = comp, \dataP|mux3x1|S[11]~25 , dataP|mux3x1|S[11]~25, processador, 1
instance = comp, \dataP|bregs|gen_regs:13:reg|ffd11|Q , dataP|bregs|\gen_regs:13:reg|ffd11|Q, processador, 1
instance = comp, \dataP|bregs|gen_regs:15:reg|ffd11|Q , dataP|bregs|\gen_regs:15:reg|ffd11|Q, processador, 1
instance = comp, \dataP|bregs|Rp_data[11]~42 , dataP|bregs|Rp_data[11]~42, processador, 1
instance = comp, \dataP|bregs|Rp_data[11]~43 , dataP|bregs|Rp_data[11]~43, processador, 1
instance = comp, \dataP|bregs|Rp_data[11]~70 , dataP|bregs|Rp_data[11]~70, processador, 1
instance = comp, \ram|memory~37 , ram|memory~37, processador, 1
instance = comp, \ram|R_data[10] , ram|R_data[10], processador, 1
instance = comp, \dataP|mux3x1|S[10]~22 , dataP|mux3x1|S[10]~22, processador, 1
instance = comp, \dataP|mux3x1|S[10]~23 , dataP|mux3x1|S[10]~23, processador, 1
instance = comp, \dataP|bregs|gen_regs:14:reg|ffd10|Q~feeder , dataP|bregs|\gen_regs:14:reg|ffd10|Q~feeder, processador, 1
instance = comp, \dataP|bregs|gen_regs:14:reg|ffd10|Q , dataP|bregs|\gen_regs:14:reg|ffd10|Q, processador, 1
instance = comp, \dataP|bregs|Rp_data[10]~40 , dataP|bregs|Rp_data[10]~40, processador, 1
instance = comp, \dataP|bregs|gen_regs:12:reg|ffd10|Q , dataP|bregs|\gen_regs:12:reg|ffd10|Q, processador, 1
instance = comp, \dataP|bregs|gen_regs:13:reg|ffd10|Q~feeder , dataP|bregs|\gen_regs:13:reg|ffd10|Q~feeder, processador, 1
instance = comp, \dataP|bregs|gen_regs:13:reg|ffd10|Q , dataP|bregs|\gen_regs:13:reg|ffd10|Q, processador, 1
instance = comp, \dataP|bregs|Rp_data[10]~41 , dataP|bregs|Rp_data[10]~41, processador, 1
instance = comp, \dataP|bregs|Rp_data[10]~69 , dataP|bregs|Rp_data[10]~69, processador, 1
instance = comp, \ram|memory~36 , ram|memory~36, processador, 1
instance = comp, \ram|R_data[9] , ram|R_data[9], processador, 1
instance = comp, \dataP|al|ext|ab9|ib~0 , dataP|al|ext|ab9|ib~0, processador, 1
instance = comp, \dataP|mux3x1|S[9]~20 , dataP|mux3x1|S[9]~20, processador, 1
instance = comp, \dataP|mux3x1|S[9]~21 , dataP|mux3x1|S[9]~21, processador, 1
instance = comp, \dataP|bregs|gen_regs:14:reg|ffd9|Q , dataP|bregs|\gen_regs:14:reg|ffd9|Q, processador, 1
instance = comp, \dataP|bregs|Rp_data[9]~38 , dataP|bregs|Rp_data[9]~38, processador, 1
instance = comp, \dataP|bregs|Rp_data[9]~39 , dataP|bregs|Rp_data[9]~39, processador, 1
instance = comp, \dataP|bregs|Rp_data[9]~68 , dataP|bregs|Rp_data[9]~68, processador, 1
instance = comp, \ram|memory~35 , ram|memory~35, processador, 1
instance = comp, \ram|R_data[8] , ram|R_data[8], processador, 1
instance = comp, \dataP|al|ext|ab8|ib~0 , dataP|al|ext|ab8|ib~0, processador, 1
instance = comp, \dataP|mux3x1|S[8]~18 , dataP|mux3x1|S[8]~18, processador, 1
instance = comp, \dataP|mux3x1|S[8]~19 , dataP|mux3x1|S[8]~19, processador, 1
instance = comp, \dataP|bregs|gen_regs:13:reg|ffd8|Q , dataP|bregs|\gen_regs:13:reg|ffd8|Q, processador, 1
instance = comp, \dataP|bregs|Rp_data[8]~35 , dataP|bregs|Rp_data[8]~35, processador, 1
instance = comp, \dataP|bregs|Rp_data[8]~36 , dataP|bregs|Rp_data[8]~36, processador, 1
instance = comp, \dataP|bregs|Rp_data[8]~37 , dataP|bregs|Rp_data[8]~37, processador, 1
instance = comp, \dataP|bregs|Rp_data[8]~62 , dataP|bregs|Rp_data[8]~62, processador, 1
instance = comp, \ram|memory~40 , ram|memory~40, processador, 1
instance = comp, \ram|R_data[13] , ram|R_data[13], processador, 1
instance = comp, \dataP|bregs|gen_regs:14:reg|ffd13|Q , dataP|bregs|\gen_regs:14:reg|ffd13|Q, processador, 1
instance = comp, \dataP|bregs|Rq_data[13]~31 , dataP|bregs|Rq_data[13]~31, processador, 1
instance = comp, \dataP|al|ext|ab13|ib~0 , dataP|al|ext|ab13|ib~0, processador, 1
instance = comp, \dataP|al|sum|fa12|co~1 , dataP|al|sum|fa12|co~1, processador, 1
instance = comp, \dataP|mux3x1|S[13]~28 , dataP|mux3x1|S[13]~28, processador, 1
instance = comp, \dataP|mux3x1|S[13]~29 , dataP|mux3x1|S[13]~29, processador, 1
instance = comp, \dataP|bregs|gen_regs:12:reg|ffd13|Q , dataP|bregs|\gen_regs:12:reg|ffd13|Q, processador, 1
instance = comp, \dataP|bregs|gen_regs:13:reg|ffd13|Q , dataP|bregs|\gen_regs:13:reg|ffd13|Q, processador, 1
instance = comp, \dataP|bregs|gen_regs:15:reg|ffd13|Q , dataP|bregs|\gen_regs:15:reg|ffd13|Q, processador, 1
instance = comp, \dataP|bregs|Rp_data[13]~47 , dataP|bregs|Rp_data[13]~47, processador, 1
instance = comp, \dataP|bregs|Rp_data[13]~48 , dataP|bregs|Rp_data[13]~48, processador, 1
instance = comp, \dataP|bregs|Rp_data[13]~49 , dataP|bregs|Rp_data[13]~49, processador, 1
instance = comp, \dataP|al|bs|d4|m10|d~0 , dataP|al|bs|d4|m10|d~0, processador, 1
instance = comp, \dataP|al|bs|d4|m10|d~1 , dataP|al|bs|d4|m10|d~1, processador, 1
instance = comp, \dataP|al|bs|d2|m8|d~0 , dataP|al|bs|d2|m8|d~0, processador, 1
instance = comp, \dataP|al|bs|d2|m8|d~1 , dataP|al|bs|d2|m8|d~1, processador, 1
instance = comp, \dataP|al|bs|d1|m8|d~0 , dataP|al|bs|d1|m8|d~0, processador, 1
instance = comp, \dataP|al|bs|d1|m8|d~1 , dataP|al|bs|d1|m8|d~1, processador, 1
instance = comp, \dataP|mux3x1|S[7]~16 , dataP|mux3x1|S[7]~16, processador, 1
instance = comp, \dataP|mux3x1|S[7]~17 , dataP|mux3x1|S[7]~17, processador, 1
instance = comp, \dataP|bregs|gen_regs:12:reg|ffd7|Q , dataP|bregs|\gen_regs:12:reg|ffd7|Q, processador, 1
instance = comp, \dataP|bregs|gen_regs:15:reg|ffd7|Q , dataP|bregs|\gen_regs:15:reg|ffd7|Q, processador, 1
instance = comp, \dataP|bregs|Rp_data[7]~32 , dataP|bregs|Rp_data[7]~32, processador, 1
instance = comp, \dataP|bregs|Rp_data[7]~33 , dataP|bregs|Rp_data[7]~33, processador, 1
instance = comp, \dataP|bregs|Rp_data[7]~34 , dataP|bregs|Rp_data[7]~34, processador, 1
instance = comp, \dataP|bregs|Rp_data[7]~61 , dataP|bregs|Rp_data[7]~61, processador, 1
instance = comp, \ram|memory~33 , ram|memory~33, processador, 1
instance = comp, \ram|R_data[6] , ram|R_data[6], processador, 1
instance = comp, \dataP|al|ext|ab6|ib~0 , dataP|al|ext|ab6|ib~0, processador, 1
instance = comp, \dataP|mux3x1|S[6]~14 , dataP|mux3x1|S[6]~14, processador, 1
instance = comp, \dataP|mux3x1|S[6]~15 , dataP|mux3x1|S[6]~15, processador, 1
instance = comp, \dataP|bregs|gen_regs:13:reg|ffd6|Q~feeder , dataP|bregs|\gen_regs:13:reg|ffd6|Q~feeder, processador, 1
instance = comp, \dataP|bregs|gen_regs:13:reg|ffd6|Q , dataP|bregs|\gen_regs:13:reg|ffd6|Q, processador, 1
instance = comp, \dataP|bregs|Rp_data[6]~31 , dataP|bregs|Rp_data[6]~31, processador, 1
instance = comp, \dataP|bregs|Rp_data[6]~60 , dataP|bregs|Rp_data[6]~60, processador, 1
instance = comp, \ram|memory~32 , ram|memory~32, processador, 1
instance = comp, \ram|R_data[5] , ram|R_data[5], processador, 1
instance = comp, \uniC|BC|reg4|new_s[5]~feeder , uniC|BC|reg4|new_s[5]~feeder, processador, 1
instance = comp, \uniC|BC|reg4|new_s[5] , uniC|BC|reg4|new_s[5], processador, 1
instance = comp, \dataP|mux3x1|S[5]~12 , dataP|mux3x1|S[5]~12, processador, 1
instance = comp, \dataP|al|bs|d1|m6|d~0 , dataP|al|bs|d1|m6|d~0, processador, 1
instance = comp, \dataP|al|bs|d1|m6|d~1 , dataP|al|bs|d1|m6|d~1, processador, 1
instance = comp, \dataP|mux3x1|S[5]~11 , dataP|mux3x1|S[5]~11, processador, 1
instance = comp, \dataP|mux3x1|S[5]~13 , dataP|mux3x1|S[5]~13, processador, 1
instance = comp, \dataP|bregs|gen_regs:13:reg|ffd5|Q , dataP|bregs|\gen_regs:13:reg|ffd5|Q, processador, 1
instance = comp, \dataP|bregs|Rp_data[5]~27 , dataP|bregs|Rp_data[5]~27, processador, 1
instance = comp, \dataP|bregs|gen_regs:14:reg|ffd5|Q , dataP|bregs|\gen_regs:14:reg|ffd5|Q, processador, 1
instance = comp, \dataP|bregs|Rp_data[5]~28 , dataP|bregs|Rp_data[5]~28, processador, 1
instance = comp, \dataP|bregs|Rp_data[5]~67 , dataP|bregs|Rp_data[5]~67, processador, 1
instance = comp, \ram|memory~31 , ram|memory~31, processador, 1
instance = comp, \ram|R_data[4] , ram|R_data[4], processador, 1
instance = comp, \dataP|al|ext|ab4|ib~0 , dataP|al|ext|ab4|ib~0, processador, 1
instance = comp, \dataP|mux3x1|S[4]~9 , dataP|mux3x1|S[4]~9, processador, 1
instance = comp, \dataP|mux3x1|S[4]~10 , dataP|mux3x1|S[4]~10, processador, 1
instance = comp, \dataP|bregs|gen_regs:12:reg|ffd4|Q , dataP|bregs|\gen_regs:12:reg|ffd4|Q, processador, 1
instance = comp, \dataP|bregs|gen_regs:15:reg|ffd4|Q , dataP|bregs|\gen_regs:15:reg|ffd4|Q, processador, 1
instance = comp, \dataP|bregs|gen_regs:14:reg|ffd4|Q , dataP|bregs|\gen_regs:14:reg|ffd4|Q, processador, 1
instance = comp, \dataP|bregs|Rp_data[4]~25 , dataP|bregs|Rp_data[4]~25, processador, 1
instance = comp, \dataP|bregs|Rp_data[4]~26 , dataP|bregs|Rp_data[4]~26, processador, 1
instance = comp, \dataP|bregs|Rp_data[4]~66 , dataP|bregs|Rp_data[4]~66, processador, 1
instance = comp, \ram|memory~30 , ram|memory~30, processador, 1
instance = comp, \ram|R_data[3] , ram|R_data[3], processador, 1
instance = comp, \dataP|al|ext|ab3|ib~0 , dataP|al|ext|ab3|ib~0, processador, 1
instance = comp, \dataP|mux3x1|S[3]~7 , dataP|mux3x1|S[3]~7, processador, 1
instance = comp, \dataP|mux3x1|S[3]~8 , dataP|mux3x1|S[3]~8, processador, 1
instance = comp, \dataP|bregs|gen_regs:12:reg|ffd3|Q , dataP|bregs|\gen_regs:12:reg|ffd3|Q, processador, 1
instance = comp, \dataP|bregs|gen_regs:13:reg|ffd3|Q~feeder , dataP|bregs|\gen_regs:13:reg|ffd3|Q~feeder, processador, 1
instance = comp, \dataP|bregs|gen_regs:13:reg|ffd3|Q , dataP|bregs|\gen_regs:13:reg|ffd3|Q, processador, 1
instance = comp, \dataP|bregs|gen_regs:15:reg|ffd3|Q , dataP|bregs|\gen_regs:15:reg|ffd3|Q, processador, 1
instance = comp, \dataP|bregs|Rq_data[3]~8 , dataP|bregs|Rq_data[3]~8, processador, 1
instance = comp, \dataP|bregs|Rq_data[3]~9 , dataP|bregs|Rq_data[3]~9, processador, 1
instance = comp, \dataP|bregs|Rq_data[3]~10 , dataP|bregs|Rq_data[3]~10, processador, 1
instance = comp, \dataP|al|bs|d4|m5|d~3 , dataP|al|bs|d4|m5|d~3, processador, 1
instance = comp, \dataP|al|bs|d4|m5|d~2 , dataP|al|bs|d4|m5|d~2, processador, 1
instance = comp, \dataP|al|bs|d4|m5|d~4 , dataP|al|bs|d4|m5|d~4, processador, 1
instance = comp, \dataP|al|bs|d2|m3|d~1 , dataP|al|bs|d2|m3|d~1, processador, 1
instance = comp, \dataP|al|bs|d2|m2|d~0 , dataP|al|bs|d2|m2|d~0, processador, 1
instance = comp, \dataP|al|bs|d1|m2|d~3 , dataP|al|bs|d1|m2|d~3, processador, 1
instance = comp, \dataP|al|bs|d1|m2|d~4 , dataP|al|bs|d1|m2|d~4, processador, 1
instance = comp, \dataP|al|sum|fa1|co~1 , dataP|al|sum|fa1|co~1, processador, 1
instance = comp, \dataP|mux3x1|S[2]~5 , dataP|mux3x1|S[2]~5, processador, 1
instance = comp, \ram|memory_rtl_0_bypass[15] , ram|memory_rtl_0_bypass[15], processador, 1
instance = comp, \ram|memory~29 , ram|memory~29, processador, 1
instance = comp, \ram|R_data[2] , ram|R_data[2], processador, 1
instance = comp, \dataP|mux3x1|S[2]~6 , dataP|mux3x1|S[2]~6, processador, 1
instance = comp, \dataP|bregs|gen_regs:15:reg|ffd2|Q~feeder , dataP|bregs|\gen_regs:15:reg|ffd2|Q~feeder, processador, 1
instance = comp, \dataP|bregs|gen_regs:15:reg|ffd2|Q , dataP|bregs|\gen_regs:15:reg|ffd2|Q, processador, 1
instance = comp, \dataP|bregs|Rq_data[2]~6 , dataP|bregs|Rq_data[2]~6, processador, 1
instance = comp, \dataP|bregs|gen_regs:13:reg|ffd2|Q~feeder , dataP|bregs|\gen_regs:13:reg|ffd2|Q~feeder, processador, 1
instance = comp, \dataP|bregs|gen_regs:13:reg|ffd2|Q , dataP|bregs|\gen_regs:13:reg|ffd2|Q, processador, 1
instance = comp, \dataP|bregs|Rq_data[2]~7 , dataP|bregs|Rq_data[2]~7, processador, 1
instance = comp, \dataP|al|bs|d4|m1|d~0 , dataP|al|bs|d4|m1|d~0, processador, 1
instance = comp, \dataP|al|bs|d4|m1|d~1 , dataP|al|bs|d4|m1|d~1, processador, 1
instance = comp, \dataP|al|bs|d4|m1|d~2 , dataP|al|bs|d4|m1|d~2, processador, 1
instance = comp, \dataP|al|bs|d1|m2|d~2 , dataP|al|bs|d1|m2|d~2, processador, 1
instance = comp, \dataP|al|bs|d1|m1|d~0 , dataP|al|bs|d1|m1|d~0, processador, 1
instance = comp, \dataP|mux3x1|S[0]~1 , dataP|mux3x1|S[0]~1, processador, 1
instance = comp, \dataP|bregs|gen_regs:13:reg|ffd0|Q~feeder , dataP|bregs|\gen_regs:13:reg|ffd0|Q~feeder, processador, 1
instance = comp, \dataP|bregs|gen_regs:13:reg|ffd0|Q , dataP|bregs|\gen_regs:13:reg|ffd0|Q, processador, 1
instance = comp, \dataP|bregs|Rq_data[0]~2 , dataP|bregs|Rq_data[0]~2, processador, 1
instance = comp, \dataP|bregs|Rq_data[0]~3 , dataP|bregs|Rq_data[0]~3, processador, 1
instance = comp, \dataP|bregs|Rq_data[0]~11 , dataP|bregs|Rq_data[0]~11, processador, 1
instance = comp, \dataP|al|sum|fa0|co~0 , dataP|al|sum|fa0|co~0, processador, 1
instance = comp, \dataP|mux3x1|S[1]~2 , dataP|mux3x1|S[1]~2, processador, 1
instance = comp, \dataP|mux3x1|S[1]~4 , dataP|mux3x1|S[1]~4, processador, 1
instance = comp, \dataP|bregs|gen_regs:12:reg|ffd1|Q , dataP|bregs|\gen_regs:12:reg|ffd1|Q, processador, 1
instance = comp, \dataP|bregs|Rq_data[1]~4 , dataP|bregs|Rq_data[1]~4, processador, 1
instance = comp, \dataP|bregs|Rq_data[1]~5 , dataP|bregs|Rq_data[1]~5, processador, 1
instance = comp, \dataP|al|bs|d2|m1|d~0 , dataP|al|bs|d2|m1|d~0, processador, 1
instance = comp, \dataP|al|bs|d2|m14|d~0 , dataP|al|bs|d2|m14|d~0, processador, 1
instance = comp, \dataP|al|bs|d2|m14|d~1 , dataP|al|bs|d2|m14|d~1, processador, 1
instance = comp, \dataP|al|bs|d1|m14|d~0 , dataP|al|bs|d1|m14|d~0, processador, 1
instance = comp, \dataP|al|bs|d1|m14|d~1 , dataP|al|bs|d1|m14|d~1, processador, 1
instance = comp, \dataP|al|sum|fa13|co~1 , dataP|al|sum|fa13|co~1, processador, 1
instance = comp, \dataP|mux3x1|S[14]~30 , dataP|mux3x1|S[14]~30, processador, 1
instance = comp, \dataP|mux3x1|S[14]~31 , dataP|mux3x1|S[14]~31, processador, 1
instance = comp, \dataP|bregs|gen_regs:12:reg|ffd14|Q , dataP|bregs|\gen_regs:12:reg|ffd14|Q, processador, 1
instance = comp, \dataP|bregs|gen_regs:14:reg|ffd14|Q , dataP|bregs|\gen_regs:14:reg|ffd14|Q, processador, 1
instance = comp, \dataP|bregs|gen_regs:15:reg|ffd14|Q , dataP|bregs|\gen_regs:15:reg|ffd14|Q, processador, 1
instance = comp, \dataP|bregs|Rp_data[14]~50 , dataP|bregs|Rp_data[14]~50, processador, 1
instance = comp, \dataP|bregs|Rp_data[14]~51 , dataP|bregs|Rp_data[14]~51, processador, 1
instance = comp, \dataP|bregs|Rp_data[14]~52 , dataP|bregs|Rp_data[14]~52, processador, 1
instance = comp, \uniC|BC|LC|n~13 , uniC|BC|LC|n~13, processador, 1
instance = comp, \uniC|BC|LC|n~16 , uniC|BC|LC|n~16, processador, 1
instance = comp, \uniC|BC|LC|n~12 , uniC|BC|LC|n~12, processador, 1
instance = comp, \uniC|BC|LC|n~6 , uniC|BC|LC|n~6, processador, 1
instance = comp, \uniC|BC|LC|n[3]~8 , uniC|BC|LC|n[3]~8, processador, 1
instance = comp, \uniC|BC|LC|n[3]~15 , uniC|BC|LC|n[3]~15, processador, 1
instance = comp, \uniC|BC|regE|new_s[3] , uniC|BC|regE|new_s[3], processador, 1
instance = comp, \uniC|contP|count_out[0]~2 , uniC|contP|count_out[0]~2, processador, 1
instance = comp, \uniC|contP|count_out[3] , uniC|contP|count_out[3], processador, 1
instance = comp, \memoI|Mux2~0 , memoI|Mux2~0, processador, 1
instance = comp, \memoI|new_s[12] , memoI|new_s[12], processador, 1
instance = comp, \uniC|IR|new_s[12] , uniC|IR|new_s[12], processador, 1
instance = comp, \uniC|BC|LC|n[1]~4 , uniC|BC|LC|n[1]~4, processador, 1
instance = comp, \uniC|BC|LC|I_rd~1 , uniC|BC|LC|I_rd~1, processador, 1
instance = comp, \uniC|BC|LC|n[1]~5 , uniC|BC|LC|n[1]~5, processador, 1
instance = comp, \uniC|BC|regE|new_s[1] , uniC|BC|regE|new_s[1], processador, 1
instance = comp, \uniC|contP|count_out~0 , uniC|contP|count_out~0, processador, 1
instance = comp, \uniC|contP|count_out~3 , uniC|contP|count_out~3, processador, 1
instance = comp, \uniC|contP|count_out[1] , uniC|contP|count_out[1], processador, 1
instance = comp, \memoI|Mux1~0 , memoI|Mux1~0, processador, 1
instance = comp, \memoI|new_s[13] , memoI|new_s[13], processador, 1
instance = comp, \uniC|IR|new_s[13] , uniC|IR|new_s[13], processador, 1
instance = comp, \uniC|BC|LC|n[2]~7 , uniC|BC|LC|n[2]~7, processador, 1
instance = comp, \uniC|BC|regE|new_s[2] , uniC|BC|regE|new_s[2], processador, 1
instance = comp, \uniC|BC|LC|I_rd~0 , uniC|BC|LC|I_rd~0, processador, 1
instance = comp, \uniC|contP|count_out~1 , uniC|contP|count_out~1, processador, 1
instance = comp, \uniC|contP|count_out[0] , uniC|contP|count_out[0], processador, 1
instance = comp, \memoI|Mux0~0 , memoI|Mux0~0, processador, 1
instance = comp, \memoI|new_s[5] , memoI|new_s[5], processador, 1
instance = comp, \uniC|IR|new_s[5] , uniC|IR|new_s[5], processador, 1
instance = comp, \uniC|BC|LC|n[0]~2 , uniC|BC|LC|n[0]~2, processador, 1
instance = comp, \uniC|BC|LC|n[0]~3 , uniC|BC|LC|n[0]~3, processador, 1
instance = comp, \uniC|BC|regE|new_s[0] , uniC|BC|regE|new_s[0], processador, 1
instance = comp, \uniC|BC|LC|RF_Rp_rd~0 , uniC|BC|LC|RF_Rp_rd~0, processador, 1
instance = comp, \dataP|bregs|Rp_data[0]~57 , dataP|bregs|Rp_data[0]~57, processador, 1
instance = comp, \ram|memory_rtl_0_bypass[13] , ram|memory_rtl_0_bypass[13], processador, 1
instance = comp, \ram|memory~27 , ram|memory~27, processador, 1
instance = comp, \ram|R_data[0] , ram|R_data[0], processador, 1
instance = comp, \ram|memory_rtl_0_bypass[14] , ram|memory_rtl_0_bypass[14], processador, 1
instance = comp, \ram|memory~28 , ram|memory~28, processador, 1
instance = comp, \ram|R_data[1] , ram|R_data[1], processador, 1
instance = comp, \ram|memory_rtl_0_bypass[20] , ram|memory_rtl_0_bypass[20], processador, 1
instance = comp, \ram|memory~34 , ram|memory~34, processador, 1
instance = comp, \ram|R_data[7] , ram|R_data[7], processador, 1
instance = comp, \ram|memory_rtl_0_bypass[27]~feeder , ram|memory_rtl_0_bypass[27]~feeder, processador, 1
instance = comp, \ram|memory_rtl_0_bypass[27] , ram|memory_rtl_0_bypass[27], processador, 1
instance = comp, \ram|memory~41 , ram|memory~41, processador, 1
instance = comp, \ram|R_data[14] , ram|R_data[14], processador, 1
instance = comp, \uniC|BC|reg4|new_s[0]~feeder , uniC|BC|reg4|new_s[0]~feeder, processador, 1
instance = comp, \uniC|BC|reg4|new_s[0] , uniC|BC|reg4|new_s[0], processador, 1
instance = comp, \uniC|BC|reg4|new_s[1]~feeder , uniC|BC|reg4|new_s[1]~feeder, processador, 1
instance = comp, \uniC|BC|reg4|new_s[1] , uniC|BC|reg4|new_s[1], processador, 1
instance = comp, \uniC|BC|LC|E_D , uniC|BC|LC|E_D, processador, 1
instance = comp, \uniC|BC|LC|alu_s1~0 , uniC|BC|LC|alu_s1~0, processador, 1
instance = comp, \uniC|BC|LC|alu_s0~0 , uniC|BC|LC|alu_s0~0, processador, 1
instance = comp, \saida[0]~I , saida[0], processador, 1
instance = comp, \saida[1]~I , saida[1], processador, 1
instance = comp, \saida[2]~I , saida[2], processador, 1
instance = comp, \saida[3]~I , saida[3], processador, 1
instance = comp, \saida[4]~I , saida[4], processador, 1
instance = comp, \saida[5]~I , saida[5], processador, 1
instance = comp, \saida[6]~I , saida[6], processador, 1
instance = comp, \saida[7]~I , saida[7], processador, 1
instance = comp, \saida[8]~I , saida[8], processador, 1
instance = comp, \saida[9]~I , saida[9], processador, 1
instance = comp, \saida[10]~I , saida[10], processador, 1
instance = comp, \saida[11]~I , saida[11], processador, 1
instance = comp, \saida[12]~I , saida[12], processador, 1
instance = comp, \saida[13]~I , saida[13], processador, 1
instance = comp, \saida[14]~I , saida[14], processador, 1
instance = comp, \saida[15]~I , saida[15], processador, 1
instance = comp, \IR_out[0]~I , IR_out[0], processador, 1
instance = comp, \IR_out[1]~I , IR_out[1], processador, 1
instance = comp, \IR_out[2]~I , IR_out[2], processador, 1
instance = comp, \IR_out[3]~I , IR_out[3], processador, 1
instance = comp, \IR_out[4]~I , IR_out[4], processador, 1
instance = comp, \IR_out[5]~I , IR_out[5], processador, 1
instance = comp, \IR_out[6]~I , IR_out[6], processador, 1
instance = comp, \IR_out[7]~I , IR_out[7], processador, 1
instance = comp, \IR_out[8]~I , IR_out[8], processador, 1
instance = comp, \IR_out[9]~I , IR_out[9], processador, 1
instance = comp, \IR_out[10]~I , IR_out[10], processador, 1
instance = comp, \IR_out[11]~I , IR_out[11], processador, 1
instance = comp, \IR_out[12]~I , IR_out[12], processador, 1
instance = comp, \IR_out[13]~I , IR_out[13], processador, 1
instance = comp, \IR_out[14]~I , IR_out[14], processador, 1
instance = comp, \IR_out[15]~I , IR_out[15], processador, 1
instance = comp, \RF_W_data[0]~I , RF_W_data[0], processador, 1
instance = comp, \RF_W_data[1]~I , RF_W_data[1], processador, 1
instance = comp, \RF_W_data[2]~I , RF_W_data[2], processador, 1
instance = comp, \RF_W_data[3]~I , RF_W_data[3], processador, 1
instance = comp, \RF_W_data[4]~I , RF_W_data[4], processador, 1
instance = comp, \RF_W_data[5]~I , RF_W_data[5], processador, 1
instance = comp, \RF_W_data[6]~I , RF_W_data[6], processador, 1
instance = comp, \RF_W_data[7]~I , RF_W_data[7], processador, 1
instance = comp, \RF_W_data[8]~I , RF_W_data[8], processador, 1
instance = comp, \RF_W_data[9]~I , RF_W_data[9], processador, 1
instance = comp, \RF_W_data[10]~I , RF_W_data[10], processador, 1
instance = comp, \RF_W_data[11]~I , RF_W_data[11], processador, 1
instance = comp, \RF_W_data[12]~I , RF_W_data[12], processador, 1
instance = comp, \RF_W_data[13]~I , RF_W_data[13], processador, 1
instance = comp, \RF_W_data[14]~I , RF_W_data[14], processador, 1
instance = comp, \RF_W_data[15]~I , RF_W_data[15], processador, 1
instance = comp, \D_addr[0]~I , D_addr[0], processador, 1
instance = comp, \D_addr[1]~I , D_addr[1], processador, 1
instance = comp, \D_addr[2]~I , D_addr[2], processador, 1
instance = comp, \D_addr[3]~I , D_addr[3], processador, 1
instance = comp, \D_addr[4]~I , D_addr[4], processador, 1
instance = comp, \D_addr[5]~I , D_addr[5], processador, 1
instance = comp, \D_addr[6]~I , D_addr[6], processador, 1
instance = comp, \D_addr[7]~I , D_addr[7], processador, 1
instance = comp, \D_rd~I , D_rd, processador, 1
instance = comp, \D_wr~I , D_wr, processador, 1
instance = comp, \RF_W_addr[0]~I , RF_W_addr[0], processador, 1
instance = comp, \RF_W_addr[1]~I , RF_W_addr[1], processador, 1
instance = comp, \RF_W_addr[2]~I , RF_W_addr[2], processador, 1
instance = comp, \RF_W_addr[3]~I , RF_W_addr[3], processador, 1
instance = comp, \RF_Rp_addr[0]~I , RF_Rp_addr[0], processador, 1
instance = comp, \RF_Rp_addr[1]~I , RF_Rp_addr[1], processador, 1
instance = comp, \RF_Rp_addr[2]~I , RF_Rp_addr[2], processador, 1
instance = comp, \RF_Rp_addr[3]~I , RF_Rp_addr[3], processador, 1
instance = comp, \RF_Rq_addr[0]~I , RF_Rq_addr[0], processador, 1
instance = comp, \RF_Rq_addr[1]~I , RF_Rq_addr[1], processador, 1
instance = comp, \RF_Rq_addr[2]~I , RF_Rq_addr[2], processador, 1
instance = comp, \RF_Rq_addr[3]~I , RF_Rq_addr[3], processador, 1
instance = comp, \PC_out[0]~I , PC_out[0], processador, 1
instance = comp, \PC_out[1]~I , PC_out[1], processador, 1
instance = comp, \PC_out[2]~I , PC_out[2], processador, 1
instance = comp, \PC_out[3]~I , PC_out[3], processador, 1
instance = comp, \RF_W_wr~I , RF_W_wr, processador, 1
instance = comp, \RF_Rp_rd~I , RF_Rp_rd, processador, 1
instance = comp, \RF_Rq_rd~I , RF_Rq_rd, processador, 1
instance = comp, \RF_s1~I , RF_s1, processador, 1
instance = comp, \RF_s0~I , RF_s0, processador, 1
instance = comp, \DES~I , DES, processador, 1
instance = comp, \E_D~I , E_D, processador, 1
instance = comp, \alu_s1~I , alu_s1, processador, 1
instance = comp, \alu_s0~I , alu_s0, processador, 1
instance = comp, \I_rd~I , I_rd, processador, 1
instance = comp, \out_ra[0]~I , out_ra[0], processador, 1
instance = comp, \out_ra[1]~I , out_ra[1], processador, 1
instance = comp, \out_ra[2]~I , out_ra[2], processador, 1
instance = comp, \out_ra[3]~I , out_ra[3], processador, 1
instance = comp, \out_rb[0]~I , out_rb[0], processador, 1
instance = comp, \out_rb[1]~I , out_rb[1], processador, 1
instance = comp, \out_rb[2]~I , out_rb[2], processador, 1
instance = comp, \out_rb[3]~I , out_rb[3], processador, 1
instance = comp, \out_rc[0]~I , out_rc[0], processador, 1
instance = comp, \out_rc[1]~I , out_rc[1], processador, 1
instance = comp, \out_rc[2]~I , out_rc[2], processador, 1
instance = comp, \out_rc[3]~I , out_rc[3], processador, 1
instance = comp, \out_w[0]~I , out_w[0], processador, 1
instance = comp, \out_w[1]~I , out_w[1], processador, 1
instance = comp, \out_w[2]~I , out_w[2], processador, 1
instance = comp, \out_w[3]~I , out_w[3], processador, 1
instance = comp, \out_w[4]~I , out_w[4], processador, 1
instance = comp, \out_w[5]~I , out_w[5], processador, 1
instance = comp, \out_w[6]~I , out_w[6], processador, 1
instance = comp, \out_w[7]~I , out_w[7], processador, 1
instance = comp, \out_w[8]~I , out_w[8], processador, 1
instance = comp, \out_w[9]~I , out_w[9], processador, 1
instance = comp, \out_w[10]~I , out_w[10], processador, 1
instance = comp, \out_w[11]~I , out_w[11], processador, 1
instance = comp, \out_w[12]~I , out_w[12], processador, 1
instance = comp, \out_w[13]~I , out_w[13], processador, 1
instance = comp, \out_w[14]~I , out_w[14], processador, 1
instance = comp, \out_w[15]~I , out_w[15], processador, 1
