{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.09852,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.09983,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.00148116,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.000903119,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.000121871,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.000903119,
	"finish__design__instance__count__class:clock_buffer": 3,
	"finish__design__instance__area__class:clock_buffer": 3.99,
	"finish__design__instance__count__class:timing_repair_buffer": 10,
	"finish__design__instance__area__class:timing_repair_buffer": 7.98,
	"finish__design__instance__count__class:sequential_cell": 4,
	"finish__design__instance__area__class:sequential_cell": 18.088,
	"finish__design__instance__count__class:multi_input_combinational_cell": 5,
	"finish__design__instance__area__class:multi_input_combinational_cell": 5.852,
	"finish__design__instance__count": 22,
	"finish__design__instance__area": 35.91,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 0.504978,
	"finish__clock__skew__setup": 0,
	"finish__clock__skew__hold": 0,
	"finish__timing__drv__max_slew_limit": 0.899879,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.878089,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 5.38119e-05,
	"finish__power__switching__total": 1.51426e-05,
	"finish__power__leakage__total": 7.51967e-07,
	"finish__power__total": 6.97064e-05,
	"finish__design__io": 11,
	"finish__design__die__area": 10000,
	"finish__design__core__area": 6256.32,
	"finish__design__instance__count": 134,
	"finish__design__instance__area": 65.702,
	"finish__design__instance__count__stdcell": 134,
	"finish__design__instance__area__stdcell": 65.702,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.0105017,
	"finish__design__instance__utilization__stdcell": 0.0105017,
	"finish__design__rows": 56,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 56,
	"finish__design__sites": 23520,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 23520,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}