// Seed: 2051310675
module module_0 (
    input supply1 id_0,
    output wor id_1,
    output wire id_2,
    input tri id_3,
    output tri1 id_4,
    output wand id_5,
    output wire id_6,
    input wor id_7,
    output wire id_8,
    input supply0 id_9
);
  wire id_11;
  assign id_2 = 1;
  id_12(
      .id_0(1), .id_1(1)
  );
endmodule
module module_1 (
    output tri1 id_0,
    output uwire id_1,
    input wand id_2,
    output wire id_3,
    input supply1 id_4,
    input tri id_5,
    input supply0 id_6,
    output tri0 id_7
);
  module_0(
      id_2, id_0, id_3, id_5, id_3, id_1, id_1, id_6, id_3, id_5
  );
endmodule
