/*
 *  Copyright (C) 2012 Altera Corporation <www.altera.com>
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program.  If not, see <http://www.gnu.org/licenses/>.
 */

/dts-v1/;
#include "socfpga.dtsi"
#include <dt-bindings/interrupt-controller/irq.h>

/ {
	model = "SOC Camera";
	compatible = "altr,socfpga-cyclone5", "altr,socfpga";

	chosen {
		bootargs = "console=ttyS0,115200 root=/dev/mmcblk0p2 rw rootwait";
	};

	memory {
		name = "memory";
		device_type = "memory";
		reg = <0x0 0x40000000>; /* 1 GB */
	};

	reserved-memory {
		#address-cells = <1>;
		#size-cells = <1>;
		ranges;

		/** reserved memory, FPGA ring buffer (RAMStreamer).  Must match
		 *  ram_cfg.ini and definition for cmemk.ko module loader until
		 *  design migrates to cmemk + CMA (dynamic allocation) scheme.
		 */
		ring_buffer_reserved: ring_buffer@20000000 {
			reg = <0x20000000 0x20000000>;
			no-map;
			status = "okay";
		};
	};

	aliases {
		/* this allow the ethaddr uboot environmnet variable contents
		 * to be added to the gmac1 device tree blob.
		 */
		ethernet0 = &gmac1;
	};

	soc {
		clkmgr@ffd04000 {
			clocks {
				osc1 {
					clock-frequency = <25000000>;
				};
			};
		};

		hps_lw_bus: bus@0ff200000 {
			compatible = "simple-bus";
			reg = <0xFF200000 0x00200000>;
			#address-cells = <1>;
			#size-cells = <1>;
			ranges = <0x0 0xFF200000 0x00200000>;
			status = "okay";

			sysid_qsys: sysid@000000 {
				compatible = "altr,sysid-1.0";
				reg = <0x000000 0x08>;
			};

			clspi: spi@00001000 {
				compatible = "cl,spi-1.0";
				#address-cells = <1>;
				#size-cells = <0>;
				reg = <0x00001000 0x0100>;
				interrupts = <0 42 4>;
				master-ref-clk = <50000000>;
				num-chipselect = <8>;
				bus-num = <3>;

				spidev@1 {
					spi-max-frequency = <2000000>;
					reg = <0>;
					compatible = "cl,spidev";
				};

				spi-flash@1 {
					#address-cells = <1>;
					#size-cells = <1>;
					compatible = "s25fl256s0";
					reg = <1>;
					spi-max-frequency = <5000000>;
				};

				spidev@2 {
					spi-max-frequency = <2000000>;
					reg = <2>;
					compatible = "cl,spidev";
				};
			};

			gpio3: gpio@00020000 {
				compatible = "cl,camio-1.0";
				reg = <0x00020000 0x20>;
				interrupts = <0 40 4>;
				virtual_irq_start = <342>;
				interrupt-controller;
				#interrupt-cells = <2>;
				gpio-controller;
				#gpio-cells = <2>;
				gpio-line-names = "CAMIO1", "CAMIO2", "CAMIO3", "CAMIO4";
			};
		};

		dwmmc0@ff704000 {
			status = "okay";
			num-slots = <1>;
			supports-highspeed;
			cap-mmc-highspeed;
			cap-sd-highspeed;
			broken-cd;
			altr,dw-mshc-ciu-div = <3>;
			altr,dw-mshc-sdr-timing = <0 3>;
			bus-width = <4>;
			status = "okay";
		};

		i2c0: i2c@ffc04000 {
			speed-mode = <0>;
			status = "okay";
		};

		i2c1: i2c@ffc05000 {
			speed-mode = <0>;
			status = "okay";
		};

		timer0@ffc08000 {
			clock-frequency = <100000000>;
		};

		timer1@ffc09000 {
			clock-frequency = <100000000>;
		};

		timer2@ffd00000 {
			clock-frequency = <25000000>;
		};

		timer3@ffd01000 {
			clock-frequency = <25000000>;
		};

		serial0@ffc02000 {
			clock-frequency = <100000000>;
		};

		serial1@ffc03000 {
			clock-frequency = <100000000>;
		};

		sysmgr@ffd08000 {
			cpu1-start-addr = <0xffd080c4>;
		};

		gpio@ff708000 {
			/* HPS_GPIO0 -> HPS_GPIO28*/
			gpio-line-names = "", /* 0 */
				"", /* 1 */
				"", /* 2 */
				"", /* 3 */
				"", /* 4 */
				"", /* 5 */
				"", /* 6 */
				"", /* 7 */
				"", /* 8 */
				"", /* 9 */
				"", /* 10 */
				"", /* 11 */
				"", /* 12 */
				"", /* 13 */
				"", /* 14 */
				"", /* 15 */
				"", /* 16 */
				"", /* 17 */
				"", /* 18 */
				"", /* 19 */
				"", /* 20 */
				"", /* 21 */
				"", /* 22 */
				"", /* 23 */
				"", /* 24 */
				"", /* 25 */
				"", /* 26 */
				"", /* 27 */
				""; /* 28 */
			status = "okay";
		};

		gpio@ff709000 {
			/* HPS_GPIO29 -> HPS_GPIO57 */
			status = "okay";
			portb: gpio-controller@0 {
				gpio-line-names = "", /* 29 */
					"", /* 30 */
					"", /* 31 */
					"", /* 32 */
					"", /* 33 */
					"", /* 34 */
					"", /* 35 */
					"", /* 36 */
					"", /* 37 */
					"", /* 38 */
					"", /* 39 */
					"", /* 40 */
					"", /* 41 */
					"", /* 42 */
					"", /* 43 */
					"", /* 44 */
					"", /* 45 */
					"", /* 46 */
					"", /* 47 */
					"", /* 48 */
					"", /* 49 */
					"", /* 50 */
					"", /* 51 */
					"", /* 52 */
					"", /* 53 */
					"SYS_RESN", /* 54 */
					"AVDD_EN", /* 55 */
					"", /* 56 */
					""; /* 57 */
			};
		};

		gpio@ff70a000 {
			/* HPS_GPI0 -> HPS_GPI13, GPS_GPIO58 -> HPS_GPIO66 */
			status = "okay";
		};

		streamer0: streamer@20000000 {
			compatible = "uio,irq";
			interrupts = <0 41 4>;
		};
	};

};

&watchdog0 {
	status = "okay";
};

&i2c0 {
	/* on SOM */
	led@42 {
		device_type = "led";
		compatible = "ams,as3668";
		reg = <0x42>;
	};
	/* on SOM */
	eeprom@50 {
		compatible = "fmd,24c16";
		reg = <0x50>;
	};
};

&i2c1 {
	eeprom@57 {
		compatible = "microchip,24c128";
		reg = <0x57>;
	};

	/* on Ethernet Board, (temperature and EEPROM) */
	eeprom@55 {
		compatible = "microchip,24c128";
		reg = <0x55>;
	};
};

&gmac1 {
	status = "okay";
	snps,max-mtu = <4062>;
};

