{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 02 15:21:28 2016 " "Info: Processing started: Tue Feb 02 15:21:28 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off adder_top -c adder_top --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off adder_top -c adder_top --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "y\[1\] s\[7\] 11.975 ns Longest " "Info: Longest tpd from source pin \"y\[1\]\" to destination pin \"s\[7\]\" is 11.975 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns y\[1\] 1 PIN PIN_F7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_F7; Fanout = 1; PIN Node = 'y\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { y[1] } "NODE_NAME" } } { "adder_top.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-3/adder_top/adder_top.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns y\[1\]~input 2 COMB IOIBUF_X1_Y29_N8 5 " "Info: 2: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = IOIBUF_X1_Y29_N8; Fanout = 5; COMB Node = 'y\[1\]~input'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.852 ns" { y[1] y[1]~input } "NODE_NAME" } } { "adder_top.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-3/adder_top/adder_top.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.467 ns) + CELL(0.243 ns) 4.562 ns adder:U_ADDER\|carry~0 3 COMB LCCOMB_X1_Y14_N22 2 " "Info: 3: + IC(3.467 ns) + CELL(0.243 ns) = 4.562 ns; Loc. = LCCOMB_X1_Y14_N22; Fanout = 2; COMB Node = 'adder:U_ADDER\|carry~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.710 ns" { y[1]~input adder:U_ADDER|carry~0 } "NODE_NAME" } } { "adder.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-3/adder_top/adder.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.347 ns) 5.173 ns adder:U_ADDER\|carry\[3\]~4 4 COMB LCCOMB_X1_Y14_N2 1 " "Info: 4: + IC(0.264 ns) + CELL(0.347 ns) = 5.173 ns; Loc. = LCCOMB_X1_Y14_N2; Fanout = 1; COMB Node = 'adder:U_ADDER\|carry\[3\]~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.611 ns" { adder:U_ADDER|carry~0 adder:U_ADDER|carry[3]~4 } "NODE_NAME" } } { "adder.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-3/adder_top/adder.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.369 ns) + CELL(0.241 ns) 5.783 ns adder:U_ADDER\|carry\[3\]~5 5 COMB LCCOMB_X1_Y14_N20 4 " "Info: 5: + IC(0.369 ns) + CELL(0.241 ns) = 5.783 ns; Loc. = LCCOMB_X1_Y14_N20; Fanout = 4; COMB Node = 'adder:U_ADDER\|carry\[3\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.610 ns" { adder:U_ADDER|carry[3]~4 adder:U_ADDER|carry[3]~5 } "NODE_NAME" } } { "adder.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-3/adder_top/adder.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.272 ns) + CELL(0.336 ns) 6.391 ns adder:U_ADDER\|carry\[6\]~12 6 COMB LCCOMB_X1_Y14_N6 2 " "Info: 6: + IC(0.272 ns) + CELL(0.336 ns) = 6.391 ns; Loc. = LCCOMB_X1_Y14_N6; Fanout = 2; COMB Node = 'adder:U_ADDER\|carry\[6\]~12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { adder:U_ADDER|carry[3]~5 adder:U_ADDER|carry[6]~12 } "NODE_NAME" } } { "adder.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-3/adder_top/adder.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.002 ns) + CELL(0.243 ns) 7.636 ns adder:U_ADDER\|carry\[7\]~13 7 COMB LCCOMB_X2_Y25_N16 2 " "Info: 7: + IC(1.002 ns) + CELL(0.243 ns) = 7.636 ns; Loc. = LCCOMB_X2_Y25_N16; Fanout = 2; COMB Node = 'adder:U_ADDER\|carry\[7\]~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.245 ns" { adder:U_ADDER|carry[6]~12 adder:U_ADDER|carry[7]~13 } "NODE_NAME" } } { "adder.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-3/adder_top/adder.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.130 ns) 7.978 ns adder:U_ADDER\|s\[7\] 8 COMB LCCOMB_X2_Y25_N10 1 " "Info: 8: + IC(0.212 ns) + CELL(0.130 ns) = 7.978 ns; Loc. = LCCOMB_X2_Y25_N10; Fanout = 1; COMB Node = 'adder:U_ADDER\|s\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.342 ns" { adder:U_ADDER|carry[7]~13 adder:U_ADDER|s[7] } "NODE_NAME" } } { "adder.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-3/adder_top/adder.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.470 ns) + CELL(3.527 ns) 11.975 ns s\[7\]~output 9 COMB IOOBUF_X0_Y25_N16 1 " "Info: 9: + IC(0.470 ns) + CELL(3.527 ns) = 11.975 ns; Loc. = IOOBUF_X0_Y25_N16; Fanout = 1; COMB Node = 's\[7\]~output'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.997 ns" { adder:U_ADDER|s[7] s[7]~output } "NODE_NAME" } } { "adder_top.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-3/adder_top/adder_top.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 11.975 ns s\[7\] 10 PIN PIN_H7 0 " "Info: 10: + IC(0.000 ns) + CELL(0.000 ns) = 11.975 ns; Loc. = PIN_H7; Fanout = 0; PIN Node = 's\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { s[7]~output s[7] } "NODE_NAME" } } { "adder_top.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-3/adder_top/adder_top.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.919 ns ( 49.43 % ) " "Info: Total cell delay = 5.919 ns ( 49.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.056 ns ( 50.57 % ) " "Info: Total interconnect delay = 6.056 ns ( 50.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.975 ns" { y[1] y[1]~input adder:U_ADDER|carry~0 adder:U_ADDER|carry[3]~4 adder:U_ADDER|carry[3]~5 adder:U_ADDER|carry[6]~12 adder:U_ADDER|carry[7]~13 adder:U_ADDER|s[7] s[7]~output s[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.975 ns" { y[1] {} y[1]~input {} adder:U_ADDER|carry~0 {} adder:U_ADDER|carry[3]~4 {} adder:U_ADDER|carry[3]~5 {} adder:U_ADDER|carry[6]~12 {} adder:U_ADDER|carry[7]~13 {} adder:U_ADDER|s[7] {} s[7]~output {} s[7] {} } { 0.000ns 0.000ns 3.467ns 0.264ns 0.369ns 0.272ns 1.002ns 0.212ns 0.470ns 0.000ns } { 0.000ns 0.852ns 0.243ns 0.347ns 0.241ns 0.336ns 0.243ns 0.130ns 3.527ns 0.000ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "206 " "Info: Peak virtual memory: 206 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 02 15:21:29 2016 " "Info: Processing ended: Tue Feb 02 15:21:29 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
