regBIF_BX0_PCIE_INDEX reg:0xc
regBIF_BX0_PCIE_DATA reg:0xd
regBIF_BX0_PCIE_INDEX2 reg:0xe
regBIF_BX0_PCIE_DATA2 reg:0xf
regBIF_BX0_PCIE_INDEX_HI reg:0x10
regBIF_BX0_PCIE_INDEX2_HI reg:0x11
regBIF_BX0_SBIOS_SCRATCH_0 reg:0xd54
regBIF_BX0_SBIOS_SCRATCH_1 reg:0xd55
regBIF_BX0_SBIOS_SCRATCH_2 reg:0xd56
regBIF_BX0_SBIOS_SCRATCH_3 reg:0xd57
regBIF_BX0_BIOS_SCRATCH_0 reg:0xd58
regBIF_BX0_BIOS_SCRATCH_1 reg:0xd59
regBIF_BX0_BIOS_SCRATCH_2 reg:0xd5a
regBIF_BX0_BIOS_SCRATCH_3 reg:0xd5b
regBIF_BX0_BIOS_SCRATCH_4 reg:0xd5c
regBIF_BX0_BIOS_SCRATCH_5 reg:0xd5d
regBIF_BX0_BIOS_SCRATCH_6 reg:0xd5e
regBIF_BX0_BIOS_SCRATCH_7 reg:0xd5f
regBIF_BX0_BIOS_SCRATCH_8 reg:0xd60
regBIF_BX0_BIOS_SCRATCH_9 reg:0xd61
regBIF_BX0_BIOS_SCRATCH_10 reg:0xd62
regBIF_BX0_BIOS_SCRATCH_11 reg:0xd63
regBIF_BX0_BIOS_SCRATCH_12 reg:0xd64
regBIF_BX0_BIOS_SCRATCH_13 reg:0xd65
regBIF_BX0_BIOS_SCRATCH_14 reg:0xd66
regBIF_BX0_BIOS_SCRATCH_15 reg:0xd67
regBIF_BX0_BIF_RLC_INTR_CNTL reg:0xd6c
regBIF_BX0_BIF_VCE_INTR_CNTL reg:0xd6d
regBIF_BX0_BIF_UVD_INTR_CNTL reg:0xd6e
regBIF_BX0_GFX_MMIOREG_CAM_ADDR0 reg:0xd8c
regBIF_BX0_GFX_MMIOREG_CAM_REMAP_ADDR0 reg:0xd8d
regBIF_BX0_GFX_MMIOREG_CAM_ADDR1 reg:0xd8e
regBIF_BX0_GFX_MMIOREG_CAM_REMAP_ADDR1 reg:0xd8f
regBIF_BX0_GFX_MMIOREG_CAM_ADDR2 reg:0xd90
regBIF_BX0_GFX_MMIOREG_CAM_REMAP_ADDR2 reg:0xd91
regBIF_BX0_GFX_MMIOREG_CAM_ADDR3 reg:0xd92
regBIF_BX0_GFX_MMIOREG_CAM_REMAP_ADDR3 reg:0xd93
regBIF_BX0_GFX_MMIOREG_CAM_ADDR4 reg:0xd94
regBIF_BX0_GFX_MMIOREG_CAM_REMAP_ADDR4 reg:0xd95
regBIF_BX0_GFX_MMIOREG_CAM_ADDR5 reg:0xd96
regBIF_BX0_GFX_MMIOREG_CAM_REMAP_ADDR5 reg:0xd97
regBIF_BX0_GFX_MMIOREG_CAM_ADDR6 reg:0xd98
regBIF_BX0_GFX_MMIOREG_CAM_REMAP_ADDR6 reg:0xd99
regBIF_BX0_GFX_MMIOREG_CAM_ADDR7 reg:0xd9a
regBIF_BX0_GFX_MMIOREG_CAM_REMAP_ADDR7 reg:0xd9b
regBIF_BX0_GFX_MMIOREG_CAM_CNTL reg:0xd9c
regBIF_BX0_GFX_MMIOREG_CAM_ZERO_CPL reg:0xd9d
regBIF_BX0_GFX_MMIOREG_CAM_ONE_CPL reg:0xd9e
regBIF_BX0_GFX_MMIOREG_CAM_PROGRAMMABLE_CPL reg:0xd9f
regBIF_BX0_DRIVER_SCRATCH_0 reg:0xda0
regBIF_BX0_DRIVER_SCRATCH_1 reg:0xda1
regBIF_BX0_DRIVER_SCRATCH_2 reg:0xda2
regBIF_BX0_DRIVER_SCRATCH_3 reg:0xda3
regBIF_BX0_DRIVER_SCRATCH_4 reg:0xda4
regBIF_BX0_DRIVER_SCRATCH_5 reg:0xda5
regBIF_BX0_DRIVER_SCRATCH_6 reg:0xda6
regBIF_BX0_DRIVER_SCRATCH_7 reg:0xda7
regBIF_BX0_DRIVER_SCRATCH_8 reg:0xda8
regBIF_BX0_DRIVER_SCRATCH_9 reg:0xda9
regBIF_BX0_DRIVER_SCRATCH_10 reg:0xdaa
regBIF_BX0_DRIVER_SCRATCH_11 reg:0xdab
regBIF_BX0_DRIVER_SCRATCH_12 reg:0xdac
regBIF_BX0_DRIVER_SCRATCH_13 reg:0xdad
regBIF_BX0_DRIVER_SCRATCH_14 reg:0xdae
regBIF_BX0_DRIVER_SCRATCH_15 reg:0xdaf
regBIF_BX0_FW_SCRATCH_0 reg:0xdb0
regBIF_BX0_FW_SCRATCH_1 reg:0xdb1
regBIF_BX0_FW_SCRATCH_2 reg:0xdb2
regBIF_BX0_FW_SCRATCH_3 reg:0xdb3
regBIF_BX0_FW_SCRATCH_4 reg:0xdb4
regBIF_BX0_FW_SCRATCH_5 reg:0xdb5
regBIF_BX0_FW_SCRATCH_6 reg:0xdb6
regBIF_BX0_FW_SCRATCH_7 reg:0xdb7
regBIF_BX0_FW_SCRATCH_8 reg:0xdb8
regBIF_BX0_FW_SCRATCH_9 reg:0xdb9
regBIF_BX0_FW_SCRATCH_10 reg:0xdba
regBIF_BX0_FW_SCRATCH_11 reg:0xdbb
regBIF_BX0_FW_SCRATCH_12 reg:0xdbc
regBIF_BX0_FW_SCRATCH_13 reg:0xdbd
regBIF_BX0_FW_SCRATCH_14 reg:0xdbe
regBIF_BX0_FW_SCRATCH_15 reg:0xdbf
regBIF_BX0_SBIOS_SCRATCH_4 reg:0xdc0
regBIF_BX0_SBIOS_SCRATCH_5 reg:0xdc1
regBIF_BX0_SBIOS_SCRATCH_6 reg:0xdc2
regBIF_BX0_SBIOS_SCRATCH_7 reg:0xdc3
regBIF_BX0_SBIOS_SCRATCH_8 reg:0xdc4
regBIF_BX0_SBIOS_SCRATCH_9 reg:0xdc5
regBIF_BX0_SBIOS_SCRATCH_10 reg:0xdc6
regBIF_BX0_SBIOS_SCRATCH_11 reg:0xdc7
regBIF_BX0_SBIOS_SCRATCH_12 reg:0xdc8
regBIF_BX0_SBIOS_SCRATCH_13 reg:0xdc9
regBIF_BX0_SBIOS_SCRATCH_14 reg:0xdca
regBIF_BX0_SBIOS_SCRATCH_15 reg:0xdcb
regRCC_DWN_DEV0_0_DN_PCIE_RESERVED reg:0x10460
regRCC_DWN_DEV0_0_DN_PCIE_SCRATCH reg:0x10461
regRCC_DWN_DEV0_0_DN_PCIE_CNTL reg:0x10463
regRCC_DWN_DEV0_0_DN_PCIE_CONFIG_CNTL reg:0x10464
regRCC_DWN_DEV0_0_DN_PCIE_RX_CNTL2 reg:0x10465
regRCC_DWN_DEV0_0_DN_PCIE_BUS_CNTL reg:0x10466
regRCC_DWN_DEV0_0_DN_PCIE_CFG_CNTL reg:0x10467
regRCC_DWN_DEV0_0_DN_PCIE_STRAP_F0 reg:0x10468
regRCC_DWN_DEV0_0_DN_PCIE_STRAP_MISC reg:0x10469
regRCC_DWN_DEV0_0_DN_PCIE_STRAP_MISC2 reg:0x1046a
regRCC_DWNP_DEV0_0_PCIE_ERR_CNTL reg:0x1046c
regRCC_DWNP_DEV0_0_PCIE_RX_CNTL reg:0x1046d
regRCC_DWNP_DEV0_0_PCIE_LC_SPEED_CNTL reg:0x1046e
regRCC_DWNP_DEV0_0_PCIE_LC_CNTL2 reg:0x1046f
regRCC_DWNP_DEV0_0_PCIEP_STRAP_MISC reg:0x10470
regRCC_DWNP_DEV0_0_LTR_MSG_INFO_FROM_EP reg:0x10471
regRCC_EP_DEV0_0_EP_PCIE_SCRATCH reg:0x10440
regRCC_EP_DEV0_0_EP_PCIE_CNTL reg:0x10442
regRCC_EP_DEV0_0_EP_PCIE_INT_CNTL reg:0x10443
regRCC_EP_DEV0_0_EP_PCIE_INT_STATUS reg:0x10444
regRCC_EP_DEV0_0_EP_PCIE_RX_CNTL2 reg:0x10445
regRCC_EP_DEV0_0_EP_PCIE_BUS_CNTL reg:0x10446
regRCC_EP_DEV0_0_EP_PCIE_CFG_CNTL reg:0x10447
regRCC_EP_DEV0_0_EP_PCIE_TX_LTR_CNTL reg:0x10449
regRCC_EP_DEV0_0_PCIE_F1_DPA_SUBSTATE_PWR_ALLOC_0 reg:0x1044a
regRCC_EP_DEV0_0_PCIE_F1_DPA_SUBSTATE_PWR_ALLOC_1 reg:0x1044a
regRCC_EP_DEV0_0_PCIE_F1_DPA_SUBSTATE_PWR_ALLOC_2 reg:0x1044a
regRCC_EP_DEV0_0_PCIE_F1_DPA_SUBSTATE_PWR_ALLOC_3 reg:0x1044a
regRCC_EP_DEV0_0_PCIE_F1_DPA_SUBSTATE_PWR_ALLOC_4 reg:0x1044b
regRCC_EP_DEV0_0_PCIE_F1_DPA_SUBSTATE_PWR_ALLOC_5 reg:0x1044b
regRCC_EP_DEV0_0_PCIE_F1_DPA_SUBSTATE_PWR_ALLOC_6 reg:0x1044b
regRCC_EP_DEV0_0_PCIE_F1_DPA_SUBSTATE_PWR_ALLOC_7 reg:0x1044b
regRCC_EP_DEV0_0_EP_PCIE_STRAP_MISC reg:0x1044c
regRCC_EP_DEV0_0_EP_PCIE_STRAP_MISC2 reg:0x1044d
regRCC_EP_DEV0_0_EP_PCIE_F0_DPA_CAP reg:0x1044f
regRCC_EP_DEV0_0_EP_PCIE_F0_DPA_LATENCY_INDICATOR reg:0x10450
regRCC_EP_DEV0_0_EP_PCIE_F0_DPA_CNTL reg:0x10450
regRCC_EP_DEV0_0_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_0 reg:0x10450
regRCC_EP_DEV0_0_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_1 reg:0x10451
regRCC_EP_DEV0_0_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_2 reg:0x10451
regRCC_EP_DEV0_0_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_3 reg:0x10451
regRCC_EP_DEV0_0_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_4 reg:0x10451
regRCC_EP_DEV0_0_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_5 reg:0x10452
regRCC_EP_DEV0_0_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_6 reg:0x10452
regRCC_EP_DEV0_0_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_7 reg:0x10452
regRCC_EP_DEV0_0_EP_PCIE_PME_CONTROL reg:0x10452
regRCC_EP_DEV0_0_EP_PCIEP_RESERVED reg:0x10453
regRCC_EP_DEV0_0_EP_PCIE_TX_CNTL reg:0x10455
regRCC_EP_DEV0_0_EP_PCIE_TX_REQUESTER_ID reg:0x10456
regRCC_EP_DEV0_0_EP_PCIE_ERR_CNTL reg:0x10457
regRCC_EP_DEV0_0_EP_PCIE_RX_CNTL reg:0x10458
regRCC_EP_DEV0_0_EP_PCIE_LC_SPEED_CNTL reg:0x10459
regBIF_BX_PF0_MM_INDEX reg:0x0
regBIF_BX_PF0_MM_DATA reg:0x1
regBIF_BX_PF0_MM_INDEX_HI reg:0x6
regBIF_BX_PF0_RSMU_INDEX reg:0xd20
regBIF_BX_PF0_RSMU_DATA reg:0xd21
regBIF_BX_PF0_RSMU_INDEX_HI reg:0xd22
regBIF_BX0_CC_BIF_BX_STRAP0 reg:0x104e2
regBIF_BX0_CC_BIF_BX_PINSTRAP0 reg:0x104e4
regBIF_BX0_BIF_MM_INDACCESS_CNTL reg:0x104e6
regBIF_BX0_BUS_CNTL reg:0x104e7
regBIF_BX0_BIF_SCRATCH0 reg:0x104e8
regBIF_BX0_BIF_SCRATCH1 reg:0x104e9
regBIF_BX0_BX_RESET_EN reg:0x104ed
regBIF_BX0_MM_CFGREGS_CNTL reg:0x104ee
regBIF_BX0_BX_RESET_CNTL reg:0x104f0
regBIF_BX0_INTERRUPT_CNTL reg:0x104f1
regBIF_BX0_INTERRUPT_CNTL2 reg:0x104f2
regBIF_BX0_CLKREQB_PAD_CNTL reg:0x104f8
regBIF_BX0_BIF_FEATURES_CONTROL_MISC reg:0x104fb
regBIF_BX0_HDP_ATOMIC_CONTROL_MISC reg:0x104fc
regBIF_BX0_BIF_DOORBELL_CNTL reg:0x104fd
regBIF_BX0_BIF_DOORBELL_INT_CNTL reg:0x104fe
regBIF_BX0_BIF_FB_EN reg:0x10500
regBIF_BX0_BIF_INTR_CNTL reg:0x10501
regBIF_BX0_BIF_MST_TRANS_PENDING_VF reg:0x10509
regBIF_BX0_BIF_SLV_TRANS_PENDING_VF reg:0x1050a
regBIF_BX0_BACO_CNTL reg:0x1050b
regBIF_BX0_BIF_BACO_EXIT_TIME0 reg:0x1050c
regBIF_BX0_BIF_BACO_EXIT_TIMER1 reg:0x1050d
regBIF_BX0_BIF_BACO_EXIT_TIMER2 reg:0x1050e
regBIF_BX0_BIF_BACO_EXIT_TIMER3 reg:0x1050f
regBIF_BX0_BIF_BACO_EXIT_TIMER4 reg:0x10510
regBIF_BX0_MEM_TYPE_CNTL reg:0x10511
regBIF_BX0_NBIF_GFX_ADDR_LUT_CNTL reg:0x10513
regBIF_BX0_NBIF_GFX_ADDR_LUT_0 reg:0x10514
regBIF_BX0_NBIF_GFX_ADDR_LUT_1 reg:0x10515
regBIF_BX0_NBIF_GFX_ADDR_LUT_2 reg:0x10516
regBIF_BX0_NBIF_GFX_ADDR_LUT_3 reg:0x10517
regBIF_BX0_NBIF_GFX_ADDR_LUT_4 reg:0x10518
regBIF_BX0_NBIF_GFX_ADDR_LUT_5 reg:0x10519
regBIF_BX0_NBIF_GFX_ADDR_LUT_6 reg:0x1051a
regBIF_BX0_NBIF_GFX_ADDR_LUT_7 reg:0x1051b
regBIF_BX0_NBIF_GFX_ADDR_LUT_8 reg:0x1051c
regBIF_BX0_NBIF_GFX_ADDR_LUT_9 reg:0x1051d
regBIF_BX0_NBIF_GFX_ADDR_LUT_10 reg:0x1051e
regBIF_BX0_NBIF_GFX_ADDR_LUT_11 reg:0x1051f
regBIF_BX0_NBIF_GFX_ADDR_LUT_12 reg:0x10520
regBIF_BX0_NBIF_GFX_ADDR_LUT_13 reg:0x10521
regBIF_BX0_NBIF_GFX_ADDR_LUT_14 reg:0x10522
regBIF_BX0_NBIF_GFX_ADDR_LUT_15 reg:0x10523
regBIF_BX0_REMAP_HDP_MEM_FLUSH_CNTL reg:0x1052d
regBIF_BX0_REMAP_HDP_REG_FLUSH_CNTL reg:0x1052e
regBIF_BX0_BIF_RB_CNTL reg:0x1052f
regBIF_BX0_BIF_RB_BASE reg:0x10530
regBIF_BX0_BIF_RB_RPTR reg:0x10531
regBIF_BX0_BIF_RB_WPTR reg:0x10532
regBIF_BX0_BIF_RB_WPTR_ADDR_HI reg:0x10533
regBIF_BX0_BIF_RB_WPTR_ADDR_LO reg:0x10534
regBIF_BX0_MAILBOX_INDEX reg:0x10535
regBIF_BX0_BIF_MP1_INTR_CTRL reg:0x10542
regBIF_BX0_BIF_PERSTB_PAD_CNTL reg:0x10546
regBIF_BX0_BIF_PX_EN_PAD_CNTL reg:0x10547
regBIF_BX0_BIF_REFPADKIN_PAD_CNTL reg:0x10548
regBIF_BX0_BIF_CLKREQB_PAD_CNTL reg:0x10549
regBIF_BX0_BIF_PWRBRK_PAD_CNTL reg:0x1054a
regRCC_DEV0_0_RCC_ERR_INT_CNTL reg:0x10486
regRCC_DEV0_0_RCC_BACO_CNTL_MISC reg:0x10487
regRCC_DEV0_0_RCC_RESET_EN reg:0x10488
regRCC_DEV0_0_RCC_VDM_SUPPORT reg:0x10489
regRCC_DEV0_0_RCC_MARGIN_PARAM_CNTL0 reg:0x1048a
regRCC_DEV0_0_RCC_MARGIN_PARAM_CNTL1 reg:0x1048b
regRCC_DEV0_0_RCC_GPUIOV_REGION reg:0x1048c
regRCC_DEV0_0_RCC_GPU_HOSTVM_EN reg:0x1048d
regRCC_DEV0_0_RCC_CONSOLE_IOV_MODE_CNTL reg:0x1048e
regRCC_DEV0_0_RCC_CONSOLE_IOV_FIRST_VF_OFFSET reg:0x1048f
regRCC_DEV0_0_RCC_CONSOLE_IOV_VF_STRIDE reg:0x1048f
regRCC_DEV0_0_RCC_PEER_REG_RANGE0 reg:0x104be
regRCC_DEV0_0_RCC_PEER_REG_RANGE1 reg:0x104bf
regRCC_DEV0_0_RCC_BUS_CNTL reg:0x104c1
regRCC_DEV0_0_RCC_CONFIG_CNTL reg:0x104c2
regRCC_DEV0_0_RCC_CONFIG_F0_BASE reg:0x104c6
regRCC_DEV0_0_RCC_CONFIG_APER_SIZE reg:0x104c7
regRCC_DEV0_0_RCC_CONFIG_REG_APER_SIZE reg:0x104c8
regRCC_DEV0_0_RCC_XDMA_LO reg:0x104c9
regRCC_DEV0_0_RCC_XDMA_HI reg:0x104ca
regRCC_DEV0_0_RCC_FEATURES_CONTROL_MISC reg:0x104cb
regRCC_DEV0_0_RCC_BUSNUM_CNTL1 reg:0x104cc
regRCC_DEV0_0_RCC_BUSNUM_LIST0 reg:0x104cd
regRCC_DEV0_0_RCC_BUSNUM_LIST1 reg:0x104ce
regRCC_DEV0_0_RCC_BUSNUM_CNTL2 reg:0x104cf
regRCC_DEV0_0_RCC_CAPTURE_HOST_BUSNUM reg:0x104d0
regRCC_DEV0_0_RCC_HOST_BUSNUM reg:0x104d1
regRCC_DEV0_0_RCC_PEER0_FB_OFFSET_HI reg:0x104d2
regRCC_DEV0_0_RCC_PEER0_FB_OFFSET_LO reg:0x104d3
regRCC_DEV0_0_RCC_PEER1_FB_OFFSET_HI reg:0x104d4
regRCC_DEV0_0_RCC_PEER1_FB_OFFSET_LO reg:0x104d5
regRCC_DEV0_0_RCC_PEER2_FB_OFFSET_HI reg:0x104d6
regRCC_DEV0_0_RCC_PEER2_FB_OFFSET_LO reg:0x104d7
regRCC_DEV0_0_RCC_PEER3_FB_OFFSET_HI reg:0x104d8
regRCC_DEV0_0_RCC_PEER3_FB_OFFSET_LO reg:0x104d9
regRCC_DEV0_0_RCC_DEVFUNCNUM_LIST0 reg:0x104da
regRCC_DEV0_0_RCC_DEVFUNCNUM_LIST1 reg:0x104db
regRCC_DEV0_0_RCC_DEV0_LINK_CNTL reg:0x104dd
regRCC_DEV0_0_RCC_CMN_LINK_CNTL reg:0x104de
regRCC_DEV0_0_RCC_EP_REQUESTERID_RESTORE reg:0x104df
regRCC_DEV0_0_RCC_LTR_LSWITCH_CNTL reg:0x104e0
regRCC_DEV0_0_RCC_MH_ARB_CNTL reg:0x104e1
regRCC_DEV0_EPF0_GFXMSIX_VECT0_ADDR_LO reg:0x4040400
regRCC_DEV0_EPF0_GFXMSIX_VECT0_ADDR_HI reg:0x4040401
regRCC_DEV0_EPF0_GFXMSIX_VECT0_MSG_DATA reg:0x4040402
regRCC_DEV0_EPF0_GFXMSIX_VECT0_CONTROL reg:0x4040403
regRCC_DEV0_EPF0_GFXMSIX_VECT1_ADDR_LO reg:0x4040404
regRCC_DEV0_EPF0_GFXMSIX_VECT1_ADDR_HI reg:0x4040405
regRCC_DEV0_EPF0_GFXMSIX_VECT1_MSG_DATA reg:0x4040406
regRCC_DEV0_EPF0_GFXMSIX_VECT1_CONTROL reg:0x4040407
regRCC_DEV0_EPF0_GFXMSIX_VECT2_ADDR_LO reg:0x4040408
regRCC_DEV0_EPF0_GFXMSIX_VECT2_ADDR_HI reg:0x4040409
regRCC_DEV0_EPF0_GFXMSIX_VECT2_MSG_DATA reg:0x404040a
regRCC_DEV0_EPF0_GFXMSIX_VECT2_CONTROL reg:0x404040b
regRCC_DEV0_EPF0_GFXMSIX_VECT3_ADDR_LO reg:0x404040c
regRCC_DEV0_EPF0_GFXMSIX_VECT3_ADDR_HI reg:0x404040d
regRCC_DEV0_EPF0_GFXMSIX_VECT3_MSG_DATA reg:0x404040e
regRCC_DEV0_EPF0_GFXMSIX_VECT3_CONTROL reg:0x404040f
regRCC_DEV0_EPF0_GFXMSIX_PBA reg:0x4040800
regRCC_STRAP0_RCC_BIF_STRAP0 reg:0x10400
regRCC_STRAP0_RCC_BIF_STRAP1 reg:0x10401
regRCC_STRAP0_RCC_BIF_STRAP2 reg:0x10402
regRCC_STRAP0_RCC_BIF_STRAP3 reg:0x10403
regRCC_STRAP0_RCC_BIF_STRAP4 reg:0x10404
regRCC_STRAP0_RCC_BIF_STRAP5 reg:0x10405
regRCC_STRAP0_RCC_BIF_STRAP6 reg:0x10406
regRCC_STRAP0_RCC_DEV0_PORT_STRAP0 reg:0x10407
regRCC_STRAP0_RCC_DEV0_PORT_STRAP1 reg:0x10408
regRCC_STRAP0_RCC_DEV0_PORT_STRAP10 reg:0x10409
regRCC_STRAP0_RCC_DEV0_PORT_STRAP11 reg:0x1040a
regRCC_STRAP0_RCC_DEV0_PORT_STRAP12 reg:0x1040b
regRCC_STRAP0_RCC_DEV0_PORT_STRAP13 reg:0x1040c
regRCC_STRAP0_RCC_DEV0_PORT_STRAP14 reg:0x1040d
regRCC_STRAP0_RCC_DEV0_PORT_STRAP2 reg:0x1040e
regRCC_STRAP0_RCC_DEV0_PORT_STRAP3 reg:0x1040f
regRCC_STRAP0_RCC_DEV0_PORT_STRAP4 reg:0x10410
regRCC_STRAP0_RCC_DEV0_PORT_STRAP5 reg:0x10411
regRCC_STRAP0_RCC_DEV0_PORT_STRAP6 reg:0x10412
regRCC_STRAP0_RCC_DEV0_PORT_STRAP7 reg:0x10413
regRCC_STRAP0_RCC_DEV0_PORT_STRAP8 reg:0x10414
regRCC_STRAP0_RCC_DEV0_PORT_STRAP9 reg:0x10415
regRCC_STRAP0_RCC_DEV0_EPF0_STRAP0 reg:0x10416
regRCC_STRAP0_RCC_DEV0_EPF0_STRAP1 reg:0x10417
regRCC_STRAP0_RCC_DEV0_EPF0_STRAP13 reg:0x10418
regRCC_STRAP0_RCC_DEV0_EPF0_STRAP14 reg:0x10419
regRCC_STRAP0_RCC_DEV0_EPF0_STRAP15 reg:0x1041a
regRCC_STRAP0_RCC_DEV0_EPF0_STRAP16 reg:0x1041b
regRCC_STRAP0_RCC_DEV0_EPF0_STRAP17 reg:0x1041c
regRCC_STRAP0_RCC_DEV0_EPF0_STRAP18 reg:0x1041d
regRCC_STRAP0_RCC_DEV0_EPF0_STRAP2 reg:0x1041e
regRCC_STRAP0_RCC_DEV0_EPF0_STRAP26 reg:0x1041f
regRCC_STRAP0_RCC_DEV0_EPF0_STRAP3 reg:0x10420
regRCC_STRAP0_RCC_DEV0_EPF0_STRAP4 reg:0x10421
regRCC_STRAP0_RCC_DEV0_EPF0_STRAP5 reg:0x10422
regRCC_STRAP0_RCC_DEV0_EPF0_STRAP8 reg:0x10424
regRCC_STRAP0_RCC_DEV0_EPF0_STRAP9 reg:0x10425
regRCC_STRAP0_RCC_DEV0_EPF1_STRAP0 reg:0x10426
regRCC_STRAP0_RCC_DEV0_EPF1_STRAP2 reg:0x10432
regRCC_STRAP0_RCC_DEV0_EPF1_STRAP20 reg:0x10433
regRCC_STRAP0_RCC_DEV0_EPF1_STRAP21 reg:0x10434
regRCC_STRAP0_RCC_DEV0_EPF1_STRAP22 reg:0x10435
regRCC_STRAP0_RCC_DEV0_EPF1_STRAP23 reg:0x10436
regRCC_STRAP0_RCC_DEV0_EPF1_STRAP24 reg:0x10437
regRCC_STRAP0_RCC_DEV0_EPF1_STRAP25 reg:0x10438
regRCC_STRAP0_RCC_DEV0_EPF1_STRAP3 reg:0x10439
regRCC_STRAP0_RCC_DEV0_EPF1_STRAP4 reg:0x1043a
regRCC_STRAP0_RCC_DEV0_EPF1_STRAP5 reg:0x1043b
regRCC_STRAP0_RCC_DEV0_EPF1_STRAP6 reg:0x1043c
regRCC_STRAP0_RCC_DEV0_EPF1_STRAP7 reg:0x1043d
regBIF_BX_PF0_BIF_BME_STATUS reg:0x104eb
regBIF_BX_PF0_BIF_ATOMIC_ERR_LOG reg:0x104ec
regBIF_BX_PF0_DOORBELL_SELFRING_GPA_APER_BASE_HIGH reg:0x104f3
regBIF_BX_PF0_DOORBELL_SELFRING_GPA_APER_BASE_LOW reg:0x104f4
regBIF_BX_PF0_DOORBELL_SELFRING_GPA_APER_CNTL reg:0x104f5
regBIF_BX_PF0_HDP_REG_COHERENCY_FLUSH_CNTL reg:0x104f6
regBIF_BX_PF0_HDP_MEM_COHERENCY_FLUSH_CNTL reg:0x104f7
regBIF_BX_PF0_HDP_MEM_COHERENCY_FLUSH_ONLY_CNTL reg:0x104f9
regBIF_BX_PF0_HDP_MEM_COHERENCY_INVALIDATE_ONLY_CNTL reg:0x104fa
regBIF_BX_PF0_GPU_HDP_FLUSH_REQ reg:0x10506
regBIF_BX_PF0_GPU_HDP_FLUSH_DONE reg:0x10507
regBIF_BX_PF0_BIF_TRANS_PENDING reg:0x10508
regBIF_BX_PF0_NBIF_GFX_ADDR_LUT_BYPASS reg:0x10512
regBIF_BX_PF0_MAILBOX_MSGBUF_TRN_DW0 reg:0x10536
regBIF_BX_PF0_MAILBOX_MSGBUF_TRN_DW1 reg:0x10537
regBIF_BX_PF0_MAILBOX_MSGBUF_TRN_DW2 reg:0x10538
regBIF_BX_PF0_MAILBOX_MSGBUF_TRN_DW3 reg:0x10539
regBIF_BX_PF0_MAILBOX_MSGBUF_RCV_DW0 reg:0x1053a
regBIF_BX_PF0_MAILBOX_MSGBUF_RCV_DW1 reg:0x1053b
regBIF_BX_PF0_MAILBOX_MSGBUF_RCV_DW2 reg:0x1053c
regBIF_BX_PF0_MAILBOX_MSGBUF_RCV_DW3 reg:0x1053d
regBIF_BX_PF0_MAILBOX_CONTROL reg:0x1053e
regBIF_BX_PF0_MAILBOX_INT_CNTL reg:0x1053f
regBIF_BX_PF0_BIF_VMHV_MAILBOX reg:0x10540
regBIF_BX_PF0_PARTITION_COMPUTE_CAP reg:0x10561
regBIF_BX_PF0_PARTITION_MEM_CAP reg:0x10562
regBIF_BX_PF0_PARTITION_COMPUTE_STATUS reg:0x10563
regBIF_BX_PF0_PARTITION_MEM_STATUS reg:0x10564
regRCC_DEV0_EPF0_RCC_ERR_LOG reg:0x10485
regRCC_DEV0_EPF0_RCC_DOORBELL_APER_EN reg:0x104c0
regRCC_DEV0_EPF0_RCC_CONFIG_MEMSIZE reg:0x104c3
regRCC_DEV0_EPF0_RCC_CONFIG_RESERVED reg:0x104c4
regRCC_DEV0_EPF0_RCC_IOV_FUNC_IDENTIFIER reg:0x104c5
regGDC0_A2S_CNTL_CL0 reg:0x241b000
regGDC0_A2S_CNTL_CL1 reg:0x241b001
regGDC0_A2S_CNTL3_CL0 reg:0x241b018
regGDC0_A2S_CNTL3_CL1 reg:0x241b019
regGDC0_A2S_CNTL_SW0 reg:0x241b030
regGDC0_A2S_CNTL_SW1 reg:0x241b031
regGDC0_A2S_CNTL_SW2 reg:0x241b032
regGDC0_A2S_TAG_ALLOC_0 reg:0x241b03d
regGDC0_A2S_TAG_ALLOC_1 reg:0x241b03e
regGDC0_A2S_MISC_CNTL reg:0x241b041
regGDC0_SHUB_REGS_IF_CTL reg:0x241b043
regGDC0_NGDC_MGCG_CTRL reg:0x241b04a
regGDC0_NGDC_RESERVED_0 reg:0x241b04b
regGDC0_NGDC_RESERVED_1 reg:0x241b04c
regGDC0_NBIF_GFX_DOORBELL_STATUS reg:0x241b04f
regGDC0_ATDMA_MISC_CNTL reg:0x241b05d
regGDC0_S2A_MISC_CNTL reg:0x241b05f
regGDC0_NGDC_PG_MISC_CTRL reg:0x241b078
regGDC0_NGDC_PGMST_CTRL reg:0x241b079
regGDC0_NGDC_PGSLV_CTRL reg:0x241b07a
regBIF_CFG_DEV0_RC0_VENDOR_ID reg:0x4040000
regBIF_CFG_DEV0_RC0_DEVICE_ID reg:0x4040000
regBIF_CFG_DEV0_RC0_COMMAND reg:0x4040001
regBIF_CFG_DEV0_RC0_STATUS reg:0x4040001
regBIF_CFG_DEV0_RC0_REVISION_ID reg:0x4040002
regBIF_CFG_DEV0_RC0_PROG_INTERFACE reg:0x4040002
regBIF_CFG_DEV0_RC0_SUB_CLASS reg:0x4040002
regBIF_CFG_DEV0_RC0_BASE_CLASS reg:0x4040002
regBIF_CFG_DEV0_RC0_CACHE_LINE reg:0x4040003
regBIF_CFG_DEV0_RC0_LATENCY reg:0x4040003
regBIF_CFG_DEV0_RC0_HEADER reg:0x4040003
regBIF_CFG_DEV0_RC0_BIST reg:0x4040003
regBIF_CFG_DEV0_RC0_BASE_ADDR_1 reg:0x4040004
regBIF_CFG_DEV0_RC0_BASE_ADDR_2 reg:0x4040005
regBIF_CFG_DEV0_RC0_SUB_BUS_NUMBER_LATENCY reg:0x4040006
regBIF_CFG_DEV0_RC0_IO_BASE_LIMIT reg:0x4040007
regBIF_CFG_DEV0_RC0_SECONDARY_STATUS reg:0x4040007
regBIF_CFG_DEV0_RC0_MEM_BASE_LIMIT reg:0x4040008
regBIF_CFG_DEV0_RC0_PREF_BASE_LIMIT reg:0x4040009
regBIF_CFG_DEV0_RC0_PREF_BASE_UPPER reg:0x404000a
regBIF_CFG_DEV0_RC0_PREF_LIMIT_UPPER reg:0x404000b
regBIF_CFG_DEV0_RC0_IO_BASE_LIMIT_HI reg:0x404000c
regBIF_CFG_DEV0_RC0_CAP_PTR reg:0x404000d
regBIF_CFG_DEV0_RC0_ROM_BASE_ADDR reg:0x404000e
regBIF_CFG_DEV0_RC0_INTERRUPT_LINE reg:0x404000f
regBIF_CFG_DEV0_RC0_INTERRUPT_PIN reg:0x404000f
regBIF_CFG_DEV0_RC0_IRQ_BRIDGE_CNTL reg:0x404000f
regBIF_CFG_DEV0_RC0_EXT_BRIDGE_CNTL reg:0x4040010
regBIF_CFG_DEV0_RC0_PMI_CAP_LIST reg:0x4040014
regBIF_CFG_DEV0_RC0_PMI_CAP reg:0x4040014
regBIF_CFG_DEV0_RC0_PMI_STATUS_CNTL reg:0x4040015
regBIF_CFG_DEV0_RC0_PCIE_CAP_LIST reg:0x4040016
regBIF_CFG_DEV0_RC0_PCIE_CAP reg:0x4040016
regBIF_CFG_DEV0_RC0_DEVICE_CAP reg:0x4040017
regBIF_CFG_DEV0_RC0_DEVICE_CNTL reg:0x4040018
regBIF_CFG_DEV0_RC0_DEVICE_STATUS reg:0x4040018
regBIF_CFG_DEV0_RC0_LINK_CAP reg:0x4040019
regBIF_CFG_DEV0_RC0_LINK_CNTL reg:0x404001a
regBIF_CFG_DEV0_RC0_LINK_STATUS reg:0x404001a
regBIF_CFG_DEV0_RC0_SLOT_CAP reg:0x404001b
regBIF_CFG_DEV0_RC0_SLOT_CNTL reg:0x404001c
regBIF_CFG_DEV0_RC0_SLOT_STATUS reg:0x404001c
regBIF_CFG_DEV0_RC0_ROOT_CNTL reg:0x404001d
regBIF_CFG_DEV0_RC0_ROOT_CAP reg:0x404001d
regBIF_CFG_DEV0_RC0_ROOT_STATUS reg:0x404001e
regBIF_CFG_DEV0_RC0_DEVICE_CAP2 reg:0x404001f
regBIF_CFG_DEV0_RC0_DEVICE_CNTL2 reg:0x4040020
regBIF_CFG_DEV0_RC0_DEVICE_STATUS2 reg:0x4040020
regBIF_CFG_DEV0_RC0_LINK_CAP2 reg:0x4040021
regBIF_CFG_DEV0_RC0_LINK_CNTL2 reg:0x4040022
regBIF_CFG_DEV0_RC0_LINK_STATUS2 reg:0x4040022
regBIF_CFG_DEV0_RC0_SLOT_CAP2 reg:0x4040023
regBIF_CFG_DEV0_RC0_SLOT_CNTL2 reg:0x4040024
regBIF_CFG_DEV0_RC0_SLOT_STATUS2 reg:0x4040024
regBIF_CFG_DEV0_RC0_MSI_CAP_LIST reg:0x4040028
regBIF_CFG_DEV0_RC0_MSI_MSG_CNTL reg:0x4040028
regBIF_CFG_DEV0_RC0_MSI_MSG_ADDR_LO reg:0x4040029
regBIF_CFG_DEV0_RC0_MSI_MSG_ADDR_HI reg:0x404002a
regBIF_CFG_DEV0_RC0_MSI_MSG_DATA reg:0x404002a
regBIF_CFG_DEV0_RC0_MSI_EXT_MSG_DATA reg:0x404002a
regBIF_CFG_DEV0_RC0_MSI_MSG_DATA_64 reg:0x404002b
regBIF_CFG_DEV0_RC0_MSI_EXT_MSG_DATA_64 reg:0x404002b
regBIF_CFG_DEV0_RC0_SSID_CAP_LIST reg:0x4040030
regBIF_CFG_DEV0_RC0_SSID_CAP reg:0x4040031
regBIF_CFG_DEV0_RC0_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST reg:0x4040040
regBIF_CFG_DEV0_RC0_PCIE_VENDOR_SPECIFIC_HDR reg:0x4040041
regBIF_CFG_DEV0_RC0_PCIE_VENDOR_SPECIFIC1 reg:0x4040042
regBIF_CFG_DEV0_RC0_PCIE_VENDOR_SPECIFIC2 reg:0x4040043
regBIF_CFG_DEV0_RC0_PCIE_VC_ENH_CAP_LIST reg:0x4040044
regBIF_CFG_DEV0_RC0_PCIE_PORT_VC_CAP_REG1 reg:0x4040045
regBIF_CFG_DEV0_RC0_PCIE_PORT_VC_CAP_REG2 reg:0x4040046
regBIF_CFG_DEV0_RC0_PCIE_PORT_VC_CNTL reg:0x4040047
regBIF_CFG_DEV0_RC0_PCIE_PORT_VC_STATUS reg:0x4040047
regBIF_CFG_DEV0_RC0_PCIE_VC0_RESOURCE_CAP reg:0x4040048
regBIF_CFG_DEV0_RC0_PCIE_VC0_RESOURCE_CNTL reg:0x4040049
regBIF_CFG_DEV0_RC0_PCIE_VC0_RESOURCE_STATUS reg:0x404004a
regBIF_CFG_DEV0_RC0_PCIE_VC1_RESOURCE_CAP reg:0x404004b
regBIF_CFG_DEV0_RC0_PCIE_VC1_RESOURCE_CNTL reg:0x404004c
regBIF_CFG_DEV0_RC0_PCIE_VC1_RESOURCE_STATUS reg:0x404004d
regBIF_CFG_DEV0_RC0_PCIE_DEV_SERIAL_NUM_ENH_CAP_LIST reg:0x4040050
regBIF_CFG_DEV0_RC0_PCIE_DEV_SERIAL_NUM_DW1 reg:0x4040051
regBIF_CFG_DEV0_RC0_PCIE_DEV_SERIAL_NUM_DW2 reg:0x4040052
regBIF_CFG_DEV0_RC0_PCIE_ADV_ERR_RPT_ENH_CAP_LIST reg:0x4040054
regBIF_CFG_DEV0_RC0_PCIE_UNCORR_ERR_STATUS reg:0x4040055
regBIF_CFG_DEV0_RC0_PCIE_UNCORR_ERR_MASK reg:0x4040056
regBIF_CFG_DEV0_RC0_PCIE_UNCORR_ERR_SEVERITY reg:0x4040057
regBIF_CFG_DEV0_RC0_PCIE_CORR_ERR_STATUS reg:0x4040058
regBIF_CFG_DEV0_RC0_PCIE_CORR_ERR_MASK reg:0x4040059
regBIF_CFG_DEV0_RC0_PCIE_ADV_ERR_CAP_CNTL reg:0x404005a
regBIF_CFG_DEV0_RC0_PCIE_HDR_LOG0 reg:0x404005b
regBIF_CFG_DEV0_RC0_PCIE_HDR_LOG1 reg:0x404005c
regBIF_CFG_DEV0_RC0_PCIE_HDR_LOG2 reg:0x404005d
regBIF_CFG_DEV0_RC0_PCIE_HDR_LOG3 reg:0x404005e
regBIF_CFG_DEV0_RC0_PCIE_ROOT_ERR_CMD reg:0x404005f
regBIF_CFG_DEV0_RC0_PCIE_ROOT_ERR_STATUS reg:0x4040060
regBIF_CFG_DEV0_RC0_PCIE_ERR_SRC_ID reg:0x4040061
regBIF_CFG_DEV0_RC0_PCIE_TLP_PREFIX_LOG0 reg:0x4040062
regBIF_CFG_DEV0_RC0_PCIE_TLP_PREFIX_LOG1 reg:0x4040063
regBIF_CFG_DEV0_RC0_PCIE_TLP_PREFIX_LOG2 reg:0x4040064
regBIF_CFG_DEV0_RC0_PCIE_TLP_PREFIX_LOG3 reg:0x4040065
regBIF_CFG_DEV0_RC0_PCIE_SECONDARY_ENH_CAP_LIST reg:0x404009c
regBIF_CFG_DEV0_RC0_PCIE_LINK_CNTL3 reg:0x404009d
regBIF_CFG_DEV0_RC0_PCIE_LANE_ERROR_STATUS reg:0x404009e
regBIF_CFG_DEV0_RC0_PCIE_LANE_0_EQUALIZATION_CNTL reg:0x404009f
regBIF_CFG_DEV0_RC0_PCIE_LANE_1_EQUALIZATION_CNTL reg:0x404009f
regBIF_CFG_DEV0_RC0_PCIE_LANE_2_EQUALIZATION_CNTL reg:0x40400a0
regBIF_CFG_DEV0_RC0_PCIE_LANE_3_EQUALIZATION_CNTL reg:0x40400a0
regBIF_CFG_DEV0_RC0_PCIE_LANE_4_EQUALIZATION_CNTL reg:0x40400a1
regBIF_CFG_DEV0_RC0_PCIE_LANE_5_EQUALIZATION_CNTL reg:0x40400a1
regBIF_CFG_DEV0_RC0_PCIE_LANE_6_EQUALIZATION_CNTL reg:0x40400a2
regBIF_CFG_DEV0_RC0_PCIE_LANE_7_EQUALIZATION_CNTL reg:0x40400a2
regBIF_CFG_DEV0_RC0_PCIE_LANE_8_EQUALIZATION_CNTL reg:0x40400a3
regBIF_CFG_DEV0_RC0_PCIE_LANE_9_EQUALIZATION_CNTL reg:0x40400a3
regBIF_CFG_DEV0_RC0_PCIE_LANE_10_EQUALIZATION_CNTL reg:0x40400a4
regBIF_CFG_DEV0_RC0_PCIE_LANE_11_EQUALIZATION_CNTL reg:0x40400a4
regBIF_CFG_DEV0_RC0_PCIE_LANE_12_EQUALIZATION_CNTL reg:0x40400a5
regBIF_CFG_DEV0_RC0_PCIE_LANE_13_EQUALIZATION_CNTL reg:0x40400a5
regBIF_CFG_DEV0_RC0_PCIE_LANE_14_EQUALIZATION_CNTL reg:0x40400a6
regBIF_CFG_DEV0_RC0_PCIE_LANE_15_EQUALIZATION_CNTL reg:0x40400a6
regBIF_CFG_DEV0_RC0_PCIE_ACS_ENH_CAP_LIST reg:0x40400a8
regBIF_CFG_DEV0_RC0_PCIE_ACS_CAP reg:0x40400a9
regBIF_CFG_DEV0_RC0_PCIE_ACS_CNTL reg:0x40400a9
regBIF_CFG_DEV0_RC0_PCIE_DLF_ENH_CAP_LIST reg:0x4040100
regBIF_CFG_DEV0_RC0_DATA_LINK_FEATURE_CAP reg:0x4040101
regBIF_CFG_DEV0_RC0_DATA_LINK_FEATURE_STATUS reg:0x4040102
regBIF_CFG_DEV0_RC0_PCIE_PHY_16GT_ENH_CAP_LIST reg:0x4040104
regBIF_CFG_DEV0_RC0_LINK_CAP_16GT reg:0x4040105
regBIF_CFG_DEV0_RC0_LINK_CNTL_16GT reg:0x4040106
regBIF_CFG_DEV0_RC0_LINK_STATUS_16GT reg:0x4040107
regBIF_CFG_DEV0_RC0_LOCAL_PARITY_MISMATCH_STATUS_16GT reg:0x4040108
regBIF_CFG_DEV0_RC0_RTM1_PARITY_MISMATCH_STATUS_16GT reg:0x4040109
regBIF_CFG_DEV0_RC0_RTM2_PARITY_MISMATCH_STATUS_16GT reg:0x404010a
regBIF_CFG_DEV0_RC0_LANE_0_EQUALIZATION_CNTL_16GT reg:0x404010c
regBIF_CFG_DEV0_RC0_LANE_1_EQUALIZATION_CNTL_16GT reg:0x404010c
regBIF_CFG_DEV0_RC0_LANE_2_EQUALIZATION_CNTL_16GT reg:0x404010c
regBIF_CFG_DEV0_RC0_LANE_3_EQUALIZATION_CNTL_16GT reg:0x404010c
regBIF_CFG_DEV0_RC0_LANE_4_EQUALIZATION_CNTL_16GT reg:0x404010d
regBIF_CFG_DEV0_RC0_LANE_5_EQUALIZATION_CNTL_16GT reg:0x404010d
regBIF_CFG_DEV0_RC0_LANE_6_EQUALIZATION_CNTL_16GT reg:0x404010d
regBIF_CFG_DEV0_RC0_LANE_7_EQUALIZATION_CNTL_16GT reg:0x404010d
regBIF_CFG_DEV0_RC0_LANE_8_EQUALIZATION_CNTL_16GT reg:0x404010e
regBIF_CFG_DEV0_RC0_LANE_9_EQUALIZATION_CNTL_16GT reg:0x404010e
regBIF_CFG_DEV0_RC0_LANE_10_EQUALIZATION_CNTL_16GT reg:0x404010e
regBIF_CFG_DEV0_RC0_LANE_11_EQUALIZATION_CNTL_16GT reg:0x404010e
regBIF_CFG_DEV0_RC0_LANE_12_EQUALIZATION_CNTL_16GT reg:0x404010f
regBIF_CFG_DEV0_RC0_LANE_13_EQUALIZATION_CNTL_16GT reg:0x404010f
regBIF_CFG_DEV0_RC0_LANE_14_EQUALIZATION_CNTL_16GT reg:0x404010f
regBIF_CFG_DEV0_RC0_LANE_15_EQUALIZATION_CNTL_16GT reg:0x404010f
regBIF_CFG_DEV0_RC0_PCIE_MARGINING_ENH_CAP_LIST reg:0x4040114
regBIF_CFG_DEV0_RC0_MARGINING_PORT_CAP reg:0x4040115
regBIF_CFG_DEV0_RC0_MARGINING_PORT_STATUS reg:0x4040115
regBIF_CFG_DEV0_RC0_LANE_0_MARGINING_LANE_CNTL reg:0x4040116
regBIF_CFG_DEV0_RC0_LANE_0_MARGINING_LANE_STATUS reg:0x4040116
regBIF_CFG_DEV0_RC0_LANE_1_MARGINING_LANE_CNTL reg:0x4040117
regBIF_CFG_DEV0_RC0_LANE_1_MARGINING_LANE_STATUS reg:0x4040117
regBIF_CFG_DEV0_RC0_LANE_2_MARGINING_LANE_CNTL reg:0x4040118
regBIF_CFG_DEV0_RC0_LANE_2_MARGINING_LANE_STATUS reg:0x4040118
regBIF_CFG_DEV0_RC0_LANE_3_MARGINING_LANE_CNTL reg:0x4040119
regBIF_CFG_DEV0_RC0_LANE_3_MARGINING_LANE_STATUS reg:0x4040119
regBIF_CFG_DEV0_RC0_LANE_4_MARGINING_LANE_CNTL reg:0x404011a
regBIF_CFG_DEV0_RC0_LANE_4_MARGINING_LANE_STATUS reg:0x404011a
regBIF_CFG_DEV0_RC0_LANE_5_MARGINING_LANE_CNTL reg:0x404011b
regBIF_CFG_DEV0_RC0_LANE_5_MARGINING_LANE_STATUS reg:0x404011b
regBIF_CFG_DEV0_RC0_LANE_6_MARGINING_LANE_CNTL reg:0x404011c
regBIF_CFG_DEV0_RC0_LANE_6_MARGINING_LANE_STATUS reg:0x404011c
regBIF_CFG_DEV0_RC0_LANE_7_MARGINING_LANE_CNTL reg:0x404011d
regBIF_CFG_DEV0_RC0_LANE_7_MARGINING_LANE_STATUS reg:0x404011d
regBIF_CFG_DEV0_RC0_LANE_8_MARGINING_LANE_CNTL reg:0x404011e
regBIF_CFG_DEV0_RC0_LANE_8_MARGINING_LANE_STATUS reg:0x404011e
regBIF_CFG_DEV0_RC0_LANE_9_MARGINING_LANE_CNTL reg:0x404011f
regBIF_CFG_DEV0_RC0_LANE_9_MARGINING_LANE_STATUS reg:0x404011f
regBIF_CFG_DEV0_RC0_LANE_10_MARGINING_LANE_CNTL reg:0x4040120
regBIF_CFG_DEV0_RC0_LANE_10_MARGINING_LANE_STATUS reg:0x4040120
regBIF_CFG_DEV0_RC0_LANE_11_MARGINING_LANE_CNTL reg:0x4040121
regBIF_CFG_DEV0_RC0_LANE_11_MARGINING_LANE_STATUS reg:0x4040121
regBIF_CFG_DEV0_RC0_LANE_12_MARGINING_LANE_CNTL reg:0x4040122
regBIF_CFG_DEV0_RC0_LANE_12_MARGINING_LANE_STATUS reg:0x4040122
regBIF_CFG_DEV0_RC0_LANE_13_MARGINING_LANE_CNTL reg:0x4040123
regBIF_CFG_DEV0_RC0_LANE_13_MARGINING_LANE_STATUS reg:0x4040123
regBIF_CFG_DEV0_RC0_LANE_14_MARGINING_LANE_CNTL reg:0x4040124
regBIF_CFG_DEV0_RC0_LANE_14_MARGINING_LANE_STATUS reg:0x4040124
regBIF_CFG_DEV0_RC0_LANE_15_MARGINING_LANE_CNTL reg:0x4040125
regBIF_CFG_DEV0_RC0_LANE_15_MARGINING_LANE_STATUS reg:0x4040125
regBIF_CFG_DEV0_RC0_LINK_CAP_32GT reg:0x4040141
regBIF_CFG_DEV0_RC0_LINK_CNTL_32GT reg:0x4040142
regBIF_CFG_DEV0_RC0_LINK_STATUS_32GT reg:0x4040143
regBIF_CFG_DEV0_EPF0_0_VENDOR_ID reg:0x4050000
regBIF_CFG_DEV0_EPF0_0_DEVICE_ID reg:0x4050000
regBIF_CFG_DEV0_EPF0_0_COMMAND reg:0x4050001
regBIF_CFG_DEV0_EPF0_0_STATUS reg:0x4050001
regBIF_CFG_DEV0_EPF0_0_REVISION_ID reg:0x4050002
regBIF_CFG_DEV0_EPF0_0_PROG_INTERFACE reg:0x4050002
regBIF_CFG_DEV0_EPF0_0_SUB_CLASS reg:0x4050002
regBIF_CFG_DEV0_EPF0_0_BASE_CLASS reg:0x4050002
regBIF_CFG_DEV0_EPF0_0_CACHE_LINE reg:0x4050003
regBIF_CFG_DEV0_EPF0_0_LATENCY reg:0x4050003
regBIF_CFG_DEV0_EPF0_0_HEADER reg:0x4050003
regBIF_CFG_DEV0_EPF0_0_BIST reg:0x4050003
regBIF_CFG_DEV0_EPF0_0_BASE_ADDR_1 reg:0x4050004
regBIF_CFG_DEV0_EPF0_0_BASE_ADDR_2 reg:0x4050005
regBIF_CFG_DEV0_EPF0_0_BASE_ADDR_3 reg:0x4050006
regBIF_CFG_DEV0_EPF0_0_BASE_ADDR_4 reg:0x4050007
regBIF_CFG_DEV0_EPF0_0_BASE_ADDR_5 reg:0x4050008
regBIF_CFG_DEV0_EPF0_0_BASE_ADDR_6 reg:0x4050009
regBIF_CFG_DEV0_EPF0_0_CARDBUS_CIS_PTR reg:0x405000a
regBIF_CFG_DEV0_EPF0_0_ADAPTER_ID reg:0x405000b
regBIF_CFG_DEV0_EPF0_0_ROM_BASE_ADDR reg:0x405000c
regBIF_CFG_DEV0_EPF0_0_CAP_PTR reg:0x405000d
regBIF_CFG_DEV0_EPF0_0_INTERRUPT_LINE reg:0x405000f
regBIF_CFG_DEV0_EPF0_0_INTERRUPT_PIN reg:0x405000f
regBIF_CFG_DEV0_EPF0_0_MIN_GRANT reg:0x405000f
regBIF_CFG_DEV0_EPF0_0_MAX_LATENCY reg:0x405000f
regBIF_CFG_DEV0_EPF0_0_VENDOR_CAP_LIST reg:0x4050012
regBIF_CFG_DEV0_EPF0_0_ADAPTER_ID_W reg:0x4050013
regBIF_CFG_DEV0_EPF0_0_PMI_CAP_LIST reg:0x4050014
regBIF_CFG_DEV0_EPF0_0_PMI_CAP reg:0x4050014
regBIF_CFG_DEV0_EPF0_0_PMI_STATUS_CNTL reg:0x4050015
regBIF_CFG_DEV0_EPF0_0_PCIE_CAP_LIST reg:0x4050019
regBIF_CFG_DEV0_EPF0_0_PCIE_CAP reg:0x4050019
regBIF_CFG_DEV0_EPF0_0_DEVICE_CAP reg:0x405001a
regBIF_CFG_DEV0_EPF0_0_DEVICE_CNTL reg:0x405001b
regBIF_CFG_DEV0_EPF0_0_DEVICE_STATUS reg:0x405001b
regBIF_CFG_DEV0_EPF0_0_LINK_CAP reg:0x405001c
regBIF_CFG_DEV0_EPF0_0_LINK_CNTL reg:0x405001d
regBIF_CFG_DEV0_EPF0_0_LINK_STATUS reg:0x405001d
regBIF_CFG_DEV0_EPF0_0_DEVICE_CAP2 reg:0x4050022
regBIF_CFG_DEV0_EPF0_0_DEVICE_CNTL2 reg:0x4050023
regBIF_CFG_DEV0_EPF0_0_DEVICE_STATUS2 reg:0x4050023
regBIF_CFG_DEV0_EPF0_0_LINK_CAP2 reg:0x4050024
regBIF_CFG_DEV0_EPF0_0_LINK_CNTL2 reg:0x4050025
regBIF_CFG_DEV0_EPF0_0_LINK_STATUS2 reg:0x4050025
regBIF_CFG_DEV0_EPF0_0_MSI_CAP_LIST reg:0x4050028
regBIF_CFG_DEV0_EPF0_0_MSI_MSG_CNTL reg:0x4050028
regBIF_CFG_DEV0_EPF0_0_MSI_MSG_ADDR_LO reg:0x4050029
regBIF_CFG_DEV0_EPF0_0_MSI_MSG_ADDR_HI reg:0x405002a
regBIF_CFG_DEV0_EPF0_0_MSI_MSG_DATA reg:0x405002a
regBIF_CFG_DEV0_EPF0_0_MSI_EXT_MSG_DATA reg:0x405002a
regBIF_CFG_DEV0_EPF0_0_MSI_MASK reg:0x405002b
regBIF_CFG_DEV0_EPF0_0_MSI_MSG_DATA_64 reg:0x405002b
regBIF_CFG_DEV0_EPF0_0_MSI_EXT_MSG_DATA_64 reg:0x405002b
regBIF_CFG_DEV0_EPF0_0_MSI_MASK_64 reg:0x405002c
regBIF_CFG_DEV0_EPF0_0_MSI_PENDING reg:0x405002c
regBIF_CFG_DEV0_EPF0_0_MSI_PENDING_64 reg:0x405002d
regBIF_CFG_DEV0_EPF0_0_MSIX_CAP_LIST reg:0x4050030
regBIF_CFG_DEV0_EPF0_0_MSIX_MSG_CNTL reg:0x4050030
regBIF_CFG_DEV0_EPF0_0_MSIX_TABLE reg:0x4050031
regBIF_CFG_DEV0_EPF0_0_MSIX_PBA reg:0x4050032
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST reg:0x4050040
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR reg:0x4050041
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC1 reg:0x4050042
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC2 reg:0x4050043
regBIF_CFG_DEV0_EPF0_0_PCIE_VC_ENH_CAP_LIST reg:0x4050044
regBIF_CFG_DEV0_EPF0_0_PCIE_PORT_VC_CAP_REG1 reg:0x4050045
regBIF_CFG_DEV0_EPF0_0_PCIE_PORT_VC_CAP_REG2 reg:0x4050046
regBIF_CFG_DEV0_EPF0_0_PCIE_PORT_VC_CNTL reg:0x4050047
regBIF_CFG_DEV0_EPF0_0_PCIE_PORT_VC_STATUS reg:0x4050047
regBIF_CFG_DEV0_EPF0_0_PCIE_VC0_RESOURCE_CAP reg:0x4050048
regBIF_CFG_DEV0_EPF0_0_PCIE_VC0_RESOURCE_CNTL reg:0x4050049
regBIF_CFG_DEV0_EPF0_0_PCIE_VC0_RESOURCE_STATUS reg:0x405004a
regBIF_CFG_DEV0_EPF0_0_PCIE_VC1_RESOURCE_CAP reg:0x405004b
regBIF_CFG_DEV0_EPF0_0_PCIE_VC1_RESOURCE_CNTL reg:0x405004c
regBIF_CFG_DEV0_EPF0_0_PCIE_VC1_RESOURCE_STATUS reg:0x405004d
regBIF_CFG_DEV0_EPF0_0_PCIE_DEV_SERIAL_NUM_ENH_CAP_LIST reg:0x4050050
regBIF_CFG_DEV0_EPF0_0_PCIE_DEV_SERIAL_NUM_DW1 reg:0x4050051
regBIF_CFG_DEV0_EPF0_0_PCIE_DEV_SERIAL_NUM_DW2 reg:0x4050052
regBIF_CFG_DEV0_EPF0_0_PCIE_ADV_ERR_RPT_ENH_CAP_LIST reg:0x4050054
regBIF_CFG_DEV0_EPF0_0_PCIE_UNCORR_ERR_STATUS reg:0x4050055
regBIF_CFG_DEV0_EPF0_0_PCIE_UNCORR_ERR_MASK reg:0x4050056
regBIF_CFG_DEV0_EPF0_0_PCIE_UNCORR_ERR_SEVERITY reg:0x4050057
regBIF_CFG_DEV0_EPF0_0_PCIE_CORR_ERR_STATUS reg:0x4050058
regBIF_CFG_DEV0_EPF0_0_PCIE_CORR_ERR_MASK reg:0x4050059
regBIF_CFG_DEV0_EPF0_0_PCIE_ADV_ERR_CAP_CNTL reg:0x405005a
regBIF_CFG_DEV0_EPF0_0_PCIE_HDR_LOG0 reg:0x405005b
regBIF_CFG_DEV0_EPF0_0_PCIE_HDR_LOG1 reg:0x405005c
regBIF_CFG_DEV0_EPF0_0_PCIE_HDR_LOG2 reg:0x405005d
regBIF_CFG_DEV0_EPF0_0_PCIE_HDR_LOG3 reg:0x405005e
regBIF_CFG_DEV0_EPF0_0_PCIE_TLP_PREFIX_LOG0 reg:0x4050062
regBIF_CFG_DEV0_EPF0_0_PCIE_TLP_PREFIX_LOG1 reg:0x4050063
regBIF_CFG_DEV0_EPF0_0_PCIE_TLP_PREFIX_LOG2 reg:0x4050064
regBIF_CFG_DEV0_EPF0_0_PCIE_TLP_PREFIX_LOG3 reg:0x4050065
regBIF_CFG_DEV0_EPF0_0_PCIE_BAR_ENH_CAP_LIST reg:0x4050080
regBIF_CFG_DEV0_EPF0_0_PCIE_BAR1_CAP reg:0x4050081
regBIF_CFG_DEV0_EPF0_0_PCIE_BAR1_CNTL reg:0x4050082
regBIF_CFG_DEV0_EPF0_0_PCIE_BAR2_CAP reg:0x4050083
regBIF_CFG_DEV0_EPF0_0_PCIE_BAR2_CNTL reg:0x4050084
regBIF_CFG_DEV0_EPF0_0_PCIE_BAR3_CAP reg:0x4050085
regBIF_CFG_DEV0_EPF0_0_PCIE_BAR3_CNTL reg:0x4050086
regBIF_CFG_DEV0_EPF0_0_PCIE_BAR4_CAP reg:0x4050087
regBIF_CFG_DEV0_EPF0_0_PCIE_BAR4_CNTL reg:0x4050088
regBIF_CFG_DEV0_EPF0_0_PCIE_BAR5_CAP reg:0x4050089
regBIF_CFG_DEV0_EPF0_0_PCIE_BAR5_CNTL reg:0x405008a
regBIF_CFG_DEV0_EPF0_0_PCIE_BAR6_CAP reg:0x405008b
regBIF_CFG_DEV0_EPF0_0_PCIE_BAR6_CNTL reg:0x405008c
regBIF_CFG_DEV0_EPF0_0_PCIE_PWR_BUDGET_ENH_CAP_LIST reg:0x4050090
regBIF_CFG_DEV0_EPF0_0_PCIE_PWR_BUDGET_DATA_SELECT reg:0x4050091
regBIF_CFG_DEV0_EPF0_0_PCIE_PWR_BUDGET_DATA reg:0x4050092
regBIF_CFG_DEV0_EPF0_0_PCIE_PWR_BUDGET_CAP reg:0x4050093
regBIF_CFG_DEV0_EPF0_0_PCIE_DPA_ENH_CAP_LIST reg:0x4050094
regBIF_CFG_DEV0_EPF0_0_PCIE_DPA_CAP reg:0x4050095
regBIF_CFG_DEV0_EPF0_0_PCIE_DPA_LATENCY_INDICATOR reg:0x4050096
regBIF_CFG_DEV0_EPF0_0_PCIE_DPA_STATUS reg:0x4050097
regBIF_CFG_DEV0_EPF0_0_PCIE_DPA_CNTL reg:0x4050097
regBIF_CFG_DEV0_EPF0_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_0 reg:0x4050098
regBIF_CFG_DEV0_EPF0_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_1 reg:0x4050098
regBIF_CFG_DEV0_EPF0_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_2 reg:0x4050098
regBIF_CFG_DEV0_EPF0_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_3 reg:0x4050098
regBIF_CFG_DEV0_EPF0_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_4 reg:0x4050099
regBIF_CFG_DEV0_EPF0_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_5 reg:0x4050099
regBIF_CFG_DEV0_EPF0_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_6 reg:0x4050099
regBIF_CFG_DEV0_EPF0_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_7 reg:0x4050099
regBIF_CFG_DEV0_EPF0_0_PCIE_SECONDARY_ENH_CAP_LIST reg:0x405009c
regBIF_CFG_DEV0_EPF0_0_PCIE_LINK_CNTL3 reg:0x405009d
regBIF_CFG_DEV0_EPF0_0_PCIE_LANE_ERROR_STATUS reg:0x405009e
regBIF_CFG_DEV0_EPF0_0_PCIE_LANE_0_EQUALIZATION_CNTL reg:0x405009f
regBIF_CFG_DEV0_EPF0_0_PCIE_LANE_1_EQUALIZATION_CNTL reg:0x405009f
regBIF_CFG_DEV0_EPF0_0_PCIE_LANE_2_EQUALIZATION_CNTL reg:0x40500a0
regBIF_CFG_DEV0_EPF0_0_PCIE_LANE_3_EQUALIZATION_CNTL reg:0x40500a0
regBIF_CFG_DEV0_EPF0_0_PCIE_LANE_4_EQUALIZATION_CNTL reg:0x40500a1
regBIF_CFG_DEV0_EPF0_0_PCIE_LANE_5_EQUALIZATION_CNTL reg:0x40500a1
regBIF_CFG_DEV0_EPF0_0_PCIE_LANE_6_EQUALIZATION_CNTL reg:0x40500a2
regBIF_CFG_DEV0_EPF0_0_PCIE_LANE_7_EQUALIZATION_CNTL reg:0x40500a2
regBIF_CFG_DEV0_EPF0_0_PCIE_LANE_8_EQUALIZATION_CNTL reg:0x40500a3
regBIF_CFG_DEV0_EPF0_0_PCIE_LANE_9_EQUALIZATION_CNTL reg:0x40500a3
regBIF_CFG_DEV0_EPF0_0_PCIE_LANE_10_EQUALIZATION_CNTL reg:0x40500a4
regBIF_CFG_DEV0_EPF0_0_PCIE_LANE_11_EQUALIZATION_CNTL reg:0x40500a4
regBIF_CFG_DEV0_EPF0_0_PCIE_LANE_12_EQUALIZATION_CNTL reg:0x40500a5
regBIF_CFG_DEV0_EPF0_0_PCIE_LANE_13_EQUALIZATION_CNTL reg:0x40500a5
regBIF_CFG_DEV0_EPF0_0_PCIE_LANE_14_EQUALIZATION_CNTL reg:0x40500a6
regBIF_CFG_DEV0_EPF0_0_PCIE_LANE_15_EQUALIZATION_CNTL reg:0x40500a6
regBIF_CFG_DEV0_EPF0_0_PCIE_ACS_ENH_CAP_LIST reg:0x40500a8
regBIF_CFG_DEV0_EPF0_0_PCIE_ACS_CAP reg:0x40500a9
regBIF_CFG_DEV0_EPF0_0_PCIE_ACS_CNTL reg:0x40500a9
regBIF_CFG_DEV0_EPF0_0_PCIE_ATS_ENH_CAP_LIST reg:0x40500ac
regBIF_CFG_DEV0_EPF0_0_PCIE_ATS_CAP reg:0x40500ad
regBIF_CFG_DEV0_EPF0_0_PCIE_ATS_CNTL reg:0x40500ad
regBIF_CFG_DEV0_EPF0_0_PCIE_PAGE_REQ_ENH_CAP_LIST reg:0x40500b0
regBIF_CFG_DEV0_EPF0_0_PCIE_PAGE_REQ_CNTL reg:0x40500b1
regBIF_CFG_DEV0_EPF0_0_PCIE_PAGE_REQ_STATUS reg:0x40500b1
regBIF_CFG_DEV0_EPF0_0_PCIE_OUTSTAND_PAGE_REQ_CAPACITY reg:0x40500b2
regBIF_CFG_DEV0_EPF0_0_PCIE_OUTSTAND_PAGE_REQ_ALLOC reg:0x40500b3
regBIF_CFG_DEV0_EPF0_0_PCIE_PASID_ENH_CAP_LIST reg:0x40500b4
regBIF_CFG_DEV0_EPF0_0_PCIE_PASID_CAP reg:0x40500b5
regBIF_CFG_DEV0_EPF0_0_PCIE_PASID_CNTL reg:0x40500b5
regBIF_CFG_DEV0_EPF0_0_PCIE_MC_ENH_CAP_LIST reg:0x40500bc
regBIF_CFG_DEV0_EPF0_0_PCIE_MC_CAP reg:0x40500bd
regBIF_CFG_DEV0_EPF0_0_PCIE_MC_CNTL reg:0x40500bd
regBIF_CFG_DEV0_EPF0_0_PCIE_MC_ADDR0 reg:0x40500be
regBIF_CFG_DEV0_EPF0_0_PCIE_MC_ADDR1 reg:0x40500bf
regBIF_CFG_DEV0_EPF0_0_PCIE_MC_RCV0 reg:0x40500c0
regBIF_CFG_DEV0_EPF0_0_PCIE_MC_RCV1 reg:0x40500c1
regBIF_CFG_DEV0_EPF0_0_PCIE_MC_BLOCK_ALL0 reg:0x40500c2
regBIF_CFG_DEV0_EPF0_0_PCIE_MC_BLOCK_ALL1 reg:0x40500c3
regBIF_CFG_DEV0_EPF0_0_PCIE_MC_BLOCK_UNTRANSLATED_0 reg:0x40500c4
regBIF_CFG_DEV0_EPF0_0_PCIE_MC_BLOCK_UNTRANSLATED_1 reg:0x40500c5
regBIF_CFG_DEV0_EPF0_0_PCIE_LTR_ENH_CAP_LIST reg:0x40500c8
regBIF_CFG_DEV0_EPF0_0_PCIE_LTR_CAP reg:0x40500c9
regBIF_CFG_DEV0_EPF0_0_PCIE_ARI_ENH_CAP_LIST reg:0x40500ca
regBIF_CFG_DEV0_EPF0_0_PCIE_ARI_CAP reg:0x40500cb
regBIF_CFG_DEV0_EPF0_0_PCIE_ARI_CNTL reg:0x40500cb
regBIF_CFG_DEV0_EPF0_0_PCIE_SRIOV_ENH_CAP_LIST reg:0x40500cc
regBIF_CFG_DEV0_EPF0_0_PCIE_SRIOV_CAP reg:0x40500cd
regBIF_CFG_DEV0_EPF0_0_PCIE_SRIOV_CONTROL reg:0x40500ce
regBIF_CFG_DEV0_EPF0_0_PCIE_SRIOV_STATUS reg:0x40500ce
regBIF_CFG_DEV0_EPF0_0_PCIE_SRIOV_INITIAL_VFS reg:0x40500cf
regBIF_CFG_DEV0_EPF0_0_PCIE_SRIOV_TOTAL_VFS reg:0x40500cf
regBIF_CFG_DEV0_EPF0_0_PCIE_SRIOV_NUM_VFS reg:0x40500d0
regBIF_CFG_DEV0_EPF0_0_PCIE_SRIOV_FUNC_DEP_LINK reg:0x40500d0
regBIF_CFG_DEV0_EPF0_0_PCIE_SRIOV_FIRST_VF_OFFSET reg:0x40500d1
regBIF_CFG_DEV0_EPF0_0_PCIE_SRIOV_VF_STRIDE reg:0x40500d1
regBIF_CFG_DEV0_EPF0_0_PCIE_SRIOV_VF_DEVICE_ID reg:0x40500d2
regBIF_CFG_DEV0_EPF0_0_PCIE_SRIOV_SUPPORTED_PAGE_SIZE reg:0x40500d3
regBIF_CFG_DEV0_EPF0_0_PCIE_SRIOV_SYSTEM_PAGE_SIZE reg:0x40500d4
regBIF_CFG_DEV0_EPF0_0_PCIE_SRIOV_VF_BASE_ADDR_0 reg:0x40500d5
regBIF_CFG_DEV0_EPF0_0_PCIE_SRIOV_VF_BASE_ADDR_1 reg:0x40500d6
regBIF_CFG_DEV0_EPF0_0_PCIE_SRIOV_VF_BASE_ADDR_2 reg:0x40500d7
regBIF_CFG_DEV0_EPF0_0_PCIE_SRIOV_VF_BASE_ADDR_3 reg:0x40500d8
regBIF_CFG_DEV0_EPF0_0_PCIE_SRIOV_VF_BASE_ADDR_4 reg:0x40500d9
regBIF_CFG_DEV0_EPF0_0_PCIE_SRIOV_VF_BASE_ADDR_5 reg:0x40500da
regBIF_CFG_DEV0_EPF0_0_PCIE_SRIOV_VF_MIGRATION_STATE_ARRAY_OFFSET reg:0x40500db
regBIF_CFG_DEV0_EPF0_0_PCIE_DLF_ENH_CAP_LIST reg:0x4050100
regBIF_CFG_DEV0_EPF0_0_DATA_LINK_FEATURE_CAP reg:0x4050101
regBIF_CFG_DEV0_EPF0_0_DATA_LINK_FEATURE_STATUS reg:0x4050102
regBIF_CFG_DEV0_EPF0_0_PCIE_PHY_16GT_ENH_CAP_LIST reg:0x4050104
regBIF_CFG_DEV0_EPF0_0_LINK_CAP_16GT reg:0x4050105
regBIF_CFG_DEV0_EPF0_0_LINK_CNTL_16GT reg:0x4050106
regBIF_CFG_DEV0_EPF0_0_LINK_STATUS_16GT reg:0x4050107
regBIF_CFG_DEV0_EPF0_0_LOCAL_PARITY_MISMATCH_STATUS_16GT reg:0x4050108
regBIF_CFG_DEV0_EPF0_0_RTM1_PARITY_MISMATCH_STATUS_16GT reg:0x4050109
regBIF_CFG_DEV0_EPF0_0_RTM2_PARITY_MISMATCH_STATUS_16GT reg:0x405010a
regBIF_CFG_DEV0_EPF0_0_LANE_0_EQUALIZATION_CNTL_16GT reg:0x405010c
regBIF_CFG_DEV0_EPF0_0_LANE_1_EQUALIZATION_CNTL_16GT reg:0x405010c
regBIF_CFG_DEV0_EPF0_0_LANE_2_EQUALIZATION_CNTL_16GT reg:0x405010c
regBIF_CFG_DEV0_EPF0_0_LANE_3_EQUALIZATION_CNTL_16GT reg:0x405010c
regBIF_CFG_DEV0_EPF0_0_LANE_4_EQUALIZATION_CNTL_16GT reg:0x405010d
regBIF_CFG_DEV0_EPF0_0_LANE_5_EQUALIZATION_CNTL_16GT reg:0x405010d
regBIF_CFG_DEV0_EPF0_0_LANE_6_EQUALIZATION_CNTL_16GT reg:0x405010d
regBIF_CFG_DEV0_EPF0_0_LANE_7_EQUALIZATION_CNTL_16GT reg:0x405010d
regBIF_CFG_DEV0_EPF0_0_LANE_8_EQUALIZATION_CNTL_16GT reg:0x405010e
regBIF_CFG_DEV0_EPF0_0_LANE_9_EQUALIZATION_CNTL_16GT reg:0x405010e
regBIF_CFG_DEV0_EPF0_0_LANE_10_EQUALIZATION_CNTL_16GT reg:0x405010e
regBIF_CFG_DEV0_EPF0_0_LANE_11_EQUALIZATION_CNTL_16GT reg:0x405010e
regBIF_CFG_DEV0_EPF0_0_LANE_12_EQUALIZATION_CNTL_16GT reg:0x405010f
regBIF_CFG_DEV0_EPF0_0_LANE_13_EQUALIZATION_CNTL_16GT reg:0x405010f
regBIF_CFG_DEV0_EPF0_0_LANE_14_EQUALIZATION_CNTL_16GT reg:0x405010f
regBIF_CFG_DEV0_EPF0_0_LANE_15_EQUALIZATION_CNTL_16GT reg:0x405010f
regBIF_CFG_DEV0_EPF0_0_PCIE_MARGINING_ENH_CAP_LIST reg:0x4050114
regBIF_CFG_DEV0_EPF0_0_MARGINING_PORT_CAP reg:0x4050115
regBIF_CFG_DEV0_EPF0_0_MARGINING_PORT_STATUS reg:0x4050115
regBIF_CFG_DEV0_EPF0_0_LANE_0_MARGINING_LANE_CNTL reg:0x4050116
regBIF_CFG_DEV0_EPF0_0_LANE_0_MARGINING_LANE_STATUS reg:0x4050116
regBIF_CFG_DEV0_EPF0_0_LANE_1_MARGINING_LANE_CNTL reg:0x4050117
regBIF_CFG_DEV0_EPF0_0_LANE_1_MARGINING_LANE_STATUS reg:0x4050117
regBIF_CFG_DEV0_EPF0_0_LANE_2_MARGINING_LANE_CNTL reg:0x4050118
regBIF_CFG_DEV0_EPF0_0_LANE_2_MARGINING_LANE_STATUS reg:0x4050118
regBIF_CFG_DEV0_EPF0_0_LANE_3_MARGINING_LANE_CNTL reg:0x4050119
regBIF_CFG_DEV0_EPF0_0_LANE_3_MARGINING_LANE_STATUS reg:0x4050119
regBIF_CFG_DEV0_EPF0_0_LANE_4_MARGINING_LANE_CNTL reg:0x405011a
regBIF_CFG_DEV0_EPF0_0_LANE_4_MARGINING_LANE_STATUS reg:0x405011a
regBIF_CFG_DEV0_EPF0_0_LANE_5_MARGINING_LANE_CNTL reg:0x405011b
regBIF_CFG_DEV0_EPF0_0_LANE_5_MARGINING_LANE_STATUS reg:0x405011b
regBIF_CFG_DEV0_EPF0_0_LANE_6_MARGINING_LANE_CNTL reg:0x405011c
regBIF_CFG_DEV0_EPF0_0_LANE_6_MARGINING_LANE_STATUS reg:0x405011c
regBIF_CFG_DEV0_EPF0_0_LANE_7_MARGINING_LANE_CNTL reg:0x405011d
regBIF_CFG_DEV0_EPF0_0_LANE_7_MARGINING_LANE_STATUS reg:0x405011d
regBIF_CFG_DEV0_EPF0_0_LANE_8_MARGINING_LANE_CNTL reg:0x405011e
regBIF_CFG_DEV0_EPF0_0_LANE_8_MARGINING_LANE_STATUS reg:0x405011e
regBIF_CFG_DEV0_EPF0_0_LANE_9_MARGINING_LANE_CNTL reg:0x405011f
regBIF_CFG_DEV0_EPF0_0_LANE_9_MARGINING_LANE_STATUS reg:0x405011f
regBIF_CFG_DEV0_EPF0_0_LANE_10_MARGINING_LANE_CNTL reg:0x4050120
regBIF_CFG_DEV0_EPF0_0_LANE_10_MARGINING_LANE_STATUS reg:0x4050120
regBIF_CFG_DEV0_EPF0_0_LANE_11_MARGINING_LANE_CNTL reg:0x4050121
regBIF_CFG_DEV0_EPF0_0_LANE_11_MARGINING_LANE_STATUS reg:0x4050121
regBIF_CFG_DEV0_EPF0_0_LANE_12_MARGINING_LANE_CNTL reg:0x4050122
regBIF_CFG_DEV0_EPF0_0_LANE_12_MARGINING_LANE_STATUS reg:0x4050122
regBIF_CFG_DEV0_EPF0_0_LANE_13_MARGINING_LANE_CNTL reg:0x4050123
regBIF_CFG_DEV0_EPF0_0_LANE_13_MARGINING_LANE_STATUS reg:0x4050123
regBIF_CFG_DEV0_EPF0_0_LANE_14_MARGINING_LANE_CNTL reg:0x4050124
regBIF_CFG_DEV0_EPF0_0_LANE_14_MARGINING_LANE_STATUS reg:0x4050124
regBIF_CFG_DEV0_EPF0_0_LANE_15_MARGINING_LANE_CNTL reg:0x4050125
regBIF_CFG_DEV0_EPF0_0_LANE_15_MARGINING_LANE_STATUS reg:0x4050125
regBIF_CFG_DEV0_EPF0_0_LINK_CAP_32GT reg:0x4050141
regBIF_CFG_DEV0_EPF0_0_LINK_CNTL_32GT reg:0x4050142
regBIF_CFG_DEV0_EPF0_0_LINK_STATUS_32GT reg:0x4050143
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST_GPUIOV reg:0x40501c0
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV reg:0x40501c1
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_INTR_ENABLE reg:0x40501c3
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_INTR_STATUS reg:0x40501c4
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_RESET_CONTROL reg:0x40501c5
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_HVVM_MBOX_DW0 reg:0x40501c6
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_HVVM_MBOX_DW1 reg:0x40501c7
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_HVVM_MBOX_DW2 reg:0x40501c8
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_CONTEXT reg:0x40501c9
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_TOTAL_FB reg:0x40501ca
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_REGION reg:0x40501cc
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_P2P_OVER_XGMI_ENABLE reg:0x40501cd
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF0_FB reg:0x40501ce
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF1_FB reg:0x40501cf
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF2_FB reg:0x40501d0
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF3_FB reg:0x40501d1
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF4_FB reg:0x40501d2
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF5_FB reg:0x40501d3
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF6_FB reg:0x40501d4
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF7_FB reg:0x40501d5
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF8_FB reg:0x40501d6
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF9_FB reg:0x40501d7
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF10_FB reg:0x40501d8
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF11_FB reg:0x40501d9
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF12_FB reg:0x40501da
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF13_FB reg:0x40501db
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF14_FB reg:0x40501dc
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF15_FB reg:0x40501dd
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF16_FB reg:0x40501de
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF17_FB reg:0x40501df
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF18_FB reg:0x40501e0
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF19_FB reg:0x40501e1
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF20_FB reg:0x40501e2
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF21_FB reg:0x40501e3
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF22_FB reg:0x40501e4
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF23_FB reg:0x40501e5
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF24_FB reg:0x40501e6
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF25_FB reg:0x40501e7
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF26_FB reg:0x40501e8
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF27_FB reg:0x40501e9
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF28_FB reg:0x40501ea
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF29_FB reg:0x40501eb
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF30_FB reg:0x40501ec
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_OFFSETS reg:0x40501f0
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_OFFSETS1 reg:0x40501f1
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_OFFSETS2 reg:0x40501f2
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_OFFSETS3 reg:0x40501f3
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_OFFSETS4 reg:0x40501f4
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD0SCH_DW0 reg:0x40501fc
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD0SCH_DW1 reg:0x40501fd
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD0SCH_DW2 reg:0x40501fe
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD0SCH_DW3 reg:0x40501ff
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD0SCH_DW4 reg:0x4050200
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD0SCH_DW5 reg:0x4050201
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD0SCH_DW6 reg:0x4050202
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD0SCH_DW7 reg:0x4050203
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD0SCH_DW8 reg:0x4050204
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD1SCH_DW0 reg:0x4050208
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD1SCH_DW1 reg:0x4050209
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD1SCH_DW2 reg:0x405020a
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD1SCH_DW3 reg:0x405020b
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD1SCH_DW4 reg:0x405020c
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD1SCH_DW5 reg:0x405020d
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD1SCH_DW6 reg:0x405020e
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD1SCH_DW7 reg:0x405020f
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD1SCH_DW8 reg:0x4050210
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD2SCH_DW0 reg:0x4050214
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD2SCH_DW1 reg:0x4050215
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD2SCH_DW2 reg:0x4050216
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD2SCH_DW3 reg:0x4050217
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD2SCH_DW4 reg:0x4050218
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD2SCH_DW5 reg:0x4050219
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD2SCH_DW6 reg:0x405021a
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD2SCH_DW7 reg:0x405021b
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD2SCH_DW8 reg:0x405021c
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD3SCH_DW0 reg:0x4050220
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD3SCH_DW1 reg:0x4050221
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD3SCH_DW2 reg:0x4050222
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD3SCH_DW3 reg:0x4050223
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD3SCH_DW4 reg:0x4050224
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD3SCH_DW5 reg:0x4050225
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD3SCH_DW6 reg:0x4050226
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD3SCH_DW7 reg:0x4050227
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD3SCH_DW8 reg:0x4050228
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD4SCH_DW0 reg:0x405022c
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD4SCH_DW1 reg:0x405022d
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD4SCH_DW2 reg:0x405022e
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD4SCH_DW3 reg:0x405022f
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD4SCH_DW4 reg:0x4050230
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD4SCH_DW5 reg:0x4050231
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD4SCH_DW6 reg:0x4050232
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD4SCH_DW7 reg:0x4050233
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD4SCH_DW8 reg:0x4050234
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD5SCH_DW0 reg:0x4050238
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD5SCH_DW1 reg:0x4050239
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD5SCH_DW2 reg:0x405023a
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD5SCH_DW3 reg:0x405023b
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD5SCH_DW4 reg:0x405023c
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD5SCH_DW5 reg:0x405023d
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD5SCH_DW6 reg:0x405023e
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD5SCH_DW7 reg:0x405023f
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD5SCH_DW8 reg:0x4050240
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD6SCH_DW0 reg:0x4050244
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD6SCH_DW1 reg:0x4050245
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD6SCH_DW2 reg:0x4050246
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD6SCH_DW3 reg:0x4050247
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD6SCH_DW4 reg:0x4050248
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD6SCH_DW5 reg:0x4050249
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD6SCH_DW6 reg:0x405024a
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD6SCH_DW7 reg:0x405024b
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD6SCH_DW8 reg:0x405024c
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD7SCH_DW0 reg:0x4050250
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD7SCH_DW1 reg:0x4050251
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD7SCH_DW2 reg:0x4050252
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD7SCH_DW3 reg:0x4050253
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD7SCH_DW4 reg:0x4050254
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD7SCH_DW5 reg:0x4050255
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD7SCH_DW6 reg:0x4050256
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD7SCH_DW7 reg:0x4050257
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD7SCH_DW8 reg:0x4050258
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD8SCH_DW0 reg:0x405025c
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD8SCH_DW1 reg:0x405025d
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD8SCH_DW2 reg:0x405025e
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD8SCH_DW3 reg:0x405025f
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD8SCH_DW4 reg:0x4050260
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD8SCH_DW5 reg:0x4050261
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD8SCH_DW6 reg:0x4050262
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD8SCH_DW7 reg:0x4050263
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD8SCH_DW8 reg:0x4050264
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD9SCH_DW0 reg:0x4050268
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD9SCH_DW1 reg:0x4050269
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD9SCH_DW2 reg:0x405026a
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD9SCH_DW3 reg:0x405026b
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD9SCH_DW4 reg:0x405026c
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD9SCH_DW5 reg:0x405026d
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD9SCH_DW6 reg:0x405026e
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD9SCH_DW7 reg:0x405026f
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD9SCH_DW8 reg:0x4050270
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD10SCH_DW0 reg:0x4050274
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD10SCH_DW1 reg:0x4050275
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD10SCH_DW2 reg:0x4050276
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD10SCH_DW3 reg:0x4050277
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD10SCH_DW4 reg:0x4050278
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD10SCH_DW5 reg:0x4050279
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD10SCH_DW6 reg:0x405027a
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD10SCH_DW7 reg:0x405027b
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD10SCH_DW8 reg:0x405027c
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD11SCH_DW0 reg:0x4050280
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD11SCH_DW1 reg:0x4050281
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD11SCH_DW2 reg:0x4050282
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD11SCH_DW3 reg:0x4050283
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD11SCH_DW4 reg:0x4050284
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD11SCH_DW5 reg:0x4050285
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD11SCH_DW6 reg:0x4050286
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD11SCH_DW7 reg:0x4050287
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVD11SCH_DW8 reg:0x4050288
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX0SCH_DW0 reg:0x405028c
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX0SCH_DW1 reg:0x405028d
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX0SCH_DW2 reg:0x405028e
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX0SCH_DW3 reg:0x405028f
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX0SCH_DW4 reg:0x4050290
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX0SCH_DW5 reg:0x4050291
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX0SCH_DW6 reg:0x4050292
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX0SCH_DW7 reg:0x4050293
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX0SCH_DW8 reg:0x4050294
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX1SCH_DW0 reg:0x4050298
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX1SCH_DW1 reg:0x4050299
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX1SCH_DW2 reg:0x405029a
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX1SCH_DW3 reg:0x405029b
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX1SCH_DW4 reg:0x405029c
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX1SCH_DW5 reg:0x405029d
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX1SCH_DW6 reg:0x405029e
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX1SCH_DW7 reg:0x405029f
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX1SCH_DW8 reg:0x40502a0
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX2SCH_DW0 reg:0x40502a4
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX2SCH_DW1 reg:0x40502a5
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX2SCH_DW2 reg:0x40502a6
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX2SCH_DW3 reg:0x40502a7
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX2SCH_DW4 reg:0x40502a8
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX2SCH_DW5 reg:0x40502a9
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX2SCH_DW6 reg:0x40502aa
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX2SCH_DW7 reg:0x40502ab
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX2SCH_DW8 reg:0x40502ac
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX3SCH_DW0 reg:0x40502b0
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX3SCH_DW1 reg:0x40502b1
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX3SCH_DW2 reg:0x40502b2
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX3SCH_DW3 reg:0x40502b3
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX3SCH_DW4 reg:0x40502b4
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX3SCH_DW5 reg:0x40502b5
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX3SCH_DW6 reg:0x40502b6
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX3SCH_DW7 reg:0x40502b7
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX3SCH_DW8 reg:0x40502b8
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX4SCH_DW0 reg:0x40502bc
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX4SCH_DW1 reg:0x40502bd
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX4SCH_DW2 reg:0x40502be
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX4SCH_DW3 reg:0x40502bf
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX4SCH_DW4 reg:0x40502c0
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX4SCH_DW5 reg:0x40502c1
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX4SCH_DW6 reg:0x40502c2
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX4SCH_DW7 reg:0x40502c3
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX4SCH_DW8 reg:0x40502c4
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX5SCH_DW0 reg:0x40502c8
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX5SCH_DW1 reg:0x40502c9
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX5SCH_DW2 reg:0x40502ca
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX5SCH_DW3 reg:0x40502cb
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX5SCH_DW4 reg:0x40502cc
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX5SCH_DW5 reg:0x40502cd
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX5SCH_DW6 reg:0x40502ce
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX5SCH_DW7 reg:0x40502cf
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX5SCH_DW8 reg:0x40502d0
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX6SCH_DW0 reg:0x40502d4
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX6SCH_DW1 reg:0x40502d5
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX6SCH_DW2 reg:0x40502d6
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX6SCH_DW3 reg:0x40502d7
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX6SCH_DW4 reg:0x40502d8
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX6SCH_DW5 reg:0x40502d9
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX6SCH_DW6 reg:0x40502da
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX6SCH_DW7 reg:0x40502db
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX6SCH_DW8 reg:0x40502dc
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX7SCH_DW0 reg:0x40502e0
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX7SCH_DW1 reg:0x40502e1
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX7SCH_DW2 reg:0x40502e2
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX7SCH_DW3 reg:0x40502e3
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX7SCH_DW4 reg:0x40502e4
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX7SCH_DW5 reg:0x40502e5
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX7SCH_DW6 reg:0x40502e6
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX7SCH_DW7 reg:0x40502e7
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFX7SCH_DW8 reg:0x40502e8
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_ENGA_A0_7_INTR_ENABLE reg:0x4050300
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_ENGA_A8_15_INTR_ENABLE reg:0x4050301
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_ENGB_B0_7_INTR_ENABLE reg:0x4050302
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_ENGB_B8_15_INTR_ENABLE reg:0x4050303
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_ENGA_A0_7_INTR_STATUS reg:0x4050304
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_ENGA_A8_15_INTR_STATUS reg:0x4050305
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_ENGB_B0_7_INTR_STATUS reg:0x4050306
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_ENGB_B8_15_INTR_STATUS reg:0x4050307
regBIF_CFG_DEV0_EPF1_0_VENDOR_ID reg:0x4050400
regBIF_CFG_DEV0_EPF1_0_DEVICE_ID reg:0x4050400
regBIF_CFG_DEV0_EPF1_0_COMMAND reg:0x4050401
regBIF_CFG_DEV0_EPF1_0_STATUS reg:0x4050401
regBIF_CFG_DEV0_EPF1_0_REVISION_ID reg:0x4050402
regBIF_CFG_DEV0_EPF1_0_PROG_INTERFACE reg:0x4050402
regBIF_CFG_DEV0_EPF1_0_SUB_CLASS reg:0x4050402
regBIF_CFG_DEV0_EPF1_0_BASE_CLASS reg:0x4050402
regBIF_CFG_DEV0_EPF1_0_CACHE_LINE reg:0x4050403
regBIF_CFG_DEV0_EPF1_0_LATENCY reg:0x4050403
regBIF_CFG_DEV0_EPF1_0_HEADER reg:0x4050403
regBIF_CFG_DEV0_EPF1_0_BIST reg:0x4050403
regBIF_CFG_DEV0_EPF1_0_BASE_ADDR_1 reg:0x4050404
regBIF_CFG_DEV0_EPF1_0_BASE_ADDR_2 reg:0x4050405
regBIF_CFG_DEV0_EPF1_0_BASE_ADDR_3 reg:0x4050406
regBIF_CFG_DEV0_EPF1_0_BASE_ADDR_4 reg:0x4050407
regBIF_CFG_DEV0_EPF1_0_BASE_ADDR_5 reg:0x4050408
regBIF_CFG_DEV0_EPF1_0_BASE_ADDR_6 reg:0x4050409
regBIF_CFG_DEV0_EPF1_0_CARDBUS_CIS_PTR reg:0x405040a
regBIF_CFG_DEV0_EPF1_0_ADAPTER_ID reg:0x405040b
regBIF_CFG_DEV0_EPF1_0_ROM_BASE_ADDR reg:0x405040c
regBIF_CFG_DEV0_EPF1_0_CAP_PTR reg:0x405040d
regBIF_CFG_DEV0_EPF1_0_INTERRUPT_LINE reg:0x405040f
regBIF_CFG_DEV0_EPF1_0_INTERRUPT_PIN reg:0x405040f
regBIF_CFG_DEV0_EPF1_0_MIN_GRANT reg:0x405040f
regBIF_CFG_DEV0_EPF1_0_MAX_LATENCY reg:0x405040f
regBIF_CFG_DEV0_EPF1_0_VENDOR_CAP_LIST reg:0x4050412
regBIF_CFG_DEV0_EPF1_0_ADAPTER_ID_W reg:0x4050413
regBIF_CFG_DEV0_EPF1_0_PMI_CAP_LIST reg:0x4050414
regBIF_CFG_DEV0_EPF1_0_PMI_CAP reg:0x4050414
regBIF_CFG_DEV0_EPF1_0_PMI_STATUS_CNTL reg:0x4050415
regBIF_CFG_DEV0_EPF1_0_PCIE_CAP_LIST reg:0x4050419
regBIF_CFG_DEV0_EPF1_0_PCIE_CAP reg:0x4050419
regBIF_CFG_DEV0_EPF1_0_DEVICE_CAP reg:0x405041a
regBIF_CFG_DEV0_EPF1_0_DEVICE_CNTL reg:0x405041b
regBIF_CFG_DEV0_EPF1_0_DEVICE_STATUS reg:0x405041b
regBIF_CFG_DEV0_EPF1_0_LINK_CAP reg:0x405041c
regBIF_CFG_DEV0_EPF1_0_LINK_CNTL reg:0x405041d
regBIF_CFG_DEV0_EPF1_0_LINK_STATUS reg:0x405041d
regBIF_CFG_DEV0_EPF1_0_DEVICE_CAP2 reg:0x4050422
regBIF_CFG_DEV0_EPF1_0_DEVICE_CNTL2 reg:0x4050423
regBIF_CFG_DEV0_EPF1_0_DEVICE_STATUS2 reg:0x4050423
regBIF_CFG_DEV0_EPF1_0_LINK_CAP2 reg:0x4050424
regBIF_CFG_DEV0_EPF1_0_LINK_CNTL2 reg:0x4050425
regBIF_CFG_DEV0_EPF1_0_LINK_STATUS2 reg:0x4050425
regBIF_CFG_DEV0_EPF1_0_MSI_CAP_LIST reg:0x4050428
regBIF_CFG_DEV0_EPF1_0_MSI_MSG_CNTL reg:0x4050428
regBIF_CFG_DEV0_EPF1_0_MSI_MSG_ADDR_LO reg:0x4050429
regBIF_CFG_DEV0_EPF1_0_MSI_MSG_ADDR_HI reg:0x405042a
regBIF_CFG_DEV0_EPF1_0_MSI_MSG_DATA reg:0x405042a
regBIF_CFG_DEV0_EPF1_0_MSI_EXT_MSG_DATA reg:0x405042a
regBIF_CFG_DEV0_EPF1_0_MSI_MASK reg:0x405042b
regBIF_CFG_DEV0_EPF1_0_MSI_MSG_DATA_64 reg:0x405042b
regBIF_CFG_DEV0_EPF1_0_MSI_EXT_MSG_DATA_64 reg:0x405042b
regBIF_CFG_DEV0_EPF1_0_MSI_MASK_64 reg:0x405042c
regBIF_CFG_DEV0_EPF1_0_MSI_PENDING reg:0x405042c
regBIF_CFG_DEV0_EPF1_0_MSI_PENDING_64 reg:0x405042d
regBIF_CFG_DEV0_EPF1_0_MSIX_CAP_LIST reg:0x4050430
regBIF_CFG_DEV0_EPF1_0_MSIX_MSG_CNTL reg:0x4050430
regBIF_CFG_DEV0_EPF1_0_MSIX_TABLE reg:0x4050431
regBIF_CFG_DEV0_EPF1_0_MSIX_PBA reg:0x4050432
regBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST reg:0x4050440
regBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR reg:0x4050441
regBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC1 reg:0x4050442
regBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC2 reg:0x4050443
regBIF_CFG_DEV0_EPF1_0_PCIE_ADV_ERR_RPT_ENH_CAP_LIST reg:0x4050454
regBIF_CFG_DEV0_EPF1_0_PCIE_UNCORR_ERR_STATUS reg:0x4050455
regBIF_CFG_DEV0_EPF1_0_PCIE_UNCORR_ERR_MASK reg:0x4050456
regBIF_CFG_DEV0_EPF1_0_PCIE_UNCORR_ERR_SEVERITY reg:0x4050457
regBIF_CFG_DEV0_EPF1_0_PCIE_CORR_ERR_STATUS reg:0x4050458
regBIF_CFG_DEV0_EPF1_0_PCIE_CORR_ERR_MASK reg:0x4050459
regBIF_CFG_DEV0_EPF1_0_PCIE_ADV_ERR_CAP_CNTL reg:0x405045a
regBIF_CFG_DEV0_EPF1_0_PCIE_HDR_LOG0 reg:0x405045b
regBIF_CFG_DEV0_EPF1_0_PCIE_HDR_LOG1 reg:0x405045c
regBIF_CFG_DEV0_EPF1_0_PCIE_HDR_LOG2 reg:0x405045d
regBIF_CFG_DEV0_EPF1_0_PCIE_HDR_LOG3 reg:0x405045e
regBIF_CFG_DEV0_EPF1_0_PCIE_TLP_PREFIX_LOG0 reg:0x4050462
regBIF_CFG_DEV0_EPF1_0_PCIE_TLP_PREFIX_LOG1 reg:0x4050463
regBIF_CFG_DEV0_EPF1_0_PCIE_TLP_PREFIX_LOG2 reg:0x4050464
regBIF_CFG_DEV0_EPF1_0_PCIE_TLP_PREFIX_LOG3 reg:0x4050465
regBIF_CFG_DEV0_EPF1_0_PCIE_BAR_ENH_CAP_LIST reg:0x4050480
regBIF_CFG_DEV0_EPF1_0_PCIE_BAR1_CAP reg:0x4050481
regBIF_CFG_DEV0_EPF1_0_PCIE_BAR1_CNTL reg:0x4050482
regBIF_CFG_DEV0_EPF1_0_PCIE_BAR2_CAP reg:0x4050483
regBIF_CFG_DEV0_EPF1_0_PCIE_BAR2_CNTL reg:0x4050484
regBIF_CFG_DEV0_EPF1_0_PCIE_BAR3_CAP reg:0x4050485
regBIF_CFG_DEV0_EPF1_0_PCIE_BAR3_CNTL reg:0x4050486
regBIF_CFG_DEV0_EPF1_0_PCIE_BAR4_CAP reg:0x4050487
regBIF_CFG_DEV0_EPF1_0_PCIE_BAR4_CNTL reg:0x4050488
regBIF_CFG_DEV0_EPF1_0_PCIE_BAR5_CAP reg:0x4050489
regBIF_CFG_DEV0_EPF1_0_PCIE_BAR5_CNTL reg:0x405048a
regBIF_CFG_DEV0_EPF1_0_PCIE_BAR6_CAP reg:0x405048b
regBIF_CFG_DEV0_EPF1_0_PCIE_BAR6_CNTL reg:0x405048c
regBIF_CFG_DEV0_EPF1_0_PCIE_PWR_BUDGET_ENH_CAP_LIST reg:0x4050490
regBIF_CFG_DEV0_EPF1_0_PCIE_PWR_BUDGET_DATA_SELECT reg:0x4050491
regBIF_CFG_DEV0_EPF1_0_PCIE_PWR_BUDGET_DATA reg:0x4050492
regBIF_CFG_DEV0_EPF1_0_PCIE_PWR_BUDGET_CAP reg:0x4050493
regBIF_CFG_DEV0_EPF1_0_PCIE_DPA_ENH_CAP_LIST reg:0x4050494
regBIF_CFG_DEV0_EPF1_0_PCIE_DPA_CAP reg:0x4050495
regBIF_CFG_DEV0_EPF1_0_PCIE_DPA_LATENCY_INDICATOR reg:0x4050496
regBIF_CFG_DEV0_EPF1_0_PCIE_DPA_STATUS reg:0x4050497
regBIF_CFG_DEV0_EPF1_0_PCIE_DPA_CNTL reg:0x4050497
regBIF_CFG_DEV0_EPF1_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_0 reg:0x4050498
regBIF_CFG_DEV0_EPF1_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_1 reg:0x4050498
regBIF_CFG_DEV0_EPF1_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_2 reg:0x4050498
regBIF_CFG_DEV0_EPF1_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_3 reg:0x4050498
regBIF_CFG_DEV0_EPF1_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_4 reg:0x4050499
regBIF_CFG_DEV0_EPF1_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_5 reg:0x4050499
regBIF_CFG_DEV0_EPF1_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_6 reg:0x4050499
regBIF_CFG_DEV0_EPF1_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_7 reg:0x4050499
regBIF_CFG_DEV0_EPF1_0_PCIE_ACS_ENH_CAP_LIST reg:0x40504a8
regBIF_CFG_DEV0_EPF1_0_PCIE_ACS_CAP reg:0x40504a9
regBIF_CFG_DEV0_EPF1_0_PCIE_ACS_CNTL reg:0x40504a9
regBIF_CFG_DEV0_EPF1_0_PCIE_PASID_ENH_CAP_LIST reg:0x40504b4
regBIF_CFG_DEV0_EPF1_0_PCIE_PASID_CAP reg:0x40504b5
regBIF_CFG_DEV0_EPF1_0_PCIE_PASID_CNTL reg:0x40504b5
regBIF_CFG_DEV0_EPF1_0_PCIE_ARI_ENH_CAP_LIST reg:0x40504ca
regBIF_CFG_DEV0_EPF1_0_PCIE_ARI_CAP reg:0x40504cb
regBIF_CFG_DEV0_EPF1_0_PCIE_ARI_CNTL reg:0x40504cb
regRCC_DEV0_1_RCC_VDM_SUPPORT reg:0x404c440
regRCC_DEV0_1_RCC_BUS_CNTL reg:0x404c441
regRCC_DEV0_1_RCC_FEATURES_CONTROL_MISC reg:0x404c442
regRCC_DEV0_1_RCC_DEV0_LINK_CNTL reg:0x404c443
regRCC_DEV0_1_RCC_CMN_LINK_CNTL reg:0x404c444
regRCC_DEV0_1_RCC_EP_REQUESTERID_RESTORE reg:0x404c445
regRCC_DEV0_1_RCC_LTR_LSWITCH_CNTL reg:0x404c446
regRCC_DEV0_1_RCC_MH_ARB_CNTL reg:0x404c447
regRCC_DEV0_1_RCC_MARGIN_PARAM_CNTL0 reg:0x404c448
regRCC_DEV0_1_RCC_MARGIN_PARAM_CNTL1 reg:0x404c449
regRCC_EP_DEV0_1_EP_PCIE_SCRATCH reg:0x404c44c
regRCC_EP_DEV0_1_EP_PCIE_CNTL reg:0x404c44e
regRCC_EP_DEV0_1_EP_PCIE_INT_CNTL reg:0x404c44f
regRCC_EP_DEV0_1_EP_PCIE_INT_STATUS reg:0x404c450
regRCC_EP_DEV0_1_EP_PCIE_RX_CNTL2 reg:0x404c451
regRCC_EP_DEV0_1_EP_PCIE_BUS_CNTL reg:0x404c452
regRCC_EP_DEV0_1_EP_PCIE_CFG_CNTL reg:0x404c453
regRCC_EP_DEV0_1_EP_PCIE_TX_LTR_CNTL reg:0x404c454
regRCC_EP_DEV0_1_EP_PCIE_STRAP_MISC reg:0x404c455
regRCC_EP_DEV0_1_EP_PCIE_STRAP_MISC2 reg:0x404c456
regRCC_EP_DEV0_1_EP_PCIE_F0_DPA_CAP reg:0x404c457
regRCC_EP_DEV0_1_EP_PCIE_F0_DPA_LATENCY_INDICATOR reg:0x404c458
regRCC_EP_DEV0_1_EP_PCIE_F0_DPA_CNTL reg:0x404c458
regRCC_EP_DEV0_1_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_0 reg:0x404c458
regRCC_EP_DEV0_1_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_1 reg:0x404c459
regRCC_EP_DEV0_1_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_2 reg:0x404c459
regRCC_EP_DEV0_1_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_3 reg:0x404c459
regRCC_EP_DEV0_1_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_4 reg:0x404c459
regRCC_EP_DEV0_1_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_5 reg:0x404c45a
regRCC_EP_DEV0_1_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_6 reg:0x404c45a
regRCC_EP_DEV0_1_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_7 reg:0x404c45a
regRCC_EP_DEV0_1_EP_PCIE_PME_CONTROL reg:0x404c45c
regRCC_EP_DEV0_1_EP_PCIEP_RESERVED reg:0x404c45d
regRCC_EP_DEV0_1_EP_PCIE_TX_CNTL reg:0x404c45f
regRCC_EP_DEV0_1_EP_PCIE_TX_REQUESTER_ID reg:0x404c460
regRCC_EP_DEV0_1_EP_PCIE_ERR_CNTL reg:0x404c461
regRCC_EP_DEV0_1_EP_PCIE_RX_CNTL reg:0x404c462
regRCC_EP_DEV0_1_EP_PCIE_LC_SPEED_CNTL reg:0x404c463
regRCC_DWN_DEV0_1_DN_PCIE_RESERVED reg:0x404c468
regRCC_DWN_DEV0_1_DN_PCIE_SCRATCH reg:0x404c469
regRCC_DWN_DEV0_1_DN_PCIE_CNTL reg:0x404c46b
regRCC_DWN_DEV0_1_DN_PCIE_CONFIG_CNTL reg:0x404c46c
regRCC_DWN_DEV0_1_DN_PCIE_RX_CNTL2 reg:0x404c46d
regRCC_DWN_DEV0_1_DN_PCIE_BUS_CNTL reg:0x404c46e
regRCC_DWN_DEV0_1_DN_PCIE_CFG_CNTL reg:0x404c46f
regRCC_DWN_DEV0_1_DN_PCIE_STRAP_F0 reg:0x404c470
regRCC_DWN_DEV0_1_DN_PCIE_STRAP_MISC reg:0x404c471
regRCC_DWN_DEV0_1_DN_PCIE_STRAP_MISC2 reg:0x404c472
regRCC_DWNP_DEV0_1_PCIE_ERR_CNTL reg:0x404c475
regRCC_DWNP_DEV0_1_PCIE_RX_CNTL reg:0x404c476
regRCC_DWNP_DEV0_1_PCIE_LC_SPEED_CNTL reg:0x404c477
regRCC_DWNP_DEV0_1_PCIE_LC_CNTL2 reg:0x404c478
regRCC_DWNP_DEV0_1_PCIEP_STRAP_MISC reg:0x404c479
regRCC_DWNP_DEV0_1_LTR_MSG_INFO_FROM_EP reg:0x404c47a
regRCC_PFC_AMDGFX_RCC_PFC_LTR_CNTL reg:0x404d040
regRCC_PFC_AMDGFX_RCC_PFC_PME_RESTORE reg:0x404d041
regRCC_PFC_AMDGFX_RCC_PFC_STICKY_RESTORE_0 reg:0x404d042
regRCC_PFC_AMDGFX_RCC_PFC_STICKY_RESTORE_1 reg:0x404d043
regRCC_PFC_AMDGFX_RCC_PFC_STICKY_RESTORE_2 reg:0x404d044
regRCC_PFC_AMDGFX_RCC_PFC_STICKY_RESTORE_3 reg:0x404d045
regRCC_PFC_AMDGFX_RCC_PFC_STICKY_RESTORE_4 reg:0x404d046
regRCC_PFC_AMDGFX_RCC_PFC_STICKY_RESTORE_5 reg:0x404d047
regRCC_PFC_AMDGFX_RCC_PFC_AUXPWR_CNTL reg:0x404d048
regPCIEMSIX_VECT0_ADDR_LO reg:0x405a000
regPCIEMSIX_VECT0_ADDR_HI reg:0x405a001
regPCIEMSIX_VECT0_MSG_DATA reg:0x405a002
regPCIEMSIX_VECT0_CONTROL reg:0x405a003
regPCIEMSIX_VECT1_ADDR_LO reg:0x405a004
regPCIEMSIX_VECT1_ADDR_HI reg:0x405a005
regPCIEMSIX_VECT1_MSG_DATA reg:0x405a006
regPCIEMSIX_VECT1_CONTROL reg:0x405a007
regPCIEMSIX_VECT2_ADDR_LO reg:0x405a008
regPCIEMSIX_VECT2_ADDR_HI reg:0x405a009
regPCIEMSIX_VECT2_MSG_DATA reg:0x405a00a
regPCIEMSIX_VECT2_CONTROL reg:0x405a00b
regPCIEMSIX_VECT3_ADDR_LO reg:0x405a00c
regPCIEMSIX_VECT3_ADDR_HI reg:0x405a00d
regPCIEMSIX_VECT3_MSG_DATA reg:0x405a00e
regPCIEMSIX_VECT3_CONTROL reg:0x405a00f
regPCIEMSIX_VECT4_ADDR_LO reg:0x405a010
regPCIEMSIX_VECT4_ADDR_HI reg:0x405a011
regPCIEMSIX_VECT4_MSG_DATA reg:0x405a012
regPCIEMSIX_VECT4_CONTROL reg:0x405a013
regPCIEMSIX_VECT5_ADDR_LO reg:0x405a014
regPCIEMSIX_VECT5_ADDR_HI reg:0x405a015
regPCIEMSIX_VECT5_MSG_DATA reg:0x405a016
regPCIEMSIX_VECT5_CONTROL reg:0x405a017
regPCIEMSIX_VECT6_ADDR_LO reg:0x405a018
regPCIEMSIX_VECT6_ADDR_HI reg:0x405a019
regPCIEMSIX_VECT6_MSG_DATA reg:0x405a01a
regPCIEMSIX_VECT6_CONTROL reg:0x405a01b
regPCIEMSIX_VECT7_ADDR_LO reg:0x405a01c
regPCIEMSIX_VECT7_ADDR_HI reg:0x405a01d
regPCIEMSIX_VECT7_MSG_DATA reg:0x405a01e
regPCIEMSIX_VECT7_CONTROL reg:0x405a01f
regPCIEMSIX_VECT8_ADDR_LO reg:0x405a020
regPCIEMSIX_VECT8_ADDR_HI reg:0x405a021
regPCIEMSIX_VECT8_MSG_DATA reg:0x405a022
regPCIEMSIX_VECT8_CONTROL reg:0x405a023
regPCIEMSIX_VECT9_ADDR_LO reg:0x405a024
regPCIEMSIX_VECT9_ADDR_HI reg:0x405a025
regPCIEMSIX_VECT9_MSG_DATA reg:0x405a026
regPCIEMSIX_VECT9_CONTROL reg:0x405a027
regPCIEMSIX_VECT10_ADDR_LO reg:0x405a028
regPCIEMSIX_VECT10_ADDR_HI reg:0x405a029
regPCIEMSIX_VECT10_MSG_DATA reg:0x405a02a
regPCIEMSIX_VECT10_CONTROL reg:0x405a02b
regPCIEMSIX_VECT11_ADDR_LO reg:0x405a02c
regPCIEMSIX_VECT11_ADDR_HI reg:0x405a02d
regPCIEMSIX_VECT11_MSG_DATA reg:0x405a02e
regPCIEMSIX_VECT11_CONTROL reg:0x405a02f
regPCIEMSIX_VECT12_ADDR_LO reg:0x405a030
regPCIEMSIX_VECT12_ADDR_HI reg:0x405a031
regPCIEMSIX_VECT12_MSG_DATA reg:0x405a032
regPCIEMSIX_VECT12_CONTROL reg:0x405a033
regPCIEMSIX_VECT13_ADDR_LO reg:0x405a034
regPCIEMSIX_VECT13_ADDR_HI reg:0x405a035
regPCIEMSIX_VECT13_MSG_DATA reg:0x405a036
regPCIEMSIX_VECT13_CONTROL reg:0x405a037
regPCIEMSIX_VECT14_ADDR_LO reg:0x405a038
regPCIEMSIX_VECT14_ADDR_HI reg:0x405a039
regPCIEMSIX_VECT14_MSG_DATA reg:0x405a03a
regPCIEMSIX_VECT14_CONTROL reg:0x405a03b
regPCIEMSIX_VECT15_ADDR_LO reg:0x405a03c
regPCIEMSIX_VECT15_ADDR_HI reg:0x405a03d
regPCIEMSIX_VECT15_MSG_DATA reg:0x405a03e
regPCIEMSIX_VECT15_CONTROL reg:0x405a03f
regPCIEMSIX_VECT16_ADDR_LO reg:0x405a040
regPCIEMSIX_VECT16_ADDR_HI reg:0x405a041
regPCIEMSIX_VECT16_MSG_DATA reg:0x405a042
regPCIEMSIX_VECT16_CONTROL reg:0x405a043
regPCIEMSIX_VECT17_ADDR_LO reg:0x405a044
regPCIEMSIX_VECT17_ADDR_HI reg:0x405a045
regPCIEMSIX_VECT17_MSG_DATA reg:0x405a046
regPCIEMSIX_VECT17_CONTROL reg:0x405a047
regPCIEMSIX_VECT18_ADDR_LO reg:0x405a048
regPCIEMSIX_VECT18_ADDR_HI reg:0x405a049
regPCIEMSIX_VECT18_MSG_DATA reg:0x405a04a
regPCIEMSIX_VECT18_CONTROL reg:0x405a04b
regPCIEMSIX_VECT19_ADDR_LO reg:0x405a04c
regPCIEMSIX_VECT19_ADDR_HI reg:0x405a04d
regPCIEMSIX_VECT19_MSG_DATA reg:0x405a04e
regPCIEMSIX_VECT19_CONTROL reg:0x405a04f
regPCIEMSIX_VECT20_ADDR_LO reg:0x405a050
regPCIEMSIX_VECT20_ADDR_HI reg:0x405a051
regPCIEMSIX_VECT20_MSG_DATA reg:0x405a052
regPCIEMSIX_VECT20_CONTROL reg:0x405a053
regPCIEMSIX_VECT21_ADDR_LO reg:0x405a054
regPCIEMSIX_VECT21_ADDR_HI reg:0x405a055
regPCIEMSIX_VECT21_MSG_DATA reg:0x405a056
regPCIEMSIX_VECT21_CONTROL reg:0x405a057
regPCIEMSIX_VECT22_ADDR_LO reg:0x405a058
regPCIEMSIX_VECT22_ADDR_HI reg:0x405a059
regPCIEMSIX_VECT22_MSG_DATA reg:0x405a05a
regPCIEMSIX_VECT22_CONTROL reg:0x405a05b
regPCIEMSIX_VECT23_ADDR_LO reg:0x405a05c
regPCIEMSIX_VECT23_ADDR_HI reg:0x405a05d
regPCIEMSIX_VECT23_MSG_DATA reg:0x405a05e
regPCIEMSIX_VECT23_CONTROL reg:0x405a05f
regPCIEMSIX_VECT24_ADDR_LO reg:0x405a060
regPCIEMSIX_VECT24_ADDR_HI reg:0x405a061
regPCIEMSIX_VECT24_MSG_DATA reg:0x405a062
regPCIEMSIX_VECT24_CONTROL reg:0x405a063
regPCIEMSIX_VECT25_ADDR_LO reg:0x405a064
regPCIEMSIX_VECT25_ADDR_HI reg:0x405a065
regPCIEMSIX_VECT25_MSG_DATA reg:0x405a066
regPCIEMSIX_VECT25_CONTROL reg:0x405a067
regPCIEMSIX_VECT26_ADDR_LO reg:0x405a068
regPCIEMSIX_VECT26_ADDR_HI reg:0x405a069
regPCIEMSIX_VECT26_MSG_DATA reg:0x405a06a
regPCIEMSIX_VECT26_CONTROL reg:0x405a06b
regPCIEMSIX_VECT27_ADDR_LO reg:0x405a06c
regPCIEMSIX_VECT27_ADDR_HI reg:0x405a06d
regPCIEMSIX_VECT27_MSG_DATA reg:0x405a06e
regPCIEMSIX_VECT27_CONTROL reg:0x405a06f
regPCIEMSIX_VECT28_ADDR_LO reg:0x405a070
regPCIEMSIX_VECT28_ADDR_HI reg:0x405a071
regPCIEMSIX_VECT28_MSG_DATA reg:0x405a072
regPCIEMSIX_VECT28_CONTROL reg:0x405a073
regPCIEMSIX_VECT29_ADDR_LO reg:0x405a074
regPCIEMSIX_VECT29_ADDR_HI reg:0x405a075
regPCIEMSIX_VECT29_MSG_DATA reg:0x405a076
regPCIEMSIX_VECT29_CONTROL reg:0x405a077
regPCIEMSIX_VECT30_ADDR_LO reg:0x405a078
regPCIEMSIX_VECT30_ADDR_HI reg:0x405a079
regPCIEMSIX_VECT30_MSG_DATA reg:0x405a07a
regPCIEMSIX_VECT30_CONTROL reg:0x405a07b
regPCIEMSIX_VECT31_ADDR_LO reg:0x405a07c
regPCIEMSIX_VECT31_ADDR_HI reg:0x405a07d
regPCIEMSIX_VECT31_MSG_DATA reg:0x405a07e
regPCIEMSIX_VECT31_CONTROL reg:0x405a07f
regPCIEMSIX_VECT32_ADDR_LO reg:0x405a080
regPCIEMSIX_VECT32_ADDR_HI reg:0x405a081
regPCIEMSIX_VECT32_MSG_DATA reg:0x405a082
regPCIEMSIX_VECT32_CONTROL reg:0x405a083
regPCIEMSIX_VECT33_ADDR_LO reg:0x405a084
regPCIEMSIX_VECT33_ADDR_HI reg:0x405a085
regPCIEMSIX_VECT33_MSG_DATA reg:0x405a086
regPCIEMSIX_VECT33_CONTROL reg:0x405a087
regPCIEMSIX_VECT34_ADDR_LO reg:0x405a088
regPCIEMSIX_VECT34_ADDR_HI reg:0x405a089
regPCIEMSIX_VECT34_MSG_DATA reg:0x405a08a
regPCIEMSIX_VECT34_CONTROL reg:0x405a08b
regPCIEMSIX_VECT35_ADDR_LO reg:0x405a08c
regPCIEMSIX_VECT35_ADDR_HI reg:0x405a08d
regPCIEMSIX_VECT35_MSG_DATA reg:0x405a08e
regPCIEMSIX_VECT35_CONTROL reg:0x405a08f
regPCIEMSIX_VECT36_ADDR_LO reg:0x405a090
regPCIEMSIX_VECT36_ADDR_HI reg:0x405a091
regPCIEMSIX_VECT36_MSG_DATA reg:0x405a092
regPCIEMSIX_VECT36_CONTROL reg:0x405a093
regPCIEMSIX_VECT37_ADDR_LO reg:0x405a094
regPCIEMSIX_VECT37_ADDR_HI reg:0x405a095
regPCIEMSIX_VECT37_MSG_DATA reg:0x405a096
regPCIEMSIX_VECT37_CONTROL reg:0x405a097
regPCIEMSIX_VECT38_ADDR_LO reg:0x405a098
regPCIEMSIX_VECT38_ADDR_HI reg:0x405a099
regPCIEMSIX_VECT38_MSG_DATA reg:0x405a09a
regPCIEMSIX_VECT38_CONTROL reg:0x405a09b
regPCIEMSIX_VECT39_ADDR_LO reg:0x405a09c
regPCIEMSIX_VECT39_ADDR_HI reg:0x405a09d
regPCIEMSIX_VECT39_MSG_DATA reg:0x405a09e
regPCIEMSIX_VECT39_CONTROL reg:0x405a09f
regPCIEMSIX_VECT40_ADDR_LO reg:0x405a0a0
regPCIEMSIX_VECT40_ADDR_HI reg:0x405a0a1
regPCIEMSIX_VECT40_MSG_DATA reg:0x405a0a2
regPCIEMSIX_VECT40_CONTROL reg:0x405a0a3
regPCIEMSIX_VECT41_ADDR_LO reg:0x405a0a4
regPCIEMSIX_VECT41_ADDR_HI reg:0x405a0a5
regPCIEMSIX_VECT41_MSG_DATA reg:0x405a0a6
regPCIEMSIX_VECT41_CONTROL reg:0x405a0a7
regPCIEMSIX_VECT42_ADDR_LO reg:0x405a0a8
regPCIEMSIX_VECT42_ADDR_HI reg:0x405a0a9
regPCIEMSIX_VECT42_MSG_DATA reg:0x405a0aa
regPCIEMSIX_VECT42_CONTROL reg:0x405a0ab
regPCIEMSIX_VECT43_ADDR_LO reg:0x405a0ac
regPCIEMSIX_VECT43_ADDR_HI reg:0x405a0ad
regPCIEMSIX_VECT43_MSG_DATA reg:0x405a0ae
regPCIEMSIX_VECT43_CONTROL reg:0x405a0af
regPCIEMSIX_VECT44_ADDR_LO reg:0x405a0b0
regPCIEMSIX_VECT44_ADDR_HI reg:0x405a0b1
regPCIEMSIX_VECT44_MSG_DATA reg:0x405a0b2
regPCIEMSIX_VECT44_CONTROL reg:0x405a0b3
regPCIEMSIX_VECT45_ADDR_LO reg:0x405a0b4
regPCIEMSIX_VECT45_ADDR_HI reg:0x405a0b5
regPCIEMSIX_VECT45_MSG_DATA reg:0x405a0b6
regPCIEMSIX_VECT45_CONTROL reg:0x405a0b7
regPCIEMSIX_VECT46_ADDR_LO reg:0x405a0b8
regPCIEMSIX_VECT46_ADDR_HI reg:0x405a0b9
regPCIEMSIX_VECT46_MSG_DATA reg:0x405a0ba
regPCIEMSIX_VECT46_CONTROL reg:0x405a0bb
regPCIEMSIX_VECT47_ADDR_LO reg:0x405a0bc
regPCIEMSIX_VECT47_ADDR_HI reg:0x405a0bd
regPCIEMSIX_VECT47_MSG_DATA reg:0x405a0be
regPCIEMSIX_VECT47_CONTROL reg:0x405a0bf
regPCIEMSIX_VECT48_ADDR_LO reg:0x405a0c0
regPCIEMSIX_VECT48_ADDR_HI reg:0x405a0c1
regPCIEMSIX_VECT48_MSG_DATA reg:0x405a0c2
regPCIEMSIX_VECT48_CONTROL reg:0x405a0c3
regPCIEMSIX_VECT49_ADDR_LO reg:0x405a0c4
regPCIEMSIX_VECT49_ADDR_HI reg:0x405a0c5
regPCIEMSIX_VECT49_MSG_DATA reg:0x405a0c6
regPCIEMSIX_VECT49_CONTROL reg:0x405a0c7
regPCIEMSIX_VECT50_ADDR_LO reg:0x405a0c8
regPCIEMSIX_VECT50_ADDR_HI reg:0x405a0c9
regPCIEMSIX_VECT50_MSG_DATA reg:0x405a0ca
regPCIEMSIX_VECT50_CONTROL reg:0x405a0cb
regPCIEMSIX_VECT51_ADDR_LO reg:0x405a0cc
regPCIEMSIX_VECT51_ADDR_HI reg:0x405a0cd
regPCIEMSIX_VECT51_MSG_DATA reg:0x405a0ce
regPCIEMSIX_VECT51_CONTROL reg:0x405a0cf
regPCIEMSIX_VECT52_ADDR_LO reg:0x405a0d0
regPCIEMSIX_VECT52_ADDR_HI reg:0x405a0d1
regPCIEMSIX_VECT52_MSG_DATA reg:0x405a0d2
regPCIEMSIX_VECT52_CONTROL reg:0x405a0d3
regPCIEMSIX_VECT53_ADDR_LO reg:0x405a0d4
regPCIEMSIX_VECT53_ADDR_HI reg:0x405a0d5
regPCIEMSIX_VECT53_MSG_DATA reg:0x405a0d6
regPCIEMSIX_VECT53_CONTROL reg:0x405a0d7
regPCIEMSIX_VECT54_ADDR_LO reg:0x405a0d8
regPCIEMSIX_VECT54_ADDR_HI reg:0x405a0d9
regPCIEMSIX_VECT54_MSG_DATA reg:0x405a0da
regPCIEMSIX_VECT54_CONTROL reg:0x405a0db
regPCIEMSIX_VECT55_ADDR_LO reg:0x405a0dc
regPCIEMSIX_VECT55_ADDR_HI reg:0x405a0dd
regPCIEMSIX_VECT55_MSG_DATA reg:0x405a0de
regPCIEMSIX_VECT55_CONTROL reg:0x405a0df
regPCIEMSIX_VECT56_ADDR_LO reg:0x405a0e0
regPCIEMSIX_VECT56_ADDR_HI reg:0x405a0e1
regPCIEMSIX_VECT56_MSG_DATA reg:0x405a0e2
regPCIEMSIX_VECT56_CONTROL reg:0x405a0e3
regPCIEMSIX_VECT57_ADDR_LO reg:0x405a0e4
regPCIEMSIX_VECT57_ADDR_HI reg:0x405a0e5
regPCIEMSIX_VECT57_MSG_DATA reg:0x405a0e6
regPCIEMSIX_VECT57_CONTROL reg:0x405a0e7
regPCIEMSIX_VECT58_ADDR_LO reg:0x405a0e8
regPCIEMSIX_VECT58_ADDR_HI reg:0x405a0e9
regPCIEMSIX_VECT58_MSG_DATA reg:0x405a0ea
regPCIEMSIX_VECT58_CONTROL reg:0x405a0eb
regPCIEMSIX_VECT59_ADDR_LO reg:0x405a0ec
regPCIEMSIX_VECT59_ADDR_HI reg:0x405a0ed
regPCIEMSIX_VECT59_MSG_DATA reg:0x405a0ee
regPCIEMSIX_VECT59_CONTROL reg:0x405a0ef
regPCIEMSIX_VECT60_ADDR_LO reg:0x405a0f0
regPCIEMSIX_VECT60_ADDR_HI reg:0x405a0f1
regPCIEMSIX_VECT60_MSG_DATA reg:0x405a0f2
regPCIEMSIX_VECT60_CONTROL reg:0x405a0f3
regPCIEMSIX_VECT61_ADDR_LO reg:0x405a0f4
regPCIEMSIX_VECT61_ADDR_HI reg:0x405a0f5
regPCIEMSIX_VECT61_MSG_DATA reg:0x405a0f6
regPCIEMSIX_VECT61_CONTROL reg:0x405a0f7
regPCIEMSIX_VECT62_ADDR_LO reg:0x405a0f8
regPCIEMSIX_VECT62_ADDR_HI reg:0x405a0f9
regPCIEMSIX_VECT62_MSG_DATA reg:0x405a0fa
regPCIEMSIX_VECT62_CONTROL reg:0x405a0fb
regPCIEMSIX_VECT63_ADDR_LO reg:0x405a0fc
regPCIEMSIX_VECT63_ADDR_HI reg:0x405a0fd
regPCIEMSIX_VECT63_MSG_DATA reg:0x405a0fe
regPCIEMSIX_VECT63_CONTROL reg:0x405a0ff
regPCIEMSIX_VECT64_ADDR_LO reg:0x405a100
regPCIEMSIX_VECT64_ADDR_HI reg:0x405a101
regPCIEMSIX_VECT64_MSG_DATA reg:0x405a102
regPCIEMSIX_VECT64_CONTROL reg:0x405a103
regPCIEMSIX_VECT65_ADDR_LO reg:0x405a104
regPCIEMSIX_VECT65_ADDR_HI reg:0x405a105
regPCIEMSIX_VECT65_MSG_DATA reg:0x405a106
regPCIEMSIX_VECT65_CONTROL reg:0x405a107
regPCIEMSIX_VECT66_ADDR_LO reg:0x405a108
regPCIEMSIX_VECT66_ADDR_HI reg:0x405a109
regPCIEMSIX_VECT66_MSG_DATA reg:0x405a10a
regPCIEMSIX_VECT66_CONTROL reg:0x405a10b
regPCIEMSIX_VECT67_ADDR_LO reg:0x405a10c
regPCIEMSIX_VECT67_ADDR_HI reg:0x405a10d
regPCIEMSIX_VECT67_MSG_DATA reg:0x405a10e
regPCIEMSIX_VECT67_CONTROL reg:0x405a10f
regPCIEMSIX_VECT68_ADDR_LO reg:0x405a110
regPCIEMSIX_VECT68_ADDR_HI reg:0x405a111
regPCIEMSIX_VECT68_MSG_DATA reg:0x405a112
regPCIEMSIX_VECT68_CONTROL reg:0x405a113
regPCIEMSIX_VECT69_ADDR_LO reg:0x405a114
regPCIEMSIX_VECT69_ADDR_HI reg:0x405a115
regPCIEMSIX_VECT69_MSG_DATA reg:0x405a116
regPCIEMSIX_VECT69_CONTROL reg:0x405a117
regPCIEMSIX_VECT70_ADDR_LO reg:0x405a118
regPCIEMSIX_VECT70_ADDR_HI reg:0x405a119
regPCIEMSIX_VECT70_MSG_DATA reg:0x405a11a
regPCIEMSIX_VECT70_CONTROL reg:0x405a11b
regPCIEMSIX_VECT71_ADDR_LO reg:0x405a11c
regPCIEMSIX_VECT71_ADDR_HI reg:0x405a11d
regPCIEMSIX_VECT71_MSG_DATA reg:0x405a11e
regPCIEMSIX_VECT71_CONTROL reg:0x405a11f
regPCIEMSIX_VECT72_ADDR_LO reg:0x405a120
regPCIEMSIX_VECT72_ADDR_HI reg:0x405a121
regPCIEMSIX_VECT72_MSG_DATA reg:0x405a122
regPCIEMSIX_VECT72_CONTROL reg:0x405a123
regPCIEMSIX_VECT73_ADDR_LO reg:0x405a124
regPCIEMSIX_VECT73_ADDR_HI reg:0x405a125
regPCIEMSIX_VECT73_MSG_DATA reg:0x405a126
regPCIEMSIX_VECT73_CONTROL reg:0x405a127
regPCIEMSIX_VECT74_ADDR_LO reg:0x405a128
regPCIEMSIX_VECT74_ADDR_HI reg:0x405a129
regPCIEMSIX_VECT74_MSG_DATA reg:0x405a12a
regPCIEMSIX_VECT74_CONTROL reg:0x405a12b
regPCIEMSIX_VECT75_ADDR_LO reg:0x405a12c
regPCIEMSIX_VECT75_ADDR_HI reg:0x405a12d
regPCIEMSIX_VECT75_MSG_DATA reg:0x405a12e
regPCIEMSIX_VECT75_CONTROL reg:0x405a12f
regPCIEMSIX_VECT76_ADDR_LO reg:0x405a130
regPCIEMSIX_VECT76_ADDR_HI reg:0x405a131
regPCIEMSIX_VECT76_MSG_DATA reg:0x405a132
regPCIEMSIX_VECT76_CONTROL reg:0x405a133
regPCIEMSIX_VECT77_ADDR_LO reg:0x405a134
regPCIEMSIX_VECT77_ADDR_HI reg:0x405a135
regPCIEMSIX_VECT77_MSG_DATA reg:0x405a136
regPCIEMSIX_VECT77_CONTROL reg:0x405a137
regPCIEMSIX_VECT78_ADDR_LO reg:0x405a138
regPCIEMSIX_VECT78_ADDR_HI reg:0x405a139
regPCIEMSIX_VECT78_MSG_DATA reg:0x405a13a
regPCIEMSIX_VECT78_CONTROL reg:0x405a13b
regPCIEMSIX_VECT79_ADDR_LO reg:0x405a13c
regPCIEMSIX_VECT79_ADDR_HI reg:0x405a13d
regPCIEMSIX_VECT79_MSG_DATA reg:0x405a13e
regPCIEMSIX_VECT79_CONTROL reg:0x405a13f
regPCIEMSIX_VECT80_ADDR_LO reg:0x405a140
regPCIEMSIX_VECT80_ADDR_HI reg:0x405a141
regPCIEMSIX_VECT80_MSG_DATA reg:0x405a142
regPCIEMSIX_VECT80_CONTROL reg:0x405a143
regPCIEMSIX_VECT81_ADDR_LO reg:0x405a144
regPCIEMSIX_VECT81_ADDR_HI reg:0x405a145
regPCIEMSIX_VECT81_MSG_DATA reg:0x405a146
regPCIEMSIX_VECT81_CONTROL reg:0x405a147
regPCIEMSIX_VECT82_ADDR_LO reg:0x405a148
regPCIEMSIX_VECT82_ADDR_HI reg:0x405a149
regPCIEMSIX_VECT82_MSG_DATA reg:0x405a14a
regPCIEMSIX_VECT82_CONTROL reg:0x405a14b
regPCIEMSIX_VECT83_ADDR_LO reg:0x405a14c
regPCIEMSIX_VECT83_ADDR_HI reg:0x405a14d
regPCIEMSIX_VECT83_MSG_DATA reg:0x405a14e
regPCIEMSIX_VECT83_CONTROL reg:0x405a14f
regPCIEMSIX_VECT84_ADDR_LO reg:0x405a150
regPCIEMSIX_VECT84_ADDR_HI reg:0x405a151
regPCIEMSIX_VECT84_MSG_DATA reg:0x405a152
regPCIEMSIX_VECT84_CONTROL reg:0x405a153
regPCIEMSIX_VECT85_ADDR_LO reg:0x405a154
regPCIEMSIX_VECT85_ADDR_HI reg:0x405a155
regPCIEMSIX_VECT85_MSG_DATA reg:0x405a156
regPCIEMSIX_VECT85_CONTROL reg:0x405a157
regPCIEMSIX_VECT86_ADDR_LO reg:0x405a158
regPCIEMSIX_VECT86_ADDR_HI reg:0x405a159
regPCIEMSIX_VECT86_MSG_DATA reg:0x405a15a
regPCIEMSIX_VECT86_CONTROL reg:0x405a15b
regPCIEMSIX_VECT87_ADDR_LO reg:0x405a15c
regPCIEMSIX_VECT87_ADDR_HI reg:0x405a15d
regPCIEMSIX_VECT87_MSG_DATA reg:0x405a15e
regPCIEMSIX_VECT87_CONTROL reg:0x405a15f
regPCIEMSIX_VECT88_ADDR_LO reg:0x405a160
regPCIEMSIX_VECT88_ADDR_HI reg:0x405a161
regPCIEMSIX_VECT88_MSG_DATA reg:0x405a162
regPCIEMSIX_VECT88_CONTROL reg:0x405a163
regPCIEMSIX_VECT89_ADDR_LO reg:0x405a164
regPCIEMSIX_VECT89_ADDR_HI reg:0x405a165
regPCIEMSIX_VECT89_MSG_DATA reg:0x405a166
regPCIEMSIX_VECT89_CONTROL reg:0x405a167
regPCIEMSIX_VECT90_ADDR_LO reg:0x405a168
regPCIEMSIX_VECT90_ADDR_HI reg:0x405a169
regPCIEMSIX_VECT90_MSG_DATA reg:0x405a16a
regPCIEMSIX_VECT90_CONTROL reg:0x405a16b
regPCIEMSIX_VECT91_ADDR_LO reg:0x405a16c
regPCIEMSIX_VECT91_ADDR_HI reg:0x405a16d
regPCIEMSIX_VECT91_MSG_DATA reg:0x405a16e
regPCIEMSIX_VECT91_CONTROL reg:0x405a16f
regPCIEMSIX_VECT92_ADDR_LO reg:0x405a170
regPCIEMSIX_VECT92_ADDR_HI reg:0x405a171
regPCIEMSIX_VECT92_MSG_DATA reg:0x405a172
regPCIEMSIX_VECT92_CONTROL reg:0x405a173
regPCIEMSIX_VECT93_ADDR_LO reg:0x405a174
regPCIEMSIX_VECT93_ADDR_HI reg:0x405a175
regPCIEMSIX_VECT93_MSG_DATA reg:0x405a176
regPCIEMSIX_VECT93_CONTROL reg:0x405a177
regPCIEMSIX_VECT94_ADDR_LO reg:0x405a178
regPCIEMSIX_VECT94_ADDR_HI reg:0x405a179
regPCIEMSIX_VECT94_MSG_DATA reg:0x405a17a
regPCIEMSIX_VECT94_CONTROL reg:0x405a17b
regPCIEMSIX_VECT95_ADDR_LO reg:0x405a17c
regPCIEMSIX_VECT95_ADDR_HI reg:0x405a17d
regPCIEMSIX_VECT95_MSG_DATA reg:0x405a17e
regPCIEMSIX_VECT95_CONTROL reg:0x405a17f
regPCIEMSIX_VECT96_ADDR_LO reg:0x405a180
regPCIEMSIX_VECT96_ADDR_HI reg:0x405a181
regPCIEMSIX_VECT96_MSG_DATA reg:0x405a182
regPCIEMSIX_VECT96_CONTROL reg:0x405a183
regPCIEMSIX_VECT97_ADDR_LO reg:0x405a184
regPCIEMSIX_VECT97_ADDR_HI reg:0x405a185
regPCIEMSIX_VECT97_MSG_DATA reg:0x405a186
regPCIEMSIX_VECT97_CONTROL reg:0x405a187
regPCIEMSIX_VECT98_ADDR_LO reg:0x405a188
regPCIEMSIX_VECT98_ADDR_HI reg:0x405a189
regPCIEMSIX_VECT98_MSG_DATA reg:0x405a18a
regPCIEMSIX_VECT98_CONTROL reg:0x405a18b
regPCIEMSIX_VECT99_ADDR_LO reg:0x405a18c
regPCIEMSIX_VECT99_ADDR_HI reg:0x405a18d
regPCIEMSIX_VECT99_MSG_DATA reg:0x405a18e
regPCIEMSIX_VECT99_CONTROL reg:0x405a18f
regPCIEMSIX_VECT100_ADDR_LO reg:0x405a190
regPCIEMSIX_VECT100_ADDR_HI reg:0x405a191
regPCIEMSIX_VECT100_MSG_DATA reg:0x405a192
regPCIEMSIX_VECT100_CONTROL reg:0x405a193
regPCIEMSIX_VECT101_ADDR_LO reg:0x405a194
regPCIEMSIX_VECT101_ADDR_HI reg:0x405a195
regPCIEMSIX_VECT101_MSG_DATA reg:0x405a196
regPCIEMSIX_VECT101_CONTROL reg:0x405a197
regPCIEMSIX_VECT102_ADDR_LO reg:0x405a198
regPCIEMSIX_VECT102_ADDR_HI reg:0x405a199
regPCIEMSIX_VECT102_MSG_DATA reg:0x405a19a
regPCIEMSIX_VECT102_CONTROL reg:0x405a19b
regPCIEMSIX_VECT103_ADDR_LO reg:0x405a19c
regPCIEMSIX_VECT103_ADDR_HI reg:0x405a19d
regPCIEMSIX_VECT103_MSG_DATA reg:0x405a19e
regPCIEMSIX_VECT103_CONTROL reg:0x405a19f
regPCIEMSIX_VECT104_ADDR_LO reg:0x405a1a0
regPCIEMSIX_VECT104_ADDR_HI reg:0x405a1a1
regPCIEMSIX_VECT104_MSG_DATA reg:0x405a1a2
regPCIEMSIX_VECT104_CONTROL reg:0x405a1a3
regPCIEMSIX_VECT105_ADDR_LO reg:0x405a1a4
regPCIEMSIX_VECT105_ADDR_HI reg:0x405a1a5
regPCIEMSIX_VECT105_MSG_DATA reg:0x405a1a6
regPCIEMSIX_VECT105_CONTROL reg:0x405a1a7
regPCIEMSIX_VECT106_ADDR_LO reg:0x405a1a8
regPCIEMSIX_VECT106_ADDR_HI reg:0x405a1a9
regPCIEMSIX_VECT106_MSG_DATA reg:0x405a1aa
regPCIEMSIX_VECT106_CONTROL reg:0x405a1ab
regPCIEMSIX_VECT107_ADDR_LO reg:0x405a1ac
regPCIEMSIX_VECT107_ADDR_HI reg:0x405a1ad
regPCIEMSIX_VECT107_MSG_DATA reg:0x405a1ae
regPCIEMSIX_VECT107_CONTROL reg:0x405a1af
regPCIEMSIX_VECT108_ADDR_LO reg:0x405a1b0
regPCIEMSIX_VECT108_ADDR_HI reg:0x405a1b1
regPCIEMSIX_VECT108_MSG_DATA reg:0x405a1b2
regPCIEMSIX_VECT108_CONTROL reg:0x405a1b3
regPCIEMSIX_VECT109_ADDR_LO reg:0x405a1b4
regPCIEMSIX_VECT109_ADDR_HI reg:0x405a1b5
regPCIEMSIX_VECT109_MSG_DATA reg:0x405a1b6
regPCIEMSIX_VECT109_CONTROL reg:0x405a1b7
regPCIEMSIX_VECT110_ADDR_LO reg:0x405a1b8
regPCIEMSIX_VECT110_ADDR_HI reg:0x405a1b9
regPCIEMSIX_VECT110_MSG_DATA reg:0x405a1ba
regPCIEMSIX_VECT110_CONTROL reg:0x405a1bb
regPCIEMSIX_VECT111_ADDR_LO reg:0x405a1bc
regPCIEMSIX_VECT111_ADDR_HI reg:0x405a1bd
regPCIEMSIX_VECT111_MSG_DATA reg:0x405a1be
regPCIEMSIX_VECT111_CONTROL reg:0x405a1bf
regPCIEMSIX_VECT112_ADDR_LO reg:0x405a1c0
regPCIEMSIX_VECT112_ADDR_HI reg:0x405a1c1
regPCIEMSIX_VECT112_MSG_DATA reg:0x405a1c2
regPCIEMSIX_VECT112_CONTROL reg:0x405a1c3
regPCIEMSIX_VECT113_ADDR_LO reg:0x405a1c4
regPCIEMSIX_VECT113_ADDR_HI reg:0x405a1c5
regPCIEMSIX_VECT113_MSG_DATA reg:0x405a1c6
regPCIEMSIX_VECT113_CONTROL reg:0x405a1c7
regPCIEMSIX_VECT114_ADDR_LO reg:0x405a1c8
regPCIEMSIX_VECT114_ADDR_HI reg:0x405a1c9
regPCIEMSIX_VECT114_MSG_DATA reg:0x405a1ca
regPCIEMSIX_VECT114_CONTROL reg:0x405a1cb
regPCIEMSIX_VECT115_ADDR_LO reg:0x405a1cc
regPCIEMSIX_VECT115_ADDR_HI reg:0x405a1cd
regPCIEMSIX_VECT115_MSG_DATA reg:0x405a1ce
regPCIEMSIX_VECT115_CONTROL reg:0x405a1cf
regPCIEMSIX_VECT116_ADDR_LO reg:0x405a1d0
regPCIEMSIX_VECT116_ADDR_HI reg:0x405a1d1
regPCIEMSIX_VECT116_MSG_DATA reg:0x405a1d2
regPCIEMSIX_VECT116_CONTROL reg:0x405a1d3
regPCIEMSIX_VECT117_ADDR_LO reg:0x405a1d4
regPCIEMSIX_VECT117_ADDR_HI reg:0x405a1d5
regPCIEMSIX_VECT117_MSG_DATA reg:0x405a1d6
regPCIEMSIX_VECT117_CONTROL reg:0x405a1d7
regPCIEMSIX_VECT118_ADDR_LO reg:0x405a1d8
regPCIEMSIX_VECT118_ADDR_HI reg:0x405a1d9
regPCIEMSIX_VECT118_MSG_DATA reg:0x405a1da
regPCIEMSIX_VECT118_CONTROL reg:0x405a1db
regPCIEMSIX_VECT119_ADDR_LO reg:0x405a1dc
regPCIEMSIX_VECT119_ADDR_HI reg:0x405a1dd
regPCIEMSIX_VECT119_MSG_DATA reg:0x405a1de
regPCIEMSIX_VECT119_CONTROL reg:0x405a1df
regPCIEMSIX_VECT120_ADDR_LO reg:0x405a1e0
regPCIEMSIX_VECT120_ADDR_HI reg:0x405a1e1
regPCIEMSIX_VECT120_MSG_DATA reg:0x405a1e2
regPCIEMSIX_VECT120_CONTROL reg:0x405a1e3
regPCIEMSIX_VECT121_ADDR_LO reg:0x405a1e4
regPCIEMSIX_VECT121_ADDR_HI reg:0x405a1e5
regPCIEMSIX_VECT121_MSG_DATA reg:0x405a1e6
regPCIEMSIX_VECT121_CONTROL reg:0x405a1e7
regPCIEMSIX_VECT122_ADDR_LO reg:0x405a1e8
regPCIEMSIX_VECT122_ADDR_HI reg:0x405a1e9
regPCIEMSIX_VECT122_MSG_DATA reg:0x405a1ea
regPCIEMSIX_VECT122_CONTROL reg:0x405a1eb
regPCIEMSIX_VECT123_ADDR_LO reg:0x405a1ec
regPCIEMSIX_VECT123_ADDR_HI reg:0x405a1ed
regPCIEMSIX_VECT123_MSG_DATA reg:0x405a1ee
regPCIEMSIX_VECT123_CONTROL reg:0x405a1ef
regPCIEMSIX_VECT124_ADDR_LO reg:0x405a1f0
regPCIEMSIX_VECT124_ADDR_HI reg:0x405a1f1
regPCIEMSIX_VECT124_MSG_DATA reg:0x405a1f2
regPCIEMSIX_VECT124_CONTROL reg:0x405a1f3
regPCIEMSIX_VECT125_ADDR_LO reg:0x405a1f4
regPCIEMSIX_VECT125_ADDR_HI reg:0x405a1f5
regPCIEMSIX_VECT125_MSG_DATA reg:0x405a1f6
regPCIEMSIX_VECT125_CONTROL reg:0x405a1f7
regPCIEMSIX_VECT126_ADDR_LO reg:0x405a1f8
regPCIEMSIX_VECT126_ADDR_HI reg:0x405a1f9
regPCIEMSIX_VECT126_MSG_DATA reg:0x405a1fa
regPCIEMSIX_VECT126_CONTROL reg:0x405a1fb
regPCIEMSIX_VECT127_ADDR_LO reg:0x405a1fc
regPCIEMSIX_VECT127_ADDR_HI reg:0x405a1fd
regPCIEMSIX_VECT127_MSG_DATA reg:0x405a1fe
regPCIEMSIX_VECT127_CONTROL reg:0x405a1ff
regPCIEMSIX_VECT128_ADDR_LO reg:0x405a200
regPCIEMSIX_VECT128_ADDR_HI reg:0x405a201
regPCIEMSIX_VECT128_MSG_DATA reg:0x405a202
regPCIEMSIX_VECT128_CONTROL reg:0x405a203
regPCIEMSIX_VECT129_ADDR_LO reg:0x405a204
regPCIEMSIX_VECT129_ADDR_HI reg:0x405a205
regPCIEMSIX_VECT129_MSG_DATA reg:0x405a206
regPCIEMSIX_VECT129_CONTROL reg:0x405a207
regPCIEMSIX_VECT130_ADDR_LO reg:0x405a208
regPCIEMSIX_VECT130_ADDR_HI reg:0x405a209
regPCIEMSIX_VECT130_MSG_DATA reg:0x405a20a
regPCIEMSIX_VECT130_CONTROL reg:0x405a20b
regPCIEMSIX_VECT131_ADDR_LO reg:0x405a20c
regPCIEMSIX_VECT131_ADDR_HI reg:0x405a20d
regPCIEMSIX_VECT131_MSG_DATA reg:0x405a20e
regPCIEMSIX_VECT131_CONTROL reg:0x405a20f
regPCIEMSIX_VECT132_ADDR_LO reg:0x405a210
regPCIEMSIX_VECT132_ADDR_HI reg:0x405a211
regPCIEMSIX_VECT132_MSG_DATA reg:0x405a212
regPCIEMSIX_VECT132_CONTROL reg:0x405a213
regPCIEMSIX_VECT133_ADDR_LO reg:0x405a214
regPCIEMSIX_VECT133_ADDR_HI reg:0x405a215
regPCIEMSIX_VECT133_MSG_DATA reg:0x405a216
regPCIEMSIX_VECT133_CONTROL reg:0x405a217
regPCIEMSIX_VECT134_ADDR_LO reg:0x405a218
regPCIEMSIX_VECT134_ADDR_HI reg:0x405a219
regPCIEMSIX_VECT134_MSG_DATA reg:0x405a21a
regPCIEMSIX_VECT134_CONTROL reg:0x405a21b
regPCIEMSIX_VECT135_ADDR_LO reg:0x405a21c
regPCIEMSIX_VECT135_ADDR_HI reg:0x405a21d
regPCIEMSIX_VECT135_MSG_DATA reg:0x405a21e
regPCIEMSIX_VECT135_CONTROL reg:0x405a21f
regPCIEMSIX_VECT136_ADDR_LO reg:0x405a220
regPCIEMSIX_VECT136_ADDR_HI reg:0x405a221
regPCIEMSIX_VECT136_MSG_DATA reg:0x405a222
regPCIEMSIX_VECT136_CONTROL reg:0x405a223
regPCIEMSIX_VECT137_ADDR_LO reg:0x405a224
regPCIEMSIX_VECT137_ADDR_HI reg:0x405a225
regPCIEMSIX_VECT137_MSG_DATA reg:0x405a226
regPCIEMSIX_VECT137_CONTROL reg:0x405a227
regPCIEMSIX_VECT138_ADDR_LO reg:0x405a228
regPCIEMSIX_VECT138_ADDR_HI reg:0x405a229
regPCIEMSIX_VECT138_MSG_DATA reg:0x405a22a
regPCIEMSIX_VECT138_CONTROL reg:0x405a22b
regPCIEMSIX_VECT139_ADDR_LO reg:0x405a22c
regPCIEMSIX_VECT139_ADDR_HI reg:0x405a22d
regPCIEMSIX_VECT139_MSG_DATA reg:0x405a22e
regPCIEMSIX_VECT139_CONTROL reg:0x405a22f
regPCIEMSIX_VECT140_ADDR_LO reg:0x405a230
regPCIEMSIX_VECT140_ADDR_HI reg:0x405a231
regPCIEMSIX_VECT140_MSG_DATA reg:0x405a232
regPCIEMSIX_VECT140_CONTROL reg:0x405a233
regPCIEMSIX_VECT141_ADDR_LO reg:0x405a234
regPCIEMSIX_VECT141_ADDR_HI reg:0x405a235
regPCIEMSIX_VECT141_MSG_DATA reg:0x405a236
regPCIEMSIX_VECT141_CONTROL reg:0x405a237
regPCIEMSIX_VECT142_ADDR_LO reg:0x405a238
regPCIEMSIX_VECT142_ADDR_HI reg:0x405a239
regPCIEMSIX_VECT142_MSG_DATA reg:0x405a23a
regPCIEMSIX_VECT142_CONTROL reg:0x405a23b
regPCIEMSIX_VECT143_ADDR_LO reg:0x405a23c
regPCIEMSIX_VECT143_ADDR_HI reg:0x405a23d
regPCIEMSIX_VECT143_MSG_DATA reg:0x405a23e
regPCIEMSIX_VECT143_CONTROL reg:0x405a23f
regPCIEMSIX_VECT144_ADDR_LO reg:0x405a240
regPCIEMSIX_VECT144_ADDR_HI reg:0x405a241
regPCIEMSIX_VECT144_MSG_DATA reg:0x405a242
regPCIEMSIX_VECT144_CONTROL reg:0x405a243
regPCIEMSIX_VECT145_ADDR_LO reg:0x405a244
regPCIEMSIX_VECT145_ADDR_HI reg:0x405a245
regPCIEMSIX_VECT145_MSG_DATA reg:0x405a246
regPCIEMSIX_VECT145_CONTROL reg:0x405a247
regPCIEMSIX_VECT146_ADDR_LO reg:0x405a248
regPCIEMSIX_VECT146_ADDR_HI reg:0x405a249
regPCIEMSIX_VECT146_MSG_DATA reg:0x405a24a
regPCIEMSIX_VECT146_CONTROL reg:0x405a24b
regPCIEMSIX_VECT147_ADDR_LO reg:0x405a24c
regPCIEMSIX_VECT147_ADDR_HI reg:0x405a24d
regPCIEMSIX_VECT147_MSG_DATA reg:0x405a24e
regPCIEMSIX_VECT147_CONTROL reg:0x405a24f
regPCIEMSIX_VECT148_ADDR_LO reg:0x405a250
regPCIEMSIX_VECT148_ADDR_HI reg:0x405a251
regPCIEMSIX_VECT148_MSG_DATA reg:0x405a252
regPCIEMSIX_VECT148_CONTROL reg:0x405a253
regPCIEMSIX_VECT149_ADDR_LO reg:0x405a254
regPCIEMSIX_VECT149_ADDR_HI reg:0x405a255
regPCIEMSIX_VECT149_MSG_DATA reg:0x405a256
regPCIEMSIX_VECT149_CONTROL reg:0x405a257
regPCIEMSIX_VECT150_ADDR_LO reg:0x405a258
regPCIEMSIX_VECT150_ADDR_HI reg:0x405a259
regPCIEMSIX_VECT150_MSG_DATA reg:0x405a25a
regPCIEMSIX_VECT150_CONTROL reg:0x405a25b
regPCIEMSIX_VECT151_ADDR_LO reg:0x405a25c
regPCIEMSIX_VECT151_ADDR_HI reg:0x405a25d
regPCIEMSIX_VECT151_MSG_DATA reg:0x405a25e
regPCIEMSIX_VECT151_CONTROL reg:0x405a25f
regPCIEMSIX_VECT152_ADDR_LO reg:0x405a260
regPCIEMSIX_VECT152_ADDR_HI reg:0x405a261
regPCIEMSIX_VECT152_MSG_DATA reg:0x405a262
regPCIEMSIX_VECT152_CONTROL reg:0x405a263
regPCIEMSIX_VECT153_ADDR_LO reg:0x405a264
regPCIEMSIX_VECT153_ADDR_HI reg:0x405a265
regPCIEMSIX_VECT153_MSG_DATA reg:0x405a266
regPCIEMSIX_VECT153_CONTROL reg:0x405a267
regPCIEMSIX_VECT154_ADDR_LO reg:0x405a268
regPCIEMSIX_VECT154_ADDR_HI reg:0x405a269
regPCIEMSIX_VECT154_MSG_DATA reg:0x405a26a
regPCIEMSIX_VECT154_CONTROL reg:0x405a26b
regPCIEMSIX_VECT155_ADDR_LO reg:0x405a26c
regPCIEMSIX_VECT155_ADDR_HI reg:0x405a26d
regPCIEMSIX_VECT155_MSG_DATA reg:0x405a26e
regPCIEMSIX_VECT155_CONTROL reg:0x405a26f
regPCIEMSIX_VECT156_ADDR_LO reg:0x405a270
regPCIEMSIX_VECT156_ADDR_HI reg:0x405a271
regPCIEMSIX_VECT156_MSG_DATA reg:0x405a272
regPCIEMSIX_VECT156_CONTROL reg:0x405a273
regPCIEMSIX_VECT157_ADDR_LO reg:0x405a274
regPCIEMSIX_VECT157_ADDR_HI reg:0x405a275
regPCIEMSIX_VECT157_MSG_DATA reg:0x405a276
regPCIEMSIX_VECT157_CONTROL reg:0x405a277
regPCIEMSIX_VECT158_ADDR_LO reg:0x405a278
regPCIEMSIX_VECT158_ADDR_HI reg:0x405a279
regPCIEMSIX_VECT158_MSG_DATA reg:0x405a27a
regPCIEMSIX_VECT158_CONTROL reg:0x405a27b
regPCIEMSIX_VECT159_ADDR_LO reg:0x405a27c
regPCIEMSIX_VECT159_ADDR_HI reg:0x405a27d
regPCIEMSIX_VECT159_MSG_DATA reg:0x405a27e
regPCIEMSIX_VECT159_CONTROL reg:0x405a27f
regPCIEMSIX_VECT160_ADDR_LO reg:0x405a280
regPCIEMSIX_VECT160_ADDR_HI reg:0x405a281
regPCIEMSIX_VECT160_MSG_DATA reg:0x405a282
regPCIEMSIX_VECT160_CONTROL reg:0x405a283
regPCIEMSIX_VECT161_ADDR_LO reg:0x405a284
regPCIEMSIX_VECT161_ADDR_HI reg:0x405a285
regPCIEMSIX_VECT161_MSG_DATA reg:0x405a286
regPCIEMSIX_VECT161_CONTROL reg:0x405a287
regPCIEMSIX_VECT162_ADDR_LO reg:0x405a288
regPCIEMSIX_VECT162_ADDR_HI reg:0x405a289
regPCIEMSIX_VECT162_MSG_DATA reg:0x405a28a
regPCIEMSIX_VECT162_CONTROL reg:0x405a28b
regPCIEMSIX_VECT163_ADDR_LO reg:0x405a28c
regPCIEMSIX_VECT163_ADDR_HI reg:0x405a28d
regPCIEMSIX_VECT163_MSG_DATA reg:0x405a28e
regPCIEMSIX_VECT163_CONTROL reg:0x405a28f
regPCIEMSIX_VECT164_ADDR_LO reg:0x405a290
regPCIEMSIX_VECT164_ADDR_HI reg:0x405a291
regPCIEMSIX_VECT164_MSG_DATA reg:0x405a292
regPCIEMSIX_VECT164_CONTROL reg:0x405a293
regPCIEMSIX_VECT165_ADDR_LO reg:0x405a294
regPCIEMSIX_VECT165_ADDR_HI reg:0x405a295
regPCIEMSIX_VECT165_MSG_DATA reg:0x405a296
regPCIEMSIX_VECT165_CONTROL reg:0x405a297
regPCIEMSIX_VECT166_ADDR_LO reg:0x405a298
regPCIEMSIX_VECT166_ADDR_HI reg:0x405a299
regPCIEMSIX_VECT166_MSG_DATA reg:0x405a29a
regPCIEMSIX_VECT166_CONTROL reg:0x405a29b
regPCIEMSIX_VECT167_ADDR_LO reg:0x405a29c
regPCIEMSIX_VECT167_ADDR_HI reg:0x405a29d
regPCIEMSIX_VECT167_MSG_DATA reg:0x405a29e
regPCIEMSIX_VECT167_CONTROL reg:0x405a29f
regPCIEMSIX_VECT168_ADDR_LO reg:0x405a2a0
regPCIEMSIX_VECT168_ADDR_HI reg:0x405a2a1
regPCIEMSIX_VECT168_MSG_DATA reg:0x405a2a2
regPCIEMSIX_VECT168_CONTROL reg:0x405a2a3
regPCIEMSIX_VECT169_ADDR_LO reg:0x405a2a4
regPCIEMSIX_VECT169_ADDR_HI reg:0x405a2a5
regPCIEMSIX_VECT169_MSG_DATA reg:0x405a2a6
regPCIEMSIX_VECT169_CONTROL reg:0x405a2a7
regPCIEMSIX_VECT170_ADDR_LO reg:0x405a2a8
regPCIEMSIX_VECT170_ADDR_HI reg:0x405a2a9
regPCIEMSIX_VECT170_MSG_DATA reg:0x405a2aa
regPCIEMSIX_VECT170_CONTROL reg:0x405a2ab
regPCIEMSIX_VECT171_ADDR_LO reg:0x405a2ac
regPCIEMSIX_VECT171_ADDR_HI reg:0x405a2ad
regPCIEMSIX_VECT171_MSG_DATA reg:0x405a2ae
regPCIEMSIX_VECT171_CONTROL reg:0x405a2af
regPCIEMSIX_VECT172_ADDR_LO reg:0x405a2b0
regPCIEMSIX_VECT172_ADDR_HI reg:0x405a2b1
regPCIEMSIX_VECT172_MSG_DATA reg:0x405a2b2
regPCIEMSIX_VECT172_CONTROL reg:0x405a2b3
regPCIEMSIX_VECT173_ADDR_LO reg:0x405a2b4
regPCIEMSIX_VECT173_ADDR_HI reg:0x405a2b5
regPCIEMSIX_VECT173_MSG_DATA reg:0x405a2b6
regPCIEMSIX_VECT173_CONTROL reg:0x405a2b7
regPCIEMSIX_VECT174_ADDR_LO reg:0x405a2b8
regPCIEMSIX_VECT174_ADDR_HI reg:0x405a2b9
regPCIEMSIX_VECT174_MSG_DATA reg:0x405a2ba
regPCIEMSIX_VECT174_CONTROL reg:0x405a2bb
regPCIEMSIX_VECT175_ADDR_LO reg:0x405a2bc
regPCIEMSIX_VECT175_ADDR_HI reg:0x405a2bd
regPCIEMSIX_VECT175_MSG_DATA reg:0x405a2be
regPCIEMSIX_VECT175_CONTROL reg:0x405a2bf
regPCIEMSIX_VECT176_ADDR_LO reg:0x405a2c0
regPCIEMSIX_VECT176_ADDR_HI reg:0x405a2c1
regPCIEMSIX_VECT176_MSG_DATA reg:0x405a2c2
regPCIEMSIX_VECT176_CONTROL reg:0x405a2c3
regPCIEMSIX_VECT177_ADDR_LO reg:0x405a2c4
regPCIEMSIX_VECT177_ADDR_HI reg:0x405a2c5
regPCIEMSIX_VECT177_MSG_DATA reg:0x405a2c6
regPCIEMSIX_VECT177_CONTROL reg:0x405a2c7
regPCIEMSIX_VECT178_ADDR_LO reg:0x405a2c8
regPCIEMSIX_VECT178_ADDR_HI reg:0x405a2c9
regPCIEMSIX_VECT178_MSG_DATA reg:0x405a2ca
regPCIEMSIX_VECT178_CONTROL reg:0x405a2cb
regPCIEMSIX_VECT179_ADDR_LO reg:0x405a2cc
regPCIEMSIX_VECT179_ADDR_HI reg:0x405a2cd
regPCIEMSIX_VECT179_MSG_DATA reg:0x405a2ce
regPCIEMSIX_VECT179_CONTROL reg:0x405a2cf
regPCIEMSIX_VECT180_ADDR_LO reg:0x405a2d0
regPCIEMSIX_VECT180_ADDR_HI reg:0x405a2d1
regPCIEMSIX_VECT180_MSG_DATA reg:0x405a2d2
regPCIEMSIX_VECT180_CONTROL reg:0x405a2d3
regPCIEMSIX_VECT181_ADDR_LO reg:0x405a2d4
regPCIEMSIX_VECT181_ADDR_HI reg:0x405a2d5
regPCIEMSIX_VECT181_MSG_DATA reg:0x405a2d6
regPCIEMSIX_VECT181_CONTROL reg:0x405a2d7
regPCIEMSIX_VECT182_ADDR_LO reg:0x405a2d8
regPCIEMSIX_VECT182_ADDR_HI reg:0x405a2d9
regPCIEMSIX_VECT182_MSG_DATA reg:0x405a2da
regPCIEMSIX_VECT182_CONTROL reg:0x405a2db
regPCIEMSIX_VECT183_ADDR_LO reg:0x405a2dc
regPCIEMSIX_VECT183_ADDR_HI reg:0x405a2dd
regPCIEMSIX_VECT183_MSG_DATA reg:0x405a2de
regPCIEMSIX_VECT183_CONTROL reg:0x405a2df
regPCIEMSIX_VECT184_ADDR_LO reg:0x405a2e0
regPCIEMSIX_VECT184_ADDR_HI reg:0x405a2e1
regPCIEMSIX_VECT184_MSG_DATA reg:0x405a2e2
regPCIEMSIX_VECT184_CONTROL reg:0x405a2e3
regPCIEMSIX_VECT185_ADDR_LO reg:0x405a2e4
regPCIEMSIX_VECT185_ADDR_HI reg:0x405a2e5
regPCIEMSIX_VECT185_MSG_DATA reg:0x405a2e6
regPCIEMSIX_VECT185_CONTROL reg:0x405a2e7
regPCIEMSIX_VECT186_ADDR_LO reg:0x405a2e8
regPCIEMSIX_VECT186_ADDR_HI reg:0x405a2e9
regPCIEMSIX_VECT186_MSG_DATA reg:0x405a2ea
regPCIEMSIX_VECT186_CONTROL reg:0x405a2eb
regPCIEMSIX_VECT187_ADDR_LO reg:0x405a2ec
regPCIEMSIX_VECT187_ADDR_HI reg:0x405a2ed
regPCIEMSIX_VECT187_MSG_DATA reg:0x405a2ee
regPCIEMSIX_VECT187_CONTROL reg:0x405a2ef
regPCIEMSIX_VECT188_ADDR_LO reg:0x405a2f0
regPCIEMSIX_VECT188_ADDR_HI reg:0x405a2f1
regPCIEMSIX_VECT188_MSG_DATA reg:0x405a2f2
regPCIEMSIX_VECT188_CONTROL reg:0x405a2f3
regPCIEMSIX_VECT189_ADDR_LO reg:0x405a2f4
regPCIEMSIX_VECT189_ADDR_HI reg:0x405a2f5
regPCIEMSIX_VECT189_MSG_DATA reg:0x405a2f6
regPCIEMSIX_VECT189_CONTROL reg:0x405a2f7
regPCIEMSIX_VECT190_ADDR_LO reg:0x405a2f8
regPCIEMSIX_VECT190_ADDR_HI reg:0x405a2f9
regPCIEMSIX_VECT190_MSG_DATA reg:0x405a2fa
regPCIEMSIX_VECT190_CONTROL reg:0x405a2fb
regPCIEMSIX_VECT191_ADDR_LO reg:0x405a2fc
regPCIEMSIX_VECT191_ADDR_HI reg:0x405a2fd
regPCIEMSIX_VECT191_MSG_DATA reg:0x405a2fe
regPCIEMSIX_VECT191_CONTROL reg:0x405a2ff
regPCIEMSIX_VECT192_ADDR_LO reg:0x405a300
regPCIEMSIX_VECT192_ADDR_HI reg:0x405a301
regPCIEMSIX_VECT192_MSG_DATA reg:0x405a302
regPCIEMSIX_VECT192_CONTROL reg:0x405a303
regPCIEMSIX_VECT193_ADDR_LO reg:0x405a304
regPCIEMSIX_VECT193_ADDR_HI reg:0x405a305
regPCIEMSIX_VECT193_MSG_DATA reg:0x405a306
regPCIEMSIX_VECT193_CONTROL reg:0x405a307
regPCIEMSIX_VECT194_ADDR_LO reg:0x405a308
regPCIEMSIX_VECT194_ADDR_HI reg:0x405a309
regPCIEMSIX_VECT194_MSG_DATA reg:0x405a30a
regPCIEMSIX_VECT194_CONTROL reg:0x405a30b
regPCIEMSIX_VECT195_ADDR_LO reg:0x405a30c
regPCIEMSIX_VECT195_ADDR_HI reg:0x405a30d
regPCIEMSIX_VECT195_MSG_DATA reg:0x405a30e
regPCIEMSIX_VECT195_CONTROL reg:0x405a30f
regPCIEMSIX_VECT196_ADDR_LO reg:0x405a310
regPCIEMSIX_VECT196_ADDR_HI reg:0x405a311
regPCIEMSIX_VECT196_MSG_DATA reg:0x405a312
regPCIEMSIX_VECT196_CONTROL reg:0x405a313
regPCIEMSIX_VECT197_ADDR_LO reg:0x405a314
regPCIEMSIX_VECT197_ADDR_HI reg:0x405a315
regPCIEMSIX_VECT197_MSG_DATA reg:0x405a316
regPCIEMSIX_VECT197_CONTROL reg:0x405a317
regPCIEMSIX_VECT198_ADDR_LO reg:0x405a318
regPCIEMSIX_VECT198_ADDR_HI reg:0x405a319
regPCIEMSIX_VECT198_MSG_DATA reg:0x405a31a
regPCIEMSIX_VECT198_CONTROL reg:0x405a31b
regPCIEMSIX_VECT199_ADDR_LO reg:0x405a31c
regPCIEMSIX_VECT199_ADDR_HI reg:0x405a31d
regPCIEMSIX_VECT199_MSG_DATA reg:0x405a31e
regPCIEMSIX_VECT199_CONTROL reg:0x405a31f
regPCIEMSIX_VECT200_ADDR_LO reg:0x405a320
regPCIEMSIX_VECT200_ADDR_HI reg:0x405a321
regPCIEMSIX_VECT200_MSG_DATA reg:0x405a322
regPCIEMSIX_VECT200_CONTROL reg:0x405a323
regPCIEMSIX_VECT201_ADDR_LO reg:0x405a324
regPCIEMSIX_VECT201_ADDR_HI reg:0x405a325
regPCIEMSIX_VECT201_MSG_DATA reg:0x405a326
regPCIEMSIX_VECT201_CONTROL reg:0x405a327
regPCIEMSIX_VECT202_ADDR_LO reg:0x405a328
regPCIEMSIX_VECT202_ADDR_HI reg:0x405a329
regPCIEMSIX_VECT202_MSG_DATA reg:0x405a32a
regPCIEMSIX_VECT202_CONTROL reg:0x405a32b
regPCIEMSIX_VECT203_ADDR_LO reg:0x405a32c
regPCIEMSIX_VECT203_ADDR_HI reg:0x405a32d
regPCIEMSIX_VECT203_MSG_DATA reg:0x405a32e
regPCIEMSIX_VECT203_CONTROL reg:0x405a32f
regPCIEMSIX_VECT204_ADDR_LO reg:0x405a330
regPCIEMSIX_VECT204_ADDR_HI reg:0x405a331
regPCIEMSIX_VECT204_MSG_DATA reg:0x405a332
regPCIEMSIX_VECT204_CONTROL reg:0x405a333
regPCIEMSIX_VECT205_ADDR_LO reg:0x405a334
regPCIEMSIX_VECT205_ADDR_HI reg:0x405a335
regPCIEMSIX_VECT205_MSG_DATA reg:0x405a336
regPCIEMSIX_VECT205_CONTROL reg:0x405a337
regPCIEMSIX_VECT206_ADDR_LO reg:0x405a338
regPCIEMSIX_VECT206_ADDR_HI reg:0x405a339
regPCIEMSIX_VECT206_MSG_DATA reg:0x405a33a
regPCIEMSIX_VECT206_CONTROL reg:0x405a33b
regPCIEMSIX_VECT207_ADDR_LO reg:0x405a33c
regPCIEMSIX_VECT207_ADDR_HI reg:0x405a33d
regPCIEMSIX_VECT207_MSG_DATA reg:0x405a33e
regPCIEMSIX_VECT207_CONTROL reg:0x405a33f
regPCIEMSIX_VECT208_ADDR_LO reg:0x405a340
regPCIEMSIX_VECT208_ADDR_HI reg:0x405a341
regPCIEMSIX_VECT208_MSG_DATA reg:0x405a342
regPCIEMSIX_VECT208_CONTROL reg:0x405a343
regPCIEMSIX_VECT209_ADDR_LO reg:0x405a344
regPCIEMSIX_VECT209_ADDR_HI reg:0x405a345
regPCIEMSIX_VECT209_MSG_DATA reg:0x405a346
regPCIEMSIX_VECT209_CONTROL reg:0x405a347
regPCIEMSIX_VECT210_ADDR_LO reg:0x405a348
regPCIEMSIX_VECT210_ADDR_HI reg:0x405a349
regPCIEMSIX_VECT210_MSG_DATA reg:0x405a34a
regPCIEMSIX_VECT210_CONTROL reg:0x405a34b
regPCIEMSIX_VECT211_ADDR_LO reg:0x405a34c
regPCIEMSIX_VECT211_ADDR_HI reg:0x405a34d
regPCIEMSIX_VECT211_MSG_DATA reg:0x405a34e
regPCIEMSIX_VECT211_CONTROL reg:0x405a34f
regPCIEMSIX_VECT212_ADDR_LO reg:0x405a350
regPCIEMSIX_VECT212_ADDR_HI reg:0x405a351
regPCIEMSIX_VECT212_MSG_DATA reg:0x405a352
regPCIEMSIX_VECT212_CONTROL reg:0x405a353
regPCIEMSIX_VECT213_ADDR_LO reg:0x405a354
regPCIEMSIX_VECT213_ADDR_HI reg:0x405a355
regPCIEMSIX_VECT213_MSG_DATA reg:0x405a356
regPCIEMSIX_VECT213_CONTROL reg:0x405a357
regPCIEMSIX_VECT214_ADDR_LO reg:0x405a358
regPCIEMSIX_VECT214_ADDR_HI reg:0x405a359
regPCIEMSIX_VECT214_MSG_DATA reg:0x405a35a
regPCIEMSIX_VECT214_CONTROL reg:0x405a35b
regPCIEMSIX_VECT215_ADDR_LO reg:0x405a35c
regPCIEMSIX_VECT215_ADDR_HI reg:0x405a35d
regPCIEMSIX_VECT215_MSG_DATA reg:0x405a35e
regPCIEMSIX_VECT215_CONTROL reg:0x405a35f
regPCIEMSIX_VECT216_ADDR_LO reg:0x405a360
regPCIEMSIX_VECT216_ADDR_HI reg:0x405a361
regPCIEMSIX_VECT216_MSG_DATA reg:0x405a362
regPCIEMSIX_VECT216_CONTROL reg:0x405a363
regPCIEMSIX_VECT217_ADDR_LO reg:0x405a364
regPCIEMSIX_VECT217_ADDR_HI reg:0x405a365
regPCIEMSIX_VECT217_MSG_DATA reg:0x405a366
regPCIEMSIX_VECT217_CONTROL reg:0x405a367
regPCIEMSIX_VECT218_ADDR_LO reg:0x405a368
regPCIEMSIX_VECT218_ADDR_HI reg:0x405a369
regPCIEMSIX_VECT218_MSG_DATA reg:0x405a36a
regPCIEMSIX_VECT218_CONTROL reg:0x405a36b
regPCIEMSIX_VECT219_ADDR_LO reg:0x405a36c
regPCIEMSIX_VECT219_ADDR_HI reg:0x405a36d
regPCIEMSIX_VECT219_MSG_DATA reg:0x405a36e
regPCIEMSIX_VECT219_CONTROL reg:0x405a36f
regPCIEMSIX_VECT220_ADDR_LO reg:0x405a370
regPCIEMSIX_VECT220_ADDR_HI reg:0x405a371
regPCIEMSIX_VECT220_MSG_DATA reg:0x405a372
regPCIEMSIX_VECT220_CONTROL reg:0x405a373
regPCIEMSIX_VECT221_ADDR_LO reg:0x405a374
regPCIEMSIX_VECT221_ADDR_HI reg:0x405a375
regPCIEMSIX_VECT221_MSG_DATA reg:0x405a376
regPCIEMSIX_VECT221_CONTROL reg:0x405a377
regPCIEMSIX_VECT222_ADDR_LO reg:0x405a378
regPCIEMSIX_VECT222_ADDR_HI reg:0x405a379
regPCIEMSIX_VECT222_MSG_DATA reg:0x405a37a
regPCIEMSIX_VECT222_CONTROL reg:0x405a37b
regPCIEMSIX_VECT223_ADDR_LO reg:0x405a37c
regPCIEMSIX_VECT223_ADDR_HI reg:0x405a37d
regPCIEMSIX_VECT223_MSG_DATA reg:0x405a37e
regPCIEMSIX_VECT223_CONTROL reg:0x405a37f
regPCIEMSIX_VECT224_ADDR_LO reg:0x405a380
regPCIEMSIX_VECT224_ADDR_HI reg:0x405a381
regPCIEMSIX_VECT224_MSG_DATA reg:0x405a382
regPCIEMSIX_VECT224_CONTROL reg:0x405a383
regPCIEMSIX_VECT225_ADDR_LO reg:0x405a384
regPCIEMSIX_VECT225_ADDR_HI reg:0x405a385
regPCIEMSIX_VECT225_MSG_DATA reg:0x405a386
regPCIEMSIX_VECT225_CONTROL reg:0x405a387
regPCIEMSIX_VECT226_ADDR_LO reg:0x405a388
regPCIEMSIX_VECT226_ADDR_HI reg:0x405a389
regPCIEMSIX_VECT226_MSG_DATA reg:0x405a38a
regPCIEMSIX_VECT226_CONTROL reg:0x405a38b
regPCIEMSIX_VECT227_ADDR_LO reg:0x405a38c
regPCIEMSIX_VECT227_ADDR_HI reg:0x405a38d
regPCIEMSIX_VECT227_MSG_DATA reg:0x405a38e
regPCIEMSIX_VECT227_CONTROL reg:0x405a38f
regPCIEMSIX_VECT228_ADDR_LO reg:0x405a390
regPCIEMSIX_VECT228_ADDR_HI reg:0x405a391
regPCIEMSIX_VECT228_MSG_DATA reg:0x405a392
regPCIEMSIX_VECT228_CONTROL reg:0x405a393
regPCIEMSIX_VECT229_ADDR_LO reg:0x405a394
regPCIEMSIX_VECT229_ADDR_HI reg:0x405a395
regPCIEMSIX_VECT229_MSG_DATA reg:0x405a396
regPCIEMSIX_VECT229_CONTROL reg:0x405a397
regPCIEMSIX_VECT230_ADDR_LO reg:0x405a398
regPCIEMSIX_VECT230_ADDR_HI reg:0x405a399
regPCIEMSIX_VECT230_MSG_DATA reg:0x405a39a
regPCIEMSIX_VECT230_CONTROL reg:0x405a39b
regPCIEMSIX_VECT231_ADDR_LO reg:0x405a39c
regPCIEMSIX_VECT231_ADDR_HI reg:0x405a39d
regPCIEMSIX_VECT231_MSG_DATA reg:0x405a39e
regPCIEMSIX_VECT231_CONTROL reg:0x405a39f
regPCIEMSIX_VECT232_ADDR_LO reg:0x405a3a0
regPCIEMSIX_VECT232_ADDR_HI reg:0x405a3a1
regPCIEMSIX_VECT232_MSG_DATA reg:0x405a3a2
regPCIEMSIX_VECT232_CONTROL reg:0x405a3a3
regPCIEMSIX_VECT233_ADDR_LO reg:0x405a3a4
regPCIEMSIX_VECT233_ADDR_HI reg:0x405a3a5
regPCIEMSIX_VECT233_MSG_DATA reg:0x405a3a6
regPCIEMSIX_VECT233_CONTROL reg:0x405a3a7
regPCIEMSIX_VECT234_ADDR_LO reg:0x405a3a8
regPCIEMSIX_VECT234_ADDR_HI reg:0x405a3a9
regPCIEMSIX_VECT234_MSG_DATA reg:0x405a3aa
regPCIEMSIX_VECT234_CONTROL reg:0x405a3ab
regPCIEMSIX_VECT235_ADDR_LO reg:0x405a3ac
regPCIEMSIX_VECT235_ADDR_HI reg:0x405a3ad
regPCIEMSIX_VECT235_MSG_DATA reg:0x405a3ae
regPCIEMSIX_VECT235_CONTROL reg:0x405a3af
regPCIEMSIX_VECT236_ADDR_LO reg:0x405a3b0
regPCIEMSIX_VECT236_ADDR_HI reg:0x405a3b1
regPCIEMSIX_VECT236_MSG_DATA reg:0x405a3b2
regPCIEMSIX_VECT236_CONTROL reg:0x405a3b3
regPCIEMSIX_VECT237_ADDR_LO reg:0x405a3b4
regPCIEMSIX_VECT237_ADDR_HI reg:0x405a3b5
regPCIEMSIX_VECT237_MSG_DATA reg:0x405a3b6
regPCIEMSIX_VECT237_CONTROL reg:0x405a3b7
regPCIEMSIX_VECT238_ADDR_LO reg:0x405a3b8
regPCIEMSIX_VECT238_ADDR_HI reg:0x405a3b9
regPCIEMSIX_VECT238_MSG_DATA reg:0x405a3ba
regPCIEMSIX_VECT238_CONTROL reg:0x405a3bb
regPCIEMSIX_VECT239_ADDR_LO reg:0x405a3bc
regPCIEMSIX_VECT239_ADDR_HI reg:0x405a3bd
regPCIEMSIX_VECT239_MSG_DATA reg:0x405a3be
regPCIEMSIX_VECT239_CONTROL reg:0x405a3bf
regPCIEMSIX_VECT240_ADDR_LO reg:0x405a3c0
regPCIEMSIX_VECT240_ADDR_HI reg:0x405a3c1
regPCIEMSIX_VECT240_MSG_DATA reg:0x405a3c2
regPCIEMSIX_VECT240_CONTROL reg:0x405a3c3
regPCIEMSIX_VECT241_ADDR_LO reg:0x405a3c4
regPCIEMSIX_VECT241_ADDR_HI reg:0x405a3c5
regPCIEMSIX_VECT241_MSG_DATA reg:0x405a3c6
regPCIEMSIX_VECT241_CONTROL reg:0x405a3c7
regPCIEMSIX_VECT242_ADDR_LO reg:0x405a3c8
regPCIEMSIX_VECT242_ADDR_HI reg:0x405a3c9
regPCIEMSIX_VECT242_MSG_DATA reg:0x405a3ca
regPCIEMSIX_VECT242_CONTROL reg:0x405a3cb
regPCIEMSIX_VECT243_ADDR_LO reg:0x405a3cc
regPCIEMSIX_VECT243_ADDR_HI reg:0x405a3cd
regPCIEMSIX_VECT243_MSG_DATA reg:0x405a3ce
regPCIEMSIX_VECT243_CONTROL reg:0x405a3cf
regPCIEMSIX_VECT244_ADDR_LO reg:0x405a3d0
regPCIEMSIX_VECT244_ADDR_HI reg:0x405a3d1
regPCIEMSIX_VECT244_MSG_DATA reg:0x405a3d2
regPCIEMSIX_VECT244_CONTROL reg:0x405a3d3
regPCIEMSIX_VECT245_ADDR_LO reg:0x405a3d4
regPCIEMSIX_VECT245_ADDR_HI reg:0x405a3d5
regPCIEMSIX_VECT245_MSG_DATA reg:0x405a3d6
regPCIEMSIX_VECT245_CONTROL reg:0x405a3d7
regPCIEMSIX_VECT246_ADDR_LO reg:0x405a3d8
regPCIEMSIX_VECT246_ADDR_HI reg:0x405a3d9
regPCIEMSIX_VECT246_MSG_DATA reg:0x405a3da
regPCIEMSIX_VECT246_CONTROL reg:0x405a3db
regPCIEMSIX_VECT247_ADDR_LO reg:0x405a3dc
regPCIEMSIX_VECT247_ADDR_HI reg:0x405a3dd
regPCIEMSIX_VECT247_MSG_DATA reg:0x405a3de
regPCIEMSIX_VECT247_CONTROL reg:0x405a3df
regPCIEMSIX_VECT248_ADDR_LO reg:0x405a3e0
regPCIEMSIX_VECT248_ADDR_HI reg:0x405a3e1
regPCIEMSIX_VECT248_MSG_DATA reg:0x405a3e2
regPCIEMSIX_VECT248_CONTROL reg:0x405a3e3
regPCIEMSIX_VECT249_ADDR_LO reg:0x405a3e4
regPCIEMSIX_VECT249_ADDR_HI reg:0x405a3e5
regPCIEMSIX_VECT249_MSG_DATA reg:0x405a3e6
regPCIEMSIX_VECT249_CONTROL reg:0x405a3e7
regPCIEMSIX_VECT250_ADDR_LO reg:0x405a3e8
regPCIEMSIX_VECT250_ADDR_HI reg:0x405a3e9
regPCIEMSIX_VECT250_MSG_DATA reg:0x405a3ea
regPCIEMSIX_VECT250_CONTROL reg:0x405a3eb
regPCIEMSIX_VECT251_ADDR_LO reg:0x405a3ec
regPCIEMSIX_VECT251_ADDR_HI reg:0x405a3ed
regPCIEMSIX_VECT251_MSG_DATA reg:0x405a3ee
regPCIEMSIX_VECT251_CONTROL reg:0x405a3ef
regPCIEMSIX_VECT252_ADDR_LO reg:0x405a3f0
regPCIEMSIX_VECT252_ADDR_HI reg:0x405a3f1
regPCIEMSIX_VECT252_MSG_DATA reg:0x405a3f2
regPCIEMSIX_VECT252_CONTROL reg:0x405a3f3
regPCIEMSIX_VECT253_ADDR_LO reg:0x405a3f4
regPCIEMSIX_VECT253_ADDR_HI reg:0x405a3f5
regPCIEMSIX_VECT253_MSG_DATA reg:0x405a3f6
regPCIEMSIX_VECT253_CONTROL reg:0x405a3f7
regPCIEMSIX_VECT254_ADDR_LO reg:0x405a3f8
regPCIEMSIX_VECT254_ADDR_HI reg:0x405a3f9
regPCIEMSIX_VECT254_MSG_DATA reg:0x405a3fa
regPCIEMSIX_VECT254_CONTROL reg:0x405a3fb
regPCIEMSIX_VECT255_ADDR_LO reg:0x405a3fc
regPCIEMSIX_VECT255_ADDR_HI reg:0x405a3fd
regPCIEMSIX_VECT255_MSG_DATA reg:0x405a3fe
regPCIEMSIX_VECT255_CONTROL reg:0x405a3ff
regPCIEMSIX_PBA_0 reg:0x405a400
regPCIEMSIX_PBA_1 reg:0x405a401
regPCIEMSIX_PBA_2 reg:0x405a402
regPCIEMSIX_PBA_3 reg:0x405a403
regPCIEMSIX_PBA_4 reg:0x405a404
regPCIEMSIX_PBA_5 reg:0x405a405
regPCIEMSIX_PBA_6 reg:0x405a406
regPCIEMSIX_PBA_7 reg:0x405a407
regSUM_INDEX reg:0x404ec38
regSUM_DATA reg:0x404ec39
regSUM_INDEX_HI reg:0x404ec3b
regRCC_STRAP1_RCC_DEV0_PORT_STRAP0 reg:0x404c400
regRCC_STRAP1_RCC_DEV0_PORT_STRAP1 reg:0x404c401
regRCC_STRAP1_RCC_DEV0_PORT_STRAP2 reg:0x404c402
regRCC_STRAP1_RCC_DEV0_PORT_STRAP3 reg:0x404c403
regRCC_STRAP1_RCC_DEV0_PORT_STRAP4 reg:0x404c404
regRCC_STRAP1_RCC_DEV0_PORT_STRAP5 reg:0x404c405
regRCC_STRAP1_RCC_DEV0_PORT_STRAP6 reg:0x404c406
regRCC_STRAP1_RCC_DEV0_PORT_STRAP7 reg:0x404c407
regRCC_STRAP1_RCC_DEV0_PORT_STRAP8 reg:0x404c408
regRCC_STRAP1_RCC_DEV0_PORT_STRAP9 reg:0x404c409
regRCC_STRAP1_RCC_DEV0_PORT_STRAP10 reg:0x404c40a
regRCC_STRAP1_RCC_DEV0_PORT_STRAP11 reg:0x404c40b
regRCC_STRAP1_RCC_DEV0_PORT_STRAP12 reg:0x404c40c
regRCC_STRAP1_RCC_DEV0_PORT_STRAP13 reg:0x404c40d
regRCC_STRAP1_RCC_DEV0_PORT_STRAP14 reg:0x404c40e
regRCC_DEV1_PORT_STRAP0 reg:0x404c480
regRCC_DEV1_PORT_STRAP1 reg:0x404c481
regRCC_DEV1_PORT_STRAP2 reg:0x404c482
regRCC_DEV1_PORT_STRAP3 reg:0x404c483
regRCC_DEV1_PORT_STRAP4 reg:0x404c484
regRCC_DEV1_PORT_STRAP5 reg:0x404c485
regRCC_DEV1_PORT_STRAP6 reg:0x404c486
regRCC_DEV1_PORT_STRAP7 reg:0x404c487
regRCC_DEV1_PORT_STRAP8 reg:0x404c488
regRCC_DEV1_PORT_STRAP9 reg:0x404c489
regRCC_DEV1_PORT_STRAP10 reg:0x404c48a
regRCC_DEV1_PORT_STRAP11 reg:0x404c48b
regRCC_DEV1_PORT_STRAP12 reg:0x404c48c
regRCC_DEV1_PORT_STRAP13 reg:0x404c48d
regRCC_DEV1_PORT_STRAP14 reg:0x404c48e
regRCC_DEV2_PORT_STRAP0 reg:0x404c500
regRCC_DEV2_PORT_STRAP1 reg:0x404c501
regRCC_DEV2_PORT_STRAP2 reg:0x404c502
regRCC_DEV2_PORT_STRAP3 reg:0x404c503
regRCC_DEV2_PORT_STRAP4 reg:0x404c504
regRCC_DEV2_PORT_STRAP5 reg:0x404c505
regRCC_DEV2_PORT_STRAP6 reg:0x404c506
regRCC_DEV2_PORT_STRAP7 reg:0x404c507
regRCC_DEV2_PORT_STRAP8 reg:0x404c508
regRCC_DEV2_PORT_STRAP9 reg:0x404c509
regRCC_DEV2_PORT_STRAP10 reg:0x404c50a
regRCC_DEV2_PORT_STRAP11 reg:0x404c50b
regRCC_DEV2_PORT_STRAP12 reg:0x404c50c
regRCC_DEV2_PORT_STRAP13 reg:0x404c50d
regRCC_DEV2_PORT_STRAP14 reg:0x404c50e
regRCC_STRAP1_RCC_BIF_STRAP0 reg:0x404c600
regRCC_STRAP1_RCC_BIF_STRAP1 reg:0x404c601
regRCC_STRAP1_RCC_BIF_STRAP2 reg:0x404c602
regRCC_STRAP1_RCC_BIF_STRAP3 reg:0x404c603
regRCC_STRAP1_RCC_BIF_STRAP4 reg:0x404c604
regRCC_STRAP1_RCC_BIF_STRAP5 reg:0x404c605
regRCC_STRAP1_RCC_BIF_STRAP6 reg:0x404c606
regRCC_STRAP1_RCC_DEV0_EPF0_STRAP0 reg:0x404d000
regRCC_STRAP1_RCC_DEV0_EPF0_STRAP1 reg:0x404d001
regRCC_STRAP1_RCC_DEV0_EPF0_STRAP2 reg:0x404d002
regRCC_STRAP1_RCC_DEV0_EPF0_STRAP3 reg:0x404d003
regRCC_STRAP1_RCC_DEV0_EPF0_STRAP4 reg:0x404d004
regRCC_STRAP1_RCC_DEV0_EPF0_STRAP5 reg:0x404d005
regRCC_STRAP1_RCC_DEV0_EPF0_STRAP8 reg:0x404d008
regRCC_STRAP1_RCC_DEV0_EPF0_STRAP9 reg:0x404d009
regRCC_STRAP1_RCC_DEV0_EPF0_STRAP13 reg:0x404d00d
regRCC_STRAP1_RCC_DEV0_EPF0_STRAP14 reg:0x404d00e
regRCC_STRAP1_RCC_DEV0_EPF0_STRAP15 reg:0x404d00f
regRCC_STRAP1_RCC_DEV0_EPF0_STRAP16 reg:0x404d010
regRCC_STRAP1_RCC_DEV0_EPF0_STRAP17 reg:0x404d011
regRCC_STRAP1_RCC_DEV0_EPF0_STRAP18 reg:0x404d012
regRCC_STRAP1_RCC_DEV0_EPF0_STRAP26 reg:0x404d01a
regRCC_STRAP1_RCC_DEV0_EPF1_STRAP0 reg:0x404d080
regRCC_STRAP1_RCC_DEV0_EPF1_STRAP2 reg:0x404d082
regRCC_STRAP1_RCC_DEV0_EPF1_STRAP3 reg:0x404d083
regRCC_STRAP1_RCC_DEV0_EPF1_STRAP4 reg:0x404d084
regRCC_STRAP1_RCC_DEV0_EPF1_STRAP5 reg:0x404d085
regRCC_STRAP1_RCC_DEV0_EPF1_STRAP6 reg:0x404d086
regRCC_STRAP1_RCC_DEV0_EPF1_STRAP7 reg:0x404d087
regRCC_STRAP1_RCC_DEV0_EPF1_STRAP20 reg:0x404d094
regRCC_STRAP1_RCC_DEV0_EPF1_STRAP21 reg:0x404d095
regRCC_STRAP1_RCC_DEV0_EPF1_STRAP22 reg:0x404d096
regRCC_STRAP1_RCC_DEV0_EPF1_STRAP23 reg:0x404d097
regRCC_STRAP1_RCC_DEV0_EPF1_STRAP24 reg:0x404d098
regRCC_STRAP1_RCC_DEV0_EPF1_STRAP25 reg:0x404d099
regRCC_DEV0_EPF2_STRAP0 reg:0x404d100
regRCC_DEV0_EPF2_STRAP2 reg:0x404d102
regRCC_DEV0_EPF2_STRAP3 reg:0x404d103
regRCC_DEV0_EPF2_STRAP4 reg:0x404d104
regRCC_DEV0_EPF2_STRAP5 reg:0x404d105
regRCC_DEV0_EPF2_STRAP6 reg:0x404d106
regRCC_DEV0_EPF2_STRAP7 reg:0x404d107
regRCC_DEV0_EPF2_STRAP10 reg:0x404d10a
regRCC_DEV0_EPF2_STRAP11 reg:0x404d10b
regRCC_DEV0_EPF2_STRAP12 reg:0x404d10c
regRCC_DEV0_EPF2_STRAP13 reg:0x404d10d
regRCC_DEV0_EPF2_STRAP14 reg:0x404d10e
regRCC_DEV0_EPF2_STRAP20 reg:0x404d114
regRCC_DEV0_EPF3_STRAP0 reg:0x404d180
regRCC_DEV0_EPF3_STRAP2 reg:0x404d182
regRCC_DEV0_EPF3_STRAP3 reg:0x404d183
regRCC_DEV0_EPF3_STRAP4 reg:0x404d184
regRCC_DEV0_EPF3_STRAP5 reg:0x404d185
regRCC_DEV0_EPF3_STRAP6 reg:0x404d186
regRCC_DEV0_EPF3_STRAP7 reg:0x404d187
regRCC_DEV0_EPF3_STRAP10 reg:0x404d18a
regRCC_DEV0_EPF3_STRAP11 reg:0x404d18b
regRCC_DEV0_EPF3_STRAP12 reg:0x404d18c
regRCC_DEV0_EPF3_STRAP13 reg:0x404d18d
regRCC_DEV0_EPF3_STRAP14 reg:0x404d18e
regRCC_DEV0_EPF3_STRAP20 reg:0x404d194
regRCC_DEV0_EPF4_STRAP0 reg:0x404d200
regRCC_DEV0_EPF4_STRAP2 reg:0x404d202
regRCC_DEV0_EPF4_STRAP3 reg:0x404d203
regRCC_DEV0_EPF4_STRAP4 reg:0x404d204
regRCC_DEV0_EPF4_STRAP5 reg:0x404d205
regRCC_DEV0_EPF4_STRAP6 reg:0x404d206
regRCC_DEV0_EPF4_STRAP7 reg:0x404d207
regRCC_DEV0_EPF4_STRAP13 reg:0x404d20d
regRCC_DEV0_EPF4_STRAP14 reg:0x404d20e
regRCC_DEV0_EPF5_STRAP0 reg:0x404d280
regRCC_DEV0_EPF5_STRAP2 reg:0x404d282
regRCC_DEV0_EPF5_STRAP3 reg:0x404d283
regRCC_DEV0_EPF5_STRAP4 reg:0x404d284
regRCC_DEV0_EPF5_STRAP5 reg:0x404d285
regRCC_DEV0_EPF5_STRAP6 reg:0x404d286
regRCC_DEV0_EPF5_STRAP7 reg:0x404d287
regRCC_DEV0_EPF5_STRAP13 reg:0x404d28d
regRCC_DEV0_EPF5_STRAP14 reg:0x404d28e
regRCC_DEV0_EPF6_STRAP0 reg:0x404d300
regRCC_DEV0_EPF6_STRAP2 reg:0x404d302
regRCC_DEV0_EPF6_STRAP3 reg:0x404d303
regRCC_DEV0_EPF6_STRAP4 reg:0x404d304
regRCC_DEV0_EPF6_STRAP5 reg:0x404d305
regRCC_DEV0_EPF6_STRAP6 reg:0x404d306
regRCC_DEV0_EPF6_STRAP13 reg:0x404d30d
regRCC_DEV0_EPF6_STRAP14 reg:0x404d30e
regRCC_DEV0_EPF7_STRAP0 reg:0x404d380
regRCC_DEV0_EPF7_STRAP2 reg:0x404d382
regRCC_DEV0_EPF7_STRAP3 reg:0x404d383
regRCC_DEV0_EPF7_STRAP4 reg:0x404d384
regRCC_DEV0_EPF7_STRAP5 reg:0x404d385
regRCC_DEV0_EPF7_STRAP6 reg:0x404d386
regRCC_DEV0_EPF7_STRAP7 reg:0x404d387
regRCC_DEV0_EPF7_STRAP13 reg:0x404d38d
regRCC_DEV0_EPF7_STRAP14 reg:0x404d38e
regRCC_DEV1_EPF0_STRAP0 reg:0x404d400
regRCC_DEV1_EPF0_STRAP2 reg:0x404d402
regRCC_DEV1_EPF0_STRAP3 reg:0x404d403
regRCC_DEV1_EPF0_STRAP4 reg:0x404d404
regRCC_DEV1_EPF0_STRAP5 reg:0x404d405
regRCC_DEV1_EPF0_STRAP6 reg:0x404d406
regRCC_DEV1_EPF0_STRAP7 reg:0x404d407
regRCC_DEV1_EPF0_STRAP13 reg:0x404d40d
regRCC_DEV1_EPF0_STRAP14 reg:0x404d40e
regRCC_DEV1_EPF1_STRAP0 reg:0x404d480
regRCC_DEV1_EPF1_STRAP2 reg:0x404d482
regRCC_DEV1_EPF1_STRAP3 reg:0x404d483
regRCC_DEV1_EPF1_STRAP4 reg:0x404d484
regRCC_DEV1_EPF1_STRAP5 reg:0x404d485
regRCC_DEV1_EPF1_STRAP6 reg:0x404d486
regRCC_DEV1_EPF1_STRAP7 reg:0x404d487
regRCC_DEV1_EPF1_STRAP13 reg:0x404d48d
regRCC_DEV1_EPF1_STRAP14 reg:0x404d48e
regRCC_DEV2_EPF0_STRAP0 reg:0x404d800
regRCC_DEV2_EPF0_STRAP2 reg:0x404d802
regRCC_DEV2_EPF0_STRAP3 reg:0x404d803
regRCC_DEV2_EPF0_STRAP4 reg:0x404d804
regRCC_DEV2_EPF0_STRAP5 reg:0x404d805
regRCC_DEV2_EPF0_STRAP6 reg:0x404d806
regRCC_DEV2_EPF0_STRAP7 reg:0x404d807
regRCC_DEV2_EPF0_STRAP13 reg:0x404d80d
regRCC_DEV2_EPF0_STRAP14 reg:0x404d80e
regRCC_DEV2_EPF1_STRAP0 reg:0x404d880
regRCC_DEV2_EPF1_STRAP2 reg:0x404d882
regRCC_DEV2_EPF1_STRAP3 reg:0x404d883
regRCC_DEV2_EPF1_STRAP4 reg:0x404d884
regRCC_DEV2_EPF1_STRAP5 reg:0x404d885
regRCC_DEV2_EPF1_STRAP6 reg:0x404d886
regRCC_DEV2_EPF1_STRAP13 reg:0x404d88d
regRCC_DEV2_EPF1_STRAP14 reg:0x404d88e
regRCC_DEV2_EPF2_STRAP0 reg:0x404d900
regRCC_DEV2_EPF2_STRAP2 reg:0x404d902
regRCC_DEV2_EPF2_STRAP3 reg:0x404d903
regRCC_DEV2_EPF2_STRAP4 reg:0x404d904
regRCC_DEV2_EPF2_STRAP5 reg:0x404d905
regRCC_DEV2_EPF2_STRAP6 reg:0x404d906
regRCC_DEV2_EPF2_STRAP13 reg:0x404d90d
regRCC_DEV2_EPF2_STRAP14 reg:0x404d90e
regHARD_RST_CTRL reg:0x404e000
regSELF_SOFT_RST reg:0x404e002
regBIF_GFX_DRV_VPU_RST reg:0x404e003
regBIF_RST_MISC_CTRL reg:0x404e004
regBIF_RST_MISC_CTRL2 reg:0x404e005
regBIF_RST_MISC_CTRL3 reg:0x404e006
regDEV0_PF0_FLR_RST_CTRL reg:0x404e008
regDEV0_PF1_FLR_RST_CTRL reg:0x404e009
regBIF_INST_RESET_INTR_STS reg:0x404e010
regBIF_PF_FLR_INTR_STS reg:0x404e011
regBIF_D3HOTD0_INTR_STS reg:0x404e012
regBIF_POWER_INTR_STS reg:0x404e014
regBIF_PF_DSTATE_INTR_STS reg:0x404e015
regSELF_SOFT_RST_2 reg:0x404e016
regBIF_INST_RESET_INTR_MASK reg:0x404e020
regBIF_PF_FLR_INTR_MASK reg:0x404e021
regBIF_D3HOTD0_INTR_MASK reg:0x404e022
regBIF_POWER_INTR_MASK reg:0x404e024
regBIF_PF_DSTATE_INTR_MASK reg:0x404e025
regBIF_PF_FLR_RST reg:0x404e040
regBIF_DEV0_PF0_DSTATE_VALUE reg:0x404e050
regBIF_DEV0_PF1_DSTATE_VALUE reg:0x404e051
regDEV0_PF0_D3HOTD0_RST_CTRL reg:0x404e078
regDEV0_PF1_D3HOTD0_RST_CTRL reg:0x404e079
regBIF_PORT0_DSTATE_VALUE reg:0x404e230
regREGS_ROM_OFFSET_CTRL reg:0x404cc23
regNBIF_STRAP_BIOS_CNTL reg:0x404cc81
regDOORBELL0_CTRL_ENTRY_0 reg:0x404cd00
regDOORBELL0_CTRL_ENTRY_1 reg:0x404cd01
regDOORBELL0_CTRL_ENTRY_2 reg:0x404cd02
regDOORBELL0_CTRL_ENTRY_3 reg:0x404cd03
regDOORBELL0_CTRL_ENTRY_4 reg:0x404cd04
regDOORBELL0_CTRL_ENTRY_5 reg:0x404cd05
regDOORBELL0_CTRL_ENTRY_6 reg:0x404cd06
regDOORBELL0_CTRL_ENTRY_7 reg:0x404cd07
regDOORBELL0_CTRL_ENTRY_8 reg:0x404cd08
regDOORBELL0_CTRL_ENTRY_9 reg:0x404cd09
regDOORBELL0_CTRL_ENTRY_10 reg:0x404cd0a
regDOORBELL0_CTRL_ENTRY_11 reg:0x404cd0b
regDOORBELL0_CTRL_ENTRY_12 reg:0x404cd0c
regDOORBELL0_CTRL_ENTRY_13 reg:0x404cd0d
regDOORBELL0_CTRL_ENTRY_14 reg:0x404cd0e
regDOORBELL0_CTRL_ENTRY_15 reg:0x404cd0f
regDOORBELL0_CTRL_ENTRY_16 reg:0x404cd10
regDOORBELL0_CTRL_ENTRY_17 reg:0x404cd11
regDOORBELL0_CTRL_ENTRY_18 reg:0x404cd12
regDOORBELL0_CTRL_ENTRY_19 reg:0x404cd13
regDOORBELL0_CTRL_ENTRY_20 reg:0x404cd14
regAID0_VF0_BASE_ADDR reg:0x404cd40
regAID1_VF0_BASE_ADDR reg:0x404cd41
regAID2_VF0_BASE_ADDR reg:0x404cd42
regAID3_VF0_BASE_ADDR reg:0x404cd43
regAID0_XCC0_VF0_BASE_ADDR reg:0x404cd44
regAID0_XCC1_VF0_BASE_ADDR reg:0x404cd45
regAID1_XCC0_VF0_BASE_ADDR reg:0x404cd46
regAID1_XCC1_VF0_BASE_ADDR reg:0x404cd47
regAID2_XCC0_VF0_BASE_ADDR reg:0x404cd48
regAID2_XCC1_VF0_BASE_ADDR reg:0x404cd49
regAID3_XCC0_VF0_BASE_ADDR reg:0x404cd4a
regAID3_XCC1_VF0_BASE_ADDR reg:0x404cd4b
regAID0_NBIF_VF0_BASE_ADDR reg:0x404cd4c
regAID0_ATHUB_VF0_BASE_ADDR reg:0x404cd4d
regAID0_IH_VF0_BASE_ADDR reg:0x404cd4e
regAID0_HDP_VF0_BASE_ADDR reg:0x404cd4f
regAID0_VF1_BASE_ADDR reg:0x404cd50
regAID1_VF1_BASE_ADDR reg:0x404cd51
regAID2_VF1_BASE_ADDR reg:0x404cd52
regAID3_VF1_BASE_ADDR reg:0x404cd53
regAID0_XCC0_VF1_BASE_ADDR reg:0x404cd54
regAID0_XCC1_VF1_BASE_ADDR reg:0x404cd55
regAID1_XCC0_VF1_BASE_ADDR reg:0x404cd56
regAID1_XCC1_VF1_BASE_ADDR reg:0x404cd57
regAID2_XCC0_VF1_BASE_ADDR reg:0x404cd58
regAID2_XCC1_VF1_BASE_ADDR reg:0x404cd59
regAID3_XCC0_VF1_BASE_ADDR reg:0x404cd5a
regAID3_XCC1_VF1_BASE_ADDR reg:0x404cd5b
regAID0_NBIF_VF1_BASE_ADDR reg:0x404cd5c
regAID0_ATHUB_VF1_BASE_ADDR reg:0x404cd5d
regAID0_IH_VF1_BASE_ADDR reg:0x404cd5e
regAID0_HDP_VF1_BASE_ADDR reg:0x404cd5f
regAID0_VF2_BASE_ADDR reg:0x404cd60
regAID1_VF2_BASE_ADDR reg:0x404cd61
regAID2_VF2_BASE_ADDR reg:0x404cd62
regAID3_VF2_BASE_ADDR reg:0x404cd63
regAID0_XCC0_VF2_BASE_ADDR reg:0x404cd64
regAID0_XCC1_VF2_BASE_ADDR reg:0x404cd65
regAID1_XCC0_VF2_BASE_ADDR reg:0x404cd66
regAID1_XCC1_VF2_BASE_ADDR reg:0x404cd67
regAID2_XCC0_VF2_BASE_ADDR reg:0x404cd68
regAID2_XCC1_VF2_BASE_ADDR reg:0x404cd69
regAID3_XCC0_VF2_BASE_ADDR reg:0x404cd6a
regAID3_XCC1_VF2_BASE_ADDR reg:0x404cd6b
regAID0_NBIF_VF2_BASE_ADDR reg:0x404cd6c
regAID0_ATHUB_VF2_BASE_ADDR reg:0x404cd6d
regAID0_IH_VF2_BASE_ADDR reg:0x404cd6e
regAID0_HDP_VF2_BASE_ADDR reg:0x404cd6f
regAID0_VF3_BASE_ADDR reg:0x404cd70
regAID1_VF3_BASE_ADDR reg:0x404cd71
regAID2_VF3_BASE_ADDR reg:0x404cd72
regAID3_VF3_BASE_ADDR reg:0x404cd73
regAID0_XCC0_VF3_BASE_ADDR reg:0x404cd74
regAID0_XCC1_VF3_BASE_ADDR reg:0x404cd75
regAID1_XCC0_VF3_BASE_ADDR reg:0x404cd76
regAID1_XCC1_VF3_BASE_ADDR reg:0x404cd77
regAID2_XCC0_VF3_BASE_ADDR reg:0x404cd78
regAID2_XCC1_VF3_BASE_ADDR reg:0x404cd79
regAID3_XCC0_VF3_BASE_ADDR reg:0x404cd7a
regAID3_XCC1_VF3_BASE_ADDR reg:0x404cd7b
regAID0_NBIF_VF3_BASE_ADDR reg:0x404cd7c
regAID0_ATHUB_VF3_BASE_ADDR reg:0x404cd7d
regAID0_IH_VF3_BASE_ADDR reg:0x404cd7e
regAID0_HDP_VF3_BASE_ADDR reg:0x404cd7f
regAID0_VF4_BASE_ADDR reg:0x404cd80
regAID1_VF4_BASE_ADDR reg:0x404cd81
regAID2_VF4_BASE_ADDR reg:0x404cd82
regAID3_VF4_BASE_ADDR reg:0x404cd83
regAID0_XCC0_VF4_BASE_ADDR reg:0x404cd84
regAID0_XCC1_VF4_BASE_ADDR reg:0x404cd85
regAID1_XCC0_VF4_BASE_ADDR reg:0x404cd86
regAID1_XCC1_VF4_BASE_ADDR reg:0x404cd87
regAID2_XCC0_VF4_BASE_ADDR reg:0x404cd88
regAID2_XCC1_VF4_BASE_ADDR reg:0x404cd89
regAID3_XCC0_VF4_BASE_ADDR reg:0x404cd8a
regAID3_XCC1_VF4_BASE_ADDR reg:0x404cd8b
regAID0_NBIF_VF4_BASE_ADDR reg:0x404cd8c
regAID0_ATHUB_VF4_BASE_ADDR reg:0x404cd8d
regAID0_IH_VF4_BASE_ADDR reg:0x404cd8e
regAID0_HDP_VF4_BASE_ADDR reg:0x404cd8f
regAID0_VF5_BASE_ADDR reg:0x404cd90
regAID1_VF5_BASE_ADDR reg:0x404cd91
regAID2_VF5_BASE_ADDR reg:0x404cd92
regAID3_VF5_BASE_ADDR reg:0x404cd93
regAID0_XCC0_VF5_BASE_ADDR reg:0x404cd94
regAID0_XCC1_VF5_BASE_ADDR reg:0x404cd95
regAID1_XCC0_VF5_BASE_ADDR reg:0x404cd96
regAID1_XCC1_VF5_BASE_ADDR reg:0x404cd97
regAID2_XCC0_VF5_BASE_ADDR reg:0x404cd98
regAID2_XCC1_VF5_BASE_ADDR reg:0x404cd99
regAID3_XCC0_VF5_BASE_ADDR reg:0x404cd9a
regAID3_XCC1_VF5_BASE_ADDR reg:0x404cd9b
regAID0_NBIF_VF5_BASE_ADDR reg:0x404cd9c
regAID0_ATHUB_VF5_BASE_ADDR reg:0x404cd9d
regAID0_IH_VF5_BASE_ADDR reg:0x404cd9e
regAID0_HDP_VF5_BASE_ADDR reg:0x404cd9f
regAID0_VF6_BASE_ADDR reg:0x404cda0
regAID1_VF6_BASE_ADDR reg:0x404cda1
regAID2_VF6_BASE_ADDR reg:0x404cda2
regAID3_VF6_BASE_ADDR reg:0x404cda3
regAID0_XCC0_VF6_BASE_ADDR reg:0x404cda4
regAID0_XCC1_VF6_BASE_ADDR reg:0x404cda5
regAID1_XCC0_VF6_BASE_ADDR reg:0x404cda6
regAID1_XCC1_VF6_BASE_ADDR reg:0x404cda7
regAID2_XCC0_VF6_BASE_ADDR reg:0x404cda8
regAID2_XCC1_VF6_BASE_ADDR reg:0x404cda9
regAID3_XCC0_VF6_BASE_ADDR reg:0x404cdaa
regAID3_XCC1_VF6_BASE_ADDR reg:0x404cdab
regAID0_NBIF_VF6_BASE_ADDR reg:0x404cdac
regAID0_ATHUB_VF6_BASE_ADDR reg:0x404cdad
regAID0_IH_VF6_BASE_ADDR reg:0x404cdae
regAID0_HDP_VF6_BASE_ADDR reg:0x404cdaf
regAID0_VF7_BASE_ADDR reg:0x404cdb0
regAID1_VF7_BASE_ADDR reg:0x404cdb1
regAID2_VF7_BASE_ADDR reg:0x404cdb2
regAID3_VF7_BASE_ADDR reg:0x404cdb3
regAID0_XCC0_VF7_BASE_ADDR reg:0x404cdb4
regAID0_XCC1_VF7_BASE_ADDR reg:0x404cdb5
regAID1_XCC0_VF7_BASE_ADDR reg:0x404cdb6
regAID1_XCC1_VF7_BASE_ADDR reg:0x404cdb7
regAID2_XCC0_VF7_BASE_ADDR reg:0x404cdb8
regAID2_XCC1_VF7_BASE_ADDR reg:0x404cdb9
regAID3_XCC0_VF7_BASE_ADDR reg:0x404cdba
regAID3_XCC1_VF7_BASE_ADDR reg:0x404cdbb
regAID0_NBIF_VF7_BASE_ADDR reg:0x404cdbc
regAID0_ATHUB_VF7_BASE_ADDR reg:0x404cdbd
regAID0_IH_VF7_BASE_ADDR reg:0x404cdbe
regAID0_HDP_VF7_BASE_ADDR reg:0x404cdbf
regAID0_PF_BASE_ADDR reg:0x404cdc0
regAID0_XCC0_PF_BASE_ADDR reg:0x404cdc1
regAID0_XCC1_PF_BASE_ADDR reg:0x404cdc2
regAID1_PF_BASE_ADDR reg:0x404cdc3
regAID1_XCC0_PF_BASE_ADDR reg:0x404cdc4
regAID1_XCC1_PF_BASE_ADDR reg:0x404cdc5
regAID2_PF_BASE_ADDR reg:0x404cdc6
regAID2_XCC0_PF_BASE_ADDR reg:0x404cdc7
regAID2_XCC1_PF_BASE_ADDR reg:0x404cdc8
regAID3_PF_BASE_ADDR reg:0x404cdc9
regAID3_XCC0_PF_BASE_ADDR reg:0x404cdca
regAID3_XCC1_PF_BASE_ADDR reg:0x404cdcb
regNBIF_RRMT_CNTL reg:0x404cddc
regBIFC_DOORBELL_ACCESS_EN_PF reg:0x404cf6e
regBIFC_DOORBELL_ACCESS_EN_VF0 reg:0x404cf6f
regBIFC_DOORBELL_ACCESS_EN_VF1 reg:0x404cf70
regBIFC_DOORBELL_ACCESS_EN_VF2 reg:0x404cf71
regBIFC_DOORBELL_ACCESS_EN_VF3 reg:0x404cf72
regBIFC_DOORBELL_ACCESS_EN_VF4 reg:0x404cf73
regBIFC_DOORBELL_ACCESS_EN_VF5 reg:0x404cf74
regBIFC_DOORBELL_ACCESS_EN_VF6 reg:0x404cf75
regBIFC_DOORBELL_ACCESS_EN_VF7 reg:0x404cf76
regMISC_SCRATCH reg:0x404e800
regINTR_LINE_POLARITY reg:0x404e801
regINTR_LINE_ENABLE reg:0x404e802
regOUTSTANDING_VC_ALLOC reg:0x404e803
regBIFC_MISC_CTRL0 reg:0x404e804
regBIFC_MISC_CTRL1 reg:0x404e805
regBIFC_BME_ERR_LOG_LB reg:0x404e806
regBIFC_LC_TIMER_CTRL reg:0x404e807
regBIFC_RCCBIH_BME_ERR_LOG0 reg:0x404e808
regBIFC_DMA_ATTR_OVERRIDE_DEV0_F0_F1 reg:0x404e80a
regBIFC_DMA_ATTR_OVERRIDE_DEV0_F2_F3 reg:0x404e80b
regBIFC_DMA_ATTR_OVERRIDE_DEV0_F4_F5 reg:0x404e80c
regBIFC_DMA_ATTR_OVERRIDE_DEV0_F6_F7 reg:0x404e80d
regBIFC_DMA_ATTR_CNTL2_DEV0 reg:0x404e81a
regBME_DUMMY_CNTL_0 reg:0x404e825
regBIFC_THT_CNTL reg:0x404e827
regBIFC_HSTARB_CNTL reg:0x404e828
regBIFC_GSI_CNTL reg:0x404e829
regBIFC_PCIEFUNC_CNTL reg:0x404e82a
regBIFC_PASID_CHECK_DIS reg:0x404e82b
regBIFC_SDP_CNTL_0 reg:0x404e82c
regBIFC_SDP_CNTL_1 reg:0x404e82d
regBIFC_PASID_STS reg:0x404e82e
regBIFC_ATHUB_ACT_CNTL reg:0x404e82f
regBIFC_PERF_CNTL_0 reg:0x404e830
regBIFC_PERF_CNTL_1 reg:0x404e831
regBIFC_PERF_CNT_MMIO_RD_L32BIT reg:0x404e832
regBIFC_PERF_CNT_MMIO_WR_L32BIT reg:0x404e833
regBIFC_PERF_CNT_DMA_RD_L32BIT reg:0x404e834
regBIFC_PERF_CNT_DMA_WR_L32BIT reg:0x404e835
regNBIF_REGIF_ERRSET_CTRL reg:0x404e836
regBIFC_SDP_CNTL_2 reg:0x404e837
regNBIF_PGMST_CTRL reg:0x404e838
regNBIF_PGSLV_CTRL reg:0x404e839
regNBIF_PG_MISC_CTRL reg:0x404e83a
regSMN_MST_EP_CNTL3 reg:0x404e83c
regSMN_MST_EP_CNTL4 reg:0x404e83d
regSMN_MST_CNTL1 reg:0x404e83e
regSMN_MST_EP_CNTL5 reg:0x404e83f
regBIF_SELFRING_BUFFER_VID reg:0x404e840
regBIF_SELFRING_VECTOR_CNTL reg:0x404e841
regNBIF_STRAP_WRITE_CTRL reg:0x404e845
regNBIF_INTX_DSTATE_MISC_CNTL reg:0x404e846
regNBIF_PENDING_MISC_CNTL reg:0x404e847
regBIF_GMI_WRR_WEIGHT reg:0x404e848
regBIF_GMI_WRR_WEIGHT2 reg:0x404e849
regBIF_GMI_WRR_WEIGHT3 reg:0x404e84a
regNBIF_PWRBRK_REQUEST reg:0x404e84c
regBIF_ATOMIC_ERR_LOG_DEV0_F0 reg:0x404e850
regBIF_ATOMIC_ERR_LOG_DEV0_F1 reg:0x404e851
regBIF_DMA_MP4_ERR_LOG reg:0x404e870
regBIF_PASID_ERR_LOG reg:0x404e871
regBIF_PASID_ERR_CLR reg:0x404e872
regNBIF_VWIRE_CTRL reg:0x404e880
regNBIF_SMN_VWR_VCHG_DIS_CTRL reg:0x404e881
regNBIF_SMN_VWR_VCHG_RST_CTRL0 reg:0x404e882
regNBIF_SMN_VWR_VCHG_TRIG reg:0x404e884
regNBIF_SMN_VWR_WTRIG_CNTL reg:0x404e885
regNBIF_SMN_VWR_VCHG_DIS_CTRL_1 reg:0x404e886
regNBIF_MGCG_CTRL_LCLK reg:0x404e887
regNBIF_DS_CTRL_LCLK reg:0x404e888
regSMN_MST_CNTL0 reg:0x404e889
regSMN_MST_EP_CNTL1 reg:0x404e88a
regSMN_MST_EP_CNTL2 reg:0x404e88b
regNBIF_SDP_VWR_VCHG_DIS_CTRL reg:0x404e88c
regNBIF_SDP_VWR_VCHG_RST_CTRL0 reg:0x404e88d
regNBIF_SDP_VWR_VCHG_RST_CTRL1 reg:0x404e88e
regNBIF_SDP_VWR_VCHG_TRIG reg:0x404e88f
regNBIF_SHUB_TODET_CTRL reg:0x404e898
regNBIF_SHUB_TODET_CLIENT_CTRL reg:0x404e899
regNBIF_SHUB_TODET_CLIENT_STATUS reg:0x404e89a
regNBIF_SHUB_TODET_SYNCFLOOD_CTRL reg:0x404e89b
regNBIF_SHUB_TODET_CLIENT_CTRL2 reg:0x404e89c
regNBIF_SHUB_TODET_CLIENT_STATUS2 reg:0x404e89d
regNBIF_SHUB_TODET_SYNCFLOOD_CTRL2 reg:0x404e89e
regBIFC_BME_ERR_LOG_HB reg:0x404e8ab
regBIFC_GFX_INT_MONITOR_MASK reg:0x404e8ad
regBIFC_HRP_SDP_WRRSP_POOLCRED_ALLOC reg:0x404e8c0
regBIFC_HRP_SDP_RDRSP_POOLCRED_ALLOC reg:0x404e8c1
regBIFC_GMI_SDP_REQ_POOLCRED_ALLOC reg:0x404e8c2
regBIFC_GMI_SDP_DAT_POOLCRED_ALLOC reg:0x404e8c3
regDISCON_HYSTERESIS_HEAD_CTRL reg:0x404e8c6
regBIFC_EARLY_WAKEUP_CNTL reg:0x404e8d2
regBIFC_PERF_CNT_MMIO_RD_H16BIT reg:0x404e8f0
regBIFC_PERF_CNT_MMIO_WR_H16BIT reg:0x404e8f1
regBIFC_PERF_CNT_DMA_RD_H16BIT reg:0x404e8f2
regBIFC_PERF_CNT_DMA_WR_H16BIT reg:0x404e8f3
regBIFC_A2S_SDP_PORT_CTRL reg:0x404eb00
regBIFC_A2S_CNTL_SW0 reg:0x404eb01
regBIFC_A2S_MISC_CNTL reg:0x404eb02
regBIFC_A2S_TAG_ALLOC_0 reg:0x404eb03
regBIFC_A2S_TAG_ALLOC_1 reg:0x404eb04
regBIFC_A2S_CNTL_CL0 reg:0x404eb05
regRCC_DWN_DEV0_2_DN_PCIE_RESERVED reg:0x4048d80
regRCC_DWN_DEV0_2_DN_PCIE_SCRATCH reg:0x4048d81
regRCC_DWN_DEV0_2_DN_PCIE_CNTL reg:0x4048d83
regRCC_DWN_DEV0_2_DN_PCIE_CONFIG_CNTL reg:0x4048d84
regRCC_DWN_DEV0_2_DN_PCIE_RX_CNTL2 reg:0x4048d85
regRCC_DWN_DEV0_2_DN_PCIE_BUS_CNTL reg:0x4048d86
regRCC_DWN_DEV0_2_DN_PCIE_CFG_CNTL reg:0x4048d87
regRCC_DWN_DEV0_2_DN_PCIE_STRAP_F0 reg:0x4048d88
regRCC_DWN_DEV0_2_DN_PCIE_STRAP_MISC reg:0x4048d89
regRCC_DWN_DEV0_2_DN_PCIE_STRAP_MISC2 reg:0x4048d8a
regRCC_DWNP_DEV0_2_PCIE_ERR_CNTL reg:0x4048d8c
regRCC_DWNP_DEV0_2_PCIE_RX_CNTL reg:0x4048d8d
regRCC_DWNP_DEV0_2_PCIE_LC_SPEED_CNTL reg:0x4048d8e
regRCC_DWNP_DEV0_2_PCIE_LC_CNTL2 reg:0x4048d8f
regRCC_DWNP_DEV0_2_PCIEP_STRAP_MISC reg:0x4048d90
regRCC_DWNP_DEV0_2_LTR_MSG_INFO_FROM_EP reg:0x4048d91
regRCC_EP_DEV0_2_EP_PCIE_SCRATCH reg:0x4048d60
regRCC_EP_DEV0_2_EP_PCIE_CNTL reg:0x4048d62
regRCC_EP_DEV0_2_EP_PCIE_INT_CNTL reg:0x4048d63
regRCC_EP_DEV0_2_EP_PCIE_INT_STATUS reg:0x4048d64
regRCC_EP_DEV0_2_EP_PCIE_RX_CNTL2 reg:0x4048d65
regRCC_EP_DEV0_2_EP_PCIE_BUS_CNTL reg:0x4048d66
regRCC_EP_DEV0_2_EP_PCIE_CFG_CNTL reg:0x4048d67
regRCC_EP_DEV0_2_EP_PCIE_TX_LTR_CNTL reg:0x4048d69
regRCC_EP_DEV0_1_PCIE_F1_DPA_SUBSTATE_PWR_ALLOC_0 reg:0x4048d6a
regRCC_EP_DEV0_1_PCIE_F1_DPA_SUBSTATE_PWR_ALLOC_1 reg:0x4048d6a
regRCC_EP_DEV0_1_PCIE_F1_DPA_SUBSTATE_PWR_ALLOC_2 reg:0x4048d6a
regRCC_EP_DEV0_1_PCIE_F1_DPA_SUBSTATE_PWR_ALLOC_3 reg:0x4048d6a
regRCC_EP_DEV0_1_PCIE_F1_DPA_SUBSTATE_PWR_ALLOC_4 reg:0x4048d6b
regRCC_EP_DEV0_1_PCIE_F1_DPA_SUBSTATE_PWR_ALLOC_5 reg:0x4048d6b
regRCC_EP_DEV0_1_PCIE_F1_DPA_SUBSTATE_PWR_ALLOC_6 reg:0x4048d6b
regRCC_EP_DEV0_1_PCIE_F1_DPA_SUBSTATE_PWR_ALLOC_7 reg:0x4048d6b
regRCC_EP_DEV0_2_EP_PCIE_STRAP_MISC reg:0x4048d6c
regRCC_EP_DEV0_2_EP_PCIE_STRAP_MISC2 reg:0x4048d6d
regRCC_EP_DEV0_2_EP_PCIE_F0_DPA_CAP reg:0x4048d6f
regRCC_EP_DEV0_2_EP_PCIE_F0_DPA_LATENCY_INDICATOR reg:0x4048d70
regRCC_EP_DEV0_2_EP_PCIE_F0_DPA_CNTL reg:0x4048d70
regRCC_EP_DEV0_2_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_0 reg:0x4048d70
regRCC_EP_DEV0_2_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_1 reg:0x4048d71
regRCC_EP_DEV0_2_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_2 reg:0x4048d71
regRCC_EP_DEV0_2_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_3 reg:0x4048d71
regRCC_EP_DEV0_2_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_4 reg:0x4048d71
regRCC_EP_DEV0_2_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_5 reg:0x4048d72
regRCC_EP_DEV0_2_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_6 reg:0x4048d72
regRCC_EP_DEV0_2_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_7 reg:0x4048d72
regRCC_EP_DEV0_2_EP_PCIE_PME_CONTROL reg:0x4048d72
regRCC_EP_DEV0_2_EP_PCIEP_RESERVED reg:0x4048d73
regRCC_EP_DEV0_2_EP_PCIE_TX_CNTL reg:0x4048d75
regRCC_EP_DEV0_2_EP_PCIE_TX_REQUESTER_ID reg:0x4048d76
regRCC_EP_DEV0_2_EP_PCIE_ERR_CNTL reg:0x4048d77
regRCC_EP_DEV0_2_EP_PCIE_RX_CNTL reg:0x4048d78
regRCC_EP_DEV0_2_EP_PCIE_LC_SPEED_CNTL reg:0x4048d79
regRCC_DEV0_1_RCC_ERR_INT_CNTL reg:0x4048da6
regRCC_DEV0_1_RCC_BACO_CNTL_MISC reg:0x4048da7
regRCC_DEV0_1_RCC_RESET_EN reg:0x4048da8
regRCC_DEV0_2_RCC_VDM_SUPPORT reg:0x4048da9
regRCC_DEV0_2_RCC_MARGIN_PARAM_CNTL0 reg:0x4048daa
regRCC_DEV0_2_RCC_MARGIN_PARAM_CNTL1 reg:0x4048dab
regRCC_DEV0_1_RCC_GPUIOV_REGION reg:0x4048dac
regRCC_DEV0_1_RCC_GPU_HOSTVM_EN reg:0x4048dad
regRCC_DEV0_1_RCC_CONSOLE_IOV_MODE_CNTL reg:0x4048dae
regRCC_DEV0_1_RCC_CONSOLE_IOV_FIRST_VF_OFFSET reg:0x4048daf
regRCC_DEV0_1_RCC_CONSOLE_IOV_VF_STRIDE reg:0x4048daf
regRCC_DEV0_1_RCC_PEER_REG_RANGE0 reg:0x4048dde
regRCC_DEV0_1_RCC_PEER_REG_RANGE1 reg:0x4048ddf
regRCC_DEV0_2_RCC_BUS_CNTL reg:0x4048de1
regRCC_DEV0_1_RCC_CONFIG_CNTL reg:0x4048de2
regRCC_DEV0_1_RCC_CONFIG_F0_BASE reg:0x4048de6
regRCC_DEV0_1_RCC_CONFIG_APER_SIZE reg:0x4048de7
regRCC_DEV0_1_RCC_CONFIG_REG_APER_SIZE reg:0x4048de8
regRCC_DEV0_1_RCC_XDMA_LO reg:0x4048de9
regRCC_DEV0_1_RCC_XDMA_HI reg:0x4048dea
regRCC_DEV0_2_RCC_FEATURES_CONTROL_MISC reg:0x4048deb
regRCC_DEV0_1_RCC_BUSNUM_CNTL1 reg:0x4048dec
regRCC_DEV0_1_RCC_BUSNUM_LIST0 reg:0x4048ded
regRCC_DEV0_1_RCC_BUSNUM_LIST1 reg:0x4048dee
regRCC_DEV0_1_RCC_BUSNUM_CNTL2 reg:0x4048def
regRCC_DEV0_1_RCC_CAPTURE_HOST_BUSNUM reg:0x4048df0
regRCC_DEV0_1_RCC_HOST_BUSNUM reg:0x4048df1
regRCC_DEV0_1_RCC_PEER0_FB_OFFSET_HI reg:0x4048df2
regRCC_DEV0_1_RCC_PEER0_FB_OFFSET_LO reg:0x4048df3
regRCC_DEV0_1_RCC_PEER1_FB_OFFSET_HI reg:0x4048df4
regRCC_DEV0_1_RCC_PEER1_FB_OFFSET_LO reg:0x4048df5
regRCC_DEV0_1_RCC_PEER2_FB_OFFSET_HI reg:0x4048df6
regRCC_DEV0_1_RCC_PEER2_FB_OFFSET_LO reg:0x4048df7
regRCC_DEV0_1_RCC_PEER3_FB_OFFSET_HI reg:0x4048df8
regRCC_DEV0_1_RCC_PEER3_FB_OFFSET_LO reg:0x4048df9
regRCC_DEV0_1_RCC_DEVFUNCNUM_LIST0 reg:0x4048dfa
regRCC_DEV0_1_RCC_DEVFUNCNUM_LIST1 reg:0x4048dfb
regRCC_DEV0_2_RCC_DEV0_LINK_CNTL reg:0x4048dfd
regRCC_DEV0_2_RCC_CMN_LINK_CNTL reg:0x4048dfe
regRCC_DEV0_2_RCC_EP_REQUESTERID_RESTORE reg:0x4048dff
regRCC_DEV0_2_RCC_LTR_LSWITCH_CNTL reg:0x4048e00
regRCC_DEV0_2_RCC_MH_ARB_CNTL reg:0x4048e01
regBIF_BX1_PCIE_INDEX reg:0x404800c
regBIF_BX1_PCIE_DATA reg:0x404800d
regBIF_BX1_PCIE_INDEX2 reg:0x404800e
regBIF_BX1_PCIE_DATA2 reg:0x404800f
regBIF_BX1_PCIE_INDEX_HI reg:0x4048010
regBIF_BX1_PCIE_INDEX2_HI reg:0x4048011
regBIF_BX1_SBIOS_SCRATCH_0 reg:0x4048048
regBIF_BX1_SBIOS_SCRATCH_1 reg:0x4048049
regBIF_BX1_SBIOS_SCRATCH_2 reg:0x404804a
regBIF_BX1_SBIOS_SCRATCH_3 reg:0x404804b
regBIF_BX1_BIOS_SCRATCH_0 reg:0x404804c
regBIF_BX1_BIOS_SCRATCH_1 reg:0x404804d
regBIF_BX1_BIOS_SCRATCH_2 reg:0x404804e
regBIF_BX1_BIOS_SCRATCH_3 reg:0x404804f
regBIF_BX1_BIOS_SCRATCH_4 reg:0x4048050
regBIF_BX1_BIOS_SCRATCH_5 reg:0x4048051
regBIF_BX1_BIOS_SCRATCH_6 reg:0x4048052
regBIF_BX1_BIOS_SCRATCH_7 reg:0x4048053
regBIF_BX1_BIOS_SCRATCH_8 reg:0x4048054
regBIF_BX1_BIOS_SCRATCH_9 reg:0x4048055
regBIF_BX1_BIOS_SCRATCH_10 reg:0x4048056
regBIF_BX1_BIOS_SCRATCH_11 reg:0x4048057
regBIF_BX1_BIOS_SCRATCH_12 reg:0x4048058
regBIF_BX1_BIOS_SCRATCH_13 reg:0x4048059
regBIF_BX1_BIOS_SCRATCH_14 reg:0x404805a
regBIF_BX1_BIOS_SCRATCH_15 reg:0x404805b
regBIF_BX1_BIF_RLC_INTR_CNTL reg:0x4048060
regBIF_BX1_BIF_VCE_INTR_CNTL reg:0x4048061
regBIF_BX1_BIF_UVD_INTR_CNTL reg:0x4048062
regBIF_BX1_GFX_MMIOREG_CAM_ADDR0 reg:0x4048080
regBIF_BX1_GFX_MMIOREG_CAM_REMAP_ADDR0 reg:0x4048081
regBIF_BX1_GFX_MMIOREG_CAM_ADDR1 reg:0x4048082
regBIF_BX1_GFX_MMIOREG_CAM_REMAP_ADDR1 reg:0x4048083
regBIF_BX1_GFX_MMIOREG_CAM_ADDR2 reg:0x4048084
regBIF_BX1_GFX_MMIOREG_CAM_REMAP_ADDR2 reg:0x4048085
regBIF_BX1_GFX_MMIOREG_CAM_ADDR3 reg:0x4048086
regBIF_BX1_GFX_MMIOREG_CAM_REMAP_ADDR3 reg:0x4048087
regBIF_BX1_GFX_MMIOREG_CAM_ADDR4 reg:0x4048088
regBIF_BX1_GFX_MMIOREG_CAM_REMAP_ADDR4 reg:0x4048089
regBIF_BX1_GFX_MMIOREG_CAM_ADDR5 reg:0x404808a
regBIF_BX1_GFX_MMIOREG_CAM_REMAP_ADDR5 reg:0x404808b
regBIF_BX1_GFX_MMIOREG_CAM_ADDR6 reg:0x404808c
regBIF_BX1_GFX_MMIOREG_CAM_REMAP_ADDR6 reg:0x404808d
regBIF_BX1_GFX_MMIOREG_CAM_ADDR7 reg:0x404808e
regBIF_BX1_GFX_MMIOREG_CAM_REMAP_ADDR7 reg:0x404808f
regBIF_BX1_GFX_MMIOREG_CAM_CNTL reg:0x4048090
regBIF_BX1_GFX_MMIOREG_CAM_ZERO_CPL reg:0x4048091
regBIF_BX1_GFX_MMIOREG_CAM_ONE_CPL reg:0x4048092
regBIF_BX1_GFX_MMIOREG_CAM_PROGRAMMABLE_CPL reg:0x4048093
regBIF_BX1_DRIVER_SCRATCH_0 reg:0x4048094
regBIF_BX1_DRIVER_SCRATCH_1 reg:0x4048095
regBIF_BX1_DRIVER_SCRATCH_2 reg:0x4048096
regBIF_BX1_DRIVER_SCRATCH_3 reg:0x4048097
regBIF_BX1_DRIVER_SCRATCH_4 reg:0x4048098
regBIF_BX1_DRIVER_SCRATCH_5 reg:0x4048099
regBIF_BX1_DRIVER_SCRATCH_6 reg:0x404809a
regBIF_BX1_DRIVER_SCRATCH_7 reg:0x404809b
regBIF_BX1_DRIVER_SCRATCH_8 reg:0x404809c
regBIF_BX1_DRIVER_SCRATCH_9 reg:0x404809d
regBIF_BX1_DRIVER_SCRATCH_10 reg:0x404809e
regBIF_BX1_DRIVER_SCRATCH_11 reg:0x404809f
regBIF_BX1_DRIVER_SCRATCH_12 reg:0x40480a0
regBIF_BX1_DRIVER_SCRATCH_13 reg:0x40480a1
regBIF_BX1_DRIVER_SCRATCH_14 reg:0x40480a2
regBIF_BX1_DRIVER_SCRATCH_15 reg:0x40480a3
regBIF_BX1_FW_SCRATCH_0 reg:0x40480a4
regBIF_BX1_FW_SCRATCH_1 reg:0x40480a5
regBIF_BX1_FW_SCRATCH_2 reg:0x40480a6
regBIF_BX1_FW_SCRATCH_3 reg:0x40480a7
regBIF_BX1_FW_SCRATCH_4 reg:0x40480a8
regBIF_BX1_FW_SCRATCH_5 reg:0x40480a9
regBIF_BX1_FW_SCRATCH_6 reg:0x40480aa
regBIF_BX1_FW_SCRATCH_7 reg:0x40480ab
regBIF_BX1_FW_SCRATCH_8 reg:0x40480ac
regBIF_BX1_FW_SCRATCH_9 reg:0x40480ad
regBIF_BX1_FW_SCRATCH_10 reg:0x40480ae
regBIF_BX1_FW_SCRATCH_11 reg:0x40480af
regBIF_BX1_FW_SCRATCH_12 reg:0x40480b0
regBIF_BX1_FW_SCRATCH_13 reg:0x40480b1
regBIF_BX1_FW_SCRATCH_14 reg:0x40480b2
regBIF_BX1_FW_SCRATCH_15 reg:0x40480b3
regBIF_BX1_SBIOS_SCRATCH_4 reg:0x40480b4
regBIF_BX1_SBIOS_SCRATCH_5 reg:0x40480b5
regBIF_BX1_SBIOS_SCRATCH_6 reg:0x40480b6
regBIF_BX1_SBIOS_SCRATCH_7 reg:0x40480b7
regBIF_BX1_SBIOS_SCRATCH_8 reg:0x40480b8
regBIF_BX1_SBIOS_SCRATCH_9 reg:0x40480b9
regBIF_BX1_SBIOS_SCRATCH_10 reg:0x40480ba
regBIF_BX1_SBIOS_SCRATCH_11 reg:0x40480bb
regBIF_BX1_SBIOS_SCRATCH_12 reg:0x40480bc
regBIF_BX1_SBIOS_SCRATCH_13 reg:0x40480bd
regBIF_BX1_SBIOS_SCRATCH_14 reg:0x40480be
regBIF_BX1_SBIOS_SCRATCH_15 reg:0x40480bf
regBIF_BX_PF1_MM_INDEX reg:0x4048000
regBIF_BX_PF1_MM_DATA reg:0x4048001
regBIF_BX_PF1_MM_INDEX_HI reg:0x4048006
regBIF_BX1_CC_BIF_BX_STRAP0 reg:0x4048e02
regBIF_BX1_CC_BIF_BX_PINSTRAP0 reg:0x4048e04
regBIF_BX1_BIF_MM_INDACCESS_CNTL reg:0x4048e06
regBIF_BX1_BUS_CNTL reg:0x4048e07
regBIF_BX1_BIF_SCRATCH0 reg:0x4048e08
regBIF_BX1_BIF_SCRATCH1 reg:0x4048e09
regBIF_BX1_BX_RESET_EN reg:0x4048e0d
regBIF_BX1_MM_CFGREGS_CNTL reg:0x4048e0e
regBIF_BX1_BX_RESET_CNTL reg:0x4048e10
regBIF_BX1_INTERRUPT_CNTL reg:0x4048e11
regBIF_BX1_INTERRUPT_CNTL2 reg:0x4048e12
regBIF_BX1_CLKREQB_PAD_CNTL reg:0x4048e18
regBIF_BX1_BIF_FEATURES_CONTROL_MISC reg:0x4048e1b
regBIF_BX1_HDP_ATOMIC_CONTROL_MISC reg:0x4048e1c
regBIF_BX1_BIF_DOORBELL_CNTL reg:0x4048e1d
regBIF_BX1_BIF_DOORBELL_INT_CNTL reg:0x4048e1e
regBIF_BX1_BIF_FB_EN reg:0x4048e20
regBIF_BX1_BIF_INTR_CNTL reg:0x4048e21
regBIF_BX1_BIF_MST_TRANS_PENDING_VF reg:0x4048e29
regBIF_BX1_BIF_SLV_TRANS_PENDING_VF reg:0x4048e2a
regBIF_BX1_BACO_CNTL reg:0x4048e2b
regBIF_BX1_BIF_BACO_EXIT_TIME0 reg:0x4048e2c
regBIF_BX1_BIF_BACO_EXIT_TIMER1 reg:0x4048e2d
regBIF_BX1_BIF_BACO_EXIT_TIMER2 reg:0x4048e2e
regBIF_BX1_BIF_BACO_EXIT_TIMER3 reg:0x4048e2f
regBIF_BX1_BIF_BACO_EXIT_TIMER4 reg:0x4048e30
regBIF_BX1_MEM_TYPE_CNTL reg:0x4048e31
regBIF_BX1_NBIF_GFX_ADDR_LUT_CNTL reg:0x4048e33
regBIF_BX1_NBIF_GFX_ADDR_LUT_0 reg:0x4048e34
regBIF_BX1_NBIF_GFX_ADDR_LUT_1 reg:0x4048e35
regBIF_BX1_NBIF_GFX_ADDR_LUT_2 reg:0x4048e36
regBIF_BX1_NBIF_GFX_ADDR_LUT_3 reg:0x4048e37
regBIF_BX1_NBIF_GFX_ADDR_LUT_4 reg:0x4048e38
regBIF_BX1_NBIF_GFX_ADDR_LUT_5 reg:0x4048e39
regBIF_BX1_NBIF_GFX_ADDR_LUT_6 reg:0x4048e3a
regBIF_BX1_NBIF_GFX_ADDR_LUT_7 reg:0x4048e3b
regBIF_BX1_NBIF_GFX_ADDR_LUT_8 reg:0x4048e3c
regBIF_BX1_NBIF_GFX_ADDR_LUT_9 reg:0x4048e3d
regBIF_BX1_NBIF_GFX_ADDR_LUT_10 reg:0x4048e3e
regBIF_BX1_NBIF_GFX_ADDR_LUT_11 reg:0x4048e3f
regBIF_BX1_NBIF_GFX_ADDR_LUT_12 reg:0x4048e40
regBIF_BX1_NBIF_GFX_ADDR_LUT_13 reg:0x4048e41
regBIF_BX1_NBIF_GFX_ADDR_LUT_14 reg:0x4048e42
regBIF_BX1_NBIF_GFX_ADDR_LUT_15 reg:0x4048e43
regBIF_BX1_VF_REGWR_EN reg:0x4048e44
regBIF_BX1_VF_DOORBELL_EN reg:0x4048e45
regBIF_BX1_VF_FB_EN reg:0x4048e46
regBIF_BX1_VF_REGWR_STATUS reg:0x4048e47
regBIF_BX1_VF_DOORBELL_STATUS reg:0x4048e48
regBIF_BX1_VF_FB_STATUS reg:0x4048e49
regBIF_BX1_REMAP_HDP_MEM_FLUSH_CNTL reg:0x4048e4d
regBIF_BX1_REMAP_HDP_REG_FLUSH_CNTL reg:0x4048e4e
regBIF_BX1_BIF_RB_CNTL reg:0x4048e4f
regBIF_BX1_BIF_RB_BASE reg:0x4048e50
regBIF_BX1_BIF_RB_RPTR reg:0x4048e51
regBIF_BX1_BIF_RB_WPTR reg:0x4048e52
regBIF_BX1_BIF_RB_WPTR_ADDR_HI reg:0x4048e53
regBIF_BX1_BIF_RB_WPTR_ADDR_LO reg:0x4048e54
regBIF_BX1_MAILBOX_INDEX reg:0x4048e55
regBIF_BX1_BIF_MP1_INTR_CTRL reg:0x4048e62
regBIF_BX1_BIF_PERSTB_PAD_CNTL reg:0x4048e66
regBIF_BX1_BIF_PX_EN_PAD_CNTL reg:0x4048e67
regBIF_BX1_BIF_REFPADKIN_PAD_CNTL reg:0x4048e68
regBIF_BX1_BIF_CLKREQB_PAD_CNTL reg:0x4048e69
regBIF_BX1_BIF_PWRBRK_PAD_CNTL reg:0x4048e6a
regBIF_BX1_BIF_VCN0_GPUIOV_CFG_SIZE reg:0x4048e6b
regBIF_BX1_BIF_VCN1_GPUIOV_CFG_SIZE reg:0x4048e6c
regBIF_BX_PF1_BIF_BME_STATUS reg:0x4048e0b
regBIF_BX_PF1_BIF_ATOMIC_ERR_LOG reg:0x4048e0c
regBIF_BX_PF1_DOORBELL_SELFRING_GPA_APER_BASE_HIGH reg:0x4048e13
regBIF_BX_PF1_DOORBELL_SELFRING_GPA_APER_BASE_LOW reg:0x4048e14
regBIF_BX_PF1_DOORBELL_SELFRING_GPA_APER_CNTL reg:0x4048e15
regBIF_BX_PF1_HDP_REG_COHERENCY_FLUSH_CNTL reg:0x4048e16
regBIF_BX_PF1_HDP_MEM_COHERENCY_FLUSH_CNTL reg:0x4048e17
regBIF_BX_PF1_HDP_MEM_COHERENCY_FLUSH_ONLY_CNTL reg:0x4048e19
regBIF_BX_PF1_HDP_MEM_COHERENCY_INVALIDATE_ONLY_CNTL reg:0x4048e1a
regBIF_BX_PF1_GPU_HDP_FLUSH_REQ reg:0x4048e26
regBIF_BX_PF1_GPU_HDP_FLUSH_DONE reg:0x4048e27
regBIF_BX_PF1_BIF_TRANS_PENDING reg:0x4048e28
regBIF_BX_PF1_NBIF_GFX_ADDR_LUT_BYPASS reg:0x4048e32
regBIF_BX_PF1_MAILBOX_MSGBUF_TRN_DW0 reg:0x4048e56
regBIF_BX_PF1_MAILBOX_MSGBUF_TRN_DW1 reg:0x4048e57
regBIF_BX_PF1_MAILBOX_MSGBUF_TRN_DW2 reg:0x4048e58
regBIF_BX_PF1_MAILBOX_MSGBUF_TRN_DW3 reg:0x4048e59
regBIF_BX_PF1_MAILBOX_MSGBUF_RCV_DW0 reg:0x4048e5a
regBIF_BX_PF1_MAILBOX_MSGBUF_RCV_DW1 reg:0x4048e5b
regBIF_BX_PF1_MAILBOX_MSGBUF_RCV_DW2 reg:0x4048e5c
regBIF_BX_PF1_MAILBOX_MSGBUF_RCV_DW3 reg:0x4048e5d
regBIF_BX_PF1_MAILBOX_CONTROL reg:0x4048e5e
regBIF_BX_PF1_MAILBOX_INT_CNTL reg:0x4048e5f
regBIF_BX_PF1_BIF_VMHV_MAILBOX reg:0x4048e60
regBIF_BX_PF1_PARTITION_COMPUTE_CAP reg:0x4048e81
regBIF_BX_PF1_PARTITION_MEM_CAP reg:0x4048e82
regBIF_BX_PF1_PARTITION_COMPUTE_STATUS reg:0x4048e83
regBIF_BX_PF1_PARTITION_MEM_STATUS reg:0x4048e84
regRCC_STRAP2_RCC_BIF_STRAP0 reg:0x4048d20
regRCC_STRAP2_RCC_BIF_STRAP1 reg:0x4048d21
regRCC_STRAP2_RCC_BIF_STRAP2 reg:0x4048d22
regRCC_STRAP2_RCC_BIF_STRAP3 reg:0x4048d23
regRCC_STRAP2_RCC_BIF_STRAP4 reg:0x4048d24
regRCC_STRAP2_RCC_BIF_STRAP5 reg:0x4048d25
regRCC_STRAP2_RCC_BIF_STRAP6 reg:0x4048d26
regRCC_STRAP2_RCC_DEV0_PORT_STRAP0 reg:0x4048d27
regRCC_STRAP2_RCC_DEV0_PORT_STRAP1 reg:0x4048d28
regRCC_STRAP2_RCC_DEV0_PORT_STRAP10 reg:0x4048d29
regRCC_STRAP2_RCC_DEV0_PORT_STRAP11 reg:0x4048d2a
regRCC_STRAP2_RCC_DEV0_PORT_STRAP12 reg:0x4048d2b
regRCC_STRAP2_RCC_DEV0_PORT_STRAP13 reg:0x4048d2c
regRCC_STRAP2_RCC_DEV0_PORT_STRAP14 reg:0x4048d2d
regRCC_STRAP2_RCC_DEV0_PORT_STRAP2 reg:0x4048d2e
regRCC_STRAP2_RCC_DEV0_PORT_STRAP3 reg:0x4048d2f
regRCC_STRAP2_RCC_DEV0_PORT_STRAP4 reg:0x4048d30
regRCC_STRAP2_RCC_DEV0_PORT_STRAP5 reg:0x4048d31
regRCC_STRAP2_RCC_DEV0_PORT_STRAP6 reg:0x4048d32
regRCC_STRAP2_RCC_DEV0_PORT_STRAP7 reg:0x4048d33
regRCC_STRAP2_RCC_DEV0_PORT_STRAP8 reg:0x4048d34
regRCC_STRAP2_RCC_DEV0_PORT_STRAP9 reg:0x4048d35
regRCC_STRAP2_RCC_DEV0_EPF0_STRAP0 reg:0x4048d36
regRCC_STRAP2_RCC_DEV0_EPF0_STRAP1 reg:0x4048d37
regRCC_STRAP2_RCC_DEV0_EPF0_STRAP13 reg:0x4048d38
regRCC_STRAP2_RCC_DEV0_EPF0_STRAP14 reg:0x4048d39
regRCC_STRAP2_RCC_DEV0_EPF0_STRAP15 reg:0x4048d3a
regRCC_STRAP2_RCC_DEV0_EPF0_STRAP16 reg:0x4048d3b
regRCC_STRAP2_RCC_DEV0_EPF0_STRAP17 reg:0x4048d3c
regRCC_STRAP2_RCC_DEV0_EPF0_STRAP18 reg:0x4048d3d
regRCC_STRAP2_RCC_DEV0_EPF0_STRAP2 reg:0x4048d3e
regRCC_STRAP2_RCC_DEV0_EPF0_STRAP26 reg:0x4048d3f
regRCC_STRAP2_RCC_DEV0_EPF0_STRAP3 reg:0x4048d40
regRCC_STRAP2_RCC_DEV0_EPF0_STRAP4 reg:0x4048d41
regRCC_STRAP2_RCC_DEV0_EPF0_STRAP5 reg:0x4048d42
regRCC_STRAP2_RCC_DEV0_EPF0_STRAP8 reg:0x4048d44
regRCC_STRAP2_RCC_DEV0_EPF0_STRAP9 reg:0x4048d45
regRCC_STRAP2_RCC_DEV0_EPF1_STRAP0 reg:0x4048d46
regRCC_STRAP2_RCC_DEV0_EPF1_STRAP2 reg:0x4048d52
regRCC_STRAP2_RCC_DEV0_EPF1_STRAP20 reg:0x4048d53
regRCC_STRAP2_RCC_DEV0_EPF1_STRAP21 reg:0x4048d54
regRCC_STRAP2_RCC_DEV0_EPF1_STRAP22 reg:0x4048d55
regRCC_STRAP2_RCC_DEV0_EPF1_STRAP23 reg:0x4048d56
regRCC_STRAP2_RCC_DEV0_EPF1_STRAP24 reg:0x4048d57
regRCC_STRAP2_RCC_DEV0_EPF1_STRAP25 reg:0x4048d58
regRCC_STRAP2_RCC_DEV0_EPF1_STRAP3 reg:0x4048d59
regRCC_STRAP2_RCC_DEV0_EPF1_STRAP4 reg:0x4048d5a
regRCC_STRAP2_RCC_DEV0_EPF1_STRAP5 reg:0x4048d5b
regRCC_STRAP2_RCC_DEV0_EPF1_STRAP6 reg:0x4048d5c
regRCC_STRAP2_RCC_DEV0_EPF1_STRAP7 reg:0x4048d5d
regS2A_DOORBELL_ENTRY_0_CTRL reg:0x507a80
regS2A_DOORBELL_ENTRY_1_CTRL reg:0x507a81
regS2A_DOORBELL_ENTRY_2_CTRL reg:0x507a82
regS2A_DOORBELL_ENTRY_3_CTRL reg:0x507a83
regS2A_DOORBELL_ENTRY_4_CTRL reg:0x507a84
regS2A_DOORBELL_ENTRY_5_CTRL reg:0x507a85
regS2A_DOORBELL_ENTRY_6_CTRL reg:0x507a86
regS2A_DOORBELL_ENTRY_7_CTRL reg:0x507a87
regS2A_DOORBELL_ENTRY_8_CTRL reg:0x507a88
regS2A_DOORBELL_ENTRY_9_CTRL reg:0x507a89
regS2A_DOORBELL_ENTRY_10_CTRL reg:0x507a8a
regS2A_DOORBELL_ENTRY_11_CTRL reg:0x507a8b
regS2A_DOORBELL_ENTRY_12_CTRL reg:0x507a8c
regS2A_DOORBELL_ENTRY_13_CTRL reg:0x507a8d
regS2A_DOORBELL_ENTRY_14_CTRL reg:0x507a8e
regS2A_DOORBELL_ENTRY_15_CTRL reg:0x507a8f
regS2A_DOORBELL_COMMON_CTRL_REG reg:0x507a90
regGDC1_A2S_CNTL_CL0 reg:0x500ea0
regGDC1_A2S_CNTL_CL1 reg:0x500ea1
regGDC1_A2S_CNTL3_CL0 reg:0x500eb8
regGDC1_A2S_CNTL3_CL1 reg:0x500eb9
regGDC1_A2S_CNTL_SW0 reg:0x500ed0
regGDC1_A2S_CNTL_SW1 reg:0x500ed1
regGDC1_A2S_CNTL_SW2 reg:0x500ed2
regGDC1_A2S_TAG_ALLOC_0 reg:0x500edd
regGDC1_A2S_TAG_ALLOC_1 reg:0x500ede
regGDC1_A2S_MISC_CNTL reg:0x500ee1
regGDC1_SHUB_REGS_IF_CTL reg:0x500ee3
regGDC1_NGDC_MGCG_CTRL reg:0x500eea
regGDC1_NGDC_RESERVED_0 reg:0x500eeb
regGDC1_NGDC_RESERVED_1 reg:0x500eec
regGDC1_NBIF_GFX_DOORBELL_STATUS reg:0x500eef
regGDC1_ATDMA_MISC_CNTL reg:0x500efd
regGDC1_S2A_MISC_CNTL reg:0x500eff
regGDC1_NGDC_EARLY_WAKEUP_CTRL reg:0x500f01
regGDC1_NGDC_PG_MISC_CTRL reg:0x500f18
regGDC1_NGDC_PGMST_CTRL reg:0x500f19
regGDC1_NGDC_PGSLV_CTRL reg:0x500f1a
regXCC_DOORBELL_FENCE reg:0x50740c
regSHUB_PF_FLR_RST reg:0x507c00
regSHUB_GFX_DRV_VPU_RST reg:0x507c01
regSHUB_LINK_RESET reg:0x507c02
regSHUB_HARD_RST_CTRL reg:0x507c10
regSHUB_SOFT_RST_CTRL reg:0x507c11
regSHUB_SDP_PORT_RST reg:0x507c12
regSHUB_RST_MISC_TRL reg:0x507c13
regHST_CLK0_SW0_CL0_CNTL reg:0x504140
regHST_CLK0_SW1_CL0_CNTL reg:0x504160
regHST_CLK0_SW1_CL1_CNTL reg:0x504161
regHST_CLK0_SW1_CL2_CNTL reg:0x504162
regDMA_CLK0_SW0_CL0_CNTL reg:0x504240
regDMA_CLK0_SW0_CL1_CNTL reg:0x504241
regNIC400_1_ASIB_0_FN_MOD reg:0x50c042
regNIC400_1_IB_0_FN_MOD reg:0x50fc42
regNIC400_2_ASIB_0_FN_MOD reg:0x510c42
regNIC400_2_ASIB_0_QOS_CNTL reg:0x510c43
regNIC400_2_ASIB_0_MAX_OT reg:0x510c44
regNIC400_2_ASIB_0_MAX_COMB_OT reg:0x510c45
regNIC400_2_ASIB_0_AW_P reg:0x510c46
regNIC400_2_ASIB_0_AW_B reg:0x510c47
regNIC400_2_ASIB_0_AW_R reg:0x510c48
regNIC400_2_ASIB_0_AR_P reg:0x510c49
regNIC400_2_ASIB_0_AR_B reg:0x510c4a
regNIC400_2_ASIB_0_AR_R reg:0x510c4b
regNIC400_2_ASIB_0_TARGET_FC reg:0x510c4c
regNIC400_2_ASIB_0_KI_FC reg:0x510c4d
regNIC400_2_ASIB_0_QOS_RANGE reg:0x510c4e
regNIC400_2_ASIB_1_FN_MOD reg:0x511042
regNIC400_2_ASIB_1_QOS_CNTL reg:0x511043
regNIC400_2_ASIB_1_MAX_OT reg:0x511044
regNIC400_2_ASIB_1_MAX_COMB_OT reg:0x511045
regNIC400_2_ASIB_1_AW_P reg:0x511046
regNIC400_2_ASIB_1_AW_B reg:0x511047
regNIC400_2_ASIB_1_AW_R reg:0x511048
regNIC400_2_ASIB_1_AR_P reg:0x511049
regNIC400_2_ASIB_1_AR_B reg:0x51104a
regNIC400_2_ASIB_1_AR_R reg:0x51104b
regNIC400_2_ASIB_1_TARGET_FC reg:0x51104c
regNIC400_2_ASIB_1_KI_FC reg:0x51104d
regNIC400_2_ASIB_1_QOS_RANGE reg:0x51104e
regNIC400_2_IB_0_FN_MOD reg:0x513c42
regNB_NBCFG0_NBCFG_SCRATCH_4 reg:0x4ec001e
regNB_CNTL reg:0x4ec4000
regNB_SPARE1 reg:0x4ec4003
regNB_SPARE2 reg:0x4ec4004
regNB_REVID reg:0x4ec4005
regNBIO_LCLK_DS_MASK reg:0x4ec4009
regNB_BUS_NUM_CNTL reg:0x4ec4011
regNB_MMIOBASE reg:0x4ec4017
regNB_MMIOLIMIT reg:0x4ec4018
regNB_LOWER_TOP_OF_DRAM2 reg:0x4ec4019
regNB_UPPER_TOP_OF_DRAM2 reg:0x4ec401a
regNB_LOWER_DRAM2_BASE reg:0x4ec401b
regNB_UPPER_DRAM2_BASE reg:0x4ec401c
regSB_LOCATION reg:0x4ec401f
regSW_US_LOCATION reg:0x4ec4020
regNB_PROG_DEVICE_REMAP_PBr0 reg:0x4ec402e
regNB_PROG_DEVICE_REMAP_PBr1 reg:0x4ec402f
regNB_PROG_DEVICE_REMAP_PBr2 reg:0x4ec4030
regNB_PROG_DEVICE_REMAP_PBr3 reg:0x4ec4031
regNB_PROG_DEVICE_REMAP_PBr4 reg:0x4ec4032
regNB_PROG_DEVICE_REMAP_PBr5 reg:0x4ec4033
regNB_PROG_DEVICE_REMAP_PBr6 reg:0x4ec4034
regNB_PROG_DEVICE_REMAP_PBr7 reg:0x4ec4035
regNB_PROG_DEVICE_REMAP_PBr8 reg:0x4ec4036
regNB_PROG_DEVICE_REMAP_PBr10 reg:0x4ec4038
regNB_PROG_DEVICE_REMAP_PBr11 reg:0x4ec4039
regNB_PROG_DEVICE_REMAP_PBr12 reg:0x4ec403a
regNB_PROG_DEVICE_REMAP_PBr13 reg:0x4ec403b
regSW_NMI_CNTL reg:0x4ec4042
regSW_SMI_CNTL reg:0x4ec4043
regSW_SCI_CNTL reg:0x4ec4044
regAPML_SW_STATUS reg:0x4ec4045
regSW_GIC_SPI_CNTL reg:0x4ec4047
regSW_SYNCFLOOD_CNTL reg:0x4ec4049
regNB_TOP_OF_DRAM3 reg:0x4ec404e
regCAM_CONTROL reg:0x4ec4052
regCAM_TARGET_INDEX_ADDR_BOTTOM reg:0x4ec4053
regCAM_TARGET_INDEX_ADDR_TOP reg:0x4ec4054
regCAM_TARGET_INDEX_DATA reg:0x4ec4055
regCAM_TARGET_INDEX_DATA_MASK reg:0x4ec4056
regCAM_TARGET_DATA_ADDR_BOTTOM reg:0x4ec4057
regCAM_TARGET_DATA_ADDR_TOP reg:0x4ec4059
regCAM_TARGET_DATA reg:0x4ec405a
regCAM_TARGET_DATA_MASK reg:0x4ec405b
regP_DMA_DROPPED_LOG_LOWER reg:0x4ec4060
regP_DMA_DROPPED_LOG_UPPER reg:0x4ec4061
regNP_DMA_DROPPED_LOG_LOWER reg:0x4ec4062
regNP_DMA_DROPPED_LOG_UPPER reg:0x4ec4063
regPCIE_VDM_NODE0_CTRL4 reg:0x4ec4064
regPCIE_VDM_CNTL2 reg:0x4ec408c
regPCIE_VDM_CNTL3 reg:0x4ec408d
regSTALL_CONTROL_XBARPORT0_0 reg:0x4ec4090
regSTALL_CONTROL_XBARPORT0_1 reg:0x4ec4091
regSTALL_CONTROL_XBARPORT1_0 reg:0x4ec4093
regSTALL_CONTROL_XBARPORT1_1 reg:0x4ec4094
regSTALL_CONTROL_XBARPORT2_0 reg:0x4ec4096
regSTALL_CONTROL_XBARPORT2_1 reg:0x4ec4097
regSTALL_CONTROL_XBARPORT3_0 reg:0x4ec4099
regSTALL_CONTROL_XBARPORT3_1 reg:0x4ec409a
regSTALL_CONTROL_XBARPORT4_0 reg:0x4ec409c
regSTALL_CONTROL_XBARPORT4_1 reg:0x4ec409d
regSTALL_CONTROL_XBARPORT5_0 reg:0x4ec409f
regSTALL_CONTROL_XBARPORT5_1 reg:0x4ec40a0
regNB_DRAM3_BASE reg:0x4ec40b1
regPSP_BASE_ADDR_LO reg:0x4ec40b8
regPSP_BASE_ADDR_HI reg:0x4ec40b9
regSMU_BASE_ADDR_LO reg:0x4ec40ba
regSMU_BASE_ADDR_HI reg:0x4ec40bb
regSCRATCH_4 reg:0x4ec40fc
regSCRATCH_5 reg:0x4ec40fd
regSMU_BLOCK_CPU reg:0x4ec40fe
regSMU_BLOCK_CPU_STATUS reg:0x4ec40ff
regTRAP_STATUS reg:0x4ec4100
regTRAP_REQUEST0 reg:0x4ec4101
regTRAP_REQUEST1 reg:0x4ec4102
regTRAP_REQUEST2 reg:0x4ec4103
regTRAP_REQUEST3 reg:0x4ec4104
regTRAP_REQUEST4 reg:0x4ec4105
regTRAP_REQUEST5 reg:0x4ec4106
regTRAP_REQUEST_DATASTRB0 reg:0x4ec4108
regTRAP_REQUEST_DATASTRB1 reg:0x4ec4109
regTRAP_REQUEST_DATA0 reg:0x4ec4110
regTRAP_REQUEST_DATA1 reg:0x4ec4111
regTRAP_REQUEST_DATA2 reg:0x4ec4112
regTRAP_REQUEST_DATA3 reg:0x4ec4113
regTRAP_REQUEST_DATA4 reg:0x4ec4114
regTRAP_REQUEST_DATA5 reg:0x4ec4115
regTRAP_REQUEST_DATA6 reg:0x4ec4116
regTRAP_REQUEST_DATA7 reg:0x4ec4117
regTRAP_REQUEST_DATA8 reg:0x4ec4118
regTRAP_REQUEST_DATA9 reg:0x4ec4119
regTRAP_REQUEST_DATA10 reg:0x4ec411a
regTRAP_REQUEST_DATA11 reg:0x4ec411b
regTRAP_REQUEST_DATA12 reg:0x4ec411c
regTRAP_REQUEST_DATA13 reg:0x4ec411d
regTRAP_REQUEST_DATA14 reg:0x4ec411e
regTRAP_REQUEST_DATA15 reg:0x4ec411f
regTRAP_RESPONSE_CONTROL reg:0x4ec4130
regTRAP_RESPONSE0 reg:0x4ec4131
regTRAP_RESPONSE_DATA0 reg:0x4ec4140
regTRAP_RESPONSE_DATA1 reg:0x4ec4141
regTRAP_RESPONSE_DATA2 reg:0x4ec4142
regTRAP_RESPONSE_DATA3 reg:0x4ec4143
regTRAP_RESPONSE_DATA4 reg:0x4ec4144
regTRAP_RESPONSE_DATA5 reg:0x4ec4145
regTRAP_RESPONSE_DATA6 reg:0x4ec4146
regTRAP_RESPONSE_DATA7 reg:0x4ec4147
regTRAP_RESPONSE_DATA8 reg:0x4ec4148
regTRAP_RESPONSE_DATA9 reg:0x4ec4149
regTRAP_RESPONSE_DATA10 reg:0x4ec414a
regTRAP_RESPONSE_DATA11 reg:0x4ec414b
regTRAP_RESPONSE_DATA12 reg:0x4ec414c
regTRAP_RESPONSE_DATA13 reg:0x4ec414d
regTRAP_RESPONSE_DATA14 reg:0x4ec414e
regTRAP_RESPONSE_DATA15 reg:0x4ec414f
regTRAP0_CONTROL0 reg:0x4ec4200
regTRAP0_ADDRESS_LO reg:0x4ec4202
regTRAP0_ADDRESS_HI reg:0x4ec4203
regTRAP0_COMMAND reg:0x4ec4204
regTRAP0_ADDRESS_LO_MASK reg:0x4ec4206
regTRAP0_ADDRESS_HI_MASK reg:0x4ec4207
regTRAP0_COMMAND_MASK reg:0x4ec4208
regTRAP1_CONTROL0 reg:0x4ec4210
regTRAP1_ADDRESS_LO reg:0x4ec4212
regTRAP1_ADDRESS_HI reg:0x4ec4213
regTRAP1_COMMAND reg:0x4ec4214
regTRAP1_ADDRESS_LO_MASK reg:0x4ec4216
regTRAP1_ADDRESS_HI_MASK reg:0x4ec4217
regTRAP1_COMMAND_MASK reg:0x4ec4218
regTRAP2_CONTROL0 reg:0x4ec4220
regTRAP2_ADDRESS_LO reg:0x4ec4222
regTRAP2_ADDRESS_HI reg:0x4ec4223
regTRAP2_COMMAND reg:0x4ec4224
regTRAP2_ADDRESS_LO_MASK reg:0x4ec4226
regTRAP2_ADDRESS_HI_MASK reg:0x4ec4227
regTRAP2_COMMAND_MASK reg:0x4ec4228
regTRAP3_CONTROL0 reg:0x4ec4230
regTRAP3_ADDRESS_LO reg:0x4ec4232
regTRAP3_ADDRESS_HI reg:0x4ec4233
regTRAP3_COMMAND reg:0x4ec4234
regTRAP3_ADDRESS_LO_MASK reg:0x4ec4236
regTRAP3_ADDRESS_HI_MASK reg:0x4ec4237
regTRAP3_COMMAND_MASK reg:0x4ec4238
regTRAP4_CONTROL0 reg:0x4ec4240
regTRAP4_ADDRESS_LO reg:0x4ec4242
regTRAP4_ADDRESS_HI reg:0x4ec4243
regTRAP4_COMMAND reg:0x4ec4244
regTRAP4_ADDRESS_LO_MASK reg:0x4ec4246
regTRAP4_ADDRESS_HI_MASK reg:0x4ec4247
regTRAP4_COMMAND_MASK reg:0x4ec4248
regTRAP5_CONTROL0 reg:0x4ec4250
regTRAP5_ADDRESS_LO reg:0x4ec4252
regTRAP5_ADDRESS_HI reg:0x4ec4253
regTRAP5_COMMAND reg:0x4ec4254
regTRAP5_ADDRESS_LO_MASK reg:0x4ec4256
regTRAP5_ADDRESS_HI_MASK reg:0x4ec4257
regTRAP5_COMMAND_MASK reg:0x4ec4258
regTRAP6_CONTROL0 reg:0x4ec4260
regTRAP6_ADDRESS_LO reg:0x4ec4262
regTRAP6_ADDRESS_HI reg:0x4ec4263
regTRAP6_COMMAND reg:0x4ec4264
regTRAP6_ADDRESS_LO_MASK reg:0x4ec4266
regTRAP6_ADDRESS_HI_MASK reg:0x4ec4267
regTRAP6_COMMAND_MASK reg:0x4ec4268
regTRAP7_CONTROL0 reg:0x4ec4270
regTRAP7_ADDRESS_LO reg:0x4ec4272
regTRAP7_ADDRESS_HI reg:0x4ec4273
regTRAP7_COMMAND reg:0x4ec4274
regTRAP7_ADDRESS_LO_MASK reg:0x4ec4276
regTRAP7_ADDRESS_HI_MASK reg:0x4ec4277
regTRAP7_COMMAND_MASK reg:0x4ec4278
regTRAP8_CONTROL0 reg:0x4ec4280
regTRAP8_ADDRESS_LO reg:0x4ec4282
regTRAP8_ADDRESS_HI reg:0x4ec4283
regTRAP8_COMMAND reg:0x4ec4284
regTRAP8_ADDRESS_LO_MASK reg:0x4ec4286
regTRAP8_ADDRESS_HI_MASK reg:0x4ec4287
regTRAP8_COMMAND_MASK reg:0x4ec4288
regTRAP9_CONTROL0 reg:0x4ec4290
regTRAP9_ADDRESS_LO reg:0x4ec4292
regTRAP9_ADDRESS_HI reg:0x4ec4293
regTRAP9_COMMAND reg:0x4ec4294
regTRAP9_ADDRESS_LO_MASK reg:0x4ec4296
regTRAP9_ADDRESS_HI_MASK reg:0x4ec4297
regTRAP9_COMMAND_MASK reg:0x4ec4298
regTRAP10_CONTROL0 reg:0x4ec42a0
regTRAP10_ADDRESS_LO reg:0x4ec42a2
regTRAP10_ADDRESS_HI reg:0x4ec42a3
regTRAP10_COMMAND reg:0x4ec42a4
regTRAP10_ADDRESS_LO_MASK reg:0x4ec42a6
regTRAP10_ADDRESS_HI_MASK reg:0x4ec42a7
regTRAP10_COMMAND_MASK reg:0x4ec42a8
regTRAP11_CONTROL0 reg:0x4ec42b0
regTRAP11_ADDRESS_LO reg:0x4ec42b2
regTRAP11_ADDRESS_HI reg:0x4ec42b3
regTRAP11_COMMAND reg:0x4ec42b4
regTRAP11_ADDRESS_LO_MASK reg:0x4ec42b6
regTRAP11_ADDRESS_HI_MASK reg:0x4ec42b7
regTRAP11_COMMAND_MASK reg:0x4ec42b8
regTRAP12_CONTROL0 reg:0x4ec42c0
regTRAP12_ADDRESS_LO reg:0x4ec42c2
regTRAP12_ADDRESS_HI reg:0x4ec42c3
regTRAP12_COMMAND reg:0x4ec42c4
regTRAP12_ADDRESS_LO_MASK reg:0x4ec42c6
regTRAP12_ADDRESS_HI_MASK reg:0x4ec42c7
regTRAP12_COMMAND_MASK reg:0x4ec42c8
regTRAP13_CONTROL0 reg:0x4ec42d0
regTRAP13_ADDRESS_LO reg:0x4ec42d2
regTRAP13_ADDRESS_HI reg:0x4ec42d3
regTRAP13_COMMAND reg:0x4ec42d4
regTRAP13_ADDRESS_LO_MASK reg:0x4ec42d6
regTRAP13_ADDRESS_HI_MASK reg:0x4ec42d7
regTRAP13_COMMAND_MASK reg:0x4ec42d8
regTRAP14_CONTROL0 reg:0x4ec42e0
regTRAP14_ADDRESS_LO reg:0x4ec42e2
regTRAP14_ADDRESS_HI reg:0x4ec42e3
regTRAP14_COMMAND reg:0x4ec42e4
regTRAP14_ADDRESS_LO_MASK reg:0x4ec42e6
regTRAP14_ADDRESS_HI_MASK reg:0x4ec42e7
regTRAP14_COMMAND_MASK reg:0x4ec42e8
regTRAP15_CONTROL0 reg:0x4ec42f0
regTRAP15_ADDRESS_LO reg:0x4ec42f2
regTRAP15_ADDRESS_HI reg:0x4ec42f3
regTRAP15_COMMAND reg:0x4ec42f4
regTRAP15_ADDRESS_LO_MASK reg:0x4ec42f6
regTRAP15_ADDRESS_HI_MASK reg:0x4ec42f7
regTRAP15_COMMAND_MASK reg:0x4ec42f8
regSB_COMMAND reg:0x4ec5000
regSB_SUB_BUS_NUMBER_LATENCY reg:0x4ec5001
regSB_IO_BASE_LIMIT reg:0x4ec5002
regSB_MEM_BASE_LIMIT reg:0x4ec5003
regSB_PREF_BASE_LIMIT reg:0x4ec5004
regSB_PREF_BASE_UPPER reg:0x4ec5005
regSB_PREF_LIMIT_UPPER reg:0x4ec5006
regSB_IO_BASE_LIMIT_HI reg:0x4ec5007
regSB_IRQ_BRIDGE_CNTL reg:0x4ec5008
regSB_EXT_BRIDGE_CNTL reg:0x4ec5009
regSB_PMI_STATUS_CNTL reg:0x4ec500a
regSB_SLOT_CAP reg:0x4ec500b
regSB_ROOT_CNTL reg:0x4ec500c
regSB_DEVICE_CNTL2 reg:0x4ec500d
regMCA_SMN_INT_REQ_ADDR reg:0x4ec5020
regMCA_SMN_INT_MCM_ADDR reg:0x4ec5021
regMCA_SMN_INT_APERTUREID reg:0x4ec5022
regMCA_SMN_INT_CONTROL reg:0x4ec5023
regPARITY_CONTROL_0 reg:0x4ec8000
regPARITY_CONTROL_1 reg:0x4ec8001
regPARITY_SEVERITY_CONTROL_UNCORR_0 reg:0x4ec8002
regPARITY_SEVERITY_CONTROL_CORR_0 reg:0x4ec8004
regPARITY_SEVERITY_CONTROL_UCP_0 reg:0x4ec8006
regRAS_GLOBAL_STATUS_LO reg:0x4ec8008
regRAS_GLOBAL_STATUS_HI reg:0x4ec8009
regPARITY_ERROR_STATUS_UNCORR_GRP0 reg:0x4ec800a
regPARITY_ERROR_STATUS_UNCORR_GRP1 reg:0x4ec800b
regPARITY_ERROR_STATUS_UNCORR_GRP2 reg:0x4ec800c
regPARITY_ERROR_STATUS_UNCORR_GRP3 reg:0x4ec800d
regPARITY_ERROR_STATUS_UNCORR_GRP4 reg:0x4ec800e
regPARITY_ERROR_STATUS_UNCORR_GRP5 reg:0x4ec800f
regPARITY_ERROR_STATUS_UNCORR_GRP6 reg:0x4ec8010
regPARITY_ERROR_STATUS_UNCORR_GRP7 reg:0x4ec8011
regPARITY_ERROR_STATUS_UNCORR_GRP10 reg:0x4ec8014
regPARITY_ERROR_STATUS_UNCORR_GRP11 reg:0x4ec8015
regPARITY_ERROR_STATUS_UNCORR_GRP12 reg:0x4ec8016
regPARITY_ERROR_STATUS_UNCORR_GRP13 reg:0x4ec8017
regPARITY_ERROR_STATUS_UNCORR_GRP14 reg:0x4ec8018
regPARITY_ERROR_STATUS_UNCORR_GRP15 reg:0x4ec8019
regPARITY_ERROR_STATUS_UNCORR_GRP16 reg:0x4ec801a
regPARITY_ERROR_STATUS_CORR_GRP0 reg:0x4ec801b
regPARITY_ERROR_STATUS_CORR_GRP1 reg:0x4ec801c
regPARITY_ERROR_STATUS_CORR_GRP2 reg:0x4ec801d
regPARITY_ERROR_STATUS_CORR_GRP3 reg:0x4ec801e
regPARITY_ERROR_STATUS_CORR_GRP4 reg:0x4ec801f
regPARITY_ERROR_STATUS_CORR_GRP5 reg:0x4ec8020
regPARITY_ERROR_STATUS_CORR_GRP6 reg:0x4ec8021
regPARITY_ERROR_STATUS_CORR_GRP7 reg:0x4ec8022
regPARITY_ERROR_STATUS_CORR_GRP10 reg:0x4ec8025
regPARITY_ERROR_STATUS_CORR_GRP11 reg:0x4ec8026
regPARITY_ERROR_STATUS_CORR_GRP12 reg:0x4ec8027
regPARITY_ERROR_STATUS_CORR_GRP13 reg:0x4ec8028
regPARITY_ERROR_STATUS_CORR_GRP14 reg:0x4ec8029
regPARITY_ERROR_STATUS_CORR_GRP15 reg:0x4ec802a
regPARITY_ERROR_STATUS_CORR_GRP16 reg:0x4ec802b
regPARITY_ERROR_STATUS_CORR_GRP17 reg:0x4ec802c
regPARITY_COUNTER_CORR_GRP0 reg:0x4ec802d
regPARITY_COUNTER_CORR_GRP1 reg:0x4ec802e
regPARITY_COUNTER_CORR_GRP2 reg:0x4ec802f
regPARITY_COUNTER_CORR_GRP3 reg:0x4ec8030
regPARITY_COUNTER_CORR_GRP4 reg:0x4ec8031
regPARITY_COUNTER_CORR_GRP5 reg:0x4ec8032
regPARITY_COUNTER_CORR_GRP6 reg:0x4ec8033
regPARITY_COUNTER_CORR_GRP7 reg:0x4ec8034
regPARITY_COUNTER_CORR_GRP10 reg:0x4ec8037
regPARITY_COUNTER_CORR_GRP11 reg:0x4ec8038
regPARITY_COUNTER_CORR_GRP12 reg:0x4ec8039
regPARITY_COUNTER_CORR_GRP13 reg:0x4ec803a
regPARITY_COUNTER_CORR_GRP14 reg:0x4ec803b
regPARITY_COUNTER_CORR_GRP15 reg:0x4ec803c
regPARITY_COUNTER_CORR_GRP16 reg:0x4ec803d
regPARITY_COUNTER_CORR_GRP17 reg:0x4ec803e
regPARITY_ERROR_STATUS_UCP_GRP0 reg:0x4ec803f
regPARITY_ERROR_STATUS_UCP_GRP1 reg:0x4ec8040
regPARITY_ERROR_STATUS_UCP_GRP2 reg:0x4ec8041
regPARITY_ERROR_STATUS_UCP_GRP3 reg:0x4ec8042
regPARITY_ERROR_STATUS_UCP_GRP4 reg:0x4ec8043
regPARITY_ERROR_STATUS_UCP_GRP5 reg:0x4ec8044
regPARITY_ERROR_STATUS_UCP_GRP6 reg:0x4ec8045
regPARITY_ERROR_STATUS_UCP_GRP7 reg:0x4ec8046
regPARITY_ERROR_STATUS_UCP_GRP10 reg:0x4ec8049
regPARITY_ERROR_STATUS_UCP_GRP11 reg:0x4ec804a
regPARITY_ERROR_STATUS_UCP_GRP12 reg:0x4ec804b
regPARITY_COUNTER_UCP_GRP0 reg:0x4ec804c
regPARITY_COUNTER_UCP_GRP1 reg:0x4ec804d
regPARITY_COUNTER_UCP_GRP2 reg:0x4ec804e
regPARITY_COUNTER_UCP_GRP3 reg:0x4ec804f
regPARITY_COUNTER_UCP_GRP4 reg:0x4ec8050
regPARITY_COUNTER_UCP_GRP5 reg:0x4ec8051
regPARITY_COUNTER_UCP_GRP6 reg:0x4ec8052
regPARITY_COUNTER_UCP_GRP7 reg:0x4ec8053
regPARITY_COUNTER_UCP_GRP10 reg:0x4ec8056
regPARITY_COUNTER_UCP_GRP11 reg:0x4ec8057
regPARITY_COUNTER_UCP_GRP12 reg:0x4ec8058
regMISC_SEVERITY_CONTROL reg:0x4ec8059
regMISC_RAS_CONTROL reg:0x4ec805a
regRAS_SCRATCH_0 reg:0x4ec805b
regRAS_SCRATCH_1 reg:0x4ec805c
regErrEvent_ACTION_CONTROL reg:0x4ec805d
regParitySerr_ACTION_CONTROL reg:0x4ec805e
regParityFatal_ACTION_CONTROL reg:0x4ec805f
regParityNonFatal_ACTION_CONTROL reg:0x4ec8060
regParityCorr_ACTION_CONTROL reg:0x4ec8061
regPCIE0PortASerr_ACTION_CONTROL reg:0x4ec8062
regPCIE0PortAIntFatal_ACTION_CONTROL reg:0x4ec8063
regPCIE0PortAIntNonFatal_ACTION_CONTROL reg:0x4ec8064
regPCIE0PortAIntCorr_ACTION_CONTROL reg:0x4ec8065
regPCIE0PortAExtFatal_ACTION_CONTROL reg:0x4ec8066
regPCIE0PortAExtNonFatal_ACTION_CONTROL reg:0x4ec8067
regPCIE0PortAExtCorr_ACTION_CONTROL reg:0x4ec8068
regPCIE0PortAParityErr_ACTION_CONTROL reg:0x4ec8069
regPCIE0PortBSerr_ACTION_CONTROL reg:0x4ec806a
regPCIE0PortBIntFatal_ACTION_CONTROL reg:0x4ec806b
regPCIE0PortBIntNonFatal_ACTION_CONTROL reg:0x4ec806c
regPCIE0PortBIntCorr_ACTION_CONTROL reg:0x4ec806d
regPCIE0PortBExtFatal_ACTION_CONTROL reg:0x4ec806e
regPCIE0PortBExtNonFatal_ACTION_CONTROL reg:0x4ec806f
regPCIE0PortBExtCorr_ACTION_CONTROL reg:0x4ec8070
regPCIE0PortBParityErr_ACTION_CONTROL reg:0x4ec8071
regPCIE0PortCSerr_ACTION_CONTROL reg:0x4ec8072
regPCIE0PortCIntFatal_ACTION_CONTROL reg:0x4ec8073
regPCIE0PortCIntNonFatal_ACTION_CONTROL reg:0x4ec8074
regPCIE0PortCIntCorr_ACTION_CONTROL reg:0x4ec8075
regPCIE0PortCExtFatal_ACTION_CONTROL reg:0x4ec8076
regPCIE0PortCExtNonFatal_ACTION_CONTROL reg:0x4ec8077
regPCIE0PortCExtCorr_ACTION_CONTROL reg:0x4ec8078
regPCIE0PortCParityErr_ACTION_CONTROL reg:0x4ec8079
regPCIE0PortDSerr_ACTION_CONTROL reg:0x4ec807a
regPCIE0PortDIntFatal_ACTION_CONTROL reg:0x4ec807b
regPCIE0PortDIntNonFatal_ACTION_CONTROL reg:0x4ec807c
regPCIE0PortDIntCorr_ACTION_CONTROL reg:0x4ec807d
regPCIE0PortDExtFatal_ACTION_CONTROL reg:0x4ec807e
regPCIE0PortDExtNonFatal_ACTION_CONTROL reg:0x4ec807f
regPCIE0PortDExtCorr_ACTION_CONTROL reg:0x4ec8080
regPCIE0PortDParityErr_ACTION_CONTROL reg:0x4ec8081
regPCIE0PortESerr_ACTION_CONTROL reg:0x4ec8082
regPCIE0PortEIntFatal_ACTION_CONTROL reg:0x4ec8083
regPCIE0PortEIntNonFatal_ACTION_CONTROL reg:0x4ec8084
regPCIE0PortEIntCorr_ACTION_CONTROL reg:0x4ec8085
regPCIE0PortEExtFatal_ACTION_CONTROL reg:0x4ec8086
regPCIE0PortEExtNonFatal_ACTION_CONTROL reg:0x4ec8087
regPCIE0PortEExtCorr_ACTION_CONTROL reg:0x4ec8088
regPCIE0PortEParityErr_ACTION_CONTROL reg:0x4ec8089
regPCIE0PortFSerr_ACTION_CONTROL reg:0x4ec808a
regPCIE0PortFIntFatal_ACTION_CONTROL reg:0x4ec808b
regPCIE0PortFIntNonFatal_ACTION_CONTROL reg:0x4ec808c
regPCIE0PortFIntCorr_ACTION_CONTROL reg:0x4ec808d
regPCIE0PortFExtFatal_ACTION_CONTROL reg:0x4ec808e
regPCIE0PortFExtNonFatal_ACTION_CONTROL reg:0x4ec808f
regPCIE0PortFExtCorr_ACTION_CONTROL reg:0x4ec8090
regPCIE0PortFParityErr_ACTION_CONTROL reg:0x4ec8091
regPCIE0PortGSerr_ACTION_CONTROL reg:0x4ec8092
regPCIE0PortGIntFatal_ACTION_CONTROL reg:0x4ec8093
regPCIE0PortGIntNonFatal_ACTION_CONTROL reg:0x4ec8094
regPCIE0PortGIntCorr_ACTION_CONTROL reg:0x4ec8095
regPCIE0PortGExtFatal_ACTION_CONTROL reg:0x4ec8096
regPCIE0PortGExtNonFatal_ACTION_CONTROL reg:0x4ec8097
regPCIE0PortGExtCorr_ACTION_CONTROL reg:0x4ec8098
regPCIE0PortGParityErr_ACTION_CONTROL reg:0x4ec8099
regNBIF1PortASerr_ACTION_CONTROL reg:0x4ec80ca
regNBIF1PortAIntFatal_ACTION_CONTROL reg:0x4ec80cb
regNBIF1PortAIntNonFatal_ACTION_CONTROL reg:0x4ec80cc
regNBIF1PortAIntCorr_ACTION_CONTROL reg:0x4ec80cd
regNBIF1PortAExtFatal_ACTION_CONTROL reg:0x4ec80ce
regNBIF1PortAExtNonFatal_ACTION_CONTROL reg:0x4ec80cf
regNBIF1PortAExtCorr_ACTION_CONTROL reg:0x4ec80d0
regNBIF1PortAParityErr_ACTION_CONTROL reg:0x4ec80d1
regSYNCFLOOD_STATUS reg:0x4ec8200
regNMI_STATUS reg:0x4ec8201
regPOISON_ACTION_CONTROL reg:0x4ec8205
regINTERNAL_POISON_STATUS reg:0x4ec8206
regINTERNAL_POISON_MASK reg:0x4ec8207
regEGRESS_POISON_STATUS_LO reg:0x4ec8208
regEGRESS_POISON_STATUS_HI reg:0x4ec8209
regEGRESS_POISON_MASK_LO reg:0x4ec820a
regEGRESS_POISON_MASK_HI reg:0x4ec820b
regEGRESS_POISON_SEVERITY_DOWN reg:0x4ec820c
regEGRESS_POISON_SEVERITY_UPPER reg:0x4ec820d
regAPML_STATUS reg:0x4ec8370
regAPML_CONTROL reg:0x4ec8371
regAPML_TRIGGER reg:0x4ec8372
regNB_PCIE0DEVINDCFG0_STEERING_CNTL reg:0x4ecc403
regNB_PCIE0DEVINDCFG1_STEERING_CNTL reg:0x4ecc503
regNB_PCIE0DEVINDCFG2_STEERING_CNTL reg:0x4ecc603
regNB_PCIE0DEVINDCFG3_STEERING_CNTL reg:0x4ecc703
regNB_PCIE0DEVINDCFG4_STEERING_CNTL reg:0x4ecc803
regNB_PCIE0DEVINDCFG5_STEERING_CNTL reg:0x4ecc903
regNB_PCIE0DEVINDCFG6_STEERING_CNTL reg:0x4ecca03
regNB_NBIF1DEVINDCFG0_STEERING_CNTL reg:0x4ece003
regNB_INTSBDEVINDCFG0_STEERING_CNTL reg:0x4ecf003
regNB_PCIE0RCBDG_INDCFG0_RC_SMN_INDEX_EXTENSION reg:0x4edf5b7
regNB_PCIE0RCBDG_INDCFG0_RC_SMN_INDEX reg:0x4edf5b8
regNB_PCIE0RCBDG_INDCFG0_RC_SMN_DATA reg:0x4edf5b9
regNB_PCIE0RCBDG_INDCFG1_RC_SMN_INDEX_EXTENSION reg:0x4edf5f7
regNB_PCIE0RCBDG_INDCFG1_RC_SMN_INDEX reg:0x4edf5f8
regNB_PCIE0RCBDG_INDCFG1_RC_SMN_DATA reg:0x4edf5f9
regNB_PCIE0RCBDG_INDCFG2_RC_SMN_INDEX_EXTENSION reg:0x4edf637
regNB_PCIE0RCBDG_INDCFG2_RC_SMN_INDEX reg:0x4edf638
regNB_PCIE0RCBDG_INDCFG2_RC_SMN_DATA reg:0x4edf639
regNB_PCIE0RCBDG_INDCFG3_RC_SMN_INDEX_EXTENSION reg:0x4edf677
regNB_PCIE0RCBDG_INDCFG3_RC_SMN_INDEX reg:0x4edf678
regNB_PCIE0RCBDG_INDCFG3_RC_SMN_DATA reg:0x4edf679
regNB_PCIE0RCBDG_INDCFG4_RC_SMN_INDEX_EXTENSION reg:0x4edf6b7
regNB_PCIE0RCBDG_INDCFG4_RC_SMN_INDEX reg:0x4edf6b8
regNB_PCIE0RCBDG_INDCFG4_RC_SMN_DATA reg:0x4edf6b9
regNB_PCIE0RCBDG_INDCFG5_RC_SMN_INDEX_EXTENSION reg:0x4edf6f7
regNB_PCIE0RCBDG_INDCFG5_RC_SMN_INDEX reg:0x4edf6f8
regNB_PCIE0RCBDG_INDCFG5_RC_SMN_DATA reg:0x4edf6f9
regNB_PCIE0RCBDG_INDCFG6_RC_SMN_INDEX_EXTENSION reg:0x4edf737
regNB_PCIE0RCBDG_INDCFG6_RC_SMN_INDEX reg:0x4edf738
regNB_PCIE0RCBDG_INDCFG6_RC_SMN_DATA reg:0x4edf739
regNB_NBIF1RCBDG_INDCFG0_RC_SMN_INDEX_EXTENSION reg:0x4edfcb7
regNB_NBIF1RCBDG_INDCFG0_RC_SMN_INDEX reg:0x4edfcb8
regNB_NBIF1RCBDG_INDCFG0_RC_SMN_DATA reg:0x4edfcb9
regL2_PERF_CNTL_0 reg:0x55c0000
regL2_PERF_COUNT_0 reg:0x55c0001
regL2_PERF_COUNT_1 reg:0x55c0002
regL2_PERF_CNTL_1 reg:0x55c0003
regL2_PERF_COUNT_2 reg:0x55c0004
regL2_PERF_COUNT_3 reg:0x55c0005
regL2_STATUS_0 reg:0x55c0008
regL2_CONTROL_0 reg:0x55c000c
regL2_CONTROL_1 reg:0x55c000d
regL2_DTC_CONTROL reg:0x55c0010
regL2_DTC_HASH_CONTROL reg:0x55c0011
regL2_DTC_WAY_CONTROL reg:0x55c0012
regL2_ITC_CONTROL reg:0x55c0014
regL2_ITC_HASH_CONTROL reg:0x55c0015
regL2_ITC_WAY_CONTROL reg:0x55c0016
regL2_PTC_A_CONTROL reg:0x55c0018
regL2_PTC_A_HASH_CONTROL reg:0x55c0019
regL2_PTC_A_WAY_CONTROL reg:0x55c001a
regL2A_UPDATE_FILTER_CNTL reg:0x55c0022
regL2_ERR_RULE_CONTROL_3 reg:0x55c0030
regL2_ERR_RULE_CONTROL_4 reg:0x55c0031
regL2_ERR_RULE_CONTROL_5 reg:0x55c0032
regL2_L2A_CK_GATE_CONTROL reg:0x55c0033
regL2_L2A_PGSIZE_CONTROL reg:0x55c0034
regL2_PWRGATE_CNTRL_REG_0 reg:0x55c003e
regL2_PWRGATE_CNTRL_REG_3 reg:0x55c0041
regL2_ECO_CNTRL_0 reg:0x55c0042
regL2_STATUS_1 reg:0x4fc0448
regL2_SB_LOCATION reg:0x4fc044b
regL2_CONTROL_5 reg:0x4fc044c
regL2_CONTROL_6 reg:0x4fc044f
regL2_PDC_CONTROL reg:0x4fc0450
regL2_PDC_HASH_CONTROL reg:0x4fc0451
regL2_PDC_WAY_CONTROL reg:0x4fc0452
regL2B_UPDATE_FILTER_CNTL reg:0x4fc0453
regL2_TW_CONTROL reg:0x4fc0454
regL2_CP_CONTROL reg:0x4fc0456
regL2_CP_CONTROL_1 reg:0x4fc0457
regL2_TW_CONTROL_1 reg:0x4fc045a
regL2_TW_CONTROL_2 reg:0x4fc0461
regL2_TW_CONTROL_3 reg:0x4fc0462
regL2_CREDIT_CONTROL_0 reg:0x4fc0470
regL2_CREDIT_CONTROL_1 reg:0x4fc0471
regL2_ERR_RULE_CONTROL_0 reg:0x4fc0480
regL2_ERR_RULE_CONTROL_1 reg:0x4fc0481
regL2_ERR_RULE_CONTROL_2 reg:0x4fc0482
regL2_L2B_CK_GATE_CONTROL reg:0x4fc0490
regPPR_CONTROL reg:0x4fc0492
regL2_L2B_PGSIZE_CONTROL reg:0x4fc0494
regL2_PERF_CNTL_2 reg:0x4fc0499
regL2_PERF_COUNT_4 reg:0x4fc049a
regL2_PERF_COUNT_5 reg:0x4fc049b
regL2_PERF_CNTL_3 reg:0x4fc049c
regL2_PERF_COUNT_6 reg:0x4fc049d
regL2_PERF_COUNT_7 reg:0x4fc049e
regL2B_SDP_PARITY_ERROR_EN reg:0x4fc04a2
regL2_ECO_CNTRL_1 reg:0x4fc04a3
regL2_CP_CONTROL_2 reg:0x4fc04bf
regL2_CP_CONTROL_3 reg:0x4fc04c0
regFEATURES_ENABLE reg:0x50c0000
regBIF_BX_DEV0_EPF0_VF0_BIF_BME_STATUS reg:0x104eb
regBIF_BX_DEV0_EPF0_VF0_BIF_ATOMIC_ERR_LOG reg:0x104ec
regBIF_BX_DEV0_EPF0_VF0_DOORBELL_SELFRING_GPA_APER_BASE_HIGH reg:0x104f3
regBIF_BX_DEV0_EPF0_VF0_DOORBELL_SELFRING_GPA_APER_BASE_LOW reg:0x104f4
regBIF_BX_DEV0_EPF0_VF0_DOORBELL_SELFRING_GPA_APER_CNTL reg:0x104f5
regBIF_BX_DEV0_EPF0_VF0_HDP_REG_COHERENCY_FLUSH_CNTL reg:0x104f6
regBIF_BX_DEV0_EPF0_VF0_HDP_MEM_COHERENCY_FLUSH_CNTL reg:0x104f7
regBIF_BX_DEV0_EPF0_VF0_HDP_MEM_COHERENCY_FLUSH_ONLY_CNTL reg:0x104f9
regBIF_BX_DEV0_EPF0_VF0_HDP_MEM_COHERENCY_INVALIDATE_ONLY_CNTL reg:0x104fa
regBIF_BX_DEV0_EPF0_VF0_GPU_HDP_FLUSH_REQ reg:0x10506
regBIF_BX_DEV0_EPF0_VF0_GPU_HDP_FLUSH_DONE reg:0x10507
regBIF_BX_DEV0_EPF0_VF0_BIF_TRANS_PENDING reg:0x10508
regBIF_BX_DEV0_EPF0_VF0_NBIF_GFX_ADDR_LUT_BYPASS reg:0x10512
regBIF_BX_DEV0_EPF0_VF0_MAILBOX_MSGBUF_TRN_DW0 reg:0x10536
regBIF_BX_DEV0_EPF0_VF0_MAILBOX_MSGBUF_TRN_DW1 reg:0x10537
regBIF_BX_DEV0_EPF0_VF0_MAILBOX_MSGBUF_TRN_DW2 reg:0x10538
regBIF_BX_DEV0_EPF0_VF0_MAILBOX_MSGBUF_TRN_DW3 reg:0x10539
regBIF_BX_DEV0_EPF0_VF0_MAILBOX_MSGBUF_RCV_DW0 reg:0x1053a
regBIF_BX_DEV0_EPF0_VF0_MAILBOX_MSGBUF_RCV_DW1 reg:0x1053b
regBIF_BX_DEV0_EPF0_VF0_MAILBOX_MSGBUF_RCV_DW2 reg:0x1053c
regBIF_BX_DEV0_EPF0_VF0_MAILBOX_MSGBUF_RCV_DW3 reg:0x1053d
regBIF_BX_DEV0_EPF0_VF0_MAILBOX_CONTROL reg:0x1053e
regBIF_BX_DEV0_EPF0_VF0_MAILBOX_INT_CNTL reg:0x1053f
regBIF_BX_DEV0_EPF0_VF0_BIF_VMHV_MAILBOX reg:0x10540
regBIF_BX_DEV0_EPF0_VF0_MM_INDEX reg:0x0
regBIF_BX_DEV0_EPF0_VF0_MM_DATA reg:0x1
regBIF_BX_DEV0_EPF0_VF0_MM_INDEX_HI reg:0x6
regRCC_DEV0_EPF0_VF0_RCC_ERR_LOG reg:0x10485
regRCC_DEV0_EPF0_VF0_RCC_DOORBELL_APER_EN reg:0x104c0
regRCC_DEV0_EPF0_VF0_RCC_CONFIG_MEMSIZE reg:0x104c3
regRCC_DEV0_EPF0_VF0_RCC_CONFIG_RESERVED reg:0x104c4
regRCC_DEV0_EPF0_VF0_RCC_IOV_FUNC_IDENTIFIER reg:0x104c5
regRCC_DEV0_EPF0_VF0_GFXMSIX_VECT0_ADDR_LO reg:0x4040400
regRCC_DEV0_EPF0_VF0_GFXMSIX_VECT0_ADDR_HI reg:0x4040401
regRCC_DEV0_EPF0_VF0_GFXMSIX_VECT0_MSG_DATA reg:0x4040402
regRCC_DEV0_EPF0_VF0_GFXMSIX_VECT0_CONTROL reg:0x4040403
regRCC_DEV0_EPF0_VF0_GFXMSIX_VECT1_ADDR_LO reg:0x4040404
regRCC_DEV0_EPF0_VF0_GFXMSIX_VECT1_ADDR_HI reg:0x4040405
regRCC_DEV0_EPF0_VF0_GFXMSIX_VECT1_MSG_DATA reg:0x4040406
regRCC_DEV0_EPF0_VF0_GFXMSIX_VECT1_CONTROL reg:0x4040407
regRCC_DEV0_EPF0_VF0_GFXMSIX_VECT2_ADDR_LO reg:0x4040408
regRCC_DEV0_EPF0_VF0_GFXMSIX_VECT2_ADDR_HI reg:0x4040409
regRCC_DEV0_EPF0_VF0_GFXMSIX_VECT2_MSG_DATA reg:0x404040a
regRCC_DEV0_EPF0_VF0_GFXMSIX_VECT2_CONTROL reg:0x404040b
regRCC_DEV0_EPF0_VF0_GFXMSIX_VECT3_ADDR_LO reg:0x404040c
regRCC_DEV0_EPF0_VF0_GFXMSIX_VECT3_ADDR_HI reg:0x404040d
regRCC_DEV0_EPF0_VF0_GFXMSIX_VECT3_MSG_DATA reg:0x404040e
regRCC_DEV0_EPF0_VF0_GFXMSIX_VECT3_CONTROL reg:0x404040f
regRCC_DEV0_EPF0_VF0_GFXMSIX_PBA reg:0x4040800
regBIF_BX_DEV0_EPF0_VF1_BIF_BME_STATUS reg:0x104eb
regBIF_BX_DEV0_EPF0_VF1_BIF_ATOMIC_ERR_LOG reg:0x104ec
regBIF_BX_DEV0_EPF0_VF1_DOORBELL_SELFRING_GPA_APER_BASE_HIGH reg:0x104f3
regBIF_BX_DEV0_EPF0_VF1_DOORBELL_SELFRING_GPA_APER_BASE_LOW reg:0x104f4
regBIF_BX_DEV0_EPF0_VF1_DOORBELL_SELFRING_GPA_APER_CNTL reg:0x104f5
regBIF_BX_DEV0_EPF0_VF1_HDP_REG_COHERENCY_FLUSH_CNTL reg:0x104f6
regBIF_BX_DEV0_EPF0_VF1_HDP_MEM_COHERENCY_FLUSH_CNTL reg:0x104f7
regBIF_BX_DEV0_EPF0_VF1_HDP_MEM_COHERENCY_FLUSH_ONLY_CNTL reg:0x104f9
regBIF_BX_DEV0_EPF0_VF1_HDP_MEM_COHERENCY_INVALIDATE_ONLY_CNTL reg:0x104fa
regBIF_BX_DEV0_EPF0_VF1_GPU_HDP_FLUSH_REQ reg:0x10506
regBIF_BX_DEV0_EPF0_VF1_GPU_HDP_FLUSH_DONE reg:0x10507
regBIF_BX_DEV0_EPF0_VF1_BIF_TRANS_PENDING reg:0x10508
regBIF_BX_DEV0_EPF0_VF1_NBIF_GFX_ADDR_LUT_BYPASS reg:0x10512
regBIF_BX_DEV0_EPF0_VF1_MAILBOX_MSGBUF_TRN_DW0 reg:0x10536
regBIF_BX_DEV0_EPF0_VF1_MAILBOX_MSGBUF_TRN_DW1 reg:0x10537
regBIF_BX_DEV0_EPF0_VF1_MAILBOX_MSGBUF_TRN_DW2 reg:0x10538
regBIF_BX_DEV0_EPF0_VF1_MAILBOX_MSGBUF_TRN_DW3 reg:0x10539
regBIF_BX_DEV0_EPF0_VF1_MAILBOX_MSGBUF_RCV_DW0 reg:0x1053a
regBIF_BX_DEV0_EPF0_VF1_MAILBOX_MSGBUF_RCV_DW1 reg:0x1053b
regBIF_BX_DEV0_EPF0_VF1_MAILBOX_MSGBUF_RCV_DW2 reg:0x1053c
regBIF_BX_DEV0_EPF0_VF1_MAILBOX_MSGBUF_RCV_DW3 reg:0x1053d
regBIF_BX_DEV0_EPF0_VF1_MAILBOX_CONTROL reg:0x1053e
regBIF_BX_DEV0_EPF0_VF1_MAILBOX_INT_CNTL reg:0x1053f
regBIF_BX_DEV0_EPF0_VF1_BIF_VMHV_MAILBOX reg:0x10540
regBIF_BX_DEV0_EPF0_VF1_MM_INDEX reg:0x0
regBIF_BX_DEV0_EPF0_VF1_MM_DATA reg:0x1
regBIF_BX_DEV0_EPF0_VF1_MM_INDEX_HI reg:0x6
regRCC_DEV0_EPF0_VF1_RCC_ERR_LOG reg:0x10485
regRCC_DEV0_EPF0_VF1_RCC_DOORBELL_APER_EN reg:0x104c0
regRCC_DEV0_EPF0_VF1_RCC_CONFIG_MEMSIZE reg:0x104c3
regRCC_DEV0_EPF0_VF1_RCC_CONFIG_RESERVED reg:0x104c4
regRCC_DEV0_EPF0_VF1_RCC_IOV_FUNC_IDENTIFIER reg:0x104c5
regRCC_DEV0_EPF0_VF1_GFXMSIX_VECT0_ADDR_LO reg:0x4040400
regRCC_DEV0_EPF0_VF1_GFXMSIX_VECT0_ADDR_HI reg:0x4040401
regRCC_DEV0_EPF0_VF1_GFXMSIX_VECT0_MSG_DATA reg:0x4040402
regRCC_DEV0_EPF0_VF1_GFXMSIX_VECT0_CONTROL reg:0x4040403
regRCC_DEV0_EPF0_VF1_GFXMSIX_VECT1_ADDR_LO reg:0x4040404
regRCC_DEV0_EPF0_VF1_GFXMSIX_VECT1_ADDR_HI reg:0x4040405
regRCC_DEV0_EPF0_VF1_GFXMSIX_VECT1_MSG_DATA reg:0x4040406
regRCC_DEV0_EPF0_VF1_GFXMSIX_VECT1_CONTROL reg:0x4040407
regRCC_DEV0_EPF0_VF1_GFXMSIX_VECT2_ADDR_LO reg:0x4040408
regRCC_DEV0_EPF0_VF1_GFXMSIX_VECT2_ADDR_HI reg:0x4040409
regRCC_DEV0_EPF0_VF1_GFXMSIX_VECT2_MSG_DATA reg:0x404040a
regRCC_DEV0_EPF0_VF1_GFXMSIX_VECT2_CONTROL reg:0x404040b
regRCC_DEV0_EPF0_VF1_GFXMSIX_VECT3_ADDR_LO reg:0x404040c
regRCC_DEV0_EPF0_VF1_GFXMSIX_VECT3_ADDR_HI reg:0x404040d
regRCC_DEV0_EPF0_VF1_GFXMSIX_VECT3_MSG_DATA reg:0x404040e
regRCC_DEV0_EPF0_VF1_GFXMSIX_VECT3_CONTROL reg:0x404040f
regRCC_DEV0_EPF0_VF1_GFXMSIX_PBA reg:0x4040800
regBIF_BX_DEV0_EPF0_VF2_BIF_BME_STATUS reg:0x104eb
regBIF_BX_DEV0_EPF0_VF2_BIF_ATOMIC_ERR_LOG reg:0x104ec
regBIF_BX_DEV0_EPF0_VF2_DOORBELL_SELFRING_GPA_APER_BASE_HIGH reg:0x104f3
regBIF_BX_DEV0_EPF0_VF2_DOORBELL_SELFRING_GPA_APER_BASE_LOW reg:0x104f4
regBIF_BX_DEV0_EPF0_VF2_DOORBELL_SELFRING_GPA_APER_CNTL reg:0x104f5
regBIF_BX_DEV0_EPF0_VF2_HDP_REG_COHERENCY_FLUSH_CNTL reg:0x104f6
regBIF_BX_DEV0_EPF0_VF2_HDP_MEM_COHERENCY_FLUSH_CNTL reg:0x104f7
regBIF_BX_DEV0_EPF0_VF2_HDP_MEM_COHERENCY_FLUSH_ONLY_CNTL reg:0x104f9
regBIF_BX_DEV0_EPF0_VF2_HDP_MEM_COHERENCY_INVALIDATE_ONLY_CNTL reg:0x104fa
regBIF_BX_DEV0_EPF0_VF2_GPU_HDP_FLUSH_REQ reg:0x10506
regBIF_BX_DEV0_EPF0_VF2_GPU_HDP_FLUSH_DONE reg:0x10507
regBIF_BX_DEV0_EPF0_VF2_BIF_TRANS_PENDING reg:0x10508
regBIF_BX_DEV0_EPF0_VF2_NBIF_GFX_ADDR_LUT_BYPASS reg:0x10512
regBIF_BX_DEV0_EPF0_VF2_MAILBOX_MSGBUF_TRN_DW0 reg:0x10536
regBIF_BX_DEV0_EPF0_VF2_MAILBOX_MSGBUF_TRN_DW1 reg:0x10537
regBIF_BX_DEV0_EPF0_VF2_MAILBOX_MSGBUF_TRN_DW2 reg:0x10538
regBIF_BX_DEV0_EPF0_VF2_MAILBOX_MSGBUF_TRN_DW3 reg:0x10539
regBIF_BX_DEV0_EPF0_VF2_MAILBOX_MSGBUF_RCV_DW0 reg:0x1053a
regBIF_BX_DEV0_EPF0_VF2_MAILBOX_MSGBUF_RCV_DW1 reg:0x1053b
regBIF_BX_DEV0_EPF0_VF2_MAILBOX_MSGBUF_RCV_DW2 reg:0x1053c
regBIF_BX_DEV0_EPF0_VF2_MAILBOX_MSGBUF_RCV_DW3 reg:0x1053d
regBIF_BX_DEV0_EPF0_VF2_MAILBOX_CONTROL reg:0x1053e
regBIF_BX_DEV0_EPF0_VF2_MAILBOX_INT_CNTL reg:0x1053f
regBIF_BX_DEV0_EPF0_VF2_BIF_VMHV_MAILBOX reg:0x10540
regBIF_BX_DEV0_EPF0_VF2_MM_INDEX reg:0x0
regBIF_BX_DEV0_EPF0_VF2_MM_DATA reg:0x1
regBIF_BX_DEV0_EPF0_VF2_MM_INDEX_HI reg:0x6
regRCC_DEV0_EPF0_VF2_RCC_ERR_LOG reg:0x10485
regRCC_DEV0_EPF0_VF2_RCC_DOORBELL_APER_EN reg:0x104c0
regRCC_DEV0_EPF0_VF2_RCC_CONFIG_MEMSIZE reg:0x104c3
regRCC_DEV0_EPF0_VF2_RCC_CONFIG_RESERVED reg:0x104c4
regRCC_DEV0_EPF0_VF2_RCC_IOV_FUNC_IDENTIFIER reg:0x104c5
regRCC_DEV0_EPF0_VF2_GFXMSIX_VECT0_ADDR_LO reg:0x4040400
regRCC_DEV0_EPF0_VF2_GFXMSIX_VECT0_ADDR_HI reg:0x4040401
regRCC_DEV0_EPF0_VF2_GFXMSIX_VECT0_MSG_DATA reg:0x4040402
regRCC_DEV0_EPF0_VF2_GFXMSIX_VECT0_CONTROL reg:0x4040403
regRCC_DEV0_EPF0_VF2_GFXMSIX_VECT1_ADDR_LO reg:0x4040404
regRCC_DEV0_EPF0_VF2_GFXMSIX_VECT1_ADDR_HI reg:0x4040405
regRCC_DEV0_EPF0_VF2_GFXMSIX_VECT1_MSG_DATA reg:0x4040406
regRCC_DEV0_EPF0_VF2_GFXMSIX_VECT1_CONTROL reg:0x4040407
regRCC_DEV0_EPF0_VF2_GFXMSIX_VECT2_ADDR_LO reg:0x4040408
regRCC_DEV0_EPF0_VF2_GFXMSIX_VECT2_ADDR_HI reg:0x4040409
regRCC_DEV0_EPF0_VF2_GFXMSIX_VECT2_MSG_DATA reg:0x404040a
regRCC_DEV0_EPF0_VF2_GFXMSIX_VECT2_CONTROL reg:0x404040b
regRCC_DEV0_EPF0_VF2_GFXMSIX_VECT3_ADDR_LO reg:0x404040c
regRCC_DEV0_EPF0_VF2_GFXMSIX_VECT3_ADDR_HI reg:0x404040d
regRCC_DEV0_EPF0_VF2_GFXMSIX_VECT3_MSG_DATA reg:0x404040e
regRCC_DEV0_EPF0_VF2_GFXMSIX_VECT3_CONTROL reg:0x404040f
regRCC_DEV0_EPF0_VF2_GFXMSIX_PBA reg:0x4040800
regBIF_BX_DEV0_EPF0_VF3_BIF_BME_STATUS reg:0x104eb
regBIF_BX_DEV0_EPF0_VF3_BIF_ATOMIC_ERR_LOG reg:0x104ec
regBIF_BX_DEV0_EPF0_VF3_DOORBELL_SELFRING_GPA_APER_BASE_HIGH reg:0x104f3
regBIF_BX_DEV0_EPF0_VF3_DOORBELL_SELFRING_GPA_APER_BASE_LOW reg:0x104f4
regBIF_BX_DEV0_EPF0_VF3_DOORBELL_SELFRING_GPA_APER_CNTL reg:0x104f5
regBIF_BX_DEV0_EPF0_VF3_HDP_REG_COHERENCY_FLUSH_CNTL reg:0x104f6
regBIF_BX_DEV0_EPF0_VF3_HDP_MEM_COHERENCY_FLUSH_CNTL reg:0x104f7
regBIF_BX_DEV0_EPF0_VF3_HDP_MEM_COHERENCY_FLUSH_ONLY_CNTL reg:0x104f9
regBIF_BX_DEV0_EPF0_VF3_HDP_MEM_COHERENCY_INVALIDATE_ONLY_CNTL reg:0x104fa
regBIF_BX_DEV0_EPF0_VF3_GPU_HDP_FLUSH_REQ reg:0x10506
regBIF_BX_DEV0_EPF0_VF3_GPU_HDP_FLUSH_DONE reg:0x10507
regBIF_BX_DEV0_EPF0_VF3_BIF_TRANS_PENDING reg:0x10508
regBIF_BX_DEV0_EPF0_VF3_NBIF_GFX_ADDR_LUT_BYPASS reg:0x10512
regBIF_BX_DEV0_EPF0_VF3_MAILBOX_MSGBUF_TRN_DW0 reg:0x10536
regBIF_BX_DEV0_EPF0_VF3_MAILBOX_MSGBUF_TRN_DW1 reg:0x10537
regBIF_BX_DEV0_EPF0_VF3_MAILBOX_MSGBUF_TRN_DW2 reg:0x10538
regBIF_BX_DEV0_EPF0_VF3_MAILBOX_MSGBUF_TRN_DW3 reg:0x10539
regBIF_BX_DEV0_EPF0_VF3_MAILBOX_MSGBUF_RCV_DW0 reg:0x1053a
regBIF_BX_DEV0_EPF0_VF3_MAILBOX_MSGBUF_RCV_DW1 reg:0x1053b
regBIF_BX_DEV0_EPF0_VF3_MAILBOX_MSGBUF_RCV_DW2 reg:0x1053c
regBIF_BX_DEV0_EPF0_VF3_MAILBOX_MSGBUF_RCV_DW3 reg:0x1053d
regBIF_BX_DEV0_EPF0_VF3_MAILBOX_CONTROL reg:0x1053e
regBIF_BX_DEV0_EPF0_VF3_MAILBOX_INT_CNTL reg:0x1053f
regBIF_BX_DEV0_EPF0_VF3_BIF_VMHV_MAILBOX reg:0x10540
regBIF_BX_DEV0_EPF0_VF3_MM_INDEX reg:0x0
regBIF_BX_DEV0_EPF0_VF3_MM_DATA reg:0x1
regBIF_BX_DEV0_EPF0_VF3_MM_INDEX_HI reg:0x6
regRCC_DEV0_EPF0_VF3_RCC_ERR_LOG reg:0x10485
regRCC_DEV0_EPF0_VF3_RCC_DOORBELL_APER_EN reg:0x104c0
regRCC_DEV0_EPF0_VF3_RCC_CONFIG_MEMSIZE reg:0x104c3
regRCC_DEV0_EPF0_VF3_RCC_CONFIG_RESERVED reg:0x104c4
regRCC_DEV0_EPF0_VF3_RCC_IOV_FUNC_IDENTIFIER reg:0x104c5
regRCC_DEV0_EPF0_VF3_GFXMSIX_VECT0_ADDR_LO reg:0x4040400
regRCC_DEV0_EPF0_VF3_GFXMSIX_VECT0_ADDR_HI reg:0x4040401
regRCC_DEV0_EPF0_VF3_GFXMSIX_VECT0_MSG_DATA reg:0x4040402
regRCC_DEV0_EPF0_VF3_GFXMSIX_VECT0_CONTROL reg:0x4040403
regRCC_DEV0_EPF0_VF3_GFXMSIX_VECT1_ADDR_LO reg:0x4040404
regRCC_DEV0_EPF0_VF3_GFXMSIX_VECT1_ADDR_HI reg:0x4040405
regRCC_DEV0_EPF0_VF3_GFXMSIX_VECT1_MSG_DATA reg:0x4040406
regRCC_DEV0_EPF0_VF3_GFXMSIX_VECT1_CONTROL reg:0x4040407
regRCC_DEV0_EPF0_VF3_GFXMSIX_VECT2_ADDR_LO reg:0x4040408
regRCC_DEV0_EPF0_VF3_GFXMSIX_VECT2_ADDR_HI reg:0x4040409
regRCC_DEV0_EPF0_VF3_GFXMSIX_VECT2_MSG_DATA reg:0x404040a
regRCC_DEV0_EPF0_VF3_GFXMSIX_VECT2_CONTROL reg:0x404040b
regRCC_DEV0_EPF0_VF3_GFXMSIX_VECT3_ADDR_LO reg:0x404040c
regRCC_DEV0_EPF0_VF3_GFXMSIX_VECT3_ADDR_HI reg:0x404040d
regRCC_DEV0_EPF0_VF3_GFXMSIX_VECT3_MSG_DATA reg:0x404040e
regRCC_DEV0_EPF0_VF3_GFXMSIX_VECT3_CONTROL reg:0x404040f
regRCC_DEV0_EPF0_VF3_GFXMSIX_PBA reg:0x4040800
regBIF_BX_DEV0_EPF0_VF4_BIF_BME_STATUS reg:0x104eb
regBIF_BX_DEV0_EPF0_VF4_BIF_ATOMIC_ERR_LOG reg:0x104ec
regBIF_BX_DEV0_EPF0_VF4_DOORBELL_SELFRING_GPA_APER_BASE_HIGH reg:0x104f3
regBIF_BX_DEV0_EPF0_VF4_DOORBELL_SELFRING_GPA_APER_BASE_LOW reg:0x104f4
regBIF_BX_DEV0_EPF0_VF4_DOORBELL_SELFRING_GPA_APER_CNTL reg:0x104f5
regBIF_BX_DEV0_EPF0_VF4_HDP_REG_COHERENCY_FLUSH_CNTL reg:0x104f6
regBIF_BX_DEV0_EPF0_VF4_HDP_MEM_COHERENCY_FLUSH_CNTL reg:0x104f7
regBIF_BX_DEV0_EPF0_VF4_HDP_MEM_COHERENCY_FLUSH_ONLY_CNTL reg:0x104f9
regBIF_BX_DEV0_EPF0_VF4_HDP_MEM_COHERENCY_INVALIDATE_ONLY_CNTL reg:0x104fa
regBIF_BX_DEV0_EPF0_VF4_GPU_HDP_FLUSH_REQ reg:0x10506
regBIF_BX_DEV0_EPF0_VF4_GPU_HDP_FLUSH_DONE reg:0x10507
regBIF_BX_DEV0_EPF0_VF4_BIF_TRANS_PENDING reg:0x10508
regBIF_BX_DEV0_EPF0_VF4_NBIF_GFX_ADDR_LUT_BYPASS reg:0x10512
regBIF_BX_DEV0_EPF0_VF4_MAILBOX_MSGBUF_TRN_DW0 reg:0x10536
regBIF_BX_DEV0_EPF0_VF4_MAILBOX_MSGBUF_TRN_DW1 reg:0x10537
regBIF_BX_DEV0_EPF0_VF4_MAILBOX_MSGBUF_TRN_DW2 reg:0x10538
regBIF_BX_DEV0_EPF0_VF4_MAILBOX_MSGBUF_TRN_DW3 reg:0x10539
regBIF_BX_DEV0_EPF0_VF4_MAILBOX_MSGBUF_RCV_DW0 reg:0x1053a
regBIF_BX_DEV0_EPF0_VF4_MAILBOX_MSGBUF_RCV_DW1 reg:0x1053b
regBIF_BX_DEV0_EPF0_VF4_MAILBOX_MSGBUF_RCV_DW2 reg:0x1053c
regBIF_BX_DEV0_EPF0_VF4_MAILBOX_MSGBUF_RCV_DW3 reg:0x1053d
regBIF_BX_DEV0_EPF0_VF4_MAILBOX_CONTROL reg:0x1053e
regBIF_BX_DEV0_EPF0_VF4_MAILBOX_INT_CNTL reg:0x1053f
regBIF_BX_DEV0_EPF0_VF4_BIF_VMHV_MAILBOX reg:0x10540
regBIF_BX_DEV0_EPF0_VF4_MM_INDEX reg:0x0
regBIF_BX_DEV0_EPF0_VF4_MM_DATA reg:0x1
regBIF_BX_DEV0_EPF0_VF4_MM_INDEX_HI reg:0x6
regRCC_DEV0_EPF0_VF4_RCC_ERR_LOG reg:0x10485
regRCC_DEV0_EPF0_VF4_RCC_DOORBELL_APER_EN reg:0x104c0
regRCC_DEV0_EPF0_VF4_RCC_CONFIG_MEMSIZE reg:0x104c3
regRCC_DEV0_EPF0_VF4_RCC_CONFIG_RESERVED reg:0x104c4
regRCC_DEV0_EPF0_VF4_RCC_IOV_FUNC_IDENTIFIER reg:0x104c5
regRCC_DEV0_EPF0_VF4_GFXMSIX_VECT0_ADDR_LO reg:0x4040400
regRCC_DEV0_EPF0_VF4_GFXMSIX_VECT0_ADDR_HI reg:0x4040401
regRCC_DEV0_EPF0_VF4_GFXMSIX_VECT0_MSG_DATA reg:0x4040402
regRCC_DEV0_EPF0_VF4_GFXMSIX_VECT0_CONTROL reg:0x4040403
regRCC_DEV0_EPF0_VF4_GFXMSIX_VECT1_ADDR_LO reg:0x4040404
regRCC_DEV0_EPF0_VF4_GFXMSIX_VECT1_ADDR_HI reg:0x4040405
regRCC_DEV0_EPF0_VF4_GFXMSIX_VECT1_MSG_DATA reg:0x4040406
regRCC_DEV0_EPF0_VF4_GFXMSIX_VECT1_CONTROL reg:0x4040407
regRCC_DEV0_EPF0_VF4_GFXMSIX_VECT2_ADDR_LO reg:0x4040408
regRCC_DEV0_EPF0_VF4_GFXMSIX_VECT2_ADDR_HI reg:0x4040409
regRCC_DEV0_EPF0_VF4_GFXMSIX_VECT2_MSG_DATA reg:0x404040a
regRCC_DEV0_EPF0_VF4_GFXMSIX_VECT2_CONTROL reg:0x404040b
regRCC_DEV0_EPF0_VF4_GFXMSIX_VECT3_ADDR_LO reg:0x404040c
regRCC_DEV0_EPF0_VF4_GFXMSIX_VECT3_ADDR_HI reg:0x404040d
regRCC_DEV0_EPF0_VF4_GFXMSIX_VECT3_MSG_DATA reg:0x404040e
regRCC_DEV0_EPF0_VF4_GFXMSIX_VECT3_CONTROL reg:0x404040f
regRCC_DEV0_EPF0_VF4_GFXMSIX_PBA reg:0x4040800
regBIF_BX_DEV0_EPF0_VF5_BIF_BME_STATUS reg:0x104eb
regBIF_BX_DEV0_EPF0_VF5_BIF_ATOMIC_ERR_LOG reg:0x104ec
regBIF_BX_DEV0_EPF0_VF5_DOORBELL_SELFRING_GPA_APER_BASE_HIGH reg:0x104f3
regBIF_BX_DEV0_EPF0_VF5_DOORBELL_SELFRING_GPA_APER_BASE_LOW reg:0x104f4
regBIF_BX_DEV0_EPF0_VF5_DOORBELL_SELFRING_GPA_APER_CNTL reg:0x104f5
regBIF_BX_DEV0_EPF0_VF5_HDP_REG_COHERENCY_FLUSH_CNTL reg:0x104f6
regBIF_BX_DEV0_EPF0_VF5_HDP_MEM_COHERENCY_FLUSH_CNTL reg:0x104f7
regBIF_BX_DEV0_EPF0_VF5_HDP_MEM_COHERENCY_FLUSH_ONLY_CNTL reg:0x104f9
regBIF_BX_DEV0_EPF0_VF5_HDP_MEM_COHERENCY_INVALIDATE_ONLY_CNTL reg:0x104fa
regBIF_BX_DEV0_EPF0_VF5_GPU_HDP_FLUSH_REQ reg:0x10506
regBIF_BX_DEV0_EPF0_VF5_GPU_HDP_FLUSH_DONE reg:0x10507
regBIF_BX_DEV0_EPF0_VF5_BIF_TRANS_PENDING reg:0x10508
regBIF_BX_DEV0_EPF0_VF5_NBIF_GFX_ADDR_LUT_BYPASS reg:0x10512
regBIF_BX_DEV0_EPF0_VF5_MAILBOX_MSGBUF_TRN_DW0 reg:0x10536
regBIF_BX_DEV0_EPF0_VF5_MAILBOX_MSGBUF_TRN_DW1 reg:0x10537
regBIF_BX_DEV0_EPF0_VF5_MAILBOX_MSGBUF_TRN_DW2 reg:0x10538
regBIF_BX_DEV0_EPF0_VF5_MAILBOX_MSGBUF_TRN_DW3 reg:0x10539
regBIF_BX_DEV0_EPF0_VF5_MAILBOX_MSGBUF_RCV_DW0 reg:0x1053a
regBIF_BX_DEV0_EPF0_VF5_MAILBOX_MSGBUF_RCV_DW1 reg:0x1053b
regBIF_BX_DEV0_EPF0_VF5_MAILBOX_MSGBUF_RCV_DW2 reg:0x1053c
regBIF_BX_DEV0_EPF0_VF5_MAILBOX_MSGBUF_RCV_DW3 reg:0x1053d
regBIF_BX_DEV0_EPF0_VF5_MAILBOX_CONTROL reg:0x1053e
regBIF_BX_DEV0_EPF0_VF5_MAILBOX_INT_CNTL reg:0x1053f
regBIF_BX_DEV0_EPF0_VF5_BIF_VMHV_MAILBOX reg:0x10540
regBIF_BX_DEV0_EPF0_VF5_MM_INDEX reg:0x0
regBIF_BX_DEV0_EPF0_VF5_MM_DATA reg:0x1
regBIF_BX_DEV0_EPF0_VF5_MM_INDEX_HI reg:0x6
regRCC_DEV0_EPF0_VF5_RCC_ERR_LOG reg:0x10485
regRCC_DEV0_EPF0_VF5_RCC_DOORBELL_APER_EN reg:0x104c0
regRCC_DEV0_EPF0_VF5_RCC_CONFIG_MEMSIZE reg:0x104c3
regRCC_DEV0_EPF0_VF5_RCC_CONFIG_RESERVED reg:0x104c4
regRCC_DEV0_EPF0_VF5_RCC_IOV_FUNC_IDENTIFIER reg:0x104c5
regRCC_DEV0_EPF0_VF5_GFXMSIX_VECT0_ADDR_LO reg:0x4040400
regRCC_DEV0_EPF0_VF5_GFXMSIX_VECT0_ADDR_HI reg:0x4040401
regRCC_DEV0_EPF0_VF5_GFXMSIX_VECT0_MSG_DATA reg:0x4040402
regRCC_DEV0_EPF0_VF5_GFXMSIX_VECT0_CONTROL reg:0x4040403
regRCC_DEV0_EPF0_VF5_GFXMSIX_VECT1_ADDR_LO reg:0x4040404
regRCC_DEV0_EPF0_VF5_GFXMSIX_VECT1_ADDR_HI reg:0x4040405
regRCC_DEV0_EPF0_VF5_GFXMSIX_VECT1_MSG_DATA reg:0x4040406
regRCC_DEV0_EPF0_VF5_GFXMSIX_VECT1_CONTROL reg:0x4040407
regRCC_DEV0_EPF0_VF5_GFXMSIX_VECT2_ADDR_LO reg:0x4040408
regRCC_DEV0_EPF0_VF5_GFXMSIX_VECT2_ADDR_HI reg:0x4040409
regRCC_DEV0_EPF0_VF5_GFXMSIX_VECT2_MSG_DATA reg:0x404040a
regRCC_DEV0_EPF0_VF5_GFXMSIX_VECT2_CONTROL reg:0x404040b
regRCC_DEV0_EPF0_VF5_GFXMSIX_VECT3_ADDR_LO reg:0x404040c
regRCC_DEV0_EPF0_VF5_GFXMSIX_VECT3_ADDR_HI reg:0x404040d
regRCC_DEV0_EPF0_VF5_GFXMSIX_VECT3_MSG_DATA reg:0x404040e
regRCC_DEV0_EPF0_VF5_GFXMSIX_VECT3_CONTROL reg:0x404040f
regRCC_DEV0_EPF0_VF5_GFXMSIX_PBA reg:0x4040800
regBIF_BX_DEV0_EPF0_VF6_BIF_BME_STATUS reg:0x104eb
regBIF_BX_DEV0_EPF0_VF6_BIF_ATOMIC_ERR_LOG reg:0x104ec
regBIF_BX_DEV0_EPF0_VF6_DOORBELL_SELFRING_GPA_APER_BASE_HIGH reg:0x104f3
regBIF_BX_DEV0_EPF0_VF6_DOORBELL_SELFRING_GPA_APER_BASE_LOW reg:0x104f4
regBIF_BX_DEV0_EPF0_VF6_DOORBELL_SELFRING_GPA_APER_CNTL reg:0x104f5
regBIF_BX_DEV0_EPF0_VF6_HDP_REG_COHERENCY_FLUSH_CNTL reg:0x104f6
regBIF_BX_DEV0_EPF0_VF6_HDP_MEM_COHERENCY_FLUSH_CNTL reg:0x104f7
regBIF_BX_DEV0_EPF0_VF6_HDP_MEM_COHERENCY_FLUSH_ONLY_CNTL reg:0x104f9
regBIF_BX_DEV0_EPF0_VF6_HDP_MEM_COHERENCY_INVALIDATE_ONLY_CNTL reg:0x104fa
regBIF_BX_DEV0_EPF0_VF6_GPU_HDP_FLUSH_REQ reg:0x10506
regBIF_BX_DEV0_EPF0_VF6_GPU_HDP_FLUSH_DONE reg:0x10507
regBIF_BX_DEV0_EPF0_VF6_BIF_TRANS_PENDING reg:0x10508
regBIF_BX_DEV0_EPF0_VF6_NBIF_GFX_ADDR_LUT_BYPASS reg:0x10512
regBIF_BX_DEV0_EPF0_VF6_MAILBOX_MSGBUF_TRN_DW0 reg:0x10536
regBIF_BX_DEV0_EPF0_VF6_MAILBOX_MSGBUF_TRN_DW1 reg:0x10537
regBIF_BX_DEV0_EPF0_VF6_MAILBOX_MSGBUF_TRN_DW2 reg:0x10538
regBIF_BX_DEV0_EPF0_VF6_MAILBOX_MSGBUF_TRN_DW3 reg:0x10539
regBIF_BX_DEV0_EPF0_VF6_MAILBOX_MSGBUF_RCV_DW0 reg:0x1053a
regBIF_BX_DEV0_EPF0_VF6_MAILBOX_MSGBUF_RCV_DW1 reg:0x1053b
regBIF_BX_DEV0_EPF0_VF6_MAILBOX_MSGBUF_RCV_DW2 reg:0x1053c
regBIF_BX_DEV0_EPF0_VF6_MAILBOX_MSGBUF_RCV_DW3 reg:0x1053d
regBIF_BX_DEV0_EPF0_VF6_MAILBOX_CONTROL reg:0x1053e
regBIF_BX_DEV0_EPF0_VF6_MAILBOX_INT_CNTL reg:0x1053f
regBIF_BX_DEV0_EPF0_VF6_BIF_VMHV_MAILBOX reg:0x10540
regBIF_BX_DEV0_EPF0_VF6_MM_INDEX reg:0x0
regBIF_BX_DEV0_EPF0_VF6_MM_DATA reg:0x1
regBIF_BX_DEV0_EPF0_VF6_MM_INDEX_HI reg:0x6
regRCC_DEV0_EPF0_VF6_RCC_ERR_LOG reg:0x10485
regRCC_DEV0_EPF0_VF6_RCC_DOORBELL_APER_EN reg:0x104c0
regRCC_DEV0_EPF0_VF6_RCC_CONFIG_MEMSIZE reg:0x104c3
regRCC_DEV0_EPF0_VF6_RCC_CONFIG_RESERVED reg:0x104c4
regRCC_DEV0_EPF0_VF6_RCC_IOV_FUNC_IDENTIFIER reg:0x104c5
regRCC_DEV0_EPF0_VF6_GFXMSIX_VECT0_ADDR_LO reg:0x4040400
regRCC_DEV0_EPF0_VF6_GFXMSIX_VECT0_ADDR_HI reg:0x4040401
regRCC_DEV0_EPF0_VF6_GFXMSIX_VECT0_MSG_DATA reg:0x4040402
regRCC_DEV0_EPF0_VF6_GFXMSIX_VECT0_CONTROL reg:0x4040403
regRCC_DEV0_EPF0_VF6_GFXMSIX_VECT1_ADDR_LO reg:0x4040404
regRCC_DEV0_EPF0_VF6_GFXMSIX_VECT1_ADDR_HI reg:0x4040405
regRCC_DEV0_EPF0_VF6_GFXMSIX_VECT1_MSG_DATA reg:0x4040406
regRCC_DEV0_EPF0_VF6_GFXMSIX_VECT1_CONTROL reg:0x4040407
regRCC_DEV0_EPF0_VF6_GFXMSIX_VECT2_ADDR_LO reg:0x4040408
regRCC_DEV0_EPF0_VF6_GFXMSIX_VECT2_ADDR_HI reg:0x4040409
regRCC_DEV0_EPF0_VF6_GFXMSIX_VECT2_MSG_DATA reg:0x404040a
regRCC_DEV0_EPF0_VF6_GFXMSIX_VECT2_CONTROL reg:0x404040b
regRCC_DEV0_EPF0_VF6_GFXMSIX_VECT3_ADDR_LO reg:0x404040c
regRCC_DEV0_EPF0_VF6_GFXMSIX_VECT3_ADDR_HI reg:0x404040d
regRCC_DEV0_EPF0_VF6_GFXMSIX_VECT3_MSG_DATA reg:0x404040e
regRCC_DEV0_EPF0_VF6_GFXMSIX_VECT3_CONTROL reg:0x404040f
regRCC_DEV0_EPF0_VF6_GFXMSIX_PBA reg:0x4040800
regBIF_BX_DEV0_EPF0_VF7_BIF_BME_STATUS reg:0x104eb
regBIF_BX_DEV0_EPF0_VF7_BIF_ATOMIC_ERR_LOG reg:0x104ec
regBIF_BX_DEV0_EPF0_VF7_DOORBELL_SELFRING_GPA_APER_BASE_HIGH reg:0x104f3
regBIF_BX_DEV0_EPF0_VF7_DOORBELL_SELFRING_GPA_APER_BASE_LOW reg:0x104f4
regBIF_BX_DEV0_EPF0_VF7_DOORBELL_SELFRING_GPA_APER_CNTL reg:0x104f5
regBIF_BX_DEV0_EPF0_VF7_HDP_REG_COHERENCY_FLUSH_CNTL reg:0x104f6
regBIF_BX_DEV0_EPF0_VF7_HDP_MEM_COHERENCY_FLUSH_CNTL reg:0x104f7
regBIF_BX_DEV0_EPF0_VF7_HDP_MEM_COHERENCY_FLUSH_ONLY_CNTL reg:0x104f9
regBIF_BX_DEV0_EPF0_VF7_HDP_MEM_COHERENCY_INVALIDATE_ONLY_CNTL reg:0x104fa
regBIF_BX_DEV0_EPF0_VF7_GPU_HDP_FLUSH_REQ reg:0x10506
regBIF_BX_DEV0_EPF0_VF7_GPU_HDP_FLUSH_DONE reg:0x10507
regBIF_BX_DEV0_EPF0_VF7_BIF_TRANS_PENDING reg:0x10508
regBIF_BX_DEV0_EPF0_VF7_NBIF_GFX_ADDR_LUT_BYPASS reg:0x10512
regBIF_BX_DEV0_EPF0_VF7_MAILBOX_MSGBUF_TRN_DW0 reg:0x10536
regBIF_BX_DEV0_EPF0_VF7_MAILBOX_MSGBUF_TRN_DW1 reg:0x10537
regBIF_BX_DEV0_EPF0_VF7_MAILBOX_MSGBUF_TRN_DW2 reg:0x10538
regBIF_BX_DEV0_EPF0_VF7_MAILBOX_MSGBUF_TRN_DW3 reg:0x10539
regBIF_BX_DEV0_EPF0_VF7_MAILBOX_MSGBUF_RCV_DW0 reg:0x1053a
regBIF_BX_DEV0_EPF0_VF7_MAILBOX_MSGBUF_RCV_DW1 reg:0x1053b
regBIF_BX_DEV0_EPF0_VF7_MAILBOX_MSGBUF_RCV_DW2 reg:0x1053c
regBIF_BX_DEV0_EPF0_VF7_MAILBOX_MSGBUF_RCV_DW3 reg:0x1053d
regBIF_BX_DEV0_EPF0_VF7_MAILBOX_CONTROL reg:0x1053e
regBIF_BX_DEV0_EPF0_VF7_MAILBOX_INT_CNTL reg:0x1053f
regBIF_BX_DEV0_EPF0_VF7_BIF_VMHV_MAILBOX reg:0x10540
regBIF_BX_DEV0_EPF0_VF7_MM_INDEX reg:0x0
regBIF_BX_DEV0_EPF0_VF7_MM_DATA reg:0x1
regBIF_BX_DEV0_EPF0_VF7_MM_INDEX_HI reg:0x6
regRCC_DEV0_EPF0_VF7_RCC_ERR_LOG reg:0x10485
regRCC_DEV0_EPF0_VF7_RCC_DOORBELL_APER_EN reg:0x104c0
regRCC_DEV0_EPF0_VF7_RCC_CONFIG_MEMSIZE reg:0x104c3
regRCC_DEV0_EPF0_VF7_RCC_CONFIG_RESERVED reg:0x104c4
regRCC_DEV0_EPF0_VF7_RCC_IOV_FUNC_IDENTIFIER reg:0x104c5
regRCC_DEV0_EPF0_VF7_GFXMSIX_VECT0_ADDR_LO reg:0x4040400
regRCC_DEV0_EPF0_VF7_GFXMSIX_VECT0_ADDR_HI reg:0x4040401
regRCC_DEV0_EPF0_VF7_GFXMSIX_VECT0_MSG_DATA reg:0x4040402
regRCC_DEV0_EPF0_VF7_GFXMSIX_VECT0_CONTROL reg:0x4040403
regRCC_DEV0_EPF0_VF7_GFXMSIX_VECT1_ADDR_LO reg:0x4040404
regRCC_DEV0_EPF0_VF7_GFXMSIX_VECT1_ADDR_HI reg:0x4040405
regRCC_DEV0_EPF0_VF7_GFXMSIX_VECT1_MSG_DATA reg:0x4040406
regRCC_DEV0_EPF0_VF7_GFXMSIX_VECT1_CONTROL reg:0x4040407
regRCC_DEV0_EPF0_VF7_GFXMSIX_VECT2_ADDR_LO reg:0x4040408
regRCC_DEV0_EPF0_VF7_GFXMSIX_VECT2_ADDR_HI reg:0x4040409
regRCC_DEV0_EPF0_VF7_GFXMSIX_VECT2_MSG_DATA reg:0x404040a
regRCC_DEV0_EPF0_VF7_GFXMSIX_VECT2_CONTROL reg:0x404040b
regRCC_DEV0_EPF0_VF7_GFXMSIX_VECT3_ADDR_LO reg:0x404040c
regRCC_DEV0_EPF0_VF7_GFXMSIX_VECT3_ADDR_HI reg:0x404040d
regRCC_DEV0_EPF0_VF7_GFXMSIX_VECT3_MSG_DATA reg:0x404040e
regRCC_DEV0_EPF0_VF7_GFXMSIX_VECT3_CONTROL reg:0x404040f
regRCC_DEV0_EPF0_VF7_GFXMSIX_PBA reg:0x4040800