// Seed: 4116895214
module module_0 ();
  always @(posedge 1) begin : LABEL_0
    #1;
  end
  always @(id_1) id_1 <= id_1;
  wire id_2;
  assign module_1.id_1 = 0;
  uwire id_4 = 1'b0;
endmodule
module module_1 (
    output tri1  id_0,
    output uwire id_1
);
  wire id_3;
  module_0 modCall_1 ();
  wire id_4;
  not primCall (id_0, id_3);
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_3 = id_3;
  initial begin : LABEL_0
    id_3 <= #id_4 1'h0;
  end
  module_0 modCall_1 ();
  wire id_5;
  always @*
    if (id_3)
      assume (1);
      else if (1'b0 ? id_4 : id_3) id_6(id_3);
  wire id_7;
endmodule
