--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 538592 paths analyzed, 233 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  18.924ns.
--------------------------------------------------------------------------------
Slack:                  1.076ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_inp_a_q_10 (FF)
  Destination:          M_state_q_FSM_FFd6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.245ns (Levels of Logic = 7)
  Clock Path Skew:      -0.644ns (0.624 - 1.268)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_inp_a_q_10 to M_state_q_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y59.Q4     Tickq                 1.778   io_dip_10_IBUF
                                                       M_inp_a_q_10
    SLICE_X19Y55.A3      net (fanout=1)        1.215   M_inp_a_q[10]
    SLICE_X19Y55.A       Tilo                  0.259   M_alu_a[10]
                                                       Mmux_M_alu_a21
    DSP48_X0Y10.B10      net (fanout=11)       2.082   M_alu_a[10]
    DSP48_X0Y10.M4       Tdspdo_B_M            3.894   alu/aluadder/Mmult_n0010
                                                       alu/aluadder/Mmult_n0010
    SLICE_X12Y40.D5      net (fanout=1)        1.384   alu/n0010[4]
    SLICE_X12Y40.D       Tilo                  0.254   M_alu_out[4]
                                                       alu/Mmux_out1114
    SLICE_X9Y42.B2       net (fanout=15)       1.842   M_alu_out[4]
    SLICE_X9Y42.B        Tilo                  0.259   M_alu_out[15]_PWR_1_o_equal_91_o[15]
                                                       M_alu_out[15]_GND_1_o_equal_49_o<15>2
    SLICE_X8Y41.A4       net (fanout=1)        0.493   M_alu_out[15]_GND_1_o_equal_49_o<15>1
    SLICE_X8Y41.A        Tilo                  0.254   M_state_q_FSM_FFd4-In3
                                                       M_alu_out[15]_GND_1_o_equal_49_o<15>3
    SLICE_X9Y43.A1       net (fanout=2)        1.792   M_alu_out[15]_GND_1_o_equal_49_o
    SLICE_X9Y43.A        Tilo                  0.259   M_state_q_FSM_FFd6
                                                       M_state_q_FSM_FFd3-In164
    SLICE_X9Y48.C1       net (fanout=2)        1.400   M_state_q_FSM_FFd3-In16
    SLICE_X9Y48.C        Tilo                  0.259   M_state_q_FSM_FFd6_2
                                                       M_state_q_FSM_FFd6-In7
    SLICE_X9Y43.DX       net (fanout=2)        0.707   M_state_q_FSM_FFd6-In
    SLICE_X9Y43.CLK      Tdick                 0.114   M_state_q_FSM_FFd6
                                                       M_state_q_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                     18.245ns (7.330ns logic, 10.915ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack:                  1.147ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_inp_a_q_10 (FF)
  Destination:          M_state_q_FSM_FFd6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.174ns (Levels of Logic = 7)
  Clock Path Skew:      -0.644ns (0.624 - 1.268)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_inp_a_q_10 to M_state_q_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y59.Q4     Tickq                 1.778   io_dip_10_IBUF
                                                       M_inp_a_q_10
    SLICE_X19Y55.A3      net (fanout=1)        1.215   M_inp_a_q[10]
    SLICE_X19Y55.A       Tilo                  0.259   M_alu_a[10]
                                                       Mmux_M_alu_a21
    DSP48_X0Y10.B10      net (fanout=11)       2.082   M_alu_a[10]
    DSP48_X0Y10.M12      Tdspdo_B_M            3.894   alu/aluadder/Mmult_n0010
                                                       alu/aluadder/Mmult_n0010
    SLICE_X12Y45.A5      net (fanout=2)        1.623   n0010[12]
    SLICE_X12Y45.A       Tilo                  0.254   alu/Mmux_out41
                                                       alu/Mmux_out45
    SLICE_X12Y39.B2      net (fanout=5)        1.020   M_alu_out[12]
    SLICE_X12Y39.B       Tilo                  0.254   M_alu_out[15]_GND_1_o_equal_49_o[15]
                                                       M_alu_out[15]_GND_1_o_equal_49_o<15>1
    SLICE_X8Y41.A5       net (fanout=1)        1.010   M_alu_out[15]_GND_1_o_equal_49_o[15]
    SLICE_X8Y41.A        Tilo                  0.254   M_state_q_FSM_FFd4-In3
                                                       M_alu_out[15]_GND_1_o_equal_49_o<15>3
    SLICE_X9Y43.A1       net (fanout=2)        1.792   M_alu_out[15]_GND_1_o_equal_49_o
    SLICE_X9Y43.A        Tilo                  0.259   M_state_q_FSM_FFd6
                                                       M_state_q_FSM_FFd3-In164
    SLICE_X9Y48.C1       net (fanout=2)        1.400   M_state_q_FSM_FFd3-In16
    SLICE_X9Y48.C        Tilo                  0.259   M_state_q_FSM_FFd6_2
                                                       M_state_q_FSM_FFd6-In7
    SLICE_X9Y43.DX       net (fanout=2)        0.707   M_state_q_FSM_FFd6-In
    SLICE_X9Y43.CLK      Tdick                 0.114   M_state_q_FSM_FFd6
                                                       M_state_q_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                     18.174ns (7.325ns logic, 10.849ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack:                  1.203ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_inp_a_q_10 (FF)
  Destination:          M_state_q_FSM_FFd6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.118ns (Levels of Logic = 7)
  Clock Path Skew:      -0.644ns (0.624 - 1.268)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_inp_a_q_10 to M_state_q_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y59.Q4     Tickq                 1.778   io_dip_10_IBUF
                                                       M_inp_a_q_10
    SLICE_X19Y55.A3      net (fanout=1)        1.215   M_inp_a_q[10]
    SLICE_X19Y55.A       Tilo                  0.259   M_alu_a[10]
                                                       Mmux_M_alu_a21
    DSP48_X0Y10.B10      net (fanout=11)       2.082   M_alu_a[10]
    DSP48_X0Y10.M8       Tdspdo_B_M            3.894   alu/aluadder/Mmult_n0010
                                                       alu/aluadder/Mmult_n0010
    SLICE_X14Y40.A4      net (fanout=1)        1.564   alu/n0010[8]
    SLICE_X14Y40.A       Tilo                  0.235   M_state_q_FSM_FFd3-In162
                                                       alu/Mmux_out155
    SLICE_X12Y39.B1      net (fanout=15)       1.042   M_alu_out[8]
    SLICE_X12Y39.B       Tilo                  0.254   M_alu_out[15]_GND_1_o_equal_49_o[15]
                                                       M_alu_out[15]_GND_1_o_equal_49_o<15>1
    SLICE_X8Y41.A5       net (fanout=1)        1.010   M_alu_out[15]_GND_1_o_equal_49_o[15]
    SLICE_X8Y41.A        Tilo                  0.254   M_state_q_FSM_FFd4-In3
                                                       M_alu_out[15]_GND_1_o_equal_49_o<15>3
    SLICE_X9Y43.A1       net (fanout=2)        1.792   M_alu_out[15]_GND_1_o_equal_49_o
    SLICE_X9Y43.A        Tilo                  0.259   M_state_q_FSM_FFd6
                                                       M_state_q_FSM_FFd3-In164
    SLICE_X9Y48.C1       net (fanout=2)        1.400   M_state_q_FSM_FFd3-In16
    SLICE_X9Y48.C        Tilo                  0.259   M_state_q_FSM_FFd6_2
                                                       M_state_q_FSM_FFd6-In7
    SLICE_X9Y43.DX       net (fanout=2)        0.707   M_state_q_FSM_FFd6-In
    SLICE_X9Y43.CLK      Tdick                 0.114   M_state_q_FSM_FFd6
                                                       M_state_q_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                     18.118ns (7.306ns logic, 10.812ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack:                  1.247ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_inp_b_q_6 (FF)
  Destination:          M_state_q_FSM_FFd6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.071ns (Levels of Logic = 7)
  Clock Path Skew:      -0.647ns (0.624 - 1.271)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_inp_b_q_6 to M_state_q_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X11Y62.Q4     Tickq                 1.778   io_dip_6_IBUF
                                                       M_inp_b_q_6
    SLICE_X21Y53.D1      net (fanout=1)        1.416   M_inp_b_q[6]
    SLICE_X21Y53.D       Tilo                  0.259   M_alu_b[6]
                                                       Mmux_M_alu_b131
    DSP48_X0Y10.A6       net (fanout=7)        2.336   M_alu_b[6]
    DSP48_X0Y10.M4       Tdspdo_A_M            3.265   alu/aluadder/Mmult_n0010
                                                       alu/aluadder/Mmult_n0010
    SLICE_X12Y40.D5      net (fanout=1)        1.384   alu/n0010[4]
    SLICE_X12Y40.D       Tilo                  0.254   M_alu_out[4]
                                                       alu/Mmux_out1114
    SLICE_X9Y42.B2       net (fanout=15)       1.842   M_alu_out[4]
    SLICE_X9Y42.B        Tilo                  0.259   M_alu_out[15]_PWR_1_o_equal_91_o[15]
                                                       M_alu_out[15]_GND_1_o_equal_49_o<15>2
    SLICE_X8Y41.A4       net (fanout=1)        0.493   M_alu_out[15]_GND_1_o_equal_49_o<15>1
    SLICE_X8Y41.A        Tilo                  0.254   M_state_q_FSM_FFd4-In3
                                                       M_alu_out[15]_GND_1_o_equal_49_o<15>3
    SLICE_X9Y43.A1       net (fanout=2)        1.792   M_alu_out[15]_GND_1_o_equal_49_o
    SLICE_X9Y43.A        Tilo                  0.259   M_state_q_FSM_FFd6
                                                       M_state_q_FSM_FFd3-In164
    SLICE_X9Y48.C1       net (fanout=2)        1.400   M_state_q_FSM_FFd3-In16
    SLICE_X9Y48.C        Tilo                  0.259   M_state_q_FSM_FFd6_2
                                                       M_state_q_FSM_FFd6-In7
    SLICE_X9Y43.DX       net (fanout=2)        0.707   M_state_q_FSM_FFd6-In
    SLICE_X9Y43.CLK      Tdick                 0.114   M_state_q_FSM_FFd6
                                                       M_state_q_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                     18.071ns (6.701ns logic, 11.370ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack:                  1.282ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_inp_a_q_10 (FF)
  Destination:          M_state_q_FSM_FFd6_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.106ns (Levels of Logic = 7)
  Clock Path Skew:      -0.577ns (0.691 - 1.268)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_inp_a_q_10 to M_state_q_FSM_FFd6_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y59.Q4     Tickq                 1.778   io_dip_10_IBUF
                                                       M_inp_a_q_10
    SLICE_X19Y55.A3      net (fanout=1)        1.215   M_inp_a_q[10]
    SLICE_X19Y55.A       Tilo                  0.259   M_alu_a[10]
                                                       Mmux_M_alu_a21
    DSP48_X0Y10.B10      net (fanout=11)       2.082   M_alu_a[10]
    DSP48_X0Y10.M4       Tdspdo_B_M            3.894   alu/aluadder/Mmult_n0010
                                                       alu/aluadder/Mmult_n0010
    SLICE_X12Y40.D5      net (fanout=1)        1.384   alu/n0010[4]
    SLICE_X12Y40.D       Tilo                  0.254   M_alu_out[4]
                                                       alu/Mmux_out1114
    SLICE_X9Y42.B2       net (fanout=15)       1.842   M_alu_out[4]
    SLICE_X9Y42.B        Tilo                  0.259   M_alu_out[15]_PWR_1_o_equal_91_o[15]
                                                       M_alu_out[15]_GND_1_o_equal_49_o<15>2
    SLICE_X8Y41.A4       net (fanout=1)        0.493   M_alu_out[15]_GND_1_o_equal_49_o<15>1
    SLICE_X8Y41.A        Tilo                  0.254   M_state_q_FSM_FFd4-In3
                                                       M_alu_out[15]_GND_1_o_equal_49_o<15>3
    SLICE_X9Y43.A1       net (fanout=2)        1.792   M_alu_out[15]_GND_1_o_equal_49_o
    SLICE_X9Y43.A        Tilo                  0.259   M_state_q_FSM_FFd6
                                                       M_state_q_FSM_FFd3-In164
    SLICE_X9Y48.C1       net (fanout=2)        1.400   M_state_q_FSM_FFd3-In16
    SLICE_X9Y48.C        Tilo                  0.259   M_state_q_FSM_FFd6_2
                                                       M_state_q_FSM_FFd6-In7
    SLICE_X9Y48.DX       net (fanout=2)        0.568   M_state_q_FSM_FFd6-In
    SLICE_X9Y48.CLK      Tdick                 0.114   M_state_q_FSM_FFd6_2
                                                       M_state_q_FSM_FFd6_2
    -------------------------------------------------  ---------------------------
    Total                                     18.106ns (7.330ns logic, 10.776ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack:                  1.297ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_inp_a_q_10 (FF)
  Destination:          M_state_q_FSM_FFd6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.024ns (Levels of Logic = 7)
  Clock Path Skew:      -0.644ns (0.624 - 1.268)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_inp_a_q_10 to M_state_q_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y59.Q4     Tickq                 1.778   io_dip_10_IBUF
                                                       M_inp_a_q_10
    SLICE_X19Y55.A3      net (fanout=1)        1.215   M_inp_a_q[10]
    SLICE_X19Y55.A       Tilo                  0.259   M_alu_a[10]
                                                       Mmux_M_alu_a21
    DSP48_X0Y10.B10      net (fanout=11)       2.082   M_alu_a[10]
    DSP48_X0Y10.M1       Tdspdo_B_M            3.894   alu/aluadder/Mmult_n0010
                                                       alu/aluadder/Mmult_n0010
    SLICE_X12Y36.A2      net (fanout=2)        1.646   n0010[1]
    SLICE_X12Y36.A       Tilo                  0.254   M_state_q_FSM_FFd3-In3
                                                       alu/Mmux_out85
    SLICE_X12Y39.B3      net (fanout=12)       0.847   M_alu_out[1]
    SLICE_X12Y39.B       Tilo                  0.254   M_alu_out[15]_GND_1_o_equal_49_o[15]
                                                       M_alu_out[15]_GND_1_o_equal_49_o<15>1
    SLICE_X8Y41.A5       net (fanout=1)        1.010   M_alu_out[15]_GND_1_o_equal_49_o[15]
    SLICE_X8Y41.A        Tilo                  0.254   M_state_q_FSM_FFd4-In3
                                                       M_alu_out[15]_GND_1_o_equal_49_o<15>3
    SLICE_X9Y43.A1       net (fanout=2)        1.792   M_alu_out[15]_GND_1_o_equal_49_o
    SLICE_X9Y43.A        Tilo                  0.259   M_state_q_FSM_FFd6
                                                       M_state_q_FSM_FFd3-In164
    SLICE_X9Y48.C1       net (fanout=2)        1.400   M_state_q_FSM_FFd3-In16
    SLICE_X9Y48.C        Tilo                  0.259   M_state_q_FSM_FFd6_2
                                                       M_state_q_FSM_FFd6-In7
    SLICE_X9Y43.DX       net (fanout=2)        0.707   M_state_q_FSM_FFd6-In
    SLICE_X9Y43.CLK      Tdick                 0.114   M_state_q_FSM_FFd6
                                                       M_state_q_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                     18.024ns (7.325ns logic, 10.699ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack:                  1.318ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_inp_b_q_6 (FF)
  Destination:          M_state_q_FSM_FFd6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.000ns (Levels of Logic = 7)
  Clock Path Skew:      -0.647ns (0.624 - 1.271)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_inp_b_q_6 to M_state_q_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X11Y62.Q4     Tickq                 1.778   io_dip_6_IBUF
                                                       M_inp_b_q_6
    SLICE_X21Y53.D1      net (fanout=1)        1.416   M_inp_b_q[6]
    SLICE_X21Y53.D       Tilo                  0.259   M_alu_b[6]
                                                       Mmux_M_alu_b131
    DSP48_X0Y10.A6       net (fanout=7)        2.336   M_alu_b[6]
    DSP48_X0Y10.M12      Tdspdo_A_M            3.265   alu/aluadder/Mmult_n0010
                                                       alu/aluadder/Mmult_n0010
    SLICE_X12Y45.A5      net (fanout=2)        1.623   n0010[12]
    SLICE_X12Y45.A       Tilo                  0.254   alu/Mmux_out41
                                                       alu/Mmux_out45
    SLICE_X12Y39.B2      net (fanout=5)        1.020   M_alu_out[12]
    SLICE_X12Y39.B       Tilo                  0.254   M_alu_out[15]_GND_1_o_equal_49_o[15]
                                                       M_alu_out[15]_GND_1_o_equal_49_o<15>1
    SLICE_X8Y41.A5       net (fanout=1)        1.010   M_alu_out[15]_GND_1_o_equal_49_o[15]
    SLICE_X8Y41.A        Tilo                  0.254   M_state_q_FSM_FFd4-In3
                                                       M_alu_out[15]_GND_1_o_equal_49_o<15>3
    SLICE_X9Y43.A1       net (fanout=2)        1.792   M_alu_out[15]_GND_1_o_equal_49_o
    SLICE_X9Y43.A        Tilo                  0.259   M_state_q_FSM_FFd6
                                                       M_state_q_FSM_FFd3-In164
    SLICE_X9Y48.C1       net (fanout=2)        1.400   M_state_q_FSM_FFd3-In16
    SLICE_X9Y48.C        Tilo                  0.259   M_state_q_FSM_FFd6_2
                                                       M_state_q_FSM_FFd6-In7
    SLICE_X9Y43.DX       net (fanout=2)        0.707   M_state_q_FSM_FFd6-In
    SLICE_X9Y43.CLK      Tdick                 0.114   M_state_q_FSM_FFd6
                                                       M_state_q_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                     18.000ns (6.696ns logic, 11.304ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack:                  1.336ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_inp_a_q_10 (FF)
  Destination:          M_state_q_FSM_FFd6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.985ns (Levels of Logic = 7)
  Clock Path Skew:      -0.644ns (0.624 - 1.268)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_inp_a_q_10 to M_state_q_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y59.Q4     Tickq                 1.778   io_dip_10_IBUF
                                                       M_inp_a_q_10
    SLICE_X19Y55.A3      net (fanout=1)        1.215   M_inp_a_q[10]
    SLICE_X19Y55.A       Tilo                  0.259   M_alu_a[10]
                                                       Mmux_M_alu_a21
    DSP48_X0Y10.B10      net (fanout=11)       2.082   M_alu_a[10]
    DSP48_X0Y10.M5       Tdspdo_B_M            3.894   alu/aluadder/Mmult_n0010
                                                       alu/aluadder/Mmult_n0010
    SLICE_X13Y38.A1      net (fanout=1)        1.452   alu/n0010[5]
    SLICE_X13Y38.A       Tilo                  0.259   alu/Mmux_out124
                                                       alu/Mmux_out126
    SLICE_X12Y39.B5      net (fanout=8)        0.997   M_alu_out[5]
    SLICE_X12Y39.B       Tilo                  0.254   M_alu_out[15]_GND_1_o_equal_49_o[15]
                                                       M_alu_out[15]_GND_1_o_equal_49_o<15>1
    SLICE_X8Y41.A5       net (fanout=1)        1.010   M_alu_out[15]_GND_1_o_equal_49_o[15]
    SLICE_X8Y41.A        Tilo                  0.254   M_state_q_FSM_FFd4-In3
                                                       M_alu_out[15]_GND_1_o_equal_49_o<15>3
    SLICE_X9Y43.A1       net (fanout=2)        1.792   M_alu_out[15]_GND_1_o_equal_49_o
    SLICE_X9Y43.A        Tilo                  0.259   M_state_q_FSM_FFd6
                                                       M_state_q_FSM_FFd3-In164
    SLICE_X9Y48.C1       net (fanout=2)        1.400   M_state_q_FSM_FFd3-In16
    SLICE_X9Y48.C        Tilo                  0.259   M_state_q_FSM_FFd6_2
                                                       M_state_q_FSM_FFd6-In7
    SLICE_X9Y43.DX       net (fanout=2)        0.707   M_state_q_FSM_FFd6-In
    SLICE_X9Y43.CLK      Tdick                 0.114   M_state_q_FSM_FFd6
                                                       M_state_q_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                     17.985ns (7.330ns logic, 10.655ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Slack:                  1.353ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_inp_a_q_10 (FF)
  Destination:          M_state_q_FSM_FFd6_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.035ns (Levels of Logic = 7)
  Clock Path Skew:      -0.577ns (0.691 - 1.268)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_inp_a_q_10 to M_state_q_FSM_FFd6_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y59.Q4     Tickq                 1.778   io_dip_10_IBUF
                                                       M_inp_a_q_10
    SLICE_X19Y55.A3      net (fanout=1)        1.215   M_inp_a_q[10]
    SLICE_X19Y55.A       Tilo                  0.259   M_alu_a[10]
                                                       Mmux_M_alu_a21
    DSP48_X0Y10.B10      net (fanout=11)       2.082   M_alu_a[10]
    DSP48_X0Y10.M12      Tdspdo_B_M            3.894   alu/aluadder/Mmult_n0010
                                                       alu/aluadder/Mmult_n0010
    SLICE_X12Y45.A5      net (fanout=2)        1.623   n0010[12]
    SLICE_X12Y45.A       Tilo                  0.254   alu/Mmux_out41
                                                       alu/Mmux_out45
    SLICE_X12Y39.B2      net (fanout=5)        1.020   M_alu_out[12]
    SLICE_X12Y39.B       Tilo                  0.254   M_alu_out[15]_GND_1_o_equal_49_o[15]
                                                       M_alu_out[15]_GND_1_o_equal_49_o<15>1
    SLICE_X8Y41.A5       net (fanout=1)        1.010   M_alu_out[15]_GND_1_o_equal_49_o[15]
    SLICE_X8Y41.A        Tilo                  0.254   M_state_q_FSM_FFd4-In3
                                                       M_alu_out[15]_GND_1_o_equal_49_o<15>3
    SLICE_X9Y43.A1       net (fanout=2)        1.792   M_alu_out[15]_GND_1_o_equal_49_o
    SLICE_X9Y43.A        Tilo                  0.259   M_state_q_FSM_FFd6
                                                       M_state_q_FSM_FFd3-In164
    SLICE_X9Y48.C1       net (fanout=2)        1.400   M_state_q_FSM_FFd3-In16
    SLICE_X9Y48.C        Tilo                  0.259   M_state_q_FSM_FFd6_2
                                                       M_state_q_FSM_FFd6-In7
    SLICE_X9Y48.DX       net (fanout=2)        0.568   M_state_q_FSM_FFd6-In
    SLICE_X9Y48.CLK      Tdick                 0.114   M_state_q_FSM_FFd6_2
                                                       M_state_q_FSM_FFd6_2
    -------------------------------------------------  ---------------------------
    Total                                     18.035ns (7.325ns logic, 10.710ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack:                  1.374ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_inp_b_q_6 (FF)
  Destination:          M_state_q_FSM_FFd6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.944ns (Levels of Logic = 7)
  Clock Path Skew:      -0.647ns (0.624 - 1.271)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_inp_b_q_6 to M_state_q_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X11Y62.Q4     Tickq                 1.778   io_dip_6_IBUF
                                                       M_inp_b_q_6
    SLICE_X21Y53.D1      net (fanout=1)        1.416   M_inp_b_q[6]
    SLICE_X21Y53.D       Tilo                  0.259   M_alu_b[6]
                                                       Mmux_M_alu_b131
    DSP48_X0Y10.A6       net (fanout=7)        2.336   M_alu_b[6]
    DSP48_X0Y10.M8       Tdspdo_A_M            3.265   alu/aluadder/Mmult_n0010
                                                       alu/aluadder/Mmult_n0010
    SLICE_X14Y40.A4      net (fanout=1)        1.564   alu/n0010[8]
    SLICE_X14Y40.A       Tilo                  0.235   M_state_q_FSM_FFd3-In162
                                                       alu/Mmux_out155
    SLICE_X12Y39.B1      net (fanout=15)       1.042   M_alu_out[8]
    SLICE_X12Y39.B       Tilo                  0.254   M_alu_out[15]_GND_1_o_equal_49_o[15]
                                                       M_alu_out[15]_GND_1_o_equal_49_o<15>1
    SLICE_X8Y41.A5       net (fanout=1)        1.010   M_alu_out[15]_GND_1_o_equal_49_o[15]
    SLICE_X8Y41.A        Tilo                  0.254   M_state_q_FSM_FFd4-In3
                                                       M_alu_out[15]_GND_1_o_equal_49_o<15>3
    SLICE_X9Y43.A1       net (fanout=2)        1.792   M_alu_out[15]_GND_1_o_equal_49_o
    SLICE_X9Y43.A        Tilo                  0.259   M_state_q_FSM_FFd6
                                                       M_state_q_FSM_FFd3-In164
    SLICE_X9Y48.C1       net (fanout=2)        1.400   M_state_q_FSM_FFd3-In16
    SLICE_X9Y48.C        Tilo                  0.259   M_state_q_FSM_FFd6_2
                                                       M_state_q_FSM_FFd6-In7
    SLICE_X9Y43.DX       net (fanout=2)        0.707   M_state_q_FSM_FFd6-In
    SLICE_X9Y43.CLK      Tdick                 0.114   M_state_q_FSM_FFd6
                                                       M_state_q_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                     17.944ns (6.677ns logic, 11.267ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack:                  1.409ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_inp_a_q_10 (FF)
  Destination:          M_state_q_FSM_FFd6_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.979ns (Levels of Logic = 7)
  Clock Path Skew:      -0.577ns (0.691 - 1.268)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_inp_a_q_10 to M_state_q_FSM_FFd6_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y59.Q4     Tickq                 1.778   io_dip_10_IBUF
                                                       M_inp_a_q_10
    SLICE_X19Y55.A3      net (fanout=1)        1.215   M_inp_a_q[10]
    SLICE_X19Y55.A       Tilo                  0.259   M_alu_a[10]
                                                       Mmux_M_alu_a21
    DSP48_X0Y10.B10      net (fanout=11)       2.082   M_alu_a[10]
    DSP48_X0Y10.M8       Tdspdo_B_M            3.894   alu/aluadder/Mmult_n0010
                                                       alu/aluadder/Mmult_n0010
    SLICE_X14Y40.A4      net (fanout=1)        1.564   alu/n0010[8]
    SLICE_X14Y40.A       Tilo                  0.235   M_state_q_FSM_FFd3-In162
                                                       alu/Mmux_out155
    SLICE_X12Y39.B1      net (fanout=15)       1.042   M_alu_out[8]
    SLICE_X12Y39.B       Tilo                  0.254   M_alu_out[15]_GND_1_o_equal_49_o[15]
                                                       M_alu_out[15]_GND_1_o_equal_49_o<15>1
    SLICE_X8Y41.A5       net (fanout=1)        1.010   M_alu_out[15]_GND_1_o_equal_49_o[15]
    SLICE_X8Y41.A        Tilo                  0.254   M_state_q_FSM_FFd4-In3
                                                       M_alu_out[15]_GND_1_o_equal_49_o<15>3
    SLICE_X9Y43.A1       net (fanout=2)        1.792   M_alu_out[15]_GND_1_o_equal_49_o
    SLICE_X9Y43.A        Tilo                  0.259   M_state_q_FSM_FFd6
                                                       M_state_q_FSM_FFd3-In164
    SLICE_X9Y48.C1       net (fanout=2)        1.400   M_state_q_FSM_FFd3-In16
    SLICE_X9Y48.C        Tilo                  0.259   M_state_q_FSM_FFd6_2
                                                       M_state_q_FSM_FFd6-In7
    SLICE_X9Y48.DX       net (fanout=2)        0.568   M_state_q_FSM_FFd6-In
    SLICE_X9Y48.CLK      Tdick                 0.114   M_state_q_FSM_FFd6_2
                                                       M_state_q_FSM_FFd6_2
    -------------------------------------------------  ---------------------------
    Total                                     17.979ns (7.306ns logic, 10.673ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack:                  1.453ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_inp_b_q_6 (FF)
  Destination:          M_state_q_FSM_FFd6_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.932ns (Levels of Logic = 7)
  Clock Path Skew:      -0.580ns (0.691 - 1.271)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_inp_b_q_6 to M_state_q_FSM_FFd6_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X11Y62.Q4     Tickq                 1.778   io_dip_6_IBUF
                                                       M_inp_b_q_6
    SLICE_X21Y53.D1      net (fanout=1)        1.416   M_inp_b_q[6]
    SLICE_X21Y53.D       Tilo                  0.259   M_alu_b[6]
                                                       Mmux_M_alu_b131
    DSP48_X0Y10.A6       net (fanout=7)        2.336   M_alu_b[6]
    DSP48_X0Y10.M4       Tdspdo_A_M            3.265   alu/aluadder/Mmult_n0010
                                                       alu/aluadder/Mmult_n0010
    SLICE_X12Y40.D5      net (fanout=1)        1.384   alu/n0010[4]
    SLICE_X12Y40.D       Tilo                  0.254   M_alu_out[4]
                                                       alu/Mmux_out1114
    SLICE_X9Y42.B2       net (fanout=15)       1.842   M_alu_out[4]
    SLICE_X9Y42.B        Tilo                  0.259   M_alu_out[15]_PWR_1_o_equal_91_o[15]
                                                       M_alu_out[15]_GND_1_o_equal_49_o<15>2
    SLICE_X8Y41.A4       net (fanout=1)        0.493   M_alu_out[15]_GND_1_o_equal_49_o<15>1
    SLICE_X8Y41.A        Tilo                  0.254   M_state_q_FSM_FFd4-In3
                                                       M_alu_out[15]_GND_1_o_equal_49_o<15>3
    SLICE_X9Y43.A1       net (fanout=2)        1.792   M_alu_out[15]_GND_1_o_equal_49_o
    SLICE_X9Y43.A        Tilo                  0.259   M_state_q_FSM_FFd6
                                                       M_state_q_FSM_FFd3-In164
    SLICE_X9Y48.C1       net (fanout=2)        1.400   M_state_q_FSM_FFd3-In16
    SLICE_X9Y48.C        Tilo                  0.259   M_state_q_FSM_FFd6_2
                                                       M_state_q_FSM_FFd6-In7
    SLICE_X9Y48.DX       net (fanout=2)        0.568   M_state_q_FSM_FFd6-In
    SLICE_X9Y48.CLK      Tdick                 0.114   M_state_q_FSM_FFd6_2
                                                       M_state_q_FSM_FFd6_2
    -------------------------------------------------  ---------------------------
    Total                                     17.932ns (6.701ns logic, 11.231ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack:                  1.468ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_inp_b_q_6 (FF)
  Destination:          M_state_q_FSM_FFd6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.850ns (Levels of Logic = 7)
  Clock Path Skew:      -0.647ns (0.624 - 1.271)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_inp_b_q_6 to M_state_q_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X11Y62.Q4     Tickq                 1.778   io_dip_6_IBUF
                                                       M_inp_b_q_6
    SLICE_X21Y53.D1      net (fanout=1)        1.416   M_inp_b_q[6]
    SLICE_X21Y53.D       Tilo                  0.259   M_alu_b[6]
                                                       Mmux_M_alu_b131
    DSP48_X0Y10.A6       net (fanout=7)        2.336   M_alu_b[6]
    DSP48_X0Y10.M1       Tdspdo_A_M            3.265   alu/aluadder/Mmult_n0010
                                                       alu/aluadder/Mmult_n0010
    SLICE_X12Y36.A2      net (fanout=2)        1.646   n0010[1]
    SLICE_X12Y36.A       Tilo                  0.254   M_state_q_FSM_FFd3-In3
                                                       alu/Mmux_out85
    SLICE_X12Y39.B3      net (fanout=12)       0.847   M_alu_out[1]
    SLICE_X12Y39.B       Tilo                  0.254   M_alu_out[15]_GND_1_o_equal_49_o[15]
                                                       M_alu_out[15]_GND_1_o_equal_49_o<15>1
    SLICE_X8Y41.A5       net (fanout=1)        1.010   M_alu_out[15]_GND_1_o_equal_49_o[15]
    SLICE_X8Y41.A        Tilo                  0.254   M_state_q_FSM_FFd4-In3
                                                       M_alu_out[15]_GND_1_o_equal_49_o<15>3
    SLICE_X9Y43.A1       net (fanout=2)        1.792   M_alu_out[15]_GND_1_o_equal_49_o
    SLICE_X9Y43.A        Tilo                  0.259   M_state_q_FSM_FFd6
                                                       M_state_q_FSM_FFd3-In164
    SLICE_X9Y48.C1       net (fanout=2)        1.400   M_state_q_FSM_FFd3-In16
    SLICE_X9Y48.C        Tilo                  0.259   M_state_q_FSM_FFd6_2
                                                       M_state_q_FSM_FFd6-In7
    SLICE_X9Y43.DX       net (fanout=2)        0.707   M_state_q_FSM_FFd6-In
    SLICE_X9Y43.CLK      Tdick                 0.114   M_state_q_FSM_FFd6
                                                       M_state_q_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                     17.850ns (6.696ns logic, 11.154ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack:                  1.474ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_inp_b_q_4 (FF)
  Destination:          M_state_q_FSM_FFd6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.845ns (Levels of Logic = 7)
  Clock Path Skew:      -0.646ns (0.624 - 1.270)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_inp_b_q_4 to M_state_q_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X10Y60.Q4     Tickq                 1.778   io_dip_4_IBUF
                                                       M_inp_b_q_4
    SLICE_X21Y53.C2      net (fanout=1)        1.201   M_inp_b_q[4]
    SLICE_X21Y53.C       Tilo                  0.259   M_alu_b[6]
                                                       Mmux_M_alu_b111
    DSP48_X0Y10.A4       net (fanout=7)        2.325   M_alu_b[4]
    DSP48_X0Y10.M4       Tdspdo_A_M            3.265   alu/aluadder/Mmult_n0010
                                                       alu/aluadder/Mmult_n0010
    SLICE_X12Y40.D5      net (fanout=1)        1.384   alu/n0010[4]
    SLICE_X12Y40.D       Tilo                  0.254   M_alu_out[4]
                                                       alu/Mmux_out1114
    SLICE_X9Y42.B2       net (fanout=15)       1.842   M_alu_out[4]
    SLICE_X9Y42.B        Tilo                  0.259   M_alu_out[15]_PWR_1_o_equal_91_o[15]
                                                       M_alu_out[15]_GND_1_o_equal_49_o<15>2
    SLICE_X8Y41.A4       net (fanout=1)        0.493   M_alu_out[15]_GND_1_o_equal_49_o<15>1
    SLICE_X8Y41.A        Tilo                  0.254   M_state_q_FSM_FFd4-In3
                                                       M_alu_out[15]_GND_1_o_equal_49_o<15>3
    SLICE_X9Y43.A1       net (fanout=2)        1.792   M_alu_out[15]_GND_1_o_equal_49_o
    SLICE_X9Y43.A        Tilo                  0.259   M_state_q_FSM_FFd6
                                                       M_state_q_FSM_FFd3-In164
    SLICE_X9Y48.C1       net (fanout=2)        1.400   M_state_q_FSM_FFd3-In16
    SLICE_X9Y48.C        Tilo                  0.259   M_state_q_FSM_FFd6_2
                                                       M_state_q_FSM_FFd6-In7
    SLICE_X9Y43.DX       net (fanout=2)        0.707   M_state_q_FSM_FFd6-In
    SLICE_X9Y43.CLK      Tdick                 0.114   M_state_q_FSM_FFd6
                                                       M_state_q_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                     17.845ns (6.701ns logic, 11.144ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack:                  1.503ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_inp_a_q_10 (FF)
  Destination:          M_state_q_FSM_FFd6_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.885ns (Levels of Logic = 7)
  Clock Path Skew:      -0.577ns (0.691 - 1.268)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_inp_a_q_10 to M_state_q_FSM_FFd6_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y59.Q4     Tickq                 1.778   io_dip_10_IBUF
                                                       M_inp_a_q_10
    SLICE_X19Y55.A3      net (fanout=1)        1.215   M_inp_a_q[10]
    SLICE_X19Y55.A       Tilo                  0.259   M_alu_a[10]
                                                       Mmux_M_alu_a21
    DSP48_X0Y10.B10      net (fanout=11)       2.082   M_alu_a[10]
    DSP48_X0Y10.M1       Tdspdo_B_M            3.894   alu/aluadder/Mmult_n0010
                                                       alu/aluadder/Mmult_n0010
    SLICE_X12Y36.A2      net (fanout=2)        1.646   n0010[1]
    SLICE_X12Y36.A       Tilo                  0.254   M_state_q_FSM_FFd3-In3
                                                       alu/Mmux_out85
    SLICE_X12Y39.B3      net (fanout=12)       0.847   M_alu_out[1]
    SLICE_X12Y39.B       Tilo                  0.254   M_alu_out[15]_GND_1_o_equal_49_o[15]
                                                       M_alu_out[15]_GND_1_o_equal_49_o<15>1
    SLICE_X8Y41.A5       net (fanout=1)        1.010   M_alu_out[15]_GND_1_o_equal_49_o[15]
    SLICE_X8Y41.A        Tilo                  0.254   M_state_q_FSM_FFd4-In3
                                                       M_alu_out[15]_GND_1_o_equal_49_o<15>3
    SLICE_X9Y43.A1       net (fanout=2)        1.792   M_alu_out[15]_GND_1_o_equal_49_o
    SLICE_X9Y43.A        Tilo                  0.259   M_state_q_FSM_FFd6
                                                       M_state_q_FSM_FFd3-In164
    SLICE_X9Y48.C1       net (fanout=2)        1.400   M_state_q_FSM_FFd3-In16
    SLICE_X9Y48.C        Tilo                  0.259   M_state_q_FSM_FFd6_2
                                                       M_state_q_FSM_FFd6-In7
    SLICE_X9Y48.DX       net (fanout=2)        0.568   M_state_q_FSM_FFd6-In
    SLICE_X9Y48.CLK      Tdick                 0.114   M_state_q_FSM_FFd6_2
                                                       M_state_q_FSM_FFd6_2
    -------------------------------------------------  ---------------------------
    Total                                     17.885ns (7.325ns logic, 10.560ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------
Slack:                  1.507ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_inp_b_q_6 (FF)
  Destination:          M_state_q_FSM_FFd6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.811ns (Levels of Logic = 7)
  Clock Path Skew:      -0.647ns (0.624 - 1.271)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_inp_b_q_6 to M_state_q_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X11Y62.Q4     Tickq                 1.778   io_dip_6_IBUF
                                                       M_inp_b_q_6
    SLICE_X21Y53.D1      net (fanout=1)        1.416   M_inp_b_q[6]
    SLICE_X21Y53.D       Tilo                  0.259   M_alu_b[6]
                                                       Mmux_M_alu_b131
    DSP48_X0Y10.A6       net (fanout=7)        2.336   M_alu_b[6]
    DSP48_X0Y10.M5       Tdspdo_A_M            3.265   alu/aluadder/Mmult_n0010
                                                       alu/aluadder/Mmult_n0010
    SLICE_X13Y38.A1      net (fanout=1)        1.452   alu/n0010[5]
    SLICE_X13Y38.A       Tilo                  0.259   alu/Mmux_out124
                                                       alu/Mmux_out126
    SLICE_X12Y39.B5      net (fanout=8)        0.997   M_alu_out[5]
    SLICE_X12Y39.B       Tilo                  0.254   M_alu_out[15]_GND_1_o_equal_49_o[15]
                                                       M_alu_out[15]_GND_1_o_equal_49_o<15>1
    SLICE_X8Y41.A5       net (fanout=1)        1.010   M_alu_out[15]_GND_1_o_equal_49_o[15]
    SLICE_X8Y41.A        Tilo                  0.254   M_state_q_FSM_FFd4-In3
                                                       M_alu_out[15]_GND_1_o_equal_49_o<15>3
    SLICE_X9Y43.A1       net (fanout=2)        1.792   M_alu_out[15]_GND_1_o_equal_49_o
    SLICE_X9Y43.A        Tilo                  0.259   M_state_q_FSM_FFd6
                                                       M_state_q_FSM_FFd3-In164
    SLICE_X9Y48.C1       net (fanout=2)        1.400   M_state_q_FSM_FFd3-In16
    SLICE_X9Y48.C        Tilo                  0.259   M_state_q_FSM_FFd6_2
                                                       M_state_q_FSM_FFd6-In7
    SLICE_X9Y43.DX       net (fanout=2)        0.707   M_state_q_FSM_FFd6-In
    SLICE_X9Y43.CLK      Tdick                 0.114   M_state_q_FSM_FFd6
                                                       M_state_q_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                     17.811ns (6.701ns logic, 11.110ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack:                  1.524ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_inp_b_q_6 (FF)
  Destination:          M_state_q_FSM_FFd6_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.861ns (Levels of Logic = 7)
  Clock Path Skew:      -0.580ns (0.691 - 1.271)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_inp_b_q_6 to M_state_q_FSM_FFd6_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X11Y62.Q4     Tickq                 1.778   io_dip_6_IBUF
                                                       M_inp_b_q_6
    SLICE_X21Y53.D1      net (fanout=1)        1.416   M_inp_b_q[6]
    SLICE_X21Y53.D       Tilo                  0.259   M_alu_b[6]
                                                       Mmux_M_alu_b131
    DSP48_X0Y10.A6       net (fanout=7)        2.336   M_alu_b[6]
    DSP48_X0Y10.M12      Tdspdo_A_M            3.265   alu/aluadder/Mmult_n0010
                                                       alu/aluadder/Mmult_n0010
    SLICE_X12Y45.A5      net (fanout=2)        1.623   n0010[12]
    SLICE_X12Y45.A       Tilo                  0.254   alu/Mmux_out41
                                                       alu/Mmux_out45
    SLICE_X12Y39.B2      net (fanout=5)        1.020   M_alu_out[12]
    SLICE_X12Y39.B       Tilo                  0.254   M_alu_out[15]_GND_1_o_equal_49_o[15]
                                                       M_alu_out[15]_GND_1_o_equal_49_o<15>1
    SLICE_X8Y41.A5       net (fanout=1)        1.010   M_alu_out[15]_GND_1_o_equal_49_o[15]
    SLICE_X8Y41.A        Tilo                  0.254   M_state_q_FSM_FFd4-In3
                                                       M_alu_out[15]_GND_1_o_equal_49_o<15>3
    SLICE_X9Y43.A1       net (fanout=2)        1.792   M_alu_out[15]_GND_1_o_equal_49_o
    SLICE_X9Y43.A        Tilo                  0.259   M_state_q_FSM_FFd6
                                                       M_state_q_FSM_FFd3-In164
    SLICE_X9Y48.C1       net (fanout=2)        1.400   M_state_q_FSM_FFd3-In16
    SLICE_X9Y48.C        Tilo                  0.259   M_state_q_FSM_FFd6_2
                                                       M_state_q_FSM_FFd6-In7
    SLICE_X9Y48.DX       net (fanout=2)        0.568   M_state_q_FSM_FFd6-In
    SLICE_X9Y48.CLK      Tdick                 0.114   M_state_q_FSM_FFd6_2
                                                       M_state_q_FSM_FFd6_2
    -------------------------------------------------  ---------------------------
    Total                                     17.861ns (6.696ns logic, 11.165ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack:                  1.542ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_inp_a_q_10 (FF)
  Destination:          M_state_q_FSM_FFd6_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.846ns (Levels of Logic = 7)
  Clock Path Skew:      -0.577ns (0.691 - 1.268)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_inp_a_q_10 to M_state_q_FSM_FFd6_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y59.Q4     Tickq                 1.778   io_dip_10_IBUF
                                                       M_inp_a_q_10
    SLICE_X19Y55.A3      net (fanout=1)        1.215   M_inp_a_q[10]
    SLICE_X19Y55.A       Tilo                  0.259   M_alu_a[10]
                                                       Mmux_M_alu_a21
    DSP48_X0Y10.B10      net (fanout=11)       2.082   M_alu_a[10]
    DSP48_X0Y10.M5       Tdspdo_B_M            3.894   alu/aluadder/Mmult_n0010
                                                       alu/aluadder/Mmult_n0010
    SLICE_X13Y38.A1      net (fanout=1)        1.452   alu/n0010[5]
    SLICE_X13Y38.A       Tilo                  0.259   alu/Mmux_out124
                                                       alu/Mmux_out126
    SLICE_X12Y39.B5      net (fanout=8)        0.997   M_alu_out[5]
    SLICE_X12Y39.B       Tilo                  0.254   M_alu_out[15]_GND_1_o_equal_49_o[15]
                                                       M_alu_out[15]_GND_1_o_equal_49_o<15>1
    SLICE_X8Y41.A5       net (fanout=1)        1.010   M_alu_out[15]_GND_1_o_equal_49_o[15]
    SLICE_X8Y41.A        Tilo                  0.254   M_state_q_FSM_FFd4-In3
                                                       M_alu_out[15]_GND_1_o_equal_49_o<15>3
    SLICE_X9Y43.A1       net (fanout=2)        1.792   M_alu_out[15]_GND_1_o_equal_49_o
    SLICE_X9Y43.A        Tilo                  0.259   M_state_q_FSM_FFd6
                                                       M_state_q_FSM_FFd3-In164
    SLICE_X9Y48.C1       net (fanout=2)        1.400   M_state_q_FSM_FFd3-In16
    SLICE_X9Y48.C        Tilo                  0.259   M_state_q_FSM_FFd6_2
                                                       M_state_q_FSM_FFd6-In7
    SLICE_X9Y48.DX       net (fanout=2)        0.568   M_state_q_FSM_FFd6-In
    SLICE_X9Y48.CLK      Tdick                 0.114   M_state_q_FSM_FFd6_2
                                                       M_state_q_FSM_FFd6_2
    -------------------------------------------------  ---------------------------
    Total                                     17.846ns (7.330ns logic, 10.516ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack:                  1.545ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_inp_b_q_4 (FF)
  Destination:          M_state_q_FSM_FFd6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.774ns (Levels of Logic = 7)
  Clock Path Skew:      -0.646ns (0.624 - 1.270)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_inp_b_q_4 to M_state_q_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X10Y60.Q4     Tickq                 1.778   io_dip_4_IBUF
                                                       M_inp_b_q_4
    SLICE_X21Y53.C2      net (fanout=1)        1.201   M_inp_b_q[4]
    SLICE_X21Y53.C       Tilo                  0.259   M_alu_b[6]
                                                       Mmux_M_alu_b111
    DSP48_X0Y10.A4       net (fanout=7)        2.325   M_alu_b[4]
    DSP48_X0Y10.M12      Tdspdo_A_M            3.265   alu/aluadder/Mmult_n0010
                                                       alu/aluadder/Mmult_n0010
    SLICE_X12Y45.A5      net (fanout=2)        1.623   n0010[12]
    SLICE_X12Y45.A       Tilo                  0.254   alu/Mmux_out41
                                                       alu/Mmux_out45
    SLICE_X12Y39.B2      net (fanout=5)        1.020   M_alu_out[12]
    SLICE_X12Y39.B       Tilo                  0.254   M_alu_out[15]_GND_1_o_equal_49_o[15]
                                                       M_alu_out[15]_GND_1_o_equal_49_o<15>1
    SLICE_X8Y41.A5       net (fanout=1)        1.010   M_alu_out[15]_GND_1_o_equal_49_o[15]
    SLICE_X8Y41.A        Tilo                  0.254   M_state_q_FSM_FFd4-In3
                                                       M_alu_out[15]_GND_1_o_equal_49_o<15>3
    SLICE_X9Y43.A1       net (fanout=2)        1.792   M_alu_out[15]_GND_1_o_equal_49_o
    SLICE_X9Y43.A        Tilo                  0.259   M_state_q_FSM_FFd6
                                                       M_state_q_FSM_FFd3-In164
    SLICE_X9Y48.C1       net (fanout=2)        1.400   M_state_q_FSM_FFd3-In16
    SLICE_X9Y48.C        Tilo                  0.259   M_state_q_FSM_FFd6_2
                                                       M_state_q_FSM_FFd6-In7
    SLICE_X9Y43.DX       net (fanout=2)        0.707   M_state_q_FSM_FFd6-In
    SLICE_X9Y43.CLK      Tdick                 0.114   M_state_q_FSM_FFd6
                                                       M_state_q_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                     17.774ns (6.696ns logic, 11.078ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack:                  1.556ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_inp_b_q_8 (FF)
  Destination:          M_state_q_FSM_FFd6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.763ns (Levels of Logic = 7)
  Clock Path Skew:      -0.646ns (0.624 - 1.270)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_inp_b_q_8 to M_state_q_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X11Y61.Q4     Tickq                 1.778   io_dip_8_IBUF
                                                       M_inp_b_q_8
    SLICE_X18Y54.C2      net (fanout=1)        1.545   M_inp_b_q[8]
    SLICE_X18Y54.C       Tilo                  0.235   M_inp_a_q[9]
                                                       Mmux_M_alu_b151
    DSP48_X0Y10.A8       net (fanout=7)        1.923   M_alu_b[8]
    DSP48_X0Y10.M4       Tdspdo_A_M            3.265   alu/aluadder/Mmult_n0010
                                                       alu/aluadder/Mmult_n0010
    SLICE_X12Y40.D5      net (fanout=1)        1.384   alu/n0010[4]
    SLICE_X12Y40.D       Tilo                  0.254   M_alu_out[4]
                                                       alu/Mmux_out1114
    SLICE_X9Y42.B2       net (fanout=15)       1.842   M_alu_out[4]
    SLICE_X9Y42.B        Tilo                  0.259   M_alu_out[15]_PWR_1_o_equal_91_o[15]
                                                       M_alu_out[15]_GND_1_o_equal_49_o<15>2
    SLICE_X8Y41.A4       net (fanout=1)        0.493   M_alu_out[15]_GND_1_o_equal_49_o<15>1
    SLICE_X8Y41.A        Tilo                  0.254   M_state_q_FSM_FFd4-In3
                                                       M_alu_out[15]_GND_1_o_equal_49_o<15>3
    SLICE_X9Y43.A1       net (fanout=2)        1.792   M_alu_out[15]_GND_1_o_equal_49_o
    SLICE_X9Y43.A        Tilo                  0.259   M_state_q_FSM_FFd6
                                                       M_state_q_FSM_FFd3-In164
    SLICE_X9Y48.C1       net (fanout=2)        1.400   M_state_q_FSM_FFd3-In16
    SLICE_X9Y48.C        Tilo                  0.259   M_state_q_FSM_FFd6_2
                                                       M_state_q_FSM_FFd6-In7
    SLICE_X9Y43.DX       net (fanout=2)        0.707   M_state_q_FSM_FFd6-In
    SLICE_X9Y43.CLK      Tdick                 0.114   M_state_q_FSM_FFd6
                                                       M_state_q_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                     17.763ns (6.677ns logic, 11.086ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack:                  1.561ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_inp_a_q_13 (FF)
  Destination:          M_state_q_FSM_FFd6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.770ns (Levels of Logic = 7)
  Clock Path Skew:      -0.634ns (0.624 - 1.258)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_inp_a_q_13 to M_state_q_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y50.Q4     Tickq                 1.778   io_dip_13_IBUF
                                                       M_inp_a_q_13
    SLICE_X15Y46.A5      net (fanout=1)        1.554   M_inp_a_q[13]
    SLICE_X15Y46.A       Tilo                  0.259   M_alu_a[15]
                                                       Mmux_M_alu_a51
    DSP48_X0Y10.B13      net (fanout=11)       1.268   M_alu_a[13]
    DSP48_X0Y10.M4       Tdspdo_B_M            3.894   alu/aluadder/Mmult_n0010
                                                       alu/aluadder/Mmult_n0010
    SLICE_X12Y40.D5      net (fanout=1)        1.384   alu/n0010[4]
    SLICE_X12Y40.D       Tilo                  0.254   M_alu_out[4]
                                                       alu/Mmux_out1114
    SLICE_X9Y42.B2       net (fanout=15)       1.842   M_alu_out[4]
    SLICE_X9Y42.B        Tilo                  0.259   M_alu_out[15]_PWR_1_o_equal_91_o[15]
                                                       M_alu_out[15]_GND_1_o_equal_49_o<15>2
    SLICE_X8Y41.A4       net (fanout=1)        0.493   M_alu_out[15]_GND_1_o_equal_49_o<15>1
    SLICE_X8Y41.A        Tilo                  0.254   M_state_q_FSM_FFd4-In3
                                                       M_alu_out[15]_GND_1_o_equal_49_o<15>3
    SLICE_X9Y43.A1       net (fanout=2)        1.792   M_alu_out[15]_GND_1_o_equal_49_o
    SLICE_X9Y43.A        Tilo                  0.259   M_state_q_FSM_FFd6
                                                       M_state_q_FSM_FFd3-In164
    SLICE_X9Y48.C1       net (fanout=2)        1.400   M_state_q_FSM_FFd3-In16
    SLICE_X9Y48.C        Tilo                  0.259   M_state_q_FSM_FFd6_2
                                                       M_state_q_FSM_FFd6-In7
    SLICE_X9Y43.DX       net (fanout=2)        0.707   M_state_q_FSM_FFd6-In
    SLICE_X9Y43.CLK      Tdick                 0.114   M_state_q_FSM_FFd6
                                                       M_state_q_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                     17.770ns (7.330ns logic, 10.440ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack:                  1.567ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_inp_a_q_11 (FF)
  Destination:          M_state_q_FSM_FFd6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.754ns (Levels of Logic = 7)
  Clock Path Skew:      -0.644ns (0.624 - 1.268)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_inp_a_q_11 to M_state_q_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y58.Q4     Tickq                 1.778   io_dip_11_IBUF
                                                       M_inp_a_q_11
    SLICE_X14Y45.C5      net (fanout=1)        1.775   M_inp_a_q[11]
    SLICE_X14Y45.C       Tilo                  0.235   alu/Mmux_out42
                                                       Mmux_M_alu_a31
    DSP48_X0Y10.B11      net (fanout=11)       1.055   M_alu_a[11]
    DSP48_X0Y10.M4       Tdspdo_B_M            3.894   alu/aluadder/Mmult_n0010
                                                       alu/aluadder/Mmult_n0010
    SLICE_X12Y40.D5      net (fanout=1)        1.384   alu/n0010[4]
    SLICE_X12Y40.D       Tilo                  0.254   M_alu_out[4]
                                                       alu/Mmux_out1114
    SLICE_X9Y42.B2       net (fanout=15)       1.842   M_alu_out[4]
    SLICE_X9Y42.B        Tilo                  0.259   M_alu_out[15]_PWR_1_o_equal_91_o[15]
                                                       M_alu_out[15]_GND_1_o_equal_49_o<15>2
    SLICE_X8Y41.A4       net (fanout=1)        0.493   M_alu_out[15]_GND_1_o_equal_49_o<15>1
    SLICE_X8Y41.A        Tilo                  0.254   M_state_q_FSM_FFd4-In3
                                                       M_alu_out[15]_GND_1_o_equal_49_o<15>3
    SLICE_X9Y43.A1       net (fanout=2)        1.792   M_alu_out[15]_GND_1_o_equal_49_o
    SLICE_X9Y43.A        Tilo                  0.259   M_state_q_FSM_FFd6
                                                       M_state_q_FSM_FFd3-In164
    SLICE_X9Y48.C1       net (fanout=2)        1.400   M_state_q_FSM_FFd3-In16
    SLICE_X9Y48.C        Tilo                  0.259   M_state_q_FSM_FFd6_2
                                                       M_state_q_FSM_FFd6-In7
    SLICE_X9Y43.DX       net (fanout=2)        0.707   M_state_q_FSM_FFd6-In
    SLICE_X9Y43.CLK      Tdick                 0.114   M_state_q_FSM_FFd6
                                                       M_state_q_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                     17.754ns (7.306ns logic, 10.448ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack:                  1.580ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_inp_b_q_6 (FF)
  Destination:          M_state_q_FSM_FFd6_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.805ns (Levels of Logic = 7)
  Clock Path Skew:      -0.580ns (0.691 - 1.271)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_inp_b_q_6 to M_state_q_FSM_FFd6_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X11Y62.Q4     Tickq                 1.778   io_dip_6_IBUF
                                                       M_inp_b_q_6
    SLICE_X21Y53.D1      net (fanout=1)        1.416   M_inp_b_q[6]
    SLICE_X21Y53.D       Tilo                  0.259   M_alu_b[6]
                                                       Mmux_M_alu_b131
    DSP48_X0Y10.A6       net (fanout=7)        2.336   M_alu_b[6]
    DSP48_X0Y10.M8       Tdspdo_A_M            3.265   alu/aluadder/Mmult_n0010
                                                       alu/aluadder/Mmult_n0010
    SLICE_X14Y40.A4      net (fanout=1)        1.564   alu/n0010[8]
    SLICE_X14Y40.A       Tilo                  0.235   M_state_q_FSM_FFd3-In162
                                                       alu/Mmux_out155
    SLICE_X12Y39.B1      net (fanout=15)       1.042   M_alu_out[8]
    SLICE_X12Y39.B       Tilo                  0.254   M_alu_out[15]_GND_1_o_equal_49_o[15]
                                                       M_alu_out[15]_GND_1_o_equal_49_o<15>1
    SLICE_X8Y41.A5       net (fanout=1)        1.010   M_alu_out[15]_GND_1_o_equal_49_o[15]
    SLICE_X8Y41.A        Tilo                  0.254   M_state_q_FSM_FFd4-In3
                                                       M_alu_out[15]_GND_1_o_equal_49_o<15>3
    SLICE_X9Y43.A1       net (fanout=2)        1.792   M_alu_out[15]_GND_1_o_equal_49_o
    SLICE_X9Y43.A        Tilo                  0.259   M_state_q_FSM_FFd6
                                                       M_state_q_FSM_FFd3-In164
    SLICE_X9Y48.C1       net (fanout=2)        1.400   M_state_q_FSM_FFd3-In16
    SLICE_X9Y48.C        Tilo                  0.259   M_state_q_FSM_FFd6_2
                                                       M_state_q_FSM_FFd6-In7
    SLICE_X9Y48.DX       net (fanout=2)        0.568   M_state_q_FSM_FFd6-In
    SLICE_X9Y48.CLK      Tdick                 0.114   M_state_q_FSM_FFd6_2
                                                       M_state_q_FSM_FFd6_2
    -------------------------------------------------  ---------------------------
    Total                                     17.805ns (6.677ns logic, 11.128ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack:                  1.601ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_inp_b_q_4 (FF)
  Destination:          M_state_q_FSM_FFd6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.718ns (Levels of Logic = 7)
  Clock Path Skew:      -0.646ns (0.624 - 1.270)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_inp_b_q_4 to M_state_q_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X10Y60.Q4     Tickq                 1.778   io_dip_4_IBUF
                                                       M_inp_b_q_4
    SLICE_X21Y53.C2      net (fanout=1)        1.201   M_inp_b_q[4]
    SLICE_X21Y53.C       Tilo                  0.259   M_alu_b[6]
                                                       Mmux_M_alu_b111
    DSP48_X0Y10.A4       net (fanout=7)        2.325   M_alu_b[4]
    DSP48_X0Y10.M8       Tdspdo_A_M            3.265   alu/aluadder/Mmult_n0010
                                                       alu/aluadder/Mmult_n0010
    SLICE_X14Y40.A4      net (fanout=1)        1.564   alu/n0010[8]
    SLICE_X14Y40.A       Tilo                  0.235   M_state_q_FSM_FFd3-In162
                                                       alu/Mmux_out155
    SLICE_X12Y39.B1      net (fanout=15)       1.042   M_alu_out[8]
    SLICE_X12Y39.B       Tilo                  0.254   M_alu_out[15]_GND_1_o_equal_49_o[15]
                                                       M_alu_out[15]_GND_1_o_equal_49_o<15>1
    SLICE_X8Y41.A5       net (fanout=1)        1.010   M_alu_out[15]_GND_1_o_equal_49_o[15]
    SLICE_X8Y41.A        Tilo                  0.254   M_state_q_FSM_FFd4-In3
                                                       M_alu_out[15]_GND_1_o_equal_49_o<15>3
    SLICE_X9Y43.A1       net (fanout=2)        1.792   M_alu_out[15]_GND_1_o_equal_49_o
    SLICE_X9Y43.A        Tilo                  0.259   M_state_q_FSM_FFd6
                                                       M_state_q_FSM_FFd3-In164
    SLICE_X9Y48.C1       net (fanout=2)        1.400   M_state_q_FSM_FFd3-In16
    SLICE_X9Y48.C        Tilo                  0.259   M_state_q_FSM_FFd6_2
                                                       M_state_q_FSM_FFd6-In7
    SLICE_X9Y43.DX       net (fanout=2)        0.707   M_state_q_FSM_FFd6-In
    SLICE_X9Y43.CLK      Tdick                 0.114   M_state_q_FSM_FFd6
                                                       M_state_q_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                     17.718ns (6.677ns logic, 11.041ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack:                  1.612ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_inp_b_q_3 (FF)
  Destination:          M_state_q_FSM_FFd6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.706ns (Levels of Logic = 7)
  Clock Path Skew:      -0.647ns (0.624 - 1.271)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_inp_b_q_3 to M_state_q_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X10Y63.Q4     Tickq                 1.778   io_dip_3_IBUF
                                                       M_inp_b_q_3
    SLICE_X12Y48.A4      net (fanout=2)        1.839   M_inp_b_q[3]
    SLICE_X12Y48.A       Tilo                  0.254   alu/Mmux_out104
                                                       Mmux_M_alu_b10
    DSP48_X0Y10.A3       net (fanout=6)        1.553   M_alu_b[3]
    DSP48_X0Y10.M4       Tdspdo_A_M            3.265   alu/aluadder/Mmult_n0010
                                                       alu/aluadder/Mmult_n0010
    SLICE_X12Y40.D5      net (fanout=1)        1.384   alu/n0010[4]
    SLICE_X12Y40.D       Tilo                  0.254   M_alu_out[4]
                                                       alu/Mmux_out1114
    SLICE_X9Y42.B2       net (fanout=15)       1.842   M_alu_out[4]
    SLICE_X9Y42.B        Tilo                  0.259   M_alu_out[15]_PWR_1_o_equal_91_o[15]
                                                       M_alu_out[15]_GND_1_o_equal_49_o<15>2
    SLICE_X8Y41.A4       net (fanout=1)        0.493   M_alu_out[15]_GND_1_o_equal_49_o<15>1
    SLICE_X8Y41.A        Tilo                  0.254   M_state_q_FSM_FFd4-In3
                                                       M_alu_out[15]_GND_1_o_equal_49_o<15>3
    SLICE_X9Y43.A1       net (fanout=2)        1.792   M_alu_out[15]_GND_1_o_equal_49_o
    SLICE_X9Y43.A        Tilo                  0.259   M_state_q_FSM_FFd6
                                                       M_state_q_FSM_FFd3-In164
    SLICE_X9Y48.C1       net (fanout=2)        1.400   M_state_q_FSM_FFd3-In16
    SLICE_X9Y48.C        Tilo                  0.259   M_state_q_FSM_FFd6_2
                                                       M_state_q_FSM_FFd6-In7
    SLICE_X9Y43.DX       net (fanout=2)        0.707   M_state_q_FSM_FFd6-In
    SLICE_X9Y43.CLK      Tdick                 0.114   M_state_q_FSM_FFd6
                                                       M_state_q_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                     17.706ns (6.696ns logic, 11.010ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack:                  1.626ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_inp_a_q_14 (FF)
  Destination:          M_state_q_FSM_FFd6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.703ns (Levels of Logic = 7)
  Clock Path Skew:      -0.636ns (0.624 - 1.260)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_inp_a_q_14 to M_state_q_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y49.Q4     Tickq                 1.778   io_dip_14_IBUF
                                                       M_inp_a_q_14
    SLICE_X14Y44.B3      net (fanout=1)        1.714   M_inp_a_q[14]
    SLICE_X14Y44.B       Tilo                  0.235   M_alu_a[14]
                                                       Mmux_M_alu_a61
    DSP48_X0Y10.B14      net (fanout=11)       1.065   M_alu_a[14]
    DSP48_X0Y10.M4       Tdspdo_B_M            3.894   alu/aluadder/Mmult_n0010
                                                       alu/aluadder/Mmult_n0010
    SLICE_X12Y40.D5      net (fanout=1)        1.384   alu/n0010[4]
    SLICE_X12Y40.D       Tilo                  0.254   M_alu_out[4]
                                                       alu/Mmux_out1114
    SLICE_X9Y42.B2       net (fanout=15)       1.842   M_alu_out[4]
    SLICE_X9Y42.B        Tilo                  0.259   M_alu_out[15]_PWR_1_o_equal_91_o[15]
                                                       M_alu_out[15]_GND_1_o_equal_49_o<15>2
    SLICE_X8Y41.A4       net (fanout=1)        0.493   M_alu_out[15]_GND_1_o_equal_49_o<15>1
    SLICE_X8Y41.A        Tilo                  0.254   M_state_q_FSM_FFd4-In3
                                                       M_alu_out[15]_GND_1_o_equal_49_o<15>3
    SLICE_X9Y43.A1       net (fanout=2)        1.792   M_alu_out[15]_GND_1_o_equal_49_o
    SLICE_X9Y43.A        Tilo                  0.259   M_state_q_FSM_FFd6
                                                       M_state_q_FSM_FFd3-In164
    SLICE_X9Y48.C1       net (fanout=2)        1.400   M_state_q_FSM_FFd3-In16
    SLICE_X9Y48.C        Tilo                  0.259   M_state_q_FSM_FFd6_2
                                                       M_state_q_FSM_FFd6-In7
    SLICE_X9Y43.DX       net (fanout=2)        0.707   M_state_q_FSM_FFd6-In
    SLICE_X9Y43.CLK      Tdick                 0.114   M_state_q_FSM_FFd6
                                                       M_state_q_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                     17.703ns (7.306ns logic, 10.397ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------
Slack:                  1.627ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_inp_b_q_8 (FF)
  Destination:          M_state_q_FSM_FFd6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.692ns (Levels of Logic = 7)
  Clock Path Skew:      -0.646ns (0.624 - 1.270)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_inp_b_q_8 to M_state_q_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X11Y61.Q4     Tickq                 1.778   io_dip_8_IBUF
                                                       M_inp_b_q_8
    SLICE_X18Y54.C2      net (fanout=1)        1.545   M_inp_b_q[8]
    SLICE_X18Y54.C       Tilo                  0.235   M_inp_a_q[9]
                                                       Mmux_M_alu_b151
    DSP48_X0Y10.A8       net (fanout=7)        1.923   M_alu_b[8]
    DSP48_X0Y10.M12      Tdspdo_A_M            3.265   alu/aluadder/Mmult_n0010
                                                       alu/aluadder/Mmult_n0010
    SLICE_X12Y45.A5      net (fanout=2)        1.623   n0010[12]
    SLICE_X12Y45.A       Tilo                  0.254   alu/Mmux_out41
                                                       alu/Mmux_out45
    SLICE_X12Y39.B2      net (fanout=5)        1.020   M_alu_out[12]
    SLICE_X12Y39.B       Tilo                  0.254   M_alu_out[15]_GND_1_o_equal_49_o[15]
                                                       M_alu_out[15]_GND_1_o_equal_49_o<15>1
    SLICE_X8Y41.A5       net (fanout=1)        1.010   M_alu_out[15]_GND_1_o_equal_49_o[15]
    SLICE_X8Y41.A        Tilo                  0.254   M_state_q_FSM_FFd4-In3
                                                       M_alu_out[15]_GND_1_o_equal_49_o<15>3
    SLICE_X9Y43.A1       net (fanout=2)        1.792   M_alu_out[15]_GND_1_o_equal_49_o
    SLICE_X9Y43.A        Tilo                  0.259   M_state_q_FSM_FFd6
                                                       M_state_q_FSM_FFd3-In164
    SLICE_X9Y48.C1       net (fanout=2)        1.400   M_state_q_FSM_FFd3-In16
    SLICE_X9Y48.C        Tilo                  0.259   M_state_q_FSM_FFd6_2
                                                       M_state_q_FSM_FFd6-In7
    SLICE_X9Y43.DX       net (fanout=2)        0.707   M_state_q_FSM_FFd6-In
    SLICE_X9Y43.CLK      Tdick                 0.114   M_state_q_FSM_FFd6
                                                       M_state_q_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                     17.692ns (6.672ns logic, 11.020ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack:                  1.632ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_inp_a_q_13 (FF)
  Destination:          M_state_q_FSM_FFd6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.699ns (Levels of Logic = 7)
  Clock Path Skew:      -0.634ns (0.624 - 1.258)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_inp_a_q_13 to M_state_q_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y50.Q4     Tickq                 1.778   io_dip_13_IBUF
                                                       M_inp_a_q_13
    SLICE_X15Y46.A5      net (fanout=1)        1.554   M_inp_a_q[13]
    SLICE_X15Y46.A       Tilo                  0.259   M_alu_a[15]
                                                       Mmux_M_alu_a51
    DSP48_X0Y10.B13      net (fanout=11)       1.268   M_alu_a[13]
    DSP48_X0Y10.M12      Tdspdo_B_M            3.894   alu/aluadder/Mmult_n0010
                                                       alu/aluadder/Mmult_n0010
    SLICE_X12Y45.A5      net (fanout=2)        1.623   n0010[12]
    SLICE_X12Y45.A       Tilo                  0.254   alu/Mmux_out41
                                                       alu/Mmux_out45
    SLICE_X12Y39.B2      net (fanout=5)        1.020   M_alu_out[12]
    SLICE_X12Y39.B       Tilo                  0.254   M_alu_out[15]_GND_1_o_equal_49_o[15]
                                                       M_alu_out[15]_GND_1_o_equal_49_o<15>1
    SLICE_X8Y41.A5       net (fanout=1)        1.010   M_alu_out[15]_GND_1_o_equal_49_o[15]
    SLICE_X8Y41.A        Tilo                  0.254   M_state_q_FSM_FFd4-In3
                                                       M_alu_out[15]_GND_1_o_equal_49_o<15>3
    SLICE_X9Y43.A1       net (fanout=2)        1.792   M_alu_out[15]_GND_1_o_equal_49_o
    SLICE_X9Y43.A        Tilo                  0.259   M_state_q_FSM_FFd6
                                                       M_state_q_FSM_FFd3-In164
    SLICE_X9Y48.C1       net (fanout=2)        1.400   M_state_q_FSM_FFd3-In16
    SLICE_X9Y48.C        Tilo                  0.259   M_state_q_FSM_FFd6_2
                                                       M_state_q_FSM_FFd6-In7
    SLICE_X9Y43.DX       net (fanout=2)        0.707   M_state_q_FSM_FFd6-In
    SLICE_X9Y43.CLK      Tdick                 0.114   M_state_q_FSM_FFd6
                                                       M_state_q_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                     17.699ns (7.325ns logic, 10.374ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack:                  1.638ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_inp_a_q_11 (FF)
  Destination:          M_state_q_FSM_FFd6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.683ns (Levels of Logic = 7)
  Clock Path Skew:      -0.644ns (0.624 - 1.268)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_inp_a_q_11 to M_state_q_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y58.Q4     Tickq                 1.778   io_dip_11_IBUF
                                                       M_inp_a_q_11
    SLICE_X14Y45.C5      net (fanout=1)        1.775   M_inp_a_q[11]
    SLICE_X14Y45.C       Tilo                  0.235   alu/Mmux_out42
                                                       Mmux_M_alu_a31
    DSP48_X0Y10.B11      net (fanout=11)       1.055   M_alu_a[11]
    DSP48_X0Y10.M12      Tdspdo_B_M            3.894   alu/aluadder/Mmult_n0010
                                                       alu/aluadder/Mmult_n0010
    SLICE_X12Y45.A5      net (fanout=2)        1.623   n0010[12]
    SLICE_X12Y45.A       Tilo                  0.254   alu/Mmux_out41
                                                       alu/Mmux_out45
    SLICE_X12Y39.B2      net (fanout=5)        1.020   M_alu_out[12]
    SLICE_X12Y39.B       Tilo                  0.254   M_alu_out[15]_GND_1_o_equal_49_o[15]
                                                       M_alu_out[15]_GND_1_o_equal_49_o<15>1
    SLICE_X8Y41.A5       net (fanout=1)        1.010   M_alu_out[15]_GND_1_o_equal_49_o[15]
    SLICE_X8Y41.A        Tilo                  0.254   M_state_q_FSM_FFd4-In3
                                                       M_alu_out[15]_GND_1_o_equal_49_o<15>3
    SLICE_X9Y43.A1       net (fanout=2)        1.792   M_alu_out[15]_GND_1_o_equal_49_o
    SLICE_X9Y43.A        Tilo                  0.259   M_state_q_FSM_FFd6
                                                       M_state_q_FSM_FFd3-In164
    SLICE_X9Y48.C1       net (fanout=2)        1.400   M_state_q_FSM_FFd3-In16
    SLICE_X9Y48.C        Tilo                  0.259   M_state_q_FSM_FFd6_2
                                                       M_state_q_FSM_FFd6-In7
    SLICE_X9Y43.DX       net (fanout=2)        0.707   M_state_q_FSM_FFd6-In
    SLICE_X9Y43.CLK      Tdick                 0.114   M_state_q_FSM_FFd6
                                                       M_state_q_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                     17.683ns (7.301ns logic, 10.382ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------
Slack:                  1.648ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_inp_a_q_10 (FF)
  Destination:          M_state_q_FSM_FFd5_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.644ns (Levels of Logic = 7)
  Clock Path Skew:      -0.673ns (0.595 - 1.268)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_inp_a_q_10 to M_state_q_FSM_FFd5_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y59.Q4     Tickq                 1.778   io_dip_10_IBUF
                                                       M_inp_a_q_10
    SLICE_X19Y55.A3      net (fanout=1)        1.215   M_inp_a_q[10]
    SLICE_X19Y55.A       Tilo                  0.259   M_alu_a[10]
                                                       Mmux_M_alu_a21
    DSP48_X0Y10.B10      net (fanout=11)       2.082   M_alu_a[10]
    DSP48_X0Y10.M5       Tdspdo_B_M            3.894   alu/aluadder/Mmult_n0010
                                                       alu/aluadder/Mmult_n0010
    SLICE_X13Y38.A1      net (fanout=1)        1.452   alu/n0010[5]
    SLICE_X13Y38.A       Tilo                  0.259   alu/Mmux_out124
                                                       alu/Mmux_out126
    SLICE_X13Y42.D2      net (fanout=8)        1.255   M_alu_out[5]
    SLICE_X13Y42.D       Tilo                  0.259   M_alu_out[15]_GND_1_o_equal_107_o<15>11
                                                       M_alu_out[15]_GND_1_o_equal_107_o<15>111
    SLICE_X11Y38.D2      net (fanout=10)       2.306   M_alu_out[15]_GND_1_o_equal_107_o<15>11
    SLICE_X11Y38.D       Tilo                  0.259   M_state_q_FSM_FFd5-In2
                                                       M_state_q_FSM_FFd5-In2
    SLICE_X9Y43.C1       net (fanout=1)        1.215   M_state_q_FSM_FFd5-In2
    SLICE_X9Y43.C        Tilo                  0.259   M_state_q_FSM_FFd6
                                                       M_state_q_FSM_FFd5-In7
    SLICE_X12Y43.B4      net (fanout=3)        0.833   M_state_q_FSM_FFd5-In
    SLICE_X12Y43.CLK     Tas                   0.319   M_state_q_FSM_FFd5_1
                                                       M_state_q_FSM_FFd5-In_rt
                                                       M_state_q_FSM_FFd5_3
    -------------------------------------------------  ---------------------------
    Total                                     17.644ns (7.286ns logic, 10.358ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_0_IBUF/CLK0
  Logical resource: M_inp_b_q_0/CLK0
  Location pin: ILOGIC_X9Y60.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_1_IBUF/CLK0
  Logical resource: M_inp_b_q_1/CLK0
  Location pin: ILOGIC_X9Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_2_IBUF/CLK0
  Logical resource: M_inp_b_q_2/CLK0
  Location pin: ILOGIC_X10Y62.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_3_IBUF/CLK0
  Logical resource: M_inp_b_q_3/CLK0
  Location pin: ILOGIC_X10Y63.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_4_IBUF/CLK0
  Logical resource: M_inp_b_q_4/CLK0
  Location pin: ILOGIC_X10Y60.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_5_IBUF/CLK0
  Logical resource: M_inp_b_q_5/CLK0
  Location pin: ILOGIC_X10Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_6_IBUF/CLK0
  Logical resource: M_inp_b_q_6/CLK0
  Location pin: ILOGIC_X11Y62.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_7_IBUF/CLK0
  Logical resource: M_inp_b_q_7/CLK0
  Location pin: ILOGIC_X11Y63.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_8_IBUF/CLK0
  Logical resource: M_inp_b_q_8/CLK0
  Location pin: ILOGIC_X11Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_9_IBUF/CLK0
  Logical resource: M_inp_b_q_9/CLK0
  Location pin: ILOGIC_X11Y60.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_10_IBUF/CLK0
  Logical resource: M_inp_a_q_10/CLK0
  Location pin: ILOGIC_X12Y59.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_11_IBUF/CLK0
  Logical resource: M_inp_a_q_11/CLK0
  Location pin: ILOGIC_X12Y58.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_12_IBUF/CLK0
  Logical resource: M_inp_a_q_12/CLK0
  Location pin: ILOGIC_X12Y51.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_13_IBUF/CLK0
  Logical resource: M_inp_a_q_13/CLK0
  Location pin: ILOGIC_X12Y50.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_14_IBUF/CLK0
  Logical resource: M_inp_a_q_14/CLK0
  Location pin: ILOGIC_X12Y49.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_15_IBUF/CLK0
  Logical resource: M_inp_a_q_15/CLK0
  Location pin: ILOGIC_X12Y48.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_0/CK
  Location pin: SLICE_X0Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_1/CK
  Location pin: SLICE_X0Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_2/CK
  Location pin: SLICE_X0Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_3/CK
  Location pin: SLICE_X0Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_4/CK
  Location pin: SLICE_X0Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_5/CK
  Location pin: SLICE_X0Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_6/CK
  Location pin: SLICE_X0Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_7/CK
  Location pin: SLICE_X0Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_8/CK
  Location pin: SLICE_X0Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_9/CK
  Location pin: SLICE_X0Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_10/CK
  Location pin: SLICE_X0Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_11/CK
  Location pin: SLICE_X0Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_12/CK
  Location pin: SLICE_X0Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   18.924|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 538592 paths, 0 nets, and 1269 connections

Design statistics:
   Minimum period:  18.924ns{1}   (Maximum frequency:  52.843MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Oct 30 13:19:53 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 171 MB



