

<!DOCTYPE html>


<html >

  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta name="generator" content="Docutils 0.17.1: http://docutils.sourceforge.net/" />

    <title>Struct usic0_ch0 &#8212; hal-xmc4700 1.1.3 documentation</title>
  
  
  
  <script data-cfasync="false">
    document.documentElement.dataset.mode = localStorage.getItem("mode") || "";
    document.documentElement.dataset.theme = localStorage.getItem("theme") || "light";
  </script>
  
  <!-- Loaded before other Sphinx assets -->
  <link href="../_static/styles/theme.css?digest=e353d410970836974a52" rel="stylesheet" />
<link href="../_static/styles/bootstrap.css?digest=e353d410970836974a52" rel="stylesheet" />
<link href="../_static/styles/pydata-sphinx-theme.css?digest=e353d410970836974a52" rel="stylesheet" />

  
  <link href="../_static/vendor/fontawesome/6.1.2/css/all.min.css?digest=e353d410970836974a52" rel="stylesheet" />
  <link rel="preload" as="font" type="font/woff2" crossorigin href="../_static/vendor/fontawesome/6.1.2/webfonts/fa-solid-900.woff2" />
<link rel="preload" as="font" type="font/woff2" crossorigin href="../_static/vendor/fontawesome/6.1.2/webfonts/fa-brands-400.woff2" />
<link rel="preload" as="font" type="font/woff2" crossorigin href="../_static/vendor/fontawesome/6.1.2/webfonts/fa-regular-400.woff2" />

    <link rel="stylesheet" type="text/css" href="../_static/pygments.css" />
    <link rel="stylesheet" href="../_static/styles/sphinx-book-theme.css?digest=14f4ca6b54d191a8c7657f6c759bf11a5fb86285" type="text/css" />
    <link rel="stylesheet" type="text/css" href="../_static/collapsible-lists/css/tree_view.css" />
  
  <!-- Pre-loaded scripts that we'll load fully later -->
  <link rel="preload" as="script" href="../_static/scripts/bootstrap.js?digest=e353d410970836974a52" />
<link rel="preload" as="script" href="../_static/scripts/pydata-sphinx-theme.js?digest=e353d410970836974a52" />

    <script data-url_root="../" id="documentation_options" src="../_static/documentation_options.js"></script>
    <script src="../_static/jquery.js"></script>
    <script src="../_static/underscore.js"></script>
    <script src="../_static/doctools.js"></script>
    <script src="../_static/scripts/sphinx-book-theme.js?digest=5a5c038af52cf7bc1a1ec88eea08e6366ee68824"></script>
    <script src="../_static/collapsible-lists/js/CollapsibleLists.compressed.js"></script>
    <script src="../_static/collapsible-lists/js/apply-collapsible-lists.js"></script>
    <script>DOCUMENTATION_OPTIONS.pagename = 'generated/structXMC4700_1_1usic0__ch0';</script>
    <link rel="index" title="Index" href="../genindex.html" />
    <link rel="search" title="Search" href="../search.html" />
    <link rel="next" title="Struct vadc" href="structXMC4700_1_1vadc.html" />
    <link rel="prev" title="Struct usic0" href="structXMC4700_1_1usic0.html" />
  <meta name="viewport" content="width=device-width, initial-scale=1"/>
  <meta name="docsearch:language" content="None"/>
  </head>
  
  
  <body data-bs-spy="scroll" data-bs-target=".bd-toc-nav" data-offset="180" data-bs-root-margin="0px 0px -60%" data-default-mode="">

  
  
  <a class="skip-link" href="#main-content">Skip to main content</a>
  
  <input type="checkbox"
          class="sidebar-toggle"
          name="__primary"
          id="__primary"/>
  <label class="overlay overlay-primary" for="__primary"></label>
  
  <input type="checkbox"
          class="sidebar-toggle"
          name="__secondary"
          id="__secondary"/>
  <label class="overlay overlay-secondary" for="__secondary"></label>
  
  <div class="search-button__wrapper">
    <div class="search-button__overlay"></div>
    <div class="search-button__search-container">
<form class="bd-search d-flex align-items-center"
      action="../search.html"
      method="get">
  <i class="fa-solid fa-magnifying-glass"></i>
  <input type="search"
         class="form-control"
         name="q"
         id="search-input"
         placeholder="Search..."
         aria-label="Search..."
         autocomplete="off"
         autocorrect="off"
         autocapitalize="off"
         spellcheck="false"/>
  <span class="search-button__kbd-shortcut"><kbd class="kbd-shortcut__modifier">Ctrl</kbd>+<kbd>K</kbd></span>
</form></div>
  </div>
  
    <nav class="bd-header navbar navbar-expand-lg bd-navbar">
    </nav>
  
  <div class="bd-container">
    <div class="bd-container__inner bd-page-width">
      
      <div class="bd-sidebar-primary bd-sidebar">
        

  
  <div class="sidebar-header-items sidebar-primary__section">
    
    
    
    
  </div>
  
    <div class="sidebar-primary-items__start sidebar-primary__section">
        <div class="sidebar-primary-item">
  

<a class="navbar-brand logo" href="../index.html">
  
  
  
  
  
    <p class="title logo__title">hal-xmc4700 1.1.3 documentation</p>
  
</a></div>
        <div class="sidebar-primary-item"><nav class="bd-links" id="bd-docs-nav" aria-label="Main">
    <div class="bd-toc-item navbar-nav active">
        <p aria-level="2" class="caption" role="heading"><span class="caption-text">Contents:</span></p>
<ul class="current nav bd-sidenav">
<li class="toctree-l1 current active has-children"><a class="reference internal" href="root.html">Library API</a><input checked="" class="toctree-checkbox" id="toctree-checkbox-1" name="toctree-checkbox-1" type="checkbox"/><label class="toctree-toggle" for="toctree-checkbox-1"><i class="fa-solid fa-chevron-down"></i></label><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="namespace_XMC4700.html">Namespace XMC4700</a></li>
<li class="toctree-l2"><a class="reference internal" href="structXMC4700_1_1can.html">Struct can</a></li>
<li class="toctree-l2"><a class="reference internal" href="structXMC4700_1_1CAN__MO.html">Struct CAN_MO</a></li>
<li class="toctree-l2"><a class="reference internal" href="structXMC4700_1_1can__mo.html">Struct can_mo</a></li>
<li class="toctree-l2"><a class="reference internal" href="structXMC4700_1_1can__node0.html">Struct can_node0</a></li>
<li class="toctree-l2"><a class="reference internal" href="structXMC4700_1_1ccu40.html">Struct ccu40</a></li>
<li class="toctree-l2"><a class="reference internal" href="structXMC4700_1_1ccu40__cc40.html">Struct ccu40_cc40</a></li>
<li class="toctree-l2"><a class="reference internal" href="structXMC4700_1_1ccu80.html">Struct ccu80</a></li>
<li class="toctree-l2"><a class="reference internal" href="structXMC4700_1_1ccu80__cc80.html">Struct ccu80_cc80</a></li>
<li class="toctree-l2"><a class="reference internal" href="structXMC4700_1_1dac.html">Struct dac</a></li>
<li class="toctree-l2"><a class="reference internal" href="structXMC4700_1_1dlr.html">Struct dlr</a></li>
<li class="toctree-l2"><a class="reference internal" href="structXMC4700_1_1dsd.html">Struct dsd</a></li>
<li class="toctree-l2"><a class="reference internal" href="structXMC4700_1_1dsd__ch0.html">Struct dsd_ch0</a></li>
<li class="toctree-l2"><a class="reference internal" href="structXMC4700_1_1ebu.html">Struct ebu</a></li>
<li class="toctree-l2"><a class="reference internal" href="structXMC4700_1_1eru0.html">Struct eru0</a></li>
<li class="toctree-l2"><a class="reference internal" href="structXMC4700_1_1eth0.html">Struct eth0</a></li>
<li class="toctree-l2"><a class="reference internal" href="structXMC4700_1_1eth0__con.html">Struct eth0_con</a></li>
<li class="toctree-l2"><a class="reference internal" href="structXMC4700_1_1fce.html">Struct fce</a></li>
<li class="toctree-l2"><a class="reference internal" href="structXMC4700_1_1fce__ke0.html">Struct fce_ke0</a></li>
<li class="toctree-l2"><a class="reference internal" href="structXMC4700_1_1flash0.html">Struct flash0</a></li>
<li class="toctree-l2"><a class="reference internal" href="structXMC4700_1_1gpdma0.html">Struct gpdma0</a></li>
<li class="toctree-l2"><a class="reference internal" href="structXMC4700_1_1gpdma0__ch0.html">Struct gpdma0_ch0</a></li>
<li class="toctree-l2"><a class="reference internal" href="structXMC4700_1_1gpdma0__ch2.html">Struct gpdma0_ch2</a></li>
<li class="toctree-l2"><a class="reference internal" href="structXMC4700_1_1gpdma1.html">Struct gpdma1</a></li>
<li class="toctree-l2"><a class="reference internal" href="structXMC4700_1_1gpdma1__ch0.html">Struct gpdma1_ch0</a></li>
<li class="toctree-l2"><a class="reference internal" href="structXMC4700_1_1ledts0.html">Struct ledts0</a></li>
<li class="toctree-l2"><a class="reference internal" href="structXMC4700_1_1pba0.html">Struct pba0</a></li>
<li class="toctree-l2"><a class="reference internal" href="structXMC4700_1_1pmu0.html">Struct pmu0</a></li>
<li class="toctree-l2"><a class="reference internal" href="structXMC4700_1_1port0.html">Struct port0</a></li>
<li class="toctree-l2"><a class="reference internal" href="structXMC4700_1_1port14.html">Struct port14</a></li>
<li class="toctree-l2"><a class="reference internal" href="structXMC4700_1_1port15.html">Struct port15</a></li>
<li class="toctree-l2"><a class="reference internal" href="structXMC4700_1_1port4.html">Struct port4</a></li>
<li class="toctree-l2"><a class="reference internal" href="structXMC4700_1_1port5.html">Struct port5</a></li>
<li class="toctree-l2"><a class="reference internal" href="structXMC4700_1_1posif0.html">Struct posif0</a></li>
<li class="toctree-l2"><a class="reference internal" href="structXMC4700_1_1ppb.html">Struct ppb</a></li>
<li class="toctree-l2"><a class="reference internal" href="structXMC4700_1_1pref.html">Struct pref</a></li>
<li class="toctree-l2"><a class="reference internal" href="structXMC4700_1_1scu__clk.html">Struct scu_clk</a></li>
<li class="toctree-l2"><a class="reference internal" href="structXMC4700_1_1scu__hibernate.html">Struct scu_hibernate</a></li>
<li class="toctree-l2"><a class="reference internal" href="structXMC4700_1_1scu__interrupt.html">Struct scu_interrupt</a></li>
<li class="toctree-l2"><a class="reference internal" href="structXMC4700_1_1scu__osc.html">Struct scu_osc</a></li>
<li class="toctree-l2"><a class="reference internal" href="structXMC4700_1_1scu__parity.html">Struct scu_parity</a></li>
<li class="toctree-l2"><a class="reference internal" href="structXMC4700_1_1scu__pll.html">Struct scu_pll</a></li>
<li class="toctree-l2"><a class="reference internal" href="structXMC4700_1_1scu__power.html">Struct scu_power</a></li>
<li class="toctree-l2"><a class="reference internal" href="structXMC4700_1_1scu__reset.html">Struct scu_reset</a></li>
<li class="toctree-l2"><a class="reference internal" href="structXMC4700_1_1scu__trap.html">Struct scu_trap</a></li>
<li class="toctree-l2"><a class="reference internal" href="structXMC4700_1_1sdmmc.html">Struct sdmmc</a></li>
<li class="toctree-l2"><a class="reference internal" href="structXMC4700_1_1sdmmc__con.html">Struct sdmmc_con</a></li>
<li class="toctree-l2"><a class="reference internal" href="structXMC4700_1_1usb0.html">Struct usb0</a></li>
<li class="toctree-l2"><a class="reference internal" href="structXMC4700_1_1usb0__ch0.html">Struct usb0_ch0</a></li>
<li class="toctree-l2"><a class="reference internal" href="structXMC4700_1_1usb0__ep0.html">Struct usb0_ep0</a></li>
<li class="toctree-l2"><a class="reference internal" href="structXMC4700_1_1usb0__ep1.html">Struct usb0_ep1</a></li>
<li class="toctree-l2"><a class="reference internal" href="structXMC4700_1_1usic0.html">Struct usic0</a></li>
<li class="toctree-l2 current active"><a class="current reference internal" href="#">Struct usic0_ch0</a></li>
<li class="toctree-l2"><a class="reference internal" href="structXMC4700_1_1vadc.html">Struct vadc</a></li>
<li class="toctree-l2"><a class="reference internal" href="structXMC4700_1_1vadc__g0.html">Struct vadc_g0</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CAN__ID__MOD__TYPE_8h_1a2dc6ef03c251bf45981c3b803bded84c.html">Enum CAN_ID_MOD_TYPE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CAN__MCR__CLKSEL_8h_1a0ef58711a778e2b4dac911f1a3830c76.html">Enum CAN_MCR_CLKSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CAN__MO__MOAR__PRI_8h_1a470f1356c71055bd59a22b67b7aa145f.html">Enum CAN_MO_MOAR_PRI</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CAN__MO__MOFCR__MMC_8h_1a2dfb1ae34c5cb3037cc43285f13c6121.html">Enum CAN_MO_MOFCR_MMC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CAN__MO__MOIPR__TXINP_8h_1aee8e7b77c29fcef1b7ee6705832b6aa8.html">Enum CAN_MO_MOIPR_TXINP</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CAN__NODE0__NFCR__CFMOD_8h_1a8d6588d8447d7ad35ef4c5fe1582874d.html">Enum CAN_NODE0_NFCR_CFMOD</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CAN__NODE0__NIPR__CFCINP_8h_1af07cfb254adcfb9fab12e319a5f66e49.html">Enum CAN_NODE0_NIPR_CFCINP</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CCU40__CC40__CMC__CNTS_8h_1aa32a5a97b7d9f09f634003b8b5b15bc9.html">Enum CCU40_CC40_CMC_CNTS</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CCU40__CC40__INS__EV2EM_8h_1a6670662ab8f33caa16cf094bb698220c.html">Enum CCU40_CC40_INS_EV2EM</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CCU40__CC40__INS__EV2IS_8h_1ac85579f997c5a5208c1eddb8363cc0a1.html">Enum CCU40_CC40_INS_EV2IS</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CCU40__CC40__INS__LPF2M_8h_1a59432f838a140f83e69defc62f63df6b.html">Enum CCU40_CC40_INS_LPF2M</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CCU40__CC40__SRS__E2SR_8h_1a4e3f6c2f60577a10dff1fc52b0846e4c.html">Enum CCU40_CC40_SRS_E2SR</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CCU40__CC40__TC__CAPC_8h_1acb77096affce7bb966a328176c94fb9c.html">Enum CCU40_CC40_TC_CAPC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CCU40__CC40__TC__DITHE_8h_1a6e1fae99a5de3b0b6fb881727468d0ed.html">Enum CCU40_CC40_TC_DITHE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CCU40__CC40__TC__ENDM_8h_1a2787654562d459621f4c2b41ebdfff28.html">Enum CCU40_CC40_TC_ENDM</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CCU40__GCTRL__MSDE_8h_1ab5ad1fc107e601f6e6de868017393ad9.html">Enum CCU40_GCTRL_MSDE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CCU40__GCTRL__PCIS_8h_1a9f4b430f12bf3d46853c7a85b0290f41.html">Enum CCU40_GCTRL_PCIS</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CCU40__GCTRL__PRBC_8h_1a0cf329d03becf05da8a769bcf724fe26.html">Enum CCU40_GCTRL_PRBC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CCU40__GCTRL__SUSCFG_8h_1a7c0f621fae20b9da94731d4f38dc47a7.html">Enum CCU40_GCTRL_SUSCFG</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CCU80__CC80__CMC__CNTS_8h_1a0ad009ae01f5f61f443c86b8bc16647a.html">Enum CCU80_CC80_CMC_CNTS</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CCU80__CC80__DTC__DTCC_8h_1a54b1369b6cbfde31ce9b8bd495b27836.html">Enum CCU80_CC80_DTC_DTCC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CCU80__CC80__INS__EV2EM_8h_1a8a4350d1c20dacc41d197de58a4d2be2.html">Enum CCU80_CC80_INS_EV2EM</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CCU80__CC80__INS__EV2IS_8h_1a6ffaba4effe540f3eca6ce985039b468.html">Enum CCU80_CC80_INS_EV2IS</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CCU80__CC80__INS__LPF2M_8h_1af749a150298ff37631239b55b192bf41.html">Enum CCU80_CC80_INS_LPF2M</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CCU80__CC80__SRS__E0SR_8h_1a146480a3d98e7d20cda1c3160eaa88cf.html">Enum CCU80_CC80_SRS_E0SR</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CCU80__CC80__SRS__E1SR_8h_1a2cf896720fa99a8573b8c599efdbb30f.html">Enum CCU80_CC80_SRS_E1SR</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CCU80__CC80__SRS__E2SR_8h_1adec9bf99145bbeb31b2d7c1992465653.html">Enum CCU80_CC80_SRS_E2SR</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CCU80__CC80__STC__STM_8h_1aa88a10b038fa00a1cc4ca1d1c42de1b3.html">Enum CCU80_CC80_STC_STM</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CCU80__CC80__TC__CAPC_8h_1a3e96ddd0f4eb0d660f51420d16deefab.html">Enum CCU80_CC80_TC_CAPC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CCU80__CC80__TC__DITHE_8h_1af7b72df770f910a69f6cf2e8622988b8.html">Enum CCU80_CC80_TC_DITHE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CCU80__CC80__TC__EME_8h_1a1f96959d62f7724dc156f415e5e6ff38.html">Enum CCU80_CC80_TC_EME</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CCU80__CC80__TC__ENDM_8h_1a48c127deddd55c83ddd5bf5c7a7e9b91.html">Enum CCU80_CC80_TC_ENDM</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CCU80__CC80__TC__STOS_8h_1a84fa2ee73ad8c208368628fddf4ebb1a.html">Enum CCU80_CC80_TC_STOS</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CCU80__GCTRL__MSDE_8h_1aaf3021d1ed86ae54b8b5dcfc808cadb0.html">Enum CCU80_GCTRL_MSDE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CCU80__GCTRL__PCIS_8h_1adda9c775419cad6e756a4b048d4d034f.html">Enum CCU80_GCTRL_PCIS</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CCU80__GCTRL__PRBC_8h_1a74d9877c9b51511c570a3f098af109b8.html">Enum CCU80_GCTRL_PRBC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CCU80__GCTRL__SUSCFG_8h_1acaef5818523e466d4e1c20330036d8c5.html">Enum CCU80_GCTRL_SUSCFG</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CCU80__GPCHK__PACS_8h_1a6eaeb65ec0402c27e9d854cf243f00dc.html">Enum CCU80_GPCHK_PACS</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CCU80__GPCHK__PCDS_8h_1a889f2406a2f792426b86f9cd2fb1fc9e.html">Enum CCU80_GPCHK_PCDS</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CCU80__GPCHK__PISEL_8h_1abd451d31e2bea37a1701f72168269a36.html">Enum CCU80_GPCHK_PISEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DAC__DAC0CFG0__MODE_8h_1ad199ec13b877c5fd9a031c38c11fb9a7.html">Enum DAC_DAC0CFG0_MODE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DAC__DAC0CFG1__SCALE_8h_1a654e99e21f79fc8640eea9c6fe3d6c59.html">Enum DAC_DAC0CFG1_SCALE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DAC__DAC0CFG1__TRIGMOD_8h_1a5d23893c33571d7133b0d7f5768c0afc.html">Enum DAC_DAC0CFG1_TRIGMOD</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DSD__CGCFG__CGMOD_8h_1abd788f24c96a25bf2849a796cc3865d7.html">Enum DSD_CGCFG_CGMOD</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DSD__CGCFG__DIVCG_8h_1a1c5d58e597d61c7eb9b5e2dd5557659c.html">Enum DSD_CGCFG_DIVCG</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DSD__CH0__DICFG__CSRC_8h_1ae9bab1d3be74f36b71011bb2cb509121.html">Enum DSD_CH0_DICFG_CSRC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DSD__CH0__DICFG__DSRC_8h_1a350364730edeb7b8c46f03bdc77c150b.html">Enum DSD_CH0_DICFG_DSRC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DSD__CH0__DICFG__ITRMODE_8h_1a2641feb9145df23e69f233d0f1fcf44c.html">Enum DSD_CH0_DICFG_ITRMODE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DSD__CH0__DICFG__STROBE_8h_1a08f2e1cab74416d6c95db27947582474.html">Enum DSD_CH0_DICFG_STROBE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DSD__CH0__DICFG__TSTRMODE_8h_1a68eb7c2ce0acc67ca045ebce7541c2c1.html">Enum DSD_CH0_DICFG_TSTRMODE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DSD__CH0__FCFGA__ESEL_8h_1a2a706d916114055cb93a6f83c22722cc.html">Enum DSD_CH0_FCFGA_ESEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DSD__CH0__FCFGA__SRGA_8h_1af97e72946d9e1ddcbeb808cf6ec00127.html">Enum DSD_CH0_FCFGA_SRGA</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DSD__CH0__FCFGC__CFMC_8h_1ac7b00a7185f5c2732077f7d4e000ecf3.html">Enum DSD_CH0_FCFGC_CFMC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DSD__CH0__FCFGC__SRGM_8h_1ab59083a1232a5783bf04f833eef8eeaa.html">Enum DSD_CH0_FCFGC_SRGM</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DSD__CH0__MODCFG__DIVM_8h_1a90ce48bf8e743b835128792d26b64f49.html">Enum DSD_CH0_MODCFG_DIVM</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DSD__CH0__RECTCFG__SSRC_8h_1a7ea5de64174539a8d10cea311a81bbb7.html">Enum DSD_CH0_RECTCFG_SSRC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DSD__GLOBCFG__MCSEL_8h_1a302e1eb72a4d13b333676c0c735a4f74.html">Enum DSD_GLOBCFG_MCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DSD__OCS__SUS_8h_1aff19c3bafe5956d84d4ad432bad19ade.html">Enum DSD_OCS_SUS</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_EBU__BUSRAP0__ADDRC_8h_1ae748cb82a38d543b3686f9e4bc496b19.html">Enum EBU_BUSRAP0_ADDRC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_EBU__BUSRAP0__AHOLDC_8h_1aa44e21728988b98f6894a402b1bbe244.html">Enum EBU_BUSRAP0_AHOLDC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_EBU__BUSRAP0__EXTCLOCK_8h_1ae8492e3fa96897d4b44d95714d95f210.html">Enum EBU_BUSRAP0_EXTCLOCK</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_EBU__BUSRAP0__EXTDATA_8h_1aa7628cf8a1e7a2ea4172dc44e2e68ab3.html">Enum EBU_BUSRAP0_EXTDATA</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_EBU__BUSRAP0__RDDTACS_8h_1ac5c515eca6d73fa7cff5b3bc287b77c2.html">Enum EBU_BUSRAP0_RDDTACS</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_EBU__BUSRAP0__RDRECOVC_8h_1a3e8e13baa62ec979b739ccfb508df2d0.html">Enum EBU_BUSRAP0_RDRECOVC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_EBU__BUSRAP0__WAITRDC_8h_1aca9ae27b42217b99bb0e54d7ebea8500.html">Enum EBU_BUSRAP0_WAITRDC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_EBU__BUSRCON0__BCGEN_8h_1a6e7a7b772c75ee6b82cc7cfc27fb5f31.html">Enum EBU_BUSRCON0_BCGEN</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_EBU__BUSRCON0__FETBLEN_8h_1a3317ec4e80a6dd04432104911faa4db4.html">Enum EBU_BUSRCON0_FETBLEN</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_EBU__CLC__EBUDIVACK_8h_1a88b57af33dbef60ba3bea617506730cc.html">Enum EBU_CLC_EBUDIVACK</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_EBU__MODCON__ARBMODE_8h_1ad81944ce81bb549a63fb5427c76c9470.html">Enum EBU_MODCON_ARBMODE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_EBU__MODCON__TIMEOUTC_8h_1a80d08b588a7ce674632f2746fe0544c7.html">Enum EBU_MODCON_TIMEOUTC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_EBU__SDRMCON__AWIDTH_8h_1acd226a9445a24a1c249f8f1266ed9b6f.html">Enum EBU_SDRMCON_AWIDTH</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_EBU__SDRMCON__BANKM_8h_1ae905a0358377d89bf9e255d3dfa6f53e.html">Enum EBU_SDRMCON_BANKM</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_EBU__SDRMCON__PWR__MODE_8h_1ad62f3253355b117a211a549c8541305c.html">Enum EBU_SDRMCON_PWR_MODE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_EBU__SDRMCON__ROWM_8h_1a349e03ba700f17ab5975660b3b94927d.html">Enum EBU_SDRMCON_ROWM</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_EBU__SDRMOD__BURSTL_8h_1a82e88fa2a4313543ef666ce4f4c1b605.html">Enum EBU_SDRMOD_BURSTL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_EBU__SDRMOD__CASLAT_8h_1af1060c9f7efa23d495f7a2081db9084c.html">Enum EBU_SDRMOD_CASLAT</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_EBU__SDRMOD__OPMODE_8h_1af30170684b1f3b6b3a314d0c8bc09925.html">Enum EBU_SDRMOD_OPMODE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_EBU__USERCON__ADDIO_8h_1a148752e45c015ff64b5ddaac5b5a3e11.html">Enum EBU_USERCON_ADDIO</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_ERU0__EXICON__OCS_8h_1acbdb6876b94119127f3554e65a7955d4.html">Enum ERU0_EXICON_OCS</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_ERU0__EXICON__SS_8h_1a84224ca6344671d366ea13aabb1a26bb.html">Enum ERU0_EXICON_SS</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_ERU0__EXISEL__EXS3B_8h_1adb0db47621d5ecac84ab0028a8de1735.html">Enum ERU0_EXISEL_EXS3B</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_ERU0__EXOCON__GP_8h_1aee247cd8c44f26ed83f015f47eec30a1.html">Enum ERU0_EXOCON_GP</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_ERU0__EXOCON__ISS_8h_1a0a42f4fbf68003c92f12ffef76a3a2c3.html">Enum ERU0_EXOCON_ISS</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_ETH0__CON__ETH0__CON__CRS_8h_1ae4ce360683f399e97bf22ba3c5df25e2.html">Enum ETH0_CON_ETH0_CON_CRS</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_ETH0__CON__ETH0__CON__MDIO_8h_1a26f834721bfaac394117aa7b024d1f7b.html">Enum ETH0_CON_ETH0_CON_MDIO</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_FLASH0__FCON__WSPFLASH_8h_1ab0dce3b4eb8f343683ec39200641e06a.html">Enum FLASH0_FCON_WSPFLASH</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_FLASH0__MARP__MARGIN_8h_1a5928e19774b53222f8810bfc981c5290.html">Enum FLASH0_MARP_MARGIN</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_GPDMA0__CH0__CFGL__LOCK__CH__L_8h_1a59e308be4566c4d843374b73f7a1b1e0.html">Enum GPDMA0_CH0_CFGL_LOCK_CH_L</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_GPDMA0__CH0__CTLL__DINC_8h_1afcaa41793754a8296c68e53312018b12.html">Enum GPDMA0_CH0_CTLL_DINC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_GPDMA0__CH2__CFGL__LOCK__CH__L_8h_1acb540ae9c62929a50b5e6ce5fc88f159.html">Enum GPDMA0_CH2_CFGL_LOCK_CH_L</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_GPDMA0__CH2__CTLL__DINC_8h_1a35f0150f2baf5daf978ede035569fe80.html">Enum GPDMA0_CH2_CTLL_DINC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_GPDMA0__CHENREG__CH_8h_1a4fa1a2a178ceb3afac3f881291114c39.html">Enum GPDMA0_CHENREG_CH</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_GPDMA1__CH0__CFGL__LOCK__CH__L_8h_1acc417db6ee7e271465be66bc224f9500.html">Enum GPDMA1_CH0_CFGL_LOCK_CH_L</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_GPDMA1__CH0__CTLL__DINC_8h_1a98ded770fb24c9b0d7168313cb08479f.html">Enum GPDMA1_CH0_CTLL_DINC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_GPDMA1__CHENREG__CH_8h_1a69ae6c86599295ba433ec8a97ed1e655.html">Enum GPDMA1_CHENREG_CH</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_LEDTS0__FNCTL__ACCCNT_8h_1aee3717564de6a440b158b776b436e284.html">Enum LEDTS0_FNCTL_ACCCNT</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_LEDTS0__FNCTL__NR__LEDCOL_8h_1abfdb93faded4e9afd875361b82a718ef.html">Enum LEDTS0_FNCTL_NR_LEDCOL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_LEDTS0__FNCTL__NR__TSIN_8h_1a048e8f5380d1ebbf35106297a5633c15.html">Enum LEDTS0_FNCTL_NR_TSIN</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_LEDTS0__FNCTL__PADT_8h_1ae1417f3b915a1ed930c8bc022cc261af.html">Enum LEDTS0_FNCTL_PADT</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_LEDTS0__FNCTL__TSOEXT_8h_1a3e919411008c2a4eac7b324a0521e453.html">Enum LEDTS0_FNCTL_TSOEXT</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_LEDTS0__GLOBCTL__MASKVAL_8h_1a54c9e0eff45f9f323f1ad9293e031875.html">Enum LEDTS0_GLOBCTL_MASKVAL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PORT0__HWSEL__HW15_8h_1aadda912ab47422a379f43e05d0b9af08.html">Enum PORT0_HWSEL_HW15</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PORT0__IOCR0__PC3_8h_1ab4ed658167cef5852d30a725b7b562ef.html">Enum PORT0_IOCR0_PC3</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PORT0__PDR0__PD1_8h_1a2b33d5fd75b305ac625483a8075b6bbc.html">Enum PORT0_PDR0_PD1</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PORT0__PDR0__PD7_8h_1a1b9c6d2f0d3eff8377130e8c34e7e10c.html">Enum PORT0_PDR0_PD7</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PORT14__HWSEL__HW15_8h_1a45a677d90bc6493ac32883777793195b.html">Enum PORT14_HWSEL_HW15</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PORT14__IOCR0__PC3_8h_1a6e009f6ee6809229aa396a38044942b5.html">Enum PORT14_IOCR0_PC3</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PORT15__HWSEL__HW15_8h_1a57160dab92c0f96ead14034bb38d4db9.html">Enum PORT15_HWSEL_HW15</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PORT15__IOCR0__PC3_8h_1ab071b0528bdfb879ca07c5db1a83f3ee.html">Enum PORT15_IOCR0_PC3</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PORT4__HWSEL__HW15_8h_1ab2772fb6b6ee629d760b391885a3dfca.html">Enum PORT4_HWSEL_HW15</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PORT4__IOCR0__PC3_8h_1ac3393ceaa3426ee8f4d968eb869de32f.html">Enum PORT4_IOCR0_PC3</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PORT4__PDR0__PD1_8h_1a5c7f9dee31ac3d3f7c88b3ab44f2ed61.html">Enum PORT4_PDR0_PD1</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PORT4__PDR0__PD7_8h_1ade34fca3fbdfc6953de6b7b4f01e48a4.html">Enum PORT4_PDR0_PD7</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PORT5__HWSEL__HW15_8h_1a11f617de078bf756a57fd8beb7e1ca39.html">Enum PORT5_HWSEL_HW15</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PORT5__IOCR0__PC3_8h_1a593359dba2107e04087d57111c92b4bb.html">Enum PORT5_IOCR0_PC3</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PORT5__PDR0__PD6_8h_1a563ff2837a9410d082ad2ad0ce883f47.html">Enum PORT5_PDR0_PD6</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PORT5__PDR0__PD7_8h_1a453be0d747e4aff7fb400db67a0db4d0.html">Enum PORT5_PDR0_PD7</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_POSIF0__PCONF__EWIS_8h_1a39d9fa05caceb7c8710b590ffd87e8c4.html">Enum POSIF0_PCONF_EWIS</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_POSIF0__PCONF__FSEL_8h_1afc6d31fc98ded137c715ef75b49a8750.html">Enum POSIF0_PCONF_FSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_POSIF0__PCONF__LPC_8h_1a58c4324996c123fe71663aa1abd9344f.html">Enum POSIF0_PCONF_LPC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_POSIF0__PCONF__MSETS_8h_1a3f7e06f70373d8a5b071f80051ced588.html">Enum POSIF0_PCONF_MSETS</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_POSIF0__PSUS__MSUS_8h_1a86145b95527b4a2ed8b21dacc65fb55d.html">Enum POSIF0_PSUS_MSUS</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_POSIF0__PSUS__QSUS_8h_1a1c14d82877a0978c8cdb33c1971d1c7c.html">Enum POSIF0_PSUS_QSUS</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_POSIF0__QDC__ICM_8h_1ab11c43573a331645db30f886ae58adb5.html">Enum POSIF0_QDC_ICM</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PPB__CPACR__CP11_8h_1a48d829c37c29422db179fe2c4a44d6bc.html">Enum PPB_CPACR_CP11</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PPB__CPUID__Implementer_8h_1a19f32929c1324bf7910c4c8dd6c30e5e.html">Enum PPB_CPUID_Implementer</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PPB__CPUID__PartNo_8h_1a96229aefcddabc965ada1fb75a825320.html">Enum PPB_CPUID_PartNo</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PPB__CPUID__Revision_8h_1a5611d3bb79ad568ca40df19e0921018e.html">Enum PPB_CPUID_Revision</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PPB__CPUID__Variant_8h_1aa5e619872247015b335c0c8c2622ffa0.html">Enum PPB_CPUID_Variant</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PPB__ICSR__VECTACTIVE_8h_1afffc589de38b79905554f97ba9a0d593.html">Enum PPB_ICSR_VECTACTIVE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PPB__ICSR__VECTPENDING_8h_1ac071ebc592a98cae9a614a223f1c6b66.html">Enum PPB_ICSR_VECTPENDING</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PPB__MPU__RASR__SRD_8h_1a319507c60229ce8d43e4a7fb04e8ed6c.html">Enum PPB_MPU_RASR_SRD</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PPB__NVIC__IABR0__ACTIVE_8h_1a2d9f4d0665fe66088727395938aaad02.html">Enum PPB_NVIC_IABR0_ACTIVE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PPB__NVIC__ISER0__SETENA_8h_1acb051d5e6d653700b0af290765ddfcd1.html">Enum PPB_NVIC_ISER0_SETENA</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PPB__NVIC__ISPR0__SETPEND_8h_1a80d8967bfdb1e77c9ccc44c614756c60.html">Enum PPB_NVIC_ISPR0_SETPEND</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_SCU__CLK__EXTCLKCR__ECKSEL_8h_1a1f3a4353767af5eb5181c49b50468400.html">Enum SCU_CLK_EXTCLKCR_ECKSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_SCU__CLK__MLINKCLKCR__WDTSEL_8h_1a16bdc351f112991969010cd0d5b60574.html">Enum SCU_CLK_MLINKCLKCR_WDTSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_SCU__CLK__WDTCLKCR__WDTSEL_8h_1a4168ab8bb7b8adfe46a798867b61c556.html">Enum SCU_CLK_WDTCLKCR_WDTSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_SCU__HIBERNATE__HDCR__HIBIO1SEL_8h_1a1be29729f42aedb48e6c96b0ee8fae5b.html">Enum SCU_HIBERNATE_HDCR_HIBIO1SEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_SCU__HIBERNATE__OSCULCTRL__MODE_8h_1aa9b233dd1ec7958fe9404d61f311cdd9.html">Enum SCU_HIBERNATE_OSCULCTRL_MODE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_SCU__OSC__OSCHPCTRL__GAINSEL_8h_1ab97eef5a12f2081dbb3394d2d2529605.html">Enum SCU_OSC_OSCHPCTRL_GAINSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_SCU__OSC__OSCHPCTRL__MODE_8h_1af633b31a706ed6ec7798d197fda2f25f.html">Enum SCU_OSC_OSCHPCTRL_MODE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_SCU__PLL__CLKMXSTAT__SYSCLKMUX_8h_1acab2e453b71280a5db269da064d77de3.html">Enum SCU_PLL_CLKMXSTAT_SYSCLKMUX</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_SCU__RESET__RSTSTAT__RSTSTAT_8h_1a059a31cd0e1e12dac09200b6c51c676e.html">Enum SCU_RESET_RSTSTAT_RSTSTAT</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_SDMMC__CAPABILITIES__BASE__SD__CLOCK__FREQ_8h_1ac438d7b3b7289223b53c41b624ece740.html">Enum SDMMC_CAPABILITIES_BASE_SD_CLOCK_FREQ</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_SDMMC__CAPABILITIES__HI__CLK__MULT_8h_1ac941c30fe8e9b464179bb5eea6076f05.html">Enum SDMMC_CAPABILITIES_HI_CLK_MULT</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_SDMMC__CAPABILITIES__HI__RE__TUNING__MODES_8h_1a8ef5767a7f245d08efd9f9e7413ffa78.html">Enum SDMMC_CAPABILITIES_HI_RE_TUNING_MODES</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_SDMMC__CAPABILITIES__HI__TIM__CNT__RETUNE_8h_1a1d8f1d39c08e96bee1adc347bccde36d.html">Enum SDMMC_CAPABILITIES_HI_TIM_CNT_RETUNE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_SDMMC__CAPABILITIES__MAX__BLOCK__LENGTH_8h_1a8bf4ade35ac366100b16e0e815a12e49.html">Enum SDMMC_CAPABILITIES_MAX_BLOCK_LENGTH</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_SDMMC__CAPABILITIES__SLOT__TYPE_8h_1a606dcdac75b1acf12b7971f613f38fd8.html">Enum SDMMC_CAPABILITIES_SLOT_TYPE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_SDMMC__CLOCK__CTRL__SDCLK__FREQ__SEL_8h_1a19a0a38be8707cfe1356c4cec3168e0b.html">Enum SDMMC_CLOCK_CTRL_SDCLK_FREQ_SEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_SDMMC__COMMAND__CMD__TYPE_8h_1a20576e82fc9605ea8f7a54ca0ba83e8d.html">Enum SDMMC_COMMAND_CMD_TYPE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_SDMMC__COMMAND__RESP__TYPE__SELECT_8h_1a00bc7ed0325226c2c0b80f3a072ea02f.html">Enum SDMMC_COMMAND_RESP_TYPE_SELECT</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_SDMMC__POWER__CTRL__SD__BUS__VOLTAGE__SEL_8h_1a79724dadb871790ad470c3f91ba55269.html">Enum SDMMC_POWER_CTRL_SD_BUS_VOLTAGE_SEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_SDMMC__SLOT__INT__STATUS__SLOT__INT__STATUS_8h_1a32237359fe5574452dbd878ed1624690.html">Enum SDMMC_SLOT_INT_STATUS_SLOT_INT_STATUS</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_SDMMC__TIMEOUT__CTRL__DAT__TIMEOUT__CNT__VAL_8h_1a6b982e3a296bddc768055ad26c254266.html">Enum SDMMC_TIMEOUT_CTRL_DAT_TIMEOUT_CNT_VAL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_SDMMC__TRANSFER__MODE__ACMD__EN_8h_1a23e584861929aad4d10be6575798fbcc.html">Enum SDMMC_TRANSFER_MODE_ACMD_EN</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USB0__CH0__HCCHAR__EPType_8h_1a3c6ec662cd3c114f04b628ac4c78bc36.html">Enum USB0_CH0_HCCHAR_EPType</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USB0__CH0__HCCHAR__MC__EC_8h_1a727695af25b3ae372d28204d121e7277.html">Enum USB0_CH0_HCCHAR_MC_EC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USB0__CH0__HCDMA__SCATGATHER__CTD_8h_1a308ef88f21f2cc810fb3e9de505c58d4.html">Enum USB0_CH0_HCDMA_SCATGATHER_CTD</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USB0__CH0__HCTSIZ__BUFFERMODE__Pid_8h_1a39be5a2e687225158a2050d9b2727a6e.html">Enum USB0_CH0_HCTSIZ_BUFFERMODE_Pid</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USB0__CH0__HCTSIZ__SCATGATHER__Pid_8h_1a981519be3592003dea10859b7750c7f3.html">Enum USB0_CH0_HCTSIZ_SCATGATHER_Pid</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USB0__DCFG__DevSpd_8h_1a590316a9f7f41f88799337ecead4fd7d.html">Enum USB0_DCFG_DevSpd</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USB0__DCFG__PerFrInt_8h_1a87b904799d111e1295aba55fcf9b61dd.html">Enum USB0_DCFG_PerFrInt</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USB0__DCFG__PerSchIntvl_8h_1a33057aca2ad4aa0f12da4c08073ea4a8.html">Enum USB0_DCFG_PerSchIntvl</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USB0__DCTL__GMC_8h_1aa7da5b85b2a447f88e516724d193d8e5.html">Enum USB0_DCTL_GMC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USB0__DSTS__EnumSpd_8h_1a0469fa3f1a9d431338a038b622a6ff64.html">Enum USB0_DSTS_EnumSpd</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USB0__EP0__DIEPCTL0__MPS_8h_1ae1b4911f663e6fdeb4d96058fe08a36b.html">Enum USB0_EP0_DIEPCTL0_MPS</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USB0__EP0__DOEPTSIZ0__SUPCnt_8h_1a720ec9e7c90aadcbe94fb26bed7d9b0a.html">Enum USB0_EP0_DOEPTSIZ0_SUPCnt</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USB0__EP0__DTXFSTS0__INEPTxFSpcAvail_8h_1ae55f4ad96bee7916e56be4d2669b631d.html">Enum USB0_EP0_DTXFSTS0_INEPTxFSpcAvail</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USB0__EP1__DIEPCTL__ISOCONT__EPType_8h_1abc21a58b0ee5cf2515b258dfd051beec.html">Enum USB0_EP1_DIEPCTL_ISOCONT_EPType</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USB0__EP1__DOEPTSIZ__ISO__RxDPID_8h_1a8bf011c8de2bcd9f24e79936ea3447ae.html">Enum USB0_EP1_DOEPTSIZ_ISO_RxDPID</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USB0__EP1__DTXFSTS__INEPTxFSpcAvail_8h_1a9adaf597711a77d76bab2c1034f453c0.html">Enum USB0_EP1_DTXFSTS_INEPTxFSpcAvail</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USB0__GAHBCFG__HBstLen_8h_1a1932c37910f69cfbe4b76a0644616539.html">Enum USB0_GAHBCFG_HBstLen</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USB0__GNPTXSTS__NPTxFSpcAvail_8h_1a7f3b7548105afe803f3b01b8fe094b3e.html">Enum USB0_GNPTXSTS_NPTxFSpcAvail</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USB0__GNPTXSTS__NPTxQSpcAvail_8h_1acf2ca000ad87f729aec69b15c9352696.html">Enum USB0_GNPTXSTS_NPTxQSpcAvail</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USB0__GNPTXSTS__NPTxQTop_8h_1a37fadf502492ceafa26441500efffbfe.html">Enum USB0_GNPTXSTS_NPTxQTop</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USB0__GRSTCTL__TxFNum_8h_1a1f7915d790f45b6e9ccb6cc121d8debd.html">Enum USB0_GRSTCTL_TxFNum</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USB0__GRXSTSR__DEVICEMODE__PktSts_8h_1a239f27588a6be12897427b3cc25ad026.html">Enum USB0_GRXSTSR_DEVICEMODE_PktSts</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USB0__GRXSTSR__HOSTMODE__DPID_8h_1a64574d6aae8e0af976e1c0c0a573ccd5.html">Enum USB0_GRXSTSR_HOSTMODE_DPID</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USB0__GRXSTSR__HOSTMODE__PktSts_8h_1aa8c1e99a38b8c09d6ab308e89673367b.html">Enum USB0_GRXSTSR_HOSTMODE_PktSts</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USB0__HCFG__FrListEn_8h_1a0d360c578ff05013098d555f74e6f28b.html">Enum USB0_HCFG_FrListEn</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USB0__HCFG__FSLSPclkSel_8h_1adc0725948ca59a3f1c60a714957961c4.html">Enum USB0_HCFG_FSLSPclkSel</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USB0__HPRT__PrtSpd_8h_1a104f5d74e72b23aa47b134bcc7810873.html">Enum USB0_HPRT_PrtSpd</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USB0__HPTXSTS__PTxFSpcAvail_8h_1aa7498e9744b516fbbbc6d5eb65dab402.html">Enum USB0_HPTXSTS_PTxFSpcAvail</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USB0__HPTXSTS__PTxQSpcAvail_8h_1aac6f81b19e2017a5ece3fc8504fb3454.html">Enum USB0_HPTXSTS_PTxQSpcAvail</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USIC0__CH0__BRG__CLKSEL_8h_1a74179958fb10d93f8edd1a2e2782b198.html">Enum USIC0_CH0_BRG_CLKSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USIC0__CH0__BRG__CTQSEL_8h_1a0236b632e33106cb3d436e7d416d05c8.html">Enum USIC0_CH0_BRG_CTQSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USIC0__CH0__BRG__SCLKCFG_8h_1a6025955c856e5d1c98ddf91cd73f6b21.html">Enum USIC0_CH0_BRG_SCLKCFG</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USIC0__CH0__BYPCR__BDEN_8h_1a5f81d358e48f4f76194c07203e9a0334.html">Enum USIC0_CH0_BYPCR_BDEN</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USIC0__CH0__CCR__HPCEN_8h_1abccfbc43a5a7ae1be86bc5df8c5c139c.html">Enum USIC0_CH0_CCR_HPCEN</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USIC0__CH0__CCR__MODE_8h_1a2a7ddb9c353532a00500b702b98db345.html">Enum USIC0_CH0_CCR_MODE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USIC0__CH0__CCR__PM_8h_1a1138e637bb1a0e2a51a58ad9b93470c3.html">Enum USIC0_CH0_CCR_PM</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USIC0__CH0__DX0CR__CM_8h_1abfa3983f7ff73bd6c510238fa65e8ecb.html">Enum USIC0_CH0_DX0CR_CM</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USIC0__CH0__DX0CR__DSEL_8h_1add09d75e7d078dee24c11f78e9e11618.html">Enum USIC0_CH0_DX0CR_DSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USIC0__CH0__DX1CR__CM_8h_1aaa71346addfa565bf3d376b00254a3e8.html">Enum USIC0_CH0_DX1CR_CM</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USIC0__CH0__DX1CR__DSEL_8h_1a3c13207110b202d8953e98093b2e80cc.html">Enum USIC0_CH0_DX1CR_DSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USIC0__CH0__FDR__DM_8h_1aec2d4e5d9eefe482e462213356508ad3.html">Enum USIC0_CH0_FDR_DM</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USIC0__CH0__FMR__MTDV_8h_1a1a42d2526c3bed0bc7af409bea66c82f.html">Enum USIC0_CH0_FMR_MTDV</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USIC0__CH0__INPR__TSINP_8h_1a6a0ef239a7ad4808a6502be3f16e8559.html">Enum USIC0_CH0_INPR_TSINP</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USIC0__CH0__KSCFG__NOMCFG_8h_1a7a41cd76003fc9473e53ff338a755cbd.html">Enum USIC0_CH0_KSCFG_NOMCFG</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USIC0__CH0__PCR__ASCMode__PL_8h_1acb42115aa41cdde2b09c3bc716879720.html">Enum USIC0_CH0_PCR_ASCMode_PL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USIC0__CH0__PCR__SSCMode__SELO_8h_1a4c11fae54267ad805957dd069b43adc2.html">Enum USIC0_CH0_PCR_SSCMode_SELO</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USIC0__CH0__RBCTR__RCIM_8h_1aa873125a091981236bde65c790507f2e.html">Enum USIC0_CH0_RBCTR_RCIM</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USIC0__CH0__RBUF01SR__WLEN1_8h_1afafaa7ca5fb7dc6e962dab904d4aa618.html">Enum USIC0_CH0_RBUF01SR_WLEN1</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USIC0__CH0__SCTR__DOCFG_8h_1aead01843fc530cb208066af983e34ec9.html">Enum USIC0_CH0_SCTR_DOCFG</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USIC0__CH0__SCTR__DSM_8h_1a53b230034d6f53fdb538e5b5f5d7c838.html">Enum USIC0_CH0_SCTR_DSM</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USIC0__CH0__SCTR__TRM_8h_1a6412e0cfdbb71b465c0c5cc48ded62ab.html">Enum USIC0_CH0_SCTR_TRM</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USIC0__CH0__SCTR__WLE_8h_1ade7fc1107962223c394635def0ebe0be.html">Enum USIC0_CH0_SCTR_WLE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USIC0__CH0__TBCTR__SIZE_8h_1a89f7e23f807d2d1a14e6e7272dd7bdc3.html">Enum USIC0_CH0_TBCTR_SIZE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USIC0__CH0__TCSR__TDEN_8h_1a2bc7ee82c201b3475f192ff09e3107ec.html">Enum USIC0_CH0_TCSR_TDEN</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_VADC__BRSCTRL__SRCRESREG_8h_1aa2b9278a83b021f80fd38b9e6cfdd385.html">Enum VADC_BRSCTRL_SRCRESREG</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_VADC__BRSCTRL__XTMODE_8h_1a0fa2bb35d86d3d20e2ebd384ae28a03c.html">Enum VADC_BRSCTRL_XTMODE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_VADC__BRSMR__ENGT_8h_1ae5647bbe03177f25ff54b4492f8cb6cc.html">Enum VADC_BRSMR_ENGT</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_VADC__G0__ARBCFG__ANONS_8h_1a2066b60d568b2f76dd3312e9cbd7e4a5.html">Enum VADC_G0_ARBCFG_ANONS</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_VADC__G0__ARBCFG__ARBRND_8h_1ab8c796cf4fc0d1fa37612d4071eed374.html">Enum VADC_G0_ARBCFG_ARBRND</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_VADC__G0__ARBPR__PRIO2_8h_1ad9db30d7390c08427eac8b684960e381.html">Enum VADC_G0_ARBPR_PRIO2</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_VADC__G0__ASMR__ENGT_8h_1ad9eb42625bb9a56d3a409c69b005b615.html">Enum VADC_G0_ASMR_ENGT</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_VADC__G0__BFLC__BFM3_8h_1a3d01fb6544e0eadab5e4f8226227b39c.html">Enum VADC_G0_BFLC_BFM3</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_VADC__G0__BFLNP__BFL3NP_8h_1a624861e2cb876052567644fa47830f6b.html">Enum VADC_G0_BFLNP_BFL3NP</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_VADC__G0__CEVNP0__CEV7NP_8h_1a4689bca775cb1b69e1be117390e38912.html">Enum VADC_G0_CEVNP0_CEV7NP</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_VADC__G0__CHCTR__BNDSELU_8h_1a9d544f6cf6e0b8eb0f1f22e840806867.html">Enum VADC_G0_CHCTR_BNDSELU</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_VADC__G0__CHCTR__BWDCH_8h_1aa3b41870c53b4f410a21f886813b15be.html">Enum VADC_G0_CHCTR_BWDCH</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_VADC__G0__CHCTR__CHEVMODE_8h_1aa46f623bdcd211acbaf6035518753bc8.html">Enum VADC_G0_CHCTR_CHEVMODE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_VADC__G0__CHCTR__ICLSEL_8h_1ae682c650747b16bb806f27e69f6fddc2.html">Enum VADC_G0_CHCTR_ICLSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_VADC__G0__CHCTR__RESREG_8h_1a5fdf1fd81802aa44a618dfa85dedc185.html">Enum VADC_G0_CHCTR_RESREG</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_VADC__G0__EMUXCTR__EMUXMODE_8h_1ad77de16ecb4b3cffb98f7ec687126434.html">Enum VADC_G0_EMUXCTR_EMUXMODE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_VADC__G0__ICLASS__CME_8h_1a6c427be27af8ce9646813ba98664851f.html">Enum VADC_G0_ICLASS_CME</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_VADC__G0__QCTRL0__SRCRESREG_8h_1a6069ab1647e4daa2016d52616a0d041b.html">Enum VADC_G0_QCTRL0_SRCRESREG</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_VADC__G0__QCTRL0__XTMODE_8h_1a04d5eca8013c9a525da8a05ab1657103.html">Enum VADC_G0_QCTRL0_XTMODE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_VADC__G0__QMR0__ENGT_8h_1a9fa092f9a883e4fa9d1ae20d51eb94f7.html">Enum VADC_G0_QMR0_ENGT</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_VADC__G0__QSR0__FILL_8h_1a397ca8fa1843699f4bc9326597a4a083.html">Enum VADC_G0_QSR0_FILL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_VADC__G0__RCR__DMM_8h_1ada3ef7bfe9a0ffbcf73c4830b278e802.html">Enum VADC_G0_RCR_DMM</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_VADC__G0__RCR__FEN_8h_1af6583a3eb5f4cf6994d48d673ad6a5bd.html">Enum VADC_G0_RCR_FEN</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_VADC__G0__RES__CRS_8h_1a2980ff666ddca906bd2b4370f098e195.html">Enum VADC_G0_RES_CRS</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_VADC__G0__SYNCTR__STSEL_8h_1a9e30337214f6fef17c3bad47f5b23dff.html">Enum VADC_G0_SYNCTR_STSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_VADC__GLOBCFG__DIVA_8h_1a7e5db479b3b0253016eb1b68a6425fda.html">Enum VADC_GLOBCFG_DIVA</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_VADC__GLOBCFG__DIVD_8h_1a9b9fc44f5287fa4bb14919aa060e58c6.html">Enum VADC_GLOBCFG_DIVD</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_VADC__GLOBEVNP__REV0NP_8h_1a4df85bc11db1bebe8637fa3a3f1e1d2d.html">Enum VADC_GLOBEVNP_REV0NP</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_VADC__GLOBICLASS__CME_8h_1a07e61daaaef10ca843d905440370ac5c.html">Enum VADC_GLOBICLASS_CME</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_VADC__GLOBRCR__DRCTR_8h_1a79c6b8b9efddb14939832dce5f0c3203.html">Enum VADC_GLOBRCR_DRCTR</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_VADC__GLOBTF__CDSEL_8h_1aec670b30f6c91a08eb7b3c7f8c102d12.html">Enum VADC_GLOBTF_CDSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_VADC__OCS__SUS_8h_1afa9740aa8bcf8e541bc907a6ae0a05e2.html">Enum VADC_OCS_SUS</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_VADC__OCS__TGS_8h_1a4ee58b1385233dd359ecf4fee953d427.html">Enum VADC_OCS_TGS</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_test__common_8cc_1a840291bc02cba5474a4cb46a9b9566fe.html">Function main</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CAN__ID__MOD__TYPE_8h_1af739a3f54781a8bf1a643f309167855e.html">Function XMC4700::from_string(const char *, CAN_ID_MOD_TYPE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CAN__MCR__CLKSEL_8h_1aa4288e5ef4b011e39d721b516667c267.html">Function XMC4700::from_string(const char *, CAN_MCR_CLKSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CAN__MO__MOAR__PRI_8h_1a65880ba522101640cfa6ae45bce10f78.html">Function XMC4700::from_string(const char *, CAN_MO_MOAR_PRI&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CAN__MO__MOFCR__MMC_8h_1ae9e497a876941418eacdac015d8bf53e.html">Function XMC4700::from_string(const char *, CAN_MO_MOFCR_MMC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CAN__MO__MOIPR__TXINP_8h_1ae104263654d2116ffce89568b967d405.html">Function XMC4700::from_string(const char *, CAN_MO_MOIPR_TXINP&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CAN__NODE0__NFCR__CFMOD_8h_1a4fc759f791c690d60694eb72b795d97e.html">Function XMC4700::from_string(const char *, CAN_NODE0_NFCR_CFMOD&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CAN__NODE0__NIPR__CFCINP_8h_1a85463d3a14bd603448b80b86eb62df3a.html">Function XMC4700::from_string(const char *, CAN_NODE0_NIPR_CFCINP&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CCU40__CC40__CMC__CNTS_8h_1abe3f55f361c204c8cf56a436a6b6076f.html">Function XMC4700::from_string(const char *, CCU40_CC40_CMC_CNTS&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CCU40__CC40__INS__EV2EM_8h_1a718ccfcc6c3e8a048db6e30ac0a916f2.html">Function XMC4700::from_string(const char *, CCU40_CC40_INS_EV2EM&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CCU40__CC40__INS__EV2IS_8h_1aa0e9cccdde8963cc949d64fe99da8e4e.html">Function XMC4700::from_string(const char *, CCU40_CC40_INS_EV2IS&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CCU40__CC40__INS__LPF2M_8h_1a261e2eb989c804322c1f9b4fe874f599.html">Function XMC4700::from_string(const char *, CCU40_CC40_INS_LPF2M&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CCU40__CC40__SRS__E2SR_8h_1a0a3f0428b399a9e6ec46a6760dc97ab4.html">Function XMC4700::from_string(const char *, CCU40_CC40_SRS_E2SR&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CCU40__CC40__TC__CAPC_8h_1aaaa51f037873d15ab5d6c99d80a33cf7.html">Function XMC4700::from_string(const char *, CCU40_CC40_TC_CAPC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CCU40__CC40__TC__DITHE_8h_1a6d8d75e35d664651a26c4ee39c638b8e.html">Function XMC4700::from_string(const char *, CCU40_CC40_TC_DITHE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CCU40__CC40__TC__ENDM_8h_1a9ecef426d6202c79cdc3173176520065.html">Function XMC4700::from_string(const char *, CCU40_CC40_TC_ENDM&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CCU40__GCTRL__MSDE_8h_1acd81ca24f8b784e1736857f4f6b2b5d9.html">Function XMC4700::from_string(const char *, CCU40_GCTRL_MSDE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CCU40__GCTRL__PCIS_8h_1af9afdad6d07ac9415fb23d9e5df87e88.html">Function XMC4700::from_string(const char *, CCU40_GCTRL_PCIS&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CCU40__GCTRL__PRBC_8h_1af37abdc38a20eebe7d4183344af0dc3f.html">Function XMC4700::from_string(const char *, CCU40_GCTRL_PRBC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CCU40__GCTRL__SUSCFG_8h_1a94c752df4a824c14658a0594414405f5.html">Function XMC4700::from_string(const char *, CCU40_GCTRL_SUSCFG&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CCU80__CC80__CMC__CNTS_8h_1a77e992f9e8071da44b1566f6313ada9e.html">Function XMC4700::from_string(const char *, CCU80_CC80_CMC_CNTS&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CCU80__CC80__DTC__DTCC_8h_1aa5135ebd4f7873bc5339ddf0e1900d85.html">Function XMC4700::from_string(const char *, CCU80_CC80_DTC_DTCC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CCU80__CC80__INS__EV2EM_8h_1aa999eea6e02afbb8dcfaa3ee4671ab18.html">Function XMC4700::from_string(const char *, CCU80_CC80_INS_EV2EM&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CCU80__CC80__INS__EV2IS_8h_1a6452f05a30380add1fc0b803915c9fe8.html">Function XMC4700::from_string(const char *, CCU80_CC80_INS_EV2IS&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CCU80__CC80__INS__LPF2M_8h_1a9a6eadaa841eecb02ec5fb425dff0455.html">Function XMC4700::from_string(const char *, CCU80_CC80_INS_LPF2M&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CCU80__CC80__SRS__E0SR_8h_1a638e6c23454357d338973f7c8cca9f33.html">Function XMC4700::from_string(const char *, CCU80_CC80_SRS_E0SR&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CCU80__CC80__SRS__E1SR_8h_1ab3f626455020ca187f699a731a1abeb1.html">Function XMC4700::from_string(const char *, CCU80_CC80_SRS_E1SR&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CCU80__CC80__SRS__E2SR_8h_1a51005220a13fd4841171b559480660a2.html">Function XMC4700::from_string(const char *, CCU80_CC80_SRS_E2SR&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CCU80__CC80__STC__STM_8h_1aede3ca8176ef5500b924de0ee52ac220.html">Function XMC4700::from_string(const char *, CCU80_CC80_STC_STM&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CCU80__CC80__TC__CAPC_8h_1a63eaa2b371bcd7dbf6c3919a40222d2c.html">Function XMC4700::from_string(const char *, CCU80_CC80_TC_CAPC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CCU80__CC80__TC__DITHE_8h_1a60b79829df6a0583311a1d7f31ae150e.html">Function XMC4700::from_string(const char *, CCU80_CC80_TC_DITHE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CCU80__CC80__TC__EME_8h_1af91b72cc29a265559a841fca79daf6c0.html">Function XMC4700::from_string(const char *, CCU80_CC80_TC_EME&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CCU80__CC80__TC__ENDM_8h_1a0d8d96f65b4445c39e4985f24931af0c.html">Function XMC4700::from_string(const char *, CCU80_CC80_TC_ENDM&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CCU80__CC80__TC__STOS_8h_1a1b7f302edac4d49d0e0a354893a57968.html">Function XMC4700::from_string(const char *, CCU80_CC80_TC_STOS&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CCU80__GCTRL__MSDE_8h_1a79f13f9bc31928c10b9e04add937f82d.html">Function XMC4700::from_string(const char *, CCU80_GCTRL_MSDE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CCU80__GCTRL__PCIS_8h_1a5df5ed98657ba6cc9f7facd828c6f337.html">Function XMC4700::from_string(const char *, CCU80_GCTRL_PCIS&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CCU80__GCTRL__PRBC_8h_1a87962d19fa2c2eaa3ce18d4612018cdb.html">Function XMC4700::from_string(const char *, CCU80_GCTRL_PRBC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CCU80__GCTRL__SUSCFG_8h_1ab741f44c52dcb7f44e42341fc42e6e9a.html">Function XMC4700::from_string(const char *, CCU80_GCTRL_SUSCFG&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CCU80__GPCHK__PACS_8h_1a2aa52f28fe877cfcfcb899843f2926b2.html">Function XMC4700::from_string(const char *, CCU80_GPCHK_PACS&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CCU80__GPCHK__PCDS_8h_1a40c39206152f6b1205791277d46b6684.html">Function XMC4700::from_string(const char *, CCU80_GPCHK_PCDS&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CCU80__GPCHK__PISEL_8h_1afac2abe9ad4ca8fc032f28db2db543ba.html">Function XMC4700::from_string(const char *, CCU80_GPCHK_PISEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DAC__DAC0CFG0__MODE_8h_1a35f501cdd6b482ec8bc69581f10e4b7c.html">Function XMC4700::from_string(const char *, DAC_DAC0CFG0_MODE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DAC__DAC0CFG1__SCALE_8h_1a043be3787ddf894d216ee1aead9da26f.html">Function XMC4700::from_string(const char *, DAC_DAC0CFG1_SCALE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DAC__DAC0CFG1__TRIGMOD_8h_1afb436c9f58633d2cadcb361bda1dc892.html">Function XMC4700::from_string(const char *, DAC_DAC0CFG1_TRIGMOD&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DSD__CGCFG__CGMOD_8h_1aeb12ef99882f60f085dd0f0d1ca1d56c.html">Function XMC4700::from_string(const char *, DSD_CGCFG_CGMOD&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DSD__CGCFG__DIVCG_8h_1acd2434fadbb2199cf77d39de7f39cfb0.html">Function XMC4700::from_string(const char *, DSD_CGCFG_DIVCG&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DSD__CH0__DICFG__CSRC_8h_1aee64501cff5ce0d5631999953f189f1d.html">Function XMC4700::from_string(const char *, DSD_CH0_DICFG_CSRC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DSD__CH0__DICFG__DSRC_8h_1a7b9c6b8ed9a1ef7dd3afcf26750ab8d4.html">Function XMC4700::from_string(const char *, DSD_CH0_DICFG_DSRC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DSD__CH0__DICFG__ITRMODE_8h_1a1bd94ae2faa6289ed05d0c0db652332c.html">Function XMC4700::from_string(const char *, DSD_CH0_DICFG_ITRMODE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DSD__CH0__DICFG__STROBE_8h_1ae1ffa9289a79d2d145b62507cbf6e018.html">Function XMC4700::from_string(const char *, DSD_CH0_DICFG_STROBE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DSD__CH0__DICFG__TSTRMODE_8h_1a20f7d1fc28082f833dc2899a9a579ee4.html">Function XMC4700::from_string(const char *, DSD_CH0_DICFG_TSTRMODE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DSD__CH0__FCFGA__ESEL_8h_1aff29adc8a7a396fb64b986898e41f09c.html">Function XMC4700::from_string(const char *, DSD_CH0_FCFGA_ESEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DSD__CH0__FCFGA__SRGA_8h_1a1b743a2593a589af98e8d16493defb00.html">Function XMC4700::from_string(const char *, DSD_CH0_FCFGA_SRGA&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DSD__CH0__FCFGC__CFMC_8h_1a724479f0148871357feb803433e2bdf7.html">Function XMC4700::from_string(const char *, DSD_CH0_FCFGC_CFMC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DSD__CH0__FCFGC__SRGM_8h_1ab06059674cf1dab5279ec77d0d18cfef.html">Function XMC4700::from_string(const char *, DSD_CH0_FCFGC_SRGM&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DSD__CH0__MODCFG__DIVM_8h_1a61b89e19c88a00ab26f8e3afa7bb3922.html">Function XMC4700::from_string(const char *, DSD_CH0_MODCFG_DIVM&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DSD__CH0__RECTCFG__SSRC_8h_1a8c2fe87f92ceb136bbb5e3be2b59b4ca.html">Function XMC4700::from_string(const char *, DSD_CH0_RECTCFG_SSRC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DSD__GLOBCFG__MCSEL_8h_1a30d204e8c9fc6510a98fec9fe319a7c2.html">Function XMC4700::from_string(const char *, DSD_GLOBCFG_MCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DSD__OCS__SUS_8h_1af4a0578d7893808c2d2e39cdd60dea98.html">Function XMC4700::from_string(const char *, DSD_OCS_SUS&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_EBU__BUSRAP0__ADDRC_8h_1ab6b176def66cdc892b3670801b1da621.html">Function XMC4700::from_string(const char *, EBU_BUSRAP0_ADDRC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_EBU__BUSRAP0__AHOLDC_8h_1ae2c0346847a3b280ce8e3b0e9efd8f7a.html">Function XMC4700::from_string(const char *, EBU_BUSRAP0_AHOLDC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_EBU__BUSRAP0__EXTCLOCK_8h_1aa097dba4c81585a8c38a065e86e36d9a.html">Function XMC4700::from_string(const char *, EBU_BUSRAP0_EXTCLOCK&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_EBU__BUSRAP0__EXTDATA_8h_1a10abc5b19117182ba20fb488e2190efc.html">Function XMC4700::from_string(const char *, EBU_BUSRAP0_EXTDATA&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_EBU__BUSRAP0__RDDTACS_8h_1aae339193dfda227fee0d928de6216e40.html">Function XMC4700::from_string(const char *, EBU_BUSRAP0_RDDTACS&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_EBU__BUSRAP0__RDRECOVC_8h_1ae01f637421d15d21655ff873540417aa.html">Function XMC4700::from_string(const char *, EBU_BUSRAP0_RDRECOVC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_EBU__BUSRAP0__WAITRDC_8h_1afe2a4b579c41084cea85a698fd6b95e2.html">Function XMC4700::from_string(const char *, EBU_BUSRAP0_WAITRDC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_EBU__BUSRCON0__BCGEN_8h_1ac5247a97b8a47edc33fd7b4648ae0e74.html">Function XMC4700::from_string(const char *, EBU_BUSRCON0_BCGEN&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_EBU__BUSRCON0__FETBLEN_8h_1a66988492862d94f1612c200374997e9b.html">Function XMC4700::from_string(const char *, EBU_BUSRCON0_FETBLEN&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_EBU__CLC__EBUDIVACK_8h_1a8c5ad8ba3eb7ad535bdb9a68739d11a1.html">Function XMC4700::from_string(const char *, EBU_CLC_EBUDIVACK&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_EBU__MODCON__ARBMODE_8h_1a27bc5be480a7147e0d868ff88f729c96.html">Function XMC4700::from_string(const char *, EBU_MODCON_ARBMODE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_EBU__MODCON__TIMEOUTC_8h_1a2f28c4f2dbb96eb7cce786c0ea0057e8.html">Function XMC4700::from_string(const char *, EBU_MODCON_TIMEOUTC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_EBU__SDRMCON__AWIDTH_8h_1a7e0da41b78aebb5a5267ee06821ac8f9.html">Function XMC4700::from_string(const char *, EBU_SDRMCON_AWIDTH&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_EBU__SDRMCON__BANKM_8h_1a798c792e293ccd0b536f7be3d685e3f1.html">Function XMC4700::from_string(const char *, EBU_SDRMCON_BANKM&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_EBU__SDRMCON__PWR__MODE_8h_1ac1c762e6fdce1baa60d0287ed345ba38.html">Function XMC4700::from_string(const char *, EBU_SDRMCON_PWR_MODE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_EBU__SDRMCON__ROWM_8h_1a5e69099c9f99e8769584704a52dc933b.html">Function XMC4700::from_string(const char *, EBU_SDRMCON_ROWM&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_EBU__SDRMOD__BURSTL_8h_1a469c8b512d27a52e7bdcad8ecc466825.html">Function XMC4700::from_string(const char *, EBU_SDRMOD_BURSTL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_EBU__SDRMOD__CASLAT_8h_1a9ab3d99553d795bf8fdd01979de30d0b.html">Function XMC4700::from_string(const char *, EBU_SDRMOD_CASLAT&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_EBU__SDRMOD__OPMODE_8h_1a3c15d7a3a6c5ffb17720532943c1ab04.html">Function XMC4700::from_string(const char *, EBU_SDRMOD_OPMODE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_EBU__USERCON__ADDIO_8h_1aaa78971d3e94aee5af3808f02b635441.html">Function XMC4700::from_string(const char *, EBU_USERCON_ADDIO&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ERU0__EXICON__OCS_8h_1a7a01a8c3ddb2d08d1043ae1d9e269abe.html">Function XMC4700::from_string(const char *, ERU0_EXICON_OCS&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ERU0__EXICON__SS_8h_1ab9049104e9091fd97ae7ef9cbc521485.html">Function XMC4700::from_string(const char *, ERU0_EXICON_SS&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ERU0__EXISEL__EXS3B_8h_1a0439a149dd230013e012a055e8b15e71.html">Function XMC4700::from_string(const char *, ERU0_EXISEL_EXS3B&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ERU0__EXOCON__GP_8h_1a364bee9633ecb80da48b96d906cd9948.html">Function XMC4700::from_string(const char *, ERU0_EXOCON_GP&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ERU0__EXOCON__ISS_8h_1a27c75d8403e853fcf7d33c123f33fdd9.html">Function XMC4700::from_string(const char *, ERU0_EXOCON_ISS&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ETH0__CON__ETH0__CON__CRS_8h_1aa25412eebdaa48cacc216ae5d2ea6991.html">Function XMC4700::from_string(const char *, ETH0_CON_ETH0_CON_CRS&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ETH0__CON__ETH0__CON__MDIO_8h_1a91218cd55ef4e8ee1a7c13c5e96779f2.html">Function XMC4700::from_string(const char *, ETH0_CON_ETH0_CON_MDIO&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_FLASH0__FCON__WSPFLASH_8h_1ada17ca4ac71f09283c7add0863c8a467.html">Function XMC4700::from_string(const char *, FLASH0_FCON_WSPFLASH&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_FLASH0__MARP__MARGIN_8h_1a2b96f21c247ee06384c709ce2f291449.html">Function XMC4700::from_string(const char *, FLASH0_MARP_MARGIN&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_GPDMA0__CH0__CFGL__LOCK__CH__L_8h_1a11cc23d12f5e22e69edb75001b4d4b17.html">Function XMC4700::from_string(const char *, GPDMA0_CH0_CFGL_LOCK_CH_L&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_GPDMA0__CH0__CTLL__DINC_8h_1ad4c2c2547b50612be279baadff7f1935.html">Function XMC4700::from_string(const char *, GPDMA0_CH0_CTLL_DINC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_GPDMA0__CH2__CFGL__LOCK__CH__L_8h_1ab4b2990e458807491af78aac3b27d15f.html">Function XMC4700::from_string(const char *, GPDMA0_CH2_CFGL_LOCK_CH_L&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_GPDMA0__CH2__CTLL__DINC_8h_1ab529a093bf2f01e098fdec29fb42b1ef.html">Function XMC4700::from_string(const char *, GPDMA0_CH2_CTLL_DINC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_GPDMA0__CHENREG__CH_8h_1afe8c5b132a412baac57f39e97a535672.html">Function XMC4700::from_string(const char *, GPDMA0_CHENREG_CH&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_GPDMA1__CH0__CFGL__LOCK__CH__L_8h_1ab60403351dbd297852bd3bba71e162a1.html">Function XMC4700::from_string(const char *, GPDMA1_CH0_CFGL_LOCK_CH_L&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_GPDMA1__CH0__CTLL__DINC_8h_1ad3780ea00fd9ed295506635024b71ac8.html">Function XMC4700::from_string(const char *, GPDMA1_CH0_CTLL_DINC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_GPDMA1__CHENREG__CH_8h_1a45569e00550472dbbeab45227cd38ce6.html">Function XMC4700::from_string(const char *, GPDMA1_CHENREG_CH&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_LEDTS0__FNCTL__ACCCNT_8h_1a3215da4338dc920f76aae8bff97b3023.html">Function XMC4700::from_string(const char *, LEDTS0_FNCTL_ACCCNT&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_LEDTS0__FNCTL__NR__LEDCOL_8h_1a4ca19b7780e67db9f25a37ee6dd27324.html">Function XMC4700::from_string(const char *, LEDTS0_FNCTL_NR_LEDCOL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_LEDTS0__FNCTL__NR__TSIN_8h_1a7e1b40fe5d76cbb3a0ea5dc34130d26f.html">Function XMC4700::from_string(const char *, LEDTS0_FNCTL_NR_TSIN&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_LEDTS0__FNCTL__PADT_8h_1adb55ccdec7c9871eff415d3eea338d69.html">Function XMC4700::from_string(const char *, LEDTS0_FNCTL_PADT&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_LEDTS0__FNCTL__TSOEXT_8h_1a1ce688261a97ad4fa301cfd77b4ae90f.html">Function XMC4700::from_string(const char *, LEDTS0_FNCTL_TSOEXT&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_LEDTS0__GLOBCTL__MASKVAL_8h_1af880736e919bd2db4f4f5e553d56d2f0.html">Function XMC4700::from_string(const char *, LEDTS0_GLOBCTL_MASKVAL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PORT0__HWSEL__HW15_8h_1adb756b8c6659eeeba05d872bbc8556bc.html">Function XMC4700::from_string(const char *, PORT0_HWSEL_HW15&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PORT0__IOCR0__PC3_8h_1a2753a366cd0ad7bff216e9c027c02147.html">Function XMC4700::from_string(const char *, PORT0_IOCR0_PC3&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PORT0__PDR0__PD1_8h_1a90c8288967b25d96716416ea3d848d21.html">Function XMC4700::from_string(const char *, PORT0_PDR0_PD1&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PORT0__PDR0__PD7_8h_1a86fad4d9d3230ba7ccea38a006f329d6.html">Function XMC4700::from_string(const char *, PORT0_PDR0_PD7&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PORT14__HWSEL__HW15_8h_1a9b3b7cb13d3bee4a5ed560cbecc61186.html">Function XMC4700::from_string(const char *, PORT14_HWSEL_HW15&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PORT14__IOCR0__PC3_8h_1a6864463e04355668569a1d1137fdd133.html">Function XMC4700::from_string(const char *, PORT14_IOCR0_PC3&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PORT15__HWSEL__HW15_8h_1aa941a96b1d1861b5d102ccb9f6dd3327.html">Function XMC4700::from_string(const char *, PORT15_HWSEL_HW15&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PORT15__IOCR0__PC3_8h_1ab623d281609839bf459c3d577a948556.html">Function XMC4700::from_string(const char *, PORT15_IOCR0_PC3&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PORT4__HWSEL__HW15_8h_1ac445b21062e2fc8788fc6229d1ccdc9b.html">Function XMC4700::from_string(const char *, PORT4_HWSEL_HW15&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PORT4__IOCR0__PC3_8h_1ad37e7c7da04afec0689485620232db58.html">Function XMC4700::from_string(const char *, PORT4_IOCR0_PC3&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PORT4__PDR0__PD1_8h_1a4f1b0ebd380b945b776338c0a7b9683d.html">Function XMC4700::from_string(const char *, PORT4_PDR0_PD1&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PORT4__PDR0__PD7_8h_1ad9fe90046d8f147ba59b1beeed7c3700.html">Function XMC4700::from_string(const char *, PORT4_PDR0_PD7&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PORT5__HWSEL__HW15_8h_1adac2787a20cc7b2aaa07b4ea0b586fb3.html">Function XMC4700::from_string(const char *, PORT5_HWSEL_HW15&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PORT5__IOCR0__PC3_8h_1a80e22192d0d487a7c22d7a798d35bb67.html">Function XMC4700::from_string(const char *, PORT5_IOCR0_PC3&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PORT5__PDR0__PD6_8h_1a54d8bc10d5deacc32e17321e87124a1b.html">Function XMC4700::from_string(const char *, PORT5_PDR0_PD6&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PORT5__PDR0__PD7_8h_1ad0e9979d6b70435e4fcd5d29b32165ea.html">Function XMC4700::from_string(const char *, PORT5_PDR0_PD7&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_POSIF0__PCONF__EWIS_8h_1a65e3d521f2f6b71d7121f3fcd4629571.html">Function XMC4700::from_string(const char *, POSIF0_PCONF_EWIS&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_POSIF0__PCONF__FSEL_8h_1a53bf229787fc0a3905313593cc7bbe63.html">Function XMC4700::from_string(const char *, POSIF0_PCONF_FSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_POSIF0__PCONF__LPC_8h_1aa27f1bef53679bc0d06509c2f584a5f6.html">Function XMC4700::from_string(const char *, POSIF0_PCONF_LPC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_POSIF0__PCONF__MSETS_8h_1a78a5795dbbd355b148d7d1a5ef38b2ac.html">Function XMC4700::from_string(const char *, POSIF0_PCONF_MSETS&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_POSIF0__PSUS__MSUS_8h_1a7437c6ec8481853bde89efce57e679d2.html">Function XMC4700::from_string(const char *, POSIF0_PSUS_MSUS&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_POSIF0__PSUS__QSUS_8h_1a725c82b8d077b1c6e7676819cc75d480.html">Function XMC4700::from_string(const char *, POSIF0_PSUS_QSUS&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_POSIF0__QDC__ICM_8h_1a23a3f4ffe966745368061789a9757643.html">Function XMC4700::from_string(const char *, POSIF0_QDC_ICM&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PPB__CPACR__CP11_8h_1a9884db585bdaaa4d0133fce8280f474a.html">Function XMC4700::from_string(const char *, PPB_CPACR_CP11&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PPB__CPUID__Implementer_8h_1a946dc700f6a2e41020b9536d9de94908.html">Function XMC4700::from_string(const char *, PPB_CPUID_Implementer&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PPB__CPUID__PartNo_8h_1a12d31aa155dc24242a06d7fdeda70c13.html">Function XMC4700::from_string(const char *, PPB_CPUID_PartNo&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PPB__CPUID__Revision_8h_1a01bba601284e0baaa2e2b8946e224cdf.html">Function XMC4700::from_string(const char *, PPB_CPUID_Revision&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PPB__CPUID__Variant_8h_1a4ae33583b44f310bcbe06a95492e0af7.html">Function XMC4700::from_string(const char *, PPB_CPUID_Variant&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PPB__ICSR__VECTACTIVE_8h_1a0b7967aedbd8dba1252508548a162e62.html">Function XMC4700::from_string(const char *, PPB_ICSR_VECTACTIVE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PPB__ICSR__VECTPENDING_8h_1adbade4f1633de17e129f9e1d63813d48.html">Function XMC4700::from_string(const char *, PPB_ICSR_VECTPENDING&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PPB__MPU__RASR__SRD_8h_1a2a1a5f690c1d56bdfa4b84b48fe25bb4.html">Function XMC4700::from_string(const char *, PPB_MPU_RASR_SRD&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PPB__NVIC__IABR0__ACTIVE_8h_1aea4d5bcbcdb53c0c90a8e7458493482d.html">Function XMC4700::from_string(const char *, PPB_NVIC_IABR0_ACTIVE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PPB__NVIC__ISER0__SETENA_8h_1a586c2ba4ee5b5815163f3b845d233332.html">Function XMC4700::from_string(const char *, PPB_NVIC_ISER0_SETENA&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PPB__NVIC__ISPR0__SETPEND_8h_1a5093d464baa146f49bcfd06f291253e8.html">Function XMC4700::from_string(const char *, PPB_NVIC_ISPR0_SETPEND&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_SCU__CLK__EXTCLKCR__ECKSEL_8h_1a61bcd43aa86cdbce8bc55b44bc8e4c4e.html">Function XMC4700::from_string(const char *, SCU_CLK_EXTCLKCR_ECKSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_SCU__CLK__MLINKCLKCR__WDTSEL_8h_1a1c43ed194b8224c996e507ef8fa8854b.html">Function XMC4700::from_string(const char *, SCU_CLK_MLINKCLKCR_WDTSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_SCU__CLK__WDTCLKCR__WDTSEL_8h_1a1cbda73f336e9711c62bb90bdb08c614.html">Function XMC4700::from_string(const char *, SCU_CLK_WDTCLKCR_WDTSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_SCU__HIBERNATE__HDCR__HIBIO1SEL_8h_1abb3dd86d89d1bbf39ff8297c9a1ec639.html">Function XMC4700::from_string(const char *, SCU_HIBERNATE_HDCR_HIBIO1SEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_SCU__HIBERNATE__OSCULCTRL__MODE_8h_1a461a9f2eca8aab55fa5de45828484636.html">Function XMC4700::from_string(const char *, SCU_HIBERNATE_OSCULCTRL_MODE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_SCU__OSC__OSCHPCTRL__GAINSEL_8h_1a1b5af07025ec7c0025ae1fcce9948e49.html">Function XMC4700::from_string(const char *, SCU_OSC_OSCHPCTRL_GAINSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_SCU__OSC__OSCHPCTRL__MODE_8h_1ae1bd6e0e4312de1130f965929c8d820c.html">Function XMC4700::from_string(const char *, SCU_OSC_OSCHPCTRL_MODE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_SCU__PLL__CLKMXSTAT__SYSCLKMUX_8h_1aee94744184becc23ae319681ee64d4f9.html">Function XMC4700::from_string(const char *, SCU_PLL_CLKMXSTAT_SYSCLKMUX&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_SCU__RESET__RSTSTAT__RSTSTAT_8h_1aa6e269cea9713164cad5e6a168760300.html">Function XMC4700::from_string(const char *, SCU_RESET_RSTSTAT_RSTSTAT&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_SDMMC__CAPABILITIES__BASE__SD__CLOCK__FREQ_8h_1a28a401b71135e3067184daaaa8fdc7b4.html">Function XMC4700::from_string(const char *, SDMMC_CAPABILITIES_BASE_SD_CLOCK_FREQ&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_SDMMC__CAPABILITIES__HI__CLK__MULT_8h_1a8e7ea3cffafd4a4be89d71ad5a3a0707.html">Function XMC4700::from_string(const char *, SDMMC_CAPABILITIES_HI_CLK_MULT&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_SDMMC__CAPABILITIES__HI__RE__TUNING__MODES_8h_1a6a1fce21f57c30f59a9dbb0ca4fec57a.html">Function XMC4700::from_string(const char *, SDMMC_CAPABILITIES_HI_RE_TUNING_MODES&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_SDMMC__CAPABILITIES__HI__TIM__CNT__RETUNE_8h_1a930a162dad9c94fcfc9ae487d6aafe25.html">Function XMC4700::from_string(const char *, SDMMC_CAPABILITIES_HI_TIM_CNT_RETUNE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_SDMMC__CAPABILITIES__MAX__BLOCK__LENGTH_8h_1a1cc10dc74a4e50c3a4efbac5f0a3d1c8.html">Function XMC4700::from_string(const char *, SDMMC_CAPABILITIES_MAX_BLOCK_LENGTH&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_SDMMC__CAPABILITIES__SLOT__TYPE_8h_1a3fe193be4fa4f51a671c8697f1d375d0.html">Function XMC4700::from_string(const char *, SDMMC_CAPABILITIES_SLOT_TYPE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_SDMMC__CLOCK__CTRL__SDCLK__FREQ__SEL_8h_1ac71fe89fdf212b4a2613a4fe07b8d837.html">Function XMC4700::from_string(const char *, SDMMC_CLOCK_CTRL_SDCLK_FREQ_SEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_SDMMC__COMMAND__CMD__TYPE_8h_1a7232cb368ec003c476ac838c2e7f3264.html">Function XMC4700::from_string(const char *, SDMMC_COMMAND_CMD_TYPE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_SDMMC__COMMAND__RESP__TYPE__SELECT_8h_1a94d90c774df31b1c565ef66ac1a61386.html">Function XMC4700::from_string(const char *, SDMMC_COMMAND_RESP_TYPE_SELECT&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_SDMMC__POWER__CTRL__SD__BUS__VOLTAGE__SEL_8h_1afd9a8a77cb035e903497ddae352ff8bb.html">Function XMC4700::from_string(const char *, SDMMC_POWER_CTRL_SD_BUS_VOLTAGE_SEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_SDMMC__SLOT__INT__STATUS__SLOT__INT__STATUS_8h_1aade56f6d6339642467969c1303d13699.html">Function XMC4700::from_string(const char *, SDMMC_SLOT_INT_STATUS_SLOT_INT_STATUS&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_SDMMC__TIMEOUT__CTRL__DAT__TIMEOUT__CNT__VAL_8h_1a2410803cc7f0caf3a069ec23aef9444e.html">Function XMC4700::from_string(const char *, SDMMC_TIMEOUT_CTRL_DAT_TIMEOUT_CNT_VAL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_SDMMC__TRANSFER__MODE__ACMD__EN_8h_1ad64f29700dfaf2fdc72cd64d4bc1d1ac.html">Function XMC4700::from_string(const char *, SDMMC_TRANSFER_MODE_ACMD_EN&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USB0__CH0__HCCHAR__EPType_8h_1a66fdd7b4990691ecac01511bfa2548c5.html">Function XMC4700::from_string(const char *, USB0_CH0_HCCHAR_EPType&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USB0__CH0__HCCHAR__MC__EC_8h_1a713a451c45b71dbe4cf06b8b3b5d196c.html">Function XMC4700::from_string(const char *, USB0_CH0_HCCHAR_MC_EC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USB0__CH0__HCDMA__SCATGATHER__CTD_8h_1af2673dce5437b8b7b69e2b5bad115fd5.html">Function XMC4700::from_string(const char *, USB0_CH0_HCDMA_SCATGATHER_CTD&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USB0__CH0__HCTSIZ__BUFFERMODE__Pid_8h_1acdeee7b631c7a725f7d8ea8dca64406c.html">Function XMC4700::from_string(const char *, USB0_CH0_HCTSIZ_BUFFERMODE_Pid&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USB0__CH0__HCTSIZ__SCATGATHER__Pid_8h_1afc140ee36eb1abc9a97c4b20c03430f4.html">Function XMC4700::from_string(const char *, USB0_CH0_HCTSIZ_SCATGATHER_Pid&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USB0__DCFG__DevSpd_8h_1aa139ac458694555a88b374512426d2ba.html">Function XMC4700::from_string(const char *, USB0_DCFG_DevSpd&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USB0__DCFG__PerFrInt_8h_1a9badfde06cd87c8a2ef73b013c2689d4.html">Function XMC4700::from_string(const char *, USB0_DCFG_PerFrInt&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USB0__DCFG__PerSchIntvl_8h_1a367efa6c68db7879b404f360b909af50.html">Function XMC4700::from_string(const char *, USB0_DCFG_PerSchIntvl&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USB0__DCTL__GMC_8h_1add864b08e2b9572cd2b23ee051930abc.html">Function XMC4700::from_string(const char *, USB0_DCTL_GMC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USB0__DSTS__EnumSpd_8h_1a2532bbd0103ece2647a90f379daaf0f4.html">Function XMC4700::from_string(const char *, USB0_DSTS_EnumSpd&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USB0__EP0__DIEPCTL0__MPS_8h_1a0c728231745332f8c7ca5a23ec438f1f.html">Function XMC4700::from_string(const char *, USB0_EP0_DIEPCTL0_MPS&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USB0__EP0__DOEPTSIZ0__SUPCnt_8h_1a1034ac6114e800f6b88b9f47b6909580.html">Function XMC4700::from_string(const char *, USB0_EP0_DOEPTSIZ0_SUPCnt&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USB0__EP0__DTXFSTS0__INEPTxFSpcAvail_8h_1ab330870a5a8fa4cd53a45953ddb01f22.html">Function XMC4700::from_string(const char *, USB0_EP0_DTXFSTS0_INEPTxFSpcAvail&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USB0__EP1__DIEPCTL__ISOCONT__EPType_8h_1a8ca288e90a9fa8813220e8d15eb4ae4c.html">Function XMC4700::from_string(const char *, USB0_EP1_DIEPCTL_ISOCONT_EPType&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USB0__EP1__DOEPTSIZ__ISO__RxDPID_8h_1a2f5cb431299f83a3a7e7f061c1614414.html">Function XMC4700::from_string(const char *, USB0_EP1_DOEPTSIZ_ISO_RxDPID&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USB0__EP1__DTXFSTS__INEPTxFSpcAvail_8h_1a8e4c15b810ada4733a34d3e8efb3c747.html">Function XMC4700::from_string(const char *, USB0_EP1_DTXFSTS_INEPTxFSpcAvail&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USB0__GAHBCFG__HBstLen_8h_1aa210aac8ae303f266a014133b0e81589.html">Function XMC4700::from_string(const char *, USB0_GAHBCFG_HBstLen&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USB0__GNPTXSTS__NPTxFSpcAvail_8h_1a36d902d689565615d8fa6e1540a0d724.html">Function XMC4700::from_string(const char *, USB0_GNPTXSTS_NPTxFSpcAvail&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USB0__GNPTXSTS__NPTxQSpcAvail_8h_1a7dbda499dcb5f1cb4f2aea15b86c2d1f.html">Function XMC4700::from_string(const char *, USB0_GNPTXSTS_NPTxQSpcAvail&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USB0__GNPTXSTS__NPTxQTop_8h_1a5141df1daefd75f0c7f890a6607e9514.html">Function XMC4700::from_string(const char *, USB0_GNPTXSTS_NPTxQTop&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USB0__GRSTCTL__TxFNum_8h_1a6d3fb756d006c99af217affec5d746fe.html">Function XMC4700::from_string(const char *, USB0_GRSTCTL_TxFNum&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USB0__GRXSTSR__DEVICEMODE__PktSts_8h_1ac83f8a9d0a0dbce793d5283560517aec.html">Function XMC4700::from_string(const char *, USB0_GRXSTSR_DEVICEMODE_PktSts&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USB0__GRXSTSR__HOSTMODE__DPID_8h_1ae87b3126ed8f6554f3aa99a1cddddf65.html">Function XMC4700::from_string(const char *, USB0_GRXSTSR_HOSTMODE_DPID&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USB0__GRXSTSR__HOSTMODE__PktSts_8h_1a46bf3f64561887cbf6ed1647534c04b6.html">Function XMC4700::from_string(const char *, USB0_GRXSTSR_HOSTMODE_PktSts&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USB0__HCFG__FrListEn_8h_1adc24ce490d443e1a263691b4bf5f4abf.html">Function XMC4700::from_string(const char *, USB0_HCFG_FrListEn&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USB0__HCFG__FSLSPclkSel_8h_1a587a1058d99476e36c9f6d8e5ab0e165.html">Function XMC4700::from_string(const char *, USB0_HCFG_FSLSPclkSel&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USB0__HPRT__PrtSpd_8h_1abf193543490b81ba7c206ce42c6b8f44.html">Function XMC4700::from_string(const char *, USB0_HPRT_PrtSpd&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USB0__HPTXSTS__PTxFSpcAvail_8h_1a7eae3e27a7de2120cbf8e0b9251dd53e.html">Function XMC4700::from_string(const char *, USB0_HPTXSTS_PTxFSpcAvail&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USB0__HPTXSTS__PTxQSpcAvail_8h_1a532c0277aa020be501df75ca28bc1254.html">Function XMC4700::from_string(const char *, USB0_HPTXSTS_PTxQSpcAvail&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USIC0__CH0__BRG__CLKSEL_8h_1a5dfd53fef6fb08b3343356b22ff1e161.html">Function XMC4700::from_string(const char *, USIC0_CH0_BRG_CLKSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USIC0__CH0__BRG__CTQSEL_8h_1a766f1992b5ef53b5b925752c79853319.html">Function XMC4700::from_string(const char *, USIC0_CH0_BRG_CTQSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USIC0__CH0__BRG__SCLKCFG_8h_1a659752eb6ac75e73a0e9eb7ec062dafd.html">Function XMC4700::from_string(const char *, USIC0_CH0_BRG_SCLKCFG&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USIC0__CH0__BYPCR__BDEN_8h_1a7b312dceb6bd96e9c76cc44f34b2c1fb.html">Function XMC4700::from_string(const char *, USIC0_CH0_BYPCR_BDEN&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USIC0__CH0__CCR__HPCEN_8h_1af515a18b5e80d5d8e096bf7d7184adcc.html">Function XMC4700::from_string(const char *, USIC0_CH0_CCR_HPCEN&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USIC0__CH0__CCR__MODE_8h_1a562f0a8492aac3b65190f5e2b579f8d9.html">Function XMC4700::from_string(const char *, USIC0_CH0_CCR_MODE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USIC0__CH0__CCR__PM_8h_1a446f632a2bfd0d9c98055b60aa62cd98.html">Function XMC4700::from_string(const char *, USIC0_CH0_CCR_PM&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USIC0__CH0__DX0CR__CM_8h_1a27ef368d4149c15f85af6fa5dca5d516.html">Function XMC4700::from_string(const char *, USIC0_CH0_DX0CR_CM&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USIC0__CH0__DX0CR__DSEL_8h_1ac37a407836aa5ece7c529ef791bda18e.html">Function XMC4700::from_string(const char *, USIC0_CH0_DX0CR_DSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USIC0__CH0__DX1CR__CM_8h_1a61b5abeeee0a7696ca0320ecbb41f91a.html">Function XMC4700::from_string(const char *, USIC0_CH0_DX1CR_CM&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USIC0__CH0__DX1CR__DSEL_8h_1a9c87edfb5a122fcbba780a03ade9a4ab.html">Function XMC4700::from_string(const char *, USIC0_CH0_DX1CR_DSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USIC0__CH0__FDR__DM_8h_1ae26f99507310daa6338721ad9d6ee986.html">Function XMC4700::from_string(const char *, USIC0_CH0_FDR_DM&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USIC0__CH0__FMR__MTDV_8h_1a726e36da7cd49030236188b449ca2f7e.html">Function XMC4700::from_string(const char *, USIC0_CH0_FMR_MTDV&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USIC0__CH0__INPR__TSINP_8h_1a35895f80706ad25ecb3fa63b6580a8ca.html">Function XMC4700::from_string(const char *, USIC0_CH0_INPR_TSINP&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USIC0__CH0__KSCFG__NOMCFG_8h_1ac4e784b889b19f6c0a59ac633db61fd0.html">Function XMC4700::from_string(const char *, USIC0_CH0_KSCFG_NOMCFG&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USIC0__CH0__PCR__ASCMode__PL_8h_1a434df756166be2d81d017be3f0e3e4a1.html">Function XMC4700::from_string(const char *, USIC0_CH0_PCR_ASCMode_PL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USIC0__CH0__PCR__SSCMode__SELO_8h_1a20da458e4bd81f50e4ae7b515837efae.html">Function XMC4700::from_string(const char *, USIC0_CH0_PCR_SSCMode_SELO&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USIC0__CH0__RBCTR__RCIM_8h_1a0c11381d7942c1fb17349f0b3ba9b9b7.html">Function XMC4700::from_string(const char *, USIC0_CH0_RBCTR_RCIM&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USIC0__CH0__RBUF01SR__WLEN1_8h_1a81ec7fe994b71b64c7a073e083d55d03.html">Function XMC4700::from_string(const char *, USIC0_CH0_RBUF01SR_WLEN1&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USIC0__CH0__SCTR__DOCFG_8h_1a9a7e50d276a7698c45a2e75c27791a25.html">Function XMC4700::from_string(const char *, USIC0_CH0_SCTR_DOCFG&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USIC0__CH0__SCTR__DSM_8h_1a1abc390d27ad83f1358ecf9fd33bcc6b.html">Function XMC4700::from_string(const char *, USIC0_CH0_SCTR_DSM&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USIC0__CH0__SCTR__TRM_8h_1aa65fb6052b122bb3aa871deb324c8f2c.html">Function XMC4700::from_string(const char *, USIC0_CH0_SCTR_TRM&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USIC0__CH0__SCTR__WLE_8h_1aaa56466771c83a78b67e0849385dfe52.html">Function XMC4700::from_string(const char *, USIC0_CH0_SCTR_WLE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USIC0__CH0__TBCTR__SIZE_8h_1a776b7a3130f41041f5b5a9ae175183f1.html">Function XMC4700::from_string(const char *, USIC0_CH0_TBCTR_SIZE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USIC0__CH0__TCSR__TDEN_8h_1a3c7c7528cbf036e0dc32827ed580fae3.html">Function XMC4700::from_string(const char *, USIC0_CH0_TCSR_TDEN&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_VADC__BRSCTRL__SRCRESREG_8h_1a17c1d029d29a1c9465ebc085ef162aac.html">Function XMC4700::from_string(const char *, VADC_BRSCTRL_SRCRESREG&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_VADC__BRSCTRL__XTMODE_8h_1a88b8b27426a1bae8d8f55feba568392c.html">Function XMC4700::from_string(const char *, VADC_BRSCTRL_XTMODE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_VADC__BRSMR__ENGT_8h_1a4dd053291dfb9a33368b9097d410dfc2.html">Function XMC4700::from_string(const char *, VADC_BRSMR_ENGT&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_VADC__G0__ARBCFG__ANONS_8h_1abef618c491a6a374271a4bff4577ce29.html">Function XMC4700::from_string(const char *, VADC_G0_ARBCFG_ANONS&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_VADC__G0__ARBCFG__ARBRND_8h_1a17e00049ae5516828c139ccb04c672a0.html">Function XMC4700::from_string(const char *, VADC_G0_ARBCFG_ARBRND&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_VADC__G0__ARBPR__PRIO2_8h_1adf8e8d364f847d912cf5f4d9272314bc.html">Function XMC4700::from_string(const char *, VADC_G0_ARBPR_PRIO2&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_VADC__G0__ASMR__ENGT_8h_1a1693f706b926e4987ee015e7ef485477.html">Function XMC4700::from_string(const char *, VADC_G0_ASMR_ENGT&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_VADC__G0__BFLC__BFM3_8h_1a381eb530f5569b956e9d8ee1939aa21e.html">Function XMC4700::from_string(const char *, VADC_G0_BFLC_BFM3&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_VADC__G0__BFLNP__BFL3NP_8h_1ab5b8e725b9bd303a2b0d8a7e1c087126.html">Function XMC4700::from_string(const char *, VADC_G0_BFLNP_BFL3NP&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_VADC__G0__CEVNP0__CEV7NP_8h_1a569aeb6964695d04ed642f73d4aeef3c.html">Function XMC4700::from_string(const char *, VADC_G0_CEVNP0_CEV7NP&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_VADC__G0__CHCTR__BNDSELU_8h_1ab40a4af5a079f66822f5f27ee53f903d.html">Function XMC4700::from_string(const char *, VADC_G0_CHCTR_BNDSELU&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_VADC__G0__CHCTR__BWDCH_8h_1abba62bf50d0d37d641e5865cfc896891.html">Function XMC4700::from_string(const char *, VADC_G0_CHCTR_BWDCH&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_VADC__G0__CHCTR__CHEVMODE_8h_1a6e5c674099a5553e7659ec62fb2395f8.html">Function XMC4700::from_string(const char *, VADC_G0_CHCTR_CHEVMODE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_VADC__G0__CHCTR__ICLSEL_8h_1a3b20a7d6718895cee573a0ed3ea256a0.html">Function XMC4700::from_string(const char *, VADC_G0_CHCTR_ICLSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_VADC__G0__CHCTR__RESREG_8h_1a7ba7b90af7618cfdd262d5290ca31a10.html">Function XMC4700::from_string(const char *, VADC_G0_CHCTR_RESREG&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_VADC__G0__EMUXCTR__EMUXMODE_8h_1aba81cff03e79cca1f07d29e71a8b7adb.html">Function XMC4700::from_string(const char *, VADC_G0_EMUXCTR_EMUXMODE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_VADC__G0__ICLASS__CME_8h_1aab1f73d7c55461f6f6ab7671e4e3abb9.html">Function XMC4700::from_string(const char *, VADC_G0_ICLASS_CME&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_VADC__G0__QCTRL0__SRCRESREG_8h_1a257b189c089685157d7908fc401b6d65.html">Function XMC4700::from_string(const char *, VADC_G0_QCTRL0_SRCRESREG&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_VADC__G0__QCTRL0__XTMODE_8h_1ad57b05ea5920cc8794b6769ab2a5bcde.html">Function XMC4700::from_string(const char *, VADC_G0_QCTRL0_XTMODE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_VADC__G0__QMR0__ENGT_8h_1ac9e56ceb26b2af3328908a777d535235.html">Function XMC4700::from_string(const char *, VADC_G0_QMR0_ENGT&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_VADC__G0__QSR0__FILL_8h_1a4cea40fa7b238ba1730af253be6a7e2b.html">Function XMC4700::from_string(const char *, VADC_G0_QSR0_FILL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_VADC__G0__RCR__DMM_8h_1a086060fd42430d4519be2122d3bb56e5.html">Function XMC4700::from_string(const char *, VADC_G0_RCR_DMM&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_VADC__G0__RCR__FEN_8h_1a3db76b078e408e02c8f44d8375375623.html">Function XMC4700::from_string(const char *, VADC_G0_RCR_FEN&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_VADC__G0__RES__CRS_8h_1a385a9cda26768a06ed8ae6b9c3e57ec4.html">Function XMC4700::from_string(const char *, VADC_G0_RES_CRS&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_VADC__G0__SYNCTR__STSEL_8h_1a56d08c4661c6d1b434cba839920fd942.html">Function XMC4700::from_string(const char *, VADC_G0_SYNCTR_STSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_VADC__GLOBCFG__DIVA_8h_1a839782f759f5c27099619ddd070f3ad7.html">Function XMC4700::from_string(const char *, VADC_GLOBCFG_DIVA&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_VADC__GLOBCFG__DIVD_8h_1a9c835ebf1b2c16d602c0d16a6bd1eb71.html">Function XMC4700::from_string(const char *, VADC_GLOBCFG_DIVD&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_VADC__GLOBEVNP__REV0NP_8h_1ac0152cc5bbd12cb0fe9a3e129d44fb64.html">Function XMC4700::from_string(const char *, VADC_GLOBEVNP_REV0NP&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_VADC__GLOBICLASS__CME_8h_1ac42d501020c9c1fd2ba5b767407dcb3f.html">Function XMC4700::from_string(const char *, VADC_GLOBICLASS_CME&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_VADC__GLOBRCR__DRCTR_8h_1a2594354fd8aec7aa4f4952920bdfe106.html">Function XMC4700::from_string(const char *, VADC_GLOBRCR_DRCTR&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_VADC__GLOBTF__CDSEL_8h_1a2766820674101595fb5f52d1074b1185.html">Function XMC4700::from_string(const char *, VADC_GLOBTF_CDSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_VADC__OCS__SUS_8h_1a701c16bffad9d0cf55b193ed547175ca.html">Function XMC4700::from_string(const char *, VADC_OCS_SUS&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_VADC__OCS__TGS_8h_1a5409b3ae9a42d5c76dbb06cae0e1dfa0.html">Function XMC4700::from_string(const char *, VADC_OCS_TGS&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CAN__ID__MOD__TYPE_8h_1a91a0f02f0017bdc47546f81c3927fd0e.html">Function XMC4700::to_string(CAN_ID_MOD_TYPE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CAN__MCR__CLKSEL_8h_1ad1457b6d42ecef02f67867947733173d.html">Function XMC4700::to_string(CAN_MCR_CLKSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CAN__MO__MOAR__PRI_8h_1a9d0dace6079323287c5e128ce9eb4e1e.html">Function XMC4700::to_string(CAN_MO_MOAR_PRI)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CAN__MO__MOFCR__MMC_8h_1a007418bed694e3eb101ec1b81474912a.html">Function XMC4700::to_string(CAN_MO_MOFCR_MMC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CAN__MO__MOIPR__TXINP_8h_1a9d0307018171f72a67a54d3c7deb8e65.html">Function XMC4700::to_string(CAN_MO_MOIPR_TXINP)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CAN__NODE0__NFCR__CFMOD_8h_1af61709495755ecacf79a7d139a822fba.html">Function XMC4700::to_string(CAN_NODE0_NFCR_CFMOD)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CAN__NODE0__NIPR__CFCINP_8h_1a245d284566360a6dba3ea5dc5bb92428.html">Function XMC4700::to_string(CAN_NODE0_NIPR_CFCINP)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CCU40__CC40__CMC__CNTS_8h_1a1d279a90ac715eb2fc5028ba1ccf634e.html">Function XMC4700::to_string(CCU40_CC40_CMC_CNTS)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CCU40__CC40__INS__EV2EM_8h_1ab9028f67e45fd2fe2142cb636670ade2.html">Function XMC4700::to_string(CCU40_CC40_INS_EV2EM)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CCU40__CC40__INS__EV2IS_8h_1afb37ebaa758507b8ee9523047343b378.html">Function XMC4700::to_string(CCU40_CC40_INS_EV2IS)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CCU40__CC40__INS__LPF2M_8h_1ad66610626b96be4cd0d70baf4846eaa4.html">Function XMC4700::to_string(CCU40_CC40_INS_LPF2M)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CCU40__CC40__SRS__E2SR_8h_1a319bc74b2aeef66cb6e6b57b086dd788.html">Function XMC4700::to_string(CCU40_CC40_SRS_E2SR)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CCU40__CC40__TC__CAPC_8h_1a06aab7e09cbe0ba79c1003063b7bee92.html">Function XMC4700::to_string(CCU40_CC40_TC_CAPC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CCU40__CC40__TC__DITHE_8h_1aaf9483a5acfb5b632d80897d5ecd2ee5.html">Function XMC4700::to_string(CCU40_CC40_TC_DITHE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CCU40__CC40__TC__ENDM_8h_1a251d2a58fe9c4cf87ef597e7a42abe01.html">Function XMC4700::to_string(CCU40_CC40_TC_ENDM)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CCU40__GCTRL__MSDE_8h_1a35cd323a9179130fa355656bc426b4eb.html">Function XMC4700::to_string(CCU40_GCTRL_MSDE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CCU40__GCTRL__PCIS_8h_1a91ebfc5293436c59cb917bda2c2361c1.html">Function XMC4700::to_string(CCU40_GCTRL_PCIS)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CCU40__GCTRL__PRBC_8h_1a5e9d5af54e33e6a7b2d0752f410d5da1.html">Function XMC4700::to_string(CCU40_GCTRL_PRBC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CCU40__GCTRL__SUSCFG_8h_1a3f18fc32e33fd6be45e791ab8872b09a.html">Function XMC4700::to_string(CCU40_GCTRL_SUSCFG)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CCU80__CC80__CMC__CNTS_8h_1a8ae9eacc9999adaef2e8dda354ec948b.html">Function XMC4700::to_string(CCU80_CC80_CMC_CNTS)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CCU80__CC80__DTC__DTCC_8h_1af49cb43f8ddbd6f0f82b38271c235df2.html">Function XMC4700::to_string(CCU80_CC80_DTC_DTCC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CCU80__CC80__INS__EV2EM_8h_1a7fe5fb06d19295cc4553dfaffbf3897d.html">Function XMC4700::to_string(CCU80_CC80_INS_EV2EM)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CCU80__CC80__INS__EV2IS_8h_1a0a37fb681e5d8608ad3fb503d3684dba.html">Function XMC4700::to_string(CCU80_CC80_INS_EV2IS)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CCU80__CC80__INS__LPF2M_8h_1aba4225a97b5aa2ee76e5d941bab201f9.html">Function XMC4700::to_string(CCU80_CC80_INS_LPF2M)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CCU80__CC80__SRS__E0SR_8h_1a991fe747e7a5fbc356b65b7ce30f685d.html">Function XMC4700::to_string(CCU80_CC80_SRS_E0SR)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CCU80__CC80__SRS__E1SR_8h_1a5fffa0e1b5822abec00e54b84b81cadf.html">Function XMC4700::to_string(CCU80_CC80_SRS_E1SR)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CCU80__CC80__SRS__E2SR_8h_1a1bcad4be2f1b1c047fdc396a8bf72b80.html">Function XMC4700::to_string(CCU80_CC80_SRS_E2SR)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CCU80__CC80__STC__STM_8h_1ad52c3a8c61026d7b3b6f59cac85ade89.html">Function XMC4700::to_string(CCU80_CC80_STC_STM)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CCU80__CC80__TC__CAPC_8h_1a1fdbb7d091004d9c24195d07f320a04f.html">Function XMC4700::to_string(CCU80_CC80_TC_CAPC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CCU80__CC80__TC__DITHE_8h_1a4734c0234323400a969e8952efa49cd3.html">Function XMC4700::to_string(CCU80_CC80_TC_DITHE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CCU80__CC80__TC__EME_8h_1a0a01dc482c7be374dff0e6a3f7b8cab2.html">Function XMC4700::to_string(CCU80_CC80_TC_EME)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CCU80__CC80__TC__ENDM_8h_1ab51cb0d37c9dcf8ef117cf0603cfed60.html">Function XMC4700::to_string(CCU80_CC80_TC_ENDM)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CCU80__CC80__TC__STOS_8h_1a0bd8bdd17c64eb6e0637c1766441fc9f.html">Function XMC4700::to_string(CCU80_CC80_TC_STOS)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CCU80__GCTRL__MSDE_8h_1a93a339f247d874fa124d57b51a0340ce.html">Function XMC4700::to_string(CCU80_GCTRL_MSDE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CCU80__GCTRL__PCIS_8h_1a684c13097f71a60b875eeb0eef669416.html">Function XMC4700::to_string(CCU80_GCTRL_PCIS)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CCU80__GCTRL__PRBC_8h_1aaf237ed24ebfaa47092c127d80c8c9ac.html">Function XMC4700::to_string(CCU80_GCTRL_PRBC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CCU80__GCTRL__SUSCFG_8h_1a13a9c439d9e51298e390583ca14bcfb7.html">Function XMC4700::to_string(CCU80_GCTRL_SUSCFG)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CCU80__GPCHK__PACS_8h_1ac77a419941a1c18de97661d175c67e1a.html">Function XMC4700::to_string(CCU80_GPCHK_PACS)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CCU80__GPCHK__PCDS_8h_1af9d971a3f5c1cd8e284b68109f65aeb4.html">Function XMC4700::to_string(CCU80_GPCHK_PCDS)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CCU80__GPCHK__PISEL_8h_1aaf84d3b40a438534a32062baea5a893a.html">Function XMC4700::to_string(CCU80_GPCHK_PISEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DAC__DAC0CFG0__MODE_8h_1ab68d17bafbbda1e0028258bfa005b6e0.html">Function XMC4700::to_string(DAC_DAC0CFG0_MODE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DAC__DAC0CFG1__SCALE_8h_1a491087290b3a1444d19ccf88d5c63939.html">Function XMC4700::to_string(DAC_DAC0CFG1_SCALE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DAC__DAC0CFG1__TRIGMOD_8h_1a604d79c48e84a0140e9fdb38c8d82f7d.html">Function XMC4700::to_string(DAC_DAC0CFG1_TRIGMOD)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DSD__CGCFG__CGMOD_8h_1a5e87740c1c8dd15352515f7319762e52.html">Function XMC4700::to_string(DSD_CGCFG_CGMOD)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DSD__CGCFG__DIVCG_8h_1a08ac57cd626ba76aad4168ad109f42a5.html">Function XMC4700::to_string(DSD_CGCFG_DIVCG)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DSD__CH0__DICFG__CSRC_8h_1a91a8d0e762c03d77622a1f2d7da90a1c.html">Function XMC4700::to_string(DSD_CH0_DICFG_CSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DSD__CH0__DICFG__DSRC_8h_1af7b3d7487c9fce18a23cdd84a82eb941.html">Function XMC4700::to_string(DSD_CH0_DICFG_DSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DSD__CH0__DICFG__ITRMODE_8h_1ad82176652575d9e054c066dc25e6d58d.html">Function XMC4700::to_string(DSD_CH0_DICFG_ITRMODE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DSD__CH0__DICFG__STROBE_8h_1ab54f61c8118d7bb9811b1cb099e4831e.html">Function XMC4700::to_string(DSD_CH0_DICFG_STROBE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DSD__CH0__DICFG__TSTRMODE_8h_1a3f2b6669717086c7f86cd3b8db795d4d.html">Function XMC4700::to_string(DSD_CH0_DICFG_TSTRMODE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DSD__CH0__FCFGA__ESEL_8h_1a0f49a1c95fb477ef05ef1f1b61cc7eac.html">Function XMC4700::to_string(DSD_CH0_FCFGA_ESEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DSD__CH0__FCFGA__SRGA_8h_1a0222c47fd91c07ed126f9aad738247c3.html">Function XMC4700::to_string(DSD_CH0_FCFGA_SRGA)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DSD__CH0__FCFGC__CFMC_8h_1afd6be06d6d6004f23f9778ec74708ad8.html">Function XMC4700::to_string(DSD_CH0_FCFGC_CFMC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DSD__CH0__FCFGC__SRGM_8h_1a4ed156111a66f05e17131d74f55f3f11.html">Function XMC4700::to_string(DSD_CH0_FCFGC_SRGM)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DSD__CH0__MODCFG__DIVM_8h_1ac4c8391f487c855ddac687c270733084.html">Function XMC4700::to_string(DSD_CH0_MODCFG_DIVM)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DSD__CH0__RECTCFG__SSRC_8h_1a23f37b31622255a2380188dc995295de.html">Function XMC4700::to_string(DSD_CH0_RECTCFG_SSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DSD__GLOBCFG__MCSEL_8h_1a8a5a402057c539bd6a0225114c07aa54.html">Function XMC4700::to_string(DSD_GLOBCFG_MCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DSD__OCS__SUS_8h_1ae5b4ae1974fc3471f46d3429587f8090.html">Function XMC4700::to_string(DSD_OCS_SUS)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_EBU__BUSRAP0__ADDRC_8h_1ad043a00849a25a6a4abd21161650b5cd.html">Function XMC4700::to_string(EBU_BUSRAP0_ADDRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_EBU__BUSRAP0__AHOLDC_8h_1a666b85a0a7d972bcd5b367fb224ab254.html">Function XMC4700::to_string(EBU_BUSRAP0_AHOLDC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_EBU__BUSRAP0__EXTCLOCK_8h_1a825098223b3cf680c2ed0b1e4ccbb72b.html">Function XMC4700::to_string(EBU_BUSRAP0_EXTCLOCK)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_EBU__BUSRAP0__EXTDATA_8h_1a4ccb4949149e11434f081b25654213a9.html">Function XMC4700::to_string(EBU_BUSRAP0_EXTDATA)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_EBU__BUSRAP0__RDDTACS_8h_1abb52e2004bf631445e5a4667111ddac3.html">Function XMC4700::to_string(EBU_BUSRAP0_RDDTACS)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_EBU__BUSRAP0__RDRECOVC_8h_1aba413556bbb2125833d06016bdcb28ea.html">Function XMC4700::to_string(EBU_BUSRAP0_RDRECOVC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_EBU__BUSRAP0__WAITRDC_8h_1aab251f949c863553613fdab208548b01.html">Function XMC4700::to_string(EBU_BUSRAP0_WAITRDC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_EBU__BUSRCON0__BCGEN_8h_1a9056938b3f865d022ac1c3dc2fb951e7.html">Function XMC4700::to_string(EBU_BUSRCON0_BCGEN)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_EBU__BUSRCON0__FETBLEN_8h_1ab6eae48c95e8939bd994be683e19a7b7.html">Function XMC4700::to_string(EBU_BUSRCON0_FETBLEN)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_EBU__CLC__EBUDIVACK_8h_1ae608d9870f93c883d6389d97f27c73bf.html">Function XMC4700::to_string(EBU_CLC_EBUDIVACK)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_EBU__MODCON__ARBMODE_8h_1ae9203699ebaa734cd71593b16e7be015.html">Function XMC4700::to_string(EBU_MODCON_ARBMODE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_EBU__MODCON__TIMEOUTC_8h_1afd3f7db9ffebbfe67afb54530c961aea.html">Function XMC4700::to_string(EBU_MODCON_TIMEOUTC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_EBU__SDRMCON__AWIDTH_8h_1a5e1644ca22f9a62b1310c47df9a57361.html">Function XMC4700::to_string(EBU_SDRMCON_AWIDTH)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_EBU__SDRMCON__BANKM_8h_1a6fb2e25069c5b40e07f048c6d9ee1adf.html">Function XMC4700::to_string(EBU_SDRMCON_BANKM)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_EBU__SDRMCON__PWR__MODE_8h_1a79b557eec81232ca3fc2651b92d8ddcb.html">Function XMC4700::to_string(EBU_SDRMCON_PWR_MODE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_EBU__SDRMCON__ROWM_8h_1a4773ff1859f7382f25e676fcb499efaf.html">Function XMC4700::to_string(EBU_SDRMCON_ROWM)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_EBU__SDRMOD__BURSTL_8h_1abd4f61580b66989812f3fa1f7e6108d6.html">Function XMC4700::to_string(EBU_SDRMOD_BURSTL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_EBU__SDRMOD__CASLAT_8h_1afdfef4e9ac82fa859558b1b1ed71e867.html">Function XMC4700::to_string(EBU_SDRMOD_CASLAT)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_EBU__SDRMOD__OPMODE_8h_1ae477af6e8be4b6c57032cda59870f8fe.html">Function XMC4700::to_string(EBU_SDRMOD_OPMODE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_EBU__USERCON__ADDIO_8h_1a3617577a7b6acda204632a7ff3836a63.html">Function XMC4700::to_string(EBU_USERCON_ADDIO)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ERU0__EXICON__OCS_8h_1adfe1c2013a6871f925303551a9754d89.html">Function XMC4700::to_string(ERU0_EXICON_OCS)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ERU0__EXICON__SS_8h_1ae491cd6637f71d49b37f091559daaa86.html">Function XMC4700::to_string(ERU0_EXICON_SS)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ERU0__EXISEL__EXS3B_8h_1a087ff72a9e10c3959b24c4a0ba23bc40.html">Function XMC4700::to_string(ERU0_EXISEL_EXS3B)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ERU0__EXOCON__GP_8h_1a1c2e2622c7802b2b0534ab3dc4f49eb0.html">Function XMC4700::to_string(ERU0_EXOCON_GP)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ERU0__EXOCON__ISS_8h_1aeff162b06b1ba8a048082cbffe3b295c.html">Function XMC4700::to_string(ERU0_EXOCON_ISS)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ETH0__CON__ETH0__CON__CRS_8h_1a0e902888a2b213b0eaf89e7d0723c6fc.html">Function XMC4700::to_string(ETH0_CON_ETH0_CON_CRS)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ETH0__CON__ETH0__CON__MDIO_8h_1ab6895be07c5f14945c3a12bcab2b6fd7.html">Function XMC4700::to_string(ETH0_CON_ETH0_CON_MDIO)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_FLASH0__FCON__WSPFLASH_8h_1ae9c390de5790d666815bb27efb52837e.html">Function XMC4700::to_string(FLASH0_FCON_WSPFLASH)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_FLASH0__MARP__MARGIN_8h_1a8f3ffc3eb7353b95abcf674f663b21c2.html">Function XMC4700::to_string(FLASH0_MARP_MARGIN)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_GPDMA0__CH0__CFGL__LOCK__CH__L_8h_1a29807cd9c01d7c1d490a75990a829654.html">Function XMC4700::to_string(GPDMA0_CH0_CFGL_LOCK_CH_L)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_GPDMA0__CH0__CTLL__DINC_8h_1a138dc88f65296aab313d93207ac1642a.html">Function XMC4700::to_string(GPDMA0_CH0_CTLL_DINC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_GPDMA0__CH2__CFGL__LOCK__CH__L_8h_1a93ddd7bbb4858b12bbbd1f8c6aa62fc8.html">Function XMC4700::to_string(GPDMA0_CH2_CFGL_LOCK_CH_L)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_GPDMA0__CH2__CTLL__DINC_8h_1ac2bacebb1f9c0f847e26c942995a943c.html">Function XMC4700::to_string(GPDMA0_CH2_CTLL_DINC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_GPDMA0__CHENREG__CH_8h_1adcd0bc0efeb99bd99937502ce48ebf26.html">Function XMC4700::to_string(GPDMA0_CHENREG_CH)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_GPDMA1__CH0__CFGL__LOCK__CH__L_8h_1a575f53be164e42d9d068669c5645e13f.html">Function XMC4700::to_string(GPDMA1_CH0_CFGL_LOCK_CH_L)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_GPDMA1__CH0__CTLL__DINC_8h_1aa5139bf31eb9740ebe5bfab860a2048c.html">Function XMC4700::to_string(GPDMA1_CH0_CTLL_DINC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_GPDMA1__CHENREG__CH_8h_1a12cb392ee931daf99b82d186020b191f.html">Function XMC4700::to_string(GPDMA1_CHENREG_CH)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_LEDTS0__FNCTL__ACCCNT_8h_1a9fb2c0d2df2233ff7d255800cf4677b2.html">Function XMC4700::to_string(LEDTS0_FNCTL_ACCCNT)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_LEDTS0__FNCTL__NR__LEDCOL_8h_1a69998a45c8a06347336b209748729bc9.html">Function XMC4700::to_string(LEDTS0_FNCTL_NR_LEDCOL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_LEDTS0__FNCTL__NR__TSIN_8h_1a6544504f235222beb4bce7e05f93d6e3.html">Function XMC4700::to_string(LEDTS0_FNCTL_NR_TSIN)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_LEDTS0__FNCTL__PADT_8h_1ac910df43a8b6b48fabbc71fac89d4fac.html">Function XMC4700::to_string(LEDTS0_FNCTL_PADT)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_LEDTS0__FNCTL__TSOEXT_8h_1a5f16ec46643171988bc764996982280a.html">Function XMC4700::to_string(LEDTS0_FNCTL_TSOEXT)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_LEDTS0__GLOBCTL__MASKVAL_8h_1aaa67a485d65baa9a32b9dd9a5bd53a5c.html">Function XMC4700::to_string(LEDTS0_GLOBCTL_MASKVAL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PORT0__HWSEL__HW15_8h_1a22d54bdd5375144aef78c0e287aeb3bb.html">Function XMC4700::to_string(PORT0_HWSEL_HW15)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PORT0__IOCR0__PC3_8h_1a6943013cdf22eb496ffbc7cfcd416204.html">Function XMC4700::to_string(PORT0_IOCR0_PC3)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PORT0__PDR0__PD1_8h_1a157a2146840edceae1018f33507b3e14.html">Function XMC4700::to_string(PORT0_PDR0_PD1)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PORT0__PDR0__PD7_8h_1adcbbeacee2b2a475bc79e55d9c713415.html">Function XMC4700::to_string(PORT0_PDR0_PD7)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PORT14__HWSEL__HW15_8h_1a7516bd09cb027c61bb015edacb8de0fb.html">Function XMC4700::to_string(PORT14_HWSEL_HW15)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PORT14__IOCR0__PC3_8h_1a31c59e635a9a4a5bac82249057c22d70.html">Function XMC4700::to_string(PORT14_IOCR0_PC3)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PORT15__HWSEL__HW15_8h_1a70eb2e534cd437e822d0ba5fe0302197.html">Function XMC4700::to_string(PORT15_HWSEL_HW15)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PORT15__IOCR0__PC3_8h_1afe8a5a8dfbc74155a7f7d76079e56d50.html">Function XMC4700::to_string(PORT15_IOCR0_PC3)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PORT4__HWSEL__HW15_8h_1a55b447f45be1f851ff85f69ac07e3221.html">Function XMC4700::to_string(PORT4_HWSEL_HW15)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PORT4__IOCR0__PC3_8h_1a1771093fedde843bee2a58e939dd9185.html">Function XMC4700::to_string(PORT4_IOCR0_PC3)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PORT4__PDR0__PD1_8h_1afce4228b2addad1b265c499a47f97def.html">Function XMC4700::to_string(PORT4_PDR0_PD1)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PORT4__PDR0__PD7_8h_1a158abf00e653ccc2722b746dcff32f58.html">Function XMC4700::to_string(PORT4_PDR0_PD7)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PORT5__HWSEL__HW15_8h_1aaa070f39c93dde63d6115aa0af54641d.html">Function XMC4700::to_string(PORT5_HWSEL_HW15)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PORT5__IOCR0__PC3_8h_1aa62c27e4d0273c30b6f316514a7c6668.html">Function XMC4700::to_string(PORT5_IOCR0_PC3)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PORT5__PDR0__PD6_8h_1af61344701182313b2a251db88b518c1d.html">Function XMC4700::to_string(PORT5_PDR0_PD6)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PORT5__PDR0__PD7_8h_1ae5cb437ca4b1516da6de5d83ee2c5759.html">Function XMC4700::to_string(PORT5_PDR0_PD7)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_POSIF0__PCONF__EWIS_8h_1a9f582f2ac505fa055519e5a5bcbc3d4c.html">Function XMC4700::to_string(POSIF0_PCONF_EWIS)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_POSIF0__PCONF__FSEL_8h_1a27a3b887499bc7f428158b61c3fe0bf7.html">Function XMC4700::to_string(POSIF0_PCONF_FSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_POSIF0__PCONF__LPC_8h_1a1d31787398868ea8717508eb894d543a.html">Function XMC4700::to_string(POSIF0_PCONF_LPC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_POSIF0__PCONF__MSETS_8h_1aef9632349981c2b7571dfba8d3682c7c.html">Function XMC4700::to_string(POSIF0_PCONF_MSETS)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_POSIF0__PSUS__MSUS_8h_1a9baeea814a185458cb8e519906d3c685.html">Function XMC4700::to_string(POSIF0_PSUS_MSUS)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_POSIF0__PSUS__QSUS_8h_1a747e2f18509a8faf7142ebf5901e2a54.html">Function XMC4700::to_string(POSIF0_PSUS_QSUS)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_POSIF0__QDC__ICM_8h_1ad0af7a485d95a6d975a118241eae08d0.html">Function XMC4700::to_string(POSIF0_QDC_ICM)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PPB__CPACR__CP11_8h_1ac9f62405a9b9fbcedab526d8230b9bf9.html">Function XMC4700::to_string(PPB_CPACR_CP11)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PPB__CPUID__Implementer_8h_1a4f550588af07f2ace3e2b37de5b999e5.html">Function XMC4700::to_string(PPB_CPUID_Implementer)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PPB__CPUID__PartNo_8h_1aebd932377b1d756964f9c2f7459ab391.html">Function XMC4700::to_string(PPB_CPUID_PartNo)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PPB__CPUID__Revision_8h_1a001e13c9b0dbb444ebe1e66f8b4759ff.html">Function XMC4700::to_string(PPB_CPUID_Revision)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PPB__CPUID__Variant_8h_1aca79afb90b3b315cb3aac463dcf5fc6b.html">Function XMC4700::to_string(PPB_CPUID_Variant)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PPB__ICSR__VECTACTIVE_8h_1a529bd163d01ffdf584d2ce1f26815235.html">Function XMC4700::to_string(PPB_ICSR_VECTACTIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PPB__ICSR__VECTPENDING_8h_1ae716a755804b4e9f3fab0302413553c8.html">Function XMC4700::to_string(PPB_ICSR_VECTPENDING)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PPB__MPU__RASR__SRD_8h_1ab84a2a3aae43e50b7aaacc82364c0ef6.html">Function XMC4700::to_string(PPB_MPU_RASR_SRD)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PPB__NVIC__IABR0__ACTIVE_8h_1a98fcb71da7f46d3c262c6167c71d8f85.html">Function XMC4700::to_string(PPB_NVIC_IABR0_ACTIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PPB__NVIC__ISER0__SETENA_8h_1a32464819dc056657419d91da65274ed3.html">Function XMC4700::to_string(PPB_NVIC_ISER0_SETENA)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PPB__NVIC__ISPR0__SETPEND_8h_1a1eab9d52454dada5430a447183e57e70.html">Function XMC4700::to_string(PPB_NVIC_ISPR0_SETPEND)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_SCU__CLK__EXTCLKCR__ECKSEL_8h_1a67912ba24035fb7111243bdffbdb8c53.html">Function XMC4700::to_string(SCU_CLK_EXTCLKCR_ECKSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_SCU__CLK__MLINKCLKCR__WDTSEL_8h_1a231da31e496d3af909c5b8a974f932b4.html">Function XMC4700::to_string(SCU_CLK_MLINKCLKCR_WDTSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_SCU__CLK__WDTCLKCR__WDTSEL_8h_1a363d73108b890bb578ea43f76e18a4cb.html">Function XMC4700::to_string(SCU_CLK_WDTCLKCR_WDTSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_SCU__HIBERNATE__HDCR__HIBIO1SEL_8h_1ae9d0c6f7d3297281f82334f91fe265d0.html">Function XMC4700::to_string(SCU_HIBERNATE_HDCR_HIBIO1SEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_SCU__HIBERNATE__OSCULCTRL__MODE_8h_1aad0471e94d7d286bb2d212d7badab7f5.html">Function XMC4700::to_string(SCU_HIBERNATE_OSCULCTRL_MODE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_SCU__OSC__OSCHPCTRL__GAINSEL_8h_1a76c838421a3cc1f6da7340515130c7a1.html">Function XMC4700::to_string(SCU_OSC_OSCHPCTRL_GAINSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_SCU__OSC__OSCHPCTRL__MODE_8h_1a02be61e0bcec9084f8fd042e822172b7.html">Function XMC4700::to_string(SCU_OSC_OSCHPCTRL_MODE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_SCU__PLL__CLKMXSTAT__SYSCLKMUX_8h_1afdaa9d10bb59f504b2f4a6dd30d73993.html">Function XMC4700::to_string(SCU_PLL_CLKMXSTAT_SYSCLKMUX)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_SCU__RESET__RSTSTAT__RSTSTAT_8h_1ac198566820dc14adc85bda13bc2448a5.html">Function XMC4700::to_string(SCU_RESET_RSTSTAT_RSTSTAT)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_SDMMC__CAPABILITIES__BASE__SD__CLOCK__FREQ_8h_1ae279a3a9c5dd9c1014e738b75d88014e.html">Function XMC4700::to_string(SDMMC_CAPABILITIES_BASE_SD_CLOCK_FREQ)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_SDMMC__CAPABILITIES__HI__CLK__MULT_8h_1a8a66ad8861d6a0751bdbbb489ada5ada.html">Function XMC4700::to_string(SDMMC_CAPABILITIES_HI_CLK_MULT)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_SDMMC__CAPABILITIES__HI__RE__TUNING__MODES_8h_1a00c1e3d87d4872e9f216f1cf5b1d7b15.html">Function XMC4700::to_string(SDMMC_CAPABILITIES_HI_RE_TUNING_MODES)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_SDMMC__CAPABILITIES__HI__TIM__CNT__RETUNE_8h_1ae608c98133877817bc12c68182436ea4.html">Function XMC4700::to_string(SDMMC_CAPABILITIES_HI_TIM_CNT_RETUNE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_SDMMC__CAPABILITIES__MAX__BLOCK__LENGTH_8h_1aff3872e2edf9245486dc965362aa1c44.html">Function XMC4700::to_string(SDMMC_CAPABILITIES_MAX_BLOCK_LENGTH)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_SDMMC__CAPABILITIES__SLOT__TYPE_8h_1a5fba1dc38f6604890fe65350dbf8d64a.html">Function XMC4700::to_string(SDMMC_CAPABILITIES_SLOT_TYPE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_SDMMC__CLOCK__CTRL__SDCLK__FREQ__SEL_8h_1a5c5efe1f9c2d853e12663b4455a92bab.html">Function XMC4700::to_string(SDMMC_CLOCK_CTRL_SDCLK_FREQ_SEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_SDMMC__COMMAND__CMD__TYPE_8h_1a409150b05a237a7b1d175c1cc2efcdb2.html">Function XMC4700::to_string(SDMMC_COMMAND_CMD_TYPE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_SDMMC__COMMAND__RESP__TYPE__SELECT_8h_1a5a45701fd0e575f35655e871826f0392.html">Function XMC4700::to_string(SDMMC_COMMAND_RESP_TYPE_SELECT)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_SDMMC__POWER__CTRL__SD__BUS__VOLTAGE__SEL_8h_1a91884ccfadecb83bd5787c0f1c06d79c.html">Function XMC4700::to_string(SDMMC_POWER_CTRL_SD_BUS_VOLTAGE_SEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_SDMMC__SLOT__INT__STATUS__SLOT__INT__STATUS_8h_1a1d7b53d3629490b3077d6cd0ee1abcb7.html">Function XMC4700::to_string(SDMMC_SLOT_INT_STATUS_SLOT_INT_STATUS)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_SDMMC__TIMEOUT__CTRL__DAT__TIMEOUT__CNT__VAL_8h_1a244d221a40e47a16ff35ee6d24388f43.html">Function XMC4700::to_string(SDMMC_TIMEOUT_CTRL_DAT_TIMEOUT_CNT_VAL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_SDMMC__TRANSFER__MODE__ACMD__EN_8h_1a0c5f19eb476245df9ee448155c14faa2.html">Function XMC4700::to_string(SDMMC_TRANSFER_MODE_ACMD_EN)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USB0__CH0__HCCHAR__EPType_8h_1a1c3f67c47d17e4c3ba2ccde9cbb82280.html">Function XMC4700::to_string(USB0_CH0_HCCHAR_EPType)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USB0__CH0__HCCHAR__MC__EC_8h_1addf262748e9a257e3181464dedf14ac2.html">Function XMC4700::to_string(USB0_CH0_HCCHAR_MC_EC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USB0__CH0__HCDMA__SCATGATHER__CTD_8h_1a2a8f178e73e948cf61669831488a5023.html">Function XMC4700::to_string(USB0_CH0_HCDMA_SCATGATHER_CTD)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USB0__CH0__HCTSIZ__BUFFERMODE__Pid_8h_1a7ac57c09130d8a9fcf4fa365033bc18c.html">Function XMC4700::to_string(USB0_CH0_HCTSIZ_BUFFERMODE_Pid)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USB0__CH0__HCTSIZ__SCATGATHER__Pid_8h_1a828a48774e584d605500e496feb09ea6.html">Function XMC4700::to_string(USB0_CH0_HCTSIZ_SCATGATHER_Pid)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USB0__DCFG__DevSpd_8h_1a74c5ff13837872217e16a4ccb8cde254.html">Function XMC4700::to_string(USB0_DCFG_DevSpd)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USB0__DCFG__PerFrInt_8h_1a2ea89c659e63a0394c1ecafd338053ef.html">Function XMC4700::to_string(USB0_DCFG_PerFrInt)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USB0__DCFG__PerSchIntvl_8h_1a4d57a8ab9a6a3cc75cf5a635aab7d2c6.html">Function XMC4700::to_string(USB0_DCFG_PerSchIntvl)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USB0__DCTL__GMC_8h_1ac926c958b014c6a8456bf4634a8d4320.html">Function XMC4700::to_string(USB0_DCTL_GMC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USB0__DSTS__EnumSpd_8h_1a79b019cd4e652b99c123648eb65b4852.html">Function XMC4700::to_string(USB0_DSTS_EnumSpd)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USB0__EP0__DIEPCTL0__MPS_8h_1a8c007752e032cad5c5a6fc3e60e2ecf1.html">Function XMC4700::to_string(USB0_EP0_DIEPCTL0_MPS)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USB0__EP0__DOEPTSIZ0__SUPCnt_8h_1a0df100ca39d8ec30b742881d0906812a.html">Function XMC4700::to_string(USB0_EP0_DOEPTSIZ0_SUPCnt)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USB0__EP0__DTXFSTS0__INEPTxFSpcAvail_8h_1a7181d21d601a25625ae04d26b81c0781.html">Function XMC4700::to_string(USB0_EP0_DTXFSTS0_INEPTxFSpcAvail)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USB0__EP1__DIEPCTL__ISOCONT__EPType_8h_1ac133005e80859084f76d7b29d3ffc61f.html">Function XMC4700::to_string(USB0_EP1_DIEPCTL_ISOCONT_EPType)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USB0__EP1__DOEPTSIZ__ISO__RxDPID_8h_1aea55c32d419ce303df3ec000f9ef13d7.html">Function XMC4700::to_string(USB0_EP1_DOEPTSIZ_ISO_RxDPID)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USB0__EP1__DTXFSTS__INEPTxFSpcAvail_8h_1a6ce4d0b1c2ab3fbd0fb37b5f63690622.html">Function XMC4700::to_string(USB0_EP1_DTXFSTS_INEPTxFSpcAvail)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USB0__GAHBCFG__HBstLen_8h_1ae542877f4d2fe85d710af2bb2314f24c.html">Function XMC4700::to_string(USB0_GAHBCFG_HBstLen)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USB0__GNPTXSTS__NPTxFSpcAvail_8h_1adc3b434da5e3c1f890ae30691adbec00.html">Function XMC4700::to_string(USB0_GNPTXSTS_NPTxFSpcAvail)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USB0__GNPTXSTS__NPTxQSpcAvail_8h_1a7391b7e090a1f3e716eef4f87ace0525.html">Function XMC4700::to_string(USB0_GNPTXSTS_NPTxQSpcAvail)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USB0__GNPTXSTS__NPTxQTop_8h_1a27caf710ef1d653d1cc4296626fdab2d.html">Function XMC4700::to_string(USB0_GNPTXSTS_NPTxQTop)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USB0__GRSTCTL__TxFNum_8h_1af1cf265906562c1dfcfba5bc445a5523.html">Function XMC4700::to_string(USB0_GRSTCTL_TxFNum)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USB0__GRXSTSR__DEVICEMODE__PktSts_8h_1af3cfc019d17092444913862364bc7509.html">Function XMC4700::to_string(USB0_GRXSTSR_DEVICEMODE_PktSts)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USB0__GRXSTSR__HOSTMODE__DPID_8h_1afad28d9e7f40196fb38dcaa62aad9464.html">Function XMC4700::to_string(USB0_GRXSTSR_HOSTMODE_DPID)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USB0__GRXSTSR__HOSTMODE__PktSts_8h_1ac3d827f89478083b903d1002c9c879b4.html">Function XMC4700::to_string(USB0_GRXSTSR_HOSTMODE_PktSts)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USB0__HCFG__FrListEn_8h_1a8a654f4e1eb89704b2acc781bfc11615.html">Function XMC4700::to_string(USB0_HCFG_FrListEn)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USB0__HCFG__FSLSPclkSel_8h_1ab3367ad74a9fe2e30bcffd9cbb37b5f8.html">Function XMC4700::to_string(USB0_HCFG_FSLSPclkSel)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USB0__HPRT__PrtSpd_8h_1a79e78da1fc248de5bc5c8b33c101bfb7.html">Function XMC4700::to_string(USB0_HPRT_PrtSpd)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USB0__HPTXSTS__PTxFSpcAvail_8h_1a7a741d38f8013fca20dae9bc48e764a9.html">Function XMC4700::to_string(USB0_HPTXSTS_PTxFSpcAvail)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USB0__HPTXSTS__PTxQSpcAvail_8h_1ad88b5a10b7b5a0cd3016ebda9fb52972.html">Function XMC4700::to_string(USB0_HPTXSTS_PTxQSpcAvail)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USIC0__CH0__BRG__CLKSEL_8h_1a83f3f079f8fb07ee617014d29cc4452d.html">Function XMC4700::to_string(USIC0_CH0_BRG_CLKSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USIC0__CH0__BRG__CTQSEL_8h_1a69b5ac04b479ee9475c4c0aebd811158.html">Function XMC4700::to_string(USIC0_CH0_BRG_CTQSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USIC0__CH0__BRG__SCLKCFG_8h_1ac1db9f2dc241226888e130f0a1ab1127.html">Function XMC4700::to_string(USIC0_CH0_BRG_SCLKCFG)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USIC0__CH0__BYPCR__BDEN_8h_1ab2765ff2bb86222716097d354b54ef42.html">Function XMC4700::to_string(USIC0_CH0_BYPCR_BDEN)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USIC0__CH0__CCR__HPCEN_8h_1a907d7eb53cbc234f7530391650a2bd61.html">Function XMC4700::to_string(USIC0_CH0_CCR_HPCEN)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USIC0__CH0__CCR__MODE_8h_1a21006b6d401fc18a11642f6edd8bf3c7.html">Function XMC4700::to_string(USIC0_CH0_CCR_MODE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USIC0__CH0__CCR__PM_8h_1a0a577faa365d64d130b64b58f6d84736.html">Function XMC4700::to_string(USIC0_CH0_CCR_PM)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USIC0__CH0__DX0CR__CM_8h_1acca5cbe41dc1f42672b365061285b2e0.html">Function XMC4700::to_string(USIC0_CH0_DX0CR_CM)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USIC0__CH0__DX0CR__DSEL_8h_1addb119af69eeefe7050481af40fc8a46.html">Function XMC4700::to_string(USIC0_CH0_DX0CR_DSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USIC0__CH0__DX1CR__CM_8h_1a580a466ec53d869d771ae564a7bff5f9.html">Function XMC4700::to_string(USIC0_CH0_DX1CR_CM)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USIC0__CH0__DX1CR__DSEL_8h_1a1929fc8a69b8108d1dbbbc0ce98b1311.html">Function XMC4700::to_string(USIC0_CH0_DX1CR_DSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USIC0__CH0__FDR__DM_8h_1a7ba31b20c27e7e96aa765befbcdbb20a.html">Function XMC4700::to_string(USIC0_CH0_FDR_DM)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USIC0__CH0__FMR__MTDV_8h_1a1d082d970776b9d21aa355244a03f204.html">Function XMC4700::to_string(USIC0_CH0_FMR_MTDV)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USIC0__CH0__INPR__TSINP_8h_1a8de2ea991bb9f7448de3694fbfd74265.html">Function XMC4700::to_string(USIC0_CH0_INPR_TSINP)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USIC0__CH0__KSCFG__NOMCFG_8h_1a47835a433bcf1619435e8d7fe1fcaec0.html">Function XMC4700::to_string(USIC0_CH0_KSCFG_NOMCFG)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USIC0__CH0__PCR__ASCMode__PL_8h_1a53ab71a852e7e2694a1f64786d5453d2.html">Function XMC4700::to_string(USIC0_CH0_PCR_ASCMode_PL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USIC0__CH0__PCR__SSCMode__SELO_8h_1aa72f51874d41797b22b2674e984d99a9.html">Function XMC4700::to_string(USIC0_CH0_PCR_SSCMode_SELO)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USIC0__CH0__RBCTR__RCIM_8h_1aadf8fff2cde1c11e4e2c508a8ab8ec85.html">Function XMC4700::to_string(USIC0_CH0_RBCTR_RCIM)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USIC0__CH0__RBUF01SR__WLEN1_8h_1aa8a7604d72f3152366845049ccf3c75b.html">Function XMC4700::to_string(USIC0_CH0_RBUF01SR_WLEN1)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USIC0__CH0__SCTR__DOCFG_8h_1a23a871498042377ba90a272cc8bd9f1a.html">Function XMC4700::to_string(USIC0_CH0_SCTR_DOCFG)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USIC0__CH0__SCTR__DSM_8h_1a111be7c716f1471bdc9ee3e21e7a617b.html">Function XMC4700::to_string(USIC0_CH0_SCTR_DSM)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USIC0__CH0__SCTR__TRM_8h_1a475436ad3030764115f77f2aa94667e6.html">Function XMC4700::to_string(USIC0_CH0_SCTR_TRM)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USIC0__CH0__SCTR__WLE_8h_1a3e2603137d3668e86fd15ebea25bb36d.html">Function XMC4700::to_string(USIC0_CH0_SCTR_WLE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USIC0__CH0__TBCTR__SIZE_8h_1a444c63da61beb2fdfd017f9ab5ac1ba1.html">Function XMC4700::to_string(USIC0_CH0_TBCTR_SIZE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USIC0__CH0__TCSR__TDEN_8h_1abd19cc1e0378d6839887773e7e1c4359.html">Function XMC4700::to_string(USIC0_CH0_TCSR_TDEN)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_VADC__BRSCTRL__SRCRESREG_8h_1a3687a9da5d926ef68a8c3691fcab08aa.html">Function XMC4700::to_string(VADC_BRSCTRL_SRCRESREG)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_VADC__BRSCTRL__XTMODE_8h_1a005f7ad0526786d6e76f989cdfc5e9d2.html">Function XMC4700::to_string(VADC_BRSCTRL_XTMODE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_VADC__BRSMR__ENGT_8h_1ae1c3e5d966c37b07dd829a016aa116fe.html">Function XMC4700::to_string(VADC_BRSMR_ENGT)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_VADC__G0__ARBCFG__ANONS_8h_1a7520ad44a09310b1d38115dbc3008ace.html">Function XMC4700::to_string(VADC_G0_ARBCFG_ANONS)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_VADC__G0__ARBCFG__ARBRND_8h_1a7779d4bbe838708bdbe695ebb3b5bb9f.html">Function XMC4700::to_string(VADC_G0_ARBCFG_ARBRND)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_VADC__G0__ARBPR__PRIO2_8h_1a41103d57e65e90e1f31db590f2d267fc.html">Function XMC4700::to_string(VADC_G0_ARBPR_PRIO2)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_VADC__G0__ASMR__ENGT_8h_1a4b25e72fe8fb38703a2d8fa5e022217d.html">Function XMC4700::to_string(VADC_G0_ASMR_ENGT)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_VADC__G0__BFLC__BFM3_8h_1a4614799803c0bccf17326a1052ea043a.html">Function XMC4700::to_string(VADC_G0_BFLC_BFM3)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_VADC__G0__BFLNP__BFL3NP_8h_1a81adf3ca091182a693caf5e5f1280095.html">Function XMC4700::to_string(VADC_G0_BFLNP_BFL3NP)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_VADC__G0__CEVNP0__CEV7NP_8h_1a9704cbc78527c023456e79cec9629cd5.html">Function XMC4700::to_string(VADC_G0_CEVNP0_CEV7NP)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_VADC__G0__CHCTR__BNDSELU_8h_1a8e82bcccf1a63009fcdbf5353ef684a8.html">Function XMC4700::to_string(VADC_G0_CHCTR_BNDSELU)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_VADC__G0__CHCTR__BWDCH_8h_1a52bad83324d825d3479983d4b8626a0f.html">Function XMC4700::to_string(VADC_G0_CHCTR_BWDCH)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_VADC__G0__CHCTR__CHEVMODE_8h_1a6fb659b6ee6579110f5bc460aeea69af.html">Function XMC4700::to_string(VADC_G0_CHCTR_CHEVMODE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_VADC__G0__CHCTR__ICLSEL_8h_1add3f2b315d5045f7d722447da51d2606.html">Function XMC4700::to_string(VADC_G0_CHCTR_ICLSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_VADC__G0__CHCTR__RESREG_8h_1adc3208225fe822e553362bfb9880fe9d.html">Function XMC4700::to_string(VADC_G0_CHCTR_RESREG)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_VADC__G0__EMUXCTR__EMUXMODE_8h_1a9f4d0ca2414bdad3c233fc13c33e17f7.html">Function XMC4700::to_string(VADC_G0_EMUXCTR_EMUXMODE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_VADC__G0__ICLASS__CME_8h_1a3989ed8707cdf77e45b41a1d3abc434d.html">Function XMC4700::to_string(VADC_G0_ICLASS_CME)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_VADC__G0__QCTRL0__SRCRESREG_8h_1a38be9c244fb16d44fc14719b0be405f8.html">Function XMC4700::to_string(VADC_G0_QCTRL0_SRCRESREG)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_VADC__G0__QCTRL0__XTMODE_8h_1aab18d73bf0e567e83b628d9284ee5803.html">Function XMC4700::to_string(VADC_G0_QCTRL0_XTMODE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_VADC__G0__QMR0__ENGT_8h_1afbf4060ccb028b2c16b0914d90b6f7d3.html">Function XMC4700::to_string(VADC_G0_QMR0_ENGT)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_VADC__G0__QSR0__FILL_8h_1a9f53526173c4907bb2a88318de00cd11.html">Function XMC4700::to_string(VADC_G0_QSR0_FILL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_VADC__G0__RCR__DMM_8h_1a0af30c3a77161c69e4a421ee713c360e.html">Function XMC4700::to_string(VADC_G0_RCR_DMM)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_VADC__G0__RCR__FEN_8h_1a0cd57014bb85a8be6026b79de1024254.html">Function XMC4700::to_string(VADC_G0_RCR_FEN)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_VADC__G0__RES__CRS_8h_1aac66fd6ce01e6e43574f356b4a2d32c2.html">Function XMC4700::to_string(VADC_G0_RES_CRS)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_VADC__G0__SYNCTR__STSEL_8h_1a286d509e67861e4cd879228070c32c80.html">Function XMC4700::to_string(VADC_G0_SYNCTR_STSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_VADC__GLOBCFG__DIVA_8h_1ae95cf5bbcdf56392d2bd710b13aabffa.html">Function XMC4700::to_string(VADC_GLOBCFG_DIVA)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_VADC__GLOBCFG__DIVD_8h_1a9ddb8fd4c0ed62d214d6134d29f765e1.html">Function XMC4700::to_string(VADC_GLOBCFG_DIVD)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_VADC__GLOBEVNP__REV0NP_8h_1a4de2eee79597d427b7c59a96f6af1d85.html">Function XMC4700::to_string(VADC_GLOBEVNP_REV0NP)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_VADC__GLOBICLASS__CME_8h_1ac4002935ff4a0eae15a95d49b114de21.html">Function XMC4700::to_string(VADC_GLOBICLASS_CME)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_VADC__GLOBRCR__DRCTR_8h_1a219ae76d0ada508e2a2f38a16a6b9512.html">Function XMC4700::to_string(VADC_GLOBRCR_DRCTR)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_VADC__GLOBTF__CDSEL_8h_1a1244b49d31a0ce7329cf2960ae6432ec.html">Function XMC4700::to_string(VADC_GLOBTF_CDSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_VADC__OCS__SUS_8h_1a5b1ee22df6bc06d01aa9dfb7f3c147c5.html">Function XMC4700::to_string(VADC_OCS_SUS)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_VADC__OCS__TGS_8h_1a0cc9937b3911a7331760f8b922749dcd.html">Function XMC4700::to_string(VADC_OCS_TGS)</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_can_8h_1a97d699295fea9dde930a6714a8bf8c1d.html">Variable XMC4700::CAN</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_can__mo_8h_1a5fc0339f9d7a5d9eb0f3f50618b69fde.html">Variable XMC4700::CAN_MO</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_can__node0_8h_1a2e8021fa72ce2d6192710080fe115800.html">Variable XMC4700::CAN_NODE0</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_can__node0_8h_1a0c4a6babed321da17412790ed18483df.html">Variable XMC4700::CAN_NODE1</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_can__node0_8h_1ad8ce48bb63f358d75e09c10a233ca8ea.html">Variable XMC4700::CAN_NODE2</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_can__node0_8h_1a0c3647b03564fac9673ec7367dc21e76.html">Variable XMC4700::CAN_NODE3</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_can__node0_8h_1a9c9400156e41364598f7e687ebeb7f28.html">Variable XMC4700::CAN_NODE4</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_can__node0_8h_1aeeadcf9d4b8f2430be50eb2676ed7601.html">Variable XMC4700::CAN_NODE5</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_ccu40_8h_1a68656ff2f4611eadf67a327549efe0bb.html">Variable XMC4700::CCU40</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_ccu40__cc40_8h_1a8377f1759f2106b54625580faf6efebd.html">Variable XMC4700::CCU40_CC40</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_ccu40__cc40_8h_1aa0672cab1716429388ec5038bee3580b.html">Variable XMC4700::CCU40_CC41</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_ccu40__cc40_8h_1ad03c185a10a203e7734b5ac47ec146bc.html">Variable XMC4700::CCU40_CC42</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_ccu40__cc40_8h_1a92369ac9fbbca8b21b9744fb974d9ede.html">Variable XMC4700::CCU40_CC43</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_ccu40_8h_1a24de7ba2e8167170cc288c8fc4d2c72c.html">Variable XMC4700::CCU41</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_ccu40__cc40_8h_1af5559d8322560f87a48f4cb6e4986a61.html">Variable XMC4700::CCU41_CC40</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_ccu40__cc40_8h_1a4dcd4ec9f1f56cac16d414190efc6b0e.html">Variable XMC4700::CCU41_CC41</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_ccu40__cc40_8h_1af2c1dd2c841fc3b180699c5d92a8a69d.html">Variable XMC4700::CCU41_CC42</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_ccu40__cc40_8h_1a56549ed39a0e1dbd184cb1eb919122f6.html">Variable XMC4700::CCU41_CC43</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_ccu40_8h_1a5306c4788475a30d00430c38dfbce0b5.html">Variable XMC4700::CCU42</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_ccu40__cc40_8h_1a3c07d54e4b8413fca614c26b7bafd47b.html">Variable XMC4700::CCU42_CC40</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_ccu40__cc40_8h_1a9c15b2cdb82fe77ea3cce90fc426d348.html">Variable XMC4700::CCU42_CC41</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_ccu40__cc40_8h_1a776b47fed5573eb579b1a0234d43cfab.html">Variable XMC4700::CCU42_CC42</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_ccu40__cc40_8h_1aee5204d320c6d49113177a22b516bca7.html">Variable XMC4700::CCU42_CC43</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_ccu40_8h_1a840f7329158b5f0bbbc91d80007ef8f5.html">Variable XMC4700::CCU43</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_ccu40__cc40_8h_1a4af99aa9177a29b52bc38613db85efc1.html">Variable XMC4700::CCU43_CC40</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_ccu40__cc40_8h_1a7f5e8f0ecb8db4a10f2ce7a76a538860.html">Variable XMC4700::CCU43_CC41</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_ccu40__cc40_8h_1a5d96f9109dab52ad57b8f1a4ead8355a.html">Variable XMC4700::CCU43_CC42</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_ccu40__cc40_8h_1a080f4d694271a98a0d7664335dbee4cf.html">Variable XMC4700::CCU43_CC43</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_ccu80_8h_1a21f75da826c4754deec0443277c586dd.html">Variable XMC4700::CCU80</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_ccu80__cc80_8h_1aae9cfbc01d2e151edf46c3fb20e36303.html">Variable XMC4700::CCU80_CC80</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_ccu80__cc80_8h_1afc0ffd10a6176451a6fa96ded8ea7f17.html">Variable XMC4700::CCU80_CC81</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_ccu80__cc80_8h_1aa02479b5ad1168dc936b7c4fd2eef1a7.html">Variable XMC4700::CCU80_CC82</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_ccu80__cc80_8h_1a93535ac19212c665e715a366357ea9dc.html">Variable XMC4700::CCU80_CC83</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_ccu80_8h_1a36284c8a1c38c991ea39da5465c3418d.html">Variable XMC4700::CCU81</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_ccu80__cc80_8h_1a01841fa87001543206caad15b1acc5ee.html">Variable XMC4700::CCU81_CC80</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_ccu80__cc80_8h_1a2d199fc1016a436e43abc04cea2037fd.html">Variable XMC4700::CCU81_CC81</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_ccu80__cc80_8h_1ae9b54d543014de9901f45309563784dd.html">Variable XMC4700::CCU81_CC82</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_ccu80__cc80_8h_1aafa264452fcd8fc47616bb5679736b45.html">Variable XMC4700::CCU81_CC83</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_dac_8h_1a1c6f02ef4b6afde96a4b73bd8be693a0.html">Variable XMC4700::DAC</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_dlr_8h_1a493b9b72abc92c48bf4fd2ffcaef13ce.html">Variable XMC4700::DLR</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_dsd_8h_1adbdc13132a29252059ff5c9d3cfcc28c.html">Variable XMC4700::DSD</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_dsd__ch0_8h_1ae8bb72c76a060d15bd4b521d00223a36.html">Variable XMC4700::DSD_CH0</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_dsd__ch0_8h_1aafb327b35efb14cddc3206736ccd7682.html">Variable XMC4700::DSD_CH1</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_dsd__ch0_8h_1a4773008d7179e5eb3f6ee080a222f27a.html">Variable XMC4700::DSD_CH2</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_dsd__ch0_8h_1a711c1c584c1bc5be9454308f289906fb.html">Variable XMC4700::DSD_CH3</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_ebu_8h_1a6539ec1a0b47468d905870c27dc70c6c.html">Variable XMC4700::EBU</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_eru0_8h_1aeeb59db8b6d0ccb2ecfaccf72d6d2356.html">Variable XMC4700::ERU0</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_eru0_8h_1ab7edca7855a93f8012ae496319c2119b.html">Variable XMC4700::ERU1</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_eth0_8h_1ab1a5bd226933b0234cbf931b812c1f05.html">Variable XMC4700::ETH0</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_eth0__con_8h_1a529b69bb90b63ddc0d6d9c8a32e29f4d.html">Variable XMC4700::ETH0_CON</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_fce_8h_1a1a3eb627bcc433060f2bf07a6329e668.html">Variable XMC4700::FCE</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_fce__ke0_8h_1a7286b8e2e89ea0d0858b2f841849ef97.html">Variable XMC4700::FCE_KE0</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_fce__ke0_8h_1a3ae11d7742162c0ea72f8795d724bfd7.html">Variable XMC4700::FCE_KE1</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_fce__ke0_8h_1a38aa1ad2b9a99978321bea472f13e882.html">Variable XMC4700::FCE_KE2</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_fce__ke0_8h_1a3a1575d29ab0ad5090b4899383ea6833.html">Variable XMC4700::FCE_KE3</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_flash0_8h_1a0bb058062605478b4aa51b7c7c8d24ea.html">Variable XMC4700::FLASH0</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_gpdma0_8h_1af0764bcff110d9d7ee1ece5a00a27299.html">Variable XMC4700::GPDMA0</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_gpdma0__ch0_8h_1afef6580ea272fe575b2d1f533362e10b.html">Variable XMC4700::GPDMA0_CH0</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_gpdma0__ch0_8h_1a8679d6c251c67c1578af3f493a892854.html">Variable XMC4700::GPDMA0_CH1</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_gpdma0__ch2_8h_1ac6af2199e4c7447dafb298783c76109b.html">Variable XMC4700::GPDMA0_CH2</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_gpdma0__ch2_8h_1a1c8ef0024eabd409a5dcab282e293a93.html">Variable XMC4700::GPDMA0_CH3</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_gpdma0__ch2_8h_1a5179f209b564e75a12f9a8f0245d6240.html">Variable XMC4700::GPDMA0_CH4</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_gpdma0__ch2_8h_1a5d8f243b25c4549fb584222f47fddb2e.html">Variable XMC4700::GPDMA0_CH5</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_gpdma0__ch2_8h_1a7465d33f8ad09a46f683563867f4a585.html">Variable XMC4700::GPDMA0_CH6</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_gpdma0__ch2_8h_1a704df26248160192fa5e79dd4da6957a.html">Variable XMC4700::GPDMA0_CH7</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_gpdma1_8h_1a0a39405f00f5d4b522cfd08b8e73aa65.html">Variable XMC4700::GPDMA1</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_gpdma0__ch2_8h_1a04f02b94cf293e6201d5ee5dc6e44518.html">Variable XMC4700::GPDMA1_CH0</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_gpdma1__ch0_8h_1a182a9c32496928f6cdfc83edd68d253c.html">Variable XMC4700::GPDMA1_CH0</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_gpdma1__ch0_8h_1af97b6a190811c2d6edbfca61fc2ad9d6.html">Variable XMC4700::GPDMA1_CH2</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_gpdma1__ch0_8h_1a0a1e3d0491e4c35866dd5f0b28a8fdcc.html">Variable XMC4700::GPDMA1_CH3</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_ledts0_8h_1a97852011dc614a7463a9ccd801d5b814.html">Variable XMC4700::LEDTS0</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_pba0_8h_1ac83f29e411e853f0779c47315d45285b.html">Variable XMC4700::PBA0</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_pba0_8h_1abd40e5e79be7aec6d740c4b8412f5f23.html">Variable XMC4700::PBA1</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_flash0_8h_1a288c592dc9219e517fd5e5a29f56c695.html">Variable XMC4700::PMU0</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_pmu0_8h_1a9172a2187041cebed6b012f4270ffcce.html">Variable XMC4700::PMU0</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_port0_8h_1a36cc58eadb522419f2d10554a5b14efe.html">Variable XMC4700::PORT0</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_port0_8h_1aaa60a74f884ff4c8220e454ffe4ef93f.html">Variable XMC4700::PORT1</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_port14_8h_1ac28f3ecc1e1807e5d0dad72f0f866ce2.html">Variable XMC4700::PORT14</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_port15_8h_1a0c061a262ba71af9aa5377be9f94bc9f.html">Variable XMC4700::PORT15</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_port0_8h_1ac11a8a48f340483c2e542ce448031631.html">Variable XMC4700::PORT2</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_port0_8h_1a2fa4a1855961c1c10ec11aa34ec455f4.html">Variable XMC4700::PORT3</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_port4_8h_1ad09a7f1c15f971894b9fa1bb408e79e0.html">Variable XMC4700::PORT4</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_port5_8h_1a7874744e2434a4ec82a7b8f50cb55d17.html">Variable XMC4700::PORT5</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_port4_8h_1a657517c237dec75e114e8ca2def4a869.html">Variable XMC4700::PORT6</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_port5_8h_1a633bd1b546652ab32e440de48522b853.html">Variable XMC4700::PORT7</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_port5_8h_1a7160af8b6c3603dc02cc2f1aa7cb0883.html">Variable XMC4700::PORT8</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_port5_8h_1ab8755a048f50487392fbe18f6833c432.html">Variable XMC4700::PORT9</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_posif0_8h_1a09a36bce33132d68aea39139ed1a05a2.html">Variable XMC4700::POSIF0</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_posif0_8h_1a1d7ba877282b2864c6ad755aaaa188fb.html">Variable XMC4700::POSIF1</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_ppb_8h_1aa0edb35ca25187d1c7d0730b8a40e33f.html">Variable XMC4700::PPB</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_pref_8h_1afa080c014fd62854842c66e144e02987.html">Variable XMC4700::PREF</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_scu__clk_8h_1a838865d288e8713cc9b302f59495533d.html">Variable XMC4700::SCU_CLK</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_pmu0_8h_1aa7fcb8f9275f276c0ff5a38207e267d1.html">Variable XMC4700::SCU_GENERAL</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_scu__hibernate_8h_1a5069bde9e2fd695f68a85dda484223fb.html">Variable XMC4700::SCU_HIBERNATE</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_scu__interrupt_8h_1a87ad6dd11ee3d3bc38912945e305e5bc.html">Variable XMC4700::SCU_INTERRUPT</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_scu__osc_8h_1a2c53d87fed73b3e94ba259d3cea40120.html">Variable XMC4700::SCU_OSC</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_scu__parity_8h_1a572376114ac363a11ead1c3c059bc99b.html">Variable XMC4700::SCU_PARITY</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_scu__pll_8h_1a48a0d19c0d257bf8f14eb7260baefe5b.html">Variable XMC4700::SCU_PLL</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_scu__power_8h_1a924d12ddd70775711729c8393891fd9b.html">Variable XMC4700::SCU_POWER</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_scu__reset_8h_1a659294e1f3cf9ac1b68ec9268c53418b.html">Variable XMC4700::SCU_RESET</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_scu__trap_8h_1a29b1f3d65947353e9242ba1d6485e2ef.html">Variable XMC4700::SCU_TRAP</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_sdmmc_8h_1a11320abbd70b42f8e36ac801349b3a9f.html">Variable XMC4700::SDMMC</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_sdmmc__con_8h_1a6e6a3bc32b258ccba1164e0112d9bb4f.html">Variable XMC4700::SDMMC_CON</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_usb0_8h_1a85735cba0350dd23b81175dfe602bf32.html">Variable XMC4700::USB0</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_usb0__ch0_8h_1a1e46395050375676db71569a1ea0d06b.html">Variable XMC4700::USB0_CH0</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_usb0__ch0_8h_1a4961b2869324abde750aaf46f94f6906.html">Variable XMC4700::USB0_CH1</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_usb0__ch0_8h_1ae9cf9bb1904c69c7ed1dfe7de534f4d5.html">Variable XMC4700::USB0_CH10</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_usb0__ch0_8h_1aefd6d53b351faee954f19042212022a5.html">Variable XMC4700::USB0_CH11</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_usb0__ch0_8h_1ac396a288ae4c205add8aa1fd38a1e6ab.html">Variable XMC4700::USB0_CH12</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_usb0__ch0_8h_1adb8f19cf57b256355605b32cbba8d606.html">Variable XMC4700::USB0_CH13</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_usb0__ch0_8h_1a360f636e28861d8b3b27623ae881a5ee.html">Variable XMC4700::USB0_CH2</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_usb0__ch0_8h_1accf82cb6e83f9aa3c8cff57419e71863.html">Variable XMC4700::USB0_CH3</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_usb0__ch0_8h_1a50e9e2008d48242324c9306ca90ae9bc.html">Variable XMC4700::USB0_CH4</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_usb0__ch0_8h_1aecc4653b6432ea07ae3ede375867899b.html">Variable XMC4700::USB0_CH5</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_usb0__ch0_8h_1aadfbece93fda7a714fd9fba3163e5cc0.html">Variable XMC4700::USB0_CH6</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_usb0__ch0_8h_1aa9176039f4b0787956bbd08140fc1bce.html">Variable XMC4700::USB0_CH7</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_usb0__ch0_8h_1a780b9e6a02a85c9f73cfe87caac53737.html">Variable XMC4700::USB0_CH8</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_usb0__ch0_8h_1a3c074688754d9124b54f0b8bddb88cb6.html">Variable XMC4700::USB0_CH9</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_usb0__ep0_8h_1a57232457919b32713c4f68a98ed05c8a.html">Variable XMC4700::USB0_EP0</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_usb0__ep1_8h_1a10c40889db32c8585146b79cc4cc2b84.html">Variable XMC4700::USB0_EP1</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_usb0__ep1_8h_1adf991e8a7c9216b90402fcd161dfa8e5.html">Variable XMC4700::USB0_EP2</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_usb0__ep1_8h_1acc43414b8206dadc8d4b4de06d818087.html">Variable XMC4700::USB0_EP3</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_usb0__ep1_8h_1ac48e91f45e924bce75d62518289a8467.html">Variable XMC4700::USB0_EP4</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_usb0__ep1_8h_1a3a3e3459e942c2cf6d9b95058ac6d82e.html">Variable XMC4700::USB0_EP5</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_usb0__ep1_8h_1ac96e72f39a5aafbdac2437d6ac7603ea.html">Variable XMC4700::USB0_EP6</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_flash0_8h_1ab18e43c4e459a11b6e2b15b9782056af.html">Variable XMC4700::USIC0</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_usic0_8h_1a25d5076ba1aa1080eed3c292065ffa15.html">Variable XMC4700::USIC0</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_usic0__ch0_8h_1afd9da4053bc1e11a23971a9234da7276.html">Variable XMC4700::USIC0_CH0</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_usic0__ch0_8h_1af9f6f415a2657ceb9dd631c96b6fb897.html">Variable XMC4700::USIC0_CH1</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_usic0__ch0_8h_1a4a6f88fa116674fecd7da013c5946864.html">Variable XMC4700::USIC1_CH0</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_usic0__ch0_8h_1ab745d066246bd22c131ba4287a74f69f.html">Variable XMC4700::USIC1_CH1</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_usic0_8h_1a0e2b49ef1edd1bc096b3f7d01baa83be.html">Variable XMC4700::USIC2</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_usic0__ch0_8h_1ab1cdd8c9e95d8b52b56ce29d39764f14.html">Variable XMC4700::USIC2_CH0</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_usic0__ch0_8h_1a3a9c3e1806edabe4c360c5b0921af751.html">Variable XMC4700::USIC2_CH1</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_vadc_8h_1a9af44a750ce4e98b6aa75f466924c927.html">Variable XMC4700::VADC</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_vadc__g0_8h_1a873c75d158d09fa494b2f4851df9717a.html">Variable XMC4700::VADC_G0</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_vadc__g0_8h_1ac9b1d5441503787a695ceac12aa5f9cf.html">Variable XMC4700::VADC_G1</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_vadc__g0_8h_1aa10001a73eadf7168d51cd04c6b484a5.html">Variable XMC4700::VADC_G2</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_vadc__g0_8h_1a594e1db59f32e9dde1f3fbbb85708b72.html">Variable XMC4700::VADC_G3</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_pmu0_8h_1a588a91f1f2ced76fe9dd37577c44b6eb.html">Variable XMC4700::WDT</a></li>
<li class="toctree-l2"><a class="reference internal" href="typedef_common_8h_1a831bd9b8cdb756cdb5dbaa342631e928.html">Typedef XMC4700::byte_array</a></li>
<li class="toctree-l2"><a class="reference internal" href="typedef_common_8h_1a04ab446b456624f6d4c24c028976e53b.html">Typedef XMC4700::byte_istream</a></li>
<li class="toctree-l2"><a class="reference internal" href="typedef_common_8h_1adf5355f5a7419030bf3fd9c89c4a0bb6.html">Typedef XMC4700::byte_ostream</a></li>
<li class="toctree-l2"><a class="reference internal" href="typedef_common_8h_1ad28b3693941f65fab21e230ee14be4c4.html">Typedef XMC4700::byte_span</a></li>
<li class="toctree-l2"><a class="reference internal" href="typedef_common_8h_1a05c080acb0fec8cb67e645b862308a23.html">Typedef XMC4700::byte_spanbuf</a></li>
<li class="toctree-l2"><a class="reference internal" href="typedef_common_8h_1a48dbf0cde7dea577ed03d1086b7386fe.html">Typedef XMC4700::byte_spanstream</a></li>
</ul>
</li>
</ul>

    </div>
</nav></div>
    </div>
  
  
  <div class="sidebar-primary-items__end sidebar-primary__section">
  </div>
  
  <div id="rtd-footer-container"></div>


      </div>
      
      <main id="main-content" class="bd-main">
        
        

<div class="sbt-scroll-pixel-helper"></div>

          <div class="bd-content">
            <div class="bd-article-container">
              
              <div class="bd-header-article">
<div class="header-article-items header-article__inner">
  
    <div class="header-article-items__start">
      
        <div class="header-article-item"><label class="sidebar-toggle primary-toggle btn btn-sm" for="__primary" title="Toggle primary sidebar" data-bs-placement="bottom" data-bs-toggle="tooltip">
  <span class="fa-solid fa-bars"></span>
</label></div>
      
    </div>
  
  
    <div class="header-article-items__end">
      
        <div class="header-article-item">

<div class="article-header-buttons">





<div class="dropdown dropdown-download-buttons">
  <button class="btn dropdown-toggle" type="button" data-bs-toggle="dropdown" aria-expanded="false" aria-label="Download this page">
    <i class="fas fa-download"></i>
  </button>
  <ul class="dropdown-menu">
      
      
      
      <li><a href="../_sources/generated/structXMC4700_1_1usic0__ch0.rst" target="_blank"
   class="btn btn-sm btn-download-source-button dropdown-item"
   title="Download source file"
   data-bs-placement="left" data-bs-toggle="tooltip"
>
  

<span class="btn__icon-container">
  <i class="fas fa-file"></i>
  </span>
<span class="btn__text-container">.rst</span>
</a>
</li>
      
      
      
      
      <li>
<button onclick="window.print()"
  class="btn btn-sm btn-download-pdf-button dropdown-item"
  title="Print to PDF"
  data-bs-placement="left" data-bs-toggle="tooltip"
>
  

<span class="btn__icon-container">
  <i class="fas fa-file-pdf"></i>
  </span>
<span class="btn__text-container">.pdf</span>
</button>
</li>
      
  </ul>
</div>




<button onclick="toggleFullScreen()"
  class="btn btn-sm btn-fullscreen-button"
  title="Fullscreen mode"
  data-bs-placement="bottom" data-bs-toggle="tooltip"
>
  

<span class="btn__icon-container">
  <i class="fas fa-expand"></i>
  </span>

</button>


<script>
document.write(`
  <button class="theme-switch-button btn btn-sm btn-outline-primary navbar-btn rounded-circle" title="light/dark" aria-label="light/dark" data-bs-placement="bottom" data-bs-toggle="tooltip">
    <span class="theme-switch" data-mode="light"><i class="fa-solid fa-sun"></i></span>
    <span class="theme-switch" data-mode="dark"><i class="fa-solid fa-moon"></i></span>
    <span class="theme-switch" data-mode="auto"><i class="fa-solid fa-circle-half-stroke"></i></span>
  </button>
`);
</script>

<script>
document.write(`
  <button class="btn btn-sm navbar-btn search-button search-button__button" title="Search" aria-label="Search" data-bs-placement="bottom" data-bs-toggle="tooltip">
    <i class="fa-solid fa-magnifying-glass"></i>
  </button>
`);
</script>
<label class="sidebar-toggle secondary-toggle btn btn-sm" for="__secondary"title="Toggle secondary sidebar" data-bs-placement="bottom" data-bs-toggle="tooltip">
    <span class="fa-solid fa-list"></span>
</label>
</div></div>
      
    </div>
  
</div>
</div>
              
              

<div id="jb-print-docs-body" class="onlyprint">
    <h1>Struct usic0_ch0</h1>
    <!-- Table of contents -->
    <div id="print-main-content">
        <div id="jb-print-toc">
            
            <div>
                <h2> Contents </h2>
            </div>
            <nav aria-label="Page">
                <ul class="visible nav section-nav flex-column">
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#struct-documentation">Struct Documentation</a></li>
</ul>
            </nav>
        </div>
    </div>
</div>

              
                
<div id="searchbox"></div>
                <article class="bd-article" role="main">
                  
  <section id="struct-usic0-ch0">
<span id="exhale-struct-structxmc4700-1-1usic0-ch0"></span><h1>Struct usic0_ch0<a class="headerlink" href="#struct-usic0-ch0" title="Permalink to this headline">#</a></h1>
<ul class="simple">
<li><p>Defined in <a class="reference internal" href="file_src_generated_structs_usic0_ch0.h.html#file-src-generated-structs-usic0-ch0-h"><span class="std std-ref">File usic0_ch0.h</span></a></p></li>
</ul>
<section id="struct-documentation">
<h2>Struct Documentation<a class="headerlink" href="#struct-documentation" title="Permalink to this headline">#</a></h2>
<dl class="cpp struct">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47009usic0_ch0E">
<span id="_CPPv3N7XMC47009usic0_ch0E"></span><span id="_CPPv2N7XMC47009usic0_ch0E"></span><span id="XMC4700::usic0_ch0"></span><span class="target" id="structXMC4700_1_1usic0__ch0"></span><span class="k"><span class="pre">struct</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">usic0_ch0</span></span></span><a class="headerlink" href="#_CPPv4N7XMC47009usic0_ch0E" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Universal Serial Interface Controller 0 </p>
<div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric" id="breathe-section-title-public-functions">Public Functions</p>
<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch011get_CCFG_TBEv">
<span id="_CPPv3NV7XMC47009usic0_ch011get_CCFG_TBEv"></span><span id="_CPPv2NV7XMC47009usic0_ch011get_CCFG_TBEv"></span><span id="XMC4700::usic0_ch0::get_CCFG_TBV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a9688051acf9259c11d74512e51022fb4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CCFG_TB</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch011get_CCFG_TBEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CCFG’s TB bit.</p>
<p>Transmit FIFO Buffer Available </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch011get_CCFG_RBEv">
<span id="_CPPv3NV7XMC47009usic0_ch011get_CCFG_RBEv"></span><span id="_CPPv2NV7XMC47009usic0_ch011get_CCFG_RBEv"></span><span id="XMC4700::usic0_ch0::get_CCFG_RBV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a81a4b37edd73ff8a7f70d5d5009d7652"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CCFG_RB</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch011get_CCFG_RBEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CCFG’s RB bit.</p>
<p>Receive FIFO Buffer Available </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch012get_CCFG_IISEv">
<span id="_CPPv3NV7XMC47009usic0_ch012get_CCFG_IISEv"></span><span id="_CPPv2NV7XMC47009usic0_ch012get_CCFG_IISEv"></span><span id="XMC4700::usic0_ch0::get_CCFG_IISV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1aad8d74645eee710eb966791f3848bf33"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CCFG_IIS</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch012get_CCFG_IISEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CCFG’s IIS bit.</p>
<p>IIS Protocol Available </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch012get_CCFG_IICEv">
<span id="_CPPv3NV7XMC47009usic0_ch012get_CCFG_IICEv"></span><span id="_CPPv2NV7XMC47009usic0_ch012get_CCFG_IICEv"></span><span id="XMC4700::usic0_ch0::get_CCFG_IICV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1abb2c386e2ec6da9771223e2c644896b9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CCFG_IIC</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch012get_CCFG_IICEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CCFG’s IIC bit.</p>
<p>IIC Protocol Available </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch012get_CCFG_ASCEv">
<span id="_CPPv3NV7XMC47009usic0_ch012get_CCFG_ASCEv"></span><span id="_CPPv2NV7XMC47009usic0_ch012get_CCFG_ASCEv"></span><span id="XMC4700::usic0_ch0::get_CCFG_ASCV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a74fddc286231a45ac83c737be9e9dc70"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CCFG_ASC</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch012get_CCFG_ASCEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CCFG’s ASC bit.</p>
<p>ASC Protocol Available </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch012get_CCFG_SSCEv">
<span id="_CPPv3NV7XMC47009usic0_ch012get_CCFG_SSCEv"></span><span id="_CPPv2NV7XMC47009usic0_ch012get_CCFG_SSCEv"></span><span id="XMC4700::usic0_ch0::get_CCFG_SSCV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a07bf89c99cf74393259840b875170fbc"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CCFG_SSC</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch012get_CCFG_SSCEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CCFG’s SSC bit.</p>
<p>SSC Protocol Available </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch08get_CCFGERbRbRbRbRbRb">
<span id="_CPPv3NV7XMC47009usic0_ch08get_CCFGERbRbRbRbRbRb"></span><span id="_CPPv2NV7XMC47009usic0_ch08get_CCFGERbRbRbRbRbRb"></span><span id="XMC4700::usic0_ch0::get_CCFG__bR.bR.bR.bR.bR.bRV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a3555f3dcc6a9a4a31be3b4087476ca29"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CCFG</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">TB</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">RB</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">IIS</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">IIC</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">ASC</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">SSC</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch08get_CCFGERbRbRbRbRbRb" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get all of CCFG’s bit fields.</p>
<p>(read-only) Channel Configuration Register </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015set_KSCFG_BPSUMEv">
<span id="_CPPv3NV7XMC47009usic0_ch015set_KSCFG_BPSUMEv"></span><span id="_CPPv2NV7XMC47009usic0_ch015set_KSCFG_BPSUMEv"></span><span id="XMC4700::usic0_ch0::set_KSCFG_BPSUMV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1aca98317512380764790b60b92f293533"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_KSCFG_BPSUM</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015set_KSCFG_BPSUMEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set KSCFG’s BPSUM bit.</p>
<p>Bit Protection for SUMCFG </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch017clear_KSCFG_BPSUMEv">
<span id="_CPPv3NV7XMC47009usic0_ch017clear_KSCFG_BPSUMEv"></span><span id="_CPPv2NV7XMC47009usic0_ch017clear_KSCFG_BPSUMEv"></span><span id="XMC4700::usic0_ch0::clear_KSCFG_BPSUMV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a3c1e47ece641802a402c184659af6d7c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_KSCFG_BPSUM</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch017clear_KSCFG_BPSUMEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear KSCFG’s BPSUM bit.</p>
<p>Bit Protection for SUMCFG </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch018toggle_KSCFG_BPSUMEv">
<span id="_CPPv3NV7XMC47009usic0_ch018toggle_KSCFG_BPSUMEv"></span><span id="_CPPv2NV7XMC47009usic0_ch018toggle_KSCFG_BPSUMEv"></span><span id="XMC4700::usic0_ch0::toggle_KSCFG_BPSUMV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ab85246cbf46dc7b29d141a9963f1a19d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_KSCFG_BPSUM</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch018toggle_KSCFG_BPSUMEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle KSCFG’s BPSUM bit.</p>
<p>Bit Protection for SUMCFG </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch016get_KSCFG_SUMCFGEv">
<span id="_CPPv3NV7XMC47009usic0_ch016get_KSCFG_SUMCFGEv"></span><span id="_CPPv2NV7XMC47009usic0_ch016get_KSCFG_SUMCFGEv"></span><span id="XMC4700::usic0_ch0::get_KSCFG_SUMCFGV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a88f12c0c7988ebd7b7b6eb0fbecf81f9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_KSCFG_SUMCFG</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch016get_KSCFG_SUMCFGEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get KSCFG’s SUMCFG field.</p>
<p>Suspend Mode Configuration </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch016set_KSCFG_SUMCFGE7uint8_t">
<span id="_CPPv3NV7XMC47009usic0_ch016set_KSCFG_SUMCFGE7uint8_t"></span><span id="_CPPv2NV7XMC47009usic0_ch016set_KSCFG_SUMCFGE7uint8_t"></span><span id="XMC4700::usic0_ch0::set_KSCFG_SUMCFG__uint8_tV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1abb9d7c6797b31fbd79fba5317595d6ca"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_KSCFG_SUMCFG</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch016set_KSCFG_SUMCFGE7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set KSCFG’s SUMCFG field.</p>
<p>Suspend Mode Configuration </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015set_KSCFG_BPNOMEv">
<span id="_CPPv3NV7XMC47009usic0_ch015set_KSCFG_BPNOMEv"></span><span id="_CPPv2NV7XMC47009usic0_ch015set_KSCFG_BPNOMEv"></span><span id="XMC4700::usic0_ch0::set_KSCFG_BPNOMV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a8fbc8ca7c49136c9cfcb32acb1ff79d2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_KSCFG_BPNOM</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015set_KSCFG_BPNOMEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set KSCFG’s BPNOM bit.</p>
<p>Bit Protection for NOMCFG </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch017clear_KSCFG_BPNOMEv">
<span id="_CPPv3NV7XMC47009usic0_ch017clear_KSCFG_BPNOMEv"></span><span id="_CPPv2NV7XMC47009usic0_ch017clear_KSCFG_BPNOMEv"></span><span id="XMC4700::usic0_ch0::clear_KSCFG_BPNOMV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ab83a90004b58b92f067cca729cb43f05"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_KSCFG_BPNOM</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch017clear_KSCFG_BPNOMEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear KSCFG’s BPNOM bit.</p>
<p>Bit Protection for NOMCFG </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch018toggle_KSCFG_BPNOMEv">
<span id="_CPPv3NV7XMC47009usic0_ch018toggle_KSCFG_BPNOMEv"></span><span id="_CPPv2NV7XMC47009usic0_ch018toggle_KSCFG_BPNOMEv"></span><span id="XMC4700::usic0_ch0::toggle_KSCFG_BPNOMV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ada76d5a3c18640719a595e975959b614"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_KSCFG_BPNOM</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch018toggle_KSCFG_BPNOMEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle KSCFG’s BPNOM bit.</p>
<p>Bit Protection for NOMCFG </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch016get_KSCFG_NOMCFGEv">
<span id="_CPPv3NV7XMC47009usic0_ch016get_KSCFG_NOMCFGEv"></span><span id="_CPPv2NV7XMC47009usic0_ch016get_KSCFG_NOMCFGEv"></span><span id="XMC4700::usic0_ch0::get_KSCFG_NOMCFGV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ad20dd80e00885694f9f9a4fafccd9326"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_USIC0__CH0__KSCFG__NOMCFG_8h_1a7a41cd76003fc9473e53ff338a755cbd.html#_CPPv4N7XMC470022USIC0_CH0_KSCFG_NOMCFGE" title="XMC4700::USIC0_CH0_KSCFG_NOMCFG"><span class="n"><span class="pre">USIC0_CH0_KSCFG_NOMCFG</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_KSCFG_NOMCFG</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch016get_KSCFG_NOMCFGEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get KSCFG’s NOMCFG field.</p>
<p>Normal Operation Mode Configuration </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch016set_KSCFG_NOMCFGE22USIC0_CH0_KSCFG_NOMCFG">
<span id="_CPPv3NV7XMC47009usic0_ch016set_KSCFG_NOMCFGE22USIC0_CH0_KSCFG_NOMCFG"></span><span id="_CPPv2NV7XMC47009usic0_ch016set_KSCFG_NOMCFGE22USIC0_CH0_KSCFG_NOMCFG"></span><span id="XMC4700::usic0_ch0::set_KSCFG_NOMCFG__USIC0_CH0_KSCFG_NOMCFGV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a6a50aecff5396baf49d938b591ea5112"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_KSCFG_NOMCFG</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_USIC0__CH0__KSCFG__NOMCFG_8h_1a7a41cd76003fc9473e53ff338a755cbd.html#_CPPv4N7XMC470022USIC0_CH0_KSCFG_NOMCFGE" title="XMC4700::USIC0_CH0_KSCFG_NOMCFG"><span class="n"><span class="pre">USIC0_CH0_KSCFG_NOMCFG</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch016set_KSCFG_NOMCFGE22USIC0_CH0_KSCFG_NOMCFG" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set KSCFG’s NOMCFG field.</p>
<p>Normal Operation Mode Configuration </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch017set_KSCFG_BPMODENEv">
<span id="_CPPv3NV7XMC47009usic0_ch017set_KSCFG_BPMODENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch017set_KSCFG_BPMODENEv"></span><span id="XMC4700::usic0_ch0::set_KSCFG_BPMODENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a80f5e26e81b55acc5fa7eb0a9801ced2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_KSCFG_BPMODEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch017set_KSCFG_BPMODENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set KSCFG’s BPMODEN bit.</p>
<p>Bit Protection for MODEN </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch019clear_KSCFG_BPMODENEv">
<span id="_CPPv3NV7XMC47009usic0_ch019clear_KSCFG_BPMODENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch019clear_KSCFG_BPMODENEv"></span><span id="XMC4700::usic0_ch0::clear_KSCFG_BPMODENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a532636445241ca019beea8c3c5ea2203"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_KSCFG_BPMODEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch019clear_KSCFG_BPMODENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear KSCFG’s BPMODEN bit.</p>
<p>Bit Protection for MODEN </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch020toggle_KSCFG_BPMODENEv">
<span id="_CPPv3NV7XMC47009usic0_ch020toggle_KSCFG_BPMODENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch020toggle_KSCFG_BPMODENEv"></span><span id="XMC4700::usic0_ch0::toggle_KSCFG_BPMODENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a28b4be7fddf7f8173c68170db0eccaf8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_KSCFG_BPMODEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch020toggle_KSCFG_BPMODENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle KSCFG’s BPMODEN bit.</p>
<p>Bit Protection for MODEN </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015get_KSCFG_MODENEv">
<span id="_CPPv3NV7XMC47009usic0_ch015get_KSCFG_MODENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch015get_KSCFG_MODENEv"></span><span id="XMC4700::usic0_ch0::get_KSCFG_MODENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1aeadf56952c2bad3eede8f2f0ecb14b4e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_KSCFG_MODEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015get_KSCFG_MODENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get KSCFG’s MODEN bit.</p>
<p>Module Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015set_KSCFG_MODENEv">
<span id="_CPPv3NV7XMC47009usic0_ch015set_KSCFG_MODENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch015set_KSCFG_MODENEv"></span><span id="XMC4700::usic0_ch0::set_KSCFG_MODENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a3dcc39ec8a2026e3a6094a802e5562f5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_KSCFG_MODEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015set_KSCFG_MODENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set KSCFG’s MODEN bit.</p>
<p>Module Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch017clear_KSCFG_MODENEv">
<span id="_CPPv3NV7XMC47009usic0_ch017clear_KSCFG_MODENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch017clear_KSCFG_MODENEv"></span><span id="XMC4700::usic0_ch0::clear_KSCFG_MODENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a883bb4da0c8945e2bd955a2f6c704052"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_KSCFG_MODEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch017clear_KSCFG_MODENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear KSCFG’s MODEN bit.</p>
<p>Module Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch018toggle_KSCFG_MODENEv">
<span id="_CPPv3NV7XMC47009usic0_ch018toggle_KSCFG_MODENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch018toggle_KSCFG_MODENEv"></span><span id="XMC4700::usic0_ch0::toggle_KSCFG_MODENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1aa3c7646cc739037f042dc380b6a2865b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_KSCFG_MODEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch018toggle_KSCFG_MODENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle KSCFG’s MODEN bit.</p>
<p>Module Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch09get_KSCFGER7uint8_tR22USIC0_CH0_KSCFG_NOMCFGRb">
<span id="_CPPv3NV7XMC47009usic0_ch09get_KSCFGER7uint8_tR22USIC0_CH0_KSCFG_NOMCFGRb"></span><span id="_CPPv2NV7XMC47009usic0_ch09get_KSCFGER7uint8_tR22USIC0_CH0_KSCFG_NOMCFGRb"></span><span id="XMC4700::usic0_ch0::get_KSCFG__uint8_tR.USIC0_CH0_KSCFG_NOMCFGR.bRV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ac2666a36f94c4f4994cd40254f15cbf1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_KSCFG</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">SUMCFG</span></span>, <a class="reference internal" href="enum_USIC0__CH0__KSCFG__NOMCFG_8h_1a7a41cd76003fc9473e53ff338a755cbd.html#_CPPv4N7XMC470022USIC0_CH0_KSCFG_NOMCFGE" title="XMC4700::USIC0_CH0_KSCFG_NOMCFG"><span class="n"><span class="pre">USIC0_CH0_KSCFG_NOMCFG</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">NOMCFG</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">MODEN</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch09get_KSCFGER7uint8_tR22USIC0_CH0_KSCFG_NOMCFGRb" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get all of KSCFG’s bit fields.</p>
<p>(read-write) Kernel State Configuration Register </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch09set_KSCFGEb7uint8_tb22USIC0_CH0_KSCFG_NOMCFGbb">
<span id="_CPPv3NV7XMC47009usic0_ch09set_KSCFGEb7uint8_tb22USIC0_CH0_KSCFG_NOMCFGbb"></span><span id="_CPPv2NV7XMC47009usic0_ch09set_KSCFGEb7uint8_tb22USIC0_CH0_KSCFG_NOMCFGbb"></span><span id="XMC4700::usic0_ch0::set_KSCFG__b.uint8_t.b.USIC0_CH0_KSCFG_NOMCFG.b.bV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a824dbaca9ffb723ae0f040f1239a1749"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_KSCFG</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">BPSUM</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">SUMCFG</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">BPNOM</span></span>, <a class="reference internal" href="enum_USIC0__CH0__KSCFG__NOMCFG_8h_1a7a41cd76003fc9473e53ff338a755cbd.html#_CPPv4N7XMC470022USIC0_CH0_KSCFG_NOMCFGE" title="XMC4700::USIC0_CH0_KSCFG_NOMCFG"><span class="n"><span class="pre">USIC0_CH0_KSCFG_NOMCFG</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">NOMCFG</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">BPMODEN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">MODEN</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch09set_KSCFGEb7uint8_tb22USIC0_CH0_KSCFG_NOMCFGbb" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set all of KSCFG’s bit fields.</p>
<p>(read-write) Kernel State Configuration Register </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014get_FDR_RESULTEv">
<span id="_CPPv3NV7XMC47009usic0_ch014get_FDR_RESULTEv"></span><span id="_CPPv2NV7XMC47009usic0_ch014get_FDR_RESULTEv"></span><span id="XMC4700::usic0_ch0::get_FDR_RESULTV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a7286796a61a75b8c524e19a721fdcb17"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_FDR_RESULT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014get_FDR_RESULTEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get FDR’s RESULT field.</p>
<p>Result Value </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch010get_FDR_DMEv">
<span id="_CPPv3NV7XMC47009usic0_ch010get_FDR_DMEv"></span><span id="_CPPv2NV7XMC47009usic0_ch010get_FDR_DMEv"></span><span id="XMC4700::usic0_ch0::get_FDR_DMV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a2b1de0eb7a1f5807b6a127c8db40e984"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_USIC0__CH0__FDR__DM_8h_1aec2d4e5d9eefe482e462213356508ad3.html#_CPPv4N7XMC470016USIC0_CH0_FDR_DME" title="XMC4700::USIC0_CH0_FDR_DM"><span class="n"><span class="pre">USIC0_CH0_FDR_DM</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_FDR_DM</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch010get_FDR_DMEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get FDR’s DM field.</p>
<p>Divider Mode </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch010set_FDR_DME16USIC0_CH0_FDR_DM">
<span id="_CPPv3NV7XMC47009usic0_ch010set_FDR_DME16USIC0_CH0_FDR_DM"></span><span id="_CPPv2NV7XMC47009usic0_ch010set_FDR_DME16USIC0_CH0_FDR_DM"></span><span id="XMC4700::usic0_ch0::set_FDR_DM__USIC0_CH0_FDR_DMV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1adcaa607b21a5b28b75a5a44820c60e32"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_FDR_DM</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_USIC0__CH0__FDR__DM_8h_1aec2d4e5d9eefe482e462213356508ad3.html#_CPPv4N7XMC470016USIC0_CH0_FDR_DME" title="XMC4700::USIC0_CH0_FDR_DM"><span class="n"><span class="pre">USIC0_CH0_FDR_DM</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch010set_FDR_DME16USIC0_CH0_FDR_DM" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set FDR’s DM field.</p>
<p>Divider Mode </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch012get_FDR_STEPEv">
<span id="_CPPv3NV7XMC47009usic0_ch012get_FDR_STEPEv"></span><span id="_CPPv2NV7XMC47009usic0_ch012get_FDR_STEPEv"></span><span id="XMC4700::usic0_ch0::get_FDR_STEPV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ace9f775b37ab26676dcdf3ebb72c1d4b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_FDR_STEP</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch012get_FDR_STEPEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get FDR’s STEP field.</p>
<p>Step Value </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch012set_FDR_STEPE8uint16_t">
<span id="_CPPv3NV7XMC47009usic0_ch012set_FDR_STEPE8uint16_t"></span><span id="_CPPv2NV7XMC47009usic0_ch012set_FDR_STEPE8uint16_t"></span><span id="XMC4700::usic0_ch0::set_FDR_STEP__uint16_tV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a692f6ab1659674b56d0add0cec5305d7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_FDR_STEP</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch012set_FDR_STEPE8uint16_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set FDR’s STEP field.</p>
<p>Step Value </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch07get_FDRER8uint16_tR16USIC0_CH0_FDR_DMR8uint16_t">
<span id="_CPPv3NV7XMC47009usic0_ch07get_FDRER8uint16_tR16USIC0_CH0_FDR_DMR8uint16_t"></span><span id="_CPPv2NV7XMC47009usic0_ch07get_FDRER8uint16_tR16USIC0_CH0_FDR_DMR8uint16_t"></span><span id="XMC4700::usic0_ch0::get_FDR__uint16_tR.USIC0_CH0_FDR_DMR.uint16_tRV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1af1c1b4d6db4cbc514860925607a6759a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_FDR</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">RESULT</span></span>, <a class="reference internal" href="enum_USIC0__CH0__FDR__DM_8h_1aec2d4e5d9eefe482e462213356508ad3.html#_CPPv4N7XMC470016USIC0_CH0_FDR_DME" title="XMC4700::USIC0_CH0_FDR_DM"><span class="n"><span class="pre">USIC0_CH0_FDR_DM</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">DM</span></span>, <span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">STEP</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch07get_FDRER8uint16_tR16USIC0_CH0_FDR_DMR8uint16_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get all of FDR’s bit fields.</p>
<p>(read-write) Fractional Divider Register </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch07set_FDRE16USIC0_CH0_FDR_DM8uint16_t">
<span id="_CPPv3NV7XMC47009usic0_ch07set_FDRE16USIC0_CH0_FDR_DM8uint16_t"></span><span id="_CPPv2NV7XMC47009usic0_ch07set_FDRE16USIC0_CH0_FDR_DM8uint16_t"></span><span id="XMC4700::usic0_ch0::set_FDR__USIC0_CH0_FDR_DM.uint16_tV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a4f822790afd23fea3e6108598546677d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_FDR</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_USIC0__CH0__FDR__DM_8h_1aec2d4e5d9eefe482e462213356508ad3.html#_CPPv4N7XMC470016USIC0_CH0_FDR_DME" title="XMC4700::USIC0_CH0_FDR_DM"><span class="n"><span class="pre">USIC0_CH0_FDR_DM</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">DM</span></span>, <span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">STEP</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch07set_FDRE16USIC0_CH0_FDR_DM8uint16_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set all of FDR’s bit fields.</p>
<p>(read-write) Fractional Divider Register </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015get_BRG_SCLKCFGEv">
<span id="_CPPv3NV7XMC47009usic0_ch015get_BRG_SCLKCFGEv"></span><span id="_CPPv2NV7XMC47009usic0_ch015get_BRG_SCLKCFGEv"></span><span id="XMC4700::usic0_ch0::get_BRG_SCLKCFGV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a4157b9a36b228ef5dd6b4f4ce2595819"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_USIC0__CH0__BRG__SCLKCFG_8h_1a6025955c856e5d1c98ddf91cd73f6b21.html#_CPPv4N7XMC470021USIC0_CH0_BRG_SCLKCFGE" title="XMC4700::USIC0_CH0_BRG_SCLKCFG"><span class="n"><span class="pre">USIC0_CH0_BRG_SCLKCFG</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_BRG_SCLKCFG</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015get_BRG_SCLKCFGEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get BRG’s SCLKCFG field.</p>
<p>Shift Clock Output Configuration </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015set_BRG_SCLKCFGE21USIC0_CH0_BRG_SCLKCFG">
<span id="_CPPv3NV7XMC47009usic0_ch015set_BRG_SCLKCFGE21USIC0_CH0_BRG_SCLKCFG"></span><span id="_CPPv2NV7XMC47009usic0_ch015set_BRG_SCLKCFGE21USIC0_CH0_BRG_SCLKCFG"></span><span id="XMC4700::usic0_ch0::set_BRG_SCLKCFG__USIC0_CH0_BRG_SCLKCFGV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a0fb65d4d044abb4258d93900be929945"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_BRG_SCLKCFG</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_USIC0__CH0__BRG__SCLKCFG_8h_1a6025955c856e5d1c98ddf91cd73f6b21.html#_CPPv4N7XMC470021USIC0_CH0_BRG_SCLKCFGE" title="XMC4700::USIC0_CH0_BRG_SCLKCFG"><span class="n"><span class="pre">USIC0_CH0_BRG_SCLKCFG</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015set_BRG_SCLKCFGE21USIC0_CH0_BRG_SCLKCFG" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set BRG’s SCLKCFG field.</p>
<p>Shift Clock Output Configuration </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015get_BRG_MCLKCFGEv">
<span id="_CPPv3NV7XMC47009usic0_ch015get_BRG_MCLKCFGEv"></span><span id="_CPPv2NV7XMC47009usic0_ch015get_BRG_MCLKCFGEv"></span><span id="XMC4700::usic0_ch0::get_BRG_MCLKCFGV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a2ebd3020e0c379aa8530e551a08b1d77"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_BRG_MCLKCFG</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015get_BRG_MCLKCFGEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get BRG’s MCLKCFG bit.</p>
<p>Master Clock Configuration </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015set_BRG_MCLKCFGEv">
<span id="_CPPv3NV7XMC47009usic0_ch015set_BRG_MCLKCFGEv"></span><span id="_CPPv2NV7XMC47009usic0_ch015set_BRG_MCLKCFGEv"></span><span id="XMC4700::usic0_ch0::set_BRG_MCLKCFGV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a58f05c704104dd0e75e40fde38398a17"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_BRG_MCLKCFG</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015set_BRG_MCLKCFGEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set BRG’s MCLKCFG bit.</p>
<p>Master Clock Configuration </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch017clear_BRG_MCLKCFGEv">
<span id="_CPPv3NV7XMC47009usic0_ch017clear_BRG_MCLKCFGEv"></span><span id="_CPPv2NV7XMC47009usic0_ch017clear_BRG_MCLKCFGEv"></span><span id="XMC4700::usic0_ch0::clear_BRG_MCLKCFGV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a381abb235350df92efe8b00925f8cd5d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_BRG_MCLKCFG</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch017clear_BRG_MCLKCFGEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear BRG’s MCLKCFG bit.</p>
<p>Master Clock Configuration </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch018toggle_BRG_MCLKCFGEv">
<span id="_CPPv3NV7XMC47009usic0_ch018toggle_BRG_MCLKCFGEv"></span><span id="_CPPv2NV7XMC47009usic0_ch018toggle_BRG_MCLKCFGEv"></span><span id="XMC4700::usic0_ch0::toggle_BRG_MCLKCFGV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a2d84dfb24472dc6610dd08e7d9f59211"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_BRG_MCLKCFG</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch018toggle_BRG_MCLKCFGEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle BRG’s MCLKCFG bit.</p>
<p>Master Clock Configuration </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch016get_BRG_SCLKOSELEv">
<span id="_CPPv3NV7XMC47009usic0_ch016get_BRG_SCLKOSELEv"></span><span id="_CPPv2NV7XMC47009usic0_ch016get_BRG_SCLKOSELEv"></span><span id="XMC4700::usic0_ch0::get_BRG_SCLKOSELV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ab7945dfa7733fde7f8a778b2e79f2089"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_BRG_SCLKOSEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch016get_BRG_SCLKOSELEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get BRG’s SCLKOSEL bit.</p>
<p>Shift Clock Output Select </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch016set_BRG_SCLKOSELEv">
<span id="_CPPv3NV7XMC47009usic0_ch016set_BRG_SCLKOSELEv"></span><span id="_CPPv2NV7XMC47009usic0_ch016set_BRG_SCLKOSELEv"></span><span id="XMC4700::usic0_ch0::set_BRG_SCLKOSELV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a7eb9021a339b04c0d96584b1b1846462"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_BRG_SCLKOSEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch016set_BRG_SCLKOSELEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set BRG’s SCLKOSEL bit.</p>
<p>Shift Clock Output Select </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch018clear_BRG_SCLKOSELEv">
<span id="_CPPv3NV7XMC47009usic0_ch018clear_BRG_SCLKOSELEv"></span><span id="_CPPv2NV7XMC47009usic0_ch018clear_BRG_SCLKOSELEv"></span><span id="XMC4700::usic0_ch0::clear_BRG_SCLKOSELV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a93763f76db2058839ee52acb0ff7b35c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_BRG_SCLKOSEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch018clear_BRG_SCLKOSELEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear BRG’s SCLKOSEL bit.</p>
<p>Shift Clock Output Select </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch019toggle_BRG_SCLKOSELEv">
<span id="_CPPv3NV7XMC47009usic0_ch019toggle_BRG_SCLKOSELEv"></span><span id="_CPPv2NV7XMC47009usic0_ch019toggle_BRG_SCLKOSELEv"></span><span id="XMC4700::usic0_ch0::toggle_BRG_SCLKOSELV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a8ce1a3c6582e1f4397c12d866cdc2349"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_BRG_SCLKOSEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch019toggle_BRG_SCLKOSELEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle BRG’s SCLKOSEL bit.</p>
<p>Shift Clock Output Select </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch012get_BRG_PDIVEv">
<span id="_CPPv3NV7XMC47009usic0_ch012get_BRG_PDIVEv"></span><span id="_CPPv2NV7XMC47009usic0_ch012get_BRG_PDIVEv"></span><span id="XMC4700::usic0_ch0::get_BRG_PDIVV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a6d358171cab5ddfb89c5a2fce11b7076"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_BRG_PDIV</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch012get_BRG_PDIVEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get BRG’s PDIV field.</p>
<p>Divider Mode: Divider Factor to Generate fPDIV </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch012set_BRG_PDIVE8uint16_t">
<span id="_CPPv3NV7XMC47009usic0_ch012set_BRG_PDIVE8uint16_t"></span><span id="_CPPv2NV7XMC47009usic0_ch012set_BRG_PDIVE8uint16_t"></span><span id="XMC4700::usic0_ch0::set_BRG_PDIV__uint16_tV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ade6b1440c0ed5a678df2292a85b506f2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_BRG_PDIV</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch012set_BRG_PDIVE8uint16_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set BRG’s PDIV field.</p>
<p>Divider Mode: Divider Factor to Generate fPDIV </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch012get_BRG_DCTQEv">
<span id="_CPPv3NV7XMC47009usic0_ch012get_BRG_DCTQEv"></span><span id="_CPPv2NV7XMC47009usic0_ch012get_BRG_DCTQEv"></span><span id="XMC4700::usic0_ch0::get_BRG_DCTQV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1adc158b5c763539386eb520e0d3b08bb2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_BRG_DCTQ</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch012get_BRG_DCTQEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get BRG’s DCTQ field.</p>
<p>Denominator for Time Quanta Counter </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch012set_BRG_DCTQE7uint8_t">
<span id="_CPPv3NV7XMC47009usic0_ch012set_BRG_DCTQE7uint8_t"></span><span id="_CPPv2NV7XMC47009usic0_ch012set_BRG_DCTQE7uint8_t"></span><span id="XMC4700::usic0_ch0::set_BRG_DCTQ__uint8_tV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ae0401b82a7eff96eb3781ea07efbab6b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_BRG_DCTQ</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch012set_BRG_DCTQE7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set BRG’s DCTQ field.</p>
<p>Denominator for Time Quanta Counter </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch012get_BRG_PCTQEv">
<span id="_CPPv3NV7XMC47009usic0_ch012get_BRG_PCTQEv"></span><span id="_CPPv2NV7XMC47009usic0_ch012get_BRG_PCTQEv"></span><span id="XMC4700::usic0_ch0::get_BRG_PCTQV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a874ffb449f4415f69c5f61cc2fa6171f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_BRG_PCTQ</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch012get_BRG_PCTQEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get BRG’s PCTQ field.</p>
<p>Pre-Divider for Time Quanta Counter </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch012set_BRG_PCTQE7uint8_t">
<span id="_CPPv3NV7XMC47009usic0_ch012set_BRG_PCTQE7uint8_t"></span><span id="_CPPv2NV7XMC47009usic0_ch012set_BRG_PCTQE7uint8_t"></span><span id="XMC4700::usic0_ch0::set_BRG_PCTQ__uint8_tV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a6eddde858f0e28015e1806e15820bb81"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_BRG_PCTQ</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch012set_BRG_PCTQE7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set BRG’s PCTQ field.</p>
<p>Pre-Divider for Time Quanta Counter </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014get_BRG_CTQSELEv">
<span id="_CPPv3NV7XMC47009usic0_ch014get_BRG_CTQSELEv"></span><span id="_CPPv2NV7XMC47009usic0_ch014get_BRG_CTQSELEv"></span><span id="XMC4700::usic0_ch0::get_BRG_CTQSELV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a2e0d2fa6aa26b60bf6413b12aa215754"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_USIC0__CH0__BRG__CTQSEL_8h_1a0236b632e33106cb3d436e7d416d05c8.html#_CPPv4N7XMC470020USIC0_CH0_BRG_CTQSELE" title="XMC4700::USIC0_CH0_BRG_CTQSEL"><span class="n"><span class="pre">USIC0_CH0_BRG_CTQSEL</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_BRG_CTQSEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014get_BRG_CTQSELEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get BRG’s CTQSEL field.</p>
<p>Input Selection for CTQ </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014set_BRG_CTQSELE20USIC0_CH0_BRG_CTQSEL">
<span id="_CPPv3NV7XMC47009usic0_ch014set_BRG_CTQSELE20USIC0_CH0_BRG_CTQSEL"></span><span id="_CPPv2NV7XMC47009usic0_ch014set_BRG_CTQSELE20USIC0_CH0_BRG_CTQSEL"></span><span id="XMC4700::usic0_ch0::set_BRG_CTQSEL__USIC0_CH0_BRG_CTQSELV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ac7787682858edf3e91e6fe17268514e0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_BRG_CTQSEL</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_USIC0__CH0__BRG__CTQSEL_8h_1a0236b632e33106cb3d436e7d416d05c8.html#_CPPv4N7XMC470020USIC0_CH0_BRG_CTQSELE" title="XMC4700::USIC0_CH0_BRG_CTQSEL"><span class="n"><span class="pre">USIC0_CH0_BRG_CTQSEL</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014set_BRG_CTQSELE20USIC0_CH0_BRG_CTQSEL" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set BRG’s CTQSEL field.</p>
<p>Input Selection for CTQ </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch013get_BRG_PPPENEv">
<span id="_CPPv3NV7XMC47009usic0_ch013get_BRG_PPPENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch013get_BRG_PPPENEv"></span><span id="XMC4700::usic0_ch0::get_BRG_PPPENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a7d69ffc71e3783ea9b7b6fbe09db7db4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_BRG_PPPEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch013get_BRG_PPPENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get BRG’s PPPEN bit.</p>
<p>Enable 2:1 Divider for fPPP </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch013set_BRG_PPPENEv">
<span id="_CPPv3NV7XMC47009usic0_ch013set_BRG_PPPENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch013set_BRG_PPPENEv"></span><span id="XMC4700::usic0_ch0::set_BRG_PPPENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a0d053188a3b6f7de2aed4ee447e11391"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_BRG_PPPEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch013set_BRG_PPPENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set BRG’s PPPEN bit.</p>
<p>Enable 2:1 Divider for fPPP </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015clear_BRG_PPPENEv">
<span id="_CPPv3NV7XMC47009usic0_ch015clear_BRG_PPPENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch015clear_BRG_PPPENEv"></span><span id="XMC4700::usic0_ch0::clear_BRG_PPPENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a9c4e923d43d318af56bfc960cff0ecfc"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_BRG_PPPEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015clear_BRG_PPPENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear BRG’s PPPEN bit.</p>
<p>Enable 2:1 Divider for fPPP </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch016toggle_BRG_PPPENEv">
<span id="_CPPv3NV7XMC47009usic0_ch016toggle_BRG_PPPENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch016toggle_BRG_PPPENEv"></span><span id="XMC4700::usic0_ch0::toggle_BRG_PPPENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1aea2cc52268efdec4fb639288af33b78f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_BRG_PPPEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch016toggle_BRG_PPPENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle BRG’s PPPEN bit.</p>
<p>Enable 2:1 Divider for fPPP </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch012get_BRG_TMENEv">
<span id="_CPPv3NV7XMC47009usic0_ch012get_BRG_TMENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch012get_BRG_TMENEv"></span><span id="XMC4700::usic0_ch0::get_BRG_TMENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a73d47aade5e0d713680e726f0c261e85"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_BRG_TMEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch012get_BRG_TMENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get BRG’s TMEN bit.</p>
<p>Timing Measurement Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch012set_BRG_TMENEv">
<span id="_CPPv3NV7XMC47009usic0_ch012set_BRG_TMENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch012set_BRG_TMENEv"></span><span id="XMC4700::usic0_ch0::set_BRG_TMENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a9a89bad5ad8f88b1d595a36399758d9e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_BRG_TMEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch012set_BRG_TMENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set BRG’s TMEN bit.</p>
<p>Timing Measurement Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014clear_BRG_TMENEv">
<span id="_CPPv3NV7XMC47009usic0_ch014clear_BRG_TMENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch014clear_BRG_TMENEv"></span><span id="XMC4700::usic0_ch0::clear_BRG_TMENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a857552b54e0f024f59fd2048bcfcba9b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_BRG_TMEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014clear_BRG_TMENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear BRG’s TMEN bit.</p>
<p>Timing Measurement Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015toggle_BRG_TMENEv">
<span id="_CPPv3NV7XMC47009usic0_ch015toggle_BRG_TMENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch015toggle_BRG_TMENEv"></span><span id="XMC4700::usic0_ch0::toggle_BRG_TMENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a0c39ce95000add99ae1667db31f484ae"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_BRG_TMEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015toggle_BRG_TMENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle BRG’s TMEN bit.</p>
<p>Timing Measurement Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014get_BRG_CLKSELEv">
<span id="_CPPv3NV7XMC47009usic0_ch014get_BRG_CLKSELEv"></span><span id="_CPPv2NV7XMC47009usic0_ch014get_BRG_CLKSELEv"></span><span id="XMC4700::usic0_ch0::get_BRG_CLKSELV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ae59e82b0a12a7227d3219dae39d5ea52"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_USIC0__CH0__BRG__CLKSEL_8h_1a74179958fb10d93f8edd1a2e2782b198.html#_CPPv4N7XMC470020USIC0_CH0_BRG_CLKSELE" title="XMC4700::USIC0_CH0_BRG_CLKSEL"><span class="n"><span class="pre">USIC0_CH0_BRG_CLKSEL</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_BRG_CLKSEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014get_BRG_CLKSELEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get BRG’s CLKSEL field.</p>
<p>Clock Selection </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014set_BRG_CLKSELE20USIC0_CH0_BRG_CLKSEL">
<span id="_CPPv3NV7XMC47009usic0_ch014set_BRG_CLKSELE20USIC0_CH0_BRG_CLKSEL"></span><span id="_CPPv2NV7XMC47009usic0_ch014set_BRG_CLKSELE20USIC0_CH0_BRG_CLKSEL"></span><span id="XMC4700::usic0_ch0::set_BRG_CLKSEL__USIC0_CH0_BRG_CLKSELV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1aabb8651478950c19d9458f4f8c27d67a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_BRG_CLKSEL</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_USIC0__CH0__BRG__CLKSEL_8h_1a74179958fb10d93f8edd1a2e2782b198.html#_CPPv4N7XMC470020USIC0_CH0_BRG_CLKSELE" title="XMC4700::USIC0_CH0_BRG_CLKSEL"><span class="n"><span class="pre">USIC0_CH0_BRG_CLKSEL</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014set_BRG_CLKSELE20USIC0_CH0_BRG_CLKSEL" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set BRG’s CLKSEL field.</p>
<p>Clock Selection </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch07get_BRGER21USIC0_CH0_BRG_SCLKCFGRbRbR8uint16_tR7uint8_tR7uint8_tR20USIC0_CH0_BRG_CTQSELRbRbR20USIC0_CH0_BRG_CLKSEL">
<span id="_CPPv3NV7XMC47009usic0_ch07get_BRGER21USIC0_CH0_BRG_SCLKCFGRbRbR8uint16_tR7uint8_tR7uint8_tR20USIC0_CH0_BRG_CTQSELRbRbR20USIC0_CH0_BRG_CLKSEL"></span><span id="_CPPv2NV7XMC47009usic0_ch07get_BRGER21USIC0_CH0_BRG_SCLKCFGRbRbR8uint16_tR7uint8_tR7uint8_tR20USIC0_CH0_BRG_CTQSELRbRbR20USIC0_CH0_BRG_CLKSEL"></span><span id="XMC4700::usic0_ch0::get_BRG__USIC0_CH0_BRG_SCLKCFGR.bR.bR.uint16_tR.uint8_tR.uint8_tR.USIC0_CH0_BRG_CTQSELR.bR.bR.USIC0_CH0_BRG_CLKSELRV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a4e43e5cfc6143e69a6e1cab29a7a75e9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_BRG</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_USIC0__CH0__BRG__SCLKCFG_8h_1a6025955c856e5d1c98ddf91cd73f6b21.html#_CPPv4N7XMC470021USIC0_CH0_BRG_SCLKCFGE" title="XMC4700::USIC0_CH0_BRG_SCLKCFG"><span class="n"><span class="pre">USIC0_CH0_BRG_SCLKCFG</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">SCLKCFG</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">MCLKCFG</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">SCLKOSEL</span></span>, <span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PDIV</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">DCTQ</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PCTQ</span></span>, <a class="reference internal" href="enum_USIC0__CH0__BRG__CTQSEL_8h_1a0236b632e33106cb3d436e7d416d05c8.html#_CPPv4N7XMC470020USIC0_CH0_BRG_CTQSELE" title="XMC4700::USIC0_CH0_BRG_CTQSEL"><span class="n"><span class="pre">USIC0_CH0_BRG_CTQSEL</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">CTQSEL</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PPPEN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">TMEN</span></span>, <a class="reference internal" href="enum_USIC0__CH0__BRG__CLKSEL_8h_1a74179958fb10d93f8edd1a2e2782b198.html#_CPPv4N7XMC470020USIC0_CH0_BRG_CLKSELE" title="XMC4700::USIC0_CH0_BRG_CLKSEL"><span class="n"><span class="pre">USIC0_CH0_BRG_CLKSEL</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">CLKSEL</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch07get_BRGER21USIC0_CH0_BRG_SCLKCFGRbRbR8uint16_tR7uint8_tR7uint8_tR20USIC0_CH0_BRG_CTQSELRbRbR20USIC0_CH0_BRG_CLKSEL" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get all of BRG’s bit fields.</p>
<p>(read-write) Baud Rate Generator Register </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch07set_BRGE21USIC0_CH0_BRG_SCLKCFGbb8uint16_t7uint8_t7uint8_t20USIC0_CH0_BRG_CTQSELbb20USIC0_CH0_BRG_CLKSEL">
<span id="_CPPv3NV7XMC47009usic0_ch07set_BRGE21USIC0_CH0_BRG_SCLKCFGbb8uint16_t7uint8_t7uint8_t20USIC0_CH0_BRG_CTQSELbb20USIC0_CH0_BRG_CLKSEL"></span><span id="_CPPv2NV7XMC47009usic0_ch07set_BRGE21USIC0_CH0_BRG_SCLKCFGbb8uint16_t7uint8_t7uint8_t20USIC0_CH0_BRG_CTQSELbb20USIC0_CH0_BRG_CLKSEL"></span><span id="XMC4700::usic0_ch0::set_BRG__USIC0_CH0_BRG_SCLKCFG.b.b.uint16_t.uint8_t.uint8_t.USIC0_CH0_BRG_CTQSEL.b.b.USIC0_CH0_BRG_CLKSELV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a8c69c601d74a07195581834aa601ee56"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_BRG</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_USIC0__CH0__BRG__SCLKCFG_8h_1a6025955c856e5d1c98ddf91cd73f6b21.html#_CPPv4N7XMC470021USIC0_CH0_BRG_SCLKCFGE" title="XMC4700::USIC0_CH0_BRG_SCLKCFG"><span class="n"><span class="pre">USIC0_CH0_BRG_SCLKCFG</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">SCLKCFG</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">MCLKCFG</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">SCLKOSEL</span></span>, <span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PDIV</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">DCTQ</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PCTQ</span></span>, <a class="reference internal" href="enum_USIC0__CH0__BRG__CTQSEL_8h_1a0236b632e33106cb3d436e7d416d05c8.html#_CPPv4N7XMC470020USIC0_CH0_BRG_CTQSELE" title="XMC4700::USIC0_CH0_BRG_CTQSEL"><span class="n"><span class="pre">USIC0_CH0_BRG_CTQSEL</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">CTQSEL</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PPPEN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">TMEN</span></span>, <a class="reference internal" href="enum_USIC0__CH0__BRG__CLKSEL_8h_1a74179958fb10d93f8edd1a2e2782b198.html#_CPPv4N7XMC470020USIC0_CH0_BRG_CLKSELE" title="XMC4700::USIC0_CH0_BRG_CLKSEL"><span class="n"><span class="pre">USIC0_CH0_BRG_CLKSEL</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">CLKSEL</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch07set_BRGE21USIC0_CH0_BRG_SCLKCFGbb8uint16_t7uint8_t7uint8_t20USIC0_CH0_BRG_CTQSELbb20USIC0_CH0_BRG_CLKSEL" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set all of BRG’s bit fields.</p>
<p>(read-write) Baud Rate Generator Register </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch013get_INPR_PINPEv">
<span id="_CPPv3NV7XMC47009usic0_ch013get_INPR_PINPEv"></span><span id="_CPPv2NV7XMC47009usic0_ch013get_INPR_PINPEv"></span><span id="XMC4700::usic0_ch0::get_INPR_PINPV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a4edb646a95dddcb4ff3552b8f1a60556"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INPR_PINP</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch013get_INPR_PINPEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get INPR’s PINP field.</p>
<p>Transmit Shift Interrupt Node Pointer </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch013set_INPR_PINPE7uint8_t">
<span id="_CPPv3NV7XMC47009usic0_ch013set_INPR_PINPE7uint8_t"></span><span id="_CPPv2NV7XMC47009usic0_ch013set_INPR_PINPE7uint8_t"></span><span id="XMC4700::usic0_ch0::set_INPR_PINP__uint8_tV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ab44faaeabee7f9936713967c87d10af3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INPR_PINP</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch013set_INPR_PINPE7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set INPR’s PINP field.</p>
<p>Transmit Shift Interrupt Node Pointer </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch013get_INPR_AINPEv">
<span id="_CPPv3NV7XMC47009usic0_ch013get_INPR_AINPEv"></span><span id="_CPPv2NV7XMC47009usic0_ch013get_INPR_AINPEv"></span><span id="XMC4700::usic0_ch0::get_INPR_AINPV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a136048712f6a1d563fcd2c934564f4df"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INPR_AINP</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch013get_INPR_AINPEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get INPR’s AINP field.</p>
<p>Alternative Receive Interrupt Node Pointer </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch013set_INPR_AINPE7uint8_t">
<span id="_CPPv3NV7XMC47009usic0_ch013set_INPR_AINPE7uint8_t"></span><span id="_CPPv2NV7XMC47009usic0_ch013set_INPR_AINPE7uint8_t"></span><span id="XMC4700::usic0_ch0::set_INPR_AINP__uint8_tV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1aee2ab6c8c8f63c49e5d5d16b42dc94c8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INPR_AINP</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch013set_INPR_AINPE7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set INPR’s AINP field.</p>
<p>Alternative Receive Interrupt Node Pointer </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch013get_INPR_RINPEv">
<span id="_CPPv3NV7XMC47009usic0_ch013get_INPR_RINPEv"></span><span id="_CPPv2NV7XMC47009usic0_ch013get_INPR_RINPEv"></span><span id="XMC4700::usic0_ch0::get_INPR_RINPV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a45b971d24d08a8d5361c95326f9eb8c5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INPR_RINP</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch013get_INPR_RINPEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get INPR’s RINP field.</p>
<p>Receive Interrupt Node Pointer </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch013set_INPR_RINPE7uint8_t">
<span id="_CPPv3NV7XMC47009usic0_ch013set_INPR_RINPE7uint8_t"></span><span id="_CPPv2NV7XMC47009usic0_ch013set_INPR_RINPE7uint8_t"></span><span id="XMC4700::usic0_ch0::set_INPR_RINP__uint8_tV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1aed7c18e9739943887392eead291db6c2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INPR_RINP</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch013set_INPR_RINPE7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set INPR’s RINP field.</p>
<p>Receive Interrupt Node Pointer </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014get_INPR_TBINPEv">
<span id="_CPPv3NV7XMC47009usic0_ch014get_INPR_TBINPEv"></span><span id="_CPPv2NV7XMC47009usic0_ch014get_INPR_TBINPEv"></span><span id="XMC4700::usic0_ch0::get_INPR_TBINPV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a36d5a8f6ab871b36a9c6d48ceb95d3c1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INPR_TBINP</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014get_INPR_TBINPEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get INPR’s TBINP field.</p>
<p>Transmit Buffer Interrupt Node Pointer </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014set_INPR_TBINPE7uint8_t">
<span id="_CPPv3NV7XMC47009usic0_ch014set_INPR_TBINPE7uint8_t"></span><span id="_CPPv2NV7XMC47009usic0_ch014set_INPR_TBINPE7uint8_t"></span><span id="XMC4700::usic0_ch0::set_INPR_TBINP__uint8_tV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a0c83e40256f45e3e0ea5f59929868e58"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INPR_TBINP</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014set_INPR_TBINPE7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set INPR’s TBINP field.</p>
<p>Transmit Buffer Interrupt Node Pointer </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014get_INPR_TSINPEv">
<span id="_CPPv3NV7XMC47009usic0_ch014get_INPR_TSINPEv"></span><span id="_CPPv2NV7XMC47009usic0_ch014get_INPR_TSINPEv"></span><span id="XMC4700::usic0_ch0::get_INPR_TSINPV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a4e36c27f93b8ea0b29a952f247d16984"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_USIC0__CH0__INPR__TSINP_8h_1a6a0ef239a7ad4808a6502be3f16e8559.html#_CPPv4N7XMC470020USIC0_CH0_INPR_TSINPE" title="XMC4700::USIC0_CH0_INPR_TSINP"><span class="n"><span class="pre">USIC0_CH0_INPR_TSINP</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INPR_TSINP</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014get_INPR_TSINPEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get INPR’s TSINP field.</p>
<p>Transmit Shift Interrupt Node Pointer </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014set_INPR_TSINPE20USIC0_CH0_INPR_TSINP">
<span id="_CPPv3NV7XMC47009usic0_ch014set_INPR_TSINPE20USIC0_CH0_INPR_TSINP"></span><span id="_CPPv2NV7XMC47009usic0_ch014set_INPR_TSINPE20USIC0_CH0_INPR_TSINP"></span><span id="XMC4700::usic0_ch0::set_INPR_TSINP__USIC0_CH0_INPR_TSINPV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1aa4f30b5ee9ad1218d141b330714870fd"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INPR_TSINP</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_USIC0__CH0__INPR__TSINP_8h_1a6a0ef239a7ad4808a6502be3f16e8559.html#_CPPv4N7XMC470020USIC0_CH0_INPR_TSINPE" title="XMC4700::USIC0_CH0_INPR_TSINP"><span class="n"><span class="pre">USIC0_CH0_INPR_TSINP</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014set_INPR_TSINPE20USIC0_CH0_INPR_TSINP" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set INPR’s TSINP field.</p>
<p>Transmit Shift Interrupt Node Pointer </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch08get_INPRER7uint8_tR7uint8_tR7uint8_tR7uint8_tR20USIC0_CH0_INPR_TSINP">
<span id="_CPPv3NV7XMC47009usic0_ch08get_INPRER7uint8_tR7uint8_tR7uint8_tR7uint8_tR20USIC0_CH0_INPR_TSINP"></span><span id="_CPPv2NV7XMC47009usic0_ch08get_INPRER7uint8_tR7uint8_tR7uint8_tR7uint8_tR20USIC0_CH0_INPR_TSINP"></span><span id="XMC4700::usic0_ch0::get_INPR__uint8_tR.uint8_tR.uint8_tR.uint8_tR.USIC0_CH0_INPR_TSINPRV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1adacc3c1239c03ca2e5e992ed0195709e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INPR</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PINP</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">AINP</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">RINP</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">TBINP</span></span>, <a class="reference internal" href="enum_USIC0__CH0__INPR__TSINP_8h_1a6a0ef239a7ad4808a6502be3f16e8559.html#_CPPv4N7XMC470020USIC0_CH0_INPR_TSINPE" title="XMC4700::USIC0_CH0_INPR_TSINP"><span class="n"><span class="pre">USIC0_CH0_INPR_TSINP</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">TSINP</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch08get_INPRER7uint8_tR7uint8_tR7uint8_tR7uint8_tR20USIC0_CH0_INPR_TSINP" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get all of INPR’s bit fields.</p>
<p>(read-write) Interrupt Node Pointer Register </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch08set_INPRE7uint8_t7uint8_t7uint8_t7uint8_t20USIC0_CH0_INPR_TSINP">
<span id="_CPPv3NV7XMC47009usic0_ch08set_INPRE7uint8_t7uint8_t7uint8_t7uint8_t20USIC0_CH0_INPR_TSINP"></span><span id="_CPPv2NV7XMC47009usic0_ch08set_INPRE7uint8_t7uint8_t7uint8_t7uint8_t20USIC0_CH0_INPR_TSINP"></span><span id="XMC4700::usic0_ch0::set_INPR__uint8_t.uint8_t.uint8_t.uint8_t.USIC0_CH0_INPR_TSINPV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1af18076abc39dadf0211524401f5d1cf4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INPR</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PINP</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">AINP</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">RINP</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">TBINP</span></span>, <a class="reference internal" href="enum_USIC0__CH0__INPR__TSINP_8h_1a6a0ef239a7ad4808a6502be3f16e8559.html#_CPPv4N7XMC470020USIC0_CH0_INPR_TSINPE" title="XMC4700::USIC0_CH0_INPR_TSINP"><span class="n"><span class="pre">USIC0_CH0_INPR_TSINP</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">TSINP</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch08set_INPRE7uint8_t7uint8_t7uint8_t7uint8_t20USIC0_CH0_INPR_TSINP" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set all of INPR’s bit fields.</p>
<p>(read-write) Interrupt Node Pointer Register </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch013get_DX0CR_DXSEv">
<span id="_CPPv3NV7XMC47009usic0_ch013get_DX0CR_DXSEv"></span><span id="_CPPv2NV7XMC47009usic0_ch013get_DX0CR_DXSEv"></span><span id="XMC4700::usic0_ch0::get_DX0CR_DXSV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1af4840752b1d336d9705cfb1f1ece6f05"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DX0CR_DXS</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch013get_DX0CR_DXSEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get DX0CR’s DXS bit.</p>
<p>Synchronized Data Value </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch012get_DX0CR_CMEv">
<span id="_CPPv3NV7XMC47009usic0_ch012get_DX0CR_CMEv"></span><span id="_CPPv2NV7XMC47009usic0_ch012get_DX0CR_CMEv"></span><span id="XMC4700::usic0_ch0::get_DX0CR_CMV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ab81da58c614fab2baa670c1e933c6e85"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_USIC0__CH0__DX0CR__CM_8h_1abfa3983f7ff73bd6c510238fa65e8ecb.html#_CPPv4N7XMC470018USIC0_CH0_DX0CR_CME" title="XMC4700::USIC0_CH0_DX0CR_CM"><span class="n"><span class="pre">USIC0_CH0_DX0CR_CM</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DX0CR_CM</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch012get_DX0CR_CMEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get DX0CR’s CM field.</p>
<p>Combination Mode </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch012set_DX0CR_CME18USIC0_CH0_DX0CR_CM">
<span id="_CPPv3NV7XMC47009usic0_ch012set_DX0CR_CME18USIC0_CH0_DX0CR_CM"></span><span id="_CPPv2NV7XMC47009usic0_ch012set_DX0CR_CME18USIC0_CH0_DX0CR_CM"></span><span id="XMC4700::usic0_ch0::set_DX0CR_CM__USIC0_CH0_DX0CR_CMV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a62fe344cfa127a138d920694213bd9c5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DX0CR_CM</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_USIC0__CH0__DX0CR__CM_8h_1abfa3983f7ff73bd6c510238fa65e8ecb.html#_CPPv4N7XMC470018USIC0_CH0_DX0CR_CME" title="XMC4700::USIC0_CH0_DX0CR_CM"><span class="n"><span class="pre">USIC0_CH0_DX0CR_CM</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch012set_DX0CR_CME18USIC0_CH0_DX0CR_CM" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set DX0CR’s CM field.</p>
<p>Combination Mode </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015get_DX0CR_SFSELEv">
<span id="_CPPv3NV7XMC47009usic0_ch015get_DX0CR_SFSELEv"></span><span id="_CPPv2NV7XMC47009usic0_ch015get_DX0CR_SFSELEv"></span><span id="XMC4700::usic0_ch0::get_DX0CR_SFSELV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ad35d592d0896e8326f743759a192f055"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DX0CR_SFSEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015get_DX0CR_SFSELEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get DX0CR’s SFSEL bit.</p>
<p>Sampling Frequency Selection </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015set_DX0CR_SFSELEv">
<span id="_CPPv3NV7XMC47009usic0_ch015set_DX0CR_SFSELEv"></span><span id="_CPPv2NV7XMC47009usic0_ch015set_DX0CR_SFSELEv"></span><span id="XMC4700::usic0_ch0::set_DX0CR_SFSELV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ad42a3677160f4e035260387dd95f8152"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DX0CR_SFSEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015set_DX0CR_SFSELEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set DX0CR’s SFSEL bit.</p>
<p>Sampling Frequency Selection </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch017clear_DX0CR_SFSELEv">
<span id="_CPPv3NV7XMC47009usic0_ch017clear_DX0CR_SFSELEv"></span><span id="_CPPv2NV7XMC47009usic0_ch017clear_DX0CR_SFSELEv"></span><span id="XMC4700::usic0_ch0::clear_DX0CR_SFSELV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a0055899b3919ad62689157e1779daaac"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_DX0CR_SFSEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch017clear_DX0CR_SFSELEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear DX0CR’s SFSEL bit.</p>
<p>Sampling Frequency Selection </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch018toggle_DX0CR_SFSELEv">
<span id="_CPPv3NV7XMC47009usic0_ch018toggle_DX0CR_SFSELEv"></span><span id="_CPPv2NV7XMC47009usic0_ch018toggle_DX0CR_SFSELEv"></span><span id="XMC4700::usic0_ch0::toggle_DX0CR_SFSELV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a5aabf084110765ad6fd46b94c7763731"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_DX0CR_SFSEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch018toggle_DX0CR_SFSELEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle DX0CR’s SFSEL bit.</p>
<p>Sampling Frequency Selection </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014get_DX0CR_DPOLEv">
<span id="_CPPv3NV7XMC47009usic0_ch014get_DX0CR_DPOLEv"></span><span id="_CPPv2NV7XMC47009usic0_ch014get_DX0CR_DPOLEv"></span><span id="XMC4700::usic0_ch0::get_DX0CR_DPOLV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a02515302078a5befad200981cfd57436"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DX0CR_DPOL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014get_DX0CR_DPOLEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get DX0CR’s DPOL bit.</p>
<p>Data Polarity for DXn </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014set_DX0CR_DPOLEv">
<span id="_CPPv3NV7XMC47009usic0_ch014set_DX0CR_DPOLEv"></span><span id="_CPPv2NV7XMC47009usic0_ch014set_DX0CR_DPOLEv"></span><span id="XMC4700::usic0_ch0::set_DX0CR_DPOLV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a5e066d665c94d936c9da691a4a9b586f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DX0CR_DPOL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014set_DX0CR_DPOLEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set DX0CR’s DPOL bit.</p>
<p>Data Polarity for DXn </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch016clear_DX0CR_DPOLEv">
<span id="_CPPv3NV7XMC47009usic0_ch016clear_DX0CR_DPOLEv"></span><span id="_CPPv2NV7XMC47009usic0_ch016clear_DX0CR_DPOLEv"></span><span id="XMC4700::usic0_ch0::clear_DX0CR_DPOLV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1acb177962e26aebc451aa1728187e619b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_DX0CR_DPOL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch016clear_DX0CR_DPOLEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear DX0CR’s DPOL bit.</p>
<p>Data Polarity for DXn </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch017toggle_DX0CR_DPOLEv">
<span id="_CPPv3NV7XMC47009usic0_ch017toggle_DX0CR_DPOLEv"></span><span id="_CPPv2NV7XMC47009usic0_ch017toggle_DX0CR_DPOLEv"></span><span id="XMC4700::usic0_ch0::toggle_DX0CR_DPOLV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a3bbbeee235a7a2c0041de7ac52c4866d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_DX0CR_DPOL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch017toggle_DX0CR_DPOLEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle DX0CR’s DPOL bit.</p>
<p>Data Polarity for DXn </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014get_DX0CR_DSENEv">
<span id="_CPPv3NV7XMC47009usic0_ch014get_DX0CR_DSENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch014get_DX0CR_DSENEv"></span><span id="XMC4700::usic0_ch0::get_DX0CR_DSENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a81ce199703a12107e39d72d9a5b957d0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DX0CR_DSEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014get_DX0CR_DSENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get DX0CR’s DSEN bit.</p>
<p>Data Synchronization Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014set_DX0CR_DSENEv">
<span id="_CPPv3NV7XMC47009usic0_ch014set_DX0CR_DSENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch014set_DX0CR_DSENEv"></span><span id="XMC4700::usic0_ch0::set_DX0CR_DSENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1af677cc32395c2c4a1303bb814a0a6343"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DX0CR_DSEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014set_DX0CR_DSENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set DX0CR’s DSEN bit.</p>
<p>Data Synchronization Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch016clear_DX0CR_DSENEv">
<span id="_CPPv3NV7XMC47009usic0_ch016clear_DX0CR_DSENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch016clear_DX0CR_DSENEv"></span><span id="XMC4700::usic0_ch0::clear_DX0CR_DSENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a98a8d598239a5755bfbfe081826b29f2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_DX0CR_DSEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch016clear_DX0CR_DSENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear DX0CR’s DSEN bit.</p>
<p>Data Synchronization Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch017toggle_DX0CR_DSENEv">
<span id="_CPPv3NV7XMC47009usic0_ch017toggle_DX0CR_DSENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch017toggle_DX0CR_DSENEv"></span><span id="XMC4700::usic0_ch0::toggle_DX0CR_DSENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a8e13ec4bfea254eccbcb34eb91d527c7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_DX0CR_DSEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch017toggle_DX0CR_DSENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle DX0CR’s DSEN bit.</p>
<p>Data Synchronization Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014get_DX0CR_DFENEv">
<span id="_CPPv3NV7XMC47009usic0_ch014get_DX0CR_DFENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch014get_DX0CR_DFENEv"></span><span id="XMC4700::usic0_ch0::get_DX0CR_DFENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1adc4dce1773f64182813607642a252561"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DX0CR_DFEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014get_DX0CR_DFENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get DX0CR’s DFEN bit.</p>
<p>Digital Filter Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014set_DX0CR_DFENEv">
<span id="_CPPv3NV7XMC47009usic0_ch014set_DX0CR_DFENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch014set_DX0CR_DFENEv"></span><span id="XMC4700::usic0_ch0::set_DX0CR_DFENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a70b77f4de23139abfbfa9a63400db560"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DX0CR_DFEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014set_DX0CR_DFENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set DX0CR’s DFEN bit.</p>
<p>Digital Filter Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch016clear_DX0CR_DFENEv">
<span id="_CPPv3NV7XMC47009usic0_ch016clear_DX0CR_DFENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch016clear_DX0CR_DFENEv"></span><span id="XMC4700::usic0_ch0::clear_DX0CR_DFENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1afa98bbadf2bc4426558c070ae39e0eff"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_DX0CR_DFEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch016clear_DX0CR_DFENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear DX0CR’s DFEN bit.</p>
<p>Digital Filter Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch017toggle_DX0CR_DFENEv">
<span id="_CPPv3NV7XMC47009usic0_ch017toggle_DX0CR_DFENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch017toggle_DX0CR_DFENEv"></span><span id="XMC4700::usic0_ch0::toggle_DX0CR_DFENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1afc49d217c6ec43a90d319bb14850be69"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_DX0CR_DFEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch017toggle_DX0CR_DFENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle DX0CR’s DFEN bit.</p>
<p>Digital Filter Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014get_DX0CR_INSWEv">
<span id="_CPPv3NV7XMC47009usic0_ch014get_DX0CR_INSWEv"></span><span id="_CPPv2NV7XMC47009usic0_ch014get_DX0CR_INSWEv"></span><span id="XMC4700::usic0_ch0::get_DX0CR_INSWV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a352c1e8f96db5d23b3131019f65434fb"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DX0CR_INSW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014get_DX0CR_INSWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get DX0CR’s INSW bit.</p>
<p>Input Switch </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014set_DX0CR_INSWEv">
<span id="_CPPv3NV7XMC47009usic0_ch014set_DX0CR_INSWEv"></span><span id="_CPPv2NV7XMC47009usic0_ch014set_DX0CR_INSWEv"></span><span id="XMC4700::usic0_ch0::set_DX0CR_INSWV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a38749cf5f18badf26ccee956911d9e33"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DX0CR_INSW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014set_DX0CR_INSWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set DX0CR’s INSW bit.</p>
<p>Input Switch </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch016clear_DX0CR_INSWEv">
<span id="_CPPv3NV7XMC47009usic0_ch016clear_DX0CR_INSWEv"></span><span id="_CPPv2NV7XMC47009usic0_ch016clear_DX0CR_INSWEv"></span><span id="XMC4700::usic0_ch0::clear_DX0CR_INSWV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a3251243299a46d30e55fbb105c0466b9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_DX0CR_INSW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch016clear_DX0CR_INSWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear DX0CR’s INSW bit.</p>
<p>Input Switch </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch017toggle_DX0CR_INSWEv">
<span id="_CPPv3NV7XMC47009usic0_ch017toggle_DX0CR_INSWEv"></span><span id="_CPPv2NV7XMC47009usic0_ch017toggle_DX0CR_INSWEv"></span><span id="XMC4700::usic0_ch0::toggle_DX0CR_INSWV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ab56709940aece00a34f92f52502b71fe"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_DX0CR_INSW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch017toggle_DX0CR_INSWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle DX0CR’s INSW bit.</p>
<p>Input Switch </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014get_DX0CR_DSELEv">
<span id="_CPPv3NV7XMC47009usic0_ch014get_DX0CR_DSELEv"></span><span id="_CPPv2NV7XMC47009usic0_ch014get_DX0CR_DSELEv"></span><span id="XMC4700::usic0_ch0::get_DX0CR_DSELV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1af3daff71b66f74eac01308e7d6446a00"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_USIC0__CH0__DX0CR__DSEL_8h_1add09d75e7d078dee24c11f78e9e11618.html#_CPPv4N7XMC470020USIC0_CH0_DX0CR_DSELE" title="XMC4700::USIC0_CH0_DX0CR_DSEL"><span class="n"><span class="pre">USIC0_CH0_DX0CR_DSEL</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DX0CR_DSEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014get_DX0CR_DSELEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get DX0CR’s DSEL field.</p>
<p>Data Selection for Input Signal </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014set_DX0CR_DSELE20USIC0_CH0_DX0CR_DSEL">
<span id="_CPPv3NV7XMC47009usic0_ch014set_DX0CR_DSELE20USIC0_CH0_DX0CR_DSEL"></span><span id="_CPPv2NV7XMC47009usic0_ch014set_DX0CR_DSELE20USIC0_CH0_DX0CR_DSEL"></span><span id="XMC4700::usic0_ch0::set_DX0CR_DSEL__USIC0_CH0_DX0CR_DSELV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a0c0b4472dd5dee19c643e319f7ba39cf"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DX0CR_DSEL</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_USIC0__CH0__DX0CR__DSEL_8h_1add09d75e7d078dee24c11f78e9e11618.html#_CPPv4N7XMC470020USIC0_CH0_DX0CR_DSELE" title="XMC4700::USIC0_CH0_DX0CR_DSEL"><span class="n"><span class="pre">USIC0_CH0_DX0CR_DSEL</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014set_DX0CR_DSELE20USIC0_CH0_DX0CR_DSEL" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set DX0CR’s DSEL field.</p>
<p>Data Selection for Input Signal </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch09get_DX0CRERbR18USIC0_CH0_DX0CR_CMRbRbRbRbRbR20USIC0_CH0_DX0CR_DSEL">
<span id="_CPPv3NV7XMC47009usic0_ch09get_DX0CRERbR18USIC0_CH0_DX0CR_CMRbRbRbRbRbR20USIC0_CH0_DX0CR_DSEL"></span><span id="_CPPv2NV7XMC47009usic0_ch09get_DX0CRERbR18USIC0_CH0_DX0CR_CMRbRbRbRbRbR20USIC0_CH0_DX0CR_DSEL"></span><span id="XMC4700::usic0_ch0::get_DX0CR__bR.USIC0_CH0_DX0CR_CMR.bR.bR.bR.bR.bR.USIC0_CH0_DX0CR_DSELRV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a38328ff0a39cdab195ebcfe16d247f7d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DX0CR</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">DXS</span></span>, <a class="reference internal" href="enum_USIC0__CH0__DX0CR__CM_8h_1abfa3983f7ff73bd6c510238fa65e8ecb.html#_CPPv4N7XMC470018USIC0_CH0_DX0CR_CME" title="XMC4700::USIC0_CH0_DX0CR_CM"><span class="n"><span class="pre">USIC0_CH0_DX0CR_CM</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">CM</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">SFSEL</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">DPOL</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">DSEN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">DFEN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">INSW</span></span>, <a class="reference internal" href="enum_USIC0__CH0__DX0CR__DSEL_8h_1add09d75e7d078dee24c11f78e9e11618.html#_CPPv4N7XMC470020USIC0_CH0_DX0CR_DSELE" title="XMC4700::USIC0_CH0_DX0CR_DSEL"><span class="n"><span class="pre">USIC0_CH0_DX0CR_DSEL</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">DSEL</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch09get_DX0CRERbR18USIC0_CH0_DX0CR_CMRbRbRbRbRbR20USIC0_CH0_DX0CR_DSEL" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get all of DX0CR’s bit fields.</p>
<p>(read-write) Input Control Register 0 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch09set_DX0CRE18USIC0_CH0_DX0CR_CMbbbbb20USIC0_CH0_DX0CR_DSEL">
<span id="_CPPv3NV7XMC47009usic0_ch09set_DX0CRE18USIC0_CH0_DX0CR_CMbbbbb20USIC0_CH0_DX0CR_DSEL"></span><span id="_CPPv2NV7XMC47009usic0_ch09set_DX0CRE18USIC0_CH0_DX0CR_CMbbbbb20USIC0_CH0_DX0CR_DSEL"></span><span id="XMC4700::usic0_ch0::set_DX0CR__USIC0_CH0_DX0CR_CM.b.b.b.b.b.USIC0_CH0_DX0CR_DSELV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a5b85fa02b555d8716f0eaa51703ff957"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DX0CR</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_USIC0__CH0__DX0CR__CM_8h_1abfa3983f7ff73bd6c510238fa65e8ecb.html#_CPPv4N7XMC470018USIC0_CH0_DX0CR_CME" title="XMC4700::USIC0_CH0_DX0CR_CM"><span class="n"><span class="pre">USIC0_CH0_DX0CR_CM</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">CM</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">SFSEL</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">DPOL</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">DSEN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">DFEN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">INSW</span></span>, <a class="reference internal" href="enum_USIC0__CH0__DX0CR__DSEL_8h_1add09d75e7d078dee24c11f78e9e11618.html#_CPPv4N7XMC470020USIC0_CH0_DX0CR_DSELE" title="XMC4700::USIC0_CH0_DX0CR_DSEL"><span class="n"><span class="pre">USIC0_CH0_DX0CR_DSEL</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">DSEL</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch09set_DX0CRE18USIC0_CH0_DX0CR_CMbbbbb20USIC0_CH0_DX0CR_DSEL" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set all of DX0CR’s bit fields.</p>
<p>(read-write) Input Control Register 0 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch013get_DX1CR_DXSEv">
<span id="_CPPv3NV7XMC47009usic0_ch013get_DX1CR_DXSEv"></span><span id="_CPPv2NV7XMC47009usic0_ch013get_DX1CR_DXSEv"></span><span id="XMC4700::usic0_ch0::get_DX1CR_DXSV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ae55be5939f0b274c35ac74e2e062fc92"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DX1CR_DXS</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch013get_DX1CR_DXSEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get DX1CR’s DXS bit.</p>
<p>Synchronized Data Value </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch012get_DX1CR_CMEv">
<span id="_CPPv3NV7XMC47009usic0_ch012get_DX1CR_CMEv"></span><span id="_CPPv2NV7XMC47009usic0_ch012get_DX1CR_CMEv"></span><span id="XMC4700::usic0_ch0::get_DX1CR_CMV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a1bcfdd84e4a7efd883eb74b7370b42ad"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_USIC0__CH0__DX1CR__CM_8h_1aaa71346addfa565bf3d376b00254a3e8.html#_CPPv4N7XMC470018USIC0_CH0_DX1CR_CME" title="XMC4700::USIC0_CH0_DX1CR_CM"><span class="n"><span class="pre">USIC0_CH0_DX1CR_CM</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DX1CR_CM</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch012get_DX1CR_CMEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get DX1CR’s CM field.</p>
<p>Combination Mode </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch012set_DX1CR_CME18USIC0_CH0_DX1CR_CM">
<span id="_CPPv3NV7XMC47009usic0_ch012set_DX1CR_CME18USIC0_CH0_DX1CR_CM"></span><span id="_CPPv2NV7XMC47009usic0_ch012set_DX1CR_CME18USIC0_CH0_DX1CR_CM"></span><span id="XMC4700::usic0_ch0::set_DX1CR_CM__USIC0_CH0_DX1CR_CMV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a548d9627c5ba05793eb3ad8cdf7264c3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DX1CR_CM</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_USIC0__CH0__DX1CR__CM_8h_1aaa71346addfa565bf3d376b00254a3e8.html#_CPPv4N7XMC470018USIC0_CH0_DX1CR_CME" title="XMC4700::USIC0_CH0_DX1CR_CM"><span class="n"><span class="pre">USIC0_CH0_DX1CR_CM</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch012set_DX1CR_CME18USIC0_CH0_DX1CR_CM" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set DX1CR’s CM field.</p>
<p>Combination Mode </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015get_DX1CR_SFSELEv">
<span id="_CPPv3NV7XMC47009usic0_ch015get_DX1CR_SFSELEv"></span><span id="_CPPv2NV7XMC47009usic0_ch015get_DX1CR_SFSELEv"></span><span id="XMC4700::usic0_ch0::get_DX1CR_SFSELV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a3b6f343dc03a99e78e7893cec302ec74"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DX1CR_SFSEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015get_DX1CR_SFSELEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get DX1CR’s SFSEL bit.</p>
<p>Sampling Frequency Selection </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015set_DX1CR_SFSELEv">
<span id="_CPPv3NV7XMC47009usic0_ch015set_DX1CR_SFSELEv"></span><span id="_CPPv2NV7XMC47009usic0_ch015set_DX1CR_SFSELEv"></span><span id="XMC4700::usic0_ch0::set_DX1CR_SFSELV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a3bb58cf3ffe8bd2865f807995891e2d2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DX1CR_SFSEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015set_DX1CR_SFSELEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set DX1CR’s SFSEL bit.</p>
<p>Sampling Frequency Selection </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch017clear_DX1CR_SFSELEv">
<span id="_CPPv3NV7XMC47009usic0_ch017clear_DX1CR_SFSELEv"></span><span id="_CPPv2NV7XMC47009usic0_ch017clear_DX1CR_SFSELEv"></span><span id="XMC4700::usic0_ch0::clear_DX1CR_SFSELV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a6cdbe567d58e1201846b16e1e1b897af"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_DX1CR_SFSEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch017clear_DX1CR_SFSELEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear DX1CR’s SFSEL bit.</p>
<p>Sampling Frequency Selection </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch018toggle_DX1CR_SFSELEv">
<span id="_CPPv3NV7XMC47009usic0_ch018toggle_DX1CR_SFSELEv"></span><span id="_CPPv2NV7XMC47009usic0_ch018toggle_DX1CR_SFSELEv"></span><span id="XMC4700::usic0_ch0::toggle_DX1CR_SFSELV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a03fa7bd6af4b4ab930174ef977b5a6fe"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_DX1CR_SFSEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch018toggle_DX1CR_SFSELEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle DX1CR’s SFSEL bit.</p>
<p>Sampling Frequency Selection </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014get_DX1CR_DPOLEv">
<span id="_CPPv3NV7XMC47009usic0_ch014get_DX1CR_DPOLEv"></span><span id="_CPPv2NV7XMC47009usic0_ch014get_DX1CR_DPOLEv"></span><span id="XMC4700::usic0_ch0::get_DX1CR_DPOLV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a885cb191680576a5e5757373b605fa7c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DX1CR_DPOL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014get_DX1CR_DPOLEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get DX1CR’s DPOL bit.</p>
<p>Data Polarity for DXn </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014set_DX1CR_DPOLEv">
<span id="_CPPv3NV7XMC47009usic0_ch014set_DX1CR_DPOLEv"></span><span id="_CPPv2NV7XMC47009usic0_ch014set_DX1CR_DPOLEv"></span><span id="XMC4700::usic0_ch0::set_DX1CR_DPOLV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ae6ddc992ebf697066b1edf6a7d45e346"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DX1CR_DPOL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014set_DX1CR_DPOLEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set DX1CR’s DPOL bit.</p>
<p>Data Polarity for DXn </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch016clear_DX1CR_DPOLEv">
<span id="_CPPv3NV7XMC47009usic0_ch016clear_DX1CR_DPOLEv"></span><span id="_CPPv2NV7XMC47009usic0_ch016clear_DX1CR_DPOLEv"></span><span id="XMC4700::usic0_ch0::clear_DX1CR_DPOLV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a4bf1c87016468d00e70ca3a53b0f1029"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_DX1CR_DPOL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch016clear_DX1CR_DPOLEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear DX1CR’s DPOL bit.</p>
<p>Data Polarity for DXn </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch017toggle_DX1CR_DPOLEv">
<span id="_CPPv3NV7XMC47009usic0_ch017toggle_DX1CR_DPOLEv"></span><span id="_CPPv2NV7XMC47009usic0_ch017toggle_DX1CR_DPOLEv"></span><span id="XMC4700::usic0_ch0::toggle_DX1CR_DPOLV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a6ed125eca5ae5bceec4911d7ffffc315"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_DX1CR_DPOL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch017toggle_DX1CR_DPOLEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle DX1CR’s DPOL bit.</p>
<p>Data Polarity for DXn </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014get_DX1CR_DSENEv">
<span id="_CPPv3NV7XMC47009usic0_ch014get_DX1CR_DSENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch014get_DX1CR_DSENEv"></span><span id="XMC4700::usic0_ch0::get_DX1CR_DSENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ae44a2a91048d89e8198fe7b4addf9df0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DX1CR_DSEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014get_DX1CR_DSENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get DX1CR’s DSEN bit.</p>
<p>Data Synchronization Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014set_DX1CR_DSENEv">
<span id="_CPPv3NV7XMC47009usic0_ch014set_DX1CR_DSENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch014set_DX1CR_DSENEv"></span><span id="XMC4700::usic0_ch0::set_DX1CR_DSENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a286cd319464a9109e10a3d33b2a8c7f7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DX1CR_DSEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014set_DX1CR_DSENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set DX1CR’s DSEN bit.</p>
<p>Data Synchronization Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch016clear_DX1CR_DSENEv">
<span id="_CPPv3NV7XMC47009usic0_ch016clear_DX1CR_DSENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch016clear_DX1CR_DSENEv"></span><span id="XMC4700::usic0_ch0::clear_DX1CR_DSENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a3bd8f956c37151d0848c6051abdb57c5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_DX1CR_DSEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch016clear_DX1CR_DSENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear DX1CR’s DSEN bit.</p>
<p>Data Synchronization Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch017toggle_DX1CR_DSENEv">
<span id="_CPPv3NV7XMC47009usic0_ch017toggle_DX1CR_DSENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch017toggle_DX1CR_DSENEv"></span><span id="XMC4700::usic0_ch0::toggle_DX1CR_DSENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a20bad717580ee9eaaeff90ea11cb07fc"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_DX1CR_DSEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch017toggle_DX1CR_DSENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle DX1CR’s DSEN bit.</p>
<p>Data Synchronization Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014get_DX1CR_DFENEv">
<span id="_CPPv3NV7XMC47009usic0_ch014get_DX1CR_DFENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch014get_DX1CR_DFENEv"></span><span id="XMC4700::usic0_ch0::get_DX1CR_DFENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1aa398b519bb51290f4a7796ac879438a9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DX1CR_DFEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014get_DX1CR_DFENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get DX1CR’s DFEN bit.</p>
<p>Digital Filter Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014set_DX1CR_DFENEv">
<span id="_CPPv3NV7XMC47009usic0_ch014set_DX1CR_DFENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch014set_DX1CR_DFENEv"></span><span id="XMC4700::usic0_ch0::set_DX1CR_DFENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a6060295617338db371a1f3ccf77081d5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DX1CR_DFEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014set_DX1CR_DFENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set DX1CR’s DFEN bit.</p>
<p>Digital Filter Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch016clear_DX1CR_DFENEv">
<span id="_CPPv3NV7XMC47009usic0_ch016clear_DX1CR_DFENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch016clear_DX1CR_DFENEv"></span><span id="XMC4700::usic0_ch0::clear_DX1CR_DFENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ad1a9bf11fc595c3be97d3360d9a36736"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_DX1CR_DFEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch016clear_DX1CR_DFENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear DX1CR’s DFEN bit.</p>
<p>Digital Filter Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch017toggle_DX1CR_DFENEv">
<span id="_CPPv3NV7XMC47009usic0_ch017toggle_DX1CR_DFENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch017toggle_DX1CR_DFENEv"></span><span id="XMC4700::usic0_ch0::toggle_DX1CR_DFENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a2ae3a1f9d7d827d9df8a7ebb98a09d95"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_DX1CR_DFEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch017toggle_DX1CR_DFENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle DX1CR’s DFEN bit.</p>
<p>Digital Filter Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014get_DX1CR_INSWEv">
<span id="_CPPv3NV7XMC47009usic0_ch014get_DX1CR_INSWEv"></span><span id="_CPPv2NV7XMC47009usic0_ch014get_DX1CR_INSWEv"></span><span id="XMC4700::usic0_ch0::get_DX1CR_INSWV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a92bc5bf3ecb5158c8b0bd8086cbbfa6c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DX1CR_INSW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014get_DX1CR_INSWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get DX1CR’s INSW bit.</p>
<p>Input Switch </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014set_DX1CR_INSWEv">
<span id="_CPPv3NV7XMC47009usic0_ch014set_DX1CR_INSWEv"></span><span id="_CPPv2NV7XMC47009usic0_ch014set_DX1CR_INSWEv"></span><span id="XMC4700::usic0_ch0::set_DX1CR_INSWV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1aa571fc079cada4032d89478425e298b9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DX1CR_INSW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014set_DX1CR_INSWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set DX1CR’s INSW bit.</p>
<p>Input Switch </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch016clear_DX1CR_INSWEv">
<span id="_CPPv3NV7XMC47009usic0_ch016clear_DX1CR_INSWEv"></span><span id="_CPPv2NV7XMC47009usic0_ch016clear_DX1CR_INSWEv"></span><span id="XMC4700::usic0_ch0::clear_DX1CR_INSWV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a6281cca9bf788e078a585ec4f2b5e924"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_DX1CR_INSW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch016clear_DX1CR_INSWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear DX1CR’s INSW bit.</p>
<p>Input Switch </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch017toggle_DX1CR_INSWEv">
<span id="_CPPv3NV7XMC47009usic0_ch017toggle_DX1CR_INSWEv"></span><span id="_CPPv2NV7XMC47009usic0_ch017toggle_DX1CR_INSWEv"></span><span id="XMC4700::usic0_ch0::toggle_DX1CR_INSWV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a244eb1b3516e3ac08ebfd6af9b790722"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_DX1CR_INSW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch017toggle_DX1CR_INSWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle DX1CR’s INSW bit.</p>
<p>Input Switch </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014get_DX1CR_DCENEv">
<span id="_CPPv3NV7XMC47009usic0_ch014get_DX1CR_DCENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch014get_DX1CR_DCENEv"></span><span id="XMC4700::usic0_ch0::get_DX1CR_DCENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a057dd6ec1254f1939647791f2c3e3c86"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DX1CR_DCEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014get_DX1CR_DCENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get DX1CR’s DCEN bit.</p>
<p>Delay Compensation Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014set_DX1CR_DCENEv">
<span id="_CPPv3NV7XMC47009usic0_ch014set_DX1CR_DCENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch014set_DX1CR_DCENEv"></span><span id="XMC4700::usic0_ch0::set_DX1CR_DCENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a7ef445a4e766ef16fd64353df48219a6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DX1CR_DCEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014set_DX1CR_DCENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set DX1CR’s DCEN bit.</p>
<p>Delay Compensation Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch016clear_DX1CR_DCENEv">
<span id="_CPPv3NV7XMC47009usic0_ch016clear_DX1CR_DCENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch016clear_DX1CR_DCENEv"></span><span id="XMC4700::usic0_ch0::clear_DX1CR_DCENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a2623c1e2dd7e43a9383242b384956b33"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_DX1CR_DCEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch016clear_DX1CR_DCENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear DX1CR’s DCEN bit.</p>
<p>Delay Compensation Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch017toggle_DX1CR_DCENEv">
<span id="_CPPv3NV7XMC47009usic0_ch017toggle_DX1CR_DCENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch017toggle_DX1CR_DCENEv"></span><span id="XMC4700::usic0_ch0::toggle_DX1CR_DCENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a05e24a539f79c1902b0565c1d8094164"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_DX1CR_DCEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch017toggle_DX1CR_DCENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle DX1CR’s DCEN bit.</p>
<p>Delay Compensation Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014get_DX1CR_DSELEv">
<span id="_CPPv3NV7XMC47009usic0_ch014get_DX1CR_DSELEv"></span><span id="_CPPv2NV7XMC47009usic0_ch014get_DX1CR_DSELEv"></span><span id="XMC4700::usic0_ch0::get_DX1CR_DSELV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a4fb28c5a4317ad0295ad7121f6a4c9b3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_USIC0__CH0__DX1CR__DSEL_8h_1a3c13207110b202d8953e98093b2e80cc.html#_CPPv4N7XMC470020USIC0_CH0_DX1CR_DSELE" title="XMC4700::USIC0_CH0_DX1CR_DSEL"><span class="n"><span class="pre">USIC0_CH0_DX1CR_DSEL</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DX1CR_DSEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014get_DX1CR_DSELEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get DX1CR’s DSEL field.</p>
<p>Data Selection for Input Signal </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014set_DX1CR_DSELE20USIC0_CH0_DX1CR_DSEL">
<span id="_CPPv3NV7XMC47009usic0_ch014set_DX1CR_DSELE20USIC0_CH0_DX1CR_DSEL"></span><span id="_CPPv2NV7XMC47009usic0_ch014set_DX1CR_DSELE20USIC0_CH0_DX1CR_DSEL"></span><span id="XMC4700::usic0_ch0::set_DX1CR_DSEL__USIC0_CH0_DX1CR_DSELV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ab66110d4415f480b05a81d4ed64e4a0a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DX1CR_DSEL</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_USIC0__CH0__DX1CR__DSEL_8h_1a3c13207110b202d8953e98093b2e80cc.html#_CPPv4N7XMC470020USIC0_CH0_DX1CR_DSELE" title="XMC4700::USIC0_CH0_DX1CR_DSEL"><span class="n"><span class="pre">USIC0_CH0_DX1CR_DSEL</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014set_DX1CR_DSELE20USIC0_CH0_DX1CR_DSEL" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set DX1CR’s DSEL field.</p>
<p>Data Selection for Input Signal </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch09get_DX1CRERbR18USIC0_CH0_DX1CR_CMRbRbRbRbRbRbR20USIC0_CH0_DX1CR_DSEL">
<span id="_CPPv3NV7XMC47009usic0_ch09get_DX1CRERbR18USIC0_CH0_DX1CR_CMRbRbRbRbRbRbR20USIC0_CH0_DX1CR_DSEL"></span><span id="_CPPv2NV7XMC47009usic0_ch09get_DX1CRERbR18USIC0_CH0_DX1CR_CMRbRbRbRbRbRbR20USIC0_CH0_DX1CR_DSEL"></span><span id="XMC4700::usic0_ch0::get_DX1CR__bR.USIC0_CH0_DX1CR_CMR.bR.bR.bR.bR.bR.bR.USIC0_CH0_DX1CR_DSELRV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a545cd5d43f57b6040d7e93cb5bd075f6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DX1CR</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">DXS</span></span>, <a class="reference internal" href="enum_USIC0__CH0__DX1CR__CM_8h_1aaa71346addfa565bf3d376b00254a3e8.html#_CPPv4N7XMC470018USIC0_CH0_DX1CR_CME" title="XMC4700::USIC0_CH0_DX1CR_CM"><span class="n"><span class="pre">USIC0_CH0_DX1CR_CM</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">CM</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">SFSEL</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">DPOL</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">DSEN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">DFEN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">INSW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">DCEN</span></span>, <a class="reference internal" href="enum_USIC0__CH0__DX1CR__DSEL_8h_1a3c13207110b202d8953e98093b2e80cc.html#_CPPv4N7XMC470020USIC0_CH0_DX1CR_DSELE" title="XMC4700::USIC0_CH0_DX1CR_DSEL"><span class="n"><span class="pre">USIC0_CH0_DX1CR_DSEL</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">DSEL</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch09get_DX1CRERbR18USIC0_CH0_DX1CR_CMRbRbRbRbRbRbR20USIC0_CH0_DX1CR_DSEL" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get all of DX1CR’s bit fields.</p>
<p>(read-write) Input Control Register 1 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch09set_DX1CRE18USIC0_CH0_DX1CR_CMbbbbbb20USIC0_CH0_DX1CR_DSEL">
<span id="_CPPv3NV7XMC47009usic0_ch09set_DX1CRE18USIC0_CH0_DX1CR_CMbbbbbb20USIC0_CH0_DX1CR_DSEL"></span><span id="_CPPv2NV7XMC47009usic0_ch09set_DX1CRE18USIC0_CH0_DX1CR_CMbbbbbb20USIC0_CH0_DX1CR_DSEL"></span><span id="XMC4700::usic0_ch0::set_DX1CR__USIC0_CH0_DX1CR_CM.b.b.b.b.b.b.USIC0_CH0_DX1CR_DSELV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a2034d9d73c5d857c1eda1a234baf4fee"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DX1CR</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_USIC0__CH0__DX1CR__CM_8h_1aaa71346addfa565bf3d376b00254a3e8.html#_CPPv4N7XMC470018USIC0_CH0_DX1CR_CME" title="XMC4700::USIC0_CH0_DX1CR_CM"><span class="n"><span class="pre">USIC0_CH0_DX1CR_CM</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">CM</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">SFSEL</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">DPOL</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">DSEN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">DFEN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">INSW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">DCEN</span></span>, <a class="reference internal" href="enum_USIC0__CH0__DX1CR__DSEL_8h_1a3c13207110b202d8953e98093b2e80cc.html#_CPPv4N7XMC470020USIC0_CH0_DX1CR_DSELE" title="XMC4700::USIC0_CH0_DX1CR_DSEL"><span class="n"><span class="pre">USIC0_CH0_DX1CR_DSEL</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">DSEL</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch09set_DX1CRE18USIC0_CH0_DX1CR_CMbbbbbb20USIC0_CH0_DX1CR_DSEL" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set all of DX1CR’s bit fields.</p>
<p>(read-write) Input Control Register 1 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch013get_DX2CR_DXSEv">
<span id="_CPPv3NV7XMC47009usic0_ch013get_DX2CR_DXSEv"></span><span id="_CPPv2NV7XMC47009usic0_ch013get_DX2CR_DXSEv"></span><span id="XMC4700::usic0_ch0::get_DX2CR_DXSV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ae9e9b17f68bafb6f334898162567744a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DX2CR_DXS</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch013get_DX2CR_DXSEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get DX2CR’s DXS bit.</p>
<p>Synchronized Data Value </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch012get_DX2CR_CMEv">
<span id="_CPPv3NV7XMC47009usic0_ch012get_DX2CR_CMEv"></span><span id="_CPPv2NV7XMC47009usic0_ch012get_DX2CR_CMEv"></span><span id="XMC4700::usic0_ch0::get_DX2CR_CMV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ad25220d82611c7eedd69158a5bbd1c15"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_USIC0__CH0__DX0CR__CM_8h_1abfa3983f7ff73bd6c510238fa65e8ecb.html#_CPPv4N7XMC470018USIC0_CH0_DX0CR_CME" title="XMC4700::USIC0_CH0_DX0CR_CM"><span class="n"><span class="pre">USIC0_CH0_DX0CR_CM</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DX2CR_CM</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch012get_DX2CR_CMEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get DX2CR’s CM field.</p>
<p>Combination Mode </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch012set_DX2CR_CME18USIC0_CH0_DX0CR_CM">
<span id="_CPPv3NV7XMC47009usic0_ch012set_DX2CR_CME18USIC0_CH0_DX0CR_CM"></span><span id="_CPPv2NV7XMC47009usic0_ch012set_DX2CR_CME18USIC0_CH0_DX0CR_CM"></span><span id="XMC4700::usic0_ch0::set_DX2CR_CM__USIC0_CH0_DX0CR_CMV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a12ee509de895f6ed856f86f484c84839"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DX2CR_CM</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_USIC0__CH0__DX0CR__CM_8h_1abfa3983f7ff73bd6c510238fa65e8ecb.html#_CPPv4N7XMC470018USIC0_CH0_DX0CR_CME" title="XMC4700::USIC0_CH0_DX0CR_CM"><span class="n"><span class="pre">USIC0_CH0_DX0CR_CM</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch012set_DX2CR_CME18USIC0_CH0_DX0CR_CM" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set DX2CR’s CM field.</p>
<p>Combination Mode </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015get_DX2CR_SFSELEv">
<span id="_CPPv3NV7XMC47009usic0_ch015get_DX2CR_SFSELEv"></span><span id="_CPPv2NV7XMC47009usic0_ch015get_DX2CR_SFSELEv"></span><span id="XMC4700::usic0_ch0::get_DX2CR_SFSELV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a366fe4191feda61c9d7016e3bd505724"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DX2CR_SFSEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015get_DX2CR_SFSELEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get DX2CR’s SFSEL bit.</p>
<p>Sampling Frequency Selection </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015set_DX2CR_SFSELEv">
<span id="_CPPv3NV7XMC47009usic0_ch015set_DX2CR_SFSELEv"></span><span id="_CPPv2NV7XMC47009usic0_ch015set_DX2CR_SFSELEv"></span><span id="XMC4700::usic0_ch0::set_DX2CR_SFSELV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1acfab430d691e7aa594a51da052116668"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DX2CR_SFSEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015set_DX2CR_SFSELEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set DX2CR’s SFSEL bit.</p>
<p>Sampling Frequency Selection </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch017clear_DX2CR_SFSELEv">
<span id="_CPPv3NV7XMC47009usic0_ch017clear_DX2CR_SFSELEv"></span><span id="_CPPv2NV7XMC47009usic0_ch017clear_DX2CR_SFSELEv"></span><span id="XMC4700::usic0_ch0::clear_DX2CR_SFSELV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a9dc2c41d3ea36489eabfa09f947c66b2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_DX2CR_SFSEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch017clear_DX2CR_SFSELEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear DX2CR’s SFSEL bit.</p>
<p>Sampling Frequency Selection </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch018toggle_DX2CR_SFSELEv">
<span id="_CPPv3NV7XMC47009usic0_ch018toggle_DX2CR_SFSELEv"></span><span id="_CPPv2NV7XMC47009usic0_ch018toggle_DX2CR_SFSELEv"></span><span id="XMC4700::usic0_ch0::toggle_DX2CR_SFSELV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ac14261e6703dec36988caf0d3b04cff7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_DX2CR_SFSEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch018toggle_DX2CR_SFSELEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle DX2CR’s SFSEL bit.</p>
<p>Sampling Frequency Selection </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014get_DX2CR_DPOLEv">
<span id="_CPPv3NV7XMC47009usic0_ch014get_DX2CR_DPOLEv"></span><span id="_CPPv2NV7XMC47009usic0_ch014get_DX2CR_DPOLEv"></span><span id="XMC4700::usic0_ch0::get_DX2CR_DPOLV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a7277f4656c15f3642e82a03fd80c6f24"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DX2CR_DPOL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014get_DX2CR_DPOLEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get DX2CR’s DPOL bit.</p>
<p>Data Polarity for DXn </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014set_DX2CR_DPOLEv">
<span id="_CPPv3NV7XMC47009usic0_ch014set_DX2CR_DPOLEv"></span><span id="_CPPv2NV7XMC47009usic0_ch014set_DX2CR_DPOLEv"></span><span id="XMC4700::usic0_ch0::set_DX2CR_DPOLV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a21450e6d502bb62c4b04f6cd1fb3d12e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DX2CR_DPOL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014set_DX2CR_DPOLEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set DX2CR’s DPOL bit.</p>
<p>Data Polarity for DXn </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch016clear_DX2CR_DPOLEv">
<span id="_CPPv3NV7XMC47009usic0_ch016clear_DX2CR_DPOLEv"></span><span id="_CPPv2NV7XMC47009usic0_ch016clear_DX2CR_DPOLEv"></span><span id="XMC4700::usic0_ch0::clear_DX2CR_DPOLV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a39a5679a9ca87f93b5a7877eefd24bd4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_DX2CR_DPOL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch016clear_DX2CR_DPOLEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear DX2CR’s DPOL bit.</p>
<p>Data Polarity for DXn </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch017toggle_DX2CR_DPOLEv">
<span id="_CPPv3NV7XMC47009usic0_ch017toggle_DX2CR_DPOLEv"></span><span id="_CPPv2NV7XMC47009usic0_ch017toggle_DX2CR_DPOLEv"></span><span id="XMC4700::usic0_ch0::toggle_DX2CR_DPOLV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a8bc61dbbde60a37e68f9e7b336104dd7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_DX2CR_DPOL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch017toggle_DX2CR_DPOLEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle DX2CR’s DPOL bit.</p>
<p>Data Polarity for DXn </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014get_DX2CR_DSENEv">
<span id="_CPPv3NV7XMC47009usic0_ch014get_DX2CR_DSENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch014get_DX2CR_DSENEv"></span><span id="XMC4700::usic0_ch0::get_DX2CR_DSENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a20851b9ef937c76a08cf8bbde89c7916"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DX2CR_DSEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014get_DX2CR_DSENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get DX2CR’s DSEN bit.</p>
<p>Data Synchronization Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014set_DX2CR_DSENEv">
<span id="_CPPv3NV7XMC47009usic0_ch014set_DX2CR_DSENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch014set_DX2CR_DSENEv"></span><span id="XMC4700::usic0_ch0::set_DX2CR_DSENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a3e2c847553794749c26641f09dd32276"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DX2CR_DSEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014set_DX2CR_DSENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set DX2CR’s DSEN bit.</p>
<p>Data Synchronization Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch016clear_DX2CR_DSENEv">
<span id="_CPPv3NV7XMC47009usic0_ch016clear_DX2CR_DSENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch016clear_DX2CR_DSENEv"></span><span id="XMC4700::usic0_ch0::clear_DX2CR_DSENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1af394a685de038a3bd52edbf983ebd4a6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_DX2CR_DSEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch016clear_DX2CR_DSENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear DX2CR’s DSEN bit.</p>
<p>Data Synchronization Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch017toggle_DX2CR_DSENEv">
<span id="_CPPv3NV7XMC47009usic0_ch017toggle_DX2CR_DSENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch017toggle_DX2CR_DSENEv"></span><span id="XMC4700::usic0_ch0::toggle_DX2CR_DSENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a41f1b5f987f4e03bf31f37c57ca64c17"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_DX2CR_DSEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch017toggle_DX2CR_DSENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle DX2CR’s DSEN bit.</p>
<p>Data Synchronization Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014get_DX2CR_DFENEv">
<span id="_CPPv3NV7XMC47009usic0_ch014get_DX2CR_DFENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch014get_DX2CR_DFENEv"></span><span id="XMC4700::usic0_ch0::get_DX2CR_DFENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a33a8691e365a0462680a0f78c0ff5cbf"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DX2CR_DFEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014get_DX2CR_DFENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get DX2CR’s DFEN bit.</p>
<p>Digital Filter Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014set_DX2CR_DFENEv">
<span id="_CPPv3NV7XMC47009usic0_ch014set_DX2CR_DFENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch014set_DX2CR_DFENEv"></span><span id="XMC4700::usic0_ch0::set_DX2CR_DFENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ab9644c8900229e9aaef39d7fb3fa42fa"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DX2CR_DFEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014set_DX2CR_DFENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set DX2CR’s DFEN bit.</p>
<p>Digital Filter Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch016clear_DX2CR_DFENEv">
<span id="_CPPv3NV7XMC47009usic0_ch016clear_DX2CR_DFENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch016clear_DX2CR_DFENEv"></span><span id="XMC4700::usic0_ch0::clear_DX2CR_DFENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a373ac49c601ebd1ad2d0875ec10ea06d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_DX2CR_DFEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch016clear_DX2CR_DFENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear DX2CR’s DFEN bit.</p>
<p>Digital Filter Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch017toggle_DX2CR_DFENEv">
<span id="_CPPv3NV7XMC47009usic0_ch017toggle_DX2CR_DFENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch017toggle_DX2CR_DFENEv"></span><span id="XMC4700::usic0_ch0::toggle_DX2CR_DFENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a15f7e213dcdfad4a935478ba60bce809"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_DX2CR_DFEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch017toggle_DX2CR_DFENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle DX2CR’s DFEN bit.</p>
<p>Digital Filter Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014get_DX2CR_INSWEv">
<span id="_CPPv3NV7XMC47009usic0_ch014get_DX2CR_INSWEv"></span><span id="_CPPv2NV7XMC47009usic0_ch014get_DX2CR_INSWEv"></span><span id="XMC4700::usic0_ch0::get_DX2CR_INSWV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a18041e0e9163db0733fca057057a5035"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DX2CR_INSW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014get_DX2CR_INSWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get DX2CR’s INSW bit.</p>
<p>Input Switch </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014set_DX2CR_INSWEv">
<span id="_CPPv3NV7XMC47009usic0_ch014set_DX2CR_INSWEv"></span><span id="_CPPv2NV7XMC47009usic0_ch014set_DX2CR_INSWEv"></span><span id="XMC4700::usic0_ch0::set_DX2CR_INSWV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a95c60a0b50159f0be64f7d48e5f380f9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DX2CR_INSW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014set_DX2CR_INSWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set DX2CR’s INSW bit.</p>
<p>Input Switch </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch016clear_DX2CR_INSWEv">
<span id="_CPPv3NV7XMC47009usic0_ch016clear_DX2CR_INSWEv"></span><span id="_CPPv2NV7XMC47009usic0_ch016clear_DX2CR_INSWEv"></span><span id="XMC4700::usic0_ch0::clear_DX2CR_INSWV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ab1c78d7806c1d63695746e396a816b4b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_DX2CR_INSW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch016clear_DX2CR_INSWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear DX2CR’s INSW bit.</p>
<p>Input Switch </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch017toggle_DX2CR_INSWEv">
<span id="_CPPv3NV7XMC47009usic0_ch017toggle_DX2CR_INSWEv"></span><span id="_CPPv2NV7XMC47009usic0_ch017toggle_DX2CR_INSWEv"></span><span id="XMC4700::usic0_ch0::toggle_DX2CR_INSWV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a7925ffd386f9e72cf4260592aeb0fa72"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_DX2CR_INSW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch017toggle_DX2CR_INSWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle DX2CR’s INSW bit.</p>
<p>Input Switch </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014get_DX2CR_DSELEv">
<span id="_CPPv3NV7XMC47009usic0_ch014get_DX2CR_DSELEv"></span><span id="_CPPv2NV7XMC47009usic0_ch014get_DX2CR_DSELEv"></span><span id="XMC4700::usic0_ch0::get_DX2CR_DSELV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1aec8eec02ebf53266f7d96f86dc6af30d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_USIC0__CH0__DX0CR__DSEL_8h_1add09d75e7d078dee24c11f78e9e11618.html#_CPPv4N7XMC470020USIC0_CH0_DX0CR_DSELE" title="XMC4700::USIC0_CH0_DX0CR_DSEL"><span class="n"><span class="pre">USIC0_CH0_DX0CR_DSEL</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DX2CR_DSEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014get_DX2CR_DSELEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get DX2CR’s DSEL field.</p>
<p>Data Selection for Input Signal </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014set_DX2CR_DSELE20USIC0_CH0_DX0CR_DSEL">
<span id="_CPPv3NV7XMC47009usic0_ch014set_DX2CR_DSELE20USIC0_CH0_DX0CR_DSEL"></span><span id="_CPPv2NV7XMC47009usic0_ch014set_DX2CR_DSELE20USIC0_CH0_DX0CR_DSEL"></span><span id="XMC4700::usic0_ch0::set_DX2CR_DSEL__USIC0_CH0_DX0CR_DSELV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a4196b6d7069e0e96ed421b368884c04d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DX2CR_DSEL</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_USIC0__CH0__DX0CR__DSEL_8h_1add09d75e7d078dee24c11f78e9e11618.html#_CPPv4N7XMC470020USIC0_CH0_DX0CR_DSELE" title="XMC4700::USIC0_CH0_DX0CR_DSEL"><span class="n"><span class="pre">USIC0_CH0_DX0CR_DSEL</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014set_DX2CR_DSELE20USIC0_CH0_DX0CR_DSEL" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set DX2CR’s DSEL field.</p>
<p>Data Selection for Input Signal </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch09get_DX2CRERbR18USIC0_CH0_DX0CR_CMRbRbRbRbRbR20USIC0_CH0_DX0CR_DSEL">
<span id="_CPPv3NV7XMC47009usic0_ch09get_DX2CRERbR18USIC0_CH0_DX0CR_CMRbRbRbRbRbR20USIC0_CH0_DX0CR_DSEL"></span><span id="_CPPv2NV7XMC47009usic0_ch09get_DX2CRERbR18USIC0_CH0_DX0CR_CMRbRbRbRbRbR20USIC0_CH0_DX0CR_DSEL"></span><span id="XMC4700::usic0_ch0::get_DX2CR__bR.USIC0_CH0_DX0CR_CMR.bR.bR.bR.bR.bR.USIC0_CH0_DX0CR_DSELRV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a2bc42e4b600189feb3c5382a67d85707"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DX2CR</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">DXS</span></span>, <a class="reference internal" href="enum_USIC0__CH0__DX0CR__CM_8h_1abfa3983f7ff73bd6c510238fa65e8ecb.html#_CPPv4N7XMC470018USIC0_CH0_DX0CR_CME" title="XMC4700::USIC0_CH0_DX0CR_CM"><span class="n"><span class="pre">USIC0_CH0_DX0CR_CM</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">CM</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">SFSEL</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">DPOL</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">DSEN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">DFEN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">INSW</span></span>, <a class="reference internal" href="enum_USIC0__CH0__DX0CR__DSEL_8h_1add09d75e7d078dee24c11f78e9e11618.html#_CPPv4N7XMC470020USIC0_CH0_DX0CR_DSELE" title="XMC4700::USIC0_CH0_DX0CR_DSEL"><span class="n"><span class="pre">USIC0_CH0_DX0CR_DSEL</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">DSEL</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch09get_DX2CRERbR18USIC0_CH0_DX0CR_CMRbRbRbRbRbR20USIC0_CH0_DX0CR_DSEL" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get all of DX2CR’s bit fields.</p>
<p>(read-write) Input Control Register 2 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch09set_DX2CRE18USIC0_CH0_DX0CR_CMbbbbb20USIC0_CH0_DX0CR_DSEL">
<span id="_CPPv3NV7XMC47009usic0_ch09set_DX2CRE18USIC0_CH0_DX0CR_CMbbbbb20USIC0_CH0_DX0CR_DSEL"></span><span id="_CPPv2NV7XMC47009usic0_ch09set_DX2CRE18USIC0_CH0_DX0CR_CMbbbbb20USIC0_CH0_DX0CR_DSEL"></span><span id="XMC4700::usic0_ch0::set_DX2CR__USIC0_CH0_DX0CR_CM.b.b.b.b.b.USIC0_CH0_DX0CR_DSELV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a39936515fc5a7892b5de12c38cc293ec"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DX2CR</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_USIC0__CH0__DX0CR__CM_8h_1abfa3983f7ff73bd6c510238fa65e8ecb.html#_CPPv4N7XMC470018USIC0_CH0_DX0CR_CME" title="XMC4700::USIC0_CH0_DX0CR_CM"><span class="n"><span class="pre">USIC0_CH0_DX0CR_CM</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">CM</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">SFSEL</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">DPOL</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">DSEN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">DFEN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">INSW</span></span>, <a class="reference internal" href="enum_USIC0__CH0__DX0CR__DSEL_8h_1add09d75e7d078dee24c11f78e9e11618.html#_CPPv4N7XMC470020USIC0_CH0_DX0CR_DSELE" title="XMC4700::USIC0_CH0_DX0CR_DSEL"><span class="n"><span class="pre">USIC0_CH0_DX0CR_DSEL</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">DSEL</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch09set_DX2CRE18USIC0_CH0_DX0CR_CMbbbbb20USIC0_CH0_DX0CR_DSEL" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set all of DX2CR’s bit fields.</p>
<p>(read-write) Input Control Register 2 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch013get_DX3CR_DXSEv">
<span id="_CPPv3NV7XMC47009usic0_ch013get_DX3CR_DXSEv"></span><span id="_CPPv2NV7XMC47009usic0_ch013get_DX3CR_DXSEv"></span><span id="XMC4700::usic0_ch0::get_DX3CR_DXSV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1aa4b63c30e5bc5d985093d028048bb015"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DX3CR_DXS</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch013get_DX3CR_DXSEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get DX3CR’s DXS bit.</p>
<p>Synchronized Data Value </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch012get_DX3CR_CMEv">
<span id="_CPPv3NV7XMC47009usic0_ch012get_DX3CR_CMEv"></span><span id="_CPPv2NV7XMC47009usic0_ch012get_DX3CR_CMEv"></span><span id="XMC4700::usic0_ch0::get_DX3CR_CMV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ac7b255cb8fa0999d59d2c09ce9c48b34"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_USIC0__CH0__DX0CR__CM_8h_1abfa3983f7ff73bd6c510238fa65e8ecb.html#_CPPv4N7XMC470018USIC0_CH0_DX0CR_CME" title="XMC4700::USIC0_CH0_DX0CR_CM"><span class="n"><span class="pre">USIC0_CH0_DX0CR_CM</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DX3CR_CM</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch012get_DX3CR_CMEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get DX3CR’s CM field.</p>
<p>Combination Mode </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch012set_DX3CR_CME18USIC0_CH0_DX0CR_CM">
<span id="_CPPv3NV7XMC47009usic0_ch012set_DX3CR_CME18USIC0_CH0_DX0CR_CM"></span><span id="_CPPv2NV7XMC47009usic0_ch012set_DX3CR_CME18USIC0_CH0_DX0CR_CM"></span><span id="XMC4700::usic0_ch0::set_DX3CR_CM__USIC0_CH0_DX0CR_CMV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a3a3bb693468e8c7df58a74ae9bc2152f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DX3CR_CM</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_USIC0__CH0__DX0CR__CM_8h_1abfa3983f7ff73bd6c510238fa65e8ecb.html#_CPPv4N7XMC470018USIC0_CH0_DX0CR_CME" title="XMC4700::USIC0_CH0_DX0CR_CM"><span class="n"><span class="pre">USIC0_CH0_DX0CR_CM</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch012set_DX3CR_CME18USIC0_CH0_DX0CR_CM" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set DX3CR’s CM field.</p>
<p>Combination Mode </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015get_DX3CR_SFSELEv">
<span id="_CPPv3NV7XMC47009usic0_ch015get_DX3CR_SFSELEv"></span><span id="_CPPv2NV7XMC47009usic0_ch015get_DX3CR_SFSELEv"></span><span id="XMC4700::usic0_ch0::get_DX3CR_SFSELV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a764caa53a70fd21d220d308383943cec"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DX3CR_SFSEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015get_DX3CR_SFSELEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get DX3CR’s SFSEL bit.</p>
<p>Sampling Frequency Selection </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015set_DX3CR_SFSELEv">
<span id="_CPPv3NV7XMC47009usic0_ch015set_DX3CR_SFSELEv"></span><span id="_CPPv2NV7XMC47009usic0_ch015set_DX3CR_SFSELEv"></span><span id="XMC4700::usic0_ch0::set_DX3CR_SFSELV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1af780b2bfa037c3f69a93eb5d4bd1ff6a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DX3CR_SFSEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015set_DX3CR_SFSELEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set DX3CR’s SFSEL bit.</p>
<p>Sampling Frequency Selection </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch017clear_DX3CR_SFSELEv">
<span id="_CPPv3NV7XMC47009usic0_ch017clear_DX3CR_SFSELEv"></span><span id="_CPPv2NV7XMC47009usic0_ch017clear_DX3CR_SFSELEv"></span><span id="XMC4700::usic0_ch0::clear_DX3CR_SFSELV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ab1f4628dcd39785b18e18ce2708dc40a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_DX3CR_SFSEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch017clear_DX3CR_SFSELEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear DX3CR’s SFSEL bit.</p>
<p>Sampling Frequency Selection </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch018toggle_DX3CR_SFSELEv">
<span id="_CPPv3NV7XMC47009usic0_ch018toggle_DX3CR_SFSELEv"></span><span id="_CPPv2NV7XMC47009usic0_ch018toggle_DX3CR_SFSELEv"></span><span id="XMC4700::usic0_ch0::toggle_DX3CR_SFSELV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1adb56d08ac5db338595c68942a731db3e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_DX3CR_SFSEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch018toggle_DX3CR_SFSELEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle DX3CR’s SFSEL bit.</p>
<p>Sampling Frequency Selection </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014get_DX3CR_DPOLEv">
<span id="_CPPv3NV7XMC47009usic0_ch014get_DX3CR_DPOLEv"></span><span id="_CPPv2NV7XMC47009usic0_ch014get_DX3CR_DPOLEv"></span><span id="XMC4700::usic0_ch0::get_DX3CR_DPOLV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1acda0551f4ca376680f2bad14a380612f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DX3CR_DPOL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014get_DX3CR_DPOLEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get DX3CR’s DPOL bit.</p>
<p>Data Polarity for DXn </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014set_DX3CR_DPOLEv">
<span id="_CPPv3NV7XMC47009usic0_ch014set_DX3CR_DPOLEv"></span><span id="_CPPv2NV7XMC47009usic0_ch014set_DX3CR_DPOLEv"></span><span id="XMC4700::usic0_ch0::set_DX3CR_DPOLV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1aa3b2bc889b56539dfc89b3252a6428e0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DX3CR_DPOL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014set_DX3CR_DPOLEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set DX3CR’s DPOL bit.</p>
<p>Data Polarity for DXn </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch016clear_DX3CR_DPOLEv">
<span id="_CPPv3NV7XMC47009usic0_ch016clear_DX3CR_DPOLEv"></span><span id="_CPPv2NV7XMC47009usic0_ch016clear_DX3CR_DPOLEv"></span><span id="XMC4700::usic0_ch0::clear_DX3CR_DPOLV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a9252dbacfb56107b8b413e0c7a26ebaa"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_DX3CR_DPOL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch016clear_DX3CR_DPOLEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear DX3CR’s DPOL bit.</p>
<p>Data Polarity for DXn </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch017toggle_DX3CR_DPOLEv">
<span id="_CPPv3NV7XMC47009usic0_ch017toggle_DX3CR_DPOLEv"></span><span id="_CPPv2NV7XMC47009usic0_ch017toggle_DX3CR_DPOLEv"></span><span id="XMC4700::usic0_ch0::toggle_DX3CR_DPOLV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a059f1641dff1dadabb408121320cd212"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_DX3CR_DPOL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch017toggle_DX3CR_DPOLEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle DX3CR’s DPOL bit.</p>
<p>Data Polarity for DXn </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014get_DX3CR_DSENEv">
<span id="_CPPv3NV7XMC47009usic0_ch014get_DX3CR_DSENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch014get_DX3CR_DSENEv"></span><span id="XMC4700::usic0_ch0::get_DX3CR_DSENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1af30f155de13e0e128563cb0e58748aa1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DX3CR_DSEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014get_DX3CR_DSENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get DX3CR’s DSEN bit.</p>
<p>Data Synchronization Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014set_DX3CR_DSENEv">
<span id="_CPPv3NV7XMC47009usic0_ch014set_DX3CR_DSENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch014set_DX3CR_DSENEv"></span><span id="XMC4700::usic0_ch0::set_DX3CR_DSENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a39686b2f4c1ecc64a8d39675addd8daa"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DX3CR_DSEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014set_DX3CR_DSENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set DX3CR’s DSEN bit.</p>
<p>Data Synchronization Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch016clear_DX3CR_DSENEv">
<span id="_CPPv3NV7XMC47009usic0_ch016clear_DX3CR_DSENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch016clear_DX3CR_DSENEv"></span><span id="XMC4700::usic0_ch0::clear_DX3CR_DSENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a5709de7fd77568ff4fd6cfaf98fcc49a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_DX3CR_DSEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch016clear_DX3CR_DSENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear DX3CR’s DSEN bit.</p>
<p>Data Synchronization Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch017toggle_DX3CR_DSENEv">
<span id="_CPPv3NV7XMC47009usic0_ch017toggle_DX3CR_DSENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch017toggle_DX3CR_DSENEv"></span><span id="XMC4700::usic0_ch0::toggle_DX3CR_DSENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a5f684e3ff4dc943f2f6afa8e104de442"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_DX3CR_DSEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch017toggle_DX3CR_DSENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle DX3CR’s DSEN bit.</p>
<p>Data Synchronization Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014get_DX3CR_DFENEv">
<span id="_CPPv3NV7XMC47009usic0_ch014get_DX3CR_DFENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch014get_DX3CR_DFENEv"></span><span id="XMC4700::usic0_ch0::get_DX3CR_DFENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1aa57bf80d6c270e2d92c65357b69c5489"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DX3CR_DFEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014get_DX3CR_DFENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get DX3CR’s DFEN bit.</p>
<p>Digital Filter Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014set_DX3CR_DFENEv">
<span id="_CPPv3NV7XMC47009usic0_ch014set_DX3CR_DFENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch014set_DX3CR_DFENEv"></span><span id="XMC4700::usic0_ch0::set_DX3CR_DFENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a5306b7294aa348a0cfff5a67842bba94"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DX3CR_DFEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014set_DX3CR_DFENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set DX3CR’s DFEN bit.</p>
<p>Digital Filter Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch016clear_DX3CR_DFENEv">
<span id="_CPPv3NV7XMC47009usic0_ch016clear_DX3CR_DFENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch016clear_DX3CR_DFENEv"></span><span id="XMC4700::usic0_ch0::clear_DX3CR_DFENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1af3ade43272a8b5084e6a62085c5c5cf1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_DX3CR_DFEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch016clear_DX3CR_DFENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear DX3CR’s DFEN bit.</p>
<p>Digital Filter Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch017toggle_DX3CR_DFENEv">
<span id="_CPPv3NV7XMC47009usic0_ch017toggle_DX3CR_DFENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch017toggle_DX3CR_DFENEv"></span><span id="XMC4700::usic0_ch0::toggle_DX3CR_DFENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a590f8d10fe3f03614631669f287a3a3c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_DX3CR_DFEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch017toggle_DX3CR_DFENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle DX3CR’s DFEN bit.</p>
<p>Digital Filter Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014get_DX3CR_INSWEv">
<span id="_CPPv3NV7XMC47009usic0_ch014get_DX3CR_INSWEv"></span><span id="_CPPv2NV7XMC47009usic0_ch014get_DX3CR_INSWEv"></span><span id="XMC4700::usic0_ch0::get_DX3CR_INSWV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1aa7a10268bffadbc0dbdb486c480b472e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DX3CR_INSW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014get_DX3CR_INSWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get DX3CR’s INSW bit.</p>
<p>Input Switch </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014set_DX3CR_INSWEv">
<span id="_CPPv3NV7XMC47009usic0_ch014set_DX3CR_INSWEv"></span><span id="_CPPv2NV7XMC47009usic0_ch014set_DX3CR_INSWEv"></span><span id="XMC4700::usic0_ch0::set_DX3CR_INSWV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a501bfa27187221040e5f8baf478c2957"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DX3CR_INSW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014set_DX3CR_INSWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set DX3CR’s INSW bit.</p>
<p>Input Switch </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch016clear_DX3CR_INSWEv">
<span id="_CPPv3NV7XMC47009usic0_ch016clear_DX3CR_INSWEv"></span><span id="_CPPv2NV7XMC47009usic0_ch016clear_DX3CR_INSWEv"></span><span id="XMC4700::usic0_ch0::clear_DX3CR_INSWV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a28fe561ff4db7c714a86d474d4d91c2d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_DX3CR_INSW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch016clear_DX3CR_INSWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear DX3CR’s INSW bit.</p>
<p>Input Switch </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch017toggle_DX3CR_INSWEv">
<span id="_CPPv3NV7XMC47009usic0_ch017toggle_DX3CR_INSWEv"></span><span id="_CPPv2NV7XMC47009usic0_ch017toggle_DX3CR_INSWEv"></span><span id="XMC4700::usic0_ch0::toggle_DX3CR_INSWV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a3c8316df1a54ee14ddd9bbe616e403ac"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_DX3CR_INSW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch017toggle_DX3CR_INSWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle DX3CR’s INSW bit.</p>
<p>Input Switch </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014get_DX3CR_DSELEv">
<span id="_CPPv3NV7XMC47009usic0_ch014get_DX3CR_DSELEv"></span><span id="_CPPv2NV7XMC47009usic0_ch014get_DX3CR_DSELEv"></span><span id="XMC4700::usic0_ch0::get_DX3CR_DSELV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a5e3d94be9177f96e3963aee5aee641b3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_USIC0__CH0__DX0CR__DSEL_8h_1add09d75e7d078dee24c11f78e9e11618.html#_CPPv4N7XMC470020USIC0_CH0_DX0CR_DSELE" title="XMC4700::USIC0_CH0_DX0CR_DSEL"><span class="n"><span class="pre">USIC0_CH0_DX0CR_DSEL</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DX3CR_DSEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014get_DX3CR_DSELEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get DX3CR’s DSEL field.</p>
<p>Data Selection for Input Signal </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014set_DX3CR_DSELE20USIC0_CH0_DX0CR_DSEL">
<span id="_CPPv3NV7XMC47009usic0_ch014set_DX3CR_DSELE20USIC0_CH0_DX0CR_DSEL"></span><span id="_CPPv2NV7XMC47009usic0_ch014set_DX3CR_DSELE20USIC0_CH0_DX0CR_DSEL"></span><span id="XMC4700::usic0_ch0::set_DX3CR_DSEL__USIC0_CH0_DX0CR_DSELV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a644f04bfaddc6458eebe31d01c49f5a9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DX3CR_DSEL</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_USIC0__CH0__DX0CR__DSEL_8h_1add09d75e7d078dee24c11f78e9e11618.html#_CPPv4N7XMC470020USIC0_CH0_DX0CR_DSELE" title="XMC4700::USIC0_CH0_DX0CR_DSEL"><span class="n"><span class="pre">USIC0_CH0_DX0CR_DSEL</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014set_DX3CR_DSELE20USIC0_CH0_DX0CR_DSEL" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set DX3CR’s DSEL field.</p>
<p>Data Selection for Input Signal </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch09get_DX3CRERbR18USIC0_CH0_DX0CR_CMRbRbRbRbRbR20USIC0_CH0_DX0CR_DSEL">
<span id="_CPPv3NV7XMC47009usic0_ch09get_DX3CRERbR18USIC0_CH0_DX0CR_CMRbRbRbRbRbR20USIC0_CH0_DX0CR_DSEL"></span><span id="_CPPv2NV7XMC47009usic0_ch09get_DX3CRERbR18USIC0_CH0_DX0CR_CMRbRbRbRbRbR20USIC0_CH0_DX0CR_DSEL"></span><span id="XMC4700::usic0_ch0::get_DX3CR__bR.USIC0_CH0_DX0CR_CMR.bR.bR.bR.bR.bR.USIC0_CH0_DX0CR_DSELRV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a6f6dc259ed5c40e2ce501461c9e7ac87"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DX3CR</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">DXS</span></span>, <a class="reference internal" href="enum_USIC0__CH0__DX0CR__CM_8h_1abfa3983f7ff73bd6c510238fa65e8ecb.html#_CPPv4N7XMC470018USIC0_CH0_DX0CR_CME" title="XMC4700::USIC0_CH0_DX0CR_CM"><span class="n"><span class="pre">USIC0_CH0_DX0CR_CM</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">CM</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">SFSEL</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">DPOL</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">DSEN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">DFEN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">INSW</span></span>, <a class="reference internal" href="enum_USIC0__CH0__DX0CR__DSEL_8h_1add09d75e7d078dee24c11f78e9e11618.html#_CPPv4N7XMC470020USIC0_CH0_DX0CR_DSELE" title="XMC4700::USIC0_CH0_DX0CR_DSEL"><span class="n"><span class="pre">USIC0_CH0_DX0CR_DSEL</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">DSEL</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch09get_DX3CRERbR18USIC0_CH0_DX0CR_CMRbRbRbRbRbR20USIC0_CH0_DX0CR_DSEL" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get all of DX3CR’s bit fields.</p>
<p>(read-write) Input Control Register 3 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch09set_DX3CRE18USIC0_CH0_DX0CR_CMbbbbb20USIC0_CH0_DX0CR_DSEL">
<span id="_CPPv3NV7XMC47009usic0_ch09set_DX3CRE18USIC0_CH0_DX0CR_CMbbbbb20USIC0_CH0_DX0CR_DSEL"></span><span id="_CPPv2NV7XMC47009usic0_ch09set_DX3CRE18USIC0_CH0_DX0CR_CMbbbbb20USIC0_CH0_DX0CR_DSEL"></span><span id="XMC4700::usic0_ch0::set_DX3CR__USIC0_CH0_DX0CR_CM.b.b.b.b.b.USIC0_CH0_DX0CR_DSELV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a747aa3704d6e12959c82ebf8cedfc01f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DX3CR</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_USIC0__CH0__DX0CR__CM_8h_1abfa3983f7ff73bd6c510238fa65e8ecb.html#_CPPv4N7XMC470018USIC0_CH0_DX0CR_CME" title="XMC4700::USIC0_CH0_DX0CR_CM"><span class="n"><span class="pre">USIC0_CH0_DX0CR_CM</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">CM</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">SFSEL</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">DPOL</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">DSEN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">DFEN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">INSW</span></span>, <a class="reference internal" href="enum_USIC0__CH0__DX0CR__DSEL_8h_1add09d75e7d078dee24c11f78e9e11618.html#_CPPv4N7XMC470020USIC0_CH0_DX0CR_DSELE" title="XMC4700::USIC0_CH0_DX0CR_DSEL"><span class="n"><span class="pre">USIC0_CH0_DX0CR_DSEL</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">DSEL</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch09set_DX3CRE18USIC0_CH0_DX0CR_CMbbbbb20USIC0_CH0_DX0CR_DSEL" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set all of DX3CR’s bit fields.</p>
<p>(read-write) Input Control Register 3 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch013get_DX4CR_DXSEv">
<span id="_CPPv3NV7XMC47009usic0_ch013get_DX4CR_DXSEv"></span><span id="_CPPv2NV7XMC47009usic0_ch013get_DX4CR_DXSEv"></span><span id="XMC4700::usic0_ch0::get_DX4CR_DXSV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1abbf64d9f1f2493b7cd96277e4f279674"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DX4CR_DXS</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch013get_DX4CR_DXSEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get DX4CR’s DXS bit.</p>
<p>Synchronized Data Value </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch012get_DX4CR_CMEv">
<span id="_CPPv3NV7XMC47009usic0_ch012get_DX4CR_CMEv"></span><span id="_CPPv2NV7XMC47009usic0_ch012get_DX4CR_CMEv"></span><span id="XMC4700::usic0_ch0::get_DX4CR_CMV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a7f7ad284bff7adba2661cfb7d5324812"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_USIC0__CH0__DX0CR__CM_8h_1abfa3983f7ff73bd6c510238fa65e8ecb.html#_CPPv4N7XMC470018USIC0_CH0_DX0CR_CME" title="XMC4700::USIC0_CH0_DX0CR_CM"><span class="n"><span class="pre">USIC0_CH0_DX0CR_CM</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DX4CR_CM</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch012get_DX4CR_CMEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get DX4CR’s CM field.</p>
<p>Combination Mode </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch012set_DX4CR_CME18USIC0_CH0_DX0CR_CM">
<span id="_CPPv3NV7XMC47009usic0_ch012set_DX4CR_CME18USIC0_CH0_DX0CR_CM"></span><span id="_CPPv2NV7XMC47009usic0_ch012set_DX4CR_CME18USIC0_CH0_DX0CR_CM"></span><span id="XMC4700::usic0_ch0::set_DX4CR_CM__USIC0_CH0_DX0CR_CMV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ab65c38d159317a30d0b095b5292379da"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DX4CR_CM</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_USIC0__CH0__DX0CR__CM_8h_1abfa3983f7ff73bd6c510238fa65e8ecb.html#_CPPv4N7XMC470018USIC0_CH0_DX0CR_CME" title="XMC4700::USIC0_CH0_DX0CR_CM"><span class="n"><span class="pre">USIC0_CH0_DX0CR_CM</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch012set_DX4CR_CME18USIC0_CH0_DX0CR_CM" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set DX4CR’s CM field.</p>
<p>Combination Mode </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015get_DX4CR_SFSELEv">
<span id="_CPPv3NV7XMC47009usic0_ch015get_DX4CR_SFSELEv"></span><span id="_CPPv2NV7XMC47009usic0_ch015get_DX4CR_SFSELEv"></span><span id="XMC4700::usic0_ch0::get_DX4CR_SFSELV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ac5212e2a8c4179d808ce2a3e923bb6a4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DX4CR_SFSEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015get_DX4CR_SFSELEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get DX4CR’s SFSEL bit.</p>
<p>Sampling Frequency Selection </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015set_DX4CR_SFSELEv">
<span id="_CPPv3NV7XMC47009usic0_ch015set_DX4CR_SFSELEv"></span><span id="_CPPv2NV7XMC47009usic0_ch015set_DX4CR_SFSELEv"></span><span id="XMC4700::usic0_ch0::set_DX4CR_SFSELV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a6060150f775f6c58c95243111016822e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DX4CR_SFSEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015set_DX4CR_SFSELEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set DX4CR’s SFSEL bit.</p>
<p>Sampling Frequency Selection </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch017clear_DX4CR_SFSELEv">
<span id="_CPPv3NV7XMC47009usic0_ch017clear_DX4CR_SFSELEv"></span><span id="_CPPv2NV7XMC47009usic0_ch017clear_DX4CR_SFSELEv"></span><span id="XMC4700::usic0_ch0::clear_DX4CR_SFSELV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a77c454cb870f1350b65a4e6cd629eee7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_DX4CR_SFSEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch017clear_DX4CR_SFSELEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear DX4CR’s SFSEL bit.</p>
<p>Sampling Frequency Selection </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch018toggle_DX4CR_SFSELEv">
<span id="_CPPv3NV7XMC47009usic0_ch018toggle_DX4CR_SFSELEv"></span><span id="_CPPv2NV7XMC47009usic0_ch018toggle_DX4CR_SFSELEv"></span><span id="XMC4700::usic0_ch0::toggle_DX4CR_SFSELV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a35013fb95dbee7a34077e7ff56f284f6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_DX4CR_SFSEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch018toggle_DX4CR_SFSELEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle DX4CR’s SFSEL bit.</p>
<p>Sampling Frequency Selection </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014get_DX4CR_DPOLEv">
<span id="_CPPv3NV7XMC47009usic0_ch014get_DX4CR_DPOLEv"></span><span id="_CPPv2NV7XMC47009usic0_ch014get_DX4CR_DPOLEv"></span><span id="XMC4700::usic0_ch0::get_DX4CR_DPOLV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a0c67d123ebfa56fb06bbd5bb4cd101a0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DX4CR_DPOL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014get_DX4CR_DPOLEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get DX4CR’s DPOL bit.</p>
<p>Data Polarity for DXn </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014set_DX4CR_DPOLEv">
<span id="_CPPv3NV7XMC47009usic0_ch014set_DX4CR_DPOLEv"></span><span id="_CPPv2NV7XMC47009usic0_ch014set_DX4CR_DPOLEv"></span><span id="XMC4700::usic0_ch0::set_DX4CR_DPOLV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a2ce63a3fe4c05acfe174025ec9cac915"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DX4CR_DPOL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014set_DX4CR_DPOLEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set DX4CR’s DPOL bit.</p>
<p>Data Polarity for DXn </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch016clear_DX4CR_DPOLEv">
<span id="_CPPv3NV7XMC47009usic0_ch016clear_DX4CR_DPOLEv"></span><span id="_CPPv2NV7XMC47009usic0_ch016clear_DX4CR_DPOLEv"></span><span id="XMC4700::usic0_ch0::clear_DX4CR_DPOLV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a08783f745b98ebb14640c0f7388cd7be"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_DX4CR_DPOL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch016clear_DX4CR_DPOLEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear DX4CR’s DPOL bit.</p>
<p>Data Polarity for DXn </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch017toggle_DX4CR_DPOLEv">
<span id="_CPPv3NV7XMC47009usic0_ch017toggle_DX4CR_DPOLEv"></span><span id="_CPPv2NV7XMC47009usic0_ch017toggle_DX4CR_DPOLEv"></span><span id="XMC4700::usic0_ch0::toggle_DX4CR_DPOLV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a9303ff644c74b39d21fec08dd4e80472"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_DX4CR_DPOL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch017toggle_DX4CR_DPOLEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle DX4CR’s DPOL bit.</p>
<p>Data Polarity for DXn </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014get_DX4CR_DSENEv">
<span id="_CPPv3NV7XMC47009usic0_ch014get_DX4CR_DSENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch014get_DX4CR_DSENEv"></span><span id="XMC4700::usic0_ch0::get_DX4CR_DSENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ae9508b2c5be09bd2a2d01938d14df78f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DX4CR_DSEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014get_DX4CR_DSENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get DX4CR’s DSEN bit.</p>
<p>Data Synchronization Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014set_DX4CR_DSENEv">
<span id="_CPPv3NV7XMC47009usic0_ch014set_DX4CR_DSENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch014set_DX4CR_DSENEv"></span><span id="XMC4700::usic0_ch0::set_DX4CR_DSENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a32c62e4459c124e4150797b972ea5921"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DX4CR_DSEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014set_DX4CR_DSENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set DX4CR’s DSEN bit.</p>
<p>Data Synchronization Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch016clear_DX4CR_DSENEv">
<span id="_CPPv3NV7XMC47009usic0_ch016clear_DX4CR_DSENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch016clear_DX4CR_DSENEv"></span><span id="XMC4700::usic0_ch0::clear_DX4CR_DSENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a61e93f926784b758afb5f2524c7fb52c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_DX4CR_DSEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch016clear_DX4CR_DSENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear DX4CR’s DSEN bit.</p>
<p>Data Synchronization Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch017toggle_DX4CR_DSENEv">
<span id="_CPPv3NV7XMC47009usic0_ch017toggle_DX4CR_DSENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch017toggle_DX4CR_DSENEv"></span><span id="XMC4700::usic0_ch0::toggle_DX4CR_DSENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ac44c943ad7f0c77389aa0a4e193e95bf"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_DX4CR_DSEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch017toggle_DX4CR_DSENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle DX4CR’s DSEN bit.</p>
<p>Data Synchronization Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014get_DX4CR_DFENEv">
<span id="_CPPv3NV7XMC47009usic0_ch014get_DX4CR_DFENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch014get_DX4CR_DFENEv"></span><span id="XMC4700::usic0_ch0::get_DX4CR_DFENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ad9901928db63ba274c066c4ce71a2c70"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DX4CR_DFEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014get_DX4CR_DFENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get DX4CR’s DFEN bit.</p>
<p>Digital Filter Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014set_DX4CR_DFENEv">
<span id="_CPPv3NV7XMC47009usic0_ch014set_DX4CR_DFENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch014set_DX4CR_DFENEv"></span><span id="XMC4700::usic0_ch0::set_DX4CR_DFENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a532aa497e4f37ad8d1edeaae21cf9483"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DX4CR_DFEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014set_DX4CR_DFENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set DX4CR’s DFEN bit.</p>
<p>Digital Filter Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch016clear_DX4CR_DFENEv">
<span id="_CPPv3NV7XMC47009usic0_ch016clear_DX4CR_DFENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch016clear_DX4CR_DFENEv"></span><span id="XMC4700::usic0_ch0::clear_DX4CR_DFENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ac2eb1d1e16231bc5136da0ac86693411"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_DX4CR_DFEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch016clear_DX4CR_DFENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear DX4CR’s DFEN bit.</p>
<p>Digital Filter Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch017toggle_DX4CR_DFENEv">
<span id="_CPPv3NV7XMC47009usic0_ch017toggle_DX4CR_DFENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch017toggle_DX4CR_DFENEv"></span><span id="XMC4700::usic0_ch0::toggle_DX4CR_DFENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a4a4f50f1398f0457cbf96b4ba0a58c0b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_DX4CR_DFEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch017toggle_DX4CR_DFENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle DX4CR’s DFEN bit.</p>
<p>Digital Filter Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014get_DX4CR_INSWEv">
<span id="_CPPv3NV7XMC47009usic0_ch014get_DX4CR_INSWEv"></span><span id="_CPPv2NV7XMC47009usic0_ch014get_DX4CR_INSWEv"></span><span id="XMC4700::usic0_ch0::get_DX4CR_INSWV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1abf7db669ea8c0e8bedf9273b817a9548"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DX4CR_INSW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014get_DX4CR_INSWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get DX4CR’s INSW bit.</p>
<p>Input Switch </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014set_DX4CR_INSWEv">
<span id="_CPPv3NV7XMC47009usic0_ch014set_DX4CR_INSWEv"></span><span id="_CPPv2NV7XMC47009usic0_ch014set_DX4CR_INSWEv"></span><span id="XMC4700::usic0_ch0::set_DX4CR_INSWV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1af497b8a4b2aca09f8b73279e33066c70"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DX4CR_INSW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014set_DX4CR_INSWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set DX4CR’s INSW bit.</p>
<p>Input Switch </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch016clear_DX4CR_INSWEv">
<span id="_CPPv3NV7XMC47009usic0_ch016clear_DX4CR_INSWEv"></span><span id="_CPPv2NV7XMC47009usic0_ch016clear_DX4CR_INSWEv"></span><span id="XMC4700::usic0_ch0::clear_DX4CR_INSWV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1aac1fc599e119a4eba6de4038e1fdf3ac"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_DX4CR_INSW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch016clear_DX4CR_INSWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear DX4CR’s INSW bit.</p>
<p>Input Switch </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch017toggle_DX4CR_INSWEv">
<span id="_CPPv3NV7XMC47009usic0_ch017toggle_DX4CR_INSWEv"></span><span id="_CPPv2NV7XMC47009usic0_ch017toggle_DX4CR_INSWEv"></span><span id="XMC4700::usic0_ch0::toggle_DX4CR_INSWV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ae002b6dc8d87e73efb13ad4370ff0b63"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_DX4CR_INSW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch017toggle_DX4CR_INSWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle DX4CR’s INSW bit.</p>
<p>Input Switch </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014get_DX4CR_DSELEv">
<span id="_CPPv3NV7XMC47009usic0_ch014get_DX4CR_DSELEv"></span><span id="_CPPv2NV7XMC47009usic0_ch014get_DX4CR_DSELEv"></span><span id="XMC4700::usic0_ch0::get_DX4CR_DSELV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ad623cbe419fbfd0a62d03de8e80c0b72"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_USIC0__CH0__DX0CR__DSEL_8h_1add09d75e7d078dee24c11f78e9e11618.html#_CPPv4N7XMC470020USIC0_CH0_DX0CR_DSELE" title="XMC4700::USIC0_CH0_DX0CR_DSEL"><span class="n"><span class="pre">USIC0_CH0_DX0CR_DSEL</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DX4CR_DSEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014get_DX4CR_DSELEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get DX4CR’s DSEL field.</p>
<p>Data Selection for Input Signal </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014set_DX4CR_DSELE20USIC0_CH0_DX0CR_DSEL">
<span id="_CPPv3NV7XMC47009usic0_ch014set_DX4CR_DSELE20USIC0_CH0_DX0CR_DSEL"></span><span id="_CPPv2NV7XMC47009usic0_ch014set_DX4CR_DSELE20USIC0_CH0_DX0CR_DSEL"></span><span id="XMC4700::usic0_ch0::set_DX4CR_DSEL__USIC0_CH0_DX0CR_DSELV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ae34d8972f8bdbaf63c9e3be9305f50e7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DX4CR_DSEL</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_USIC0__CH0__DX0CR__DSEL_8h_1add09d75e7d078dee24c11f78e9e11618.html#_CPPv4N7XMC470020USIC0_CH0_DX0CR_DSELE" title="XMC4700::USIC0_CH0_DX0CR_DSEL"><span class="n"><span class="pre">USIC0_CH0_DX0CR_DSEL</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014set_DX4CR_DSELE20USIC0_CH0_DX0CR_DSEL" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set DX4CR’s DSEL field.</p>
<p>Data Selection for Input Signal </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch09get_DX4CRERbR18USIC0_CH0_DX0CR_CMRbRbRbRbRbR20USIC0_CH0_DX0CR_DSEL">
<span id="_CPPv3NV7XMC47009usic0_ch09get_DX4CRERbR18USIC0_CH0_DX0CR_CMRbRbRbRbRbR20USIC0_CH0_DX0CR_DSEL"></span><span id="_CPPv2NV7XMC47009usic0_ch09get_DX4CRERbR18USIC0_CH0_DX0CR_CMRbRbRbRbRbR20USIC0_CH0_DX0CR_DSEL"></span><span id="XMC4700::usic0_ch0::get_DX4CR__bR.USIC0_CH0_DX0CR_CMR.bR.bR.bR.bR.bR.USIC0_CH0_DX0CR_DSELRV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a93d7e5e892cb579fa9618c73f903150e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DX4CR</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">DXS</span></span>, <a class="reference internal" href="enum_USIC0__CH0__DX0CR__CM_8h_1abfa3983f7ff73bd6c510238fa65e8ecb.html#_CPPv4N7XMC470018USIC0_CH0_DX0CR_CME" title="XMC4700::USIC0_CH0_DX0CR_CM"><span class="n"><span class="pre">USIC0_CH0_DX0CR_CM</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">CM</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">SFSEL</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">DPOL</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">DSEN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">DFEN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">INSW</span></span>, <a class="reference internal" href="enum_USIC0__CH0__DX0CR__DSEL_8h_1add09d75e7d078dee24c11f78e9e11618.html#_CPPv4N7XMC470020USIC0_CH0_DX0CR_DSELE" title="XMC4700::USIC0_CH0_DX0CR_DSEL"><span class="n"><span class="pre">USIC0_CH0_DX0CR_DSEL</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">DSEL</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch09get_DX4CRERbR18USIC0_CH0_DX0CR_CMRbRbRbRbRbR20USIC0_CH0_DX0CR_DSEL" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get all of DX4CR’s bit fields.</p>
<p>(read-write) Input Control Register 4 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch09set_DX4CRE18USIC0_CH0_DX0CR_CMbbbbb20USIC0_CH0_DX0CR_DSEL">
<span id="_CPPv3NV7XMC47009usic0_ch09set_DX4CRE18USIC0_CH0_DX0CR_CMbbbbb20USIC0_CH0_DX0CR_DSEL"></span><span id="_CPPv2NV7XMC47009usic0_ch09set_DX4CRE18USIC0_CH0_DX0CR_CMbbbbb20USIC0_CH0_DX0CR_DSEL"></span><span id="XMC4700::usic0_ch0::set_DX4CR__USIC0_CH0_DX0CR_CM.b.b.b.b.b.USIC0_CH0_DX0CR_DSELV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a00afe98c3b610399b6fbc9aaf7b844ca"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DX4CR</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_USIC0__CH0__DX0CR__CM_8h_1abfa3983f7ff73bd6c510238fa65e8ecb.html#_CPPv4N7XMC470018USIC0_CH0_DX0CR_CME" title="XMC4700::USIC0_CH0_DX0CR_CM"><span class="n"><span class="pre">USIC0_CH0_DX0CR_CM</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">CM</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">SFSEL</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">DPOL</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">DSEN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">DFEN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">INSW</span></span>, <a class="reference internal" href="enum_USIC0__CH0__DX0CR__DSEL_8h_1add09d75e7d078dee24c11f78e9e11618.html#_CPPv4N7XMC470020USIC0_CH0_DX0CR_DSELE" title="XMC4700::USIC0_CH0_DX0CR_DSEL"><span class="n"><span class="pre">USIC0_CH0_DX0CR_DSEL</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">DSEL</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch09set_DX4CRE18USIC0_CH0_DX0CR_CMbbbbb20USIC0_CH0_DX0CR_DSEL" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set all of DX4CR’s bit fields.</p>
<p>(read-write) Input Control Register 4 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch013get_DX5CR_DXSEv">
<span id="_CPPv3NV7XMC47009usic0_ch013get_DX5CR_DXSEv"></span><span id="_CPPv2NV7XMC47009usic0_ch013get_DX5CR_DXSEv"></span><span id="XMC4700::usic0_ch0::get_DX5CR_DXSV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a96059b2d5790a18b6c350e9cafc80da3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DX5CR_DXS</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch013get_DX5CR_DXSEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get DX5CR’s DXS bit.</p>
<p>Synchronized Data Value </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch012get_DX5CR_CMEv">
<span id="_CPPv3NV7XMC47009usic0_ch012get_DX5CR_CMEv"></span><span id="_CPPv2NV7XMC47009usic0_ch012get_DX5CR_CMEv"></span><span id="XMC4700::usic0_ch0::get_DX5CR_CMV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1aef378dfd6a78b7f579188a653d951455"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_USIC0__CH0__DX0CR__CM_8h_1abfa3983f7ff73bd6c510238fa65e8ecb.html#_CPPv4N7XMC470018USIC0_CH0_DX0CR_CME" title="XMC4700::USIC0_CH0_DX0CR_CM"><span class="n"><span class="pre">USIC0_CH0_DX0CR_CM</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DX5CR_CM</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch012get_DX5CR_CMEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get DX5CR’s CM field.</p>
<p>Combination Mode </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch012set_DX5CR_CME18USIC0_CH0_DX0CR_CM">
<span id="_CPPv3NV7XMC47009usic0_ch012set_DX5CR_CME18USIC0_CH0_DX0CR_CM"></span><span id="_CPPv2NV7XMC47009usic0_ch012set_DX5CR_CME18USIC0_CH0_DX0CR_CM"></span><span id="XMC4700::usic0_ch0::set_DX5CR_CM__USIC0_CH0_DX0CR_CMV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ae69fd53fdacc3c57491b7a7477bc055e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DX5CR_CM</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_USIC0__CH0__DX0CR__CM_8h_1abfa3983f7ff73bd6c510238fa65e8ecb.html#_CPPv4N7XMC470018USIC0_CH0_DX0CR_CME" title="XMC4700::USIC0_CH0_DX0CR_CM"><span class="n"><span class="pre">USIC0_CH0_DX0CR_CM</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch012set_DX5CR_CME18USIC0_CH0_DX0CR_CM" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set DX5CR’s CM field.</p>
<p>Combination Mode </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015get_DX5CR_SFSELEv">
<span id="_CPPv3NV7XMC47009usic0_ch015get_DX5CR_SFSELEv"></span><span id="_CPPv2NV7XMC47009usic0_ch015get_DX5CR_SFSELEv"></span><span id="XMC4700::usic0_ch0::get_DX5CR_SFSELV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1af9292c7f3b7a57525c877206a680686e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DX5CR_SFSEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015get_DX5CR_SFSELEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get DX5CR’s SFSEL bit.</p>
<p>Sampling Frequency Selection </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015set_DX5CR_SFSELEv">
<span id="_CPPv3NV7XMC47009usic0_ch015set_DX5CR_SFSELEv"></span><span id="_CPPv2NV7XMC47009usic0_ch015set_DX5CR_SFSELEv"></span><span id="XMC4700::usic0_ch0::set_DX5CR_SFSELV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a5b8a69975c3998eccd30f6c1f4cf2bb4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DX5CR_SFSEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015set_DX5CR_SFSELEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set DX5CR’s SFSEL bit.</p>
<p>Sampling Frequency Selection </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch017clear_DX5CR_SFSELEv">
<span id="_CPPv3NV7XMC47009usic0_ch017clear_DX5CR_SFSELEv"></span><span id="_CPPv2NV7XMC47009usic0_ch017clear_DX5CR_SFSELEv"></span><span id="XMC4700::usic0_ch0::clear_DX5CR_SFSELV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a777b22cb26015402adf79a9563f08144"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_DX5CR_SFSEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch017clear_DX5CR_SFSELEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear DX5CR’s SFSEL bit.</p>
<p>Sampling Frequency Selection </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch018toggle_DX5CR_SFSELEv">
<span id="_CPPv3NV7XMC47009usic0_ch018toggle_DX5CR_SFSELEv"></span><span id="_CPPv2NV7XMC47009usic0_ch018toggle_DX5CR_SFSELEv"></span><span id="XMC4700::usic0_ch0::toggle_DX5CR_SFSELV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a97728e56f24170ae6803d41223c5d1ec"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_DX5CR_SFSEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch018toggle_DX5CR_SFSELEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle DX5CR’s SFSEL bit.</p>
<p>Sampling Frequency Selection </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014get_DX5CR_DPOLEv">
<span id="_CPPv3NV7XMC47009usic0_ch014get_DX5CR_DPOLEv"></span><span id="_CPPv2NV7XMC47009usic0_ch014get_DX5CR_DPOLEv"></span><span id="XMC4700::usic0_ch0::get_DX5CR_DPOLV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a419ec02953e4cc5234f6c520c39fd17f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DX5CR_DPOL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014get_DX5CR_DPOLEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get DX5CR’s DPOL bit.</p>
<p>Data Polarity for DXn </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014set_DX5CR_DPOLEv">
<span id="_CPPv3NV7XMC47009usic0_ch014set_DX5CR_DPOLEv"></span><span id="_CPPv2NV7XMC47009usic0_ch014set_DX5CR_DPOLEv"></span><span id="XMC4700::usic0_ch0::set_DX5CR_DPOLV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ad603c6ca6d1d975004fafaf7afb9cfb8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DX5CR_DPOL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014set_DX5CR_DPOLEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set DX5CR’s DPOL bit.</p>
<p>Data Polarity for DXn </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch016clear_DX5CR_DPOLEv">
<span id="_CPPv3NV7XMC47009usic0_ch016clear_DX5CR_DPOLEv"></span><span id="_CPPv2NV7XMC47009usic0_ch016clear_DX5CR_DPOLEv"></span><span id="XMC4700::usic0_ch0::clear_DX5CR_DPOLV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ac9f04080a9ef4cecd69eb85a9bb5607d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_DX5CR_DPOL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch016clear_DX5CR_DPOLEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear DX5CR’s DPOL bit.</p>
<p>Data Polarity for DXn </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch017toggle_DX5CR_DPOLEv">
<span id="_CPPv3NV7XMC47009usic0_ch017toggle_DX5CR_DPOLEv"></span><span id="_CPPv2NV7XMC47009usic0_ch017toggle_DX5CR_DPOLEv"></span><span id="XMC4700::usic0_ch0::toggle_DX5CR_DPOLV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1afe58896b6db73cbd208ac24a33cdd213"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_DX5CR_DPOL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch017toggle_DX5CR_DPOLEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle DX5CR’s DPOL bit.</p>
<p>Data Polarity for DXn </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014get_DX5CR_DSENEv">
<span id="_CPPv3NV7XMC47009usic0_ch014get_DX5CR_DSENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch014get_DX5CR_DSENEv"></span><span id="XMC4700::usic0_ch0::get_DX5CR_DSENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a6f8fd2ff572bbeffdb44c275446ed1af"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DX5CR_DSEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014get_DX5CR_DSENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get DX5CR’s DSEN bit.</p>
<p>Data Synchronization Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014set_DX5CR_DSENEv">
<span id="_CPPv3NV7XMC47009usic0_ch014set_DX5CR_DSENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch014set_DX5CR_DSENEv"></span><span id="XMC4700::usic0_ch0::set_DX5CR_DSENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a08689860f48a6ac780cdd6d5fad683d6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DX5CR_DSEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014set_DX5CR_DSENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set DX5CR’s DSEN bit.</p>
<p>Data Synchronization Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch016clear_DX5CR_DSENEv">
<span id="_CPPv3NV7XMC47009usic0_ch016clear_DX5CR_DSENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch016clear_DX5CR_DSENEv"></span><span id="XMC4700::usic0_ch0::clear_DX5CR_DSENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a86cd7b4ff6fd61ba9fb28debfcd4ed74"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_DX5CR_DSEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch016clear_DX5CR_DSENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear DX5CR’s DSEN bit.</p>
<p>Data Synchronization Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch017toggle_DX5CR_DSENEv">
<span id="_CPPv3NV7XMC47009usic0_ch017toggle_DX5CR_DSENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch017toggle_DX5CR_DSENEv"></span><span id="XMC4700::usic0_ch0::toggle_DX5CR_DSENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1aee635164d252600a497d0cf3091b3ba0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_DX5CR_DSEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch017toggle_DX5CR_DSENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle DX5CR’s DSEN bit.</p>
<p>Data Synchronization Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014get_DX5CR_DFENEv">
<span id="_CPPv3NV7XMC47009usic0_ch014get_DX5CR_DFENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch014get_DX5CR_DFENEv"></span><span id="XMC4700::usic0_ch0::get_DX5CR_DFENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ac1c8fba5b1ab461e365c4603e3fb2804"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DX5CR_DFEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014get_DX5CR_DFENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get DX5CR’s DFEN bit.</p>
<p>Digital Filter Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014set_DX5CR_DFENEv">
<span id="_CPPv3NV7XMC47009usic0_ch014set_DX5CR_DFENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch014set_DX5CR_DFENEv"></span><span id="XMC4700::usic0_ch0::set_DX5CR_DFENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a8c0992422b60ec00c84d32f3edae6e22"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DX5CR_DFEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014set_DX5CR_DFENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set DX5CR’s DFEN bit.</p>
<p>Digital Filter Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch016clear_DX5CR_DFENEv">
<span id="_CPPv3NV7XMC47009usic0_ch016clear_DX5CR_DFENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch016clear_DX5CR_DFENEv"></span><span id="XMC4700::usic0_ch0::clear_DX5CR_DFENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ab943d542428c5ee0987f5d90e53d0485"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_DX5CR_DFEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch016clear_DX5CR_DFENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear DX5CR’s DFEN bit.</p>
<p>Digital Filter Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch017toggle_DX5CR_DFENEv">
<span id="_CPPv3NV7XMC47009usic0_ch017toggle_DX5CR_DFENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch017toggle_DX5CR_DFENEv"></span><span id="XMC4700::usic0_ch0::toggle_DX5CR_DFENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a2dc40eb933969ce009bc8360528576b6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_DX5CR_DFEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch017toggle_DX5CR_DFENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle DX5CR’s DFEN bit.</p>
<p>Digital Filter Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014get_DX5CR_INSWEv">
<span id="_CPPv3NV7XMC47009usic0_ch014get_DX5CR_INSWEv"></span><span id="_CPPv2NV7XMC47009usic0_ch014get_DX5CR_INSWEv"></span><span id="XMC4700::usic0_ch0::get_DX5CR_INSWV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ad183bcde55dcc97b3652336022c1654f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DX5CR_INSW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014get_DX5CR_INSWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get DX5CR’s INSW bit.</p>
<p>Input Switch </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014set_DX5CR_INSWEv">
<span id="_CPPv3NV7XMC47009usic0_ch014set_DX5CR_INSWEv"></span><span id="_CPPv2NV7XMC47009usic0_ch014set_DX5CR_INSWEv"></span><span id="XMC4700::usic0_ch0::set_DX5CR_INSWV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a0d10b032bfcf457dccfbb4a111ae5369"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DX5CR_INSW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014set_DX5CR_INSWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set DX5CR’s INSW bit.</p>
<p>Input Switch </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch016clear_DX5CR_INSWEv">
<span id="_CPPv3NV7XMC47009usic0_ch016clear_DX5CR_INSWEv"></span><span id="_CPPv2NV7XMC47009usic0_ch016clear_DX5CR_INSWEv"></span><span id="XMC4700::usic0_ch0::clear_DX5CR_INSWV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1af6d84460a62bca13ad430750fa2fcda4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_DX5CR_INSW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch016clear_DX5CR_INSWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear DX5CR’s INSW bit.</p>
<p>Input Switch </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch017toggle_DX5CR_INSWEv">
<span id="_CPPv3NV7XMC47009usic0_ch017toggle_DX5CR_INSWEv"></span><span id="_CPPv2NV7XMC47009usic0_ch017toggle_DX5CR_INSWEv"></span><span id="XMC4700::usic0_ch0::toggle_DX5CR_INSWV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a5fd8cb551e34e0480f63d99a8ea750e7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_DX5CR_INSW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch017toggle_DX5CR_INSWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle DX5CR’s INSW bit.</p>
<p>Input Switch </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014get_DX5CR_DSELEv">
<span id="_CPPv3NV7XMC47009usic0_ch014get_DX5CR_DSELEv"></span><span id="_CPPv2NV7XMC47009usic0_ch014get_DX5CR_DSELEv"></span><span id="XMC4700::usic0_ch0::get_DX5CR_DSELV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1acb960535af386954017816d3556d0770"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_USIC0__CH0__DX0CR__DSEL_8h_1add09d75e7d078dee24c11f78e9e11618.html#_CPPv4N7XMC470020USIC0_CH0_DX0CR_DSELE" title="XMC4700::USIC0_CH0_DX0CR_DSEL"><span class="n"><span class="pre">USIC0_CH0_DX0CR_DSEL</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DX5CR_DSEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014get_DX5CR_DSELEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get DX5CR’s DSEL field.</p>
<p>Data Selection for Input Signal </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014set_DX5CR_DSELE20USIC0_CH0_DX0CR_DSEL">
<span id="_CPPv3NV7XMC47009usic0_ch014set_DX5CR_DSELE20USIC0_CH0_DX0CR_DSEL"></span><span id="_CPPv2NV7XMC47009usic0_ch014set_DX5CR_DSELE20USIC0_CH0_DX0CR_DSEL"></span><span id="XMC4700::usic0_ch0::set_DX5CR_DSEL__USIC0_CH0_DX0CR_DSELV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a0778717cfbe3208ab5a224da77e71906"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DX5CR_DSEL</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_USIC0__CH0__DX0CR__DSEL_8h_1add09d75e7d078dee24c11f78e9e11618.html#_CPPv4N7XMC470020USIC0_CH0_DX0CR_DSELE" title="XMC4700::USIC0_CH0_DX0CR_DSEL"><span class="n"><span class="pre">USIC0_CH0_DX0CR_DSEL</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014set_DX5CR_DSELE20USIC0_CH0_DX0CR_DSEL" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set DX5CR’s DSEL field.</p>
<p>Data Selection for Input Signal </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch09get_DX5CRERbR18USIC0_CH0_DX0CR_CMRbRbRbRbRbR20USIC0_CH0_DX0CR_DSEL">
<span id="_CPPv3NV7XMC47009usic0_ch09get_DX5CRERbR18USIC0_CH0_DX0CR_CMRbRbRbRbRbR20USIC0_CH0_DX0CR_DSEL"></span><span id="_CPPv2NV7XMC47009usic0_ch09get_DX5CRERbR18USIC0_CH0_DX0CR_CMRbRbRbRbRbR20USIC0_CH0_DX0CR_DSEL"></span><span id="XMC4700::usic0_ch0::get_DX5CR__bR.USIC0_CH0_DX0CR_CMR.bR.bR.bR.bR.bR.USIC0_CH0_DX0CR_DSELRV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1acecc8644d246ea3b3795f9b5cf6ba483"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DX5CR</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">DXS</span></span>, <a class="reference internal" href="enum_USIC0__CH0__DX0CR__CM_8h_1abfa3983f7ff73bd6c510238fa65e8ecb.html#_CPPv4N7XMC470018USIC0_CH0_DX0CR_CME" title="XMC4700::USIC0_CH0_DX0CR_CM"><span class="n"><span class="pre">USIC0_CH0_DX0CR_CM</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">CM</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">SFSEL</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">DPOL</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">DSEN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">DFEN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">INSW</span></span>, <a class="reference internal" href="enum_USIC0__CH0__DX0CR__DSEL_8h_1add09d75e7d078dee24c11f78e9e11618.html#_CPPv4N7XMC470020USIC0_CH0_DX0CR_DSELE" title="XMC4700::USIC0_CH0_DX0CR_DSEL"><span class="n"><span class="pre">USIC0_CH0_DX0CR_DSEL</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">DSEL</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch09get_DX5CRERbR18USIC0_CH0_DX0CR_CMRbRbRbRbRbR20USIC0_CH0_DX0CR_DSEL" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get all of DX5CR’s bit fields.</p>
<p>(read-write) Input Control Register 5 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch09set_DX5CRE18USIC0_CH0_DX0CR_CMbbbbb20USIC0_CH0_DX0CR_DSEL">
<span id="_CPPv3NV7XMC47009usic0_ch09set_DX5CRE18USIC0_CH0_DX0CR_CMbbbbb20USIC0_CH0_DX0CR_DSEL"></span><span id="_CPPv2NV7XMC47009usic0_ch09set_DX5CRE18USIC0_CH0_DX0CR_CMbbbbb20USIC0_CH0_DX0CR_DSEL"></span><span id="XMC4700::usic0_ch0::set_DX5CR__USIC0_CH0_DX0CR_CM.b.b.b.b.b.USIC0_CH0_DX0CR_DSELV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1af1ec43fb95e1ed8b5033d80c704c47d9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DX5CR</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_USIC0__CH0__DX0CR__CM_8h_1abfa3983f7ff73bd6c510238fa65e8ecb.html#_CPPv4N7XMC470018USIC0_CH0_DX0CR_CME" title="XMC4700::USIC0_CH0_DX0CR_CM"><span class="n"><span class="pre">USIC0_CH0_DX0CR_CM</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">CM</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">SFSEL</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">DPOL</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">DSEN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">DFEN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">INSW</span></span>, <a class="reference internal" href="enum_USIC0__CH0__DX0CR__DSEL_8h_1add09d75e7d078dee24c11f78e9e11618.html#_CPPv4N7XMC470020USIC0_CH0_DX0CR_DSELE" title="XMC4700::USIC0_CH0_DX0CR_DSEL"><span class="n"><span class="pre">USIC0_CH0_DX0CR_DSEL</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">DSEL</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch09set_DX5CRE18USIC0_CH0_DX0CR_CMbbbbb20USIC0_CH0_DX0CR_DSEL" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set all of DX5CR’s bit fields.</p>
<p>(read-write) Input Control Register 5 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch012get_SCTR_WLEEv">
<span id="_CPPv3NV7XMC47009usic0_ch012get_SCTR_WLEEv"></span><span id="_CPPv2NV7XMC47009usic0_ch012get_SCTR_WLEEv"></span><span id="XMC4700::usic0_ch0::get_SCTR_WLEV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a57d065ef85a6efb0169a4e825f4fa240"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_USIC0__CH0__SCTR__WLE_8h_1ade7fc1107962223c394635def0ebe0be.html#_CPPv4N7XMC470018USIC0_CH0_SCTR_WLEE" title="XMC4700::USIC0_CH0_SCTR_WLE"><span class="n"><span class="pre">USIC0_CH0_SCTR_WLE</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_SCTR_WLE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch012get_SCTR_WLEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get SCTR’s WLE field.</p>
<p>Word Length </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch012set_SCTR_WLEE18USIC0_CH0_SCTR_WLE">
<span id="_CPPv3NV7XMC47009usic0_ch012set_SCTR_WLEE18USIC0_CH0_SCTR_WLE"></span><span id="_CPPv2NV7XMC47009usic0_ch012set_SCTR_WLEE18USIC0_CH0_SCTR_WLE"></span><span id="XMC4700::usic0_ch0::set_SCTR_WLE__USIC0_CH0_SCTR_WLEV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a9422d3e9e8a86c6cf653b8877eaead19"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_SCTR_WLE</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_USIC0__CH0__SCTR__WLE_8h_1ade7fc1107962223c394635def0ebe0be.html#_CPPv4N7XMC470018USIC0_CH0_SCTR_WLEE" title="XMC4700::USIC0_CH0_SCTR_WLE"><span class="n"><span class="pre">USIC0_CH0_SCTR_WLE</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch012set_SCTR_WLEE18USIC0_CH0_SCTR_WLE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set SCTR’s WLE field.</p>
<p>Word Length </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch012get_SCTR_FLEEv">
<span id="_CPPv3NV7XMC47009usic0_ch012get_SCTR_FLEEv"></span><span id="_CPPv2NV7XMC47009usic0_ch012get_SCTR_FLEEv"></span><span id="XMC4700::usic0_ch0::get_SCTR_FLEV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a087014f29b8ebd980c4e765a0fd5dc0f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_SCTR_FLE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch012get_SCTR_FLEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get SCTR’s FLE field.</p>
<p>Frame Length </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch012set_SCTR_FLEE7uint8_t">
<span id="_CPPv3NV7XMC47009usic0_ch012set_SCTR_FLEE7uint8_t"></span><span id="_CPPv2NV7XMC47009usic0_ch012set_SCTR_FLEE7uint8_t"></span><span id="XMC4700::usic0_ch0::set_SCTR_FLE__uint8_tV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a2c85fe3cb54d420e7ecc17b2cb0246d4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_SCTR_FLE</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch012set_SCTR_FLEE7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set SCTR’s FLE field.</p>
<p>Frame Length </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch012get_SCTR_TRMEv">
<span id="_CPPv3NV7XMC47009usic0_ch012get_SCTR_TRMEv"></span><span id="_CPPv2NV7XMC47009usic0_ch012get_SCTR_TRMEv"></span><span id="XMC4700::usic0_ch0::get_SCTR_TRMV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1af6e530dcc77b89843f89ca647b9f36e8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_USIC0__CH0__SCTR__TRM_8h_1a6412e0cfdbb71b465c0c5cc48ded62ab.html#_CPPv4N7XMC470018USIC0_CH0_SCTR_TRME" title="XMC4700::USIC0_CH0_SCTR_TRM"><span class="n"><span class="pre">USIC0_CH0_SCTR_TRM</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_SCTR_TRM</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch012get_SCTR_TRMEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get SCTR’s TRM field.</p>
<p>Transmission Mode </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch012set_SCTR_TRME18USIC0_CH0_SCTR_TRM">
<span id="_CPPv3NV7XMC47009usic0_ch012set_SCTR_TRME18USIC0_CH0_SCTR_TRM"></span><span id="_CPPv2NV7XMC47009usic0_ch012set_SCTR_TRME18USIC0_CH0_SCTR_TRM"></span><span id="XMC4700::usic0_ch0::set_SCTR_TRM__USIC0_CH0_SCTR_TRMV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ac2c39190e7090cd5bfb1ce9bec2415b3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_SCTR_TRM</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_USIC0__CH0__SCTR__TRM_8h_1a6412e0cfdbb71b465c0c5cc48ded62ab.html#_CPPv4N7XMC470018USIC0_CH0_SCTR_TRME" title="XMC4700::USIC0_CH0_SCTR_TRM"><span class="n"><span class="pre">USIC0_CH0_SCTR_TRM</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch012set_SCTR_TRME18USIC0_CH0_SCTR_TRM" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set SCTR’s TRM field.</p>
<p>Transmission Mode </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014get_SCTR_DOCFGEv">
<span id="_CPPv3NV7XMC47009usic0_ch014get_SCTR_DOCFGEv"></span><span id="_CPPv2NV7XMC47009usic0_ch014get_SCTR_DOCFGEv"></span><span id="XMC4700::usic0_ch0::get_SCTR_DOCFGV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a82eeb7d1fa6f292b79fc3f367d1d950c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_USIC0__CH0__SCTR__DOCFG_8h_1aead01843fc530cb208066af983e34ec9.html#_CPPv4N7XMC470020USIC0_CH0_SCTR_DOCFGE" title="XMC4700::USIC0_CH0_SCTR_DOCFG"><span class="n"><span class="pre">USIC0_CH0_SCTR_DOCFG</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_SCTR_DOCFG</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014get_SCTR_DOCFGEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get SCTR’s DOCFG field.</p>
<p>Data Output Configuration </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014set_SCTR_DOCFGE20USIC0_CH0_SCTR_DOCFG">
<span id="_CPPv3NV7XMC47009usic0_ch014set_SCTR_DOCFGE20USIC0_CH0_SCTR_DOCFG"></span><span id="_CPPv2NV7XMC47009usic0_ch014set_SCTR_DOCFGE20USIC0_CH0_SCTR_DOCFG"></span><span id="XMC4700::usic0_ch0::set_SCTR_DOCFG__USIC0_CH0_SCTR_DOCFGV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a0b340b84621036392567017074e4551f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_SCTR_DOCFG</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_USIC0__CH0__SCTR__DOCFG_8h_1aead01843fc530cb208066af983e34ec9.html#_CPPv4N7XMC470020USIC0_CH0_SCTR_DOCFGE" title="XMC4700::USIC0_CH0_SCTR_DOCFG"><span class="n"><span class="pre">USIC0_CH0_SCTR_DOCFG</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014set_SCTR_DOCFGE20USIC0_CH0_SCTR_DOCFG" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set SCTR’s DOCFG field.</p>
<p>Data Output Configuration </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015get_SCTR_HPCDIREv">
<span id="_CPPv3NV7XMC47009usic0_ch015get_SCTR_HPCDIREv"></span><span id="_CPPv2NV7XMC47009usic0_ch015get_SCTR_HPCDIREv"></span><span id="XMC4700::usic0_ch0::get_SCTR_HPCDIRV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a3431513275fe378dd94e21332a68403b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_SCTR_HPCDIR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015get_SCTR_HPCDIREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get SCTR’s HPCDIR bit.</p>
<p>Port Control Direction </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015set_SCTR_HPCDIREv">
<span id="_CPPv3NV7XMC47009usic0_ch015set_SCTR_HPCDIREv"></span><span id="_CPPv2NV7XMC47009usic0_ch015set_SCTR_HPCDIREv"></span><span id="XMC4700::usic0_ch0::set_SCTR_HPCDIRV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1aded8ac81e607c6fce93bc6954b545be3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_SCTR_HPCDIR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015set_SCTR_HPCDIREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set SCTR’s HPCDIR bit.</p>
<p>Port Control Direction </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch017clear_SCTR_HPCDIREv">
<span id="_CPPv3NV7XMC47009usic0_ch017clear_SCTR_HPCDIREv"></span><span id="_CPPv2NV7XMC47009usic0_ch017clear_SCTR_HPCDIREv"></span><span id="XMC4700::usic0_ch0::clear_SCTR_HPCDIRV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ae0fd96006a721f5310b2b9d82090c50f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_SCTR_HPCDIR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch017clear_SCTR_HPCDIREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear SCTR’s HPCDIR bit.</p>
<p>Port Control Direction </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch018toggle_SCTR_HPCDIREv">
<span id="_CPPv3NV7XMC47009usic0_ch018toggle_SCTR_HPCDIREv"></span><span id="_CPPv2NV7XMC47009usic0_ch018toggle_SCTR_HPCDIREv"></span><span id="XMC4700::usic0_ch0::toggle_SCTR_HPCDIRV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1afc89bc000630f3b298f36b5c90540fac"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_SCTR_HPCDIR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch018toggle_SCTR_HPCDIREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle SCTR’s HPCDIR bit.</p>
<p>Port Control Direction </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch012get_SCTR_DSMEv">
<span id="_CPPv3NV7XMC47009usic0_ch012get_SCTR_DSMEv"></span><span id="_CPPv2NV7XMC47009usic0_ch012get_SCTR_DSMEv"></span><span id="XMC4700::usic0_ch0::get_SCTR_DSMV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a9f5d74e450af132794098fd8f483059f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_USIC0__CH0__SCTR__DSM_8h_1a53b230034d6f53fdb538e5b5f5d7c838.html#_CPPv4N7XMC470018USIC0_CH0_SCTR_DSME" title="XMC4700::USIC0_CH0_SCTR_DSM"><span class="n"><span class="pre">USIC0_CH0_SCTR_DSM</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_SCTR_DSM</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch012get_SCTR_DSMEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get SCTR’s DSM field.</p>
<p>Data Shift Mode </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch012set_SCTR_DSME18USIC0_CH0_SCTR_DSM">
<span id="_CPPv3NV7XMC47009usic0_ch012set_SCTR_DSME18USIC0_CH0_SCTR_DSM"></span><span id="_CPPv2NV7XMC47009usic0_ch012set_SCTR_DSME18USIC0_CH0_SCTR_DSM"></span><span id="XMC4700::usic0_ch0::set_SCTR_DSM__USIC0_CH0_SCTR_DSMV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ad08b18810b40793fc929dc9b0a18f72b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_SCTR_DSM</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_USIC0__CH0__SCTR__DSM_8h_1a53b230034d6f53fdb538e5b5f5d7c838.html#_CPPv4N7XMC470018USIC0_CH0_SCTR_DSME" title="XMC4700::USIC0_CH0_SCTR_DSM"><span class="n"><span class="pre">USIC0_CH0_SCTR_DSM</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch012set_SCTR_DSME18USIC0_CH0_SCTR_DSM" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set SCTR’s DSM field.</p>
<p>Data Shift Mode </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch012get_SCTR_PDLEv">
<span id="_CPPv3NV7XMC47009usic0_ch012get_SCTR_PDLEv"></span><span id="_CPPv2NV7XMC47009usic0_ch012get_SCTR_PDLEv"></span><span id="XMC4700::usic0_ch0::get_SCTR_PDLV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ac3d674dc6b8478770f220ef79fb9ed8d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_SCTR_PDL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch012get_SCTR_PDLEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get SCTR’s PDL bit.</p>
<p>Passive Data Level </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch012set_SCTR_PDLEv">
<span id="_CPPv3NV7XMC47009usic0_ch012set_SCTR_PDLEv"></span><span id="_CPPv2NV7XMC47009usic0_ch012set_SCTR_PDLEv"></span><span id="XMC4700::usic0_ch0::set_SCTR_PDLV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a3f967933207ea60d14e0709b79717a42"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_SCTR_PDL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch012set_SCTR_PDLEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set SCTR’s PDL bit.</p>
<p>Passive Data Level </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014clear_SCTR_PDLEv">
<span id="_CPPv3NV7XMC47009usic0_ch014clear_SCTR_PDLEv"></span><span id="_CPPv2NV7XMC47009usic0_ch014clear_SCTR_PDLEv"></span><span id="XMC4700::usic0_ch0::clear_SCTR_PDLV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ac0d88f760caf8aa24b655c7c9c9c16bc"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_SCTR_PDL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014clear_SCTR_PDLEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear SCTR’s PDL bit.</p>
<p>Passive Data Level </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015toggle_SCTR_PDLEv">
<span id="_CPPv3NV7XMC47009usic0_ch015toggle_SCTR_PDLEv"></span><span id="_CPPv2NV7XMC47009usic0_ch015toggle_SCTR_PDLEv"></span><span id="XMC4700::usic0_ch0::toggle_SCTR_PDLV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a49ea5a0296527fc829fdee845eced605"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_SCTR_PDL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015toggle_SCTR_PDLEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle SCTR’s PDL bit.</p>
<p>Passive Data Level </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch013get_SCTR_SDIREv">
<span id="_CPPv3NV7XMC47009usic0_ch013get_SCTR_SDIREv"></span><span id="_CPPv2NV7XMC47009usic0_ch013get_SCTR_SDIREv"></span><span id="XMC4700::usic0_ch0::get_SCTR_SDIRV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a8ca502905c5721712a26985f80d90583"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_SCTR_SDIR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch013get_SCTR_SDIREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get SCTR’s SDIR bit.</p>
<p>Shift Direction </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch013set_SCTR_SDIREv">
<span id="_CPPv3NV7XMC47009usic0_ch013set_SCTR_SDIREv"></span><span id="_CPPv2NV7XMC47009usic0_ch013set_SCTR_SDIREv"></span><span id="XMC4700::usic0_ch0::set_SCTR_SDIRV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ad7bfb86c1e028d1ccea23fd6fc6fdf49"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_SCTR_SDIR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch013set_SCTR_SDIREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set SCTR’s SDIR bit.</p>
<p>Shift Direction </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015clear_SCTR_SDIREv">
<span id="_CPPv3NV7XMC47009usic0_ch015clear_SCTR_SDIREv"></span><span id="_CPPv2NV7XMC47009usic0_ch015clear_SCTR_SDIREv"></span><span id="XMC4700::usic0_ch0::clear_SCTR_SDIRV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a566a920004e8a0e7d954895c69d8e3d1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_SCTR_SDIR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015clear_SCTR_SDIREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear SCTR’s SDIR bit.</p>
<p>Shift Direction </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch016toggle_SCTR_SDIREv">
<span id="_CPPv3NV7XMC47009usic0_ch016toggle_SCTR_SDIREv"></span><span id="_CPPv2NV7XMC47009usic0_ch016toggle_SCTR_SDIREv"></span><span id="XMC4700::usic0_ch0::toggle_SCTR_SDIRV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1acbb190d59e73583fa6d8f53719afe27c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_SCTR_SDIR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch016toggle_SCTR_SDIREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle SCTR’s SDIR bit.</p>
<p>Shift Direction </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch08get_SCTRER18USIC0_CH0_SCTR_WLER7uint8_tR18USIC0_CH0_SCTR_TRMR20USIC0_CH0_SCTR_DOCFGRbR18USIC0_CH0_SCTR_DSMRbRb">
<span id="_CPPv3NV7XMC47009usic0_ch08get_SCTRER18USIC0_CH0_SCTR_WLER7uint8_tR18USIC0_CH0_SCTR_TRMR20USIC0_CH0_SCTR_DOCFGRbR18USIC0_CH0_SCTR_DSMRbRb"></span><span id="_CPPv2NV7XMC47009usic0_ch08get_SCTRER18USIC0_CH0_SCTR_WLER7uint8_tR18USIC0_CH0_SCTR_TRMR20USIC0_CH0_SCTR_DOCFGRbR18USIC0_CH0_SCTR_DSMRbRb"></span><span id="XMC4700::usic0_ch0::get_SCTR__USIC0_CH0_SCTR_WLER.uint8_tR.USIC0_CH0_SCTR_TRMR.USIC0_CH0_SCTR_DOCFGR.bR.USIC0_CH0_SCTR_DSMR.bR.bRV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a349fcb87b1f635d3376b9b182e949cdf"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_SCTR</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_USIC0__CH0__SCTR__WLE_8h_1ade7fc1107962223c394635def0ebe0be.html#_CPPv4N7XMC470018USIC0_CH0_SCTR_WLEE" title="XMC4700::USIC0_CH0_SCTR_WLE"><span class="n"><span class="pre">USIC0_CH0_SCTR_WLE</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">WLE</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">FLE</span></span>, <a class="reference internal" href="enum_USIC0__CH0__SCTR__TRM_8h_1a6412e0cfdbb71b465c0c5cc48ded62ab.html#_CPPv4N7XMC470018USIC0_CH0_SCTR_TRME" title="XMC4700::USIC0_CH0_SCTR_TRM"><span class="n"><span class="pre">USIC0_CH0_SCTR_TRM</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">TRM</span></span>, <a class="reference internal" href="enum_USIC0__CH0__SCTR__DOCFG_8h_1aead01843fc530cb208066af983e34ec9.html#_CPPv4N7XMC470020USIC0_CH0_SCTR_DOCFGE" title="XMC4700::USIC0_CH0_SCTR_DOCFG"><span class="n"><span class="pre">USIC0_CH0_SCTR_DOCFG</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">DOCFG</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">HPCDIR</span></span>, <a class="reference internal" href="enum_USIC0__CH0__SCTR__DSM_8h_1a53b230034d6f53fdb538e5b5f5d7c838.html#_CPPv4N7XMC470018USIC0_CH0_SCTR_DSME" title="XMC4700::USIC0_CH0_SCTR_DSM"><span class="n"><span class="pre">USIC0_CH0_SCTR_DSM</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">DSM</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PDL</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">SDIR</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch08get_SCTRER18USIC0_CH0_SCTR_WLER7uint8_tR18USIC0_CH0_SCTR_TRMR20USIC0_CH0_SCTR_DOCFGRbR18USIC0_CH0_SCTR_DSMRbRb" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get all of SCTR’s bit fields.</p>
<p>(read-write) Shift Control Register </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch08set_SCTRE18USIC0_CH0_SCTR_WLE7uint8_t18USIC0_CH0_SCTR_TRM20USIC0_CH0_SCTR_DOCFGb18USIC0_CH0_SCTR_DSMbb">
<span id="_CPPv3NV7XMC47009usic0_ch08set_SCTRE18USIC0_CH0_SCTR_WLE7uint8_t18USIC0_CH0_SCTR_TRM20USIC0_CH0_SCTR_DOCFGb18USIC0_CH0_SCTR_DSMbb"></span><span id="_CPPv2NV7XMC47009usic0_ch08set_SCTRE18USIC0_CH0_SCTR_WLE7uint8_t18USIC0_CH0_SCTR_TRM20USIC0_CH0_SCTR_DOCFGb18USIC0_CH0_SCTR_DSMbb"></span><span id="XMC4700::usic0_ch0::set_SCTR__USIC0_CH0_SCTR_WLE.uint8_t.USIC0_CH0_SCTR_TRM.USIC0_CH0_SCTR_DOCFG.b.USIC0_CH0_SCTR_DSM.b.bV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a8f1e1635fb9d8713537dfe6a3bd3d5de"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_SCTR</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_USIC0__CH0__SCTR__WLE_8h_1ade7fc1107962223c394635def0ebe0be.html#_CPPv4N7XMC470018USIC0_CH0_SCTR_WLEE" title="XMC4700::USIC0_CH0_SCTR_WLE"><span class="n"><span class="pre">USIC0_CH0_SCTR_WLE</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">WLE</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">FLE</span></span>, <a class="reference internal" href="enum_USIC0__CH0__SCTR__TRM_8h_1a6412e0cfdbb71b465c0c5cc48ded62ab.html#_CPPv4N7XMC470018USIC0_CH0_SCTR_TRME" title="XMC4700::USIC0_CH0_SCTR_TRM"><span class="n"><span class="pre">USIC0_CH0_SCTR_TRM</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">TRM</span></span>, <a class="reference internal" href="enum_USIC0__CH0__SCTR__DOCFG_8h_1aead01843fc530cb208066af983e34ec9.html#_CPPv4N7XMC470020USIC0_CH0_SCTR_DOCFGE" title="XMC4700::USIC0_CH0_SCTR_DOCFG"><span class="n"><span class="pre">USIC0_CH0_SCTR_DOCFG</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">DOCFG</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">HPCDIR</span></span>, <a class="reference internal" href="enum_USIC0__CH0__SCTR__DSM_8h_1a53b230034d6f53fdb538e5b5f5d7c838.html#_CPPv4N7XMC470018USIC0_CH0_SCTR_DSME" title="XMC4700::USIC0_CH0_SCTR_DSM"><span class="n"><span class="pre">USIC0_CH0_SCTR_DSM</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">DSM</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PDL</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">SDIR</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch08set_SCTRE18USIC0_CH0_SCTR_WLE7uint8_t18USIC0_CH0_SCTR_TRM20USIC0_CH0_SCTR_DOCFGb18USIC0_CH0_SCTR_DSMbb" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set all of SCTR’s bit fields.</p>
<p>(read-write) Shift Control Register </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch011get_TCSR_TEEv">
<span id="_CPPv3NV7XMC47009usic0_ch011get_TCSR_TEEv"></span><span id="_CPPv2NV7XMC47009usic0_ch011get_TCSR_TEEv"></span><span id="XMC4700::usic0_ch0::get_TCSR_TEV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a2dba6d16644a3aabdc9f3203d26bc037"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_TCSR_TE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch011get_TCSR_TEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get TCSR’s TE bit.</p>
<p>Trigger Event </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch012get_TCSR_TVCEv">
<span id="_CPPv3NV7XMC47009usic0_ch012get_TCSR_TVCEv"></span><span id="_CPPv2NV7XMC47009usic0_ch012get_TCSR_TVCEv"></span><span id="XMC4700::usic0_ch0::get_TCSR_TVCV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a0078c2de8b85d0f228bb1d0fed6c4738"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_TCSR_TVC</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch012get_TCSR_TVCEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get TCSR’s TVC bit.</p>
<p>Transmission Valid Cumulated </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch011get_TCSR_TVEv">
<span id="_CPPv3NV7XMC47009usic0_ch011get_TCSR_TVEv"></span><span id="_CPPv2NV7XMC47009usic0_ch011get_TCSR_TVEv"></span><span id="XMC4700::usic0_ch0::get_TCSR_TVV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ab63bbf217ee3aaf5318cbe51136fd466"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_TCSR_TV</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch011get_TCSR_TVEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get TCSR’s TV bit.</p>
<p>Transmission Valid </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch013get_TCSR_TSOFEv">
<span id="_CPPv3NV7XMC47009usic0_ch013get_TCSR_TSOFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch013get_TCSR_TSOFEv"></span><span id="XMC4700::usic0_ch0::get_TCSR_TSOFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a8639af33eafbb234fff5e63830f0b3b1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_TCSR_TSOF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch013get_TCSR_TSOFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get TCSR’s TSOF bit.</p>
<p>Transmitted Start Of Frame </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch011get_TCSR_WAEv">
<span id="_CPPv3NV7XMC47009usic0_ch011get_TCSR_WAEv"></span><span id="_CPPv2NV7XMC47009usic0_ch011get_TCSR_WAEv"></span><span id="XMC4700::usic0_ch0::get_TCSR_WAV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1addf8a56744bf5f628ac25cd09649bc98"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_TCSR_WA</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch011get_TCSR_WAEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get TCSR’s WA bit.</p>
<p>Word Address </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch011set_TCSR_WAEv">
<span id="_CPPv3NV7XMC47009usic0_ch011set_TCSR_WAEv"></span><span id="_CPPv2NV7XMC47009usic0_ch011set_TCSR_WAEv"></span><span id="XMC4700::usic0_ch0::set_TCSR_WAV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a446b5bde2984313b5eff69171712b082"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_TCSR_WA</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch011set_TCSR_WAEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set TCSR’s WA bit.</p>
<p>Word Address </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch013clear_TCSR_WAEv">
<span id="_CPPv3NV7XMC47009usic0_ch013clear_TCSR_WAEv"></span><span id="_CPPv2NV7XMC47009usic0_ch013clear_TCSR_WAEv"></span><span id="XMC4700::usic0_ch0::clear_TCSR_WAV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1abf6532b794bac79bf307e0d091da59a5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_TCSR_WA</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch013clear_TCSR_WAEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear TCSR’s WA bit.</p>
<p>Word Address </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014toggle_TCSR_WAEv">
<span id="_CPPv3NV7XMC47009usic0_ch014toggle_TCSR_WAEv"></span><span id="_CPPv2NV7XMC47009usic0_ch014toggle_TCSR_WAEv"></span><span id="XMC4700::usic0_ch0::toggle_TCSR_WAV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a99b6defcfe42751a4156c195da05f6a4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_TCSR_WA</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014toggle_TCSR_WAEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle TCSR’s WA bit.</p>
<p>Word Address </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014get_TCSR_TDVTREv">
<span id="_CPPv3NV7XMC47009usic0_ch014get_TCSR_TDVTREv"></span><span id="_CPPv2NV7XMC47009usic0_ch014get_TCSR_TDVTREv"></span><span id="XMC4700::usic0_ch0::get_TCSR_TDVTRV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a0377512c7346a477eba03e27f11b3d97"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_TCSR_TDVTR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014get_TCSR_TDVTREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get TCSR’s TDVTR bit.</p>
<p>TBUF Data Valid Trigger </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014set_TCSR_TDVTREv">
<span id="_CPPv3NV7XMC47009usic0_ch014set_TCSR_TDVTREv"></span><span id="_CPPv2NV7XMC47009usic0_ch014set_TCSR_TDVTREv"></span><span id="XMC4700::usic0_ch0::set_TCSR_TDVTRV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ab2d382209d4df7750d6f2584566bb741"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_TCSR_TDVTR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014set_TCSR_TDVTREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set TCSR’s TDVTR bit.</p>
<p>TBUF Data Valid Trigger </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch016clear_TCSR_TDVTREv">
<span id="_CPPv3NV7XMC47009usic0_ch016clear_TCSR_TDVTREv"></span><span id="_CPPv2NV7XMC47009usic0_ch016clear_TCSR_TDVTREv"></span><span id="XMC4700::usic0_ch0::clear_TCSR_TDVTRV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a1457a17c0b9ae4a4dd2db81f48f63148"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_TCSR_TDVTR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch016clear_TCSR_TDVTREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear TCSR’s TDVTR bit.</p>
<p>TBUF Data Valid Trigger </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch017toggle_TCSR_TDVTREv">
<span id="_CPPv3NV7XMC47009usic0_ch017toggle_TCSR_TDVTREv"></span><span id="_CPPv2NV7XMC47009usic0_ch017toggle_TCSR_TDVTREv"></span><span id="XMC4700::usic0_ch0::toggle_TCSR_TDVTRV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ac2579e6dadbe47300468cc2e16649a64"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_TCSR_TDVTR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch017toggle_TCSR_TDVTREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle TCSR’s TDVTR bit.</p>
<p>TBUF Data Valid Trigger </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch013get_TCSR_TDENEv">
<span id="_CPPv3NV7XMC47009usic0_ch013get_TCSR_TDENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch013get_TCSR_TDENEv"></span><span id="XMC4700::usic0_ch0::get_TCSR_TDENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ac4bf0ba61b1910e40dcc3000e44592af"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_USIC0__CH0__TCSR__TDEN_8h_1a2bc7ee82c201b3475f192ff09e3107ec.html#_CPPv4N7XMC470019USIC0_CH0_TCSR_TDENE" title="XMC4700::USIC0_CH0_TCSR_TDEN"><span class="n"><span class="pre">USIC0_CH0_TCSR_TDEN</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_TCSR_TDEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch013get_TCSR_TDENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get TCSR’s TDEN field.</p>
<p>TBUF Data Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch013set_TCSR_TDENE19USIC0_CH0_TCSR_TDEN">
<span id="_CPPv3NV7XMC47009usic0_ch013set_TCSR_TDENE19USIC0_CH0_TCSR_TDEN"></span><span id="_CPPv2NV7XMC47009usic0_ch013set_TCSR_TDENE19USIC0_CH0_TCSR_TDEN"></span><span id="XMC4700::usic0_ch0::set_TCSR_TDEN__USIC0_CH0_TCSR_TDENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a1c67feeb47e208665fd81c950ace1e88"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_TCSR_TDEN</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_USIC0__CH0__TCSR__TDEN_8h_1a2bc7ee82c201b3475f192ff09e3107ec.html#_CPPv4N7XMC470019USIC0_CH0_TCSR_TDENE" title="XMC4700::USIC0_CH0_TCSR_TDEN"><span class="n"><span class="pre">USIC0_CH0_TCSR_TDEN</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch013set_TCSR_TDENE19USIC0_CH0_TCSR_TDEN" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set TCSR’s TDEN field.</p>
<p>TBUF Data Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014get_TCSR_TDSSMEv">
<span id="_CPPv3NV7XMC47009usic0_ch014get_TCSR_TDSSMEv"></span><span id="_CPPv2NV7XMC47009usic0_ch014get_TCSR_TDSSMEv"></span><span id="XMC4700::usic0_ch0::get_TCSR_TDSSMV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a034db567e5c63bdfd2917cbb108c897d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_TCSR_TDSSM</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014get_TCSR_TDSSMEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get TCSR’s TDSSM bit.</p>
<p>TBUF Data Single Shot Mode </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014set_TCSR_TDSSMEv">
<span id="_CPPv3NV7XMC47009usic0_ch014set_TCSR_TDSSMEv"></span><span id="_CPPv2NV7XMC47009usic0_ch014set_TCSR_TDSSMEv"></span><span id="XMC4700::usic0_ch0::set_TCSR_TDSSMV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1afec2ef7d897089c6451b1db97c3929e0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_TCSR_TDSSM</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014set_TCSR_TDSSMEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set TCSR’s TDSSM bit.</p>
<p>TBUF Data Single Shot Mode </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch016clear_TCSR_TDSSMEv">
<span id="_CPPv3NV7XMC47009usic0_ch016clear_TCSR_TDSSMEv"></span><span id="_CPPv2NV7XMC47009usic0_ch016clear_TCSR_TDSSMEv"></span><span id="XMC4700::usic0_ch0::clear_TCSR_TDSSMV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1abd22e26662dfeb87ff1a9a9a70a37c57"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_TCSR_TDSSM</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch016clear_TCSR_TDSSMEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear TCSR’s TDSSM bit.</p>
<p>TBUF Data Single Shot Mode </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch017toggle_TCSR_TDSSMEv">
<span id="_CPPv3NV7XMC47009usic0_ch017toggle_TCSR_TDSSMEv"></span><span id="_CPPv2NV7XMC47009usic0_ch017toggle_TCSR_TDSSMEv"></span><span id="XMC4700::usic0_ch0::toggle_TCSR_TDSSMV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a2539775cb7fd225d7b10a051aefef77c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_TCSR_TDSSM</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch017toggle_TCSR_TDSSMEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle TCSR’s TDSSM bit.</p>
<p>TBUF Data Single Shot Mode </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch012get_TCSR_TDVEv">
<span id="_CPPv3NV7XMC47009usic0_ch012get_TCSR_TDVEv"></span><span id="_CPPv2NV7XMC47009usic0_ch012get_TCSR_TDVEv"></span><span id="XMC4700::usic0_ch0::get_TCSR_TDVV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ad44048a940d6e5af201aad10c863dca5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_TCSR_TDV</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch012get_TCSR_TDVEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get TCSR’s TDV bit.</p>
<p>Transmit Data Valid </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch012get_TCSR_EOFEv">
<span id="_CPPv3NV7XMC47009usic0_ch012get_TCSR_EOFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch012get_TCSR_EOFEv"></span><span id="XMC4700::usic0_ch0::get_TCSR_EOFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a4e2001d96beed7078b0a37109e01a5eb"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_TCSR_EOF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch012get_TCSR_EOFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get TCSR’s EOF bit.</p>
<p>End Of Frame </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch012set_TCSR_EOFEv">
<span id="_CPPv3NV7XMC47009usic0_ch012set_TCSR_EOFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch012set_TCSR_EOFEv"></span><span id="XMC4700::usic0_ch0::set_TCSR_EOFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ae668b3f4b29b0dc19bcecc097a596e37"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_TCSR_EOF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch012set_TCSR_EOFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set TCSR’s EOF bit.</p>
<p>End Of Frame </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014clear_TCSR_EOFEv">
<span id="_CPPv3NV7XMC47009usic0_ch014clear_TCSR_EOFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch014clear_TCSR_EOFEv"></span><span id="XMC4700::usic0_ch0::clear_TCSR_EOFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ac6c87ec04e0a11df639a4166385ca64b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_TCSR_EOF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014clear_TCSR_EOFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear TCSR’s EOF bit.</p>
<p>End Of Frame </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015toggle_TCSR_EOFEv">
<span id="_CPPv3NV7XMC47009usic0_ch015toggle_TCSR_EOFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch015toggle_TCSR_EOFEv"></span><span id="XMC4700::usic0_ch0::toggle_TCSR_EOFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a9f590ef6138c24869be89ca6943e0a8d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_TCSR_EOF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015toggle_TCSR_EOFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle TCSR’s EOF bit.</p>
<p>End Of Frame </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch012get_TCSR_SOFEv">
<span id="_CPPv3NV7XMC47009usic0_ch012get_TCSR_SOFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch012get_TCSR_SOFEv"></span><span id="XMC4700::usic0_ch0::get_TCSR_SOFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a77ee94fbf5c1621552676b3ca26455c6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_TCSR_SOF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch012get_TCSR_SOFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get TCSR’s SOF bit.</p>
<p>Start Of Frame </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch012set_TCSR_SOFEv">
<span id="_CPPv3NV7XMC47009usic0_ch012set_TCSR_SOFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch012set_TCSR_SOFEv"></span><span id="XMC4700::usic0_ch0::set_TCSR_SOFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ade38e6264087ae0a3c09f91ced83c465"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_TCSR_SOF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch012set_TCSR_SOFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set TCSR’s SOF bit.</p>
<p>Start Of Frame </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014clear_TCSR_SOFEv">
<span id="_CPPv3NV7XMC47009usic0_ch014clear_TCSR_SOFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch014clear_TCSR_SOFEv"></span><span id="XMC4700::usic0_ch0::clear_TCSR_SOFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a41cac55f9b17e0a4a687f0c2b0a25894"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_TCSR_SOF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014clear_TCSR_SOFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear TCSR’s SOF bit.</p>
<p>Start Of Frame </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015toggle_TCSR_SOFEv">
<span id="_CPPv3NV7XMC47009usic0_ch015toggle_TCSR_SOFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch015toggle_TCSR_SOFEv"></span><span id="XMC4700::usic0_ch0::toggle_TCSR_SOFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1acab0345855d350b5eb18c7b66a0ea6d8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_TCSR_SOF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015toggle_TCSR_SOFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle TCSR’s SOF bit.</p>
<p>Start Of Frame </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014get_TCSR_HPCMDEv">
<span id="_CPPv3NV7XMC47009usic0_ch014get_TCSR_HPCMDEv"></span><span id="_CPPv2NV7XMC47009usic0_ch014get_TCSR_HPCMDEv"></span><span id="XMC4700::usic0_ch0::get_TCSR_HPCMDV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ae1fa2abdedf8fbdfbca05e353597fc9d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_TCSR_HPCMD</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014get_TCSR_HPCMDEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get TCSR’s HPCMD bit.</p>
<p>Hardware Port Control Mode </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014set_TCSR_HPCMDEv">
<span id="_CPPv3NV7XMC47009usic0_ch014set_TCSR_HPCMDEv"></span><span id="_CPPv2NV7XMC47009usic0_ch014set_TCSR_HPCMDEv"></span><span id="XMC4700::usic0_ch0::set_TCSR_HPCMDV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a6849b7a48a7b1b758e58240c9db0393d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_TCSR_HPCMD</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014set_TCSR_HPCMDEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set TCSR’s HPCMD bit.</p>
<p>Hardware Port Control Mode </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch016clear_TCSR_HPCMDEv">
<span id="_CPPv3NV7XMC47009usic0_ch016clear_TCSR_HPCMDEv"></span><span id="_CPPv2NV7XMC47009usic0_ch016clear_TCSR_HPCMDEv"></span><span id="XMC4700::usic0_ch0::clear_TCSR_HPCMDV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a0718a4ca78532fa6a2861771bed5aa9f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_TCSR_HPCMD</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch016clear_TCSR_HPCMDEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear TCSR’s HPCMD bit.</p>
<p>Hardware Port Control Mode </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch017toggle_TCSR_HPCMDEv">
<span id="_CPPv3NV7XMC47009usic0_ch017toggle_TCSR_HPCMDEv"></span><span id="_CPPv2NV7XMC47009usic0_ch017toggle_TCSR_HPCMDEv"></span><span id="XMC4700::usic0_ch0::toggle_TCSR_HPCMDV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1aa4d21371e3cbb155a5bb2f5cd74fb4f4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_TCSR_HPCMD</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch017toggle_TCSR_HPCMDEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle TCSR’s HPCMD bit.</p>
<p>Hardware Port Control Mode </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch013get_TCSR_WAMDEv">
<span id="_CPPv3NV7XMC47009usic0_ch013get_TCSR_WAMDEv"></span><span id="_CPPv2NV7XMC47009usic0_ch013get_TCSR_WAMDEv"></span><span id="XMC4700::usic0_ch0::get_TCSR_WAMDV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1aa7e8ecabc6853fedff828d895878ef8b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_TCSR_WAMD</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch013get_TCSR_WAMDEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get TCSR’s WAMD bit.</p>
<p>WA Mode </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch013set_TCSR_WAMDEv">
<span id="_CPPv3NV7XMC47009usic0_ch013set_TCSR_WAMDEv"></span><span id="_CPPv2NV7XMC47009usic0_ch013set_TCSR_WAMDEv"></span><span id="XMC4700::usic0_ch0::set_TCSR_WAMDV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1aa797ec0cd460e4b5919319e5ba9ca506"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_TCSR_WAMD</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch013set_TCSR_WAMDEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set TCSR’s WAMD bit.</p>
<p>WA Mode </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015clear_TCSR_WAMDEv">
<span id="_CPPv3NV7XMC47009usic0_ch015clear_TCSR_WAMDEv"></span><span id="_CPPv2NV7XMC47009usic0_ch015clear_TCSR_WAMDEv"></span><span id="XMC4700::usic0_ch0::clear_TCSR_WAMDV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1aa8eb005ee7b0d6753afe262d8de63bc5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_TCSR_WAMD</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015clear_TCSR_WAMDEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear TCSR’s WAMD bit.</p>
<p>WA Mode </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch016toggle_TCSR_WAMDEv">
<span id="_CPPv3NV7XMC47009usic0_ch016toggle_TCSR_WAMDEv"></span><span id="_CPPv2NV7XMC47009usic0_ch016toggle_TCSR_WAMDEv"></span><span id="XMC4700::usic0_ch0::toggle_TCSR_WAMDV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1af376e8958af543d8dd3c89b69ec9b700"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_TCSR_WAMD</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch016toggle_TCSR_WAMDEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle TCSR’s WAMD bit.</p>
<p>WA Mode </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014get_TCSR_FLEMDEv">
<span id="_CPPv3NV7XMC47009usic0_ch014get_TCSR_FLEMDEv"></span><span id="_CPPv2NV7XMC47009usic0_ch014get_TCSR_FLEMDEv"></span><span id="XMC4700::usic0_ch0::get_TCSR_FLEMDV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a6e820a258e3db129d859c7d0eabb459f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_TCSR_FLEMD</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014get_TCSR_FLEMDEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get TCSR’s FLEMD bit.</p>
<p>FLE Mode </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014set_TCSR_FLEMDEv">
<span id="_CPPv3NV7XMC47009usic0_ch014set_TCSR_FLEMDEv"></span><span id="_CPPv2NV7XMC47009usic0_ch014set_TCSR_FLEMDEv"></span><span id="XMC4700::usic0_ch0::set_TCSR_FLEMDV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ae425586af5b4510778ad67b6e0c47acf"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_TCSR_FLEMD</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014set_TCSR_FLEMDEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set TCSR’s FLEMD bit.</p>
<p>FLE Mode </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch016clear_TCSR_FLEMDEv">
<span id="_CPPv3NV7XMC47009usic0_ch016clear_TCSR_FLEMDEv"></span><span id="_CPPv2NV7XMC47009usic0_ch016clear_TCSR_FLEMDEv"></span><span id="XMC4700::usic0_ch0::clear_TCSR_FLEMDV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a0ca12b8382f8e87ec5477e597ebe5289"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_TCSR_FLEMD</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch016clear_TCSR_FLEMDEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear TCSR’s FLEMD bit.</p>
<p>FLE Mode </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch017toggle_TCSR_FLEMDEv">
<span id="_CPPv3NV7XMC47009usic0_ch017toggle_TCSR_FLEMDEv"></span><span id="_CPPv2NV7XMC47009usic0_ch017toggle_TCSR_FLEMDEv"></span><span id="XMC4700::usic0_ch0::toggle_TCSR_FLEMDV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1aebbe3775813c5369a8f46f197945dda1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_TCSR_FLEMD</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch017toggle_TCSR_FLEMDEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle TCSR’s FLEMD bit.</p>
<p>FLE Mode </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014get_TCSR_SELMDEv">
<span id="_CPPv3NV7XMC47009usic0_ch014get_TCSR_SELMDEv"></span><span id="_CPPv2NV7XMC47009usic0_ch014get_TCSR_SELMDEv"></span><span id="XMC4700::usic0_ch0::get_TCSR_SELMDV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a04bbb8f9aa666ba6036be45f34a01769"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_TCSR_SELMD</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014get_TCSR_SELMDEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get TCSR’s SELMD bit.</p>
<p>Select Mode </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014set_TCSR_SELMDEv">
<span id="_CPPv3NV7XMC47009usic0_ch014set_TCSR_SELMDEv"></span><span id="_CPPv2NV7XMC47009usic0_ch014set_TCSR_SELMDEv"></span><span id="XMC4700::usic0_ch0::set_TCSR_SELMDV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a74ec9f2de44dfb4c19ad14cee2b977cb"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_TCSR_SELMD</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014set_TCSR_SELMDEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set TCSR’s SELMD bit.</p>
<p>Select Mode </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch016clear_TCSR_SELMDEv">
<span id="_CPPv3NV7XMC47009usic0_ch016clear_TCSR_SELMDEv"></span><span id="_CPPv2NV7XMC47009usic0_ch016clear_TCSR_SELMDEv"></span><span id="XMC4700::usic0_ch0::clear_TCSR_SELMDV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a91d1645d089f598898f2fa40e1c472ab"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_TCSR_SELMD</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch016clear_TCSR_SELMDEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear TCSR’s SELMD bit.</p>
<p>Select Mode </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch017toggle_TCSR_SELMDEv">
<span id="_CPPv3NV7XMC47009usic0_ch017toggle_TCSR_SELMDEv"></span><span id="_CPPv2NV7XMC47009usic0_ch017toggle_TCSR_SELMDEv"></span><span id="XMC4700::usic0_ch0::toggle_TCSR_SELMDV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a0f51cf2ac79917d9da35f14b35f34985"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_TCSR_SELMD</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch017toggle_TCSR_SELMDEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle TCSR’s SELMD bit.</p>
<p>Select Mode </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014get_TCSR_WLEMDEv">
<span id="_CPPv3NV7XMC47009usic0_ch014get_TCSR_WLEMDEv"></span><span id="_CPPv2NV7XMC47009usic0_ch014get_TCSR_WLEMDEv"></span><span id="XMC4700::usic0_ch0::get_TCSR_WLEMDV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ab0dab9ecdebae53d3b2cc374a46159a2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_TCSR_WLEMD</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014get_TCSR_WLEMDEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get TCSR’s WLEMD bit.</p>
<p>WLE Mode </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014set_TCSR_WLEMDEv">
<span id="_CPPv3NV7XMC47009usic0_ch014set_TCSR_WLEMDEv"></span><span id="_CPPv2NV7XMC47009usic0_ch014set_TCSR_WLEMDEv"></span><span id="XMC4700::usic0_ch0::set_TCSR_WLEMDV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1aea397af4bb9496c24cb4615685899a9f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_TCSR_WLEMD</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014set_TCSR_WLEMDEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set TCSR’s WLEMD bit.</p>
<p>WLE Mode </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch016clear_TCSR_WLEMDEv">
<span id="_CPPv3NV7XMC47009usic0_ch016clear_TCSR_WLEMDEv"></span><span id="_CPPv2NV7XMC47009usic0_ch016clear_TCSR_WLEMDEv"></span><span id="XMC4700::usic0_ch0::clear_TCSR_WLEMDV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a8a6f6d00133ffe331d6e65cee4d277f0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_TCSR_WLEMD</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch016clear_TCSR_WLEMDEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear TCSR’s WLEMD bit.</p>
<p>WLE Mode </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch017toggle_TCSR_WLEMDEv">
<span id="_CPPv3NV7XMC47009usic0_ch017toggle_TCSR_WLEMDEv"></span><span id="_CPPv2NV7XMC47009usic0_ch017toggle_TCSR_WLEMDEv"></span><span id="XMC4700::usic0_ch0::toggle_TCSR_WLEMDV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1aea5a6ab0b2217cadaf8ebf971c522e2b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_TCSR_WLEMD</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch017toggle_TCSR_WLEMDEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle TCSR’s WLEMD bit.</p>
<p>WLE Mode </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch08get_TCSRERbRbRbRbRbRbR19USIC0_CH0_TCSR_TDENRbRbRbRbRbRbRbRbRb">
<span id="_CPPv3NV7XMC47009usic0_ch08get_TCSRERbRbRbRbRbRbR19USIC0_CH0_TCSR_TDENRbRbRbRbRbRbRbRbRb"></span><span id="_CPPv2NV7XMC47009usic0_ch08get_TCSRERbRbRbRbRbRbR19USIC0_CH0_TCSR_TDENRbRbRbRbRbRbRbRbRb"></span><span id="XMC4700::usic0_ch0::get_TCSR__bR.bR.bR.bR.bR.bR.USIC0_CH0_TCSR_TDENR.bR.bR.bR.bR.bR.bR.bR.bR.bRV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1aba1f82aca3bcfeb9e7ae2ca38ac56699"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_TCSR</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">TE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">TVC</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">TV</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">TSOF</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">WA</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">TDVTR</span></span>, <a class="reference internal" href="enum_USIC0__CH0__TCSR__TDEN_8h_1a2bc7ee82c201b3475f192ff09e3107ec.html#_CPPv4N7XMC470019USIC0_CH0_TCSR_TDENE" title="XMC4700::USIC0_CH0_TCSR_TDEN"><span class="n"><span class="pre">USIC0_CH0_TCSR_TDEN</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">TDEN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">TDSSM</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">TDV</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">EOF</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">SOF</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">HPCMD</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">WAMD</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">FLEMD</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">SELMD</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">WLEMD</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch08get_TCSRERbRbRbRbRbRbR19USIC0_CH0_TCSR_TDENRbRbRbRbRbRbRbRbRb" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get all of TCSR’s bit fields.</p>
<p>(read-write) Transmit Control/Status Register </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch08set_TCSREbb19USIC0_CH0_TCSR_TDENbbbbbbbb">
<span id="_CPPv3NV7XMC47009usic0_ch08set_TCSREbb19USIC0_CH0_TCSR_TDENbbbbbbbb"></span><span id="_CPPv2NV7XMC47009usic0_ch08set_TCSREbb19USIC0_CH0_TCSR_TDENbbbbbbbb"></span><span id="XMC4700::usic0_ch0::set_TCSR__b.b.USIC0_CH0_TCSR_TDEN.b.b.b.b.b.b.b.bV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1accd967af9ac48d2f1cbd0c7739c13fa4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_TCSR</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">WA</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">TDVTR</span></span>, <a class="reference internal" href="enum_USIC0__CH0__TCSR__TDEN_8h_1a2bc7ee82c201b3475f192ff09e3107ec.html#_CPPv4N7XMC470019USIC0_CH0_TCSR_TDENE" title="XMC4700::USIC0_CH0_TCSR_TDEN"><span class="n"><span class="pre">USIC0_CH0_TCSR_TDEN</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">TDEN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">TDSSM</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">EOF</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">SOF</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">HPCMD</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">WAMD</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">FLEMD</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">SELMD</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">WLEMD</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch08set_TCSREbb19USIC0_CH0_TCSR_TDENbbbbbbbb" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set all of TCSR’s bit fields.</p>
<p>(read-write) Transmit Control/Status Register </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch013get_PCR_CTR31Ev">
<span id="_CPPv3NV7XMC47009usic0_ch013get_PCR_CTR31Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch013get_PCR_CTR31Ev"></span><span id="XMC4700::usic0_ch0::get_PCR_CTR31V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ada869a038c74c5433827d57bdfc41546"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PCR_CTR31</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch013get_PCR_CTR31Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PCR’s CTR31 bit.</p>
<p>Protocol Control Bit 31 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch013set_PCR_CTR31Ev">
<span id="_CPPv3NV7XMC47009usic0_ch013set_PCR_CTR31Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch013set_PCR_CTR31Ev"></span><span id="XMC4700::usic0_ch0::set_PCR_CTR31V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a9db500b264d57df4576e70e25415169f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PCR_CTR31</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch013set_PCR_CTR31Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PCR’s CTR31 bit.</p>
<p>Protocol Control Bit 31 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015clear_PCR_CTR31Ev">
<span id="_CPPv3NV7XMC47009usic0_ch015clear_PCR_CTR31Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch015clear_PCR_CTR31Ev"></span><span id="XMC4700::usic0_ch0::clear_PCR_CTR31V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a96c6364ea1af7c8f9693206d8e445818"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PCR_CTR31</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015clear_PCR_CTR31Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PCR’s CTR31 bit.</p>
<p>Protocol Control Bit 31 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch016toggle_PCR_CTR31Ev">
<span id="_CPPv3NV7XMC47009usic0_ch016toggle_PCR_CTR31Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch016toggle_PCR_CTR31Ev"></span><span id="XMC4700::usic0_ch0::toggle_PCR_CTR31V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ae27b260311e4c9c913c1ba63c1867897"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PCR_CTR31</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch016toggle_PCR_CTR31Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PCR’s CTR31 bit.</p>
<p>Protocol Control Bit 31 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch013get_PCR_CTR30Ev">
<span id="_CPPv3NV7XMC47009usic0_ch013get_PCR_CTR30Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch013get_PCR_CTR30Ev"></span><span id="XMC4700::usic0_ch0::get_PCR_CTR30V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ae220a69ce54aec29869986a1a6de8005"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PCR_CTR30</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch013get_PCR_CTR30Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PCR’s CTR30 bit.</p>
<p>Protocol Control Bit 30 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch013set_PCR_CTR30Ev">
<span id="_CPPv3NV7XMC47009usic0_ch013set_PCR_CTR30Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch013set_PCR_CTR30Ev"></span><span id="XMC4700::usic0_ch0::set_PCR_CTR30V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a23724e63defc25bd189d83bebd1a1bd4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PCR_CTR30</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch013set_PCR_CTR30Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PCR’s CTR30 bit.</p>
<p>Protocol Control Bit 30 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015clear_PCR_CTR30Ev">
<span id="_CPPv3NV7XMC47009usic0_ch015clear_PCR_CTR30Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch015clear_PCR_CTR30Ev"></span><span id="XMC4700::usic0_ch0::clear_PCR_CTR30V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ab203b1f39236f72e4d13de130baf883a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PCR_CTR30</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015clear_PCR_CTR30Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PCR’s CTR30 bit.</p>
<p>Protocol Control Bit 30 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch016toggle_PCR_CTR30Ev">
<span id="_CPPv3NV7XMC47009usic0_ch016toggle_PCR_CTR30Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch016toggle_PCR_CTR30Ev"></span><span id="XMC4700::usic0_ch0::toggle_PCR_CTR30V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a254ba214eb800d3d4f0c68572f40a2de"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PCR_CTR30</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch016toggle_PCR_CTR30Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PCR’s CTR30 bit.</p>
<p>Protocol Control Bit 30 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch013get_PCR_CTR29Ev">
<span id="_CPPv3NV7XMC47009usic0_ch013get_PCR_CTR29Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch013get_PCR_CTR29Ev"></span><span id="XMC4700::usic0_ch0::get_PCR_CTR29V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a5077499275f9714cb2d5ff5d27b5eb4c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PCR_CTR29</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch013get_PCR_CTR29Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PCR’s CTR29 bit.</p>
<p>Protocol Control Bit 29 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch013set_PCR_CTR29Ev">
<span id="_CPPv3NV7XMC47009usic0_ch013set_PCR_CTR29Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch013set_PCR_CTR29Ev"></span><span id="XMC4700::usic0_ch0::set_PCR_CTR29V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a8b2a2fa2014eea357ee44c3ad9853ed9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PCR_CTR29</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch013set_PCR_CTR29Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PCR’s CTR29 bit.</p>
<p>Protocol Control Bit 29 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015clear_PCR_CTR29Ev">
<span id="_CPPv3NV7XMC47009usic0_ch015clear_PCR_CTR29Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch015clear_PCR_CTR29Ev"></span><span id="XMC4700::usic0_ch0::clear_PCR_CTR29V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1aed1d7bdf7cd12929556544d9093db1f2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PCR_CTR29</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015clear_PCR_CTR29Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PCR’s CTR29 bit.</p>
<p>Protocol Control Bit 29 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch016toggle_PCR_CTR29Ev">
<span id="_CPPv3NV7XMC47009usic0_ch016toggle_PCR_CTR29Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch016toggle_PCR_CTR29Ev"></span><span id="XMC4700::usic0_ch0::toggle_PCR_CTR29V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a40a425719381cbdd615971367b444170"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PCR_CTR29</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch016toggle_PCR_CTR29Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PCR’s CTR29 bit.</p>
<p>Protocol Control Bit 29 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch013get_PCR_CTR28Ev">
<span id="_CPPv3NV7XMC47009usic0_ch013get_PCR_CTR28Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch013get_PCR_CTR28Ev"></span><span id="XMC4700::usic0_ch0::get_PCR_CTR28V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1add08200abced4526ebf7a0bf7059f5a6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PCR_CTR28</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch013get_PCR_CTR28Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PCR’s CTR28 bit.</p>
<p>Protocol Control Bit 28 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch013set_PCR_CTR28Ev">
<span id="_CPPv3NV7XMC47009usic0_ch013set_PCR_CTR28Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch013set_PCR_CTR28Ev"></span><span id="XMC4700::usic0_ch0::set_PCR_CTR28V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a95ca6115b612ff9a5a455b079852f466"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PCR_CTR28</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch013set_PCR_CTR28Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PCR’s CTR28 bit.</p>
<p>Protocol Control Bit 28 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015clear_PCR_CTR28Ev">
<span id="_CPPv3NV7XMC47009usic0_ch015clear_PCR_CTR28Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch015clear_PCR_CTR28Ev"></span><span id="XMC4700::usic0_ch0::clear_PCR_CTR28V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a8bb4c1c4e2f8e74dff8577d429b43819"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PCR_CTR28</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015clear_PCR_CTR28Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PCR’s CTR28 bit.</p>
<p>Protocol Control Bit 28 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch016toggle_PCR_CTR28Ev">
<span id="_CPPv3NV7XMC47009usic0_ch016toggle_PCR_CTR28Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch016toggle_PCR_CTR28Ev"></span><span id="XMC4700::usic0_ch0::toggle_PCR_CTR28V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a79c127347c7492e49f637c8e2326721f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PCR_CTR28</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch016toggle_PCR_CTR28Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PCR’s CTR28 bit.</p>
<p>Protocol Control Bit 28 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch013get_PCR_CTR27Ev">
<span id="_CPPv3NV7XMC47009usic0_ch013get_PCR_CTR27Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch013get_PCR_CTR27Ev"></span><span id="XMC4700::usic0_ch0::get_PCR_CTR27V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a140665a560b20035dcbd0d24821d5306"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PCR_CTR27</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch013get_PCR_CTR27Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PCR’s CTR27 bit.</p>
<p>Protocol Control Bit 27 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch013set_PCR_CTR27Ev">
<span id="_CPPv3NV7XMC47009usic0_ch013set_PCR_CTR27Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch013set_PCR_CTR27Ev"></span><span id="XMC4700::usic0_ch0::set_PCR_CTR27V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a485c690c621467bb58c96d36da801566"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PCR_CTR27</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch013set_PCR_CTR27Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PCR’s CTR27 bit.</p>
<p>Protocol Control Bit 27 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015clear_PCR_CTR27Ev">
<span id="_CPPv3NV7XMC47009usic0_ch015clear_PCR_CTR27Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch015clear_PCR_CTR27Ev"></span><span id="XMC4700::usic0_ch0::clear_PCR_CTR27V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a76ccaf99a20f5963612fbb09765acfc4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PCR_CTR27</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015clear_PCR_CTR27Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PCR’s CTR27 bit.</p>
<p>Protocol Control Bit 27 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch016toggle_PCR_CTR27Ev">
<span id="_CPPv3NV7XMC47009usic0_ch016toggle_PCR_CTR27Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch016toggle_PCR_CTR27Ev"></span><span id="XMC4700::usic0_ch0::toggle_PCR_CTR27V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1af9c8855787ca602e43039d8af8944c9c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PCR_CTR27</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch016toggle_PCR_CTR27Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PCR’s CTR27 bit.</p>
<p>Protocol Control Bit 27 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch013get_PCR_CTR26Ev">
<span id="_CPPv3NV7XMC47009usic0_ch013get_PCR_CTR26Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch013get_PCR_CTR26Ev"></span><span id="XMC4700::usic0_ch0::get_PCR_CTR26V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a531d691235c88a63767001371a74e40f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PCR_CTR26</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch013get_PCR_CTR26Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PCR’s CTR26 bit.</p>
<p>Protocol Control Bit 26 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch013set_PCR_CTR26Ev">
<span id="_CPPv3NV7XMC47009usic0_ch013set_PCR_CTR26Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch013set_PCR_CTR26Ev"></span><span id="XMC4700::usic0_ch0::set_PCR_CTR26V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ace7f35b808c0e9f5b3ad3bd181918dfb"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PCR_CTR26</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch013set_PCR_CTR26Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PCR’s CTR26 bit.</p>
<p>Protocol Control Bit 26 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015clear_PCR_CTR26Ev">
<span id="_CPPv3NV7XMC47009usic0_ch015clear_PCR_CTR26Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch015clear_PCR_CTR26Ev"></span><span id="XMC4700::usic0_ch0::clear_PCR_CTR26V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ae9faa05081ccc14bac3a80385e42a332"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PCR_CTR26</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015clear_PCR_CTR26Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PCR’s CTR26 bit.</p>
<p>Protocol Control Bit 26 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch016toggle_PCR_CTR26Ev">
<span id="_CPPv3NV7XMC47009usic0_ch016toggle_PCR_CTR26Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch016toggle_PCR_CTR26Ev"></span><span id="XMC4700::usic0_ch0::toggle_PCR_CTR26V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a2f714a16a18f9be30940cae622f6c982"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PCR_CTR26</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch016toggle_PCR_CTR26Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PCR’s CTR26 bit.</p>
<p>Protocol Control Bit 26 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch013get_PCR_CTR25Ev">
<span id="_CPPv3NV7XMC47009usic0_ch013get_PCR_CTR25Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch013get_PCR_CTR25Ev"></span><span id="XMC4700::usic0_ch0::get_PCR_CTR25V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1aaa65666686646f9935ee3cb8cb0423cb"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PCR_CTR25</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch013get_PCR_CTR25Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PCR’s CTR25 bit.</p>
<p>Protocol Control Bit 25 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch013set_PCR_CTR25Ev">
<span id="_CPPv3NV7XMC47009usic0_ch013set_PCR_CTR25Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch013set_PCR_CTR25Ev"></span><span id="XMC4700::usic0_ch0::set_PCR_CTR25V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a79bf1a03b886c42caf86bf5ccb710e93"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PCR_CTR25</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch013set_PCR_CTR25Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PCR’s CTR25 bit.</p>
<p>Protocol Control Bit 25 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015clear_PCR_CTR25Ev">
<span id="_CPPv3NV7XMC47009usic0_ch015clear_PCR_CTR25Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch015clear_PCR_CTR25Ev"></span><span id="XMC4700::usic0_ch0::clear_PCR_CTR25V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a008da56ac75096785f29ed71ae15235e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PCR_CTR25</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015clear_PCR_CTR25Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PCR’s CTR25 bit.</p>
<p>Protocol Control Bit 25 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch016toggle_PCR_CTR25Ev">
<span id="_CPPv3NV7XMC47009usic0_ch016toggle_PCR_CTR25Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch016toggle_PCR_CTR25Ev"></span><span id="XMC4700::usic0_ch0::toggle_PCR_CTR25V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a0517276b92676bdcd1721692ea34d14f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PCR_CTR25</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch016toggle_PCR_CTR25Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PCR’s CTR25 bit.</p>
<p>Protocol Control Bit 25 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch013get_PCR_CTR24Ev">
<span id="_CPPv3NV7XMC47009usic0_ch013get_PCR_CTR24Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch013get_PCR_CTR24Ev"></span><span id="XMC4700::usic0_ch0::get_PCR_CTR24V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a9920fade62d5a20e596477c4c9ce57d7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PCR_CTR24</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch013get_PCR_CTR24Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PCR’s CTR24 bit.</p>
<p>Protocol Control Bit 24 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch013set_PCR_CTR24Ev">
<span id="_CPPv3NV7XMC47009usic0_ch013set_PCR_CTR24Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch013set_PCR_CTR24Ev"></span><span id="XMC4700::usic0_ch0::set_PCR_CTR24V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ab2dc56e84d42ca8d761415078a574847"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PCR_CTR24</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch013set_PCR_CTR24Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PCR’s CTR24 bit.</p>
<p>Protocol Control Bit 24 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015clear_PCR_CTR24Ev">
<span id="_CPPv3NV7XMC47009usic0_ch015clear_PCR_CTR24Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch015clear_PCR_CTR24Ev"></span><span id="XMC4700::usic0_ch0::clear_PCR_CTR24V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a8691637fde62f4315d677329cb3dd206"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PCR_CTR24</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015clear_PCR_CTR24Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PCR’s CTR24 bit.</p>
<p>Protocol Control Bit 24 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch016toggle_PCR_CTR24Ev">
<span id="_CPPv3NV7XMC47009usic0_ch016toggle_PCR_CTR24Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch016toggle_PCR_CTR24Ev"></span><span id="XMC4700::usic0_ch0::toggle_PCR_CTR24V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a5c0aaf1e51c06eb57809cbef70ed48d8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PCR_CTR24</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch016toggle_PCR_CTR24Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PCR’s CTR24 bit.</p>
<p>Protocol Control Bit 24 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch013get_PCR_CTR23Ev">
<span id="_CPPv3NV7XMC47009usic0_ch013get_PCR_CTR23Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch013get_PCR_CTR23Ev"></span><span id="XMC4700::usic0_ch0::get_PCR_CTR23V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ab0e304ae299a572dd0f032beb921548d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PCR_CTR23</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch013get_PCR_CTR23Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PCR’s CTR23 bit.</p>
<p>Protocol Control Bit 23 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch013set_PCR_CTR23Ev">
<span id="_CPPv3NV7XMC47009usic0_ch013set_PCR_CTR23Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch013set_PCR_CTR23Ev"></span><span id="XMC4700::usic0_ch0::set_PCR_CTR23V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a049b458b11f6532f8b681139f4926401"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PCR_CTR23</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch013set_PCR_CTR23Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PCR’s CTR23 bit.</p>
<p>Protocol Control Bit 23 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015clear_PCR_CTR23Ev">
<span id="_CPPv3NV7XMC47009usic0_ch015clear_PCR_CTR23Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch015clear_PCR_CTR23Ev"></span><span id="XMC4700::usic0_ch0::clear_PCR_CTR23V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a437e4b68f4257eafcc42873c0a49cf83"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PCR_CTR23</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015clear_PCR_CTR23Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PCR’s CTR23 bit.</p>
<p>Protocol Control Bit 23 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch016toggle_PCR_CTR23Ev">
<span id="_CPPv3NV7XMC47009usic0_ch016toggle_PCR_CTR23Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch016toggle_PCR_CTR23Ev"></span><span id="XMC4700::usic0_ch0::toggle_PCR_CTR23V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1adddfda2b29182a3248b3fea054524078"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PCR_CTR23</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch016toggle_PCR_CTR23Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PCR’s CTR23 bit.</p>
<p>Protocol Control Bit 23 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch013get_PCR_CTR22Ev">
<span id="_CPPv3NV7XMC47009usic0_ch013get_PCR_CTR22Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch013get_PCR_CTR22Ev"></span><span id="XMC4700::usic0_ch0::get_PCR_CTR22V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a96b1155e9c65c15048759e8506b4a480"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PCR_CTR22</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch013get_PCR_CTR22Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PCR’s CTR22 bit.</p>
<p>Protocol Control Bit 22 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch013set_PCR_CTR22Ev">
<span id="_CPPv3NV7XMC47009usic0_ch013set_PCR_CTR22Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch013set_PCR_CTR22Ev"></span><span id="XMC4700::usic0_ch0::set_PCR_CTR22V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1abbc7176552f26daa59899734c534ea1a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PCR_CTR22</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch013set_PCR_CTR22Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PCR’s CTR22 bit.</p>
<p>Protocol Control Bit 22 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015clear_PCR_CTR22Ev">
<span id="_CPPv3NV7XMC47009usic0_ch015clear_PCR_CTR22Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch015clear_PCR_CTR22Ev"></span><span id="XMC4700::usic0_ch0::clear_PCR_CTR22V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a75ea59242239d7fe1e111961684b1bb5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PCR_CTR22</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015clear_PCR_CTR22Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PCR’s CTR22 bit.</p>
<p>Protocol Control Bit 22 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch016toggle_PCR_CTR22Ev">
<span id="_CPPv3NV7XMC47009usic0_ch016toggle_PCR_CTR22Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch016toggle_PCR_CTR22Ev"></span><span id="XMC4700::usic0_ch0::toggle_PCR_CTR22V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1af40682d526070c06d97aa5f637b24dc7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PCR_CTR22</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch016toggle_PCR_CTR22Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PCR’s CTR22 bit.</p>
<p>Protocol Control Bit 22 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch013get_PCR_CTR21Ev">
<span id="_CPPv3NV7XMC47009usic0_ch013get_PCR_CTR21Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch013get_PCR_CTR21Ev"></span><span id="XMC4700::usic0_ch0::get_PCR_CTR21V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a1379ce722a097b2b0c38246f6c39cdfc"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PCR_CTR21</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch013get_PCR_CTR21Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PCR’s CTR21 bit.</p>
<p>Protocol Control Bit 21 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch013set_PCR_CTR21Ev">
<span id="_CPPv3NV7XMC47009usic0_ch013set_PCR_CTR21Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch013set_PCR_CTR21Ev"></span><span id="XMC4700::usic0_ch0::set_PCR_CTR21V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1afd414bd18fd1c8944d88a7bfe28c9ee9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PCR_CTR21</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch013set_PCR_CTR21Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PCR’s CTR21 bit.</p>
<p>Protocol Control Bit 21 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015clear_PCR_CTR21Ev">
<span id="_CPPv3NV7XMC47009usic0_ch015clear_PCR_CTR21Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch015clear_PCR_CTR21Ev"></span><span id="XMC4700::usic0_ch0::clear_PCR_CTR21V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a76e05b1d53000ecc5cae1ad4f964f8b0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PCR_CTR21</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015clear_PCR_CTR21Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PCR’s CTR21 bit.</p>
<p>Protocol Control Bit 21 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch016toggle_PCR_CTR21Ev">
<span id="_CPPv3NV7XMC47009usic0_ch016toggle_PCR_CTR21Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch016toggle_PCR_CTR21Ev"></span><span id="XMC4700::usic0_ch0::toggle_PCR_CTR21V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ab9bcbdfb707acb6ed9314552dc775dd6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PCR_CTR21</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch016toggle_PCR_CTR21Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PCR’s CTR21 bit.</p>
<p>Protocol Control Bit 21 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch013get_PCR_CTR20Ev">
<span id="_CPPv3NV7XMC47009usic0_ch013get_PCR_CTR20Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch013get_PCR_CTR20Ev"></span><span id="XMC4700::usic0_ch0::get_PCR_CTR20V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ac25052af7c014d505a87b46ecf060a0f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PCR_CTR20</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch013get_PCR_CTR20Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PCR’s CTR20 bit.</p>
<p>Protocol Control Bit 20 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch013set_PCR_CTR20Ev">
<span id="_CPPv3NV7XMC47009usic0_ch013set_PCR_CTR20Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch013set_PCR_CTR20Ev"></span><span id="XMC4700::usic0_ch0::set_PCR_CTR20V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ac088d2e03fb8e865f39c50d53186a9f1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PCR_CTR20</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch013set_PCR_CTR20Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PCR’s CTR20 bit.</p>
<p>Protocol Control Bit 20 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015clear_PCR_CTR20Ev">
<span id="_CPPv3NV7XMC47009usic0_ch015clear_PCR_CTR20Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch015clear_PCR_CTR20Ev"></span><span id="XMC4700::usic0_ch0::clear_PCR_CTR20V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1abc8e6348b56b6f8ec08ff26f89dec5f2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PCR_CTR20</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015clear_PCR_CTR20Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PCR’s CTR20 bit.</p>
<p>Protocol Control Bit 20 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch016toggle_PCR_CTR20Ev">
<span id="_CPPv3NV7XMC47009usic0_ch016toggle_PCR_CTR20Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch016toggle_PCR_CTR20Ev"></span><span id="XMC4700::usic0_ch0::toggle_PCR_CTR20V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1af30ae721b0198208b8da592a0b757ffe"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PCR_CTR20</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch016toggle_PCR_CTR20Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PCR’s CTR20 bit.</p>
<p>Protocol Control Bit 20 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch013get_PCR_CTR19Ev">
<span id="_CPPv3NV7XMC47009usic0_ch013get_PCR_CTR19Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch013get_PCR_CTR19Ev"></span><span id="XMC4700::usic0_ch0::get_PCR_CTR19V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1abb148659d21b2b04f589f61d5bdc518a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PCR_CTR19</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch013get_PCR_CTR19Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PCR’s CTR19 bit.</p>
<p>Protocol Control Bit 19 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch013set_PCR_CTR19Ev">
<span id="_CPPv3NV7XMC47009usic0_ch013set_PCR_CTR19Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch013set_PCR_CTR19Ev"></span><span id="XMC4700::usic0_ch0::set_PCR_CTR19V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1aafc7e86f4272af0be61c9d2b4860320c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PCR_CTR19</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch013set_PCR_CTR19Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PCR’s CTR19 bit.</p>
<p>Protocol Control Bit 19 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015clear_PCR_CTR19Ev">
<span id="_CPPv3NV7XMC47009usic0_ch015clear_PCR_CTR19Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch015clear_PCR_CTR19Ev"></span><span id="XMC4700::usic0_ch0::clear_PCR_CTR19V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ac2acb0998e6c703d685a6d0d6b825dab"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PCR_CTR19</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015clear_PCR_CTR19Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PCR’s CTR19 bit.</p>
<p>Protocol Control Bit 19 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch016toggle_PCR_CTR19Ev">
<span id="_CPPv3NV7XMC47009usic0_ch016toggle_PCR_CTR19Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch016toggle_PCR_CTR19Ev"></span><span id="XMC4700::usic0_ch0::toggle_PCR_CTR19V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a672b04a80158be7c519329132f4e9de5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PCR_CTR19</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch016toggle_PCR_CTR19Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PCR’s CTR19 bit.</p>
<p>Protocol Control Bit 19 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch013get_PCR_CTR18Ev">
<span id="_CPPv3NV7XMC47009usic0_ch013get_PCR_CTR18Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch013get_PCR_CTR18Ev"></span><span id="XMC4700::usic0_ch0::get_PCR_CTR18V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a0d91bf20cf7db393499ef4e63e10fbeb"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PCR_CTR18</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch013get_PCR_CTR18Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PCR’s CTR18 bit.</p>
<p>Protocol Control Bit 18 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch013set_PCR_CTR18Ev">
<span id="_CPPv3NV7XMC47009usic0_ch013set_PCR_CTR18Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch013set_PCR_CTR18Ev"></span><span id="XMC4700::usic0_ch0::set_PCR_CTR18V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a352d5314c3fa71be0131d0ae71fbc23f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PCR_CTR18</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch013set_PCR_CTR18Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PCR’s CTR18 bit.</p>
<p>Protocol Control Bit 18 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015clear_PCR_CTR18Ev">
<span id="_CPPv3NV7XMC47009usic0_ch015clear_PCR_CTR18Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch015clear_PCR_CTR18Ev"></span><span id="XMC4700::usic0_ch0::clear_PCR_CTR18V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ab68d27f3e4bbaa74f510b423804bee97"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PCR_CTR18</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015clear_PCR_CTR18Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PCR’s CTR18 bit.</p>
<p>Protocol Control Bit 18 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch016toggle_PCR_CTR18Ev">
<span id="_CPPv3NV7XMC47009usic0_ch016toggle_PCR_CTR18Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch016toggle_PCR_CTR18Ev"></span><span id="XMC4700::usic0_ch0::toggle_PCR_CTR18V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ae95f1adb8ec87bad59478d298b15086f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PCR_CTR18</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch016toggle_PCR_CTR18Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PCR’s CTR18 bit.</p>
<p>Protocol Control Bit 18 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch013get_PCR_CTR17Ev">
<span id="_CPPv3NV7XMC47009usic0_ch013get_PCR_CTR17Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch013get_PCR_CTR17Ev"></span><span id="XMC4700::usic0_ch0::get_PCR_CTR17V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1af9f4e9c2b80dbcdc40d3f4c5fed2b579"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PCR_CTR17</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch013get_PCR_CTR17Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PCR’s CTR17 bit.</p>
<p>Protocol Control Bit 17 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch013set_PCR_CTR17Ev">
<span id="_CPPv3NV7XMC47009usic0_ch013set_PCR_CTR17Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch013set_PCR_CTR17Ev"></span><span id="XMC4700::usic0_ch0::set_PCR_CTR17V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1aaf09867d87872137c3c616852de5d014"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PCR_CTR17</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch013set_PCR_CTR17Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PCR’s CTR17 bit.</p>
<p>Protocol Control Bit 17 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015clear_PCR_CTR17Ev">
<span id="_CPPv3NV7XMC47009usic0_ch015clear_PCR_CTR17Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch015clear_PCR_CTR17Ev"></span><span id="XMC4700::usic0_ch0::clear_PCR_CTR17V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a01dcfb7053c9341f781ece27ff302371"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PCR_CTR17</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015clear_PCR_CTR17Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PCR’s CTR17 bit.</p>
<p>Protocol Control Bit 17 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch016toggle_PCR_CTR17Ev">
<span id="_CPPv3NV7XMC47009usic0_ch016toggle_PCR_CTR17Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch016toggle_PCR_CTR17Ev"></span><span id="XMC4700::usic0_ch0::toggle_PCR_CTR17V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a8b7b1dfcc52907ceb43a899e0b40599f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PCR_CTR17</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch016toggle_PCR_CTR17Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PCR’s CTR17 bit.</p>
<p>Protocol Control Bit 17 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch013get_PCR_CTR16Ev">
<span id="_CPPv3NV7XMC47009usic0_ch013get_PCR_CTR16Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch013get_PCR_CTR16Ev"></span><span id="XMC4700::usic0_ch0::get_PCR_CTR16V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a8445175e0a85b18b0e73ccc3c9788227"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PCR_CTR16</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch013get_PCR_CTR16Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PCR’s CTR16 bit.</p>
<p>Protocol Control Bit 16 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch013set_PCR_CTR16Ev">
<span id="_CPPv3NV7XMC47009usic0_ch013set_PCR_CTR16Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch013set_PCR_CTR16Ev"></span><span id="XMC4700::usic0_ch0::set_PCR_CTR16V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ae67f3ed2ab6ef0f6fed21d07302f3323"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PCR_CTR16</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch013set_PCR_CTR16Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PCR’s CTR16 bit.</p>
<p>Protocol Control Bit 16 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015clear_PCR_CTR16Ev">
<span id="_CPPv3NV7XMC47009usic0_ch015clear_PCR_CTR16Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch015clear_PCR_CTR16Ev"></span><span id="XMC4700::usic0_ch0::clear_PCR_CTR16V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a85d34e16cb65ab8009aaeb62f6cbb606"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PCR_CTR16</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015clear_PCR_CTR16Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PCR’s CTR16 bit.</p>
<p>Protocol Control Bit 16 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch016toggle_PCR_CTR16Ev">
<span id="_CPPv3NV7XMC47009usic0_ch016toggle_PCR_CTR16Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch016toggle_PCR_CTR16Ev"></span><span id="XMC4700::usic0_ch0::toggle_PCR_CTR16V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a8e438c71ac3ebcb96e5c37a356386e96"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PCR_CTR16</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch016toggle_PCR_CTR16Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PCR’s CTR16 bit.</p>
<p>Protocol Control Bit 16 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch013get_PCR_CTR15Ev">
<span id="_CPPv3NV7XMC47009usic0_ch013get_PCR_CTR15Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch013get_PCR_CTR15Ev"></span><span id="XMC4700::usic0_ch0::get_PCR_CTR15V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a7dca4472c3bb2348915fbd72ed3abd05"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PCR_CTR15</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch013get_PCR_CTR15Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PCR’s CTR15 bit.</p>
<p>Protocol Control Bit 15 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch013set_PCR_CTR15Ev">
<span id="_CPPv3NV7XMC47009usic0_ch013set_PCR_CTR15Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch013set_PCR_CTR15Ev"></span><span id="XMC4700::usic0_ch0::set_PCR_CTR15V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1aad74af540e78e9b2e3919038c394fb6e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PCR_CTR15</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch013set_PCR_CTR15Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PCR’s CTR15 bit.</p>
<p>Protocol Control Bit 15 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015clear_PCR_CTR15Ev">
<span id="_CPPv3NV7XMC47009usic0_ch015clear_PCR_CTR15Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch015clear_PCR_CTR15Ev"></span><span id="XMC4700::usic0_ch0::clear_PCR_CTR15V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1af4351a5691372308829149de61bc947a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PCR_CTR15</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015clear_PCR_CTR15Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PCR’s CTR15 bit.</p>
<p>Protocol Control Bit 15 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch016toggle_PCR_CTR15Ev">
<span id="_CPPv3NV7XMC47009usic0_ch016toggle_PCR_CTR15Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch016toggle_PCR_CTR15Ev"></span><span id="XMC4700::usic0_ch0::toggle_PCR_CTR15V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a3f934c6eaabab918f020e5054c39aa50"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PCR_CTR15</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch016toggle_PCR_CTR15Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PCR’s CTR15 bit.</p>
<p>Protocol Control Bit 15 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch013get_PCR_CTR14Ev">
<span id="_CPPv3NV7XMC47009usic0_ch013get_PCR_CTR14Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch013get_PCR_CTR14Ev"></span><span id="XMC4700::usic0_ch0::get_PCR_CTR14V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a02b974855aa3fef0f6b36c696e0504da"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PCR_CTR14</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch013get_PCR_CTR14Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PCR’s CTR14 bit.</p>
<p>Protocol Control Bit 14 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch013set_PCR_CTR14Ev">
<span id="_CPPv3NV7XMC47009usic0_ch013set_PCR_CTR14Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch013set_PCR_CTR14Ev"></span><span id="XMC4700::usic0_ch0::set_PCR_CTR14V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a8f629fa1f12e4d7257af10d47dc5c378"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PCR_CTR14</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch013set_PCR_CTR14Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PCR’s CTR14 bit.</p>
<p>Protocol Control Bit 14 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015clear_PCR_CTR14Ev">
<span id="_CPPv3NV7XMC47009usic0_ch015clear_PCR_CTR14Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch015clear_PCR_CTR14Ev"></span><span id="XMC4700::usic0_ch0::clear_PCR_CTR14V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a4e22d389659e7f0362bad540bb58e888"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PCR_CTR14</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015clear_PCR_CTR14Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PCR’s CTR14 bit.</p>
<p>Protocol Control Bit 14 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch016toggle_PCR_CTR14Ev">
<span id="_CPPv3NV7XMC47009usic0_ch016toggle_PCR_CTR14Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch016toggle_PCR_CTR14Ev"></span><span id="XMC4700::usic0_ch0::toggle_PCR_CTR14V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a19543f9e09b596083e320f65e5a4253c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PCR_CTR14</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch016toggle_PCR_CTR14Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PCR’s CTR14 bit.</p>
<p>Protocol Control Bit 14 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch013get_PCR_CTR13Ev">
<span id="_CPPv3NV7XMC47009usic0_ch013get_PCR_CTR13Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch013get_PCR_CTR13Ev"></span><span id="XMC4700::usic0_ch0::get_PCR_CTR13V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a63eefdf6d1eb3040fd54d2222abbc37e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PCR_CTR13</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch013get_PCR_CTR13Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PCR’s CTR13 bit.</p>
<p>Protocol Control Bit 13 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch013set_PCR_CTR13Ev">
<span id="_CPPv3NV7XMC47009usic0_ch013set_PCR_CTR13Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch013set_PCR_CTR13Ev"></span><span id="XMC4700::usic0_ch0::set_PCR_CTR13V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a6db327bc13b1d3c27a6ea3ffeb9c458d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PCR_CTR13</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch013set_PCR_CTR13Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PCR’s CTR13 bit.</p>
<p>Protocol Control Bit 13 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015clear_PCR_CTR13Ev">
<span id="_CPPv3NV7XMC47009usic0_ch015clear_PCR_CTR13Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch015clear_PCR_CTR13Ev"></span><span id="XMC4700::usic0_ch0::clear_PCR_CTR13V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a1e758f04f8188b43cec21dc9a1bd1abc"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PCR_CTR13</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015clear_PCR_CTR13Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PCR’s CTR13 bit.</p>
<p>Protocol Control Bit 13 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch016toggle_PCR_CTR13Ev">
<span id="_CPPv3NV7XMC47009usic0_ch016toggle_PCR_CTR13Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch016toggle_PCR_CTR13Ev"></span><span id="XMC4700::usic0_ch0::toggle_PCR_CTR13V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ab104d51db0dc6975a6b69845e82dc8d8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PCR_CTR13</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch016toggle_PCR_CTR13Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PCR’s CTR13 bit.</p>
<p>Protocol Control Bit 13 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch013get_PCR_CTR12Ev">
<span id="_CPPv3NV7XMC47009usic0_ch013get_PCR_CTR12Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch013get_PCR_CTR12Ev"></span><span id="XMC4700::usic0_ch0::get_PCR_CTR12V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ad9ddc7f36c86374388907a77d25667a1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PCR_CTR12</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch013get_PCR_CTR12Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PCR’s CTR12 bit.</p>
<p>Protocol Control Bit 12 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch013set_PCR_CTR12Ev">
<span id="_CPPv3NV7XMC47009usic0_ch013set_PCR_CTR12Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch013set_PCR_CTR12Ev"></span><span id="XMC4700::usic0_ch0::set_PCR_CTR12V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ab3605a887ab2850565f39a9e11c0a156"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PCR_CTR12</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch013set_PCR_CTR12Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PCR’s CTR12 bit.</p>
<p>Protocol Control Bit 12 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015clear_PCR_CTR12Ev">
<span id="_CPPv3NV7XMC47009usic0_ch015clear_PCR_CTR12Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch015clear_PCR_CTR12Ev"></span><span id="XMC4700::usic0_ch0::clear_PCR_CTR12V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1af9cab322f1b1866d1f5dd12844439037"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PCR_CTR12</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015clear_PCR_CTR12Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PCR’s CTR12 bit.</p>
<p>Protocol Control Bit 12 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch016toggle_PCR_CTR12Ev">
<span id="_CPPv3NV7XMC47009usic0_ch016toggle_PCR_CTR12Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch016toggle_PCR_CTR12Ev"></span><span id="XMC4700::usic0_ch0::toggle_PCR_CTR12V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a4b312f82dfd30f10ef5e2eeaf503f6dc"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PCR_CTR12</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch016toggle_PCR_CTR12Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PCR’s CTR12 bit.</p>
<p>Protocol Control Bit 12 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch013get_PCR_CTR11Ev">
<span id="_CPPv3NV7XMC47009usic0_ch013get_PCR_CTR11Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch013get_PCR_CTR11Ev"></span><span id="XMC4700::usic0_ch0::get_PCR_CTR11V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1af1ffe2fb418a5f7d5c04500eca3135bd"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PCR_CTR11</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch013get_PCR_CTR11Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PCR’s CTR11 bit.</p>
<p>Protocol Control Bit 11 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch013set_PCR_CTR11Ev">
<span id="_CPPv3NV7XMC47009usic0_ch013set_PCR_CTR11Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch013set_PCR_CTR11Ev"></span><span id="XMC4700::usic0_ch0::set_PCR_CTR11V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1aaac8a89527f639b9f2a414ab21ca1a91"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PCR_CTR11</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch013set_PCR_CTR11Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PCR’s CTR11 bit.</p>
<p>Protocol Control Bit 11 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015clear_PCR_CTR11Ev">
<span id="_CPPv3NV7XMC47009usic0_ch015clear_PCR_CTR11Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch015clear_PCR_CTR11Ev"></span><span id="XMC4700::usic0_ch0::clear_PCR_CTR11V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ac263ad610e08f9c1404ac7ef91e30fd9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PCR_CTR11</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015clear_PCR_CTR11Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PCR’s CTR11 bit.</p>
<p>Protocol Control Bit 11 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch016toggle_PCR_CTR11Ev">
<span id="_CPPv3NV7XMC47009usic0_ch016toggle_PCR_CTR11Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch016toggle_PCR_CTR11Ev"></span><span id="XMC4700::usic0_ch0::toggle_PCR_CTR11V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a6bca715be75bd8c2618f6f5143557d5d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PCR_CTR11</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch016toggle_PCR_CTR11Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PCR’s CTR11 bit.</p>
<p>Protocol Control Bit 11 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch013get_PCR_CTR10Ev">
<span id="_CPPv3NV7XMC47009usic0_ch013get_PCR_CTR10Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch013get_PCR_CTR10Ev"></span><span id="XMC4700::usic0_ch0::get_PCR_CTR10V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a1be7211cc96deb94999173f1610b572b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PCR_CTR10</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch013get_PCR_CTR10Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PCR’s CTR10 bit.</p>
<p>Protocol Control Bit 10 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch013set_PCR_CTR10Ev">
<span id="_CPPv3NV7XMC47009usic0_ch013set_PCR_CTR10Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch013set_PCR_CTR10Ev"></span><span id="XMC4700::usic0_ch0::set_PCR_CTR10V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1acbc3081ea508cddbcb9a4e0a003775e2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PCR_CTR10</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch013set_PCR_CTR10Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PCR’s CTR10 bit.</p>
<p>Protocol Control Bit 10 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015clear_PCR_CTR10Ev">
<span id="_CPPv3NV7XMC47009usic0_ch015clear_PCR_CTR10Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch015clear_PCR_CTR10Ev"></span><span id="XMC4700::usic0_ch0::clear_PCR_CTR10V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a64d61ee4fd96abf3972d90b1ea103cb7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PCR_CTR10</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015clear_PCR_CTR10Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PCR’s CTR10 bit.</p>
<p>Protocol Control Bit 10 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch016toggle_PCR_CTR10Ev">
<span id="_CPPv3NV7XMC47009usic0_ch016toggle_PCR_CTR10Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch016toggle_PCR_CTR10Ev"></span><span id="XMC4700::usic0_ch0::toggle_PCR_CTR10V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a5bec47f82a0064d0a1dd8d4b570518cf"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PCR_CTR10</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch016toggle_PCR_CTR10Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PCR’s CTR10 bit.</p>
<p>Protocol Control Bit 10 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch012get_PCR_CTR9Ev">
<span id="_CPPv3NV7XMC47009usic0_ch012get_PCR_CTR9Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch012get_PCR_CTR9Ev"></span><span id="XMC4700::usic0_ch0::get_PCR_CTR9V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1aedd8801328511affe378a125223b5ec6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PCR_CTR9</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch012get_PCR_CTR9Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PCR’s CTR9 bit.</p>
<p>Protocol Control Bit 9 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch012set_PCR_CTR9Ev">
<span id="_CPPv3NV7XMC47009usic0_ch012set_PCR_CTR9Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch012set_PCR_CTR9Ev"></span><span id="XMC4700::usic0_ch0::set_PCR_CTR9V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a03fa82506e4374228a2c17de1520671c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PCR_CTR9</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch012set_PCR_CTR9Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PCR’s CTR9 bit.</p>
<p>Protocol Control Bit 9 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014clear_PCR_CTR9Ev">
<span id="_CPPv3NV7XMC47009usic0_ch014clear_PCR_CTR9Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch014clear_PCR_CTR9Ev"></span><span id="XMC4700::usic0_ch0::clear_PCR_CTR9V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ad656a9cacd7393870b711c97dbf913b7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PCR_CTR9</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014clear_PCR_CTR9Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PCR’s CTR9 bit.</p>
<p>Protocol Control Bit 9 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015toggle_PCR_CTR9Ev">
<span id="_CPPv3NV7XMC47009usic0_ch015toggle_PCR_CTR9Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch015toggle_PCR_CTR9Ev"></span><span id="XMC4700::usic0_ch0::toggle_PCR_CTR9V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a058d22f2c4ef2af519fedb88e2a64cf3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PCR_CTR9</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015toggle_PCR_CTR9Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PCR’s CTR9 bit.</p>
<p>Protocol Control Bit 9 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch012get_PCR_CTR8Ev">
<span id="_CPPv3NV7XMC47009usic0_ch012get_PCR_CTR8Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch012get_PCR_CTR8Ev"></span><span id="XMC4700::usic0_ch0::get_PCR_CTR8V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1acbc9980a56a484e2f3313e9093f9932b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PCR_CTR8</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch012get_PCR_CTR8Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PCR’s CTR8 bit.</p>
<p>Protocol Control Bit 8 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch012set_PCR_CTR8Ev">
<span id="_CPPv3NV7XMC47009usic0_ch012set_PCR_CTR8Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch012set_PCR_CTR8Ev"></span><span id="XMC4700::usic0_ch0::set_PCR_CTR8V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a5eaa5de1d0930cde2526ec90f2229629"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PCR_CTR8</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch012set_PCR_CTR8Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PCR’s CTR8 bit.</p>
<p>Protocol Control Bit 8 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014clear_PCR_CTR8Ev">
<span id="_CPPv3NV7XMC47009usic0_ch014clear_PCR_CTR8Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch014clear_PCR_CTR8Ev"></span><span id="XMC4700::usic0_ch0::clear_PCR_CTR8V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ab655618022121eb2335144dfac6277fb"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PCR_CTR8</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014clear_PCR_CTR8Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PCR’s CTR8 bit.</p>
<p>Protocol Control Bit 8 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015toggle_PCR_CTR8Ev">
<span id="_CPPv3NV7XMC47009usic0_ch015toggle_PCR_CTR8Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch015toggle_PCR_CTR8Ev"></span><span id="XMC4700::usic0_ch0::toggle_PCR_CTR8V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1aeaf277dafce310ba589985265cf9b835"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PCR_CTR8</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015toggle_PCR_CTR8Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PCR’s CTR8 bit.</p>
<p>Protocol Control Bit 8 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch012get_PCR_CTR7Ev">
<span id="_CPPv3NV7XMC47009usic0_ch012get_PCR_CTR7Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch012get_PCR_CTR7Ev"></span><span id="XMC4700::usic0_ch0::get_PCR_CTR7V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a4603afaec9e3e28738eeed87d6c25f3c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PCR_CTR7</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch012get_PCR_CTR7Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PCR’s CTR7 bit.</p>
<p>Protocol Control Bit 7 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch012set_PCR_CTR7Ev">
<span id="_CPPv3NV7XMC47009usic0_ch012set_PCR_CTR7Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch012set_PCR_CTR7Ev"></span><span id="XMC4700::usic0_ch0::set_PCR_CTR7V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ad7895c690bff1fa9590f4ff4b4f46981"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PCR_CTR7</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch012set_PCR_CTR7Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PCR’s CTR7 bit.</p>
<p>Protocol Control Bit 7 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014clear_PCR_CTR7Ev">
<span id="_CPPv3NV7XMC47009usic0_ch014clear_PCR_CTR7Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch014clear_PCR_CTR7Ev"></span><span id="XMC4700::usic0_ch0::clear_PCR_CTR7V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1aa94315d6bed5985bcd9ad1228fe0f8db"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PCR_CTR7</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014clear_PCR_CTR7Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PCR’s CTR7 bit.</p>
<p>Protocol Control Bit 7 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015toggle_PCR_CTR7Ev">
<span id="_CPPv3NV7XMC47009usic0_ch015toggle_PCR_CTR7Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch015toggle_PCR_CTR7Ev"></span><span id="XMC4700::usic0_ch0::toggle_PCR_CTR7V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a46f1689fc5855a209fbf1761f3ec59b0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PCR_CTR7</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015toggle_PCR_CTR7Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PCR’s CTR7 bit.</p>
<p>Protocol Control Bit 7 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch012get_PCR_CTR6Ev">
<span id="_CPPv3NV7XMC47009usic0_ch012get_PCR_CTR6Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch012get_PCR_CTR6Ev"></span><span id="XMC4700::usic0_ch0::get_PCR_CTR6V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a578517cf4dfc5f1f4ed8d51ba5e5ada3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PCR_CTR6</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch012get_PCR_CTR6Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PCR’s CTR6 bit.</p>
<p>Protocol Control Bit 6 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch012set_PCR_CTR6Ev">
<span id="_CPPv3NV7XMC47009usic0_ch012set_PCR_CTR6Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch012set_PCR_CTR6Ev"></span><span id="XMC4700::usic0_ch0::set_PCR_CTR6V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a94a17f2495b5bdf7cdc281b218fae717"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PCR_CTR6</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch012set_PCR_CTR6Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PCR’s CTR6 bit.</p>
<p>Protocol Control Bit 6 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014clear_PCR_CTR6Ev">
<span id="_CPPv3NV7XMC47009usic0_ch014clear_PCR_CTR6Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch014clear_PCR_CTR6Ev"></span><span id="XMC4700::usic0_ch0::clear_PCR_CTR6V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ad2f72550e019b95c2ffb6954fa673674"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PCR_CTR6</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014clear_PCR_CTR6Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PCR’s CTR6 bit.</p>
<p>Protocol Control Bit 6 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015toggle_PCR_CTR6Ev">
<span id="_CPPv3NV7XMC47009usic0_ch015toggle_PCR_CTR6Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch015toggle_PCR_CTR6Ev"></span><span id="XMC4700::usic0_ch0::toggle_PCR_CTR6V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1afdd218490f3032318f8c6351bfc1a724"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PCR_CTR6</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015toggle_PCR_CTR6Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PCR’s CTR6 bit.</p>
<p>Protocol Control Bit 6 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch012get_PCR_CTR5Ev">
<span id="_CPPv3NV7XMC47009usic0_ch012get_PCR_CTR5Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch012get_PCR_CTR5Ev"></span><span id="XMC4700::usic0_ch0::get_PCR_CTR5V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a23bd98ff3216e18462f25a9590d44017"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PCR_CTR5</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch012get_PCR_CTR5Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PCR’s CTR5 bit.</p>
<p>Protocol Control Bit 5 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch012set_PCR_CTR5Ev">
<span id="_CPPv3NV7XMC47009usic0_ch012set_PCR_CTR5Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch012set_PCR_CTR5Ev"></span><span id="XMC4700::usic0_ch0::set_PCR_CTR5V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1abf8acb46c6ce8eea42aeb35a28e8c5b9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PCR_CTR5</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch012set_PCR_CTR5Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PCR’s CTR5 bit.</p>
<p>Protocol Control Bit 5 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014clear_PCR_CTR5Ev">
<span id="_CPPv3NV7XMC47009usic0_ch014clear_PCR_CTR5Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch014clear_PCR_CTR5Ev"></span><span id="XMC4700::usic0_ch0::clear_PCR_CTR5V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1af7debe4e085d7589c1239e7a1ab36e5f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PCR_CTR5</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014clear_PCR_CTR5Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PCR’s CTR5 bit.</p>
<p>Protocol Control Bit 5 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015toggle_PCR_CTR5Ev">
<span id="_CPPv3NV7XMC47009usic0_ch015toggle_PCR_CTR5Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch015toggle_PCR_CTR5Ev"></span><span id="XMC4700::usic0_ch0::toggle_PCR_CTR5V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1af578a718671f1624b6a71609bc4bbef7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PCR_CTR5</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015toggle_PCR_CTR5Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PCR’s CTR5 bit.</p>
<p>Protocol Control Bit 5 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch012get_PCR_CTR4Ev">
<span id="_CPPv3NV7XMC47009usic0_ch012get_PCR_CTR4Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch012get_PCR_CTR4Ev"></span><span id="XMC4700::usic0_ch0::get_PCR_CTR4V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ae24fe602a45284b9d151b43233480cc6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PCR_CTR4</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch012get_PCR_CTR4Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PCR’s CTR4 bit.</p>
<p>Protocol Control Bit 4 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch012set_PCR_CTR4Ev">
<span id="_CPPv3NV7XMC47009usic0_ch012set_PCR_CTR4Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch012set_PCR_CTR4Ev"></span><span id="XMC4700::usic0_ch0::set_PCR_CTR4V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ad764efcb9783ca57660ac8d792c203ea"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PCR_CTR4</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch012set_PCR_CTR4Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PCR’s CTR4 bit.</p>
<p>Protocol Control Bit 4 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014clear_PCR_CTR4Ev">
<span id="_CPPv3NV7XMC47009usic0_ch014clear_PCR_CTR4Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch014clear_PCR_CTR4Ev"></span><span id="XMC4700::usic0_ch0::clear_PCR_CTR4V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ab41b2f8d2445b20c1a4c41194d779e7e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PCR_CTR4</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014clear_PCR_CTR4Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PCR’s CTR4 bit.</p>
<p>Protocol Control Bit 4 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015toggle_PCR_CTR4Ev">
<span id="_CPPv3NV7XMC47009usic0_ch015toggle_PCR_CTR4Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch015toggle_PCR_CTR4Ev"></span><span id="XMC4700::usic0_ch0::toggle_PCR_CTR4V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a0c745975de91068bf9f6afa012282fd4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PCR_CTR4</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015toggle_PCR_CTR4Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PCR’s CTR4 bit.</p>
<p>Protocol Control Bit 4 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch012get_PCR_CTR3Ev">
<span id="_CPPv3NV7XMC47009usic0_ch012get_PCR_CTR3Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch012get_PCR_CTR3Ev"></span><span id="XMC4700::usic0_ch0::get_PCR_CTR3V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ac47fbd70f5efaa5d0f8687cfa18f6785"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PCR_CTR3</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch012get_PCR_CTR3Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PCR’s CTR3 bit.</p>
<p>Protocol Control Bit 3 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch012set_PCR_CTR3Ev">
<span id="_CPPv3NV7XMC47009usic0_ch012set_PCR_CTR3Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch012set_PCR_CTR3Ev"></span><span id="XMC4700::usic0_ch0::set_PCR_CTR3V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a52ac459af8abf937bc2daafc1526797d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PCR_CTR3</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch012set_PCR_CTR3Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PCR’s CTR3 bit.</p>
<p>Protocol Control Bit 3 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014clear_PCR_CTR3Ev">
<span id="_CPPv3NV7XMC47009usic0_ch014clear_PCR_CTR3Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch014clear_PCR_CTR3Ev"></span><span id="XMC4700::usic0_ch0::clear_PCR_CTR3V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ad555777bed9f21ac763146442f1c357e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PCR_CTR3</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014clear_PCR_CTR3Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PCR’s CTR3 bit.</p>
<p>Protocol Control Bit 3 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015toggle_PCR_CTR3Ev">
<span id="_CPPv3NV7XMC47009usic0_ch015toggle_PCR_CTR3Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch015toggle_PCR_CTR3Ev"></span><span id="XMC4700::usic0_ch0::toggle_PCR_CTR3V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ae1fed44bdc4c379fa9384e230aac8853"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PCR_CTR3</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015toggle_PCR_CTR3Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PCR’s CTR3 bit.</p>
<p>Protocol Control Bit 3 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch012get_PCR_CTR2Ev">
<span id="_CPPv3NV7XMC47009usic0_ch012get_PCR_CTR2Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch012get_PCR_CTR2Ev"></span><span id="XMC4700::usic0_ch0::get_PCR_CTR2V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a5a171fc1d4ee827990f3a2fb6f380134"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PCR_CTR2</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch012get_PCR_CTR2Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PCR’s CTR2 bit.</p>
<p>Protocol Control Bit 2 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch012set_PCR_CTR2Ev">
<span id="_CPPv3NV7XMC47009usic0_ch012set_PCR_CTR2Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch012set_PCR_CTR2Ev"></span><span id="XMC4700::usic0_ch0::set_PCR_CTR2V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1aa5e89b4fc7a081ce975f4684d00913d6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PCR_CTR2</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch012set_PCR_CTR2Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PCR’s CTR2 bit.</p>
<p>Protocol Control Bit 2 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014clear_PCR_CTR2Ev">
<span id="_CPPv3NV7XMC47009usic0_ch014clear_PCR_CTR2Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch014clear_PCR_CTR2Ev"></span><span id="XMC4700::usic0_ch0::clear_PCR_CTR2V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ae57644218eb365d24d74684610c7d894"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PCR_CTR2</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014clear_PCR_CTR2Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PCR’s CTR2 bit.</p>
<p>Protocol Control Bit 2 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015toggle_PCR_CTR2Ev">
<span id="_CPPv3NV7XMC47009usic0_ch015toggle_PCR_CTR2Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch015toggle_PCR_CTR2Ev"></span><span id="XMC4700::usic0_ch0::toggle_PCR_CTR2V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a45b0eac545bf39cbc34933f41c768f02"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PCR_CTR2</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015toggle_PCR_CTR2Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PCR’s CTR2 bit.</p>
<p>Protocol Control Bit 2 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch012get_PCR_CTR1Ev">
<span id="_CPPv3NV7XMC47009usic0_ch012get_PCR_CTR1Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch012get_PCR_CTR1Ev"></span><span id="XMC4700::usic0_ch0::get_PCR_CTR1V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a3f1d3084cd34590da28cc992737a6d26"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PCR_CTR1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch012get_PCR_CTR1Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PCR’s CTR1 bit.</p>
<p>Protocol Control Bit 1 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch012set_PCR_CTR1Ev">
<span id="_CPPv3NV7XMC47009usic0_ch012set_PCR_CTR1Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch012set_PCR_CTR1Ev"></span><span id="XMC4700::usic0_ch0::set_PCR_CTR1V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a1b541bf64752f20f919ef73a76faf2c7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PCR_CTR1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch012set_PCR_CTR1Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PCR’s CTR1 bit.</p>
<p>Protocol Control Bit 1 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014clear_PCR_CTR1Ev">
<span id="_CPPv3NV7XMC47009usic0_ch014clear_PCR_CTR1Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch014clear_PCR_CTR1Ev"></span><span id="XMC4700::usic0_ch0::clear_PCR_CTR1V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1aafa6162f86cc7c00b19e5c8c27819b19"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PCR_CTR1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014clear_PCR_CTR1Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PCR’s CTR1 bit.</p>
<p>Protocol Control Bit 1 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015toggle_PCR_CTR1Ev">
<span id="_CPPv3NV7XMC47009usic0_ch015toggle_PCR_CTR1Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch015toggle_PCR_CTR1Ev"></span><span id="XMC4700::usic0_ch0::toggle_PCR_CTR1V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a59f6decc52a0dda2950f1bdc5e2de2e1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PCR_CTR1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015toggle_PCR_CTR1Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PCR’s CTR1 bit.</p>
<p>Protocol Control Bit 1 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch012get_PCR_CTR0Ev">
<span id="_CPPv3NV7XMC47009usic0_ch012get_PCR_CTR0Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch012get_PCR_CTR0Ev"></span><span id="XMC4700::usic0_ch0::get_PCR_CTR0V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a6e8c0ed2dbc982ab606fb61c6fc8fa0f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PCR_CTR0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch012get_PCR_CTR0Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PCR’s CTR0 bit.</p>
<p>Protocol Control Bit 0 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch012set_PCR_CTR0Ev">
<span id="_CPPv3NV7XMC47009usic0_ch012set_PCR_CTR0Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch012set_PCR_CTR0Ev"></span><span id="XMC4700::usic0_ch0::set_PCR_CTR0V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ab33cf9a41d8c5ff94ca4d012d31a1e26"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PCR_CTR0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch012set_PCR_CTR0Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PCR’s CTR0 bit.</p>
<p>Protocol Control Bit 0 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014clear_PCR_CTR0Ev">
<span id="_CPPv3NV7XMC47009usic0_ch014clear_PCR_CTR0Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch014clear_PCR_CTR0Ev"></span><span id="XMC4700::usic0_ch0::clear_PCR_CTR0V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a7f5c38b51c5c18da83eb40c73b02e640"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PCR_CTR0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014clear_PCR_CTR0Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PCR’s CTR0 bit.</p>
<p>Protocol Control Bit 0 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015toggle_PCR_CTR0Ev">
<span id="_CPPv3NV7XMC47009usic0_ch015toggle_PCR_CTR0Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch015toggle_PCR_CTR0Ev"></span><span id="XMC4700::usic0_ch0::toggle_PCR_CTR0V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a8ede23db772d7fa44d7bacd119aca9ea"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PCR_CTR0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015toggle_PCR_CTR0Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PCR’s CTR0 bit.</p>
<p>Protocol Control Bit 0 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch07get_PCRERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb">
<span id="_CPPv3NV7XMC47009usic0_ch07get_PCRERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb"></span><span id="_CPPv2NV7XMC47009usic0_ch07get_PCRERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb"></span><span id="XMC4700::usic0_ch0::get_PCR__bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bRV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a020c8bbd7c37475ff19404a11a3016da"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PCR</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">CTR31</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">CTR30</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">CTR29</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">CTR28</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">CTR27</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">CTR26</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">CTR25</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">CTR24</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">CTR23</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">CTR22</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">CTR21</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">CTR20</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">CTR19</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">CTR18</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">CTR17</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">CTR16</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">CTR15</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">CTR14</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">CTR13</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">CTR12</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">CTR11</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">CTR10</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">CTR9</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">CTR8</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">CTR7</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">CTR6</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">CTR5</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">CTR4</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">CTR3</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">CTR2</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">CTR1</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">CTR0</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch07get_PCRERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get all of PCR’s bit fields.</p>
<p>(read-write) Protocol Control Register </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch07set_PCREbbbbbbbbbbbbbbbbbbbbbbbbbbbbbbbb">
<span id="_CPPv3NV7XMC47009usic0_ch07set_PCREbbbbbbbbbbbbbbbbbbbbbbbbbbbbbbbb"></span><span id="_CPPv2NV7XMC47009usic0_ch07set_PCREbbbbbbbbbbbbbbbbbbbbbbbbbbbbbbbb"></span><span id="XMC4700::usic0_ch0::set_PCR__b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.bV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a480b838fee94500038d367b31182e737"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PCR</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">CTR31</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">CTR30</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">CTR29</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">CTR28</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">CTR27</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">CTR26</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">CTR25</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">CTR24</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">CTR23</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">CTR22</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">CTR21</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">CTR20</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">CTR19</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">CTR18</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">CTR17</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">CTR16</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">CTR15</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">CTR14</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">CTR13</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">CTR12</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">CTR11</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">CTR10</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">CTR9</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">CTR8</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">CTR7</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">CTR6</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">CTR5</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">CTR4</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">CTR3</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">CTR2</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">CTR1</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">CTR0</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch07set_PCREbbbbbbbbbbbbbbbbbbbbbbbbbbbbbbbb" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set all of PCR’s bit fields.</p>
<p>(read-write) Protocol Control Register </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch020get_PCR_ASCMode_MCLKEv">
<span id="_CPPv3NV7XMC47009usic0_ch020get_PCR_ASCMode_MCLKEv"></span><span id="_CPPv2NV7XMC47009usic0_ch020get_PCR_ASCMode_MCLKEv"></span><span id="XMC4700::usic0_ch0::get_PCR_ASCMode_MCLKV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1acbed9d8aa97c50369771c53ed1a24cb2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PCR_ASCMode_MCLK</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch020get_PCR_ASCMode_MCLKEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PCR’s MCLK bit.</p>
<p>Master Clock Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch020set_PCR_ASCMode_MCLKEv">
<span id="_CPPv3NV7XMC47009usic0_ch020set_PCR_ASCMode_MCLKEv"></span><span id="_CPPv2NV7XMC47009usic0_ch020set_PCR_ASCMode_MCLKEv"></span><span id="XMC4700::usic0_ch0::set_PCR_ASCMode_MCLKV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1aba59aee9c7ce2c4fe6e8b9425649e7e5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PCR_ASCMode_MCLK</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch020set_PCR_ASCMode_MCLKEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PCR’s MCLK bit.</p>
<p>Master Clock Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch022clear_PCR_ASCMode_MCLKEv">
<span id="_CPPv3NV7XMC47009usic0_ch022clear_PCR_ASCMode_MCLKEv"></span><span id="_CPPv2NV7XMC47009usic0_ch022clear_PCR_ASCMode_MCLKEv"></span><span id="XMC4700::usic0_ch0::clear_PCR_ASCMode_MCLKV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1aee63af2ccc068f5a1eabc5b9a23443b4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PCR_ASCMode_MCLK</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch022clear_PCR_ASCMode_MCLKEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PCR’s MCLK bit.</p>
<p>Master Clock Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch023toggle_PCR_ASCMode_MCLKEv">
<span id="_CPPv3NV7XMC47009usic0_ch023toggle_PCR_ASCMode_MCLKEv"></span><span id="_CPPv2NV7XMC47009usic0_ch023toggle_PCR_ASCMode_MCLKEv"></span><span id="XMC4700::usic0_ch0::toggle_PCR_ASCMode_MCLKV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a81fe04e0007a1992367ccbdef0b70dd8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PCR_ASCMode_MCLK</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch023toggle_PCR_ASCMode_MCLKEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PCR’s MCLK bit.</p>
<p>Master Clock Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch021get_PCR_ASCMode_TSTENEv">
<span id="_CPPv3NV7XMC47009usic0_ch021get_PCR_ASCMode_TSTENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch021get_PCR_ASCMode_TSTENEv"></span><span id="XMC4700::usic0_ch0::get_PCR_ASCMode_TSTENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a84c0059b1f35e6c55601a1f8f816c2f6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PCR_ASCMode_TSTEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch021get_PCR_ASCMode_TSTENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PCR’s TSTEN bit.</p>
<p>Transmitter Status Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch021set_PCR_ASCMode_TSTENEv">
<span id="_CPPv3NV7XMC47009usic0_ch021set_PCR_ASCMode_TSTENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch021set_PCR_ASCMode_TSTENEv"></span><span id="XMC4700::usic0_ch0::set_PCR_ASCMode_TSTENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ac7cf1ef9d389e92eb49aa31791320929"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PCR_ASCMode_TSTEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch021set_PCR_ASCMode_TSTENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PCR’s TSTEN bit.</p>
<p>Transmitter Status Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch023clear_PCR_ASCMode_TSTENEv">
<span id="_CPPv3NV7XMC47009usic0_ch023clear_PCR_ASCMode_TSTENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch023clear_PCR_ASCMode_TSTENEv"></span><span id="XMC4700::usic0_ch0::clear_PCR_ASCMode_TSTENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1afb860039f39aba7a2032ca5d780c5341"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PCR_ASCMode_TSTEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch023clear_PCR_ASCMode_TSTENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PCR’s TSTEN bit.</p>
<p>Transmitter Status Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch024toggle_PCR_ASCMode_TSTENEv">
<span id="_CPPv3NV7XMC47009usic0_ch024toggle_PCR_ASCMode_TSTENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch024toggle_PCR_ASCMode_TSTENEv"></span><span id="XMC4700::usic0_ch0::toggle_PCR_ASCMode_TSTENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a7b06c78edf25791b6c733fac8ec2df21"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PCR_ASCMode_TSTEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch024toggle_PCR_ASCMode_TSTENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PCR’s TSTEN bit.</p>
<p>Transmitter Status Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch021get_PCR_ASCMode_RSTENEv">
<span id="_CPPv3NV7XMC47009usic0_ch021get_PCR_ASCMode_RSTENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch021get_PCR_ASCMode_RSTENEv"></span><span id="XMC4700::usic0_ch0::get_PCR_ASCMode_RSTENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1aa0a22a0bc49a62294c47a44db79e0a71"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PCR_ASCMode_RSTEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch021get_PCR_ASCMode_RSTENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PCR’s RSTEN bit.</p>
<p>Receiver Status Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch021set_PCR_ASCMode_RSTENEv">
<span id="_CPPv3NV7XMC47009usic0_ch021set_PCR_ASCMode_RSTENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch021set_PCR_ASCMode_RSTENEv"></span><span id="XMC4700::usic0_ch0::set_PCR_ASCMode_RSTENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1aaf80f1c65d215f4bf51343331881d0ea"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PCR_ASCMode_RSTEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch021set_PCR_ASCMode_RSTENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PCR’s RSTEN bit.</p>
<p>Receiver Status Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch023clear_PCR_ASCMode_RSTENEv">
<span id="_CPPv3NV7XMC47009usic0_ch023clear_PCR_ASCMode_RSTENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch023clear_PCR_ASCMode_RSTENEv"></span><span id="XMC4700::usic0_ch0::clear_PCR_ASCMode_RSTENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1adf4b1ef4283de2f31298d97e840e2ad4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PCR_ASCMode_RSTEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch023clear_PCR_ASCMode_RSTENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PCR’s RSTEN bit.</p>
<p>Receiver Status Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch024toggle_PCR_ASCMode_RSTENEv">
<span id="_CPPv3NV7XMC47009usic0_ch024toggle_PCR_ASCMode_RSTENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch024toggle_PCR_ASCMode_RSTENEv"></span><span id="XMC4700::usic0_ch0::toggle_PCR_ASCMode_RSTENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1af3ef331dc20dd9cadffcb227e88e5af6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PCR_ASCMode_RSTEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch024toggle_PCR_ASCMode_RSTENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PCR’s RSTEN bit.</p>
<p>Receiver Status Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch018get_PCR_ASCMode_PLEv">
<span id="_CPPv3NV7XMC47009usic0_ch018get_PCR_ASCMode_PLEv"></span><span id="_CPPv2NV7XMC47009usic0_ch018get_PCR_ASCMode_PLEv"></span><span id="XMC4700::usic0_ch0::get_PCR_ASCMode_PLV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a804e6290157ce70da200eba06b60159d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_USIC0__CH0__PCR__ASCMode__PL_8h_1acb42115aa41cdde2b09c3bc716879720.html#_CPPv4N7XMC470024USIC0_CH0_PCR_ASCMode_PLE" title="XMC4700::USIC0_CH0_PCR_ASCMode_PL"><span class="n"><span class="pre">USIC0_CH0_PCR_ASCMode_PL</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PCR_ASCMode_PL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch018get_PCR_ASCMode_PLEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PCR’s PL field.</p>
<p>Pulse Length </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch018set_PCR_ASCMode_PLE24USIC0_CH0_PCR_ASCMode_PL">
<span id="_CPPv3NV7XMC47009usic0_ch018set_PCR_ASCMode_PLE24USIC0_CH0_PCR_ASCMode_PL"></span><span id="_CPPv2NV7XMC47009usic0_ch018set_PCR_ASCMode_PLE24USIC0_CH0_PCR_ASCMode_PL"></span><span id="XMC4700::usic0_ch0::set_PCR_ASCMode_PL__USIC0_CH0_PCR_ASCMode_PLV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a4ff61b6213140c86459b8d830662e2ef"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PCR_ASCMode_PL</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_USIC0__CH0__PCR__ASCMode__PL_8h_1acb42115aa41cdde2b09c3bc716879720.html#_CPPv4N7XMC470024USIC0_CH0_PCR_ASCMode_PLE" title="XMC4700::USIC0_CH0_PCR_ASCMode_PL"><span class="n"><span class="pre">USIC0_CH0_PCR_ASCMode_PL</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch018set_PCR_ASCMode_PLE24USIC0_CH0_PCR_ASCMode_PL" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PCR’s PL field.</p>
<p>Pulse Length </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch018get_PCR_ASCMode_SPEv">
<span id="_CPPv3NV7XMC47009usic0_ch018get_PCR_ASCMode_SPEv"></span><span id="_CPPv2NV7XMC47009usic0_ch018get_PCR_ASCMode_SPEv"></span><span id="XMC4700::usic0_ch0::get_PCR_ASCMode_SPV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1aa00675dbf7b52d2502075545ee9def91"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PCR_ASCMode_SP</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch018get_PCR_ASCMode_SPEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PCR’s SP field.</p>
<p>Sample Point </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch018set_PCR_ASCMode_SPE7uint8_t">
<span id="_CPPv3NV7XMC47009usic0_ch018set_PCR_ASCMode_SPE7uint8_t"></span><span id="_CPPv2NV7XMC47009usic0_ch018set_PCR_ASCMode_SPE7uint8_t"></span><span id="XMC4700::usic0_ch0::set_PCR_ASCMode_SP__uint8_tV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a795b1ae4128dd79bc1aedb8d97a13953"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PCR_ASCMode_SP</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch018set_PCR_ASCMode_SPE7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PCR’s SP field.</p>
<p>Sample Point </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch021get_PCR_ASCMode_FFIENEv">
<span id="_CPPv3NV7XMC47009usic0_ch021get_PCR_ASCMode_FFIENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch021get_PCR_ASCMode_FFIENEv"></span><span id="XMC4700::usic0_ch0::get_PCR_ASCMode_FFIENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1adf57de333983754b813309a7f885b5b4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PCR_ASCMode_FFIEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch021get_PCR_ASCMode_FFIENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PCR’s FFIEN bit.</p>
<p>Frame Finished Interrupt Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch021set_PCR_ASCMode_FFIENEv">
<span id="_CPPv3NV7XMC47009usic0_ch021set_PCR_ASCMode_FFIENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch021set_PCR_ASCMode_FFIENEv"></span><span id="XMC4700::usic0_ch0::set_PCR_ASCMode_FFIENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1acf385eb1000572919f940a5b1b0b1dc9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PCR_ASCMode_FFIEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch021set_PCR_ASCMode_FFIENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PCR’s FFIEN bit.</p>
<p>Frame Finished Interrupt Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch023clear_PCR_ASCMode_FFIENEv">
<span id="_CPPv3NV7XMC47009usic0_ch023clear_PCR_ASCMode_FFIENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch023clear_PCR_ASCMode_FFIENEv"></span><span id="XMC4700::usic0_ch0::clear_PCR_ASCMode_FFIENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a003966de8586918227b88b500f1a50fd"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PCR_ASCMode_FFIEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch023clear_PCR_ASCMode_FFIENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PCR’s FFIEN bit.</p>
<p>Frame Finished Interrupt Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch024toggle_PCR_ASCMode_FFIENEv">
<span id="_CPPv3NV7XMC47009usic0_ch024toggle_PCR_ASCMode_FFIENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch024toggle_PCR_ASCMode_FFIENEv"></span><span id="XMC4700::usic0_ch0::toggle_PCR_ASCMode_FFIENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a705ba377b35a81742b6f2294d52823f0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PCR_ASCMode_FFIEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch024toggle_PCR_ASCMode_FFIENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PCR’s FFIEN bit.</p>
<p>Frame Finished Interrupt Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch021get_PCR_ASCMode_FEIENEv">
<span id="_CPPv3NV7XMC47009usic0_ch021get_PCR_ASCMode_FEIENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch021get_PCR_ASCMode_FEIENEv"></span><span id="XMC4700::usic0_ch0::get_PCR_ASCMode_FEIENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1afa47f99ec4b469d3c29381cbfe450841"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PCR_ASCMode_FEIEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch021get_PCR_ASCMode_FEIENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PCR’s FEIEN bit.</p>
<p>Format Error Interrupt Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch021set_PCR_ASCMode_FEIENEv">
<span id="_CPPv3NV7XMC47009usic0_ch021set_PCR_ASCMode_FEIENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch021set_PCR_ASCMode_FEIENEv"></span><span id="XMC4700::usic0_ch0::set_PCR_ASCMode_FEIENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1aafdebe23c6ab9a93de9483531f9e5b7a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PCR_ASCMode_FEIEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch021set_PCR_ASCMode_FEIENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PCR’s FEIEN bit.</p>
<p>Format Error Interrupt Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch023clear_PCR_ASCMode_FEIENEv">
<span id="_CPPv3NV7XMC47009usic0_ch023clear_PCR_ASCMode_FEIENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch023clear_PCR_ASCMode_FEIENEv"></span><span id="XMC4700::usic0_ch0::clear_PCR_ASCMode_FEIENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a4eaefcb9e7cc39725e18c2ae1aebbdf6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PCR_ASCMode_FEIEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch023clear_PCR_ASCMode_FEIENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PCR’s FEIEN bit.</p>
<p>Format Error Interrupt Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch024toggle_PCR_ASCMode_FEIENEv">
<span id="_CPPv3NV7XMC47009usic0_ch024toggle_PCR_ASCMode_FEIENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch024toggle_PCR_ASCMode_FEIENEv"></span><span id="XMC4700::usic0_ch0::toggle_PCR_ASCMode_FEIENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ae333921824997dd4a1022e5d0b9378ac"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PCR_ASCMode_FEIEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch024toggle_PCR_ASCMode_FEIENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PCR’s FEIEN bit.</p>
<p>Format Error Interrupt Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch021get_PCR_ASCMode_RNIENEv">
<span id="_CPPv3NV7XMC47009usic0_ch021get_PCR_ASCMode_RNIENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch021get_PCR_ASCMode_RNIENEv"></span><span id="XMC4700::usic0_ch0::get_PCR_ASCMode_RNIENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ab65ba55d29018bebd819d9c485674844"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PCR_ASCMode_RNIEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch021get_PCR_ASCMode_RNIENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PCR’s RNIEN bit.</p>
<p>Receiver Noise Detection Interrupt Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch021set_PCR_ASCMode_RNIENEv">
<span id="_CPPv3NV7XMC47009usic0_ch021set_PCR_ASCMode_RNIENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch021set_PCR_ASCMode_RNIENEv"></span><span id="XMC4700::usic0_ch0::set_PCR_ASCMode_RNIENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a6e8ee794b8510945ab35c6f96eca22db"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PCR_ASCMode_RNIEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch021set_PCR_ASCMode_RNIENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PCR’s RNIEN bit.</p>
<p>Receiver Noise Detection Interrupt Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch023clear_PCR_ASCMode_RNIENEv">
<span id="_CPPv3NV7XMC47009usic0_ch023clear_PCR_ASCMode_RNIENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch023clear_PCR_ASCMode_RNIENEv"></span><span id="XMC4700::usic0_ch0::clear_PCR_ASCMode_RNIENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a7317900d8587a0a257be435f3a6c7d0f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PCR_ASCMode_RNIEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch023clear_PCR_ASCMode_RNIENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PCR’s RNIEN bit.</p>
<p>Receiver Noise Detection Interrupt Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch024toggle_PCR_ASCMode_RNIENEv">
<span id="_CPPv3NV7XMC47009usic0_ch024toggle_PCR_ASCMode_RNIENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch024toggle_PCR_ASCMode_RNIENEv"></span><span id="XMC4700::usic0_ch0::toggle_PCR_ASCMode_RNIENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a14c0e3b746c4fdc34850010bb2e084f3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PCR_ASCMode_RNIEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch024toggle_PCR_ASCMode_RNIENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PCR’s RNIEN bit.</p>
<p>Receiver Noise Detection Interrupt Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch020get_PCR_ASCMode_CDENEv">
<span id="_CPPv3NV7XMC47009usic0_ch020get_PCR_ASCMode_CDENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch020get_PCR_ASCMode_CDENEv"></span><span id="XMC4700::usic0_ch0::get_PCR_ASCMode_CDENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a8a11d6df73006fc5ace0202445758500"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PCR_ASCMode_CDEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch020get_PCR_ASCMode_CDENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PCR’s CDEN bit.</p>
<p>Collision Detection Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch020set_PCR_ASCMode_CDENEv">
<span id="_CPPv3NV7XMC47009usic0_ch020set_PCR_ASCMode_CDENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch020set_PCR_ASCMode_CDENEv"></span><span id="XMC4700::usic0_ch0::set_PCR_ASCMode_CDENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1af412be6e083a08d02b817fc10803fa8b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PCR_ASCMode_CDEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch020set_PCR_ASCMode_CDENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PCR’s CDEN bit.</p>
<p>Collision Detection Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch022clear_PCR_ASCMode_CDENEv">
<span id="_CPPv3NV7XMC47009usic0_ch022clear_PCR_ASCMode_CDENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch022clear_PCR_ASCMode_CDENEv"></span><span id="XMC4700::usic0_ch0::clear_PCR_ASCMode_CDENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a51e225362b31f7869805ba143c7cd055"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PCR_ASCMode_CDEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch022clear_PCR_ASCMode_CDENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PCR’s CDEN bit.</p>
<p>Collision Detection Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch023toggle_PCR_ASCMode_CDENEv">
<span id="_CPPv3NV7XMC47009usic0_ch023toggle_PCR_ASCMode_CDENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch023toggle_PCR_ASCMode_CDENEv"></span><span id="XMC4700::usic0_ch0::toggle_PCR_ASCMode_CDENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a565e005a6741ad18539c20edb972fa6b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PCR_ASCMode_CDEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch023toggle_PCR_ASCMode_CDENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PCR’s CDEN bit.</p>
<p>Collision Detection Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch021get_PCR_ASCMode_SBIENEv">
<span id="_CPPv3NV7XMC47009usic0_ch021get_PCR_ASCMode_SBIENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch021get_PCR_ASCMode_SBIENEv"></span><span id="XMC4700::usic0_ch0::get_PCR_ASCMode_SBIENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1af58ca84b16404cfca757426b2a047f14"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PCR_ASCMode_SBIEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch021get_PCR_ASCMode_SBIENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PCR’s SBIEN bit.</p>
<p>Synchronization Break Interrupt Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch021set_PCR_ASCMode_SBIENEv">
<span id="_CPPv3NV7XMC47009usic0_ch021set_PCR_ASCMode_SBIENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch021set_PCR_ASCMode_SBIENEv"></span><span id="XMC4700::usic0_ch0::set_PCR_ASCMode_SBIENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a3208852146d831031ea48a4ad8ba22b9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PCR_ASCMode_SBIEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch021set_PCR_ASCMode_SBIENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PCR’s SBIEN bit.</p>
<p>Synchronization Break Interrupt Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch023clear_PCR_ASCMode_SBIENEv">
<span id="_CPPv3NV7XMC47009usic0_ch023clear_PCR_ASCMode_SBIENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch023clear_PCR_ASCMode_SBIENEv"></span><span id="XMC4700::usic0_ch0::clear_PCR_ASCMode_SBIENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1aec904daddb61c4c77560a0a97aa432e2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PCR_ASCMode_SBIEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch023clear_PCR_ASCMode_SBIENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PCR’s SBIEN bit.</p>
<p>Synchronization Break Interrupt Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch024toggle_PCR_ASCMode_SBIENEv">
<span id="_CPPv3NV7XMC47009usic0_ch024toggle_PCR_ASCMode_SBIENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch024toggle_PCR_ASCMode_SBIENEv"></span><span id="XMC4700::usic0_ch0::toggle_PCR_ASCMode_SBIENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a19a68781e198bd62393f71df43cc4622"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PCR_ASCMode_SBIEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch024toggle_PCR_ASCMode_SBIENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PCR’s SBIEN bit.</p>
<p>Synchronization Break Interrupt Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch019get_PCR_ASCMode_IDMEv">
<span id="_CPPv3NV7XMC47009usic0_ch019get_PCR_ASCMode_IDMEv"></span><span id="_CPPv2NV7XMC47009usic0_ch019get_PCR_ASCMode_IDMEv"></span><span id="XMC4700::usic0_ch0::get_PCR_ASCMode_IDMV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1af15e1c76ceded02cef01468dbab17775"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PCR_ASCMode_IDM</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch019get_PCR_ASCMode_IDMEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PCR’s IDM bit.</p>
<p>Idle Detection Mode </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch019set_PCR_ASCMode_IDMEv">
<span id="_CPPv3NV7XMC47009usic0_ch019set_PCR_ASCMode_IDMEv"></span><span id="_CPPv2NV7XMC47009usic0_ch019set_PCR_ASCMode_IDMEv"></span><span id="XMC4700::usic0_ch0::set_PCR_ASCMode_IDMV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a21f881ade04f045eaafd0c4daa8767cd"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PCR_ASCMode_IDM</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch019set_PCR_ASCMode_IDMEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PCR’s IDM bit.</p>
<p>Idle Detection Mode </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch021clear_PCR_ASCMode_IDMEv">
<span id="_CPPv3NV7XMC47009usic0_ch021clear_PCR_ASCMode_IDMEv"></span><span id="_CPPv2NV7XMC47009usic0_ch021clear_PCR_ASCMode_IDMEv"></span><span id="XMC4700::usic0_ch0::clear_PCR_ASCMode_IDMV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a170c7109f6c1681714b4b2570569a7f1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PCR_ASCMode_IDM</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch021clear_PCR_ASCMode_IDMEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PCR’s IDM bit.</p>
<p>Idle Detection Mode </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch022toggle_PCR_ASCMode_IDMEv">
<span id="_CPPv3NV7XMC47009usic0_ch022toggle_PCR_ASCMode_IDMEv"></span><span id="_CPPv2NV7XMC47009usic0_ch022toggle_PCR_ASCMode_IDMEv"></span><span id="XMC4700::usic0_ch0::toggle_PCR_ASCMode_IDMV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ae0b42d966e784e3ed8419b75795a1979"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PCR_ASCMode_IDM</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch022toggle_PCR_ASCMode_IDMEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PCR’s IDM bit.</p>
<p>Idle Detection Mode </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch020get_PCR_ASCMode_STPBEv">
<span id="_CPPv3NV7XMC47009usic0_ch020get_PCR_ASCMode_STPBEv"></span><span id="_CPPv2NV7XMC47009usic0_ch020get_PCR_ASCMode_STPBEv"></span><span id="XMC4700::usic0_ch0::get_PCR_ASCMode_STPBV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ace9fcd2eb0af1f82f10879c0c3f05572"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PCR_ASCMode_STPB</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch020get_PCR_ASCMode_STPBEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PCR’s STPB bit.</p>
<p>Stop Bits </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch020set_PCR_ASCMode_STPBEv">
<span id="_CPPv3NV7XMC47009usic0_ch020set_PCR_ASCMode_STPBEv"></span><span id="_CPPv2NV7XMC47009usic0_ch020set_PCR_ASCMode_STPBEv"></span><span id="XMC4700::usic0_ch0::set_PCR_ASCMode_STPBV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a998161031794271596b4d6dd21ec6d6f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PCR_ASCMode_STPB</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch020set_PCR_ASCMode_STPBEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PCR’s STPB bit.</p>
<p>Stop Bits </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch022clear_PCR_ASCMode_STPBEv">
<span id="_CPPv3NV7XMC47009usic0_ch022clear_PCR_ASCMode_STPBEv"></span><span id="_CPPv2NV7XMC47009usic0_ch022clear_PCR_ASCMode_STPBEv"></span><span id="XMC4700::usic0_ch0::clear_PCR_ASCMode_STPBV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1aa0e6766e313bdf9f4f6183a86ec094d3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PCR_ASCMode_STPB</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch022clear_PCR_ASCMode_STPBEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PCR’s STPB bit.</p>
<p>Stop Bits </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch023toggle_PCR_ASCMode_STPBEv">
<span id="_CPPv3NV7XMC47009usic0_ch023toggle_PCR_ASCMode_STPBEv"></span><span id="_CPPv2NV7XMC47009usic0_ch023toggle_PCR_ASCMode_STPBEv"></span><span id="XMC4700::usic0_ch0::toggle_PCR_ASCMode_STPBV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a1ae2f96708aeb34197bc23d588ad2416"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PCR_ASCMode_STPB</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch023toggle_PCR_ASCMode_STPBEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PCR’s STPB bit.</p>
<p>Stop Bits </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch019get_PCR_ASCMode_SMDEv">
<span id="_CPPv3NV7XMC47009usic0_ch019get_PCR_ASCMode_SMDEv"></span><span id="_CPPv2NV7XMC47009usic0_ch019get_PCR_ASCMode_SMDEv"></span><span id="XMC4700::usic0_ch0::get_PCR_ASCMode_SMDV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a24379a2c799106b356d5f6ac062bd8eb"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PCR_ASCMode_SMD</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch019get_PCR_ASCMode_SMDEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PCR’s SMD bit.</p>
<p>Sample Mode </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch019set_PCR_ASCMode_SMDEv">
<span id="_CPPv3NV7XMC47009usic0_ch019set_PCR_ASCMode_SMDEv"></span><span id="_CPPv2NV7XMC47009usic0_ch019set_PCR_ASCMode_SMDEv"></span><span id="XMC4700::usic0_ch0::set_PCR_ASCMode_SMDV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ad8520add7268b2176299dcea3823dfb1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PCR_ASCMode_SMD</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch019set_PCR_ASCMode_SMDEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PCR’s SMD bit.</p>
<p>Sample Mode </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch021clear_PCR_ASCMode_SMDEv">
<span id="_CPPv3NV7XMC47009usic0_ch021clear_PCR_ASCMode_SMDEv"></span><span id="_CPPv2NV7XMC47009usic0_ch021clear_PCR_ASCMode_SMDEv"></span><span id="XMC4700::usic0_ch0::clear_PCR_ASCMode_SMDV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a77ea24d0eb9fb4f311de53210eff57b4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PCR_ASCMode_SMD</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch021clear_PCR_ASCMode_SMDEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PCR’s SMD bit.</p>
<p>Sample Mode </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch022toggle_PCR_ASCMode_SMDEv">
<span id="_CPPv3NV7XMC47009usic0_ch022toggle_PCR_ASCMode_SMDEv"></span><span id="_CPPv2NV7XMC47009usic0_ch022toggle_PCR_ASCMode_SMDEv"></span><span id="XMC4700::usic0_ch0::toggle_PCR_ASCMode_SMDV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a01031aa594157cfc31fc0e97f83fa4c9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PCR_ASCMode_SMD</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch022toggle_PCR_ASCMode_SMDEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PCR’s SMD bit.</p>
<p>Sample Mode </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015get_PCR_ASCModeERbRbRbR24USIC0_CH0_PCR_ASCMode_PLR7uint8_tRbRbRbRbRbRbRbRb">
<span id="_CPPv3NV7XMC47009usic0_ch015get_PCR_ASCModeERbRbRbR24USIC0_CH0_PCR_ASCMode_PLR7uint8_tRbRbRbRbRbRbRbRb"></span><span id="_CPPv2NV7XMC47009usic0_ch015get_PCR_ASCModeERbRbRbR24USIC0_CH0_PCR_ASCMode_PLR7uint8_tRbRbRbRbRbRbRbRb"></span><span id="XMC4700::usic0_ch0::get_PCR_ASCMode__bR.bR.bR.USIC0_CH0_PCR_ASCMode_PLR.uint8_tR.bR.bR.bR.bR.bR.bR.bR.bRV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a99d74e3a970f040009d05a133c9b41db"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PCR_ASCMode</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">MCLK</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">TSTEN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">RSTEN</span></span>, <a class="reference internal" href="enum_USIC0__CH0__PCR__ASCMode__PL_8h_1acb42115aa41cdde2b09c3bc716879720.html#_CPPv4N7XMC470024USIC0_CH0_PCR_ASCMode_PLE" title="XMC4700::USIC0_CH0_PCR_ASCMode_PL"><span class="n"><span class="pre">USIC0_CH0_PCR_ASCMode_PL</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PL</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">SP</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">FFIEN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">FEIEN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">RNIEN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">CDEN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">SBIEN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">IDM</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">STPB</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">SMD</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015get_PCR_ASCModeERbRbRbR24USIC0_CH0_PCR_ASCMode_PLR7uint8_tRbRbRbRbRbRbRbRb" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get all of PCR_ASCMode’s bit fields.</p>
<p>(read-write) Protocol Control Register </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015set_PCR_ASCModeEbbb24USIC0_CH0_PCR_ASCMode_PL7uint8_tbbbbbbbb">
<span id="_CPPv3NV7XMC47009usic0_ch015set_PCR_ASCModeEbbb24USIC0_CH0_PCR_ASCMode_PL7uint8_tbbbbbbbb"></span><span id="_CPPv2NV7XMC47009usic0_ch015set_PCR_ASCModeEbbb24USIC0_CH0_PCR_ASCMode_PL7uint8_tbbbbbbbb"></span><span id="XMC4700::usic0_ch0::set_PCR_ASCMode__b.b.b.USIC0_CH0_PCR_ASCMode_PL.uint8_t.b.b.b.b.b.b.b.bV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ab0e386c06c8ed5720b7d322d33f1056d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PCR_ASCMode</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">MCLK</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">TSTEN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">RSTEN</span></span>, <a class="reference internal" href="enum_USIC0__CH0__PCR__ASCMode__PL_8h_1acb42115aa41cdde2b09c3bc716879720.html#_CPPv4N7XMC470024USIC0_CH0_PCR_ASCMode_PLE" title="XMC4700::USIC0_CH0_PCR_ASCMode_PL"><span class="n"><span class="pre">USIC0_CH0_PCR_ASCMode_PL</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">PL</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">SP</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">FFIEN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">FEIEN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">RNIEN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">CDEN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">SBIEN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">IDM</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">STPB</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">SMD</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015set_PCR_ASCModeEbbb24USIC0_CH0_PCR_ASCMode_PL7uint8_tbbbbbbbb" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set all of PCR_ASCMode’s bit fields.</p>
<p>(read-write) Protocol Control Register </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch020get_PCR_SSCMode_MCLKEv">
<span id="_CPPv3NV7XMC47009usic0_ch020get_PCR_SSCMode_MCLKEv"></span><span id="_CPPv2NV7XMC47009usic0_ch020get_PCR_SSCMode_MCLKEv"></span><span id="XMC4700::usic0_ch0::get_PCR_SSCMode_MCLKV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a5642b9cb5b4f9171b011f0b1a615410b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PCR_SSCMode_MCLK</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch020get_PCR_SSCMode_MCLKEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PCR’s MCLK bit.</p>
<p>Master Clock Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch020set_PCR_SSCMode_MCLKEv">
<span id="_CPPv3NV7XMC47009usic0_ch020set_PCR_SSCMode_MCLKEv"></span><span id="_CPPv2NV7XMC47009usic0_ch020set_PCR_SSCMode_MCLKEv"></span><span id="XMC4700::usic0_ch0::set_PCR_SSCMode_MCLKV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a174e60172e7963109ad9181a6d6ce892"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PCR_SSCMode_MCLK</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch020set_PCR_SSCMode_MCLKEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PCR’s MCLK bit.</p>
<p>Master Clock Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch022clear_PCR_SSCMode_MCLKEv">
<span id="_CPPv3NV7XMC47009usic0_ch022clear_PCR_SSCMode_MCLKEv"></span><span id="_CPPv2NV7XMC47009usic0_ch022clear_PCR_SSCMode_MCLKEv"></span><span id="XMC4700::usic0_ch0::clear_PCR_SSCMode_MCLKV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1aef40a0b2cb4ef7eb8dab1df6dae3dc54"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PCR_SSCMode_MCLK</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch022clear_PCR_SSCMode_MCLKEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PCR’s MCLK bit.</p>
<p>Master Clock Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch023toggle_PCR_SSCMode_MCLKEv">
<span id="_CPPv3NV7XMC47009usic0_ch023toggle_PCR_SSCMode_MCLKEv"></span><span id="_CPPv2NV7XMC47009usic0_ch023toggle_PCR_SSCMode_MCLKEv"></span><span id="XMC4700::usic0_ch0::toggle_PCR_SSCMode_MCLKV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a2fd8051a9c1956226a9c0e0bf21535ac"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PCR_SSCMode_MCLK</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch023toggle_PCR_SSCMode_MCLKEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PCR’s MCLK bit.</p>
<p>Master Clock Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch023get_PCR_SSCMode_SLPHSELEv">
<span id="_CPPv3NV7XMC47009usic0_ch023get_PCR_SSCMode_SLPHSELEv"></span><span id="_CPPv2NV7XMC47009usic0_ch023get_PCR_SSCMode_SLPHSELEv"></span><span id="XMC4700::usic0_ch0::get_PCR_SSCMode_SLPHSELV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a25f18955b02cd7bc7330e68cc83c3ae1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PCR_SSCMode_SLPHSEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch023get_PCR_SSCMode_SLPHSELEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PCR’s SLPHSEL bit.</p>
<p>Slave Mode Clock Phase Select </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch023set_PCR_SSCMode_SLPHSELEv">
<span id="_CPPv3NV7XMC47009usic0_ch023set_PCR_SSCMode_SLPHSELEv"></span><span id="_CPPv2NV7XMC47009usic0_ch023set_PCR_SSCMode_SLPHSELEv"></span><span id="XMC4700::usic0_ch0::set_PCR_SSCMode_SLPHSELV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a52e4c256c255fff00718597bddc7e68c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PCR_SSCMode_SLPHSEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch023set_PCR_SSCMode_SLPHSELEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PCR’s SLPHSEL bit.</p>
<p>Slave Mode Clock Phase Select </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch025clear_PCR_SSCMode_SLPHSELEv">
<span id="_CPPv3NV7XMC47009usic0_ch025clear_PCR_SSCMode_SLPHSELEv"></span><span id="_CPPv2NV7XMC47009usic0_ch025clear_PCR_SSCMode_SLPHSELEv"></span><span id="XMC4700::usic0_ch0::clear_PCR_SSCMode_SLPHSELV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1aeaa1aa31bc7c0fe6b2f8b52beec09897"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PCR_SSCMode_SLPHSEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch025clear_PCR_SSCMode_SLPHSELEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PCR’s SLPHSEL bit.</p>
<p>Slave Mode Clock Phase Select </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch026toggle_PCR_SSCMode_SLPHSELEv">
<span id="_CPPv3NV7XMC47009usic0_ch026toggle_PCR_SSCMode_SLPHSELEv"></span><span id="_CPPv2NV7XMC47009usic0_ch026toggle_PCR_SSCMode_SLPHSELEv"></span><span id="XMC4700::usic0_ch0::toggle_PCR_SSCMode_SLPHSELV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a3a703f389bca50c7c096b49da8892b4f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PCR_SSCMode_SLPHSEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch026toggle_PCR_SSCMode_SLPHSELEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PCR’s SLPHSEL bit.</p>
<p>Slave Mode Clock Phase Select </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch021get_PCR_SSCMode_TIWENEv">
<span id="_CPPv3NV7XMC47009usic0_ch021get_PCR_SSCMode_TIWENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch021get_PCR_SSCMode_TIWENEv"></span><span id="XMC4700::usic0_ch0::get_PCR_SSCMode_TIWENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a81f732874d45cd5a561de44c6103f3c2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PCR_SSCMode_TIWEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch021get_PCR_SSCMode_TIWENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PCR’s TIWEN bit.</p>
<p>Enable Inter-Word Delay Tiw </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch021set_PCR_SSCMode_TIWENEv">
<span id="_CPPv3NV7XMC47009usic0_ch021set_PCR_SSCMode_TIWENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch021set_PCR_SSCMode_TIWENEv"></span><span id="XMC4700::usic0_ch0::set_PCR_SSCMode_TIWENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a8d758025cadaa80f8cf9ee5b3beb8aa9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PCR_SSCMode_TIWEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch021set_PCR_SSCMode_TIWENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PCR’s TIWEN bit.</p>
<p>Enable Inter-Word Delay Tiw </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch023clear_PCR_SSCMode_TIWENEv">
<span id="_CPPv3NV7XMC47009usic0_ch023clear_PCR_SSCMode_TIWENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch023clear_PCR_SSCMode_TIWENEv"></span><span id="XMC4700::usic0_ch0::clear_PCR_SSCMode_TIWENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a4690dde9fe79290cedbf59dd1b121c19"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PCR_SSCMode_TIWEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch023clear_PCR_SSCMode_TIWENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PCR’s TIWEN bit.</p>
<p>Enable Inter-Word Delay Tiw </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch024toggle_PCR_SSCMode_TIWENEv">
<span id="_CPPv3NV7XMC47009usic0_ch024toggle_PCR_SSCMode_TIWENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch024toggle_PCR_SSCMode_TIWENEv"></span><span id="XMC4700::usic0_ch0::toggle_PCR_SSCMode_TIWENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a3980cdd61abf69353667d815c4e706bf"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PCR_SSCMode_TIWEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch024toggle_PCR_SSCMode_TIWENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PCR’s TIWEN bit.</p>
<p>Enable Inter-Word Delay Tiw </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch020get_PCR_SSCMode_SELOEv">
<span id="_CPPv3NV7XMC47009usic0_ch020get_PCR_SSCMode_SELOEv"></span><span id="_CPPv2NV7XMC47009usic0_ch020get_PCR_SSCMode_SELOEv"></span><span id="XMC4700::usic0_ch0::get_PCR_SSCMode_SELOV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a413a3130ba922dc7d1bb712d067b2b8c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_USIC0__CH0__PCR__SSCMode__SELO_8h_1a4c11fae54267ad805957dd069b43adc2.html#_CPPv4N7XMC470026USIC0_CH0_PCR_SSCMode_SELOE" title="XMC4700::USIC0_CH0_PCR_SSCMode_SELO"><span class="n"><span class="pre">USIC0_CH0_PCR_SSCMode_SELO</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PCR_SSCMode_SELO</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch020get_PCR_SSCMode_SELOEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PCR’s SELO field.</p>
<p>Select Output </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch020set_PCR_SSCMode_SELOE26USIC0_CH0_PCR_SSCMode_SELO">
<span id="_CPPv3NV7XMC47009usic0_ch020set_PCR_SSCMode_SELOE26USIC0_CH0_PCR_SSCMode_SELO"></span><span id="_CPPv2NV7XMC47009usic0_ch020set_PCR_SSCMode_SELOE26USIC0_CH0_PCR_SSCMode_SELO"></span><span id="XMC4700::usic0_ch0::set_PCR_SSCMode_SELO__USIC0_CH0_PCR_SSCMode_SELOV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a9cc1745f35aa58435169c90c90fa57bf"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PCR_SSCMode_SELO</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_USIC0__CH0__PCR__SSCMode__SELO_8h_1a4c11fae54267ad805957dd069b43adc2.html#_CPPv4N7XMC470026USIC0_CH0_PCR_SSCMode_SELOE" title="XMC4700::USIC0_CH0_PCR_SSCMode_SELO"><span class="n"><span class="pre">USIC0_CH0_PCR_SSCMode_SELO</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch020set_PCR_SSCMode_SELOE26USIC0_CH0_PCR_SSCMode_SELO" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PCR’s SELO field.</p>
<p>Select Output </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch023get_PCR_SSCMode_DX2TIENEv">
<span id="_CPPv3NV7XMC47009usic0_ch023get_PCR_SSCMode_DX2TIENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch023get_PCR_SSCMode_DX2TIENEv"></span><span id="XMC4700::usic0_ch0::get_PCR_SSCMode_DX2TIENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a644c222733ed6daadfe48f653498c8c6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PCR_SSCMode_DX2TIEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch023get_PCR_SSCMode_DX2TIENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PCR’s DX2TIEN bit.</p>
<p>DX2T Interrupt Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch023set_PCR_SSCMode_DX2TIENEv">
<span id="_CPPv3NV7XMC47009usic0_ch023set_PCR_SSCMode_DX2TIENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch023set_PCR_SSCMode_DX2TIENEv"></span><span id="XMC4700::usic0_ch0::set_PCR_SSCMode_DX2TIENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a8892519d483d793cb052d761480a155e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PCR_SSCMode_DX2TIEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch023set_PCR_SSCMode_DX2TIENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PCR’s DX2TIEN bit.</p>
<p>DX2T Interrupt Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch025clear_PCR_SSCMode_DX2TIENEv">
<span id="_CPPv3NV7XMC47009usic0_ch025clear_PCR_SSCMode_DX2TIENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch025clear_PCR_SSCMode_DX2TIENEv"></span><span id="XMC4700::usic0_ch0::clear_PCR_SSCMode_DX2TIENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a004cde834b7f38036c602e3dc58eaf9d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PCR_SSCMode_DX2TIEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch025clear_PCR_SSCMode_DX2TIENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PCR’s DX2TIEN bit.</p>
<p>DX2T Interrupt Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch026toggle_PCR_SSCMode_DX2TIENEv">
<span id="_CPPv3NV7XMC47009usic0_ch026toggle_PCR_SSCMode_DX2TIENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch026toggle_PCR_SSCMode_DX2TIENEv"></span><span id="XMC4700::usic0_ch0::toggle_PCR_SSCMode_DX2TIENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a1b2d92081cb901f8b11140c1401174d6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PCR_SSCMode_DX2TIEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch026toggle_PCR_SSCMode_DX2TIENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PCR’s DX2TIEN bit.</p>
<p>DX2T Interrupt Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch023get_PCR_SSCMode_MSLSIENEv">
<span id="_CPPv3NV7XMC47009usic0_ch023get_PCR_SSCMode_MSLSIENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch023get_PCR_SSCMode_MSLSIENEv"></span><span id="XMC4700::usic0_ch0::get_PCR_SSCMode_MSLSIENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1afdcaae526206d1e72213baa54223749f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PCR_SSCMode_MSLSIEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch023get_PCR_SSCMode_MSLSIENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PCR’s MSLSIEN bit.</p>
<p>MSLS Interrupt Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch023set_PCR_SSCMode_MSLSIENEv">
<span id="_CPPv3NV7XMC47009usic0_ch023set_PCR_SSCMode_MSLSIENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch023set_PCR_SSCMode_MSLSIENEv"></span><span id="XMC4700::usic0_ch0::set_PCR_SSCMode_MSLSIENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a8809e50e18cd4bc8df9e09c478754db1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PCR_SSCMode_MSLSIEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch023set_PCR_SSCMode_MSLSIENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PCR’s MSLSIEN bit.</p>
<p>MSLS Interrupt Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch025clear_PCR_SSCMode_MSLSIENEv">
<span id="_CPPv3NV7XMC47009usic0_ch025clear_PCR_SSCMode_MSLSIENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch025clear_PCR_SSCMode_MSLSIENEv"></span><span id="XMC4700::usic0_ch0::clear_PCR_SSCMode_MSLSIENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ae8951d0ef3b2bc934a2ade61484d167e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PCR_SSCMode_MSLSIEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch025clear_PCR_SSCMode_MSLSIENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PCR’s MSLSIEN bit.</p>
<p>MSLS Interrupt Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch026toggle_PCR_SSCMode_MSLSIENEv">
<span id="_CPPv3NV7XMC47009usic0_ch026toggle_PCR_SSCMode_MSLSIENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch026toggle_PCR_SSCMode_MSLSIENEv"></span><span id="XMC4700::usic0_ch0::toggle_PCR_SSCMode_MSLSIENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1aaf624ce9724953f5dca94726b9008e7d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PCR_SSCMode_MSLSIEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch026toggle_PCR_SSCMode_MSLSIENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PCR’s MSLSIEN bit.</p>
<p>MSLS Interrupt Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch022get_PCR_SSCMode_PARIENEv">
<span id="_CPPv3NV7XMC47009usic0_ch022get_PCR_SSCMode_PARIENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch022get_PCR_SSCMode_PARIENEv"></span><span id="XMC4700::usic0_ch0::get_PCR_SSCMode_PARIENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a95d9afcce208d18bf37ecfbe0877567c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PCR_SSCMode_PARIEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch022get_PCR_SSCMode_PARIENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PCR’s PARIEN bit.</p>
<p>Parity Error Interrupt Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch022set_PCR_SSCMode_PARIENEv">
<span id="_CPPv3NV7XMC47009usic0_ch022set_PCR_SSCMode_PARIENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch022set_PCR_SSCMode_PARIENEv"></span><span id="XMC4700::usic0_ch0::set_PCR_SSCMode_PARIENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a20b4f3e53ce66cf9ea26e01544ba3c12"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PCR_SSCMode_PARIEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch022set_PCR_SSCMode_PARIENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PCR’s PARIEN bit.</p>
<p>Parity Error Interrupt Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch024clear_PCR_SSCMode_PARIENEv">
<span id="_CPPv3NV7XMC47009usic0_ch024clear_PCR_SSCMode_PARIENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch024clear_PCR_SSCMode_PARIENEv"></span><span id="XMC4700::usic0_ch0::clear_PCR_SSCMode_PARIENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a5c1eade01f5c1c067f67b21ce2d51339"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PCR_SSCMode_PARIEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch024clear_PCR_SSCMode_PARIENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PCR’s PARIEN bit.</p>
<p>Parity Error Interrupt Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch025toggle_PCR_SSCMode_PARIENEv">
<span id="_CPPv3NV7XMC47009usic0_ch025toggle_PCR_SSCMode_PARIENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch025toggle_PCR_SSCMode_PARIENEv"></span><span id="XMC4700::usic0_ch0::toggle_PCR_SSCMode_PARIENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ab49da658e521b38c92d276d1f5579b77"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PCR_SSCMode_PARIEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch025toggle_PCR_SSCMode_PARIENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PCR’s PARIEN bit.</p>
<p>Parity Error Interrupt Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch021get_PCR_SSCMode_DCTQ1Ev">
<span id="_CPPv3NV7XMC47009usic0_ch021get_PCR_SSCMode_DCTQ1Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch021get_PCR_SSCMode_DCTQ1Ev"></span><span id="XMC4700::usic0_ch0::get_PCR_SSCMode_DCTQ1V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1aca52c6a8dddd1502689b2bbcfdd40503"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PCR_SSCMode_DCTQ1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch021get_PCR_SSCMode_DCTQ1Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PCR’s DCTQ1 field.</p>
<p>Divider Factor DCTQ1 for Tiw and Tnf </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch021set_PCR_SSCMode_DCTQ1E7uint8_t">
<span id="_CPPv3NV7XMC47009usic0_ch021set_PCR_SSCMode_DCTQ1E7uint8_t"></span><span id="_CPPv2NV7XMC47009usic0_ch021set_PCR_SSCMode_DCTQ1E7uint8_t"></span><span id="XMC4700::usic0_ch0::set_PCR_SSCMode_DCTQ1__uint8_tV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ab8fda647f5c83aeb98e25691adbea338"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PCR_SSCMode_DCTQ1</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch021set_PCR_SSCMode_DCTQ1E7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PCR’s DCTQ1 field.</p>
<p>Divider Factor DCTQ1 for Tiw and Tnf </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch021get_PCR_SSCMode_PCTQ1Ev">
<span id="_CPPv3NV7XMC47009usic0_ch021get_PCR_SSCMode_PCTQ1Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch021get_PCR_SSCMode_PCTQ1Ev"></span><span id="XMC4700::usic0_ch0::get_PCR_SSCMode_PCTQ1V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a537fd95703368e40551d9344490ea0d4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PCR_SSCMode_PCTQ1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch021get_PCR_SSCMode_PCTQ1Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PCR’s PCTQ1 field.</p>
<p>Divider Factor PCTQ1 for Tiw and Tnf </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch021set_PCR_SSCMode_PCTQ1E7uint8_t">
<span id="_CPPv3NV7XMC47009usic0_ch021set_PCR_SSCMode_PCTQ1E7uint8_t"></span><span id="_CPPv2NV7XMC47009usic0_ch021set_PCR_SSCMode_PCTQ1E7uint8_t"></span><span id="XMC4700::usic0_ch0::set_PCR_SSCMode_PCTQ1__uint8_tV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ab9e471541354f1eff70d49cd624d4cc9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PCR_SSCMode_PCTQ1</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch021set_PCR_SSCMode_PCTQ1E7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PCR’s PCTQ1 field.</p>
<p>Divider Factor PCTQ1 for Tiw and Tnf </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch023get_PCR_SSCMode_CTQSEL1Ev">
<span id="_CPPv3NV7XMC47009usic0_ch023get_PCR_SSCMode_CTQSEL1Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch023get_PCR_SSCMode_CTQSEL1Ev"></span><span id="XMC4700::usic0_ch0::get_PCR_SSCMode_CTQSEL1V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1af138f5084be0c6f3c5720c0db0cdd624"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_USIC0__CH0__BRG__CTQSEL_8h_1a0236b632e33106cb3d436e7d416d05c8.html#_CPPv4N7XMC470020USIC0_CH0_BRG_CTQSELE" title="XMC4700::USIC0_CH0_BRG_CTQSEL"><span class="n"><span class="pre">USIC0_CH0_BRG_CTQSEL</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PCR_SSCMode_CTQSEL1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch023get_PCR_SSCMode_CTQSEL1Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PCR’s CTQSEL1 field.</p>
<p>Input Frequency Selection </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch023set_PCR_SSCMode_CTQSEL1E20USIC0_CH0_BRG_CTQSEL">
<span id="_CPPv3NV7XMC47009usic0_ch023set_PCR_SSCMode_CTQSEL1E20USIC0_CH0_BRG_CTQSEL"></span><span id="_CPPv2NV7XMC47009usic0_ch023set_PCR_SSCMode_CTQSEL1E20USIC0_CH0_BRG_CTQSEL"></span><span id="XMC4700::usic0_ch0::set_PCR_SSCMode_CTQSEL1__USIC0_CH0_BRG_CTQSELV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1adc73b7358ac2077e8c7c1c31dd6174ae"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PCR_SSCMode_CTQSEL1</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_USIC0__CH0__BRG__CTQSEL_8h_1a0236b632e33106cb3d436e7d416d05c8.html#_CPPv4N7XMC470020USIC0_CH0_BRG_CTQSELE" title="XMC4700::USIC0_CH0_BRG_CTQSEL"><span class="n"><span class="pre">USIC0_CH0_BRG_CTQSEL</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch023set_PCR_SSCMode_CTQSEL1E20USIC0_CH0_BRG_CTQSEL" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PCR’s CTQSEL1 field.</p>
<p>Input Frequency Selection </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch019get_PCR_SSCMode_FEMEv">
<span id="_CPPv3NV7XMC47009usic0_ch019get_PCR_SSCMode_FEMEv"></span><span id="_CPPv2NV7XMC47009usic0_ch019get_PCR_SSCMode_FEMEv"></span><span id="XMC4700::usic0_ch0::get_PCR_SSCMode_FEMV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a7701c420701831456dbc48af770f8475"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PCR_SSCMode_FEM</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch019get_PCR_SSCMode_FEMEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PCR’s FEM bit.</p>
<p>Frame End Mode </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch019set_PCR_SSCMode_FEMEv">
<span id="_CPPv3NV7XMC47009usic0_ch019set_PCR_SSCMode_FEMEv"></span><span id="_CPPv2NV7XMC47009usic0_ch019set_PCR_SSCMode_FEMEv"></span><span id="XMC4700::usic0_ch0::set_PCR_SSCMode_FEMV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a4d804d3cbed48a7f953ddb553909f573"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PCR_SSCMode_FEM</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch019set_PCR_SSCMode_FEMEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PCR’s FEM bit.</p>
<p>Frame End Mode </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch021clear_PCR_SSCMode_FEMEv">
<span id="_CPPv3NV7XMC47009usic0_ch021clear_PCR_SSCMode_FEMEv"></span><span id="_CPPv2NV7XMC47009usic0_ch021clear_PCR_SSCMode_FEMEv"></span><span id="XMC4700::usic0_ch0::clear_PCR_SSCMode_FEMV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ad792808265ec98fddd8e7d623cffdd6f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PCR_SSCMode_FEM</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch021clear_PCR_SSCMode_FEMEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PCR’s FEM bit.</p>
<p>Frame End Mode </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch022toggle_PCR_SSCMode_FEMEv">
<span id="_CPPv3NV7XMC47009usic0_ch022toggle_PCR_SSCMode_FEMEv"></span><span id="_CPPv2NV7XMC47009usic0_ch022toggle_PCR_SSCMode_FEMEv"></span><span id="XMC4700::usic0_ch0::toggle_PCR_SSCMode_FEMV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1abf67e2b0a4062f7ad3f802955dda7453"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PCR_SSCMode_FEM</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch022toggle_PCR_SSCMode_FEMEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PCR’s FEM bit.</p>
<p>Frame End Mode </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch022get_PCR_SSCMode_SELINVEv">
<span id="_CPPv3NV7XMC47009usic0_ch022get_PCR_SSCMode_SELINVEv"></span><span id="_CPPv2NV7XMC47009usic0_ch022get_PCR_SSCMode_SELINVEv"></span><span id="XMC4700::usic0_ch0::get_PCR_SSCMode_SELINVV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ad14d8d77519e8cdf943d428833582086"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PCR_SSCMode_SELINV</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch022get_PCR_SSCMode_SELINVEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PCR’s SELINV bit.</p>
<p>Select Inversion </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch022set_PCR_SSCMode_SELINVEv">
<span id="_CPPv3NV7XMC47009usic0_ch022set_PCR_SSCMode_SELINVEv"></span><span id="_CPPv2NV7XMC47009usic0_ch022set_PCR_SSCMode_SELINVEv"></span><span id="XMC4700::usic0_ch0::set_PCR_SSCMode_SELINVV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a56a94afc2b1a9a9fb37ae2e86b115df0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PCR_SSCMode_SELINV</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch022set_PCR_SSCMode_SELINVEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PCR’s SELINV bit.</p>
<p>Select Inversion </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch024clear_PCR_SSCMode_SELINVEv">
<span id="_CPPv3NV7XMC47009usic0_ch024clear_PCR_SSCMode_SELINVEv"></span><span id="_CPPv2NV7XMC47009usic0_ch024clear_PCR_SSCMode_SELINVEv"></span><span id="XMC4700::usic0_ch0::clear_PCR_SSCMode_SELINVV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ae0e5a55a1f414ee6ef13ea5babbdca8d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PCR_SSCMode_SELINV</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch024clear_PCR_SSCMode_SELINVEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PCR’s SELINV bit.</p>
<p>Select Inversion </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch025toggle_PCR_SSCMode_SELINVEv">
<span id="_CPPv3NV7XMC47009usic0_ch025toggle_PCR_SSCMode_SELINVEv"></span><span id="_CPPv2NV7XMC47009usic0_ch025toggle_PCR_SSCMode_SELINVEv"></span><span id="XMC4700::usic0_ch0::toggle_PCR_SSCMode_SELINVV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1add007422b25d1b525c3619d7719931fa"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PCR_SSCMode_SELINV</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch025toggle_PCR_SSCMode_SELINVEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PCR’s SELINV bit.</p>
<p>Select Inversion </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch022get_PCR_SSCMode_SELCTREv">
<span id="_CPPv3NV7XMC47009usic0_ch022get_PCR_SSCMode_SELCTREv"></span><span id="_CPPv2NV7XMC47009usic0_ch022get_PCR_SSCMode_SELCTREv"></span><span id="XMC4700::usic0_ch0::get_PCR_SSCMode_SELCTRV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a33772a4773c09c9b3bfbd3e0c56ce07e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PCR_SSCMode_SELCTR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch022get_PCR_SSCMode_SELCTREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PCR’s SELCTR bit.</p>
<p>Select Control </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch022set_PCR_SSCMode_SELCTREv">
<span id="_CPPv3NV7XMC47009usic0_ch022set_PCR_SSCMode_SELCTREv"></span><span id="_CPPv2NV7XMC47009usic0_ch022set_PCR_SSCMode_SELCTREv"></span><span id="XMC4700::usic0_ch0::set_PCR_SSCMode_SELCTRV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a510ff64e06778f06e582bd01cd8d1a58"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PCR_SSCMode_SELCTR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch022set_PCR_SSCMode_SELCTREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PCR’s SELCTR bit.</p>
<p>Select Control </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch024clear_PCR_SSCMode_SELCTREv">
<span id="_CPPv3NV7XMC47009usic0_ch024clear_PCR_SSCMode_SELCTREv"></span><span id="_CPPv2NV7XMC47009usic0_ch024clear_PCR_SSCMode_SELCTREv"></span><span id="XMC4700::usic0_ch0::clear_PCR_SSCMode_SELCTRV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ab83fecb7df8127df3cbdb9fafff6bd6b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PCR_SSCMode_SELCTR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch024clear_PCR_SSCMode_SELCTREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PCR’s SELCTR bit.</p>
<p>Select Control </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch025toggle_PCR_SSCMode_SELCTREv">
<span id="_CPPv3NV7XMC47009usic0_ch025toggle_PCR_SSCMode_SELCTREv"></span><span id="_CPPv2NV7XMC47009usic0_ch025toggle_PCR_SSCMode_SELCTREv"></span><span id="XMC4700::usic0_ch0::toggle_PCR_SSCMode_SELCTRV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a8b13e866bded39b3585520978d1d236b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PCR_SSCMode_SELCTR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch025toggle_PCR_SSCMode_SELCTREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PCR’s SELCTR bit.</p>
<p>Select Control </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch022get_PCR_SSCMode_MSLSENEv">
<span id="_CPPv3NV7XMC47009usic0_ch022get_PCR_SSCMode_MSLSENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch022get_PCR_SSCMode_MSLSENEv"></span><span id="XMC4700::usic0_ch0::get_PCR_SSCMode_MSLSENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a1c621707a9d8824844efde7e5e4e65a0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PCR_SSCMode_MSLSEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch022get_PCR_SSCMode_MSLSENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PCR’s MSLSEN bit.</p>
<p>MSLS Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch022set_PCR_SSCMode_MSLSENEv">
<span id="_CPPv3NV7XMC47009usic0_ch022set_PCR_SSCMode_MSLSENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch022set_PCR_SSCMode_MSLSENEv"></span><span id="XMC4700::usic0_ch0::set_PCR_SSCMode_MSLSENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a98e7d261530204c292725288c8464485"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PCR_SSCMode_MSLSEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch022set_PCR_SSCMode_MSLSENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PCR’s MSLSEN bit.</p>
<p>MSLS Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch024clear_PCR_SSCMode_MSLSENEv">
<span id="_CPPv3NV7XMC47009usic0_ch024clear_PCR_SSCMode_MSLSENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch024clear_PCR_SSCMode_MSLSENEv"></span><span id="XMC4700::usic0_ch0::clear_PCR_SSCMode_MSLSENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ac0a1ae687dc935d858f7fb9d2a9be61f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PCR_SSCMode_MSLSEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch024clear_PCR_SSCMode_MSLSENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PCR’s MSLSEN bit.</p>
<p>MSLS Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch025toggle_PCR_SSCMode_MSLSENEv">
<span id="_CPPv3NV7XMC47009usic0_ch025toggle_PCR_SSCMode_MSLSENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch025toggle_PCR_SSCMode_MSLSENEv"></span><span id="XMC4700::usic0_ch0::toggle_PCR_SSCMode_MSLSENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a1460f6ca6cdf250a3c304e97ac387b61"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PCR_SSCMode_MSLSEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch025toggle_PCR_SSCMode_MSLSENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PCR’s MSLSEN bit.</p>
<p>MSLS Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015get_PCR_SSCModeERbRbRbR26USIC0_CH0_PCR_SSCMode_SELORbRbRbR7uint8_tR7uint8_tR20USIC0_CH0_BRG_CTQSELRbRbRbRb">
<span id="_CPPv3NV7XMC47009usic0_ch015get_PCR_SSCModeERbRbRbR26USIC0_CH0_PCR_SSCMode_SELORbRbRbR7uint8_tR7uint8_tR20USIC0_CH0_BRG_CTQSELRbRbRbRb"></span><span id="_CPPv2NV7XMC47009usic0_ch015get_PCR_SSCModeERbRbRbR26USIC0_CH0_PCR_SSCMode_SELORbRbRbR7uint8_tR7uint8_tR20USIC0_CH0_BRG_CTQSELRbRbRbRb"></span><span id="XMC4700::usic0_ch0::get_PCR_SSCMode__bR.bR.bR.USIC0_CH0_PCR_SSCMode_SELOR.bR.bR.bR.uint8_tR.uint8_tR.USIC0_CH0_BRG_CTQSELR.bR.bR.bR.bRV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a2a45671107a7204bde6128ca328920a2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PCR_SSCMode</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">MCLK</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">SLPHSEL</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">TIWEN</span></span>, <a class="reference internal" href="enum_USIC0__CH0__PCR__SSCMode__SELO_8h_1a4c11fae54267ad805957dd069b43adc2.html#_CPPv4N7XMC470026USIC0_CH0_PCR_SSCMode_SELOE" title="XMC4700::USIC0_CH0_PCR_SSCMode_SELO"><span class="n"><span class="pre">USIC0_CH0_PCR_SSCMode_SELO</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">SELO</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">DX2TIEN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">MSLSIEN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PARIEN</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">DCTQ1</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PCTQ1</span></span>, <a class="reference internal" href="enum_USIC0__CH0__BRG__CTQSEL_8h_1a0236b632e33106cb3d436e7d416d05c8.html#_CPPv4N7XMC470020USIC0_CH0_BRG_CTQSELE" title="XMC4700::USIC0_CH0_BRG_CTQSEL"><span class="n"><span class="pre">USIC0_CH0_BRG_CTQSEL</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">CTQSEL1</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">FEM</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">SELINV</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">SELCTR</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">MSLSEN</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015get_PCR_SSCModeERbRbRbR26USIC0_CH0_PCR_SSCMode_SELORbRbRbR7uint8_tR7uint8_tR20USIC0_CH0_BRG_CTQSELRbRbRbRb" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get all of PCR_SSCMode’s bit fields.</p>
<p>(read-write) Protocol Control Register </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015set_PCR_SSCModeEbbb26USIC0_CH0_PCR_SSCMode_SELObbb7uint8_t7uint8_t20USIC0_CH0_BRG_CTQSELbbbb">
<span id="_CPPv3NV7XMC47009usic0_ch015set_PCR_SSCModeEbbb26USIC0_CH0_PCR_SSCMode_SELObbb7uint8_t7uint8_t20USIC0_CH0_BRG_CTQSELbbbb"></span><span id="_CPPv2NV7XMC47009usic0_ch015set_PCR_SSCModeEbbb26USIC0_CH0_PCR_SSCMode_SELObbb7uint8_t7uint8_t20USIC0_CH0_BRG_CTQSELbbbb"></span><span id="XMC4700::usic0_ch0::set_PCR_SSCMode__b.b.b.USIC0_CH0_PCR_SSCMode_SELO.b.b.b.uint8_t.uint8_t.USIC0_CH0_BRG_CTQSEL.b.b.b.bV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a661591f541b366231e69298a08b06aa6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PCR_SSCMode</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">MCLK</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">SLPHSEL</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">TIWEN</span></span>, <a class="reference internal" href="enum_USIC0__CH0__PCR__SSCMode__SELO_8h_1a4c11fae54267ad805957dd069b43adc2.html#_CPPv4N7XMC470026USIC0_CH0_PCR_SSCMode_SELOE" title="XMC4700::USIC0_CH0_PCR_SSCMode_SELO"><span class="n"><span class="pre">USIC0_CH0_PCR_SSCMode_SELO</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">SELO</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">DX2TIEN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">MSLSIEN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PARIEN</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">DCTQ1</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PCTQ1</span></span>, <a class="reference internal" href="enum_USIC0__CH0__BRG__CTQSEL_8h_1a0236b632e33106cb3d436e7d416d05c8.html#_CPPv4N7XMC470020USIC0_CH0_BRG_CTQSELE" title="XMC4700::USIC0_CH0_BRG_CTQSEL"><span class="n"><span class="pre">USIC0_CH0_BRG_CTQSEL</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">CTQSEL1</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">FEM</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">SELINV</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">SELCTR</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">MSLSEN</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015set_PCR_SSCModeEbbb26USIC0_CH0_PCR_SSCMode_SELObbb7uint8_t7uint8_t20USIC0_CH0_BRG_CTQSELbbbb" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set all of PCR_SSCMode’s bit fields.</p>
<p>(read-write) Protocol Control Register </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch020get_PCR_IICMode_MCLKEv">
<span id="_CPPv3NV7XMC47009usic0_ch020get_PCR_IICMode_MCLKEv"></span><span id="_CPPv2NV7XMC47009usic0_ch020get_PCR_IICMode_MCLKEv"></span><span id="XMC4700::usic0_ch0::get_PCR_IICMode_MCLKV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a570841d7e5a1fda2b306edeedb90e9ad"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PCR_IICMode_MCLK</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch020get_PCR_IICMode_MCLKEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PCR’s MCLK bit.</p>
<p>Master Clock Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch020set_PCR_IICMode_MCLKEv">
<span id="_CPPv3NV7XMC47009usic0_ch020set_PCR_IICMode_MCLKEv"></span><span id="_CPPv2NV7XMC47009usic0_ch020set_PCR_IICMode_MCLKEv"></span><span id="XMC4700::usic0_ch0::set_PCR_IICMode_MCLKV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a753e675aad407a0c8d12a6f831be86d4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PCR_IICMode_MCLK</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch020set_PCR_IICMode_MCLKEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PCR’s MCLK bit.</p>
<p>Master Clock Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch022clear_PCR_IICMode_MCLKEv">
<span id="_CPPv3NV7XMC47009usic0_ch022clear_PCR_IICMode_MCLKEv"></span><span id="_CPPv2NV7XMC47009usic0_ch022clear_PCR_IICMode_MCLKEv"></span><span id="XMC4700::usic0_ch0::clear_PCR_IICMode_MCLKV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a42f42ed95916d55ab3a989c0e76892ed"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PCR_IICMode_MCLK</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch022clear_PCR_IICMode_MCLKEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PCR’s MCLK bit.</p>
<p>Master Clock Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch023toggle_PCR_IICMode_MCLKEv">
<span id="_CPPv3NV7XMC47009usic0_ch023toggle_PCR_IICMode_MCLKEv"></span><span id="_CPPv2NV7XMC47009usic0_ch023toggle_PCR_IICMode_MCLKEv"></span><span id="XMC4700::usic0_ch0::toggle_PCR_IICMode_MCLKV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a2c2bd69ab519c1c645acfeeda9d545fe"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PCR_IICMode_MCLK</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch023toggle_PCR_IICMode_MCLKEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PCR’s MCLK bit.</p>
<p>Master Clock Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch022get_PCR_IICMode_ACKIENEv">
<span id="_CPPv3NV7XMC47009usic0_ch022get_PCR_IICMode_ACKIENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch022get_PCR_IICMode_ACKIENEv"></span><span id="XMC4700::usic0_ch0::get_PCR_IICMode_ACKIENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1afce8cbc057be03ab887053f5ec12063a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PCR_IICMode_ACKIEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch022get_PCR_IICMode_ACKIENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PCR’s ACKIEN bit.</p>
<p>Acknowledge Interrupt Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch022set_PCR_IICMode_ACKIENEv">
<span id="_CPPv3NV7XMC47009usic0_ch022set_PCR_IICMode_ACKIENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch022set_PCR_IICMode_ACKIENEv"></span><span id="XMC4700::usic0_ch0::set_PCR_IICMode_ACKIENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1aefe954c0b86cec589ff855d86028109b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PCR_IICMode_ACKIEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch022set_PCR_IICMode_ACKIENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PCR’s ACKIEN bit.</p>
<p>Acknowledge Interrupt Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch024clear_PCR_IICMode_ACKIENEv">
<span id="_CPPv3NV7XMC47009usic0_ch024clear_PCR_IICMode_ACKIENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch024clear_PCR_IICMode_ACKIENEv"></span><span id="XMC4700::usic0_ch0::clear_PCR_IICMode_ACKIENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ab6555cf391bd579a8d74eeb8bf744325"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PCR_IICMode_ACKIEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch024clear_PCR_IICMode_ACKIENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PCR’s ACKIEN bit.</p>
<p>Acknowledge Interrupt Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch025toggle_PCR_IICMode_ACKIENEv">
<span id="_CPPv3NV7XMC47009usic0_ch025toggle_PCR_IICMode_ACKIENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch025toggle_PCR_IICMode_ACKIENEv"></span><span id="XMC4700::usic0_ch0::toggle_PCR_IICMode_ACKIENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a2fa0b4cfd582d9c56e90da21c4b51767"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PCR_IICMode_ACKIEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch025toggle_PCR_IICMode_ACKIENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PCR’s ACKIEN bit.</p>
<p>Acknowledge Interrupt Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch020get_PCR_IICMode_HDELEv">
<span id="_CPPv3NV7XMC47009usic0_ch020get_PCR_IICMode_HDELEv"></span><span id="_CPPv2NV7XMC47009usic0_ch020get_PCR_IICMode_HDELEv"></span><span id="XMC4700::usic0_ch0::get_PCR_IICMode_HDELV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a188497edd1b1399cc1cd5133a0e65691"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PCR_IICMode_HDEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch020get_PCR_IICMode_HDELEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PCR’s HDEL field.</p>
<p>Hardware Delay </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch020set_PCR_IICMode_HDELE7uint8_t">
<span id="_CPPv3NV7XMC47009usic0_ch020set_PCR_IICMode_HDELE7uint8_t"></span><span id="_CPPv2NV7XMC47009usic0_ch020set_PCR_IICMode_HDELE7uint8_t"></span><span id="XMC4700::usic0_ch0::set_PCR_IICMode_HDEL__uint8_tV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a7b235f3f58fa95307538fd1028253b00"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PCR_IICMode_HDEL</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch020set_PCR_IICMode_HDELE7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PCR’s HDEL field.</p>
<p>Hardware Delay </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch023get_PCR_IICMode_SACKDISEv">
<span id="_CPPv3NV7XMC47009usic0_ch023get_PCR_IICMode_SACKDISEv"></span><span id="_CPPv2NV7XMC47009usic0_ch023get_PCR_IICMode_SACKDISEv"></span><span id="XMC4700::usic0_ch0::get_PCR_IICMode_SACKDISV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1aca4d027b637d96e745d9c314ff584181"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PCR_IICMode_SACKDIS</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch023get_PCR_IICMode_SACKDISEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PCR’s SACKDIS bit.</p>
<p>Slave Acknowledge Disable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch023set_PCR_IICMode_SACKDISEv">
<span id="_CPPv3NV7XMC47009usic0_ch023set_PCR_IICMode_SACKDISEv"></span><span id="_CPPv2NV7XMC47009usic0_ch023set_PCR_IICMode_SACKDISEv"></span><span id="XMC4700::usic0_ch0::set_PCR_IICMode_SACKDISV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a374f8fc4572d25ff84f0fe9ab4b48627"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PCR_IICMode_SACKDIS</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch023set_PCR_IICMode_SACKDISEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PCR’s SACKDIS bit.</p>
<p>Slave Acknowledge Disable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch025clear_PCR_IICMode_SACKDISEv">
<span id="_CPPv3NV7XMC47009usic0_ch025clear_PCR_IICMode_SACKDISEv"></span><span id="_CPPv2NV7XMC47009usic0_ch025clear_PCR_IICMode_SACKDISEv"></span><span id="XMC4700::usic0_ch0::clear_PCR_IICMode_SACKDISV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a3d1b6f4a1f4f61c3aed2dad45bceb99e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PCR_IICMode_SACKDIS</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch025clear_PCR_IICMode_SACKDISEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PCR’s SACKDIS bit.</p>
<p>Slave Acknowledge Disable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch026toggle_PCR_IICMode_SACKDISEv">
<span id="_CPPv3NV7XMC47009usic0_ch026toggle_PCR_IICMode_SACKDISEv"></span><span id="_CPPv2NV7XMC47009usic0_ch026toggle_PCR_IICMode_SACKDISEv"></span><span id="XMC4700::usic0_ch0::toggle_PCR_IICMode_SACKDISV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a9e2c868af38e56d1293d51d1735fc007"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PCR_IICMode_SACKDIS</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch026toggle_PCR_IICMode_SACKDISEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PCR’s SACKDIS bit.</p>
<p>Slave Acknowledge Disable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch022get_PCR_IICMode_ERRIENEv">
<span id="_CPPv3NV7XMC47009usic0_ch022get_PCR_IICMode_ERRIENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch022get_PCR_IICMode_ERRIENEv"></span><span id="XMC4700::usic0_ch0::get_PCR_IICMode_ERRIENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a4cff4407fd9e291672f36e41ea7b9650"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PCR_IICMode_ERRIEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch022get_PCR_IICMode_ERRIENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PCR’s ERRIEN bit.</p>
<p>Error Interrupt Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch022set_PCR_IICMode_ERRIENEv">
<span id="_CPPv3NV7XMC47009usic0_ch022set_PCR_IICMode_ERRIENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch022set_PCR_IICMode_ERRIENEv"></span><span id="XMC4700::usic0_ch0::set_PCR_IICMode_ERRIENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a2f04aded516c0ef68d9de062fc60674c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PCR_IICMode_ERRIEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch022set_PCR_IICMode_ERRIENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PCR’s ERRIEN bit.</p>
<p>Error Interrupt Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch024clear_PCR_IICMode_ERRIENEv">
<span id="_CPPv3NV7XMC47009usic0_ch024clear_PCR_IICMode_ERRIENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch024clear_PCR_IICMode_ERRIENEv"></span><span id="XMC4700::usic0_ch0::clear_PCR_IICMode_ERRIENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a1054ccbf1792ae011c049890cde1bf4c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PCR_IICMode_ERRIEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch024clear_PCR_IICMode_ERRIENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PCR’s ERRIEN bit.</p>
<p>Error Interrupt Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch025toggle_PCR_IICMode_ERRIENEv">
<span id="_CPPv3NV7XMC47009usic0_ch025toggle_PCR_IICMode_ERRIENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch025toggle_PCR_IICMode_ERRIENEv"></span><span id="XMC4700::usic0_ch0::toggle_PCR_IICMode_ERRIENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1adbd50e7cfd7da6a3d01b49021b005331"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PCR_IICMode_ERRIEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch025toggle_PCR_IICMode_ERRIENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PCR’s ERRIEN bit.</p>
<p>Error Interrupt Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch022get_PCR_IICMode_SRRIENEv">
<span id="_CPPv3NV7XMC47009usic0_ch022get_PCR_IICMode_SRRIENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch022get_PCR_IICMode_SRRIENEv"></span><span id="XMC4700::usic0_ch0::get_PCR_IICMode_SRRIENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a2b03ead03752da5eb68c97bc0a3acab9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PCR_IICMode_SRRIEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch022get_PCR_IICMode_SRRIENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PCR’s SRRIEN bit.</p>
<p>Slave Read Request Interrupt Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch022set_PCR_IICMode_SRRIENEv">
<span id="_CPPv3NV7XMC47009usic0_ch022set_PCR_IICMode_SRRIENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch022set_PCR_IICMode_SRRIENEv"></span><span id="XMC4700::usic0_ch0::set_PCR_IICMode_SRRIENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1adc564be710ea358c0f1e3769ce465462"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PCR_IICMode_SRRIEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch022set_PCR_IICMode_SRRIENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PCR’s SRRIEN bit.</p>
<p>Slave Read Request Interrupt Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch024clear_PCR_IICMode_SRRIENEv">
<span id="_CPPv3NV7XMC47009usic0_ch024clear_PCR_IICMode_SRRIENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch024clear_PCR_IICMode_SRRIENEv"></span><span id="XMC4700::usic0_ch0::clear_PCR_IICMode_SRRIENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a33b6108f56d8154e3e4cf70571f433e9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PCR_IICMode_SRRIEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch024clear_PCR_IICMode_SRRIENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PCR’s SRRIEN bit.</p>
<p>Slave Read Request Interrupt Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch025toggle_PCR_IICMode_SRRIENEv">
<span id="_CPPv3NV7XMC47009usic0_ch025toggle_PCR_IICMode_SRRIENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch025toggle_PCR_IICMode_SRRIENEv"></span><span id="XMC4700::usic0_ch0::toggle_PCR_IICMode_SRRIENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ad894fbcb82f260a9667cd6544d7a71ba"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PCR_IICMode_SRRIEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch025toggle_PCR_IICMode_SRRIENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PCR’s SRRIEN bit.</p>
<p>Slave Read Request Interrupt Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch022get_PCR_IICMode_ARLIENEv">
<span id="_CPPv3NV7XMC47009usic0_ch022get_PCR_IICMode_ARLIENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch022get_PCR_IICMode_ARLIENEv"></span><span id="XMC4700::usic0_ch0::get_PCR_IICMode_ARLIENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a24b2e3e2688c449d6dec9a686596b968"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PCR_IICMode_ARLIEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch022get_PCR_IICMode_ARLIENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PCR’s ARLIEN bit.</p>
<p>Arbitration Lost Interrupt Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch022set_PCR_IICMode_ARLIENEv">
<span id="_CPPv3NV7XMC47009usic0_ch022set_PCR_IICMode_ARLIENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch022set_PCR_IICMode_ARLIENEv"></span><span id="XMC4700::usic0_ch0::set_PCR_IICMode_ARLIENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a26d5c150d65c5f2edf301b8d15e821bc"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PCR_IICMode_ARLIEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch022set_PCR_IICMode_ARLIENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PCR’s ARLIEN bit.</p>
<p>Arbitration Lost Interrupt Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch024clear_PCR_IICMode_ARLIENEv">
<span id="_CPPv3NV7XMC47009usic0_ch024clear_PCR_IICMode_ARLIENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch024clear_PCR_IICMode_ARLIENEv"></span><span id="XMC4700::usic0_ch0::clear_PCR_IICMode_ARLIENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a65d7cb86f0c333b2fa114859dda712cd"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PCR_IICMode_ARLIEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch024clear_PCR_IICMode_ARLIENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PCR’s ARLIEN bit.</p>
<p>Arbitration Lost Interrupt Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch025toggle_PCR_IICMode_ARLIENEv">
<span id="_CPPv3NV7XMC47009usic0_ch025toggle_PCR_IICMode_ARLIENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch025toggle_PCR_IICMode_ARLIENEv"></span><span id="XMC4700::usic0_ch0::toggle_PCR_IICMode_ARLIENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a694b41626fbf387fa5de2fc2894dc09f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PCR_IICMode_ARLIEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch025toggle_PCR_IICMode_ARLIENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PCR’s ARLIEN bit.</p>
<p>Arbitration Lost Interrupt Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch023get_PCR_IICMode_NACKIENEv">
<span id="_CPPv3NV7XMC47009usic0_ch023get_PCR_IICMode_NACKIENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch023get_PCR_IICMode_NACKIENEv"></span><span id="XMC4700::usic0_ch0::get_PCR_IICMode_NACKIENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a8f0f25a29935c452cc6687d4dd178861"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PCR_IICMode_NACKIEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch023get_PCR_IICMode_NACKIENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PCR’s NACKIEN bit.</p>
<p>Non-Acknowledge Interrupt Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch023set_PCR_IICMode_NACKIENEv">
<span id="_CPPv3NV7XMC47009usic0_ch023set_PCR_IICMode_NACKIENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch023set_PCR_IICMode_NACKIENEv"></span><span id="XMC4700::usic0_ch0::set_PCR_IICMode_NACKIENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a65694ea6fd12df167e99f3d00a3291af"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PCR_IICMode_NACKIEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch023set_PCR_IICMode_NACKIENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PCR’s NACKIEN bit.</p>
<p>Non-Acknowledge Interrupt Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch025clear_PCR_IICMode_NACKIENEv">
<span id="_CPPv3NV7XMC47009usic0_ch025clear_PCR_IICMode_NACKIENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch025clear_PCR_IICMode_NACKIENEv"></span><span id="XMC4700::usic0_ch0::clear_PCR_IICMode_NACKIENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a84e3e80172dedd31aa3fe556cf81ab9d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PCR_IICMode_NACKIEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch025clear_PCR_IICMode_NACKIENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PCR’s NACKIEN bit.</p>
<p>Non-Acknowledge Interrupt Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch026toggle_PCR_IICMode_NACKIENEv">
<span id="_CPPv3NV7XMC47009usic0_ch026toggle_PCR_IICMode_NACKIENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch026toggle_PCR_IICMode_NACKIENEv"></span><span id="XMC4700::usic0_ch0::toggle_PCR_IICMode_NACKIENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1aa5c9c9623b6b306dd5ef0db37c449f9a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PCR_IICMode_NACKIEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch026toggle_PCR_IICMode_NACKIENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PCR’s NACKIEN bit.</p>
<p>Non-Acknowledge Interrupt Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch022get_PCR_IICMode_PCRIENEv">
<span id="_CPPv3NV7XMC47009usic0_ch022get_PCR_IICMode_PCRIENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch022get_PCR_IICMode_PCRIENEv"></span><span id="XMC4700::usic0_ch0::get_PCR_IICMode_PCRIENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a9df5c94ec850c86ef83d008e04b29360"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PCR_IICMode_PCRIEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch022get_PCR_IICMode_PCRIENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PCR’s PCRIEN bit.</p>
<p>Stop Condition Received Interrupt Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch022set_PCR_IICMode_PCRIENEv">
<span id="_CPPv3NV7XMC47009usic0_ch022set_PCR_IICMode_PCRIENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch022set_PCR_IICMode_PCRIENEv"></span><span id="XMC4700::usic0_ch0::set_PCR_IICMode_PCRIENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a911d16c25c930a5967db64684dbaa154"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PCR_IICMode_PCRIEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch022set_PCR_IICMode_PCRIENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PCR’s PCRIEN bit.</p>
<p>Stop Condition Received Interrupt Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch024clear_PCR_IICMode_PCRIENEv">
<span id="_CPPv3NV7XMC47009usic0_ch024clear_PCR_IICMode_PCRIENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch024clear_PCR_IICMode_PCRIENEv"></span><span id="XMC4700::usic0_ch0::clear_PCR_IICMode_PCRIENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a102de5a466493949c9c2fc614812a227"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PCR_IICMode_PCRIEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch024clear_PCR_IICMode_PCRIENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PCR’s PCRIEN bit.</p>
<p>Stop Condition Received Interrupt Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch025toggle_PCR_IICMode_PCRIENEv">
<span id="_CPPv3NV7XMC47009usic0_ch025toggle_PCR_IICMode_PCRIENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch025toggle_PCR_IICMode_PCRIENEv"></span><span id="XMC4700::usic0_ch0::toggle_PCR_IICMode_PCRIENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a217511d7ea95ba9ac4394405175a958f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PCR_IICMode_PCRIEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch025toggle_PCR_IICMode_PCRIENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PCR’s PCRIEN bit.</p>
<p>Stop Condition Received Interrupt Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch023get_PCR_IICMode_RSCRIENEv">
<span id="_CPPv3NV7XMC47009usic0_ch023get_PCR_IICMode_RSCRIENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch023get_PCR_IICMode_RSCRIENEv"></span><span id="XMC4700::usic0_ch0::get_PCR_IICMode_RSCRIENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1abcde0f3fa92d8a8fccffe25c5a243b44"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PCR_IICMode_RSCRIEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch023get_PCR_IICMode_RSCRIENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PCR’s RSCRIEN bit.</p>
<p>Repeated Start Condition Received Interrupt Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch023set_PCR_IICMode_RSCRIENEv">
<span id="_CPPv3NV7XMC47009usic0_ch023set_PCR_IICMode_RSCRIENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch023set_PCR_IICMode_RSCRIENEv"></span><span id="XMC4700::usic0_ch0::set_PCR_IICMode_RSCRIENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a19071b6de6b276c335d6d3f953fb3ecd"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PCR_IICMode_RSCRIEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch023set_PCR_IICMode_RSCRIENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PCR’s RSCRIEN bit.</p>
<p>Repeated Start Condition Received Interrupt Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch025clear_PCR_IICMode_RSCRIENEv">
<span id="_CPPv3NV7XMC47009usic0_ch025clear_PCR_IICMode_RSCRIENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch025clear_PCR_IICMode_RSCRIENEv"></span><span id="XMC4700::usic0_ch0::clear_PCR_IICMode_RSCRIENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a543c78f4590ce43f5f92631d9e06a0da"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PCR_IICMode_RSCRIEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch025clear_PCR_IICMode_RSCRIENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PCR’s RSCRIEN bit.</p>
<p>Repeated Start Condition Received Interrupt Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch026toggle_PCR_IICMode_RSCRIENEv">
<span id="_CPPv3NV7XMC47009usic0_ch026toggle_PCR_IICMode_RSCRIENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch026toggle_PCR_IICMode_RSCRIENEv"></span><span id="XMC4700::usic0_ch0::toggle_PCR_IICMode_RSCRIENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a2ca0bfec6f07d231a792e47abce3bb97"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PCR_IICMode_RSCRIEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch026toggle_PCR_IICMode_RSCRIENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PCR’s RSCRIEN bit.</p>
<p>Repeated Start Condition Received Interrupt Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch022get_PCR_IICMode_SCRIENEv">
<span id="_CPPv3NV7XMC47009usic0_ch022get_PCR_IICMode_SCRIENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch022get_PCR_IICMode_SCRIENEv"></span><span id="XMC4700::usic0_ch0::get_PCR_IICMode_SCRIENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1add9cfeb457d4789d63f5a43b0fed953c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PCR_IICMode_SCRIEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch022get_PCR_IICMode_SCRIENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PCR’s SCRIEN bit.</p>
<p>Start Condition Received Interrupt Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch022set_PCR_IICMode_SCRIENEv">
<span id="_CPPv3NV7XMC47009usic0_ch022set_PCR_IICMode_SCRIENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch022set_PCR_IICMode_SCRIENEv"></span><span id="XMC4700::usic0_ch0::set_PCR_IICMode_SCRIENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a134b14cee0c54a056336cf2f5d714ef9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PCR_IICMode_SCRIEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch022set_PCR_IICMode_SCRIENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PCR’s SCRIEN bit.</p>
<p>Start Condition Received Interrupt Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch024clear_PCR_IICMode_SCRIENEv">
<span id="_CPPv3NV7XMC47009usic0_ch024clear_PCR_IICMode_SCRIENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch024clear_PCR_IICMode_SCRIENEv"></span><span id="XMC4700::usic0_ch0::clear_PCR_IICMode_SCRIENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1aee155564e1bb84b64b4765b97ff5a9bc"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PCR_IICMode_SCRIEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch024clear_PCR_IICMode_SCRIENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PCR’s SCRIEN bit.</p>
<p>Start Condition Received Interrupt Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch025toggle_PCR_IICMode_SCRIENEv">
<span id="_CPPv3NV7XMC47009usic0_ch025toggle_PCR_IICMode_SCRIENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch025toggle_PCR_IICMode_SCRIENEv"></span><span id="XMC4700::usic0_ch0::toggle_PCR_IICMode_SCRIENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1aa3b1520850bfa346df9cbbaff68e8d39"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PCR_IICMode_SCRIEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch025toggle_PCR_IICMode_SCRIENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PCR’s SCRIEN bit.</p>
<p>Start Condition Received Interrupt Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch020get_PCR_IICMode_STIMEv">
<span id="_CPPv3NV7XMC47009usic0_ch020get_PCR_IICMode_STIMEv"></span><span id="_CPPv2NV7XMC47009usic0_ch020get_PCR_IICMode_STIMEv"></span><span id="XMC4700::usic0_ch0::get_PCR_IICMode_STIMV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1af96519be3641bea3493a120c7bd74bd1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PCR_IICMode_STIM</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch020get_PCR_IICMode_STIMEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PCR’s STIM bit.</p>
<p>Symbol Timing </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch020set_PCR_IICMode_STIMEv">
<span id="_CPPv3NV7XMC47009usic0_ch020set_PCR_IICMode_STIMEv"></span><span id="_CPPv2NV7XMC47009usic0_ch020set_PCR_IICMode_STIMEv"></span><span id="XMC4700::usic0_ch0::set_PCR_IICMode_STIMV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a7866edb538d81837996af203177c6ba8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PCR_IICMode_STIM</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch020set_PCR_IICMode_STIMEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PCR’s STIM bit.</p>
<p>Symbol Timing </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch022clear_PCR_IICMode_STIMEv">
<span id="_CPPv3NV7XMC47009usic0_ch022clear_PCR_IICMode_STIMEv"></span><span id="_CPPv2NV7XMC47009usic0_ch022clear_PCR_IICMode_STIMEv"></span><span id="XMC4700::usic0_ch0::clear_PCR_IICMode_STIMV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ad7bdf24e4df1965965182c7d921d73ad"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PCR_IICMode_STIM</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch022clear_PCR_IICMode_STIMEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PCR’s STIM bit.</p>
<p>Symbol Timing </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch023toggle_PCR_IICMode_STIMEv">
<span id="_CPPv3NV7XMC47009usic0_ch023toggle_PCR_IICMode_STIMEv"></span><span id="_CPPv2NV7XMC47009usic0_ch023toggle_PCR_IICMode_STIMEv"></span><span id="XMC4700::usic0_ch0::toggle_PCR_IICMode_STIMV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a988b77e365db8f14945404e3539b5d4a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PCR_IICMode_STIM</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch023toggle_PCR_IICMode_STIMEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PCR’s STIM bit.</p>
<p>Symbol Timing </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch021get_PCR_IICMode_ACK00Ev">
<span id="_CPPv3NV7XMC47009usic0_ch021get_PCR_IICMode_ACK00Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch021get_PCR_IICMode_ACK00Ev"></span><span id="XMC4700::usic0_ch0::get_PCR_IICMode_ACK00V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a11b14fa911e49797ec6ff58348dd6040"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PCR_IICMode_ACK00</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch021get_PCR_IICMode_ACK00Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PCR’s ACK00 bit.</p>
<p>Acknowledge 00H </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch021set_PCR_IICMode_ACK00Ev">
<span id="_CPPv3NV7XMC47009usic0_ch021set_PCR_IICMode_ACK00Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch021set_PCR_IICMode_ACK00Ev"></span><span id="XMC4700::usic0_ch0::set_PCR_IICMode_ACK00V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1aebdc00346cb5eb6c478fb48263cfb721"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PCR_IICMode_ACK00</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch021set_PCR_IICMode_ACK00Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PCR’s ACK00 bit.</p>
<p>Acknowledge 00H </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch023clear_PCR_IICMode_ACK00Ev">
<span id="_CPPv3NV7XMC47009usic0_ch023clear_PCR_IICMode_ACK00Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch023clear_PCR_IICMode_ACK00Ev"></span><span id="XMC4700::usic0_ch0::clear_PCR_IICMode_ACK00V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a945240d9b7bc00cffd24fed5814d2126"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PCR_IICMode_ACK00</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch023clear_PCR_IICMode_ACK00Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PCR’s ACK00 bit.</p>
<p>Acknowledge 00H </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch024toggle_PCR_IICMode_ACK00Ev">
<span id="_CPPv3NV7XMC47009usic0_ch024toggle_PCR_IICMode_ACK00Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch024toggle_PCR_IICMode_ACK00Ev"></span><span id="XMC4700::usic0_ch0::toggle_PCR_IICMode_ACK00V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a48c3c3171207832c09e435ed97de94fd"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PCR_IICMode_ACK00</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch024toggle_PCR_IICMode_ACK00Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PCR’s ACK00 bit.</p>
<p>Acknowledge 00H </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch020get_PCR_IICMode_SLADEv">
<span id="_CPPv3NV7XMC47009usic0_ch020get_PCR_IICMode_SLADEv"></span><span id="_CPPv2NV7XMC47009usic0_ch020get_PCR_IICMode_SLADEv"></span><span id="XMC4700::usic0_ch0::get_PCR_IICMode_SLADV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a767b32aedea4a9e5eee5ca3caf855f16"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PCR_IICMode_SLAD</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch020get_PCR_IICMode_SLADEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PCR’s SLAD field.</p>
<p>Slave Address </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch020set_PCR_IICMode_SLADE8uint16_t">
<span id="_CPPv3NV7XMC47009usic0_ch020set_PCR_IICMode_SLADE8uint16_t"></span><span id="_CPPv2NV7XMC47009usic0_ch020set_PCR_IICMode_SLADE8uint16_t"></span><span id="XMC4700::usic0_ch0::set_PCR_IICMode_SLAD__uint16_tV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ad4fc5b647c763a13e7db1c0159e210d3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PCR_IICMode_SLAD</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch020set_PCR_IICMode_SLADE8uint16_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PCR’s SLAD field.</p>
<p>Slave Address </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015get_PCR_IICModeERbRbR7uint8_tRbRbRbRbRbRbRbRbRbRbR8uint16_t">
<span id="_CPPv3NV7XMC47009usic0_ch015get_PCR_IICModeERbRbR7uint8_tRbRbRbRbRbRbRbRbRbRbR8uint16_t"></span><span id="_CPPv2NV7XMC47009usic0_ch015get_PCR_IICModeERbRbR7uint8_tRbRbRbRbRbRbRbRbRbRbR8uint16_t"></span><span id="XMC4700::usic0_ch0::get_PCR_IICMode__bR.bR.uint8_tR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.uint16_tRV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1aad1f44f101af47b082874b5e8d91a1d7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PCR_IICMode</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">MCLK</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">ACKIEN</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">HDEL</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">SACKDIS</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">ERRIEN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">SRRIEN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">ARLIEN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">NACKIEN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PCRIEN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">RSCRIEN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">SCRIEN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">STIM</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">ACK00</span></span>, <span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">SLAD</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015get_PCR_IICModeERbRbR7uint8_tRbRbRbRbRbRbRbRbRbRbR8uint16_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get all of PCR_IICMode’s bit fields.</p>
<p>(read-write) Protocol Control Register </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015set_PCR_IICModeEbb7uint8_tbbbbbbbbbb8uint16_t">
<span id="_CPPv3NV7XMC47009usic0_ch015set_PCR_IICModeEbb7uint8_tbbbbbbbbbb8uint16_t"></span><span id="_CPPv2NV7XMC47009usic0_ch015set_PCR_IICModeEbb7uint8_tbbbbbbbbbb8uint16_t"></span><span id="XMC4700::usic0_ch0::set_PCR_IICMode__b.b.uint8_t.b.b.b.b.b.b.b.b.b.b.uint16_tV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ab67c630b2d85d400d733986b7be76126"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PCR_IICMode</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">MCLK</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">ACKIEN</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">HDEL</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">SACKDIS</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">ERRIEN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">SRRIEN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">ARLIEN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">NACKIEN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PCRIEN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">RSCRIEN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">SCRIEN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">STIM</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">ACK00</span></span>, <span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">SLAD</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015set_PCR_IICModeEbb7uint8_tbbbbbbbbbb8uint16_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set all of PCR_IICMode’s bit fields.</p>
<p>(read-write) Protocol Control Register </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch020get_PCR_IISMode_MCLKEv">
<span id="_CPPv3NV7XMC47009usic0_ch020get_PCR_IISMode_MCLKEv"></span><span id="_CPPv2NV7XMC47009usic0_ch020get_PCR_IISMode_MCLKEv"></span><span id="XMC4700::usic0_ch0::get_PCR_IISMode_MCLKV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a938370333071f70ba2d72dec5cfaf3bd"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PCR_IISMode_MCLK</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch020get_PCR_IISMode_MCLKEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PCR’s MCLK bit.</p>
<p>Master Clock Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch020set_PCR_IISMode_MCLKEv">
<span id="_CPPv3NV7XMC47009usic0_ch020set_PCR_IISMode_MCLKEv"></span><span id="_CPPv2NV7XMC47009usic0_ch020set_PCR_IISMode_MCLKEv"></span><span id="XMC4700::usic0_ch0::set_PCR_IISMode_MCLKV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a1b688218f74d7e509323a0d98f819ff9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PCR_IISMode_MCLK</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch020set_PCR_IISMode_MCLKEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PCR’s MCLK bit.</p>
<p>Master Clock Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch022clear_PCR_IISMode_MCLKEv">
<span id="_CPPv3NV7XMC47009usic0_ch022clear_PCR_IISMode_MCLKEv"></span><span id="_CPPv2NV7XMC47009usic0_ch022clear_PCR_IISMode_MCLKEv"></span><span id="XMC4700::usic0_ch0::clear_PCR_IISMode_MCLKV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a917695a76d72a81299d0359664269dd7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PCR_IISMode_MCLK</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch022clear_PCR_IISMode_MCLKEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PCR’s MCLK bit.</p>
<p>Master Clock Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch023toggle_PCR_IISMode_MCLKEv">
<span id="_CPPv3NV7XMC47009usic0_ch023toggle_PCR_IISMode_MCLKEv"></span><span id="_CPPv2NV7XMC47009usic0_ch023toggle_PCR_IISMode_MCLKEv"></span><span id="XMC4700::usic0_ch0::toggle_PCR_IISMode_MCLKV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ae3209d15d4853c65a52ddb98674684a2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PCR_IISMode_MCLK</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch023toggle_PCR_IISMode_MCLKEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PCR’s MCLK bit.</p>
<p>Master Clock Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch020get_PCR_IISMode_TDELEv">
<span id="_CPPv3NV7XMC47009usic0_ch020get_PCR_IISMode_TDELEv"></span><span id="_CPPv2NV7XMC47009usic0_ch020get_PCR_IISMode_TDELEv"></span><span id="XMC4700::usic0_ch0::get_PCR_IISMode_TDELV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a66cbb518713f726fef38b01bef2a51e3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PCR_IISMode_TDEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch020get_PCR_IISMode_TDELEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PCR’s TDEL field.</p>
<p>Transfer Delay </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch020set_PCR_IISMode_TDELE7uint8_t">
<span id="_CPPv3NV7XMC47009usic0_ch020set_PCR_IISMode_TDELE7uint8_t"></span><span id="_CPPv2NV7XMC47009usic0_ch020set_PCR_IISMode_TDELE7uint8_t"></span><span id="XMC4700::usic0_ch0::set_PCR_IISMode_TDEL__uint8_tV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a4243bba979e730639977e511c6189bae"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PCR_IISMode_TDEL</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch020set_PCR_IISMode_TDELE7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PCR’s TDEL field.</p>
<p>Transfer Delay </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch023get_PCR_IISMode_DX2TIENEv">
<span id="_CPPv3NV7XMC47009usic0_ch023get_PCR_IISMode_DX2TIENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch023get_PCR_IISMode_DX2TIENEv"></span><span id="XMC4700::usic0_ch0::get_PCR_IISMode_DX2TIENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a3d821f1413d0346473e01bd1b3546a7a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PCR_IISMode_DX2TIEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch023get_PCR_IISMode_DX2TIENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PCR’s DX2TIEN bit.</p>
<p>DX2T Interrupt Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch023set_PCR_IISMode_DX2TIENEv">
<span id="_CPPv3NV7XMC47009usic0_ch023set_PCR_IISMode_DX2TIENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch023set_PCR_IISMode_DX2TIENEv"></span><span id="XMC4700::usic0_ch0::set_PCR_IISMode_DX2TIENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1aa661842502a5bd2e830fe52237bb2189"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PCR_IISMode_DX2TIEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch023set_PCR_IISMode_DX2TIENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PCR’s DX2TIEN bit.</p>
<p>DX2T Interrupt Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch025clear_PCR_IISMode_DX2TIENEv">
<span id="_CPPv3NV7XMC47009usic0_ch025clear_PCR_IISMode_DX2TIENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch025clear_PCR_IISMode_DX2TIENEv"></span><span id="XMC4700::usic0_ch0::clear_PCR_IISMode_DX2TIENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ae4ce8e2425c520877c451f0985068f65"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PCR_IISMode_DX2TIEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch025clear_PCR_IISMode_DX2TIENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PCR’s DX2TIEN bit.</p>
<p>DX2T Interrupt Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch026toggle_PCR_IISMode_DX2TIENEv">
<span id="_CPPv3NV7XMC47009usic0_ch026toggle_PCR_IISMode_DX2TIENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch026toggle_PCR_IISMode_DX2TIENEv"></span><span id="XMC4700::usic0_ch0::toggle_PCR_IISMode_DX2TIENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a356bda646e4730f14e7d0d26b16d6b18"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PCR_IISMode_DX2TIEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch026toggle_PCR_IISMode_DX2TIENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PCR’s DX2TIEN bit.</p>
<p>DX2T Interrupt Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch022get_PCR_IISMode_ENDIENEv">
<span id="_CPPv3NV7XMC47009usic0_ch022get_PCR_IISMode_ENDIENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch022get_PCR_IISMode_ENDIENEv"></span><span id="XMC4700::usic0_ch0::get_PCR_IISMode_ENDIENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a677bf6e7734c4394319d8f945e3b1f92"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PCR_IISMode_ENDIEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch022get_PCR_IISMode_ENDIENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PCR’s ENDIEN bit.</p>
<p>END Interrupt Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch022set_PCR_IISMode_ENDIENEv">
<span id="_CPPv3NV7XMC47009usic0_ch022set_PCR_IISMode_ENDIENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch022set_PCR_IISMode_ENDIENEv"></span><span id="XMC4700::usic0_ch0::set_PCR_IISMode_ENDIENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a801aa3b160e658b8abb3d832d6260f9e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PCR_IISMode_ENDIEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch022set_PCR_IISMode_ENDIENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PCR’s ENDIEN bit.</p>
<p>END Interrupt Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch024clear_PCR_IISMode_ENDIENEv">
<span id="_CPPv3NV7XMC47009usic0_ch024clear_PCR_IISMode_ENDIENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch024clear_PCR_IISMode_ENDIENEv"></span><span id="XMC4700::usic0_ch0::clear_PCR_IISMode_ENDIENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a2811cd6e1947012053d9d5b8313576f3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PCR_IISMode_ENDIEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch024clear_PCR_IISMode_ENDIENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PCR’s ENDIEN bit.</p>
<p>END Interrupt Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch025toggle_PCR_IISMode_ENDIENEv">
<span id="_CPPv3NV7XMC47009usic0_ch025toggle_PCR_IISMode_ENDIENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch025toggle_PCR_IISMode_ENDIENEv"></span><span id="XMC4700::usic0_ch0::toggle_PCR_IISMode_ENDIENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1adbb003092f352ea66975f09583792b46"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PCR_IISMode_ENDIEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch025toggle_PCR_IISMode_ENDIENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PCR’s ENDIEN bit.</p>
<p>END Interrupt Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch023get_PCR_IISMode_WAREIENEv">
<span id="_CPPv3NV7XMC47009usic0_ch023get_PCR_IISMode_WAREIENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch023get_PCR_IISMode_WAREIENEv"></span><span id="XMC4700::usic0_ch0::get_PCR_IISMode_WAREIENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a377effc56669f629607cf196ce54c56d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PCR_IISMode_WAREIEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch023get_PCR_IISMode_WAREIENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PCR’s WAREIEN bit.</p>
<p>WA Rising Edge Interrupt Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch023set_PCR_IISMode_WAREIENEv">
<span id="_CPPv3NV7XMC47009usic0_ch023set_PCR_IISMode_WAREIENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch023set_PCR_IISMode_WAREIENEv"></span><span id="XMC4700::usic0_ch0::set_PCR_IISMode_WAREIENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ab6bd92a2ebf25172780910baf146884f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PCR_IISMode_WAREIEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch023set_PCR_IISMode_WAREIENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PCR’s WAREIEN bit.</p>
<p>WA Rising Edge Interrupt Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch025clear_PCR_IISMode_WAREIENEv">
<span id="_CPPv3NV7XMC47009usic0_ch025clear_PCR_IISMode_WAREIENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch025clear_PCR_IISMode_WAREIENEv"></span><span id="XMC4700::usic0_ch0::clear_PCR_IISMode_WAREIENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a9df1c1cd083569ac5b2888ccfc1c0fae"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PCR_IISMode_WAREIEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch025clear_PCR_IISMode_WAREIENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PCR’s WAREIEN bit.</p>
<p>WA Rising Edge Interrupt Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch026toggle_PCR_IISMode_WAREIENEv">
<span id="_CPPv3NV7XMC47009usic0_ch026toggle_PCR_IISMode_WAREIENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch026toggle_PCR_IISMode_WAREIENEv"></span><span id="XMC4700::usic0_ch0::toggle_PCR_IISMode_WAREIENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ac4d8c7fcd67bdbee7f675d3ca5fdba3f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PCR_IISMode_WAREIEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch026toggle_PCR_IISMode_WAREIENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PCR’s WAREIEN bit.</p>
<p>WA Rising Edge Interrupt Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch023get_PCR_IISMode_WAFEIENEv">
<span id="_CPPv3NV7XMC47009usic0_ch023get_PCR_IISMode_WAFEIENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch023get_PCR_IISMode_WAFEIENEv"></span><span id="XMC4700::usic0_ch0::get_PCR_IISMode_WAFEIENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ae1449582f510ed74b534efb7be1e7013"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PCR_IISMode_WAFEIEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch023get_PCR_IISMode_WAFEIENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PCR’s WAFEIEN bit.</p>
<p>WA Falling Edge Interrupt Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch023set_PCR_IISMode_WAFEIENEv">
<span id="_CPPv3NV7XMC47009usic0_ch023set_PCR_IISMode_WAFEIENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch023set_PCR_IISMode_WAFEIENEv"></span><span id="XMC4700::usic0_ch0::set_PCR_IISMode_WAFEIENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a91f5b9c2fb16c48e539704bc288a5d11"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PCR_IISMode_WAFEIEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch023set_PCR_IISMode_WAFEIENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PCR’s WAFEIEN bit.</p>
<p>WA Falling Edge Interrupt Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch025clear_PCR_IISMode_WAFEIENEv">
<span id="_CPPv3NV7XMC47009usic0_ch025clear_PCR_IISMode_WAFEIENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch025clear_PCR_IISMode_WAFEIENEv"></span><span id="XMC4700::usic0_ch0::clear_PCR_IISMode_WAFEIENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a8f062cf5aa4cc6447a0c7545f8fee78e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PCR_IISMode_WAFEIEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch025clear_PCR_IISMode_WAFEIENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PCR’s WAFEIEN bit.</p>
<p>WA Falling Edge Interrupt Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch026toggle_PCR_IISMode_WAFEIENEv">
<span id="_CPPv3NV7XMC47009usic0_ch026toggle_PCR_IISMode_WAFEIENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch026toggle_PCR_IISMode_WAFEIENEv"></span><span id="XMC4700::usic0_ch0::toggle_PCR_IISMode_WAFEIENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a7d650553e895b8b556d8eaba66286fa5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PCR_IISMode_WAFEIEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch026toggle_PCR_IISMode_WAFEIENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PCR’s WAFEIEN bit.</p>
<p>WA Falling Edge Interrupt Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch022get_PCR_IISMode_SELINVEv">
<span id="_CPPv3NV7XMC47009usic0_ch022get_PCR_IISMode_SELINVEv"></span><span id="_CPPv2NV7XMC47009usic0_ch022get_PCR_IISMode_SELINVEv"></span><span id="XMC4700::usic0_ch0::get_PCR_IISMode_SELINVV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1aa80d8dc60bf9854d179382cc474bb171"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PCR_IISMode_SELINV</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch022get_PCR_IISMode_SELINVEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PCR’s SELINV bit.</p>
<p>Select Inversion </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch022set_PCR_IISMode_SELINVEv">
<span id="_CPPv3NV7XMC47009usic0_ch022set_PCR_IISMode_SELINVEv"></span><span id="_CPPv2NV7XMC47009usic0_ch022set_PCR_IISMode_SELINVEv"></span><span id="XMC4700::usic0_ch0::set_PCR_IISMode_SELINVV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a55ab3c4c441595833fd04dca16c0e94e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PCR_IISMode_SELINV</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch022set_PCR_IISMode_SELINVEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PCR’s SELINV bit.</p>
<p>Select Inversion </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch024clear_PCR_IISMode_SELINVEv">
<span id="_CPPv3NV7XMC47009usic0_ch024clear_PCR_IISMode_SELINVEv"></span><span id="_CPPv2NV7XMC47009usic0_ch024clear_PCR_IISMode_SELINVEv"></span><span id="XMC4700::usic0_ch0::clear_PCR_IISMode_SELINVV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a23f4dca2f3d224903e596eab728f3d18"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PCR_IISMode_SELINV</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch024clear_PCR_IISMode_SELINVEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PCR’s SELINV bit.</p>
<p>Select Inversion </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch025toggle_PCR_IISMode_SELINVEv">
<span id="_CPPv3NV7XMC47009usic0_ch025toggle_PCR_IISMode_SELINVEv"></span><span id="_CPPv2NV7XMC47009usic0_ch025toggle_PCR_IISMode_SELINVEv"></span><span id="XMC4700::usic0_ch0::toggle_PCR_IISMode_SELINVV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1af94ee9574f836f33655ccce01a3b79a9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PCR_IISMode_SELINV</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch025toggle_PCR_IISMode_SELINVEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PCR’s SELINV bit.</p>
<p>Select Inversion </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch020get_PCR_IISMode_DTENEv">
<span id="_CPPv3NV7XMC47009usic0_ch020get_PCR_IISMode_DTENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch020get_PCR_IISMode_DTENEv"></span><span id="XMC4700::usic0_ch0::get_PCR_IISMode_DTENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a1c5323d008ab0cdf6315f898b32e2e88"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PCR_IISMode_DTEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch020get_PCR_IISMode_DTENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PCR’s DTEN bit.</p>
<p>Data Transfers Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch020set_PCR_IISMode_DTENEv">
<span id="_CPPv3NV7XMC47009usic0_ch020set_PCR_IISMode_DTENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch020set_PCR_IISMode_DTENEv"></span><span id="XMC4700::usic0_ch0::set_PCR_IISMode_DTENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1adb10f0378cbdbe546d6207748a3a758d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PCR_IISMode_DTEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch020set_PCR_IISMode_DTENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PCR’s DTEN bit.</p>
<p>Data Transfers Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch022clear_PCR_IISMode_DTENEv">
<span id="_CPPv3NV7XMC47009usic0_ch022clear_PCR_IISMode_DTENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch022clear_PCR_IISMode_DTENEv"></span><span id="XMC4700::usic0_ch0::clear_PCR_IISMode_DTENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a1a895947a1386e1ff2be022f096b46e8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PCR_IISMode_DTEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch022clear_PCR_IISMode_DTENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PCR’s DTEN bit.</p>
<p>Data Transfers Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch023toggle_PCR_IISMode_DTENEv">
<span id="_CPPv3NV7XMC47009usic0_ch023toggle_PCR_IISMode_DTENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch023toggle_PCR_IISMode_DTENEv"></span><span id="XMC4700::usic0_ch0::toggle_PCR_IISMode_DTENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a7439b8adcefbf0d36688eb5acd9ae110"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PCR_IISMode_DTEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch023toggle_PCR_IISMode_DTENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PCR’s DTEN bit.</p>
<p>Data Transfers Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch021get_PCR_IISMode_WAGENEv">
<span id="_CPPv3NV7XMC47009usic0_ch021get_PCR_IISMode_WAGENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch021get_PCR_IISMode_WAGENEv"></span><span id="XMC4700::usic0_ch0::get_PCR_IISMode_WAGENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1af3e109fe70b8973758e4df924bdece7d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PCR_IISMode_WAGEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch021get_PCR_IISMode_WAGENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PCR’s WAGEN bit.</p>
<p>WA Generation Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch021set_PCR_IISMode_WAGENEv">
<span id="_CPPv3NV7XMC47009usic0_ch021set_PCR_IISMode_WAGENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch021set_PCR_IISMode_WAGENEv"></span><span id="XMC4700::usic0_ch0::set_PCR_IISMode_WAGENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1afa3198826aa2ac5f1bb4f66abe02b0af"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PCR_IISMode_WAGEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch021set_PCR_IISMode_WAGENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PCR’s WAGEN bit.</p>
<p>WA Generation Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch023clear_PCR_IISMode_WAGENEv">
<span id="_CPPv3NV7XMC47009usic0_ch023clear_PCR_IISMode_WAGENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch023clear_PCR_IISMode_WAGENEv"></span><span id="XMC4700::usic0_ch0::clear_PCR_IISMode_WAGENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a77962e29018d9b3a6bd5f0fc8cd42d72"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PCR_IISMode_WAGEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch023clear_PCR_IISMode_WAGENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PCR’s WAGEN bit.</p>
<p>WA Generation Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch024toggle_PCR_IISMode_WAGENEv">
<span id="_CPPv3NV7XMC47009usic0_ch024toggle_PCR_IISMode_WAGENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch024toggle_PCR_IISMode_WAGENEv"></span><span id="XMC4700::usic0_ch0::toggle_PCR_IISMode_WAGENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ab0ae8713c59c78e27f9f696ffcd79949"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PCR_IISMode_WAGEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch024toggle_PCR_IISMode_WAGENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PCR’s WAGEN bit.</p>
<p>WA Generation Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015get_PCR_IISModeERbR7uint8_tRbRbRbRbRbRbRb">
<span id="_CPPv3NV7XMC47009usic0_ch015get_PCR_IISModeERbR7uint8_tRbRbRbRbRbRbRb"></span><span id="_CPPv2NV7XMC47009usic0_ch015get_PCR_IISModeERbR7uint8_tRbRbRbRbRbRbRb"></span><span id="XMC4700::usic0_ch0::get_PCR_IISMode__bR.uint8_tR.bR.bR.bR.bR.bR.bR.bRV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a1e1678c472f71d6e5b7106aaefeeea7e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PCR_IISMode</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">MCLK</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">TDEL</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">DX2TIEN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">ENDIEN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">WAREIEN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">WAFEIEN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">SELINV</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">DTEN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">WAGEN</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015get_PCR_IISModeERbR7uint8_tRbRbRbRbRbRbRb" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get all of PCR_IISMode’s bit fields.</p>
<p>(read-write) Protocol Control Register </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015set_PCR_IISModeEb7uint8_tbbbbbbb">
<span id="_CPPv3NV7XMC47009usic0_ch015set_PCR_IISModeEb7uint8_tbbbbbbb"></span><span id="_CPPv2NV7XMC47009usic0_ch015set_PCR_IISModeEb7uint8_tbbbbbbb"></span><span id="XMC4700::usic0_ch0::set_PCR_IISMode__b.uint8_t.b.b.b.b.b.b.bV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ab53363962803064f4e9597df2ead0300"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PCR_IISMode</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">MCLK</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">TDEL</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">DX2TIEN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">ENDIEN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">WAREIEN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">WAFEIEN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">SELINV</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">DTEN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">WAGEN</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015set_PCR_IISModeEb7uint8_tbbbbbbb" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set all of PCR_IISMode’s bit fields.</p>
<p>(read-write) Protocol Control Register </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014get_CCR_BRGIENEv">
<span id="_CPPv3NV7XMC47009usic0_ch014get_CCR_BRGIENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch014get_CCR_BRGIENEv"></span><span id="XMC4700::usic0_ch0::get_CCR_BRGIENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1abe3be0104df9915b61e4682007d9370b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CCR_BRGIEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014get_CCR_BRGIENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CCR’s BRGIEN bit.</p>
<p>Baud Rate Generator Interrupt Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014set_CCR_BRGIENEv">
<span id="_CPPv3NV7XMC47009usic0_ch014set_CCR_BRGIENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch014set_CCR_BRGIENEv"></span><span id="XMC4700::usic0_ch0::set_CCR_BRGIENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a48cde78edd4748930c5147b1b13dc52e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CCR_BRGIEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014set_CCR_BRGIENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CCR’s BRGIEN bit.</p>
<p>Baud Rate Generator Interrupt Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch016clear_CCR_BRGIENEv">
<span id="_CPPv3NV7XMC47009usic0_ch016clear_CCR_BRGIENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch016clear_CCR_BRGIENEv"></span><span id="XMC4700::usic0_ch0::clear_CCR_BRGIENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a37154374bac4c655f05a9964cf77a9d2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CCR_BRGIEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch016clear_CCR_BRGIENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CCR’s BRGIEN bit.</p>
<p>Baud Rate Generator Interrupt Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch017toggle_CCR_BRGIENEv">
<span id="_CPPv3NV7XMC47009usic0_ch017toggle_CCR_BRGIENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch017toggle_CCR_BRGIENEv"></span><span id="XMC4700::usic0_ch0::toggle_CCR_BRGIENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ad553e02cff7784816f7da677499232c9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CCR_BRGIEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch017toggle_CCR_BRGIENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CCR’s BRGIEN bit.</p>
<p>Baud Rate Generator Interrupt Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch012get_CCR_AIENEv">
<span id="_CPPv3NV7XMC47009usic0_ch012get_CCR_AIENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch012get_CCR_AIENEv"></span><span id="XMC4700::usic0_ch0::get_CCR_AIENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a0e725c8ca743a2d3f93948361f0aab32"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CCR_AIEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch012get_CCR_AIENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CCR’s AIEN bit.</p>
<p>Alternative Receive Interrupt Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch012set_CCR_AIENEv">
<span id="_CPPv3NV7XMC47009usic0_ch012set_CCR_AIENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch012set_CCR_AIENEv"></span><span id="XMC4700::usic0_ch0::set_CCR_AIENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a44440b6ea8f662861bf84c488ea054f1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CCR_AIEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch012set_CCR_AIENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CCR’s AIEN bit.</p>
<p>Alternative Receive Interrupt Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014clear_CCR_AIENEv">
<span id="_CPPv3NV7XMC47009usic0_ch014clear_CCR_AIENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch014clear_CCR_AIENEv"></span><span id="XMC4700::usic0_ch0::clear_CCR_AIENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a19f531cb9bbd8050e00d8aab0c3a09c6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CCR_AIEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014clear_CCR_AIENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CCR’s AIEN bit.</p>
<p>Alternative Receive Interrupt Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015toggle_CCR_AIENEv">
<span id="_CPPv3NV7XMC47009usic0_ch015toggle_CCR_AIENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch015toggle_CCR_AIENEv"></span><span id="XMC4700::usic0_ch0::toggle_CCR_AIENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ad003f2a790fceed6300187c6f6dd37da"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CCR_AIEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015toggle_CCR_AIENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CCR’s AIEN bit.</p>
<p>Alternative Receive Interrupt Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch012get_CCR_RIENEv">
<span id="_CPPv3NV7XMC47009usic0_ch012get_CCR_RIENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch012get_CCR_RIENEv"></span><span id="XMC4700::usic0_ch0::get_CCR_RIENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ae46f147b2e949c21a5f6c704bcd30dcb"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CCR_RIEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch012get_CCR_RIENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CCR’s RIEN bit.</p>
<p>Receive Interrupt Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch012set_CCR_RIENEv">
<span id="_CPPv3NV7XMC47009usic0_ch012set_CCR_RIENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch012set_CCR_RIENEv"></span><span id="XMC4700::usic0_ch0::set_CCR_RIENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1af269d599d108fa04879daad78a316349"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CCR_RIEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch012set_CCR_RIENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CCR’s RIEN bit.</p>
<p>Receive Interrupt Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014clear_CCR_RIENEv">
<span id="_CPPv3NV7XMC47009usic0_ch014clear_CCR_RIENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch014clear_CCR_RIENEv"></span><span id="XMC4700::usic0_ch0::clear_CCR_RIENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ab570b935e5d4105dd8a265ebda923372"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CCR_RIEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014clear_CCR_RIENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CCR’s RIEN bit.</p>
<p>Receive Interrupt Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015toggle_CCR_RIENEv">
<span id="_CPPv3NV7XMC47009usic0_ch015toggle_CCR_RIENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch015toggle_CCR_RIENEv"></span><span id="XMC4700::usic0_ch0::toggle_CCR_RIENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a8494376081f6e7c6734ea6ae9bfda660"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CCR_RIEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015toggle_CCR_RIENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CCR’s RIEN bit.</p>
<p>Receive Interrupt Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch013get_CCR_TBIENEv">
<span id="_CPPv3NV7XMC47009usic0_ch013get_CCR_TBIENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch013get_CCR_TBIENEv"></span><span id="XMC4700::usic0_ch0::get_CCR_TBIENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1aac72511da598b3cfe5dd84966d4961f4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CCR_TBIEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch013get_CCR_TBIENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CCR’s TBIEN bit.</p>
<p>Transmit Buffer Interrupt Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch013set_CCR_TBIENEv">
<span id="_CPPv3NV7XMC47009usic0_ch013set_CCR_TBIENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch013set_CCR_TBIENEv"></span><span id="XMC4700::usic0_ch0::set_CCR_TBIENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a1af7b9f8bd5dbd848287e136ebd8ac99"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CCR_TBIEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch013set_CCR_TBIENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CCR’s TBIEN bit.</p>
<p>Transmit Buffer Interrupt Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015clear_CCR_TBIENEv">
<span id="_CPPv3NV7XMC47009usic0_ch015clear_CCR_TBIENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch015clear_CCR_TBIENEv"></span><span id="XMC4700::usic0_ch0::clear_CCR_TBIENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a8e6fcaf679e368122ee0fc1322ccf548"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CCR_TBIEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015clear_CCR_TBIENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CCR’s TBIEN bit.</p>
<p>Transmit Buffer Interrupt Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch016toggle_CCR_TBIENEv">
<span id="_CPPv3NV7XMC47009usic0_ch016toggle_CCR_TBIENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch016toggle_CCR_TBIENEv"></span><span id="XMC4700::usic0_ch0::toggle_CCR_TBIENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ac2ad621312d3c1efa8a380c814e96cea"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CCR_TBIEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch016toggle_CCR_TBIENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CCR’s TBIEN bit.</p>
<p>Transmit Buffer Interrupt Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch013get_CCR_TSIENEv">
<span id="_CPPv3NV7XMC47009usic0_ch013get_CCR_TSIENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch013get_CCR_TSIENEv"></span><span id="XMC4700::usic0_ch0::get_CCR_TSIENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a59ac6f77224a63592c65666bc1ced03e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CCR_TSIEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch013get_CCR_TSIENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CCR’s TSIEN bit.</p>
<p>Transmit Shift Interrupt Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch013set_CCR_TSIENEv">
<span id="_CPPv3NV7XMC47009usic0_ch013set_CCR_TSIENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch013set_CCR_TSIENEv"></span><span id="XMC4700::usic0_ch0::set_CCR_TSIENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1aaccf7ea0dce1faf0436912270b5d642f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CCR_TSIEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch013set_CCR_TSIENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CCR’s TSIEN bit.</p>
<p>Transmit Shift Interrupt Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015clear_CCR_TSIENEv">
<span id="_CPPv3NV7XMC47009usic0_ch015clear_CCR_TSIENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch015clear_CCR_TSIENEv"></span><span id="XMC4700::usic0_ch0::clear_CCR_TSIENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1af3baa9b7ff8a88d07825abb514449c67"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CCR_TSIEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015clear_CCR_TSIENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CCR’s TSIEN bit.</p>
<p>Transmit Shift Interrupt Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch016toggle_CCR_TSIENEv">
<span id="_CPPv3NV7XMC47009usic0_ch016toggle_CCR_TSIENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch016toggle_CCR_TSIENEv"></span><span id="XMC4700::usic0_ch0::toggle_CCR_TSIENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ae4a20dd129f8ecf49a85ab77518e0189"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CCR_TSIEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch016toggle_CCR_TSIENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CCR’s TSIEN bit.</p>
<p>Transmit Shift Interrupt Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch013get_CCR_DLIENEv">
<span id="_CPPv3NV7XMC47009usic0_ch013get_CCR_DLIENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch013get_CCR_DLIENEv"></span><span id="XMC4700::usic0_ch0::get_CCR_DLIENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a010b5bfa77a8cf8f05d57a609892f1e2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CCR_DLIEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch013get_CCR_DLIENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CCR’s DLIEN bit.</p>
<p>Data Lost Interrupt Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch013set_CCR_DLIENEv">
<span id="_CPPv3NV7XMC47009usic0_ch013set_CCR_DLIENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch013set_CCR_DLIENEv"></span><span id="XMC4700::usic0_ch0::set_CCR_DLIENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1acae334a5170c8d9daaccc7496af408d9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CCR_DLIEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch013set_CCR_DLIENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CCR’s DLIEN bit.</p>
<p>Data Lost Interrupt Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015clear_CCR_DLIENEv">
<span id="_CPPv3NV7XMC47009usic0_ch015clear_CCR_DLIENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch015clear_CCR_DLIENEv"></span><span id="XMC4700::usic0_ch0::clear_CCR_DLIENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a8e73b6c677d541f433e3acfb5613b28d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CCR_DLIEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015clear_CCR_DLIENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CCR’s DLIEN bit.</p>
<p>Data Lost Interrupt Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch016toggle_CCR_DLIENEv">
<span id="_CPPv3NV7XMC47009usic0_ch016toggle_CCR_DLIENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch016toggle_CCR_DLIENEv"></span><span id="XMC4700::usic0_ch0::toggle_CCR_DLIENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1aac7c10bc87c428692494ce0044508fb3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CCR_DLIEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch016toggle_CCR_DLIENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CCR’s DLIEN bit.</p>
<p>Data Lost Interrupt Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch013get_CCR_RSIENEv">
<span id="_CPPv3NV7XMC47009usic0_ch013get_CCR_RSIENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch013get_CCR_RSIENEv"></span><span id="XMC4700::usic0_ch0::get_CCR_RSIENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a4130440220b80ff1c6166882b7ae431a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CCR_RSIEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch013get_CCR_RSIENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CCR’s RSIEN bit.</p>
<p>Receiver Start Interrupt Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch013set_CCR_RSIENEv">
<span id="_CPPv3NV7XMC47009usic0_ch013set_CCR_RSIENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch013set_CCR_RSIENEv"></span><span id="XMC4700::usic0_ch0::set_CCR_RSIENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1aaec6c297de2e3187160cb630ee814052"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CCR_RSIEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch013set_CCR_RSIENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CCR’s RSIEN bit.</p>
<p>Receiver Start Interrupt Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015clear_CCR_RSIENEv">
<span id="_CPPv3NV7XMC47009usic0_ch015clear_CCR_RSIENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch015clear_CCR_RSIENEv"></span><span id="XMC4700::usic0_ch0::clear_CCR_RSIENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a0ff1aff811a93542c988313bdb095c71"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CCR_RSIEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015clear_CCR_RSIENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CCR’s RSIEN bit.</p>
<p>Receiver Start Interrupt Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch016toggle_CCR_RSIENEv">
<span id="_CPPv3NV7XMC47009usic0_ch016toggle_CCR_RSIENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch016toggle_CCR_RSIENEv"></span><span id="XMC4700::usic0_ch0::toggle_CCR_RSIENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a5c7242ad548d7558fa4646cd742ead3b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CCR_RSIEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch016toggle_CCR_RSIENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CCR’s RSIEN bit.</p>
<p>Receiver Start Interrupt Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch010get_CCR_PMEv">
<span id="_CPPv3NV7XMC47009usic0_ch010get_CCR_PMEv"></span><span id="_CPPv2NV7XMC47009usic0_ch010get_CCR_PMEv"></span><span id="XMC4700::usic0_ch0::get_CCR_PMV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1af845b2e627046668a66f911b6af3a8a6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_USIC0__CH0__CCR__PM_8h_1a1138e637bb1a0e2a51a58ad9b93470c3.html#_CPPv4N7XMC470016USIC0_CH0_CCR_PME" title="XMC4700::USIC0_CH0_CCR_PM"><span class="n"><span class="pre">USIC0_CH0_CCR_PM</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CCR_PM</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch010get_CCR_PMEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CCR’s PM field.</p>
<p>Parity Mode </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch010set_CCR_PME16USIC0_CH0_CCR_PM">
<span id="_CPPv3NV7XMC47009usic0_ch010set_CCR_PME16USIC0_CH0_CCR_PM"></span><span id="_CPPv2NV7XMC47009usic0_ch010set_CCR_PME16USIC0_CH0_CCR_PM"></span><span id="XMC4700::usic0_ch0::set_CCR_PM__USIC0_CH0_CCR_PMV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1acbf46e2ae8501dceacbb23be2eeae366"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CCR_PM</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_USIC0__CH0__CCR__PM_8h_1a1138e637bb1a0e2a51a58ad9b93470c3.html#_CPPv4N7XMC470016USIC0_CH0_CCR_PME" title="XMC4700::USIC0_CH0_CCR_PM"><span class="n"><span class="pre">USIC0_CH0_CCR_PM</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch010set_CCR_PME16USIC0_CH0_CCR_PM" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CCR’s PM field.</p>
<p>Parity Mode </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch013get_CCR_HPCENEv">
<span id="_CPPv3NV7XMC47009usic0_ch013get_CCR_HPCENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch013get_CCR_HPCENEv"></span><span id="XMC4700::usic0_ch0::get_CCR_HPCENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1af8d0decc05ec3aeba5a8ff8cf5a2e697"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_USIC0__CH0__CCR__HPCEN_8h_1abccfbc43a5a7ae1be86bc5df8c5c139c.html#_CPPv4N7XMC470019USIC0_CH0_CCR_HPCENE" title="XMC4700::USIC0_CH0_CCR_HPCEN"><span class="n"><span class="pre">USIC0_CH0_CCR_HPCEN</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CCR_HPCEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch013get_CCR_HPCENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CCR’s HPCEN field.</p>
<p>Hardware Port Control Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch013set_CCR_HPCENE19USIC0_CH0_CCR_HPCEN">
<span id="_CPPv3NV7XMC47009usic0_ch013set_CCR_HPCENE19USIC0_CH0_CCR_HPCEN"></span><span id="_CPPv2NV7XMC47009usic0_ch013set_CCR_HPCENE19USIC0_CH0_CCR_HPCEN"></span><span id="XMC4700::usic0_ch0::set_CCR_HPCEN__USIC0_CH0_CCR_HPCENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a335a237460aee06211ecf8826c4bde71"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CCR_HPCEN</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_USIC0__CH0__CCR__HPCEN_8h_1abccfbc43a5a7ae1be86bc5df8c5c139c.html#_CPPv4N7XMC470019USIC0_CH0_CCR_HPCENE" title="XMC4700::USIC0_CH0_CCR_HPCEN"><span class="n"><span class="pre">USIC0_CH0_CCR_HPCEN</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch013set_CCR_HPCENE19USIC0_CH0_CCR_HPCEN" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CCR’s HPCEN field.</p>
<p>Hardware Port Control Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch012get_CCR_MODEEv">
<span id="_CPPv3NV7XMC47009usic0_ch012get_CCR_MODEEv"></span><span id="_CPPv2NV7XMC47009usic0_ch012get_CCR_MODEEv"></span><span id="XMC4700::usic0_ch0::get_CCR_MODEV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a4a4e2f99df70e03cf76c810c63faf0c9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_USIC0__CH0__CCR__MODE_8h_1a2a7ddb9c353532a00500b702b98db345.html#_CPPv4N7XMC470018USIC0_CH0_CCR_MODEE" title="XMC4700::USIC0_CH0_CCR_MODE"><span class="n"><span class="pre">USIC0_CH0_CCR_MODE</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CCR_MODE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch012get_CCR_MODEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CCR’s MODE field.</p>
<p>Operating Mode </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch012set_CCR_MODEE18USIC0_CH0_CCR_MODE">
<span id="_CPPv3NV7XMC47009usic0_ch012set_CCR_MODEE18USIC0_CH0_CCR_MODE"></span><span id="_CPPv2NV7XMC47009usic0_ch012set_CCR_MODEE18USIC0_CH0_CCR_MODE"></span><span id="XMC4700::usic0_ch0::set_CCR_MODE__USIC0_CH0_CCR_MODEV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1aa75e58f8308ce6bfa06c2d4e05e18216"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CCR_MODE</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_USIC0__CH0__CCR__MODE_8h_1a2a7ddb9c353532a00500b702b98db345.html#_CPPv4N7XMC470018USIC0_CH0_CCR_MODEE" title="XMC4700::USIC0_CH0_CCR_MODE"><span class="n"><span class="pre">USIC0_CH0_CCR_MODE</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch012set_CCR_MODEE18USIC0_CH0_CCR_MODE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CCR’s MODE field.</p>
<p>Operating Mode </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch07get_CCRERbRbRbRbRbRbRbR16USIC0_CH0_CCR_PMR19USIC0_CH0_CCR_HPCENR18USIC0_CH0_CCR_MODE">
<span id="_CPPv3NV7XMC47009usic0_ch07get_CCRERbRbRbRbRbRbRbR16USIC0_CH0_CCR_PMR19USIC0_CH0_CCR_HPCENR18USIC0_CH0_CCR_MODE"></span><span id="_CPPv2NV7XMC47009usic0_ch07get_CCRERbRbRbRbRbRbRbR16USIC0_CH0_CCR_PMR19USIC0_CH0_CCR_HPCENR18USIC0_CH0_CCR_MODE"></span><span id="XMC4700::usic0_ch0::get_CCR__bR.bR.bR.bR.bR.bR.bR.USIC0_CH0_CCR_PMR.USIC0_CH0_CCR_HPCENR.USIC0_CH0_CCR_MODERV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a90d601c1d7436e0b683a4cc1b55bbc4d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CCR</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">BRGIEN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">AIEN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">RIEN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">TBIEN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">TSIEN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">DLIEN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">RSIEN</span></span>, <a class="reference internal" href="enum_USIC0__CH0__CCR__PM_8h_1a1138e637bb1a0e2a51a58ad9b93470c3.html#_CPPv4N7XMC470016USIC0_CH0_CCR_PME" title="XMC4700::USIC0_CH0_CCR_PM"><span class="n"><span class="pre">USIC0_CH0_CCR_PM</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PM</span></span>, <a class="reference internal" href="enum_USIC0__CH0__CCR__HPCEN_8h_1abccfbc43a5a7ae1be86bc5df8c5c139c.html#_CPPv4N7XMC470019USIC0_CH0_CCR_HPCENE" title="XMC4700::USIC0_CH0_CCR_HPCEN"><span class="n"><span class="pre">USIC0_CH0_CCR_HPCEN</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">HPCEN</span></span>, <a class="reference internal" href="enum_USIC0__CH0__CCR__MODE_8h_1a2a7ddb9c353532a00500b702b98db345.html#_CPPv4N7XMC470018USIC0_CH0_CCR_MODEE" title="XMC4700::USIC0_CH0_CCR_MODE"><span class="n"><span class="pre">USIC0_CH0_CCR_MODE</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">MODE</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch07get_CCRERbRbRbRbRbRbRbR16USIC0_CH0_CCR_PMR19USIC0_CH0_CCR_HPCENR18USIC0_CH0_CCR_MODE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get all of CCR’s bit fields.</p>
<p>(read-write) Channel Control Register </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch07set_CCREbbbbbbb16USIC0_CH0_CCR_PM19USIC0_CH0_CCR_HPCEN18USIC0_CH0_CCR_MODE">
<span id="_CPPv3NV7XMC47009usic0_ch07set_CCREbbbbbbb16USIC0_CH0_CCR_PM19USIC0_CH0_CCR_HPCEN18USIC0_CH0_CCR_MODE"></span><span id="_CPPv2NV7XMC47009usic0_ch07set_CCREbbbbbbb16USIC0_CH0_CCR_PM19USIC0_CH0_CCR_HPCEN18USIC0_CH0_CCR_MODE"></span><span id="XMC4700::usic0_ch0::set_CCR__b.b.b.b.b.b.b.USIC0_CH0_CCR_PM.USIC0_CH0_CCR_HPCEN.USIC0_CH0_CCR_MODEV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ab93385af652c8b93f5d85f5c7a44f994"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CCR</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">BRGIEN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">AIEN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">RIEN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">TBIEN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">TSIEN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">DLIEN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">RSIEN</span></span>, <a class="reference internal" href="enum_USIC0__CH0__CCR__PM_8h_1a1138e637bb1a0e2a51a58ad9b93470c3.html#_CPPv4N7XMC470016USIC0_CH0_CCR_PME" title="XMC4700::USIC0_CH0_CCR_PM"><span class="n"><span class="pre">USIC0_CH0_CCR_PM</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">PM</span></span>, <a class="reference internal" href="enum_USIC0__CH0__CCR__HPCEN_8h_1abccfbc43a5a7ae1be86bc5df8c5c139c.html#_CPPv4N7XMC470019USIC0_CH0_CCR_HPCENE" title="XMC4700::USIC0_CH0_CCR_HPCEN"><span class="n"><span class="pre">USIC0_CH0_CCR_HPCEN</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">HPCEN</span></span>, <a class="reference internal" href="enum_USIC0__CH0__CCR__MODE_8h_1a2a7ddb9c353532a00500b702b98db345.html#_CPPv4N7XMC470018USIC0_CH0_CCR_MODEE" title="XMC4700::USIC0_CH0_CCR_MODE"><span class="n"><span class="pre">USIC0_CH0_CCR_MODE</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">MODE</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch07set_CCREbbbbbbb16USIC0_CH0_CCR_PM19USIC0_CH0_CCR_HPCEN18USIC0_CH0_CCR_MODE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set all of CCR’s bit fields.</p>
<p>(read-write) Channel Control Register </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch012get_CMTR_CTVEv">
<span id="_CPPv3NV7XMC47009usic0_ch012get_CMTR_CTVEv"></span><span id="_CPPv2NV7XMC47009usic0_ch012get_CMTR_CTVEv"></span><span id="XMC4700::usic0_ch0::get_CMTR_CTVV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ae94187a9cfaf568dc5061e256b9088a0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CMTR_CTV</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch012get_CMTR_CTVEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CMTR’s CTV field.</p>
<p>Captured Timer Value </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch012set_CMTR_CTVE8uint16_t">
<span id="_CPPv3NV7XMC47009usic0_ch012set_CMTR_CTVE8uint16_t"></span><span id="_CPPv2NV7XMC47009usic0_ch012set_CMTR_CTVE8uint16_t"></span><span id="XMC4700::usic0_ch0::set_CMTR_CTV__uint16_tV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ab66ff5f303d2a8e1a4be12704bf79687"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CMTR_CTV</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch012set_CMTR_CTVE8uint16_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CMTR’s CTV field.</p>
<p>Captured Timer Value </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch013get_PSR_BRGIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch013get_PSR_BRGIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch013get_PSR_BRGIFEv"></span><span id="XMC4700::usic0_ch0::get_PSR_BRGIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a40c376c587eadb0c7c739d458c5005e1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PSR_BRGIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch013get_PSR_BRGIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PSR’s BRGIF bit.</p>
<p>Baud Rate Generator Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch013set_PSR_BRGIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch013set_PSR_BRGIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch013set_PSR_BRGIFEv"></span><span id="XMC4700::usic0_ch0::set_PSR_BRGIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1af300c7e9145db76ad6ffba001a9983eb"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PSR_BRGIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch013set_PSR_BRGIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PSR’s BRGIF bit.</p>
<p>Baud Rate Generator Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015clear_PSR_BRGIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch015clear_PSR_BRGIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch015clear_PSR_BRGIFEv"></span><span id="XMC4700::usic0_ch0::clear_PSR_BRGIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a82031c07aeb1268e6e0256daa9f9eedb"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PSR_BRGIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015clear_PSR_BRGIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PSR’s BRGIF bit.</p>
<p>Baud Rate Generator Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch016toggle_PSR_BRGIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch016toggle_PSR_BRGIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch016toggle_PSR_BRGIFEv"></span><span id="XMC4700::usic0_ch0::toggle_PSR_BRGIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ab2138c1898a7aecabe32d50136c1f844"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PSR_BRGIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch016toggle_PSR_BRGIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PSR’s BRGIF bit.</p>
<p>Baud Rate Generator Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch011get_PSR_AIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch011get_PSR_AIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch011get_PSR_AIFEv"></span><span id="XMC4700::usic0_ch0::get_PSR_AIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1adf002346cb4cce9d8d49e5e012a01665"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PSR_AIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch011get_PSR_AIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PSR’s AIF bit.</p>
<p>Alternative Receive Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch011set_PSR_AIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch011set_PSR_AIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch011set_PSR_AIFEv"></span><span id="XMC4700::usic0_ch0::set_PSR_AIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a7acd006033989090fb52895bc65debda"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PSR_AIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch011set_PSR_AIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PSR’s AIF bit.</p>
<p>Alternative Receive Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch013clear_PSR_AIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch013clear_PSR_AIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch013clear_PSR_AIFEv"></span><span id="XMC4700::usic0_ch0::clear_PSR_AIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1af3eb47b423d399aebc3c9cd1f98a4c4b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PSR_AIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch013clear_PSR_AIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PSR’s AIF bit.</p>
<p>Alternative Receive Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014toggle_PSR_AIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch014toggle_PSR_AIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch014toggle_PSR_AIFEv"></span><span id="XMC4700::usic0_ch0::toggle_PSR_AIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a894f03250d0d43374e5b5560ce244d29"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PSR_AIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014toggle_PSR_AIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PSR’s AIF bit.</p>
<p>Alternative Receive Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch011get_PSR_RIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch011get_PSR_RIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch011get_PSR_RIFEv"></span><span id="XMC4700::usic0_ch0::get_PSR_RIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ae9e6b124fe76cf3fbc6dae41f3290a2a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PSR_RIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch011get_PSR_RIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PSR’s RIF bit.</p>
<p>Receive Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch011set_PSR_RIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch011set_PSR_RIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch011set_PSR_RIFEv"></span><span id="XMC4700::usic0_ch0::set_PSR_RIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1acf581bd697714b6562c14a77593abc3b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PSR_RIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch011set_PSR_RIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PSR’s RIF bit.</p>
<p>Receive Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch013clear_PSR_RIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch013clear_PSR_RIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch013clear_PSR_RIFEv"></span><span id="XMC4700::usic0_ch0::clear_PSR_RIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a4c0953b91d0865ab65df5d06e452cfeb"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PSR_RIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch013clear_PSR_RIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PSR’s RIF bit.</p>
<p>Receive Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014toggle_PSR_RIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch014toggle_PSR_RIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch014toggle_PSR_RIFEv"></span><span id="XMC4700::usic0_ch0::toggle_PSR_RIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a78d5c98316bd8ecffb54f419a1d1cea7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PSR_RIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014toggle_PSR_RIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PSR’s RIF bit.</p>
<p>Receive Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch012get_PSR_TBIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch012get_PSR_TBIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch012get_PSR_TBIFEv"></span><span id="XMC4700::usic0_ch0::get_PSR_TBIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a5eaa8f5688109186e58413b9626d02d0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PSR_TBIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch012get_PSR_TBIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PSR’s TBIF bit.</p>
<p>Transmit Buffer Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch012set_PSR_TBIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch012set_PSR_TBIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch012set_PSR_TBIFEv"></span><span id="XMC4700::usic0_ch0::set_PSR_TBIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ad64056d45ab1fe891ae8cb2f6e6078d8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PSR_TBIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch012set_PSR_TBIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PSR’s TBIF bit.</p>
<p>Transmit Buffer Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014clear_PSR_TBIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch014clear_PSR_TBIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch014clear_PSR_TBIFEv"></span><span id="XMC4700::usic0_ch0::clear_PSR_TBIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1aaf0bac9ead726c5831ef567aaccb30f1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PSR_TBIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014clear_PSR_TBIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PSR’s TBIF bit.</p>
<p>Transmit Buffer Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015toggle_PSR_TBIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch015toggle_PSR_TBIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch015toggle_PSR_TBIFEv"></span><span id="XMC4700::usic0_ch0::toggle_PSR_TBIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a5353286243245f779e660f40dd6a4f47"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PSR_TBIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015toggle_PSR_TBIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PSR’s TBIF bit.</p>
<p>Transmit Buffer Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch012get_PSR_TSIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch012get_PSR_TSIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch012get_PSR_TSIFEv"></span><span id="XMC4700::usic0_ch0::get_PSR_TSIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ad8b1f213c5d38c0fbb46a590e848b4d4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PSR_TSIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch012get_PSR_TSIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PSR’s TSIF bit.</p>
<p>Transmit Shift Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch012set_PSR_TSIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch012set_PSR_TSIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch012set_PSR_TSIFEv"></span><span id="XMC4700::usic0_ch0::set_PSR_TSIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1acc119920a66647bf756f55fe57a24f0e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PSR_TSIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch012set_PSR_TSIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PSR’s TSIF bit.</p>
<p>Transmit Shift Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014clear_PSR_TSIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch014clear_PSR_TSIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch014clear_PSR_TSIFEv"></span><span id="XMC4700::usic0_ch0::clear_PSR_TSIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a39f70c69a01fbf5fb8e4bebe1c7400d1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PSR_TSIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014clear_PSR_TSIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PSR’s TSIF bit.</p>
<p>Transmit Shift Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015toggle_PSR_TSIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch015toggle_PSR_TSIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch015toggle_PSR_TSIFEv"></span><span id="XMC4700::usic0_ch0::toggle_PSR_TSIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ab7582e41895ea244311f6a20faad3644"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PSR_TSIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015toggle_PSR_TSIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PSR’s TSIF bit.</p>
<p>Transmit Shift Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch012get_PSR_DLIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch012get_PSR_DLIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch012get_PSR_DLIFEv"></span><span id="XMC4700::usic0_ch0::get_PSR_DLIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a9d7d81450c5c7c76375e9f18fa714bb4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PSR_DLIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch012get_PSR_DLIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PSR’s DLIF bit.</p>
<p>Data Lost Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch012set_PSR_DLIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch012set_PSR_DLIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch012set_PSR_DLIFEv"></span><span id="XMC4700::usic0_ch0::set_PSR_DLIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a3e9bda9f9a623fea2c4ec698f5556c2f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PSR_DLIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch012set_PSR_DLIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PSR’s DLIF bit.</p>
<p>Data Lost Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014clear_PSR_DLIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch014clear_PSR_DLIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch014clear_PSR_DLIFEv"></span><span id="XMC4700::usic0_ch0::clear_PSR_DLIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a4fb455e815b2ed5ec005356fe0906321"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PSR_DLIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014clear_PSR_DLIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PSR’s DLIF bit.</p>
<p>Data Lost Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015toggle_PSR_DLIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch015toggle_PSR_DLIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch015toggle_PSR_DLIFEv"></span><span id="XMC4700::usic0_ch0::toggle_PSR_DLIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a4352aa6542bbcb6bf04d6b062127fc85"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PSR_DLIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015toggle_PSR_DLIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PSR’s DLIF bit.</p>
<p>Data Lost Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch012get_PSR_RSIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch012get_PSR_RSIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch012get_PSR_RSIFEv"></span><span id="XMC4700::usic0_ch0::get_PSR_RSIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1afe9c3f60b01a2772c4392d71ff70eeae"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PSR_RSIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch012get_PSR_RSIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PSR’s RSIF bit.</p>
<p>Receiver Start Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch012set_PSR_RSIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch012set_PSR_RSIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch012set_PSR_RSIFEv"></span><span id="XMC4700::usic0_ch0::set_PSR_RSIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a5a556397a1c4528da637a7ebbc39a972"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PSR_RSIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch012set_PSR_RSIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PSR’s RSIF bit.</p>
<p>Receiver Start Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014clear_PSR_RSIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch014clear_PSR_RSIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch014clear_PSR_RSIFEv"></span><span id="XMC4700::usic0_ch0::clear_PSR_RSIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ae4c15ce14a27044324318daf2c3f4dbc"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PSR_RSIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014clear_PSR_RSIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PSR’s RSIF bit.</p>
<p>Receiver Start Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015toggle_PSR_RSIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch015toggle_PSR_RSIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch015toggle_PSR_RSIFEv"></span><span id="XMC4700::usic0_ch0::toggle_PSR_RSIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1af99a5ab23639420baceba2d2139221d0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PSR_RSIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015toggle_PSR_RSIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PSR’s RSIF bit.</p>
<p>Receiver Start Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch011get_PSR_ST9Ev">
<span id="_CPPv3NV7XMC47009usic0_ch011get_PSR_ST9Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch011get_PSR_ST9Ev"></span><span id="XMC4700::usic0_ch0::get_PSR_ST9V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a853aaee2faae87024c9fa63cca311dc9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PSR_ST9</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch011get_PSR_ST9Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PSR’s ST9 bit.</p>
<p>Protocol Status Flag 9 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch011set_PSR_ST9Ev">
<span id="_CPPv3NV7XMC47009usic0_ch011set_PSR_ST9Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch011set_PSR_ST9Ev"></span><span id="XMC4700::usic0_ch0::set_PSR_ST9V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1afff7cf761f84e52e218da19e8d3b6bcb"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PSR_ST9</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch011set_PSR_ST9Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PSR’s ST9 bit.</p>
<p>Protocol Status Flag 9 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch013clear_PSR_ST9Ev">
<span id="_CPPv3NV7XMC47009usic0_ch013clear_PSR_ST9Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch013clear_PSR_ST9Ev"></span><span id="XMC4700::usic0_ch0::clear_PSR_ST9V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1acfd815f436c3582e7319aa43aa48d150"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PSR_ST9</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch013clear_PSR_ST9Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PSR’s ST9 bit.</p>
<p>Protocol Status Flag 9 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014toggle_PSR_ST9Ev">
<span id="_CPPv3NV7XMC47009usic0_ch014toggle_PSR_ST9Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch014toggle_PSR_ST9Ev"></span><span id="XMC4700::usic0_ch0::toggle_PSR_ST9V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a15bb29400b9fe07397e065704f60ca74"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PSR_ST9</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014toggle_PSR_ST9Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PSR’s ST9 bit.</p>
<p>Protocol Status Flag 9 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch011get_PSR_ST8Ev">
<span id="_CPPv3NV7XMC47009usic0_ch011get_PSR_ST8Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch011get_PSR_ST8Ev"></span><span id="XMC4700::usic0_ch0::get_PSR_ST8V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ad0390ecfd1ccedfecb5030fa4d3f2724"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PSR_ST8</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch011get_PSR_ST8Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PSR’s ST8 bit.</p>
<p>Protocol Status Flag 8 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch011set_PSR_ST8Ev">
<span id="_CPPv3NV7XMC47009usic0_ch011set_PSR_ST8Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch011set_PSR_ST8Ev"></span><span id="XMC4700::usic0_ch0::set_PSR_ST8V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a050b6d306483253f10b6664fd63e9541"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PSR_ST8</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch011set_PSR_ST8Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PSR’s ST8 bit.</p>
<p>Protocol Status Flag 8 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch013clear_PSR_ST8Ev">
<span id="_CPPv3NV7XMC47009usic0_ch013clear_PSR_ST8Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch013clear_PSR_ST8Ev"></span><span id="XMC4700::usic0_ch0::clear_PSR_ST8V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ae55c8213e0fdea64714a5df76360907b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PSR_ST8</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch013clear_PSR_ST8Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PSR’s ST8 bit.</p>
<p>Protocol Status Flag 8 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014toggle_PSR_ST8Ev">
<span id="_CPPv3NV7XMC47009usic0_ch014toggle_PSR_ST8Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch014toggle_PSR_ST8Ev"></span><span id="XMC4700::usic0_ch0::toggle_PSR_ST8V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a5fb981a469e87fae3e1b2119b683972e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PSR_ST8</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014toggle_PSR_ST8Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PSR’s ST8 bit.</p>
<p>Protocol Status Flag 8 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch011get_PSR_ST7Ev">
<span id="_CPPv3NV7XMC47009usic0_ch011get_PSR_ST7Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch011get_PSR_ST7Ev"></span><span id="XMC4700::usic0_ch0::get_PSR_ST7V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a2ae50a65b545d70568b3fb901d1e9e9d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PSR_ST7</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch011get_PSR_ST7Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PSR’s ST7 bit.</p>
<p>Protocol Status Flag 7 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch011set_PSR_ST7Ev">
<span id="_CPPv3NV7XMC47009usic0_ch011set_PSR_ST7Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch011set_PSR_ST7Ev"></span><span id="XMC4700::usic0_ch0::set_PSR_ST7V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a328b388ea96772430effbc28f85d2f0b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PSR_ST7</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch011set_PSR_ST7Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PSR’s ST7 bit.</p>
<p>Protocol Status Flag 7 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch013clear_PSR_ST7Ev">
<span id="_CPPv3NV7XMC47009usic0_ch013clear_PSR_ST7Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch013clear_PSR_ST7Ev"></span><span id="XMC4700::usic0_ch0::clear_PSR_ST7V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a5eacdafaf9d70072e45e4c9994abfbbb"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PSR_ST7</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch013clear_PSR_ST7Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PSR’s ST7 bit.</p>
<p>Protocol Status Flag 7 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014toggle_PSR_ST7Ev">
<span id="_CPPv3NV7XMC47009usic0_ch014toggle_PSR_ST7Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch014toggle_PSR_ST7Ev"></span><span id="XMC4700::usic0_ch0::toggle_PSR_ST7V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a706dada8738adaa0370b2e5438739743"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PSR_ST7</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014toggle_PSR_ST7Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PSR’s ST7 bit.</p>
<p>Protocol Status Flag 7 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch011get_PSR_ST6Ev">
<span id="_CPPv3NV7XMC47009usic0_ch011get_PSR_ST6Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch011get_PSR_ST6Ev"></span><span id="XMC4700::usic0_ch0::get_PSR_ST6V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a54ce6543a27c45b86d4f2d6a8e74496d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PSR_ST6</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch011get_PSR_ST6Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PSR’s ST6 bit.</p>
<p>Protocol Status Flag 6 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch011set_PSR_ST6Ev">
<span id="_CPPv3NV7XMC47009usic0_ch011set_PSR_ST6Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch011set_PSR_ST6Ev"></span><span id="XMC4700::usic0_ch0::set_PSR_ST6V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a95b0a428299bc99b61f99b563feef00f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PSR_ST6</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch011set_PSR_ST6Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PSR’s ST6 bit.</p>
<p>Protocol Status Flag 6 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch013clear_PSR_ST6Ev">
<span id="_CPPv3NV7XMC47009usic0_ch013clear_PSR_ST6Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch013clear_PSR_ST6Ev"></span><span id="XMC4700::usic0_ch0::clear_PSR_ST6V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a249c3725e945bcc8bf9cb858dab8468f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PSR_ST6</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch013clear_PSR_ST6Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PSR’s ST6 bit.</p>
<p>Protocol Status Flag 6 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014toggle_PSR_ST6Ev">
<span id="_CPPv3NV7XMC47009usic0_ch014toggle_PSR_ST6Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch014toggle_PSR_ST6Ev"></span><span id="XMC4700::usic0_ch0::toggle_PSR_ST6V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ac0e5c99eb4cc41d4ebb9ab7af359a9bd"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PSR_ST6</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014toggle_PSR_ST6Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PSR’s ST6 bit.</p>
<p>Protocol Status Flag 6 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch011get_PSR_ST5Ev">
<span id="_CPPv3NV7XMC47009usic0_ch011get_PSR_ST5Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch011get_PSR_ST5Ev"></span><span id="XMC4700::usic0_ch0::get_PSR_ST5V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a322791d567dac4ce8f86d5bfb4379cf3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PSR_ST5</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch011get_PSR_ST5Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PSR’s ST5 bit.</p>
<p>Protocol Status Flag 5 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch011set_PSR_ST5Ev">
<span id="_CPPv3NV7XMC47009usic0_ch011set_PSR_ST5Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch011set_PSR_ST5Ev"></span><span id="XMC4700::usic0_ch0::set_PSR_ST5V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a9e25204f26f7092c438be8cdd3563844"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PSR_ST5</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch011set_PSR_ST5Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PSR’s ST5 bit.</p>
<p>Protocol Status Flag 5 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch013clear_PSR_ST5Ev">
<span id="_CPPv3NV7XMC47009usic0_ch013clear_PSR_ST5Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch013clear_PSR_ST5Ev"></span><span id="XMC4700::usic0_ch0::clear_PSR_ST5V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a82438b0200ce5d09981a2511575cf7e4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PSR_ST5</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch013clear_PSR_ST5Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PSR’s ST5 bit.</p>
<p>Protocol Status Flag 5 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014toggle_PSR_ST5Ev">
<span id="_CPPv3NV7XMC47009usic0_ch014toggle_PSR_ST5Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch014toggle_PSR_ST5Ev"></span><span id="XMC4700::usic0_ch0::toggle_PSR_ST5V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a3a9737bf4fab4ba515c5e9e863976af3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PSR_ST5</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014toggle_PSR_ST5Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PSR’s ST5 bit.</p>
<p>Protocol Status Flag 5 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch011get_PSR_ST4Ev">
<span id="_CPPv3NV7XMC47009usic0_ch011get_PSR_ST4Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch011get_PSR_ST4Ev"></span><span id="XMC4700::usic0_ch0::get_PSR_ST4V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ad133a4a5530295bc6a3d422715075420"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PSR_ST4</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch011get_PSR_ST4Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PSR’s ST4 bit.</p>
<p>Protocol Status Flag 4 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch011set_PSR_ST4Ev">
<span id="_CPPv3NV7XMC47009usic0_ch011set_PSR_ST4Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch011set_PSR_ST4Ev"></span><span id="XMC4700::usic0_ch0::set_PSR_ST4V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a9244f9b4db456a6442aa05a15c33d06c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PSR_ST4</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch011set_PSR_ST4Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PSR’s ST4 bit.</p>
<p>Protocol Status Flag 4 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch013clear_PSR_ST4Ev">
<span id="_CPPv3NV7XMC47009usic0_ch013clear_PSR_ST4Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch013clear_PSR_ST4Ev"></span><span id="XMC4700::usic0_ch0::clear_PSR_ST4V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ab12950764305bd6b90b88afc65692a4f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PSR_ST4</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch013clear_PSR_ST4Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PSR’s ST4 bit.</p>
<p>Protocol Status Flag 4 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014toggle_PSR_ST4Ev">
<span id="_CPPv3NV7XMC47009usic0_ch014toggle_PSR_ST4Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch014toggle_PSR_ST4Ev"></span><span id="XMC4700::usic0_ch0::toggle_PSR_ST4V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1aff0bf7c8319cf41731237649a23a6651"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PSR_ST4</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014toggle_PSR_ST4Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PSR’s ST4 bit.</p>
<p>Protocol Status Flag 4 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch011get_PSR_ST3Ev">
<span id="_CPPv3NV7XMC47009usic0_ch011get_PSR_ST3Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch011get_PSR_ST3Ev"></span><span id="XMC4700::usic0_ch0::get_PSR_ST3V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a7dfedef540c8f5433ee9a28a2e35483b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PSR_ST3</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch011get_PSR_ST3Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PSR’s ST3 bit.</p>
<p>Protocol Status Flag 3 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch011set_PSR_ST3Ev">
<span id="_CPPv3NV7XMC47009usic0_ch011set_PSR_ST3Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch011set_PSR_ST3Ev"></span><span id="XMC4700::usic0_ch0::set_PSR_ST3V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ac21683d73c0855ec77c7f16e11617f0c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PSR_ST3</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch011set_PSR_ST3Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PSR’s ST3 bit.</p>
<p>Protocol Status Flag 3 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch013clear_PSR_ST3Ev">
<span id="_CPPv3NV7XMC47009usic0_ch013clear_PSR_ST3Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch013clear_PSR_ST3Ev"></span><span id="XMC4700::usic0_ch0::clear_PSR_ST3V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a8faf45a2384d6a10337935e7ffae373c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PSR_ST3</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch013clear_PSR_ST3Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PSR’s ST3 bit.</p>
<p>Protocol Status Flag 3 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014toggle_PSR_ST3Ev">
<span id="_CPPv3NV7XMC47009usic0_ch014toggle_PSR_ST3Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch014toggle_PSR_ST3Ev"></span><span id="XMC4700::usic0_ch0::toggle_PSR_ST3V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a8ac8a689013271caf5c49d3ba314a2e9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PSR_ST3</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014toggle_PSR_ST3Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PSR’s ST3 bit.</p>
<p>Protocol Status Flag 3 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch011get_PSR_ST2Ev">
<span id="_CPPv3NV7XMC47009usic0_ch011get_PSR_ST2Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch011get_PSR_ST2Ev"></span><span id="XMC4700::usic0_ch0::get_PSR_ST2V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a9d05974e52c9ca0b4b9916198bc30605"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PSR_ST2</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch011get_PSR_ST2Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PSR’s ST2 bit.</p>
<p>Protocol Status Flag 2 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch011set_PSR_ST2Ev">
<span id="_CPPv3NV7XMC47009usic0_ch011set_PSR_ST2Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch011set_PSR_ST2Ev"></span><span id="XMC4700::usic0_ch0::set_PSR_ST2V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a3669d09a1e3590cad3744cb5cc96b6bf"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PSR_ST2</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch011set_PSR_ST2Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PSR’s ST2 bit.</p>
<p>Protocol Status Flag 2 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch013clear_PSR_ST2Ev">
<span id="_CPPv3NV7XMC47009usic0_ch013clear_PSR_ST2Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch013clear_PSR_ST2Ev"></span><span id="XMC4700::usic0_ch0::clear_PSR_ST2V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ae50f5f6df28c98ef6184ab5a38f7339e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PSR_ST2</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch013clear_PSR_ST2Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PSR’s ST2 bit.</p>
<p>Protocol Status Flag 2 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014toggle_PSR_ST2Ev">
<span id="_CPPv3NV7XMC47009usic0_ch014toggle_PSR_ST2Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch014toggle_PSR_ST2Ev"></span><span id="XMC4700::usic0_ch0::toggle_PSR_ST2V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a8209b8ef8f94507e6e168d88381945cd"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PSR_ST2</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014toggle_PSR_ST2Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PSR’s ST2 bit.</p>
<p>Protocol Status Flag 2 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch011get_PSR_ST1Ev">
<span id="_CPPv3NV7XMC47009usic0_ch011get_PSR_ST1Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch011get_PSR_ST1Ev"></span><span id="XMC4700::usic0_ch0::get_PSR_ST1V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a9b54afbdef4b6acfadb10ef36fbd1b5e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PSR_ST1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch011get_PSR_ST1Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PSR’s ST1 bit.</p>
<p>Protocol Status Flag 1 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch011set_PSR_ST1Ev">
<span id="_CPPv3NV7XMC47009usic0_ch011set_PSR_ST1Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch011set_PSR_ST1Ev"></span><span id="XMC4700::usic0_ch0::set_PSR_ST1V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ac891c93cce546b0e3a3de83dfaf57b77"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PSR_ST1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch011set_PSR_ST1Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PSR’s ST1 bit.</p>
<p>Protocol Status Flag 1 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch013clear_PSR_ST1Ev">
<span id="_CPPv3NV7XMC47009usic0_ch013clear_PSR_ST1Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch013clear_PSR_ST1Ev"></span><span id="XMC4700::usic0_ch0::clear_PSR_ST1V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ad08d06045a7fe88232e673f5e0d65fe7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PSR_ST1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch013clear_PSR_ST1Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PSR’s ST1 bit.</p>
<p>Protocol Status Flag 1 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014toggle_PSR_ST1Ev">
<span id="_CPPv3NV7XMC47009usic0_ch014toggle_PSR_ST1Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch014toggle_PSR_ST1Ev"></span><span id="XMC4700::usic0_ch0::toggle_PSR_ST1V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1aa4eec057905f7c02b16f73be8278d5ad"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PSR_ST1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014toggle_PSR_ST1Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PSR’s ST1 bit.</p>
<p>Protocol Status Flag 1 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch011get_PSR_ST0Ev">
<span id="_CPPv3NV7XMC47009usic0_ch011get_PSR_ST0Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch011get_PSR_ST0Ev"></span><span id="XMC4700::usic0_ch0::get_PSR_ST0V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1add5544bf4ca0c53fba92e50b8ae2c9be"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PSR_ST0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch011get_PSR_ST0Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PSR’s ST0 bit.</p>
<p>Protocol Status Flag 0 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch011set_PSR_ST0Ev">
<span id="_CPPv3NV7XMC47009usic0_ch011set_PSR_ST0Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch011set_PSR_ST0Ev"></span><span id="XMC4700::usic0_ch0::set_PSR_ST0V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a7e054b1e93b899bbb0311c9a7eba31f2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PSR_ST0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch011set_PSR_ST0Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PSR’s ST0 bit.</p>
<p>Protocol Status Flag 0 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch013clear_PSR_ST0Ev">
<span id="_CPPv3NV7XMC47009usic0_ch013clear_PSR_ST0Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch013clear_PSR_ST0Ev"></span><span id="XMC4700::usic0_ch0::clear_PSR_ST0V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a48dfcc9ba8cf9a6a1d3b09ef8d8b8eb2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PSR_ST0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch013clear_PSR_ST0Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PSR’s ST0 bit.</p>
<p>Protocol Status Flag 0 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014toggle_PSR_ST0Ev">
<span id="_CPPv3NV7XMC47009usic0_ch014toggle_PSR_ST0Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch014toggle_PSR_ST0Ev"></span><span id="XMC4700::usic0_ch0::toggle_PSR_ST0V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1acafa2abbe76497b79501d4ce7277a753"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PSR_ST0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014toggle_PSR_ST0Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PSR’s ST0 bit.</p>
<p>Protocol Status Flag 0 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch07get_PSRERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb">
<span id="_CPPv3NV7XMC47009usic0_ch07get_PSRERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb"></span><span id="_CPPv2NV7XMC47009usic0_ch07get_PSRERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb"></span><span id="XMC4700::usic0_ch0::get_PSR__bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bRV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a48bea93c3774382f9af1ae1b83b419a7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PSR</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">BRGIF</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">AIF</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">RIF</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">TBIF</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">TSIF</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">DLIF</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">RSIF</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">ST9</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">ST8</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">ST7</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">ST6</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">ST5</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">ST4</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">ST3</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">ST2</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">ST1</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">ST0</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch07get_PSRERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get all of PSR’s bit fields.</p>
<p>(read-write) Protocol Status Register </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch07set_PSREbbbbbbbbbbbbbbbbb">
<span id="_CPPv3NV7XMC47009usic0_ch07set_PSREbbbbbbbbbbbbbbbbb"></span><span id="_CPPv2NV7XMC47009usic0_ch07set_PSREbbbbbbbbbbbbbbbbb"></span><span id="XMC4700::usic0_ch0::set_PSR__b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.bV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a3461cc7031a876b238ea72c7f6e06acd"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PSR</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">BRGIF</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">AIF</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">RIF</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">TBIF</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">TSIF</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">DLIF</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">RSIF</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">ST9</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">ST8</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">ST7</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">ST6</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">ST5</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">ST4</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">ST3</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">ST2</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">ST1</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">ST0</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch07set_PSREbbbbbbbbbbbbbbbbb" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set all of PSR’s bit fields.</p>
<p>(read-write) Protocol Status Register </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch021get_PSR_ASCMode_BRGIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch021get_PSR_ASCMode_BRGIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch021get_PSR_ASCMode_BRGIFEv"></span><span id="XMC4700::usic0_ch0::get_PSR_ASCMode_BRGIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a4cbbde081f6d15f0d1ef9c62f2e1eb84"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PSR_ASCMode_BRGIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch021get_PSR_ASCMode_BRGIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PSR’s BRGIF bit.</p>
<p>Baud Rate Generator Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch021set_PSR_ASCMode_BRGIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch021set_PSR_ASCMode_BRGIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch021set_PSR_ASCMode_BRGIFEv"></span><span id="XMC4700::usic0_ch0::set_PSR_ASCMode_BRGIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a07cad45f9a7f19442331bf22a0352df3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PSR_ASCMode_BRGIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch021set_PSR_ASCMode_BRGIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PSR’s BRGIF bit.</p>
<p>Baud Rate Generator Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch023clear_PSR_ASCMode_BRGIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch023clear_PSR_ASCMode_BRGIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch023clear_PSR_ASCMode_BRGIFEv"></span><span id="XMC4700::usic0_ch0::clear_PSR_ASCMode_BRGIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ab3fa6bd7a3b7f3bb22bd3f3bd85b6534"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PSR_ASCMode_BRGIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch023clear_PSR_ASCMode_BRGIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PSR’s BRGIF bit.</p>
<p>Baud Rate Generator Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch024toggle_PSR_ASCMode_BRGIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch024toggle_PSR_ASCMode_BRGIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch024toggle_PSR_ASCMode_BRGIFEv"></span><span id="XMC4700::usic0_ch0::toggle_PSR_ASCMode_BRGIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a1f718d07d5991e39fe8fb78dc6d29db1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PSR_ASCMode_BRGIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch024toggle_PSR_ASCMode_BRGIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PSR’s BRGIF bit.</p>
<p>Baud Rate Generator Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch019get_PSR_ASCMode_AIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch019get_PSR_ASCMode_AIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch019get_PSR_ASCMode_AIFEv"></span><span id="XMC4700::usic0_ch0::get_PSR_ASCMode_AIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a52c5b7c8e32d09ef411ce2c4e33efef8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PSR_ASCMode_AIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch019get_PSR_ASCMode_AIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PSR’s AIF bit.</p>
<p>Alternative Receive Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch019set_PSR_ASCMode_AIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch019set_PSR_ASCMode_AIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch019set_PSR_ASCMode_AIFEv"></span><span id="XMC4700::usic0_ch0::set_PSR_ASCMode_AIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a9d4c3bf14353dde92b33dc47bf0a40a7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PSR_ASCMode_AIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch019set_PSR_ASCMode_AIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PSR’s AIF bit.</p>
<p>Alternative Receive Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch021clear_PSR_ASCMode_AIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch021clear_PSR_ASCMode_AIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch021clear_PSR_ASCMode_AIFEv"></span><span id="XMC4700::usic0_ch0::clear_PSR_ASCMode_AIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ab0279be3d8a82f0313af107c33d45c74"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PSR_ASCMode_AIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch021clear_PSR_ASCMode_AIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PSR’s AIF bit.</p>
<p>Alternative Receive Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch022toggle_PSR_ASCMode_AIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch022toggle_PSR_ASCMode_AIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch022toggle_PSR_ASCMode_AIFEv"></span><span id="XMC4700::usic0_ch0::toggle_PSR_ASCMode_AIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1af26822128fd743d1bc14e0b64acc4938"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PSR_ASCMode_AIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch022toggle_PSR_ASCMode_AIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PSR’s AIF bit.</p>
<p>Alternative Receive Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch019get_PSR_ASCMode_RIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch019get_PSR_ASCMode_RIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch019get_PSR_ASCMode_RIFEv"></span><span id="XMC4700::usic0_ch0::get_PSR_ASCMode_RIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ad9a5078d3cb9ef20593462afa5f1da89"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PSR_ASCMode_RIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch019get_PSR_ASCMode_RIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PSR’s RIF bit.</p>
<p>Receive Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch019set_PSR_ASCMode_RIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch019set_PSR_ASCMode_RIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch019set_PSR_ASCMode_RIFEv"></span><span id="XMC4700::usic0_ch0::set_PSR_ASCMode_RIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1af620a9a91f4addb7d65f2e7c43068c2e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PSR_ASCMode_RIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch019set_PSR_ASCMode_RIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PSR’s RIF bit.</p>
<p>Receive Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch021clear_PSR_ASCMode_RIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch021clear_PSR_ASCMode_RIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch021clear_PSR_ASCMode_RIFEv"></span><span id="XMC4700::usic0_ch0::clear_PSR_ASCMode_RIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a8f6389d0b955f1eee5e5e0d7842f0a3d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PSR_ASCMode_RIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch021clear_PSR_ASCMode_RIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PSR’s RIF bit.</p>
<p>Receive Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch022toggle_PSR_ASCMode_RIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch022toggle_PSR_ASCMode_RIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch022toggle_PSR_ASCMode_RIFEv"></span><span id="XMC4700::usic0_ch0::toggle_PSR_ASCMode_RIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1aa65fa8e0086ee0f932911746702f4027"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PSR_ASCMode_RIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch022toggle_PSR_ASCMode_RIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PSR’s RIF bit.</p>
<p>Receive Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch020get_PSR_ASCMode_TBIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch020get_PSR_ASCMode_TBIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch020get_PSR_ASCMode_TBIFEv"></span><span id="XMC4700::usic0_ch0::get_PSR_ASCMode_TBIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ae8b38d891a1b5eff957d2ff8f2ef0559"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PSR_ASCMode_TBIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch020get_PSR_ASCMode_TBIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PSR’s TBIF bit.</p>
<p>Transmit Buffer Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch020set_PSR_ASCMode_TBIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch020set_PSR_ASCMode_TBIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch020set_PSR_ASCMode_TBIFEv"></span><span id="XMC4700::usic0_ch0::set_PSR_ASCMode_TBIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ae23e9f5dd0bdba05525442c7ce60960b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PSR_ASCMode_TBIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch020set_PSR_ASCMode_TBIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PSR’s TBIF bit.</p>
<p>Transmit Buffer Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch022clear_PSR_ASCMode_TBIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch022clear_PSR_ASCMode_TBIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch022clear_PSR_ASCMode_TBIFEv"></span><span id="XMC4700::usic0_ch0::clear_PSR_ASCMode_TBIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a334ad3fddf3c84389924d4801564e0d5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PSR_ASCMode_TBIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch022clear_PSR_ASCMode_TBIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PSR’s TBIF bit.</p>
<p>Transmit Buffer Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch023toggle_PSR_ASCMode_TBIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch023toggle_PSR_ASCMode_TBIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch023toggle_PSR_ASCMode_TBIFEv"></span><span id="XMC4700::usic0_ch0::toggle_PSR_ASCMode_TBIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a21ad684dd69df0d4e4e284f9d614b2af"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PSR_ASCMode_TBIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch023toggle_PSR_ASCMode_TBIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PSR’s TBIF bit.</p>
<p>Transmit Buffer Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch020get_PSR_ASCMode_TSIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch020get_PSR_ASCMode_TSIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch020get_PSR_ASCMode_TSIFEv"></span><span id="XMC4700::usic0_ch0::get_PSR_ASCMode_TSIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1afd98532730093410d8ceeba3b354d693"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PSR_ASCMode_TSIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch020get_PSR_ASCMode_TSIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PSR’s TSIF bit.</p>
<p>Transmit Shift Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch020set_PSR_ASCMode_TSIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch020set_PSR_ASCMode_TSIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch020set_PSR_ASCMode_TSIFEv"></span><span id="XMC4700::usic0_ch0::set_PSR_ASCMode_TSIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1acc2c907b9b0cf0a73522064a43bbda9a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PSR_ASCMode_TSIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch020set_PSR_ASCMode_TSIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PSR’s TSIF bit.</p>
<p>Transmit Shift Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch022clear_PSR_ASCMode_TSIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch022clear_PSR_ASCMode_TSIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch022clear_PSR_ASCMode_TSIFEv"></span><span id="XMC4700::usic0_ch0::clear_PSR_ASCMode_TSIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a66b16f276aa749cafe7484b27ea60238"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PSR_ASCMode_TSIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch022clear_PSR_ASCMode_TSIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PSR’s TSIF bit.</p>
<p>Transmit Shift Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch023toggle_PSR_ASCMode_TSIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch023toggle_PSR_ASCMode_TSIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch023toggle_PSR_ASCMode_TSIFEv"></span><span id="XMC4700::usic0_ch0::toggle_PSR_ASCMode_TSIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1afb5538fbaac33512da2daa4ee1f3a4ad"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PSR_ASCMode_TSIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch023toggle_PSR_ASCMode_TSIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PSR’s TSIF bit.</p>
<p>Transmit Shift Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch020get_PSR_ASCMode_DLIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch020get_PSR_ASCMode_DLIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch020get_PSR_ASCMode_DLIFEv"></span><span id="XMC4700::usic0_ch0::get_PSR_ASCMode_DLIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a2463fc81f43063f31840a7dc8de51f27"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PSR_ASCMode_DLIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch020get_PSR_ASCMode_DLIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PSR’s DLIF bit.</p>
<p>Data Lost Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch020set_PSR_ASCMode_DLIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch020set_PSR_ASCMode_DLIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch020set_PSR_ASCMode_DLIFEv"></span><span id="XMC4700::usic0_ch0::set_PSR_ASCMode_DLIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a3fc549c1c9914159f1fcf5a77946b192"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PSR_ASCMode_DLIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch020set_PSR_ASCMode_DLIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PSR’s DLIF bit.</p>
<p>Data Lost Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch022clear_PSR_ASCMode_DLIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch022clear_PSR_ASCMode_DLIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch022clear_PSR_ASCMode_DLIFEv"></span><span id="XMC4700::usic0_ch0::clear_PSR_ASCMode_DLIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ae195863553cdb79d49d94a2faf42d7d4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PSR_ASCMode_DLIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch022clear_PSR_ASCMode_DLIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PSR’s DLIF bit.</p>
<p>Data Lost Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch023toggle_PSR_ASCMode_DLIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch023toggle_PSR_ASCMode_DLIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch023toggle_PSR_ASCMode_DLIFEv"></span><span id="XMC4700::usic0_ch0::toggle_PSR_ASCMode_DLIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1add9bcf76a03926e2297f404139fa6cde"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PSR_ASCMode_DLIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch023toggle_PSR_ASCMode_DLIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PSR’s DLIF bit.</p>
<p>Data Lost Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch020get_PSR_ASCMode_RSIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch020get_PSR_ASCMode_RSIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch020get_PSR_ASCMode_RSIFEv"></span><span id="XMC4700::usic0_ch0::get_PSR_ASCMode_RSIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1aed03ff50874bb995b4eb71b816869e75"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PSR_ASCMode_RSIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch020get_PSR_ASCMode_RSIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PSR’s RSIF bit.</p>
<p>Receiver Start Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch020set_PSR_ASCMode_RSIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch020set_PSR_ASCMode_RSIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch020set_PSR_ASCMode_RSIFEv"></span><span id="XMC4700::usic0_ch0::set_PSR_ASCMode_RSIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1acfcd3058c66e080d00cc16f0f6a75bd9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PSR_ASCMode_RSIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch020set_PSR_ASCMode_RSIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PSR’s RSIF bit.</p>
<p>Receiver Start Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch022clear_PSR_ASCMode_RSIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch022clear_PSR_ASCMode_RSIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch022clear_PSR_ASCMode_RSIFEv"></span><span id="XMC4700::usic0_ch0::clear_PSR_ASCMode_RSIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a02b4f045fb3476b24b3486c158744531"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PSR_ASCMode_RSIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch022clear_PSR_ASCMode_RSIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PSR’s RSIF bit.</p>
<p>Receiver Start Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch023toggle_PSR_ASCMode_RSIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch023toggle_PSR_ASCMode_RSIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch023toggle_PSR_ASCMode_RSIFEv"></span><span id="XMC4700::usic0_ch0::toggle_PSR_ASCMode_RSIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1aa8d3b1f6febca07097ac458c7bdb2943"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PSR_ASCMode_RSIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch023toggle_PSR_ASCMode_RSIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PSR’s RSIF bit.</p>
<p>Receiver Start Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch020get_PSR_ASCMode_BUSYEv">
<span id="_CPPv3NV7XMC47009usic0_ch020get_PSR_ASCMode_BUSYEv"></span><span id="_CPPv2NV7XMC47009usic0_ch020get_PSR_ASCMode_BUSYEv"></span><span id="XMC4700::usic0_ch0::get_PSR_ASCMode_BUSYV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1abae6634ce32ba9659e5defce0e30b0ff"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PSR_ASCMode_BUSY</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch020get_PSR_ASCMode_BUSYEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PSR’s BUSY bit.</p>
<p>Transfer Status BUSY </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch019get_PSR_ASCMode_TFFEv">
<span id="_CPPv3NV7XMC47009usic0_ch019get_PSR_ASCMode_TFFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch019get_PSR_ASCMode_TFFEv"></span><span id="XMC4700::usic0_ch0::get_PSR_ASCMode_TFFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a7bf07d4b350000ea9e821b12a05b1b98"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PSR_ASCMode_TFF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch019get_PSR_ASCMode_TFFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PSR’s TFF bit.</p>
<p>Transmitter Frame Finished </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch019set_PSR_ASCMode_TFFEv">
<span id="_CPPv3NV7XMC47009usic0_ch019set_PSR_ASCMode_TFFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch019set_PSR_ASCMode_TFFEv"></span><span id="XMC4700::usic0_ch0::set_PSR_ASCMode_TFFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a21603e3e54f4912dafdbcbec6a79808e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PSR_ASCMode_TFF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch019set_PSR_ASCMode_TFFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PSR’s TFF bit.</p>
<p>Transmitter Frame Finished </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch021clear_PSR_ASCMode_TFFEv">
<span id="_CPPv3NV7XMC47009usic0_ch021clear_PSR_ASCMode_TFFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch021clear_PSR_ASCMode_TFFEv"></span><span id="XMC4700::usic0_ch0::clear_PSR_ASCMode_TFFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ad622c00577f8d159ba61f88b476c2f64"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PSR_ASCMode_TFF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch021clear_PSR_ASCMode_TFFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PSR’s TFF bit.</p>
<p>Transmitter Frame Finished </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch022toggle_PSR_ASCMode_TFFEv">
<span id="_CPPv3NV7XMC47009usic0_ch022toggle_PSR_ASCMode_TFFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch022toggle_PSR_ASCMode_TFFEv"></span><span id="XMC4700::usic0_ch0::toggle_PSR_ASCMode_TFFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a44436e9c441499956733ef21823c55bd"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PSR_ASCMode_TFF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch022toggle_PSR_ASCMode_TFFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PSR’s TFF bit.</p>
<p>Transmitter Frame Finished </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch019get_PSR_ASCMode_RFFEv">
<span id="_CPPv3NV7XMC47009usic0_ch019get_PSR_ASCMode_RFFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch019get_PSR_ASCMode_RFFEv"></span><span id="XMC4700::usic0_ch0::get_PSR_ASCMode_RFFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a0b97cc5577b8a0e636f372c44de4b518"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PSR_ASCMode_RFF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch019get_PSR_ASCMode_RFFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PSR’s RFF bit.</p>
<p>Receive Frame Finished </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch019set_PSR_ASCMode_RFFEv">
<span id="_CPPv3NV7XMC47009usic0_ch019set_PSR_ASCMode_RFFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch019set_PSR_ASCMode_RFFEv"></span><span id="XMC4700::usic0_ch0::set_PSR_ASCMode_RFFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a08f8cbbdb3e215f1e0158c94135e74a0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PSR_ASCMode_RFF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch019set_PSR_ASCMode_RFFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PSR’s RFF bit.</p>
<p>Receive Frame Finished </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch021clear_PSR_ASCMode_RFFEv">
<span id="_CPPv3NV7XMC47009usic0_ch021clear_PSR_ASCMode_RFFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch021clear_PSR_ASCMode_RFFEv"></span><span id="XMC4700::usic0_ch0::clear_PSR_ASCMode_RFFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a8fd065c696721d24c77c1cfd621be82f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PSR_ASCMode_RFF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch021clear_PSR_ASCMode_RFFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PSR’s RFF bit.</p>
<p>Receive Frame Finished </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch022toggle_PSR_ASCMode_RFFEv">
<span id="_CPPv3NV7XMC47009usic0_ch022toggle_PSR_ASCMode_RFFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch022toggle_PSR_ASCMode_RFFEv"></span><span id="XMC4700::usic0_ch0::toggle_PSR_ASCMode_RFFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ab15e455270dc21f90b927a8e827de6ff"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PSR_ASCMode_RFF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch022toggle_PSR_ASCMode_RFFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PSR’s RFF bit.</p>
<p>Receive Frame Finished </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch020get_PSR_ASCMode_FER1Ev">
<span id="_CPPv3NV7XMC47009usic0_ch020get_PSR_ASCMode_FER1Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch020get_PSR_ASCMode_FER1Ev"></span><span id="XMC4700::usic0_ch0::get_PSR_ASCMode_FER1V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a79c6d43322010882f8b74e94993c65f1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PSR_ASCMode_FER1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch020get_PSR_ASCMode_FER1Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PSR’s FER1 bit.</p>
<p>Format Error in Stop Bit 1 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch020set_PSR_ASCMode_FER1Ev">
<span id="_CPPv3NV7XMC47009usic0_ch020set_PSR_ASCMode_FER1Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch020set_PSR_ASCMode_FER1Ev"></span><span id="XMC4700::usic0_ch0::set_PSR_ASCMode_FER1V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a632b0df6edaf64ad307ea3cd9d817478"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PSR_ASCMode_FER1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch020set_PSR_ASCMode_FER1Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PSR’s FER1 bit.</p>
<p>Format Error in Stop Bit 1 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch022clear_PSR_ASCMode_FER1Ev">
<span id="_CPPv3NV7XMC47009usic0_ch022clear_PSR_ASCMode_FER1Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch022clear_PSR_ASCMode_FER1Ev"></span><span id="XMC4700::usic0_ch0::clear_PSR_ASCMode_FER1V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ad927f0dfe43094aab37547bc3eaf2fe6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PSR_ASCMode_FER1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch022clear_PSR_ASCMode_FER1Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PSR’s FER1 bit.</p>
<p>Format Error in Stop Bit 1 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch023toggle_PSR_ASCMode_FER1Ev">
<span id="_CPPv3NV7XMC47009usic0_ch023toggle_PSR_ASCMode_FER1Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch023toggle_PSR_ASCMode_FER1Ev"></span><span id="XMC4700::usic0_ch0::toggle_PSR_ASCMode_FER1V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a35a9e71f948a0681cf6dc372441377ac"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PSR_ASCMode_FER1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch023toggle_PSR_ASCMode_FER1Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PSR’s FER1 bit.</p>
<p>Format Error in Stop Bit 1 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch020get_PSR_ASCMode_FER0Ev">
<span id="_CPPv3NV7XMC47009usic0_ch020get_PSR_ASCMode_FER0Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch020get_PSR_ASCMode_FER0Ev"></span><span id="XMC4700::usic0_ch0::get_PSR_ASCMode_FER0V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1afe7b3478fbe80f3c02376ba06452fde8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PSR_ASCMode_FER0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch020get_PSR_ASCMode_FER0Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PSR’s FER0 bit.</p>
<p>Format Error in Stop Bit 0 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch020set_PSR_ASCMode_FER0Ev">
<span id="_CPPv3NV7XMC47009usic0_ch020set_PSR_ASCMode_FER0Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch020set_PSR_ASCMode_FER0Ev"></span><span id="XMC4700::usic0_ch0::set_PSR_ASCMode_FER0V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a183db30226e63dd56fb4902160b7e2dd"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PSR_ASCMode_FER0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch020set_PSR_ASCMode_FER0Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PSR’s FER0 bit.</p>
<p>Format Error in Stop Bit 0 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch022clear_PSR_ASCMode_FER0Ev">
<span id="_CPPv3NV7XMC47009usic0_ch022clear_PSR_ASCMode_FER0Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch022clear_PSR_ASCMode_FER0Ev"></span><span id="XMC4700::usic0_ch0::clear_PSR_ASCMode_FER0V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a47530240509b3d4e429c5d283bd5d0fc"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PSR_ASCMode_FER0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch022clear_PSR_ASCMode_FER0Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PSR’s FER0 bit.</p>
<p>Format Error in Stop Bit 0 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch023toggle_PSR_ASCMode_FER0Ev">
<span id="_CPPv3NV7XMC47009usic0_ch023toggle_PSR_ASCMode_FER0Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch023toggle_PSR_ASCMode_FER0Ev"></span><span id="XMC4700::usic0_ch0::toggle_PSR_ASCMode_FER0V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a950c5b3bddaaf0ce543e740f1a982fe3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PSR_ASCMode_FER0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch023toggle_PSR_ASCMode_FER0Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PSR’s FER0 bit.</p>
<p>Format Error in Stop Bit 0 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch019get_PSR_ASCMode_RNSEv">
<span id="_CPPv3NV7XMC47009usic0_ch019get_PSR_ASCMode_RNSEv"></span><span id="_CPPv2NV7XMC47009usic0_ch019get_PSR_ASCMode_RNSEv"></span><span id="XMC4700::usic0_ch0::get_PSR_ASCMode_RNSV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a1084e9b701de4b1442fa9d9594334e10"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PSR_ASCMode_RNS</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch019get_PSR_ASCMode_RNSEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PSR’s RNS bit.</p>
<p>Receiver Noise Detected </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch019set_PSR_ASCMode_RNSEv">
<span id="_CPPv3NV7XMC47009usic0_ch019set_PSR_ASCMode_RNSEv"></span><span id="_CPPv2NV7XMC47009usic0_ch019set_PSR_ASCMode_RNSEv"></span><span id="XMC4700::usic0_ch0::set_PSR_ASCMode_RNSV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ad4cd1a2af29fbeeaf6e98b6127c25ab1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PSR_ASCMode_RNS</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch019set_PSR_ASCMode_RNSEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PSR’s RNS bit.</p>
<p>Receiver Noise Detected </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch021clear_PSR_ASCMode_RNSEv">
<span id="_CPPv3NV7XMC47009usic0_ch021clear_PSR_ASCMode_RNSEv"></span><span id="_CPPv2NV7XMC47009usic0_ch021clear_PSR_ASCMode_RNSEv"></span><span id="XMC4700::usic0_ch0::clear_PSR_ASCMode_RNSV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1aa53a041c6d7ac1f6840c485de6699481"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PSR_ASCMode_RNS</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch021clear_PSR_ASCMode_RNSEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PSR’s RNS bit.</p>
<p>Receiver Noise Detected </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch022toggle_PSR_ASCMode_RNSEv">
<span id="_CPPv3NV7XMC47009usic0_ch022toggle_PSR_ASCMode_RNSEv"></span><span id="_CPPv2NV7XMC47009usic0_ch022toggle_PSR_ASCMode_RNSEv"></span><span id="XMC4700::usic0_ch0::toggle_PSR_ASCMode_RNSV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a6af1863f16dbe19bfe1fefa3f3d32b67"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PSR_ASCMode_RNS</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch022toggle_PSR_ASCMode_RNSEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PSR’s RNS bit.</p>
<p>Receiver Noise Detected </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch019get_PSR_ASCMode_COLEv">
<span id="_CPPv3NV7XMC47009usic0_ch019get_PSR_ASCMode_COLEv"></span><span id="_CPPv2NV7XMC47009usic0_ch019get_PSR_ASCMode_COLEv"></span><span id="XMC4700::usic0_ch0::get_PSR_ASCMode_COLV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1aa6845bd57502bc7adefbb983ab83ba1e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PSR_ASCMode_COL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch019get_PSR_ASCMode_COLEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PSR’s COL bit.</p>
<p>Collision Detected </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch019set_PSR_ASCMode_COLEv">
<span id="_CPPv3NV7XMC47009usic0_ch019set_PSR_ASCMode_COLEv"></span><span id="_CPPv2NV7XMC47009usic0_ch019set_PSR_ASCMode_COLEv"></span><span id="XMC4700::usic0_ch0::set_PSR_ASCMode_COLV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a97da35ce4bf4841deaaa0372ce189e6a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PSR_ASCMode_COL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch019set_PSR_ASCMode_COLEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PSR’s COL bit.</p>
<p>Collision Detected </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch021clear_PSR_ASCMode_COLEv">
<span id="_CPPv3NV7XMC47009usic0_ch021clear_PSR_ASCMode_COLEv"></span><span id="_CPPv2NV7XMC47009usic0_ch021clear_PSR_ASCMode_COLEv"></span><span id="XMC4700::usic0_ch0::clear_PSR_ASCMode_COLV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1af5663a16e500daad8732067bd48367f7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PSR_ASCMode_COL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch021clear_PSR_ASCMode_COLEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PSR’s COL bit.</p>
<p>Collision Detected </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch022toggle_PSR_ASCMode_COLEv">
<span id="_CPPv3NV7XMC47009usic0_ch022toggle_PSR_ASCMode_COLEv"></span><span id="_CPPv2NV7XMC47009usic0_ch022toggle_PSR_ASCMode_COLEv"></span><span id="XMC4700::usic0_ch0::toggle_PSR_ASCMode_COLV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1aa950fdcfc5677bf0bf3fc445cea2cfc4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PSR_ASCMode_COL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch022toggle_PSR_ASCMode_COLEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PSR’s COL bit.</p>
<p>Collision Detected </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch019get_PSR_ASCMode_SBDEv">
<span id="_CPPv3NV7XMC47009usic0_ch019get_PSR_ASCMode_SBDEv"></span><span id="_CPPv2NV7XMC47009usic0_ch019get_PSR_ASCMode_SBDEv"></span><span id="XMC4700::usic0_ch0::get_PSR_ASCMode_SBDV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a28e87c51721951e00e3054c31f33a1c7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PSR_ASCMode_SBD</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch019get_PSR_ASCMode_SBDEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PSR’s SBD bit.</p>
<p>Synchronization Break Detected </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch019set_PSR_ASCMode_SBDEv">
<span id="_CPPv3NV7XMC47009usic0_ch019set_PSR_ASCMode_SBDEv"></span><span id="_CPPv2NV7XMC47009usic0_ch019set_PSR_ASCMode_SBDEv"></span><span id="XMC4700::usic0_ch0::set_PSR_ASCMode_SBDV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a5936b9aa70a13ffe319ff4e0001b0cec"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PSR_ASCMode_SBD</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch019set_PSR_ASCMode_SBDEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PSR’s SBD bit.</p>
<p>Synchronization Break Detected </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch021clear_PSR_ASCMode_SBDEv">
<span id="_CPPv3NV7XMC47009usic0_ch021clear_PSR_ASCMode_SBDEv"></span><span id="_CPPv2NV7XMC47009usic0_ch021clear_PSR_ASCMode_SBDEv"></span><span id="XMC4700::usic0_ch0::clear_PSR_ASCMode_SBDV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a714eb4163d0d8dcdd8c68dab3e6c179f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PSR_ASCMode_SBD</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch021clear_PSR_ASCMode_SBDEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PSR’s SBD bit.</p>
<p>Synchronization Break Detected </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch022toggle_PSR_ASCMode_SBDEv">
<span id="_CPPv3NV7XMC47009usic0_ch022toggle_PSR_ASCMode_SBDEv"></span><span id="_CPPv2NV7XMC47009usic0_ch022toggle_PSR_ASCMode_SBDEv"></span><span id="XMC4700::usic0_ch0::toggle_PSR_ASCMode_SBDV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a10ca712674fc011a957d06f87649137c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PSR_ASCMode_SBD</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch022toggle_PSR_ASCMode_SBDEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PSR’s SBD bit.</p>
<p>Synchronization Break Detected </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch022get_PSR_ASCMode_RXIDLEEv">
<span id="_CPPv3NV7XMC47009usic0_ch022get_PSR_ASCMode_RXIDLEEv"></span><span id="_CPPv2NV7XMC47009usic0_ch022get_PSR_ASCMode_RXIDLEEv"></span><span id="XMC4700::usic0_ch0::get_PSR_ASCMode_RXIDLEV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a513c1cd04e6e3eacfb456cfd045bb39d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PSR_ASCMode_RXIDLE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch022get_PSR_ASCMode_RXIDLEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PSR’s RXIDLE bit.</p>
<p>Reception Idle </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch022set_PSR_ASCMode_RXIDLEEv">
<span id="_CPPv3NV7XMC47009usic0_ch022set_PSR_ASCMode_RXIDLEEv"></span><span id="_CPPv2NV7XMC47009usic0_ch022set_PSR_ASCMode_RXIDLEEv"></span><span id="XMC4700::usic0_ch0::set_PSR_ASCMode_RXIDLEV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1af2cdc978bb029a0e2c575ac98e00701d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PSR_ASCMode_RXIDLE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch022set_PSR_ASCMode_RXIDLEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PSR’s RXIDLE bit.</p>
<p>Reception Idle </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch024clear_PSR_ASCMode_RXIDLEEv">
<span id="_CPPv3NV7XMC47009usic0_ch024clear_PSR_ASCMode_RXIDLEEv"></span><span id="_CPPv2NV7XMC47009usic0_ch024clear_PSR_ASCMode_RXIDLEEv"></span><span id="XMC4700::usic0_ch0::clear_PSR_ASCMode_RXIDLEV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1abc970831f8e5d74caf033bcc2a86d29b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PSR_ASCMode_RXIDLE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch024clear_PSR_ASCMode_RXIDLEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PSR’s RXIDLE bit.</p>
<p>Reception Idle </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch025toggle_PSR_ASCMode_RXIDLEEv">
<span id="_CPPv3NV7XMC47009usic0_ch025toggle_PSR_ASCMode_RXIDLEEv"></span><span id="_CPPv2NV7XMC47009usic0_ch025toggle_PSR_ASCMode_RXIDLEEv"></span><span id="XMC4700::usic0_ch0::toggle_PSR_ASCMode_RXIDLEV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1af8d1f2d776f6a1ec1c5898fda49ef6be"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PSR_ASCMode_RXIDLE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch025toggle_PSR_ASCMode_RXIDLEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PSR’s RXIDLE bit.</p>
<p>Reception Idle </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch022get_PSR_ASCMode_TXIDLEEv">
<span id="_CPPv3NV7XMC47009usic0_ch022get_PSR_ASCMode_TXIDLEEv"></span><span id="_CPPv2NV7XMC47009usic0_ch022get_PSR_ASCMode_TXIDLEEv"></span><span id="XMC4700::usic0_ch0::get_PSR_ASCMode_TXIDLEV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a5c4c80222abf6556e1a417887acaa235"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PSR_ASCMode_TXIDLE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch022get_PSR_ASCMode_TXIDLEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PSR’s TXIDLE bit.</p>
<p>Transmission Idle </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch022set_PSR_ASCMode_TXIDLEEv">
<span id="_CPPv3NV7XMC47009usic0_ch022set_PSR_ASCMode_TXIDLEEv"></span><span id="_CPPv2NV7XMC47009usic0_ch022set_PSR_ASCMode_TXIDLEEv"></span><span id="XMC4700::usic0_ch0::set_PSR_ASCMode_TXIDLEV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a8ef557919bf7ad37b6547df36a1a66e5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PSR_ASCMode_TXIDLE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch022set_PSR_ASCMode_TXIDLEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PSR’s TXIDLE bit.</p>
<p>Transmission Idle </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch024clear_PSR_ASCMode_TXIDLEEv">
<span id="_CPPv3NV7XMC47009usic0_ch024clear_PSR_ASCMode_TXIDLEEv"></span><span id="_CPPv2NV7XMC47009usic0_ch024clear_PSR_ASCMode_TXIDLEEv"></span><span id="XMC4700::usic0_ch0::clear_PSR_ASCMode_TXIDLEV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a94c9fddd113968e4dc80ac24750a3d0a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PSR_ASCMode_TXIDLE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch024clear_PSR_ASCMode_TXIDLEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PSR’s TXIDLE bit.</p>
<p>Transmission Idle </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch025toggle_PSR_ASCMode_TXIDLEEv">
<span id="_CPPv3NV7XMC47009usic0_ch025toggle_PSR_ASCMode_TXIDLEEv"></span><span id="_CPPv2NV7XMC47009usic0_ch025toggle_PSR_ASCMode_TXIDLEEv"></span><span id="XMC4700::usic0_ch0::toggle_PSR_ASCMode_TXIDLEV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a2a575cd285c5616a5920db49e44b002b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PSR_ASCMode_TXIDLE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch025toggle_PSR_ASCMode_TXIDLEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PSR’s TXIDLE bit.</p>
<p>Transmission Idle </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015get_PSR_ASCModeERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb">
<span id="_CPPv3NV7XMC47009usic0_ch015get_PSR_ASCModeERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb"></span><span id="_CPPv2NV7XMC47009usic0_ch015get_PSR_ASCModeERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb"></span><span id="XMC4700::usic0_ch0::get_PSR_ASCMode__bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bRV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a93c45a3b86e7b797a1d04351560d4605"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PSR_ASCMode</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">BRGIF</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">AIF</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">RIF</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">TBIF</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">TSIF</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">DLIF</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">RSIF</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">BUSY</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">TFF</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">RFF</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">FER1</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">FER0</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">RNS</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">COL</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">SBD</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">RXIDLE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">TXIDLE</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015get_PSR_ASCModeERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get all of PSR_ASCMode’s bit fields.</p>
<p>(read-write) Protocol Status Register </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015set_PSR_ASCModeEbbbbbbbbbbbbbbbb">
<span id="_CPPv3NV7XMC47009usic0_ch015set_PSR_ASCModeEbbbbbbbbbbbbbbbb"></span><span id="_CPPv2NV7XMC47009usic0_ch015set_PSR_ASCModeEbbbbbbbbbbbbbbbb"></span><span id="XMC4700::usic0_ch0::set_PSR_ASCMode__b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.bV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a3ab74cef02101a056782edc6cb9a40a7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PSR_ASCMode</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">BRGIF</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">AIF</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">RIF</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">TBIF</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">TSIF</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">DLIF</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">RSIF</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">TFF</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">RFF</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">FER1</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">FER0</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">RNS</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">COL</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">SBD</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">RXIDLE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">TXIDLE</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015set_PSR_ASCModeEbbbbbbbbbbbbbbbb" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set all of PSR_ASCMode’s bit fields.</p>
<p>(read-write) Protocol Status Register </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch021get_PSR_SSCMode_BRGIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch021get_PSR_SSCMode_BRGIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch021get_PSR_SSCMode_BRGIFEv"></span><span id="XMC4700::usic0_ch0::get_PSR_SSCMode_BRGIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a936628a4b881b246279515ee23db6f64"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PSR_SSCMode_BRGIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch021get_PSR_SSCMode_BRGIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PSR’s BRGIF bit.</p>
<p>Baud Rate Generator Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch021set_PSR_SSCMode_BRGIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch021set_PSR_SSCMode_BRGIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch021set_PSR_SSCMode_BRGIFEv"></span><span id="XMC4700::usic0_ch0::set_PSR_SSCMode_BRGIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a585c382c747afb832448a6d975eb538d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PSR_SSCMode_BRGIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch021set_PSR_SSCMode_BRGIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PSR’s BRGIF bit.</p>
<p>Baud Rate Generator Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch023clear_PSR_SSCMode_BRGIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch023clear_PSR_SSCMode_BRGIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch023clear_PSR_SSCMode_BRGIFEv"></span><span id="XMC4700::usic0_ch0::clear_PSR_SSCMode_BRGIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a5409078676829b7409a924d8ba37edc1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PSR_SSCMode_BRGIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch023clear_PSR_SSCMode_BRGIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PSR’s BRGIF bit.</p>
<p>Baud Rate Generator Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch024toggle_PSR_SSCMode_BRGIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch024toggle_PSR_SSCMode_BRGIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch024toggle_PSR_SSCMode_BRGIFEv"></span><span id="XMC4700::usic0_ch0::toggle_PSR_SSCMode_BRGIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a56c2a36eaf2e888e0dfb4a9c8d7029a6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PSR_SSCMode_BRGIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch024toggle_PSR_SSCMode_BRGIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PSR’s BRGIF bit.</p>
<p>Baud Rate Generator Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch019get_PSR_SSCMode_AIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch019get_PSR_SSCMode_AIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch019get_PSR_SSCMode_AIFEv"></span><span id="XMC4700::usic0_ch0::get_PSR_SSCMode_AIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a91fcd29071570e30f62055af9033e3e6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PSR_SSCMode_AIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch019get_PSR_SSCMode_AIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PSR’s AIF bit.</p>
<p>Alternative Receive Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch019set_PSR_SSCMode_AIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch019set_PSR_SSCMode_AIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch019set_PSR_SSCMode_AIFEv"></span><span id="XMC4700::usic0_ch0::set_PSR_SSCMode_AIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a8d7b98df51ffa0730873bb3a2fdfb3b3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PSR_SSCMode_AIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch019set_PSR_SSCMode_AIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PSR’s AIF bit.</p>
<p>Alternative Receive Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch021clear_PSR_SSCMode_AIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch021clear_PSR_SSCMode_AIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch021clear_PSR_SSCMode_AIFEv"></span><span id="XMC4700::usic0_ch0::clear_PSR_SSCMode_AIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ae80960fde96995b3d978fb6c6c9b739b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PSR_SSCMode_AIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch021clear_PSR_SSCMode_AIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PSR’s AIF bit.</p>
<p>Alternative Receive Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch022toggle_PSR_SSCMode_AIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch022toggle_PSR_SSCMode_AIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch022toggle_PSR_SSCMode_AIFEv"></span><span id="XMC4700::usic0_ch0::toggle_PSR_SSCMode_AIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1afc198461ec25a49c40ff8b9b3662ac61"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PSR_SSCMode_AIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch022toggle_PSR_SSCMode_AIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PSR’s AIF bit.</p>
<p>Alternative Receive Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch019get_PSR_SSCMode_RIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch019get_PSR_SSCMode_RIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch019get_PSR_SSCMode_RIFEv"></span><span id="XMC4700::usic0_ch0::get_PSR_SSCMode_RIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ad59353653498defd39ba6c2ceee21588"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PSR_SSCMode_RIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch019get_PSR_SSCMode_RIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PSR’s RIF bit.</p>
<p>Receive Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch019set_PSR_SSCMode_RIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch019set_PSR_SSCMode_RIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch019set_PSR_SSCMode_RIFEv"></span><span id="XMC4700::usic0_ch0::set_PSR_SSCMode_RIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a7317b04a2b201d8a1156c9ba99f4e0d3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PSR_SSCMode_RIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch019set_PSR_SSCMode_RIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PSR’s RIF bit.</p>
<p>Receive Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch021clear_PSR_SSCMode_RIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch021clear_PSR_SSCMode_RIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch021clear_PSR_SSCMode_RIFEv"></span><span id="XMC4700::usic0_ch0::clear_PSR_SSCMode_RIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a042607afa507a8bfad5623908c431e71"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PSR_SSCMode_RIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch021clear_PSR_SSCMode_RIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PSR’s RIF bit.</p>
<p>Receive Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch022toggle_PSR_SSCMode_RIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch022toggle_PSR_SSCMode_RIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch022toggle_PSR_SSCMode_RIFEv"></span><span id="XMC4700::usic0_ch0::toggle_PSR_SSCMode_RIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1afcd3da6e53967f48a41f8cef74be8f15"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PSR_SSCMode_RIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch022toggle_PSR_SSCMode_RIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PSR’s RIF bit.</p>
<p>Receive Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch020get_PSR_SSCMode_TBIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch020get_PSR_SSCMode_TBIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch020get_PSR_SSCMode_TBIFEv"></span><span id="XMC4700::usic0_ch0::get_PSR_SSCMode_TBIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1afe7d465fa1993f6a322cd4975e4091e2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PSR_SSCMode_TBIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch020get_PSR_SSCMode_TBIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PSR’s TBIF bit.</p>
<p>Transmit Buffer Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch020set_PSR_SSCMode_TBIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch020set_PSR_SSCMode_TBIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch020set_PSR_SSCMode_TBIFEv"></span><span id="XMC4700::usic0_ch0::set_PSR_SSCMode_TBIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a7137cb007eb3466ff8253f1dd47579e8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PSR_SSCMode_TBIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch020set_PSR_SSCMode_TBIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PSR’s TBIF bit.</p>
<p>Transmit Buffer Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch022clear_PSR_SSCMode_TBIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch022clear_PSR_SSCMode_TBIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch022clear_PSR_SSCMode_TBIFEv"></span><span id="XMC4700::usic0_ch0::clear_PSR_SSCMode_TBIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a609f3cb2876c2ec19b7a3fe8533840eb"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PSR_SSCMode_TBIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch022clear_PSR_SSCMode_TBIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PSR’s TBIF bit.</p>
<p>Transmit Buffer Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch023toggle_PSR_SSCMode_TBIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch023toggle_PSR_SSCMode_TBIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch023toggle_PSR_SSCMode_TBIFEv"></span><span id="XMC4700::usic0_ch0::toggle_PSR_SSCMode_TBIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ae70e46c78f508424d3dee4f743bf882d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PSR_SSCMode_TBIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch023toggle_PSR_SSCMode_TBIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PSR’s TBIF bit.</p>
<p>Transmit Buffer Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch020get_PSR_SSCMode_TSIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch020get_PSR_SSCMode_TSIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch020get_PSR_SSCMode_TSIFEv"></span><span id="XMC4700::usic0_ch0::get_PSR_SSCMode_TSIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a4eabf31c877d1597ddd003cf9499b49d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PSR_SSCMode_TSIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch020get_PSR_SSCMode_TSIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PSR’s TSIF bit.</p>
<p>Transmit Shift Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch020set_PSR_SSCMode_TSIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch020set_PSR_SSCMode_TSIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch020set_PSR_SSCMode_TSIFEv"></span><span id="XMC4700::usic0_ch0::set_PSR_SSCMode_TSIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a2ae8be37561ebe3afd8274456b82a99c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PSR_SSCMode_TSIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch020set_PSR_SSCMode_TSIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PSR’s TSIF bit.</p>
<p>Transmit Shift Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch022clear_PSR_SSCMode_TSIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch022clear_PSR_SSCMode_TSIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch022clear_PSR_SSCMode_TSIFEv"></span><span id="XMC4700::usic0_ch0::clear_PSR_SSCMode_TSIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ab871f6567988e2772d2f42abdacd62da"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PSR_SSCMode_TSIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch022clear_PSR_SSCMode_TSIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PSR’s TSIF bit.</p>
<p>Transmit Shift Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch023toggle_PSR_SSCMode_TSIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch023toggle_PSR_SSCMode_TSIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch023toggle_PSR_SSCMode_TSIFEv"></span><span id="XMC4700::usic0_ch0::toggle_PSR_SSCMode_TSIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a574750c6a8f590c60647589240045622"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PSR_SSCMode_TSIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch023toggle_PSR_SSCMode_TSIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PSR’s TSIF bit.</p>
<p>Transmit Shift Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch020get_PSR_SSCMode_DLIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch020get_PSR_SSCMode_DLIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch020get_PSR_SSCMode_DLIFEv"></span><span id="XMC4700::usic0_ch0::get_PSR_SSCMode_DLIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a33eb6fe97355afce97eae03bf23c348c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PSR_SSCMode_DLIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch020get_PSR_SSCMode_DLIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PSR’s DLIF bit.</p>
<p>Data Lost Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch020set_PSR_SSCMode_DLIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch020set_PSR_SSCMode_DLIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch020set_PSR_SSCMode_DLIFEv"></span><span id="XMC4700::usic0_ch0::set_PSR_SSCMode_DLIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a2743a40d0ec9385b6c16ccb0ec049bf0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PSR_SSCMode_DLIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch020set_PSR_SSCMode_DLIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PSR’s DLIF bit.</p>
<p>Data Lost Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch022clear_PSR_SSCMode_DLIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch022clear_PSR_SSCMode_DLIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch022clear_PSR_SSCMode_DLIFEv"></span><span id="XMC4700::usic0_ch0::clear_PSR_SSCMode_DLIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ad02d661adb22be3dd6239a05ea3e5c66"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PSR_SSCMode_DLIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch022clear_PSR_SSCMode_DLIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PSR’s DLIF bit.</p>
<p>Data Lost Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch023toggle_PSR_SSCMode_DLIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch023toggle_PSR_SSCMode_DLIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch023toggle_PSR_SSCMode_DLIFEv"></span><span id="XMC4700::usic0_ch0::toggle_PSR_SSCMode_DLIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a57ec2d4d9325c25f78fa737436f4b9a3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PSR_SSCMode_DLIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch023toggle_PSR_SSCMode_DLIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PSR’s DLIF bit.</p>
<p>Data Lost Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch020get_PSR_SSCMode_RSIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch020get_PSR_SSCMode_RSIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch020get_PSR_SSCMode_RSIFEv"></span><span id="XMC4700::usic0_ch0::get_PSR_SSCMode_RSIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a58eb7cd27c1a513d3e1e7ccc972bcd62"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PSR_SSCMode_RSIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch020get_PSR_SSCMode_RSIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PSR’s RSIF bit.</p>
<p>Receiver Start Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch020set_PSR_SSCMode_RSIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch020set_PSR_SSCMode_RSIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch020set_PSR_SSCMode_RSIFEv"></span><span id="XMC4700::usic0_ch0::set_PSR_SSCMode_RSIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a933536a5125ae24456808ab501f3de42"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PSR_SSCMode_RSIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch020set_PSR_SSCMode_RSIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PSR’s RSIF bit.</p>
<p>Receiver Start Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch022clear_PSR_SSCMode_RSIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch022clear_PSR_SSCMode_RSIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch022clear_PSR_SSCMode_RSIFEv"></span><span id="XMC4700::usic0_ch0::clear_PSR_SSCMode_RSIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a00c15fe765b95bb4a84187d02c0081b3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PSR_SSCMode_RSIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch022clear_PSR_SSCMode_RSIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PSR’s RSIF bit.</p>
<p>Receiver Start Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch023toggle_PSR_SSCMode_RSIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch023toggle_PSR_SSCMode_RSIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch023toggle_PSR_SSCMode_RSIFEv"></span><span id="XMC4700::usic0_ch0::toggle_PSR_SSCMode_RSIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1adad5d545c155f9230ac023d16b51b342"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PSR_SSCMode_RSIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch023toggle_PSR_SSCMode_RSIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PSR’s RSIF bit.</p>
<p>Receiver Start Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch022get_PSR_SSCMode_PARERREv">
<span id="_CPPv3NV7XMC47009usic0_ch022get_PSR_SSCMode_PARERREv"></span><span id="_CPPv2NV7XMC47009usic0_ch022get_PSR_SSCMode_PARERREv"></span><span id="XMC4700::usic0_ch0::get_PSR_SSCMode_PARERRV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a4a736161ef52d6f1c030de6422cf3ca4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PSR_SSCMode_PARERR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch022get_PSR_SSCMode_PARERREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PSR’s PARERR bit.</p>
<p>Parity Error Event Detected </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch022set_PSR_SSCMode_PARERREv">
<span id="_CPPv3NV7XMC47009usic0_ch022set_PSR_SSCMode_PARERREv"></span><span id="_CPPv2NV7XMC47009usic0_ch022set_PSR_SSCMode_PARERREv"></span><span id="XMC4700::usic0_ch0::set_PSR_SSCMode_PARERRV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a7c253630fcfc7e337e94e8d0721d80a3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PSR_SSCMode_PARERR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch022set_PSR_SSCMode_PARERREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PSR’s PARERR bit.</p>
<p>Parity Error Event Detected </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch024clear_PSR_SSCMode_PARERREv">
<span id="_CPPv3NV7XMC47009usic0_ch024clear_PSR_SSCMode_PARERREv"></span><span id="_CPPv2NV7XMC47009usic0_ch024clear_PSR_SSCMode_PARERREv"></span><span id="XMC4700::usic0_ch0::clear_PSR_SSCMode_PARERRV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1afefab81f8c33ac5d713ceb0ecf127414"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PSR_SSCMode_PARERR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch024clear_PSR_SSCMode_PARERREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PSR’s PARERR bit.</p>
<p>Parity Error Event Detected </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch025toggle_PSR_SSCMode_PARERREv">
<span id="_CPPv3NV7XMC47009usic0_ch025toggle_PSR_SSCMode_PARERREv"></span><span id="_CPPv2NV7XMC47009usic0_ch025toggle_PSR_SSCMode_PARERREv"></span><span id="XMC4700::usic0_ch0::toggle_PSR_SSCMode_PARERRV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1af83e708c7766f943d5994163a5087f2a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PSR_SSCMode_PARERR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch025toggle_PSR_SSCMode_PARERREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PSR’s PARERR bit.</p>
<p>Parity Error Event Detected </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch022get_PSR_SSCMode_DX2TEVEv">
<span id="_CPPv3NV7XMC47009usic0_ch022get_PSR_SSCMode_DX2TEVEv"></span><span id="_CPPv2NV7XMC47009usic0_ch022get_PSR_SSCMode_DX2TEVEv"></span><span id="XMC4700::usic0_ch0::get_PSR_SSCMode_DX2TEVV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1aa391f34bd277ace0243c89bbf7ef10a6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PSR_SSCMode_DX2TEV</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch022get_PSR_SSCMode_DX2TEVEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PSR’s DX2TEV bit.</p>
<p>DX2T Event Detected </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch022set_PSR_SSCMode_DX2TEVEv">
<span id="_CPPv3NV7XMC47009usic0_ch022set_PSR_SSCMode_DX2TEVEv"></span><span id="_CPPv2NV7XMC47009usic0_ch022set_PSR_SSCMode_DX2TEVEv"></span><span id="XMC4700::usic0_ch0::set_PSR_SSCMode_DX2TEVV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1af8248651e583184e541dd7399e1a5216"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PSR_SSCMode_DX2TEV</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch022set_PSR_SSCMode_DX2TEVEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PSR’s DX2TEV bit.</p>
<p>DX2T Event Detected </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch024clear_PSR_SSCMode_DX2TEVEv">
<span id="_CPPv3NV7XMC47009usic0_ch024clear_PSR_SSCMode_DX2TEVEv"></span><span id="_CPPv2NV7XMC47009usic0_ch024clear_PSR_SSCMode_DX2TEVEv"></span><span id="XMC4700::usic0_ch0::clear_PSR_SSCMode_DX2TEVV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a9afbe3e1e3ad650607998e413a897288"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PSR_SSCMode_DX2TEV</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch024clear_PSR_SSCMode_DX2TEVEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PSR’s DX2TEV bit.</p>
<p>DX2T Event Detected </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch025toggle_PSR_SSCMode_DX2TEVEv">
<span id="_CPPv3NV7XMC47009usic0_ch025toggle_PSR_SSCMode_DX2TEVEv"></span><span id="_CPPv2NV7XMC47009usic0_ch025toggle_PSR_SSCMode_DX2TEVEv"></span><span id="XMC4700::usic0_ch0::toggle_PSR_SSCMode_DX2TEVV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ab966f39a066fa2b88b5641884f061033"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PSR_SSCMode_DX2TEV</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch025toggle_PSR_SSCMode_DX2TEVEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PSR’s DX2TEV bit.</p>
<p>DX2T Event Detected </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch022get_PSR_SSCMode_MSLSEVEv">
<span id="_CPPv3NV7XMC47009usic0_ch022get_PSR_SSCMode_MSLSEVEv"></span><span id="_CPPv2NV7XMC47009usic0_ch022get_PSR_SSCMode_MSLSEVEv"></span><span id="XMC4700::usic0_ch0::get_PSR_SSCMode_MSLSEVV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a310c993b688feae777317bf538fe62bb"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PSR_SSCMode_MSLSEV</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch022get_PSR_SSCMode_MSLSEVEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PSR’s MSLSEV bit.</p>
<p>MSLS Event Detected </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch022set_PSR_SSCMode_MSLSEVEv">
<span id="_CPPv3NV7XMC47009usic0_ch022set_PSR_SSCMode_MSLSEVEv"></span><span id="_CPPv2NV7XMC47009usic0_ch022set_PSR_SSCMode_MSLSEVEv"></span><span id="XMC4700::usic0_ch0::set_PSR_SSCMode_MSLSEVV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a3e97ea966c676f5d1c87c1de16452e74"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PSR_SSCMode_MSLSEV</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch022set_PSR_SSCMode_MSLSEVEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PSR’s MSLSEV bit.</p>
<p>MSLS Event Detected </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch024clear_PSR_SSCMode_MSLSEVEv">
<span id="_CPPv3NV7XMC47009usic0_ch024clear_PSR_SSCMode_MSLSEVEv"></span><span id="_CPPv2NV7XMC47009usic0_ch024clear_PSR_SSCMode_MSLSEVEv"></span><span id="XMC4700::usic0_ch0::clear_PSR_SSCMode_MSLSEVV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a55f740664d9a932752bbe25c463f15b5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PSR_SSCMode_MSLSEV</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch024clear_PSR_SSCMode_MSLSEVEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PSR’s MSLSEV bit.</p>
<p>MSLS Event Detected </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch025toggle_PSR_SSCMode_MSLSEVEv">
<span id="_CPPv3NV7XMC47009usic0_ch025toggle_PSR_SSCMode_MSLSEVEv"></span><span id="_CPPv2NV7XMC47009usic0_ch025toggle_PSR_SSCMode_MSLSEVEv"></span><span id="XMC4700::usic0_ch0::toggle_PSR_SSCMode_MSLSEVV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ae446687e8249e99cdb2e9a26f4d44de5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PSR_SSCMode_MSLSEV</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch025toggle_PSR_SSCMode_MSLSEVEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PSR’s MSLSEV bit.</p>
<p>MSLS Event Detected </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch020get_PSR_SSCMode_DX2SEv">
<span id="_CPPv3NV7XMC47009usic0_ch020get_PSR_SSCMode_DX2SEv"></span><span id="_CPPv2NV7XMC47009usic0_ch020get_PSR_SSCMode_DX2SEv"></span><span id="XMC4700::usic0_ch0::get_PSR_SSCMode_DX2SV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a87bafee7e35590d91ce8d7ce5efcf8e1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PSR_SSCMode_DX2S</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch020get_PSR_SSCMode_DX2SEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PSR’s DX2S bit.</p>
<p>DX2S Status </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch020set_PSR_SSCMode_DX2SEv">
<span id="_CPPv3NV7XMC47009usic0_ch020set_PSR_SSCMode_DX2SEv"></span><span id="_CPPv2NV7XMC47009usic0_ch020set_PSR_SSCMode_DX2SEv"></span><span id="XMC4700::usic0_ch0::set_PSR_SSCMode_DX2SV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1aa25a039f418c07f43d60062d4eb2491a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PSR_SSCMode_DX2S</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch020set_PSR_SSCMode_DX2SEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PSR’s DX2S bit.</p>
<p>DX2S Status </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch022clear_PSR_SSCMode_DX2SEv">
<span id="_CPPv3NV7XMC47009usic0_ch022clear_PSR_SSCMode_DX2SEv"></span><span id="_CPPv2NV7XMC47009usic0_ch022clear_PSR_SSCMode_DX2SEv"></span><span id="XMC4700::usic0_ch0::clear_PSR_SSCMode_DX2SV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a376390807434c3330cc1587bab7c3860"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PSR_SSCMode_DX2S</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch022clear_PSR_SSCMode_DX2SEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PSR’s DX2S bit.</p>
<p>DX2S Status </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch023toggle_PSR_SSCMode_DX2SEv">
<span id="_CPPv3NV7XMC47009usic0_ch023toggle_PSR_SSCMode_DX2SEv"></span><span id="_CPPv2NV7XMC47009usic0_ch023toggle_PSR_SSCMode_DX2SEv"></span><span id="XMC4700::usic0_ch0::toggle_PSR_SSCMode_DX2SV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ae134bee6bdfe020f1be4a821e595294f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PSR_SSCMode_DX2S</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch023toggle_PSR_SSCMode_DX2SEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PSR’s DX2S bit.</p>
<p>DX2S Status </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch020get_PSR_SSCMode_MSLSEv">
<span id="_CPPv3NV7XMC47009usic0_ch020get_PSR_SSCMode_MSLSEv"></span><span id="_CPPv2NV7XMC47009usic0_ch020get_PSR_SSCMode_MSLSEv"></span><span id="XMC4700::usic0_ch0::get_PSR_SSCMode_MSLSV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a037995bcb78b60ab6d47f31aad470a06"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PSR_SSCMode_MSLS</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch020get_PSR_SSCMode_MSLSEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PSR’s MSLS bit.</p>
<p>MSLS Status </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch020set_PSR_SSCMode_MSLSEv">
<span id="_CPPv3NV7XMC47009usic0_ch020set_PSR_SSCMode_MSLSEv"></span><span id="_CPPv2NV7XMC47009usic0_ch020set_PSR_SSCMode_MSLSEv"></span><span id="XMC4700::usic0_ch0::set_PSR_SSCMode_MSLSV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a710ea72395f5fea79f61f9798d1b565a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PSR_SSCMode_MSLS</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch020set_PSR_SSCMode_MSLSEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PSR’s MSLS bit.</p>
<p>MSLS Status </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch022clear_PSR_SSCMode_MSLSEv">
<span id="_CPPv3NV7XMC47009usic0_ch022clear_PSR_SSCMode_MSLSEv"></span><span id="_CPPv2NV7XMC47009usic0_ch022clear_PSR_SSCMode_MSLSEv"></span><span id="XMC4700::usic0_ch0::clear_PSR_SSCMode_MSLSV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a8abbfa853dda4190d091c070131806ea"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PSR_SSCMode_MSLS</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch022clear_PSR_SSCMode_MSLSEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PSR’s MSLS bit.</p>
<p>MSLS Status </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch023toggle_PSR_SSCMode_MSLSEv">
<span id="_CPPv3NV7XMC47009usic0_ch023toggle_PSR_SSCMode_MSLSEv"></span><span id="_CPPv2NV7XMC47009usic0_ch023toggle_PSR_SSCMode_MSLSEv"></span><span id="XMC4700::usic0_ch0::toggle_PSR_SSCMode_MSLSV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a5c975830927b9e4e114310f9ffe4b799"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PSR_SSCMode_MSLS</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch023toggle_PSR_SSCMode_MSLSEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PSR’s MSLS bit.</p>
<p>MSLS Status </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015get_PSR_SSCModeERbRbRbRbRbRbRbRbRbRbRbRb">
<span id="_CPPv3NV7XMC47009usic0_ch015get_PSR_SSCModeERbRbRbRbRbRbRbRbRbRbRbRb"></span><span id="_CPPv2NV7XMC47009usic0_ch015get_PSR_SSCModeERbRbRbRbRbRbRbRbRbRbRbRb"></span><span id="XMC4700::usic0_ch0::get_PSR_SSCMode__bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bRV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a8997391fc7a39c3a694b6a7cdeb4a6d0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PSR_SSCMode</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">BRGIF</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">AIF</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">RIF</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">TBIF</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">TSIF</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">DLIF</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">RSIF</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PARERR</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">DX2TEV</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">MSLSEV</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">DX2S</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">MSLS</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015get_PSR_SSCModeERbRbRbRbRbRbRbRbRbRbRbRb" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get all of PSR_SSCMode’s bit fields.</p>
<p>(read-write) Protocol Status Register </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015set_PSR_SSCModeEbbbbbbbbbbbb">
<span id="_CPPv3NV7XMC47009usic0_ch015set_PSR_SSCModeEbbbbbbbbbbbb"></span><span id="_CPPv2NV7XMC47009usic0_ch015set_PSR_SSCModeEbbbbbbbbbbbb"></span><span id="XMC4700::usic0_ch0::set_PSR_SSCMode__b.b.b.b.b.b.b.b.b.b.b.bV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ae6988b7df68d5e5b5016fa98c823bade"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PSR_SSCMode</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">BRGIF</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">AIF</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">RIF</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">TBIF</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">TSIF</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">DLIF</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">RSIF</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PARERR</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">DX2TEV</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">MSLSEV</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">DX2S</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">MSLS</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015set_PSR_SSCModeEbbbbbbbbbbbb" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set all of PSR_SSCMode’s bit fields.</p>
<p>(read-write) Protocol Status Register </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch021get_PSR_IICMode_BRGIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch021get_PSR_IICMode_BRGIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch021get_PSR_IICMode_BRGIFEv"></span><span id="XMC4700::usic0_ch0::get_PSR_IICMode_BRGIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1acf8362926fd4faa83c60183ba6378f23"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PSR_IICMode_BRGIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch021get_PSR_IICMode_BRGIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PSR’s BRGIF bit.</p>
<p>Baud Rate Generator Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch021set_PSR_IICMode_BRGIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch021set_PSR_IICMode_BRGIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch021set_PSR_IICMode_BRGIFEv"></span><span id="XMC4700::usic0_ch0::set_PSR_IICMode_BRGIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a7ac006015840c8126d65efdb77b4262d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PSR_IICMode_BRGIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch021set_PSR_IICMode_BRGIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PSR’s BRGIF bit.</p>
<p>Baud Rate Generator Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch023clear_PSR_IICMode_BRGIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch023clear_PSR_IICMode_BRGIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch023clear_PSR_IICMode_BRGIFEv"></span><span id="XMC4700::usic0_ch0::clear_PSR_IICMode_BRGIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a4ac79454bc8c5698e9a9c65d3523cb1b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PSR_IICMode_BRGIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch023clear_PSR_IICMode_BRGIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PSR’s BRGIF bit.</p>
<p>Baud Rate Generator Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch024toggle_PSR_IICMode_BRGIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch024toggle_PSR_IICMode_BRGIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch024toggle_PSR_IICMode_BRGIFEv"></span><span id="XMC4700::usic0_ch0::toggle_PSR_IICMode_BRGIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a7da166e1e4c17b43b30f820dcb88f671"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PSR_IICMode_BRGIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch024toggle_PSR_IICMode_BRGIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PSR’s BRGIF bit.</p>
<p>Baud Rate Generator Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch019get_PSR_IICMode_AIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch019get_PSR_IICMode_AIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch019get_PSR_IICMode_AIFEv"></span><span id="XMC4700::usic0_ch0::get_PSR_IICMode_AIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1afc077bedde5e318dee791c8ee36c57ad"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PSR_IICMode_AIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch019get_PSR_IICMode_AIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PSR’s AIF bit.</p>
<p>Alternative Receive Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch019set_PSR_IICMode_AIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch019set_PSR_IICMode_AIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch019set_PSR_IICMode_AIFEv"></span><span id="XMC4700::usic0_ch0::set_PSR_IICMode_AIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a7b5843b41bea8d935012ca5827e33f1d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PSR_IICMode_AIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch019set_PSR_IICMode_AIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PSR’s AIF bit.</p>
<p>Alternative Receive Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch021clear_PSR_IICMode_AIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch021clear_PSR_IICMode_AIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch021clear_PSR_IICMode_AIFEv"></span><span id="XMC4700::usic0_ch0::clear_PSR_IICMode_AIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a3ce9120c5da69fcba84e7a0e762b247e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PSR_IICMode_AIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch021clear_PSR_IICMode_AIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PSR’s AIF bit.</p>
<p>Alternative Receive Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch022toggle_PSR_IICMode_AIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch022toggle_PSR_IICMode_AIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch022toggle_PSR_IICMode_AIFEv"></span><span id="XMC4700::usic0_ch0::toggle_PSR_IICMode_AIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a97891165df97d6d7b8e138bac3fc4dcd"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PSR_IICMode_AIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch022toggle_PSR_IICMode_AIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PSR’s AIF bit.</p>
<p>Alternative Receive Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch019get_PSR_IICMode_RIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch019get_PSR_IICMode_RIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch019get_PSR_IICMode_RIFEv"></span><span id="XMC4700::usic0_ch0::get_PSR_IICMode_RIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a653a03a576c88f11cbda0d088759b38f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PSR_IICMode_RIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch019get_PSR_IICMode_RIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PSR’s RIF bit.</p>
<p>Receive Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch019set_PSR_IICMode_RIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch019set_PSR_IICMode_RIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch019set_PSR_IICMode_RIFEv"></span><span id="XMC4700::usic0_ch0::set_PSR_IICMode_RIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ad62155d9f9cb659705d16aa86dc1ac24"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PSR_IICMode_RIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch019set_PSR_IICMode_RIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PSR’s RIF bit.</p>
<p>Receive Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch021clear_PSR_IICMode_RIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch021clear_PSR_IICMode_RIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch021clear_PSR_IICMode_RIFEv"></span><span id="XMC4700::usic0_ch0::clear_PSR_IICMode_RIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a26ff0e45167bfd731452e1eb92864621"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PSR_IICMode_RIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch021clear_PSR_IICMode_RIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PSR’s RIF bit.</p>
<p>Receive Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch022toggle_PSR_IICMode_RIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch022toggle_PSR_IICMode_RIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch022toggle_PSR_IICMode_RIFEv"></span><span id="XMC4700::usic0_ch0::toggle_PSR_IICMode_RIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a95394449f75167e531fc13d8aa45355d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PSR_IICMode_RIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch022toggle_PSR_IICMode_RIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PSR’s RIF bit.</p>
<p>Receive Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch020get_PSR_IICMode_TBIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch020get_PSR_IICMode_TBIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch020get_PSR_IICMode_TBIFEv"></span><span id="XMC4700::usic0_ch0::get_PSR_IICMode_TBIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a47cabfc04fe3d73b386d58803973e807"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PSR_IICMode_TBIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch020get_PSR_IICMode_TBIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PSR’s TBIF bit.</p>
<p>Transmit Buffer Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch020set_PSR_IICMode_TBIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch020set_PSR_IICMode_TBIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch020set_PSR_IICMode_TBIFEv"></span><span id="XMC4700::usic0_ch0::set_PSR_IICMode_TBIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a07611e7d9faee7fbafe5b8af55311ffd"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PSR_IICMode_TBIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch020set_PSR_IICMode_TBIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PSR’s TBIF bit.</p>
<p>Transmit Buffer Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch022clear_PSR_IICMode_TBIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch022clear_PSR_IICMode_TBIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch022clear_PSR_IICMode_TBIFEv"></span><span id="XMC4700::usic0_ch0::clear_PSR_IICMode_TBIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ac4fe3caeba0e938b22819b4c22cfc6e8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PSR_IICMode_TBIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch022clear_PSR_IICMode_TBIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PSR’s TBIF bit.</p>
<p>Transmit Buffer Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch023toggle_PSR_IICMode_TBIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch023toggle_PSR_IICMode_TBIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch023toggle_PSR_IICMode_TBIFEv"></span><span id="XMC4700::usic0_ch0::toggle_PSR_IICMode_TBIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a31438f367f3bf1b89d9e109a3f396da1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PSR_IICMode_TBIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch023toggle_PSR_IICMode_TBIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PSR’s TBIF bit.</p>
<p>Transmit Buffer Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch020get_PSR_IICMode_TSIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch020get_PSR_IICMode_TSIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch020get_PSR_IICMode_TSIFEv"></span><span id="XMC4700::usic0_ch0::get_PSR_IICMode_TSIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a86ff47760d9b77cf145ff3d53bab12fb"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PSR_IICMode_TSIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch020get_PSR_IICMode_TSIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PSR’s TSIF bit.</p>
<p>Transmit Shift Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch020set_PSR_IICMode_TSIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch020set_PSR_IICMode_TSIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch020set_PSR_IICMode_TSIFEv"></span><span id="XMC4700::usic0_ch0::set_PSR_IICMode_TSIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a1803edd5cedd38ed34f77f4c485cf7b0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PSR_IICMode_TSIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch020set_PSR_IICMode_TSIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PSR’s TSIF bit.</p>
<p>Transmit Shift Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch022clear_PSR_IICMode_TSIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch022clear_PSR_IICMode_TSIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch022clear_PSR_IICMode_TSIFEv"></span><span id="XMC4700::usic0_ch0::clear_PSR_IICMode_TSIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a3c851f42ee9b731b0dc02e75579e636d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PSR_IICMode_TSIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch022clear_PSR_IICMode_TSIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PSR’s TSIF bit.</p>
<p>Transmit Shift Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch023toggle_PSR_IICMode_TSIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch023toggle_PSR_IICMode_TSIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch023toggle_PSR_IICMode_TSIFEv"></span><span id="XMC4700::usic0_ch0::toggle_PSR_IICMode_TSIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ad242e056a5cec0e7e5813402f1fa8e08"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PSR_IICMode_TSIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch023toggle_PSR_IICMode_TSIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PSR’s TSIF bit.</p>
<p>Transmit Shift Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch020get_PSR_IICMode_DLIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch020get_PSR_IICMode_DLIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch020get_PSR_IICMode_DLIFEv"></span><span id="XMC4700::usic0_ch0::get_PSR_IICMode_DLIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a597d9226d87a2c1ff2418a7e4e5cf4e3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PSR_IICMode_DLIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch020get_PSR_IICMode_DLIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PSR’s DLIF bit.</p>
<p>Data Lost Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch020set_PSR_IICMode_DLIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch020set_PSR_IICMode_DLIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch020set_PSR_IICMode_DLIFEv"></span><span id="XMC4700::usic0_ch0::set_PSR_IICMode_DLIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ae8004a69fff3cd539061ad23e860f05b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PSR_IICMode_DLIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch020set_PSR_IICMode_DLIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PSR’s DLIF bit.</p>
<p>Data Lost Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch022clear_PSR_IICMode_DLIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch022clear_PSR_IICMode_DLIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch022clear_PSR_IICMode_DLIFEv"></span><span id="XMC4700::usic0_ch0::clear_PSR_IICMode_DLIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a99a05d7ecfa48bf8dd1aba76659235ad"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PSR_IICMode_DLIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch022clear_PSR_IICMode_DLIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PSR’s DLIF bit.</p>
<p>Data Lost Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch023toggle_PSR_IICMode_DLIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch023toggle_PSR_IICMode_DLIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch023toggle_PSR_IICMode_DLIFEv"></span><span id="XMC4700::usic0_ch0::toggle_PSR_IICMode_DLIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a6f361e7731acabd2ae4197736d92a2fc"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PSR_IICMode_DLIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch023toggle_PSR_IICMode_DLIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PSR’s DLIF bit.</p>
<p>Data Lost Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch020get_PSR_IICMode_RSIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch020get_PSR_IICMode_RSIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch020get_PSR_IICMode_RSIFEv"></span><span id="XMC4700::usic0_ch0::get_PSR_IICMode_RSIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a822a7049fd214e4fe919d1f7859901e3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PSR_IICMode_RSIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch020get_PSR_IICMode_RSIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PSR’s RSIF bit.</p>
<p>Receiver Start Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch020set_PSR_IICMode_RSIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch020set_PSR_IICMode_RSIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch020set_PSR_IICMode_RSIFEv"></span><span id="XMC4700::usic0_ch0::set_PSR_IICMode_RSIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a0ea30b2bfe635a8c1ed8b065183a6fad"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PSR_IICMode_RSIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch020set_PSR_IICMode_RSIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PSR’s RSIF bit.</p>
<p>Receiver Start Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch022clear_PSR_IICMode_RSIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch022clear_PSR_IICMode_RSIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch022clear_PSR_IICMode_RSIFEv"></span><span id="XMC4700::usic0_ch0::clear_PSR_IICMode_RSIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a840ae54a43f9a535d28303b636677c11"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PSR_IICMode_RSIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch022clear_PSR_IICMode_RSIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PSR’s RSIF bit.</p>
<p>Receiver Start Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch023toggle_PSR_IICMode_RSIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch023toggle_PSR_IICMode_RSIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch023toggle_PSR_IICMode_RSIFEv"></span><span id="XMC4700::usic0_ch0::toggle_PSR_IICMode_RSIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ae73c321b5776eff28a76192afb70c39d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PSR_IICMode_RSIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch023toggle_PSR_IICMode_RSIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PSR’s RSIF bit.</p>
<p>Receiver Start Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch019get_PSR_IICMode_ACKEv">
<span id="_CPPv3NV7XMC47009usic0_ch019get_PSR_IICMode_ACKEv"></span><span id="_CPPv2NV7XMC47009usic0_ch019get_PSR_IICMode_ACKEv"></span><span id="XMC4700::usic0_ch0::get_PSR_IICMode_ACKV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a2d89bffe972fab64286f31bfb7a9a7f9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PSR_IICMode_ACK</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch019get_PSR_IICMode_ACKEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PSR’s ACK bit.</p>
<p>Acknowledge Received </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch019set_PSR_IICMode_ACKEv">
<span id="_CPPv3NV7XMC47009usic0_ch019set_PSR_IICMode_ACKEv"></span><span id="_CPPv2NV7XMC47009usic0_ch019set_PSR_IICMode_ACKEv"></span><span id="XMC4700::usic0_ch0::set_PSR_IICMode_ACKV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ab4473420a8c0f68ad2ee269e31ee23c2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PSR_IICMode_ACK</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch019set_PSR_IICMode_ACKEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PSR’s ACK bit.</p>
<p>Acknowledge Received </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch021clear_PSR_IICMode_ACKEv">
<span id="_CPPv3NV7XMC47009usic0_ch021clear_PSR_IICMode_ACKEv"></span><span id="_CPPv2NV7XMC47009usic0_ch021clear_PSR_IICMode_ACKEv"></span><span id="XMC4700::usic0_ch0::clear_PSR_IICMode_ACKV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a9915b99b9a524d5a9b50fb4bd3778c05"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PSR_IICMode_ACK</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch021clear_PSR_IICMode_ACKEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PSR’s ACK bit.</p>
<p>Acknowledge Received </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch022toggle_PSR_IICMode_ACKEv">
<span id="_CPPv3NV7XMC47009usic0_ch022toggle_PSR_IICMode_ACKEv"></span><span id="_CPPv2NV7XMC47009usic0_ch022toggle_PSR_IICMode_ACKEv"></span><span id="XMC4700::usic0_ch0::toggle_PSR_IICMode_ACKV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a9a24909615394bd10eafd6223801ac2a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PSR_IICMode_ACK</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch022toggle_PSR_IICMode_ACKEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PSR’s ACK bit.</p>
<p>Acknowledge Received </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch019get_PSR_IICMode_ERREv">
<span id="_CPPv3NV7XMC47009usic0_ch019get_PSR_IICMode_ERREv"></span><span id="_CPPv2NV7XMC47009usic0_ch019get_PSR_IICMode_ERREv"></span><span id="XMC4700::usic0_ch0::get_PSR_IICMode_ERRV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ad9784b8ca1a16fff141fd0c1c58b691b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PSR_IICMode_ERR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch019get_PSR_IICMode_ERREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PSR’s ERR bit.</p>
<p>Error </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch019set_PSR_IICMode_ERREv">
<span id="_CPPv3NV7XMC47009usic0_ch019set_PSR_IICMode_ERREv"></span><span id="_CPPv2NV7XMC47009usic0_ch019set_PSR_IICMode_ERREv"></span><span id="XMC4700::usic0_ch0::set_PSR_IICMode_ERRV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ad6c83018ba51b92d4e61a62747f6fb84"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PSR_IICMode_ERR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch019set_PSR_IICMode_ERREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PSR’s ERR bit.</p>
<p>Error </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch021clear_PSR_IICMode_ERREv">
<span id="_CPPv3NV7XMC47009usic0_ch021clear_PSR_IICMode_ERREv"></span><span id="_CPPv2NV7XMC47009usic0_ch021clear_PSR_IICMode_ERREv"></span><span id="XMC4700::usic0_ch0::clear_PSR_IICMode_ERRV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ad1a47d24be721fde6159b27dd25ef060"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PSR_IICMode_ERR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch021clear_PSR_IICMode_ERREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PSR’s ERR bit.</p>
<p>Error </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch022toggle_PSR_IICMode_ERREv">
<span id="_CPPv3NV7XMC47009usic0_ch022toggle_PSR_IICMode_ERREv"></span><span id="_CPPv2NV7XMC47009usic0_ch022toggle_PSR_IICMode_ERREv"></span><span id="XMC4700::usic0_ch0::toggle_PSR_IICMode_ERRV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1aaef9b14fbfac60310348b3297b461914"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PSR_IICMode_ERR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch022toggle_PSR_IICMode_ERREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PSR’s ERR bit.</p>
<p>Error </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch019get_PSR_IICMode_SRREv">
<span id="_CPPv3NV7XMC47009usic0_ch019get_PSR_IICMode_SRREv"></span><span id="_CPPv2NV7XMC47009usic0_ch019get_PSR_IICMode_SRREv"></span><span id="XMC4700::usic0_ch0::get_PSR_IICMode_SRRV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a00ad1e2ecb93464e077a5aabf0f6b396"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PSR_IICMode_SRR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch019get_PSR_IICMode_SRREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PSR’s SRR bit.</p>
<p>Slave Read Request </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch019set_PSR_IICMode_SRREv">
<span id="_CPPv3NV7XMC47009usic0_ch019set_PSR_IICMode_SRREv"></span><span id="_CPPv2NV7XMC47009usic0_ch019set_PSR_IICMode_SRREv"></span><span id="XMC4700::usic0_ch0::set_PSR_IICMode_SRRV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a99b33c80a76828f00bee228025acb043"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PSR_IICMode_SRR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch019set_PSR_IICMode_SRREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PSR’s SRR bit.</p>
<p>Slave Read Request </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch021clear_PSR_IICMode_SRREv">
<span id="_CPPv3NV7XMC47009usic0_ch021clear_PSR_IICMode_SRREv"></span><span id="_CPPv2NV7XMC47009usic0_ch021clear_PSR_IICMode_SRREv"></span><span id="XMC4700::usic0_ch0::clear_PSR_IICMode_SRRV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a1da183b7cbf65fcaf28bff92d706a464"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PSR_IICMode_SRR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch021clear_PSR_IICMode_SRREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PSR’s SRR bit.</p>
<p>Slave Read Request </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch022toggle_PSR_IICMode_SRREv">
<span id="_CPPv3NV7XMC47009usic0_ch022toggle_PSR_IICMode_SRREv"></span><span id="_CPPv2NV7XMC47009usic0_ch022toggle_PSR_IICMode_SRREv"></span><span id="XMC4700::usic0_ch0::toggle_PSR_IICMode_SRRV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1afc1c8388323c11d539946c255ba74d05"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PSR_IICMode_SRR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch022toggle_PSR_IICMode_SRREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PSR’s SRR bit.</p>
<p>Slave Read Request </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch019get_PSR_IICMode_ARLEv">
<span id="_CPPv3NV7XMC47009usic0_ch019get_PSR_IICMode_ARLEv"></span><span id="_CPPv2NV7XMC47009usic0_ch019get_PSR_IICMode_ARLEv"></span><span id="XMC4700::usic0_ch0::get_PSR_IICMode_ARLV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a7fe3fcd8cd5bf0ce05dd10f35eddf35d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PSR_IICMode_ARL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch019get_PSR_IICMode_ARLEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PSR’s ARL bit.</p>
<p>Arbitration Lost </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch019set_PSR_IICMode_ARLEv">
<span id="_CPPv3NV7XMC47009usic0_ch019set_PSR_IICMode_ARLEv"></span><span id="_CPPv2NV7XMC47009usic0_ch019set_PSR_IICMode_ARLEv"></span><span id="XMC4700::usic0_ch0::set_PSR_IICMode_ARLV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1acdc67c4d279497b5ccdc1f9e39752d45"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PSR_IICMode_ARL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch019set_PSR_IICMode_ARLEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PSR’s ARL bit.</p>
<p>Arbitration Lost </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch021clear_PSR_IICMode_ARLEv">
<span id="_CPPv3NV7XMC47009usic0_ch021clear_PSR_IICMode_ARLEv"></span><span id="_CPPv2NV7XMC47009usic0_ch021clear_PSR_IICMode_ARLEv"></span><span id="XMC4700::usic0_ch0::clear_PSR_IICMode_ARLV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1abe43ecc20fbf94cd68ce35d0787ece02"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PSR_IICMode_ARL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch021clear_PSR_IICMode_ARLEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PSR’s ARL bit.</p>
<p>Arbitration Lost </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch022toggle_PSR_IICMode_ARLEv">
<span id="_CPPv3NV7XMC47009usic0_ch022toggle_PSR_IICMode_ARLEv"></span><span id="_CPPv2NV7XMC47009usic0_ch022toggle_PSR_IICMode_ARLEv"></span><span id="XMC4700::usic0_ch0::toggle_PSR_IICMode_ARLV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a3a317b474ecbf4a5e476125fb2eabbfd"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PSR_IICMode_ARL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch022toggle_PSR_IICMode_ARLEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PSR’s ARL bit.</p>
<p>Arbitration Lost </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch020get_PSR_IICMode_NACKEv">
<span id="_CPPv3NV7XMC47009usic0_ch020get_PSR_IICMode_NACKEv"></span><span id="_CPPv2NV7XMC47009usic0_ch020get_PSR_IICMode_NACKEv"></span><span id="XMC4700::usic0_ch0::get_PSR_IICMode_NACKV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ab7da1c759429ecb8154ef5501504cee0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PSR_IICMode_NACK</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch020get_PSR_IICMode_NACKEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PSR’s NACK bit.</p>
<p>Non-Acknowledge Received </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch020set_PSR_IICMode_NACKEv">
<span id="_CPPv3NV7XMC47009usic0_ch020set_PSR_IICMode_NACKEv"></span><span id="_CPPv2NV7XMC47009usic0_ch020set_PSR_IICMode_NACKEv"></span><span id="XMC4700::usic0_ch0::set_PSR_IICMode_NACKV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1aae22394b4c1dcdfd2903ef053e95e221"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PSR_IICMode_NACK</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch020set_PSR_IICMode_NACKEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PSR’s NACK bit.</p>
<p>Non-Acknowledge Received </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch022clear_PSR_IICMode_NACKEv">
<span id="_CPPv3NV7XMC47009usic0_ch022clear_PSR_IICMode_NACKEv"></span><span id="_CPPv2NV7XMC47009usic0_ch022clear_PSR_IICMode_NACKEv"></span><span id="XMC4700::usic0_ch0::clear_PSR_IICMode_NACKV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a3a2924c2e5cf17c4cd8f245281b7fa99"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PSR_IICMode_NACK</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch022clear_PSR_IICMode_NACKEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PSR’s NACK bit.</p>
<p>Non-Acknowledge Received </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch023toggle_PSR_IICMode_NACKEv">
<span id="_CPPv3NV7XMC47009usic0_ch023toggle_PSR_IICMode_NACKEv"></span><span id="_CPPv2NV7XMC47009usic0_ch023toggle_PSR_IICMode_NACKEv"></span><span id="XMC4700::usic0_ch0::toggle_PSR_IICMode_NACKV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a62cdd5b360b1440f1b7e8fc8469e3301"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PSR_IICMode_NACK</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch023toggle_PSR_IICMode_NACKEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PSR’s NACK bit.</p>
<p>Non-Acknowledge Received </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch019get_PSR_IICMode_PCREv">
<span id="_CPPv3NV7XMC47009usic0_ch019get_PSR_IICMode_PCREv"></span><span id="_CPPv2NV7XMC47009usic0_ch019get_PSR_IICMode_PCREv"></span><span id="XMC4700::usic0_ch0::get_PSR_IICMode_PCRV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a5641e577ff2d9910e29af58dc2c00d06"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PSR_IICMode_PCR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch019get_PSR_IICMode_PCREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PSR’s PCR bit.</p>
<p>Stop Condition Received </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch019set_PSR_IICMode_PCREv">
<span id="_CPPv3NV7XMC47009usic0_ch019set_PSR_IICMode_PCREv"></span><span id="_CPPv2NV7XMC47009usic0_ch019set_PSR_IICMode_PCREv"></span><span id="XMC4700::usic0_ch0::set_PSR_IICMode_PCRV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1af224a7337a904108cc3ce8ab5122f9ec"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PSR_IICMode_PCR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch019set_PSR_IICMode_PCREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PSR’s PCR bit.</p>
<p>Stop Condition Received </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch021clear_PSR_IICMode_PCREv">
<span id="_CPPv3NV7XMC47009usic0_ch021clear_PSR_IICMode_PCREv"></span><span id="_CPPv2NV7XMC47009usic0_ch021clear_PSR_IICMode_PCREv"></span><span id="XMC4700::usic0_ch0::clear_PSR_IICMode_PCRV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a59b4c615b7b4700c2067117862c912ba"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PSR_IICMode_PCR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch021clear_PSR_IICMode_PCREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PSR’s PCR bit.</p>
<p>Stop Condition Received </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch022toggle_PSR_IICMode_PCREv">
<span id="_CPPv3NV7XMC47009usic0_ch022toggle_PSR_IICMode_PCREv"></span><span id="_CPPv2NV7XMC47009usic0_ch022toggle_PSR_IICMode_PCREv"></span><span id="XMC4700::usic0_ch0::toggle_PSR_IICMode_PCRV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1abbd07536279e3e50e611371088950cb2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PSR_IICMode_PCR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch022toggle_PSR_IICMode_PCREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PSR’s PCR bit.</p>
<p>Stop Condition Received </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch020get_PSR_IICMode_RSCREv">
<span id="_CPPv3NV7XMC47009usic0_ch020get_PSR_IICMode_RSCREv"></span><span id="_CPPv2NV7XMC47009usic0_ch020get_PSR_IICMode_RSCREv"></span><span id="XMC4700::usic0_ch0::get_PSR_IICMode_RSCRV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ac53c626e21d366c66ce3218a1687945b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PSR_IICMode_RSCR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch020get_PSR_IICMode_RSCREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PSR’s RSCR bit.</p>
<p>Repeated Start Condition Received </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch020set_PSR_IICMode_RSCREv">
<span id="_CPPv3NV7XMC47009usic0_ch020set_PSR_IICMode_RSCREv"></span><span id="_CPPv2NV7XMC47009usic0_ch020set_PSR_IICMode_RSCREv"></span><span id="XMC4700::usic0_ch0::set_PSR_IICMode_RSCRV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ac6b9d465762c9f3b69b056ed201bda09"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PSR_IICMode_RSCR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch020set_PSR_IICMode_RSCREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PSR’s RSCR bit.</p>
<p>Repeated Start Condition Received </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch022clear_PSR_IICMode_RSCREv">
<span id="_CPPv3NV7XMC47009usic0_ch022clear_PSR_IICMode_RSCREv"></span><span id="_CPPv2NV7XMC47009usic0_ch022clear_PSR_IICMode_RSCREv"></span><span id="XMC4700::usic0_ch0::clear_PSR_IICMode_RSCRV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a6840f0c2cad225f5775b963e2b163d63"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PSR_IICMode_RSCR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch022clear_PSR_IICMode_RSCREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PSR’s RSCR bit.</p>
<p>Repeated Start Condition Received </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch023toggle_PSR_IICMode_RSCREv">
<span id="_CPPv3NV7XMC47009usic0_ch023toggle_PSR_IICMode_RSCREv"></span><span id="_CPPv2NV7XMC47009usic0_ch023toggle_PSR_IICMode_RSCREv"></span><span id="XMC4700::usic0_ch0::toggle_PSR_IICMode_RSCRV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a4a055dbc5437c0ec4b1bf58eef8e8335"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PSR_IICMode_RSCR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch023toggle_PSR_IICMode_RSCREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PSR’s RSCR bit.</p>
<p>Repeated Start Condition Received </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch019get_PSR_IICMode_SCREv">
<span id="_CPPv3NV7XMC47009usic0_ch019get_PSR_IICMode_SCREv"></span><span id="_CPPv2NV7XMC47009usic0_ch019get_PSR_IICMode_SCREv"></span><span id="XMC4700::usic0_ch0::get_PSR_IICMode_SCRV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a45876b140ef9fe7dc38e5f80ab201d29"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PSR_IICMode_SCR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch019get_PSR_IICMode_SCREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PSR’s SCR bit.</p>
<p>Start Condition Received </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch019set_PSR_IICMode_SCREv">
<span id="_CPPv3NV7XMC47009usic0_ch019set_PSR_IICMode_SCREv"></span><span id="_CPPv2NV7XMC47009usic0_ch019set_PSR_IICMode_SCREv"></span><span id="XMC4700::usic0_ch0::set_PSR_IICMode_SCRV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ab452583003fc72334125916a842b7853"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PSR_IICMode_SCR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch019set_PSR_IICMode_SCREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PSR’s SCR bit.</p>
<p>Start Condition Received </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch021clear_PSR_IICMode_SCREv">
<span id="_CPPv3NV7XMC47009usic0_ch021clear_PSR_IICMode_SCREv"></span><span id="_CPPv2NV7XMC47009usic0_ch021clear_PSR_IICMode_SCREv"></span><span id="XMC4700::usic0_ch0::clear_PSR_IICMode_SCRV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a2c18757eca30884c35511abd1d88c287"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PSR_IICMode_SCR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch021clear_PSR_IICMode_SCREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PSR’s SCR bit.</p>
<p>Start Condition Received </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch022toggle_PSR_IICMode_SCREv">
<span id="_CPPv3NV7XMC47009usic0_ch022toggle_PSR_IICMode_SCREv"></span><span id="_CPPv2NV7XMC47009usic0_ch022toggle_PSR_IICMode_SCREv"></span><span id="XMC4700::usic0_ch0::toggle_PSR_IICMode_SCRV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a06df449cb6d8a38b213f01a1a451696f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PSR_IICMode_SCR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch022toggle_PSR_IICMode_SCREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PSR’s SCR bit.</p>
<p>Start Condition Received </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch020get_PSR_IICMode_WTDFEv">
<span id="_CPPv3NV7XMC47009usic0_ch020get_PSR_IICMode_WTDFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch020get_PSR_IICMode_WTDFEv"></span><span id="XMC4700::usic0_ch0::get_PSR_IICMode_WTDFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1aa1ef2e48e1df162d1badd1ed3e2b5d36"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PSR_IICMode_WTDF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch020get_PSR_IICMode_WTDFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PSR’s WTDF bit.</p>
<p>Wrong TDF Code Found </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch020set_PSR_IICMode_WTDFEv">
<span id="_CPPv3NV7XMC47009usic0_ch020set_PSR_IICMode_WTDFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch020set_PSR_IICMode_WTDFEv"></span><span id="XMC4700::usic0_ch0::set_PSR_IICMode_WTDFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1aee101659e559f41ad3ecd639c356d1b7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PSR_IICMode_WTDF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch020set_PSR_IICMode_WTDFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PSR’s WTDF bit.</p>
<p>Wrong TDF Code Found </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch022clear_PSR_IICMode_WTDFEv">
<span id="_CPPv3NV7XMC47009usic0_ch022clear_PSR_IICMode_WTDFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch022clear_PSR_IICMode_WTDFEv"></span><span id="XMC4700::usic0_ch0::clear_PSR_IICMode_WTDFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1adb51882093f5c08c461e9e8cda238551"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PSR_IICMode_WTDF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch022clear_PSR_IICMode_WTDFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PSR’s WTDF bit.</p>
<p>Wrong TDF Code Found </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch023toggle_PSR_IICMode_WTDFEv">
<span id="_CPPv3NV7XMC47009usic0_ch023toggle_PSR_IICMode_WTDFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch023toggle_PSR_IICMode_WTDFEv"></span><span id="XMC4700::usic0_ch0::toggle_PSR_IICMode_WTDFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a8374a5f66149953f44ae971ca88d367a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PSR_IICMode_WTDF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch023toggle_PSR_IICMode_WTDFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PSR’s WTDF bit.</p>
<p>Wrong TDF Code Found </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch021get_PSR_IICMode_SLSELEv">
<span id="_CPPv3NV7XMC47009usic0_ch021get_PSR_IICMode_SLSELEv"></span><span id="_CPPv2NV7XMC47009usic0_ch021get_PSR_IICMode_SLSELEv"></span><span id="XMC4700::usic0_ch0::get_PSR_IICMode_SLSELV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a4f40ac15244dfc8957bd3262b24f7702"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PSR_IICMode_SLSEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch021get_PSR_IICMode_SLSELEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PSR’s SLSEL bit.</p>
<p>Slave Select </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch021set_PSR_IICMode_SLSELEv">
<span id="_CPPv3NV7XMC47009usic0_ch021set_PSR_IICMode_SLSELEv"></span><span id="_CPPv2NV7XMC47009usic0_ch021set_PSR_IICMode_SLSELEv"></span><span id="XMC4700::usic0_ch0::set_PSR_IICMode_SLSELV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a910b8edc7bb8ae9279f095f2920d75a9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PSR_IICMode_SLSEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch021set_PSR_IICMode_SLSELEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PSR’s SLSEL bit.</p>
<p>Slave Select </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch023clear_PSR_IICMode_SLSELEv">
<span id="_CPPv3NV7XMC47009usic0_ch023clear_PSR_IICMode_SLSELEv"></span><span id="_CPPv2NV7XMC47009usic0_ch023clear_PSR_IICMode_SLSELEv"></span><span id="XMC4700::usic0_ch0::clear_PSR_IICMode_SLSELV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a3bd9ba6a60c07c263ca9c21ce181d0fc"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PSR_IICMode_SLSEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch023clear_PSR_IICMode_SLSELEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PSR’s SLSEL bit.</p>
<p>Slave Select </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch024toggle_PSR_IICMode_SLSELEv">
<span id="_CPPv3NV7XMC47009usic0_ch024toggle_PSR_IICMode_SLSELEv"></span><span id="_CPPv2NV7XMC47009usic0_ch024toggle_PSR_IICMode_SLSELEv"></span><span id="XMC4700::usic0_ch0::toggle_PSR_IICMode_SLSELV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a4defe2f1308c058f7405c3cf737beff1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PSR_IICMode_SLSEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch024toggle_PSR_IICMode_SLSELEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PSR’s SLSEL bit.</p>
<p>Slave Select </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015get_PSR_IICModeERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb">
<span id="_CPPv3NV7XMC47009usic0_ch015get_PSR_IICModeERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb"></span><span id="_CPPv2NV7XMC47009usic0_ch015get_PSR_IICModeERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb"></span><span id="XMC4700::usic0_ch0::get_PSR_IICMode__bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bRV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a5a759bca52a28a0c1a8e3cce09fd73d3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PSR_IICMode</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">BRGIF</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">AIF</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">RIF</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">TBIF</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">TSIF</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">DLIF</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">RSIF</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">ACK</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">ERR</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">SRR</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">ARL</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">NACK</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PCR</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">RSCR</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">SCR</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">WTDF</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">SLSEL</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015get_PSR_IICModeERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get all of PSR_IICMode’s bit fields.</p>
<p>(read-write) Protocol Status Register </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015set_PSR_IICModeEbbbbbbbbbbbbbbbbb">
<span id="_CPPv3NV7XMC47009usic0_ch015set_PSR_IICModeEbbbbbbbbbbbbbbbbb"></span><span id="_CPPv2NV7XMC47009usic0_ch015set_PSR_IICModeEbbbbbbbbbbbbbbbbb"></span><span id="XMC4700::usic0_ch0::set_PSR_IICMode__b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.bV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a6b4059ff0e27791eff99a858f9af4756"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PSR_IICMode</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">BRGIF</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">AIF</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">RIF</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">TBIF</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">TSIF</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">DLIF</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">RSIF</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">ACK</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">ERR</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">SRR</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">ARL</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">NACK</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PCR</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">RSCR</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">SCR</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">WTDF</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">SLSEL</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015set_PSR_IICModeEbbbbbbbbbbbbbbbbb" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set all of PSR_IICMode’s bit fields.</p>
<p>(read-write) Protocol Status Register </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch021get_PSR_IISMode_BRGIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch021get_PSR_IISMode_BRGIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch021get_PSR_IISMode_BRGIFEv"></span><span id="XMC4700::usic0_ch0::get_PSR_IISMode_BRGIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a9cfa7e18cd7ef7cb79abd00101ea0763"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PSR_IISMode_BRGIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch021get_PSR_IISMode_BRGIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PSR’s BRGIF bit.</p>
<p>Baud Rate Generator Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch021set_PSR_IISMode_BRGIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch021set_PSR_IISMode_BRGIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch021set_PSR_IISMode_BRGIFEv"></span><span id="XMC4700::usic0_ch0::set_PSR_IISMode_BRGIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a24c691b4a6e930e1875b2a1d01edfd06"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PSR_IISMode_BRGIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch021set_PSR_IISMode_BRGIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PSR’s BRGIF bit.</p>
<p>Baud Rate Generator Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch023clear_PSR_IISMode_BRGIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch023clear_PSR_IISMode_BRGIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch023clear_PSR_IISMode_BRGIFEv"></span><span id="XMC4700::usic0_ch0::clear_PSR_IISMode_BRGIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a92d8f0ab57ed0c4783f0630a68acfb5b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PSR_IISMode_BRGIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch023clear_PSR_IISMode_BRGIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PSR’s BRGIF bit.</p>
<p>Baud Rate Generator Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch024toggle_PSR_IISMode_BRGIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch024toggle_PSR_IISMode_BRGIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch024toggle_PSR_IISMode_BRGIFEv"></span><span id="XMC4700::usic0_ch0::toggle_PSR_IISMode_BRGIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a053c43ee5b59e9bd5770a0189a2bef75"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PSR_IISMode_BRGIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch024toggle_PSR_IISMode_BRGIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PSR’s BRGIF bit.</p>
<p>Baud Rate Generator Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch019get_PSR_IISMode_AIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch019get_PSR_IISMode_AIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch019get_PSR_IISMode_AIFEv"></span><span id="XMC4700::usic0_ch0::get_PSR_IISMode_AIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a2821e6275e83d709e00ec3a59479bd1e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PSR_IISMode_AIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch019get_PSR_IISMode_AIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PSR’s AIF bit.</p>
<p>Alternative Receive Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch019set_PSR_IISMode_AIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch019set_PSR_IISMode_AIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch019set_PSR_IISMode_AIFEv"></span><span id="XMC4700::usic0_ch0::set_PSR_IISMode_AIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a59700db8823c614a6b24ae6d7a54740e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PSR_IISMode_AIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch019set_PSR_IISMode_AIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PSR’s AIF bit.</p>
<p>Alternative Receive Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch021clear_PSR_IISMode_AIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch021clear_PSR_IISMode_AIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch021clear_PSR_IISMode_AIFEv"></span><span id="XMC4700::usic0_ch0::clear_PSR_IISMode_AIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a368242747273638c8de35a671e45117d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PSR_IISMode_AIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch021clear_PSR_IISMode_AIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PSR’s AIF bit.</p>
<p>Alternative Receive Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch022toggle_PSR_IISMode_AIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch022toggle_PSR_IISMode_AIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch022toggle_PSR_IISMode_AIFEv"></span><span id="XMC4700::usic0_ch0::toggle_PSR_IISMode_AIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a7ccaf3ec45cc7a49710a04e6fd8a356a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PSR_IISMode_AIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch022toggle_PSR_IISMode_AIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PSR’s AIF bit.</p>
<p>Alternative Receive Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch019get_PSR_IISMode_RIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch019get_PSR_IISMode_RIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch019get_PSR_IISMode_RIFEv"></span><span id="XMC4700::usic0_ch0::get_PSR_IISMode_RIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a8ba7cf3b6fd6fcda1e28f61e4b8e0fcb"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PSR_IISMode_RIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch019get_PSR_IISMode_RIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PSR’s RIF bit.</p>
<p>Receive Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch019set_PSR_IISMode_RIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch019set_PSR_IISMode_RIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch019set_PSR_IISMode_RIFEv"></span><span id="XMC4700::usic0_ch0::set_PSR_IISMode_RIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ac60dc2e7d7b1b34ab14c90b909a466b9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PSR_IISMode_RIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch019set_PSR_IISMode_RIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PSR’s RIF bit.</p>
<p>Receive Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch021clear_PSR_IISMode_RIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch021clear_PSR_IISMode_RIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch021clear_PSR_IISMode_RIFEv"></span><span id="XMC4700::usic0_ch0::clear_PSR_IISMode_RIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a6befd923502edc066e37c2ec77dad8ee"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PSR_IISMode_RIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch021clear_PSR_IISMode_RIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PSR’s RIF bit.</p>
<p>Receive Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch022toggle_PSR_IISMode_RIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch022toggle_PSR_IISMode_RIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch022toggle_PSR_IISMode_RIFEv"></span><span id="XMC4700::usic0_ch0::toggle_PSR_IISMode_RIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1afc81787ee018374e6e6d2d9d5298af9e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PSR_IISMode_RIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch022toggle_PSR_IISMode_RIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PSR’s RIF bit.</p>
<p>Receive Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch020get_PSR_IISMode_TBIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch020get_PSR_IISMode_TBIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch020get_PSR_IISMode_TBIFEv"></span><span id="XMC4700::usic0_ch0::get_PSR_IISMode_TBIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1acfc874ba310f3ec6236005c42ee470a3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PSR_IISMode_TBIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch020get_PSR_IISMode_TBIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PSR’s TBIF bit.</p>
<p>Transmit Buffer Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch020set_PSR_IISMode_TBIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch020set_PSR_IISMode_TBIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch020set_PSR_IISMode_TBIFEv"></span><span id="XMC4700::usic0_ch0::set_PSR_IISMode_TBIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ab0b70c699fa43e63d148f8a6b7dbe248"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PSR_IISMode_TBIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch020set_PSR_IISMode_TBIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PSR’s TBIF bit.</p>
<p>Transmit Buffer Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch022clear_PSR_IISMode_TBIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch022clear_PSR_IISMode_TBIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch022clear_PSR_IISMode_TBIFEv"></span><span id="XMC4700::usic0_ch0::clear_PSR_IISMode_TBIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a97e1f3b563edcce09bf162e8e3a5014c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PSR_IISMode_TBIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch022clear_PSR_IISMode_TBIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PSR’s TBIF bit.</p>
<p>Transmit Buffer Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch023toggle_PSR_IISMode_TBIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch023toggle_PSR_IISMode_TBIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch023toggle_PSR_IISMode_TBIFEv"></span><span id="XMC4700::usic0_ch0::toggle_PSR_IISMode_TBIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a323a28ddbcc57b1aea314d4223e4d78d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PSR_IISMode_TBIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch023toggle_PSR_IISMode_TBIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PSR’s TBIF bit.</p>
<p>Transmit Buffer Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch020get_PSR_IISMode_TSIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch020get_PSR_IISMode_TSIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch020get_PSR_IISMode_TSIFEv"></span><span id="XMC4700::usic0_ch0::get_PSR_IISMode_TSIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a0dc8c843fdbff7b4177f1dbeaf2a8251"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PSR_IISMode_TSIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch020get_PSR_IISMode_TSIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PSR’s TSIF bit.</p>
<p>Transmit Shift Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch020set_PSR_IISMode_TSIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch020set_PSR_IISMode_TSIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch020set_PSR_IISMode_TSIFEv"></span><span id="XMC4700::usic0_ch0::set_PSR_IISMode_TSIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a72dc2c22c3587b4bbf8b071581ffc4d6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PSR_IISMode_TSIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch020set_PSR_IISMode_TSIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PSR’s TSIF bit.</p>
<p>Transmit Shift Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch022clear_PSR_IISMode_TSIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch022clear_PSR_IISMode_TSIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch022clear_PSR_IISMode_TSIFEv"></span><span id="XMC4700::usic0_ch0::clear_PSR_IISMode_TSIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ad3210885681ce969a4a5268cc79d49c7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PSR_IISMode_TSIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch022clear_PSR_IISMode_TSIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PSR’s TSIF bit.</p>
<p>Transmit Shift Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch023toggle_PSR_IISMode_TSIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch023toggle_PSR_IISMode_TSIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch023toggle_PSR_IISMode_TSIFEv"></span><span id="XMC4700::usic0_ch0::toggle_PSR_IISMode_TSIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1aab1db8fd27659c902c2091df9e145931"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PSR_IISMode_TSIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch023toggle_PSR_IISMode_TSIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PSR’s TSIF bit.</p>
<p>Transmit Shift Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch020get_PSR_IISMode_DLIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch020get_PSR_IISMode_DLIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch020get_PSR_IISMode_DLIFEv"></span><span id="XMC4700::usic0_ch0::get_PSR_IISMode_DLIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a1602c8c0745d01d7e402a097e66b4688"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PSR_IISMode_DLIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch020get_PSR_IISMode_DLIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PSR’s DLIF bit.</p>
<p>Data Lost Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch020set_PSR_IISMode_DLIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch020set_PSR_IISMode_DLIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch020set_PSR_IISMode_DLIFEv"></span><span id="XMC4700::usic0_ch0::set_PSR_IISMode_DLIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a92c445203d7252b60fc3e88e29a20fd8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PSR_IISMode_DLIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch020set_PSR_IISMode_DLIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PSR’s DLIF bit.</p>
<p>Data Lost Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch022clear_PSR_IISMode_DLIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch022clear_PSR_IISMode_DLIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch022clear_PSR_IISMode_DLIFEv"></span><span id="XMC4700::usic0_ch0::clear_PSR_IISMode_DLIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a091005439047e92db77a1f034d1864b9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PSR_IISMode_DLIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch022clear_PSR_IISMode_DLIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PSR’s DLIF bit.</p>
<p>Data Lost Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch023toggle_PSR_IISMode_DLIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch023toggle_PSR_IISMode_DLIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch023toggle_PSR_IISMode_DLIFEv"></span><span id="XMC4700::usic0_ch0::toggle_PSR_IISMode_DLIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a6bd2ca71a6d3cce4926351053017fdbe"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PSR_IISMode_DLIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch023toggle_PSR_IISMode_DLIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PSR’s DLIF bit.</p>
<p>Data Lost Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch020get_PSR_IISMode_RSIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch020get_PSR_IISMode_RSIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch020get_PSR_IISMode_RSIFEv"></span><span id="XMC4700::usic0_ch0::get_PSR_IISMode_RSIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ae062e0b69c69fb4504f2fb62b24578f5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PSR_IISMode_RSIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch020get_PSR_IISMode_RSIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PSR’s RSIF bit.</p>
<p>Receiver Start Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch020set_PSR_IISMode_RSIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch020set_PSR_IISMode_RSIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch020set_PSR_IISMode_RSIFEv"></span><span id="XMC4700::usic0_ch0::set_PSR_IISMode_RSIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a6741c332a2232ac2440f79cc88e1ff07"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PSR_IISMode_RSIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch020set_PSR_IISMode_RSIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PSR’s RSIF bit.</p>
<p>Receiver Start Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch022clear_PSR_IISMode_RSIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch022clear_PSR_IISMode_RSIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch022clear_PSR_IISMode_RSIFEv"></span><span id="XMC4700::usic0_ch0::clear_PSR_IISMode_RSIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a3ccce41a7fbed6e519b5e104cd03d876"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PSR_IISMode_RSIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch022clear_PSR_IISMode_RSIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PSR’s RSIF bit.</p>
<p>Receiver Start Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch023toggle_PSR_IISMode_RSIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch023toggle_PSR_IISMode_RSIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch023toggle_PSR_IISMode_RSIFEv"></span><span id="XMC4700::usic0_ch0::toggle_PSR_IISMode_RSIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a6087d565495b807063dab46abe7ab3c9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PSR_IISMode_RSIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch023toggle_PSR_IISMode_RSIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PSR’s RSIF bit.</p>
<p>Receiver Start Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch019get_PSR_IISMode_ENDEv">
<span id="_CPPv3NV7XMC47009usic0_ch019get_PSR_IISMode_ENDEv"></span><span id="_CPPv2NV7XMC47009usic0_ch019get_PSR_IISMode_ENDEv"></span><span id="XMC4700::usic0_ch0::get_PSR_IISMode_ENDV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a55097fcbbba83ecc85b23df8d51563f6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PSR_IISMode_END</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch019get_PSR_IISMode_ENDEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PSR’s END bit.</p>
<p>WA Generation End </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch019set_PSR_IISMode_ENDEv">
<span id="_CPPv3NV7XMC47009usic0_ch019set_PSR_IISMode_ENDEv"></span><span id="_CPPv2NV7XMC47009usic0_ch019set_PSR_IISMode_ENDEv"></span><span id="XMC4700::usic0_ch0::set_PSR_IISMode_ENDV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ad940a888c1a98e281deb2f46911e85b9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PSR_IISMode_END</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch019set_PSR_IISMode_ENDEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PSR’s END bit.</p>
<p>WA Generation End </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch021clear_PSR_IISMode_ENDEv">
<span id="_CPPv3NV7XMC47009usic0_ch021clear_PSR_IISMode_ENDEv"></span><span id="_CPPv2NV7XMC47009usic0_ch021clear_PSR_IISMode_ENDEv"></span><span id="XMC4700::usic0_ch0::clear_PSR_IISMode_ENDV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ae8d0e4b9edeeb0b282f5cce87712bbe7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PSR_IISMode_END</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch021clear_PSR_IISMode_ENDEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PSR’s END bit.</p>
<p>WA Generation End </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch022toggle_PSR_IISMode_ENDEv">
<span id="_CPPv3NV7XMC47009usic0_ch022toggle_PSR_IISMode_ENDEv"></span><span id="_CPPv2NV7XMC47009usic0_ch022toggle_PSR_IISMode_ENDEv"></span><span id="XMC4700::usic0_ch0::toggle_PSR_IISMode_ENDV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a32c279854146432101dcf243f44b276d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PSR_IISMode_END</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch022toggle_PSR_IISMode_ENDEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PSR’s END bit.</p>
<p>WA Generation End </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch020get_PSR_IISMode_WAREEv">
<span id="_CPPv3NV7XMC47009usic0_ch020get_PSR_IISMode_WAREEv"></span><span id="_CPPv2NV7XMC47009usic0_ch020get_PSR_IISMode_WAREEv"></span><span id="XMC4700::usic0_ch0::get_PSR_IISMode_WAREV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a955d8db5341b3f3969732b372d0fb944"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PSR_IISMode_WARE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch020get_PSR_IISMode_WAREEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PSR’s WARE bit.</p>
<p>WA Rising Edge Event </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch020set_PSR_IISMode_WAREEv">
<span id="_CPPv3NV7XMC47009usic0_ch020set_PSR_IISMode_WAREEv"></span><span id="_CPPv2NV7XMC47009usic0_ch020set_PSR_IISMode_WAREEv"></span><span id="XMC4700::usic0_ch0::set_PSR_IISMode_WAREV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a26ead73b10506232701cb909bedf5c00"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PSR_IISMode_WARE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch020set_PSR_IISMode_WAREEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PSR’s WARE bit.</p>
<p>WA Rising Edge Event </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch022clear_PSR_IISMode_WAREEv">
<span id="_CPPv3NV7XMC47009usic0_ch022clear_PSR_IISMode_WAREEv"></span><span id="_CPPv2NV7XMC47009usic0_ch022clear_PSR_IISMode_WAREEv"></span><span id="XMC4700::usic0_ch0::clear_PSR_IISMode_WAREV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a6d3a6b0759172f2da04405f07c21241d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PSR_IISMode_WARE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch022clear_PSR_IISMode_WAREEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PSR’s WARE bit.</p>
<p>WA Rising Edge Event </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch023toggle_PSR_IISMode_WAREEv">
<span id="_CPPv3NV7XMC47009usic0_ch023toggle_PSR_IISMode_WAREEv"></span><span id="_CPPv2NV7XMC47009usic0_ch023toggle_PSR_IISMode_WAREEv"></span><span id="XMC4700::usic0_ch0::toggle_PSR_IISMode_WAREV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ab56449540371f8be88d51d453bdaa6df"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PSR_IISMode_WARE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch023toggle_PSR_IISMode_WAREEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PSR’s WARE bit.</p>
<p>WA Rising Edge Event </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch020get_PSR_IISMode_WAFEEv">
<span id="_CPPv3NV7XMC47009usic0_ch020get_PSR_IISMode_WAFEEv"></span><span id="_CPPv2NV7XMC47009usic0_ch020get_PSR_IISMode_WAFEEv"></span><span id="XMC4700::usic0_ch0::get_PSR_IISMode_WAFEV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1abfbadadf41f976d98df187cecfd14c92"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PSR_IISMode_WAFE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch020get_PSR_IISMode_WAFEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PSR’s WAFE bit.</p>
<p>WA Falling Edge Event </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch020set_PSR_IISMode_WAFEEv">
<span id="_CPPv3NV7XMC47009usic0_ch020set_PSR_IISMode_WAFEEv"></span><span id="_CPPv2NV7XMC47009usic0_ch020set_PSR_IISMode_WAFEEv"></span><span id="XMC4700::usic0_ch0::set_PSR_IISMode_WAFEV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1afc14c4384ba63905b75c0e907d2e408a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PSR_IISMode_WAFE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch020set_PSR_IISMode_WAFEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PSR’s WAFE bit.</p>
<p>WA Falling Edge Event </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch022clear_PSR_IISMode_WAFEEv">
<span id="_CPPv3NV7XMC47009usic0_ch022clear_PSR_IISMode_WAFEEv"></span><span id="_CPPv2NV7XMC47009usic0_ch022clear_PSR_IISMode_WAFEEv"></span><span id="XMC4700::usic0_ch0::clear_PSR_IISMode_WAFEV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a131d512890421b557f19a1764b9db993"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PSR_IISMode_WAFE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch022clear_PSR_IISMode_WAFEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PSR’s WAFE bit.</p>
<p>WA Falling Edge Event </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch023toggle_PSR_IISMode_WAFEEv">
<span id="_CPPv3NV7XMC47009usic0_ch023toggle_PSR_IISMode_WAFEEv"></span><span id="_CPPv2NV7XMC47009usic0_ch023toggle_PSR_IISMode_WAFEEv"></span><span id="XMC4700::usic0_ch0::toggle_PSR_IISMode_WAFEV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a19a77eda7463e0c16dd3da38a63cedee"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PSR_IISMode_WAFE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch023toggle_PSR_IISMode_WAFEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PSR’s WAFE bit.</p>
<p>WA Falling Edge Event </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch022get_PSR_IISMode_DX2TEVEv">
<span id="_CPPv3NV7XMC47009usic0_ch022get_PSR_IISMode_DX2TEVEv"></span><span id="_CPPv2NV7XMC47009usic0_ch022get_PSR_IISMode_DX2TEVEv"></span><span id="XMC4700::usic0_ch0::get_PSR_IISMode_DX2TEVV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a07a96761dc64a7afc79b83d4fbcaf252"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PSR_IISMode_DX2TEV</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch022get_PSR_IISMode_DX2TEVEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PSR’s DX2TEV bit.</p>
<p>DX2T Event Detected </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch022set_PSR_IISMode_DX2TEVEv">
<span id="_CPPv3NV7XMC47009usic0_ch022set_PSR_IISMode_DX2TEVEv"></span><span id="_CPPv2NV7XMC47009usic0_ch022set_PSR_IISMode_DX2TEVEv"></span><span id="XMC4700::usic0_ch0::set_PSR_IISMode_DX2TEVV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a15b7131339fb130991e36dc0be93b66a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PSR_IISMode_DX2TEV</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch022set_PSR_IISMode_DX2TEVEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PSR’s DX2TEV bit.</p>
<p>DX2T Event Detected </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch024clear_PSR_IISMode_DX2TEVEv">
<span id="_CPPv3NV7XMC47009usic0_ch024clear_PSR_IISMode_DX2TEVEv"></span><span id="_CPPv2NV7XMC47009usic0_ch024clear_PSR_IISMode_DX2TEVEv"></span><span id="XMC4700::usic0_ch0::clear_PSR_IISMode_DX2TEVV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a4a52a73e6129426d59b002121642c54f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PSR_IISMode_DX2TEV</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch024clear_PSR_IISMode_DX2TEVEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PSR’s DX2TEV bit.</p>
<p>DX2T Event Detected </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch025toggle_PSR_IISMode_DX2TEVEv">
<span id="_CPPv3NV7XMC47009usic0_ch025toggle_PSR_IISMode_DX2TEVEv"></span><span id="_CPPv2NV7XMC47009usic0_ch025toggle_PSR_IISMode_DX2TEVEv"></span><span id="XMC4700::usic0_ch0::toggle_PSR_IISMode_DX2TEVV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1aae90edfd724845fbab6e7a35a158fe34"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PSR_IISMode_DX2TEV</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch025toggle_PSR_IISMode_DX2TEVEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PSR’s DX2TEV bit.</p>
<p>DX2T Event Detected </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch020get_PSR_IISMode_DX2SEv">
<span id="_CPPv3NV7XMC47009usic0_ch020get_PSR_IISMode_DX2SEv"></span><span id="_CPPv2NV7XMC47009usic0_ch020get_PSR_IISMode_DX2SEv"></span><span id="XMC4700::usic0_ch0::get_PSR_IISMode_DX2SV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a0d70725c6561021453291973114cec53"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PSR_IISMode_DX2S</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch020get_PSR_IISMode_DX2SEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PSR’s DX2S bit.</p>
<p>DX2S Status </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch020set_PSR_IISMode_DX2SEv">
<span id="_CPPv3NV7XMC47009usic0_ch020set_PSR_IISMode_DX2SEv"></span><span id="_CPPv2NV7XMC47009usic0_ch020set_PSR_IISMode_DX2SEv"></span><span id="XMC4700::usic0_ch0::set_PSR_IISMode_DX2SV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1abfa2376c9a752f0e89dd04f8a1d2c7d0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PSR_IISMode_DX2S</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch020set_PSR_IISMode_DX2SEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PSR’s DX2S bit.</p>
<p>DX2S Status </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch022clear_PSR_IISMode_DX2SEv">
<span id="_CPPv3NV7XMC47009usic0_ch022clear_PSR_IISMode_DX2SEv"></span><span id="_CPPv2NV7XMC47009usic0_ch022clear_PSR_IISMode_DX2SEv"></span><span id="XMC4700::usic0_ch0::clear_PSR_IISMode_DX2SV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a729c0ecdddd3e5f541d86f6a9f888cd4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PSR_IISMode_DX2S</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch022clear_PSR_IISMode_DX2SEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PSR’s DX2S bit.</p>
<p>DX2S Status </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch023toggle_PSR_IISMode_DX2SEv">
<span id="_CPPv3NV7XMC47009usic0_ch023toggle_PSR_IISMode_DX2SEv"></span><span id="_CPPv2NV7XMC47009usic0_ch023toggle_PSR_IISMode_DX2SEv"></span><span id="XMC4700::usic0_ch0::toggle_PSR_IISMode_DX2SV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1af707cbed41a7fc76c765174315bf499e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PSR_IISMode_DX2S</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch023toggle_PSR_IISMode_DX2SEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PSR’s DX2S bit.</p>
<p>DX2S Status </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch018get_PSR_IISMode_WAEv">
<span id="_CPPv3NV7XMC47009usic0_ch018get_PSR_IISMode_WAEv"></span><span id="_CPPv2NV7XMC47009usic0_ch018get_PSR_IISMode_WAEv"></span><span id="XMC4700::usic0_ch0::get_PSR_IISMode_WAV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a99965569b46a245b7fa9c1074796e8db"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PSR_IISMode_WA</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch018get_PSR_IISMode_WAEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PSR’s WA bit.</p>
<p>Word Address </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch018set_PSR_IISMode_WAEv">
<span id="_CPPv3NV7XMC47009usic0_ch018set_PSR_IISMode_WAEv"></span><span id="_CPPv2NV7XMC47009usic0_ch018set_PSR_IISMode_WAEv"></span><span id="XMC4700::usic0_ch0::set_PSR_IISMode_WAV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a14d638b90e382f19919eff132b70a82b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PSR_IISMode_WA</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch018set_PSR_IISMode_WAEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PSR’s WA bit.</p>
<p>Word Address </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch020clear_PSR_IISMode_WAEv">
<span id="_CPPv3NV7XMC47009usic0_ch020clear_PSR_IISMode_WAEv"></span><span id="_CPPv2NV7XMC47009usic0_ch020clear_PSR_IISMode_WAEv"></span><span id="XMC4700::usic0_ch0::clear_PSR_IISMode_WAV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a868f3b0e792605abebcff929160ca70e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PSR_IISMode_WA</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch020clear_PSR_IISMode_WAEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PSR’s WA bit.</p>
<p>Word Address </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch021toggle_PSR_IISMode_WAEv">
<span id="_CPPv3NV7XMC47009usic0_ch021toggle_PSR_IISMode_WAEv"></span><span id="_CPPv2NV7XMC47009usic0_ch021toggle_PSR_IISMode_WAEv"></span><span id="XMC4700::usic0_ch0::toggle_PSR_IISMode_WAV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a8b46609bd706ef6fb232357d2fa726d5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PSR_IISMode_WA</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch021toggle_PSR_IISMode_WAEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PSR’s WA bit.</p>
<p>Word Address </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015get_PSR_IISModeERbRbRbRbRbRbRbRbRbRbRbRbRb">
<span id="_CPPv3NV7XMC47009usic0_ch015get_PSR_IISModeERbRbRbRbRbRbRbRbRbRbRbRbRb"></span><span id="_CPPv2NV7XMC47009usic0_ch015get_PSR_IISModeERbRbRbRbRbRbRbRbRbRbRbRbRb"></span><span id="XMC4700::usic0_ch0::get_PSR_IISMode__bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bRV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ac7288a931ef1d7e0be18fb50d423a82d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PSR_IISMode</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">BRGIF</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">AIF</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">RIF</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">TBIF</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">TSIF</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">DLIF</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">RSIF</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">END</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">WARE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">WAFE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">DX2TEV</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">DX2S</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">WA</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015get_PSR_IISModeERbRbRbRbRbRbRbRbRbRbRbRbRb" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get all of PSR_IISMode’s bit fields.</p>
<p>(read-write) Protocol Status Register </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015set_PSR_IISModeEbbbbbbbbbbbbb">
<span id="_CPPv3NV7XMC47009usic0_ch015set_PSR_IISModeEbbbbbbbbbbbbb"></span><span id="_CPPv2NV7XMC47009usic0_ch015set_PSR_IISModeEbbbbbbbbbbbbb"></span><span id="XMC4700::usic0_ch0::set_PSR_IISMode__b.b.b.b.b.b.b.b.b.b.b.b.bV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a34372731c28491b8e831f6935febc8c2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PSR_IISMode</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">BRGIF</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">AIF</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">RIF</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">TBIF</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">TSIF</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">DLIF</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">RSIF</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">END</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">WARE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">WAFE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">DX2TEV</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">DX2S</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">WA</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015set_PSR_IISModeEbbbbbbbbbbbbb" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set all of PSR_IISMode’s bit fields.</p>
<p>(read-write) Protocol Status Register </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015set_PSCR_CBRGIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch015set_PSCR_CBRGIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch015set_PSCR_CBRGIFEv"></span><span id="XMC4700::usic0_ch0::set_PSCR_CBRGIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a4117fc28c3611d64b67fc6e3891ffa9c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PSCR_CBRGIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015set_PSCR_CBRGIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PSCR’s CBRGIF bit.</p>
<p>Clear Baud Rate Generator Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch017clear_PSCR_CBRGIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch017clear_PSCR_CBRGIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch017clear_PSCR_CBRGIFEv"></span><span id="XMC4700::usic0_ch0::clear_PSCR_CBRGIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a4dd071d4294eb115abd06e7bcee8bcf8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PSCR_CBRGIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch017clear_PSCR_CBRGIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PSCR’s CBRGIF bit.</p>
<p>Clear Baud Rate Generator Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch018toggle_PSCR_CBRGIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch018toggle_PSCR_CBRGIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch018toggle_PSCR_CBRGIFEv"></span><span id="XMC4700::usic0_ch0::toggle_PSCR_CBRGIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a3ddfa8ef776be1a42c832f6168de70ea"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PSCR_CBRGIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch018toggle_PSCR_CBRGIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PSCR’s CBRGIF bit.</p>
<p>Clear Baud Rate Generator Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch013set_PSCR_CAIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch013set_PSCR_CAIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch013set_PSCR_CAIFEv"></span><span id="XMC4700::usic0_ch0::set_PSCR_CAIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a03a57cf774450f24cd082af6fedb46f8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PSCR_CAIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch013set_PSCR_CAIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PSCR’s CAIF bit.</p>
<p>Clear Alternative Receive Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015clear_PSCR_CAIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch015clear_PSCR_CAIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch015clear_PSCR_CAIFEv"></span><span id="XMC4700::usic0_ch0::clear_PSCR_CAIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a9fa3e043c9c09baeb4661fa5e8878fd2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PSCR_CAIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015clear_PSCR_CAIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PSCR’s CAIF bit.</p>
<p>Clear Alternative Receive Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch016toggle_PSCR_CAIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch016toggle_PSCR_CAIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch016toggle_PSCR_CAIFEv"></span><span id="XMC4700::usic0_ch0::toggle_PSCR_CAIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a6b7fa3926605268188fa88e6c477f918"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PSCR_CAIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch016toggle_PSCR_CAIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PSCR’s CAIF bit.</p>
<p>Clear Alternative Receive Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch013set_PSCR_CRIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch013set_PSCR_CRIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch013set_PSCR_CRIFEv"></span><span id="XMC4700::usic0_ch0::set_PSCR_CRIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ab5b6733d08da204680a03dae72cfb33c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PSCR_CRIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch013set_PSCR_CRIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PSCR’s CRIF bit.</p>
<p>Clear Receive Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015clear_PSCR_CRIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch015clear_PSCR_CRIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch015clear_PSCR_CRIFEv"></span><span id="XMC4700::usic0_ch0::clear_PSCR_CRIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a9bafe7fb08d1177fb6d1b687c64664cc"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PSCR_CRIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015clear_PSCR_CRIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PSCR’s CRIF bit.</p>
<p>Clear Receive Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch016toggle_PSCR_CRIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch016toggle_PSCR_CRIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch016toggle_PSCR_CRIFEv"></span><span id="XMC4700::usic0_ch0::toggle_PSCR_CRIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a52cdb2027144e951c7adb2d1101cceaf"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PSCR_CRIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch016toggle_PSCR_CRIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PSCR’s CRIF bit.</p>
<p>Clear Receive Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014set_PSCR_CTBIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch014set_PSCR_CTBIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch014set_PSCR_CTBIFEv"></span><span id="XMC4700::usic0_ch0::set_PSCR_CTBIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a170b9684016ddbd69917e06951a870bb"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PSCR_CTBIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014set_PSCR_CTBIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PSCR’s CTBIF bit.</p>
<p>Clear Transmit Buffer Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch016clear_PSCR_CTBIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch016clear_PSCR_CTBIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch016clear_PSCR_CTBIFEv"></span><span id="XMC4700::usic0_ch0::clear_PSCR_CTBIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ab1d57045ae4c5fdafe661497e2dc9479"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PSCR_CTBIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch016clear_PSCR_CTBIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PSCR’s CTBIF bit.</p>
<p>Clear Transmit Buffer Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch017toggle_PSCR_CTBIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch017toggle_PSCR_CTBIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch017toggle_PSCR_CTBIFEv"></span><span id="XMC4700::usic0_ch0::toggle_PSCR_CTBIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a6cc6746d4d611e6ff4f42360da8a1c35"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PSCR_CTBIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch017toggle_PSCR_CTBIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PSCR’s CTBIF bit.</p>
<p>Clear Transmit Buffer Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014set_PSCR_CTSIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch014set_PSCR_CTSIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch014set_PSCR_CTSIFEv"></span><span id="XMC4700::usic0_ch0::set_PSCR_CTSIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a5d7419cf00428bb4f8eb9634532e4c45"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PSCR_CTSIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014set_PSCR_CTSIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PSCR’s CTSIF bit.</p>
<p>Clear Transmit Shift Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch016clear_PSCR_CTSIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch016clear_PSCR_CTSIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch016clear_PSCR_CTSIFEv"></span><span id="XMC4700::usic0_ch0::clear_PSCR_CTSIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a27901226d1a921c3e5df3b07111207e8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PSCR_CTSIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch016clear_PSCR_CTSIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PSCR’s CTSIF bit.</p>
<p>Clear Transmit Shift Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch017toggle_PSCR_CTSIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch017toggle_PSCR_CTSIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch017toggle_PSCR_CTSIFEv"></span><span id="XMC4700::usic0_ch0::toggle_PSCR_CTSIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a84fc9b5ee618fa5a2568422f2963a965"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PSCR_CTSIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch017toggle_PSCR_CTSIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PSCR’s CTSIF bit.</p>
<p>Clear Transmit Shift Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014set_PSCR_CDLIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch014set_PSCR_CDLIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch014set_PSCR_CDLIFEv"></span><span id="XMC4700::usic0_ch0::set_PSCR_CDLIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ab027ceb9c719c095d14e86da004187b7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PSCR_CDLIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014set_PSCR_CDLIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PSCR’s CDLIF bit.</p>
<p>Clear Data Lost Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch016clear_PSCR_CDLIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch016clear_PSCR_CDLIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch016clear_PSCR_CDLIFEv"></span><span id="XMC4700::usic0_ch0::clear_PSCR_CDLIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a6692c8829bd411b606908cd2158d32bc"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PSCR_CDLIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch016clear_PSCR_CDLIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PSCR’s CDLIF bit.</p>
<p>Clear Data Lost Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch017toggle_PSCR_CDLIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch017toggle_PSCR_CDLIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch017toggle_PSCR_CDLIFEv"></span><span id="XMC4700::usic0_ch0::toggle_PSCR_CDLIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a7f5b80cbd913d932bda39cc05f9439ff"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PSCR_CDLIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch017toggle_PSCR_CDLIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PSCR’s CDLIF bit.</p>
<p>Clear Data Lost Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014set_PSCR_CRSIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch014set_PSCR_CRSIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch014set_PSCR_CRSIFEv"></span><span id="XMC4700::usic0_ch0::set_PSCR_CRSIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1abdada2c1c7d5f53288e3b4cf94e4b48a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PSCR_CRSIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014set_PSCR_CRSIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PSCR’s CRSIF bit.</p>
<p>Clear Receiver Start Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch016clear_PSCR_CRSIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch016clear_PSCR_CRSIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch016clear_PSCR_CRSIFEv"></span><span id="XMC4700::usic0_ch0::clear_PSCR_CRSIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a3c2f1a194a9bb857004902c41e01ac28"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PSCR_CRSIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch016clear_PSCR_CRSIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PSCR’s CRSIF bit.</p>
<p>Clear Receiver Start Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch017toggle_PSCR_CRSIFEv">
<span id="_CPPv3NV7XMC47009usic0_ch017toggle_PSCR_CRSIFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch017toggle_PSCR_CRSIFEv"></span><span id="XMC4700::usic0_ch0::toggle_PSCR_CRSIFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a8fc8916c9f9587e80b55667607007972"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PSCR_CRSIF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch017toggle_PSCR_CRSIFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PSCR’s CRSIF bit.</p>
<p>Clear Receiver Start Indication Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch013set_PSCR_CST9Ev">
<span id="_CPPv3NV7XMC47009usic0_ch013set_PSCR_CST9Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch013set_PSCR_CST9Ev"></span><span id="XMC4700::usic0_ch0::set_PSCR_CST9V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a06691207902f94c0f6be5d0099f373da"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PSCR_CST9</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch013set_PSCR_CST9Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PSCR’s CST9 bit.</p>
<p>Clear Status Flag 9 in PSR </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015clear_PSCR_CST9Ev">
<span id="_CPPv3NV7XMC47009usic0_ch015clear_PSCR_CST9Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch015clear_PSCR_CST9Ev"></span><span id="XMC4700::usic0_ch0::clear_PSCR_CST9V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a4e58e4512486593c79637cba0f9bde1a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PSCR_CST9</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015clear_PSCR_CST9Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PSCR’s CST9 bit.</p>
<p>Clear Status Flag 9 in PSR </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch016toggle_PSCR_CST9Ev">
<span id="_CPPv3NV7XMC47009usic0_ch016toggle_PSCR_CST9Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch016toggle_PSCR_CST9Ev"></span><span id="XMC4700::usic0_ch0::toggle_PSCR_CST9V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1aeaf2ba014bf605efa37464851b30a8aa"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PSCR_CST9</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch016toggle_PSCR_CST9Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PSCR’s CST9 bit.</p>
<p>Clear Status Flag 9 in PSR </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch013set_PSCR_CST8Ev">
<span id="_CPPv3NV7XMC47009usic0_ch013set_PSCR_CST8Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch013set_PSCR_CST8Ev"></span><span id="XMC4700::usic0_ch0::set_PSCR_CST8V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a74fb26c112c73b618bf540838cf4fdd7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PSCR_CST8</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch013set_PSCR_CST8Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PSCR’s CST8 bit.</p>
<p>Clear Status Flag 8 in PSR </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015clear_PSCR_CST8Ev">
<span id="_CPPv3NV7XMC47009usic0_ch015clear_PSCR_CST8Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch015clear_PSCR_CST8Ev"></span><span id="XMC4700::usic0_ch0::clear_PSCR_CST8V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ae07e91829572c0adb1c56826ab8a0792"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PSCR_CST8</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015clear_PSCR_CST8Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PSCR’s CST8 bit.</p>
<p>Clear Status Flag 8 in PSR </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch016toggle_PSCR_CST8Ev">
<span id="_CPPv3NV7XMC47009usic0_ch016toggle_PSCR_CST8Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch016toggle_PSCR_CST8Ev"></span><span id="XMC4700::usic0_ch0::toggle_PSCR_CST8V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a2d107d68e32affea2dbfc6cf995d43d4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PSCR_CST8</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch016toggle_PSCR_CST8Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PSCR’s CST8 bit.</p>
<p>Clear Status Flag 8 in PSR </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch013set_PSCR_CST7Ev">
<span id="_CPPv3NV7XMC47009usic0_ch013set_PSCR_CST7Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch013set_PSCR_CST7Ev"></span><span id="XMC4700::usic0_ch0::set_PSCR_CST7V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1aeadbdc1f04eab7467041421544523821"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PSCR_CST7</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch013set_PSCR_CST7Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PSCR’s CST7 bit.</p>
<p>Clear Status Flag 7 in PSR </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015clear_PSCR_CST7Ev">
<span id="_CPPv3NV7XMC47009usic0_ch015clear_PSCR_CST7Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch015clear_PSCR_CST7Ev"></span><span id="XMC4700::usic0_ch0::clear_PSCR_CST7V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a1f1b05fee7afc2e02276caa0826fa5a9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PSCR_CST7</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015clear_PSCR_CST7Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PSCR’s CST7 bit.</p>
<p>Clear Status Flag 7 in PSR </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch016toggle_PSCR_CST7Ev">
<span id="_CPPv3NV7XMC47009usic0_ch016toggle_PSCR_CST7Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch016toggle_PSCR_CST7Ev"></span><span id="XMC4700::usic0_ch0::toggle_PSCR_CST7V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1aacb153b62acd4544ab491ec1d77fae68"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PSCR_CST7</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch016toggle_PSCR_CST7Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PSCR’s CST7 bit.</p>
<p>Clear Status Flag 7 in PSR </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch013set_PSCR_CST6Ev">
<span id="_CPPv3NV7XMC47009usic0_ch013set_PSCR_CST6Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch013set_PSCR_CST6Ev"></span><span id="XMC4700::usic0_ch0::set_PSCR_CST6V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a0e40b1efbeb43552f97eb039b9d1e304"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PSCR_CST6</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch013set_PSCR_CST6Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PSCR’s CST6 bit.</p>
<p>Clear Status Flag 6 in PSR </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015clear_PSCR_CST6Ev">
<span id="_CPPv3NV7XMC47009usic0_ch015clear_PSCR_CST6Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch015clear_PSCR_CST6Ev"></span><span id="XMC4700::usic0_ch0::clear_PSCR_CST6V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a84c020948464737c2fea7641bca18f1f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PSCR_CST6</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015clear_PSCR_CST6Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PSCR’s CST6 bit.</p>
<p>Clear Status Flag 6 in PSR </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch016toggle_PSCR_CST6Ev">
<span id="_CPPv3NV7XMC47009usic0_ch016toggle_PSCR_CST6Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch016toggle_PSCR_CST6Ev"></span><span id="XMC4700::usic0_ch0::toggle_PSCR_CST6V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a0c9150ff91aba095680355165e545d65"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PSCR_CST6</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch016toggle_PSCR_CST6Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PSCR’s CST6 bit.</p>
<p>Clear Status Flag 6 in PSR </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch013set_PSCR_CST5Ev">
<span id="_CPPv3NV7XMC47009usic0_ch013set_PSCR_CST5Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch013set_PSCR_CST5Ev"></span><span id="XMC4700::usic0_ch0::set_PSCR_CST5V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ae869c421f67962e30a6ae399d841245f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PSCR_CST5</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch013set_PSCR_CST5Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PSCR’s CST5 bit.</p>
<p>Clear Status Flag 5 in PSR </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015clear_PSCR_CST5Ev">
<span id="_CPPv3NV7XMC47009usic0_ch015clear_PSCR_CST5Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch015clear_PSCR_CST5Ev"></span><span id="XMC4700::usic0_ch0::clear_PSCR_CST5V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ad1af10c24ac0b90be4d28475ed16db7b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PSCR_CST5</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015clear_PSCR_CST5Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PSCR’s CST5 bit.</p>
<p>Clear Status Flag 5 in PSR </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch016toggle_PSCR_CST5Ev">
<span id="_CPPv3NV7XMC47009usic0_ch016toggle_PSCR_CST5Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch016toggle_PSCR_CST5Ev"></span><span id="XMC4700::usic0_ch0::toggle_PSCR_CST5V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a38765353aa428b286135ae914026f10e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PSCR_CST5</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch016toggle_PSCR_CST5Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PSCR’s CST5 bit.</p>
<p>Clear Status Flag 5 in PSR </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch013set_PSCR_CST4Ev">
<span id="_CPPv3NV7XMC47009usic0_ch013set_PSCR_CST4Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch013set_PSCR_CST4Ev"></span><span id="XMC4700::usic0_ch0::set_PSCR_CST4V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a3b2bf5467f51c336a932d2cc6626ff70"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PSCR_CST4</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch013set_PSCR_CST4Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PSCR’s CST4 bit.</p>
<p>Clear Status Flag 4 in PSR </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015clear_PSCR_CST4Ev">
<span id="_CPPv3NV7XMC47009usic0_ch015clear_PSCR_CST4Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch015clear_PSCR_CST4Ev"></span><span id="XMC4700::usic0_ch0::clear_PSCR_CST4V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a44139ad86a5a25a457ba52e52197d539"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PSCR_CST4</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015clear_PSCR_CST4Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PSCR’s CST4 bit.</p>
<p>Clear Status Flag 4 in PSR </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch016toggle_PSCR_CST4Ev">
<span id="_CPPv3NV7XMC47009usic0_ch016toggle_PSCR_CST4Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch016toggle_PSCR_CST4Ev"></span><span id="XMC4700::usic0_ch0::toggle_PSCR_CST4V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a5faca964e66133c584965a66f13712b3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PSCR_CST4</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch016toggle_PSCR_CST4Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PSCR’s CST4 bit.</p>
<p>Clear Status Flag 4 in PSR </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch013set_PSCR_CST3Ev">
<span id="_CPPv3NV7XMC47009usic0_ch013set_PSCR_CST3Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch013set_PSCR_CST3Ev"></span><span id="XMC4700::usic0_ch0::set_PSCR_CST3V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a84de6f314817176a3a051bf906869b69"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PSCR_CST3</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch013set_PSCR_CST3Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PSCR’s CST3 bit.</p>
<p>Clear Status Flag 3 in PSR </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015clear_PSCR_CST3Ev">
<span id="_CPPv3NV7XMC47009usic0_ch015clear_PSCR_CST3Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch015clear_PSCR_CST3Ev"></span><span id="XMC4700::usic0_ch0::clear_PSCR_CST3V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1afb90975e58d8d02a9987eb7ec2f88d7d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PSCR_CST3</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015clear_PSCR_CST3Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PSCR’s CST3 bit.</p>
<p>Clear Status Flag 3 in PSR </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch016toggle_PSCR_CST3Ev">
<span id="_CPPv3NV7XMC47009usic0_ch016toggle_PSCR_CST3Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch016toggle_PSCR_CST3Ev"></span><span id="XMC4700::usic0_ch0::toggle_PSCR_CST3V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1af3df105fe632559c8ffc70d416f1efd7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PSCR_CST3</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch016toggle_PSCR_CST3Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PSCR’s CST3 bit.</p>
<p>Clear Status Flag 3 in PSR </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch013set_PSCR_CST2Ev">
<span id="_CPPv3NV7XMC47009usic0_ch013set_PSCR_CST2Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch013set_PSCR_CST2Ev"></span><span id="XMC4700::usic0_ch0::set_PSCR_CST2V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1abb6a43a4dfe74cb3b32f45c18e571fef"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PSCR_CST2</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch013set_PSCR_CST2Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PSCR’s CST2 bit.</p>
<p>Clear Status Flag 2 in PSR </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015clear_PSCR_CST2Ev">
<span id="_CPPv3NV7XMC47009usic0_ch015clear_PSCR_CST2Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch015clear_PSCR_CST2Ev"></span><span id="XMC4700::usic0_ch0::clear_PSCR_CST2V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a33a6e8b07e998723246ce3afda273b64"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PSCR_CST2</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015clear_PSCR_CST2Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PSCR’s CST2 bit.</p>
<p>Clear Status Flag 2 in PSR </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch016toggle_PSCR_CST2Ev">
<span id="_CPPv3NV7XMC47009usic0_ch016toggle_PSCR_CST2Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch016toggle_PSCR_CST2Ev"></span><span id="XMC4700::usic0_ch0::toggle_PSCR_CST2V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1adcc72b8458360f97f5000f0f7a1c5408"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PSCR_CST2</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch016toggle_PSCR_CST2Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PSCR’s CST2 bit.</p>
<p>Clear Status Flag 2 in PSR </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch013set_PSCR_CST1Ev">
<span id="_CPPv3NV7XMC47009usic0_ch013set_PSCR_CST1Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch013set_PSCR_CST1Ev"></span><span id="XMC4700::usic0_ch0::set_PSCR_CST1V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a9276ac65972c82a0041603159eb42164"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PSCR_CST1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch013set_PSCR_CST1Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PSCR’s CST1 bit.</p>
<p>Clear Status Flag 1 in PSR </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015clear_PSCR_CST1Ev">
<span id="_CPPv3NV7XMC47009usic0_ch015clear_PSCR_CST1Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch015clear_PSCR_CST1Ev"></span><span id="XMC4700::usic0_ch0::clear_PSCR_CST1V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a056860ec31480df033a43fe223fb3598"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PSCR_CST1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015clear_PSCR_CST1Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PSCR’s CST1 bit.</p>
<p>Clear Status Flag 1 in PSR </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch016toggle_PSCR_CST1Ev">
<span id="_CPPv3NV7XMC47009usic0_ch016toggle_PSCR_CST1Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch016toggle_PSCR_CST1Ev"></span><span id="XMC4700::usic0_ch0::toggle_PSCR_CST1V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a52338acc57e96beb5d53c7eb71de6ac5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PSCR_CST1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch016toggle_PSCR_CST1Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PSCR’s CST1 bit.</p>
<p>Clear Status Flag 1 in PSR </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch013set_PSCR_CST0Ev">
<span id="_CPPv3NV7XMC47009usic0_ch013set_PSCR_CST0Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch013set_PSCR_CST0Ev"></span><span id="XMC4700::usic0_ch0::set_PSCR_CST0V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a441a95e70bb80ad62678d3efa59f9c67"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PSCR_CST0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch013set_PSCR_CST0Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PSCR’s CST0 bit.</p>
<p>Clear Status Flag 0 in PSR </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015clear_PSCR_CST0Ev">
<span id="_CPPv3NV7XMC47009usic0_ch015clear_PSCR_CST0Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch015clear_PSCR_CST0Ev"></span><span id="XMC4700::usic0_ch0::clear_PSCR_CST0V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a4900b7cc37e212c208913138ce932678"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PSCR_CST0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015clear_PSCR_CST0Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PSCR’s CST0 bit.</p>
<p>Clear Status Flag 0 in PSR </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch016toggle_PSCR_CST0Ev">
<span id="_CPPv3NV7XMC47009usic0_ch016toggle_PSCR_CST0Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch016toggle_PSCR_CST0Ev"></span><span id="XMC4700::usic0_ch0::toggle_PSCR_CST0V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ae3b4a23789f0c5e75ef9db6044feaeb9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PSCR_CST0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch016toggle_PSCR_CST0Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PSCR’s CST0 bit.</p>
<p>Clear Status Flag 0 in PSR </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch08set_PSCREbbbbbbbbbbbbbbbbb">
<span id="_CPPv3NV7XMC47009usic0_ch08set_PSCREbbbbbbbbbbbbbbbbb"></span><span id="_CPPv2NV7XMC47009usic0_ch08set_PSCREbbbbbbbbbbbbbbbbb"></span><span id="XMC4700::usic0_ch0::set_PSCR__b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.bV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1afb27e36278f5121f4b39e2c30c40dd47"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PSCR</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">CBRGIF</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">CAIF</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">CRIF</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">CTBIF</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">CTSIF</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">CDLIF</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">CRSIF</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">CST9</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">CST8</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">CST7</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">CST6</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">CST5</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">CST4</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">CST3</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">CST2</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">CST1</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">CST0</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch08set_PSCREbbbbbbbbbbbbbbbbb" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set all of PSCR’s bit fields.</p>
<p>(write-only) Protocol Status Clear Register </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch013get_RBUFSR_DSEv">
<span id="_CPPv3NV7XMC47009usic0_ch013get_RBUFSR_DSEv"></span><span id="_CPPv2NV7XMC47009usic0_ch013get_RBUFSR_DSEv"></span><span id="XMC4700::usic0_ch0::get_RBUFSR_DSV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a7d3b722046ee5b5d1426e3ea37405b47"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_RBUFSR_DS</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch013get_RBUFSR_DSEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get RBUFSR’s DS bit.</p>
<p>Data Source of RBUF or RBUFD </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015get_RBUFSR_RDV1Ev">
<span id="_CPPv3NV7XMC47009usic0_ch015get_RBUFSR_RDV1Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch015get_RBUFSR_RDV1Ev"></span><span id="XMC4700::usic0_ch0::get_RBUFSR_RDV1V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a6eb958040388bb542a5cbf409ff22179"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_RBUFSR_RDV1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015get_RBUFSR_RDV1Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get RBUFSR’s RDV1 bit.</p>
<p>Receive Data Valid in RBUF or RBUFD </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015get_RBUFSR_RDV0Ev">
<span id="_CPPv3NV7XMC47009usic0_ch015get_RBUFSR_RDV0Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch015get_RBUFSR_RDV0Ev"></span><span id="XMC4700::usic0_ch0::get_RBUFSR_RDV0V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a3f2a63e57b08111c204880185ac502e7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_RBUFSR_RDV0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015get_RBUFSR_RDV0Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get RBUFSR’s RDV0 bit.</p>
<p>Receive Data Valid in RBUF or RBUFD </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015get_RBUFSR_PERREv">
<span id="_CPPv3NV7XMC47009usic0_ch015get_RBUFSR_PERREv"></span><span id="_CPPv2NV7XMC47009usic0_ch015get_RBUFSR_PERREv"></span><span id="XMC4700::usic0_ch0::get_RBUFSR_PERRV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a9c4e51fc8bd7160ab9c728b09c8e3c21"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_RBUFSR_PERR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015get_RBUFSR_PERREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get RBUFSR’s PERR bit.</p>
<p>Protocol-related Error in RBUF or RBUFD </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014get_RBUFSR_PAREv">
<span id="_CPPv3NV7XMC47009usic0_ch014get_RBUFSR_PAREv"></span><span id="_CPPv2NV7XMC47009usic0_ch014get_RBUFSR_PAREv"></span><span id="XMC4700::usic0_ch0::get_RBUFSR_PARV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a0fce981b0a6c9e3c85411c72306a9c5a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_RBUFSR_PAR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014get_RBUFSR_PAREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get RBUFSR’s PAR bit.</p>
<p>Protocol-Related Argument in RBUF or RBUFD </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014get_RBUFSR_SOFEv">
<span id="_CPPv3NV7XMC47009usic0_ch014get_RBUFSR_SOFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch014get_RBUFSR_SOFEv"></span><span id="XMC4700::usic0_ch0::get_RBUFSR_SOFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a088c3a750d9bb6f3cb334c30925243d6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_RBUFSR_SOF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014get_RBUFSR_SOFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get RBUFSR’s SOF bit.</p>
<p>Start of Frame in RBUF or RBUFD </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015get_RBUFSR_WLENEv">
<span id="_CPPv3NV7XMC47009usic0_ch015get_RBUFSR_WLENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch015get_RBUFSR_WLENEv"></span><span id="XMC4700::usic0_ch0::get_RBUFSR_WLENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a9c58c36837fffab877dc717a91f9c2dd"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_RBUFSR_WLEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015get_RBUFSR_WLENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get RBUFSR’s WLEN field.</p>
<p>Received Data Word Length in RBUF or RBUFD </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch010get_RBUFSRERbRbRbRbRbRbR7uint8_t">
<span id="_CPPv3NV7XMC47009usic0_ch010get_RBUFSRERbRbRbRbRbRbR7uint8_t"></span><span id="_CPPv2NV7XMC47009usic0_ch010get_RBUFSRERbRbRbRbRbRbR7uint8_t"></span><span id="XMC4700::usic0_ch0::get_RBUFSR__bR.bR.bR.bR.bR.bR.uint8_tRV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a9730e02cbe5e0c9f96b4e477d337a7ba"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_RBUFSR</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">DS</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">RDV1</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">RDV0</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PERR</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PAR</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">SOF</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">WLEN</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch010get_RBUFSRERbRbRbRbRbRbR7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get all of RBUFSR’s bit fields.</p>
<p>(read-only) Receiver Buffer Status Register </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch012get_RBUF_DSREv">
<span id="_CPPv3NV7XMC47009usic0_ch012get_RBUF_DSREv"></span><span id="_CPPv2NV7XMC47009usic0_ch012get_RBUF_DSREv"></span><span id="XMC4700::usic0_ch0::get_RBUF_DSRV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a33902ec8ebf8da44f568eaa518f704c4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_RBUF_DSR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch012get_RBUF_DSREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get RBUF’s DSR field.</p>
<p>Received Data </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch013get_RBUFD_DSREv">
<span id="_CPPv3NV7XMC47009usic0_ch013get_RBUFD_DSREv"></span><span id="_CPPv2NV7XMC47009usic0_ch013get_RBUFD_DSREv"></span><span id="XMC4700::usic0_ch0::get_RBUFD_DSRV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a4c8038ec09c8291b52073b0d6504e70b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_RBUFD_DSR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch013get_RBUFD_DSREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get RBUFD’s DSR field.</p>
<p>Data from Shift Register </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014get_RBUF0_DSR0Ev">
<span id="_CPPv3NV7XMC47009usic0_ch014get_RBUF0_DSR0Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch014get_RBUF0_DSR0Ev"></span><span id="XMC4700::usic0_ch0::get_RBUF0_DSR0V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ad9168fd1c7cdcf2a0643d3ba48ef5c10"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_RBUF0_DSR0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014get_RBUF0_DSR0Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get RBUF0’s DSR0 field.</p>
<p>Data of Shift Registers 0[3:0] </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014get_RBUF1_DSR1Ev">
<span id="_CPPv3NV7XMC47009usic0_ch014get_RBUF1_DSR1Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch014get_RBUF1_DSR1Ev"></span><span id="XMC4700::usic0_ch0::get_RBUF1_DSR1V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a5995b3d03f77b0f9143b3b7ce6f4ef41"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_RBUF1_DSR1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014get_RBUF1_DSR1Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get RBUF1’s DSR1 field.</p>
<p>Data of Shift Registers 1[3:0] </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch016get_RBUF01SR_DS1Ev">
<span id="_CPPv3NV7XMC47009usic0_ch016get_RBUF01SR_DS1Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch016get_RBUF01SR_DS1Ev"></span><span id="XMC4700::usic0_ch0::get_RBUF01SR_DS1V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1aa739f753b3e43652da851d0235324467"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_RBUF01SR_DS1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch016get_RBUF01SR_DS1Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get RBUF01SR’s DS1 bit.</p>
<p>Data Source </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch018get_RBUF01SR_RDV11Ev">
<span id="_CPPv3NV7XMC47009usic0_ch018get_RBUF01SR_RDV11Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch018get_RBUF01SR_RDV11Ev"></span><span id="XMC4700::usic0_ch0::get_RBUF01SR_RDV11V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a82362b23ae40698248ad566568e03ff4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_RBUF01SR_RDV11</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch018get_RBUF01SR_RDV11Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get RBUF01SR’s RDV11 bit.</p>
<p>Receive Data Valid in RBUF1 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch018get_RBUF01SR_RDV10Ev">
<span id="_CPPv3NV7XMC47009usic0_ch018get_RBUF01SR_RDV10Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch018get_RBUF01SR_RDV10Ev"></span><span id="XMC4700::usic0_ch0::get_RBUF01SR_RDV10V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a4f0cc0316f276b6c7884c3ee9c628828"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_RBUF01SR_RDV10</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch018get_RBUF01SR_RDV10Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get RBUF01SR’s RDV10 bit.</p>
<p>Receive Data Valid in RBUF0 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch018get_RBUF01SR_PERR1Ev">
<span id="_CPPv3NV7XMC47009usic0_ch018get_RBUF01SR_PERR1Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch018get_RBUF01SR_PERR1Ev"></span><span id="XMC4700::usic0_ch0::get_RBUF01SR_PERR1V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a4c6031c0c3c40b5de9b27e5bb2acf4c2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_RBUF01SR_PERR1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch018get_RBUF01SR_PERR1Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get RBUF01SR’s PERR1 bit.</p>
<p>Protocol-related Error in RBUF1 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch017get_RBUF01SR_PAR1Ev">
<span id="_CPPv3NV7XMC47009usic0_ch017get_RBUF01SR_PAR1Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch017get_RBUF01SR_PAR1Ev"></span><span id="XMC4700::usic0_ch0::get_RBUF01SR_PAR1V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1aa477e2e1ce13e4bdc2ddd8b69a6b1fac"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_RBUF01SR_PAR1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch017get_RBUF01SR_PAR1Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get RBUF01SR’s PAR1 bit.</p>
<p>Protocol-Related Argument in RBUF1 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch017get_RBUF01SR_SOF1Ev">
<span id="_CPPv3NV7XMC47009usic0_ch017get_RBUF01SR_SOF1Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch017get_RBUF01SR_SOF1Ev"></span><span id="XMC4700::usic0_ch0::get_RBUF01SR_SOF1V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1afa60c5b9257bdae2e02a347be3dbca70"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_RBUF01SR_SOF1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch017get_RBUF01SR_SOF1Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get RBUF01SR’s SOF1 bit.</p>
<p>Start of Frame in RBUF1 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch018get_RBUF01SR_WLEN1Ev">
<span id="_CPPv3NV7XMC47009usic0_ch018get_RBUF01SR_WLEN1Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch018get_RBUF01SR_WLEN1Ev"></span><span id="XMC4700::usic0_ch0::get_RBUF01SR_WLEN1V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a40685d05db16317ced37a4a888d2a063"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_USIC0__CH0__RBUF01SR__WLEN1_8h_1afafaa7ca5fb7dc6e962dab904d4aa618.html#_CPPv4N7XMC470024USIC0_CH0_RBUF01SR_WLEN1E" title="XMC4700::USIC0_CH0_RBUF01SR_WLEN1"><span class="n"><span class="pre">USIC0_CH0_RBUF01SR_WLEN1</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_RBUF01SR_WLEN1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch018get_RBUF01SR_WLEN1Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get RBUF01SR’s WLEN1 field.</p>
<p>Received Data Word Length in RBUF1 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch016get_RBUF01SR_DS0Ev">
<span id="_CPPv3NV7XMC47009usic0_ch016get_RBUF01SR_DS0Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch016get_RBUF01SR_DS0Ev"></span><span id="XMC4700::usic0_ch0::get_RBUF01SR_DS0V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a9721edf7b1068f6d0ab375edeac8597f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_RBUF01SR_DS0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch016get_RBUF01SR_DS0Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get RBUF01SR’s DS0 bit.</p>
<p>Data Source </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch018get_RBUF01SR_RDV01Ev">
<span id="_CPPv3NV7XMC47009usic0_ch018get_RBUF01SR_RDV01Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch018get_RBUF01SR_RDV01Ev"></span><span id="XMC4700::usic0_ch0::get_RBUF01SR_RDV01V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a967e3a226c3136b7a6e1e9a4422ad612"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_RBUF01SR_RDV01</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch018get_RBUF01SR_RDV01Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get RBUF01SR’s RDV01 bit.</p>
<p>Receive Data Valid in RBUF1 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch018get_RBUF01SR_RDV00Ev">
<span id="_CPPv3NV7XMC47009usic0_ch018get_RBUF01SR_RDV00Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch018get_RBUF01SR_RDV00Ev"></span><span id="XMC4700::usic0_ch0::get_RBUF01SR_RDV00V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a127ded13fd5737d370b7f9ce5a6dc251"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_RBUF01SR_RDV00</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch018get_RBUF01SR_RDV00Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get RBUF01SR’s RDV00 bit.</p>
<p>Receive Data Valid in RBUF0 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch018get_RBUF01SR_PERR0Ev">
<span id="_CPPv3NV7XMC47009usic0_ch018get_RBUF01SR_PERR0Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch018get_RBUF01SR_PERR0Ev"></span><span id="XMC4700::usic0_ch0::get_RBUF01SR_PERR0V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1af2d5a7d15cc07bb848b7a536281462b4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_RBUF01SR_PERR0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch018get_RBUF01SR_PERR0Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get RBUF01SR’s PERR0 bit.</p>
<p>Protocol-related Error in RBUF0 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch017get_RBUF01SR_PAR0Ev">
<span id="_CPPv3NV7XMC47009usic0_ch017get_RBUF01SR_PAR0Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch017get_RBUF01SR_PAR0Ev"></span><span id="XMC4700::usic0_ch0::get_RBUF01SR_PAR0V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1aafa6772ccae85b9fe83ddc6dfc6c1853"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_RBUF01SR_PAR0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch017get_RBUF01SR_PAR0Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get RBUF01SR’s PAR0 bit.</p>
<p>Protocol-Related Argument in RBUF0 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch017get_RBUF01SR_SOF0Ev">
<span id="_CPPv3NV7XMC47009usic0_ch017get_RBUF01SR_SOF0Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch017get_RBUF01SR_SOF0Ev"></span><span id="XMC4700::usic0_ch0::get_RBUF01SR_SOF0V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a7f4690c0fe18588d92fb6efc218b322f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_RBUF01SR_SOF0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch017get_RBUF01SR_SOF0Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get RBUF01SR’s SOF0 bit.</p>
<p>Start of Frame in RBUF0 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch018get_RBUF01SR_WLEN0Ev">
<span id="_CPPv3NV7XMC47009usic0_ch018get_RBUF01SR_WLEN0Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch018get_RBUF01SR_WLEN0Ev"></span><span id="XMC4700::usic0_ch0::get_RBUF01SR_WLEN0V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1af84e24c0f96351d722874f8dc574a8c0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_RBUF01SR_WLEN0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch018get_RBUF01SR_WLEN0Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get RBUF01SR’s WLEN0 field.</p>
<p>Received Data Word Length in RBUF0 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch012get_RBUF01SRERbRbRbRbRbRbR24USIC0_CH0_RBUF01SR_WLEN1RbRbRbRbRbRbR7uint8_t">
<span id="_CPPv3NV7XMC47009usic0_ch012get_RBUF01SRERbRbRbRbRbRbR24USIC0_CH0_RBUF01SR_WLEN1RbRbRbRbRbRbR7uint8_t"></span><span id="_CPPv2NV7XMC47009usic0_ch012get_RBUF01SRERbRbRbRbRbRbR24USIC0_CH0_RBUF01SR_WLEN1RbRbRbRbRbRbR7uint8_t"></span><span id="XMC4700::usic0_ch0::get_RBUF01SR__bR.bR.bR.bR.bR.bR.USIC0_CH0_RBUF01SR_WLEN1R.bR.bR.bR.bR.bR.bR.uint8_tRV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1acaaf8d191a8e4b81f46770dc84440244"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_RBUF01SR</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">DS1</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">RDV11</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">RDV10</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PERR1</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PAR1</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">SOF1</span></span>, <a class="reference internal" href="enum_USIC0__CH0__RBUF01SR__WLEN1_8h_1afafaa7ca5fb7dc6e962dab904d4aa618.html#_CPPv4N7XMC470024USIC0_CH0_RBUF01SR_WLEN1E" title="XMC4700::USIC0_CH0_RBUF01SR_WLEN1"><span class="n"><span class="pre">USIC0_CH0_RBUF01SR_WLEN1</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">WLEN1</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">DS0</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">RDV01</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">RDV00</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PERR0</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PAR0</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">SOF0</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">WLEN0</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch012get_RBUF01SRERbRbRbRbRbRbR24USIC0_CH0_RBUF01SR_WLEN1RbRbRbRbRbRbR7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get all of RBUF01SR’s bit fields.</p>
<p>(read-only) Receiver Buffer 01 Status Register </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch012set_FMR_SIO5Ev">
<span id="_CPPv3NV7XMC47009usic0_ch012set_FMR_SIO5Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch012set_FMR_SIO5Ev"></span><span id="XMC4700::usic0_ch0::set_FMR_SIO5V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a1106a9f329b279fcdd32b627082a75d8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_FMR_SIO5</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch012set_FMR_SIO5Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set FMR’s SIO5 bit.</p>
<p>Set Interrupt Output SRx </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014clear_FMR_SIO5Ev">
<span id="_CPPv3NV7XMC47009usic0_ch014clear_FMR_SIO5Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch014clear_FMR_SIO5Ev"></span><span id="XMC4700::usic0_ch0::clear_FMR_SIO5V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1abd9dbde235ad09b8150281b24e164717"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_FMR_SIO5</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014clear_FMR_SIO5Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear FMR’s SIO5 bit.</p>
<p>Set Interrupt Output SRx </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015toggle_FMR_SIO5Ev">
<span id="_CPPv3NV7XMC47009usic0_ch015toggle_FMR_SIO5Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch015toggle_FMR_SIO5Ev"></span><span id="XMC4700::usic0_ch0::toggle_FMR_SIO5V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a0a6670aad3ec663c7e3cd56cc786f1ce"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_FMR_SIO5</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015toggle_FMR_SIO5Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle FMR’s SIO5 bit.</p>
<p>Set Interrupt Output SRx </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch012set_FMR_SIO4Ev">
<span id="_CPPv3NV7XMC47009usic0_ch012set_FMR_SIO4Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch012set_FMR_SIO4Ev"></span><span id="XMC4700::usic0_ch0::set_FMR_SIO4V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a0178918e3dcfe0cfbce095fdf0e0a61b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_FMR_SIO4</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch012set_FMR_SIO4Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set FMR’s SIO4 bit.</p>
<p>Set Interrupt Output SRx </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014clear_FMR_SIO4Ev">
<span id="_CPPv3NV7XMC47009usic0_ch014clear_FMR_SIO4Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch014clear_FMR_SIO4Ev"></span><span id="XMC4700::usic0_ch0::clear_FMR_SIO4V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a9146e5b7226185a49632d1b2e1409b4f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_FMR_SIO4</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014clear_FMR_SIO4Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear FMR’s SIO4 bit.</p>
<p>Set Interrupt Output SRx </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015toggle_FMR_SIO4Ev">
<span id="_CPPv3NV7XMC47009usic0_ch015toggle_FMR_SIO4Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch015toggle_FMR_SIO4Ev"></span><span id="XMC4700::usic0_ch0::toggle_FMR_SIO4V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1affb881c645e3c809ef981337ca495faf"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_FMR_SIO4</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015toggle_FMR_SIO4Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle FMR’s SIO4 bit.</p>
<p>Set Interrupt Output SRx </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch012set_FMR_SIO3Ev">
<span id="_CPPv3NV7XMC47009usic0_ch012set_FMR_SIO3Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch012set_FMR_SIO3Ev"></span><span id="XMC4700::usic0_ch0::set_FMR_SIO3V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a2921c6f6557d8d5cdb0df1317616c70a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_FMR_SIO3</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch012set_FMR_SIO3Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set FMR’s SIO3 bit.</p>
<p>Set Interrupt Output SRx </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014clear_FMR_SIO3Ev">
<span id="_CPPv3NV7XMC47009usic0_ch014clear_FMR_SIO3Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch014clear_FMR_SIO3Ev"></span><span id="XMC4700::usic0_ch0::clear_FMR_SIO3V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a7552d83c208c7825edf81f0bb6e5e133"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_FMR_SIO3</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014clear_FMR_SIO3Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear FMR’s SIO3 bit.</p>
<p>Set Interrupt Output SRx </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015toggle_FMR_SIO3Ev">
<span id="_CPPv3NV7XMC47009usic0_ch015toggle_FMR_SIO3Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch015toggle_FMR_SIO3Ev"></span><span id="XMC4700::usic0_ch0::toggle_FMR_SIO3V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ac663a8f436dcd5cc993fde625654c0a9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_FMR_SIO3</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015toggle_FMR_SIO3Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle FMR’s SIO3 bit.</p>
<p>Set Interrupt Output SRx </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch012set_FMR_SIO2Ev">
<span id="_CPPv3NV7XMC47009usic0_ch012set_FMR_SIO2Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch012set_FMR_SIO2Ev"></span><span id="XMC4700::usic0_ch0::set_FMR_SIO2V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a3379aa4ecdd5ebfa31148f143443c20e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_FMR_SIO2</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch012set_FMR_SIO2Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set FMR’s SIO2 bit.</p>
<p>Set Interrupt Output SRx </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014clear_FMR_SIO2Ev">
<span id="_CPPv3NV7XMC47009usic0_ch014clear_FMR_SIO2Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch014clear_FMR_SIO2Ev"></span><span id="XMC4700::usic0_ch0::clear_FMR_SIO2V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1aa9df5e8e9383b2e9cc7c68c25a0c8869"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_FMR_SIO2</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014clear_FMR_SIO2Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear FMR’s SIO2 bit.</p>
<p>Set Interrupt Output SRx </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015toggle_FMR_SIO2Ev">
<span id="_CPPv3NV7XMC47009usic0_ch015toggle_FMR_SIO2Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch015toggle_FMR_SIO2Ev"></span><span id="XMC4700::usic0_ch0::toggle_FMR_SIO2V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ab441626e32b0481daedb9b957a6212cb"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_FMR_SIO2</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015toggle_FMR_SIO2Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle FMR’s SIO2 bit.</p>
<p>Set Interrupt Output SRx </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch012set_FMR_SIO1Ev">
<span id="_CPPv3NV7XMC47009usic0_ch012set_FMR_SIO1Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch012set_FMR_SIO1Ev"></span><span id="XMC4700::usic0_ch0::set_FMR_SIO1V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a76d6deae68ffde94c279d076bfd5047d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_FMR_SIO1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch012set_FMR_SIO1Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set FMR’s SIO1 bit.</p>
<p>Set Interrupt Output SRx </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014clear_FMR_SIO1Ev">
<span id="_CPPv3NV7XMC47009usic0_ch014clear_FMR_SIO1Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch014clear_FMR_SIO1Ev"></span><span id="XMC4700::usic0_ch0::clear_FMR_SIO1V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a17f812c9f04b13ae738eb9f122e0ec40"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_FMR_SIO1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014clear_FMR_SIO1Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear FMR’s SIO1 bit.</p>
<p>Set Interrupt Output SRx </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015toggle_FMR_SIO1Ev">
<span id="_CPPv3NV7XMC47009usic0_ch015toggle_FMR_SIO1Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch015toggle_FMR_SIO1Ev"></span><span id="XMC4700::usic0_ch0::toggle_FMR_SIO1V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a535cededae707fc744229bf85fefdabf"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_FMR_SIO1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015toggle_FMR_SIO1Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle FMR’s SIO1 bit.</p>
<p>Set Interrupt Output SRx </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch012set_FMR_SIO0Ev">
<span id="_CPPv3NV7XMC47009usic0_ch012set_FMR_SIO0Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch012set_FMR_SIO0Ev"></span><span id="XMC4700::usic0_ch0::set_FMR_SIO0V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1afc9167a583a455240d3fb5943814b84b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_FMR_SIO0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch012set_FMR_SIO0Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set FMR’s SIO0 bit.</p>
<p>Set Interrupt Output SRx </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014clear_FMR_SIO0Ev">
<span id="_CPPv3NV7XMC47009usic0_ch014clear_FMR_SIO0Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch014clear_FMR_SIO0Ev"></span><span id="XMC4700::usic0_ch0::clear_FMR_SIO0V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a2d9868f64fd4321806d0ad37566dcff5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_FMR_SIO0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014clear_FMR_SIO0Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear FMR’s SIO0 bit.</p>
<p>Set Interrupt Output SRx </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015toggle_FMR_SIO0Ev">
<span id="_CPPv3NV7XMC47009usic0_ch015toggle_FMR_SIO0Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch015toggle_FMR_SIO0Ev"></span><span id="XMC4700::usic0_ch0::toggle_FMR_SIO0V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a2d6bdcc312d98a7adca97ee508ddf3d4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_FMR_SIO0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015toggle_FMR_SIO0Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle FMR’s SIO0 bit.</p>
<p>Set Interrupt Output SRx </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch013set_FMR_CRDV1Ev">
<span id="_CPPv3NV7XMC47009usic0_ch013set_FMR_CRDV1Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch013set_FMR_CRDV1Ev"></span><span id="XMC4700::usic0_ch0::set_FMR_CRDV1V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1aa21fb5d7ceb665ebcdbf6de13349b32b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_FMR_CRDV1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch013set_FMR_CRDV1Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set FMR’s CRDV1 bit.</p>
<p>Clear Bit RDV for RBUF1 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015clear_FMR_CRDV1Ev">
<span id="_CPPv3NV7XMC47009usic0_ch015clear_FMR_CRDV1Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch015clear_FMR_CRDV1Ev"></span><span id="XMC4700::usic0_ch0::clear_FMR_CRDV1V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1affaa6c059804f853958984ae1a094162"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_FMR_CRDV1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015clear_FMR_CRDV1Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear FMR’s CRDV1 bit.</p>
<p>Clear Bit RDV for RBUF1 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch016toggle_FMR_CRDV1Ev">
<span id="_CPPv3NV7XMC47009usic0_ch016toggle_FMR_CRDV1Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch016toggle_FMR_CRDV1Ev"></span><span id="XMC4700::usic0_ch0::toggle_FMR_CRDV1V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ad949bffadd05fec8a1fc457cf869d166"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_FMR_CRDV1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch016toggle_FMR_CRDV1Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle FMR’s CRDV1 bit.</p>
<p>Clear Bit RDV for RBUF1 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch013set_FMR_CRDV0Ev">
<span id="_CPPv3NV7XMC47009usic0_ch013set_FMR_CRDV0Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch013set_FMR_CRDV0Ev"></span><span id="XMC4700::usic0_ch0::set_FMR_CRDV0V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a8308069d7140ea954dd24e4aa8932c1a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_FMR_CRDV0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch013set_FMR_CRDV0Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set FMR’s CRDV0 bit.</p>
<p>Clear Bits RDV for RBUF0 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015clear_FMR_CRDV0Ev">
<span id="_CPPv3NV7XMC47009usic0_ch015clear_FMR_CRDV0Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch015clear_FMR_CRDV0Ev"></span><span id="XMC4700::usic0_ch0::clear_FMR_CRDV0V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a8e89abaac810a0939de2e6341bd55a87"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_FMR_CRDV0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015clear_FMR_CRDV0Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear FMR’s CRDV0 bit.</p>
<p>Clear Bits RDV for RBUF0 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch016toggle_FMR_CRDV0Ev">
<span id="_CPPv3NV7XMC47009usic0_ch016toggle_FMR_CRDV0Ev"></span><span id="_CPPv2NV7XMC47009usic0_ch016toggle_FMR_CRDV0Ev"></span><span id="XMC4700::usic0_ch0::toggle_FMR_CRDV0V"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a99434a329065679f6d5662fe4658c937"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_FMR_CRDV0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch016toggle_FMR_CRDV0Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle FMR’s CRDV0 bit.</p>
<p>Clear Bits RDV for RBUF0 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch012set_FMR_ATVCEv">
<span id="_CPPv3NV7XMC47009usic0_ch012set_FMR_ATVCEv"></span><span id="_CPPv2NV7XMC47009usic0_ch012set_FMR_ATVCEv"></span><span id="XMC4700::usic0_ch0::set_FMR_ATVCV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a44bffdde85c87774849f7bc891c5f865"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_FMR_ATVC</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch012set_FMR_ATVCEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set FMR’s ATVC bit.</p>
<p>Activate Bit TVC </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014clear_FMR_ATVCEv">
<span id="_CPPv3NV7XMC47009usic0_ch014clear_FMR_ATVCEv"></span><span id="_CPPv2NV7XMC47009usic0_ch014clear_FMR_ATVCEv"></span><span id="XMC4700::usic0_ch0::clear_FMR_ATVCV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1af3ce6d6ecd1b7b1141eeac6310cb5507"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_FMR_ATVC</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014clear_FMR_ATVCEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear FMR’s ATVC bit.</p>
<p>Activate Bit TVC </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015toggle_FMR_ATVCEv">
<span id="_CPPv3NV7XMC47009usic0_ch015toggle_FMR_ATVCEv"></span><span id="_CPPv2NV7XMC47009usic0_ch015toggle_FMR_ATVCEv"></span><span id="XMC4700::usic0_ch0::toggle_FMR_ATVCV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ac5b9bd8dbbe3b826035731036a46c334"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_FMR_ATVC</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015toggle_FMR_ATVCEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle FMR’s ATVC bit.</p>
<p>Activate Bit TVC </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch012set_FMR_MTDVE18USIC0_CH0_FMR_MTDV">
<span id="_CPPv3NV7XMC47009usic0_ch012set_FMR_MTDVE18USIC0_CH0_FMR_MTDV"></span><span id="_CPPv2NV7XMC47009usic0_ch012set_FMR_MTDVE18USIC0_CH0_FMR_MTDV"></span><span id="XMC4700::usic0_ch0::set_FMR_MTDV__USIC0_CH0_FMR_MTDVV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1acc7f80f01b9e9bd62854fe2b9ad14fd0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_FMR_MTDV</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_USIC0__CH0__FMR__MTDV_8h_1a1a42d2526c3bed0bc7af409bea66c82f.html#_CPPv4N7XMC470018USIC0_CH0_FMR_MTDVE" title="XMC4700::USIC0_CH0_FMR_MTDV"><span class="n"><span class="pre">USIC0_CH0_FMR_MTDV</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch012set_FMR_MTDVE18USIC0_CH0_FMR_MTDV" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set FMR’s MTDV field.</p>
<p>Modify Transmit Data Valid </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch07set_FMREbbbbbbbbb18USIC0_CH0_FMR_MTDV">
<span id="_CPPv3NV7XMC47009usic0_ch07set_FMREbbbbbbbbb18USIC0_CH0_FMR_MTDV"></span><span id="_CPPv2NV7XMC47009usic0_ch07set_FMREbbbbbbbbb18USIC0_CH0_FMR_MTDV"></span><span id="XMC4700::usic0_ch0::set_FMR__b.b.b.b.b.b.b.b.b.USIC0_CH0_FMR_MTDVV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a35cac6ecbcadea412103308c0b966515"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_FMR</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">SIO5</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">SIO4</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">SIO3</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">SIO2</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">SIO1</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">SIO0</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">CRDV1</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">CRDV0</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">ATVC</span></span>, <a class="reference internal" href="enum_USIC0__CH0__FMR__MTDV_8h_1a1a42d2526c3bed0bc7af409bea66c82f.html#_CPPv4N7XMC470018USIC0_CH0_FMR_MTDVE" title="XMC4700::USIC0_CH0_FMR_MTDV"><span class="n"><span class="pre">USIC0_CH0_FMR_MTDV</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">MTDV</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch07set_FMREbbbbbbbbb18USIC0_CH0_FMR_MTDV" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set all of FMR’s bit fields.</p>
<p>(write-only) Flag Modification Register </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014get_TBUF_TDATAENSt6size_tE">
<span id="_CPPv3NV7XMC47009usic0_ch014get_TBUF_TDATAENSt6size_tE"></span><span id="_CPPv2NV7XMC47009usic0_ch014get_TBUF_TDATAENSt6size_tE"></span><span id="XMC4700::usic0_ch0::get_TBUF_TDATA__std::sV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1aed22a3ad48262e6d995b97b2cece4db6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_TBUF_TDATA</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">std</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">size_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">index</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014get_TBUF_TDATAENSt6size_tE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get TBUF’s TDATA field.</p>
<p>Transmit Data </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014set_TBUF_TDATAENSt6size_tE8uint16_t">
<span id="_CPPv3NV7XMC47009usic0_ch014set_TBUF_TDATAENSt6size_tE8uint16_t"></span><span id="_CPPv2NV7XMC47009usic0_ch014set_TBUF_TDATAENSt6size_tE8uint16_t"></span><span id="XMC4700::usic0_ch0::set_TBUF_TDATA__std::s.uint16_tV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a8aea94e08e5b51a4e7dc356ceb2831ce"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_TBUF_TDATA</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">std</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">size_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">index</span></span>, <span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014set_TBUF_TDATAENSt6size_tE8uint16_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set TBUF’s TDATA field.</p>
<p>Transmit Data </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch013get_BYP_BDATAEv">
<span id="_CPPv3NV7XMC47009usic0_ch013get_BYP_BDATAEv"></span><span id="_CPPv2NV7XMC47009usic0_ch013get_BYP_BDATAEv"></span><span id="XMC4700::usic0_ch0::get_BYP_BDATAV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1aad8bb44d3acfb5decd225b8f7818a967"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_BYP_BDATA</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch013get_BYP_BDATAEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get BYP’s BDATA field.</p>
<p>Bypass Data </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch013set_BYP_BDATAE8uint16_t">
<span id="_CPPv3NV7XMC47009usic0_ch013set_BYP_BDATAE8uint16_t"></span><span id="_CPPv2NV7XMC47009usic0_ch013set_BYP_BDATAE8uint16_t"></span><span id="XMC4700::usic0_ch0::set_BYP_BDATA__uint16_tV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ac3a425327eebc08ffdd4b96343d548e2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_BYP_BDATA</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch013set_BYP_BDATAE8uint16_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set BYP’s BDATA field.</p>
<p>Bypass Data </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014get_BYPCR_BHPCEv">
<span id="_CPPv3NV7XMC47009usic0_ch014get_BYPCR_BHPCEv"></span><span id="_CPPv2NV7XMC47009usic0_ch014get_BYPCR_BHPCEv"></span><span id="XMC4700::usic0_ch0::get_BYPCR_BHPCV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ac3d2db256b5b5a9c51b1639d9561effd"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_BYPCR_BHPC</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014get_BYPCR_BHPCEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get BYPCR’s BHPC field.</p>
<p>Bypass Hardware Port Control </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014set_BYPCR_BHPCE7uint8_t">
<span id="_CPPv3NV7XMC47009usic0_ch014set_BYPCR_BHPCE7uint8_t"></span><span id="_CPPv2NV7XMC47009usic0_ch014set_BYPCR_BHPCE7uint8_t"></span><span id="XMC4700::usic0_ch0::set_BYPCR_BHPC__uint8_tV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a143c15b87c6d132432148bdfe2dabcec"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_BYPCR_BHPC</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014set_BYPCR_BHPCE7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set BYPCR’s BHPC field.</p>
<p>Bypass Hardware Port Control </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015get_BYPCR_BSELOEv">
<span id="_CPPv3NV7XMC47009usic0_ch015get_BYPCR_BSELOEv"></span><span id="_CPPv2NV7XMC47009usic0_ch015get_BYPCR_BSELOEv"></span><span id="XMC4700::usic0_ch0::get_BYPCR_BSELOV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a8a1375b2e2532434c7d95ed353507695"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_BYPCR_BSELO</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015get_BYPCR_BSELOEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get BYPCR’s BSELO field.</p>
<p>Bypass Select Outputs </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015set_BYPCR_BSELOE7uint8_t">
<span id="_CPPv3NV7XMC47009usic0_ch015set_BYPCR_BSELOE7uint8_t"></span><span id="_CPPv2NV7XMC47009usic0_ch015set_BYPCR_BSELOE7uint8_t"></span><span id="XMC4700::usic0_ch0::set_BYPCR_BSELO__uint8_tV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ae3d45cff66b614c47cac3e28c9a53920"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_BYPCR_BSELO</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015set_BYPCR_BSELOE7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set BYPCR’s BSELO field.</p>
<p>Bypass Select Outputs </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch013get_BYPCR_BDVEv">
<span id="_CPPv3NV7XMC47009usic0_ch013get_BYPCR_BDVEv"></span><span id="_CPPv2NV7XMC47009usic0_ch013get_BYPCR_BDVEv"></span><span id="XMC4700::usic0_ch0::get_BYPCR_BDVV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a0c09f333012b4ee71486284f568d0f1f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_BYPCR_BDV</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch013get_BYPCR_BDVEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get BYPCR’s BDV bit.</p>
<p>Bypass Data Valid </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015get_BYPCR_BPRIOEv">
<span id="_CPPv3NV7XMC47009usic0_ch015get_BYPCR_BPRIOEv"></span><span id="_CPPv2NV7XMC47009usic0_ch015get_BYPCR_BPRIOEv"></span><span id="XMC4700::usic0_ch0::get_BYPCR_BPRIOV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1abf50cef04b0bac880dee5c4ca4301a4e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_BYPCR_BPRIO</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015get_BYPCR_BPRIOEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get BYPCR’s BPRIO bit.</p>
<p>Bypass Priority </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015set_BYPCR_BPRIOEv">
<span id="_CPPv3NV7XMC47009usic0_ch015set_BYPCR_BPRIOEv"></span><span id="_CPPv2NV7XMC47009usic0_ch015set_BYPCR_BPRIOEv"></span><span id="XMC4700::usic0_ch0::set_BYPCR_BPRIOV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a1477f2d135960212f73184cd06782772"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_BYPCR_BPRIO</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015set_BYPCR_BPRIOEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set BYPCR’s BPRIO bit.</p>
<p>Bypass Priority </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch017clear_BYPCR_BPRIOEv">
<span id="_CPPv3NV7XMC47009usic0_ch017clear_BYPCR_BPRIOEv"></span><span id="_CPPv2NV7XMC47009usic0_ch017clear_BYPCR_BPRIOEv"></span><span id="XMC4700::usic0_ch0::clear_BYPCR_BPRIOV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1aa0537095fb5b725baf59b3ba481bdb3a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_BYPCR_BPRIO</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch017clear_BYPCR_BPRIOEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear BYPCR’s BPRIO bit.</p>
<p>Bypass Priority </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch018toggle_BYPCR_BPRIOEv">
<span id="_CPPv3NV7XMC47009usic0_ch018toggle_BYPCR_BPRIOEv"></span><span id="_CPPv2NV7XMC47009usic0_ch018toggle_BYPCR_BPRIOEv"></span><span id="XMC4700::usic0_ch0::toggle_BYPCR_BPRIOV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1af64114294ddea637f768b2663748dcda"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_BYPCR_BPRIO</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch018toggle_BYPCR_BPRIOEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle BYPCR’s BPRIO bit.</p>
<p>Bypass Priority </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015get_BYPCR_BDVTREv">
<span id="_CPPv3NV7XMC47009usic0_ch015get_BYPCR_BDVTREv"></span><span id="_CPPv2NV7XMC47009usic0_ch015get_BYPCR_BDVTREv"></span><span id="XMC4700::usic0_ch0::get_BYPCR_BDVTRV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a96866ad1dc4ab5e8dc232b7e83f5bb81"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_BYPCR_BDVTR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015get_BYPCR_BDVTREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get BYPCR’s BDVTR bit.</p>
<p>Bypass Data Valid Trigger </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015set_BYPCR_BDVTREv">
<span id="_CPPv3NV7XMC47009usic0_ch015set_BYPCR_BDVTREv"></span><span id="_CPPv2NV7XMC47009usic0_ch015set_BYPCR_BDVTREv"></span><span id="XMC4700::usic0_ch0::set_BYPCR_BDVTRV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a25bdcd372abde560b1931e34bde2b662"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_BYPCR_BDVTR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015set_BYPCR_BDVTREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set BYPCR’s BDVTR bit.</p>
<p>Bypass Data Valid Trigger </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch017clear_BYPCR_BDVTREv">
<span id="_CPPv3NV7XMC47009usic0_ch017clear_BYPCR_BDVTREv"></span><span id="_CPPv2NV7XMC47009usic0_ch017clear_BYPCR_BDVTREv"></span><span id="XMC4700::usic0_ch0::clear_BYPCR_BDVTRV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a2ab09a5fdac27ac44b2ffffa764d6a16"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_BYPCR_BDVTR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch017clear_BYPCR_BDVTREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear BYPCR’s BDVTR bit.</p>
<p>Bypass Data Valid Trigger </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch018toggle_BYPCR_BDVTREv">
<span id="_CPPv3NV7XMC47009usic0_ch018toggle_BYPCR_BDVTREv"></span><span id="_CPPv2NV7XMC47009usic0_ch018toggle_BYPCR_BDVTREv"></span><span id="XMC4700::usic0_ch0::toggle_BYPCR_BDVTRV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a001b17a897b5727460f34d0a41120408"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_BYPCR_BDVTR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch018toggle_BYPCR_BDVTREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle BYPCR’s BDVTR bit.</p>
<p>Bypass Data Valid Trigger </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014get_BYPCR_BDENEv">
<span id="_CPPv3NV7XMC47009usic0_ch014get_BYPCR_BDENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch014get_BYPCR_BDENEv"></span><span id="XMC4700::usic0_ch0::get_BYPCR_BDENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a47aa401a9f566f092e881b8156834bdb"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_USIC0__CH0__BYPCR__BDEN_8h_1a5f81d358e48f4f76194c07203e9a0334.html#_CPPv4N7XMC470020USIC0_CH0_BYPCR_BDENE" title="XMC4700::USIC0_CH0_BYPCR_BDEN"><span class="n"><span class="pre">USIC0_CH0_BYPCR_BDEN</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_BYPCR_BDEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014get_BYPCR_BDENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get BYPCR’s BDEN field.</p>
<p>Bypass Data Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014set_BYPCR_BDENE20USIC0_CH0_BYPCR_BDEN">
<span id="_CPPv3NV7XMC47009usic0_ch014set_BYPCR_BDENE20USIC0_CH0_BYPCR_BDEN"></span><span id="_CPPv2NV7XMC47009usic0_ch014set_BYPCR_BDENE20USIC0_CH0_BYPCR_BDEN"></span><span id="XMC4700::usic0_ch0::set_BYPCR_BDEN__USIC0_CH0_BYPCR_BDENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1aca17bcdc5aba4d49799c3aa785bd5dca"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_BYPCR_BDEN</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_USIC0__CH0__BYPCR__BDEN_8h_1a5f81d358e48f4f76194c07203e9a0334.html#_CPPv4N7XMC470020USIC0_CH0_BYPCR_BDENE" title="XMC4700::USIC0_CH0_BYPCR_BDEN"><span class="n"><span class="pre">USIC0_CH0_BYPCR_BDEN</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014set_BYPCR_BDENE20USIC0_CH0_BYPCR_BDEN" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set BYPCR’s BDEN field.</p>
<p>Bypass Data Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015get_BYPCR_BDSSMEv">
<span id="_CPPv3NV7XMC47009usic0_ch015get_BYPCR_BDSSMEv"></span><span id="_CPPv2NV7XMC47009usic0_ch015get_BYPCR_BDSSMEv"></span><span id="XMC4700::usic0_ch0::get_BYPCR_BDSSMV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ac21e9024f685db6c28dbf70c024e68b4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_BYPCR_BDSSM</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015get_BYPCR_BDSSMEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get BYPCR’s BDSSM bit.</p>
<p>Bypass Data Single Shot Mode </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015set_BYPCR_BDSSMEv">
<span id="_CPPv3NV7XMC47009usic0_ch015set_BYPCR_BDSSMEv"></span><span id="_CPPv2NV7XMC47009usic0_ch015set_BYPCR_BDSSMEv"></span><span id="XMC4700::usic0_ch0::set_BYPCR_BDSSMV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a44aaed312674f9bf474b9aa5e0058f9b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_BYPCR_BDSSM</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015set_BYPCR_BDSSMEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set BYPCR’s BDSSM bit.</p>
<p>Bypass Data Single Shot Mode </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch017clear_BYPCR_BDSSMEv">
<span id="_CPPv3NV7XMC47009usic0_ch017clear_BYPCR_BDSSMEv"></span><span id="_CPPv2NV7XMC47009usic0_ch017clear_BYPCR_BDSSMEv"></span><span id="XMC4700::usic0_ch0::clear_BYPCR_BDSSMV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1af91099b4e52e45c9702e0ba7180b01cf"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_BYPCR_BDSSM</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch017clear_BYPCR_BDSSMEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear BYPCR’s BDSSM bit.</p>
<p>Bypass Data Single Shot Mode </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch018toggle_BYPCR_BDSSMEv">
<span id="_CPPv3NV7XMC47009usic0_ch018toggle_BYPCR_BDSSMEv"></span><span id="_CPPv2NV7XMC47009usic0_ch018toggle_BYPCR_BDSSMEv"></span><span id="XMC4700::usic0_ch0::toggle_BYPCR_BDSSMV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a7ea9102b3cc5e842c264362c10fffade"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_BYPCR_BDSSM</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch018toggle_BYPCR_BDSSMEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle BYPCR’s BDSSM bit.</p>
<p>Bypass Data Single Shot Mode </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014get_BYPCR_BWLEEv">
<span id="_CPPv3NV7XMC47009usic0_ch014get_BYPCR_BWLEEv"></span><span id="_CPPv2NV7XMC47009usic0_ch014get_BYPCR_BWLEEv"></span><span id="XMC4700::usic0_ch0::get_BYPCR_BWLEV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a001aba9c4807af02d33d56d338128a90"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_BYPCR_BWLE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014get_BYPCR_BWLEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get BYPCR’s BWLE field.</p>
<p>Bypass Word Length </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014set_BYPCR_BWLEE7uint8_t">
<span id="_CPPv3NV7XMC47009usic0_ch014set_BYPCR_BWLEE7uint8_t"></span><span id="_CPPv2NV7XMC47009usic0_ch014set_BYPCR_BWLEE7uint8_t"></span><span id="XMC4700::usic0_ch0::set_BYPCR_BWLE__uint8_tV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1acb9ce9186bda77764d67b27a90c666df"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_BYPCR_BWLE</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014set_BYPCR_BWLEE7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set BYPCR’s BWLE field.</p>
<p>Bypass Word Length </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch09get_BYPCRER7uint8_tR7uint8_tRbRbRbR20USIC0_CH0_BYPCR_BDENRbR7uint8_t">
<span id="_CPPv3NV7XMC47009usic0_ch09get_BYPCRER7uint8_tR7uint8_tRbRbRbR20USIC0_CH0_BYPCR_BDENRbR7uint8_t"></span><span id="_CPPv2NV7XMC47009usic0_ch09get_BYPCRER7uint8_tR7uint8_tRbRbRbR20USIC0_CH0_BYPCR_BDENRbR7uint8_t"></span><span id="XMC4700::usic0_ch0::get_BYPCR__uint8_tR.uint8_tR.bR.bR.bR.USIC0_CH0_BYPCR_BDENR.bR.uint8_tRV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a488f762238eea271fa4691901838fd50"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_BYPCR</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">BHPC</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">BSELO</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">BDV</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">BPRIO</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">BDVTR</span></span>, <a class="reference internal" href="enum_USIC0__CH0__BYPCR__BDEN_8h_1a5f81d358e48f4f76194c07203e9a0334.html#_CPPv4N7XMC470020USIC0_CH0_BYPCR_BDENE" title="XMC4700::USIC0_CH0_BYPCR_BDEN"><span class="n"><span class="pre">USIC0_CH0_BYPCR_BDEN</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">BDEN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">BDSSM</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">BWLE</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch09get_BYPCRER7uint8_tR7uint8_tRbRbRbR20USIC0_CH0_BYPCR_BDENRbR7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get all of BYPCR’s bit fields.</p>
<p>(read-write) Bypass Control Register </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch09set_BYPCRE7uint8_t7uint8_tbb20USIC0_CH0_BYPCR_BDENb7uint8_t">
<span id="_CPPv3NV7XMC47009usic0_ch09set_BYPCRE7uint8_t7uint8_tbb20USIC0_CH0_BYPCR_BDENb7uint8_t"></span><span id="_CPPv2NV7XMC47009usic0_ch09set_BYPCRE7uint8_t7uint8_tbb20USIC0_CH0_BYPCR_BDENb7uint8_t"></span><span id="XMC4700::usic0_ch0::set_BYPCR__uint8_t.uint8_t.b.b.USIC0_CH0_BYPCR_BDEN.b.uint8_tV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a3c71fb9b0548ad3108a3fb92694721ad"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_BYPCR</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">BHPC</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">BSELO</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">BPRIO</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">BDVTR</span></span>, <a class="reference internal" href="enum_USIC0__CH0__BYPCR__BDEN_8h_1a5f81d358e48f4f76194c07203e9a0334.html#_CPPv4N7XMC470020USIC0_CH0_BYPCR_BDENE" title="XMC4700::USIC0_CH0_BYPCR_BDEN"><span class="n"><span class="pre">USIC0_CH0_BYPCR_BDEN</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">BDEN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">BDSSM</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">BWLE</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch09set_BYPCRE7uint8_t7uint8_tbb20USIC0_CH0_BYPCR_BDENb7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set all of BYPCR’s bit fields.</p>
<p>(read-write) Bypass Control Register </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch017get_TBCTR_TBERIENEv">
<span id="_CPPv3NV7XMC47009usic0_ch017get_TBCTR_TBERIENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch017get_TBCTR_TBERIENEv"></span><span id="XMC4700::usic0_ch0::get_TBCTR_TBERIENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1aab6550211dc26dcc26db1f581fc9e130"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_TBCTR_TBERIEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch017get_TBCTR_TBERIENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get TBCTR’s TBERIEN bit.</p>
<p>Transmit Buffer Error Interrupt Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch017set_TBCTR_TBERIENEv">
<span id="_CPPv3NV7XMC47009usic0_ch017set_TBCTR_TBERIENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch017set_TBCTR_TBERIENEv"></span><span id="XMC4700::usic0_ch0::set_TBCTR_TBERIENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a926c03d264460ce339ae7c492dd91f59"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_TBCTR_TBERIEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch017set_TBCTR_TBERIENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set TBCTR’s TBERIEN bit.</p>
<p>Transmit Buffer Error Interrupt Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch019clear_TBCTR_TBERIENEv">
<span id="_CPPv3NV7XMC47009usic0_ch019clear_TBCTR_TBERIENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch019clear_TBCTR_TBERIENEv"></span><span id="XMC4700::usic0_ch0::clear_TBCTR_TBERIENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a50b0513eaf3ee2aa60eabfe635a5cbd1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_TBCTR_TBERIEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch019clear_TBCTR_TBERIENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear TBCTR’s TBERIEN bit.</p>
<p>Transmit Buffer Error Interrupt Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch020toggle_TBCTR_TBERIENEv">
<span id="_CPPv3NV7XMC47009usic0_ch020toggle_TBCTR_TBERIENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch020toggle_TBCTR_TBERIENEv"></span><span id="XMC4700::usic0_ch0::toggle_TBCTR_TBERIENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a86429bcc31b67ba2dd69a61abacfbc90"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_TBCTR_TBERIEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch020toggle_TBCTR_TBERIENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle TBCTR’s TBERIEN bit.</p>
<p>Transmit Buffer Error Interrupt Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch016get_TBCTR_STBIENEv">
<span id="_CPPv3NV7XMC47009usic0_ch016get_TBCTR_STBIENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch016get_TBCTR_STBIENEv"></span><span id="XMC4700::usic0_ch0::get_TBCTR_STBIENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a9a002c82dde024bf9408751aa5455a3e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_TBCTR_STBIEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch016get_TBCTR_STBIENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get TBCTR’s STBIEN bit.</p>
<p>Standard Transmit Buffer Interrupt Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch016set_TBCTR_STBIENEv">
<span id="_CPPv3NV7XMC47009usic0_ch016set_TBCTR_STBIENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch016set_TBCTR_STBIENEv"></span><span id="XMC4700::usic0_ch0::set_TBCTR_STBIENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a13d7111c3f92d5a834aedd7e2edb31f4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_TBCTR_STBIEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch016set_TBCTR_STBIENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set TBCTR’s STBIEN bit.</p>
<p>Standard Transmit Buffer Interrupt Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch018clear_TBCTR_STBIENEv">
<span id="_CPPv3NV7XMC47009usic0_ch018clear_TBCTR_STBIENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch018clear_TBCTR_STBIENEv"></span><span id="XMC4700::usic0_ch0::clear_TBCTR_STBIENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ad1487b868fee79ebdcdc6e768d47b39e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_TBCTR_STBIEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch018clear_TBCTR_STBIENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear TBCTR’s STBIEN bit.</p>
<p>Standard Transmit Buffer Interrupt Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch019toggle_TBCTR_STBIENEv">
<span id="_CPPv3NV7XMC47009usic0_ch019toggle_TBCTR_STBIENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch019toggle_TBCTR_STBIENEv"></span><span id="XMC4700::usic0_ch0::toggle_TBCTR_STBIENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a43fb7369349e6016c104fd3023b54f31"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_TBCTR_STBIEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch019toggle_TBCTR_STBIENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle TBCTR’s STBIEN bit.</p>
<p>Standard Transmit Buffer Interrupt Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch013get_TBCTR_LOFEv">
<span id="_CPPv3NV7XMC47009usic0_ch013get_TBCTR_LOFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch013get_TBCTR_LOFEv"></span><span id="XMC4700::usic0_ch0::get_TBCTR_LOFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a698b3eeb629433b78277506296380f12"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_TBCTR_LOF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch013get_TBCTR_LOFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get TBCTR’s LOF bit.</p>
<p>Buffer Event on Limit Overflow </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch013set_TBCTR_LOFEv">
<span id="_CPPv3NV7XMC47009usic0_ch013set_TBCTR_LOFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch013set_TBCTR_LOFEv"></span><span id="XMC4700::usic0_ch0::set_TBCTR_LOFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a21e32f89db2e7720750caffebf58dd38"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_TBCTR_LOF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch013set_TBCTR_LOFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set TBCTR’s LOF bit.</p>
<p>Buffer Event on Limit Overflow </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015clear_TBCTR_LOFEv">
<span id="_CPPv3NV7XMC47009usic0_ch015clear_TBCTR_LOFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch015clear_TBCTR_LOFEv"></span><span id="XMC4700::usic0_ch0::clear_TBCTR_LOFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ac1aa97463b88a2630fee89d222e02409"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_TBCTR_LOF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015clear_TBCTR_LOFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear TBCTR’s LOF bit.</p>
<p>Buffer Event on Limit Overflow </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch016toggle_TBCTR_LOFEv">
<span id="_CPPv3NV7XMC47009usic0_ch016toggle_TBCTR_LOFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch016toggle_TBCTR_LOFEv"></span><span id="XMC4700::usic0_ch0::toggle_TBCTR_LOFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a668b01c2e7fa725f5727b946ad2a06ee"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_TBCTR_LOF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch016toggle_TBCTR_LOFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle TBCTR’s LOF bit.</p>
<p>Buffer Event on Limit Overflow </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014get_TBCTR_SIZEEv">
<span id="_CPPv3NV7XMC47009usic0_ch014get_TBCTR_SIZEEv"></span><span id="_CPPv2NV7XMC47009usic0_ch014get_TBCTR_SIZEEv"></span><span id="XMC4700::usic0_ch0::get_TBCTR_SIZEV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a448f23a6b924a1d4a111225c767d9e0e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_USIC0__CH0__TBCTR__SIZE_8h_1a89f7e23f807d2d1a14e6e7272dd7bdc3.html#_CPPv4N7XMC470020USIC0_CH0_TBCTR_SIZEE" title="XMC4700::USIC0_CH0_TBCTR_SIZE"><span class="n"><span class="pre">USIC0_CH0_TBCTR_SIZE</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_TBCTR_SIZE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014get_TBCTR_SIZEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get TBCTR’s SIZE field.</p>
<p>Buffer Size </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014set_TBCTR_SIZEE20USIC0_CH0_TBCTR_SIZE">
<span id="_CPPv3NV7XMC47009usic0_ch014set_TBCTR_SIZEE20USIC0_CH0_TBCTR_SIZE"></span><span id="_CPPv2NV7XMC47009usic0_ch014set_TBCTR_SIZEE20USIC0_CH0_TBCTR_SIZE"></span><span id="XMC4700::usic0_ch0::set_TBCTR_SIZE__USIC0_CH0_TBCTR_SIZEV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a92d0f28f0333b842d1067c7b1536e946"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_TBCTR_SIZE</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_USIC0__CH0__TBCTR__SIZE_8h_1a89f7e23f807d2d1a14e6e7272dd7bdc3.html#_CPPv4N7XMC470020USIC0_CH0_TBCTR_SIZEE" title="XMC4700::USIC0_CH0_TBCTR_SIZE"><span class="n"><span class="pre">USIC0_CH0_TBCTR_SIZE</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014set_TBCTR_SIZEE20USIC0_CH0_TBCTR_SIZE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set TBCTR’s SIZE field.</p>
<p>Buffer Size </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch016get_TBCTR_ATBINPEv">
<span id="_CPPv3NV7XMC47009usic0_ch016get_TBCTR_ATBINPEv"></span><span id="_CPPv2NV7XMC47009usic0_ch016get_TBCTR_ATBINPEv"></span><span id="XMC4700::usic0_ch0::get_TBCTR_ATBINPV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a04126e196f3a203ae60daf447903af66"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_USIC0__CH0__INPR__TSINP_8h_1a6a0ef239a7ad4808a6502be3f16e8559.html#_CPPv4N7XMC470020USIC0_CH0_INPR_TSINPE" title="XMC4700::USIC0_CH0_INPR_TSINP"><span class="n"><span class="pre">USIC0_CH0_INPR_TSINP</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_TBCTR_ATBINP</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch016get_TBCTR_ATBINPEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get TBCTR’s ATBINP field.</p>
<p>Alternative Transmit Buffer Interrupt Node Pointer </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch016set_TBCTR_ATBINPE20USIC0_CH0_INPR_TSINP">
<span id="_CPPv3NV7XMC47009usic0_ch016set_TBCTR_ATBINPE20USIC0_CH0_INPR_TSINP"></span><span id="_CPPv2NV7XMC47009usic0_ch016set_TBCTR_ATBINPE20USIC0_CH0_INPR_TSINP"></span><span id="XMC4700::usic0_ch0::set_TBCTR_ATBINP__USIC0_CH0_INPR_TSINPV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1aa7b29c9f82cee4597769f68cbed7668b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_TBCTR_ATBINP</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_USIC0__CH0__INPR__TSINP_8h_1a6a0ef239a7ad4808a6502be3f16e8559.html#_CPPv4N7XMC470020USIC0_CH0_INPR_TSINPE" title="XMC4700::USIC0_CH0_INPR_TSINP"><span class="n"><span class="pre">USIC0_CH0_INPR_TSINP</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch016set_TBCTR_ATBINPE20USIC0_CH0_INPR_TSINP" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set TBCTR’s ATBINP field.</p>
<p>Alternative Transmit Buffer Interrupt Node Pointer </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch016get_TBCTR_STBINPEv">
<span id="_CPPv3NV7XMC47009usic0_ch016get_TBCTR_STBINPEv"></span><span id="_CPPv2NV7XMC47009usic0_ch016get_TBCTR_STBINPEv"></span><span id="XMC4700::usic0_ch0::get_TBCTR_STBINPV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1affacbd80dd34fa4c07d6c3a3e7127106"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_USIC0__CH0__INPR__TSINP_8h_1a6a0ef239a7ad4808a6502be3f16e8559.html#_CPPv4N7XMC470020USIC0_CH0_INPR_TSINPE" title="XMC4700::USIC0_CH0_INPR_TSINP"><span class="n"><span class="pre">USIC0_CH0_INPR_TSINP</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_TBCTR_STBINP</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch016get_TBCTR_STBINPEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get TBCTR’s STBINP field.</p>
<p>Standard Transmit Buffer Interrupt Node Pointer </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch016set_TBCTR_STBINPE20USIC0_CH0_INPR_TSINP">
<span id="_CPPv3NV7XMC47009usic0_ch016set_TBCTR_STBINPE20USIC0_CH0_INPR_TSINP"></span><span id="_CPPv2NV7XMC47009usic0_ch016set_TBCTR_STBINPE20USIC0_CH0_INPR_TSINP"></span><span id="XMC4700::usic0_ch0::set_TBCTR_STBINP__USIC0_CH0_INPR_TSINPV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1aae8a3ec1f96b35607bb7ddfaeb9eb47c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_TBCTR_STBINP</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_USIC0__CH0__INPR__TSINP_8h_1a6a0ef239a7ad4808a6502be3f16e8559.html#_CPPv4N7XMC470020USIC0_CH0_INPR_TSINPE" title="XMC4700::USIC0_CH0_INPR_TSINP"><span class="n"><span class="pre">USIC0_CH0_INPR_TSINP</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch016set_TBCTR_STBINPE20USIC0_CH0_INPR_TSINP" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set TBCTR’s STBINP field.</p>
<p>Standard Transmit Buffer Interrupt Node Pointer </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch016get_TBCTR_STBTENEv">
<span id="_CPPv3NV7XMC47009usic0_ch016get_TBCTR_STBTENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch016get_TBCTR_STBTENEv"></span><span id="XMC4700::usic0_ch0::get_TBCTR_STBTENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a5ee048006c46a97f0da7a779fc3297c2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_TBCTR_STBTEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch016get_TBCTR_STBTENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get TBCTR’s STBTEN bit.</p>
<p>Standard Transmit Buffer Trigger Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch016set_TBCTR_STBTENEv">
<span id="_CPPv3NV7XMC47009usic0_ch016set_TBCTR_STBTENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch016set_TBCTR_STBTENEv"></span><span id="XMC4700::usic0_ch0::set_TBCTR_STBTENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a930cf7cd3d008b1990ecbb0a6fd2e42e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_TBCTR_STBTEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch016set_TBCTR_STBTENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set TBCTR’s STBTEN bit.</p>
<p>Standard Transmit Buffer Trigger Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch018clear_TBCTR_STBTENEv">
<span id="_CPPv3NV7XMC47009usic0_ch018clear_TBCTR_STBTENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch018clear_TBCTR_STBTENEv"></span><span id="XMC4700::usic0_ch0::clear_TBCTR_STBTENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a6623648df16bcd3d3032491492e8bf27"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_TBCTR_STBTEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch018clear_TBCTR_STBTENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear TBCTR’s STBTEN bit.</p>
<p>Standard Transmit Buffer Trigger Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch019toggle_TBCTR_STBTENEv">
<span id="_CPPv3NV7XMC47009usic0_ch019toggle_TBCTR_STBTENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch019toggle_TBCTR_STBTENEv"></span><span id="XMC4700::usic0_ch0::toggle_TBCTR_STBTENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ac1f3ac1eb4e7221e7ce77f1c2de24e62"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_TBCTR_STBTEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch019toggle_TBCTR_STBTENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle TBCTR’s STBTEN bit.</p>
<p>Standard Transmit Buffer Trigger Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015get_TBCTR_STBTMEv">
<span id="_CPPv3NV7XMC47009usic0_ch015get_TBCTR_STBTMEv"></span><span id="_CPPv2NV7XMC47009usic0_ch015get_TBCTR_STBTMEv"></span><span id="XMC4700::usic0_ch0::get_TBCTR_STBTMV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ad114377767014e37fe22b626d6cc788e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_TBCTR_STBTM</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015get_TBCTR_STBTMEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get TBCTR’s STBTM bit.</p>
<p>Standard Transmit Buffer Trigger Mode </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015set_TBCTR_STBTMEv">
<span id="_CPPv3NV7XMC47009usic0_ch015set_TBCTR_STBTMEv"></span><span id="_CPPv2NV7XMC47009usic0_ch015set_TBCTR_STBTMEv"></span><span id="XMC4700::usic0_ch0::set_TBCTR_STBTMV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a3d76abc6c7b62dbd6ee48ee22078375b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_TBCTR_STBTM</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015set_TBCTR_STBTMEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set TBCTR’s STBTM bit.</p>
<p>Standard Transmit Buffer Trigger Mode </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch017clear_TBCTR_STBTMEv">
<span id="_CPPv3NV7XMC47009usic0_ch017clear_TBCTR_STBTMEv"></span><span id="_CPPv2NV7XMC47009usic0_ch017clear_TBCTR_STBTMEv"></span><span id="XMC4700::usic0_ch0::clear_TBCTR_STBTMV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1af30cc8d98e4c98d903823f2b7a6ad31d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_TBCTR_STBTM</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch017clear_TBCTR_STBTMEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear TBCTR’s STBTM bit.</p>
<p>Standard Transmit Buffer Trigger Mode </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch018toggle_TBCTR_STBTMEv">
<span id="_CPPv3NV7XMC47009usic0_ch018toggle_TBCTR_STBTMEv"></span><span id="_CPPv2NV7XMC47009usic0_ch018toggle_TBCTR_STBTMEv"></span><span id="XMC4700::usic0_ch0::toggle_TBCTR_STBTMV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a04a6325fccfe0255b43c07dca206b15a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_TBCTR_STBTM</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch018toggle_TBCTR_STBTMEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle TBCTR’s STBTM bit.</p>
<p>Standard Transmit Buffer Trigger Mode </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015get_TBCTR_LIMITEv">
<span id="_CPPv3NV7XMC47009usic0_ch015get_TBCTR_LIMITEv"></span><span id="_CPPv2NV7XMC47009usic0_ch015get_TBCTR_LIMITEv"></span><span id="XMC4700::usic0_ch0::get_TBCTR_LIMITV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a04e860e07c97c73f8fc61d8baddd8373"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_TBCTR_LIMIT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015get_TBCTR_LIMITEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get TBCTR’s LIMIT field.</p>
<p>Limit For Interrupt Generation </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015set_TBCTR_LIMITE7uint8_t">
<span id="_CPPv3NV7XMC47009usic0_ch015set_TBCTR_LIMITE7uint8_t"></span><span id="_CPPv2NV7XMC47009usic0_ch015set_TBCTR_LIMITE7uint8_t"></span><span id="XMC4700::usic0_ch0::set_TBCTR_LIMIT__uint8_tV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1af43d91eaf9295ab0cc44de6d0054ada8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_TBCTR_LIMIT</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015set_TBCTR_LIMITE7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set TBCTR’s LIMIT field.</p>
<p>Limit For Interrupt Generation </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014set_TBCTR_DPTRE7uint8_t">
<span id="_CPPv3NV7XMC47009usic0_ch014set_TBCTR_DPTRE7uint8_t"></span><span id="_CPPv2NV7XMC47009usic0_ch014set_TBCTR_DPTRE7uint8_t"></span><span id="XMC4700::usic0_ch0::set_TBCTR_DPTR__uint8_tV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a80b4896b0ae8544e3d0c1e9f8c8146bc"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_TBCTR_DPTR</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014set_TBCTR_DPTRE7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set TBCTR’s DPTR field.</p>
<p>Data Pointer </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch09get_TBCTRERbRbRbR20USIC0_CH0_TBCTR_SIZER20USIC0_CH0_INPR_TSINPR20USIC0_CH0_INPR_TSINPRbRbR7uint8_t">
<span id="_CPPv3NV7XMC47009usic0_ch09get_TBCTRERbRbRbR20USIC0_CH0_TBCTR_SIZER20USIC0_CH0_INPR_TSINPR20USIC0_CH0_INPR_TSINPRbRbR7uint8_t"></span><span id="_CPPv2NV7XMC47009usic0_ch09get_TBCTRERbRbRbR20USIC0_CH0_TBCTR_SIZER20USIC0_CH0_INPR_TSINPR20USIC0_CH0_INPR_TSINPRbRbR7uint8_t"></span><span id="XMC4700::usic0_ch0::get_TBCTR__bR.bR.bR.USIC0_CH0_TBCTR_SIZER.USIC0_CH0_INPR_TSINPR.USIC0_CH0_INPR_TSINPR.bR.bR.uint8_tRV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a828c8c0cee34f26ba6be98df9ab30fe5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_TBCTR</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">TBERIEN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">STBIEN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">LOF</span></span>, <a class="reference internal" href="enum_USIC0__CH0__TBCTR__SIZE_8h_1a89f7e23f807d2d1a14e6e7272dd7bdc3.html#_CPPv4N7XMC470020USIC0_CH0_TBCTR_SIZEE" title="XMC4700::USIC0_CH0_TBCTR_SIZE"><span class="n"><span class="pre">USIC0_CH0_TBCTR_SIZE</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">SIZE</span></span>, <a class="reference internal" href="enum_USIC0__CH0__INPR__TSINP_8h_1a6a0ef239a7ad4808a6502be3f16e8559.html#_CPPv4N7XMC470020USIC0_CH0_INPR_TSINPE" title="XMC4700::USIC0_CH0_INPR_TSINP"><span class="n"><span class="pre">USIC0_CH0_INPR_TSINP</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">ATBINP</span></span>, <a class="reference internal" href="enum_USIC0__CH0__INPR__TSINP_8h_1a6a0ef239a7ad4808a6502be3f16e8559.html#_CPPv4N7XMC470020USIC0_CH0_INPR_TSINPE" title="XMC4700::USIC0_CH0_INPR_TSINP"><span class="n"><span class="pre">USIC0_CH0_INPR_TSINP</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">STBINP</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">STBTEN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">STBTM</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">LIMIT</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch09get_TBCTRERbRbRbR20USIC0_CH0_TBCTR_SIZER20USIC0_CH0_INPR_TSINPR20USIC0_CH0_INPR_TSINPRbRbR7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get all of TBCTR’s bit fields.</p>
<p>(read-write) Transmitter Buffer Control Register </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch09set_TBCTREbbb20USIC0_CH0_TBCTR_SIZE20USIC0_CH0_INPR_TSINP20USIC0_CH0_INPR_TSINPbb7uint8_t7uint8_t">
<span id="_CPPv3NV7XMC47009usic0_ch09set_TBCTREbbb20USIC0_CH0_TBCTR_SIZE20USIC0_CH0_INPR_TSINP20USIC0_CH0_INPR_TSINPbb7uint8_t7uint8_t"></span><span id="_CPPv2NV7XMC47009usic0_ch09set_TBCTREbbb20USIC0_CH0_TBCTR_SIZE20USIC0_CH0_INPR_TSINP20USIC0_CH0_INPR_TSINPbb7uint8_t7uint8_t"></span><span id="XMC4700::usic0_ch0::set_TBCTR__b.b.b.USIC0_CH0_TBCTR_SIZE.USIC0_CH0_INPR_TSINP.USIC0_CH0_INPR_TSINP.b.b.uint8_t.uint8_tV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ac27867d330789f067c21d97bc5c1a318"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_TBCTR</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">TBERIEN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">STBIEN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">LOF</span></span>, <a class="reference internal" href="enum_USIC0__CH0__TBCTR__SIZE_8h_1a89f7e23f807d2d1a14e6e7272dd7bdc3.html#_CPPv4N7XMC470020USIC0_CH0_TBCTR_SIZEE" title="XMC4700::USIC0_CH0_TBCTR_SIZE"><span class="n"><span class="pre">USIC0_CH0_TBCTR_SIZE</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">SIZE</span></span>, <a class="reference internal" href="enum_USIC0__CH0__INPR__TSINP_8h_1a6a0ef239a7ad4808a6502be3f16e8559.html#_CPPv4N7XMC470020USIC0_CH0_INPR_TSINPE" title="XMC4700::USIC0_CH0_INPR_TSINP"><span class="n"><span class="pre">USIC0_CH0_INPR_TSINP</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">ATBINP</span></span>, <a class="reference internal" href="enum_USIC0__CH0__INPR__TSINP_8h_1a6a0ef239a7ad4808a6502be3f16e8559.html#_CPPv4N7XMC470020USIC0_CH0_INPR_TSINPE" title="XMC4700::USIC0_CH0_INPR_TSINP"><span class="n"><span class="pre">USIC0_CH0_INPR_TSINP</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">STBINP</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">STBTEN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">STBTM</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">LIMIT</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">DPTR</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch09set_TBCTREbbb20USIC0_CH0_TBCTR_SIZE20USIC0_CH0_INPR_TSINP20USIC0_CH0_INPR_TSINPbb7uint8_t7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set all of TBCTR’s bit fields.</p>
<p>(read-write) Transmitter Buffer Control Register </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch017get_RBCTR_RBERIENEv">
<span id="_CPPv3NV7XMC47009usic0_ch017get_RBCTR_RBERIENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch017get_RBCTR_RBERIENEv"></span><span id="XMC4700::usic0_ch0::get_RBCTR_RBERIENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1adea05645b7d3217901674524eb4971b0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_RBCTR_RBERIEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch017get_RBCTR_RBERIENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get RBCTR’s RBERIEN bit.</p>
<p>Receive Buffer Error Interrupt Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch017set_RBCTR_RBERIENEv">
<span id="_CPPv3NV7XMC47009usic0_ch017set_RBCTR_RBERIENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch017set_RBCTR_RBERIENEv"></span><span id="XMC4700::usic0_ch0::set_RBCTR_RBERIENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1af8d14cebbae665ae6c3308520810dbac"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_RBCTR_RBERIEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch017set_RBCTR_RBERIENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set RBCTR’s RBERIEN bit.</p>
<p>Receive Buffer Error Interrupt Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch019clear_RBCTR_RBERIENEv">
<span id="_CPPv3NV7XMC47009usic0_ch019clear_RBCTR_RBERIENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch019clear_RBCTR_RBERIENEv"></span><span id="XMC4700::usic0_ch0::clear_RBCTR_RBERIENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a72522904c278360cf97c77b1d5cdc4e1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_RBCTR_RBERIEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch019clear_RBCTR_RBERIENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear RBCTR’s RBERIEN bit.</p>
<p>Receive Buffer Error Interrupt Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch020toggle_RBCTR_RBERIENEv">
<span id="_CPPv3NV7XMC47009usic0_ch020toggle_RBCTR_RBERIENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch020toggle_RBCTR_RBERIENEv"></span><span id="XMC4700::usic0_ch0::toggle_RBCTR_RBERIENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a561d0f0d4abd311203dc30ddda96c960"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_RBCTR_RBERIEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch020toggle_RBCTR_RBERIENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle RBCTR’s RBERIEN bit.</p>
<p>Receive Buffer Error Interrupt Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch016get_RBCTR_SRBIENEv">
<span id="_CPPv3NV7XMC47009usic0_ch016get_RBCTR_SRBIENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch016get_RBCTR_SRBIENEv"></span><span id="XMC4700::usic0_ch0::get_RBCTR_SRBIENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ae8c9d892be690aa10baaa42ea287160e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_RBCTR_SRBIEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch016get_RBCTR_SRBIENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get RBCTR’s SRBIEN bit.</p>
<p>Standard Receive Buffer Interrupt Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch016set_RBCTR_SRBIENEv">
<span id="_CPPv3NV7XMC47009usic0_ch016set_RBCTR_SRBIENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch016set_RBCTR_SRBIENEv"></span><span id="XMC4700::usic0_ch0::set_RBCTR_SRBIENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ab2ca7eda6495b69d8d2e4201b58bc0ef"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_RBCTR_SRBIEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch016set_RBCTR_SRBIENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set RBCTR’s SRBIEN bit.</p>
<p>Standard Receive Buffer Interrupt Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch018clear_RBCTR_SRBIENEv">
<span id="_CPPv3NV7XMC47009usic0_ch018clear_RBCTR_SRBIENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch018clear_RBCTR_SRBIENEv"></span><span id="XMC4700::usic0_ch0::clear_RBCTR_SRBIENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ae3921b3963ed38678d08ff8b718456b4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_RBCTR_SRBIEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch018clear_RBCTR_SRBIENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear RBCTR’s SRBIEN bit.</p>
<p>Standard Receive Buffer Interrupt Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch019toggle_RBCTR_SRBIENEv">
<span id="_CPPv3NV7XMC47009usic0_ch019toggle_RBCTR_SRBIENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch019toggle_RBCTR_SRBIENEv"></span><span id="XMC4700::usic0_ch0::toggle_RBCTR_SRBIENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1aa23e01bdae303d65597651663fa290d5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_RBCTR_SRBIEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch019toggle_RBCTR_SRBIENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle RBCTR’s SRBIEN bit.</p>
<p>Standard Receive Buffer Interrupt Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch016get_RBCTR_ARBIENEv">
<span id="_CPPv3NV7XMC47009usic0_ch016get_RBCTR_ARBIENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch016get_RBCTR_ARBIENEv"></span><span id="XMC4700::usic0_ch0::get_RBCTR_ARBIENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a233298b69400a80f31dfdfacdeb3dff1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_RBCTR_ARBIEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch016get_RBCTR_ARBIENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get RBCTR’s ARBIEN bit.</p>
<p>Alternative Receive Buffer Interrupt Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch016set_RBCTR_ARBIENEv">
<span id="_CPPv3NV7XMC47009usic0_ch016set_RBCTR_ARBIENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch016set_RBCTR_ARBIENEv"></span><span id="XMC4700::usic0_ch0::set_RBCTR_ARBIENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a1a9c1f0f27f3f99aff82284deea40f2e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_RBCTR_ARBIEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch016set_RBCTR_ARBIENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set RBCTR’s ARBIEN bit.</p>
<p>Alternative Receive Buffer Interrupt Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch018clear_RBCTR_ARBIENEv">
<span id="_CPPv3NV7XMC47009usic0_ch018clear_RBCTR_ARBIENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch018clear_RBCTR_ARBIENEv"></span><span id="XMC4700::usic0_ch0::clear_RBCTR_ARBIENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1aaa78d25319b5d306dcdb7504507222fe"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_RBCTR_ARBIEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch018clear_RBCTR_ARBIENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear RBCTR’s ARBIEN bit.</p>
<p>Alternative Receive Buffer Interrupt Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch019toggle_RBCTR_ARBIENEv">
<span id="_CPPv3NV7XMC47009usic0_ch019toggle_RBCTR_ARBIENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch019toggle_RBCTR_ARBIENEv"></span><span id="XMC4700::usic0_ch0::toggle_RBCTR_ARBIENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1aa92fc94e5de713715b2fb2b7210e16a5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_RBCTR_ARBIEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch019toggle_RBCTR_ARBIENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle RBCTR’s ARBIEN bit.</p>
<p>Alternative Receive Buffer Interrupt Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch013get_RBCTR_LOFEv">
<span id="_CPPv3NV7XMC47009usic0_ch013get_RBCTR_LOFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch013get_RBCTR_LOFEv"></span><span id="XMC4700::usic0_ch0::get_RBCTR_LOFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1aa91277e9e8b74d19772111a7df8efbb2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_RBCTR_LOF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch013get_RBCTR_LOFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get RBCTR’s LOF bit.</p>
<p>Buffer Event on Limit Overflow </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch013set_RBCTR_LOFEv">
<span id="_CPPv3NV7XMC47009usic0_ch013set_RBCTR_LOFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch013set_RBCTR_LOFEv"></span><span id="XMC4700::usic0_ch0::set_RBCTR_LOFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a35100284e9462c189eb9c1f9f1a88199"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_RBCTR_LOF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch013set_RBCTR_LOFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set RBCTR’s LOF bit.</p>
<p>Buffer Event on Limit Overflow </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015clear_RBCTR_LOFEv">
<span id="_CPPv3NV7XMC47009usic0_ch015clear_RBCTR_LOFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch015clear_RBCTR_LOFEv"></span><span id="XMC4700::usic0_ch0::clear_RBCTR_LOFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a05062059ce1485dc272c051646bf13ae"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_RBCTR_LOF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015clear_RBCTR_LOFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear RBCTR’s LOF bit.</p>
<p>Buffer Event on Limit Overflow </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch016toggle_RBCTR_LOFEv">
<span id="_CPPv3NV7XMC47009usic0_ch016toggle_RBCTR_LOFEv"></span><span id="_CPPv2NV7XMC47009usic0_ch016toggle_RBCTR_LOFEv"></span><span id="XMC4700::usic0_ch0::toggle_RBCTR_LOFV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ad58f932b6f5a2d4771bb46b15b2ba5f9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_RBCTR_LOF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch016toggle_RBCTR_LOFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle RBCTR’s LOF bit.</p>
<p>Buffer Event on Limit Overflow </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch013get_RBCTR_RNMEv">
<span id="_CPPv3NV7XMC47009usic0_ch013get_RBCTR_RNMEv"></span><span id="_CPPv2NV7XMC47009usic0_ch013get_RBCTR_RNMEv"></span><span id="XMC4700::usic0_ch0::get_RBCTR_RNMV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a32202a79b23e77d5dd2f3e449a956162"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_RBCTR_RNM</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch013get_RBCTR_RNMEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get RBCTR’s RNM bit.</p>
<p>Receiver Notification Mode </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch013set_RBCTR_RNMEv">
<span id="_CPPv3NV7XMC47009usic0_ch013set_RBCTR_RNMEv"></span><span id="_CPPv2NV7XMC47009usic0_ch013set_RBCTR_RNMEv"></span><span id="XMC4700::usic0_ch0::set_RBCTR_RNMV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a9acff68fe248c0da1ab06e8ed86f5dcf"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_RBCTR_RNM</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch013set_RBCTR_RNMEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set RBCTR’s RNM bit.</p>
<p>Receiver Notification Mode </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015clear_RBCTR_RNMEv">
<span id="_CPPv3NV7XMC47009usic0_ch015clear_RBCTR_RNMEv"></span><span id="_CPPv2NV7XMC47009usic0_ch015clear_RBCTR_RNMEv"></span><span id="XMC4700::usic0_ch0::clear_RBCTR_RNMV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a54a4d86d553a1909b7819452f7702fc9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_RBCTR_RNM</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015clear_RBCTR_RNMEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear RBCTR’s RNM bit.</p>
<p>Receiver Notification Mode </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch016toggle_RBCTR_RNMEv">
<span id="_CPPv3NV7XMC47009usic0_ch016toggle_RBCTR_RNMEv"></span><span id="_CPPv2NV7XMC47009usic0_ch016toggle_RBCTR_RNMEv"></span><span id="XMC4700::usic0_ch0::toggle_RBCTR_RNMV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a347b5213fdecfd928050107d5c89af40"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_RBCTR_RNM</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch016toggle_RBCTR_RNMEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle RBCTR’s RNM bit.</p>
<p>Receiver Notification Mode </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014get_RBCTR_SIZEEv">
<span id="_CPPv3NV7XMC47009usic0_ch014get_RBCTR_SIZEEv"></span><span id="_CPPv2NV7XMC47009usic0_ch014get_RBCTR_SIZEEv"></span><span id="XMC4700::usic0_ch0::get_RBCTR_SIZEV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a2b2103da5f82d9542e5ce3b3457d46d6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_USIC0__CH0__TBCTR__SIZE_8h_1a89f7e23f807d2d1a14e6e7272dd7bdc3.html#_CPPv4N7XMC470020USIC0_CH0_TBCTR_SIZEE" title="XMC4700::USIC0_CH0_TBCTR_SIZE"><span class="n"><span class="pre">USIC0_CH0_TBCTR_SIZE</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_RBCTR_SIZE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014get_RBCTR_SIZEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get RBCTR’s SIZE field.</p>
<p>Buffer Size </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014set_RBCTR_SIZEE20USIC0_CH0_TBCTR_SIZE">
<span id="_CPPv3NV7XMC47009usic0_ch014set_RBCTR_SIZEE20USIC0_CH0_TBCTR_SIZE"></span><span id="_CPPv2NV7XMC47009usic0_ch014set_RBCTR_SIZEE20USIC0_CH0_TBCTR_SIZE"></span><span id="XMC4700::usic0_ch0::set_RBCTR_SIZE__USIC0_CH0_TBCTR_SIZEV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ae0ad71a816b293c27742505ba2213982"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_RBCTR_SIZE</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_USIC0__CH0__TBCTR__SIZE_8h_1a89f7e23f807d2d1a14e6e7272dd7bdc3.html#_CPPv4N7XMC470020USIC0_CH0_TBCTR_SIZEE" title="XMC4700::USIC0_CH0_TBCTR_SIZE"><span class="n"><span class="pre">USIC0_CH0_TBCTR_SIZE</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014set_RBCTR_SIZEE20USIC0_CH0_TBCTR_SIZE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set RBCTR’s SIZE field.</p>
<p>Buffer Size </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014get_RBCTR_RCIMEv">
<span id="_CPPv3NV7XMC47009usic0_ch014get_RBCTR_RCIMEv"></span><span id="_CPPv2NV7XMC47009usic0_ch014get_RBCTR_RCIMEv"></span><span id="XMC4700::usic0_ch0::get_RBCTR_RCIMV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a958fdeabdcba7e967bfc5f39c02df8d6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_USIC0__CH0__RBCTR__RCIM_8h_1aa873125a091981236bde65c790507f2e.html#_CPPv4N7XMC470020USIC0_CH0_RBCTR_RCIME" title="XMC4700::USIC0_CH0_RBCTR_RCIM"><span class="n"><span class="pre">USIC0_CH0_RBCTR_RCIM</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_RBCTR_RCIM</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014get_RBCTR_RCIMEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get RBCTR’s RCIM field.</p>
<p>Receiver Control Information Mode </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014set_RBCTR_RCIME20USIC0_CH0_RBCTR_RCIM">
<span id="_CPPv3NV7XMC47009usic0_ch014set_RBCTR_RCIME20USIC0_CH0_RBCTR_RCIM"></span><span id="_CPPv2NV7XMC47009usic0_ch014set_RBCTR_RCIME20USIC0_CH0_RBCTR_RCIM"></span><span id="XMC4700::usic0_ch0::set_RBCTR_RCIM__USIC0_CH0_RBCTR_RCIMV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ae0a2e6280a71a1def6d00680167d8ab3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_RBCTR_RCIM</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_USIC0__CH0__RBCTR__RCIM_8h_1aa873125a091981236bde65c790507f2e.html#_CPPv4N7XMC470020USIC0_CH0_RBCTR_RCIME" title="XMC4700::USIC0_CH0_RBCTR_RCIM"><span class="n"><span class="pre">USIC0_CH0_RBCTR_RCIM</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014set_RBCTR_RCIME20USIC0_CH0_RBCTR_RCIM" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set RBCTR’s RCIM field.</p>
<p>Receiver Control Information Mode </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch016get_RBCTR_ARBINPEv">
<span id="_CPPv3NV7XMC47009usic0_ch016get_RBCTR_ARBINPEv"></span><span id="_CPPv2NV7XMC47009usic0_ch016get_RBCTR_ARBINPEv"></span><span id="XMC4700::usic0_ch0::get_RBCTR_ARBINPV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a402a0be3eab33fca9a792eee73f3b3b3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_USIC0__CH0__INPR__TSINP_8h_1a6a0ef239a7ad4808a6502be3f16e8559.html#_CPPv4N7XMC470020USIC0_CH0_INPR_TSINPE" title="XMC4700::USIC0_CH0_INPR_TSINP"><span class="n"><span class="pre">USIC0_CH0_INPR_TSINP</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_RBCTR_ARBINP</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch016get_RBCTR_ARBINPEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get RBCTR’s ARBINP field.</p>
<p>Alternative Receive Buffer Interrupt Node Pointer </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch016set_RBCTR_ARBINPE20USIC0_CH0_INPR_TSINP">
<span id="_CPPv3NV7XMC47009usic0_ch016set_RBCTR_ARBINPE20USIC0_CH0_INPR_TSINP"></span><span id="_CPPv2NV7XMC47009usic0_ch016set_RBCTR_ARBINPE20USIC0_CH0_INPR_TSINP"></span><span id="XMC4700::usic0_ch0::set_RBCTR_ARBINP__USIC0_CH0_INPR_TSINPV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a146bb3a10df3fd7b49abede118e7ed3e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_RBCTR_ARBINP</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_USIC0__CH0__INPR__TSINP_8h_1a6a0ef239a7ad4808a6502be3f16e8559.html#_CPPv4N7XMC470020USIC0_CH0_INPR_TSINPE" title="XMC4700::USIC0_CH0_INPR_TSINP"><span class="n"><span class="pre">USIC0_CH0_INPR_TSINP</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch016set_RBCTR_ARBINPE20USIC0_CH0_INPR_TSINP" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set RBCTR’s ARBINP field.</p>
<p>Alternative Receive Buffer Interrupt Node Pointer </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch016get_RBCTR_SRBINPEv">
<span id="_CPPv3NV7XMC47009usic0_ch016get_RBCTR_SRBINPEv"></span><span id="_CPPv2NV7XMC47009usic0_ch016get_RBCTR_SRBINPEv"></span><span id="XMC4700::usic0_ch0::get_RBCTR_SRBINPV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a78b65dbd2bb3831264632871a11d041e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_USIC0__CH0__INPR__TSINP_8h_1a6a0ef239a7ad4808a6502be3f16e8559.html#_CPPv4N7XMC470020USIC0_CH0_INPR_TSINPE" title="XMC4700::USIC0_CH0_INPR_TSINP"><span class="n"><span class="pre">USIC0_CH0_INPR_TSINP</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_RBCTR_SRBINP</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch016get_RBCTR_SRBINPEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get RBCTR’s SRBINP field.</p>
<p>Standard Receive Buffer Interrupt Node Pointer </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch016set_RBCTR_SRBINPE20USIC0_CH0_INPR_TSINP">
<span id="_CPPv3NV7XMC47009usic0_ch016set_RBCTR_SRBINPE20USIC0_CH0_INPR_TSINP"></span><span id="_CPPv2NV7XMC47009usic0_ch016set_RBCTR_SRBINPE20USIC0_CH0_INPR_TSINP"></span><span id="XMC4700::usic0_ch0::set_RBCTR_SRBINP__USIC0_CH0_INPR_TSINPV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ac105507f3124e0f91769cb88aa2fc48e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_RBCTR_SRBINP</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_USIC0__CH0__INPR__TSINP_8h_1a6a0ef239a7ad4808a6502be3f16e8559.html#_CPPv4N7XMC470020USIC0_CH0_INPR_TSINPE" title="XMC4700::USIC0_CH0_INPR_TSINP"><span class="n"><span class="pre">USIC0_CH0_INPR_TSINP</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch016set_RBCTR_SRBINPE20USIC0_CH0_INPR_TSINP" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set RBCTR’s SRBINP field.</p>
<p>Standard Receive Buffer Interrupt Node Pointer </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch016get_RBCTR_SRBTENEv">
<span id="_CPPv3NV7XMC47009usic0_ch016get_RBCTR_SRBTENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch016get_RBCTR_SRBTENEv"></span><span id="XMC4700::usic0_ch0::get_RBCTR_SRBTENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1aeda36764b1dd79fe89cdded3120b2d07"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_RBCTR_SRBTEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch016get_RBCTR_SRBTENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get RBCTR’s SRBTEN bit.</p>
<p>Standard Receive Buffer Trigger Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch016set_RBCTR_SRBTENEv">
<span id="_CPPv3NV7XMC47009usic0_ch016set_RBCTR_SRBTENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch016set_RBCTR_SRBTENEv"></span><span id="XMC4700::usic0_ch0::set_RBCTR_SRBTENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1af50e13ae3180368e9631391fde59b5cf"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_RBCTR_SRBTEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch016set_RBCTR_SRBTENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set RBCTR’s SRBTEN bit.</p>
<p>Standard Receive Buffer Trigger Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch018clear_RBCTR_SRBTENEv">
<span id="_CPPv3NV7XMC47009usic0_ch018clear_RBCTR_SRBTENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch018clear_RBCTR_SRBTENEv"></span><span id="XMC4700::usic0_ch0::clear_RBCTR_SRBTENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1abed5357373bf187f65b7d76dc4a8bf08"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_RBCTR_SRBTEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch018clear_RBCTR_SRBTENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear RBCTR’s SRBTEN bit.</p>
<p>Standard Receive Buffer Trigger Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch019toggle_RBCTR_SRBTENEv">
<span id="_CPPv3NV7XMC47009usic0_ch019toggle_RBCTR_SRBTENEv"></span><span id="_CPPv2NV7XMC47009usic0_ch019toggle_RBCTR_SRBTENEv"></span><span id="XMC4700::usic0_ch0::toggle_RBCTR_SRBTENV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1aeb93bcc8bc851c5d4ba95cb8f6fa7311"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_RBCTR_SRBTEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch019toggle_RBCTR_SRBTENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle RBCTR’s SRBTEN bit.</p>
<p>Standard Receive Buffer Trigger Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015get_RBCTR_SRBTMEv">
<span id="_CPPv3NV7XMC47009usic0_ch015get_RBCTR_SRBTMEv"></span><span id="_CPPv2NV7XMC47009usic0_ch015get_RBCTR_SRBTMEv"></span><span id="XMC4700::usic0_ch0::get_RBCTR_SRBTMV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a6cd31c5729fa02f2d12f961fa08cf5ab"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_RBCTR_SRBTM</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015get_RBCTR_SRBTMEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get RBCTR’s SRBTM bit.</p>
<p>Standard Receive Buffer Trigger Mode </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015set_RBCTR_SRBTMEv">
<span id="_CPPv3NV7XMC47009usic0_ch015set_RBCTR_SRBTMEv"></span><span id="_CPPv2NV7XMC47009usic0_ch015set_RBCTR_SRBTMEv"></span><span id="XMC4700::usic0_ch0::set_RBCTR_SRBTMV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a62eea117b51c7ec135c04bd67116983f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_RBCTR_SRBTM</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015set_RBCTR_SRBTMEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set RBCTR’s SRBTM bit.</p>
<p>Standard Receive Buffer Trigger Mode </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch017clear_RBCTR_SRBTMEv">
<span id="_CPPv3NV7XMC47009usic0_ch017clear_RBCTR_SRBTMEv"></span><span id="_CPPv2NV7XMC47009usic0_ch017clear_RBCTR_SRBTMEv"></span><span id="XMC4700::usic0_ch0::clear_RBCTR_SRBTMV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a590e4f89ba8479ed15e6aa7480a40eaa"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_RBCTR_SRBTM</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch017clear_RBCTR_SRBTMEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear RBCTR’s SRBTM bit.</p>
<p>Standard Receive Buffer Trigger Mode </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch018toggle_RBCTR_SRBTMEv">
<span id="_CPPv3NV7XMC47009usic0_ch018toggle_RBCTR_SRBTMEv"></span><span id="_CPPv2NV7XMC47009usic0_ch018toggle_RBCTR_SRBTMEv"></span><span id="XMC4700::usic0_ch0::toggle_RBCTR_SRBTMV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ab9030c34eaf2d1dd2fb4e37a0fdc8b71"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_RBCTR_SRBTM</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch018toggle_RBCTR_SRBTMEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle RBCTR’s SRBTM bit.</p>
<p>Standard Receive Buffer Trigger Mode </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015get_RBCTR_LIMITEv">
<span id="_CPPv3NV7XMC47009usic0_ch015get_RBCTR_LIMITEv"></span><span id="_CPPv2NV7XMC47009usic0_ch015get_RBCTR_LIMITEv"></span><span id="XMC4700::usic0_ch0::get_RBCTR_LIMITV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ab738b2da2b474b53c9ee3900ac7c38b5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_RBCTR_LIMIT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015get_RBCTR_LIMITEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get RBCTR’s LIMIT field.</p>
<p>Limit For Interrupt Generation </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015set_RBCTR_LIMITE7uint8_t">
<span id="_CPPv3NV7XMC47009usic0_ch015set_RBCTR_LIMITE7uint8_t"></span><span id="_CPPv2NV7XMC47009usic0_ch015set_RBCTR_LIMITE7uint8_t"></span><span id="XMC4700::usic0_ch0::set_RBCTR_LIMIT__uint8_tV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a6774f58894ae835a369dafb492fdbf4a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_RBCTR_LIMIT</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015set_RBCTR_LIMITE7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set RBCTR’s LIMIT field.</p>
<p>Limit For Interrupt Generation </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014set_RBCTR_DPTRE7uint8_t">
<span id="_CPPv3NV7XMC47009usic0_ch014set_RBCTR_DPTRE7uint8_t"></span><span id="_CPPv2NV7XMC47009usic0_ch014set_RBCTR_DPTRE7uint8_t"></span><span id="XMC4700::usic0_ch0::set_RBCTR_DPTR__uint8_tV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1aca75f3cb9bbe41b9822c92200efdbdd3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_RBCTR_DPTR</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014set_RBCTR_DPTRE7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set RBCTR’s DPTR field.</p>
<p>Data Pointer </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch09get_RBCTRERbRbRbRbRbR20USIC0_CH0_TBCTR_SIZER20USIC0_CH0_RBCTR_RCIMR20USIC0_CH0_INPR_TSINPR20USIC0_CH0_INPR_TSINPRbRbR7uint8_t">
<span id="_CPPv3NV7XMC47009usic0_ch09get_RBCTRERbRbRbRbRbR20USIC0_CH0_TBCTR_SIZER20USIC0_CH0_RBCTR_RCIMR20USIC0_CH0_INPR_TSINPR20USIC0_CH0_INPR_TSINPRbRbR7uint8_t"></span><span id="_CPPv2NV7XMC47009usic0_ch09get_RBCTRERbRbRbRbRbR20USIC0_CH0_TBCTR_SIZER20USIC0_CH0_RBCTR_RCIMR20USIC0_CH0_INPR_TSINPR20USIC0_CH0_INPR_TSINPRbRbR7uint8_t"></span><span id="XMC4700::usic0_ch0::get_RBCTR__bR.bR.bR.bR.bR.USIC0_CH0_TBCTR_SIZER.USIC0_CH0_RBCTR_RCIMR.USIC0_CH0_INPR_TSINPR.USIC0_CH0_INPR_TSINPR.bR.bR.uint8_tRV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a0c0e14c9c4be3563d3f5681e7fc256c1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_RBCTR</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">RBERIEN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">SRBIEN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">ARBIEN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">LOF</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">RNM</span></span>, <a class="reference internal" href="enum_USIC0__CH0__TBCTR__SIZE_8h_1a89f7e23f807d2d1a14e6e7272dd7bdc3.html#_CPPv4N7XMC470020USIC0_CH0_TBCTR_SIZEE" title="XMC4700::USIC0_CH0_TBCTR_SIZE"><span class="n"><span class="pre">USIC0_CH0_TBCTR_SIZE</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">SIZE</span></span>, <a class="reference internal" href="enum_USIC0__CH0__RBCTR__RCIM_8h_1aa873125a091981236bde65c790507f2e.html#_CPPv4N7XMC470020USIC0_CH0_RBCTR_RCIME" title="XMC4700::USIC0_CH0_RBCTR_RCIM"><span class="n"><span class="pre">USIC0_CH0_RBCTR_RCIM</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">RCIM</span></span>, <a class="reference internal" href="enum_USIC0__CH0__INPR__TSINP_8h_1a6a0ef239a7ad4808a6502be3f16e8559.html#_CPPv4N7XMC470020USIC0_CH0_INPR_TSINPE" title="XMC4700::USIC0_CH0_INPR_TSINP"><span class="n"><span class="pre">USIC0_CH0_INPR_TSINP</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">ARBINP</span></span>, <a class="reference internal" href="enum_USIC0__CH0__INPR__TSINP_8h_1a6a0ef239a7ad4808a6502be3f16e8559.html#_CPPv4N7XMC470020USIC0_CH0_INPR_TSINPE" title="XMC4700::USIC0_CH0_INPR_TSINP"><span class="n"><span class="pre">USIC0_CH0_INPR_TSINP</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">SRBINP</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">SRBTEN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">SRBTM</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">LIMIT</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch09get_RBCTRERbRbRbRbRbR20USIC0_CH0_TBCTR_SIZER20USIC0_CH0_RBCTR_RCIMR20USIC0_CH0_INPR_TSINPR20USIC0_CH0_INPR_TSINPRbRbR7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get all of RBCTR’s bit fields.</p>
<p>(read-write) Receiver Buffer Control Register </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch09set_RBCTREbbbbb20USIC0_CH0_TBCTR_SIZE20USIC0_CH0_RBCTR_RCIM20USIC0_CH0_INPR_TSINP20USIC0_CH0_INPR_TSINPbb7uint8_t7uint8_t">
<span id="_CPPv3NV7XMC47009usic0_ch09set_RBCTREbbbbb20USIC0_CH0_TBCTR_SIZE20USIC0_CH0_RBCTR_RCIM20USIC0_CH0_INPR_TSINP20USIC0_CH0_INPR_TSINPbb7uint8_t7uint8_t"></span><span id="_CPPv2NV7XMC47009usic0_ch09set_RBCTREbbbbb20USIC0_CH0_TBCTR_SIZE20USIC0_CH0_RBCTR_RCIM20USIC0_CH0_INPR_TSINP20USIC0_CH0_INPR_TSINPbb7uint8_t7uint8_t"></span><span id="XMC4700::usic0_ch0::set_RBCTR__b.b.b.b.b.USIC0_CH0_TBCTR_SIZE.USIC0_CH0_RBCTR_RCIM.USIC0_CH0_INPR_TSINP.USIC0_CH0_INPR_TSINP.b.b.uint8_t.uint8_tV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ad3c243318e6b5bf1a0a0097559c324c6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_RBCTR</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">RBERIEN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">SRBIEN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">ARBIEN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">LOF</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">RNM</span></span>, <a class="reference internal" href="enum_USIC0__CH0__TBCTR__SIZE_8h_1a89f7e23f807d2d1a14e6e7272dd7bdc3.html#_CPPv4N7XMC470020USIC0_CH0_TBCTR_SIZEE" title="XMC4700::USIC0_CH0_TBCTR_SIZE"><span class="n"><span class="pre">USIC0_CH0_TBCTR_SIZE</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">SIZE</span></span>, <a class="reference internal" href="enum_USIC0__CH0__RBCTR__RCIM_8h_1aa873125a091981236bde65c790507f2e.html#_CPPv4N7XMC470020USIC0_CH0_RBCTR_RCIME" title="XMC4700::USIC0_CH0_RBCTR_RCIM"><span class="n"><span class="pre">USIC0_CH0_RBCTR_RCIM</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">RCIM</span></span>, <a class="reference internal" href="enum_USIC0__CH0__INPR__TSINP_8h_1a6a0ef239a7ad4808a6502be3f16e8559.html#_CPPv4N7XMC470020USIC0_CH0_INPR_TSINPE" title="XMC4700::USIC0_CH0_INPR_TSINP"><span class="n"><span class="pre">USIC0_CH0_INPR_TSINP</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">ARBINP</span></span>, <a class="reference internal" href="enum_USIC0__CH0__INPR__TSINP_8h_1a6a0ef239a7ad4808a6502be3f16e8559.html#_CPPv4N7XMC470020USIC0_CH0_INPR_TSINPE" title="XMC4700::USIC0_CH0_INPR_TSINP"><span class="n"><span class="pre">USIC0_CH0_INPR_TSINP</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">SRBINP</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">SRBTEN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">SRBTM</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">LIMIT</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">DPTR</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch09set_RBCTREbbbbb20USIC0_CH0_TBCTR_SIZE20USIC0_CH0_RBCTR_RCIM20USIC0_CH0_INPR_TSINP20USIC0_CH0_INPR_TSINPbb7uint8_t7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set all of RBCTR’s bit fields.</p>
<p>(read-write) Receiver Buffer Control Register </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch017get_TRBPTR_RDOPTREv">
<span id="_CPPv3NV7XMC47009usic0_ch017get_TRBPTR_RDOPTREv"></span><span id="_CPPv2NV7XMC47009usic0_ch017get_TRBPTR_RDOPTREv"></span><span id="XMC4700::usic0_ch0::get_TRBPTR_RDOPTRV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1acd24c33b5d540da69b2a2748b4014a2b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_TRBPTR_RDOPTR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch017get_TRBPTR_RDOPTREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get TRBPTR’s RDOPTR field.</p>
<p>Receiver Data Output Pointer </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch017get_TRBPTR_RDIPTREv">
<span id="_CPPv3NV7XMC47009usic0_ch017get_TRBPTR_RDIPTREv"></span><span id="_CPPv2NV7XMC47009usic0_ch017get_TRBPTR_RDIPTREv"></span><span id="XMC4700::usic0_ch0::get_TRBPTR_RDIPTRV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a52656f5c7d29630decf4e3f4c36fb761"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_TRBPTR_RDIPTR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch017get_TRBPTR_RDIPTREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get TRBPTR’s RDIPTR field.</p>
<p>Receiver Data Input Pointer </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch017get_TRBPTR_TDOPTREv">
<span id="_CPPv3NV7XMC47009usic0_ch017get_TRBPTR_TDOPTREv"></span><span id="_CPPv2NV7XMC47009usic0_ch017get_TRBPTR_TDOPTREv"></span><span id="XMC4700::usic0_ch0::get_TRBPTR_TDOPTRV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a9e860d01d22ad5578088a74e8345b466"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_TRBPTR_TDOPTR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch017get_TRBPTR_TDOPTREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get TRBPTR’s TDOPTR field.</p>
<p>Transmitter Data Output Pointer </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch017get_TRBPTR_TDIPTREv">
<span id="_CPPv3NV7XMC47009usic0_ch017get_TRBPTR_TDIPTREv"></span><span id="_CPPv2NV7XMC47009usic0_ch017get_TRBPTR_TDIPTREv"></span><span id="XMC4700::usic0_ch0::get_TRBPTR_TDIPTRV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a51b52cb8c09e7f3d6180ec5ca4909dba"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_TRBPTR_TDIPTR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch017get_TRBPTR_TDIPTREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get TRBPTR’s TDIPTR field.</p>
<p>Transmitter Data Input Pointer </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch010get_TRBPTRER7uint8_tR7uint8_tR7uint8_tR7uint8_t">
<span id="_CPPv3NV7XMC47009usic0_ch010get_TRBPTRER7uint8_tR7uint8_tR7uint8_tR7uint8_t"></span><span id="_CPPv2NV7XMC47009usic0_ch010get_TRBPTRER7uint8_tR7uint8_tR7uint8_tR7uint8_t"></span><span id="XMC4700::usic0_ch0::get_TRBPTR__uint8_tR.uint8_tR.uint8_tR.uint8_tRV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a1ce534bcaadbe565546021df8b6d3375"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_TRBPTR</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">RDOPTR</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">RDIPTR</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">TDOPTR</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">TDIPTR</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch010get_TRBPTRER7uint8_tR7uint8_tR7uint8_tR7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get all of TRBPTR’s bit fields.</p>
<p>(read-only) Transmit/Receive Buffer Pointer Register </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch016get_TRBSR_TBFLVLEv">
<span id="_CPPv3NV7XMC47009usic0_ch016get_TRBSR_TBFLVLEv"></span><span id="_CPPv2NV7XMC47009usic0_ch016get_TRBSR_TBFLVLEv"></span><span id="XMC4700::usic0_ch0::get_TRBSR_TBFLVLV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ac12ede15fa3eb1213dbf80788777ea41"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_TRBSR_TBFLVL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch016get_TRBSR_TBFLVLEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get TRBSR’s TBFLVL field.</p>
<p>Transmit Buffer Filling Level </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch016get_TRBSR_RBFLVLEv">
<span id="_CPPv3NV7XMC47009usic0_ch016get_TRBSR_RBFLVLEv"></span><span id="_CPPv2NV7XMC47009usic0_ch016get_TRBSR_RBFLVLEv"></span><span id="XMC4700::usic0_ch0::get_TRBSR_RBFLVLV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1aea15388d92bc56ab3282e792c842cfec"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_TRBSR_RBFLVL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch016get_TRBSR_RBFLVLEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get TRBSR’s RBFLVL field.</p>
<p>Receive Buffer Filling Level </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014get_TRBSR_STBTEv">
<span id="_CPPv3NV7XMC47009usic0_ch014get_TRBSR_STBTEv"></span><span id="_CPPv2NV7XMC47009usic0_ch014get_TRBSR_STBTEv"></span><span id="XMC4700::usic0_ch0::get_TRBSR_STBTV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a7bde6a3f594ca959e9a3f6cc17bb3417"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_TRBSR_STBT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014get_TRBSR_STBTEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get TRBSR’s STBT bit.</p>
<p>Standard Transmit Buffer Event Trigger </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014get_TRBSR_TBUSEv">
<span id="_CPPv3NV7XMC47009usic0_ch014get_TRBSR_TBUSEv"></span><span id="_CPPv2NV7XMC47009usic0_ch014get_TRBSR_TBUSEv"></span><span id="XMC4700::usic0_ch0::get_TRBSR_TBUSV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a1a3c7a920eb094a069804e8b5a06112f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_TRBSR_TBUS</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014get_TRBSR_TBUSEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get TRBSR’s TBUS bit.</p>
<p>Transmit Buffer Busy </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015get_TRBSR_TFULLEv">
<span id="_CPPv3NV7XMC47009usic0_ch015get_TRBSR_TFULLEv"></span><span id="_CPPv2NV7XMC47009usic0_ch015get_TRBSR_TFULLEv"></span><span id="XMC4700::usic0_ch0::get_TRBSR_TFULLV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a0d2dbf88fa0772adb382c3459375bb32"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_TRBSR_TFULL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015get_TRBSR_TFULLEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get TRBSR’s TFULL bit.</p>
<p>Transmit Buffer Full </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch016get_TRBSR_TEMPTYEv">
<span id="_CPPv3NV7XMC47009usic0_ch016get_TRBSR_TEMPTYEv"></span><span id="_CPPv2NV7XMC47009usic0_ch016get_TRBSR_TEMPTYEv"></span><span id="XMC4700::usic0_ch0::get_TRBSR_TEMPTYV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a683c521584a84375e5c5dad92ac9f8e0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_TRBSR_TEMPTY</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch016get_TRBSR_TEMPTYEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get TRBSR’s TEMPTY bit.</p>
<p>Transmit Buffer Empty </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015get_TRBSR_TBERIEv">
<span id="_CPPv3NV7XMC47009usic0_ch015get_TRBSR_TBERIEv"></span><span id="_CPPv2NV7XMC47009usic0_ch015get_TRBSR_TBERIEv"></span><span id="XMC4700::usic0_ch0::get_TRBSR_TBERIV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a165fdcef14e550ed0d8371724bdd1a14"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_TRBSR_TBERI</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015get_TRBSR_TBERIEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get TRBSR’s TBERI bit.</p>
<p>Transmit Buffer Error Event </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015set_TRBSR_TBERIEv">
<span id="_CPPv3NV7XMC47009usic0_ch015set_TRBSR_TBERIEv"></span><span id="_CPPv2NV7XMC47009usic0_ch015set_TRBSR_TBERIEv"></span><span id="XMC4700::usic0_ch0::set_TRBSR_TBERIV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ac01aed5eaab4cf2bf3f088c3d08461c8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_TRBSR_TBERI</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015set_TRBSR_TBERIEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set TRBSR’s TBERI bit.</p>
<p>Transmit Buffer Error Event </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch017clear_TRBSR_TBERIEv">
<span id="_CPPv3NV7XMC47009usic0_ch017clear_TRBSR_TBERIEv"></span><span id="_CPPv2NV7XMC47009usic0_ch017clear_TRBSR_TBERIEv"></span><span id="XMC4700::usic0_ch0::clear_TRBSR_TBERIV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1acc62450a5f3caf5b277d815ba6ba6520"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_TRBSR_TBERI</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch017clear_TRBSR_TBERIEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear TRBSR’s TBERI bit.</p>
<p>Transmit Buffer Error Event </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch018toggle_TRBSR_TBERIEv">
<span id="_CPPv3NV7XMC47009usic0_ch018toggle_TRBSR_TBERIEv"></span><span id="_CPPv2NV7XMC47009usic0_ch018toggle_TRBSR_TBERIEv"></span><span id="XMC4700::usic0_ch0::toggle_TRBSR_TBERIV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a81f45f417b79ac87dbc5566303233f04"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_TRBSR_TBERI</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch018toggle_TRBSR_TBERIEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle TRBSR’s TBERI bit.</p>
<p>Transmit Buffer Error Event </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014get_TRBSR_STBIEv">
<span id="_CPPv3NV7XMC47009usic0_ch014get_TRBSR_STBIEv"></span><span id="_CPPv2NV7XMC47009usic0_ch014get_TRBSR_STBIEv"></span><span id="XMC4700::usic0_ch0::get_TRBSR_STBIV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1af77558d99cd9c8c4155b99088c9096ae"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_TRBSR_STBI</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014get_TRBSR_STBIEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get TRBSR’s STBI bit.</p>
<p>Standard Transmit Buffer Event </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014set_TRBSR_STBIEv">
<span id="_CPPv3NV7XMC47009usic0_ch014set_TRBSR_STBIEv"></span><span id="_CPPv2NV7XMC47009usic0_ch014set_TRBSR_STBIEv"></span><span id="XMC4700::usic0_ch0::set_TRBSR_STBIV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1aed1df23a3e7ceb91b44a3ed39a684b4d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_TRBSR_STBI</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014set_TRBSR_STBIEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set TRBSR’s STBI bit.</p>
<p>Standard Transmit Buffer Event </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch016clear_TRBSR_STBIEv">
<span id="_CPPv3NV7XMC47009usic0_ch016clear_TRBSR_STBIEv"></span><span id="_CPPv2NV7XMC47009usic0_ch016clear_TRBSR_STBIEv"></span><span id="XMC4700::usic0_ch0::clear_TRBSR_STBIV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a0330ee7d2326030d35db75d446ca28d3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_TRBSR_STBI</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch016clear_TRBSR_STBIEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear TRBSR’s STBI bit.</p>
<p>Standard Transmit Buffer Event </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch017toggle_TRBSR_STBIEv">
<span id="_CPPv3NV7XMC47009usic0_ch017toggle_TRBSR_STBIEv"></span><span id="_CPPv2NV7XMC47009usic0_ch017toggle_TRBSR_STBIEv"></span><span id="XMC4700::usic0_ch0::toggle_TRBSR_STBIV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a40da9e19d6ea7e15dc9f09c42be4f5c7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_TRBSR_STBI</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch017toggle_TRBSR_STBIEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle TRBSR’s STBI bit.</p>
<p>Standard Transmit Buffer Event </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014get_TRBSR_SRBTEv">
<span id="_CPPv3NV7XMC47009usic0_ch014get_TRBSR_SRBTEv"></span><span id="_CPPv2NV7XMC47009usic0_ch014get_TRBSR_SRBTEv"></span><span id="XMC4700::usic0_ch0::get_TRBSR_SRBTV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a26eb8d34c9530a98a1995a0cbe3e8913"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_TRBSR_SRBT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014get_TRBSR_SRBTEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get TRBSR’s SRBT bit.</p>
<p>Standard Receive Buffer Event Trigger </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014get_TRBSR_RBUSEv">
<span id="_CPPv3NV7XMC47009usic0_ch014get_TRBSR_RBUSEv"></span><span id="_CPPv2NV7XMC47009usic0_ch014get_TRBSR_RBUSEv"></span><span id="XMC4700::usic0_ch0::get_TRBSR_RBUSV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a8af2e6a28d3b6291517929ac5b2236de"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_TRBSR_RBUS</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014get_TRBSR_RBUSEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get TRBSR’s RBUS bit.</p>
<p>Receive Buffer Busy </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015get_TRBSR_RFULLEv">
<span id="_CPPv3NV7XMC47009usic0_ch015get_TRBSR_RFULLEv"></span><span id="_CPPv2NV7XMC47009usic0_ch015get_TRBSR_RFULLEv"></span><span id="XMC4700::usic0_ch0::get_TRBSR_RFULLV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a2ffc972d02f1ec42e7e015cd4bd2711b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_TRBSR_RFULL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015get_TRBSR_RFULLEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get TRBSR’s RFULL bit.</p>
<p>Receive Buffer Full </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch016get_TRBSR_REMPTYEv">
<span id="_CPPv3NV7XMC47009usic0_ch016get_TRBSR_REMPTYEv"></span><span id="_CPPv2NV7XMC47009usic0_ch016get_TRBSR_REMPTYEv"></span><span id="XMC4700::usic0_ch0::get_TRBSR_REMPTYV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a9e43387aa09ff42b73b0fa1e32cb911d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_TRBSR_REMPTY</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch016get_TRBSR_REMPTYEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get TRBSR’s REMPTY bit.</p>
<p>Receive Buffer Empty </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014get_TRBSR_ARBIEv">
<span id="_CPPv3NV7XMC47009usic0_ch014get_TRBSR_ARBIEv"></span><span id="_CPPv2NV7XMC47009usic0_ch014get_TRBSR_ARBIEv"></span><span id="XMC4700::usic0_ch0::get_TRBSR_ARBIV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a48a3258a713af77c34493f0fc0e0446f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_TRBSR_ARBI</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014get_TRBSR_ARBIEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get TRBSR’s ARBI bit.</p>
<p>Alternative Receive Buffer Event </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014set_TRBSR_ARBIEv">
<span id="_CPPv3NV7XMC47009usic0_ch014set_TRBSR_ARBIEv"></span><span id="_CPPv2NV7XMC47009usic0_ch014set_TRBSR_ARBIEv"></span><span id="XMC4700::usic0_ch0::set_TRBSR_ARBIV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1afe4cafd9d445bbd100b647dd96ab1d72"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_TRBSR_ARBI</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014set_TRBSR_ARBIEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set TRBSR’s ARBI bit.</p>
<p>Alternative Receive Buffer Event </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch016clear_TRBSR_ARBIEv">
<span id="_CPPv3NV7XMC47009usic0_ch016clear_TRBSR_ARBIEv"></span><span id="_CPPv2NV7XMC47009usic0_ch016clear_TRBSR_ARBIEv"></span><span id="XMC4700::usic0_ch0::clear_TRBSR_ARBIV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ad3a52b74b55d43934ef5eadfe36d349a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_TRBSR_ARBI</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch016clear_TRBSR_ARBIEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear TRBSR’s ARBI bit.</p>
<p>Alternative Receive Buffer Event </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch017toggle_TRBSR_ARBIEv">
<span id="_CPPv3NV7XMC47009usic0_ch017toggle_TRBSR_ARBIEv"></span><span id="_CPPv2NV7XMC47009usic0_ch017toggle_TRBSR_ARBIEv"></span><span id="XMC4700::usic0_ch0::toggle_TRBSR_ARBIV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a2c7a29573d3b098421ad7339efd498a2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_TRBSR_ARBI</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch017toggle_TRBSR_ARBIEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle TRBSR’s ARBI bit.</p>
<p>Alternative Receive Buffer Event </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015get_TRBSR_RBERIEv">
<span id="_CPPv3NV7XMC47009usic0_ch015get_TRBSR_RBERIEv"></span><span id="_CPPv2NV7XMC47009usic0_ch015get_TRBSR_RBERIEv"></span><span id="XMC4700::usic0_ch0::get_TRBSR_RBERIV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a0b6f2255b8444f2d5a529be6dd5f96e2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_TRBSR_RBERI</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015get_TRBSR_RBERIEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get TRBSR’s RBERI bit.</p>
<p>Receive Buffer Error Event </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015set_TRBSR_RBERIEv">
<span id="_CPPv3NV7XMC47009usic0_ch015set_TRBSR_RBERIEv"></span><span id="_CPPv2NV7XMC47009usic0_ch015set_TRBSR_RBERIEv"></span><span id="XMC4700::usic0_ch0::set_TRBSR_RBERIV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a96e494fdd65873f465ca0362456e8504"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_TRBSR_RBERI</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015set_TRBSR_RBERIEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set TRBSR’s RBERI bit.</p>
<p>Receive Buffer Error Event </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch017clear_TRBSR_RBERIEv">
<span id="_CPPv3NV7XMC47009usic0_ch017clear_TRBSR_RBERIEv"></span><span id="_CPPv2NV7XMC47009usic0_ch017clear_TRBSR_RBERIEv"></span><span id="XMC4700::usic0_ch0::clear_TRBSR_RBERIV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1abfdf12d2c44da25231f47dee553b7edd"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_TRBSR_RBERI</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch017clear_TRBSR_RBERIEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear TRBSR’s RBERI bit.</p>
<p>Receive Buffer Error Event </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch018toggle_TRBSR_RBERIEv">
<span id="_CPPv3NV7XMC47009usic0_ch018toggle_TRBSR_RBERIEv"></span><span id="_CPPv2NV7XMC47009usic0_ch018toggle_TRBSR_RBERIEv"></span><span id="XMC4700::usic0_ch0::toggle_TRBSR_RBERIV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ad8769d55b3a0a0690a05431c22270f70"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_TRBSR_RBERI</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch018toggle_TRBSR_RBERIEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle TRBSR’s RBERI bit.</p>
<p>Receive Buffer Error Event </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014get_TRBSR_SRBIEv">
<span id="_CPPv3NV7XMC47009usic0_ch014get_TRBSR_SRBIEv"></span><span id="_CPPv2NV7XMC47009usic0_ch014get_TRBSR_SRBIEv"></span><span id="XMC4700::usic0_ch0::get_TRBSR_SRBIV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ad6de5bd0b0ccee5b87c8033ac6bb50f6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_TRBSR_SRBI</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014get_TRBSR_SRBIEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get TRBSR’s SRBI bit.</p>
<p>Standard Receive Buffer Event </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch014set_TRBSR_SRBIEv">
<span id="_CPPv3NV7XMC47009usic0_ch014set_TRBSR_SRBIEv"></span><span id="_CPPv2NV7XMC47009usic0_ch014set_TRBSR_SRBIEv"></span><span id="XMC4700::usic0_ch0::set_TRBSR_SRBIV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a31e50058978f8b7d5100a943a10495ff"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_TRBSR_SRBI</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch014set_TRBSR_SRBIEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set TRBSR’s SRBI bit.</p>
<p>Standard Receive Buffer Event </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch016clear_TRBSR_SRBIEv">
<span id="_CPPv3NV7XMC47009usic0_ch016clear_TRBSR_SRBIEv"></span><span id="_CPPv2NV7XMC47009usic0_ch016clear_TRBSR_SRBIEv"></span><span id="XMC4700::usic0_ch0::clear_TRBSR_SRBIV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a6cec95986b44fa16608f5c1c41c196d3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_TRBSR_SRBI</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch016clear_TRBSR_SRBIEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear TRBSR’s SRBI bit.</p>
<p>Standard Receive Buffer Event </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch017toggle_TRBSR_SRBIEv">
<span id="_CPPv3NV7XMC47009usic0_ch017toggle_TRBSR_SRBIEv"></span><span id="_CPPv2NV7XMC47009usic0_ch017toggle_TRBSR_SRBIEv"></span><span id="XMC4700::usic0_ch0::toggle_TRBSR_SRBIV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a652b2f8588aaead6775940e448b294a4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_TRBSR_SRBI</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch017toggle_TRBSR_SRBIEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle TRBSR’s SRBI bit.</p>
<p>Standard Receive Buffer Event </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch09get_TRBSRER7uint8_tR7uint8_tRbRbRbRbRbRbRbRbRbRbRbRbRb">
<span id="_CPPv3NV7XMC47009usic0_ch09get_TRBSRER7uint8_tR7uint8_tRbRbRbRbRbRbRbRbRbRbRbRbRb"></span><span id="_CPPv2NV7XMC47009usic0_ch09get_TRBSRER7uint8_tR7uint8_tRbRbRbRbRbRbRbRbRbRbRbRbRb"></span><span id="XMC4700::usic0_ch0::get_TRBSR__uint8_tR.uint8_tR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bRV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a4155349cdda8e8a6ced4f3f408e6a640"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_TRBSR</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">TBFLVL</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">RBFLVL</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">STBT</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">TBUS</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">TFULL</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">TEMPTY</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">TBERI</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">STBI</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">SRBT</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">RBUS</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">RFULL</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">REMPTY</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">ARBI</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">RBERI</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">SRBI</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch09get_TRBSRER7uint8_tR7uint8_tRbRbRbRbRbRbRbRbRbRbRbRbRb" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get all of TRBSR’s bit fields.</p>
<p>(read-write) Transmit/Receive Buffer Status Register </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch09set_TRBSREbbbbb">
<span id="_CPPv3NV7XMC47009usic0_ch09set_TRBSREbbbbb"></span><span id="_CPPv2NV7XMC47009usic0_ch09set_TRBSREbbbbb"></span><span id="XMC4700::usic0_ch0::set_TRBSR__b.b.b.b.bV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a256535937a76b95b81ed5b1ea60b0ce5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_TRBSR</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">TBERI</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">STBI</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">ARBI</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">RBERI</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">SRBI</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch09set_TRBSREbbbbb" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set all of TRBSR’s bit fields.</p>
<p>(read-write) Transmit/Receive Buffer Status Register </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch018set_TRBSCR_FLUSHTBEv">
<span id="_CPPv3NV7XMC47009usic0_ch018set_TRBSCR_FLUSHTBEv"></span><span id="_CPPv2NV7XMC47009usic0_ch018set_TRBSCR_FLUSHTBEv"></span><span id="XMC4700::usic0_ch0::set_TRBSCR_FLUSHTBV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ac24466a8c8bd197010fdbe5b37bb43b1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_TRBSCR_FLUSHTB</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch018set_TRBSCR_FLUSHTBEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set TRBSCR’s FLUSHTB bit.</p>
<p>Flush Transmit Buffer </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch020clear_TRBSCR_FLUSHTBEv">
<span id="_CPPv3NV7XMC47009usic0_ch020clear_TRBSCR_FLUSHTBEv"></span><span id="_CPPv2NV7XMC47009usic0_ch020clear_TRBSCR_FLUSHTBEv"></span><span id="XMC4700::usic0_ch0::clear_TRBSCR_FLUSHTBV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a72e650888459ff6732d04f18d5f4d045"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_TRBSCR_FLUSHTB</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch020clear_TRBSCR_FLUSHTBEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear TRBSCR’s FLUSHTB bit.</p>
<p>Flush Transmit Buffer </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch021toggle_TRBSCR_FLUSHTBEv">
<span id="_CPPv3NV7XMC47009usic0_ch021toggle_TRBSCR_FLUSHTBEv"></span><span id="_CPPv2NV7XMC47009usic0_ch021toggle_TRBSCR_FLUSHTBEv"></span><span id="XMC4700::usic0_ch0::toggle_TRBSCR_FLUSHTBV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ac98cb6cd784e66904a680649eff8009a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_TRBSCR_FLUSHTB</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch021toggle_TRBSCR_FLUSHTBEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle TRBSCR’s FLUSHTB bit.</p>
<p>Flush Transmit Buffer </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch018set_TRBSCR_FLUSHRBEv">
<span id="_CPPv3NV7XMC47009usic0_ch018set_TRBSCR_FLUSHRBEv"></span><span id="_CPPv2NV7XMC47009usic0_ch018set_TRBSCR_FLUSHRBEv"></span><span id="XMC4700::usic0_ch0::set_TRBSCR_FLUSHRBV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a0b6ba51ca7b65129b1963372dfc02693"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_TRBSCR_FLUSHRB</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch018set_TRBSCR_FLUSHRBEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set TRBSCR’s FLUSHRB bit.</p>
<p>Flush Receive Buffer </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch020clear_TRBSCR_FLUSHRBEv">
<span id="_CPPv3NV7XMC47009usic0_ch020clear_TRBSCR_FLUSHRBEv"></span><span id="_CPPv2NV7XMC47009usic0_ch020clear_TRBSCR_FLUSHRBEv"></span><span id="XMC4700::usic0_ch0::clear_TRBSCR_FLUSHRBV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1aefce2e345c7e5c4394d9394d114c5400"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_TRBSCR_FLUSHRB</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch020clear_TRBSCR_FLUSHRBEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear TRBSCR’s FLUSHRB bit.</p>
<p>Flush Receive Buffer </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch021toggle_TRBSCR_FLUSHRBEv">
<span id="_CPPv3NV7XMC47009usic0_ch021toggle_TRBSCR_FLUSHRBEv"></span><span id="_CPPv2NV7XMC47009usic0_ch021toggle_TRBSCR_FLUSHRBEv"></span><span id="XMC4700::usic0_ch0::toggle_TRBSCR_FLUSHRBV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1af73741f41d364e8b94000b33c8b17f27"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_TRBSCR_FLUSHRB</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch021toggle_TRBSCR_FLUSHRBEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle TRBSCR’s FLUSHRB bit.</p>
<p>Flush Receive Buffer </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch015set_TRBSCR_CBDVEv">
<span id="_CPPv3NV7XMC47009usic0_ch015set_TRBSCR_CBDVEv"></span><span id="_CPPv2NV7XMC47009usic0_ch015set_TRBSCR_CBDVEv"></span><span id="XMC4700::usic0_ch0::set_TRBSCR_CBDVV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ae0368d6f099c92eeead1922cb756b945"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_TRBSCR_CBDV</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch015set_TRBSCR_CBDVEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set TRBSCR’s CBDV bit.</p>
<p>Clear Bypass Data Valid </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch017clear_TRBSCR_CBDVEv">
<span id="_CPPv3NV7XMC47009usic0_ch017clear_TRBSCR_CBDVEv"></span><span id="_CPPv2NV7XMC47009usic0_ch017clear_TRBSCR_CBDVEv"></span><span id="XMC4700::usic0_ch0::clear_TRBSCR_CBDVV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1af1ca9e4c32f94ac6ef03d944d14f13b9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_TRBSCR_CBDV</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch017clear_TRBSCR_CBDVEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear TRBSCR’s CBDV bit.</p>
<p>Clear Bypass Data Valid </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch018toggle_TRBSCR_CBDVEv">
<span id="_CPPv3NV7XMC47009usic0_ch018toggle_TRBSCR_CBDVEv"></span><span id="_CPPv2NV7XMC47009usic0_ch018toggle_TRBSCR_CBDVEv"></span><span id="XMC4700::usic0_ch0::toggle_TRBSCR_CBDVV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a26fae1192247331d72991602c924190f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_TRBSCR_CBDV</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch018toggle_TRBSCR_CBDVEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle TRBSCR’s CBDV bit.</p>
<p>Clear Bypass Data Valid </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch017set_TRBSCR_CTBERIEv">
<span id="_CPPv3NV7XMC47009usic0_ch017set_TRBSCR_CTBERIEv"></span><span id="_CPPv2NV7XMC47009usic0_ch017set_TRBSCR_CTBERIEv"></span><span id="XMC4700::usic0_ch0::set_TRBSCR_CTBERIV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a65549c8686f8aa4d2aacf5d8ea174f0e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_TRBSCR_CTBERI</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch017set_TRBSCR_CTBERIEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set TRBSCR’s CTBERI bit.</p>
<p>Clear Transmit Buffer Error Event </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch019clear_TRBSCR_CTBERIEv">
<span id="_CPPv3NV7XMC47009usic0_ch019clear_TRBSCR_CTBERIEv"></span><span id="_CPPv2NV7XMC47009usic0_ch019clear_TRBSCR_CTBERIEv"></span><span id="XMC4700::usic0_ch0::clear_TRBSCR_CTBERIV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a1d1ec3c9ac9d0242f96182e9c88fe371"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_TRBSCR_CTBERI</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch019clear_TRBSCR_CTBERIEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear TRBSCR’s CTBERI bit.</p>
<p>Clear Transmit Buffer Error Event </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch020toggle_TRBSCR_CTBERIEv">
<span id="_CPPv3NV7XMC47009usic0_ch020toggle_TRBSCR_CTBERIEv"></span><span id="_CPPv2NV7XMC47009usic0_ch020toggle_TRBSCR_CTBERIEv"></span><span id="XMC4700::usic0_ch0::toggle_TRBSCR_CTBERIV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a5a051452821273da02021a21af26ad58"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_TRBSCR_CTBERI</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch020toggle_TRBSCR_CTBERIEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle TRBSCR’s CTBERI bit.</p>
<p>Clear Transmit Buffer Error Event </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch016set_TRBSCR_CSTBIEv">
<span id="_CPPv3NV7XMC47009usic0_ch016set_TRBSCR_CSTBIEv"></span><span id="_CPPv2NV7XMC47009usic0_ch016set_TRBSCR_CSTBIEv"></span><span id="XMC4700::usic0_ch0::set_TRBSCR_CSTBIV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a5bfb13ee1915cb14e90130a6e516095c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_TRBSCR_CSTBI</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch016set_TRBSCR_CSTBIEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set TRBSCR’s CSTBI bit.</p>
<p>Clear Standard Transmit Buffer Event </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch018clear_TRBSCR_CSTBIEv">
<span id="_CPPv3NV7XMC47009usic0_ch018clear_TRBSCR_CSTBIEv"></span><span id="_CPPv2NV7XMC47009usic0_ch018clear_TRBSCR_CSTBIEv"></span><span id="XMC4700::usic0_ch0::clear_TRBSCR_CSTBIV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a6c259fd95f8aa0282f6732cf484ac2d0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_TRBSCR_CSTBI</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch018clear_TRBSCR_CSTBIEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear TRBSCR’s CSTBI bit.</p>
<p>Clear Standard Transmit Buffer Event </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch019toggle_TRBSCR_CSTBIEv">
<span id="_CPPv3NV7XMC47009usic0_ch019toggle_TRBSCR_CSTBIEv"></span><span id="_CPPv2NV7XMC47009usic0_ch019toggle_TRBSCR_CSTBIEv"></span><span id="XMC4700::usic0_ch0::toggle_TRBSCR_CSTBIV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a9a5973252484e552a1bcd8251235c868"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_TRBSCR_CSTBI</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch019toggle_TRBSCR_CSTBIEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle TRBSCR’s CSTBI bit.</p>
<p>Clear Standard Transmit Buffer Event </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch016set_TRBSCR_CARBIEv">
<span id="_CPPv3NV7XMC47009usic0_ch016set_TRBSCR_CARBIEv"></span><span id="_CPPv2NV7XMC47009usic0_ch016set_TRBSCR_CARBIEv"></span><span id="XMC4700::usic0_ch0::set_TRBSCR_CARBIV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a667e1ddcb99e936c7dd6ea5f11f97173"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_TRBSCR_CARBI</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch016set_TRBSCR_CARBIEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set TRBSCR’s CARBI bit.</p>
<p>Clear Alternative Receive Buffer Event </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch018clear_TRBSCR_CARBIEv">
<span id="_CPPv3NV7XMC47009usic0_ch018clear_TRBSCR_CARBIEv"></span><span id="_CPPv2NV7XMC47009usic0_ch018clear_TRBSCR_CARBIEv"></span><span id="XMC4700::usic0_ch0::clear_TRBSCR_CARBIV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a5f5ac75998e156240098e61f6efa8cdf"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_TRBSCR_CARBI</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch018clear_TRBSCR_CARBIEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear TRBSCR’s CARBI bit.</p>
<p>Clear Alternative Receive Buffer Event </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch019toggle_TRBSCR_CARBIEv">
<span id="_CPPv3NV7XMC47009usic0_ch019toggle_TRBSCR_CARBIEv"></span><span id="_CPPv2NV7XMC47009usic0_ch019toggle_TRBSCR_CARBIEv"></span><span id="XMC4700::usic0_ch0::toggle_TRBSCR_CARBIV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1aa86821e2ed0a740e41d878401b769b1a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_TRBSCR_CARBI</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch019toggle_TRBSCR_CARBIEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle TRBSCR’s CARBI bit.</p>
<p>Clear Alternative Receive Buffer Event </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch017set_TRBSCR_CRBERIEv">
<span id="_CPPv3NV7XMC47009usic0_ch017set_TRBSCR_CRBERIEv"></span><span id="_CPPv2NV7XMC47009usic0_ch017set_TRBSCR_CRBERIEv"></span><span id="XMC4700::usic0_ch0::set_TRBSCR_CRBERIV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a010ad1a6d8337601726957719b51f12c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_TRBSCR_CRBERI</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch017set_TRBSCR_CRBERIEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set TRBSCR’s CRBERI bit.</p>
<p>Clear Receive Buffer Error Event </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch019clear_TRBSCR_CRBERIEv">
<span id="_CPPv3NV7XMC47009usic0_ch019clear_TRBSCR_CRBERIEv"></span><span id="_CPPv2NV7XMC47009usic0_ch019clear_TRBSCR_CRBERIEv"></span><span id="XMC4700::usic0_ch0::clear_TRBSCR_CRBERIV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a186ca88d48deab4418f47f242f70d22b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_TRBSCR_CRBERI</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch019clear_TRBSCR_CRBERIEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear TRBSCR’s CRBERI bit.</p>
<p>Clear Receive Buffer Error Event </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch020toggle_TRBSCR_CRBERIEv">
<span id="_CPPv3NV7XMC47009usic0_ch020toggle_TRBSCR_CRBERIEv"></span><span id="_CPPv2NV7XMC47009usic0_ch020toggle_TRBSCR_CRBERIEv"></span><span id="XMC4700::usic0_ch0::toggle_TRBSCR_CRBERIV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a8e446f7416e67794f6ec3e8864500088"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_TRBSCR_CRBERI</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch020toggle_TRBSCR_CRBERIEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle TRBSCR’s CRBERI bit.</p>
<p>Clear Receive Buffer Error Event </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch016set_TRBSCR_CSRBIEv">
<span id="_CPPv3NV7XMC47009usic0_ch016set_TRBSCR_CSRBIEv"></span><span id="_CPPv2NV7XMC47009usic0_ch016set_TRBSCR_CSRBIEv"></span><span id="XMC4700::usic0_ch0::set_TRBSCR_CSRBIV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a460281cbd65a19a81466b8f2ff109d04"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_TRBSCR_CSRBI</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch016set_TRBSCR_CSRBIEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set TRBSCR’s CSRBI bit.</p>
<p>Clear Standard Receive Buffer Event </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch018clear_TRBSCR_CSRBIEv">
<span id="_CPPv3NV7XMC47009usic0_ch018clear_TRBSCR_CSRBIEv"></span><span id="_CPPv2NV7XMC47009usic0_ch018clear_TRBSCR_CSRBIEv"></span><span id="XMC4700::usic0_ch0::clear_TRBSCR_CSRBIV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a9b19bce43e2c0465f7de53bc68e2f70e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_TRBSCR_CSRBI</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch018clear_TRBSCR_CSRBIEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear TRBSCR’s CSRBI bit.</p>
<p>Clear Standard Receive Buffer Event </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch019toggle_TRBSCR_CSRBIEv">
<span id="_CPPv3NV7XMC47009usic0_ch019toggle_TRBSCR_CSRBIEv"></span><span id="_CPPv2NV7XMC47009usic0_ch019toggle_TRBSCR_CSRBIEv"></span><span id="XMC4700::usic0_ch0::toggle_TRBSCR_CSRBIV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1aa3adcaa448179967d3d9d328bab111b9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_TRBSCR_CSRBI</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch019toggle_TRBSCR_CSRBIEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle TRBSCR’s CSRBI bit.</p>
<p>Clear Standard Receive Buffer Event </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch010set_TRBSCREbbbbbbbb">
<span id="_CPPv3NV7XMC47009usic0_ch010set_TRBSCREbbbbbbbb"></span><span id="_CPPv2NV7XMC47009usic0_ch010set_TRBSCREbbbbbbbb"></span><span id="XMC4700::usic0_ch0::set_TRBSCR__b.b.b.b.b.b.b.bV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a822c17e9a595db76fc9b2a570c12b65f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_TRBSCR</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">FLUSHTB</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">FLUSHRB</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">CBDV</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">CTBERI</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">CSTBI</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">CARBI</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">CRBERI</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">CSRBI</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch010set_TRBSCREbbbbbbbb" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set all of TRBSCR’s bit fields.</p>
<p>(write-only) Transmit/Receive Buffer Status Clear Register </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch012get_OUTR_RCIEv">
<span id="_CPPv3NV7XMC47009usic0_ch012get_OUTR_RCIEv"></span><span id="_CPPv2NV7XMC47009usic0_ch012get_OUTR_RCIEv"></span><span id="XMC4700::usic0_ch0::get_OUTR_RCIV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ad259e9e1e88a585a9f48c48bc64ba716"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_OUTR_RCI</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch012get_OUTR_RCIEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get OUTR’s RCI field.</p>
<p>Receiver Control Information </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch012get_OUTR_DSREv">
<span id="_CPPv3NV7XMC47009usic0_ch012get_OUTR_DSREv"></span><span id="_CPPv2NV7XMC47009usic0_ch012get_OUTR_DSREv"></span><span id="XMC4700::usic0_ch0::get_OUTR_DSRV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1aafa53b782c047b7e4c5da784fbfc5f5c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_OUTR_DSR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch012get_OUTR_DSREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get OUTR’s DSR field.</p>
<p>Received Data </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch08get_OUTRER7uint8_tR8uint16_t">
<span id="_CPPv3NV7XMC47009usic0_ch08get_OUTRER7uint8_tR8uint16_t"></span><span id="_CPPv2NV7XMC47009usic0_ch08get_OUTRER7uint8_tR8uint16_t"></span><span id="XMC4700::usic0_ch0::get_OUTR__uint8_tR.uint16_tRV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a7923959b9700989b1f259f6af92eb268"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_OUTR</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">RCI</span></span>, <span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">DSR</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch08get_OUTRER7uint8_tR8uint16_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get all of OUTR’s bit fields.</p>
<p>(read-only) Receiver Buffer Output Register </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch013get_OUTDR_RCIEv">
<span id="_CPPv3NV7XMC47009usic0_ch013get_OUTDR_RCIEv"></span><span id="_CPPv2NV7XMC47009usic0_ch013get_OUTDR_RCIEv"></span><span id="XMC4700::usic0_ch0::get_OUTDR_RCIV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a5e59d21222de566b399be895eb3b5b2b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_OUTDR_RCI</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch013get_OUTDR_RCIEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get OUTDR’s RCI field.</p>
<p>Receive Control Information from Shift Register </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch013get_OUTDR_DSREv">
<span id="_CPPv3NV7XMC47009usic0_ch013get_OUTDR_DSREv"></span><span id="_CPPv2NV7XMC47009usic0_ch013get_OUTDR_DSREv"></span><span id="XMC4700::usic0_ch0::get_OUTDR_DSRV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a9ffe1569454489d3d44ad621e555021c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_OUTDR_DSR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch013get_OUTDR_DSREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get OUTDR’s DSR field.</p>
<p>Data from Shift Register </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch09get_OUTDRER7uint8_tR8uint16_t">
<span id="_CPPv3NV7XMC47009usic0_ch09get_OUTDRER7uint8_tR8uint16_t"></span><span id="_CPPv2NV7XMC47009usic0_ch09get_OUTDRER7uint8_tR8uint16_t"></span><span id="XMC4700::usic0_ch0::get_OUTDR__uint8_tR.uint16_tRV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ae9fe689aa7a46d8594dc07a67eeeeb22"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_OUTDR</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">RCI</span></span>, <span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">DSR</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch09get_OUTDRER7uint8_tR8uint16_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get all of OUTDR’s bit fields.</p>
<p>(read-only) Receiver Buffer Output Register L for Debugger </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47009usic0_ch012set_IN_TDATAENSt6size_tE8uint16_t">
<span id="_CPPv3NV7XMC47009usic0_ch012set_IN_TDATAENSt6size_tE8uint16_t"></span><span id="_CPPv2NV7XMC47009usic0_ch012set_IN_TDATAENSt6size_tE8uint16_t"></span><span id="XMC4700::usic0_ch0::set_IN_TDATA__std::s.uint16_tV"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ace81380512184bd3a6e3f39d3ce771ea"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_IN_TDATA</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">std</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">size_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">index</span></span>, <span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47009usic0_ch012set_IN_TDATAENSt6size_tE8uint16_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set IN’s TDATA field.</p>
<p>Transmit Data </p>
</dd></dl>

</div>
<div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric" id="breathe-section-title-public-members">Public Members</p>
<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47009usic0_ch03PCRE">
<span id="_CPPv3N7XMC47009usic0_ch03PCRE"></span><span id="_CPPv2N7XMC47009usic0_ch03PCRE"></span><span id="XMC4700::usic0_ch0::PCR__uint32_t"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ab93ee1e651f918bd0fe62e19debc11dc"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">PCR</span></span></span><a class="headerlink" href="#_CPPv4N7XMC47009usic0_ch03PCRE" title="Permalink to this definition">#</a><br /></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47009usic0_ch011PCR_ASCModeE">
<span id="_CPPv3N7XMC47009usic0_ch011PCR_ASCModeE"></span><span id="_CPPv2N7XMC47009usic0_ch011PCR_ASCModeE"></span><span id="XMC4700::usic0_ch0::PCR_ASCMode__uint32_t"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a0f499484952c7c6310af7f347ae3bd59"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">PCR_ASCMode</span></span></span><a class="headerlink" href="#_CPPv4N7XMC47009usic0_ch011PCR_ASCModeE" title="Permalink to this definition">#</a><br /></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47009usic0_ch011PCR_SSCModeE">
<span id="_CPPv3N7XMC47009usic0_ch011PCR_SSCModeE"></span><span id="_CPPv2N7XMC47009usic0_ch011PCR_SSCModeE"></span><span id="XMC4700::usic0_ch0::PCR_SSCMode__uint32_t"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1af727ab4b2c70e11bb92e15298c9fff9e"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">PCR_SSCMode</span></span></span><a class="headerlink" href="#_CPPv4N7XMC47009usic0_ch011PCR_SSCModeE" title="Permalink to this definition">#</a><br /></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47009usic0_ch011PCR_IICModeE">
<span id="_CPPv3N7XMC47009usic0_ch011PCR_IICModeE"></span><span id="_CPPv2N7XMC47009usic0_ch011PCR_IICModeE"></span><span id="XMC4700::usic0_ch0::PCR_IICMode__uint32_t"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1abefa2db0a975ce4272f913cf657da19d"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">PCR_IICMode</span></span></span><a class="headerlink" href="#_CPPv4N7XMC47009usic0_ch011PCR_IICModeE" title="Permalink to this definition">#</a><br /></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47009usic0_ch011PCR_IISModeE">
<span id="_CPPv3N7XMC47009usic0_ch011PCR_IISModeE"></span><span id="_CPPv2N7XMC47009usic0_ch011PCR_IISModeE"></span><span id="XMC4700::usic0_ch0::PCR_IISMode__uint32_t"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a7b9df0b5a7d0052b7912069a5872da32"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">PCR_IISMode</span></span></span><a class="headerlink" href="#_CPPv4N7XMC47009usic0_ch011PCR_IISModeE" title="Permalink to this definition">#</a><br /></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47009usic0_ch0Ut2_23E">
<span id="_CPPv3N7XMC47009usic0_ch0Ut2_23E"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1aebcc08a273c5242c54fe8e6c24bb1b92"></span><span class="k"><span class="pre">union</span></span><span class="w"> </span><span class="n"><span class="pre">XMC4700</span></span><span class="p"><span class="pre">::</span></span><a class="reference internal" href="#_CPPv4N7XMC47009usic0_ch0E" title="XMC4700::usic0_ch0"><span class="n"><span class="pre">usic0_ch0</span></span></a><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">[anonymous]</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">[anonymous]</span></span></span><a class="headerlink" href="#_CPPv4N7XMC47009usic0_ch0Ut2_23E" title="Permalink to this definition">#</a><br /></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47009usic0_ch03PSRE">
<span id="_CPPv3N7XMC47009usic0_ch03PSRE"></span><span id="_CPPv2N7XMC47009usic0_ch03PSRE"></span><span id="XMC4700::usic0_ch0::PSR__uint32_t"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a4555ea5d9cba2a3caca1c810626abac0"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">PSR</span></span></span><a class="headerlink" href="#_CPPv4N7XMC47009usic0_ch03PSRE" title="Permalink to this definition">#</a><br /></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47009usic0_ch011PSR_ASCModeE">
<span id="_CPPv3N7XMC47009usic0_ch011PSR_ASCModeE"></span><span id="_CPPv2N7XMC47009usic0_ch011PSR_ASCModeE"></span><span id="XMC4700::usic0_ch0::PSR_ASCMode__uint32_t"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a58ad81a57d7aaa8b9afdf153778eb358"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">PSR_ASCMode</span></span></span><a class="headerlink" href="#_CPPv4N7XMC47009usic0_ch011PSR_ASCModeE" title="Permalink to this definition">#</a><br /></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47009usic0_ch011PSR_SSCModeE">
<span id="_CPPv3N7XMC47009usic0_ch011PSR_SSCModeE"></span><span id="_CPPv2N7XMC47009usic0_ch011PSR_SSCModeE"></span><span id="XMC4700::usic0_ch0::PSR_SSCMode__uint32_t"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ad11995e9f4339f94ef23ba03bb1f7834"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">PSR_SSCMode</span></span></span><a class="headerlink" href="#_CPPv4N7XMC47009usic0_ch011PSR_SSCModeE" title="Permalink to this definition">#</a><br /></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47009usic0_ch011PSR_IICModeE">
<span id="_CPPv3N7XMC47009usic0_ch011PSR_IICModeE"></span><span id="_CPPv2N7XMC47009usic0_ch011PSR_IICModeE"></span><span id="XMC4700::usic0_ch0::PSR_IICMode__uint32_t"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a00ad48718c440de106ac317144384572"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">PSR_IICMode</span></span></span><a class="headerlink" href="#_CPPv4N7XMC47009usic0_ch011PSR_IICModeE" title="Permalink to this definition">#</a><br /></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47009usic0_ch011PSR_IISModeE">
<span id="_CPPv3N7XMC47009usic0_ch011PSR_IISModeE"></span><span id="_CPPv2N7XMC47009usic0_ch011PSR_IISModeE"></span><span id="XMC4700::usic0_ch0::PSR_IISMode__uint32_t"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a81789d5e11a14091781adc622c8b6926"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">PSR_IISMode</span></span></span><a class="headerlink" href="#_CPPv4N7XMC47009usic0_ch011PSR_IISModeE" title="Permalink to this definition">#</a><br /></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47009usic0_ch0Ut2_25E">
<span id="_CPPv3N7XMC47009usic0_ch0Ut2_25E"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1acc8f9bdbfec5d67229077cf3490b5c24"></span><span class="k"><span class="pre">union</span></span><span class="w"> </span><span class="n"><span class="pre">XMC4700</span></span><span class="p"><span class="pre">::</span></span><a class="reference internal" href="#_CPPv4N7XMC47009usic0_ch0E" title="XMC4700::usic0_ch0"><span class="n"><span class="pre">usic0_ch0</span></span></a><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">[anonymous]</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">[anonymous]</span></span></span><a class="headerlink" href="#_CPPv4N7XMC47009usic0_ch0Ut2_25E" title="Permalink to this definition">#</a><br /></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47009usic0_ch017reserved_padding0E">
<span id="_CPPv3N7XMC47009usic0_ch017reserved_padding0E"></span><span id="_CPPv2N7XMC47009usic0_ch017reserved_padding0E"></span><span id="XMC4700::usic0_ch0::reserved_padding0__uint32_tC"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a9eed2e363a5de4fe0d87fbda18890342"></span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">reserved_padding0</span></span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="p"><span class="pre">{</span></span><span class="p"><span class="pre">}</span></span><a class="headerlink" href="#_CPPv4N7XMC47009usic0_ch017reserved_padding0E" title="Permalink to this definition">#</a><br /></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47009usic0_ch04CCFGE">
<span id="_CPPv3N7XMC47009usic0_ch04CCFGE"></span><span id="_CPPv2N7XMC47009usic0_ch04CCFGE"></span><span id="XMC4700::usic0_ch0::CCFG__uint32_tC"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1abdf08a69cdf51adb4c808928f151a0e1"></span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CCFG</span></span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="p"><span class="pre">{</span></span><span class="p"><span class="pre">}</span></span><a class="headerlink" href="#_CPPv4N7XMC47009usic0_ch04CCFGE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-only) Channel Configuration Register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47009usic0_ch017reserved_padding1E">
<span id="_CPPv3N7XMC47009usic0_ch017reserved_padding1E"></span><span id="_CPPv2N7XMC47009usic0_ch017reserved_padding1E"></span><span id="XMC4700::usic0_ch0::reserved_padding1__uint32_tC"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a88981d092f1e7254ebc01657dc4951c9"></span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">reserved_padding1</span></span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="p"><span class="pre">{</span></span><span class="p"><span class="pre">}</span></span><a class="headerlink" href="#_CPPv4N7XMC47009usic0_ch017reserved_padding1E" title="Permalink to this definition">#</a><br /></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47009usic0_ch05KSCFGE">
<span id="_CPPv3N7XMC47009usic0_ch05KSCFGE"></span><span id="_CPPv2N7XMC47009usic0_ch05KSCFGE"></span><span id="XMC4700::usic0_ch0::KSCFG__uint32_t"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a16fcb0cfede3a009c0d2229a76db0b49"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">KSCFG</span></span></span><a class="headerlink" href="#_CPPv4N7XMC47009usic0_ch05KSCFGE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Kernel State Configuration Register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47009usic0_ch03FDRE">
<span id="_CPPv3N7XMC47009usic0_ch03FDRE"></span><span id="_CPPv2N7XMC47009usic0_ch03FDRE"></span><span id="XMC4700::usic0_ch0::FDR__uint32_t"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a19921515ecd7bef9e5e76d228baaab31"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">FDR</span></span></span><a class="headerlink" href="#_CPPv4N7XMC47009usic0_ch03FDRE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Fractional Divider Register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47009usic0_ch03BRGE">
<span id="_CPPv3N7XMC47009usic0_ch03BRGE"></span><span id="_CPPv2N7XMC47009usic0_ch03BRGE"></span><span id="XMC4700::usic0_ch0::BRG__uint32_t"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a7cc59cebf55a1f67562e3bfc387f14c4"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">BRG</span></span></span><a class="headerlink" href="#_CPPv4N7XMC47009usic0_ch03BRGE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Baud Rate Generator Register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47009usic0_ch04INPRE">
<span id="_CPPv3N7XMC47009usic0_ch04INPRE"></span><span id="_CPPv2N7XMC47009usic0_ch04INPRE"></span><span id="XMC4700::usic0_ch0::INPR__uint32_t"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a35432c560a5e75d5ea6378840b42fda9"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">INPR</span></span></span><a class="headerlink" href="#_CPPv4N7XMC47009usic0_ch04INPRE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Interrupt Node Pointer Register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47009usic0_ch05DX0CRE">
<span id="_CPPv3N7XMC47009usic0_ch05DX0CRE"></span><span id="_CPPv2N7XMC47009usic0_ch05DX0CRE"></span><span id="XMC4700::usic0_ch0::DX0CR__uint32_t"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a1b8c99d556036cb70a1b7ddd7fab9588"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">DX0CR</span></span></span><a class="headerlink" href="#_CPPv4N7XMC47009usic0_ch05DX0CRE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Input Control Register 0 </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47009usic0_ch05DX1CRE">
<span id="_CPPv3N7XMC47009usic0_ch05DX1CRE"></span><span id="_CPPv2N7XMC47009usic0_ch05DX1CRE"></span><span id="XMC4700::usic0_ch0::DX1CR__uint32_t"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a2e5765983cf9f614cbb6cef553e7b383"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">DX1CR</span></span></span><a class="headerlink" href="#_CPPv4N7XMC47009usic0_ch05DX1CRE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Input Control Register 1 </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47009usic0_ch05DX2CRE">
<span id="_CPPv3N7XMC47009usic0_ch05DX2CRE"></span><span id="_CPPv2N7XMC47009usic0_ch05DX2CRE"></span><span id="XMC4700::usic0_ch0::DX2CR__uint32_t"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a17ae815352d01667408f01b39b46e432"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">DX2CR</span></span></span><a class="headerlink" href="#_CPPv4N7XMC47009usic0_ch05DX2CRE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Input Control Register 2 </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47009usic0_ch05DX3CRE">
<span id="_CPPv3N7XMC47009usic0_ch05DX3CRE"></span><span id="_CPPv2N7XMC47009usic0_ch05DX3CRE"></span><span id="XMC4700::usic0_ch0::DX3CR__uint32_t"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a2578e98c1d41df0b90304c0e12b8ed6f"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">DX3CR</span></span></span><a class="headerlink" href="#_CPPv4N7XMC47009usic0_ch05DX3CRE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Input Control Register 3 </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47009usic0_ch05DX4CRE">
<span id="_CPPv3N7XMC47009usic0_ch05DX4CRE"></span><span id="_CPPv2N7XMC47009usic0_ch05DX4CRE"></span><span id="XMC4700::usic0_ch0::DX4CR__uint32_t"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a8cd00238756f8fac1a6eb6c9dcb81f5a"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">DX4CR</span></span></span><a class="headerlink" href="#_CPPv4N7XMC47009usic0_ch05DX4CRE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Input Control Register 4 </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47009usic0_ch05DX5CRE">
<span id="_CPPv3N7XMC47009usic0_ch05DX5CRE"></span><span id="_CPPv2N7XMC47009usic0_ch05DX5CRE"></span><span id="XMC4700::usic0_ch0::DX5CR__uint32_t"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1afb05898aaea7a5f71e5b8c9f7f3eef8f"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">DX5CR</span></span></span><a class="headerlink" href="#_CPPv4N7XMC47009usic0_ch05DX5CRE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Input Control Register 5 </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47009usic0_ch04SCTRE">
<span id="_CPPv3N7XMC47009usic0_ch04SCTRE"></span><span id="_CPPv2N7XMC47009usic0_ch04SCTRE"></span><span id="XMC4700::usic0_ch0::SCTR__uint32_t"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a668cb6a7ecc1f21f9775671d3580849f"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">SCTR</span></span></span><a class="headerlink" href="#_CPPv4N7XMC47009usic0_ch04SCTRE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Shift Control Register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47009usic0_ch04TCSRE">
<span id="_CPPv3N7XMC47009usic0_ch04TCSRE"></span><span id="_CPPv2N7XMC47009usic0_ch04TCSRE"></span><span id="XMC4700::usic0_ch0::TCSR__uint32_t"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a84b10d048103276fa0f373ad2db429d2"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">TCSR</span></span></span><a class="headerlink" href="#_CPPv4N7XMC47009usic0_ch04TCSRE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Transmit Control/Status Register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47009usic0_ch03CCRE">
<span id="_CPPv3N7XMC47009usic0_ch03CCRE"></span><span id="_CPPv2N7XMC47009usic0_ch03CCRE"></span><span id="XMC4700::usic0_ch0::CCR__uint32_t"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a23ca284a69da7cf8f88f5ecfe72817c3"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CCR</span></span></span><a class="headerlink" href="#_CPPv4N7XMC47009usic0_ch03CCRE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Channel Control Register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47009usic0_ch04CMTRE">
<span id="_CPPv3N7XMC47009usic0_ch04CMTRE"></span><span id="_CPPv2N7XMC47009usic0_ch04CMTRE"></span><span id="XMC4700::usic0_ch0::CMTR__uint32_t"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ad37de8b1a175b68f619e7172dabe55f0"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CMTR</span></span></span><a class="headerlink" href="#_CPPv4N7XMC47009usic0_ch04CMTRE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Capture Mode Timer Register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47009usic0_ch04PSCRE">
<span id="_CPPv3N7XMC47009usic0_ch04PSCRE"></span><span id="_CPPv2N7XMC47009usic0_ch04PSCRE"></span><span id="XMC4700::usic0_ch0::PSCR__uint32_t"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1aab4579b4d4d7e705cb657c32dc9266a2"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">PSCR</span></span></span><a class="headerlink" href="#_CPPv4N7XMC47009usic0_ch04PSCRE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(write-only) Protocol Status Clear Register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47009usic0_ch06RBUFSRE">
<span id="_CPPv3N7XMC47009usic0_ch06RBUFSRE"></span><span id="_CPPv2N7XMC47009usic0_ch06RBUFSRE"></span><span id="XMC4700::usic0_ch0::RBUFSR__uint32_tC"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a6509f4db00d1050ae59ce76ca59d571f"></span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">RBUFSR</span></span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="p"><span class="pre">{</span></span><span class="p"><span class="pre">}</span></span><a class="headerlink" href="#_CPPv4N7XMC47009usic0_ch06RBUFSRE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-only) Receiver Buffer Status Register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47009usic0_ch04RBUFE">
<span id="_CPPv3N7XMC47009usic0_ch04RBUFE"></span><span id="_CPPv2N7XMC47009usic0_ch04RBUFE"></span><span id="XMC4700::usic0_ch0::RBUF__uint32_tC"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a860854e9ebdce0ccf49d68933fd43a96"></span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">RBUF</span></span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="p"><span class="pre">{</span></span><span class="p"><span class="pre">}</span></span><a class="headerlink" href="#_CPPv4N7XMC47009usic0_ch04RBUFE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-only) Receiver Buffer Register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47009usic0_ch05RBUFDE">
<span id="_CPPv3N7XMC47009usic0_ch05RBUFDE"></span><span id="_CPPv2N7XMC47009usic0_ch05RBUFDE"></span><span id="XMC4700::usic0_ch0::RBUFD__uint32_tC"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a63aed399cf727bd84237d1b6ca836fc7"></span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">RBUFD</span></span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="p"><span class="pre">{</span></span><span class="p"><span class="pre">}</span></span><a class="headerlink" href="#_CPPv4N7XMC47009usic0_ch05RBUFDE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-only) Receiver Buffer Register for Debugger </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47009usic0_ch05RBUF0E">
<span id="_CPPv3N7XMC47009usic0_ch05RBUF0E"></span><span id="_CPPv2N7XMC47009usic0_ch05RBUF0E"></span><span id="XMC4700::usic0_ch0::RBUF0__uint32_tC"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a46c21342866a798f5d44999559b43bdc"></span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">RBUF0</span></span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="p"><span class="pre">{</span></span><span class="p"><span class="pre">}</span></span><a class="headerlink" href="#_CPPv4N7XMC47009usic0_ch05RBUF0E" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-only) Receiver Buffer Register 0 </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47009usic0_ch05RBUF1E">
<span id="_CPPv3N7XMC47009usic0_ch05RBUF1E"></span><span id="_CPPv2N7XMC47009usic0_ch05RBUF1E"></span><span id="XMC4700::usic0_ch0::RBUF1__uint32_tC"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a4fadb656723d86ad2b3a9284b62fb745"></span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">RBUF1</span></span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="p"><span class="pre">{</span></span><span class="p"><span class="pre">}</span></span><a class="headerlink" href="#_CPPv4N7XMC47009usic0_ch05RBUF1E" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-only) Receiver Buffer Register 1 </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47009usic0_ch08RBUF01SRE">
<span id="_CPPv3N7XMC47009usic0_ch08RBUF01SRE"></span><span id="_CPPv2N7XMC47009usic0_ch08RBUF01SRE"></span><span id="XMC4700::usic0_ch0::RBUF01SR__uint32_tC"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a50cf5c5538de65bdac4bf2125c8fef37"></span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">RBUF01SR</span></span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="p"><span class="pre">{</span></span><span class="p"><span class="pre">}</span></span><a class="headerlink" href="#_CPPv4N7XMC47009usic0_ch08RBUF01SRE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-only) Receiver Buffer 01 Status Register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47009usic0_ch03FMRE">
<span id="_CPPv3N7XMC47009usic0_ch03FMRE"></span><span id="_CPPv2N7XMC47009usic0_ch03FMRE"></span><span id="XMC4700::usic0_ch0::FMR__uint32_t"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a024b08389cb8deb23bbd13a6b9995572"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">FMR</span></span></span><a class="headerlink" href="#_CPPv4N7XMC47009usic0_ch03FMRE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(write-only) Flag Modification Register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47009usic0_ch017reserved_padding2E">
<span id="_CPPv3N7XMC47009usic0_ch017reserved_padding2E"></span><span id="_CPPv2N7XMC47009usic0_ch017reserved_padding2E"></span><span id="XMC4700::usic0_ch0::reserved_padding2__uint32_tCA"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1aa678c65341b84f0836cc088fb7a7fd30"></span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">reserved_padding2</span></span></span><span class="p"><span class="pre">[</span></span><a class="reference internal" href="#_CPPv4N7XMC47009usic0_ch024reserved_padding2_lengthE" title="XMC4700::usic0_ch0::reserved_padding2_length"><span class="n"><span class="pre">reserved_padding2_length</span></span></a><span class="p"><span class="pre">]</span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="p"><span class="pre">{</span></span><span class="p"><span class="pre">}</span></span><a class="headerlink" href="#_CPPv4N7XMC47009usic0_ch017reserved_padding2E" title="Permalink to this definition">#</a><br /></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47009usic0_ch04TBUFE">
<span id="_CPPv3N7XMC47009usic0_ch04TBUFE"></span><span id="_CPPv2N7XMC47009usic0_ch04TBUFE"></span><span id="XMC4700::usic0_ch0::TBUF__uint32_tA"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a5bad2b5fc4dcfca0f8f4347c80b60c96"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">TBUF</span></span></span><span class="p"><span class="pre">[</span></span><a class="reference internal" href="#_CPPv4N7XMC47009usic0_ch011TBUF_lengthE" title="XMC4700::usic0_ch0::TBUF_length"><span class="n"><span class="pre">TBUF_length</span></span></a><span class="p"><span class="pre">]</span></span><a class="headerlink" href="#_CPPv4N7XMC47009usic0_ch04TBUFE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Transmit Buffer </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47009usic0_ch03BYPE">
<span id="_CPPv3N7XMC47009usic0_ch03BYPE"></span><span id="_CPPv2N7XMC47009usic0_ch03BYPE"></span><span id="XMC4700::usic0_ch0::BYP__uint32_t"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a039e28ed3edbc9d2bb1a2ca2319b7fe8"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">BYP</span></span></span><a class="headerlink" href="#_CPPv4N7XMC47009usic0_ch03BYPE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Bypass Data Register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47009usic0_ch05BYPCRE">
<span id="_CPPv3N7XMC47009usic0_ch05BYPCRE"></span><span id="_CPPv2N7XMC47009usic0_ch05BYPCRE"></span><span id="XMC4700::usic0_ch0::BYPCR__uint32_t"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a1f52af66636f864d7dfe56a4ad53339b"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">BYPCR</span></span></span><a class="headerlink" href="#_CPPv4N7XMC47009usic0_ch05BYPCRE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Bypass Control Register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47009usic0_ch05TBCTRE">
<span id="_CPPv3N7XMC47009usic0_ch05TBCTRE"></span><span id="_CPPv2N7XMC47009usic0_ch05TBCTRE"></span><span id="XMC4700::usic0_ch0::TBCTR__uint32_t"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a4572371f65eb486c2e9d0470af5fb7ce"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">TBCTR</span></span></span><a class="headerlink" href="#_CPPv4N7XMC47009usic0_ch05TBCTRE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Transmitter Buffer Control Register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47009usic0_ch05RBCTRE">
<span id="_CPPv3N7XMC47009usic0_ch05RBCTRE"></span><span id="_CPPv2N7XMC47009usic0_ch05RBCTRE"></span><span id="XMC4700::usic0_ch0::RBCTR__uint32_t"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ac8b4437f997503856c03f920d1a22141"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">RBCTR</span></span></span><a class="headerlink" href="#_CPPv4N7XMC47009usic0_ch05RBCTRE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Receiver Buffer Control Register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47009usic0_ch06TRBPTRE">
<span id="_CPPv3N7XMC47009usic0_ch06TRBPTRE"></span><span id="_CPPv2N7XMC47009usic0_ch06TRBPTRE"></span><span id="XMC4700::usic0_ch0::TRBPTR__uint32_tC"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ac49a8aff97ed9b4737449c9405704b35"></span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">TRBPTR</span></span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="p"><span class="pre">{</span></span><span class="p"><span class="pre">}</span></span><a class="headerlink" href="#_CPPv4N7XMC47009usic0_ch06TRBPTRE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-only) Transmit/Receive Buffer Pointer Register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47009usic0_ch05TRBSRE">
<span id="_CPPv3N7XMC47009usic0_ch05TRBSRE"></span><span id="_CPPv2N7XMC47009usic0_ch05TRBSRE"></span><span id="XMC4700::usic0_ch0::TRBSR__uint32_t"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a39e3b6910f712319e8916b2b7d83dc69"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">TRBSR</span></span></span><a class="headerlink" href="#_CPPv4N7XMC47009usic0_ch05TRBSRE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Transmit/Receive Buffer Status Register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47009usic0_ch06TRBSCRE">
<span id="_CPPv3N7XMC47009usic0_ch06TRBSCRE"></span><span id="_CPPv2N7XMC47009usic0_ch06TRBSCRE"></span><span id="XMC4700::usic0_ch0::TRBSCR__uint32_t"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a20775e8d56da4f6a3cb863c1b824e419"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">TRBSCR</span></span></span><a class="headerlink" href="#_CPPv4N7XMC47009usic0_ch06TRBSCRE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(write-only) Transmit/Receive Buffer Status Clear Register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47009usic0_ch04OUTRE">
<span id="_CPPv3N7XMC47009usic0_ch04OUTRE"></span><span id="_CPPv2N7XMC47009usic0_ch04OUTRE"></span><span id="XMC4700::usic0_ch0::OUTR__uint32_tC"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a977d4c1a363985d7dc218d5cbcc3074b"></span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">OUTR</span></span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="p"><span class="pre">{</span></span><span class="p"><span class="pre">}</span></span><a class="headerlink" href="#_CPPv4N7XMC47009usic0_ch04OUTRE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-only) Receiver Buffer Output Register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47009usic0_ch05OUTDRE">
<span id="_CPPv3N7XMC47009usic0_ch05OUTDRE"></span><span id="_CPPv2N7XMC47009usic0_ch05OUTDRE"></span><span id="XMC4700::usic0_ch0::OUTDR__uint32_tC"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a68db6555a51ba8492c5dcbf08f12d059"></span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">OUTDR</span></span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="p"><span class="pre">{</span></span><span class="p"><span class="pre">}</span></span><a class="headerlink" href="#_CPPv4N7XMC47009usic0_ch05OUTDRE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-only) Receiver Buffer Output Register L for Debugger </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47009usic0_ch017reserved_padding3E">
<span id="_CPPv3N7XMC47009usic0_ch017reserved_padding3E"></span><span id="_CPPv2N7XMC47009usic0_ch017reserved_padding3E"></span><span id="XMC4700::usic0_ch0::reserved_padding3__uint32_tCA"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a7fa4ac2ebb0d3b997ff5352c9e4df0f7"></span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">reserved_padding3</span></span></span><span class="p"><span class="pre">[</span></span><a class="reference internal" href="#_CPPv4N7XMC47009usic0_ch024reserved_padding3_lengthE" title="XMC4700::usic0_ch0::reserved_padding3_length"><span class="n"><span class="pre">reserved_padding3_length</span></span></a><span class="p"><span class="pre">]</span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="p"><span class="pre">{</span></span><span class="p"><span class="pre">}</span></span><a class="headerlink" href="#_CPPv4N7XMC47009usic0_ch017reserved_padding3E" title="Permalink to this definition">#</a><br /></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47009usic0_ch02INE">
<span id="_CPPv3N7XMC47009usic0_ch02INE"></span><span id="_CPPv2N7XMC47009usic0_ch02INE"></span><span id="XMC4700::usic0_ch0::IN__uint32_tA"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a15022cd4b83f17a6a3530f05c69fad0b"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">IN</span></span></span><span class="p"><span class="pre">[</span></span><a class="reference internal" href="#_CPPv4N7XMC47009usic0_ch09IN_lengthE" title="XMC4700::usic0_ch0::IN_length"><span class="n"><span class="pre">IN_length</span></span></a><span class="p"><span class="pre">]</span></span><a class="headerlink" href="#_CPPv4N7XMC47009usic0_ch02INE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(write-only) Transmit FIFO Buffer </p>
</dd></dl>

</div>
<div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric" id="breathe-section-title-public-static-attributes">Public Static Attributes</p>
<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47009usic0_ch04sizeE">
<span id="_CPPv3N7XMC47009usic0_ch04sizeE"></span><span id="_CPPv2N7XMC47009usic0_ch04sizeE"></span><span id="XMC4700::usic0_ch0::size__std::s"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1ac6f6fe8c709189c8fd9f6396ea5238ac"></span><span class="k"><span class="pre">static</span></span><span class="w"> </span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">std</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">size_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">size</span></span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="m"><span class="pre">512</span></span><a class="headerlink" href="#_CPPv4N7XMC47009usic0_ch04sizeE" title="Permalink to this definition">#</a><br /></dt>
<dd><p><a class="reference internal" href="#structXMC4700_1_1usic0__ch0"><span class="std std-ref">usic0_ch0</span></a>’s size in bytes. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47009usic0_ch024reserved_padding2_lengthE">
<span id="_CPPv3N7XMC47009usic0_ch024reserved_padding2_lengthE"></span><span id="_CPPv2N7XMC47009usic0_ch024reserved_padding2_lengthE"></span><span id="XMC4700::usic0_ch0::reserved_padding2_length__std::s"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a343b5543b7e468c0abf0316fcce765e5"></span><span class="k"><span class="pre">static</span></span><span class="w"> </span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">std</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">size_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">reserved_padding2_length</span></span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="m"><span class="pre">5</span></span><a class="headerlink" href="#_CPPv4N7XMC47009usic0_ch024reserved_padding2_lengthE" title="Permalink to this definition">#</a><br /></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47009usic0_ch011TBUF_lengthE">
<span id="_CPPv3N7XMC47009usic0_ch011TBUF_lengthE"></span><span id="_CPPv2N7XMC47009usic0_ch011TBUF_lengthE"></span><span id="XMC4700::usic0_ch0::TBUF_length__std::s"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a5e692bad5f18902a2d7c4ce302bc9d24"></span><span class="k"><span class="pre">static</span></span><span class="w"> </span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">std</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">size_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">TBUF_length</span></span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="m"><span class="pre">32</span></span><a class="headerlink" href="#_CPPv4N7XMC47009usic0_ch011TBUF_lengthE" title="Permalink to this definition">#</a><br /></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47009usic0_ch024reserved_padding3_lengthE">
<span id="_CPPv3N7XMC47009usic0_ch024reserved_padding3_lengthE"></span><span id="_CPPv2N7XMC47009usic0_ch024reserved_padding3_lengthE"></span><span id="XMC4700::usic0_ch0::reserved_padding3_length__std::s"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1a9830bbe8a79ef65f0b03e8e265de420b"></span><span class="k"><span class="pre">static</span></span><span class="w"> </span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">std</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">size_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">reserved_padding3_length</span></span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="m"><span class="pre">23</span></span><a class="headerlink" href="#_CPPv4N7XMC47009usic0_ch024reserved_padding3_lengthE" title="Permalink to this definition">#</a><br /></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47009usic0_ch09IN_lengthE">
<span id="_CPPv3N7XMC47009usic0_ch09IN_lengthE"></span><span id="_CPPv2N7XMC47009usic0_ch09IN_lengthE"></span><span id="XMC4700::usic0_ch0::IN_length__std::s"></span><span class="target" id="structXMC4700_1_1usic0__ch0_1af4a2de310e848ebb22de437cabf51aa4"></span><span class="k"><span class="pre">static</span></span><span class="w"> </span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">std</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">size_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">IN_length</span></span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="m"><span class="pre">32</span></span><a class="headerlink" href="#_CPPv4N7XMC47009usic0_ch09IN_lengthE" title="Permalink to this definition">#</a><br /></dt>
<dd></dd></dl>

</div>
</dd></dl>

</section>
</section>


                </article>
              

              
              
                <footer class="bd-footer-article">
                  
<div class="footer-article-items footer-article__inner">
  
    <div class="footer-article-item"><!-- Previous / next buttons -->
<div class="prev-next-area">
    <a class="left-prev"
       href="structXMC4700_1_1usic0.html"
       title="previous page">
      <i class="fa-solid fa-angle-left"></i>
      <div class="prev-next-info">
        <p class="prev-next-subtitle">previous</p>
        <p class="prev-next-title">Struct usic0</p>
      </div>
    </a>
    <a class="right-next"
       href="structXMC4700_1_1vadc.html"
       title="next page">
      <div class="prev-next-info">
        <p class="prev-next-subtitle">next</p>
        <p class="prev-next-title">Struct vadc</p>
      </div>
      <i class="fa-solid fa-angle-right"></i>
    </a>
</div></div>
  
</div>

                </footer>
              
            </div>
            
            
              
                <div class="bd-sidebar-secondary bd-toc"><div class="sidebar-secondary-items sidebar-secondary__inner">

  <div class="sidebar-secondary-item">
  <div class="page-toc tocsection onthispage">
    <i class="fa-solid fa-list"></i> Contents
  </div>
  <nav class="bd-toc-nav page-toc">
    <ul class="visible nav section-nav flex-column">
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#struct-documentation">Struct Documentation</a></li>
</ul>
  </nav></div>

</div></div>
              
            
          </div>
          <footer class="bd-footer-content">
            
<div class="bd-footer-content__inner container">
  
  <div class="footer-item">
    
<p class="component-author">
By Vaughn Kottler
</p>

  </div>
  
  <div class="footer-item">
    
  <p class="copyright">
    
      © Copyright 2023, Vaughn Kottler.
      <br/>
    
  </p>

  </div>
  
  <div class="footer-item">
    
  </div>
  
  <div class="footer-item">
    
  </div>
  
</div>
          </footer>
        

      </main>
    </div>
  </div>
  
  <!-- Scripts loaded after <body> so the DOM is not blocked -->
  <script src="../_static/scripts/bootstrap.js?digest=e353d410970836974a52"></script>
<script src="../_static/scripts/pydata-sphinx-theme.js?digest=e353d410970836974a52"></script>

  <footer class="bd-footer">
  </footer>
  </body>
</html>