Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o /csehome/cobed95/snu-2018-2/LD2018/Lab/Lab08/lab8/SR_MOORE_test_isim_beh.exe -prj /csehome/cobed95/snu-2018-2/LD2018/Lab/Lab08/lab8/SR_MOORE_test_beh.prj work.SR_MOORE_test work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "/csehome/cobed95/snu-2018-2/LD2018/Lab/Lab08/lab8/SR_MOORE.v" into library work
Analyzing Verilog file "/csehome/cobed95/snu-2018-2/LD2018/Lab/Lab08/lab8/SR_MEALY.v" into library work
Analyzing Verilog file "/csehome/cobed95/snu-2018-2/LD2018/Lab/Lab08/lab8/SR_MOORE_test.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 95480 KB
Fuse CPU Usage: 800 ms
Compiling module SR_MOORE
Compiling module SR_MOORE_test
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 3 Verilog Units
Built simulation executable /csehome/cobed95/snu-2018-2/LD2018/Lab/Lab08/lab8/SR_MOORE_test_isim_beh.exe
Fuse Memory Usage: 1179976 KB
Fuse CPU Usage: 820 ms
GCC CPU Usage: 200 ms
