{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.09524,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.09756,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.00476496,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.00426353,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.00183145,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.00426353,
	"finish__design__instance__count__class:buffer": 23,
	"finish__design__instance__area__class:buffer": 28.728,
	"finish__design__instance__count__class:clock_buffer": 6,
	"finish__design__instance__area__class:clock_buffer": 7.448,
	"finish__design__instance__count__class:timing_repair_buffer": 34,
	"finish__design__instance__area__class:timing_repair_buffer": 29.792,
	"finish__design__instance__count__class:inverter": 17,
	"finish__design__instance__area__class:inverter": 9.31,
	"finish__design__instance__count__class:clock_inverter": 2,
	"finish__design__instance__area__class:clock_inverter": 1.596,
	"finish__design__instance__count__class:sequential_cell": 40,
	"finish__design__instance__area__class:sequential_cell": 194.712,
	"finish__design__instance__count__class:multi_input_combinational_cell": 154,
	"finish__design__instance__area__class:multi_input_combinational_cell": 189.924,
	"finish__design__instance__count": 276,
	"finish__design__instance__area": 461.51,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 0.491948,
	"finish__clock__skew__setup": 0.00208383,
	"finish__clock__skew__hold": 0.00208383,
	"finish__timing__drv__max_slew_limit": 0.734685,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.873154,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.00042442,
	"finish__power__switching__total": 0.000187179,
	"finish__power__leakage__total": 1.06973e-05,
	"finish__power__total": 0.000622296,
	"finish__design__io": 36,
	"finish__design__die__area": 72797.4,
	"finish__design__core__area": 71534.8,
	"finish__design__instance__count": 851,
	"finish__design__instance__area": 614.46,
	"finish__design__instance__count__stdcell": 851,
	"finish__design__instance__area__stdcell": 614.46,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.00858966,
	"finish__design__instance__utilization__stdcell": 0.00858966,
	"finish__design__rows": 191,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 191,
	"finish__design__sites": 268928,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 268928,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}