{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1672417332311 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1672417332311 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 30 17:22:12 2022 " "Processing started: Fri Dec 30 17:22:12 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1672417332311 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672417332311 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Sandbox -c Sandbox " "Command: quartus_map --read_settings_files=on --write_settings_files=off Sandbox -c Sandbox" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672417332311 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1672417332430 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1672417332430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Vga/Entry_VGA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/Vga/Entry_VGA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Entry_VGA-behaviour " "Found design unit 1: Entry_VGA-behaviour" {  } { { "src/Vga/Entry_VGA.vhd" "" { Text "/home/qik/vhdl/Sandbox/src/Vga/Entry_VGA.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672417336900 ""} { "Info" "ISGN_ENTITY_NAME" "1 Entry_VGA " "Found entity 1: Entry_VGA" {  } { { "src/Vga/Entry_VGA.vhd" "" { Text "/home/qik/vhdl/Sandbox/src/Vga/Entry_VGA.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672417336900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672417336900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/VendingMachine/Entry_VendingMachine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/VendingMachine/Entry_VendingMachine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Entry_VendingMachine-behaviour " "Found design unit 1: Entry_VendingMachine-behaviour" {  } { { "src/VendingMachine/Entry_VendingMachine.vhd" "" { Text "/home/qik/vhdl/Sandbox/src/VendingMachine/Entry_VendingMachine.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672417336901 ""} { "Info" "ISGN_ENTITY_NAME" "1 Entry_VendingMachine " "Found entity 1: Entry_VendingMachine" {  } { { "src/VendingMachine/Entry_VendingMachine.vhd" "" { Text "/home/qik/vhdl/Sandbox/src/VendingMachine/Entry_VendingMachine.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672417336901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672417336901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Entry.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/Entry.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Entry-behaviour " "Found design unit 1: Entry-behaviour" {  } { { "src/Entry.vhd" "" { Text "/home/qik/vhdl/Sandbox/src/Entry.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672417336901 ""} { "Info" "ISGN_ENTITY_NAME" "1 Entry " "Found entity 1: Entry" {  } { { "src/Entry.vhd" "" { Text "/home/qik/vhdl/Sandbox/src/Entry.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672417336901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672417336901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/EntryEntity/Sandbox.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/EntryEntity/Sandbox.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sandbox-behaviour " "Found design unit 1: Sandbox-behaviour" {  } { { "src/EntryEntity/Sandbox.vhd" "" { Text "/home/qik/vhdl/Sandbox/src/EntryEntity/Sandbox.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672417336902 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sandbox " "Found entity 1: Sandbox" {  } { { "src/EntryEntity/Sandbox.vhd" "" { Text "/home/qik/vhdl/Sandbox/src/EntryEntity/Sandbox.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672417336902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672417336902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Disp7Seg/Disp4x7Seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/Disp7Seg/Disp4x7Seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Disp4x7Seg-behaviour " "Found design unit 1: Disp4x7Seg-behaviour" {  } { { "src/Disp7Seg/Disp4x7Seg.vhd" "" { Text "/home/qik/vhdl/Sandbox/src/Disp7Seg/Disp4x7Seg.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672417336902 ""} { "Info" "ISGN_ENTITY_NAME" "1 Disp4x7Seg " "Found entity 1: Disp4x7Seg" {  } { { "src/Disp7Seg/Disp4x7Seg.vhd" "" { Text "/home/qik/vhdl/Sandbox/src/Disp7Seg/Disp4x7Seg.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672417336902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672417336902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Disp7Seg/Disp4x7Seg_Types.vhd 2 0 " "Found 2 design units, including 0 entities, in source file src/Disp7Seg/Disp4x7Seg_Types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Disp4x7Seg_Types " "Found design unit 1: Disp4x7Seg_Types" {  } { { "src/Disp7Seg/Disp4x7Seg_Types.vhd" "" { Text "/home/qik/vhdl/Sandbox/src/Disp7Seg/Disp4x7Seg_Types.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672417336903 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Disp4x7Seg_Types-body " "Found design unit 2: Disp4x7Seg_Types-body" {  } { { "src/Disp7Seg/Disp4x7Seg_Types.vhd" "" { Text "/home/qik/vhdl/Sandbox/src/Disp7Seg/Disp4x7Seg_Types.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672417336903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672417336903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/VendingMachine/VendingMachine_Types.vhd 1 0 " "Found 1 design units, including 0 entities, in source file src/VendingMachine/VendingMachine_Types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VendingMachine_Types " "Found design unit 1: VendingMachine_Types" {  } { { "src/VendingMachine/VendingMachine_Types.vhd" "" { Text "/home/qik/vhdl/Sandbox/src/VendingMachine/VendingMachine_Types.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672417336903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672417336903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Utils/SingleClkKey.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/Utils/SingleClkKey.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SingleClkKey-behaviour " "Found design unit 1: SingleClkKey-behaviour" {  } { { "src/Utils/SingleClkKey.vhd" "" { Text "/home/qik/vhdl/Sandbox/src/Utils/SingleClkKey.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672417336903 ""} { "Info" "ISGN_ENTITY_NAME" "1 SingleClkKey " "Found entity 1: SingleClkKey" {  } { { "src/Utils/SingleClkKey.vhd" "" { Text "/home/qik/vhdl/Sandbox/src/Utils/SingleClkKey.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672417336903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672417336903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/VendingMachine/VendingMachine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/VendingMachine/VendingMachine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VendingMachine-behaviour " "Found design unit 1: VendingMachine-behaviour" {  } { { "src/VendingMachine/VendingMachine.vhd" "" { Text "/home/qik/vhdl/Sandbox/src/VendingMachine/VendingMachine.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672417336904 ""} { "Info" "ISGN_ENTITY_NAME" "1 VendingMachine " "Found entity 1: VendingMachine" {  } { { "src/VendingMachine/VendingMachine.vhd" "" { Text "/home/qik/vhdl/Sandbox/src/VendingMachine/VendingMachine.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672417336904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672417336904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Vga/VgaController.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/Vga/VgaController.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VgaController-behaviour " "Found design unit 1: VgaController-behaviour" {  } { { "src/Vga/VgaController.vhd" "" { Text "/home/qik/vhdl/Sandbox/src/Vga/VgaController.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672417336904 ""} { "Info" "ISGN_ENTITY_NAME" "1 VgaController " "Found entity 1: VgaController" {  } { { "src/Vga/VgaController.vhd" "" { Text "/home/qik/vhdl/Sandbox/src/Vga/VgaController.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672417336904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672417336904 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Entry " "Elaborating entity \"Entry\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1672417336947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Entry_VGA Entry_VGA:mainEntity " "Elaborating entity \"Entry_VGA\" for hierarchy \"Entry_VGA:mainEntity\"" {  } { { "src/Entry.vhd" "mainEntity" { Text "/home/qik/vhdl/Sandbox/src/Entry.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672417336947 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "out_buzzer Entry_VGA.vhd(13) " "VHDL Signal Declaration warning at Entry_VGA.vhd(13): used explicit default value for signal \"out_buzzer\" because signal was never assigned a value" {  } { { "src/Vga/Entry_VGA.vhd" "" { Text "/home/qik/vhdl/Sandbox/src/Vga/Entry_VGA.vhd" 13 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1672417336958 "|Entry|Entry_VGA:mainEntity"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "out_leds Entry_VGA.vhd(14) " "VHDL Signal Declaration warning at Entry_VGA.vhd(14): used explicit default value for signal \"out_leds\" because signal was never assigned a value" {  } { { "src/Vga/Entry_VGA.vhd" "" { Text "/home/qik/vhdl/Sandbox/src/Vga/Entry_VGA.vhd" 14 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1672417336958 "|Entry|Entry_VGA:mainEntity"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "out_7seg Entry_VGA.vhd(16) " "VHDL Signal Declaration warning at Entry_VGA.vhd(16): used explicit default value for signal \"out_7seg\" because signal was never assigned a value" {  } { { "src/Vga/Entry_VGA.vhd" "" { Text "/home/qik/vhdl/Sandbox/src/Vga/Entry_VGA.vhd" 16 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1672417336958 "|Entry|Entry_VGA:mainEntity"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "out_7segDigitSelect Entry_VGA.vhd(17) " "VHDL Signal Declaration warning at Entry_VGA.vhd(17): used explicit default value for signal \"out_7segDigitSelect\" because signal was never assigned a value" {  } { { "src/Vga/Entry_VGA.vhd" "" { Text "/home/qik/vhdl/Sandbox/src/Vga/Entry_VGA.vhd" 17 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1672417336958 "|Entry|Entry_VGA:mainEntity"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "isDisplaying Entry_VGA.vhd(110) " "VHDL Process Statement warning at Entry_VGA.vhd(110): signal \"isDisplaying\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/Vga/Entry_VGA.vhd" "" { Text "/home/qik/vhdl/Sandbox/src/Vga/Entry_VGA.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1672417336959 "|Entry|Entry_VGA:mainEntity"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VgaController Entry_VGA:mainEntity\|VgaController:e_vgaController " "Elaborating entity \"VgaController\" for hierarchy \"Entry_VGA:mainEntity\|VgaController:e_vgaController\"" {  } { { "src/Vga/Entry_VGA.vhd" "e_vgaController" { Text "/home/qik/vhdl/Sandbox/src/Vga/Entry_VGA.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672417337263 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Entry_VGA:mainEntity\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Entry_VGA:mainEntity\|Mult0\"" {  } { { "src/Vga/Entry_VGA.vhd" "Mult0" { Text "/home/qik/vhdl/Sandbox/src/Vga/Entry_VGA.vhd" 125 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1672417341623 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1672417341623 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Entry_VGA:mainEntity\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Entry_VGA:mainEntity\|lpm_mult:Mult0\"" {  } { { "src/Vga/Entry_VGA.vhd" "" { Text "/home/qik/vhdl/Sandbox/src/Vga/Entry_VGA.vhd" 125 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672417341640 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Entry_VGA:mainEntity\|lpm_mult:Mult0 " "Instantiated megafunction \"Entry_VGA:mainEntity\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672417341640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672417341640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672417341640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672417341640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672417341640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672417341640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672417341640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672417341640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672417341640 ""}  } { { "src/Vga/Entry_VGA.vhd" "" { Text "/home/qik/vhdl/Sandbox/src/Vga/Entry_VGA.vhd" 125 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1672417341640 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Entry_VGA:mainEntity\|lpm_mult:Mult0\|multcore:mult_core Entry_VGA:mainEntity\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Entry_VGA:mainEntity\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"Entry_VGA:mainEntity\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/home/qik/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "src/Vga/Entry_VGA.vhd" "" { Text "/home/qik/vhdl/Sandbox/src/Vga/Entry_VGA.vhd" 125 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672417341648 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Entry_VGA:mainEntity\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder Entry_VGA:mainEntity\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Entry_VGA:mainEntity\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"Entry_VGA:mainEntity\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "/home/qik/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "src/Vga/Entry_VGA.vhd" "" { Text "/home/qik/vhdl/Sandbox/src/Vga/Entry_VGA.vhd" 125 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672417341651 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Entry_VGA:mainEntity\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] Entry_VGA:mainEntity\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Entry_VGA:mainEntity\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"Entry_VGA:mainEntity\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/home/qik/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "src/Vga/Entry_VGA.vhd" "" { Text "/home/qik/vhdl/Sandbox/src/Vga/Entry_VGA.vhd" 125 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672417341657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_j9h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_j9h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_j9h " "Found entity 1: add_sub_j9h" {  } { { "db/add_sub_j9h.tdf" "" { Text "/home/qik/vhdl/Sandbox/db/add_sub_j9h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672417341686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672417341686 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Entry_VGA:mainEntity\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add Entry_VGA:mainEntity\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Entry_VGA:mainEntity\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"Entry_VGA:mainEntity\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/home/qik/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "src/Vga/Entry_VGA.vhd" "" { Text "/home/qik/vhdl/Sandbox/src/Vga/Entry_VGA.vhd" 125 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672417341687 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Entry_VGA:mainEntity\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] Entry_VGA:mainEntity\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Entry_VGA:mainEntity\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"Entry_VGA:mainEntity\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/home/qik/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "src/Vga/Entry_VGA.vhd" "" { Text "/home/qik/vhdl/Sandbox/src/Vga/Entry_VGA.vhd" 125 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672417341688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_hkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_hkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_hkh " "Found entity 1: add_sub_hkh" {  } { { "db/add_sub_hkh.tdf" "" { Text "/home/qik/vhdl/Sandbox/db/add_sub_hkh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672417341716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672417341716 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Entry_VGA:mainEntity\|lpm_mult:Mult0\|altshift:external_latency_ffs Entry_VGA:mainEntity\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Entry_VGA:mainEntity\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"Entry_VGA:mainEntity\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/home/qik/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "src/Vga/Entry_VGA.vhd" "" { Text "/home/qik/vhdl/Sandbox/src/Vga/Entry_VGA.vhd" 125 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672417341719 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "out_buzzer VCC " "Pin \"out_buzzer\" is stuck at VCC" {  } { { "src/Entry.vhd" "" { Text "/home/qik/vhdl/Sandbox/src/Entry.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672417343269 "|Entry|out_buzzer"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_leds\[0\] VCC " "Pin \"out_leds\[0\]\" is stuck at VCC" {  } { { "src/Entry.vhd" "" { Text "/home/qik/vhdl/Sandbox/src/Entry.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672417343269 "|Entry|out_leds[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_leds\[1\] VCC " "Pin \"out_leds\[1\]\" is stuck at VCC" {  } { { "src/Entry.vhd" "" { Text "/home/qik/vhdl/Sandbox/src/Entry.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672417343269 "|Entry|out_leds[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_leds\[2\] VCC " "Pin \"out_leds\[2\]\" is stuck at VCC" {  } { { "src/Entry.vhd" "" { Text "/home/qik/vhdl/Sandbox/src/Entry.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672417343269 "|Entry|out_leds[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_leds\[3\] VCC " "Pin \"out_leds\[3\]\" is stuck at VCC" {  } { { "src/Entry.vhd" "" { Text "/home/qik/vhdl/Sandbox/src/Entry.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672417343269 "|Entry|out_leds[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_7seg\[0\] VCC " "Pin \"out_7seg\[0\]\" is stuck at VCC" {  } { { "src/Entry.vhd" "" { Text "/home/qik/vhdl/Sandbox/src/Entry.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672417343269 "|Entry|out_7seg[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_7seg\[1\] VCC " "Pin \"out_7seg\[1\]\" is stuck at VCC" {  } { { "src/Entry.vhd" "" { Text "/home/qik/vhdl/Sandbox/src/Entry.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672417343269 "|Entry|out_7seg[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_7seg\[2\] VCC " "Pin \"out_7seg\[2\]\" is stuck at VCC" {  } { { "src/Entry.vhd" "" { Text "/home/qik/vhdl/Sandbox/src/Entry.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672417343269 "|Entry|out_7seg[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_7seg\[3\] VCC " "Pin \"out_7seg\[3\]\" is stuck at VCC" {  } { { "src/Entry.vhd" "" { Text "/home/qik/vhdl/Sandbox/src/Entry.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672417343269 "|Entry|out_7seg[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_7seg\[4\] VCC " "Pin \"out_7seg\[4\]\" is stuck at VCC" {  } { { "src/Entry.vhd" "" { Text "/home/qik/vhdl/Sandbox/src/Entry.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672417343269 "|Entry|out_7seg[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_7seg\[5\] VCC " "Pin \"out_7seg\[5\]\" is stuck at VCC" {  } { { "src/Entry.vhd" "" { Text "/home/qik/vhdl/Sandbox/src/Entry.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672417343269 "|Entry|out_7seg[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_7seg\[6\] VCC " "Pin \"out_7seg\[6\]\" is stuck at VCC" {  } { { "src/Entry.vhd" "" { Text "/home/qik/vhdl/Sandbox/src/Entry.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672417343269 "|Entry|out_7seg[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_7seg\[7\] VCC " "Pin \"out_7seg\[7\]\" is stuck at VCC" {  } { { "src/Entry.vhd" "" { Text "/home/qik/vhdl/Sandbox/src/Entry.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672417343269 "|Entry|out_7seg[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_7segDigitSelect\[0\] VCC " "Pin \"out_7segDigitSelect\[0\]\" is stuck at VCC" {  } { { "src/Entry.vhd" "" { Text "/home/qik/vhdl/Sandbox/src/Entry.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672417343269 "|Entry|out_7segDigitSelect[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_7segDigitSelect\[1\] VCC " "Pin \"out_7segDigitSelect\[1\]\" is stuck at VCC" {  } { { "src/Entry.vhd" "" { Text "/home/qik/vhdl/Sandbox/src/Entry.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672417343269 "|Entry|out_7segDigitSelect[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_7segDigitSelect\[2\] VCC " "Pin \"out_7segDigitSelect\[2\]\" is stuck at VCC" {  } { { "src/Entry.vhd" "" { Text "/home/qik/vhdl/Sandbox/src/Entry.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672417343269 "|Entry|out_7segDigitSelect[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_7segDigitSelect\[3\] VCC " "Pin \"out_7segDigitSelect\[3\]\" is stuck at VCC" {  } { { "src/Entry.vhd" "" { Text "/home/qik/vhdl/Sandbox/src/Entry.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672417343269 "|Entry|out_7segDigitSelect[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1672417343269 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1672417343376 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "25 " "25 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1672417378663 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1672417378881 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672417378881 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_keys\[0\] " "No output dependent on input pin \"in_keys\[0\]\"" {  } { { "src/Entry.vhd" "" { Text "/home/qik/vhdl/Sandbox/src/Entry.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1672417379110 "|Entry|in_keys[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_keys\[1\] " "No output dependent on input pin \"in_keys\[1\]\"" {  } { { "src/Entry.vhd" "" { Text "/home/qik/vhdl/Sandbox/src/Entry.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1672417379110 "|Entry|in_keys[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_keys\[2\] " "No output dependent on input pin \"in_keys\[2\]\"" {  } { { "src/Entry.vhd" "" { Text "/home/qik/vhdl/Sandbox/src/Entry.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1672417379110 "|Entry|in_keys[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_keys\[3\] " "No output dependent on input pin \"in_keys\[3\]\"" {  } { { "src/Entry.vhd" "" { Text "/home/qik/vhdl/Sandbox/src/Entry.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1672417379110 "|Entry|in_keys[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1672417379110 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5526 " "Implemented 5526 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1672417379110 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1672417379110 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5499 " "Implemented 5499 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1672417379110 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1672417379110 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "552 " "Peak virtual memory: 552 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1672417379120 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 30 17:22:59 2022 " "Processing ended: Fri Dec 30 17:22:59 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1672417379120 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:47 " "Elapsed time: 00:00:47" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1672417379120 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:56 " "Total CPU time (on all processors): 00:00:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1672417379120 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1672417379120 ""}
