// Seed: 3015011024
module module_0 ();
  wire id_3;
endmodule
module module_1 (
    input tri0 id_0,
    input supply1 id_1,
    input logic id_2,
    output logic id_3,
    input tri1 id_4
);
  always begin : LABEL_0
    @* id_3 <= id_2;
  end
  assign id_3 = -1;
  always id_3 += 1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16#(
        .id_17(id_18),
        .id_19(1'b0)
    ),
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36
);
  input wire id_33;
  inout wire id_32;
  output wire id_31;
  output wire id_30;
  input wire id_29;
  input wire id_28;
  input wire id_27;
  output wire id_26;
  inout wire id_25;
  output wire id_24;
  output wire id_23;
  inout wire id_22;
  inout wire id_21;
  output wire id_20;
  inout wire id_19;
  output wire id_18;
  input wire id_17;
  input wire id_16;
  input wire id_15;
  input wire id_14;
  inout wire id_13;
  output wire id_12;
  output wire id_11;
  input wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  module_0 modCall_1 ();
  wire id_37;
  wire id_38;
  assign id_12 = id_35;
endmodule : SymbolIdentifier
