// Seed: 3110622957
`timescale 1 ps / 1 ps
module module_0 (
    input logic id_0,
    input logic id_1,
    output id_2,
    input id_3,
    input id_4
);
  always
    if (id_3) begin
      id_2 <= 1;
    end
endmodule
