INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/andre/Coding/ProgettoRetiLogiche2023/ProgettoRetiLogiche.srcs/sim_1/imports/Desktop/tb_example23.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_tb'
