 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 10000
        -sort_by slack
Design : W4823_FIR
Version: O-2018.06-SP5-1
Date   : Mon Nov 29 12:23:31 2021
****************************************

Operating Conditions: tt_1p2v_25c   Library: scx3_cmos8rf_lpvt_tt_1p2v_25c
Wire Load Model Mode: top

  Startpoint: u_fpalu_s5_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_reg_27_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_0_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_0_/Q (DFFQX1TS)                 0.74       0.74 f
  U1689/Y (INVX2TS)                                       0.12       0.86 r
  U1690/Y (INVX2TS)                                       0.08       0.94 f
  U1908/Y (NOR2XLTS)                                      0.42       1.36 r
  U1515/Y (NOR2XLTS)                                      0.36       1.71 f
  U1550/Y (INVX2TS)                                       0.13       1.84 r
  U1551/Y (INVX2TS)                                       0.07       1.91 f
  U1489/Y (AO22XLTS)                                      0.51       2.42 f
  intadd_2_U6/CO (CMPR32X2TS)                             0.69       3.11 f
  intadd_2_U5/CO (CMPR32X2TS)                             0.47       3.58 f
  intadd_2_U4/CO (CMPR32X2TS)                             0.47       4.05 f
  intadd_2_U3/CO (CMPR32X2TS)                             0.47       4.53 f
  intadd_2_U2/CO (CMPR32X2TS)                             0.46       4.99 f
  U2796/Y (XNOR2X1TS)                                     0.24       5.23 f
  U1494/Y (OAI21XLTS)                                     0.32       5.54 r
  U2798/Y (AOI21X1TS)                                     0.24       5.78 f
  U3329/Y (AO22XLTS)                                      0.58       6.36 f
  alumux_dly_reg_27_/D (DFFNSRX1TS)                       0.00       6.36 f
  data arrival time                                                  6.36

  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  alumux_dly_reg_27_/CKN (DFFNSRX1TS)                     0.00     195.00 f
  library setup time                                     -0.50     194.50
  data required time                                               194.50
  --------------------------------------------------------------------------
  data required time                                               194.50
  data arrival time                                                 -6.36
  --------------------------------------------------------------------------
  slack (MET)                                                      188.14


  Startpoint: u_fpalu_s5_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_reg_26_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_0_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_0_/Q (DFFQX1TS)                 0.74       0.74 f
  U1689/Y (INVX2TS)                                       0.12       0.86 r
  U1690/Y (INVX2TS)                                       0.08       0.94 f
  U1908/Y (NOR2XLTS)                                      0.42       1.36 r
  U1515/Y (NOR2XLTS)                                      0.36       1.71 f
  U1550/Y (INVX2TS)                                       0.13       1.84 r
  U1551/Y (INVX2TS)                                       0.07       1.91 f
  U1489/Y (AO22XLTS)                                      0.51       2.42 f
  intadd_2_U6/CO (CMPR32X2TS)                             0.69       3.11 f
  intadd_2_U5/CO (CMPR32X2TS)                             0.47       3.58 f
  intadd_2_U4/CO (CMPR32X2TS)                             0.47       4.05 f
  intadd_2_U3/CO (CMPR32X2TS)                             0.47       4.53 f
  intadd_2_U2/S (CMPR32X2TS)                              0.49       5.01 f
  U1495/Y (CLKAND2X2TS)                                   0.31       5.32 f
  U3337/Y (AO22XLTS)                                      0.54       5.86 f
  alumux_dly_reg_26_/D (DFFNSRX1TS)                       0.00       5.86 f
  data arrival time                                                  5.86

  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  alumux_dly_reg_26_/CKN (DFFNSRX1TS)                     0.00     195.00 f
  library setup time                                     -0.50     194.50
  data required time                                               194.50
  --------------------------------------------------------------------------
  data required time                                               194.50
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                      188.63


  Startpoint: u_fpalu_s5_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_reg_25_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_0_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_0_/Q (DFFQX1TS)                 0.74       0.74 f
  U1689/Y (INVX2TS)                                       0.12       0.86 r
  U1690/Y (INVX2TS)                                       0.08       0.94 f
  U1908/Y (NOR2XLTS)                                      0.42       1.36 r
  U1515/Y (NOR2XLTS)                                      0.36       1.71 f
  U1550/Y (INVX2TS)                                       0.13       1.84 r
  U1551/Y (INVX2TS)                                       0.07       1.91 f
  U1489/Y (AO22XLTS)                                      0.51       2.42 f
  intadd_2_U6/CO (CMPR32X2TS)                             0.69       3.11 f
  intadd_2_U5/CO (CMPR32X2TS)                             0.47       3.58 f
  intadd_2_U4/CO (CMPR32X2TS)                             0.47       4.05 f
  intadd_2_U3/S (CMPR32X2TS)                              0.49       4.54 f
  U1496/Y (CLKAND2X2TS)                                   0.31       4.85 f
  U3505/Y (AO22XLTS)                                      0.54       5.39 f
  alumux_dly_reg_25_/D (DFFNSRX1TS)                       0.00       5.39 f
  data arrival time                                                  5.39

  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  alumux_dly_reg_25_/CKN (DFFNSRX1TS)                     0.00     195.00 f
  library setup time                                     -0.50     194.50
  data required time                                               194.50
  --------------------------------------------------------------------------
  data required time                                               194.50
  data arrival time                                                 -5.39
  --------------------------------------------------------------------------
  slack (MET)                                                      189.11


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_reg_21_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.76       0.76 f
  U1475/Y (NAND3XLTS)                                     0.26       1.02 r
  U2039/Y (INVX2TS)                                       0.14       1.16 f
  U2040/Y (NOR2XLTS)                                      0.32       1.48 r
  U2044/Y (INVX2TS)                                       0.19       1.66 f
  U2045/Y (NAND2X1TS)                                     0.14       1.80 r
  U1503/Y (NOR2BX1TS)                                     0.14       1.94 f
  U1476/Y (INVX2TS)                                       0.16       2.11 r
  U1615/Y (INVX2TS)                                       0.11       2.22 f
  U1659/Y (INVX2TS)                                       0.07       2.30 r
  U1660/Y (INVX2TS)                                       0.07       2.37 f
  U1505/Y (AOI222XLTS)                                    0.72       3.08 r
  U1642/Y (INVX2TS)                                       0.31       3.40 f
  U1643/Y (INVX2TS)                                       0.14       3.53 r
  U1490/Y (NOR3BXLTS)                                     0.10       3.63 f
  U1500/Y (AOI211XLTS)                                    0.33       3.96 r
  U2790/Y (OAI211X1TS)                                    0.40       4.36 f
  U3342/Y (AO22XLTS)                                      0.60       4.96 f
  alumux_dly_reg_21_/D (DFFNSRX1TS)                       0.00       4.96 f
  data arrival time                                                  4.96

  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  alumux_dly_reg_21_/CKN (DFFNSRX1TS)                     0.00     195.00 f
  library setup time                                     -0.50     194.50
  data required time                                               194.50
  --------------------------------------------------------------------------
  data required time                                               194.50
  data arrival time                                                 -4.96
  --------------------------------------------------------------------------
  slack (MET)                                                      189.54


  Startpoint: u_fpalu_s5_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_reg_24_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_0_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_0_/Q (DFFQX1TS)                 0.74       0.74 f
  U1689/Y (INVX2TS)                                       0.12       0.86 r
  U1690/Y (INVX2TS)                                       0.08       0.94 f
  U1908/Y (NOR2XLTS)                                      0.42       1.36 r
  U1515/Y (NOR2XLTS)                                      0.36       1.71 f
  U1550/Y (INVX2TS)                                       0.13       1.84 r
  U1551/Y (INVX2TS)                                       0.07       1.91 f
  U1489/Y (AO22XLTS)                                      0.51       2.42 f
  intadd_2_U6/CO (CMPR32X2TS)                             0.69       3.11 f
  intadd_2_U5/CO (CMPR32X2TS)                             0.47       3.58 f
  intadd_2_U4/S (CMPR32X2TS)                              0.49       4.07 f
  U1497/Y (CLKAND2X2TS)                                   0.31       4.38 f
  U3501/Y (AO22XLTS)                                      0.54       4.92 f
  alumux_dly_reg_24_/D (DFFNSRX1TS)                       0.00       4.92 f
  data arrival time                                                  4.92

  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  alumux_dly_reg_24_/CKN (DFFNSRX1TS)                     0.00     195.00 f
  library setup time                                     -0.50     194.50
  data required time                                               194.50
  --------------------------------------------------------------------------
  data required time                                               194.50
  data arrival time                                                 -4.92
  --------------------------------------------------------------------------
  slack (MET)                                                      189.58


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_reg_9_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.76       0.76 f
  U1475/Y (NAND3XLTS)                                     0.26       1.02 r
  U2039/Y (INVX2TS)                                       0.14       1.16 f
  U2040/Y (NOR2XLTS)                                      0.32       1.48 r
  U2044/Y (INVX2TS)                                       0.19       1.66 f
  U2045/Y (NAND2X1TS)                                     0.14       1.80 r
  U1503/Y (NOR2BX1TS)                                     0.14       1.94 f
  U1476/Y (INVX2TS)                                       0.16       2.11 r
  U1615/Y (INVX2TS)                                       0.11       2.22 f
  U1659/Y (INVX2TS)                                       0.07       2.30 r
  U1660/Y (INVX2TS)                                       0.07       2.37 f
  U1505/Y (AOI222XLTS)                                    0.72       3.08 r
  U1642/Y (INVX2TS)                                       0.31       3.40 f
  U1643/Y (INVX2TS)                                       0.14       3.53 r
  U1921/Y (OAI222X1TS)                                    0.43       3.96 f
  U3363/Y (AO22XLTS)                                      0.65       4.61 f
  alumux_dly_reg_9_/D (DFFNSRX1TS)                        0.00       4.61 f
  data arrival time                                                  4.61

  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  alumux_dly_reg_9_/CKN (DFFNSRX1TS)                      0.00     195.00 f
  library setup time                                     -0.50     194.50
  data required time                                               194.50
  --------------------------------------------------------------------------
  data required time                                               194.50
  data arrival time                                                 -4.61
  --------------------------------------------------------------------------
  slack (MET)                                                      189.89


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_reg_17_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.76       0.76 f
  U1475/Y (NAND3XLTS)                                     0.26       1.02 r
  U2039/Y (INVX2TS)                                       0.14       1.16 f
  U2040/Y (NOR2XLTS)                                      0.32       1.48 r
  U2044/Y (INVX2TS)                                       0.19       1.66 f
  U2045/Y (NAND2X1TS)                                     0.14       1.80 r
  U1503/Y (NOR2BX1TS)                                     0.14       1.94 f
  U1476/Y (INVX2TS)                                       0.16       2.11 r
  U1615/Y (INVX2TS)                                       0.11       2.22 f
  U1659/Y (INVX2TS)                                       0.07       2.30 r
  U1660/Y (INVX2TS)                                       0.07       2.37 f
  U1505/Y (AOI222XLTS)                                    0.72       3.08 r
  U1642/Y (INVX2TS)                                       0.31       3.40 f
  U2784/Y (AOI22X1TS)                                     0.26       3.66 r
  U2785/Y (OAI211X1TS)                                    0.34       3.99 f
  U3349/Y (AO22XLTS)                                      0.60       4.59 f
  alumux_dly_reg_17_/D (DFFNSRX1TS)                       0.00       4.59 f
  data arrival time                                                  4.59

  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  alumux_dly_reg_17_/CKN (DFFNSRX1TS)                     0.00     195.00 f
  library setup time                                     -0.50     194.50
  data required time                                               194.50
  --------------------------------------------------------------------------
  data required time                                               194.50
  data arrival time                                                 -4.59
  --------------------------------------------------------------------------
  slack (MET)                                                      189.91


  Startpoint: u_fpalu_s5_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_reg_23_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_0_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_0_/Q (DFFQX1TS)                 0.74       0.74 f
  U1689/Y (INVX2TS)                                       0.12       0.86 r
  U1690/Y (INVX2TS)                                       0.08       0.94 f
  U1908/Y (NOR2XLTS)                                      0.42       1.36 r
  U1515/Y (NOR2XLTS)                                      0.36       1.71 f
  U1550/Y (INVX2TS)                                       0.13       1.84 r
  U1551/Y (INVX2TS)                                       0.07       1.91 f
  U1489/Y (AO22XLTS)                                      0.51       2.42 f
  intadd_2_U6/CO (CMPR32X2TS)                             0.69       3.11 f
  intadd_2_U5/S (CMPR32X2TS)                              0.49       3.59 f
  U1498/Y (CLKAND2X2TS)                                   0.31       3.90 f
  U3496/Y (AO22XLTS)                                      0.54       4.44 f
  alumux_dly_reg_23_/D (DFFNSRX1TS)                       0.00       4.44 f
  data arrival time                                                  4.44

  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  alumux_dly_reg_23_/CKN (DFFNSRX1TS)                     0.00     195.00 f
  library setup time                                     -0.50     194.50
  data required time                                               194.50
  --------------------------------------------------------------------------
  data required time                                               194.50
  data arrival time                                                 -4.44
  --------------------------------------------------------------------------
  slack (MET)                                                      190.05


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_reg_19_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.76       0.76 f
  U1475/Y (NAND3XLTS)                                     0.26       1.02 r
  U2039/Y (INVX2TS)                                       0.14       1.16 f
  U2040/Y (NOR2XLTS)                                      0.32       1.48 r
  U2044/Y (INVX2TS)                                       0.19       1.66 f
  U1668/Y (NOR2XLTS)                                      0.53       2.20 r
  U1667/Y (INVX2TS)                                       0.34       2.54 f
  U1666/Y (INVX2TS)                                       0.15       2.70 r
  U1669/Y (INVX2TS)                                       0.09       2.79 f
  U1670/Y (INVX2TS)                                       0.09       2.88 r
  U2068/Y (AOI22X1TS)                                     0.13       3.01 f
  U2070/Y (NAND2X1TS)                                     0.16       3.17 r
  U2119/Y (INVX2TS)                                       0.11       3.28 f
  U2023/Y (AOI221XLTS)                                    0.46       3.75 r
  U2773/Y (AOI22X1TS)                                     0.28       4.02 f
  U2774/Y (OAI211X1TS)                                    0.30       4.33 r
  U3375/Y (AO22XLTS)                                      0.42       4.75 r
  alumux_dly_reg_19_/D (DFFNSRX1TS)                       0.00       4.75 r
  data arrival time                                                  4.75

  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  alumux_dly_reg_19_/CKN (DFFNSRX1TS)                     0.00     195.00 f
  library setup time                                     -0.19     194.81
  data required time                                               194.81
  --------------------------------------------------------------------------
  data required time                                               194.81
  data arrival time                                                 -4.75
  --------------------------------------------------------------------------
  slack (MET)                                                      190.06


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_reg_5_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.76       0.76 f
  U1475/Y (NAND3XLTS)                                     0.26       1.02 r
  U2039/Y (INVX2TS)                                       0.14       1.16 f
  U2040/Y (NOR2XLTS)                                      0.32       1.48 r
  U2044/Y (INVX2TS)                                       0.19       1.66 f
  U2045/Y (NAND2X1TS)                                     0.14       1.80 r
  U1503/Y (NOR2BX1TS)                                     0.14       1.94 f
  U1476/Y (INVX2TS)                                       0.16       2.11 r
  U1615/Y (INVX2TS)                                       0.11       2.22 f
  U1659/Y (INVX2TS)                                       0.07       2.30 r
  U1660/Y (INVX2TS)                                       0.07       2.37 f
  U1505/Y (AOI222XLTS)                                    0.72       3.08 r
  U1642/Y (INVX2TS)                                       0.31       3.40 f
  U1643/Y (INVX2TS)                                       0.14       3.53 r
  U2038/Y (OAI22X1TS)                                     0.27       3.80 f
  U3389/Y (AO22XLTS)                                      0.59       4.39 f
  alumux_dly_reg_5_/D (DFFNSRX1TS)                        0.00       4.39 f
  data arrival time                                                  4.39

  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  alumux_dly_reg_5_/CKN (DFFNSRX1TS)                      0.00     195.00 f
  library setup time                                     -0.50     194.50
  data required time                                               194.50
  --------------------------------------------------------------------------
  data required time                                               194.50
  data arrival time                                                 -4.39
  --------------------------------------------------------------------------
  slack (MET)                                                      190.11


  Startpoint: u_fpalu_s5_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_reg_20_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_0_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_0_/Q (DFFQX1TS)                 0.74       0.74 f
  U1689/Y (INVX2TS)                                       0.12       0.86 r
  U1475/Y (NAND3XLTS)                                     0.21       1.07 f
  U2039/Y (INVX2TS)                                       0.13       1.20 r
  U2043/Y (NAND2X1TS)                                     0.15       1.35 f
  U2049/Y (NOR2BX1TS)                                     0.25       1.59 r
  U2050/Y (NAND2X1TS)                                     0.17       1.76 f
  U2051/Y (XNOR2X1TS)                                     0.34       2.10 r
  U2052/Y (INVX2TS)                                       0.21       2.31 f
  U2055/Y (NAND2X1TS)                                     0.11       2.42 r
  U1922/Y (OR2X1TS)                                       0.32       2.75 r
  U1751/Y (INVX2TS)                                       0.19       2.94 f
  U1752/Y (INVX2TS)                                       0.09       3.03 r
  U2778/Y (AOI21X1TS)                                     0.06       3.09 f
  U2022/Y (AOI211XLTS)                                    0.29       3.38 r
  U2779/Y (OAI211X1TS)                                    0.40       3.78 f
  U3369/Y (AO22XLTS)                                      0.60       4.38 f
  alumux_dly_reg_20_/D (DFFNSRX1TS)                       0.00       4.38 f
  data arrival time                                                  4.38

  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  alumux_dly_reg_20_/CKN (DFFNSRX1TS)                     0.00     195.00 f
  library setup time                                     -0.50     194.50
  data required time                                               194.50
  --------------------------------------------------------------------------
  data required time                                               194.50
  data arrival time                                                 -4.38
  --------------------------------------------------------------------------
  slack (MET)                                                      190.12


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_reg_13_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.76       0.76 f
  U1475/Y (NAND3XLTS)                                     0.26       1.02 r
  U2039/Y (INVX2TS)                                       0.14       1.16 f
  U2040/Y (NOR2XLTS)                                      0.32       1.48 r
  U2044/Y (INVX2TS)                                       0.19       1.66 f
  U2045/Y (NAND2X1TS)                                     0.14       1.80 r
  U1503/Y (NOR2BX1TS)                                     0.14       1.94 f
  U1476/Y (INVX2TS)                                       0.16       2.11 r
  U1615/Y (INVX2TS)                                       0.11       2.22 f
  U1659/Y (INVX2TS)                                       0.07       2.30 r
  U1660/Y (INVX2TS)                                       0.07       2.37 f
  U1505/Y (AOI222XLTS)                                    0.72       3.08 r
  U1642/Y (INVX2TS)                                       0.31       3.40 f
  U1643/Y (INVX2TS)                                       0.14       3.53 r
  U2102/Y (OAI21X1TS)                                     0.25       3.79 f
  U3358/Y (AO22XLTS)                                      0.58       4.37 f
  alumux_dly_reg_13_/D (DFFNSRX1TS)                       0.00       4.37 f
  data arrival time                                                  4.37

  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  alumux_dly_reg_13_/CKN (DFFNSRX1TS)                     0.00     195.00 f
  library setup time                                     -0.50     194.50
  data required time                                               194.50
  --------------------------------------------------------------------------
  data required time                                               194.50
  data arrival time                                                 -4.37
  --------------------------------------------------------------------------
  slack (MET)                                                      190.13


  Startpoint: u_fpalu_s5_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_reg_11_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_0_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_0_/Q (DFFQX1TS)                 0.74       0.74 f
  U1689/Y (INVX2TS)                                       0.12       0.86 r
  U1475/Y (NAND3XLTS)                                     0.21       1.07 f
  U2039/Y (INVX2TS)                                       0.13       1.20 r
  U2043/Y (NAND2X1TS)                                     0.15       1.35 f
  U2049/Y (NOR2BX1TS)                                     0.25       1.59 r
  U2050/Y (NAND2X1TS)                                     0.17       1.76 f
  U2051/Y (XNOR2X1TS)                                     0.34       2.10 r
  U2052/Y (INVX2TS)                                       0.21       2.31 f
  U2055/Y (NAND2X1TS)                                     0.11       2.42 r
  U1481/Y (NAND2BXLTS)                                    0.40       2.83 r
  U1784/Y (INVX2TS)                                       0.24       3.06 f
  U1785/Y (INVX2TS)                                       0.12       3.19 r
  U2120/Y (OAI22X1TS)                                     0.14       3.32 f
  U2121/Y (AOI21X1TS)                                     0.16       3.48 r
  U2122/Y (OAI21X1TS)                                     0.28       3.76 f
  U3436/Y (AO22XLTS)                                      0.58       4.34 f
  alumux_dly_reg_11_/D (DFFNSRX1TS)                       0.00       4.34 f
  data arrival time                                                  4.34

  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  alumux_dly_reg_11_/CKN (DFFNSRX1TS)                     0.00     195.00 f
  library setup time                                     -0.50     194.50
  data required time                                               194.50
  --------------------------------------------------------------------------
  data required time                                               194.50
  data arrival time                                                 -4.34
  --------------------------------------------------------------------------
  slack (MET)                                                      190.16


  Startpoint: u_fpalu_s5_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_reg_7_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_0_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_0_/Q (DFFQX1TS)                 0.74       0.74 f
  U1689/Y (INVX2TS)                                       0.12       0.86 r
  U1475/Y (NAND3XLTS)                                     0.21       1.07 f
  U2039/Y (INVX2TS)                                       0.13       1.20 r
  U2043/Y (NAND2X1TS)                                     0.15       1.35 f
  U2049/Y (NOR2BX1TS)                                     0.25       1.59 r
  U2050/Y (NAND2X1TS)                                     0.17       1.76 f
  U2051/Y (XNOR2X1TS)                                     0.34       2.10 r
  U2052/Y (INVX2TS)                                       0.21       2.31 f
  U2055/Y (NAND2X1TS)                                     0.11       2.42 r
  U1481/Y (NAND2BXLTS)                                    0.40       2.83 r
  U1784/Y (INVX2TS)                                       0.24       3.06 f
  U1786/Y (INVX2TS)                                       0.12       3.19 r
  U1919/Y (OAI222X1TS)                                    0.43       3.62 f
  U3478/Y (AO22XLTS)                                      0.65       4.27 f
  alumux_dly_reg_7_/D (DFFNSRX1TS)                        0.00       4.27 f
  data arrival time                                                  4.27

  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  alumux_dly_reg_7_/CKN (DFFNSRX1TS)                      0.00     195.00 f
  library setup time                                     -0.50     194.50
  data required time                                               194.50
  --------------------------------------------------------------------------
  data required time                                               194.50
  data arrival time                                                 -4.27
  --------------------------------------------------------------------------
  slack (MET)                                                      190.23


  Startpoint: u_fpalu_s5_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_reg_8_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_0_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_0_/Q (DFFQX1TS)                 0.74       0.74 f
  U1689/Y (INVX2TS)                                       0.12       0.86 r
  U1475/Y (NAND3XLTS)                                     0.21       1.07 f
  U2039/Y (INVX2TS)                                       0.13       1.20 r
  U2043/Y (NAND2X1TS)                                     0.15       1.35 f
  U2049/Y (NOR2BX1TS)                                     0.25       1.59 r
  U2050/Y (NAND2X1TS)                                     0.17       1.76 f
  U2051/Y (XNOR2X1TS)                                     0.34       2.10 r
  U2052/Y (INVX2TS)                                       0.21       2.31 f
  U2055/Y (NAND2X1TS)                                     0.11       2.42 r
  U1481/Y (NAND2BXLTS)                                    0.40       2.83 r
  U1784/Y (INVX2TS)                                       0.24       3.06 f
  U1786/Y (INVX2TS)                                       0.12       3.19 r
  U1920/Y (OAI222X1TS)                                    0.42       3.61 f
  U3429/Y (AO22XLTS)                                      0.65       4.26 f
  alumux_dly_reg_8_/D (DFFNSRX1TS)                        0.00       4.26 f
  data arrival time                                                  4.26

  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  alumux_dly_reg_8_/CKN (DFFNSRX1TS)                      0.00     195.00 f
  library setup time                                     -0.50     194.50
  data required time                                               194.50
  --------------------------------------------------------------------------
  data required time                                               194.50
  data arrival time                                                 -4.26
  --------------------------------------------------------------------------
  slack (MET)                                                      190.24


  Startpoint: u_fpalu_s5_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_reg_14_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_0_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_0_/Q (DFFQX1TS)                 0.74       0.74 f
  U1689/Y (INVX2TS)                                       0.12       0.86 r
  U1475/Y (NAND3XLTS)                                     0.21       1.07 f
  U2039/Y (INVX2TS)                                       0.13       1.20 r
  U2043/Y (NAND2X1TS)                                     0.15       1.35 f
  U2049/Y (NOR2BX1TS)                                     0.25       1.59 r
  U2050/Y (NAND2X1TS)                                     0.17       1.76 f
  U2051/Y (XNOR2X1TS)                                     0.34       2.10 r
  U2052/Y (INVX2TS)                                       0.21       2.31 f
  U2055/Y (NAND2X1TS)                                     0.11       2.42 r
  U1481/Y (NAND2BXLTS)                                    0.40       2.83 r
  U1637/Y (INVX2TS)                                       0.24       3.06 f
  U2082/Y (AOI22X1TS)                                     0.23       3.30 r
  U2087/Y (OAI211X1TS)                                    0.34       3.64 f
  U3423/Y (AO22XLTS)                                      0.61       4.25 f
  alumux_dly_reg_14_/D (DFFNSRX1TS)                       0.00       4.25 f
  data arrival time                                                  4.25

  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  alumux_dly_reg_14_/CKN (DFFNSRX1TS)                     0.00     195.00 f
  library setup time                                     -0.50     194.50
  data required time                                               194.50
  --------------------------------------------------------------------------
  data required time                                               194.50
  data arrival time                                                 -4.25
  --------------------------------------------------------------------------
  slack (MET)                                                      190.25


  Startpoint: u_fpalu_s5_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_reg_6_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_0_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_0_/Q (DFFQX1TS)                 0.74       0.74 f
  U1689/Y (INVX2TS)                                       0.12       0.86 r
  U1475/Y (NAND3XLTS)                                     0.21       1.07 f
  U2039/Y (INVX2TS)                                       0.13       1.20 r
  U2043/Y (NAND2X1TS)                                     0.15       1.35 f
  U2049/Y (NOR2BX1TS)                                     0.25       1.59 r
  U2050/Y (NAND2X1TS)                                     0.17       1.76 f
  U2051/Y (XNOR2X1TS)                                     0.34       2.10 r
  U2052/Y (INVX2TS)                                       0.21       2.31 f
  U2055/Y (NAND2X1TS)                                     0.11       2.42 r
  U1922/Y (OR2X1TS)                                       0.32       2.75 r
  U1924/Y (INVX2TS)                                       0.18       2.93 f
  U1491/Y (AO22XLTS)                                      0.69       3.62 f
  U3467/Y (AO22XLTS)                                      0.61       4.22 f
  alumux_dly_reg_6_/D (DFFNSRX1TS)                        0.00       4.22 f
  data arrival time                                                  4.22

  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  alumux_dly_reg_6_/CKN (DFFNSRX1TS)                      0.00     195.00 f
  library setup time                                     -0.50     194.50
  data required time                                               194.50
  --------------------------------------------------------------------------
  data required time                                               194.50
  data arrival time                                                 -4.22
  --------------------------------------------------------------------------
  slack (MET)                                                      190.27


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_reg_3_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.76       0.76 f
  U1475/Y (NAND3XLTS)                                     0.26       1.02 r
  U2039/Y (INVX2TS)                                       0.14       1.16 f
  U2040/Y (NOR2XLTS)                                      0.32       1.48 r
  U2044/Y (INVX2TS)                                       0.19       1.66 f
  U1668/Y (NOR2XLTS)                                      0.53       2.20 r
  U1667/Y (INVX2TS)                                       0.34       2.54 f
  U1666/Y (INVX2TS)                                       0.15       2.70 r
  U1669/Y (INVX2TS)                                       0.09       2.79 f
  U1670/Y (INVX2TS)                                       0.09       2.88 r
  U2068/Y (AOI22X1TS)                                     0.13       3.01 f
  U2070/Y (NAND2X1TS)                                     0.16       3.17 r
  U2119/Y (INVX2TS)                                       0.11       3.28 f
  U2023/Y (AOI221XLTS)                                    0.46       3.75 r
  U1492/Y (CLKAND2X2TS)                                   0.49       4.24 r
  U3401/Y (AO22XLTS)                                      0.29       4.53 r
  alumux_dly_reg_3_/D (DFFNSRX1TS)                        0.00       4.53 r
  data arrival time                                                  4.53

  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  alumux_dly_reg_3_/CKN (DFFNSRX1TS)                      0.00     195.00 f
  library setup time                                     -0.19     194.81
  data required time                                               194.81
  --------------------------------------------------------------------------
  data required time                                               194.81
  data arrival time                                                 -4.53
  --------------------------------------------------------------------------
  slack (MET)                                                      190.28


  Startpoint: u_fpalu_s5_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_reg_10_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_0_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_0_/Q (DFFQX1TS)                 0.74       0.74 f
  U1689/Y (INVX2TS)                                       0.12       0.86 r
  U1475/Y (NAND3XLTS)                                     0.21       1.07 f
  U2039/Y (INVX2TS)                                       0.13       1.20 r
  U2043/Y (NAND2X1TS)                                     0.15       1.35 f
  U2049/Y (NOR2BX1TS)                                     0.25       1.59 r
  U2050/Y (NAND2X1TS)                                     0.17       1.76 f
  U2051/Y (XNOR2X1TS)                                     0.34       2.10 r
  U2052/Y (INVX2TS)                                       0.21       2.31 f
  U2055/Y (NAND2X1TS)                                     0.11       2.42 r
  U1481/Y (NAND2BXLTS)                                    0.40       2.83 r
  U1784/Y (INVX2TS)                                       0.24       3.06 f
  U2124/Y (AOI22X1TS)                                     0.23       3.29 r
  U2125/Y (OAI21X1TS)                                     0.29       3.58 f
  U3472/Y (AO22XLTS)                                      0.58       4.16 f
  alumux_dly_reg_10_/D (DFFNSRX1TS)                       0.00       4.16 f
  data arrival time                                                  4.16

  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  alumux_dly_reg_10_/CKN (DFFNSRX1TS)                     0.00     195.00 f
  library setup time                                     -0.50     194.50
  data required time                                               194.50
  --------------------------------------------------------------------------
  data required time                                               194.50
  data arrival time                                                 -4.16
  --------------------------------------------------------------------------
  slack (MET)                                                      190.34


  Startpoint: u_fpalu_s5_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_reg_15_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_0_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_0_/Q (DFFQX1TS)                 0.74       0.74 f
  U1689/Y (INVX2TS)                                       0.12       0.86 r
  U1475/Y (NAND3XLTS)                                     0.21       1.07 f
  U2039/Y (INVX2TS)                                       0.13       1.20 r
  U2043/Y (NAND2X1TS)                                     0.15       1.35 f
  U2049/Y (NOR2BX1TS)                                     0.25       1.59 r
  U2050/Y (NAND2X1TS)                                     0.17       1.76 f
  U2051/Y (XNOR2X1TS)                                     0.34       2.10 r
  U2052/Y (INVX2TS)                                       0.21       2.31 f
  U2055/Y (NAND2X1TS)                                     0.11       2.42 r
  U1481/Y (NAND2BXLTS)                                    0.40       2.83 r
  U1784/Y (INVX2TS)                                       0.24       3.06 f
  U1786/Y (INVX2TS)                                       0.12       3.19 r
  U1502/Y (OAI211X1TS)                                    0.35       3.53 f
  U3409/Y (AO22XLTS)                                      0.61       4.14 f
  alumux_dly_reg_15_/D (DFFNSRX1TS)                       0.00       4.14 f
  data arrival time                                                  4.14

  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  alumux_dly_reg_15_/CKN (DFFNSRX1TS)                     0.00     195.00 f
  library setup time                                     -0.50     194.50
  data required time                                               194.50
  --------------------------------------------------------------------------
  data required time                                               194.50
  data arrival time                                                 -4.14
  --------------------------------------------------------------------------
  slack (MET)                                                      190.36


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_reg_12_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.76       0.76 f
  U1475/Y (NAND3XLTS)                                     0.26       1.02 r
  U2039/Y (INVX2TS)                                       0.14       1.16 f
  U2040/Y (NOR2XLTS)                                      0.32       1.48 r
  U2044/Y (INVX2TS)                                       0.19       1.66 f
  U2045/Y (NAND2X1TS)                                     0.14       1.80 r
  U1503/Y (NOR2BX1TS)                                     0.14       1.94 f
  U1476/Y (INVX2TS)                                       0.16       2.11 r
  U1615/Y (INVX2TS)                                       0.11       2.22 f
  U2112/Y (AOI22X1TS)                                     0.20       2.42 r
  U2113/Y (OAI2BB1X1TS)                                   0.14       2.56 f
  U2114/Y (AOI21X1TS)                                     0.30       2.86 r
  U2115/Y (OAI22X1TS)                                     0.25       3.11 f
  U2116/Y (AOI21X1TS)                                     0.17       3.27 r
  U2117/Y (OAI21X1TS)                                     0.28       3.55 f
  U3396/Y (AO22XLTS)                                      0.58       4.13 f
  alumux_dly_reg_12_/D (DFFNSRX1TS)                       0.00       4.13 f
  data arrival time                                                  4.13

  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  alumux_dly_reg_12_/CKN (DFFNSRX1TS)                     0.00     195.00 f
  library setup time                                     -0.50     194.50
  data required time                                               194.50
  --------------------------------------------------------------------------
  data required time                                               194.50
  data arrival time                                                 -4.13
  --------------------------------------------------------------------------
  slack (MET)                                                      190.37


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_reg_1_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.76       0.76 f
  U1475/Y (NAND3XLTS)                                     0.26       1.02 r
  U2039/Y (INVX2TS)                                       0.14       1.16 f
  U2040/Y (NOR2XLTS)                                      0.32       1.48 r
  U2044/Y (INVX2TS)                                       0.19       1.66 f
  U2045/Y (NAND2X1TS)                                     0.14       1.80 r
  U1503/Y (NOR2BX1TS)                                     0.14       1.94 f
  U1476/Y (INVX2TS)                                       0.16       2.11 r
  U1615/Y (INVX2TS)                                       0.11       2.22 f
  U1659/Y (INVX2TS)                                       0.07       2.30 r
  U1660/Y (INVX2TS)                                       0.07       2.37 f
  U1505/Y (AOI222XLTS)                                    0.72       3.08 r
  U2133/Y (NOR2X1TS)                                      0.47       3.56 f
  U3456/Y (AO22XLTS)                                      0.56       4.12 f
  alumux_dly_reg_1_/D (DFFNSRX1TS)                        0.00       4.12 f
  data arrival time                                                  4.12

  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  alumux_dly_reg_1_/CKN (DFFNSRX1TS)                      0.00     195.00 f
  library setup time                                     -0.50     194.50
  data required time                                               194.50
  --------------------------------------------------------------------------
  data required time                                               194.50
  data arrival time                                                 -4.12
  --------------------------------------------------------------------------
  slack (MET)                                                      190.38


  Startpoint: u_fpalu_s5_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_reg_16_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_0_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_0_/Q (DFFQX1TS)                 0.74       0.74 f
  U1689/Y (INVX2TS)                                       0.12       0.86 r
  U1475/Y (NAND3XLTS)                                     0.21       1.07 f
  U2039/Y (INVX2TS)                                       0.13       1.20 r
  U2043/Y (NAND2X1TS)                                     0.15       1.35 f
  U2049/Y (NOR2BX1TS)                                     0.25       1.59 r
  U2050/Y (NAND2X1TS)                                     0.17       1.76 f
  U2051/Y (XNOR2X1TS)                                     0.34       2.10 r
  U2052/Y (INVX2TS)                                       0.21       2.31 f
  U2055/Y (NAND2X1TS)                                     0.11       2.42 r
  U1481/Y (NAND2BXLTS)                                    0.40       2.83 r
  U1784/Y (INVX2TS)                                       0.24       3.06 f
  U1785/Y (INVX2TS)                                       0.12       3.19 r
  U2762/Y (OAI211X1TS)                                    0.33       3.51 f
  U3383/Y (AO22XLTS)                                      0.60       4.11 f
  alumux_dly_reg_16_/D (DFFNSRX1TS)                       0.00       4.11 f
  data arrival time                                                  4.11

  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  alumux_dly_reg_16_/CKN (DFFNSRX1TS)                     0.00     195.00 f
  library setup time                                     -0.50     194.50
  data required time                                               194.50
  --------------------------------------------------------------------------
  data required time                                               194.50
  data arrival time                                                 -4.11
  --------------------------------------------------------------------------
  slack (MET)                                                      190.39


  Startpoint: u_fpalu_s5_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_reg_18_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_0_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_0_/Q (DFFQX1TS)                 0.74       0.74 f
  U1689/Y (INVX2TS)                                       0.12       0.86 r
  U1475/Y (NAND3XLTS)                                     0.21       1.07 f
  U2039/Y (INVX2TS)                                       0.13       1.20 r
  U2043/Y (NAND2X1TS)                                     0.15       1.35 f
  U2049/Y (NOR2BX1TS)                                     0.25       1.59 r
  U2050/Y (NAND2X1TS)                                     0.17       1.76 f
  U2051/Y (XNOR2X1TS)                                     0.34       2.10 r
  U2052/Y (INVX2TS)                                       0.21       2.31 f
  U2055/Y (NAND2X1TS)                                     0.11       2.42 r
  U1481/Y (NAND2BXLTS)                                    0.40       2.83 r
  U1784/Y (INVX2TS)                                       0.24       3.06 f
  U1786/Y (INVX2TS)                                       0.12       3.19 r
  U2768/Y (OAI211X1TS)                                    0.33       3.51 f
  U3415/Y (AO22XLTS)                                      0.60       4.11 f
  alumux_dly_reg_18_/D (DFFNSRX1TS)                       0.00       4.11 f
  data arrival time                                                  4.11

  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  alumux_dly_reg_18_/CKN (DFFNSRX1TS)                     0.00     195.00 f
  library setup time                                     -0.50     194.50
  data required time                                               194.50
  --------------------------------------------------------------------------
  data required time                                               194.50
  data arrival time                                                 -4.11
  --------------------------------------------------------------------------
  slack (MET)                                                      190.39


  Startpoint: u_fpalu_s5_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_reg_22_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_0_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_0_/Q (DFFQX1TS)                 0.74       0.74 f
  U1689/Y (INVX2TS)                                       0.12       0.86 r
  U1690/Y (INVX2TS)                                       0.08       0.94 f
  U1908/Y (NOR2XLTS)                                      0.42       1.36 r
  U1515/Y (NOR2XLTS)                                      0.36       1.71 f
  U1550/Y (INVX2TS)                                       0.13       1.84 r
  U1551/Y (INVX2TS)                                       0.07       1.91 f
  U1489/Y (AO22XLTS)                                      0.51       2.42 f
  intadd_2_U6/S (CMPR32X2TS)                              0.76       3.18 f
  U1499/Y (CLKAND2X2TS)                                   0.31       3.49 f
  U3490/Y (AO22XLTS)                                      0.54       4.03 f
  alumux_dly_reg_22_/D (DFFNSRX1TS)                       0.00       4.03 f
  data arrival time                                                  4.03

  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  alumux_dly_reg_22_/CKN (DFFNSRX1TS)                     0.00     195.00 f
  library setup time                                     -0.50     194.50
  data required time                                               194.50
  --------------------------------------------------------------------------
  data required time                                               194.50
  data arrival time                                                 -4.03
  --------------------------------------------------------------------------
  slack (MET)                                                      190.46


  Startpoint: u_fpalu_s5_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_reg_4_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_0_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_0_/Q (DFFQX1TS)                 0.74       0.74 f
  U1689/Y (INVX2TS)                                       0.12       0.86 r
  U1475/Y (NAND3XLTS)                                     0.21       1.07 f
  U2039/Y (INVX2TS)                                       0.13       1.20 r
  U2043/Y (NAND2X1TS)                                     0.15       1.35 f
  U2049/Y (NOR2BX1TS)                                     0.25       1.59 r
  U2050/Y (NAND2X1TS)                                     0.17       1.76 f
  U2051/Y (XNOR2X1TS)                                     0.34       2.10 r
  U2052/Y (INVX2TS)                                       0.21       2.31 f
  U2055/Y (NAND2X1TS)                                     0.11       2.42 r
  U1922/Y (OR2X1TS)                                       0.32       2.75 r
  U1751/Y (INVX2TS)                                       0.19       2.94 f
  U1754/Y (INVX2TS)                                       0.11       3.05 r
  U1918/Y (OAI22X1TS)                                     0.29       3.34 f
  U3444/Y (AO22XLTS)                                      0.59       3.93 f
  alumux_dly_reg_4_/D (DFFNSRX1TS)                        0.00       3.93 f
  data arrival time                                                  3.93

  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  alumux_dly_reg_4_/CKN (DFFNSRX1TS)                      0.00     195.00 f
  library setup time                                     -0.50     194.50
  data required time                                               194.50
  --------------------------------------------------------------------------
  data required time                                               194.50
  data arrival time                                                 -3.93
  --------------------------------------------------------------------------
  slack (MET)                                                      190.56


  Startpoint: u_fpalu_s5_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_reg_0_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_0_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_0_/Q (DFFQX1TS)                 0.74       0.74 f
  U1689/Y (INVX2TS)                                       0.12       0.86 r
  U1475/Y (NAND3XLTS)                                     0.21       1.07 f
  U2039/Y (INVX2TS)                                       0.13       1.20 r
  U2043/Y (NAND2X1TS)                                     0.15       1.35 f
  U2049/Y (NOR2BX1TS)                                     0.25       1.59 r
  U2050/Y (NAND2X1TS)                                     0.17       1.76 f
  U2051/Y (XNOR2X1TS)                                     0.34       2.10 r
  U2052/Y (INVX2TS)                                       0.21       2.31 f
  U2055/Y (NAND2X1TS)                                     0.11       2.42 r
  U1922/Y (OR2X1TS)                                       0.32       2.75 r
  U1751/Y (INVX2TS)                                       0.19       2.94 f
  U1753/Y (INVX2TS)                                       0.11       3.05 r
  U2135/Y (NOR2X1TS)                                      0.20       3.25 f
  U3450/Y (AO22XLTS)                                      0.55       3.79 f
  alumux_dly_reg_0_/D (DFFNSRX1TS)                        0.00       3.79 f
  data arrival time                                                  3.79

  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  alumux_dly_reg_0_/CKN (DFFNSRX1TS)                      0.00     195.00 f
  library setup time                                     -0.50     194.50
  data required time                                               194.50
  --------------------------------------------------------------------------
  data required time                                               194.50
  data arrival time                                                 -3.79
  --------------------------------------------------------------------------
  slack (MET)                                                      190.71


  Startpoint: u_fpalu_s5_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_reg_2_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_0_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_0_/Q (DFFQX1TS)                 0.74       0.74 f
  U1689/Y (INVX2TS)                                       0.12       0.86 r
  U1475/Y (NAND3XLTS)                                     0.21       1.07 f
  U2039/Y (INVX2TS)                                       0.13       1.20 r
  U2043/Y (NAND2X1TS)                                     0.15       1.35 f
  U2049/Y (NOR2BX1TS)                                     0.25       1.59 r
  U2050/Y (NAND2X1TS)                                     0.17       1.76 f
  U2051/Y (XNOR2X1TS)                                     0.34       2.10 r
  U2052/Y (INVX2TS)                                       0.21       2.31 f
  U2055/Y (NAND2X1TS)                                     0.11       2.42 r
  U1922/Y (OR2X1TS)                                       0.32       2.75 r
  U1925/Y (INVX2TS)                                       0.18       2.93 f
  U1493/Y (CLKAND2X2TS)                                   0.31       3.24 f
  U3461/Y (AO22XLTS)                                      0.55       3.79 f
  alumux_dly_reg_2_/D (DFFNSRX1TS)                        0.00       3.79 f
  data arrival time                                                  3.79

  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  alumux_dly_reg_2_/CKN (DFFNSRX1TS)                      0.00     195.00 f
  library setup time                                     -0.50     194.50
  data required time                                               194.50
  --------------------------------------------------------------------------
  data required time                                               194.50
  data arrival time                                                 -3.79
  --------------------------------------------------------------------------
  slack (MET)                                                      190.71


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly1_reg_18_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.78       0.78 f
  U2012/Y (INVX2TS)                        0.11       0.89 r
  U2150/Y (CLKBUFX2TS)                     0.18       1.07 r
  U2151/Y (CLKBUFX2TS)                     0.20       1.28 r
  U2152/Y (NAND2X1TS)                      0.14       1.42 f
  U2162/Y (CLKBUFX2TS)                     0.24       1.67 f
  U3405/Y (CLKBUFX2TS)                     0.23       1.90 f
  U3412/Y (CLKBUFX2TS)                     0.24       2.14 f
  U3416/Y (AO22XLTS)                       0.48       2.62 f
  alumux_dly1_reg_18_/D (DFFNSRX1TS)       0.00       2.62 f
  data arrival time                                   2.62

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly1_reg_18_/CKN (DFFNSRX1TS)     0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -2.62
  -----------------------------------------------------------
  slack (MET)                                       191.88


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly2_reg_3_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.78       0.78 f
  U2012/Y (INVX2TS)                        0.11       0.89 r
  U2150/Y (CLKBUFX2TS)                     0.18       1.07 r
  U2151/Y (CLKBUFX2TS)                     0.20       1.28 r
  U2152/Y (NAND2X1TS)                      0.14       1.42 f
  U2162/Y (CLKBUFX2TS)                     0.24       1.67 f
  U3405/Y (CLKBUFX2TS)                     0.23       1.90 f
  U3406/Y (CLKBUFX2TS)                     0.24       2.14 f
  U3407/Y (AO22XLTS)                       0.48       2.62 f
  alumux_dly2_reg_3_/D (DFFNSRX1TS)        0.00       2.62 f
  data arrival time                                   2.62

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly2_reg_3_/CKN (DFFNSRX1TS)      0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -2.62
  -----------------------------------------------------------
  slack (MET)                                       191.88


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly1_reg_15_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.78       0.78 f
  U2012/Y (INVX2TS)                        0.11       0.89 r
  U2150/Y (CLKBUFX2TS)                     0.18       1.07 r
  U2151/Y (CLKBUFX2TS)                     0.20       1.28 r
  U2152/Y (NAND2X1TS)                      0.14       1.42 f
  U2162/Y (CLKBUFX2TS)                     0.24       1.67 f
  U3405/Y (CLKBUFX2TS)                     0.23       1.90 f
  U3406/Y (CLKBUFX2TS)                     0.24       2.14 f
  U3410/Y (AO22XLTS)                       0.48       2.62 f
  alumux_dly1_reg_15_/D (DFFNSRX1TS)       0.00       2.62 f
  data arrival time                                   2.62

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly1_reg_15_/CKN (DFFNSRX1TS)     0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -2.62
  -----------------------------------------------------------
  slack (MET)                                       191.88


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly2_reg_15_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.78       0.78 f
  U2012/Y (INVX2TS)                        0.11       0.89 r
  U2150/Y (CLKBUFX2TS)                     0.18       1.07 r
  U2151/Y (CLKBUFX2TS)                     0.20       1.28 r
  U2152/Y (NAND2X1TS)                      0.14       1.42 f
  U2162/Y (CLKBUFX2TS)                     0.24       1.67 f
  U3405/Y (CLKBUFX2TS)                     0.23       1.90 f
  U3412/Y (CLKBUFX2TS)                     0.24       2.14 f
  U3413/Y (AO22XLTS)                       0.48       2.62 f
  alumux_dly2_reg_15_/D (DFFNSRX1TS)       0.00       2.62 f
  data arrival time                                   2.62

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly2_reg_15_/CKN (DFFNSRX1TS)     0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -2.62
  -----------------------------------------------------------
  slack (MET)                                       191.88


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly2_reg_18_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.78       0.78 f
  U2012/Y (INVX2TS)                        0.11       0.89 r
  U2150/Y (CLKBUFX2TS)                     0.18       1.07 r
  U2151/Y (CLKBUFX2TS)                     0.20       1.28 r
  U2152/Y (NAND2X1TS)                      0.14       1.42 f
  U2162/Y (CLKBUFX2TS)                     0.24       1.67 f
  U3405/Y (CLKBUFX2TS)                     0.23       1.90 f
  U3417/Y (CLKBUFX2TS)                     0.24       2.14 f
  U3418/Y (AO22XLTS)                       0.48       2.62 f
  alumux_dly2_reg_18_/D (DFFNSRX1TS)       0.00       2.62 f
  data arrival time                                   2.62

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly2_reg_18_/CKN (DFFNSRX1TS)     0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -2.62
  -----------------------------------------------------------
  slack (MET)                                       191.88


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly1_reg_14_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.78       0.78 f
  U2012/Y (INVX2TS)                        0.11       0.89 r
  U2150/Y (CLKBUFX2TS)                     0.18       1.07 r
  U2151/Y (CLKBUFX2TS)                     0.20       1.28 r
  U2152/Y (NAND2X1TS)                      0.14       1.42 f
  U2162/Y (CLKBUFX2TS)                     0.24       1.67 f
  U3405/Y (CLKBUFX2TS)                     0.23       1.90 f
  U3417/Y (CLKBUFX2TS)                     0.24       2.14 f
  U3424/Y (AO22XLTS)                       0.48       2.62 f
  alumux_dly1_reg_14_/D (DFFNSRX1TS)       0.00       2.62 f
  data arrival time                                   2.62

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly1_reg_14_/CKN (DFFNSRX1TS)     0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -2.62
  -----------------------------------------------------------
  slack (MET)                                       191.88


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly2_reg_14_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.78       0.78 f
  U2012/Y (INVX2TS)                        0.11       0.89 r
  U2150/Y (CLKBUFX2TS)                     0.18       1.07 r
  U2151/Y (CLKBUFX2TS)                     0.20       1.28 r
  U2152/Y (NAND2X1TS)                      0.14       1.42 f
  U2162/Y (CLKBUFX2TS)                     0.24       1.67 f
  U3405/Y (CLKBUFX2TS)                     0.23       1.90 f
  U3425/Y (CLKBUFX2TS)                     0.24       2.14 f
  U3426/Y (AO22XLTS)                       0.48       2.62 f
  alumux_dly2_reg_14_/D (DFFNSRX1TS)       0.00       2.62 f
  data arrival time                                   2.62

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly2_reg_14_/CKN (DFFNSRX1TS)     0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -2.62
  -----------------------------------------------------------
  slack (MET)                                       191.88


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly1_reg_8_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.78       0.78 f
  U2012/Y (INVX2TS)                        0.11       0.89 r
  U2150/Y (CLKBUFX2TS)                     0.18       1.07 r
  U2151/Y (CLKBUFX2TS)                     0.20       1.28 r
  U2152/Y (NAND2X1TS)                      0.14       1.42 f
  U2162/Y (CLKBUFX2TS)                     0.24       1.67 f
  U3405/Y (CLKBUFX2TS)                     0.23       1.90 f
  U3425/Y (CLKBUFX2TS)                     0.24       2.14 f
  U3430/Y (AO22XLTS)                       0.48       2.62 f
  alumux_dly1_reg_8_/D (DFFNSRX1TS)        0.00       2.62 f
  data arrival time                                   2.62

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly1_reg_8_/CKN (DFFNSRX1TS)      0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -2.62
  -----------------------------------------------------------
  slack (MET)                                       191.88


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly2_reg_8_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.78       0.78 f
  U2012/Y (INVX2TS)                        0.11       0.89 r
  U2150/Y (CLKBUFX2TS)                     0.18       1.07 r
  U2151/Y (CLKBUFX2TS)                     0.20       1.28 r
  U2152/Y (NAND2X1TS)                      0.14       1.42 f
  U2162/Y (CLKBUFX2TS)                     0.24       1.67 f
  U3431/Y (CLKBUFX2TS)                     0.23       1.90 f
  U3432/Y (CLKBUFX2TS)                     0.24       2.14 f
  U3433/Y (AO22XLTS)                       0.48       2.62 f
  alumux_dly2_reg_8_/D (DFFNSRX1TS)        0.00       2.62 f
  data arrival time                                   2.62

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly2_reg_8_/CKN (DFFNSRX1TS)      0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -2.62
  -----------------------------------------------------------
  slack (MET)                                       191.88


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly1_reg_11_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.78       0.78 f
  U2012/Y (INVX2TS)                        0.11       0.89 r
  U2150/Y (CLKBUFX2TS)                     0.18       1.07 r
  U2151/Y (CLKBUFX2TS)                     0.20       1.28 r
  U2152/Y (NAND2X1TS)                      0.14       1.42 f
  U2162/Y (CLKBUFX2TS)                     0.24       1.67 f
  U3431/Y (CLKBUFX2TS)                     0.23       1.90 f
  U3432/Y (CLKBUFX2TS)                     0.24       2.14 f
  U3438/Y (AO22XLTS)                       0.48       2.62 f
  alumux_dly1_reg_11_/D (DFFNSRX1TS)       0.00       2.62 f
  data arrival time                                   2.62

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly1_reg_11_/CKN (DFFNSRX1TS)     0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -2.62
  -----------------------------------------------------------
  slack (MET)                                       191.88


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly2_reg_11_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.78       0.78 f
  U2012/Y (INVX2TS)                        0.11       0.89 r
  U2150/Y (CLKBUFX2TS)                     0.18       1.07 r
  U2151/Y (CLKBUFX2TS)                     0.20       1.28 r
  U2152/Y (NAND2X1TS)                      0.14       1.42 f
  U2162/Y (CLKBUFX2TS)                     0.24       1.67 f
  U3431/Y (CLKBUFX2TS)                     0.23       1.90 f
  U3439/Y (CLKBUFX2TS)                     0.24       2.14 f
  U3440/Y (AO22XLTS)                       0.48       2.62 f
  alumux_dly2_reg_11_/D (DFFNSRX1TS)       0.00       2.62 f
  data arrival time                                   2.62

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly2_reg_11_/CKN (DFFNSRX1TS)     0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -2.62
  -----------------------------------------------------------
  slack (MET)                                       191.88


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly1_reg_4_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.78       0.78 f
  U2012/Y (INVX2TS)                        0.11       0.89 r
  U2150/Y (CLKBUFX2TS)                     0.18       1.07 r
  U2151/Y (CLKBUFX2TS)                     0.20       1.28 r
  U2152/Y (NAND2X1TS)                      0.14       1.42 f
  U2162/Y (CLKBUFX2TS)                     0.24       1.67 f
  U3431/Y (CLKBUFX2TS)                     0.23       1.90 f
  U3439/Y (CLKBUFX2TS)                     0.24       2.14 f
  U3445/Y (AO22XLTS)                       0.48       2.62 f
  alumux_dly1_reg_4_/D (DFFNSRX1TS)        0.00       2.62 f
  data arrival time                                   2.62

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly1_reg_4_/CKN (DFFNSRX1TS)      0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -2.62
  -----------------------------------------------------------
  slack (MET)                                       191.88


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly2_reg_4_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.78       0.78 f
  U2012/Y (INVX2TS)                        0.11       0.89 r
  U2150/Y (CLKBUFX2TS)                     0.18       1.07 r
  U2151/Y (CLKBUFX2TS)                     0.20       1.28 r
  U2152/Y (NAND2X1TS)                      0.14       1.42 f
  U2162/Y (CLKBUFX2TS)                     0.24       1.67 f
  U3431/Y (CLKBUFX2TS)                     0.23       1.90 f
  U3447/Y (CLKBUFX2TS)                     0.24       2.14 f
  U3448/Y (AO22XLTS)                       0.48       2.62 f
  alumux_dly2_reg_4_/D (DFFNSRX1TS)        0.00       2.62 f
  data arrival time                                   2.62

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly2_reg_4_/CKN (DFFNSRX1TS)      0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -2.62
  -----------------------------------------------------------
  slack (MET)                                       191.88


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly1_reg_0_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.78       0.78 f
  U2012/Y (INVX2TS)                        0.11       0.89 r
  U2150/Y (CLKBUFX2TS)                     0.18       1.07 r
  U2151/Y (CLKBUFX2TS)                     0.20       1.28 r
  U2152/Y (NAND2X1TS)                      0.14       1.42 f
  U2162/Y (CLKBUFX2TS)                     0.24       1.67 f
  U3431/Y (CLKBUFX2TS)                     0.23       1.90 f
  U3447/Y (CLKBUFX2TS)                     0.24       2.14 f
  U3451/Y (AO22XLTS)                       0.48       2.62 f
  alumux_dly1_reg_0_/D (DFFNSRX1TS)        0.00       2.62 f
  data arrival time                                   2.62

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly1_reg_0_/CKN (DFFNSRX1TS)      0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -2.62
  -----------------------------------------------------------
  slack (MET)                                       191.88


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly2_reg_0_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.78       0.78 f
  U2012/Y (INVX2TS)                        0.11       0.89 r
  U2150/Y (CLKBUFX2TS)                     0.18       1.07 r
  U2151/Y (CLKBUFX2TS)                     0.20       1.28 r
  U2152/Y (NAND2X1TS)                      0.14       1.42 f
  U2162/Y (CLKBUFX2TS)                     0.24       1.67 f
  U3431/Y (CLKBUFX2TS)                     0.23       1.90 f
  U3452/Y (CLKBUFX2TS)                     0.24       2.14 f
  U3453/Y (AO22XLTS)                       0.48       2.62 f
  alumux_dly2_reg_0_/D (DFFNSRX1TS)        0.00       2.62 f
  data arrival time                                   2.62

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly2_reg_0_/CKN (DFFNSRX1TS)      0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -2.62
  -----------------------------------------------------------
  slack (MET)                                       191.88


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly1_reg_1_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.78       0.78 f
  U2012/Y (INVX2TS)                        0.11       0.89 r
  U2150/Y (CLKBUFX2TS)                     0.18       1.07 r
  U2151/Y (CLKBUFX2TS)                     0.20       1.28 r
  U2152/Y (NAND2X1TS)                      0.14       1.42 f
  U2162/Y (CLKBUFX2TS)                     0.24       1.67 f
  U3431/Y (CLKBUFX2TS)                     0.23       1.90 f
  U3452/Y (CLKBUFX2TS)                     0.24       2.14 f
  U3457/Y (AO22XLTS)                       0.48       2.62 f
  alumux_dly1_reg_1_/D (DFFNSRX1TS)        0.00       2.62 f
  data arrival time                                   2.62

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly1_reg_1_/CKN (DFFNSRX1TS)      0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -2.62
  -----------------------------------------------------------
  slack (MET)                                       191.88


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly2_reg_1_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.78       0.78 f
  U2012/Y (INVX2TS)                        0.11       0.89 r
  U2150/Y (CLKBUFX2TS)                     0.18       1.07 r
  U2151/Y (CLKBUFX2TS)                     0.20       1.28 r
  U2152/Y (NAND2X1TS)                      0.14       1.42 f
  U2162/Y (CLKBUFX2TS)                     0.24       1.67 f
  U2163/Y (CLKBUFX2TS)                     0.23       1.90 f
  U3458/Y (CLKBUFX2TS)                     0.24       2.14 f
  U3459/Y (AO22XLTS)                       0.48       2.62 f
  alumux_dly2_reg_1_/D (DFFNSRX1TS)        0.00       2.62 f
  data arrival time                                   2.62

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly2_reg_1_/CKN (DFFNSRX1TS)      0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -2.62
  -----------------------------------------------------------
  slack (MET)                                       191.88


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly1_reg_2_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.78       0.78 f
  U2012/Y (INVX2TS)                        0.11       0.89 r
  U2150/Y (CLKBUFX2TS)                     0.18       1.07 r
  U2151/Y (CLKBUFX2TS)                     0.20       1.28 r
  U2152/Y (NAND2X1TS)                      0.14       1.42 f
  U2162/Y (CLKBUFX2TS)                     0.24       1.67 f
  U2163/Y (CLKBUFX2TS)                     0.23       1.90 f
  U3458/Y (CLKBUFX2TS)                     0.24       2.14 f
  U3463/Y (AO22XLTS)                       0.48       2.62 f
  alumux_dly1_reg_2_/D (DFFNSRX1TS)        0.00       2.62 f
  data arrival time                                   2.62

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly1_reg_2_/CKN (DFFNSRX1TS)      0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -2.62
  -----------------------------------------------------------
  slack (MET)                                       191.88


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly2_reg_2_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.78       0.78 f
  U2012/Y (INVX2TS)                        0.11       0.89 r
  U2150/Y (CLKBUFX2TS)                     0.18       1.07 r
  U2151/Y (CLKBUFX2TS)                     0.20       1.28 r
  U2152/Y (NAND2X1TS)                      0.14       1.42 f
  U2162/Y (CLKBUFX2TS)                     0.24       1.67 f
  U2163/Y (CLKBUFX2TS)                     0.23       1.90 f
  U3327/Y (CLKBUFX2TS)                     0.24       2.14 f
  U3464/Y (AO22XLTS)                       0.48       2.62 f
  alumux_dly2_reg_2_/D (DFFNSRX1TS)        0.00       2.62 f
  data arrival time                                   2.62

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly2_reg_2_/CKN (DFFNSRX1TS)      0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -2.62
  -----------------------------------------------------------
  slack (MET)                                       191.88


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly1_reg_6_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.78       0.78 f
  U2012/Y (INVX2TS)                        0.11       0.89 r
  U2150/Y (CLKBUFX2TS)                     0.18       1.07 r
  U2151/Y (CLKBUFX2TS)                     0.20       1.28 r
  U2152/Y (NAND2X1TS)                      0.14       1.42 f
  U2162/Y (CLKBUFX2TS)                     0.24       1.67 f
  U2163/Y (CLKBUFX2TS)                     0.23       1.90 f
  U3327/Y (CLKBUFX2TS)                     0.24       2.14 f
  U3468/Y (AO22XLTS)                       0.48       2.62 f
  alumux_dly1_reg_6_/D (DFFNSRX1TS)        0.00       2.62 f
  data arrival time                                   2.62

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly1_reg_6_/CKN (DFFNSRX1TS)      0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -2.62
  -----------------------------------------------------------
  slack (MET)                                       191.88


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly2_reg_6_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.78       0.78 f
  U2012/Y (INVX2TS)                        0.11       0.89 r
  U2150/Y (CLKBUFX2TS)                     0.18       1.07 r
  U2151/Y (CLKBUFX2TS)                     0.20       1.28 r
  U2152/Y (NAND2X1TS)                      0.14       1.42 f
  U2162/Y (CLKBUFX2TS)                     0.24       1.67 f
  U2163/Y (CLKBUFX2TS)                     0.23       1.90 f
  U2164/Y (CLKBUFX2TS)                     0.24       2.14 f
  U3470/Y (AO22XLTS)                       0.48       2.62 f
  alumux_dly2_reg_6_/D (DFFNSRX1TS)        0.00       2.62 f
  data arrival time                                   2.62

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly2_reg_6_/CKN (DFFNSRX1TS)      0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -2.62
  -----------------------------------------------------------
  slack (MET)                                       191.88


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly1_reg_10_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.78       0.78 f
  U2012/Y (INVX2TS)                        0.11       0.89 r
  U2150/Y (CLKBUFX2TS)                     0.18       1.07 r
  U2151/Y (CLKBUFX2TS)                     0.20       1.28 r
  U2152/Y (NAND2X1TS)                      0.14       1.42 f
  U2162/Y (CLKBUFX2TS)                     0.24       1.67 f
  U2163/Y (CLKBUFX2TS)                     0.23       1.90 f
  U2164/Y (CLKBUFX2TS)                     0.24       2.14 f
  U3473/Y (AO22XLTS)                       0.48       2.62 f
  alumux_dly1_reg_10_/D (DFFNSRX1TS)       0.00       2.62 f
  data arrival time                                   2.62

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly1_reg_10_/CKN (DFFNSRX1TS)     0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -2.62
  -----------------------------------------------------------
  slack (MET)                                       191.88


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly1_reg_27_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.78       0.78 f
  U2012/Y (INVX2TS)                        0.11       0.89 r
  U2150/Y (CLKBUFX2TS)                     0.18       1.07 r
  U2151/Y (CLKBUFX2TS)                     0.20       1.28 r
  U2152/Y (NAND2X1TS)                      0.14       1.42 f
  U2153/Y (CLKBUFX2TS)                     0.24       1.66 f
  U2154/Y (CLKBUFX2TS)                     0.23       1.89 f
  U2155/Y (CLKBUFX2TS)                     0.24       2.14 f
  U3332/Y (AO22XLTS)                       0.48       2.62 f
  alumux_dly1_reg_27_/D (DFFNSRX1TS)       0.00       2.62 f
  data arrival time                                   2.62

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly1_reg_27_/CKN (DFFNSRX1TS)     0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -2.62
  -----------------------------------------------------------
  slack (MET)                                       191.88


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly2_reg_5_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.78       0.78 f
  U2012/Y (INVX2TS)                        0.11       0.89 r
  U2150/Y (CLKBUFX2TS)                     0.18       1.07 r
  U2151/Y (CLKBUFX2TS)                     0.20       1.28 r
  U2152/Y (NAND2X1TS)                      0.14       1.42 f
  U2153/Y (CLKBUFX2TS)                     0.24       1.66 f
  U3378/Y (CLKBUFX2TS)                     0.23       1.89 f
  U3391/Y (CLKBUFX2TS)                     0.24       2.14 f
  U3392/Y (AO22XLTS)                       0.48       2.62 f
  alumux_dly2_reg_5_/D (DFFNSRX1TS)        0.00       2.62 f
  data arrival time                                   2.62

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly2_reg_5_/CKN (DFFNSRX1TS)      0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -2.62
  -----------------------------------------------------------
  slack (MET)                                       191.88


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly2_reg_27_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.78       0.78 f
  U2012/Y (INVX2TS)                        0.11       0.89 r
  U2150/Y (CLKBUFX2TS)                     0.18       1.07 r
  U2151/Y (CLKBUFX2TS)                     0.20       1.28 r
  U2152/Y (NAND2X1TS)                      0.14       1.42 f
  U2153/Y (CLKBUFX2TS)                     0.24       1.66 f
  U2154/Y (CLKBUFX2TS)                     0.23       1.89 f
  U3333/Y (CLKBUFX2TS)                     0.24       2.14 f
  U3335/Y (AO22XLTS)                       0.48       2.62 f
  alumux_dly2_reg_27_/D (DFFNSRX1TS)       0.00       2.62 f
  data arrival time                                   2.62

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly2_reg_27_/CKN (DFFNSRX1TS)     0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -2.62
  -----------------------------------------------------------
  slack (MET)                                       191.88


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly1_reg_26_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.78       0.78 f
  U2012/Y (INVX2TS)                        0.11       0.89 r
  U2150/Y (CLKBUFX2TS)                     0.18       1.07 r
  U2151/Y (CLKBUFX2TS)                     0.20       1.28 r
  U2152/Y (NAND2X1TS)                      0.14       1.42 f
  U2153/Y (CLKBUFX2TS)                     0.24       1.66 f
  U2154/Y (CLKBUFX2TS)                     0.23       1.89 f
  U3333/Y (CLKBUFX2TS)                     0.24       2.14 f
  U3338/Y (AO22XLTS)                       0.48       2.62 f
  alumux_dly1_reg_26_/D (DFFNSRX1TS)       0.00       2.62 f
  data arrival time                                   2.62

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly1_reg_26_/CKN (DFFNSRX1TS)     0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -2.62
  -----------------------------------------------------------
  slack (MET)                                       191.88


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly2_reg_26_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.78       0.78 f
  U2012/Y (INVX2TS)                        0.11       0.89 r
  U2150/Y (CLKBUFX2TS)                     0.18       1.07 r
  U2151/Y (CLKBUFX2TS)                     0.20       1.28 r
  U2152/Y (NAND2X1TS)                      0.14       1.42 f
  U2153/Y (CLKBUFX2TS)                     0.24       1.66 f
  U2154/Y (CLKBUFX2TS)                     0.23       1.89 f
  U3330/Y (CLKBUFX2TS)                     0.24       2.14 f
  U3339/Y (AO22XLTS)                       0.48       2.62 f
  alumux_dly2_reg_26_/D (DFFNSRX1TS)       0.00       2.62 f
  data arrival time                                   2.62

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly2_reg_26_/CKN (DFFNSRX1TS)     0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -2.62
  -----------------------------------------------------------
  slack (MET)                                       191.88


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly1_reg_21_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.78       0.78 f
  U2012/Y (INVX2TS)                        0.11       0.89 r
  U2150/Y (CLKBUFX2TS)                     0.18       1.07 r
  U2151/Y (CLKBUFX2TS)                     0.20       1.28 r
  U2152/Y (NAND2X1TS)                      0.14       1.42 f
  U2153/Y (CLKBUFX2TS)                     0.24       1.66 f
  U2154/Y (CLKBUFX2TS)                     0.23       1.89 f
  U3330/Y (CLKBUFX2TS)                     0.24       2.14 f
  U3344/Y (AO22XLTS)                       0.48       2.62 f
  alumux_dly1_reg_21_/D (DFFNSRX1TS)       0.00       2.62 f
  data arrival time                                   2.62

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly1_reg_21_/CKN (DFFNSRX1TS)     0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -2.62
  -----------------------------------------------------------
  slack (MET)                                       191.88


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly2_reg_21_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.78       0.78 f
  U2012/Y (INVX2TS)                        0.11       0.89 r
  U2150/Y (CLKBUFX2TS)                     0.18       1.07 r
  U2151/Y (CLKBUFX2TS)                     0.20       1.28 r
  U2152/Y (NAND2X1TS)                      0.14       1.42 f
  U2153/Y (CLKBUFX2TS)                     0.24       1.66 f
  U2154/Y (CLKBUFX2TS)                     0.23       1.89 f
  U3345/Y (CLKBUFX2TS)                     0.24       2.14 f
  U3346/Y (AO22XLTS)                       0.48       2.62 f
  alumux_dly2_reg_21_/D (DFFNSRX1TS)       0.00       2.62 f
  data arrival time                                   2.62

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly2_reg_21_/CKN (DFFNSRX1TS)     0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -2.62
  -----------------------------------------------------------
  slack (MET)                                       191.88


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly1_reg_17_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.78       0.78 f
  U2012/Y (INVX2TS)                        0.11       0.89 r
  U2150/Y (CLKBUFX2TS)                     0.18       1.07 r
  U2151/Y (CLKBUFX2TS)                     0.20       1.28 r
  U2152/Y (NAND2X1TS)                      0.14       1.42 f
  U2153/Y (CLKBUFX2TS)                     0.24       1.66 f
  U2154/Y (CLKBUFX2TS)                     0.23       1.89 f
  U3345/Y (CLKBUFX2TS)                     0.24       2.14 f
  U3353/Y (AO22XLTS)                       0.48       2.62 f
  alumux_dly1_reg_17_/D (DFFNSRX1TS)       0.00       2.62 f
  data arrival time                                   2.62

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly1_reg_17_/CKN (DFFNSRX1TS)     0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -2.62
  -----------------------------------------------------------
  slack (MET)                                       191.88


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly2_reg_17_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.78       0.78 f
  U2012/Y (INVX2TS)                        0.11       0.89 r
  U2150/Y (CLKBUFX2TS)                     0.18       1.07 r
  U2151/Y (CLKBUFX2TS)                     0.20       1.28 r
  U2152/Y (NAND2X1TS)                      0.14       1.42 f
  U2153/Y (CLKBUFX2TS)                     0.24       1.66 f
  U3350/Y (CLKBUFX2TS)                     0.23       1.89 f
  U3351/Y (CLKBUFX2TS)                     0.24       2.14 f
  U3356/Y (AO22XLTS)                       0.48       2.62 f
  alumux_dly2_reg_17_/D (DFFNSRX1TS)       0.00       2.62 f
  data arrival time                                   2.62

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly2_reg_17_/CKN (DFFNSRX1TS)     0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -2.62
  -----------------------------------------------------------
  slack (MET)                                       191.88


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly1_reg_13_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.78       0.78 f
  U2012/Y (INVX2TS)                        0.11       0.89 r
  U2150/Y (CLKBUFX2TS)                     0.18       1.07 r
  U2151/Y (CLKBUFX2TS)                     0.20       1.28 r
  U2152/Y (NAND2X1TS)                      0.14       1.42 f
  U2153/Y (CLKBUFX2TS)                     0.24       1.66 f
  U3350/Y (CLKBUFX2TS)                     0.23       1.89 f
  U3351/Y (CLKBUFX2TS)                     0.24       2.14 f
  U3359/Y (AO22XLTS)                       0.48       2.62 f
  alumux_dly1_reg_13_/D (DFFNSRX1TS)       0.00       2.62 f
  data arrival time                                   2.62

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly1_reg_13_/CKN (DFFNSRX1TS)     0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -2.62
  -----------------------------------------------------------
  slack (MET)                                       191.88


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly2_reg_13_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.78       0.78 f
  U2012/Y (INVX2TS)                        0.11       0.89 r
  U2150/Y (CLKBUFX2TS)                     0.18       1.07 r
  U2151/Y (CLKBUFX2TS)                     0.20       1.28 r
  U2152/Y (NAND2X1TS)                      0.14       1.42 f
  U2153/Y (CLKBUFX2TS)                     0.24       1.66 f
  U3350/Y (CLKBUFX2TS)                     0.23       1.89 f
  U3354/Y (CLKBUFX2TS)                     0.24       2.14 f
  U3361/Y (AO22XLTS)                       0.48       2.62 f
  alumux_dly2_reg_13_/D (DFFNSRX1TS)       0.00       2.62 f
  data arrival time                                   2.62

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly2_reg_13_/CKN (DFFNSRX1TS)     0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -2.62
  -----------------------------------------------------------
  slack (MET)                                       191.88


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly1_reg_9_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.78       0.78 f
  U2012/Y (INVX2TS)                        0.11       0.89 r
  U2150/Y (CLKBUFX2TS)                     0.18       1.07 r
  U2151/Y (CLKBUFX2TS)                     0.20       1.28 r
  U2152/Y (NAND2X1TS)                      0.14       1.42 f
  U2153/Y (CLKBUFX2TS)                     0.24       1.66 f
  U3350/Y (CLKBUFX2TS)                     0.23       1.89 f
  U3354/Y (CLKBUFX2TS)                     0.24       2.14 f
  U3364/Y (AO22XLTS)                       0.48       2.62 f
  alumux_dly1_reg_9_/D (DFFNSRX1TS)        0.00       2.62 f
  data arrival time                                   2.62

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly1_reg_9_/CKN (DFFNSRX1TS)      0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -2.62
  -----------------------------------------------------------
  slack (MET)                                       191.88


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly2_reg_9_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.78       0.78 f
  U2012/Y (INVX2TS)                        0.11       0.89 r
  U2150/Y (CLKBUFX2TS)                     0.18       1.07 r
  U2151/Y (CLKBUFX2TS)                     0.20       1.28 r
  U2152/Y (NAND2X1TS)                      0.14       1.42 f
  U2153/Y (CLKBUFX2TS)                     0.24       1.66 f
  U3350/Y (CLKBUFX2TS)                     0.23       1.89 f
  U3365/Y (CLKBUFX2TS)                     0.24       2.14 f
  U3366/Y (AO22XLTS)                       0.48       2.62 f
  alumux_dly2_reg_9_/D (DFFNSRX1TS)        0.00       2.62 f
  data arrival time                                   2.62

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly2_reg_9_/CKN (DFFNSRX1TS)      0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -2.62
  -----------------------------------------------------------
  slack (MET)                                       191.88


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly1_reg_20_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.78       0.78 f
  U2012/Y (INVX2TS)                        0.11       0.89 r
  U2150/Y (CLKBUFX2TS)                     0.18       1.07 r
  U2151/Y (CLKBUFX2TS)                     0.20       1.28 r
  U2152/Y (NAND2X1TS)                      0.14       1.42 f
  U2153/Y (CLKBUFX2TS)                     0.24       1.66 f
  U3350/Y (CLKBUFX2TS)                     0.23       1.89 f
  U3365/Y (CLKBUFX2TS)                     0.24       2.14 f
  U3370/Y (AO22XLTS)                       0.48       2.62 f
  alumux_dly1_reg_20_/D (DFFNSRX1TS)       0.00       2.62 f
  data arrival time                                   2.62

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly1_reg_20_/CKN (DFFNSRX1TS)     0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -2.62
  -----------------------------------------------------------
  slack (MET)                                       191.88


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly2_reg_20_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.78       0.78 f
  U2012/Y (INVX2TS)                        0.11       0.89 r
  U2150/Y (CLKBUFX2TS)                     0.18       1.07 r
  U2151/Y (CLKBUFX2TS)                     0.20       1.28 r
  U2152/Y (NAND2X1TS)                      0.14       1.42 f
  U2153/Y (CLKBUFX2TS)                     0.24       1.66 f
  U3350/Y (CLKBUFX2TS)                     0.23       1.89 f
  U3371/Y (CLKBUFX2TS)                     0.24       2.14 f
  U3372/Y (AO22XLTS)                       0.48       2.62 f
  alumux_dly2_reg_20_/D (DFFNSRX1TS)       0.00       2.62 f
  data arrival time                                   2.62

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly2_reg_20_/CKN (DFFNSRX1TS)     0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -2.62
  -----------------------------------------------------------
  slack (MET)                                       191.88


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly1_reg_19_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.78       0.78 f
  U2012/Y (INVX2TS)                        0.11       0.89 r
  U2150/Y (CLKBUFX2TS)                     0.18       1.07 r
  U2151/Y (CLKBUFX2TS)                     0.20       1.28 r
  U2152/Y (NAND2X1TS)                      0.14       1.42 f
  U2153/Y (CLKBUFX2TS)                     0.24       1.66 f
  U3350/Y (CLKBUFX2TS)                     0.23       1.89 f
  U3371/Y (CLKBUFX2TS)                     0.24       2.14 f
  U3377/Y (AO22XLTS)                       0.48       2.62 f
  alumux_dly1_reg_19_/D (DFFNSRX1TS)       0.00       2.62 f
  data arrival time                                   2.62

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly1_reg_19_/CKN (DFFNSRX1TS)     0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -2.62
  -----------------------------------------------------------
  slack (MET)                                       191.88


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly2_reg_19_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.78       0.78 f
  U2012/Y (INVX2TS)                        0.11       0.89 r
  U2150/Y (CLKBUFX2TS)                     0.18       1.07 r
  U2151/Y (CLKBUFX2TS)                     0.20       1.28 r
  U2152/Y (NAND2X1TS)                      0.14       1.42 f
  U2153/Y (CLKBUFX2TS)                     0.24       1.66 f
  U3378/Y (CLKBUFX2TS)                     0.23       1.89 f
  U3379/Y (CLKBUFX2TS)                     0.24       2.14 f
  U3381/Y (AO22XLTS)                       0.48       2.62 f
  alumux_dly2_reg_19_/D (DFFNSRX1TS)       0.00       2.62 f
  data arrival time                                   2.62

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly2_reg_19_/CKN (DFFNSRX1TS)     0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -2.62
  -----------------------------------------------------------
  slack (MET)                                       191.88


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly1_reg_16_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.78       0.78 f
  U2012/Y (INVX2TS)                        0.11       0.89 r
  U2150/Y (CLKBUFX2TS)                     0.18       1.07 r
  U2151/Y (CLKBUFX2TS)                     0.20       1.28 r
  U2152/Y (NAND2X1TS)                      0.14       1.42 f
  U2153/Y (CLKBUFX2TS)                     0.24       1.66 f
  U3378/Y (CLKBUFX2TS)                     0.23       1.89 f
  U3379/Y (CLKBUFX2TS)                     0.24       2.14 f
  U3384/Y (AO22XLTS)                       0.48       2.62 f
  alumux_dly1_reg_16_/D (DFFNSRX1TS)       0.00       2.62 f
  data arrival time                                   2.62

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly1_reg_16_/CKN (DFFNSRX1TS)     0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -2.62
  -----------------------------------------------------------
  slack (MET)                                       191.88


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly2_reg_16_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.78       0.78 f
  U2012/Y (INVX2TS)                        0.11       0.89 r
  U2150/Y (CLKBUFX2TS)                     0.18       1.07 r
  U2151/Y (CLKBUFX2TS)                     0.20       1.28 r
  U2152/Y (NAND2X1TS)                      0.14       1.42 f
  U2153/Y (CLKBUFX2TS)                     0.24       1.66 f
  U3378/Y (CLKBUFX2TS)                     0.23       1.89 f
  U3386/Y (CLKBUFX2TS)                     0.24       2.14 f
  U3387/Y (AO22XLTS)                       0.48       2.62 f
  alumux_dly2_reg_16_/D (DFFNSRX1TS)       0.00       2.62 f
  data arrival time                                   2.62

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly2_reg_16_/CKN (DFFNSRX1TS)     0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -2.62
  -----------------------------------------------------------
  slack (MET)                                       191.88


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly1_reg_5_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.78       0.78 f
  U2012/Y (INVX2TS)                        0.11       0.89 r
  U2150/Y (CLKBUFX2TS)                     0.18       1.07 r
  U2151/Y (CLKBUFX2TS)                     0.20       1.28 r
  U2152/Y (NAND2X1TS)                      0.14       1.42 f
  U2153/Y (CLKBUFX2TS)                     0.24       1.66 f
  U3378/Y (CLKBUFX2TS)                     0.23       1.89 f
  U3386/Y (CLKBUFX2TS)                     0.24       2.14 f
  U3390/Y (AO22XLTS)                       0.48       2.62 f
  alumux_dly1_reg_5_/D (DFFNSRX1TS)        0.00       2.62 f
  data arrival time                                   2.62

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly1_reg_5_/CKN (DFFNSRX1TS)      0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -2.62
  -----------------------------------------------------------
  slack (MET)                                       191.88


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly1_reg_12_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.78       0.78 f
  U2012/Y (INVX2TS)                        0.11       0.89 r
  U2150/Y (CLKBUFX2TS)                     0.18       1.07 r
  U2151/Y (CLKBUFX2TS)                     0.20       1.28 r
  U2152/Y (NAND2X1TS)                      0.14       1.42 f
  U2153/Y (CLKBUFX2TS)                     0.24       1.66 f
  U3378/Y (CLKBUFX2TS)                     0.23       1.89 f
  U3391/Y (CLKBUFX2TS)                     0.24       2.14 f
  U3397/Y (AO22XLTS)                       0.48       2.62 f
  alumux_dly1_reg_12_/D (DFFNSRX1TS)       0.00       2.62 f
  data arrival time                                   2.62

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly1_reg_12_/CKN (DFFNSRX1TS)     0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -2.62
  -----------------------------------------------------------
  slack (MET)                                       191.88


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly2_reg_12_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.78       0.78 f
  U2012/Y (INVX2TS)                        0.11       0.89 r
  U2150/Y (CLKBUFX2TS)                     0.18       1.07 r
  U2151/Y (CLKBUFX2TS)                     0.20       1.28 r
  U2152/Y (NAND2X1TS)                      0.14       1.42 f
  U2153/Y (CLKBUFX2TS)                     0.24       1.66 f
  U3378/Y (CLKBUFX2TS)                     0.23       1.89 f
  U3398/Y (CLKBUFX2TS)                     0.24       2.14 f
  U3399/Y (AO22XLTS)                       0.48       2.62 f
  alumux_dly2_reg_12_/D (DFFNSRX1TS)       0.00       2.62 f
  data arrival time                                   2.62

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly2_reg_12_/CKN (DFFNSRX1TS)     0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -2.62
  -----------------------------------------------------------
  slack (MET)                                       191.88


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly1_reg_3_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.78       0.78 f
  U2012/Y (INVX2TS)                        0.11       0.89 r
  U2150/Y (CLKBUFX2TS)                     0.18       1.07 r
  U2151/Y (CLKBUFX2TS)                     0.20       1.28 r
  U2152/Y (NAND2X1TS)                      0.14       1.42 f
  U2153/Y (CLKBUFX2TS)                     0.24       1.66 f
  U3378/Y (CLKBUFX2TS)                     0.23       1.89 f
  U3398/Y (CLKBUFX2TS)                     0.24       2.14 f
  U3403/Y (AO22XLTS)                       0.48       2.62 f
  alumux_dly1_reg_3_/D (DFFNSRX1TS)        0.00       2.62 f
  data arrival time                                   2.62

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly1_reg_3_/CKN (DFFNSRX1TS)      0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -2.62
  -----------------------------------------------------------
  slack (MET)                                       191.88


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly2_reg_10_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.78       0.78 f
  U2012/Y (INVX2TS)                        0.11       0.89 r
  U2150/Y (CLKBUFX2TS)                     0.18       1.07 r
  U2151/Y (CLKBUFX2TS)                     0.20       1.28 r
  U2152/Y (NAND2X1TS)                      0.14       1.42 f
  U2162/Y (CLKBUFX2TS)                     0.24       1.67 f
  U2163/Y (CLKBUFX2TS)                     0.23       1.90 f
  U3474/Y (CLKBUFX2TS)                     0.22       2.12 f
  U3475/Y (AO22XLTS)                       0.47       2.59 f
  alumux_dly2_reg_10_/D (DFFNSRX1TS)       0.00       2.59 f
  data arrival time                                   2.59

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly2_reg_10_/CKN (DFFNSRX1TS)     0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -2.59
  -----------------------------------------------------------
  slack (MET)                                       191.90


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly1_reg_7_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.78       0.78 f
  U2012/Y (INVX2TS)                        0.11       0.89 r
  U2150/Y (CLKBUFX2TS)                     0.18       1.07 r
  U2151/Y (CLKBUFX2TS)                     0.20       1.28 r
  U2152/Y (NAND2X1TS)                      0.14       1.42 f
  U2162/Y (CLKBUFX2TS)                     0.24       1.67 f
  U2163/Y (CLKBUFX2TS)                     0.23       1.90 f
  U3474/Y (CLKBUFX2TS)                     0.22       2.12 f
  U3479/Y (AO22XLTS)                       0.47       2.59 f
  alumux_dly1_reg_7_/D (DFFNSRX1TS)        0.00       2.59 f
  data arrival time                                   2.59

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly1_reg_7_/CKN (DFFNSRX1TS)      0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -2.59
  -----------------------------------------------------------
  slack (MET)                                       191.90


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly2_reg_7_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.78       0.78 f
  U2012/Y (INVX2TS)                        0.11       0.89 r
  U2150/Y (CLKBUFX2TS)                     0.18       1.07 r
  U2151/Y (CLKBUFX2TS)                     0.20       1.28 r
  U2152/Y (NAND2X1TS)                      0.14       1.42 f
  U2162/Y (CLKBUFX2TS)                     0.24       1.67 f
  U2163/Y (CLKBUFX2TS)                     0.23       1.90 f
  U3474/Y (CLKBUFX2TS)                     0.22       2.12 f
  U3480/Y (AO22XLTS)                       0.47       2.59 f
  alumux_dly2_reg_7_/D (DFFNSRX1TS)        0.00       2.59 f
  data arrival time                                   2.59

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly2_reg_7_/CKN (DFFNSRX1TS)      0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -2.59
  -----------------------------------------------------------
  slack (MET)                                       191.90


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly2_reg_28_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.78       0.78 f
  U2012/Y (INVX2TS)                        0.11       0.89 r
  U2150/Y (CLKBUFX2TS)                     0.18       1.07 r
  U2151/Y (CLKBUFX2TS)                     0.20       1.28 r
  U2152/Y (NAND2X1TS)                      0.14       1.42 f
  U2162/Y (CLKBUFX2TS)                     0.24       1.67 f
  U3482/Y (CLKBUFX2TS)                     0.22       1.89 f
  U3483/Y (CLKBUFX2TS)                     0.22       2.10 f
  U3487/Y (AO22XLTS)                       0.47       2.58 f
  alumux_dly2_reg_28_/D (DFFNSRX1TS)       0.00       2.58 f
  data arrival time                                   2.58

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly2_reg_28_/CKN (DFFNSRX1TS)     0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -2.58
  -----------------------------------------------------------
  slack (MET)                                       191.92


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_reg_28_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.78       0.78 f
  U2012/Y (INVX2TS)                        0.11       0.89 r
  U2150/Y (CLKBUFX2TS)                     0.18       1.07 r
  U2151/Y (CLKBUFX2TS)                     0.20       1.28 r
  U2152/Y (NAND2X1TS)                      0.14       1.42 f
  U2162/Y (CLKBUFX2TS)                     0.24       1.67 f
  U3482/Y (CLKBUFX2TS)                     0.22       1.89 f
  U3483/Y (CLKBUFX2TS)                     0.22       2.10 f
  U3484/Y (AO22XLTS)                       0.47       2.58 f
  alumux_dly_reg_28_/D (DFFNSRX1TS)        0.00       2.58 f
  data arrival time                                   2.58

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly_reg_28_/CKN (DFFNSRX1TS)      0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -2.58
  -----------------------------------------------------------
  slack (MET)                                       191.92


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly1_reg_28_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.78       0.78 f
  U2012/Y (INVX2TS)                        0.11       0.89 r
  U2150/Y (CLKBUFX2TS)                     0.18       1.07 r
  U2151/Y (CLKBUFX2TS)                     0.20       1.28 r
  U2152/Y (NAND2X1TS)                      0.14       1.42 f
  U2162/Y (CLKBUFX2TS)                     0.24       1.67 f
  U3482/Y (CLKBUFX2TS)                     0.22       1.89 f
  U3483/Y (CLKBUFX2TS)                     0.22       2.10 f
  U3486/Y (AO22XLTS)                       0.47       2.58 f
  alumux_dly1_reg_28_/D (DFFNSRX1TS)       0.00       2.58 f
  data arrival time                                   2.58

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly1_reg_28_/CKN (DFFNSRX1TS)     0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -2.58
  -----------------------------------------------------------
  slack (MET)                                       191.92


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly1_reg_22_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.78       0.78 f
  U2012/Y (INVX2TS)                        0.11       0.89 r
  U2150/Y (CLKBUFX2TS)                     0.18       1.07 r
  U2151/Y (CLKBUFX2TS)                     0.20       1.28 r
  U2152/Y (NAND2X1TS)                      0.14       1.42 f
  U2162/Y (CLKBUFX2TS)                     0.24       1.67 f
  U3482/Y (CLKBUFX2TS)                     0.22       1.89 f
  U3491/Y (CLKBUFX2TS)                     0.22       2.10 f
  U3492/Y (AO22XLTS)                       0.47       2.58 f
  alumux_dly1_reg_22_/D (DFFNSRX1TS)       0.00       2.58 f
  data arrival time                                   2.58

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly1_reg_22_/CKN (DFFNSRX1TS)     0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -2.58
  -----------------------------------------------------------
  slack (MET)                                       191.92


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly2_reg_22_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.78       0.78 f
  U2012/Y (INVX2TS)                        0.11       0.89 r
  U2150/Y (CLKBUFX2TS)                     0.18       1.07 r
  U2151/Y (CLKBUFX2TS)                     0.20       1.28 r
  U2152/Y (NAND2X1TS)                      0.14       1.42 f
  U2162/Y (CLKBUFX2TS)                     0.24       1.67 f
  U3482/Y (CLKBUFX2TS)                     0.22       1.89 f
  U3491/Y (CLKBUFX2TS)                     0.22       2.10 f
  U3494/Y (AO22XLTS)                       0.47       2.58 f
  alumux_dly2_reg_22_/D (DFFNSRX1TS)       0.00       2.58 f
  data arrival time                                   2.58

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly2_reg_22_/CKN (DFFNSRX1TS)     0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -2.58
  -----------------------------------------------------------
  slack (MET)                                       191.92


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly1_reg_23_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.78       0.78 f
  U2012/Y (INVX2TS)                        0.11       0.89 r
  U2150/Y (CLKBUFX2TS)                     0.18       1.07 r
  U2151/Y (CLKBUFX2TS)                     0.20       1.28 r
  U2152/Y (NAND2X1TS)                      0.14       1.42 f
  U2162/Y (CLKBUFX2TS)                     0.24       1.67 f
  U3482/Y (CLKBUFX2TS)                     0.22       1.89 f
  U3491/Y (CLKBUFX2TS)                     0.22       2.10 f
  U3497/Y (AO22XLTS)                       0.47       2.58 f
  alumux_dly1_reg_23_/D (DFFNSRX1TS)       0.00       2.58 f
  data arrival time                                   2.58

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly1_reg_23_/CKN (DFFNSRX1TS)     0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -2.58
  -----------------------------------------------------------
  slack (MET)                                       191.92


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly2_reg_23_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.78       0.78 f
  U2012/Y (INVX2TS)                        0.11       0.89 r
  U2150/Y (CLKBUFX2TS)                     0.18       1.07 r
  U2151/Y (CLKBUFX2TS)                     0.20       1.28 r
  U2152/Y (NAND2X1TS)                      0.14       1.42 f
  U2162/Y (CLKBUFX2TS)                     0.24       1.67 f
  U3482/Y (CLKBUFX2TS)                     0.22       1.89 f
  U3498/Y (CLKBUFX2TS)                     0.22       2.10 f
  U3499/Y (AO22XLTS)                       0.47       2.58 f
  alumux_dly2_reg_23_/D (DFFNSRX1TS)       0.00       2.58 f
  data arrival time                                   2.58

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly2_reg_23_/CKN (DFFNSRX1TS)     0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -2.58
  -----------------------------------------------------------
  slack (MET)                                       191.92


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly1_reg_24_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.78       0.78 f
  U2012/Y (INVX2TS)                        0.11       0.89 r
  U2150/Y (CLKBUFX2TS)                     0.18       1.07 r
  U2151/Y (CLKBUFX2TS)                     0.20       1.28 r
  U2152/Y (NAND2X1TS)                      0.14       1.42 f
  U2162/Y (CLKBUFX2TS)                     0.24       1.67 f
  U3482/Y (CLKBUFX2TS)                     0.22       1.89 f
  U3498/Y (CLKBUFX2TS)                     0.22       2.10 f
  U3502/Y (AO22XLTS)                       0.47       2.58 f
  alumux_dly1_reg_24_/D (DFFNSRX1TS)       0.00       2.58 f
  data arrival time                                   2.58

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly1_reg_24_/CKN (DFFNSRX1TS)     0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -2.58
  -----------------------------------------------------------
  slack (MET)                                       191.92


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly2_reg_24_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.78       0.78 f
  U2012/Y (INVX2TS)                        0.11       0.89 r
  U2150/Y (CLKBUFX2TS)                     0.18       1.07 r
  U2151/Y (CLKBUFX2TS)                     0.20       1.28 r
  U2152/Y (NAND2X1TS)                      0.14       1.42 f
  U2162/Y (CLKBUFX2TS)                     0.24       1.67 f
  U3482/Y (CLKBUFX2TS)                     0.22       1.89 f
  U3498/Y (CLKBUFX2TS)                     0.22       2.10 f
  U3503/Y (AO22XLTS)                       0.47       2.58 f
  alumux_dly2_reg_24_/D (DFFNSRX1TS)       0.00       2.58 f
  data arrival time                                   2.58

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly2_reg_24_/CKN (DFFNSRX1TS)     0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -2.58
  -----------------------------------------------------------
  slack (MET)                                       191.92


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly1_reg_25_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.71       0.71 r
  U2012/Y (INVX2TS)                        0.13       0.84 f
  U2150/Y (CLKBUFX2TS)                     0.21       1.06 f
  U2151/Y (CLKBUFX2TS)                     0.26       1.32 f
  U2152/Y (NAND2X1TS)                      0.17       1.49 r
  U2162/Y (CLKBUFX2TS)                     0.21       1.70 r
  U2163/Y (CLKBUFX2TS)                     0.18       1.88 r
  U3327/Y (CLKBUFX2TS)                     0.19       2.07 r
  U3328/Y (INVX2TS)                        0.08       2.15 f
  U3506/Y (AO22XLTS)                       0.38       2.53 f
  alumux_dly1_reg_25_/D (DFFNSRX1TS)       0.00       2.53 f
  data arrival time                                   2.53

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly1_reg_25_/CKN (DFFNSRX1TS)     0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -2.53
  -----------------------------------------------------------
  slack (MET)                                       191.96


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly2_reg_25_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.71       0.71 r
  U2012/Y (INVX2TS)                        0.13       0.84 f
  U2150/Y (CLKBUFX2TS)                     0.21       1.06 f
  U2151/Y (CLKBUFX2TS)                     0.26       1.32 f
  U2152/Y (NAND2X1TS)                      0.17       1.49 r
  U2153/Y (CLKBUFX2TS)                     0.21       1.70 r
  U3378/Y (CLKBUFX2TS)                     0.18       1.88 r
  U3386/Y (CLKBUFX2TS)                     0.19       2.07 r
  U3411/Y (INVX2TS)                        0.08       2.15 f
  U3507/Y (AO22XLTS)                       0.38       2.53 f
  alumux_dly2_reg_25_/D (DFFNSRX1TS)       0.00       2.53 f
  data arrival time                                   2.53

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly2_reg_25_/CKN (DFFNSRX1TS)     0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -2.53
  -----------------------------------------------------------
  slack (MET)                                       191.97


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly3_reg_27_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.71       0.71 r
  U2012/Y (INVX2TS)                        0.13       0.84 f
  U2150/Y (CLKBUFX2TS)                     0.21       1.06 f
  U2488/Y (CLKBUFX2TS)                     0.24       1.30 f
  U3336/Y (AO22XLTS)                       0.48       1.78 f
  alumux_dly3_reg_27_/D (DFFNSRX1TS)       0.00       1.78 f
  data arrival time                                   1.78

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly3_reg_27_/CKN (DFFNSRX1TS)     0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                       192.72


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly3_reg_24_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.71       0.71 r
  U2012/Y (INVX2TS)                        0.13       0.84 f
  U2150/Y (CLKBUFX2TS)                     0.21       1.06 f
  U2488/Y (CLKBUFX2TS)                     0.24       1.30 f
  U3504/Y (AO22XLTS)                       0.48       1.78 f
  alumux_dly3_reg_24_/D (DFFNSRX1TS)       0.00       1.78 f
  data arrival time                                   1.78

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly3_reg_24_/CKN (DFFNSRX1TS)     0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                       192.72


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly3_reg_12_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.71       0.71 r
  U2012/Y (INVX2TS)                        0.13       0.84 f
  U2150/Y (CLKBUFX2TS)                     0.21       1.06 f
  U2202/Y (CLKBUFX2TS)                     0.24       1.30 f
  U3400/Y (AO22XLTS)                       0.48       1.78 f
  alumux_dly3_reg_12_/D (DFFNSRX1TS)       0.00       1.78 f
  data arrival time                                   1.78

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly3_reg_12_/CKN (DFFNSRX1TS)     0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                       192.72


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly3_reg_3_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.71       0.71 r
  U2012/Y (INVX2TS)                        0.13       0.84 f
  U2150/Y (CLKBUFX2TS)                     0.21       1.06 f
  U2202/Y (CLKBUFX2TS)                     0.24       1.30 f
  U3408/Y (AO22XLTS)                       0.48       1.78 f
  alumux_dly3_reg_3_/D (DFFNSRX1TS)        0.00       1.78 f
  data arrival time                                   1.78

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly3_reg_3_/CKN (DFFNSRX1TS)      0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                       192.72


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly3_reg_15_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.71       0.71 r
  U2012/Y (INVX2TS)                        0.13       0.84 f
  U2150/Y (CLKBUFX2TS)                     0.21       1.06 f
  U2202/Y (CLKBUFX2TS)                     0.24       1.30 f
  U3414/Y (AO22XLTS)                       0.48       1.78 f
  alumux_dly3_reg_15_/D (DFFNSRX1TS)       0.00       1.78 f
  data arrival time                                   1.78

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly3_reg_15_/CKN (DFFNSRX1TS)     0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                       192.72


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly3_reg_28_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.71       0.71 r
  U2012/Y (INVX2TS)                        0.13       0.84 f
  U2150/Y (CLKBUFX2TS)                     0.21       1.06 f
  U3393/Y (CLKBUFX2TS)                     0.24       1.30 f
  U3489/Y (AO22XLTS)                       0.48       1.78 f
  alumux_dly3_reg_28_/D (DFFNSRX1TS)       0.00       1.78 f
  data arrival time                                   1.78

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly3_reg_28_/CKN (DFFNSRX1TS)     0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                       192.72


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly3_reg_22_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.71       0.71 r
  U2012/Y (INVX2TS)                        0.13       0.84 f
  U2150/Y (CLKBUFX2TS)                     0.21       1.06 f
  U3393/Y (CLKBUFX2TS)                     0.24       1.30 f
  U3495/Y (AO22XLTS)                       0.48       1.78 f
  alumux_dly3_reg_22_/D (DFFNSRX1TS)       0.00       1.78 f
  data arrival time                                   1.78

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly3_reg_22_/CKN (DFFNSRX1TS)     0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                       192.72


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly3_reg_23_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.71       0.71 r
  U2012/Y (INVX2TS)                        0.13       0.84 f
  U2150/Y (CLKBUFX2TS)                     0.21       1.06 f
  U3393/Y (CLKBUFX2TS)                     0.24       1.30 f
  U3500/Y (AO22XLTS)                       0.48       1.78 f
  alumux_dly3_reg_23_/D (DFFNSRX1TS)       0.00       1.78 f
  data arrival time                                   1.78

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly3_reg_23_/CKN (DFFNSRX1TS)     0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                       192.72


  Startpoint: cmem_addr_r_reg_1_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  cmem_addr_r_reg_1_/CKN (DFFNSRX1TS)      0.00     195.00 f
  cmem_addr_r_reg_1_/Q (DFFNSRX1TS)        0.85     195.85 r
  U3274/Y (AO22XLTS)                       0.42     196.27 r
  u_cmem/A[1] (SP_CMEM)                    0.00     196.27 r
  data arrival time                                 196.27

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  u_cmem/CLK (SP_CMEM)                     0.00     390.00 r
  library setup time                      -0.98     389.02
  data required time                                389.02
  -----------------------------------------------------------
  data required time                                389.02
  data arrival time                                -196.27
  -----------------------------------------------------------
  slack (MET)                                       192.75


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly3_reg_26_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.78       0.78 f
  U2012/Y (INVX2TS)                        0.11       0.89 r
  U2150/Y (CLKBUFX2TS)                     0.18       1.07 r
  U2151/Y (CLKBUFX2TS)                     0.20       1.28 r
  U3340/Y (INVX2TS)                        0.09       1.36 f
  U3341/Y (AO22XLTS)                       0.39       1.75 f
  alumux_dly3_reg_26_/D (DFFNSRX1TS)       0.00       1.75 f
  data arrival time                                   1.75

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly3_reg_26_/CKN (DFFNSRX1TS)     0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -1.75
  -----------------------------------------------------------
  slack (MET)                                       192.75


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly3_reg_21_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.78       0.78 f
  U2012/Y (INVX2TS)                        0.11       0.89 r
  U2150/Y (CLKBUFX2TS)                     0.18       1.07 r
  U2151/Y (CLKBUFX2TS)                     0.20       1.28 r
  U3340/Y (INVX2TS)                        0.09       1.36 f
  U3348/Y (AO22XLTS)                       0.39       1.75 f
  alumux_dly3_reg_21_/D (DFFNSRX1TS)       0.00       1.75 f
  data arrival time                                   1.75

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly3_reg_21_/CKN (DFFNSRX1TS)     0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -1.75
  -----------------------------------------------------------
  slack (MET)                                       192.75


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly3_reg_17_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.78       0.78 f
  U2012/Y (INVX2TS)                        0.11       0.89 r
  U2150/Y (CLKBUFX2TS)                     0.18       1.07 r
  U2151/Y (CLKBUFX2TS)                     0.20       1.28 r
  U3340/Y (INVX2TS)                        0.09       1.36 f
  U3357/Y (AO22XLTS)                       0.39       1.75 f
  alumux_dly3_reg_17_/D (DFFNSRX1TS)       0.00       1.75 f
  data arrival time                                   1.75

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly3_reg_17_/CKN (DFFNSRX1TS)     0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -1.75
  -----------------------------------------------------------
  slack (MET)                                       192.75


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly3_reg_13_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.78       0.78 f
  U2012/Y (INVX2TS)                        0.11       0.89 r
  U2150/Y (CLKBUFX2TS)                     0.18       1.07 r
  U2151/Y (CLKBUFX2TS)                     0.20       1.28 r
  U3340/Y (INVX2TS)                        0.09       1.36 f
  U3362/Y (AO22XLTS)                       0.39       1.75 f
  alumux_dly3_reg_13_/D (DFFNSRX1TS)       0.00       1.75 f
  data arrival time                                   1.75

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly3_reg_13_/CKN (DFFNSRX1TS)     0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -1.75
  -----------------------------------------------------------
  slack (MET)                                       192.75


  Startpoint: cmem_addr_r_reg_4_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  cmem_addr_r_reg_4_/CKN (DFFNSRX1TS)      0.00     195.00 f
  cmem_addr_r_reg_4_/Q (DFFNSRX1TS)        0.84     195.84 r
  U3277/Y (AO22XLTS)                       0.42     196.27 r
  u_cmem/A[4] (SP_CMEM)                    0.00     196.27 r
  data arrival time                                 196.27

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  u_cmem/CLK (SP_CMEM)                     0.00     390.00 r
  library setup time                      -0.98     389.02
  data required time                                389.02
  -----------------------------------------------------------
  data required time                                389.02
  data arrival time                                -196.27
  -----------------------------------------------------------
  slack (MET)                                       192.75


  Startpoint: cmem_addr_r_reg_3_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  cmem_addr_r_reg_3_/CKN (DFFNSRX1TS)      0.00     195.00 f
  cmem_addr_r_reg_3_/Q (DFFNSRX1TS)        0.83     195.83 r
  U3276/Y (AO22XLTS)                       0.41     196.25 r
  u_cmem/A[3] (SP_CMEM)                    0.00     196.25 r
  data arrival time                                 196.25

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  u_cmem/CLK (SP_CMEM)                     0.00     390.00 r
  library setup time                      -0.98     389.02
  data required time                                389.02
  -----------------------------------------------------------
  data required time                                389.02
  data arrival time                                -196.25
  -----------------------------------------------------------
  slack (MET)                                       192.77


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly3_reg_9_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.78       0.78 f
  U2012/Y (INVX2TS)                        0.11       0.89 r
  U2150/Y (CLKBUFX2TS)                     0.18       1.07 r
  U2488/Y (CLKBUFX2TS)                     0.19       1.26 r
  U3367/Y (INVX2TS)                        0.08       1.34 f
  U3368/Y (AO22XLTS)                       0.38       1.73 f
  alumux_dly3_reg_9_/D (DFFNSRX1TS)        0.00       1.73 f
  data arrival time                                   1.73

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly3_reg_9_/CKN (DFFNSRX1TS)      0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -1.73
  -----------------------------------------------------------
  slack (MET)                                       192.77


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly3_reg_20_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.78       0.78 f
  U2012/Y (INVX2TS)                        0.11       0.89 r
  U2150/Y (CLKBUFX2TS)                     0.18       1.07 r
  U2488/Y (CLKBUFX2TS)                     0.19       1.26 r
  U3367/Y (INVX2TS)                        0.08       1.34 f
  U3374/Y (AO22XLTS)                       0.38       1.73 f
  alumux_dly3_reg_20_/D (DFFNSRX1TS)       0.00       1.73 f
  data arrival time                                   1.73

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly3_reg_20_/CKN (DFFNSRX1TS)     0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -1.73
  -----------------------------------------------------------
  slack (MET)                                       192.77


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly3_reg_19_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.78       0.78 f
  U2012/Y (INVX2TS)                        0.11       0.89 r
  U2150/Y (CLKBUFX2TS)                     0.18       1.07 r
  U2488/Y (CLKBUFX2TS)                     0.19       1.26 r
  U3367/Y (INVX2TS)                        0.08       1.34 f
  U3382/Y (AO22XLTS)                       0.38       1.73 f
  alumux_dly3_reg_19_/D (DFFNSRX1TS)       0.00       1.73 f
  data arrival time                                   1.73

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly3_reg_19_/CKN (DFFNSRX1TS)     0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -1.73
  -----------------------------------------------------------
  slack (MET)                                       192.77


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly3_reg_16_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.78       0.78 f
  U2012/Y (INVX2TS)                        0.11       0.89 r
  U2150/Y (CLKBUFX2TS)                     0.18       1.07 r
  U2488/Y (CLKBUFX2TS)                     0.19       1.26 r
  U3367/Y (INVX2TS)                        0.08       1.34 f
  U3388/Y (AO22XLTS)                       0.38       1.73 f
  alumux_dly3_reg_16_/D (DFFNSRX1TS)       0.00       1.73 f
  data arrival time                                   1.73

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly3_reg_16_/CKN (DFFNSRX1TS)     0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -1.73
  -----------------------------------------------------------
  slack (MET)                                       192.77


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly3_reg_5_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.78       0.78 f
  U2012/Y (INVX2TS)                        0.11       0.89 r
  U2150/Y (CLKBUFX2TS)                     0.18       1.07 r
  U3393/Y (CLKBUFX2TS)                     0.19       1.26 r
  U3394/Y (INVX2TS)                        0.08       1.34 f
  U3395/Y (AO22XLTS)                       0.38       1.72 f
  alumux_dly3_reg_5_/D (DFFNSRX1TS)        0.00       1.72 f
  data arrival time                                   1.72

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly3_reg_5_/CKN (DFFNSRX1TS)      0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                       192.78


  Startpoint: cmem_addr_r_reg_0_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  cmem_addr_r_reg_0_/CKN (DFFNSRX1TS)      0.00     195.00 f
  cmem_addr_r_reg_0_/Q (DFFNSRX1TS)        0.85     195.85 r
  U3273/Y (AO22XLTS)                       0.39     196.24 r
  u_cmem/A[0] (SP_CMEM)                    0.00     196.24 r
  data arrival time                                 196.24

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  u_cmem/CLK (SP_CMEM)                     0.00     390.00 r
  library setup time                      -0.98     389.02
  data required time                                389.02
  -----------------------------------------------------------
  data required time                                389.02
  data arrival time                                -196.24
  -----------------------------------------------------------
  slack (MET)                                       192.78


  Startpoint: cmem_addr_r_reg_5_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  cmem_addr_r_reg_5_/CKN (DFFNSRX1TS)      0.00     195.00 f
  cmem_addr_r_reg_5_/Q (DFFNSRX1TS)        0.82     195.82 r
  U3278/Y (AO22XLTS)                       0.41     196.22 r
  u_cmem/A[5] (SP_CMEM)                    0.00     196.22 r
  data arrival time                                 196.22

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  u_cmem/CLK (SP_CMEM)                     0.00     390.00 r
  library setup time                      -0.98     389.02
  data required time                                389.02
  -----------------------------------------------------------
  data required time                                389.02
  data arrival time                                -196.22
  -----------------------------------------------------------
  slack (MET)                                       192.79


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly3_reg_2_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/QN (DFFRXLTS)                0.97       0.97 r
  U3434/Y (CLKBUFX2TS)                     0.27       1.24 r
  U3465/Y (INVX2TS)                        0.08       1.32 f
  U3466/Y (AO22XLTS)                       0.38       1.70 f
  alumux_dly3_reg_2_/D (DFFNSRX1TS)        0.00       1.70 f
  data arrival time                                   1.70

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly3_reg_2_/CKN (DFFNSRX1TS)      0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -1.70
  -----------------------------------------------------------
  slack (MET)                                       192.80


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly3_reg_18_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/QN (DFFRXLTS)                0.97       0.97 r
  U3419/Y (CLKBUFX2TS)                     0.27       1.24 r
  U3420/Y (INVX2TS)                        0.08       1.32 f
  U3422/Y (AO22XLTS)                       0.38       1.70 f
  alumux_dly3_reg_18_/D (DFFNSRX1TS)       0.00       1.70 f
  data arrival time                                   1.70

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly3_reg_18_/CKN (DFFNSRX1TS)     0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -1.70
  -----------------------------------------------------------
  slack (MET)                                       192.80


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly3_reg_14_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/QN (DFFRXLTS)                0.97       0.97 r
  U3419/Y (CLKBUFX2TS)                     0.27       1.24 r
  U3420/Y (INVX2TS)                        0.08       1.32 f
  U3427/Y (AO22XLTS)                       0.38       1.70 f
  alumux_dly3_reg_14_/D (DFFNSRX1TS)       0.00       1.70 f
  data arrival time                                   1.70

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly3_reg_14_/CKN (DFFNSRX1TS)     0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -1.70
  -----------------------------------------------------------
  slack (MET)                                       192.80


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly3_reg_8_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/QN (DFFRXLTS)                0.97       0.97 r
  U3419/Y (CLKBUFX2TS)                     0.27       1.24 r
  U3420/Y (INVX2TS)                        0.08       1.32 f
  U3435/Y (AO22XLTS)                       0.38       1.70 f
  alumux_dly3_reg_8_/D (DFFNSRX1TS)        0.00       1.70 f
  data arrival time                                   1.70

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly3_reg_8_/CKN (DFFNSRX1TS)      0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -1.70
  -----------------------------------------------------------
  slack (MET)                                       192.80


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly3_reg_11_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/QN (DFFRXLTS)                0.97       0.97 r
  U3441/Y (CLKBUFX2TS)                     0.27       1.24 r
  U3442/Y (INVX2TS)                        0.08       1.32 f
  U3443/Y (AO22XLTS)                       0.38       1.70 f
  alumux_dly3_reg_11_/D (DFFNSRX1TS)       0.00       1.70 f
  data arrival time                                   1.70

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly3_reg_11_/CKN (DFFNSRX1TS)     0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -1.70
  -----------------------------------------------------------
  slack (MET)                                       192.80


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly3_reg_4_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/QN (DFFRXLTS)                0.97       0.97 r
  U3441/Y (CLKBUFX2TS)                     0.27       1.24 r
  U3442/Y (INVX2TS)                        0.08       1.32 f
  U3449/Y (AO22XLTS)                       0.38       1.70 f
  alumux_dly3_reg_4_/D (DFFNSRX1TS)        0.00       1.70 f
  data arrival time                                   1.70

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly3_reg_4_/CKN (DFFNSRX1TS)      0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -1.70
  -----------------------------------------------------------
  slack (MET)                                       192.80


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly3_reg_0_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/QN (DFFRXLTS)                0.97       0.97 r
  U3441/Y (CLKBUFX2TS)                     0.27       1.24 r
  U3442/Y (INVX2TS)                        0.08       1.32 f
  U3454/Y (AO22XLTS)                       0.38       1.70 f
  alumux_dly3_reg_0_/D (DFFNSRX1TS)        0.00       1.70 f
  data arrival time                                   1.70

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly3_reg_0_/CKN (DFFNSRX1TS)      0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -1.70
  -----------------------------------------------------------
  slack (MET)                                       192.80


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly3_reg_1_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/QN (DFFRXLTS)                0.97       0.97 r
  U3441/Y (CLKBUFX2TS)                     0.27       1.24 r
  U3442/Y (INVX2TS)                        0.08       1.32 f
  U3460/Y (AO22XLTS)                       0.38       1.70 f
  alumux_dly3_reg_1_/D (DFFNSRX1TS)        0.00       1.70 f
  data arrival time                                   1.70

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly3_reg_1_/CKN (DFFNSRX1TS)      0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -1.70
  -----------------------------------------------------------
  slack (MET)                                       192.80


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly3_reg_6_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/QN (DFFRXLTS)                0.97       0.97 r
  U3434/Y (CLKBUFX2TS)                     0.27       1.24 r
  U3465/Y (INVX2TS)                        0.08       1.32 f
  U3471/Y (AO22XLTS)                       0.38       1.70 f
  alumux_dly3_reg_6_/D (DFFNSRX1TS)        0.00       1.70 f
  data arrival time                                   1.70

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly3_reg_6_/CKN (DFFNSRX1TS)      0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -1.70
  -----------------------------------------------------------
  slack (MET)                                       192.80


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly3_reg_10_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/QN (DFFRXLTS)                0.97       0.97 r
  U3434/Y (CLKBUFX2TS)                     0.27       1.24 r
  U3465/Y (INVX2TS)                        0.08       1.32 f
  U3476/Y (AO22XLTS)                       0.38       1.70 f
  alumux_dly3_reg_10_/D (DFFNSRX1TS)       0.00       1.70 f
  data arrival time                                   1.70

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly3_reg_10_/CKN (DFFNSRX1TS)     0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -1.70
  -----------------------------------------------------------
  slack (MET)                                       192.80


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly3_reg_7_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/QN (DFFRXLTS)                0.97       0.97 r
  U3434/Y (CLKBUFX2TS)                     0.27       1.24 r
  U3465/Y (INVX2TS)                        0.08       1.32 f
  U3481/Y (AO22XLTS)                       0.38       1.70 f
  alumux_dly3_reg_7_/D (DFFNSRX1TS)        0.00       1.70 f
  data arrival time                                   1.70

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly3_reg_7_/CKN (DFFNSRX1TS)      0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -1.70
  -----------------------------------------------------------
  slack (MET)                                       192.80


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly3_reg_25_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/QN (DFFRXLTS)                0.97       0.97 r
  U3419/Y (CLKBUFX2TS)                     0.27       1.24 r
  U3420/Y (INVX2TS)                        0.08       1.32 f
  U3509/Y (AO22XLTS)                       0.38       1.70 f
  alumux_dly3_reg_25_/D (DFFNSRX1TS)       0.00       1.70 f
  data arrival time                                   1.70

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly3_reg_25_/CKN (DFFNSRX1TS)     0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -1.70
  -----------------------------------------------------------
  slack (MET)                                       192.80


  Startpoint: ss_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regf_addr_r_reg_1_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_3_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_3_/QN (DFFRXLTS)                0.98       0.98 r
  U2423/Y (AOI22X1TS)                      0.29       1.27 f
  U2424/Y (OAI211XLTS)                     0.24       1.51 r
  U2425/Y (INVX2TS)                        0.17       1.68 f
  regf_addr_r_reg_1_/D (DFFNSRX1TS)        0.00       1.68 f
  data arrival time                                   1.68

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  regf_addr_r_reg_1_/CKN (DFFNSRX1TS)      0.00     195.00 f
  library setup time                      -0.49     194.51
  data required time                                194.51
  -----------------------------------------------------------
  data required time                                194.51
  data arrival time                                  -1.68
  -----------------------------------------------------------
  slack (MET)                                       192.83


  Startpoint: cmem_addr_r_reg_2_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  cmem_addr_r_reg_2_/CKN (DFFNSRX1TS)      0.00     195.00 f
  cmem_addr_r_reg_2_/Q (DFFNSRX1TS)        0.80     195.80 r
  U3275/Y (AO22XLTS)                       0.37     196.17 r
  u_cmem/A[2] (SP_CMEM)                    0.00     196.17 r
  data arrival time                                 196.17

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  u_cmem/CLK (SP_CMEM)                     0.00     390.00 r
  library setup time                      -0.98     389.02
  data required time                                389.02
  -----------------------------------------------------------
  data required time                                389.02
  data arrival time                                -196.17
  -----------------------------------------------------------
  slack (MET)                                       192.84


  Startpoint: ss_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regf_addr_r_reg_3_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_3_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_3_/QN (DFFRXLTS)                0.98       0.98 r
  U2423/Y (AOI22X1TS)                      0.29       1.27 f
  U2754/Y (OAI211XLTS)                     0.22       1.49 r
  U2755/Y (INVX2TS)                        0.17       1.66 f
  regf_addr_r_reg_3_/D (DFFNSRX1TS)        0.00       1.66 f
  data arrival time                                   1.66

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  regf_addr_r_reg_3_/CKN (DFFNSRX1TS)      0.00     195.00 f
  library setup time                      -0.49     194.51
  data required time                                194.51
  -----------------------------------------------------------
  data required time                                194.51
  data arrival time                                  -1.66
  -----------------------------------------------------------
  slack (MET)                                       192.85


  Startpoint: ss_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regf_addr_r_reg_5_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_3_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_3_/QN (DFFRXLTS)                0.98       0.98 r
  U2423/Y (AOI22X1TS)                      0.29       1.27 f
  U3279/Y (OAI21XLTS)                      0.19       1.45 r
  U3280/Y (AOI21X1TS)                      0.14       1.60 f
  regf_addr_r_reg_5_/D (DFFNSRX1TS)        0.00       1.60 f
  data arrival time                                   1.60

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  regf_addr_r_reg_5_/CKN (DFFNSRX1TS)      0.00     195.00 f
  library setup time                      -0.49     194.51
  data required time                                194.51
  -----------------------------------------------------------
  data required time                                194.51
  data arrival time                                  -1.60
  -----------------------------------------------------------
  slack (MET)                                       192.91


  Startpoint: ss_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regf_addr_r_reg_4_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_3_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_3_/QN (DFFRXLTS)                0.98       0.98 r
  U2423/Y (AOI22X1TS)                      0.29       1.27 f
  U2429/Y (INVX2TS)                        0.14       1.41 r
  U2430/Y (AOI211XLTS)                     0.08       1.49 f
  regf_addr_r_reg_4_/D (DFFNSRX1TS)        0.00       1.49 f
  data arrival time                                   1.49

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  regf_addr_r_reg_4_/CKN (DFFNSRX1TS)      0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -1.49
  -----------------------------------------------------------
  slack (MET)                                       193.01


  Startpoint: ss_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regf_addr_r_reg_2_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_3_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_3_/QN (DFFRXLTS)                0.98       0.98 r
  U2423/Y (AOI22X1TS)                      0.29       1.27 f
  U2429/Y (INVX2TS)                        0.14       1.41 r
  U2756/Y (AOI211XLTS)                     0.08       1.49 f
  regf_addr_r_reg_2_/D (DFFNSRX1TS)        0.00       1.49 f
  data arrival time                                   1.49

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  regf_addr_r_reg_2_/CKN (DFFNSRX1TS)      0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -1.49
  -----------------------------------------------------------
  slack (MET)                                       193.01


  Startpoint: ss_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regf_addr_r_reg_0_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_3_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_3_/QN (DFFRXLTS)                0.98       0.98 r
  U2423/Y (AOI22X1TS)                      0.29       1.27 f
  U2429/Y (INVX2TS)                        0.14       1.41 r
  U2872/Y (NOR2XLTS)                       0.08       1.48 f
  regf_addr_r_reg_0_/D (DFFNSRX1TS)        0.00       1.48 f
  data arrival time                                   1.48

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  regf_addr_r_reg_0_/CKN (DFFNSRX1TS)      0.00     195.00 f
  library setup time                      -0.48     194.52
  data required time                                194.52
  -----------------------------------------------------------
  data required time                                194.52
  data arrival time                                  -1.48
  -----------------------------------------------------------
  slack (MET)                                       193.04


  Startpoint: dmem_addr_r_reg_1_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_dmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  dmem_addr_r_reg_1_/CKN (DFFNSRX1TS)      0.00     195.00 f
  dmem_addr_r_reg_1_/Q (DFFNSRX1TS)        0.93     195.93 r
  u_dmem/A[1] (SP_DMEM)                    0.00     195.93 r
  data arrival time                                 195.93

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  u_dmem/CLK (SP_DMEM)                     0.00     390.00 r
  library setup time                      -0.97     389.03
  data required time                                389.03
  -----------------------------------------------------------
  data required time                                389.03
  data arrival time                                -195.93
  -----------------------------------------------------------
  slack (MET)                                       193.10


  Startpoint: dmem_addr_r_reg_0_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_dmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  dmem_addr_r_reg_0_/CKN (DFFNSRX1TS)      0.00     195.00 f
  dmem_addr_r_reg_0_/Q (DFFNSRX1TS)        0.93     195.93 r
  u_dmem/A[0] (SP_DMEM)                    0.00     195.93 r
  data arrival time                                 195.93

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  u_dmem/CLK (SP_DMEM)                     0.00     390.00 r
  library setup time                      -0.97     389.03
  data required time                                389.03
  -----------------------------------------------------------
  data required time                                389.03
  data arrival time                                -195.93
  -----------------------------------------------------------
  slack (MET)                                       193.10


  Startpoint: dmem_addr_r_reg_4_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_dmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  dmem_addr_r_reg_4_/CKN (DFFNSRX1TS)      0.00     195.00 f
  dmem_addr_r_reg_4_/Q (DFFNSRX1TS)        0.93     195.93 r
  u_dmem/A[4] (SP_DMEM)                    0.00     195.93 r
  data arrival time                                 195.93

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  u_dmem/CLK (SP_DMEM)                     0.00     390.00 r
  library setup time                      -0.97     389.03
  data required time                                389.03
  -----------------------------------------------------------
  data required time                                389.03
  data arrival time                                -195.93
  -----------------------------------------------------------
  slack (MET)                                       193.10


  Startpoint: regf_addr_r_reg_1_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  regf_addr_r_reg_1_/CKN (DFFNSRX1TS)      0.00     195.00 f
  regf_addr_r_reg_1_/Q (DFFNSRX1TS)        0.94     195.94 r
  u_regf/A[1] (SP_REGF)                    0.00     195.94 r
  data arrival time                                 195.94

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  u_regf/CLK (SP_REGF)                     0.00     390.00 r
  library setup time                      -0.94     389.06
  data required time                                389.06
  -----------------------------------------------------------
  data required time                                389.06
  data arrival time                                -195.94
  -----------------------------------------------------------
  slack (MET)                                       193.12


  Startpoint: dmem_addr_r_reg_3_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_dmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  dmem_addr_r_reg_3_/CKN (DFFNSRX1TS)      0.00     195.00 f
  dmem_addr_r_reg_3_/Q (DFFNSRX1TS)        0.92     195.92 r
  u_dmem/A[3] (SP_DMEM)                    0.00     195.92 r
  data arrival time                                 195.92

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  u_dmem/CLK (SP_DMEM)                     0.00     390.00 r
  library setup time                      -0.95     389.05
  data required time                                389.05
  -----------------------------------------------------------
  data required time                                389.05
  data arrival time                                -195.92
  -----------------------------------------------------------
  slack (MET)                                       193.13


  Startpoint: regf_addr_r_reg_0_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  regf_addr_r_reg_0_/CKN (DFFNSRX1TS)      0.00     195.00 f
  regf_addr_r_reg_0_/QN (DFFNSRX1TS)       0.98     195.98 f
  U1898/Y (INVX2TS)                        0.11     196.09 r
  u_regf/A[0] (SP_REGF)                    0.00     196.09 r
  data arrival time                                 196.09

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  u_regf/CLK (SP_REGF)                     0.00     390.00 r
  library setup time                      -0.75     389.25
  data required time                                389.25
  -----------------------------------------------------------
  data required time                                389.25
  data arrival time                                -196.09
  -----------------------------------------------------------
  slack (MET)                                       193.15


  Startpoint: regf_addr_r_reg_5_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  regf_addr_r_reg_5_/CKN (DFFNSRX1TS)      0.00     195.00 f
  regf_addr_r_reg_5_/Q (DFFNSRX1TS)        0.93     195.93 r
  u_regf/A[5] (SP_REGF)                    0.00     195.93 r
  data arrival time                                 195.93

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  u_regf/CLK (SP_REGF)                     0.00     390.00 r
  library setup time                      -0.92     389.08
  data required time                                389.08
  -----------------------------------------------------------
  data required time                                389.08
  data arrival time                                -195.93
  -----------------------------------------------------------
  slack (MET)                                       193.16


  Startpoint: regf_addr_r_reg_3_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  regf_addr_r_reg_3_/CKN (DFFNSRX1TS)      0.00     195.00 f
  regf_addr_r_reg_3_/Q (DFFNSRX1TS)        0.92     195.92 r
  u_regf/A[3] (SP_REGF)                    0.00     195.92 r
  data arrival time                                 195.92

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  u_regf/CLK (SP_REGF)                     0.00     390.00 r
  library setup time                      -0.91     389.09
  data required time                                389.09
  -----------------------------------------------------------
  data required time                                389.09
  data arrival time                                -195.92
  -----------------------------------------------------------
  slack (MET)                                       193.16


  Startpoint: dmem_addr_r_reg_5_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_dmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  dmem_addr_r_reg_5_/CKN (DFFNSRX1TS)      0.00     195.00 f
  dmem_addr_r_reg_5_/Q (DFFNSRX1TS)        0.91     195.91 r
  u_dmem/A[5] (SP_DMEM)                    0.00     195.91 r
  data arrival time                                 195.91

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  u_dmem/CLK (SP_DMEM)                     0.00     390.00 r
  library setup time                      -0.93     389.07
  data required time                                389.07
  -----------------------------------------------------------
  data required time                                389.07
  data arrival time                                -195.91
  -----------------------------------------------------------
  slack (MET)                                       193.16


  Startpoint: dmem_addr_r_reg_2_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_dmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  dmem_addr_r_reg_2_/CKN (DFFNSRX1TS)      0.00     195.00 f
  dmem_addr_r_reg_2_/Q (DFFNSRX1TS)        0.90     195.90 r
  u_dmem/A[2] (SP_DMEM)                    0.00     195.90 r
  data arrival time                                 195.90

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  u_dmem/CLK (SP_DMEM)                     0.00     390.00 r
  library setup time                      -0.91     389.09
  data required time                                389.09
  -----------------------------------------------------------
  data required time                                389.09
  data arrival time                                -195.90
  -----------------------------------------------------------
  slack (MET)                                       193.19


  Startpoint: regf_addr_r_reg_2_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  regf_addr_r_reg_2_/CKN (DFFNSRX1TS)      0.00     195.00 f
  regf_addr_r_reg_2_/Q (DFFNSRX1TS)        0.90     195.90 r
  u_regf/A[2] (SP_REGF)                    0.00     195.90 r
  data arrival time                                 195.90

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  u_regf/CLK (SP_REGF)                     0.00     390.00 r
  library setup time                      -0.87     389.13
  data required time                                389.13
  -----------------------------------------------------------
  data required time                                389.13
  data arrival time                                -195.90
  -----------------------------------------------------------
  slack (MET)                                       193.23


  Startpoint: regf_addr_r_reg_4_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  regf_addr_r_reg_4_/CKN (DFFNSRX1TS)      0.00     195.00 f
  regf_addr_r_reg_4_/Q (DFFNSRX1TS)        0.88     195.88 r
  u_regf/A[4] (SP_REGF)                    0.00     195.88 r
  data arrival time                                 195.88

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  u_regf/CLK (SP_REGF)                     0.00     390.00 r
  library setup time                      -0.85     389.15
  data required time                                389.15
  -----------------------------------------------------------
  data required time                                389.15
  data arrival time                                -195.88
  -----------------------------------------------------------
  slack (MET)                                       193.27


  Startpoint: regf_wr_r_reg
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  regf_wr_r_reg/CKN (DFFNSRX1TS)           0.00     195.00 f
  regf_wr_r_reg/QN (DFFNSRX1TS)            1.06     196.06 f
  u_regf/WEN (SP_REGF)                     0.00     196.06 f
  data arrival time                                 196.06

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  u_regf/CLK (SP_REGF)                     0.00     390.00 r
  library setup time                      -0.59     389.41
  data required time                                389.41
  -----------------------------------------------------------
  data required time                                389.41
  data arrival time                                -196.06
  -----------------------------------------------------------
  slack (MET)                                       193.36


  Startpoint: dmem_wr_r_reg/CKN
              (internal path startpoint clocked by clk)
  Endpoint: u_dmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  input external delay                     0.00     195.00 f
  dmem_wr_r_reg/CKN (DFFNSRX1TS)           0.00     195.00 f
  dmem_wr_r_reg/QN (DFFNSRX1TS)            1.04     196.04 f
  u_dmem/WEN (SP_DMEM)                     0.00     196.04 f
  data arrival time                                 196.04

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  u_dmem/CLK (SP_DMEM)                     0.00     390.00 r
  library setup time                      -0.58     389.42
  data required time                                389.42
  -----------------------------------------------------------
  data required time                                389.42
  data arrival time                                -196.04
  -----------------------------------------------------------
  slack (MET)                                       193.38


  Startpoint: ss_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regf_wr_r_reg
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_2_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_2_/QN (DFFRXLTS)                0.95       0.95 r
  U2421/Y (NOR2XLTS)                       0.15       1.10 f
  regf_wr_r_reg/D (DFFNSRX1TS)             0.00       1.10 f
  data arrival time                                   1.10

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  regf_wr_r_reg/CKN (DFFNSRX1TS)           0.00     195.00 f
  library setup time                      -0.49     194.51
  data required time                                194.51
  -----------------------------------------------------------
  data required time                                194.51
  data arrival time                                  -1.10
  -----------------------------------------------------------
  slack (MET)                                       193.42


  Startpoint: ss_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cycle_acc_thru_dly1_r_reg
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ss_r_reg_3_/CK (DFFRXLTS)                               0.00       0.00 r
  ss_r_reg_3_/Q (DFFRXLTS)                                0.80       0.80 f
  U1692/Y (INVX2TS)                                       0.13       0.93 r
  U1693/Y (INVX2TS)                                       0.07       1.01 f
  cycle_acc_thru_dly1_r_reg/D (DFFNSRX1TS)                0.00       1.01 f
  data arrival time                                                  1.01

  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  cycle_acc_thru_dly1_r_reg/CKN (DFFNSRX1TS)              0.00     195.00 f
  library setup time                                     -0.48     194.52
  data required time                                               194.52
  --------------------------------------------------------------------------
  data required time                                               194.52
  data arrival time                                                 -1.01
  --------------------------------------------------------------------------
  slack (MET)                                                      193.52


  Startpoint: u_fpalu_s2_br4_pp_r_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps0_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_12_/CK (DFFQX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_12_/Q (DFFQX1TS)                0.70       0.70 f
  U3271/Y (AOI2BB1XLTS)                                   0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)                            0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)                            0.47       2.30 f
  intadd_0_U14/CO (CMPR32X2TS)                            0.47       2.77 f
  intadd_0_U13/CO (CMPR32X2TS)                            0.47       3.24 f
  intadd_0_U12/CO (CMPR32X2TS)                            0.47       3.72 f
  intadd_0_U11/CO (CMPR32X2TS)                            0.47       4.19 f
  intadd_0_U10/CO (CMPR32X2TS)                            0.47       4.66 f
  intadd_0_U9/CO (CMPR32X2TS)                             0.47       5.14 f
  intadd_0_U8/CO (CMPR32X2TS)                             0.47       5.61 f
  intadd_0_U7/CO (CMPR32X2TS)                             0.47       6.08 f
  intadd_0_U6/CO (CMPR32X2TS)                             0.47       6.56 f
  intadd_0_U5/CO (CMPR32X2TS)                             0.47       7.03 f
  intadd_0_U4/CO (CMPR32X2TS)                             0.47       7.50 f
  intadd_0_U3/CO (CMPR32X2TS)                             0.47       7.98 f
  intadd_0_U2/S (CMPR32X2TS)                              0.48       8.46 f
  u_fpalu_s3_ps0_r_reg_16_/D (DFFQX1TS)                   0.00       8.46 f
  data arrival time                                                  8.46

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_ps0_r_reg_16_/CK (DFFQX1TS)                  0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -8.46
  --------------------------------------------------------------------------
  slack (MET)                                                      381.20


  Startpoint: u_fpalu_s2_br4_pp_r_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps0_r_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_12_/CK (DFFQX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_12_/Q (DFFQX1TS)                0.70       0.70 f
  U3271/Y (AOI2BB1XLTS)                                   0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)                            0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)                            0.47       2.30 f
  intadd_0_U14/CO (CMPR32X2TS)                            0.47       2.77 f
  intadd_0_U13/CO (CMPR32X2TS)                            0.47       3.24 f
  intadd_0_U12/CO (CMPR32X2TS)                            0.47       3.72 f
  intadd_0_U11/CO (CMPR32X2TS)                            0.47       4.19 f
  intadd_0_U10/CO (CMPR32X2TS)                            0.47       4.66 f
  intadd_0_U9/CO (CMPR32X2TS)                             0.47       5.14 f
  intadd_0_U8/CO (CMPR32X2TS)                             0.47       5.61 f
  intadd_0_U7/CO (CMPR32X2TS)                             0.47       6.08 f
  intadd_0_U6/CO (CMPR32X2TS)                             0.47       6.56 f
  intadd_0_U5/CO (CMPR32X2TS)                             0.47       7.03 f
  intadd_0_U4/CO (CMPR32X2TS)                             0.47       7.50 f
  intadd_0_U3/CO (CMPR32X2TS)                             0.47       7.98 f
  intadd_0_U2/CO (CMPR32X2TS)                             0.48       8.46 f
  u_fpalu_s3_ps0_r_reg_18_/D (DFFQX1TS)                   0.00       8.46 f
  data arrival time                                                  8.46

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_ps0_r_reg_18_/CK (DFFQX1TS)                  0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -8.46
  --------------------------------------------------------------------------
  slack (MET)                                                      381.21


  Startpoint: u_fpalu_s2_br4_pp_r_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps0_r_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_12_/CK (DFFQX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_12_/Q (DFFQX1TS)                0.70       0.70 f
  U3271/Y (AOI2BB1XLTS)                                   0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)                            0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)                            0.47       2.30 f
  intadd_0_U14/CO (CMPR32X2TS)                            0.47       2.77 f
  intadd_0_U13/CO (CMPR32X2TS)                            0.47       3.24 f
  intadd_0_U12/CO (CMPR32X2TS)                            0.47       3.72 f
  intadd_0_U11/CO (CMPR32X2TS)                            0.47       4.19 f
  intadd_0_U10/CO (CMPR32X2TS)                            0.47       4.66 f
  intadd_0_U9/CO (CMPR32X2TS)                             0.47       5.14 f
  intadd_0_U8/CO (CMPR32X2TS)                             0.47       5.61 f
  intadd_0_U7/CO (CMPR32X2TS)                             0.47       6.08 f
  intadd_0_U6/CO (CMPR32X2TS)                             0.47       6.56 f
  intadd_0_U5/CO (CMPR32X2TS)                             0.47       7.03 f
  intadd_0_U4/CO (CMPR32X2TS)                             0.47       7.50 f
  intadd_0_U3/CO (CMPR32X2TS)                             0.47       7.98 f
  intadd_0_U2/CO (CMPR32X2TS)                             0.48       8.46 f
  U2409/Y (INVX2TS)                                       0.08       8.54 r
  u_fpalu_s3_ps0_r_reg_17_/D (DFFQX1TS)                   0.00       8.54 r
  data arrival time                                                  8.54

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_ps0_r_reg_17_/CK (DFFQX1TS)                  0.00     390.00 r
  library setup time                                     -0.24     389.76
  data required time                                               389.76
  --------------------------------------------------------------------------
  data required time                                               389.76
  data arrival time                                                 -8.54
  --------------------------------------------------------------------------
  slack (MET)                                                      381.22


  Startpoint: u_fpalu_s2_br4_pp_r_reg_38_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps1_r_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_38_/CK (DFFQX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_38_/Q (DFFQX1TS)                0.70       0.70 f
  U3210/Y (AOI2BB1XLTS)                                   0.44       1.14 f
  intadd_1_U14/CO (CMPR32X2TS)                            0.69       1.82 f
  intadd_1_U13/CO (CMPR32X2TS)                            0.47       2.30 f
  intadd_1_U12/CO (CMPR32X2TS)                            0.47       2.77 f
  intadd_1_U11/CO (CMPR32X2TS)                            0.47       3.24 f
  intadd_1_U10/CO (CMPR32X2TS)                            0.47       3.72 f
  intadd_1_U9/CO (CMPR32X2TS)                             0.47       4.19 f
  intadd_1_U8/CO (CMPR32X2TS)                             0.47       4.66 f
  intadd_1_U7/CO (CMPR32X2TS)                             0.47       5.14 f
  intadd_1_U6/CO (CMPR32X2TS)                             0.47       5.61 f
  intadd_1_U5/CO (CMPR32X2TS)                             0.47       6.08 f
  intadd_1_U4/CO (CMPR32X2TS)                             0.47       6.56 f
  intadd_1_U3/CO (CMPR32X2TS)                             0.47       7.03 f
  intadd_1_U2/CO (CMPR32X2TS)                             0.45       7.48 f
  U2747/Y (XOR2XLTS)                                      0.32       7.80 r
  U2748/Y (XOR2XLTS)                                      0.41       8.21 r
  u_fpalu_s3_ps1_r_reg_15_/D (DFFQX1TS)                   0.00       8.21 r
  data arrival time                                                  8.21

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_ps1_r_reg_15_/CK (DFFQX1TS)                  0.00     390.00 r
  library setup time                                     -0.36     389.64
  data required time                                               389.64
  --------------------------------------------------------------------------
  data required time                                               389.64
  data arrival time                                                 -8.21
  --------------------------------------------------------------------------
  slack (MET)                                                      381.43


  Startpoint: u_fpalu_s2_br4_pp_r_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps0_r_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_12_/CK (DFFQX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_12_/Q (DFFQX1TS)                0.70       0.70 f
  U3271/Y (AOI2BB1XLTS)                                   0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)                            0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)                            0.47       2.30 f
  intadd_0_U14/CO (CMPR32X2TS)                            0.47       2.77 f
  intadd_0_U13/CO (CMPR32X2TS)                            0.47       3.24 f
  intadd_0_U12/CO (CMPR32X2TS)                            0.47       3.72 f
  intadd_0_U11/CO (CMPR32X2TS)                            0.47       4.19 f
  intadd_0_U10/CO (CMPR32X2TS)                            0.47       4.66 f
  intadd_0_U9/CO (CMPR32X2TS)                             0.47       5.14 f
  intadd_0_U8/CO (CMPR32X2TS)                             0.47       5.61 f
  intadd_0_U7/CO (CMPR32X2TS)                             0.47       6.08 f
  intadd_0_U6/CO (CMPR32X2TS)                             0.47       6.56 f
  intadd_0_U5/CO (CMPR32X2TS)                             0.47       7.03 f
  intadd_0_U4/CO (CMPR32X2TS)                             0.47       7.50 f
  intadd_0_U3/S (CMPR32X2TS)                              0.48       7.98 f
  u_fpalu_s3_ps0_r_reg_15_/D (DFFQX1TS)                   0.00       7.98 f
  data arrival time                                                  7.98

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_ps0_r_reg_15_/CK (DFFQX1TS)                  0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -7.98
  --------------------------------------------------------------------------
  slack (MET)                                                      381.68


  Startpoint: u_fpalu_s2_br4_pp_r_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps0_r_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_12_/CK (DFFQX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_12_/Q (DFFQX1TS)                0.70       0.70 f
  U3271/Y (AOI2BB1XLTS)                                   0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)                            0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)                            0.47       2.30 f
  intadd_0_U14/CO (CMPR32X2TS)                            0.47       2.77 f
  intadd_0_U13/CO (CMPR32X2TS)                            0.47       3.24 f
  intadd_0_U12/CO (CMPR32X2TS)                            0.47       3.72 f
  intadd_0_U11/CO (CMPR32X2TS)                            0.47       4.19 f
  intadd_0_U10/CO (CMPR32X2TS)                            0.47       4.66 f
  intadd_0_U9/CO (CMPR32X2TS)                             0.47       5.14 f
  intadd_0_U8/CO (CMPR32X2TS)                             0.47       5.61 f
  intadd_0_U7/CO (CMPR32X2TS)                             0.47       6.08 f
  intadd_0_U6/CO (CMPR32X2TS)                             0.47       6.56 f
  intadd_0_U5/CO (CMPR32X2TS)                             0.47       7.03 f
  intadd_0_U4/S (CMPR32X2TS)                              0.48       7.51 f
  u_fpalu_s3_ps0_r_reg_14_/D (DFFQX1TS)                   0.00       7.51 f
  data arrival time                                                  7.51

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_ps0_r_reg_14_/CK (DFFQX1TS)                  0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -7.51
  --------------------------------------------------------------------------
  slack (MET)                                                      382.15


  Startpoint: u_fpalu_s2_br4_pp_r_reg_38_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps1_r_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_38_/CK (DFFQX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_38_/Q (DFFQX1TS)                0.70       0.70 f
  U3210/Y (AOI2BB1XLTS)                                   0.44       1.14 f
  intadd_1_U14/CO (CMPR32X2TS)                            0.69       1.82 f
  intadd_1_U13/CO (CMPR32X2TS)                            0.47       2.30 f
  intadd_1_U12/CO (CMPR32X2TS)                            0.47       2.77 f
  intadd_1_U11/CO (CMPR32X2TS)                            0.47       3.24 f
  intadd_1_U10/CO (CMPR32X2TS)                            0.47       3.72 f
  intadd_1_U9/CO (CMPR32X2TS)                             0.47       4.19 f
  intadd_1_U8/CO (CMPR32X2TS)                             0.47       4.66 f
  intadd_1_U7/CO (CMPR32X2TS)                             0.47       5.14 f
  intadd_1_U6/CO (CMPR32X2TS)                             0.47       5.61 f
  intadd_1_U5/CO (CMPR32X2TS)                             0.47       6.08 f
  intadd_1_U4/CO (CMPR32X2TS)                             0.47       6.56 f
  intadd_1_U3/CO (CMPR32X2TS)                             0.47       7.03 f
  intadd_1_U2/S (CMPR32X2TS)                              0.48       7.51 f
  u_fpalu_s3_ps1_r_reg_14_/D (DFFQX1TS)                   0.00       7.51 f
  data arrival time                                                  7.51

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_ps1_r_reg_14_/CK (DFFQX1TS)                  0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -7.51
  --------------------------------------------------------------------------
  slack (MET)                                                      382.15


  Startpoint: u_fpalu_s2_br4_pp_r_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps0_r_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_12_/CK (DFFQX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_12_/Q (DFFQX1TS)                0.70       0.70 f
  U3271/Y (AOI2BB1XLTS)                                   0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)                            0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)                            0.47       2.30 f
  intadd_0_U14/CO (CMPR32X2TS)                            0.47       2.77 f
  intadd_0_U13/CO (CMPR32X2TS)                            0.47       3.24 f
  intadd_0_U12/CO (CMPR32X2TS)                            0.47       3.72 f
  intadd_0_U11/CO (CMPR32X2TS)                            0.47       4.19 f
  intadd_0_U10/CO (CMPR32X2TS)                            0.47       4.66 f
  intadd_0_U9/CO (CMPR32X2TS)                             0.47       5.14 f
  intadd_0_U8/CO (CMPR32X2TS)                             0.47       5.61 f
  intadd_0_U7/CO (CMPR32X2TS)                             0.47       6.08 f
  intadd_0_U6/CO (CMPR32X2TS)                             0.47       6.56 f
  intadd_0_U5/S (CMPR32X2TS)                              0.48       7.04 f
  u_fpalu_s3_ps0_r_reg_13_/D (DFFQX1TS)                   0.00       7.04 f
  data arrival time                                                  7.04

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_ps0_r_reg_13_/CK (DFFQX1TS)                  0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -7.04
  --------------------------------------------------------------------------
  slack (MET)                                                      382.62


  Startpoint: u_fpalu_s2_br4_pp_r_reg_38_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps1_r_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_38_/CK (DFFQX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_38_/Q (DFFQX1TS)                0.70       0.70 f
  U3210/Y (AOI2BB1XLTS)                                   0.44       1.14 f
  intadd_1_U14/CO (CMPR32X2TS)                            0.69       1.82 f
  intadd_1_U13/CO (CMPR32X2TS)                            0.47       2.30 f
  intadd_1_U12/CO (CMPR32X2TS)                            0.47       2.77 f
  intadd_1_U11/CO (CMPR32X2TS)                            0.47       3.24 f
  intadd_1_U10/CO (CMPR32X2TS)                            0.47       3.72 f
  intadd_1_U9/CO (CMPR32X2TS)                             0.47       4.19 f
  intadd_1_U8/CO (CMPR32X2TS)                             0.47       4.66 f
  intadd_1_U7/CO (CMPR32X2TS)                             0.47       5.14 f
  intadd_1_U6/CO (CMPR32X2TS)                             0.47       5.61 f
  intadd_1_U5/CO (CMPR32X2TS)                             0.47       6.08 f
  intadd_1_U4/CO (CMPR32X2TS)                             0.47       6.56 f
  intadd_1_U3/S (CMPR32X2TS)                              0.48       7.04 f
  u_fpalu_s3_ps1_r_reg_13_/D (DFFQX1TS)                   0.00       7.04 f
  data arrival time                                                  7.04

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_ps1_r_reg_13_/CK (DFFQX1TS)                  0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -7.04
  --------------------------------------------------------------------------
  slack (MET)                                                      382.62


  Startpoint: u_fpalu_s2_br4_pp_r_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps0_r_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_12_/CK (DFFQX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_12_/Q (DFFQX1TS)                0.70       0.70 f
  U3271/Y (AOI2BB1XLTS)                                   0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)                            0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)                            0.47       2.30 f
  intadd_0_U14/CO (CMPR32X2TS)                            0.47       2.77 f
  intadd_0_U13/CO (CMPR32X2TS)                            0.47       3.24 f
  intadd_0_U12/CO (CMPR32X2TS)                            0.47       3.72 f
  intadd_0_U11/CO (CMPR32X2TS)                            0.47       4.19 f
  intadd_0_U10/CO (CMPR32X2TS)                            0.47       4.66 f
  intadd_0_U9/CO (CMPR32X2TS)                             0.47       5.14 f
  intadd_0_U8/CO (CMPR32X2TS)                             0.47       5.61 f
  intadd_0_U7/CO (CMPR32X2TS)                             0.47       6.08 f
  intadd_0_U6/S (CMPR32X2TS)                              0.48       6.57 f
  u_fpalu_s3_ps0_r_reg_12_/D (DFFQX1TS)                   0.00       6.57 f
  data arrival time                                                  6.57

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_ps0_r_reg_12_/CK (DFFQX1TS)                  0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -6.57
  --------------------------------------------------------------------------
  slack (MET)                                                      383.10


  Startpoint: u_fpalu_s2_br4_pp_r_reg_38_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps1_r_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_38_/CK (DFFQX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_38_/Q (DFFQX1TS)                0.70       0.70 f
  U3210/Y (AOI2BB1XLTS)                                   0.44       1.14 f
  intadd_1_U14/CO (CMPR32X2TS)                            0.69       1.82 f
  intadd_1_U13/CO (CMPR32X2TS)                            0.47       2.30 f
  intadd_1_U12/CO (CMPR32X2TS)                            0.47       2.77 f
  intadd_1_U11/CO (CMPR32X2TS)                            0.47       3.24 f
  intadd_1_U10/CO (CMPR32X2TS)                            0.47       3.72 f
  intadd_1_U9/CO (CMPR32X2TS)                             0.47       4.19 f
  intadd_1_U8/CO (CMPR32X2TS)                             0.47       4.66 f
  intadd_1_U7/CO (CMPR32X2TS)                             0.47       5.14 f
  intadd_1_U6/CO (CMPR32X2TS)                             0.47       5.61 f
  intadd_1_U5/CO (CMPR32X2TS)                             0.47       6.08 f
  intadd_1_U4/S (CMPR32X2TS)                              0.48       6.56 f
  u_fpalu_s3_ps1_r_reg_12_/D (DFFQX1TS)                   0.00       6.56 f
  data arrival time                                                  6.56

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_ps1_r_reg_12_/CK (DFFQX1TS)                  0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -6.56
  --------------------------------------------------------------------------
  slack (MET)                                                      383.10


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ss_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.78       0.78 f
  U2012/Y (INVX2TS)                        0.11       0.89 r
  U2150/Y (CLKBUFX2TS)                     0.18       1.07 r
  U2151/Y (CLKBUFX2TS)                     0.20       1.28 r
  U2152/Y (NAND2X1TS)                      0.14       1.42 f
  U2153/Y (CLKBUFX2TS)                     0.24       1.66 f
  U2154/Y (CLKBUFX2TS)                     0.23       1.89 f
  U2155/Y (CLKBUFX2TS)                     0.24       2.14 f
  U2158/Y (NOR3XLTS)                       0.39       2.52 r
  U2159/Y (NAND2X1TS)                      0.28       2.80 f
  U2160/Y (NOR4XLTS)                       0.61       3.41 r
  U2161/Y (NAND3XLTS)                      0.42       3.83 f
  U1543/Y (INVX2TS)                        0.14       3.98 r
  U1544/Y (INVX2TS)                        0.07       4.05 f
  U2394/Y (NAND2BXLTS)                     0.28       4.33 f
  U2395/Y (NAND4XLTS)                      0.20       4.53 r
  U1518/Y (AOI211XLTS)                     0.20       4.73 f
  U1992/Y (INVX2TS)                        0.22       4.94 r
  U1993/Y (INVX2TS)                        0.11       5.06 f
  U3303/Y (NOR2XLTS)                       0.36       5.42 r
  U3304/Y (INVX2TS)                        0.18       5.60 f
  U3305/Y (OA22X1TS)                       0.47       6.07 f
  ss_r_reg_1_/D (DFFRXLTS)                 0.00       6.07 f
  data arrival time                                   6.07

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  ss_r_reg_1_/CK (DFFRXLTS)                0.00     390.00 r
  library setup time                      -0.41     389.59
  data required time                                389.59
  -----------------------------------------------------------
  data required time                                389.59
  data arrival time                                  -6.07
  -----------------------------------------------------------
  slack (MET)                                       383.52


  Startpoint: u_fpalu_s2_br4_pp_r_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps0_r_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_12_/CK (DFFQX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_12_/Q (DFFQX1TS)                0.70       0.70 f
  U3271/Y (AOI2BB1XLTS)                                   0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)                            0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)                            0.47       2.30 f
  intadd_0_U14/CO (CMPR32X2TS)                            0.47       2.77 f
  intadd_0_U13/CO (CMPR32X2TS)                            0.47       3.24 f
  intadd_0_U12/CO (CMPR32X2TS)                            0.47       3.72 f
  intadd_0_U11/CO (CMPR32X2TS)                            0.47       4.19 f
  intadd_0_U10/CO (CMPR32X2TS)                            0.47       4.66 f
  intadd_0_U9/CO (CMPR32X2TS)                             0.47       5.14 f
  intadd_0_U8/CO (CMPR32X2TS)                             0.47       5.61 f
  intadd_0_U7/S (CMPR32X2TS)                              0.48       6.09 f
  u_fpalu_s3_ps0_r_reg_11_/D (DFFQX1TS)                   0.00       6.09 f
  data arrival time                                                  6.09

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_ps0_r_reg_11_/CK (DFFQX1TS)                  0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -6.09
  --------------------------------------------------------------------------
  slack (MET)                                                      383.57


  Startpoint: u_fpalu_s2_br4_pp_r_reg_38_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps1_r_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_38_/CK (DFFQX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_38_/Q (DFFQX1TS)                0.70       0.70 f
  U3210/Y (AOI2BB1XLTS)                                   0.44       1.14 f
  intadd_1_U14/CO (CMPR32X2TS)                            0.69       1.82 f
  intadd_1_U13/CO (CMPR32X2TS)                            0.47       2.30 f
  intadd_1_U12/CO (CMPR32X2TS)                            0.47       2.77 f
  intadd_1_U11/CO (CMPR32X2TS)                            0.47       3.24 f
  intadd_1_U10/CO (CMPR32X2TS)                            0.47       3.72 f
  intadd_1_U9/CO (CMPR32X2TS)                             0.47       4.19 f
  intadd_1_U8/CO (CMPR32X2TS)                             0.47       4.66 f
  intadd_1_U7/CO (CMPR32X2TS)                             0.47       5.14 f
  intadd_1_U6/CO (CMPR32X2TS)                             0.47       5.61 f
  intadd_1_U5/S (CMPR32X2TS)                              0.48       6.09 f
  u_fpalu_s3_ps1_r_reg_11_/D (DFFQX1TS)                   0.00       6.09 f
  data arrival time                                                  6.09

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_ps1_r_reg_11_/CK (DFFQX1TS)                  0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -6.09
  --------------------------------------------------------------------------
  slack (MET)                                                      383.57


  Startpoint: u_fpalu_s5_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_0_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_0_/Q (DFFQX1TS)                 0.74       0.74 f
  U1689/Y (INVX2TS)                                       0.12       0.86 r
  U1690/Y (INVX2TS)                                       0.08       0.94 f
  U1908/Y (NOR2XLTS)                                      0.42       1.36 r
  U1515/Y (NOR2XLTS)                                      0.36       1.71 f
  U1550/Y (INVX2TS)                                       0.13       1.84 r
  U1551/Y (INVX2TS)                                       0.07       1.91 f
  U1489/Y (AO22XLTS)                                      0.51       2.42 f
  intadd_2_U6/CO (CMPR32X2TS)                             0.69       3.11 f
  intadd_2_U5/CO (CMPR32X2TS)                             0.47       3.58 f
  intadd_2_U4/CO (CMPR32X2TS)                             0.47       4.05 f
  intadd_2_U3/CO (CMPR32X2TS)                             0.47       4.53 f
  intadd_2_U2/CO (CMPR32X2TS)                             0.46       4.99 f
  U2796/Y (XNOR2X1TS)                                     0.19       5.18 r
  U1494/Y (OAI21XLTS)                                     0.23       5.41 f
  U2798/Y (AOI21X1TS)                                     0.39       5.79 r
  u_regf/D[27] (SP_REGF)                                  0.00       5.79 r
  data arrival time                                                  5.79

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_regf/CLK (SP_REGF)                                    0.00     390.00 r
  library setup time                                     -0.59     389.41
  data required time                                               389.41
  --------------------------------------------------------------------------
  data required time                                               389.41
  data arrival time                                                 -5.79
  --------------------------------------------------------------------------
  slack (MET)                                                      383.62


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cycle_cnt_r_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.78       0.78 f
  U2012/Y (INVX2TS)                        0.11       0.89 r
  U2150/Y (CLKBUFX2TS)                     0.18       1.07 r
  U2151/Y (CLKBUFX2TS)                     0.20       1.28 r
  U2152/Y (NAND2X1TS)                      0.14       1.42 f
  U2153/Y (CLKBUFX2TS)                     0.24       1.66 f
  U2154/Y (CLKBUFX2TS)                     0.23       1.89 f
  U2155/Y (CLKBUFX2TS)                     0.24       2.14 f
  U2158/Y (NOR3XLTS)                       0.39       2.52 r
  U2159/Y (NAND2X1TS)                      0.28       2.80 f
  U2160/Y (NOR4XLTS)                       0.61       3.41 r
  U2161/Y (NAND3XLTS)                      0.42       3.83 f
  U1543/Y (INVX2TS)                        0.14       3.98 r
  U1544/Y (INVX2TS)                        0.07       4.05 f
  U2198/Y (OAI211XLTS)                     0.44       4.49 r
  U2210/Y (OAI32X1TS)                      0.40       4.89 f
  U2212/Y (INVX2TS)                        0.18       5.06 r
  U1638/Y (INVX2TS)                        0.08       5.14 f
  U1639/Y (INVX2TS)                        0.06       5.20 r
  U2742/Y (AOI211XLTS)                     0.15       5.36 f
  U2743/Y (CLKAND2X2TS)                    0.28       5.63 f
  U3325/Y (OAI22X1TS)                      0.14       5.77 r
  cycle_cnt_r_reg_7_/D (DFFRXLTS)          0.00       5.77 r
  data arrival time                                   5.77

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  cycle_cnt_r_reg_7_/CK (DFFRXLTS)         0.00     390.00 r
  library setup time                      -0.46     389.54
  data required time                                389.54
  -----------------------------------------------------------
  data required time                                389.54
  data arrival time                                  -5.77
  -----------------------------------------------------------
  slack (MET)                                       383.76


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cycle_cnt_r_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.78       0.78 f
  U2012/Y (INVX2TS)                        0.11       0.89 r
  U2150/Y (CLKBUFX2TS)                     0.18       1.07 r
  U2151/Y (CLKBUFX2TS)                     0.20       1.28 r
  U2152/Y (NAND2X1TS)                      0.14       1.42 f
  U2153/Y (CLKBUFX2TS)                     0.24       1.66 f
  U2154/Y (CLKBUFX2TS)                     0.23       1.89 f
  U2155/Y (CLKBUFX2TS)                     0.24       2.14 f
  U2158/Y (NOR3XLTS)                       0.39       2.52 r
  U2159/Y (NAND2X1TS)                      0.28       2.80 f
  U2160/Y (NOR4XLTS)                       0.61       3.41 r
  U2161/Y (NAND3XLTS)                      0.42       3.83 f
  U1543/Y (INVX2TS)                        0.14       3.98 r
  U1544/Y (INVX2TS)                        0.07       4.05 f
  U2198/Y (OAI211XLTS)                     0.44       4.49 r
  U2210/Y (OAI32X1TS)                      0.40       4.89 f
  U2212/Y (INVX2TS)                        0.18       5.06 r
  U1638/Y (INVX2TS)                        0.08       5.14 f
  U1639/Y (INVX2TS)                        0.06       5.20 r
  U2742/Y (AOI211XLTS)                     0.15       5.36 f
  U2743/Y (CLKAND2X2TS)                    0.28       5.63 f
  U2745/Y (OAI32X1TS)                      0.22       5.85 r
  cycle_cnt_r_reg_6_/D (DFFSX1TS)          0.00       5.85 r
  data arrival time                                   5.85

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  cycle_cnt_r_reg_6_/CK (DFFSX1TS)         0.00     390.00 r
  library setup time                      -0.35     389.65
  data required time                                389.65
  -----------------------------------------------------------
  data required time                                389.65
  data arrival time                                  -5.85
  -----------------------------------------------------------
  slack (MET)                                       383.80


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cycle_cnt_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.78       0.78 f
  U2012/Y (INVX2TS)                        0.11       0.89 r
  U2150/Y (CLKBUFX2TS)                     0.18       1.07 r
  U2151/Y (CLKBUFX2TS)                     0.20       1.28 r
  U2152/Y (NAND2X1TS)                      0.14       1.42 f
  U2153/Y (CLKBUFX2TS)                     0.24       1.66 f
  U2154/Y (CLKBUFX2TS)                     0.23       1.89 f
  U2155/Y (CLKBUFX2TS)                     0.24       2.14 f
  U2158/Y (NOR3XLTS)                       0.39       2.52 r
  U2159/Y (NAND2X1TS)                      0.28       2.80 f
  U2160/Y (NOR4XLTS)                       0.61       3.41 r
  U2161/Y (NAND3XLTS)                      0.42       3.83 f
  U1543/Y (INVX2TS)                        0.14       3.98 r
  U1544/Y (INVX2TS)                        0.07       4.05 f
  U2198/Y (OAI211XLTS)                     0.44       4.49 r
  U2210/Y (OAI32X1TS)                      0.40       4.89 f
  U2212/Y (INVX2TS)                        0.18       5.06 r
  U1638/Y (INVX2TS)                        0.08       5.14 f
  U1639/Y (INVX2TS)                        0.06       5.20 r
  U2216/Y (AOI21X1TS)                      0.12       5.32 f
  U2738/Y (OAI2BB1X1TS)                    0.30       5.62 f
  U2739/Y (OAI31X1TS)                      0.10       5.72 r
  cycle_cnt_r_reg_4_/D (DFFRXLTS)          0.00       5.72 r
  data arrival time                                   5.72

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  cycle_cnt_r_reg_4_/CK (DFFRXLTS)         0.00     390.00 r
  library setup time                      -0.46     389.54
  data required time                                389.54
  -----------------------------------------------------------
  data required time                                389.54
  data arrival time                                  -5.72
  -----------------------------------------------------------
  slack (MET)                                       383.82


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cycle_cnt_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.78       0.78 f
  U2012/Y (INVX2TS)                        0.11       0.89 r
  U2150/Y (CLKBUFX2TS)                     0.18       1.07 r
  U2151/Y (CLKBUFX2TS)                     0.20       1.28 r
  U2152/Y (NAND2X1TS)                      0.14       1.42 f
  U2153/Y (CLKBUFX2TS)                     0.24       1.66 f
  U2154/Y (CLKBUFX2TS)                     0.23       1.89 f
  U2155/Y (CLKBUFX2TS)                     0.24       2.14 f
  U2158/Y (NOR3XLTS)                       0.39       2.52 r
  U2159/Y (NAND2X1TS)                      0.28       2.80 f
  U2160/Y (NOR4XLTS)                       0.61       3.41 r
  U2161/Y (NAND3XLTS)                      0.42       3.83 f
  U1543/Y (INVX2TS)                        0.14       3.98 r
  U1544/Y (INVX2TS)                        0.07       4.05 f
  U2198/Y (OAI211XLTS)                     0.44       4.49 r
  U2210/Y (OAI32X1TS)                      0.40       4.89 f
  U3298/Y (NOR2XLTS)                       0.30       5.18 r
  U3319/Y (NOR2XLTS)                       0.20       5.38 f
  U3323/Y (AOI32X1TS)                      0.24       5.62 r
  cycle_cnt_r_reg_2_/D (DFFRXLTS)          0.00       5.62 r
  data arrival time                                   5.62

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  cycle_cnt_r_reg_2_/CK (DFFRXLTS)         0.00     390.00 r
  library setup time                      -0.46     389.54
  data required time                                389.54
  -----------------------------------------------------------
  data required time                                389.54
  data arrival time                                  -5.62
  -----------------------------------------------------------
  slack (MET)                                       383.92


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ss_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.78       0.78 f
  U2012/Y (INVX2TS)                        0.11       0.89 r
  U2150/Y (CLKBUFX2TS)                     0.18       1.07 r
  U2151/Y (CLKBUFX2TS)                     0.20       1.28 r
  U2152/Y (NAND2X1TS)                      0.14       1.42 f
  U2153/Y (CLKBUFX2TS)                     0.24       1.66 f
  U2154/Y (CLKBUFX2TS)                     0.23       1.89 f
  U2155/Y (CLKBUFX2TS)                     0.24       2.14 f
  U2158/Y (NOR3XLTS)                       0.39       2.52 r
  U2159/Y (NAND2X1TS)                      0.28       2.80 f
  U2160/Y (NOR4XLTS)                       0.61       3.41 r
  U2161/Y (NAND3XLTS)                      0.42       3.83 f
  U1543/Y (INVX2TS)                        0.14       3.98 r
  U1544/Y (INVX2TS)                        0.07       4.05 f
  U2394/Y (NAND2BXLTS)                     0.28       4.33 f
  U2395/Y (NAND4XLTS)                      0.20       4.53 r
  U1518/Y (AOI211XLTS)                     0.20       4.73 f
  U1992/Y (INVX2TS)                        0.22       4.94 r
  U1993/Y (INVX2TS)                        0.11       5.06 f
  U3303/Y (NOR2XLTS)                       0.36       5.42 r
  U3306/Y (AOI22X1TS)                      0.22       5.64 f
  ss_r_reg_2_/D (DFFRXLTS)                 0.00       5.64 f
  data arrival time                                   5.64

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  ss_r_reg_2_/CK (DFFRXLTS)                0.00     390.00 r
  library setup time                      -0.40     389.60
  data required time                                389.60
  -----------------------------------------------------------
  data required time                                389.60
  data arrival time                                  -5.64
  -----------------------------------------------------------
  slack (MET)                                       383.96


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cycle_cnt_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.78       0.78 f
  U2012/Y (INVX2TS)                        0.11       0.89 r
  U2150/Y (CLKBUFX2TS)                     0.18       1.07 r
  U2151/Y (CLKBUFX2TS)                     0.20       1.28 r
  U2152/Y (NAND2X1TS)                      0.14       1.42 f
  U2153/Y (CLKBUFX2TS)                     0.24       1.66 f
  U2154/Y (CLKBUFX2TS)                     0.23       1.89 f
  U2155/Y (CLKBUFX2TS)                     0.24       2.14 f
  U2158/Y (NOR3XLTS)                       0.39       2.52 r
  U2159/Y (NAND2X1TS)                      0.28       2.80 f
  U2160/Y (NOR4XLTS)                       0.61       3.41 r
  U2161/Y (NAND3XLTS)                      0.42       3.83 f
  U1543/Y (INVX2TS)                        0.14       3.98 r
  U1544/Y (INVX2TS)                        0.07       4.05 f
  U2198/Y (OAI211XLTS)                     0.44       4.49 r
  U2210/Y (OAI32X1TS)                      0.40       4.89 f
  U3298/Y (NOR2XLTS)                       0.30       5.18 r
  U3319/Y (NOR2XLTS)                       0.20       5.38 f
  U3321/Y (OAI22X1TS)                      0.16       5.54 r
  cycle_cnt_r_reg_1_/D (DFFRXLTS)          0.00       5.54 r
  data arrival time                                   5.54

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  cycle_cnt_r_reg_1_/CK (DFFRXLTS)         0.00     390.00 r
  library setup time                      -0.46     389.54
  data required time                                389.54
  -----------------------------------------------------------
  data required time                                389.54
  data arrival time                                  -5.54
  -----------------------------------------------------------
  slack (MET)                                       383.99


  Startpoint: u_fpalu_s2_br4_pp_r_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps0_r_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_12_/CK (DFFQX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_12_/Q (DFFQX1TS)                0.70       0.70 f
  U3271/Y (AOI2BB1XLTS)                                   0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)                            0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)                            0.47       2.30 f
  intadd_0_U14/CO (CMPR32X2TS)                            0.47       2.77 f
  intadd_0_U13/CO (CMPR32X2TS)                            0.47       3.24 f
  intadd_0_U12/CO (CMPR32X2TS)                            0.47       3.72 f
  intadd_0_U11/CO (CMPR32X2TS)                            0.47       4.19 f
  intadd_0_U10/CO (CMPR32X2TS)                            0.47       4.66 f
  intadd_0_U9/CO (CMPR32X2TS)                             0.47       5.14 f
  intadd_0_U8/S (CMPR32X2TS)                              0.48       5.62 f
  u_fpalu_s3_ps0_r_reg_10_/D (DFFQX1TS)                   0.00       5.62 f
  data arrival time                                                  5.62

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_ps0_r_reg_10_/CK (DFFQX1TS)                  0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -5.62
  --------------------------------------------------------------------------
  slack (MET)                                                      384.04


  Startpoint: u_fpalu_s2_br4_pp_r_reg_38_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps1_r_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_38_/CK (DFFQX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_38_/Q (DFFQX1TS)                0.70       0.70 f
  U3210/Y (AOI2BB1XLTS)                                   0.44       1.14 f
  intadd_1_U14/CO (CMPR32X2TS)                            0.69       1.82 f
  intadd_1_U13/CO (CMPR32X2TS)                            0.47       2.30 f
  intadd_1_U12/CO (CMPR32X2TS)                            0.47       2.77 f
  intadd_1_U11/CO (CMPR32X2TS)                            0.47       3.24 f
  intadd_1_U10/CO (CMPR32X2TS)                            0.47       3.72 f
  intadd_1_U9/CO (CMPR32X2TS)                             0.47       4.19 f
  intadd_1_U8/CO (CMPR32X2TS)                             0.47       4.66 f
  intadd_1_U7/CO (CMPR32X2TS)                             0.47       5.14 f
  intadd_1_U6/S (CMPR32X2TS)                              0.48       5.62 f
  u_fpalu_s3_ps1_r_reg_10_/D (DFFQX1TS)                   0.00       5.62 f
  data arrival time                                                  5.62

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_ps1_r_reg_10_/CK (DFFQX1TS)                  0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -5.62
  --------------------------------------------------------------------------
  slack (MET)                                                      384.04


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cycle_cnt_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.78       0.78 f
  U2012/Y (INVX2TS)                        0.11       0.89 r
  U2150/Y (CLKBUFX2TS)                     0.18       1.07 r
  U2151/Y (CLKBUFX2TS)                     0.20       1.28 r
  U2152/Y (NAND2X1TS)                      0.14       1.42 f
  U2153/Y (CLKBUFX2TS)                     0.24       1.66 f
  U2154/Y (CLKBUFX2TS)                     0.23       1.89 f
  U2155/Y (CLKBUFX2TS)                     0.24       2.14 f
  U2158/Y (NOR3XLTS)                       0.39       2.52 r
  U2159/Y (NAND2X1TS)                      0.28       2.80 f
  U2160/Y (NOR4XLTS)                       0.61       3.41 r
  U2161/Y (NAND3XLTS)                      0.42       3.83 f
  U1543/Y (INVX2TS)                        0.14       3.98 r
  U1544/Y (INVX2TS)                        0.07       4.05 f
  U2198/Y (OAI211XLTS)                     0.44       4.49 r
  U2210/Y (OAI32X1TS)                      0.40       4.89 f
  U2212/Y (INVX2TS)                        0.18       5.06 r
  U2744/Y (NAND3XLTS)                      0.26       5.32 f
  U3324/Y (AOI21X1TS)                      0.24       5.56 r
  cycle_cnt_r_reg_5_/D (DFFSX1TS)          0.00       5.56 r
  data arrival time                                   5.56

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  cycle_cnt_r_reg_5_/CK (DFFSX1TS)         0.00     390.00 r
  library setup time                      -0.31     389.69
  data required time                                389.69
  -----------------------------------------------------------
  data required time                                389.69
  data arrival time                                  -5.56
  -----------------------------------------------------------
  slack (MET)                                       384.12


  Startpoint: u_fpalu_s5_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[27]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_0_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_0_/Q (DFFQX1TS)                 0.74       0.74 f
  U1689/Y (INVX2TS)                                       0.12       0.86 r
  U1690/Y (INVX2TS)                                       0.08       0.94 f
  U1908/Y (NOR2XLTS)                                      0.42       1.36 r
  U1515/Y (NOR2XLTS)                                      0.36       1.71 f
  U1550/Y (INVX2TS)                                       0.13       1.84 r
  U1551/Y (INVX2TS)                                       0.07       1.91 f
  U1489/Y (AO22XLTS)                                      0.51       2.42 f
  intadd_2_U6/CO (CMPR32X2TS)                             0.69       3.11 f
  intadd_2_U5/CO (CMPR32X2TS)                             0.47       3.58 f
  intadd_2_U4/CO (CMPR32X2TS)                             0.47       4.05 f
  intadd_2_U3/CO (CMPR32X2TS)                             0.47       4.53 f
  intadd_2_U2/CO (CMPR32X2TS)                             0.46       4.99 f
  U2796/Y (XNOR2X1TS)                                     0.19       5.18 r
  U1494/Y (OAI21XLTS)                                     0.23       5.41 f
  U2798/Y (AOI21X1TS)                                     0.39       5.79 r
  dout_29i[27] (out)                                      0.00       5.79 r
  data arrival time                                                  5.79

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                  -0.05     389.95
  data required time                                               389.95
  --------------------------------------------------------------------------
  data required time                                               389.95
  data arrival time                                                 -5.79
  --------------------------------------------------------------------------
  slack (MET)                                                      384.16


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cycle_cnt_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.78       0.78 f
  U2012/Y (INVX2TS)                        0.11       0.89 r
  U2150/Y (CLKBUFX2TS)                     0.18       1.07 r
  U2151/Y (CLKBUFX2TS)                     0.20       1.28 r
  U2152/Y (NAND2X1TS)                      0.14       1.42 f
  U2153/Y (CLKBUFX2TS)                     0.24       1.66 f
  U2154/Y (CLKBUFX2TS)                     0.23       1.89 f
  U2155/Y (CLKBUFX2TS)                     0.24       2.14 f
  U2158/Y (NOR3XLTS)                       0.39       2.52 r
  U2159/Y (NAND2X1TS)                      0.28       2.80 f
  U2160/Y (NOR4XLTS)                       0.61       3.41 r
  U2161/Y (NAND3XLTS)                      0.42       3.83 f
  U1543/Y (INVX2TS)                        0.14       3.98 r
  U1544/Y (INVX2TS)                        0.07       4.05 f
  U2198/Y (OAI211XLTS)                     0.44       4.49 r
  U2210/Y (OAI32X1TS)                      0.40       4.89 f
  U2212/Y (INVX2TS)                        0.18       5.06 r
  U1638/Y (INVX2TS)                        0.08       5.14 f
  U1639/Y (INVX2TS)                        0.06       5.20 r
  U2216/Y (AOI21X1TS)                      0.12       5.32 f
  U2217/Y (OAI32X1TS)                      0.15       5.47 r
  cycle_cnt_r_reg_3_/D (DFFSX1TS)          0.00       5.47 r
  data arrival time                                   5.47

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  cycle_cnt_r_reg_3_/CK (DFFSX1TS)         0.00     390.00 r
  library setup time                      -0.35     389.65
  data required time                                389.65
  -----------------------------------------------------------
  data required time                                389.65
  data arrival time                                  -5.47
  -----------------------------------------------------------
  slack (MET)                                       384.18


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ss_r_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.78       0.78 f
  U2012/Y (INVX2TS)                        0.11       0.89 r
  U2150/Y (CLKBUFX2TS)                     0.18       1.07 r
  U2151/Y (CLKBUFX2TS)                     0.20       1.28 r
  U2152/Y (NAND2X1TS)                      0.14       1.42 f
  U2153/Y (CLKBUFX2TS)                     0.24       1.66 f
  U2154/Y (CLKBUFX2TS)                     0.23       1.89 f
  U2155/Y (CLKBUFX2TS)                     0.24       2.14 f
  U2158/Y (NOR3XLTS)                       0.39       2.52 r
  U2159/Y (NAND2X1TS)                      0.28       2.80 f
  U2160/Y (NOR4XLTS)                       0.61       3.41 r
  U2161/Y (NAND3XLTS)                      0.42       3.83 f
  U1543/Y (INVX2TS)                        0.14       3.98 r
  U1544/Y (INVX2TS)                        0.07       4.05 f
  U2394/Y (NAND2BXLTS)                     0.28       4.33 f
  U2395/Y (NAND4XLTS)                      0.20       4.53 r
  U1518/Y (AOI211XLTS)                     0.20       4.73 f
  U1992/Y (INVX2TS)                        0.22       4.94 r
  U1995/Y (INVX2TS)                        0.12       5.06 f
  U3302/Y (OAI221XLTS)                     0.24       5.30 r
  ss_r_reg_15_/D (DFFRXLTS)                0.00       5.30 r
  data arrival time                                   5.30

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  ss_r_reg_15_/CK (DFFRXLTS)               0.00     390.00 r
  library setup time                      -0.51     389.49
  data required time                                389.49
  -----------------------------------------------------------
  data required time                                389.49
  data arrival time                                  -5.30
  -----------------------------------------------------------
  slack (MET)                                       384.20


  Startpoint: u_fpalu_s5_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_0_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_0_/Q (DFFQX1TS)                 0.74       0.74 f
  U1689/Y (INVX2TS)                                       0.12       0.86 r
  U1690/Y (INVX2TS)                                       0.08       0.94 f
  U1908/Y (NOR2XLTS)                                      0.42       1.36 r
  U1515/Y (NOR2XLTS)                                      0.36       1.71 f
  U1550/Y (INVX2TS)                                       0.13       1.84 r
  U1551/Y (INVX2TS)                                       0.07       1.91 f
  U1489/Y (AO22XLTS)                                      0.51       2.42 f
  intadd_2_U6/CO (CMPR32X2TS)                             0.69       3.11 f
  intadd_2_U5/CO (CMPR32X2TS)                             0.47       3.58 f
  intadd_2_U4/CO (CMPR32X2TS)                             0.47       4.05 f
  intadd_2_U3/CO (CMPR32X2TS)                             0.47       4.53 f
  intadd_2_U2/S (CMPR32X2TS)                              0.49       5.01 f
  U1495/Y (CLKAND2X2TS)                                   0.31       5.32 f
  u_regf/D[26] (SP_REGF)                                  0.00       5.32 f
  data arrival time                                                  5.32

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_regf/CLK (SP_REGF)                                    0.00     390.00 r
  library setup time                                     -0.45     389.55
  data required time                                               389.55
  --------------------------------------------------------------------------
  data required time                                               389.55
  data arrival time                                                 -5.32
  --------------------------------------------------------------------------
  slack (MET)                                                      384.22


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ss_r_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.78       0.78 f
  U2012/Y (INVX2TS)                        0.11       0.89 r
  U2150/Y (CLKBUFX2TS)                     0.18       1.07 r
  U2151/Y (CLKBUFX2TS)                     0.20       1.28 r
  U2152/Y (NAND2X1TS)                      0.14       1.42 f
  U2153/Y (CLKBUFX2TS)                     0.24       1.66 f
  U2154/Y (CLKBUFX2TS)                     0.23       1.89 f
  U2155/Y (CLKBUFX2TS)                     0.24       2.14 f
  U2158/Y (NOR3XLTS)                       0.39       2.52 r
  U2159/Y (NAND2X1TS)                      0.28       2.80 f
  U2160/Y (NOR4XLTS)                       0.61       3.41 r
  U2161/Y (NAND3XLTS)                      0.42       3.83 f
  U1543/Y (INVX2TS)                        0.14       3.98 r
  U1544/Y (INVX2TS)                        0.07       4.05 f
  U2394/Y (NAND2BXLTS)                     0.28       4.33 f
  U2395/Y (NAND4XLTS)                      0.20       4.53 r
  U1518/Y (AOI211XLTS)                     0.20       4.73 f
  U1992/Y (INVX2TS)                        0.22       4.94 r
  U1851/Y (INVX2TS)                        0.13       5.08 f
  U1853/Y (INVX2TS)                        0.11       5.19 r
  U3314/Y (AOI32X1TS)                      0.16       5.35 f
  ss_r_reg_10_/D (DFFRXLTS)                0.00       5.35 f
  data arrival time                                   5.35

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  ss_r_reg_10_/CK (DFFRXLTS)               0.00     390.00 r
  library setup time                      -0.42     389.58
  data required time                                389.58
  -----------------------------------------------------------
  data required time                                389.58
  data arrival time                                  -5.35
  -----------------------------------------------------------
  slack (MET)                                       384.23


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ss_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.78       0.78 f
  U2012/Y (INVX2TS)                        0.11       0.89 r
  U2150/Y (CLKBUFX2TS)                     0.18       1.07 r
  U2151/Y (CLKBUFX2TS)                     0.20       1.28 r
  U2152/Y (NAND2X1TS)                      0.14       1.42 f
  U2153/Y (CLKBUFX2TS)                     0.24       1.66 f
  U2154/Y (CLKBUFX2TS)                     0.23       1.89 f
  U2155/Y (CLKBUFX2TS)                     0.24       2.14 f
  U2158/Y (NOR3XLTS)                       0.39       2.52 r
  U2159/Y (NAND2X1TS)                      0.28       2.80 f
  U2160/Y (NOR4XLTS)                       0.61       3.41 r
  U2161/Y (NAND3XLTS)                      0.42       3.83 f
  U1543/Y (INVX2TS)                        0.14       3.98 r
  U1544/Y (INVX2TS)                        0.07       4.05 f
  U2394/Y (NAND2BXLTS)                     0.28       4.33 f
  U2395/Y (NAND4XLTS)                      0.20       4.53 r
  U1518/Y (AOI211XLTS)                     0.20       4.73 f
  U1992/Y (INVX2TS)                        0.22       4.94 r
  U1851/Y (INVX2TS)                        0.13       5.08 f
  U1854/Y (INVX2TS)                        0.11       5.19 r
  U3307/Y (AOI32X1TS)                      0.16       5.35 f
  ss_r_reg_3_/D (DFFRXLTS)                 0.00       5.35 f
  data arrival time                                   5.35

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  ss_r_reg_3_/CK (DFFRXLTS)                0.00     390.00 r
  library setup time                      -0.40     389.60
  data required time                                389.60
  -----------------------------------------------------------
  data required time                                389.60
  data arrival time                                  -5.35
  -----------------------------------------------------------
  slack (MET)                                       384.24


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ss_r_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.78       0.78 f
  U2012/Y (INVX2TS)                        0.11       0.89 r
  U2150/Y (CLKBUFX2TS)                     0.18       1.07 r
  U2151/Y (CLKBUFX2TS)                     0.20       1.28 r
  U2152/Y (NAND2X1TS)                      0.14       1.42 f
  U2153/Y (CLKBUFX2TS)                     0.24       1.66 f
  U2154/Y (CLKBUFX2TS)                     0.23       1.89 f
  U2155/Y (CLKBUFX2TS)                     0.24       2.14 f
  U2158/Y (NOR3XLTS)                       0.39       2.52 r
  U2159/Y (NAND2X1TS)                      0.28       2.80 f
  U2160/Y (NOR4XLTS)                       0.61       3.41 r
  U2161/Y (NAND3XLTS)                      0.42       3.83 f
  U1543/Y (INVX2TS)                        0.14       3.98 r
  U1544/Y (INVX2TS)                        0.07       4.05 f
  U2394/Y (NAND2BXLTS)                     0.28       4.33 f
  U2395/Y (NAND4XLTS)                      0.20       4.53 r
  U1518/Y (AOI211XLTS)                     0.20       4.73 f
  U1992/Y (INVX2TS)                        0.22       4.94 r
  U1851/Y (INVX2TS)                        0.13       5.08 f
  U1854/Y (INVX2TS)                        0.11       5.19 r
  U3315/Y (AOI32X1TS)                      0.16       5.35 f
  ss_r_reg_11_/D (DFFRXLTS)                0.00       5.35 f
  data arrival time                                   5.35

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  ss_r_reg_11_/CK (DFFRXLTS)               0.00     390.00 r
  library setup time                      -0.40     389.60
  data required time                                389.60
  -----------------------------------------------------------
  data required time                                389.60
  data arrival time                                  -5.35
  -----------------------------------------------------------
  slack (MET)                                       384.24


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ss_r_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.78       0.78 f
  U2012/Y (INVX2TS)                        0.11       0.89 r
  U2150/Y (CLKBUFX2TS)                     0.18       1.07 r
  U2151/Y (CLKBUFX2TS)                     0.20       1.28 r
  U2152/Y (NAND2X1TS)                      0.14       1.42 f
  U2153/Y (CLKBUFX2TS)                     0.24       1.66 f
  U2154/Y (CLKBUFX2TS)                     0.23       1.89 f
  U2155/Y (CLKBUFX2TS)                     0.24       2.14 f
  U2158/Y (NOR3XLTS)                       0.39       2.52 r
  U2159/Y (NAND2X1TS)                      0.28       2.80 f
  U2160/Y (NOR4XLTS)                       0.61       3.41 r
  U2161/Y (NAND3XLTS)                      0.42       3.83 f
  U1543/Y (INVX2TS)                        0.14       3.98 r
  U1544/Y (INVX2TS)                        0.07       4.05 f
  U2394/Y (NAND2BXLTS)                     0.28       4.33 f
  U2395/Y (NAND4XLTS)                      0.20       4.53 r
  U1518/Y (AOI211XLTS)                     0.20       4.73 f
  U1992/Y (INVX2TS)                        0.22       4.94 r
  U1851/Y (INVX2TS)                        0.13       5.08 f
  U1854/Y (INVX2TS)                        0.11       5.19 r
  U3313/Y (AOI22X1TS)                      0.14       5.33 f
  ss_r_reg_7_/D (DFFRXLTS)                 0.00       5.33 f
  data arrival time                                   5.33

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  ss_r_reg_7_/CK (DFFRXLTS)                0.00     390.00 r
  library setup time                      -0.42     389.58
  data required time                                389.58
  -----------------------------------------------------------
  data required time                                389.58
  data arrival time                                  -5.33
  -----------------------------------------------------------
  slack (MET)                                       384.25


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ss_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.78       0.78 f
  U2012/Y (INVX2TS)                        0.11       0.89 r
  U2150/Y (CLKBUFX2TS)                     0.18       1.07 r
  U2151/Y (CLKBUFX2TS)                     0.20       1.28 r
  U2152/Y (NAND2X1TS)                      0.14       1.42 f
  U2153/Y (CLKBUFX2TS)                     0.24       1.66 f
  U2154/Y (CLKBUFX2TS)                     0.23       1.89 f
  U2155/Y (CLKBUFX2TS)                     0.24       2.14 f
  U2158/Y (NOR3XLTS)                       0.39       2.52 r
  U2159/Y (NAND2X1TS)                      0.28       2.80 f
  U2160/Y (NOR4XLTS)                       0.61       3.41 r
  U2161/Y (NAND3XLTS)                      0.42       3.83 f
  U1543/Y (INVX2TS)                        0.14       3.98 r
  U1544/Y (INVX2TS)                        0.07       4.05 f
  U2394/Y (NAND2BXLTS)                     0.28       4.33 f
  U2395/Y (NAND4XLTS)                      0.20       4.53 r
  U1518/Y (AOI211XLTS)                     0.20       4.73 f
  U1992/Y (INVX2TS)                        0.22       4.94 r
  U1851/Y (INVX2TS)                        0.13       5.08 f
  U1855/Y (INVX2TS)                        0.11       5.19 r
  U3308/Y (AOI32X1TS)                      0.16       5.35 f
  ss_r_reg_4_/D (DFFRXLTS)                 0.00       5.35 f
  data arrival time                                   5.35

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  ss_r_reg_4_/CK (DFFRXLTS)                0.00     390.00 r
  library setup time                      -0.40     389.60
  data required time                                389.60
  -----------------------------------------------------------
  data required time                                389.60
  data arrival time                                  -5.35
  -----------------------------------------------------------
  slack (MET)                                       384.25


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ss_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.78       0.78 f
  U2012/Y (INVX2TS)                        0.11       0.89 r
  U2150/Y (CLKBUFX2TS)                     0.18       1.07 r
  U2151/Y (CLKBUFX2TS)                     0.20       1.28 r
  U2152/Y (NAND2X1TS)                      0.14       1.42 f
  U2153/Y (CLKBUFX2TS)                     0.24       1.66 f
  U2154/Y (CLKBUFX2TS)                     0.23       1.89 f
  U2155/Y (CLKBUFX2TS)                     0.24       2.14 f
  U2158/Y (NOR3XLTS)                       0.39       2.52 r
  U2159/Y (NAND2X1TS)                      0.28       2.80 f
  U2160/Y (NOR4XLTS)                       0.61       3.41 r
  U2161/Y (NAND3XLTS)                      0.42       3.83 f
  U1543/Y (INVX2TS)                        0.14       3.98 r
  U1544/Y (INVX2TS)                        0.07       4.05 f
  U2394/Y (NAND2BXLTS)                     0.28       4.33 f
  U2395/Y (NAND4XLTS)                      0.20       4.53 r
  U1518/Y (AOI211XLTS)                     0.20       4.73 f
  U1992/Y (INVX2TS)                        0.22       4.94 r
  U1851/Y (INVX2TS)                        0.13       5.08 f
  U1853/Y (INVX2TS)                        0.11       5.19 r
  U3310/Y (AOI32X1TS)                      0.16       5.35 f
  ss_r_reg_5_/D (DFFRXLTS)                 0.00       5.35 f
  data arrival time                                   5.35

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00     390.00 r
  library setup time                      -0.40     389.60
  data required time                                389.60
  -----------------------------------------------------------
  data required time                                389.60
  data arrival time                                  -5.35
  -----------------------------------------------------------
  slack (MET)                                       384.25


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ss_r_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.78       0.78 f
  U2012/Y (INVX2TS)                        0.11       0.89 r
  U2150/Y (CLKBUFX2TS)                     0.18       1.07 r
  U2151/Y (CLKBUFX2TS)                     0.20       1.28 r
  U2152/Y (NAND2X1TS)                      0.14       1.42 f
  U2153/Y (CLKBUFX2TS)                     0.24       1.66 f
  U2154/Y (CLKBUFX2TS)                     0.23       1.89 f
  U2155/Y (CLKBUFX2TS)                     0.24       2.14 f
  U2158/Y (NOR3XLTS)                       0.39       2.52 r
  U2159/Y (NAND2X1TS)                      0.28       2.80 f
  U2160/Y (NOR4XLTS)                       0.61       3.41 r
  U2161/Y (NAND3XLTS)                      0.42       3.83 f
  U1543/Y (INVX2TS)                        0.14       3.98 r
  U1544/Y (INVX2TS)                        0.07       4.05 f
  U2394/Y (NAND2BXLTS)                     0.28       4.33 f
  U2395/Y (NAND4XLTS)                      0.20       4.53 r
  U1518/Y (AOI211XLTS)                     0.20       4.73 f
  U1992/Y (INVX2TS)                        0.22       4.94 r
  U1851/Y (INVX2TS)                        0.13       5.08 f
  U1855/Y (INVX2TS)                        0.11       5.19 r
  U3316/Y (AOI32X1TS)                      0.16       5.35 f
  ss_r_reg_12_/D (DFFRXLTS)                0.00       5.35 f
  data arrival time                                   5.35

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  ss_r_reg_12_/CK (DFFRXLTS)               0.00     390.00 r
  library setup time                      -0.40     389.60
  data required time                                389.60
  -----------------------------------------------------------
  data required time                                389.60
  data arrival time                                  -5.35
  -----------------------------------------------------------
  slack (MET)                                       384.25


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ss_r_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.78       0.78 f
  U2012/Y (INVX2TS)                        0.11       0.89 r
  U2150/Y (CLKBUFX2TS)                     0.18       1.07 r
  U2151/Y (CLKBUFX2TS)                     0.20       1.28 r
  U2152/Y (NAND2X1TS)                      0.14       1.42 f
  U2153/Y (CLKBUFX2TS)                     0.24       1.66 f
  U2154/Y (CLKBUFX2TS)                     0.23       1.89 f
  U2155/Y (CLKBUFX2TS)                     0.24       2.14 f
  U2158/Y (NOR3XLTS)                       0.39       2.52 r
  U2159/Y (NAND2X1TS)                      0.28       2.80 f
  U2160/Y (NOR4XLTS)                       0.61       3.41 r
  U2161/Y (NAND3XLTS)                      0.42       3.83 f
  U1543/Y (INVX2TS)                        0.14       3.98 r
  U1544/Y (INVX2TS)                        0.07       4.05 f
  U2394/Y (NAND2BXLTS)                     0.28       4.33 f
  U2395/Y (NAND4XLTS)                      0.20       4.53 r
  U1518/Y (AOI211XLTS)                     0.20       4.73 f
  U1992/Y (INVX2TS)                        0.22       4.94 r
  U1851/Y (INVX2TS)                        0.13       5.08 f
  U1854/Y (INVX2TS)                        0.11       5.19 r
  U3311/Y (AOI22X1TS)                      0.14       5.33 f
  ss_r_reg_6_/D (DFFRXLTS)                 0.00       5.33 f
  data arrival time                                   5.33

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  ss_r_reg_6_/CK (DFFRXLTS)                0.00     390.00 r
  library setup time                      -0.40     389.60
  data required time                                389.60
  -----------------------------------------------------------
  data required time                                389.60
  data arrival time                                  -5.33
  -----------------------------------------------------------
  slack (MET)                                       384.27


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cycle_cnt_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.78       0.78 f
  U2012/Y (INVX2TS)                        0.11       0.89 r
  U2150/Y (CLKBUFX2TS)                     0.18       1.07 r
  U2151/Y (CLKBUFX2TS)                     0.20       1.28 r
  U2152/Y (NAND2X1TS)                      0.14       1.42 f
  U2153/Y (CLKBUFX2TS)                     0.24       1.66 f
  U2154/Y (CLKBUFX2TS)                     0.23       1.89 f
  U2155/Y (CLKBUFX2TS)                     0.24       2.14 f
  U2158/Y (NOR3XLTS)                       0.39       2.52 r
  U2159/Y (NAND2X1TS)                      0.28       2.80 f
  U2160/Y (NOR4XLTS)                       0.61       3.41 r
  U2161/Y (NAND3XLTS)                      0.42       3.83 f
  U1543/Y (INVX2TS)                        0.14       3.98 r
  U1544/Y (INVX2TS)                        0.07       4.05 f
  U2198/Y (OAI211XLTS)                     0.44       4.49 r
  U2210/Y (OAI32X1TS)                      0.40       4.89 f
  U3298/Y (NOR2XLTS)                       0.30       5.18 r
  U3299/Y (AO21XLTS)                       0.23       5.42 r
  cycle_cnt_r_reg_0_/D (DFFSX1TS)          0.00       5.42 r
  data arrival time                                   5.42

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  cycle_cnt_r_reg_0_/CK (DFFSX1TS)         0.00     390.00 r
  library setup time                      -0.31     389.69
  data required time                                389.69
  -----------------------------------------------------------
  data required time                                389.69
  data arrival time                                  -5.42
  -----------------------------------------------------------
  slack (MET)                                       384.27


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ss_r_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.78       0.78 f
  U2012/Y (INVX2TS)                        0.11       0.89 r
  U2150/Y (CLKBUFX2TS)                     0.18       1.07 r
  U2151/Y (CLKBUFX2TS)                     0.20       1.28 r
  U2152/Y (NAND2X1TS)                      0.14       1.42 f
  U2153/Y (CLKBUFX2TS)                     0.24       1.66 f
  U2154/Y (CLKBUFX2TS)                     0.23       1.89 f
  U2155/Y (CLKBUFX2TS)                     0.24       2.14 f
  U2158/Y (NOR3XLTS)                       0.39       2.52 r
  U2159/Y (NAND2X1TS)                      0.28       2.80 f
  U2160/Y (NOR4XLTS)                       0.61       3.41 r
  U2161/Y (NAND3XLTS)                      0.42       3.83 f
  U1543/Y (INVX2TS)                        0.14       3.98 r
  U1544/Y (INVX2TS)                        0.07       4.05 f
  U2394/Y (NAND2BXLTS)                     0.28       4.33 f
  U2395/Y (NAND4XLTS)                      0.20       4.53 r
  U1518/Y (AOI211XLTS)                     0.20       4.73 f
  U1992/Y (INVX2TS)                        0.22       4.94 r
  U1851/Y (INVX2TS)                        0.13       5.08 f
  U1853/Y (INVX2TS)                        0.11       5.19 r
  U3318/Y (AOI32X1TS)                      0.16       5.35 f
  ss_r_reg_14_/D (DFFSX1TS)                0.00       5.35 f
  data arrival time                                   5.35

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  ss_r_reg_14_/CK (DFFSX1TS)               0.00     390.00 r
  library setup time                      -0.36     389.64
  data required time                                389.64
  -----------------------------------------------------------
  data required time                                389.64
  data arrival time                                  -5.35
  -----------------------------------------------------------
  slack (MET)                                       384.29


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ss_r_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.78       0.78 f
  U2012/Y (INVX2TS)                        0.11       0.89 r
  U2150/Y (CLKBUFX2TS)                     0.18       1.07 r
  U2151/Y (CLKBUFX2TS)                     0.20       1.28 r
  U2152/Y (NAND2X1TS)                      0.14       1.42 f
  U2153/Y (CLKBUFX2TS)                     0.24       1.66 f
  U2154/Y (CLKBUFX2TS)                     0.23       1.89 f
  U2155/Y (CLKBUFX2TS)                     0.24       2.14 f
  U2158/Y (NOR3XLTS)                       0.39       2.52 r
  U2159/Y (NAND2X1TS)                      0.28       2.80 f
  U2160/Y (NOR4XLTS)                       0.61       3.41 r
  U2161/Y (NAND3XLTS)                      0.42       3.83 f
  U1543/Y (INVX2TS)                        0.14       3.98 r
  U1544/Y (INVX2TS)                        0.07       4.05 f
  U2394/Y (NAND2BXLTS)                     0.28       4.33 f
  U2395/Y (NAND4XLTS)                      0.20       4.53 r
  U1518/Y (AOI211XLTS)                     0.20       4.73 f
  U1992/Y (INVX2TS)                        0.22       4.94 r
  U1851/Y (INVX2TS)                        0.13       5.08 f
  U1855/Y (INVX2TS)                        0.11       5.19 r
  U3317/Y (AOI32X1TS)                      0.16       5.35 f
  ss_r_reg_13_/D (DFFSX1TS)                0.00       5.35 f
  data arrival time                                   5.35

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  ss_r_reg_13_/CK (DFFSX1TS)               0.00     390.00 r
  library setup time                      -0.36     389.64
  data required time                                389.64
  -----------------------------------------------------------
  data required time                                389.64
  data arrival time                                  -5.35
  -----------------------------------------------------------
  slack (MET)                                       384.29


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ss_r_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.78       0.78 f
  U2012/Y (INVX2TS)                        0.11       0.89 r
  U2150/Y (CLKBUFX2TS)                     0.18       1.07 r
  U2151/Y (CLKBUFX2TS)                     0.20       1.28 r
  U2152/Y (NAND2X1TS)                      0.14       1.42 f
  U2153/Y (CLKBUFX2TS)                     0.24       1.66 f
  U2154/Y (CLKBUFX2TS)                     0.23       1.89 f
  U2155/Y (CLKBUFX2TS)                     0.24       2.14 f
  U2158/Y (NOR3XLTS)                       0.39       2.52 r
  U2159/Y (NAND2X1TS)                      0.28       2.80 f
  U2160/Y (NOR4XLTS)                       0.61       3.41 r
  U2161/Y (NAND3XLTS)                      0.42       3.83 f
  U1543/Y (INVX2TS)                        0.14       3.98 r
  U1544/Y (INVX2TS)                        0.07       4.05 f
  U2394/Y (NAND2BXLTS)                     0.28       4.33 f
  U2395/Y (NAND4XLTS)                      0.20       4.53 r
  U1518/Y (AOI211XLTS)                     0.20       4.73 f
  U1992/Y (INVX2TS)                        0.22       4.94 r
  U1851/Y (INVX2TS)                        0.13       5.08 f
  U1855/Y (INVX2TS)                        0.11       5.19 r
  U2398/Y (OAI21XLTS)                      0.12       5.31 f
  ss_r_reg_8_/D (DFFRXLTS)                 0.00       5.31 f
  data arrival time                                   5.31

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  ss_r_reg_8_/CK (DFFRXLTS)                0.00     390.00 r
  library setup time                      -0.40     389.60
  data required time                                389.60
  -----------------------------------------------------------
  data required time                                389.60
  data arrival time                                  -5.31
  -----------------------------------------------------------
  slack (MET)                                       384.29


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ss_r_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.78       0.78 f
  U2012/Y (INVX2TS)                        0.11       0.89 r
  U2150/Y (CLKBUFX2TS)                     0.18       1.07 r
  U2151/Y (CLKBUFX2TS)                     0.20       1.28 r
  U2152/Y (NAND2X1TS)                      0.14       1.42 f
  U2153/Y (CLKBUFX2TS)                     0.24       1.66 f
  U2154/Y (CLKBUFX2TS)                     0.23       1.89 f
  U2155/Y (CLKBUFX2TS)                     0.24       2.14 f
  U2158/Y (NOR3XLTS)                       0.39       2.52 r
  U2159/Y (NAND2X1TS)                      0.28       2.80 f
  U2160/Y (NOR4XLTS)                       0.61       3.41 r
  U2161/Y (NAND3XLTS)                      0.42       3.83 f
  U1543/Y (INVX2TS)                        0.14       3.98 r
  U1544/Y (INVX2TS)                        0.07       4.05 f
  U2394/Y (NAND2BXLTS)                     0.28       4.33 f
  U2395/Y (NAND4XLTS)                      0.20       4.53 r
  U1518/Y (AOI211XLTS)                     0.20       4.73 f
  U1992/Y (INVX2TS)                        0.22       4.94 r
  U1851/Y (INVX2TS)                        0.13       5.08 f
  U1853/Y (INVX2TS)                        0.11       5.19 r
  U2871/Y (OAI21XLTS)                      0.12       5.31 f
  ss_r_reg_9_/D (DFFRXLTS)                 0.00       5.31 f
  data arrival time                                   5.31

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  ss_r_reg_9_/CK (DFFRXLTS)                0.00     390.00 r
  library setup time                      -0.39     389.61
  data required time                                389.61
  -----------------------------------------------------------
  data required time                                389.61
  data arrival time                                  -5.31
  -----------------------------------------------------------
  slack (MET)                                       384.30


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ss_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.78       0.78 f
  U2012/Y (INVX2TS)                        0.11       0.89 r
  U2150/Y (CLKBUFX2TS)                     0.18       1.07 r
  U2151/Y (CLKBUFX2TS)                     0.20       1.28 r
  U2152/Y (NAND2X1TS)                      0.14       1.42 f
  U2153/Y (CLKBUFX2TS)                     0.24       1.66 f
  U2154/Y (CLKBUFX2TS)                     0.23       1.89 f
  U2155/Y (CLKBUFX2TS)                     0.24       2.14 f
  U2158/Y (NOR3XLTS)                       0.39       2.52 r
  U2159/Y (NAND2X1TS)                      0.28       2.80 f
  U2160/Y (NOR4XLTS)                       0.61       3.41 r
  U2161/Y (NAND3XLTS)                      0.42       3.83 f
  U1543/Y (INVX2TS)                        0.14       3.98 r
  U1544/Y (INVX2TS)                        0.07       4.05 f
  U2394/Y (NAND2BXLTS)                     0.28       4.33 f
  U2395/Y (NAND4XLTS)                      0.20       4.53 r
  U1518/Y (AOI211XLTS)                     0.20       4.73 f
  U1992/Y (INVX2TS)                        0.22       4.94 r
  U1851/Y (INVX2TS)                        0.13       5.08 f
  U1852/Y (INVX2TS)                        0.09       5.17 r
  U2027/Y (OAI21XLTS)                      0.10       5.27 f
  ss_r_reg_0_/D (DFFRXLTS)                 0.00       5.27 f
  data arrival time                                   5.27

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  ss_r_reg_0_/CK (DFFRXLTS)                0.00     390.00 r
  library setup time                      -0.40     389.60
  data required time                                389.60
  -----------------------------------------------------------
  data required time                                389.60
  data arrival time                                  -5.27
  -----------------------------------------------------------
  slack (MET)                                       384.33


  Startpoint: u_fpalu_s2_br4_pp_r_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps0_r_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_12_/CK (DFFQX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_12_/Q (DFFQX1TS)                0.70       0.70 f
  U3271/Y (AOI2BB1XLTS)                                   0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)                            0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)                            0.47       2.30 f
  intadd_0_U14/CO (CMPR32X2TS)                            0.47       2.77 f
  intadd_0_U13/CO (CMPR32X2TS)                            0.47       3.24 f
  intadd_0_U12/CO (CMPR32X2TS)                            0.47       3.72 f
  intadd_0_U11/CO (CMPR32X2TS)                            0.47       4.19 f
  intadd_0_U10/CO (CMPR32X2TS)                            0.47       4.66 f
  intadd_0_U9/S (CMPR32X2TS)                              0.48       5.15 f
  u_fpalu_s3_ps0_r_reg_9_/D (DFFQX1TS)                    0.00       5.15 f
  data arrival time                                                  5.15

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_ps0_r_reg_9_/CK (DFFQX1TS)                   0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -5.15
  --------------------------------------------------------------------------
  slack (MET)                                                      384.52


  Startpoint: u_fpalu_s2_br4_pp_r_reg_38_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps1_r_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_38_/CK (DFFQX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_38_/Q (DFFQX1TS)                0.70       0.70 f
  U3210/Y (AOI2BB1XLTS)                                   0.44       1.14 f
  intadd_1_U14/CO (CMPR32X2TS)                            0.69       1.82 f
  intadd_1_U13/CO (CMPR32X2TS)                            0.47       2.30 f
  intadd_1_U12/CO (CMPR32X2TS)                            0.47       2.77 f
  intadd_1_U11/CO (CMPR32X2TS)                            0.47       3.24 f
  intadd_1_U10/CO (CMPR32X2TS)                            0.47       3.72 f
  intadd_1_U9/CO (CMPR32X2TS)                             0.47       4.19 f
  intadd_1_U8/CO (CMPR32X2TS)                             0.47       4.66 f
  intadd_1_U7/S (CMPR32X2TS)                              0.48       5.15 f
  u_fpalu_s3_ps1_r_reg_9_/D (DFFQX1TS)                    0.00       5.15 f
  data arrival time                                                  5.15

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_ps1_r_reg_9_/CK (DFFQX1TS)                   0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -5.15
  --------------------------------------------------------------------------
  slack (MET)                                                      384.52


  Startpoint: u_fpalu_s5_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[26]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_0_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_0_/Q (DFFQX1TS)                 0.74       0.74 f
  U1689/Y (INVX2TS)                                       0.12       0.86 r
  U1690/Y (INVX2TS)                                       0.08       0.94 f
  U1908/Y (NOR2XLTS)                                      0.42       1.36 r
  U1515/Y (NOR2XLTS)                                      0.36       1.71 f
  U1550/Y (INVX2TS)                                       0.13       1.84 r
  U1551/Y (INVX2TS)                                       0.07       1.91 f
  U1489/Y (AO22XLTS)                                      0.51       2.42 f
  intadd_2_U6/CO (CMPR32X2TS)                             0.69       3.11 f
  intadd_2_U5/CO (CMPR32X2TS)                             0.47       3.58 f
  intadd_2_U4/CO (CMPR32X2TS)                             0.47       4.05 f
  intadd_2_U3/CO (CMPR32X2TS)                             0.47       4.53 f
  intadd_2_U2/S (CMPR32X2TS)                              0.49       5.01 f
  U1495/Y (CLKAND2X2TS)                                   0.31       5.32 f
  dout_29i[26] (out)                                      0.00       5.32 f
  data arrival time                                                  5.32

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                  -0.05     389.95
  data required time                                               389.95
  --------------------------------------------------------------------------
  data required time                                               389.95
  data arrival time                                                 -5.32
  --------------------------------------------------------------------------
  slack (MET)                                                      384.63


  Startpoint: u_fpalu_s5_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_0_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_0_/Q (DFFQX1TS)                 0.74       0.74 f
  U1689/Y (INVX2TS)                                       0.12       0.86 r
  U1690/Y (INVX2TS)                                       0.08       0.94 f
  U1908/Y (NOR2XLTS)                                      0.42       1.36 r
  U1515/Y (NOR2XLTS)                                      0.36       1.71 f
  U1550/Y (INVX2TS)                                       0.13       1.84 r
  U1551/Y (INVX2TS)                                       0.07       1.91 f
  U1489/Y (AO22XLTS)                                      0.51       2.42 f
  intadd_2_U6/CO (CMPR32X2TS)                             0.69       3.11 f
  intadd_2_U5/CO (CMPR32X2TS)                             0.47       3.58 f
  intadd_2_U4/CO (CMPR32X2TS)                             0.47       4.05 f
  intadd_2_U3/S (CMPR32X2TS)                              0.49       4.54 f
  U1496/Y (CLKAND2X2TS)                                   0.31       4.85 f
  u_regf/D[25] (SP_REGF)                                  0.00       4.85 f
  data arrival time                                                  4.85

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_regf/CLK (SP_REGF)                                    0.00     390.00 r
  library setup time                                     -0.45     389.55
  data required time                                               389.55
  --------------------------------------------------------------------------
  data required time                                               389.55
  data arrival time                                                 -4.85
  --------------------------------------------------------------------------
  slack (MET)                                                      384.70


  Startpoint: alu_a_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_22_/Q (DFFQX1TS)                        0.66       0.66 r
  U1558/Y (INVX2TS)                                       0.12       0.78 f
  U1559/Y (INVX2TS)                                       0.07       0.85 r
  U2337/Y (NOR2XLTS)                                      0.13       0.98 f
  intadd_5_U5/CO (CMPR32X2TS)                             0.48       1.46 f
  intadd_5_U4/CO (CMPR32X2TS)                             0.47       1.93 f
  intadd_5_U3/CO (CMPR32X2TS)                             0.47       2.41 f
  intadd_5_U2/CO (CMPR32X2TS)                             0.48       2.89 f
  U2733/Y (AO22XLTS)                                      0.51       3.40 f
  U2734/Y (CLKBUFX2TS)                                    0.27       3.67 f
  U2735/Y (CLKBUFX2TS)                                    0.24       3.91 f
  U2864/Y (CLKBUFX2TS)                                    0.27       4.18 f
  U2865/Y (INVX2TS)                                       0.11       4.29 r
  U2866/Y (AO21XLTS)                                      0.22       4.51 r
  U2867/Y (OAI22X1TS)                                     0.16       4.67 f
  U2868/Y (AOI221XLTS)                                    0.28       4.95 r
  u_fpalu_s2_ea_sub_eb_abs_r_reg_5_/D (DFFQX1TS)          0.00       4.95 r
  data arrival time                                                  4.95

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_ea_sub_eb_abs_r_reg_5_/CK (DFFQX1TS)         0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -4.95
  --------------------------------------------------------------------------
  slack (MET)                                                      384.71


  Startpoint: u_fpalu_s2_br4_pp_r_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps0_r_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_12_/CK (DFFQX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_12_/Q (DFFQX1TS)                0.70       0.70 f
  U3271/Y (AOI2BB1XLTS)                                   0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)                            0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)                            0.47       2.30 f
  intadd_0_U14/CO (CMPR32X2TS)                            0.47       2.77 f
  intadd_0_U13/CO (CMPR32X2TS)                            0.47       3.24 f
  intadd_0_U12/CO (CMPR32X2TS)                            0.47       3.72 f
  intadd_0_U11/CO (CMPR32X2TS)                            0.47       4.19 f
  intadd_0_U10/S (CMPR32X2TS)                             0.48       4.67 f
  u_fpalu_s3_ps0_r_reg_8_/D (DFFQX1TS)                    0.00       4.67 f
  data arrival time                                                  4.67

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_ps0_r_reg_8_/CK (DFFQX1TS)                   0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -4.67
  --------------------------------------------------------------------------
  slack (MET)                                                      384.99


  Startpoint: u_fpalu_s2_br4_pp_r_reg_38_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps1_r_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_38_/CK (DFFQX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_38_/Q (DFFQX1TS)                0.70       0.70 f
  U3210/Y (AOI2BB1XLTS)                                   0.44       1.14 f
  intadd_1_U14/CO (CMPR32X2TS)                            0.69       1.82 f
  intadd_1_U13/CO (CMPR32X2TS)                            0.47       2.30 f
  intadd_1_U12/CO (CMPR32X2TS)                            0.47       2.77 f
  intadd_1_U11/CO (CMPR32X2TS)                            0.47       3.24 f
  intadd_1_U10/CO (CMPR32X2TS)                            0.47       3.72 f
  intadd_1_U9/CO (CMPR32X2TS)                             0.47       4.19 f
  intadd_1_U8/S (CMPR32X2TS)                              0.48       4.67 f
  u_fpalu_s3_ps1_r_reg_8_/D (DFFQX1TS)                    0.00       4.67 f
  data arrival time                                                  4.67

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_ps1_r_reg_8_/CK (DFFQX1TS)                   0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -4.67
  --------------------------------------------------------------------------
  slack (MET)                                                      384.99


  Startpoint: alu_a_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_22_/Q (DFFQX1TS)                        0.66       0.66 r
  U1558/Y (INVX2TS)                                       0.12       0.78 f
  U1559/Y (INVX2TS)                                       0.07       0.85 r
  U2337/Y (NOR2XLTS)                                      0.13       0.98 f
  intadd_5_U5/CO (CMPR32X2TS)                             0.48       1.46 f
  intadd_5_U4/CO (CMPR32X2TS)                             0.47       1.93 f
  intadd_5_U3/CO (CMPR32X2TS)                             0.47       2.41 f
  intadd_5_U2/CO (CMPR32X2TS)                             0.48       2.89 f
  U2733/Y (AO22XLTS)                                      0.51       3.40 f
  U3143/Y (CLKBUFX2TS)                                    0.28       3.68 f
  U3145/Y (CLKBUFX2TS)                                    0.24       3.93 f
  U3157/Y (CLKBUFX2TS)                                    0.24       4.17 f
  U3160/Y (AO22XLTS)                                      0.48       4.65 f
  u_fpalu_s2_mmux_lhs_r_reg_11_/D (DFFQX1TS)              0.00       4.65 f
  data arrival time                                                  4.65

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_mmux_lhs_r_reg_11_/CK (DFFQX1TS)             0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -4.65
  --------------------------------------------------------------------------
  slack (MET)                                                      385.02


  Startpoint: alu_a_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_22_/Q (DFFQX1TS)                        0.66       0.66 r
  U1558/Y (INVX2TS)                                       0.12       0.78 f
  U1559/Y (INVX2TS)                                       0.07       0.85 r
  U2337/Y (NOR2XLTS)                                      0.13       0.98 f
  intadd_5_U5/CO (CMPR32X2TS)                             0.48       1.46 f
  intadd_5_U4/CO (CMPR32X2TS)                             0.47       1.93 f
  intadd_5_U3/CO (CMPR32X2TS)                             0.47       2.41 f
  intadd_5_U2/CO (CMPR32X2TS)                             0.48       2.89 f
  U2733/Y (AO22XLTS)                                      0.51       3.40 f
  U3143/Y (CLKBUFX2TS)                                    0.28       3.68 f
  U3145/Y (CLKBUFX2TS)                                    0.24       3.93 f
  U3157/Y (CLKBUFX2TS)                                    0.24       4.17 f
  U3158/Y (AO22XLTS)                                      0.48       4.65 f
  u_fpalu_s2_mmux_lhs_r_reg_13_/D (DFFQX1TS)              0.00       4.65 f
  data arrival time                                                  4.65

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_mmux_lhs_r_reg_13_/CK (DFFQX1TS)             0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -4.65
  --------------------------------------------------------------------------
  slack (MET)                                                      385.02


  Startpoint: alu_a_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_22_/Q (DFFQX1TS)                        0.66       0.66 r
  U1558/Y (INVX2TS)                                       0.12       0.78 f
  U1559/Y (INVX2TS)                                       0.07       0.85 r
  U2337/Y (NOR2XLTS)                                      0.13       0.98 f
  intadd_5_U5/CO (CMPR32X2TS)                             0.48       1.46 f
  intadd_5_U4/CO (CMPR32X2TS)                             0.47       1.93 f
  intadd_5_U3/CO (CMPR32X2TS)                             0.47       2.41 f
  intadd_5_U2/CO (CMPR32X2TS)                             0.48       2.89 f
  U2733/Y (AO22XLTS)                                      0.51       3.40 f
  U3143/Y (CLKBUFX2TS)                                    0.28       3.68 f
  U3145/Y (CLKBUFX2TS)                                    0.24       3.93 f
  U3153/Y (CLKBUFX2TS)                                    0.24       4.17 f
  U3156/Y (AO22XLTS)                                      0.48       4.65 f
  u_fpalu_s2_mmux_lhs_r_reg_14_/D (DFFQX1TS)              0.00       4.65 f
  data arrival time                                                  4.65

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_mmux_lhs_r_reg_14_/CK (DFFQX1TS)             0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -4.65
  --------------------------------------------------------------------------
  slack (MET)                                                      385.02


  Startpoint: alu_a_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_22_/Q (DFFQX1TS)                        0.66       0.66 r
  U1558/Y (INVX2TS)                                       0.12       0.78 f
  U1559/Y (INVX2TS)                                       0.07       0.85 r
  U2337/Y (NOR2XLTS)                                      0.13       0.98 f
  intadd_5_U5/CO (CMPR32X2TS)                             0.48       1.46 f
  intadd_5_U4/CO (CMPR32X2TS)                             0.47       1.93 f
  intadd_5_U3/CO (CMPR32X2TS)                             0.47       2.41 f
  intadd_5_U2/CO (CMPR32X2TS)                             0.48       2.89 f
  U2733/Y (AO22XLTS)                                      0.51       3.40 f
  U3143/Y (CLKBUFX2TS)                                    0.28       3.68 f
  U3145/Y (CLKBUFX2TS)                                    0.24       3.93 f
  U3153/Y (CLKBUFX2TS)                                    0.24       4.17 f
  U3155/Y (AO22XLTS)                                      0.48       4.65 f
  u_fpalu_s2_mmux_lhs_r_reg_15_/D (DFFQX1TS)              0.00       4.65 f
  data arrival time                                                  4.65

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_mmux_lhs_r_reg_15_/CK (DFFQX1TS)             0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -4.65
  --------------------------------------------------------------------------
  slack (MET)                                                      385.02


  Startpoint: alu_a_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_22_/Q (DFFQX1TS)                        0.66       0.66 r
  U1558/Y (INVX2TS)                                       0.12       0.78 f
  U1559/Y (INVX2TS)                                       0.07       0.85 r
  U2337/Y (NOR2XLTS)                                      0.13       0.98 f
  intadd_5_U5/CO (CMPR32X2TS)                             0.48       1.46 f
  intadd_5_U4/CO (CMPR32X2TS)                             0.47       1.93 f
  intadd_5_U3/CO (CMPR32X2TS)                             0.47       2.41 f
  intadd_5_U2/CO (CMPR32X2TS)                             0.48       2.89 f
  U2733/Y (AO22XLTS)                                      0.51       3.40 f
  U3143/Y (CLKBUFX2TS)                                    0.28       3.68 f
  U3145/Y (CLKBUFX2TS)                                    0.24       3.93 f
  U3153/Y (CLKBUFX2TS)                                    0.24       4.17 f
  U3154/Y (AO22XLTS)                                      0.48       4.65 f
  u_fpalu_s2_mmux_lhs_r_reg_16_/D (DFFQX1TS)              0.00       4.65 f
  data arrival time                                                  4.65

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_mmux_lhs_r_reg_16_/CK (DFFQX1TS)             0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -4.65
  --------------------------------------------------------------------------
  slack (MET)                                                      385.02


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.76       0.76 f
  U1475/Y (NAND3XLTS)                                     0.26       1.02 r
  U2039/Y (INVX2TS)                                       0.14       1.16 f
  U2040/Y (NOR2XLTS)                                      0.32       1.48 r
  U2044/Y (INVX2TS)                                       0.19       1.66 f
  U1668/Y (NOR2XLTS)                                      0.53       2.20 r
  U1667/Y (INVX2TS)                                       0.34       2.54 f
  U1666/Y (INVX2TS)                                       0.15       2.70 r
  U1669/Y (INVX2TS)                                       0.09       2.79 f
  U1670/Y (INVX2TS)                                       0.09       2.88 r
  U2068/Y (AOI22X1TS)                                     0.13       3.01 f
  U2070/Y (NAND2X1TS)                                     0.16       3.17 r
  U2119/Y (INVX2TS)                                       0.11       3.28 f
  U2023/Y (AOI221XLTS)                                    0.46       3.75 r
  U2773/Y (AOI22X1TS)                                     0.28       4.02 f
  U2774/Y (OAI211X1TS)                                    0.30       4.33 r
  u_regf/D[19] (SP_REGF)                                  0.00       4.33 r
  data arrival time                                                  4.33

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_regf/CLK (SP_REGF)                                    0.00     390.00 r
  library setup time                                     -0.64     389.36
  data required time                                               389.36
  --------------------------------------------------------------------------
  data required time                                               389.36
  data arrival time                                                 -4.33
  --------------------------------------------------------------------------
  slack (MET)                                                      385.04


  Startpoint: alu_a_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_22_/Q (DFFQX1TS)                        0.66       0.66 r
  U1558/Y (INVX2TS)                                       0.12       0.78 f
  U1559/Y (INVX2TS)                                       0.07       0.85 r
  U2337/Y (NOR2XLTS)                                      0.13       0.98 f
  intadd_5_U5/CO (CMPR32X2TS)                             0.48       1.46 f
  intadd_5_U4/CO (CMPR32X2TS)                             0.47       1.93 f
  intadd_5_U3/CO (CMPR32X2TS)                             0.47       2.41 f
  intadd_5_U2/CO (CMPR32X2TS)                             0.48       2.89 f
  U2733/Y (AO22XLTS)                                      0.51       3.40 f
  U3143/Y (CLKBUFX2TS)                                    0.28       3.68 f
  U3145/Y (CLKBUFX2TS)                                    0.24       3.93 f
  U3146/Y (CLKBUFX2TS)                                    0.23       4.15 f
  U3159/Y (AO22XLTS)                                      0.47       4.62 f
  u_fpalu_s2_mmux_lhs_r_reg_12_/D (DFFQX1TS)              0.00       4.62 f
  data arrival time                                                  4.62

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_mmux_lhs_r_reg_12_/CK (DFFQX1TS)             0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -4.62
  --------------------------------------------------------------------------
  slack (MET)                                                      385.04


  Startpoint: alu_a_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_22_/Q (DFFQX1TS)                        0.66       0.66 r
  U1558/Y (INVX2TS)                                       0.12       0.78 f
  U1559/Y (INVX2TS)                                       0.07       0.85 r
  U2337/Y (NOR2XLTS)                                      0.13       0.98 f
  intadd_5_U5/CO (CMPR32X2TS)                             0.48       1.46 f
  intadd_5_U4/CO (CMPR32X2TS)                             0.47       1.93 f
  intadd_5_U3/CO (CMPR32X2TS)                             0.47       2.41 f
  intadd_5_U2/CO (CMPR32X2TS)                             0.48       2.89 f
  U2733/Y (AO22XLTS)                                      0.51       3.40 f
  U3143/Y (CLKBUFX2TS)                                    0.28       3.68 f
  U3145/Y (CLKBUFX2TS)                                    0.24       3.93 f
  U3146/Y (CLKBUFX2TS)                                    0.23       4.15 f
  U3151/Y (AO22XLTS)                                      0.47       4.62 f
  u_fpalu_s2_mmux_lhs_r_reg_18_/D (DFFQX1TS)              0.00       4.62 f
  data arrival time                                                  4.62

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_mmux_lhs_r_reg_18_/CK (DFFQX1TS)             0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -4.62
  --------------------------------------------------------------------------
  slack (MET)                                                      385.04


  Startpoint: alu_a_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_22_/Q (DFFQX1TS)                        0.66       0.66 r
  U1558/Y (INVX2TS)                                       0.12       0.78 f
  U1559/Y (INVX2TS)                                       0.07       0.85 r
  U2337/Y (NOR2XLTS)                                      0.13       0.98 f
  intadd_5_U5/CO (CMPR32X2TS)                             0.48       1.46 f
  intadd_5_U4/CO (CMPR32X2TS)                             0.47       1.93 f
  intadd_5_U3/CO (CMPR32X2TS)                             0.47       2.41 f
  intadd_5_U2/CO (CMPR32X2TS)                             0.48       2.89 f
  U2733/Y (AO22XLTS)                                      0.51       3.40 f
  U3143/Y (CLKBUFX2TS)                                    0.28       3.68 f
  U3145/Y (CLKBUFX2TS)                                    0.24       3.93 f
  U3146/Y (CLKBUFX2TS)                                    0.23       4.15 f
  U3148/Y (AO22XLTS)                                      0.47       4.62 f
  u_fpalu_s2_mmux_lhs_r_reg_19_/D (DFFQX1TS)              0.00       4.62 f
  data arrival time                                                  4.62

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_mmux_lhs_r_reg_19_/CK (DFFQX1TS)             0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -4.62
  --------------------------------------------------------------------------
  slack (MET)                                                      385.04


  Startpoint: alu_a_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_22_/Q (DFFQX1TS)                        0.66       0.66 r
  U1558/Y (INVX2TS)                                       0.12       0.78 f
  U1559/Y (INVX2TS)                                       0.07       0.85 r
  U2337/Y (NOR2XLTS)                                      0.13       0.98 f
  intadd_5_U5/CO (CMPR32X2TS)                             0.48       1.46 f
  intadd_5_U4/CO (CMPR32X2TS)                             0.47       1.93 f
  intadd_5_U3/CO (CMPR32X2TS)                             0.47       2.41 f
  intadd_5_U2/CO (CMPR32X2TS)                             0.48       2.89 f
  U2733/Y (AO22XLTS)                                      0.51       3.40 f
  U3143/Y (CLKBUFX2TS)                                    0.28       3.68 f
  U3145/Y (CLKBUFX2TS)                                    0.24       3.93 f
  U3146/Y (CLKBUFX2TS)                                    0.23       4.15 f
  U3147/Y (AO22XLTS)                                      0.47       4.62 f
  u_fpalu_s2_mmux_lhs_r_reg_20_/D (DFFQX1TS)              0.00       4.62 f
  data arrival time                                                  4.62

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_mmux_lhs_r_reg_20_/CK (DFFQX1TS)             0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -4.62
  --------------------------------------------------------------------------
  slack (MET)                                                      385.04


  Startpoint: alu_a_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_22_/Q (DFFQX1TS)                        0.66       0.66 r
  U1558/Y (INVX2TS)                                       0.12       0.78 f
  U1559/Y (INVX2TS)                                       0.07       0.85 r
  U2337/Y (NOR2XLTS)                                      0.13       0.98 f
  intadd_5_U5/CO (CMPR32X2TS)                             0.48       1.46 f
  intadd_5_U4/CO (CMPR32X2TS)                             0.47       1.93 f
  intadd_5_U3/CO (CMPR32X2TS)                             0.47       2.41 f
  intadd_5_U2/CO (CMPR32X2TS)                             0.48       2.89 f
  U2733/Y (AO22XLTS)                                      0.51       3.40 f
  U2734/Y (CLKBUFX2TS)                                    0.27       3.67 f
  U2990/Y (CLKBUFX2TS)                                    0.23       3.90 f
  U2991/Y (CLKBUFX2TS)                                    0.26       4.16 f
  U2992/Y (INVX2TS)                                       0.13       4.29 r
  U2997/Y (AOI21X1TS)                                     0.08       4.37 f
  U2998/Y (XNOR2X1TS)                                     0.23       4.60 f
  u_fpalu_s2_ea_sub_eb_abs_r_reg_2_/D (DFFQX1TS)          0.00       4.60 f
  data arrival time                                                  4.60

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_ea_sub_eb_abs_r_reg_2_/CK (DFFQX1TS)         0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -4.60
  --------------------------------------------------------------------------
  slack (MET)                                                      385.05


  Startpoint: alu_a_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_22_/Q (DFFQX1TS)                        0.66       0.66 r
  U1558/Y (INVX2TS)                                       0.12       0.78 f
  U1559/Y (INVX2TS)                                       0.07       0.85 r
  U2337/Y (NOR2XLTS)                                      0.13       0.98 f
  intadd_5_U5/CO (CMPR32X2TS)                             0.48       1.46 f
  intadd_5_U4/CO (CMPR32X2TS)                             0.47       1.93 f
  intadd_5_U3/CO (CMPR32X2TS)                             0.47       2.41 f
  intadd_5_U2/CO (CMPR32X2TS)                             0.48       2.89 f
  U2733/Y (AO22XLTS)                                      0.51       3.40 f
  U2734/Y (CLKBUFX2TS)                                    0.27       3.67 f
  U2990/Y (CLKBUFX2TS)                                    0.23       3.90 f
  U2991/Y (CLKBUFX2TS)                                    0.26       4.16 f
  U2992/Y (INVX2TS)                                       0.13       4.29 r
  U2993/Y (NOR2XLTS)                                      0.10       4.39 f
  U2994/Y (XNOR2X1TS)                                     0.21       4.60 f
  u_fpalu_s2_ea_sub_eb_abs_r_reg_4_/D (DFFQX1TS)          0.00       4.60 f
  data arrival time                                                  4.60

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_ea_sub_eb_abs_r_reg_4_/CK (DFFQX1TS)         0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -4.60
  --------------------------------------------------------------------------
  slack (MET)                                                      385.06


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.76       0.76 f
  U1475/Y (NAND3XLTS)                                     0.26       1.02 r
  U2039/Y (INVX2TS)                                       0.14       1.16 f
  U2040/Y (NOR2XLTS)                                      0.32       1.48 r
  U2044/Y (INVX2TS)                                       0.19       1.66 f
  U2045/Y (NAND2X1TS)                                     0.14       1.80 r
  U1503/Y (NOR2BX1TS)                                     0.14       1.94 f
  U1476/Y (INVX2TS)                                       0.16       2.11 r
  U1615/Y (INVX2TS)                                       0.11       2.22 f
  U1659/Y (INVX2TS)                                       0.07       2.30 r
  U1660/Y (INVX2TS)                                       0.07       2.37 f
  U1505/Y (AOI222XLTS)                                    0.72       3.08 r
  U1642/Y (INVX2TS)                                       0.31       3.40 f
  U1643/Y (INVX2TS)                                       0.14       3.53 r
  U1490/Y (NOR3BXLTS)                                     0.10       3.63 f
  U1500/Y (AOI211XLTS)                                    0.33       3.96 r
  U2790/Y (OAI211X1TS)                                    0.40       4.36 f
  u_regf/D[21] (SP_REGF)                                  0.00       4.36 f
  data arrival time                                                  4.36

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_regf/CLK (SP_REGF)                                    0.00     390.00 r
  library setup time                                     -0.58     389.42
  data required time                                               389.42
  --------------------------------------------------------------------------
  data required time                                               389.42
  data arrival time                                                 -4.36
  --------------------------------------------------------------------------
  slack (MET)                                                      385.06


  Startpoint: alu_a_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_22_/Q (DFFQX1TS)                        0.66       0.66 r
  U1558/Y (INVX2TS)                                       0.12       0.78 f
  U1559/Y (INVX2TS)                                       0.07       0.85 r
  U2337/Y (NOR2XLTS)                                      0.13       0.98 f
  intadd_5_U5/CO (CMPR32X2TS)                             0.48       1.46 f
  intadd_5_U4/CO (CMPR32X2TS)                             0.47       1.93 f
  intadd_5_U3/CO (CMPR32X2TS)                             0.47       2.41 f
  intadd_5_U2/CO (CMPR32X2TS)                             0.48       2.89 f
  U2733/Y (AO22XLTS)                                      0.51       3.40 f
  U2734/Y (CLKBUFX2TS)                                    0.27       3.67 f
  U2990/Y (CLKBUFX2TS)                                    0.23       3.90 f
  U2991/Y (CLKBUFX2TS)                                    0.26       4.16 f
  U2995/Y (NAND2X1TS)                                     0.13       4.29 r
  U2996/Y (XOR2XLTS)                                      0.29       4.58 r
  u_fpalu_s2_ea_sub_eb_abs_r_reg_3_/D (DFFQX1TS)          0.00       4.58 r
  data arrival time                                                  4.58

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_ea_sub_eb_abs_r_reg_3_/CK (DFFQX1TS)         0.00     390.00 r
  library setup time                                     -0.36     389.64
  data required time                                               389.64
  --------------------------------------------------------------------------
  data required time                                               389.64
  data arrival time                                                 -4.58
  --------------------------------------------------------------------------
  slack (MET)                                                      385.06


  Startpoint: alu_a_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_22_/Q (DFFQX1TS)                        0.66       0.66 r
  U1558/Y (INVX2TS)                                       0.12       0.78 f
  U1559/Y (INVX2TS)                                       0.07       0.85 r
  U2337/Y (NOR2XLTS)                                      0.13       0.98 f
  intadd_5_U5/CO (CMPR32X2TS)                             0.48       1.46 f
  intadd_5_U4/CO (CMPR32X2TS)                             0.47       1.93 f
  intadd_5_U3/CO (CMPR32X2TS)                             0.47       2.41 f
  intadd_5_U2/CO (CMPR32X2TS)                             0.48       2.89 f
  U2733/Y (AO22XLTS)                                      0.51       3.40 f
  U3143/Y (CLKBUFX2TS)                                    0.28       3.68 f
  U3145/Y (CLKBUFX2TS)                                    0.24       3.93 f
  U3157/Y (CLKBUFX2TS)                                    0.24       4.17 f
  U3192/Y (AO22XLTS)                                      0.41       4.58 f
  u_fpalu_s2_mmux_rhs_r_reg_11_/D (DFFQX1TS)              0.00       4.58 f
  data arrival time                                                  4.58

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_mmux_rhs_r_reg_11_/CK (DFFQX1TS)             0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -4.58
  --------------------------------------------------------------------------
  slack (MET)                                                      385.09


  Startpoint: alu_a_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_22_/Q (DFFQX1TS)                        0.66       0.66 r
  U1558/Y (INVX2TS)                                       0.12       0.78 f
  U1559/Y (INVX2TS)                                       0.07       0.85 r
  U2337/Y (NOR2XLTS)                                      0.13       0.98 f
  intadd_5_U5/CO (CMPR32X2TS)                             0.48       1.46 f
  intadd_5_U4/CO (CMPR32X2TS)                             0.47       1.93 f
  intadd_5_U3/CO (CMPR32X2TS)                             0.47       2.41 f
  intadd_5_U2/CO (CMPR32X2TS)                             0.48       2.89 f
  U2733/Y (AO22XLTS)                                      0.51       3.40 f
  U2734/Y (CLKBUFX2TS)                                    0.27       3.67 f
  U2990/Y (CLKBUFX2TS)                                    0.23       3.90 f
  U2991/Y (CLKBUFX2TS)                                    0.26       4.16 f
  U3180/Y (AO22XLTS)                                      0.41       4.58 f
  u_fpalu_s2_mmux_rhs_r_reg_21_/D (DFFQX1TS)              0.00       4.58 f
  data arrival time                                                  4.58

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_mmux_rhs_r_reg_21_/CK (DFFQX1TS)             0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -4.58
  --------------------------------------------------------------------------
  slack (MET)                                                      385.09


  Startpoint: u_fpalu_s5_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[25]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_0_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_0_/Q (DFFQX1TS)                 0.74       0.74 f
  U1689/Y (INVX2TS)                                       0.12       0.86 r
  U1690/Y (INVX2TS)                                       0.08       0.94 f
  U1908/Y (NOR2XLTS)                                      0.42       1.36 r
  U1515/Y (NOR2XLTS)                                      0.36       1.71 f
  U1550/Y (INVX2TS)                                       0.13       1.84 r
  U1551/Y (INVX2TS)                                       0.07       1.91 f
  U1489/Y (AO22XLTS)                                      0.51       2.42 f
  intadd_2_U6/CO (CMPR32X2TS)                             0.69       3.11 f
  intadd_2_U5/CO (CMPR32X2TS)                             0.47       3.58 f
  intadd_2_U4/CO (CMPR32X2TS)                             0.47       4.05 f
  intadd_2_U3/S (CMPR32X2TS)                              0.49       4.54 f
  U1496/Y (CLKAND2X2TS)                                   0.31       4.85 f
  dout_29i[25] (out)                                      0.00       4.85 f
  data arrival time                                                  4.85

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                  -0.05     389.95
  data required time                                               389.95
  --------------------------------------------------------------------------
  data required time                                               389.95
  data arrival time                                                 -4.85
  --------------------------------------------------------------------------
  slack (MET)                                                      385.10


  Startpoint: alu_a_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_22_/Q (DFFQX1TS)                        0.66       0.66 r
  U1558/Y (INVX2TS)                                       0.12       0.78 f
  U1559/Y (INVX2TS)                                       0.07       0.85 r
  U2337/Y (NOR2XLTS)                                      0.13       0.98 f
  intadd_5_U5/CO (CMPR32X2TS)                             0.48       1.46 f
  intadd_5_U4/CO (CMPR32X2TS)                             0.47       1.93 f
  intadd_5_U3/CO (CMPR32X2TS)                             0.47       2.41 f
  intadd_5_U2/CO (CMPR32X2TS)                             0.48       2.89 f
  U2733/Y (AO22XLTS)                                      0.51       3.40 f
  U2734/Y (CLKBUFX2TS)                                    0.27       3.67 f
  U2990/Y (CLKBUFX2TS)                                    0.23       3.90 f
  U3176/Y (CLKBUFX2TS)                                    0.24       4.15 f
  U3191/Y (AO22XLTS)                                      0.41       4.56 f
  u_fpalu_s2_mmux_rhs_r_reg_12_/D (DFFQX1TS)              0.00       4.56 f
  data arrival time                                                  4.56

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_mmux_rhs_r_reg_12_/CK (DFFQX1TS)             0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -4.56
  --------------------------------------------------------------------------
  slack (MET)                                                      385.11


  Startpoint: alu_a_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_22_/Q (DFFQX1TS)                        0.66       0.66 r
  U1558/Y (INVX2TS)                                       0.12       0.78 f
  U1559/Y (INVX2TS)                                       0.07       0.85 r
  U2337/Y (NOR2XLTS)                                      0.13       0.98 f
  intadd_5_U5/CO (CMPR32X2TS)                             0.48       1.46 f
  intadd_5_U4/CO (CMPR32X2TS)                             0.47       1.93 f
  intadd_5_U3/CO (CMPR32X2TS)                             0.47       2.41 f
  intadd_5_U2/CO (CMPR32X2TS)                             0.48       2.89 f
  U2733/Y (AO22XLTS)                                      0.51       3.40 f
  U2734/Y (CLKBUFX2TS)                                    0.27       3.67 f
  U2990/Y (CLKBUFX2TS)                                    0.23       3.90 f
  U3176/Y (CLKBUFX2TS)                                    0.24       4.15 f
  U3190/Y (AO22XLTS)                                      0.41       4.56 f
  u_fpalu_s2_mmux_rhs_r_reg_13_/D (DFFQX1TS)              0.00       4.56 f
  data arrival time                                                  4.56

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_mmux_rhs_r_reg_13_/CK (DFFQX1TS)             0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -4.56
  --------------------------------------------------------------------------
  slack (MET)                                                      385.11


  Startpoint: alu_a_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_22_/Q (DFFQX1TS)                        0.66       0.66 r
  U1558/Y (INVX2TS)                                       0.12       0.78 f
  U1559/Y (INVX2TS)                                       0.07       0.85 r
  U2337/Y (NOR2XLTS)                                      0.13       0.98 f
  intadd_5_U5/CO (CMPR32X2TS)                             0.48       1.46 f
  intadd_5_U4/CO (CMPR32X2TS)                             0.47       1.93 f
  intadd_5_U3/CO (CMPR32X2TS)                             0.47       2.41 f
  intadd_5_U2/CO (CMPR32X2TS)                             0.48       2.89 f
  U2733/Y (AO22XLTS)                                      0.51       3.40 f
  U2734/Y (CLKBUFX2TS)                                    0.27       3.67 f
  U2990/Y (CLKBUFX2TS)                                    0.23       3.90 f
  U3176/Y (CLKBUFX2TS)                                    0.24       4.15 f
  U3189/Y (AO22XLTS)                                      0.41       4.56 f
  u_fpalu_s2_mmux_rhs_r_reg_14_/D (DFFQX1TS)              0.00       4.56 f
  data arrival time                                                  4.56

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_mmux_rhs_r_reg_14_/CK (DFFQX1TS)             0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -4.56
  --------------------------------------------------------------------------
  slack (MET)                                                      385.11


  Startpoint: alu_a_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_22_/Q (DFFQX1TS)                        0.66       0.66 r
  U1558/Y (INVX2TS)                                       0.12       0.78 f
  U1559/Y (INVX2TS)                                       0.07       0.85 r
  U2337/Y (NOR2XLTS)                                      0.13       0.98 f
  intadd_5_U5/CO (CMPR32X2TS)                             0.48       1.46 f
  intadd_5_U4/CO (CMPR32X2TS)                             0.47       1.93 f
  intadd_5_U3/CO (CMPR32X2TS)                             0.47       2.41 f
  intadd_5_U2/CO (CMPR32X2TS)                             0.48       2.89 f
  U2733/Y (AO22XLTS)                                      0.51       3.40 f
  U2734/Y (CLKBUFX2TS)                                    0.27       3.67 f
  U2990/Y (CLKBUFX2TS)                                    0.23       3.90 f
  U3161/Y (CLKBUFX2TS)                                    0.24       4.15 f
  U3188/Y (AO22XLTS)                                      0.41       4.56 f
  u_fpalu_s2_mmux_rhs_r_reg_15_/D (DFFQX1TS)              0.00       4.56 f
  data arrival time                                                  4.56

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_mmux_rhs_r_reg_15_/CK (DFFQX1TS)             0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -4.56
  --------------------------------------------------------------------------
  slack (MET)                                                      385.11


  Startpoint: alu_a_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_22_/Q (DFFQX1TS)                        0.66       0.66 r
  U1558/Y (INVX2TS)                                       0.12       0.78 f
  U1559/Y (INVX2TS)                                       0.07       0.85 r
  U2337/Y (NOR2XLTS)                                      0.13       0.98 f
  intadd_5_U5/CO (CMPR32X2TS)                             0.48       1.46 f
  intadd_5_U4/CO (CMPR32X2TS)                             0.47       1.93 f
  intadd_5_U3/CO (CMPR32X2TS)                             0.47       2.41 f
  intadd_5_U2/CO (CMPR32X2TS)                             0.48       2.89 f
  U2733/Y (AO22XLTS)                                      0.51       3.40 f
  U2734/Y (CLKBUFX2TS)                                    0.27       3.67 f
  U2990/Y (CLKBUFX2TS)                                    0.23       3.90 f
  U3161/Y (CLKBUFX2TS)                                    0.24       4.15 f
  U3187/Y (AO22XLTS)                                      0.41       4.56 f
  u_fpalu_s2_mmux_rhs_r_reg_16_/D (DFFQX1TS)              0.00       4.56 f
  data arrival time                                                  4.56

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_mmux_rhs_r_reg_16_/CK (DFFQX1TS)             0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -4.56
  --------------------------------------------------------------------------
  slack (MET)                                                      385.11


  Startpoint: alu_a_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_22_/Q (DFFQX1TS)                        0.66       0.66 r
  U1558/Y (INVX2TS)                                       0.12       0.78 f
  U1559/Y (INVX2TS)                                       0.07       0.85 r
  U2337/Y (NOR2XLTS)                                      0.13       0.98 f
  intadd_5_U5/CO (CMPR32X2TS)                             0.48       1.46 f
  intadd_5_U4/CO (CMPR32X2TS)                             0.47       1.93 f
  intadd_5_U3/CO (CMPR32X2TS)                             0.47       2.41 f
  intadd_5_U2/CO (CMPR32X2TS)                             0.48       2.89 f
  U2733/Y (AO22XLTS)                                      0.51       3.40 f
  U2734/Y (CLKBUFX2TS)                                    0.27       3.67 f
  U2990/Y (CLKBUFX2TS)                                    0.23       3.90 f
  U3161/Y (CLKBUFX2TS)                                    0.24       4.15 f
  U3184/Y (AO22XLTS)                                      0.41       4.56 f
  u_fpalu_s2_mmux_rhs_r_reg_17_/D (DFFQX1TS)              0.00       4.56 f
  data arrival time                                                  4.56

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_mmux_rhs_r_reg_17_/CK (DFFQX1TS)             0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -4.56
  --------------------------------------------------------------------------
  slack (MET)                                                      385.11


  Startpoint: alu_a_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_22_/Q (DFFQX1TS)                        0.66       0.66 r
  U1558/Y (INVX2TS)                                       0.12       0.78 f
  U1559/Y (INVX2TS)                                       0.07       0.85 r
  U2337/Y (NOR2XLTS)                                      0.13       0.98 f
  intadd_5_U5/CO (CMPR32X2TS)                             0.48       1.46 f
  intadd_5_U4/CO (CMPR32X2TS)                             0.47       1.93 f
  intadd_5_U3/CO (CMPR32X2TS)                             0.47       2.41 f
  intadd_5_U2/CO (CMPR32X2TS)                             0.48       2.89 f
  U2733/Y (AO22XLTS)                                      0.51       3.40 f
  U2734/Y (CLKBUFX2TS)                                    0.27       3.67 f
  U2990/Y (CLKBUFX2TS)                                    0.23       3.90 f
  U3168/Y (CLKBUFX2TS)                                    0.24       4.15 f
  U3183/Y (AO22XLTS)                                      0.41       4.56 f
  u_fpalu_s2_mmux_rhs_r_reg_18_/D (DFFQX1TS)              0.00       4.56 f
  data arrival time                                                  4.56

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_mmux_rhs_r_reg_18_/CK (DFFQX1TS)             0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -4.56
  --------------------------------------------------------------------------
  slack (MET)                                                      385.11


  Startpoint: alu_a_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_22_/Q (DFFQX1TS)                        0.66       0.66 r
  U1558/Y (INVX2TS)                                       0.12       0.78 f
  U1559/Y (INVX2TS)                                       0.07       0.85 r
  U2337/Y (NOR2XLTS)                                      0.13       0.98 f
  intadd_5_U5/CO (CMPR32X2TS)                             0.48       1.46 f
  intadd_5_U4/CO (CMPR32X2TS)                             0.47       1.93 f
  intadd_5_U3/CO (CMPR32X2TS)                             0.47       2.41 f
  intadd_5_U2/CO (CMPR32X2TS)                             0.48       2.89 f
  U2733/Y (AO22XLTS)                                      0.51       3.40 f
  U2734/Y (CLKBUFX2TS)                                    0.27       3.67 f
  U2990/Y (CLKBUFX2TS)                                    0.23       3.90 f
  U3168/Y (CLKBUFX2TS)                                    0.24       4.15 f
  U3182/Y (AO22XLTS)                                      0.41       4.56 f
  u_fpalu_s2_mmux_rhs_r_reg_19_/D (DFFQX1TS)              0.00       4.56 f
  data arrival time                                                  4.56

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_mmux_rhs_r_reg_19_/CK (DFFQX1TS)             0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -4.56
  --------------------------------------------------------------------------
  slack (MET)                                                      385.11


  Startpoint: alu_a_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_22_/Q (DFFQX1TS)                        0.66       0.66 r
  U1558/Y (INVX2TS)                                       0.12       0.78 f
  U1559/Y (INVX2TS)                                       0.07       0.85 r
  U2337/Y (NOR2XLTS)                                      0.13       0.98 f
  intadd_5_U5/CO (CMPR32X2TS)                             0.48       1.46 f
  intadd_5_U4/CO (CMPR32X2TS)                             0.47       1.93 f
  intadd_5_U3/CO (CMPR32X2TS)                             0.47       2.41 f
  intadd_5_U2/CO (CMPR32X2TS)                             0.48       2.89 f
  U2733/Y (AO22XLTS)                                      0.51       3.40 f
  U2734/Y (CLKBUFX2TS)                                    0.27       3.67 f
  U2990/Y (CLKBUFX2TS)                                    0.23       3.90 f
  U3168/Y (CLKBUFX2TS)                                    0.24       4.15 f
  U3181/Y (AO22XLTS)                                      0.41       4.56 f
  u_fpalu_s2_mmux_rhs_r_reg_20_/D (DFFQX1TS)              0.00       4.56 f
  data arrival time                                                  4.56

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_mmux_rhs_r_reg_20_/CK (DFFQX1TS)             0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -4.56
  --------------------------------------------------------------------------
  slack (MET)                                                      385.11


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: first_cycle_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.78       0.78 f
  U2012/Y (INVX2TS)                        0.11       0.89 r
  U2150/Y (CLKBUFX2TS)                     0.18       1.07 r
  U2151/Y (CLKBUFX2TS)                     0.20       1.28 r
  U2152/Y (NAND2X1TS)                      0.14       1.42 f
  U2153/Y (CLKBUFX2TS)                     0.24       1.66 f
  U2154/Y (CLKBUFX2TS)                     0.23       1.89 f
  U2155/Y (CLKBUFX2TS)                     0.24       2.14 f
  U2158/Y (NOR3XLTS)                       0.39       2.52 r
  U2159/Y (NAND2X1TS)                      0.28       2.80 f
  U2160/Y (NOR4XLTS)                       0.61       3.41 r
  U2161/Y (NAND3XLTS)                      0.42       3.83 f
  U1543/Y (INVX2TS)                        0.14       3.98 r
  U1544/Y (INVX2TS)                        0.07       4.05 f
  U2394/Y (NAND2BXLTS)                     0.28       4.33 f
  U3300/Y (CLKAND2X2TS)                    0.22       4.54 f
  first_cycle_r_reg/D (DFFSX1TS)           0.00       4.54 f
  data arrival time                                   4.54

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  first_cycle_r_reg/CK (DFFSX1TS)          0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -4.54
  -----------------------------------------------------------
  slack (MET)                                       385.12


  Startpoint: u_fpalu_s5_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_0_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_0_/Q (DFFQX1TS)                 0.74       0.74 f
  U1689/Y (INVX2TS)                                       0.12       0.86 r
  U1690/Y (INVX2TS)                                       0.08       0.94 f
  U1908/Y (NOR2XLTS)                                      0.42       1.36 r
  U1515/Y (NOR2XLTS)                                      0.36       1.71 f
  U1550/Y (INVX2TS)                                       0.13       1.84 r
  U1551/Y (INVX2TS)                                       0.07       1.91 f
  U1489/Y (AO22XLTS)                                      0.51       2.42 f
  intadd_2_U6/CO (CMPR32X2TS)                             0.69       3.11 f
  intadd_2_U5/CO (CMPR32X2TS)                             0.47       3.58 f
  intadd_2_U4/S (CMPR32X2TS)                              0.49       4.07 f
  U1497/Y (CLKAND2X2TS)                                   0.31       4.38 f
  u_regf/D[24] (SP_REGF)                                  0.00       4.38 f
  data arrival time                                                  4.38

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_regf/CLK (SP_REGF)                                    0.00     390.00 r
  library setup time                                     -0.45     389.55
  data required time                                               389.55
  --------------------------------------------------------------------------
  data required time                                               389.55
  data arrival time                                                 -4.38
  --------------------------------------------------------------------------
  slack (MET)                                                      385.17


  Startpoint: alu_a_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_22_/Q (DFFQX1TS)                        0.66       0.66 r
  U1558/Y (INVX2TS)                                       0.12       0.78 f
  U1559/Y (INVX2TS)                                       0.07       0.85 r
  U2337/Y (NOR2XLTS)                                      0.13       0.98 f
  intadd_5_U5/CO (CMPR32X2TS)                             0.48       1.46 f
  intadd_5_U4/CO (CMPR32X2TS)                             0.47       1.93 f
  intadd_5_U3/CO (CMPR32X2TS)                             0.47       2.41 f
  intadd_5_U2/CO (CMPR32X2TS)                             0.48       2.89 f
  U2733/Y (AO22XLTS)                                      0.51       3.40 f
  U3143/Y (CLKBUFX2TS)                                    0.28       3.68 f
  U3145/Y (CLKBUFX2TS)                                    0.24       3.93 f
  U3157/Y (CLKBUFX2TS)                                    0.24       4.17 f
  U3196/Y (INVX2TS)                                       0.13       4.30 r
  U3200/Y (AOI22X1TS)                                     0.10       4.40 f
  u_fpalu_s2_mmux_rhs_r_reg_3_/D (DFFQX1TS)               0.00       4.40 f
  data arrival time                                                  4.40

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_mmux_rhs_r_reg_3_/CK (DFFQX1TS)              0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -4.40
  --------------------------------------------------------------------------
  slack (MET)                                                      385.28


  Startpoint: alu_a_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_22_/Q (DFFQX1TS)                        0.66       0.66 r
  U1558/Y (INVX2TS)                                       0.12       0.78 f
  U1559/Y (INVX2TS)                                       0.07       0.85 r
  U2337/Y (NOR2XLTS)                                      0.13       0.98 f
  intadd_5_U5/CO (CMPR32X2TS)                             0.48       1.46 f
  intadd_5_U4/CO (CMPR32X2TS)                             0.47       1.93 f
  intadd_5_U3/CO (CMPR32X2TS)                             0.47       2.41 f
  intadd_5_U2/CO (CMPR32X2TS)                             0.48       2.89 f
  U2733/Y (AO22XLTS)                                      0.51       3.40 f
  U3143/Y (CLKBUFX2TS)                                    0.28       3.68 f
  U3145/Y (CLKBUFX2TS)                                    0.24       3.93 f
  U3157/Y (CLKBUFX2TS)                                    0.24       4.17 f
  U3196/Y (INVX2TS)                                       0.13       4.30 r
  U3199/Y (AOI22X1TS)                                     0.10       4.40 f
  u_fpalu_s2_mmux_rhs_r_reg_4_/D (DFFQX1TS)               0.00       4.40 f
  data arrival time                                                  4.40

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_mmux_rhs_r_reg_4_/CK (DFFQX1TS)              0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -4.40
  --------------------------------------------------------------------------
  slack (MET)                                                      385.28


  Startpoint: alu_a_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_22_/Q (DFFQX1TS)                        0.66       0.66 r
  U1558/Y (INVX2TS)                                       0.12       0.78 f
  U1559/Y (INVX2TS)                                       0.07       0.85 r
  U2337/Y (NOR2XLTS)                                      0.13       0.98 f
  intadd_5_U5/CO (CMPR32X2TS)                             0.48       1.46 f
  intadd_5_U4/CO (CMPR32X2TS)                             0.47       1.93 f
  intadd_5_U3/CO (CMPR32X2TS)                             0.47       2.41 f
  intadd_5_U2/CO (CMPR32X2TS)                             0.48       2.89 f
  U2733/Y (AO22XLTS)                                      0.51       3.40 f
  U3143/Y (CLKBUFX2TS)                                    0.28       3.68 f
  U3145/Y (CLKBUFX2TS)                                    0.24       3.93 f
  U3157/Y (CLKBUFX2TS)                                    0.24       4.17 f
  U3196/Y (INVX2TS)                                       0.13       4.30 r
  U3198/Y (AOI22X1TS)                                     0.10       4.40 f
  u_fpalu_s2_mmux_rhs_r_reg_5_/D (DFFQX1TS)               0.00       4.40 f
  data arrival time                                                  4.40

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_mmux_rhs_r_reg_5_/CK (DFFQX1TS)              0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -4.40
  --------------------------------------------------------------------------
  slack (MET)                                                      385.28


  Startpoint: alu_a_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_22_/Q (DFFQX1TS)                        0.66       0.66 r
  U1558/Y (INVX2TS)                                       0.12       0.78 f
  U1559/Y (INVX2TS)                                       0.07       0.85 r
  U2337/Y (NOR2XLTS)                                      0.13       0.98 f
  intadd_5_U5/CO (CMPR32X2TS)                             0.48       1.46 f
  intadd_5_U4/CO (CMPR32X2TS)                             0.47       1.93 f
  intadd_5_U3/CO (CMPR32X2TS)                             0.47       2.41 f
  intadd_5_U2/CO (CMPR32X2TS)                             0.48       2.89 f
  U2733/Y (AO22XLTS)                                      0.51       3.40 f
  U3143/Y (CLKBUFX2TS)                                    0.28       3.68 f
  U3145/Y (CLKBUFX2TS)                                    0.24       3.93 f
  U3157/Y (CLKBUFX2TS)                                    0.24       4.17 f
  U3196/Y (INVX2TS)                                       0.13       4.30 r
  U3197/Y (AOI22X1TS)                                     0.10       4.40 f
  u_fpalu_s2_mmux_rhs_r_reg_6_/D (DFFQX1TS)               0.00       4.40 f
  data arrival time                                                  4.40

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_mmux_rhs_r_reg_6_/CK (DFFQX1TS)              0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -4.40
  --------------------------------------------------------------------------
  slack (MET)                                                      385.28


  Startpoint: alu_a_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_22_/Q (DFFQX1TS)                        0.66       0.66 r
  U1558/Y (INVX2TS)                                       0.12       0.78 f
  U1559/Y (INVX2TS)                                       0.07       0.85 r
  U2337/Y (NOR2XLTS)                                      0.13       0.98 f
  intadd_5_U5/CO (CMPR32X2TS)                             0.48       1.46 f
  intadd_5_U4/CO (CMPR32X2TS)                             0.47       1.93 f
  intadd_5_U3/CO (CMPR32X2TS)                             0.47       2.41 f
  intadd_5_U2/CO (CMPR32X2TS)                             0.48       2.89 f
  U2733/Y (AO22XLTS)                                      0.51       3.40 f
  U3143/Y (CLKBUFX2TS)                                    0.28       3.68 f
  U3145/Y (CLKBUFX2TS)                                    0.24       3.93 f
  U3153/Y (CLKBUFX2TS)                                    0.24       4.17 f
  U3201/Y (INVX2TS)                                       0.13       4.30 r
  U3204/Y (AOI22X1TS)                                     0.10       4.39 f
  u_fpalu_s2_mmux_rhs_r_reg_0_/D (DFFQX1TS)               0.00       4.39 f
  data arrival time                                                  4.39

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_mmux_rhs_r_reg_0_/CK (DFFQX1TS)              0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -4.39
  --------------------------------------------------------------------------
  slack (MET)                                                      385.28


  Startpoint: alu_a_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_22_/Q (DFFQX1TS)                        0.66       0.66 r
  U1558/Y (INVX2TS)                                       0.12       0.78 f
  U1559/Y (INVX2TS)                                       0.07       0.85 r
  U2337/Y (NOR2XLTS)                                      0.13       0.98 f
  intadd_5_U5/CO (CMPR32X2TS)                             0.48       1.46 f
  intadd_5_U4/CO (CMPR32X2TS)                             0.47       1.93 f
  intadd_5_U3/CO (CMPR32X2TS)                             0.47       2.41 f
  intadd_5_U2/CO (CMPR32X2TS)                             0.48       2.89 f
  U2733/Y (AO22XLTS)                                      0.51       3.40 f
  U3143/Y (CLKBUFX2TS)                                    0.28       3.68 f
  U3145/Y (CLKBUFX2TS)                                    0.24       3.93 f
  U3153/Y (CLKBUFX2TS)                                    0.24       4.17 f
  U3201/Y (INVX2TS)                                       0.13       4.30 r
  U3203/Y (AOI22X1TS)                                     0.10       4.39 f
  u_fpalu_s2_mmux_rhs_r_reg_1_/D (DFFQX1TS)               0.00       4.39 f
  data arrival time                                                  4.39

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_mmux_rhs_r_reg_1_/CK (DFFQX1TS)              0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -4.39
  --------------------------------------------------------------------------
  slack (MET)                                                      385.28


  Startpoint: alu_a_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_22_/Q (DFFQX1TS)                        0.66       0.66 r
  U1558/Y (INVX2TS)                                       0.12       0.78 f
  U1559/Y (INVX2TS)                                       0.07       0.85 r
  U2337/Y (NOR2XLTS)                                      0.13       0.98 f
  intadd_5_U5/CO (CMPR32X2TS)                             0.48       1.46 f
  intadd_5_U4/CO (CMPR32X2TS)                             0.47       1.93 f
  intadd_5_U3/CO (CMPR32X2TS)                             0.47       2.41 f
  intadd_5_U2/CO (CMPR32X2TS)                             0.48       2.89 f
  U2733/Y (AO22XLTS)                                      0.51       3.40 f
  U3143/Y (CLKBUFX2TS)                                    0.28       3.68 f
  U3145/Y (CLKBUFX2TS)                                    0.24       3.93 f
  U3153/Y (CLKBUFX2TS)                                    0.24       4.17 f
  U3201/Y (INVX2TS)                                       0.13       4.30 r
  U3202/Y (AOI22X1TS)                                     0.10       4.39 f
  u_fpalu_s2_mmux_rhs_r_reg_2_/D (DFFQX1TS)               0.00       4.39 f
  data arrival time                                                  4.39

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_mmux_rhs_r_reg_2_/CK (DFFQX1TS)              0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -4.39
  --------------------------------------------------------------------------
  slack (MET)                                                      385.28


  Startpoint: alu_a_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_22_/Q (DFFQX1TS)                        0.66       0.66 r
  U1558/Y (INVX2TS)                                       0.12       0.78 f
  U1559/Y (INVX2TS)                                       0.07       0.85 r
  U2337/Y (NOR2XLTS)                                      0.13       0.98 f
  intadd_5_U5/CO (CMPR32X2TS)                             0.48       1.46 f
  intadd_5_U4/CO (CMPR32X2TS)                             0.47       1.93 f
  intadd_5_U3/CO (CMPR32X2TS)                             0.47       2.41 f
  intadd_5_U2/CO (CMPR32X2TS)                             0.48       2.89 f
  U2733/Y (AO22XLTS)                                      0.51       3.40 f
  U3143/Y (CLKBUFX2TS)                                    0.28       3.68 f
  U3145/Y (CLKBUFX2TS)                                    0.24       3.93 f
  U3153/Y (CLKBUFX2TS)                                    0.24       4.17 f
  U3201/Y (INVX2TS)                                       0.13       4.30 r
  U3267/Y (AOI22X1TS)                                     0.10       4.39 f
  u_fpalu_s2_mmux_rhs_r_reg_10_/D (DFFQX1TS)              0.00       4.39 f
  data arrival time                                                  4.39

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_mmux_rhs_r_reg_10_/CK (DFFQX1TS)             0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -4.39
  --------------------------------------------------------------------------
  slack (MET)                                                      385.28


  Startpoint: alu_a_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_22_/Q (DFFQX1TS)                        0.66       0.66 r
  U1558/Y (INVX2TS)                                       0.12       0.78 f
  U1559/Y (INVX2TS)                                       0.07       0.85 r
  U2337/Y (NOR2XLTS)                                      0.13       0.98 f
  intadd_5_U5/CO (CMPR32X2TS)                             0.48       1.46 f
  intadd_5_U4/CO (CMPR32X2TS)                             0.47       1.93 f
  intadd_5_U3/CO (CMPR32X2TS)                             0.47       2.41 f
  intadd_5_U2/CO (CMPR32X2TS)                             0.48       2.89 f
  U2733/Y (AO22XLTS)                                      0.51       3.40 f
  U2734/Y (CLKBUFX2TS)                                    0.27       3.67 f
  U2990/Y (CLKBUFX2TS)                                    0.23       3.90 f
  U2991/Y (CLKBUFX2TS)                                    0.26       4.16 f
  U2992/Y (INVX2TS)                                       0.13       4.29 r
  U3174/Y (AOI22X1TS)                                     0.09       4.38 f
  u_fpalu_s2_mmux_lhs_r_reg_2_/D (DFFQX1TS)               0.00       4.38 f
  data arrival time                                                  4.38

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_mmux_lhs_r_reg_2_/CK (DFFQX1TS)              0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -4.38
  --------------------------------------------------------------------------
  slack (MET)                                                      385.29


  Startpoint: alu_a_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_22_/Q (DFFQX1TS)                        0.66       0.66 r
  U1558/Y (INVX2TS)                                       0.12       0.78 f
  U1559/Y (INVX2TS)                                       0.07       0.85 r
  U2337/Y (NOR2XLTS)                                      0.13       0.98 f
  intadd_5_U5/CO (CMPR32X2TS)                             0.48       1.46 f
  intadd_5_U4/CO (CMPR32X2TS)                             0.47       1.93 f
  intadd_5_U3/CO (CMPR32X2TS)                             0.47       2.41 f
  intadd_5_U2/CO (CMPR32X2TS)                             0.48       2.89 f
  U2733/Y (AO22XLTS)                                      0.51       3.40 f
  U2734/Y (CLKBUFX2TS)                                    0.27       3.67 f
  U2990/Y (CLKBUFX2TS)                                    0.23       3.90 f
  U2991/Y (CLKBUFX2TS)                                    0.26       4.16 f
  U2992/Y (INVX2TS)                                       0.13       4.29 r
  U3175/Y (AOI22X1TS)                                     0.09       4.38 f
  u_fpalu_s2_mmux_lhs_r_reg_1_/D (DFFQX1TS)               0.00       4.38 f
  data arrival time                                                  4.38

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_mmux_lhs_r_reg_1_/CK (DFFQX1TS)              0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -4.38
  --------------------------------------------------------------------------
  slack (MET)                                                      385.29


  Startpoint: alu_a_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_22_/Q (DFFQX1TS)                        0.66       0.66 r
  U1558/Y (INVX2TS)                                       0.12       0.78 f
  U1559/Y (INVX2TS)                                       0.07       0.85 r
  U2337/Y (NOR2XLTS)                                      0.13       0.98 f
  intadd_5_U5/CO (CMPR32X2TS)                             0.48       1.46 f
  intadd_5_U4/CO (CMPR32X2TS)                             0.47       1.93 f
  intadd_5_U3/CO (CMPR32X2TS)                             0.47       2.41 f
  intadd_5_U2/CO (CMPR32X2TS)                             0.48       2.89 f
  U2733/Y (AO22XLTS)                                      0.51       3.40 f
  U2734/Y (CLKBUFX2TS)                                    0.27       3.67 f
  U2990/Y (CLKBUFX2TS)                                    0.23       3.90 f
  U3161/Y (CLKBUFX2TS)                                    0.24       4.15 f
  U3162/Y (INVX2TS)                                       0.13       4.28 r
  U3164/Y (AOI22X1TS)                                     0.10       4.37 f
  u_fpalu_s2_mmux_lhs_r_reg_10_/D (DFFQX1TS)              0.00       4.37 f
  data arrival time                                                  4.37

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_mmux_lhs_r_reg_10_/CK (DFFQX1TS)             0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -4.37
  --------------------------------------------------------------------------
  slack (MET)                                                      385.30


  Startpoint: alu_a_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_22_/Q (DFFQX1TS)                        0.66       0.66 r
  U1558/Y (INVX2TS)                                       0.12       0.78 f
  U1559/Y (INVX2TS)                                       0.07       0.85 r
  U2337/Y (NOR2XLTS)                                      0.13       0.98 f
  intadd_5_U5/CO (CMPR32X2TS)                             0.48       1.46 f
  intadd_5_U4/CO (CMPR32X2TS)                             0.47       1.93 f
  intadd_5_U3/CO (CMPR32X2TS)                             0.47       2.41 f
  intadd_5_U2/CO (CMPR32X2TS)                             0.48       2.89 f
  U2733/Y (AO22XLTS)                                      0.51       3.40 f
  U2734/Y (CLKBUFX2TS)                                    0.27       3.67 f
  U2990/Y (CLKBUFX2TS)                                    0.23       3.90 f
  U3176/Y (CLKBUFX2TS)                                    0.24       4.15 f
  U3177/Y (INVX2TS)                                       0.13       4.28 r
  U3195/Y (AOI22X1TS)                                     0.10       4.37 f
  u_fpalu_s2_mmux_rhs_r_reg_7_/D (DFFQX1TS)               0.00       4.37 f
  data arrival time                                                  4.37

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_mmux_rhs_r_reg_7_/CK (DFFQX1TS)              0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -4.37
  --------------------------------------------------------------------------
  slack (MET)                                                      385.30


  Startpoint: alu_a_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_22_/Q (DFFQX1TS)                        0.66       0.66 r
  U1558/Y (INVX2TS)                                       0.12       0.78 f
  U1559/Y (INVX2TS)                                       0.07       0.85 r
  U2337/Y (NOR2XLTS)                                      0.13       0.98 f
  intadd_5_U5/CO (CMPR32X2TS)                             0.48       1.46 f
  intadd_5_U4/CO (CMPR32X2TS)                             0.47       1.93 f
  intadd_5_U3/CO (CMPR32X2TS)                             0.47       2.41 f
  intadd_5_U2/CO (CMPR32X2TS)                             0.48       2.89 f
  U2733/Y (AO22XLTS)                                      0.51       3.40 f
  U2734/Y (CLKBUFX2TS)                                    0.27       3.67 f
  U2990/Y (CLKBUFX2TS)                                    0.23       3.90 f
  U3176/Y (CLKBUFX2TS)                                    0.24       4.15 f
  U3177/Y (INVX2TS)                                       0.13       4.28 r
  U3194/Y (AOI22X1TS)                                     0.10       4.37 f
  u_fpalu_s2_mmux_rhs_r_reg_8_/D (DFFQX1TS)               0.00       4.37 f
  data arrival time                                                  4.37

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_mmux_rhs_r_reg_8_/CK (DFFQX1TS)              0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -4.37
  --------------------------------------------------------------------------
  slack (MET)                                                      385.30


  Startpoint: alu_a_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_22_/Q (DFFQX1TS)                        0.66       0.66 r
  U1558/Y (INVX2TS)                                       0.12       0.78 f
  U1559/Y (INVX2TS)                                       0.07       0.85 r
  U2337/Y (NOR2XLTS)                                      0.13       0.98 f
  intadd_5_U5/CO (CMPR32X2TS)                             0.48       1.46 f
  intadd_5_U4/CO (CMPR32X2TS)                             0.47       1.93 f
  intadd_5_U3/CO (CMPR32X2TS)                             0.47       2.41 f
  intadd_5_U2/CO (CMPR32X2TS)                             0.48       2.89 f
  U2733/Y (AO22XLTS)                                      0.51       3.40 f
  U2734/Y (CLKBUFX2TS)                                    0.27       3.67 f
  U2990/Y (CLKBUFX2TS)                                    0.23       3.90 f
  U3176/Y (CLKBUFX2TS)                                    0.24       4.15 f
  U3177/Y (INVX2TS)                                       0.13       4.28 r
  U3193/Y (AOI22X1TS)                                     0.10       4.37 f
  u_fpalu_s2_mmux_rhs_r_reg_9_/D (DFFQX1TS)               0.00       4.37 f
  data arrival time                                                  4.37

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_mmux_rhs_r_reg_9_/CK (DFFQX1TS)              0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -4.37
  --------------------------------------------------------------------------
  slack (MET)                                                      385.30


  Startpoint: alu_a_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_22_/Q (DFFQX1TS)                        0.66       0.66 r
  U1558/Y (INVX2TS)                                       0.12       0.78 f
  U1559/Y (INVX2TS)                                       0.07       0.85 r
  U2337/Y (NOR2XLTS)                                      0.13       0.98 f
  intadd_5_U5/CO (CMPR32X2TS)                             0.48       1.46 f
  intadd_5_U4/CO (CMPR32X2TS)                             0.47       1.93 f
  intadd_5_U3/CO (CMPR32X2TS)                             0.47       2.41 f
  intadd_5_U2/CO (CMPR32X2TS)                             0.48       2.89 f
  U2733/Y (AO22XLTS)                                      0.51       3.40 f
  U2734/Y (CLKBUFX2TS)                                    0.27       3.67 f
  U2990/Y (CLKBUFX2TS)                                    0.23       3.90 f
  U3176/Y (CLKBUFX2TS)                                    0.24       4.15 f
  U3177/Y (INVX2TS)                                       0.13       4.28 r
  U3178/Y (AOI22X1TS)                                     0.10       4.37 f
  u_fpalu_s2_mmux_lhs_r_reg_0_/D (DFFQX1TS)               0.00       4.37 f
  data arrival time                                                  4.37

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_mmux_lhs_r_reg_0_/CK (DFFQX1TS)              0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -4.37
  --------------------------------------------------------------------------
  slack (MET)                                                      385.30


  Startpoint: alu_a_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_22_/Q (DFFQX1TS)                        0.66       0.66 r
  U1558/Y (INVX2TS)                                       0.12       0.78 f
  U1559/Y (INVX2TS)                                       0.07       0.85 r
  U2337/Y (NOR2XLTS)                                      0.13       0.98 f
  intadd_5_U5/CO (CMPR32X2TS)                             0.48       1.46 f
  intadd_5_U4/CO (CMPR32X2TS)                             0.47       1.93 f
  intadd_5_U3/CO (CMPR32X2TS)                             0.47       2.41 f
  intadd_5_U2/CO (CMPR32X2TS)                             0.48       2.89 f
  U2733/Y (AO22XLTS)                                      0.51       3.40 f
  U2734/Y (CLKBUFX2TS)                                    0.27       3.67 f
  U2990/Y (CLKBUFX2TS)                                    0.23       3.90 f
  U3168/Y (CLKBUFX2TS)                                    0.24       4.15 f
  U3169/Y (INVX2TS)                                       0.13       4.28 r
  U3173/Y (AOI22X1TS)                                     0.10       4.37 f
  u_fpalu_s2_mmux_lhs_r_reg_3_/D (DFFQX1TS)               0.00       4.37 f
  data arrival time                                                  4.37

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_mmux_lhs_r_reg_3_/CK (DFFQX1TS)              0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -4.37
  --------------------------------------------------------------------------
  slack (MET)                                                      385.30


  Startpoint: alu_a_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_22_/Q (DFFQX1TS)                        0.66       0.66 r
  U1558/Y (INVX2TS)                                       0.12       0.78 f
  U1559/Y (INVX2TS)                                       0.07       0.85 r
  U2337/Y (NOR2XLTS)                                      0.13       0.98 f
  intadd_5_U5/CO (CMPR32X2TS)                             0.48       1.46 f
  intadd_5_U4/CO (CMPR32X2TS)                             0.47       1.93 f
  intadd_5_U3/CO (CMPR32X2TS)                             0.47       2.41 f
  intadd_5_U2/CO (CMPR32X2TS)                             0.48       2.89 f
  U2733/Y (AO22XLTS)                                      0.51       3.40 f
  U2734/Y (CLKBUFX2TS)                                    0.27       3.67 f
  U2990/Y (CLKBUFX2TS)                                    0.23       3.90 f
  U3168/Y (CLKBUFX2TS)                                    0.24       4.15 f
  U3169/Y (INVX2TS)                                       0.13       4.28 r
  U3172/Y (AOI22X1TS)                                     0.10       4.37 f
  u_fpalu_s2_mmux_lhs_r_reg_4_/D (DFFQX1TS)               0.00       4.37 f
  data arrival time                                                  4.37

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_mmux_lhs_r_reg_4_/CK (DFFQX1TS)              0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -4.37
  --------------------------------------------------------------------------
  slack (MET)                                                      385.30


  Startpoint: alu_a_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_22_/Q (DFFQX1TS)                        0.66       0.66 r
  U1558/Y (INVX2TS)                                       0.12       0.78 f
  U1559/Y (INVX2TS)                                       0.07       0.85 r
  U2337/Y (NOR2XLTS)                                      0.13       0.98 f
  intadd_5_U5/CO (CMPR32X2TS)                             0.48       1.46 f
  intadd_5_U4/CO (CMPR32X2TS)                             0.47       1.93 f
  intadd_5_U3/CO (CMPR32X2TS)                             0.47       2.41 f
  intadd_5_U2/CO (CMPR32X2TS)                             0.48       2.89 f
  U2733/Y (AO22XLTS)                                      0.51       3.40 f
  U2734/Y (CLKBUFX2TS)                                    0.27       3.67 f
  U2990/Y (CLKBUFX2TS)                                    0.23       3.90 f
  U3168/Y (CLKBUFX2TS)                                    0.24       4.15 f
  U3169/Y (INVX2TS)                                       0.13       4.28 r
  U3171/Y (AOI22X1TS)                                     0.10       4.37 f
  u_fpalu_s2_mmux_lhs_r_reg_5_/D (DFFQX1TS)               0.00       4.37 f
  data arrival time                                                  4.37

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_mmux_lhs_r_reg_5_/CK (DFFQX1TS)              0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -4.37
  --------------------------------------------------------------------------
  slack (MET)                                                      385.30


  Startpoint: alu_a_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_22_/Q (DFFQX1TS)                        0.66       0.66 r
  U1558/Y (INVX2TS)                                       0.12       0.78 f
  U1559/Y (INVX2TS)                                       0.07       0.85 r
  U2337/Y (NOR2XLTS)                                      0.13       0.98 f
  intadd_5_U5/CO (CMPR32X2TS)                             0.48       1.46 f
  intadd_5_U4/CO (CMPR32X2TS)                             0.47       1.93 f
  intadd_5_U3/CO (CMPR32X2TS)                             0.47       2.41 f
  intadd_5_U2/CO (CMPR32X2TS)                             0.48       2.89 f
  U2733/Y (AO22XLTS)                                      0.51       3.40 f
  U2734/Y (CLKBUFX2TS)                                    0.27       3.67 f
  U2990/Y (CLKBUFX2TS)                                    0.23       3.90 f
  U3168/Y (CLKBUFX2TS)                                    0.24       4.15 f
  U3169/Y (INVX2TS)                                       0.13       4.28 r
  U3170/Y (AOI22X1TS)                                     0.10       4.37 f
  u_fpalu_s2_mmux_lhs_r_reg_6_/D (DFFQX1TS)               0.00       4.37 f
  data arrival time                                                  4.37

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_mmux_lhs_r_reg_6_/CK (DFFQX1TS)              0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -4.37
  --------------------------------------------------------------------------
  slack (MET)                                                      385.30


  Startpoint: alu_a_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_22_/Q (DFFQX1TS)                        0.66       0.66 r
  U1558/Y (INVX2TS)                                       0.12       0.78 f
  U1559/Y (INVX2TS)                                       0.07       0.85 r
  U2337/Y (NOR2XLTS)                                      0.13       0.98 f
  intadd_5_U5/CO (CMPR32X2TS)                             0.48       1.46 f
  intadd_5_U4/CO (CMPR32X2TS)                             0.47       1.93 f
  intadd_5_U3/CO (CMPR32X2TS)                             0.47       2.41 f
  intadd_5_U2/CO (CMPR32X2TS)                             0.48       2.89 f
  U2733/Y (AO22XLTS)                                      0.51       3.40 f
  U2734/Y (CLKBUFX2TS)                                    0.27       3.67 f
  U2990/Y (CLKBUFX2TS)                                    0.23       3.90 f
  U3161/Y (CLKBUFX2TS)                                    0.24       4.15 f
  U3162/Y (INVX2TS)                                       0.13       4.28 r
  U3167/Y (AOI22X1TS)                                     0.10       4.37 f
  u_fpalu_s2_mmux_lhs_r_reg_7_/D (DFFQX1TS)               0.00       4.37 f
  data arrival time                                                  4.37

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_mmux_lhs_r_reg_7_/CK (DFFQX1TS)              0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -4.37
  --------------------------------------------------------------------------
  slack (MET)                                                      385.30


  Startpoint: alu_a_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_22_/Q (DFFQX1TS)                        0.66       0.66 r
  U1558/Y (INVX2TS)                                       0.12       0.78 f
  U1559/Y (INVX2TS)                                       0.07       0.85 r
  U2337/Y (NOR2XLTS)                                      0.13       0.98 f
  intadd_5_U5/CO (CMPR32X2TS)                             0.48       1.46 f
  intadd_5_U4/CO (CMPR32X2TS)                             0.47       1.93 f
  intadd_5_U3/CO (CMPR32X2TS)                             0.47       2.41 f
  intadd_5_U2/CO (CMPR32X2TS)                             0.48       2.89 f
  U2733/Y (AO22XLTS)                                      0.51       3.40 f
  U2734/Y (CLKBUFX2TS)                                    0.27       3.67 f
  U2990/Y (CLKBUFX2TS)                                    0.23       3.90 f
  U3161/Y (CLKBUFX2TS)                                    0.24       4.15 f
  U3162/Y (INVX2TS)                                       0.13       4.28 r
  U3166/Y (AOI22X1TS)                                     0.10       4.37 f
  u_fpalu_s2_mmux_lhs_r_reg_8_/D (DFFQX1TS)               0.00       4.37 f
  data arrival time                                                  4.37

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_mmux_lhs_r_reg_8_/CK (DFFQX1TS)              0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -4.37
  --------------------------------------------------------------------------
  slack (MET)                                                      385.30


  Startpoint: alu_a_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_22_/Q (DFFQX1TS)                        0.66       0.66 r
  U1558/Y (INVX2TS)                                       0.12       0.78 f
  U1559/Y (INVX2TS)                                       0.07       0.85 r
  U2337/Y (NOR2XLTS)                                      0.13       0.98 f
  intadd_5_U5/CO (CMPR32X2TS)                             0.48       1.46 f
  intadd_5_U4/CO (CMPR32X2TS)                             0.47       1.93 f
  intadd_5_U3/CO (CMPR32X2TS)                             0.47       2.41 f
  intadd_5_U2/CO (CMPR32X2TS)                             0.48       2.89 f
  U2733/Y (AO22XLTS)                                      0.51       3.40 f
  U2734/Y (CLKBUFX2TS)                                    0.27       3.67 f
  U2990/Y (CLKBUFX2TS)                                    0.23       3.90 f
  U3161/Y (CLKBUFX2TS)                                    0.24       4.15 f
  U3162/Y (INVX2TS)                                       0.13       4.28 r
  U3165/Y (AOI22X1TS)                                     0.10       4.37 f
  u_fpalu_s2_mmux_lhs_r_reg_9_/D (DFFQX1TS)               0.00       4.37 f
  data arrival time                                                  4.37

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_mmux_lhs_r_reg_9_/CK (DFFQX1TS)              0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -4.37
  --------------------------------------------------------------------------
  slack (MET)                                                      385.30


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.76       0.76 f
  U1475/Y (NAND3XLTS)                                     0.26       1.02 r
  U2039/Y (INVX2TS)                                       0.14       1.16 f
  U2040/Y (NOR2XLTS)                                      0.32       1.48 r
  U2044/Y (INVX2TS)                                       0.19       1.66 f
  U2045/Y (NAND2X1TS)                                     0.14       1.80 r
  U1503/Y (NOR2BX1TS)                                     0.14       1.94 f
  U1476/Y (INVX2TS)                                       0.16       2.11 r
  U1615/Y (INVX2TS)                                       0.11       2.22 f
  U1659/Y (INVX2TS)                                       0.07       2.30 r
  U1660/Y (INVX2TS)                                       0.07       2.37 f
  U1505/Y (AOI222XLTS)                                    0.72       3.08 r
  U1642/Y (INVX2TS)                                       0.31       3.40 f
  U1643/Y (INVX2TS)                                       0.14       3.53 r
  U1921/Y (OAI222X1TS)                                    0.43       3.96 f
  u_regf/D[9] (SP_REGF)                                   0.00       3.96 f
  data arrival time                                                  3.96

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_regf/CLK (SP_REGF)                                    0.00     390.00 r
  library setup time                                     -0.69     389.31
  data required time                                               389.31
  --------------------------------------------------------------------------
  data required time                                               389.31
  data arrival time                                                 -3.96
  --------------------------------------------------------------------------
  slack (MET)                                                      385.35


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.76       0.76 f
  U1475/Y (NAND3XLTS)                                     0.26       1.02 r
  U2039/Y (INVX2TS)                                       0.14       1.16 f
  U2040/Y (NOR2XLTS)                                      0.32       1.48 r
  U2044/Y (INVX2TS)                                       0.19       1.66 f
  U1668/Y (NOR2XLTS)                                      0.53       2.20 r
  U1667/Y (INVX2TS)                                       0.34       2.54 f
  U1666/Y (INVX2TS)                                       0.15       2.70 r
  U1669/Y (INVX2TS)                                       0.09       2.79 f
  U1670/Y (INVX2TS)                                       0.09       2.88 r
  U2113/Y (OAI2BB1X1TS)                                   0.24       3.12 r
  U2114/Y (AOI21X1TS)                                     0.14       3.26 f
  U1920/Y (OAI222X1TS)                                    0.59       3.84 r
  u_regf/D[8] (SP_REGF)                                   0.00       3.84 r
  data arrival time                                                  3.84

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_regf/CLK (SP_REGF)                                    0.00     390.00 r
  library setup time                                     -0.78     389.22
  data required time                                               389.22
  --------------------------------------------------------------------------
  data required time                                               389.22
  data arrival time                                                 -3.84
  --------------------------------------------------------------------------
  slack (MET)                                                      385.37


  Startpoint: alu_a_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_22_/Q (DFFQX1TS)                        0.75       0.75 f
  U1558/Y (INVX2TS)                                       0.10       0.85 r
  U1559/Y (INVX2TS)                                       0.06       0.91 f
  U2337/Y (NOR2XLTS)                                      0.35       1.26 r
  intadd_5_U5/CO (CMPR32X2TS)                             0.55       1.80 r
  intadd_5_U4/CO (CMPR32X2TS)                             0.41       2.21 r
  intadd_5_U3/CO (CMPR32X2TS)                             0.41       2.62 r
  intadd_5_U2/CO (CMPR32X2TS)                             0.42       3.03 r
  U2733/Y (AO22XLTS)                                      0.34       3.37 r
  U2734/Y (CLKBUFX2TS)                                    0.25       3.62 r
  U3141/Y (CLKBUFX2TS)                                    0.21       3.82 r
  U3142/Y (INVX2TS)                                       0.09       3.91 f
  U3152/Y (AO22XLTS)                                      0.38       4.29 f
  u_fpalu_s2_mmux_lhs_r_reg_17_/D (DFFQX1TS)              0.00       4.29 f
  data arrival time                                                  4.29

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_mmux_lhs_r_reg_17_/CK (DFFQX1TS)             0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -4.29
  --------------------------------------------------------------------------
  slack (MET)                                                      385.37


  Startpoint: alu_a_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_22_/Q (DFFQX1TS)                        0.75       0.75 f
  U1558/Y (INVX2TS)                                       0.10       0.85 r
  U1559/Y (INVX2TS)                                       0.06       0.91 f
  U2337/Y (NOR2XLTS)                                      0.35       1.26 r
  intadd_5_U5/CO (CMPR32X2TS)                             0.55       1.80 r
  intadd_5_U4/CO (CMPR32X2TS)                             0.41       2.21 r
  intadd_5_U3/CO (CMPR32X2TS)                             0.41       2.62 r
  intadd_5_U2/CO (CMPR32X2TS)                             0.42       3.03 r
  U2733/Y (AO22XLTS)                                      0.34       3.37 r
  U2734/Y (CLKBUFX2TS)                                    0.25       3.62 r
  U3141/Y (CLKBUFX2TS)                                    0.21       3.82 r
  U3142/Y (INVX2TS)                                       0.09       3.91 f
  U3144/Y (AO22XLTS)                                      0.38       4.29 f
  u_fpalu_s2_mmux_lhs_r_reg_21_/D (DFFQX1TS)              0.00       4.29 f
  data arrival time                                                  4.29

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_mmux_lhs_r_reg_21_/CK (DFFQX1TS)             0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -4.29
  --------------------------------------------------------------------------
  slack (MET)                                                      385.37


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.76       0.76 f
  U1475/Y (NAND3XLTS)                                     0.26       1.02 r
  U2039/Y (INVX2TS)                                       0.14       1.16 f
  U2043/Y (NAND2X1TS)                                     0.15       1.31 r
  U2049/Y (NOR2BX1TS)                                     0.14       1.45 f
  U2056/Y (NOR2XLTS)                                      0.38       1.84 r
  U2064/Y (NAND2X1TS)                                     0.26       2.09 f
  U1504/Y (NOR2XLTS)                                      0.63       2.72 r
  U1706/Y (INVX2TS)                                       0.36       3.09 f
  U1707/Y (INVX2TS)                                       0.16       3.24 r
  U1917/Y (INVX2TS)                                       0.10       3.35 f
  U2115/Y (OAI22X1TS)                                     0.21       3.56 r
  U2116/Y (AOI21X1TS)                                     0.12       3.68 f
  U2117/Y (OAI21X1TS)                                     0.27       3.95 r
  u_regf/D[12] (SP_REGF)                                  0.00       3.95 r
  data arrival time                                                  3.95

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_regf/CLK (SP_REGF)                                    0.00     390.00 r
  library setup time                                     -0.64     389.36
  data required time                                               389.36
  --------------------------------------------------------------------------
  data required time                                               389.36
  data arrival time                                                 -3.95
  --------------------------------------------------------------------------
  slack (MET)                                                      385.41


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.76       0.76 f
  U1475/Y (NAND3XLTS)                                     0.26       1.02 r
  U2039/Y (INVX2TS)                                       0.14       1.16 f
  U2040/Y (NOR2XLTS)                                      0.32       1.48 r
  U2044/Y (INVX2TS)                                       0.19       1.66 f
  U2045/Y (NAND2X1TS)                                     0.14       1.80 r
  U1503/Y (NOR2BX1TS)                                     0.14       1.94 f
  U1476/Y (INVX2TS)                                       0.16       2.11 r
  U1615/Y (INVX2TS)                                       0.11       2.22 f
  U1659/Y (INVX2TS)                                       0.07       2.30 r
  U1660/Y (INVX2TS)                                       0.07       2.37 f
  U1505/Y (AOI222XLTS)                                    0.72       3.08 r
  U1642/Y (INVX2TS)                                       0.31       3.40 f
  U2784/Y (AOI22X1TS)                                     0.26       3.66 r
  U2785/Y (OAI211X1TS)                                    0.34       3.99 f
  u_regf/D[17] (SP_REGF)                                  0.00       3.99 f
  data arrival time                                                  3.99

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_regf/CLK (SP_REGF)                                    0.00     390.00 r
  library setup time                                     -0.58     389.42
  data required time                                               389.42
  --------------------------------------------------------------------------
  data required time                                               389.42
  data arrival time                                                 -3.99
  --------------------------------------------------------------------------
  slack (MET)                                                      385.43


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.76       0.76 f
  U1475/Y (NAND3XLTS)                                     0.26       1.02 r
  U2039/Y (INVX2TS)                                       0.14       1.16 f
  U2040/Y (NOR2XLTS)                                      0.32       1.48 r
  U2044/Y (INVX2TS)                                       0.19       1.66 f
  U1668/Y (NOR2XLTS)                                      0.53       2.20 r
  U1667/Y (INVX2TS)                                       0.34       2.54 f
  U1666/Y (INVX2TS)                                       0.15       2.70 r
  U1669/Y (INVX2TS)                                       0.09       2.79 f
  U1670/Y (INVX2TS)                                       0.09       2.88 r
  U2068/Y (AOI22X1TS)                                     0.13       3.01 f
  U2070/Y (NAND2X1TS)                                     0.16       3.17 r
  U2119/Y (INVX2TS)                                       0.11       3.28 f
  U2023/Y (AOI221XLTS)                                    0.46       3.75 r
  U1492/Y (CLKAND2X2TS)                                   0.49       4.24 r
  u_regf/D[3] (SP_REGF)                                   0.00       4.24 r
  data arrival time                                                  4.24

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_regf/CLK (SP_REGF)                                    0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -4.24
  --------------------------------------------------------------------------
  slack (MET)                                                      385.44


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.76       0.76 f
  U1475/Y (NAND3XLTS)                                     0.26       1.02 r
  U2039/Y (INVX2TS)                                       0.14       1.16 f
  U2043/Y (NAND2X1TS)                                     0.15       1.31 r
  U2049/Y (NOR2BX1TS)                                     0.14       1.45 f
  U2056/Y (NOR2XLTS)                                      0.38       1.84 r
  U2064/Y (NAND2X1TS)                                     0.26       2.09 f
  U1504/Y (NOR2XLTS)                                      0.63       2.72 r
  U1706/Y (INVX2TS)                                       0.36       3.09 f
  U1707/Y (INVX2TS)                                       0.16       3.24 r
  U1917/Y (INVX2TS)                                       0.10       3.35 f
  U1919/Y (OAI222X1TS)                                    0.43       3.78 r
  u_regf/D[7] (SP_REGF)                                   0.00       3.78 r
  data arrival time                                                  3.78

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_regf/CLK (SP_REGF)                                    0.00     390.00 r
  library setup time                                     -0.78     389.22
  data required time                                               389.22
  --------------------------------------------------------------------------
  data required time                                               389.22
  data arrival time                                                 -3.78
  --------------------------------------------------------------------------
  slack (MET)                                                      385.44


  Startpoint: alu_a_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_22_/Q (DFFQX1TS)                        0.75       0.75 f
  U1558/Y (INVX2TS)                                       0.10       0.85 r
  U1559/Y (INVX2TS)                                       0.06       0.91 f
  U2337/Y (NOR2XLTS)                                      0.35       1.26 r
  intadd_5_U5/CO (CMPR32X2TS)                             0.55       1.80 r
  intadd_5_U4/CO (CMPR32X2TS)                             0.41       2.21 r
  intadd_5_U3/CO (CMPR32X2TS)                             0.41       2.62 r
  intadd_5_U2/CO (CMPR32X2TS)                             0.42       3.03 r
  U2733/Y (AO22XLTS)                                      0.34       3.37 r
  U2999/Y (CLKBUFX2TS)                                    0.27       3.64 r
  U3000/Y (INVX2TS)                                       0.09       3.73 f
  U3001/Y (NOR2XLTS)                                      0.21       3.94 r
  U3002/Y (XNOR2X1TS)                                     0.27       4.21 f
  u_fpalu_s2_ea_sub_eb_abs_r_reg_1_/D (DFFQX1TS)          0.00       4.21 f
  data arrival time                                                  4.21

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_ea_sub_eb_abs_r_reg_1_/CK (DFFQX1TS)         0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -4.21
  --------------------------------------------------------------------------
  slack (MET)                                                      385.44


  Startpoint: u_fpalu_s2_br4_pp_r_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps0_r_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_12_/CK (DFFQX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_12_/Q (DFFQX1TS)                0.70       0.70 f
  U3271/Y (AOI2BB1XLTS)                                   0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)                            0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)                            0.47       2.30 f
  intadd_0_U14/CO (CMPR32X2TS)                            0.47       2.77 f
  intadd_0_U13/CO (CMPR32X2TS)                            0.47       3.24 f
  intadd_0_U12/CO (CMPR32X2TS)                            0.47       3.72 f
  intadd_0_U11/S (CMPR32X2TS)                             0.48       4.20 f
  u_fpalu_s3_ps0_r_reg_7_/D (DFFQX1TS)                    0.00       4.20 f
  data arrival time                                                  4.20

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_ps0_r_reg_7_/CK (DFFQX1TS)                   0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -4.20
  --------------------------------------------------------------------------
  slack (MET)                                                      385.46


  Startpoint: u_fpalu_s2_br4_pp_r_reg_38_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps1_r_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_38_/CK (DFFQX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_38_/Q (DFFQX1TS)                0.70       0.70 f
  U3210/Y (AOI2BB1XLTS)                                   0.44       1.14 f
  intadd_1_U14/CO (CMPR32X2TS)                            0.69       1.82 f
  intadd_1_U13/CO (CMPR32X2TS)                            0.47       2.30 f
  intadd_1_U12/CO (CMPR32X2TS)                            0.47       2.77 f
  intadd_1_U11/CO (CMPR32X2TS)                            0.47       3.24 f
  intadd_1_U10/CO (CMPR32X2TS)                            0.47       3.72 f
  intadd_1_U9/S (CMPR32X2TS)                              0.48       4.20 f
  u_fpalu_s3_ps1_r_reg_7_/D (DFFQX1TS)                    0.00       4.20 f
  data arrival time                                                  4.20

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_ps1_r_reg_7_/CK (DFFQX1TS)                   0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -4.20
  --------------------------------------------------------------------------
  slack (MET)                                                      385.46


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[3]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.76       0.76 f
  U1475/Y (NAND3XLTS)                                     0.26       1.02 r
  U2039/Y (INVX2TS)                                       0.14       1.16 f
  U2040/Y (NOR2XLTS)                                      0.32       1.48 r
  U2044/Y (INVX2TS)                                       0.19       1.66 f
  U1668/Y (NOR2XLTS)                                      0.53       2.20 r
  U1667/Y (INVX2TS)                                       0.34       2.54 f
  U1666/Y (INVX2TS)                                       0.15       2.70 r
  U1669/Y (INVX2TS)                                       0.09       2.79 f
  U1670/Y (INVX2TS)                                       0.09       2.88 r
  U2068/Y (AOI22X1TS)                                     0.13       3.01 f
  U2070/Y (NAND2X1TS)                                     0.16       3.17 r
  U2119/Y (INVX2TS)                                       0.11       3.28 f
  U2023/Y (AOI221XLTS)                                    0.46       3.75 r
  U1492/Y (CLKAND2X2TS)                                   0.49       4.24 r
  U2132/Y (CLKBUFX2TS)                                    0.24       4.48 r
  dout_29i[3] (out)                                       0.00       4.48 r
  data arrival time                                                  4.48

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                  -0.05     389.95
  data required time                                               389.95
  --------------------------------------------------------------------------
  data required time                                               389.95
  data arrival time                                                 -4.48
  --------------------------------------------------------------------------
  slack (MET)                                                      385.47


  Startpoint: alu_a_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_ea_gte_eb_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_22_/Q (DFFQX1TS)                        0.66       0.66 r
  U1558/Y (INVX2TS)                                       0.12       0.78 f
  U1559/Y (INVX2TS)                                       0.07       0.85 r
  U2337/Y (NOR2XLTS)                                      0.13       0.98 f
  intadd_5_U5/CO (CMPR32X2TS)                             0.48       1.46 f
  intadd_5_U4/CO (CMPR32X2TS)                             0.47       1.93 f
  intadd_5_U3/CO (CMPR32X2TS)                             0.47       2.41 f
  intadd_5_U2/CO (CMPR32X2TS)                             0.48       2.89 f
  U2733/Y (AO22XLTS)                                      0.51       3.40 f
  U2734/Y (CLKBUFX2TS)                                    0.27       3.67 f
  U2735/Y (CLKBUFX2TS)                                    0.24       3.91 f
  U2736/Y (CLKBUFX2TS)                                    0.27       4.18 f
  U2737/Y (INVX2TS)                                       0.09       4.27 r
  u_fpalu_s2_ea_gte_eb_r_reg/D (DFFQX1TS)                 0.00       4.27 r
  data arrival time                                                  4.27

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_ea_gte_eb_r_reg/CK (DFFQX1TS)                0.00     390.00 r
  library setup time                                     -0.25     389.75
  data required time                                               389.75
  --------------------------------------------------------------------------
  data required time                                               389.75
  data arrival time                                                 -4.27
  --------------------------------------------------------------------------
  slack (MET)                                                      385.49


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.76       0.76 f
  U1475/Y (NAND3XLTS)                                     0.26       1.02 r
  U2039/Y (INVX2TS)                                       0.14       1.16 f
  U2043/Y (NAND2X1TS)                                     0.15       1.31 r
  U2049/Y (NOR2BX1TS)                                     0.14       1.45 f
  U2056/Y (NOR2XLTS)                                      0.38       1.84 r
  U2064/Y (NAND2X1TS)                                     0.26       2.09 f
  U1504/Y (NOR2XLTS)                                      0.63       2.72 r
  U1706/Y (INVX2TS)                                       0.36       3.09 f
  U1707/Y (INVX2TS)                                       0.16       3.24 r
  U1917/Y (INVX2TS)                                       0.10       3.35 f
  U2038/Y (OAI22X1TS)                                     0.44       3.78 r
  u_regf/D[5] (SP_REGF)                                   0.00       3.78 r
  data arrival time                                                  3.78

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_regf/CLK (SP_REGF)                                    0.00     390.00 r
  library setup time                                     -0.70     389.30
  data required time                                               389.30
  --------------------------------------------------------------------------
  data required time                                               389.30
  data arrival time                                                 -3.78
  --------------------------------------------------------------------------
  slack (MET)                                                      385.51


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.76       0.76 f
  U1475/Y (NAND3XLTS)                                     0.26       1.02 r
  U2039/Y (INVX2TS)                                       0.14       1.16 f
  U2040/Y (NOR2XLTS)                                      0.32       1.48 r
  U2044/Y (INVX2TS)                                       0.19       1.66 f
  U1668/Y (NOR2XLTS)                                      0.53       2.20 r
  U1667/Y (INVX2TS)                                       0.34       2.54 f
  U1666/Y (INVX2TS)                                       0.15       2.70 r
  U1669/Y (INVX2TS)                                       0.09       2.79 f
  U1671/Y (INVX2TS)                                       0.10       2.89 r
  U2079/Y (AOI22X1TS)                                     0.14       3.03 f
  U2081/Y (NAND2X1TS)                                     0.19       3.22 r
  U1491/Y (AO22XLTS)                                      0.60       3.82 r
  u_regf/D[6] (SP_REGF)                                   0.00       3.82 r
  data arrival time                                                  3.82

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_regf/CLK (SP_REGF)                                    0.00     390.00 r
  library setup time                                     -0.65     389.35
  data required time                                               389.35
  --------------------------------------------------------------------------
  data required time                                               389.35
  data arrival time                                                 -3.82
  --------------------------------------------------------------------------
  slack (MET)                                                      385.52


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.76       0.76 f
  U1475/Y (NAND3XLTS)                                     0.26       1.02 r
  U2039/Y (INVX2TS)                                       0.14       1.16 f
  U2040/Y (NOR2XLTS)                                      0.32       1.48 r
  U2044/Y (INVX2TS)                                       0.19       1.66 f
  U1668/Y (NOR2XLTS)                                      0.53       2.20 r
  U1667/Y (INVX2TS)                                       0.34       2.54 f
  U1666/Y (INVX2TS)                                       0.15       2.70 r
  U2104/Y (AOI22X1TS)                                     0.19       2.88 f
  U1646/Y (INVX2TS)                                       0.13       3.01 r
  U1647/Y (INVX2TS)                                       0.08       3.09 f
  U1501/Y (NOR3BXLTS)                                     0.26       3.36 r
  U2022/Y (AOI211XLTS)                                    0.17       3.53 f
  U2779/Y (OAI211X1TS)                                    0.30       3.83 r
  u_regf/D[20] (SP_REGF)                                  0.00       3.83 r
  data arrival time                                                  3.83

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_regf/CLK (SP_REGF)                                    0.00     390.00 r
  library setup time                                     -0.64     389.36
  data required time                                               389.36
  --------------------------------------------------------------------------
  data required time                                               389.36
  data arrival time                                                 -3.83
  --------------------------------------------------------------------------
  slack (MET)                                                      385.53


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.76       0.76 f
  U1475/Y (NAND3XLTS)                                     0.26       1.02 r
  U2039/Y (INVX2TS)                                       0.14       1.16 f
  U2040/Y (NOR2XLTS)                                      0.32       1.48 r
  U2044/Y (INVX2TS)                                       0.19       1.66 f
  U1668/Y (NOR2XLTS)                                      0.53       2.20 r
  U1667/Y (INVX2TS)                                       0.34       2.54 f
  U1666/Y (INVX2TS)                                       0.15       2.70 r
  U1669/Y (INVX2TS)                                       0.09       2.79 f
  U1670/Y (INVX2TS)                                       0.09       2.88 r
  U2068/Y (AOI22X1TS)                                     0.13       3.01 f
  U2070/Y (NAND2X1TS)                                     0.16       3.17 r
  U2119/Y (INVX2TS)                                       0.11       3.28 f
  U2120/Y (OAI22X1TS)                                     0.14       3.43 r
  U2121/Y (AOI21X1TS)                                     0.12       3.55 f
  U2122/Y (OAI21X1TS)                                     0.27       3.82 r
  u_regf/D[11] (SP_REGF)                                  0.00       3.82 r
  data arrival time                                                  3.82

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_regf/CLK (SP_REGF)                                    0.00     390.00 r
  library setup time                                     -0.64     389.36
  data required time                                               389.36
  --------------------------------------------------------------------------
  data required time                                               389.36
  data arrival time                                                 -3.82
  --------------------------------------------------------------------------
  slack (MET)                                                      385.55


  Startpoint: u_fpalu_s5_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[24]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_0_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_0_/Q (DFFQX1TS)                 0.74       0.74 f
  U1689/Y (INVX2TS)                                       0.12       0.86 r
  U1690/Y (INVX2TS)                                       0.08       0.94 f
  U1908/Y (NOR2XLTS)                                      0.42       1.36 r
  U1515/Y (NOR2XLTS)                                      0.36       1.71 f
  U1550/Y (INVX2TS)                                       0.13       1.84 r
  U1551/Y (INVX2TS)                                       0.07       1.91 f
  U1489/Y (AO22XLTS)                                      0.51       2.42 f
  intadd_2_U6/CO (CMPR32X2TS)                             0.69       3.11 f
  intadd_2_U5/CO (CMPR32X2TS)                             0.47       3.58 f
  intadd_2_U4/S (CMPR32X2TS)                              0.49       4.07 f
  U1497/Y (CLKAND2X2TS)                                   0.31       4.38 f
  dout_29i[24] (out)                                      0.00       4.38 f
  data arrival time                                                  4.38

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                  -0.05     389.95
  data required time                                               389.95
  --------------------------------------------------------------------------
  data required time                                               389.95
  data arrival time                                                 -4.38
  --------------------------------------------------------------------------
  slack (MET)                                                      385.57


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[9]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.76       0.76 f
  U1475/Y (NAND3XLTS)                                     0.26       1.02 r
  U2039/Y (INVX2TS)                                       0.14       1.16 f
  U2040/Y (NOR2XLTS)                                      0.32       1.48 r
  U2044/Y (INVX2TS)                                       0.19       1.66 f
  U2045/Y (NAND2X1TS)                                     0.14       1.80 r
  U1503/Y (NOR2BX1TS)                                     0.14       1.94 f
  U1476/Y (INVX2TS)                                       0.16       2.11 r
  U1615/Y (INVX2TS)                                       0.11       2.22 f
  U1659/Y (INVX2TS)                                       0.07       2.30 r
  U1660/Y (INVX2TS)                                       0.07       2.37 f
  U1505/Y (AOI222XLTS)                                    0.72       3.08 r
  U1642/Y (INVX2TS)                                       0.31       3.40 f
  U1643/Y (INVX2TS)                                       0.14       3.53 r
  U1921/Y (OAI222X1TS)                                    0.43       3.96 f
  U2127/Y (CLKBUFX2TS)                                    0.41       4.37 f
  dout_29i[9] (out)                                       0.00       4.37 f
  data arrival time                                                  4.37

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                  -0.05     389.95
  data required time                                               389.95
  --------------------------------------------------------------------------
  data required time                                               389.95
  data arrival time                                                 -4.37
  --------------------------------------------------------------------------
  slack (MET)                                                      385.58


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.76       0.76 f
  U1475/Y (NAND3XLTS)                                     0.26       1.02 r
  U2039/Y (INVX2TS)                                       0.14       1.16 f
  U2040/Y (NOR2XLTS)                                      0.32       1.48 r
  U2044/Y (INVX2TS)                                       0.19       1.66 f
  U1668/Y (NOR2XLTS)                                      0.53       2.20 r
  U1667/Y (INVX2TS)                                       0.34       2.54 f
  U1666/Y (INVX2TS)                                       0.15       2.70 r
  U1669/Y (INVX2TS)                                       0.09       2.79 f
  U1671/Y (INVX2TS)                                       0.10       2.89 r
  U2079/Y (AOI22X1TS)                                     0.14       3.03 f
  U2081/Y (NAND2X1TS)                                     0.19       3.22 r
  U2082/Y (AOI22X1TS)                                     0.20       3.42 f
  U2087/Y (OAI211X1TS)                                    0.32       3.75 r
  u_regf/D[14] (SP_REGF)                                  0.00       3.75 r
  data arrival time                                                  3.75

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_regf/CLK (SP_REGF)                                    0.00     390.00 r
  library setup time                                     -0.67     389.33
  data required time                                               389.33
  --------------------------------------------------------------------------
  data required time                                               389.33
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                      385.58


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[21]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.76       0.76 f
  U1475/Y (NAND3XLTS)                                     0.26       1.02 r
  U2039/Y (INVX2TS)                                       0.14       1.16 f
  U2040/Y (NOR2XLTS)                                      0.32       1.48 r
  U2044/Y (INVX2TS)                                       0.19       1.66 f
  U2045/Y (NAND2X1TS)                                     0.14       1.80 r
  U1503/Y (NOR2BX1TS)                                     0.14       1.94 f
  U1476/Y (INVX2TS)                                       0.16       2.11 r
  U1615/Y (INVX2TS)                                       0.11       2.22 f
  U1659/Y (INVX2TS)                                       0.07       2.30 r
  U1660/Y (INVX2TS)                                       0.07       2.37 f
  U1505/Y (AOI222XLTS)                                    0.72       3.08 r
  U1642/Y (INVX2TS)                                       0.31       3.40 f
  U1643/Y (INVX2TS)                                       0.14       3.53 r
  U1490/Y (NOR3BXLTS)                                     0.10       3.63 f
  U1500/Y (AOI211XLTS)                                    0.33       3.96 r
  U2790/Y (OAI211X1TS)                                    0.40       4.36 f
  dout_29i[21] (out)                                      0.00       4.36 f
  data arrival time                                                  4.36

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                  -0.05     389.95
  data required time                                               389.95
  --------------------------------------------------------------------------
  data required time                                               389.95
  data arrival time                                                 -4.36
  --------------------------------------------------------------------------
  slack (MET)                                                      385.59


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[19]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.76       0.76 f
  U1475/Y (NAND3XLTS)                                     0.26       1.02 r
  U2039/Y (INVX2TS)                                       0.14       1.16 f
  U2040/Y (NOR2XLTS)                                      0.32       1.48 r
  U2044/Y (INVX2TS)                                       0.19       1.66 f
  U1668/Y (NOR2XLTS)                                      0.53       2.20 r
  U1667/Y (INVX2TS)                                       0.34       2.54 f
  U1666/Y (INVX2TS)                                       0.15       2.70 r
  U1669/Y (INVX2TS)                                       0.09       2.79 f
  U1670/Y (INVX2TS)                                       0.09       2.88 r
  U2068/Y (AOI22X1TS)                                     0.13       3.01 f
  U2070/Y (NAND2X1TS)                                     0.16       3.17 r
  U2119/Y (INVX2TS)                                       0.11       3.28 f
  U2023/Y (AOI221XLTS)                                    0.46       3.75 r
  U2773/Y (AOI22X1TS)                                     0.28       4.02 f
  U2774/Y (OAI211X1TS)                                    0.30       4.33 r
  dout_29i[19] (out)                                      0.00       4.33 r
  data arrival time                                                  4.33

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                  -0.05     389.95
  data required time                                               389.95
  --------------------------------------------------------------------------
  data required time                                               389.95
  data arrival time                                                 -4.33
  --------------------------------------------------------------------------
  slack (MET)                                                      385.62


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[12]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.76       0.76 f
  U1475/Y (NAND3XLTS)                                     0.26       1.02 r
  U2039/Y (INVX2TS)                                       0.14       1.16 f
  U2043/Y (NAND2X1TS)                                     0.15       1.31 r
  U2049/Y (NOR2BX1TS)                                     0.14       1.45 f
  U2056/Y (NOR2XLTS)                                      0.38       1.84 r
  U2064/Y (NAND2X1TS)                                     0.26       2.09 f
  U1504/Y (NOR2XLTS)                                      0.63       2.72 r
  U1706/Y (INVX2TS)                                       0.36       3.09 f
  U1707/Y (INVX2TS)                                       0.16       3.24 r
  U1917/Y (INVX2TS)                                       0.10       3.35 f
  U2115/Y (OAI22X1TS)                                     0.21       3.56 r
  U2116/Y (AOI21X1TS)                                     0.12       3.68 f
  U2117/Y (OAI21X1TS)                                     0.27       3.95 r
  U2118/Y (CLKBUFX2TS)                                    0.37       4.32 r
  dout_29i[12] (out)                                      0.00       4.32 r
  data arrival time                                                  4.32

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                  -0.05     389.95
  data required time                                               389.95
  --------------------------------------------------------------------------
  data required time                                               389.95
  data arrival time                                                 -4.32
  --------------------------------------------------------------------------
  slack (MET)                                                      385.63


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.76       0.76 f
  U1475/Y (NAND3XLTS)                                     0.26       1.02 r
  U2039/Y (INVX2TS)                                       0.14       1.16 f
  U2040/Y (NOR2XLTS)                                      0.32       1.48 r
  U2044/Y (INVX2TS)                                       0.19       1.66 f
  U1668/Y (NOR2XLTS)                                      0.53       2.20 r
  U1667/Y (INVX2TS)                                       0.34       2.54 f
  U1666/Y (INVX2TS)                                       0.15       2.70 r
  U1669/Y (INVX2TS)                                       0.09       2.79 f
  U1670/Y (INVX2TS)                                       0.09       2.88 r
  U2068/Y (AOI22X1TS)                                     0.13       3.01 f
  U2070/Y (NAND2X1TS)                                     0.16       3.17 r
  U2071/Y (AOI22X1TS)                                     0.18       3.35 f
  U1502/Y (OAI211X1TS)                                    0.34       3.70 r
  u_regf/D[15] (SP_REGF)                                  0.00       3.70 r
  data arrival time                                                  3.70

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_regf/CLK (SP_REGF)                                    0.00     390.00 r
  library setup time                                     -0.68     389.32
  data required time                                               389.32
  --------------------------------------------------------------------------
  data required time                                               389.32
  data arrival time                                                 -3.70
  --------------------------------------------------------------------------
  slack (MET)                                                      385.63


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.76       0.76 f
  U1475/Y (NAND3XLTS)                                     0.26       1.02 r
  U2039/Y (INVX2TS)                                       0.14       1.16 f
  U2040/Y (NOR2XLTS)                                      0.32       1.48 r
  U2044/Y (INVX2TS)                                       0.19       1.66 f
  U1668/Y (NOR2XLTS)                                      0.53       2.20 r
  U1667/Y (INVX2TS)                                       0.34       2.54 f
  U1666/Y (INVX2TS)                                       0.15       2.70 r
  U1669/Y (INVX2TS)                                       0.09       2.79 f
  U1670/Y (INVX2TS)                                       0.09       2.88 r
  U2113/Y (OAI2BB1X1TS)                                   0.24       3.12 r
  U2114/Y (AOI21X1TS)                                     0.14       3.26 f
  U2762/Y (OAI211X1TS)                                    0.48       3.73 r
  u_regf/D[16] (SP_REGF)                                  0.00       3.73 r
  data arrival time                                                  3.73

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_regf/CLK (SP_REGF)                                    0.00     390.00 r
  library setup time                                     -0.64     389.36
  data required time                                               389.36
  --------------------------------------------------------------------------
  data required time                                               389.36
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                      385.63


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.76       0.76 f
  U1475/Y (NAND3XLTS)                                     0.26       1.02 r
  U2039/Y (INVX2TS)                                       0.14       1.16 f
  U2040/Y (NOR2XLTS)                                      0.32       1.48 r
  U2044/Y (INVX2TS)                                       0.19       1.66 f
  U1668/Y (NOR2XLTS)                                      0.53       2.20 r
  U1667/Y (INVX2TS)                                       0.34       2.54 f
  U1666/Y (INVX2TS)                                       0.15       2.70 r
  U1669/Y (INVX2TS)                                       0.09       2.79 f
  U1670/Y (INVX2TS)                                       0.09       2.88 r
  U1505/Y (AOI222XLTS)                                    0.20       3.07 f
  U1642/Y (INVX2TS)                                       0.17       3.24 r
  U1643/Y (INVX2TS)                                       0.09       3.33 f
  U2102/Y (OAI21X1TS)                                     0.40       3.73 r
  u_regf/D[13] (SP_REGF)                                  0.00       3.73 r
  data arrival time                                                  3.73

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_regf/CLK (SP_REGF)                                    0.00     390.00 r
  library setup time                                     -0.64     389.36
  data required time                                               389.36
  --------------------------------------------------------------------------
  data required time                                               389.36
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                      385.63


  Startpoint: u_fpalu_s5_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_0_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_0_/Q (DFFQX1TS)                 0.74       0.74 f
  U1689/Y (INVX2TS)                                       0.12       0.86 r
  U1690/Y (INVX2TS)                                       0.08       0.94 f
  U1908/Y (NOR2XLTS)                                      0.42       1.36 r
  U1515/Y (NOR2XLTS)                                      0.36       1.71 f
  U1550/Y (INVX2TS)                                       0.13       1.84 r
  U1551/Y (INVX2TS)                                       0.07       1.91 f
  U1489/Y (AO22XLTS)                                      0.51       2.42 f
  intadd_2_U6/CO (CMPR32X2TS)                             0.69       3.11 f
  intadd_2_U5/S (CMPR32X2TS)                              0.49       3.59 f
  U1498/Y (CLKAND2X2TS)                                   0.31       3.90 f
  u_regf/D[23] (SP_REGF)                                  0.00       3.90 f
  data arrival time                                                  3.90

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_regf/CLK (SP_REGF)                                    0.00     390.00 r
  library setup time                                     -0.45     389.55
  data required time                                               389.55
  --------------------------------------------------------------------------
  data required time                                               389.55
  data arrival time                                                 -3.90
  --------------------------------------------------------------------------
  slack (MET)                                                      385.64


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.76       0.76 f
  U1475/Y (NAND3XLTS)                                     0.26       1.02 r
  U2039/Y (INVX2TS)                                       0.14       1.16 f
  U2040/Y (NOR2XLTS)                                      0.32       1.48 r
  U2044/Y (INVX2TS)                                       0.19       1.66 f
  U1668/Y (NOR2XLTS)                                      0.53       2.20 r
  U1667/Y (INVX2TS)                                       0.34       2.54 f
  U1666/Y (INVX2TS)                                       0.15       2.70 r
  U1669/Y (INVX2TS)                                       0.09       2.79 f
  U1671/Y (INVX2TS)                                       0.10       2.89 r
  U2079/Y (AOI22X1TS)                                     0.14       3.03 f
  U2081/Y (NAND2X1TS)                                     0.19       3.22 r
  U2124/Y (AOI22X1TS)                                     0.16       3.38 f
  U2125/Y (OAI21X1TS)                                     0.32       3.70 r
  u_regf/D[10] (SP_REGF)                                  0.00       3.70 r
  data arrival time                                                  3.70

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_regf/CLK (SP_REGF)                                    0.00     390.00 r
  library setup time                                     -0.64     389.36
  data required time                                               389.36
  --------------------------------------------------------------------------
  data required time                                               389.36
  data arrival time                                                 -3.70
  --------------------------------------------------------------------------
  slack (MET)                                                      385.66


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[8]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.76       0.76 f
  U1475/Y (NAND3XLTS)                                     0.26       1.02 r
  U2039/Y (INVX2TS)                                       0.14       1.16 f
  U2040/Y (NOR2XLTS)                                      0.32       1.48 r
  U2044/Y (INVX2TS)                                       0.19       1.66 f
  U1668/Y (NOR2XLTS)                                      0.53       2.20 r
  U1667/Y (INVX2TS)                                       0.34       2.54 f
  U1666/Y (INVX2TS)                                       0.15       2.70 r
  U1669/Y (INVX2TS)                                       0.09       2.79 f
  U1670/Y (INVX2TS)                                       0.09       2.88 r
  U2113/Y (OAI2BB1X1TS)                                   0.24       3.12 r
  U2114/Y (AOI21X1TS)                                     0.14       3.26 f
  U1920/Y (OAI222X1TS)                                    0.59       3.84 r
  U2128/Y (CLKBUFX2TS)                                    0.43       4.27 r
  dout_29i[8] (out)                                       0.00       4.27 r
  data arrival time                                                  4.27

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                  -0.05     389.95
  data required time                                               389.95
  --------------------------------------------------------------------------
  data required time                                               389.95
  data arrival time                                                 -4.27
  --------------------------------------------------------------------------
  slack (MET)                                                      385.68


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.76       0.76 f
  U1475/Y (NAND3XLTS)                                     0.26       1.02 r
  U2039/Y (INVX2TS)                                       0.14       1.16 f
  U2040/Y (NOR2XLTS)                                      0.32       1.48 r
  U2044/Y (INVX2TS)                                       0.19       1.66 f
  U1668/Y (NOR2XLTS)                                      0.53       2.20 r
  U1667/Y (INVX2TS)                                       0.34       2.54 f
  U1666/Y (INVX2TS)                                       0.15       2.70 r
  U1669/Y (INVX2TS)                                       0.09       2.79 f
  U1671/Y (INVX2TS)                                       0.10       2.89 r
  U2079/Y (AOI22X1TS)                                     0.14       3.03 f
  U2081/Y (NAND2X1TS)                                     0.19       3.22 r
  U2767/Y (AOI22X1TS)                                     0.16       3.38 f
  U2768/Y (OAI211X1TS)                                    0.30       3.68 r
  u_regf/D[18] (SP_REGF)                                  0.00       3.68 r
  data arrival time                                                  3.68

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_regf/CLK (SP_REGF)                                    0.00     390.00 r
  library setup time                                     -0.64     389.36
  data required time                                               389.36
  --------------------------------------------------------------------------
  data required time                                               389.36
  data arrival time                                                 -3.68
  --------------------------------------------------------------------------
  slack (MET)                                                      385.68


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.76       0.76 f
  U1475/Y (NAND3XLTS)                                     0.26       1.02 r
  U2039/Y (INVX2TS)                                       0.14       1.16 f
  U2043/Y (NAND2X1TS)                                     0.15       1.31 r
  U2049/Y (NOR2BX1TS)                                     0.14       1.45 f
  U2056/Y (NOR2XLTS)                                      0.38       1.84 r
  U2064/Y (NAND2X1TS)                                     0.26       2.09 f
  U1504/Y (NOR2XLTS)                                      0.63       2.72 r
  U1706/Y (INVX2TS)                                       0.36       3.09 f
  U1918/Y (OAI22X1TS)                                     0.52       3.60 r
  u_regf/D[4] (SP_REGF)                                   0.00       3.60 r
  data arrival time                                                  3.60

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_regf/CLK (SP_REGF)                                    0.00     390.00 r
  library setup time                                     -0.70     389.30
  data required time                                               389.30
  --------------------------------------------------------------------------
  data required time                                               389.30
  data arrival time                                                 -3.60
  --------------------------------------------------------------------------
  slack (MET)                                                      385.70


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[3] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.76       0.76 f
  U1475/Y (NAND3XLTS)                                     0.26       1.02 r
  U2039/Y (INVX2TS)                                       0.14       1.16 f
  U2040/Y (NOR2XLTS)                                      0.32       1.48 r
  U2044/Y (INVX2TS)                                       0.19       1.66 f
  U1668/Y (NOR2XLTS)                                      0.53       2.20 r
  U1667/Y (INVX2TS)                                       0.34       2.54 f
  U1666/Y (INVX2TS)                                       0.15       2.70 r
  U1669/Y (INVX2TS)                                       0.09       2.79 f
  U1670/Y (INVX2TS)                                       0.09       2.88 r
  U2068/Y (AOI22X1TS)                                     0.13       3.01 f
  U2070/Y (NAND2X1TS)                                     0.16       3.17 r
  U2119/Y (INVX2TS)                                       0.11       3.28 f
  U2023/Y (AOI221XLTS)                                    0.46       3.75 r
  U1492/Y (CLKAND2X2TS)                                   0.49       4.24 r
  dout[3] (out)                                           0.00       4.24 r
  data arrival time                                                  4.24

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                  -0.05     389.95
  data required time                                               389.95
  --------------------------------------------------------------------------
  data required time                                               389.95
  data arrival time                                                 -4.24
  --------------------------------------------------------------------------
  slack (MET)                                                      385.71


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[7]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.76       0.76 f
  U1475/Y (NAND3XLTS)                                     0.26       1.02 r
  U2039/Y (INVX2TS)                                       0.14       1.16 f
  U2043/Y (NAND2X1TS)                                     0.15       1.31 r
  U2049/Y (NOR2BX1TS)                                     0.14       1.45 f
  U2056/Y (NOR2XLTS)                                      0.38       1.84 r
  U2064/Y (NAND2X1TS)                                     0.26       2.09 f
  U1504/Y (NOR2XLTS)                                      0.63       2.72 r
  U1706/Y (INVX2TS)                                       0.36       3.09 f
  U1707/Y (INVX2TS)                                       0.16       3.24 r
  U1917/Y (INVX2TS)                                       0.10       3.35 f
  U1919/Y (OAI222X1TS)                                    0.43       3.78 r
  U2037/Y (CLKBUFX2TS)                                    0.43       4.21 r
  dout_29i[7] (out)                                       0.00       4.21 r
  data arrival time                                                  4.21

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                  -0.05     389.95
  data required time                                               389.95
  --------------------------------------------------------------------------
  data required time                                               389.95
  data arrival time                                                 -4.21
  --------------------------------------------------------------------------
  slack (MET)                                                      385.74


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[6]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.76       0.76 f
  U1475/Y (NAND3XLTS)                                     0.26       1.02 r
  U2039/Y (INVX2TS)                                       0.14       1.16 f
  U2040/Y (NOR2XLTS)                                      0.32       1.48 r
  U2044/Y (INVX2TS)                                       0.19       1.66 f
  U1668/Y (NOR2XLTS)                                      0.53       2.20 r
  U1667/Y (INVX2TS)                                       0.34       2.54 f
  U1666/Y (INVX2TS)                                       0.15       2.70 r
  U1669/Y (INVX2TS)                                       0.09       2.79 f
  U1671/Y (INVX2TS)                                       0.10       2.89 r
  U2079/Y (AOI22X1TS)                                     0.14       3.03 f
  U2081/Y (NAND2X1TS)                                     0.19       3.22 r
  U1491/Y (AO22XLTS)                                      0.60       3.82 r
  U2129/Y (CLKBUFX2TS)                                    0.38       4.20 r
  dout_29i[6] (out)                                       0.00       4.20 r
  data arrival time                                                  4.20

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                  -0.05     389.95
  data required time                                               389.95
  --------------------------------------------------------------------------
  data required time                                               389.95
  data arrival time                                                 -4.20
  --------------------------------------------------------------------------
  slack (MET)                                                      385.75


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[11]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.76       0.76 f
  U1475/Y (NAND3XLTS)                                     0.26       1.02 r
  U2039/Y (INVX2TS)                                       0.14       1.16 f
  U2040/Y (NOR2XLTS)                                      0.32       1.48 r
  U2044/Y (INVX2TS)                                       0.19       1.66 f
  U1668/Y (NOR2XLTS)                                      0.53       2.20 r
  U1667/Y (INVX2TS)                                       0.34       2.54 f
  U1666/Y (INVX2TS)                                       0.15       2.70 r
  U1669/Y (INVX2TS)                                       0.09       2.79 f
  U1670/Y (INVX2TS)                                       0.09       2.88 r
  U2068/Y (AOI22X1TS)                                     0.13       3.01 f
  U2070/Y (NAND2X1TS)                                     0.16       3.17 r
  U2119/Y (INVX2TS)                                       0.11       3.28 f
  U2120/Y (OAI22X1TS)                                     0.14       3.43 r
  U2121/Y (AOI21X1TS)                                     0.12       3.55 f
  U2122/Y (OAI21X1TS)                                     0.27       3.82 r
  U2123/Y (CLKBUFX2TS)                                    0.37       4.19 r
  dout_29i[11] (out)                                      0.00       4.19 r
  data arrival time                                                  4.19

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                  -0.05     389.95
  data required time                                               389.95
  --------------------------------------------------------------------------
  data required time                                               389.95
  data arrival time                                                 -4.19
  --------------------------------------------------------------------------
  slack (MET)                                                      385.76


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.76       0.76 f
  U1475/Y (NAND3XLTS)                                     0.26       1.02 r
  U2039/Y (INVX2TS)                                       0.14       1.16 f
  U2043/Y (NAND2X1TS)                                     0.15       1.31 r
  U2049/Y (NOR2BX1TS)                                     0.14       1.45 f
  U2056/Y (NOR2XLTS)                                      0.38       1.84 r
  U2064/Y (NAND2X1TS)                                     0.26       2.09 f
  U1504/Y (NOR2XLTS)                                      0.63       2.72 r
  U1706/Y (INVX2TS)                                       0.36       3.09 f
  U1707/Y (INVX2TS)                                       0.16       3.24 r
  U1917/Y (INVX2TS)                                       0.10       3.35 f
  U2038/Y (OAI22X1TS)                                     0.44       3.78 r
  U2130/Y (CLKBUFX2TS)                                    0.40       4.18 r
  dout_29i[5] (out)                                       0.00       4.18 r
  data arrival time                                                  4.18

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                  -0.05     389.95
  data required time                                               389.95
  --------------------------------------------------------------------------
  data required time                                               389.95
  data arrival time                                                 -4.18
  --------------------------------------------------------------------------
  slack (MET)                                                      385.77


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.76       0.76 f
  U1475/Y (NAND3XLTS)                                     0.26       1.02 r
  U2039/Y (INVX2TS)                                       0.14       1.16 f
  U2040/Y (NOR2XLTS)                                      0.32       1.48 r
  U2044/Y (INVX2TS)                                       0.19       1.66 f
  U1668/Y (NOR2XLTS)                                      0.53       2.20 r
  U1667/Y (INVX2TS)                                       0.34       2.54 f
  U1666/Y (INVX2TS)                                       0.15       2.70 r
  U1669/Y (INVX2TS)                                       0.09       2.79 f
  U1670/Y (INVX2TS)                                       0.09       2.88 r
  U1505/Y (AOI222XLTS)                                    0.20       3.07 f
  U2133/Y (NOR2X1TS)                                      0.47       3.55 r
  u_regf/D[1] (SP_REGF)                                   0.00       3.55 r
  data arrival time                                                  3.55

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_regf/CLK (SP_REGF)                                    0.00     390.00 r
  library setup time                                     -0.64     389.36
  data required time                                               389.36
  --------------------------------------------------------------------------
  data required time                                               389.36
  data arrival time                                                 -3.55
  --------------------------------------------------------------------------
  slack (MET)                                                      385.81


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[14]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.76       0.76 f
  U1475/Y (NAND3XLTS)                                     0.26       1.02 r
  U2039/Y (INVX2TS)                                       0.14       1.16 f
  U2040/Y (NOR2XLTS)                                      0.32       1.48 r
  U2044/Y (INVX2TS)                                       0.19       1.66 f
  U1668/Y (NOR2XLTS)                                      0.53       2.20 r
  U1667/Y (INVX2TS)                                       0.34       2.54 f
  U1666/Y (INVX2TS)                                       0.15       2.70 r
  U1669/Y (INVX2TS)                                       0.09       2.79 f
  U1671/Y (INVX2TS)                                       0.10       2.89 r
  U2079/Y (AOI22X1TS)                                     0.14       3.03 f
  U2081/Y (NAND2X1TS)                                     0.19       3.22 r
  U2082/Y (AOI22X1TS)                                     0.20       3.42 f
  U2087/Y (OAI211X1TS)                                    0.32       3.75 r
  U2088/Y (CLKBUFX2TS)                                    0.39       4.13 r
  dout_29i[14] (out)                                      0.00       4.13 r
  data arrival time                                                  4.13

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                  -0.05     389.95
  data required time                                               389.95
  --------------------------------------------------------------------------
  data required time                                               389.95
  data arrival time                                                 -4.13
  --------------------------------------------------------------------------
  slack (MET)                                                      385.82


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[13]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.76       0.76 f
  U1475/Y (NAND3XLTS)                                     0.26       1.02 r
  U2039/Y (INVX2TS)                                       0.14       1.16 f
  U2040/Y (NOR2XLTS)                                      0.32       1.48 r
  U2044/Y (INVX2TS)                                       0.19       1.66 f
  U2045/Y (NAND2X1TS)                                     0.14       1.80 r
  U1503/Y (NOR2BX1TS)                                     0.14       1.94 f
  U1476/Y (INVX2TS)                                       0.16       2.11 r
  U1615/Y (INVX2TS)                                       0.11       2.22 f
  U1659/Y (INVX2TS)                                       0.07       2.30 r
  U1660/Y (INVX2TS)                                       0.07       2.37 f
  U1505/Y (AOI222XLTS)                                    0.72       3.08 r
  U1642/Y (INVX2TS)                                       0.31       3.40 f
  U1643/Y (INVX2TS)                                       0.14       3.53 r
  U2102/Y (OAI21X1TS)                                     0.25       3.79 f
  U2103/Y (CLKBUFX2TS)                                    0.34       4.13 f
  dout_29i[13] (out)                                      0.00       4.13 f
  data arrival time                                                  4.13

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                  -0.05     389.95
  data required time                                               389.95
  --------------------------------------------------------------------------
  data required time                                               389.95
  data arrival time                                                 -4.13
  --------------------------------------------------------------------------
  slack (MET)                                                      385.82


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_58_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  U2138/Y (INVX2TS)                                       0.11       0.82 r
  U2139/Y (NAND4XLTS)                                     0.18       1.01 f
  U1522/Y (NOR2XLTS)                                      0.49       1.50 r
  U1709/Y (INVX2TS)                                       0.28       1.78 f
  U1710/Y (INVX2TS)                                       0.14       1.92 r
  U2140/Y (INVX2TS)                                       0.11       2.02 f
  U1796/Y (INVX2TS)                                       0.09       2.12 r
  U1797/Y (INVX2TS)                                       0.08       2.20 f
  U1521/Y (OR2X1TS)                                       0.48       2.68 f
  U1847/Y (INVX2TS)                                       0.15       2.83 r
  U2701/Y (INVX2TS)                                       0.08       2.91 f
  U1904/Y (CLKBUFX2TS)                                    0.22       3.13 f
  U2925/Y (AOI221XLTS)                                    0.46       3.59 r
  U2926/Y (OAI221XLTS)                                    0.24       3.83 f
  u_fpalu_s2_br4_pp_r_reg_58_/D (DFFQX1TS)                0.00       3.83 f
  data arrival time                                                  3.83

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_58_/CK (DFFQX1TS)               0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -3.83
  --------------------------------------------------------------------------
  slack (MET)                                                      385.82


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[15]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.76       0.76 f
  U1475/Y (NAND3XLTS)                                     0.26       1.02 r
  U2039/Y (INVX2TS)                                       0.14       1.16 f
  U2040/Y (NOR2XLTS)                                      0.32       1.48 r
  U2044/Y (INVX2TS)                                       0.19       1.66 f
  U1668/Y (NOR2XLTS)                                      0.53       2.20 r
  U1667/Y (INVX2TS)                                       0.34       2.54 f
  U1666/Y (INVX2TS)                                       0.15       2.70 r
  U1669/Y (INVX2TS)                                       0.09       2.79 f
  U1670/Y (INVX2TS)                                       0.09       2.88 r
  U2068/Y (AOI22X1TS)                                     0.13       3.01 f
  U2070/Y (NAND2X1TS)                                     0.16       3.17 r
  U2071/Y (AOI22X1TS)                                     0.18       3.35 f
  U1502/Y (OAI211X1TS)                                    0.34       3.70 r
  U2072/Y (CLKBUFX2TS)                                    0.39       4.09 r
  dout_29i[15] (out)                                      0.00       4.09 r
  data arrival time                                                  4.09

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                  -0.05     389.95
  data required time                                               389.95
  --------------------------------------------------------------------------
  data required time                                               389.95
  data arrival time                                                 -4.09
  --------------------------------------------------------------------------
  slack (MET)                                                      385.86


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[10]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.76       0.76 f
  U1475/Y (NAND3XLTS)                                     0.26       1.02 r
  U2039/Y (INVX2TS)                                       0.14       1.16 f
  U2040/Y (NOR2XLTS)                                      0.32       1.48 r
  U2044/Y (INVX2TS)                                       0.19       1.66 f
  U1668/Y (NOR2XLTS)                                      0.53       2.20 r
  U1667/Y (INVX2TS)                                       0.34       2.54 f
  U1666/Y (INVX2TS)                                       0.15       2.70 r
  U1669/Y (INVX2TS)                                       0.09       2.79 f
  U1671/Y (INVX2TS)                                       0.10       2.89 r
  U2079/Y (AOI22X1TS)                                     0.14       3.03 f
  U2081/Y (NAND2X1TS)                                     0.19       3.22 r
  U2124/Y (AOI22X1TS)                                     0.16       3.38 f
  U2125/Y (OAI21X1TS)                                     0.32       3.70 r
  U2126/Y (CLKBUFX2TS)                                    0.37       4.07 r
  dout_29i[10] (out)                                      0.00       4.07 r
  data arrival time                                                  4.07

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                  -0.05     389.95
  data required time                                               389.95
  --------------------------------------------------------------------------
  data required time                                               389.95
  data arrival time                                                 -4.07
  --------------------------------------------------------------------------
  slack (MET)                                                      385.88


  Startpoint: u_fpalu_s5_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_0_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_0_/Q (DFFQX1TS)                 0.74       0.74 f
  U1689/Y (INVX2TS)                                       0.12       0.86 r
  U1475/Y (NAND3XLTS)                                     0.21       1.07 f
  U2039/Y (INVX2TS)                                       0.13       1.20 r
  U2043/Y (NAND2X1TS)                                     0.15       1.35 f
  U2049/Y (NOR2BX1TS)                                     0.25       1.59 r
  U2050/Y (NAND2X1TS)                                     0.17       1.76 f
  U2051/Y (XNOR2X1TS)                                     0.30       2.06 f
  U2052/Y (INVX2TS)                                       0.15       2.21 r
  U2055/Y (NAND2X1TS)                                     0.10       2.31 f
  U1922/Y (OR2X1TS)                                       0.48       2.79 f
  U1751/Y (INVX2TS)                                       0.18       2.96 r
  U1753/Y (INVX2TS)                                       0.10       3.07 f
  U2135/Y (NOR2X1TS)                                      0.41       3.47 r
  u_regf/D[0] (SP_REGF)                                   0.00       3.47 r
  data arrival time                                                  3.47

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_regf/CLK (SP_REGF)                                    0.00     390.00 r
  library setup time                                     -0.64     389.36
  data required time                                               389.36
  --------------------------------------------------------------------------
  data required time                                               389.36
  data arrival time                                                 -3.47
  --------------------------------------------------------------------------
  slack (MET)                                                      385.88


  Startpoint: u_fpalu_s2_br4_pp_r_reg_38_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps1_r_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_38_/CK (DFFQX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_38_/Q (DFFQX1TS)                0.70       0.70 f
  U3210/Y (AOI2BB1XLTS)                                   0.44       1.14 f
  intadd_1_U14/CO (CMPR32X2TS)                            0.69       1.82 f
  intadd_1_U13/CO (CMPR32X2TS)                            0.47       2.30 f
  intadd_1_U12/CO (CMPR32X2TS)                            0.47       2.77 f
  intadd_1_U11/CO (CMPR32X2TS)                            0.47       3.24 f
  intadd_1_U10/S (CMPR32X2TS)                             0.48       3.73 f
  u_fpalu_s3_ps1_r_reg_6_/D (DFFQX1TS)                    0.00       3.73 f
  data arrival time                                                  3.73

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_ps1_r_reg_6_/CK (DFFQX1TS)                   0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                      385.94


  Startpoint: u_fpalu_s2_br4_pp_r_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps0_r_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_12_/CK (DFFQX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_12_/Q (DFFQX1TS)                0.70       0.70 f
  U3271/Y (AOI2BB1XLTS)                                   0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)                            0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)                            0.47       2.30 f
  intadd_0_U14/CO (CMPR32X2TS)                            0.47       2.77 f
  intadd_0_U13/CO (CMPR32X2TS)                            0.47       3.24 f
  intadd_0_U12/S (CMPR32X2TS)                             0.48       3.73 f
  u_fpalu_s3_ps0_r_reg_6_/D (DFFQX1TS)                    0.00       3.73 f
  data arrival time                                                  3.73

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_ps0_r_reg_6_/CK (DFFQX1TS)                   0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                      385.94


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[4]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.76       0.76 f
  U1475/Y (NAND3XLTS)                                     0.26       1.02 r
  U2039/Y (INVX2TS)                                       0.14       1.16 f
  U2043/Y (NAND2X1TS)                                     0.15       1.31 r
  U2049/Y (NOR2BX1TS)                                     0.14       1.45 f
  U2056/Y (NOR2XLTS)                                      0.38       1.84 r
  U2064/Y (NAND2X1TS)                                     0.26       2.09 f
  U1504/Y (NOR2XLTS)                                      0.63       2.72 r
  U1706/Y (INVX2TS)                                       0.36       3.09 f
  U1918/Y (OAI22X1TS)                                     0.52       3.60 r
  U2131/Y (CLKBUFX2TS)                                    0.40       4.00 r
  dout_29i[4] (out)                                       0.00       4.00 r
  data arrival time                                                  4.00

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                  -0.05     389.95
  data required time                                               389.95
  --------------------------------------------------------------------------
  data required time                                               389.95
  data arrival time                                                 -4.00
  --------------------------------------------------------------------------
  slack (MET)                                                      385.95


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[17]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.76       0.76 f
  U1475/Y (NAND3XLTS)                                     0.26       1.02 r
  U2039/Y (INVX2TS)                                       0.14       1.16 f
  U2040/Y (NOR2XLTS)                                      0.32       1.48 r
  U2044/Y (INVX2TS)                                       0.19       1.66 f
  U2045/Y (NAND2X1TS)                                     0.14       1.80 r
  U1503/Y (NOR2BX1TS)                                     0.14       1.94 f
  U1476/Y (INVX2TS)                                       0.16       2.11 r
  U1615/Y (INVX2TS)                                       0.11       2.22 f
  U1659/Y (INVX2TS)                                       0.07       2.30 r
  U1660/Y (INVX2TS)                                       0.07       2.37 f
  U1505/Y (AOI222XLTS)                                    0.72       3.08 r
  U1642/Y (INVX2TS)                                       0.31       3.40 f
  U2784/Y (AOI22X1TS)                                     0.26       3.66 r
  U2785/Y (OAI211X1TS)                                    0.34       3.99 f
  dout_29i[17] (out)                                      0.00       3.99 f
  data arrival time                                                  3.99

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                  -0.05     389.95
  data required time                                               389.95
  --------------------------------------------------------------------------
  data required time                                               389.95
  data arrival time                                                 -3.99
  --------------------------------------------------------------------------
  slack (MET)                                                      385.96


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[9] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.76       0.76 f
  U1475/Y (NAND3XLTS)                                     0.26       1.02 r
  U2039/Y (INVX2TS)                                       0.14       1.16 f
  U2040/Y (NOR2XLTS)                                      0.32       1.48 r
  U2044/Y (INVX2TS)                                       0.19       1.66 f
  U2045/Y (NAND2X1TS)                                     0.14       1.80 r
  U1503/Y (NOR2BX1TS)                                     0.14       1.94 f
  U1476/Y (INVX2TS)                                       0.16       2.11 r
  U1615/Y (INVX2TS)                                       0.11       2.22 f
  U1659/Y (INVX2TS)                                       0.07       2.30 r
  U1660/Y (INVX2TS)                                       0.07       2.37 f
  U1505/Y (AOI222XLTS)                                    0.72       3.08 r
  U1642/Y (INVX2TS)                                       0.31       3.40 f
  U1643/Y (INVX2TS)                                       0.14       3.53 r
  U1921/Y (OAI222X1TS)                                    0.43       3.96 f
  dout[9] (out)                                           0.00       3.96 f
  data arrival time                                                  3.96

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                  -0.05     389.95
  data required time                                               389.95
  --------------------------------------------------------------------------
  data required time                                               389.95
  data arrival time                                                 -3.96
  --------------------------------------------------------------------------
  slack (MET)                                                      385.99


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[12] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.76       0.76 f
  U1475/Y (NAND3XLTS)                                     0.26       1.02 r
  U2039/Y (INVX2TS)                                       0.14       1.16 f
  U2043/Y (NAND2X1TS)                                     0.15       1.31 r
  U2049/Y (NOR2BX1TS)                                     0.14       1.45 f
  U2056/Y (NOR2XLTS)                                      0.38       1.84 r
  U2064/Y (NAND2X1TS)                                     0.26       2.09 f
  U1504/Y (NOR2XLTS)                                      0.63       2.72 r
  U1706/Y (INVX2TS)                                       0.36       3.09 f
  U1707/Y (INVX2TS)                                       0.16       3.24 r
  U1917/Y (INVX2TS)                                       0.10       3.35 f
  U2115/Y (OAI22X1TS)                                     0.21       3.56 r
  U2116/Y (AOI21X1TS)                                     0.12       3.68 f
  U2117/Y (OAI21X1TS)                                     0.27       3.95 r
  dout[12] (out)                                          0.00       3.95 r
  data arrival time                                                  3.95

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                  -0.05     389.95
  data required time                                               389.95
  --------------------------------------------------------------------------
  data required time                                               389.95
  data arrival time                                                 -3.95
  --------------------------------------------------------------------------
  slack (MET)                                                      386.00


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[1]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.76       0.76 f
  U1475/Y (NAND3XLTS)                                     0.26       1.02 r
  U2039/Y (INVX2TS)                                       0.14       1.16 f
  U2040/Y (NOR2XLTS)                                      0.32       1.48 r
  U2044/Y (INVX2TS)                                       0.19       1.66 f
  U1668/Y (NOR2XLTS)                                      0.53       2.20 r
  U1667/Y (INVX2TS)                                       0.34       2.54 f
  U1666/Y (INVX2TS)                                       0.15       2.70 r
  U1669/Y (INVX2TS)                                       0.09       2.79 f
  U1670/Y (INVX2TS)                                       0.09       2.88 r
  U1505/Y (AOI222XLTS)                                    0.20       3.07 f
  U2133/Y (NOR2X1TS)                                      0.47       3.55 r
  U2134/Y (CLKBUFX2TS)                                    0.38       3.92 r
  dout_29i[1] (out)                                       0.00       3.92 r
  data arrival time                                                  3.92

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                  -0.05     389.95
  data required time                                               389.95
  --------------------------------------------------------------------------
  data required time                                               389.95
  data arrival time                                                 -3.92
  --------------------------------------------------------------------------
  slack (MET)                                                      386.03


  Startpoint: u_fpalu_s5_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[23]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_0_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_0_/Q (DFFQX1TS)                 0.74       0.74 f
  U1689/Y (INVX2TS)                                       0.12       0.86 r
  U1690/Y (INVX2TS)                                       0.08       0.94 f
  U1908/Y (NOR2XLTS)                                      0.42       1.36 r
  U1515/Y (NOR2XLTS)                                      0.36       1.71 f
  U1550/Y (INVX2TS)                                       0.13       1.84 r
  U1551/Y (INVX2TS)                                       0.07       1.91 f
  U1489/Y (AO22XLTS)                                      0.51       2.42 f
  intadd_2_U6/CO (CMPR32X2TS)                             0.69       3.11 f
  intadd_2_U5/S (CMPR32X2TS)                              0.49       3.59 f
  U1498/Y (CLKAND2X2TS)                                   0.31       3.90 f
  dout_29i[23] (out)                                      0.00       3.90 f
  data arrival time                                                  3.90

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                  -0.05     389.95
  data required time                                               389.95
  --------------------------------------------------------------------------
  data required time                                               389.95
  data arrival time                                                 -3.90
  --------------------------------------------------------------------------
  slack (MET)                                                      386.05


  Startpoint: u_fpalu_s5_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_0_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_0_/Q (DFFQX1TS)                 0.74       0.74 f
  U1689/Y (INVX2TS)                                       0.12       0.86 r
  U1690/Y (INVX2TS)                                       0.08       0.94 f
  U1908/Y (NOR2XLTS)                                      0.42       1.36 r
  U1515/Y (NOR2XLTS)                                      0.36       1.71 f
  U1550/Y (INVX2TS)                                       0.13       1.84 r
  U1551/Y (INVX2TS)                                       0.07       1.91 f
  U1489/Y (AO22XLTS)                                      0.51       2.42 f
  intadd_2_U6/S (CMPR32X2TS)                              0.76       3.18 f
  U1499/Y (CLKAND2X2TS)                                   0.31       3.49 f
  u_regf/D[22] (SP_REGF)                                  0.00       3.49 f
  data arrival time                                                  3.49

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_regf/CLK (SP_REGF)                                    0.00     390.00 r
  library setup time                                     -0.45     389.55
  data required time                                               389.55
  --------------------------------------------------------------------------
  data required time                                               389.55
  data arrival time                                                 -3.49
  --------------------------------------------------------------------------
  slack (MET)                                                      386.05


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  U2138/Y (INVX2TS)                                       0.11       0.82 r
  U2139/Y (NAND4XLTS)                                     0.18       1.01 f
  U1522/Y (NOR2XLTS)                                      0.49       1.50 r
  U1709/Y (INVX2TS)                                       0.28       1.78 f
  U1710/Y (INVX2TS)                                       0.14       1.92 r
  U2140/Y (INVX2TS)                                       0.11       2.02 f
  U1796/Y (INVX2TS)                                       0.09       2.12 r
  U1797/Y (INVX2TS)                                       0.08       2.20 f
  U1521/Y (OR2X1TS)                                       0.48       2.68 f
  U1847/Y (INVX2TS)                                       0.15       2.83 r
  U2701/Y (INVX2TS)                                       0.08       2.91 f
  U2913/Y (AOI221XLTS)                                    0.43       3.34 r
  U2914/Y (OAI221XLTS)                                    0.24       3.58 f
  u_fpalu_s2_br4_pp_r_reg_22_/D (DFFQX1TS)                0.00       3.58 f
  data arrival time                                                  3.58

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_22_/CK (DFFQX1TS)               0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -3.58
  --------------------------------------------------------------------------
  slack (MET)                                                      386.07


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_34_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  U2138/Y (INVX2TS)                                       0.11       0.82 r
  U2139/Y (NAND4XLTS)                                     0.18       1.01 f
  U1522/Y (NOR2XLTS)                                      0.49       1.50 r
  U1709/Y (INVX2TS)                                       0.28       1.78 f
  U1710/Y (INVX2TS)                                       0.14       1.92 r
  U2140/Y (INVX2TS)                                       0.11       2.02 f
  U1796/Y (INVX2TS)                                       0.09       2.12 r
  U1797/Y (INVX2TS)                                       0.08       2.20 f
  U1521/Y (OR2X1TS)                                       0.48       2.68 f
  U1847/Y (INVX2TS)                                       0.15       2.83 r
  U2701/Y (INVX2TS)                                       0.08       2.91 f
  U2917/Y (AOI221XLTS)                                    0.43       3.34 r
  U2918/Y (OAI221XLTS)                                    0.24       3.58 f
  u_fpalu_s2_br4_pp_r_reg_34_/D (DFFQX1TS)                0.00       3.58 f
  data arrival time                                                  3.58

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_34_/CK (DFFQX1TS)               0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -3.58
  --------------------------------------------------------------------------
  slack (MET)                                                      386.07


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_46_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  U2138/Y (INVX2TS)                                       0.11       0.82 r
  U2139/Y (NAND4XLTS)                                     0.18       1.01 f
  U1522/Y (NOR2XLTS)                                      0.49       1.50 r
  U1709/Y (INVX2TS)                                       0.28       1.78 f
  U1710/Y (INVX2TS)                                       0.14       1.92 r
  U2140/Y (INVX2TS)                                       0.11       2.02 f
  U1796/Y (INVX2TS)                                       0.09       2.12 r
  U1797/Y (INVX2TS)                                       0.08       2.20 f
  U1521/Y (OR2X1TS)                                       0.48       2.68 f
  U1847/Y (INVX2TS)                                       0.15       2.83 r
  U2701/Y (INVX2TS)                                       0.08       2.91 f
  U2921/Y (AOI221XLTS)                                    0.43       3.34 r
  U2922/Y (OAI221XLTS)                                    0.24       3.58 f
  u_fpalu_s2_br4_pp_r_reg_46_/D (DFFQX1TS)                0.00       3.58 f
  data arrival time                                                  3.58

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_46_/CK (DFFQX1TS)               0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -3.58
  --------------------------------------------------------------------------
  slack (MET)                                                      386.07


  Startpoint: u_fpalu_s4_many_r_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_lzd_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_19_/CK (DFFQX1TS)                 0.00       0.00 r
  u_fpalu_s4_many_r_reg_19_/Q (DFFQX1TS)                  0.71       0.71 f
  U2371/Y (NOR4XLTS)                                      0.45       1.17 r
  U2372/Y (NAND2X1TS)                                     0.31       1.48 f
  U2373/Y (NOR2XLTS)                                      0.42       1.90 r
  U2379/Y (AOI211XLTS)                                    0.36       2.27 f
  U2382/Y (NAND4XLTS)                                     0.27       2.54 r
  U2383/Y (NOR2XLTS)                                      0.20       2.74 f
  U2004/Y (OAI21XLTS)                                     0.15       2.89 r
  U2691/Y (NAND3BXLTS)                                    0.30       3.19 f
  U2699/Y (OAI32X1TS)                                     0.28       3.47 r
  U2700/Y (NOR2XLTS)                                      0.12       3.59 f
  u_fpalu_s5_lzd_r_reg_0_/D (DFFQX1TS)                    0.00       3.59 f
  data arrival time                                                  3.59

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00     390.00 r
  library setup time                                     -0.32     389.68
  data required time                                               389.68
  --------------------------------------------------------------------------
  data required time                                               389.68
  data arrival time                                                 -3.59
  --------------------------------------------------------------------------
  slack (MET)                                                      386.09


  Startpoint: u_fpalu_s5_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_0_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_0_/Q (DFFQX1TS)                 0.74       0.74 f
  U1689/Y (INVX2TS)                                       0.12       0.86 r
  U1475/Y (NAND3XLTS)                                     0.21       1.07 f
  U2039/Y (INVX2TS)                                       0.13       1.20 r
  U2043/Y (NAND2X1TS)                                     0.15       1.35 f
  U2049/Y (NOR2BX1TS)                                     0.25       1.59 r
  U2050/Y (NAND2X1TS)                                     0.17       1.76 f
  U2051/Y (XNOR2X1TS)                                     0.30       2.06 f
  U2052/Y (INVX2TS)                                       0.15       2.21 r
  U2055/Y (NAND2X1TS)                                     0.10       2.31 f
  U1922/Y (OR2X1TS)                                       0.48       2.79 f
  U1751/Y (INVX2TS)                                       0.18       2.96 r
  U1753/Y (INVX2TS)                                       0.10       3.07 f
  U2135/Y (NOR2X1TS)                                      0.41       3.47 r
  U2136/Y (CLKBUFX2TS)                                    0.38       3.85 r
  dout_29i[0] (out)                                       0.00       3.85 r
  data arrival time                                                  3.85

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                  -0.05     389.95
  data required time                                               389.95
  --------------------------------------------------------------------------
  data required time                                               389.95
  data arrival time                                                 -3.85
  --------------------------------------------------------------------------
  slack (MET)                                                      386.10


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[8] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.76       0.76 f
  U1475/Y (NAND3XLTS)                                     0.26       1.02 r
  U2039/Y (INVX2TS)                                       0.14       1.16 f
  U2040/Y (NOR2XLTS)                                      0.32       1.48 r
  U2044/Y (INVX2TS)                                       0.19       1.66 f
  U1668/Y (NOR2XLTS)                                      0.53       2.20 r
  U1667/Y (INVX2TS)                                       0.34       2.54 f
  U1666/Y (INVX2TS)                                       0.15       2.70 r
  U1669/Y (INVX2TS)                                       0.09       2.79 f
  U1670/Y (INVX2TS)                                       0.09       2.88 r
  U2113/Y (OAI2BB1X1TS)                                   0.24       3.12 r
  U2114/Y (AOI21X1TS)                                     0.14       3.26 f
  U1920/Y (OAI222X1TS)                                    0.59       3.84 r
  dout[8] (out)                                           0.00       3.84 r
  data arrival time                                                  3.84

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                  -0.05     389.95
  data required time                                               389.95
  --------------------------------------------------------------------------
  data required time                                               389.95
  data arrival time                                                 -3.84
  --------------------------------------------------------------------------
  slack (MET)                                                      386.11


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[20]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.76       0.76 f
  U1475/Y (NAND3XLTS)                                     0.26       1.02 r
  U2039/Y (INVX2TS)                                       0.14       1.16 f
  U2040/Y (NOR2XLTS)                                      0.32       1.48 r
  U2044/Y (INVX2TS)                                       0.19       1.66 f
  U1668/Y (NOR2XLTS)                                      0.53       2.20 r
  U1667/Y (INVX2TS)                                       0.34       2.54 f
  U1666/Y (INVX2TS)                                       0.15       2.70 r
  U2104/Y (AOI22X1TS)                                     0.19       2.88 f
  U1646/Y (INVX2TS)                                       0.13       3.01 r
  U1647/Y (INVX2TS)                                       0.08       3.09 f
  U1501/Y (NOR3BXLTS)                                     0.26       3.36 r
  U2022/Y (AOI211XLTS)                                    0.17       3.53 f
  U2779/Y (OAI211X1TS)                                    0.30       3.83 r
  dout_29i[20] (out)                                      0.00       3.83 r
  data arrival time                                                  3.83

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                  -0.05     389.95
  data required time                                               389.95
  --------------------------------------------------------------------------
  data required time                                               389.95
  data arrival time                                                 -3.83
  --------------------------------------------------------------------------
  slack (MET)                                                      386.12


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[6] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.76       0.76 f
  U1475/Y (NAND3XLTS)                                     0.26       1.02 r
  U2039/Y (INVX2TS)                                       0.14       1.16 f
  U2040/Y (NOR2XLTS)                                      0.32       1.48 r
  U2044/Y (INVX2TS)                                       0.19       1.66 f
  U1668/Y (NOR2XLTS)                                      0.53       2.20 r
  U1667/Y (INVX2TS)                                       0.34       2.54 f
  U1666/Y (INVX2TS)                                       0.15       2.70 r
  U1669/Y (INVX2TS)                                       0.09       2.79 f
  U1671/Y (INVX2TS)                                       0.10       2.89 r
  U2079/Y (AOI22X1TS)                                     0.14       3.03 f
  U2081/Y (NAND2X1TS)                                     0.19       3.22 r
  U1491/Y (AO22XLTS)                                      0.60       3.82 r
  dout[6] (out)                                           0.00       3.82 r
  data arrival time                                                  3.82

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                  -0.05     389.95
  data required time                                               389.95
  --------------------------------------------------------------------------
  data required time                                               389.95
  data arrival time                                                 -3.82
  --------------------------------------------------------------------------
  slack (MET)                                                      386.13


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[11] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.76       0.76 f
  U1475/Y (NAND3XLTS)                                     0.26       1.02 r
  U2039/Y (INVX2TS)                                       0.14       1.16 f
  U2040/Y (NOR2XLTS)                                      0.32       1.48 r
  U2044/Y (INVX2TS)                                       0.19       1.66 f
  U1668/Y (NOR2XLTS)                                      0.53       2.20 r
  U1667/Y (INVX2TS)                                       0.34       2.54 f
  U1666/Y (INVX2TS)                                       0.15       2.70 r
  U1669/Y (INVX2TS)                                       0.09       2.79 f
  U1670/Y (INVX2TS)                                       0.09       2.88 r
  U2068/Y (AOI22X1TS)                                     0.13       3.01 f
  U2070/Y (NAND2X1TS)                                     0.16       3.17 r
  U2119/Y (INVX2TS)                                       0.11       3.28 f
  U2120/Y (OAI22X1TS)                                     0.14       3.43 r
  U2121/Y (AOI21X1TS)                                     0.12       3.55 f
  U2122/Y (OAI21X1TS)                                     0.27       3.82 r
  dout[11] (out)                                          0.00       3.82 r
  data arrival time                                                  3.82

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                  -0.05     389.95
  data required time                                               389.95
  --------------------------------------------------------------------------
  data required time                                               389.95
  data arrival time                                                 -3.82
  --------------------------------------------------------------------------
  slack (MET)                                                      386.13


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_37_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  U2138/Y (INVX2TS)                                       0.11       0.82 r
  U2139/Y (NAND4XLTS)                                     0.18       1.01 f
  U1522/Y (NOR2XLTS)                                      0.49       1.50 r
  U1709/Y (INVX2TS)                                       0.28       1.78 f
  U1710/Y (INVX2TS)                                       0.14       1.92 r
  U2140/Y (INVX2TS)                                       0.11       2.02 f
  U1796/Y (INVX2TS)                                       0.09       2.12 r
  U1798/Y (INVX2TS)                                       0.08       2.20 f
  U1956/Y (CLKAND2X2TS)                                   0.28       2.48 f
  U1957/Y (INVX2TS)                                       0.15       2.63 r
  U1627/Y (INVX2TS)                                       0.08       2.72 f
  U1628/Y (INVX2TS)                                       0.07       2.79 r
  U2362/Y (INVX2TS)                                       0.06       2.85 f
  U3241/Y (AOI221XLTS)                                    0.43       3.28 r
  U3242/Y (OAI221XLTS)                                    0.24       3.52 f
  u_fpalu_s2_br4_pp_r_reg_37_/D (DFFQX1TS)                0.00       3.52 f
  data arrival time                                                  3.52

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_37_/CK (DFFQX1TS)               0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -3.52
  --------------------------------------------------------------------------
  slack (MET)                                                      386.13


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_49_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  U2138/Y (INVX2TS)                                       0.11       0.82 r
  U2139/Y (NAND4XLTS)                                     0.18       1.01 f
  U1522/Y (NOR2XLTS)                                      0.49       1.50 r
  U1709/Y (INVX2TS)                                       0.28       1.78 f
  U1710/Y (INVX2TS)                                       0.14       1.92 r
  U2140/Y (INVX2TS)                                       0.11       2.02 f
  U1796/Y (INVX2TS)                                       0.09       2.12 r
  U1798/Y (INVX2TS)                                       0.08       2.20 f
  U1956/Y (CLKAND2X2TS)                                   0.28       2.48 f
  U1957/Y (INVX2TS)                                       0.15       2.63 r
  U1627/Y (INVX2TS)                                       0.08       2.72 f
  U1628/Y (INVX2TS)                                       0.07       2.79 r
  U2362/Y (INVX2TS)                                       0.06       2.85 f
  U3250/Y (AOI221XLTS)                                    0.43       3.28 r
  U3251/Y (OAI221XLTS)                                    0.24       3.52 f
  u_fpalu_s2_br4_pp_r_reg_49_/D (DFFQX1TS)                0.00       3.52 f
  data arrival time                                                  3.52

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_49_/CK (DFFQX1TS)               0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -3.52
  --------------------------------------------------------------------------
  slack (MET)                                                      386.13


  Startpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_sub_eb_abs_r_reg_0_/CK (DFFQX1TS)         0.00       0.00 r
  u_fpalu_s2_ea_sub_eb_abs_r_reg_0_/Q (DFFQX1TS)          0.73       0.73 f
  U2344/Y (INVX2TS)                                       0.09       0.82 r
  U1519/Y (OR2X1TS)                                       0.31       1.12 r
  U1617/Y (INVX2TS)                                       0.19       1.31 f
  U1661/Y (INVX2TS)                                       0.10       1.41 r
  U1662/Y (INVX2TS)                                       0.07       1.48 f
  U3008/Y (AOI222XLTS)                                    0.75       2.23 r
  U3009/Y (INVX2TS)                                       0.36       2.59 f
  U3043/Y (AOI222XLTS)                                    0.54       3.13 r
  U3044/Y (XNOR2X1TS)                                     0.38       3.51 f
  u_fpalu_s3_rhs_r_reg_11_/D (DFFQX1TS)                   0.00       3.51 f
  data arrival time                                                  3.51

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_rhs_r_reg_11_/CK (DFFQX1TS)                  0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -3.51
  --------------------------------------------------------------------------
  slack (MET)                                                      386.14


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[5] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.76       0.76 f
  U1475/Y (NAND3XLTS)                                     0.26       1.02 r
  U2039/Y (INVX2TS)                                       0.14       1.16 f
  U2040/Y (NOR2XLTS)                                      0.32       1.48 r
  U2044/Y (INVX2TS)                                       0.19       1.66 f
  U2045/Y (NAND2X1TS)                                     0.14       1.80 r
  U1503/Y (NOR2BX1TS)                                     0.14       1.94 f
  U1476/Y (INVX2TS)                                       0.16       2.11 r
  U1615/Y (INVX2TS)                                       0.11       2.22 f
  U1659/Y (INVX2TS)                                       0.07       2.30 r
  U1660/Y (INVX2TS)                                       0.07       2.37 f
  U1505/Y (AOI222XLTS)                                    0.72       3.08 r
  U1642/Y (INVX2TS)                                       0.31       3.40 f
  U1643/Y (INVX2TS)                                       0.14       3.53 r
  U2038/Y (OAI22X1TS)                                     0.27       3.80 f
  dout[5] (out)                                           0.00       3.80 f
  data arrival time                                                  3.80

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                  -0.05     389.95
  data required time                                               389.95
  --------------------------------------------------------------------------
  data required time                                               389.95
  data arrival time                                                 -3.80
  --------------------------------------------------------------------------
  slack (MET)                                                      386.15


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  U2138/Y (INVX2TS)                                       0.11       0.82 r
  U2139/Y (NAND4XLTS)                                     0.18       1.01 f
  U1522/Y (NOR2XLTS)                                      0.49       1.50 r
  U1709/Y (INVX2TS)                                       0.28       1.78 f
  U1710/Y (INVX2TS)                                       0.14       1.92 r
  U2140/Y (INVX2TS)                                       0.11       2.02 f
  U1796/Y (INVX2TS)                                       0.09       2.12 r
  U1798/Y (INVX2TS)                                       0.08       2.20 f
  U1956/Y (CLKAND2X2TS)                                   0.28       2.48 f
  U1957/Y (INVX2TS)                                       0.15       2.63 r
  U1627/Y (INVX2TS)                                       0.08       2.72 f
  U1628/Y (INVX2TS)                                       0.07       2.79 r
  U2362/Y (INVX2TS)                                       0.06       2.85 f
  U2365/Y (AOI221XLTS)                                    0.48       3.33 r
  U2366/Y (INVX2TS)                                       0.19       3.52 f
  u_fpalu_s2_br4_pp_r_reg_0_/D (DFFQX1TS)                 0.00       3.52 f
  data arrival time                                                  3.52

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_0_/CK (DFFQX1TS)                0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -3.52
  --------------------------------------------------------------------------
  slack (MET)                                                      386.15


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[13] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.76       0.76 f
  U1475/Y (NAND3XLTS)                                     0.26       1.02 r
  U2039/Y (INVX2TS)                                       0.14       1.16 f
  U2040/Y (NOR2XLTS)                                      0.32       1.48 r
  U2044/Y (INVX2TS)                                       0.19       1.66 f
  U2045/Y (NAND2X1TS)                                     0.14       1.80 r
  U1503/Y (NOR2BX1TS)                                     0.14       1.94 f
  U1476/Y (INVX2TS)                                       0.16       2.11 r
  U1615/Y (INVX2TS)                                       0.11       2.22 f
  U1659/Y (INVX2TS)                                       0.07       2.30 r
  U1660/Y (INVX2TS)                                       0.07       2.37 f
  U1505/Y (AOI222XLTS)                                    0.72       3.08 r
  U1642/Y (INVX2TS)                                       0.31       3.40 f
  U1643/Y (INVX2TS)                                       0.14       3.53 r
  U2102/Y (OAI21X1TS)                                     0.25       3.79 f
  dout[13] (out)                                          0.00       3.79 f
  data arrival time                                                  3.79

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                  -0.05     389.95
  data required time                                               389.95
  --------------------------------------------------------------------------
  data required time                                               389.95
  data arrival time                                                 -3.79
  --------------------------------------------------------------------------
  slack (MET)                                                      386.16


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[7] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.76       0.76 f
  U1475/Y (NAND3XLTS)                                     0.26       1.02 r
  U2039/Y (INVX2TS)                                       0.14       1.16 f
  U2043/Y (NAND2X1TS)                                     0.15       1.31 r
  U2049/Y (NOR2BX1TS)                                     0.14       1.45 f
  U2056/Y (NOR2XLTS)                                      0.38       1.84 r
  U2064/Y (NAND2X1TS)                                     0.26       2.09 f
  U1504/Y (NOR2XLTS)                                      0.63       2.72 r
  U1706/Y (INVX2TS)                                       0.36       3.09 f
  U1707/Y (INVX2TS)                                       0.16       3.24 r
  U1917/Y (INVX2TS)                                       0.10       3.35 f
  U1919/Y (OAI222X1TS)                                    0.43       3.78 r
  dout[7] (out)                                           0.00       3.78 r
  data arrival time                                                  3.78

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                  -0.05     389.95
  data required time                                               389.95
  --------------------------------------------------------------------------
  data required time                                               389.95
  data arrival time                                                 -3.78
  --------------------------------------------------------------------------
  slack (MET)                                                      386.17


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  U2138/Y (INVX2TS)                                       0.11       0.82 r
  U2139/Y (NAND4XLTS)                                     0.18       1.01 f
  U1522/Y (NOR2XLTS)                                      0.49       1.50 r
  U1709/Y (INVX2TS)                                       0.28       1.78 f
  U1710/Y (INVX2TS)                                       0.14       1.92 r
  U2140/Y (INVX2TS)                                       0.11       2.02 f
  U1796/Y (INVX2TS)                                       0.09       2.12 r
  U1797/Y (INVX2TS)                                       0.08       2.20 f
  U1521/Y (OR2X1TS)                                       0.48       2.68 f
  U1847/Y (INVX2TS)                                       0.15       2.83 r
  U2701/Y (INVX2TS)                                       0.08       2.91 f
  U1904/Y (CLKBUFX2TS)                                    0.22       3.13 f
  U2704/Y (AOI22X1TS)                                     0.23       3.36 r
  U2705/Y (OAI21XLTS)                                     0.12       3.49 f
  u_fpalu_s2_br4_pp_r_reg_10_/D (DFFQX1TS)                0.00       3.49 f
  data arrival time                                                  3.49

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_10_/CK (DFFQX1TS)               0.00     390.00 r
  library setup time                                     -0.32     389.68
  data required time                                               389.68
  --------------------------------------------------------------------------
  data required time                                               389.68
  data arrival time                                                 -3.49
  --------------------------------------------------------------------------
  slack (MET)                                                      386.19


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  U2138/Y (INVX2TS)                                       0.11       0.82 r
  U2139/Y (NAND4XLTS)                                     0.18       1.01 f
  U1522/Y (NOR2XLTS)                                      0.49       1.50 r
  U1709/Y (INVX2TS)                                       0.28       1.78 f
  U1710/Y (INVX2TS)                                       0.14       1.92 r
  U2140/Y (INVX2TS)                                       0.11       2.02 f
  U1796/Y (INVX2TS)                                       0.09       2.12 r
  U1798/Y (INVX2TS)                                       0.08       2.20 f
  U2719/Y (AOI22X1TS)                                     0.37       2.57 r
  U1767/Y (INVX2TS)                                       0.20       2.77 f
  U2018/Y (AOI221XLTS)                                    0.45       3.22 r
  U2980/Y (OAI221XLTS)                                    0.24       3.46 f
  u_fpalu_s2_br4_pp_r_reg_15_/D (DFFQX1TS)                0.00       3.46 f
  data arrival time                                                  3.46

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_15_/CK (DFFQX1TS)               0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -3.46
  --------------------------------------------------------------------------
  slack (MET)                                                      386.20


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  U2138/Y (INVX2TS)                                       0.11       0.82 r
  U2139/Y (NAND4XLTS)                                     0.18       1.01 f
  U1522/Y (NOR2XLTS)                                      0.49       1.50 r
  U1709/Y (INVX2TS)                                       0.28       1.78 f
  U1710/Y (INVX2TS)                                       0.14       1.92 r
  U2140/Y (INVX2TS)                                       0.11       2.02 f
  U1796/Y (INVX2TS)                                       0.09       2.12 r
  U1798/Y (INVX2TS)                                       0.08       2.20 f
  U2724/Y (AOI22X1TS)                                     0.37       2.57 r
  U1778/Y (INVX2TS)                                       0.20       2.77 f
  U2945/Y (AOI221XLTS)                                    0.45       3.22 r
  U2946/Y (OAI221XLTS)                                    0.24       3.46 f
  u_fpalu_s2_br4_pp_r_reg_19_/D (DFFQX1TS)                0.00       3.46 f
  data arrival time                                                  3.46

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_19_/CK (DFFQX1TS)               0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -3.46
  --------------------------------------------------------------------------
  slack (MET)                                                      386.20


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  U2138/Y (INVX2TS)                                       0.11       0.82 r
  U2139/Y (NAND4XLTS)                                     0.18       1.01 f
  U1522/Y (NOR2XLTS)                                      0.49       1.50 r
  U1709/Y (INVX2TS)                                       0.28       1.78 f
  U1710/Y (INVX2TS)                                       0.14       1.92 r
  U2140/Y (INVX2TS)                                       0.11       2.02 f
  U1796/Y (INVX2TS)                                       0.09       2.12 r
  U1798/Y (INVX2TS)                                       0.08       2.20 f
  U2713/Y (AOI22X1TS)                                     0.37       2.57 r
  U1770/Y (INVX2TS)                                       0.20       2.77 f
  U2937/Y (AOI221XLTS)                                    0.45       3.22 r
  U2938/Y (OAI221XLTS)                                    0.24       3.46 f
  u_fpalu_s2_br4_pp_r_reg_20_/D (DFFQX1TS)                0.00       3.46 f
  data arrival time                                                  3.46

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_20_/CK (DFFQX1TS)               0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -3.46
  --------------------------------------------------------------------------
  slack (MET)                                                      386.20


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  U2138/Y (INVX2TS)                                       0.11       0.82 r
  U2139/Y (NAND4XLTS)                                     0.18       1.01 f
  U1522/Y (NOR2XLTS)                                      0.49       1.50 r
  U1709/Y (INVX2TS)                                       0.28       1.78 f
  U1710/Y (INVX2TS)                                       0.14       1.92 r
  U2140/Y (INVX2TS)                                       0.11       2.02 f
  U1796/Y (INVX2TS)                                       0.09       2.12 r
  U1798/Y (INVX2TS)                                       0.08       2.20 f
  U2719/Y (AOI22X1TS)                                     0.37       2.57 r
  U1767/Y (INVX2TS)                                       0.20       2.77 f
  U2981/Y (AOI221XLTS)                                    0.45       3.22 r
  U2982/Y (OAI221XLTS)                                    0.24       3.46 f
  u_fpalu_s2_br4_pp_r_reg_27_/D (DFFQX1TS)                0.00       3.46 f
  data arrival time                                                  3.46

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_27_/CK (DFFQX1TS)               0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -3.46
  --------------------------------------------------------------------------
  slack (MET)                                                      386.20


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  U2138/Y (INVX2TS)                                       0.11       0.82 r
  U2139/Y (NAND4XLTS)                                     0.18       1.01 f
  U1522/Y (NOR2XLTS)                                      0.49       1.50 r
  U1709/Y (INVX2TS)                                       0.28       1.78 f
  U1710/Y (INVX2TS)                                       0.14       1.92 r
  U2140/Y (INVX2TS)                                       0.11       2.02 f
  U1796/Y (INVX2TS)                                       0.09       2.12 r
  U1798/Y (INVX2TS)                                       0.08       2.20 f
  U2724/Y (AOI22X1TS)                                     0.37       2.57 r
  U1778/Y (INVX2TS)                                       0.20       2.77 f
  U2947/Y (AOI221XLTS)                                    0.45       3.22 r
  U2948/Y (OAI221XLTS)                                    0.24       3.46 f
  u_fpalu_s2_br4_pp_r_reg_31_/D (DFFQX1TS)                0.00       3.46 f
  data arrival time                                                  3.46

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_31_/CK (DFFQX1TS)               0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -3.46
  --------------------------------------------------------------------------
  slack (MET)                                                      386.20


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_39_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  U2138/Y (INVX2TS)                                       0.11       0.82 r
  U2139/Y (NAND4XLTS)                                     0.18       1.01 f
  U1522/Y (NOR2XLTS)                                      0.49       1.50 r
  U1709/Y (INVX2TS)                                       0.28       1.78 f
  U1710/Y (INVX2TS)                                       0.14       1.92 r
  U2140/Y (INVX2TS)                                       0.11       2.02 f
  U1796/Y (INVX2TS)                                       0.09       2.12 r
  U1798/Y (INVX2TS)                                       0.08       2.20 f
  U2719/Y (AOI22X1TS)                                     0.37       2.57 r
  U1767/Y (INVX2TS)                                       0.20       2.77 f
  U2983/Y (AOI221XLTS)                                    0.45       3.22 r
  U2984/Y (OAI221XLTS)                                    0.24       3.46 f
  u_fpalu_s2_br4_pp_r_reg_39_/D (DFFQX1TS)                0.00       3.46 f
  data arrival time                                                  3.46

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_39_/CK (DFFQX1TS)               0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -3.46
  --------------------------------------------------------------------------
  slack (MET)                                                      386.20


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_43_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  U2138/Y (INVX2TS)                                       0.11       0.82 r
  U2139/Y (NAND4XLTS)                                     0.18       1.01 f
  U1522/Y (NOR2XLTS)                                      0.49       1.50 r
  U1709/Y (INVX2TS)                                       0.28       1.78 f
  U1710/Y (INVX2TS)                                       0.14       1.92 r
  U2140/Y (INVX2TS)                                       0.11       2.02 f
  U1796/Y (INVX2TS)                                       0.09       2.12 r
  U1798/Y (INVX2TS)                                       0.08       2.20 f
  U2724/Y (AOI22X1TS)                                     0.37       2.57 r
  U1778/Y (INVX2TS)                                       0.20       2.77 f
  U2949/Y (AOI221XLTS)                                    0.45       3.22 r
  U2950/Y (OAI221XLTS)                                    0.24       3.46 f
  u_fpalu_s2_br4_pp_r_reg_43_/D (DFFQX1TS)                0.00       3.46 f
  data arrival time                                                  3.46

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_43_/CK (DFFQX1TS)               0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -3.46
  --------------------------------------------------------------------------
  slack (MET)                                                      386.20


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_44_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  U2138/Y (INVX2TS)                                       0.11       0.82 r
  U2139/Y (NAND4XLTS)                                     0.18       1.01 f
  U1522/Y (NOR2XLTS)                                      0.49       1.50 r
  U1709/Y (INVX2TS)                                       0.28       1.78 f
  U1710/Y (INVX2TS)                                       0.14       1.92 r
  U2140/Y (INVX2TS)                                       0.11       2.02 f
  U1796/Y (INVX2TS)                                       0.09       2.12 r
  U1798/Y (INVX2TS)                                       0.08       2.20 f
  U2713/Y (AOI22X1TS)                                     0.37       2.57 r
  U1770/Y (INVX2TS)                                       0.20       2.77 f
  U2016/Y (AOI221XLTS)                                    0.45       3.22 r
  U2941/Y (OAI221XLTS)                                    0.24       3.46 f
  u_fpalu_s2_br4_pp_r_reg_44_/D (DFFQX1TS)                0.00       3.46 f
  data arrival time                                                  3.46

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_44_/CK (DFFQX1TS)               0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -3.46
  --------------------------------------------------------------------------
  slack (MET)                                                      386.20


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_51_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  U2138/Y (INVX2TS)                                       0.11       0.82 r
  U2139/Y (NAND4XLTS)                                     0.18       1.01 f
  U1522/Y (NOR2XLTS)                                      0.49       1.50 r
  U1709/Y (INVX2TS)                                       0.28       1.78 f
  U1710/Y (INVX2TS)                                       0.14       1.92 r
  U2140/Y (INVX2TS)                                       0.11       2.02 f
  U1796/Y (INVX2TS)                                       0.09       2.12 r
  U1798/Y (INVX2TS)                                       0.08       2.20 f
  U2719/Y (AOI22X1TS)                                     0.37       2.57 r
  U1767/Y (INVX2TS)                                       0.20       2.77 f
  U2985/Y (AOI221XLTS)                                    0.45       3.22 r
  U2986/Y (OAI221XLTS)                                    0.24       3.46 f
  u_fpalu_s2_br4_pp_r_reg_51_/D (DFFQX1TS)                0.00       3.46 f
  data arrival time                                                  3.46

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_51_/CK (DFFQX1TS)               0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -3.46
  --------------------------------------------------------------------------
  slack (MET)                                                      386.20


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_55_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  U2138/Y (INVX2TS)                                       0.11       0.82 r
  U2139/Y (NAND4XLTS)                                     0.18       1.01 f
  U1522/Y (NOR2XLTS)                                      0.49       1.50 r
  U1709/Y (INVX2TS)                                       0.28       1.78 f
  U1710/Y (INVX2TS)                                       0.14       1.92 r
  U2140/Y (INVX2TS)                                       0.11       2.02 f
  U1796/Y (INVX2TS)                                       0.09       2.12 r
  U1798/Y (INVX2TS)                                       0.08       2.20 f
  U2724/Y (AOI22X1TS)                                     0.37       2.57 r
  U1778/Y (INVX2TS)                                       0.20       2.77 f
  U2015/Y (AOI221XLTS)                                    0.45       3.22 r
  U2951/Y (OAI221XLTS)                                    0.24       3.46 f
  u_fpalu_s2_br4_pp_r_reg_55_/D (DFFQX1TS)                0.00       3.46 f
  data arrival time                                                  3.46

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_55_/CK (DFFQX1TS)               0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -3.46
  --------------------------------------------------------------------------
  slack (MET)                                                      386.20


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_56_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  U2138/Y (INVX2TS)                                       0.11       0.82 r
  U2139/Y (NAND4XLTS)                                     0.18       1.01 f
  U1522/Y (NOR2XLTS)                                      0.49       1.50 r
  U1709/Y (INVX2TS)                                       0.28       1.78 f
  U1710/Y (INVX2TS)                                       0.14       1.92 r
  U2140/Y (INVX2TS)                                       0.11       2.02 f
  U1796/Y (INVX2TS)                                       0.09       2.12 r
  U1798/Y (INVX2TS)                                       0.08       2.20 f
  U2713/Y (AOI22X1TS)                                     0.37       2.57 r
  U1770/Y (INVX2TS)                                       0.20       2.77 f
  U2942/Y (AOI221XLTS)                                    0.45       3.22 r
  U2943/Y (OAI221XLTS)                                    0.24       3.46 f
  u_fpalu_s2_br4_pp_r_reg_56_/D (DFFQX1TS)                0.00       3.46 f
  data arrival time                                                  3.46

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_56_/CK (DFFQX1TS)               0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -3.46
  --------------------------------------------------------------------------
  slack (MET)                                                      386.20


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_32_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  U2138/Y (INVX2TS)                                       0.11       0.82 r
  U2139/Y (NAND4XLTS)                                     0.18       1.01 f
  U1522/Y (NOR2XLTS)                                      0.49       1.50 r
  U1709/Y (INVX2TS)                                       0.28       1.78 f
  U1710/Y (INVX2TS)                                       0.14       1.92 r
  U2140/Y (INVX2TS)                                       0.11       2.02 f
  U1796/Y (INVX2TS)                                       0.09       2.12 r
  U1798/Y (INVX2TS)                                       0.08       2.20 f
  U2713/Y (AOI22X1TS)                                     0.37       2.57 r
  U1770/Y (INVX2TS)                                       0.20       2.77 f
  U2939/Y (AOI221XLTS)                                    0.45       3.22 r
  U2940/Y (OAI221XLTS)                                    0.24       3.46 f
  u_fpalu_s2_br4_pp_r_reg_32_/D (DFFQX1TS)                0.00       3.46 f
  data arrival time                                                  3.46

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_32_/CK (DFFQX1TS)               0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -3.46
  --------------------------------------------------------------------------
  slack (MET)                                                      386.20


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  U2138/Y (INVX2TS)                                       0.11       0.82 r
  U2139/Y (NAND4XLTS)                                     0.18       1.01 f
  U1522/Y (NOR2XLTS)                                      0.49       1.50 r
  U1709/Y (INVX2TS)                                       0.28       1.78 f
  U1710/Y (INVX2TS)                                       0.14       1.92 r
  U2140/Y (INVX2TS)                                       0.11       2.02 f
  U1796/Y (INVX2TS)                                       0.09       2.12 r
  U1797/Y (INVX2TS)                                       0.08       2.20 f
  U2709/Y (AOI22X1TS)                                     0.37       2.57 r
  U1758/Y (INVX2TS)                                       0.20       2.77 f
  U2962/Y (AOI221XLTS)                                    0.45       3.22 r
  U2963/Y (OAI221XLTS)                                    0.24       3.46 f
  u_fpalu_s2_br4_pp_r_reg_17_/D (DFFQX1TS)                0.00       3.46 f
  data arrival time                                                  3.46

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_17_/CK (DFFQX1TS)               0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -3.46
  --------------------------------------------------------------------------
  slack (MET)                                                      386.20


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  U2138/Y (INVX2TS)                                       0.11       0.82 r
  U2139/Y (NAND4XLTS)                                     0.18       1.01 f
  U1522/Y (NOR2XLTS)                                      0.49       1.50 r
  U1709/Y (INVX2TS)                                       0.28       1.78 f
  U1710/Y (INVX2TS)                                       0.14       1.92 r
  U2140/Y (INVX2TS)                                       0.11       2.02 f
  U1796/Y (INVX2TS)                                       0.09       2.12 r
  U1797/Y (INVX2TS)                                       0.08       2.20 f
  U2703/Y (AOI22X1TS)                                     0.37       2.57 r
  U1761/Y (INVX2TS)                                       0.20       2.77 f
  U2929/Y (AOI221XLTS)                                    0.45       3.22 r
  U2930/Y (OAI221XLTS)                                    0.24       3.46 f
  u_fpalu_s2_br4_pp_r_reg_21_/D (DFFQX1TS)                0.00       3.46 f
  data arrival time                                                  3.46

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_21_/CK (DFFQX1TS)               0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -3.46
  --------------------------------------------------------------------------
  slack (MET)                                                      386.20


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  U2138/Y (INVX2TS)                                       0.11       0.82 r
  U2139/Y (NAND4XLTS)                                     0.18       1.01 f
  U1522/Y (NOR2XLTS)                                      0.49       1.50 r
  U1709/Y (INVX2TS)                                       0.28       1.78 f
  U1710/Y (INVX2TS)                                       0.14       1.92 r
  U2140/Y (INVX2TS)                                       0.11       2.02 f
  U1796/Y (INVX2TS)                                       0.09       2.12 r
  U1797/Y (INVX2TS)                                       0.08       2.20 f
  U2709/Y (AOI22X1TS)                                     0.37       2.57 r
  U1758/Y (INVX2TS)                                       0.20       2.77 f
  U2964/Y (AOI221XLTS)                                    0.45       3.22 r
  U2965/Y (OAI221XLTS)                                    0.24       3.46 f
  u_fpalu_s2_br4_pp_r_reg_29_/D (DFFQX1TS)                0.00       3.46 f
  data arrival time                                                  3.46

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_29_/CK (DFFQX1TS)               0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -3.46
  --------------------------------------------------------------------------
  slack (MET)                                                      386.20


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_33_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  U2138/Y (INVX2TS)                                       0.11       0.82 r
  U2139/Y (NAND4XLTS)                                     0.18       1.01 f
  U1522/Y (NOR2XLTS)                                      0.49       1.50 r
  U1709/Y (INVX2TS)                                       0.28       1.78 f
  U1710/Y (INVX2TS)                                       0.14       1.92 r
  U2140/Y (INVX2TS)                                       0.11       2.02 f
  U1796/Y (INVX2TS)                                       0.09       2.12 r
  U1797/Y (INVX2TS)                                       0.08       2.20 f
  U2703/Y (AOI22X1TS)                                     0.37       2.57 r
  U1761/Y (INVX2TS)                                       0.20       2.77 f
  U2017/Y (AOI221XLTS)                                    0.45       3.22 r
  U2931/Y (OAI221XLTS)                                    0.24       3.46 f
  u_fpalu_s2_br4_pp_r_reg_33_/D (DFFQX1TS)                0.00       3.46 f
  data arrival time                                                  3.46

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_33_/CK (DFFQX1TS)               0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -3.46
  --------------------------------------------------------------------------
  slack (MET)                                                      386.20


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_41_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  U2138/Y (INVX2TS)                                       0.11       0.82 r
  U2139/Y (NAND4XLTS)                                     0.18       1.01 f
  U1522/Y (NOR2XLTS)                                      0.49       1.50 r
  U1709/Y (INVX2TS)                                       0.28       1.78 f
  U1710/Y (INVX2TS)                                       0.14       1.92 r
  U2140/Y (INVX2TS)                                       0.11       2.02 f
  U1796/Y (INVX2TS)                                       0.09       2.12 r
  U1797/Y (INVX2TS)                                       0.08       2.20 f
  U2709/Y (AOI22X1TS)                                     0.37       2.57 r
  U1758/Y (INVX2TS)                                       0.20       2.77 f
  U2966/Y (AOI221XLTS)                                    0.45       3.22 r
  U2967/Y (OAI221XLTS)                                    0.24       3.46 f
  u_fpalu_s2_br4_pp_r_reg_41_/D (DFFQX1TS)                0.00       3.46 f
  data arrival time                                                  3.46

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_41_/CK (DFFQX1TS)               0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -3.46
  --------------------------------------------------------------------------
  slack (MET)                                                      386.20


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_45_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  U2138/Y (INVX2TS)                                       0.11       0.82 r
  U2139/Y (NAND4XLTS)                                     0.18       1.01 f
  U1522/Y (NOR2XLTS)                                      0.49       1.50 r
  U1709/Y (INVX2TS)                                       0.28       1.78 f
  U1710/Y (INVX2TS)                                       0.14       1.92 r
  U2140/Y (INVX2TS)                                       0.11       2.02 f
  U1796/Y (INVX2TS)                                       0.09       2.12 r
  U1797/Y (INVX2TS)                                       0.08       2.20 f
  U2703/Y (AOI22X1TS)                                     0.37       2.57 r
  U1761/Y (INVX2TS)                                       0.20       2.77 f
  U2932/Y (AOI221XLTS)                                    0.45       3.22 r
  U2933/Y (OAI221XLTS)                                    0.24       3.46 f
  u_fpalu_s2_br4_pp_r_reg_45_/D (DFFQX1TS)                0.00       3.46 f
  data arrival time                                                  3.46

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_45_/CK (DFFQX1TS)               0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -3.46
  --------------------------------------------------------------------------
  slack (MET)                                                      386.20


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_53_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  U2138/Y (INVX2TS)                                       0.11       0.82 r
  U2139/Y (NAND4XLTS)                                     0.18       1.01 f
  U1522/Y (NOR2XLTS)                                      0.49       1.50 r
  U1709/Y (INVX2TS)                                       0.28       1.78 f
  U1710/Y (INVX2TS)                                       0.14       1.92 r
  U2140/Y (INVX2TS)                                       0.11       2.02 f
  U1796/Y (INVX2TS)                                       0.09       2.12 r
  U1797/Y (INVX2TS)                                       0.08       2.20 f
  U2709/Y (AOI22X1TS)                                     0.37       2.57 r
  U1758/Y (INVX2TS)                                       0.20       2.77 f
  U2968/Y (AOI221XLTS)                                    0.45       3.22 r
  U2969/Y (OAI221XLTS)                                    0.24       3.46 f
  u_fpalu_s2_br4_pp_r_reg_53_/D (DFFQX1TS)                0.00       3.46 f
  data arrival time                                                  3.46

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_53_/CK (DFFQX1TS)               0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -3.46
  --------------------------------------------------------------------------
  slack (MET)                                                      386.20


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_57_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  U2138/Y (INVX2TS)                                       0.11       0.82 r
  U2139/Y (NAND4XLTS)                                     0.18       1.01 f
  U1522/Y (NOR2XLTS)                                      0.49       1.50 r
  U1709/Y (INVX2TS)                                       0.28       1.78 f
  U1710/Y (INVX2TS)                                       0.14       1.92 r
  U2140/Y (INVX2TS)                                       0.11       2.02 f
  U1796/Y (INVX2TS)                                       0.09       2.12 r
  U1797/Y (INVX2TS)                                       0.08       2.20 f
  U2703/Y (AOI22X1TS)                                     0.37       2.57 r
  U1761/Y (INVX2TS)                                       0.20       2.77 f
  U2934/Y (AOI221XLTS)                                    0.45       3.22 r
  U2935/Y (OAI221XLTS)                                    0.24       3.46 f
  u_fpalu_s2_br4_pp_r_reg_57_/D (DFFQX1TS)                0.00       3.46 f
  data arrival time                                                  3.46

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_57_/CK (DFFQX1TS)               0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -3.46
  --------------------------------------------------------------------------
  slack (MET)                                                      386.20


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[14] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.76       0.76 f
  U1475/Y (NAND3XLTS)                                     0.26       1.02 r
  U2039/Y (INVX2TS)                                       0.14       1.16 f
  U2040/Y (NOR2XLTS)                                      0.32       1.48 r
  U2044/Y (INVX2TS)                                       0.19       1.66 f
  U1668/Y (NOR2XLTS)                                      0.53       2.20 r
  U1667/Y (INVX2TS)                                       0.34       2.54 f
  U1666/Y (INVX2TS)                                       0.15       2.70 r
  U1669/Y (INVX2TS)                                       0.09       2.79 f
  U1671/Y (INVX2TS)                                       0.10       2.89 r
  U2079/Y (AOI22X1TS)                                     0.14       3.03 f
  U2081/Y (NAND2X1TS)                                     0.19       3.22 r
  U2082/Y (AOI22X1TS)                                     0.20       3.42 f
  U2087/Y (OAI211X1TS)                                    0.32       3.75 r
  dout[14] (out)                                          0.00       3.75 r
  data arrival time                                                  3.75

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                  -0.05     389.95
  data required time                                               389.95
  --------------------------------------------------------------------------
  data required time                                               389.95
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                      386.21


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[16]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.76       0.76 f
  U1475/Y (NAND3XLTS)                                     0.26       1.02 r
  U2039/Y (INVX2TS)                                       0.14       1.16 f
  U2040/Y (NOR2XLTS)                                      0.32       1.48 r
  U2044/Y (INVX2TS)                                       0.19       1.66 f
  U1668/Y (NOR2XLTS)                                      0.53       2.20 r
  U1667/Y (INVX2TS)                                       0.34       2.54 f
  U1666/Y (INVX2TS)                                       0.15       2.70 r
  U1669/Y (INVX2TS)                                       0.09       2.79 f
  U1670/Y (INVX2TS)                                       0.09       2.88 r
  U2113/Y (OAI2BB1X1TS)                                   0.24       3.12 r
  U2114/Y (AOI21X1TS)                                     0.14       3.26 f
  U2762/Y (OAI211X1TS)                                    0.48       3.73 r
  dout_29i[16] (out)                                      0.00       3.73 r
  data arrival time                                                  3.73

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                  -0.05     389.95
  data required time                                               389.95
  --------------------------------------------------------------------------
  data required time                                               389.95
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                      386.22


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[10] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.76       0.76 f
  U1475/Y (NAND3XLTS)                                     0.26       1.02 r
  U2039/Y (INVX2TS)                                       0.14       1.16 f
  U2040/Y (NOR2XLTS)                                      0.32       1.48 r
  U2044/Y (INVX2TS)                                       0.19       1.66 f
  U1668/Y (NOR2XLTS)                                      0.53       2.20 r
  U1667/Y (INVX2TS)                                       0.34       2.54 f
  U1666/Y (INVX2TS)                                       0.15       2.70 r
  U1669/Y (INVX2TS)                                       0.09       2.79 f
  U1671/Y (INVX2TS)                                       0.10       2.89 r
  U2079/Y (AOI22X1TS)                                     0.14       3.03 f
  U2081/Y (NAND2X1TS)                                     0.19       3.22 r
  U2124/Y (AOI22X1TS)                                     0.16       3.38 f
  U2125/Y (OAI21X1TS)                                     0.32       3.70 r
  dout[10] (out)                                          0.00       3.70 r
  data arrival time                                                  3.70

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                  -0.05     389.95
  data required time                                               389.95
  --------------------------------------------------------------------------
  data required time                                               389.95
  data arrival time                                                 -3.70
  --------------------------------------------------------------------------
  slack (MET)                                                      386.25


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[15] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.76       0.76 f
  U1475/Y (NAND3XLTS)                                     0.26       1.02 r
  U2039/Y (INVX2TS)                                       0.14       1.16 f
  U2040/Y (NOR2XLTS)                                      0.32       1.48 r
  U2044/Y (INVX2TS)                                       0.19       1.66 f
  U1668/Y (NOR2XLTS)                                      0.53       2.20 r
  U1667/Y (INVX2TS)                                       0.34       2.54 f
  U1666/Y (INVX2TS)                                       0.15       2.70 r
  U1669/Y (INVX2TS)                                       0.09       2.79 f
  U1670/Y (INVX2TS)                                       0.09       2.88 r
  U2068/Y (AOI22X1TS)                                     0.13       3.01 f
  U2070/Y (NAND2X1TS)                                     0.16       3.17 r
  U2071/Y (AOI22X1TS)                                     0.18       3.35 f
  U1502/Y (OAI211X1TS)                                    0.34       3.70 r
  dout[15] (out)                                          0.00       3.70 r
  data arrival time                                                  3.70

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                  -0.05     389.95
  data required time                                               389.95
  --------------------------------------------------------------------------
  data required time                                               389.95
  data arrival time                                                 -3.70
  --------------------------------------------------------------------------
  slack (MET)                                                      386.25


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  U2138/Y (INVX2TS)                                       0.11       0.82 r
  U2139/Y (NAND4XLTS)                                     0.18       1.01 f
  U1522/Y (NOR2XLTS)                                      0.49       1.50 r
  U1709/Y (INVX2TS)                                       0.28       1.78 f
  U1710/Y (INVX2TS)                                       0.14       1.92 r
  U2140/Y (INVX2TS)                                       0.11       2.02 f
  U1796/Y (INVX2TS)                                       0.09       2.12 r
  U1798/Y (INVX2TS)                                       0.08       2.20 f
  U1956/Y (CLKAND2X2TS)                                   0.28       2.48 f
  U1957/Y (INVX2TS)                                       0.15       2.63 r
  U1627/Y (INVX2TS)                                       0.08       2.72 f
  U3247/Y (AOI221XLTS)                                    0.43       3.15 r
  U3248/Y (OAI221XLTS)                                    0.24       3.39 f
  u_fpalu_s2_br4_pp_r_reg_13_/D (DFFQX1TS)                0.00       3.39 f
  data arrival time                                                  3.39

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_13_/CK (DFFQX1TS)               0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -3.39
  --------------------------------------------------------------------------
  slack (MET)                                                      386.27


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  U2138/Y (INVX2TS)                                       0.11       0.82 r
  U2139/Y (NAND4XLTS)                                     0.18       1.01 f
  U1522/Y (NOR2XLTS)                                      0.49       1.50 r
  U1709/Y (INVX2TS)                                       0.28       1.78 f
  U1710/Y (INVX2TS)                                       0.14       1.92 r
  U2140/Y (INVX2TS)                                       0.11       2.02 f
  U1796/Y (INVX2TS)                                       0.09       2.12 r
  U1798/Y (INVX2TS)                                       0.08       2.20 f
  U1956/Y (CLKAND2X2TS)                                   0.28       2.48 f
  U1957/Y (INVX2TS)                                       0.15       2.63 r
  U1627/Y (INVX2TS)                                       0.08       2.72 f
  U3244/Y (AOI221XLTS)                                    0.43       3.15 r
  U3245/Y (OAI221XLTS)                                    0.24       3.39 f
  u_fpalu_s2_br4_pp_r_reg_25_/D (DFFQX1TS)                0.00       3.39 f
  data arrival time                                                  3.39

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_25_/CK (DFFQX1TS)               0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -3.39
  --------------------------------------------------------------------------
  slack (MET)                                                      386.27


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[18]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.76       0.76 f
  U1475/Y (NAND3XLTS)                                     0.26       1.02 r
  U2039/Y (INVX2TS)                                       0.14       1.16 f
  U2040/Y (NOR2XLTS)                                      0.32       1.48 r
  U2044/Y (INVX2TS)                                       0.19       1.66 f
  U1668/Y (NOR2XLTS)                                      0.53       2.20 r
  U1667/Y (INVX2TS)                                       0.34       2.54 f
  U1666/Y (INVX2TS)                                       0.15       2.70 r
  U1669/Y (INVX2TS)                                       0.09       2.79 f
  U1671/Y (INVX2TS)                                       0.10       2.89 r
  U2079/Y (AOI22X1TS)                                     0.14       3.03 f
  U2081/Y (NAND2X1TS)                                     0.19       3.22 r
  U2767/Y (AOI22X1TS)                                     0.16       3.38 f
  U2768/Y (OAI211X1TS)                                    0.30       3.68 r
  dout_29i[18] (out)                                      0.00       3.68 r
  data arrival time                                                  3.68

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                  -0.05     389.95
  data required time                                               389.95
  --------------------------------------------------------------------------
  data required time                                               389.95
  data arrival time                                                 -3.68
  --------------------------------------------------------------------------
  slack (MET)                                                      386.27


  Startpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_sub_eb_abs_r_reg_0_/CK (DFFQX1TS)         0.00       0.00 r
  u_fpalu_s2_ea_sub_eb_abs_r_reg_0_/Q (DFFQX1TS)          0.73       0.73 f
  U2344/Y (INVX2TS)                                       0.09       0.82 r
  U1519/Y (OR2X1TS)                                       0.31       1.12 r
  U1617/Y (INVX2TS)                                       0.19       1.31 f
  U1661/Y (INVX2TS)                                       0.10       1.41 r
  U1662/Y (INVX2TS)                                       0.07       1.48 f
  U3008/Y (AOI222XLTS)                                    0.75       2.23 r
  U2002/Y (OAI21XLTS)                                     0.38       2.61 f
  U3083/Y (AOI211XLTS)                                    0.42       3.03 r
  U3084/Y (NOR2XLTS)                                      0.23       3.26 f
  U3085/Y (OAI22X1TS)                                     0.17       3.43 r
  u_fpalu_s3_rhs_r_reg_3_/D (DFFQX1TS)                    0.00       3.43 r
  data arrival time                                                  3.43

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_rhs_r_reg_3_/CK (DFFQX1TS)                   0.00     390.00 r
  library setup time                                     -0.29     389.71
  data required time                                               389.71
  --------------------------------------------------------------------------
  data required time                                               389.71
  data arrival time                                                 -3.43
  --------------------------------------------------------------------------
  slack (MET)                                                      386.28


  Startpoint: u_fpalu_s5_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_0_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_0_/Q (DFFQX1TS)                 0.74       0.74 f
  U1689/Y (INVX2TS)                                       0.12       0.86 r
  U1475/Y (NAND3XLTS)                                     0.21       1.07 f
  U2039/Y (INVX2TS)                                       0.13       1.20 r
  U2043/Y (NAND2X1TS)                                     0.15       1.35 f
  U2049/Y (NOR2BX1TS)                                     0.25       1.59 r
  U2050/Y (NAND2X1TS)                                     0.17       1.76 f
  U2051/Y (XNOR2X1TS)                                     0.34       2.10 r
  U2052/Y (INVX2TS)                                       0.21       2.31 f
  U2055/Y (NAND2X1TS)                                     0.11       2.42 r
  U1922/Y (OR2X1TS)                                       0.32       2.75 r
  U1925/Y (INVX2TS)                                       0.18       2.93 f
  U1493/Y (CLKAND2X2TS)                                   0.31       3.24 f
  u_regf/D[2] (SP_REGF)                                   0.00       3.24 f
  data arrival time                                                  3.24

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_regf/CLK (SP_REGF)                                    0.00     390.00 r
  library setup time                                     -0.47     389.53
  data required time                                               389.53
  --------------------------------------------------------------------------
  data required time                                               389.53
  data arrival time                                                 -3.24
  --------------------------------------------------------------------------
  slack (MET)                                                      386.29


  Startpoint: u_fpalu_s4_many_r_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_lzd_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_19_/CK (DFFQX1TS)                 0.00       0.00 r
  u_fpalu_s4_many_r_reg_19_/Q (DFFQX1TS)                  0.71       0.71 f
  U2371/Y (NOR4XLTS)                                      0.45       1.17 r
  U2372/Y (NAND2X1TS)                                     0.31       1.48 f
  U2373/Y (NOR2XLTS)                                      0.42       1.90 r
  U2379/Y (AOI211XLTS)                                    0.36       2.27 f
  U2382/Y (NAND4XLTS)                                     0.27       2.54 r
  U2383/Y (NOR2XLTS)                                      0.20       2.74 f
  U2004/Y (OAI21XLTS)                                     0.15       2.89 r
  U2691/Y (NAND3BXLTS)                                    0.30       3.19 f
  U2696/Y (NOR2XLTS)                                      0.23       3.42 r
  u_fpalu_s5_lzd_r_reg_1_/D (DFFQX1TS)                    0.00       3.42 r
  data arrival time                                                  3.42

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFQX1TS)                   0.00     390.00 r
  library setup time                                     -0.29     389.71
  data required time                                               389.71
  --------------------------------------------------------------------------
  data required time                                               389.71
  data arrival time                                                 -3.42
  --------------------------------------------------------------------------
  slack (MET)                                                      386.29


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[4] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.76       0.76 f
  U1475/Y (NAND3XLTS)                                     0.26       1.02 r
  U2039/Y (INVX2TS)                                       0.14       1.16 f
  U2043/Y (NAND2X1TS)                                     0.15       1.31 r
  U2049/Y (NOR2BX1TS)                                     0.14       1.45 f
  U2056/Y (NOR2XLTS)                                      0.38       1.84 r
  U2064/Y (NAND2X1TS)                                     0.26       2.09 f
  U1504/Y (NOR2XLTS)                                      0.63       2.72 r
  U1706/Y (INVX2TS)                                       0.36       3.09 f
  U1918/Y (OAI22X1TS)                                     0.52       3.60 r
  dout[4] (out)                                           0.00       3.60 r
  data arrival time                                                  3.60

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                  -0.05     389.95
  data required time                                               389.95
  --------------------------------------------------------------------------
  data required time                                               389.95
  data arrival time                                                 -3.60
  --------------------------------------------------------------------------
  slack (MET)                                                      386.35


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  U2138/Y (INVX2TS)                                       0.11       0.82 r
  U2139/Y (NAND4XLTS)                                     0.18       1.01 f
  U1522/Y (NOR2XLTS)                                      0.49       1.50 r
  U1709/Y (INVX2TS)                                       0.28       1.78 f
  U1710/Y (INVX2TS)                                       0.14       1.92 r
  U2140/Y (INVX2TS)                                       0.11       2.02 f
  U1796/Y (INVX2TS)                                       0.09       2.12 r
  U1798/Y (INVX2TS)                                       0.08       2.20 f
  U2719/Y (AOI22X1TS)                                     0.37       2.57 r
  U1823/Y (INVX2TS)                                       0.23       2.79 f
  U1824/Y (INVX2TS)                                       0.12       2.91 r
  U1768/Y (INVX2TS)                                       0.08       2.99 f
  U2721/Y (AOI22X1TS)                                     0.20       3.19 r
  U2722/Y (OAI21XLTS)                                     0.12       3.32 f
  u_fpalu_s2_br4_pp_r_reg_3_/D (DFFQX1TS)                 0.00       3.32 f
  data arrival time                                                  3.32

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_3_/CK (DFFQX1TS)                0.00     390.00 r
  library setup time                                     -0.32     389.68
  data required time                                               389.68
  --------------------------------------------------------------------------
  data required time                                               389.68
  data arrival time                                                 -3.32
  --------------------------------------------------------------------------
  slack (MET)                                                      386.36


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  U2138/Y (INVX2TS)                                       0.11       0.82 r
  U2139/Y (NAND4XLTS)                                     0.18       1.01 f
  U1522/Y (NOR2XLTS)                                      0.49       1.50 r
  U1709/Y (INVX2TS)                                       0.28       1.78 f
  U1710/Y (INVX2TS)                                       0.14       1.92 r
  U2140/Y (INVX2TS)                                       0.11       2.02 f
  U1796/Y (INVX2TS)                                       0.09       2.12 r
  U1798/Y (INVX2TS)                                       0.08       2.20 f
  U2724/Y (AOI22X1TS)                                     0.37       2.57 r
  U1831/Y (INVX2TS)                                       0.23       2.79 f
  U1832/Y (INVX2TS)                                       0.12       2.91 r
  U1779/Y (INVX2TS)                                       0.08       2.99 f
  U2731/Y (AOI22X1TS)                                     0.20       3.19 r
  U2032/Y (OAI21XLTS)                                     0.12       3.32 f
  u_fpalu_s2_br4_pp_r_reg_7_/D (DFFQX1TS)                 0.00       3.32 f
  data arrival time                                                  3.32

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_7_/CK (DFFQX1TS)                0.00     390.00 r
  library setup time                                     -0.32     389.68
  data required time                                               389.68
  --------------------------------------------------------------------------
  data required time                                               389.68
  data arrival time                                                 -3.32
  --------------------------------------------------------------------------
  slack (MET)                                                      386.36


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  U2138/Y (INVX2TS)                                       0.11       0.82 r
  U2139/Y (NAND4XLTS)                                     0.18       1.01 f
  U1522/Y (NOR2XLTS)                                      0.49       1.50 r
  U1709/Y (INVX2TS)                                       0.28       1.78 f
  U1710/Y (INVX2TS)                                       0.14       1.92 r
  U2140/Y (INVX2TS)                                       0.11       2.02 f
  U1796/Y (INVX2TS)                                       0.09       2.12 r
  U1797/Y (INVX2TS)                                       0.08       2.20 f
  U2709/Y (AOI22X1TS)                                     0.37       2.57 r
  U1807/Y (INVX2TS)                                       0.23       2.79 f
  U1808/Y (INVX2TS)                                       0.12       2.91 r
  U1759/Y (INVX2TS)                                       0.08       2.99 f
  U2711/Y (AOI22X1TS)                                     0.20       3.19 r
  U2712/Y (OAI21XLTS)                                     0.12       3.31 f
  u_fpalu_s2_br4_pp_r_reg_5_/D (DFFQX1TS)                 0.00       3.31 f
  data arrival time                                                  3.31

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_5_/CK (DFFQX1TS)                0.00     390.00 r
  library setup time                                     -0.32     389.68
  data required time                                               389.68
  --------------------------------------------------------------------------
  data required time                                               389.68
  data arrival time                                                 -3.31
  --------------------------------------------------------------------------
  slack (MET)                                                      386.36


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  U2138/Y (INVX2TS)                                       0.11       0.82 r
  U2139/Y (NAND4XLTS)                                     0.18       1.01 f
  U1522/Y (NOR2XLTS)                                      0.49       1.50 r
  U1709/Y (INVX2TS)                                       0.28       1.78 f
  U1710/Y (INVX2TS)                                       0.14       1.92 r
  U2140/Y (INVX2TS)                                       0.11       2.02 f
  U1796/Y (INVX2TS)                                       0.09       2.12 r
  U1797/Y (INVX2TS)                                       0.08       2.20 f
  U2703/Y (AOI22X1TS)                                     0.37       2.57 r
  U1799/Y (INVX2TS)                                       0.23       2.79 f
  U1800/Y (INVX2TS)                                       0.12       2.91 r
  U1762/Y (INVX2TS)                                       0.08       2.99 f
  U2714/Y (AOI22X1TS)                                     0.20       3.19 r
  U2715/Y (OAI21XLTS)                                     0.12       3.31 f
  u_fpalu_s2_br4_pp_r_reg_9_/D (DFFQX1TS)                 0.00       3.31 f
  data arrival time                                                  3.31

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_9_/CK (DFFQX1TS)                0.00     390.00 r
  library setup time                                     -0.32     389.68
  data required time                                               389.68
  --------------------------------------------------------------------------
  data required time                                               389.68
  data arrival time                                                 -3.31
  --------------------------------------------------------------------------
  slack (MET)                                                      386.36


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[2]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.76       0.76 f
  U1475/Y (NAND3XLTS)                                     0.26       1.02 r
  U2039/Y (INVX2TS)                                       0.14       1.16 f
  U2040/Y (NOR2XLTS)                                      0.32       1.48 r
  U2044/Y (INVX2TS)                                       0.19       1.66 f
  U1668/Y (NOR2XLTS)                                      0.53       2.20 r
  U1667/Y (INVX2TS)                                       0.34       2.54 f
  U1664/Y (INVX2TS)                                       0.15       2.69 r
  U2076/Y (AOI22X1TS)                                     0.14       2.83 f
  U2078/Y (NAND2X1TS)                                     0.15       2.98 r
  U1493/Y (CLKAND2X2TS)                                   0.36       3.34 r
  U2036/Y (CLKBUFX2TS)                                    0.24       3.58 r
  dout_29i[2] (out)                                       0.00       3.58 r
  data arrival time                                                  3.58

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                  -0.05     389.95
  data required time                                               389.95
  --------------------------------------------------------------------------
  data required time                                               389.95
  data arrival time                                                 -3.58
  --------------------------------------------------------------------------
  slack (MET)                                                      386.37


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  U2138/Y (INVX2TS)                                       0.11       0.82 r
  U2139/Y (NAND4XLTS)                                     0.18       1.01 f
  U1522/Y (NOR2XLTS)                                      0.49       1.50 r
  U1709/Y (INVX2TS)                                       0.28       1.78 f
  U1710/Y (INVX2TS)                                       0.14       1.92 r
  U2140/Y (INVX2TS)                                       0.11       2.02 f
  U2720/Y (AOI22X1TS)                                     0.37       2.39 r
  U1772/Y (INVX2TS)                                       0.20       2.60 f
  U3234/Y (AOI221XLTS)                                    0.45       3.05 r
  U3235/Y (OAI221XLTS)                                    0.24       3.29 f
  u_fpalu_s2_br4_pp_r_reg_14_/D (DFFQX1TS)                0.00       3.29 f
  data arrival time                                                  3.29

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_14_/CK (DFFQX1TS)               0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -3.29
  --------------------------------------------------------------------------
  slack (MET)                                                      386.37


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  U2138/Y (INVX2TS)                                       0.11       0.82 r
  U2139/Y (NAND4XLTS)                                     0.18       1.01 f
  U1522/Y (NOR2XLTS)                                      0.49       1.50 r
  U1709/Y (INVX2TS)                                       0.28       1.78 f
  U1710/Y (INVX2TS)                                       0.14       1.92 r
  U2140/Y (INVX2TS)                                       0.11       2.02 f
  U2710/Y (AOI22X1TS)                                     0.37       2.39 r
  U1775/Y (INVX2TS)                                       0.20       2.60 f
  U2971/Y (AOI221XLTS)                                    0.45       3.05 r
  U2972/Y (OAI221XLTS)                                    0.24       3.29 f
  u_fpalu_s2_br4_pp_r_reg_16_/D (DFFQX1TS)                0.00       3.29 f
  data arrival time                                                  3.29

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_16_/CK (DFFQX1TS)               0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -3.29
  --------------------------------------------------------------------------
  slack (MET)                                                      386.37


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  U2138/Y (INVX2TS)                                       0.11       0.82 r
  U2139/Y (NAND4XLTS)                                     0.18       1.01 f
  U1522/Y (NOR2XLTS)                                      0.49       1.50 r
  U1709/Y (INVX2TS)                                       0.28       1.78 f
  U1710/Y (INVX2TS)                                       0.14       1.92 r
  U2140/Y (INVX2TS)                                       0.11       2.02 f
  U2716/Y (AOI22X1TS)                                     0.37       2.39 r
  U1764/Y (INVX2TS)                                       0.20       2.60 f
  U2953/Y (AOI221XLTS)                                    0.45       3.05 r
  U2954/Y (OAI221XLTS)                                    0.24       3.29 f
  u_fpalu_s2_br4_pp_r_reg_18_/D (DFFQX1TS)                0.00       3.29 f
  data arrival time                                                  3.29

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_18_/CK (DFFQX1TS)               0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -3.29
  --------------------------------------------------------------------------
  slack (MET)                                                      386.37


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  U2138/Y (INVX2TS)                                       0.11       0.82 r
  U2139/Y (NAND4XLTS)                                     0.18       1.01 f
  U1522/Y (NOR2XLTS)                                      0.49       1.50 r
  U1709/Y (INVX2TS)                                       0.28       1.78 f
  U1710/Y (INVX2TS)                                       0.14       1.92 r
  U2140/Y (INVX2TS)                                       0.11       2.02 f
  U2720/Y (AOI22X1TS)                                     0.37       2.39 r
  U1772/Y (INVX2TS)                                       0.20       2.60 f
  U3232/Y (AOI221XLTS)                                    0.45       3.05 r
  U3233/Y (OAI221XLTS)                                    0.24       3.29 f
  u_fpalu_s2_br4_pp_r_reg_26_/D (DFFQX1TS)                0.00       3.29 f
  data arrival time                                                  3.29

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_26_/CK (DFFQX1TS)               0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -3.29
  --------------------------------------------------------------------------
  slack (MET)                                                      386.37


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  U2138/Y (INVX2TS)                                       0.11       0.82 r
  U2139/Y (NAND4XLTS)                                     0.18       1.01 f
  U1522/Y (NOR2XLTS)                                      0.49       1.50 r
  U1709/Y (INVX2TS)                                       0.28       1.78 f
  U1710/Y (INVX2TS)                                       0.14       1.92 r
  U2140/Y (INVX2TS)                                       0.11       2.02 f
  U2710/Y (AOI22X1TS)                                     0.37       2.39 r
  U1775/Y (INVX2TS)                                       0.20       2.60 f
  U2973/Y (AOI221XLTS)                                    0.45       3.05 r
  U2974/Y (OAI221XLTS)                                    0.24       3.29 f
  u_fpalu_s2_br4_pp_r_reg_28_/D (DFFQX1TS)                0.00       3.29 f
  data arrival time                                                  3.29

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_28_/CK (DFFQX1TS)               0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -3.29
  --------------------------------------------------------------------------
  slack (MET)                                                      386.37


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  U2138/Y (INVX2TS)                                       0.11       0.82 r
  U2139/Y (NAND4XLTS)                                     0.18       1.01 f
  U1522/Y (NOR2XLTS)                                      0.49       1.50 r
  U1709/Y (INVX2TS)                                       0.28       1.78 f
  U1710/Y (INVX2TS)                                       0.14       1.92 r
  U2140/Y (INVX2TS)                                       0.11       2.02 f
  U2716/Y (AOI22X1TS)                                     0.37       2.39 r
  U1764/Y (INVX2TS)                                       0.20       2.60 f
  U2955/Y (AOI221XLTS)                                    0.45       3.05 r
  U2956/Y (OAI221XLTS)                                    0.24       3.29 f
  u_fpalu_s2_br4_pp_r_reg_30_/D (DFFQX1TS)                0.00       3.29 f
  data arrival time                                                  3.29

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_30_/CK (DFFQX1TS)               0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -3.29
  --------------------------------------------------------------------------
  slack (MET)                                                      386.37


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_38_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  U2138/Y (INVX2TS)                                       0.11       0.82 r
  U2139/Y (NAND4XLTS)                                     0.18       1.01 f
  U1522/Y (NOR2XLTS)                                      0.49       1.50 r
  U1709/Y (INVX2TS)                                       0.28       1.78 f
  U1710/Y (INVX2TS)                                       0.14       1.92 r
  U2140/Y (INVX2TS)                                       0.11       2.02 f
  U2720/Y (AOI22X1TS)                                     0.37       2.39 r
  U1772/Y (INVX2TS)                                       0.20       2.60 f
  U3238/Y (AOI221XLTS)                                    0.45       3.05 r
  U3239/Y (OAI221XLTS)                                    0.24       3.29 f
  u_fpalu_s2_br4_pp_r_reg_38_/D (DFFQX1TS)                0.00       3.29 f
  data arrival time                                                  3.29

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_38_/CK (DFFQX1TS)               0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -3.29
  --------------------------------------------------------------------------
  slack (MET)                                                      386.37


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_40_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  U2138/Y (INVX2TS)                                       0.11       0.82 r
  U2139/Y (NAND4XLTS)                                     0.18       1.01 f
  U1522/Y (NOR2XLTS)                                      0.49       1.50 r
  U1709/Y (INVX2TS)                                       0.28       1.78 f
  U1710/Y (INVX2TS)                                       0.14       1.92 r
  U2140/Y (INVX2TS)                                       0.11       2.02 f
  U2710/Y (AOI22X1TS)                                     0.37       2.39 r
  U1775/Y (INVX2TS)                                       0.20       2.60 f
  U2975/Y (AOI221XLTS)                                    0.45       3.05 r
  U2976/Y (OAI221XLTS)                                    0.24       3.29 f
  u_fpalu_s2_br4_pp_r_reg_40_/D (DFFQX1TS)                0.00       3.29 f
  data arrival time                                                  3.29

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_40_/CK (DFFQX1TS)               0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -3.29
  --------------------------------------------------------------------------
  slack (MET)                                                      386.37


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_42_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  U2138/Y (INVX2TS)                                       0.11       0.82 r
  U2139/Y (NAND4XLTS)                                     0.18       1.01 f
  U1522/Y (NOR2XLTS)                                      0.49       1.50 r
  U1709/Y (INVX2TS)                                       0.28       1.78 f
  U1710/Y (INVX2TS)                                       0.14       1.92 r
  U2140/Y (INVX2TS)                                       0.11       2.02 f
  U2716/Y (AOI22X1TS)                                     0.37       2.39 r
  U1764/Y (INVX2TS)                                       0.20       2.60 f
  U2957/Y (AOI221XLTS)                                    0.45       3.05 r
  U2958/Y (OAI221XLTS)                                    0.24       3.29 f
  u_fpalu_s2_br4_pp_r_reg_42_/D (DFFQX1TS)                0.00       3.29 f
  data arrival time                                                  3.29

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_42_/CK (DFFQX1TS)               0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -3.29
  --------------------------------------------------------------------------
  slack (MET)                                                      386.37


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_50_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  U2138/Y (INVX2TS)                                       0.11       0.82 r
  U2139/Y (NAND4XLTS)                                     0.18       1.01 f
  U1522/Y (NOR2XLTS)                                      0.49       1.50 r
  U1709/Y (INVX2TS)                                       0.28       1.78 f
  U1710/Y (INVX2TS)                                       0.14       1.92 r
  U2140/Y (INVX2TS)                                       0.11       2.02 f
  U2720/Y (AOI22X1TS)                                     0.37       2.39 r
  U1772/Y (INVX2TS)                                       0.20       2.60 f
  U3236/Y (AOI221XLTS)                                    0.45       3.05 r
  U3237/Y (OAI221XLTS)                                    0.24       3.29 f
  u_fpalu_s2_br4_pp_r_reg_50_/D (DFFQX1TS)                0.00       3.29 f
  data arrival time                                                  3.29

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_50_/CK (DFFQX1TS)               0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -3.29
  --------------------------------------------------------------------------
  slack (MET)                                                      386.37


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_52_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  U2138/Y (INVX2TS)                                       0.11       0.82 r
  U2139/Y (NAND4XLTS)                                     0.18       1.01 f
  U1522/Y (NOR2XLTS)                                      0.49       1.50 r
  U1709/Y (INVX2TS)                                       0.28       1.78 f
  U1710/Y (INVX2TS)                                       0.14       1.92 r
  U2140/Y (INVX2TS)                                       0.11       2.02 f
  U2710/Y (AOI22X1TS)                                     0.37       2.39 r
  U1775/Y (INVX2TS)                                       0.20       2.60 f
  U2977/Y (AOI221XLTS)                                    0.45       3.05 r
  U2978/Y (OAI221XLTS)                                    0.24       3.29 f
  u_fpalu_s2_br4_pp_r_reg_52_/D (DFFQX1TS)                0.00       3.29 f
  data arrival time                                                  3.29

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_52_/CK (DFFQX1TS)               0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -3.29
  --------------------------------------------------------------------------
  slack (MET)                                                      386.37


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_54_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  U2138/Y (INVX2TS)                                       0.11       0.82 r
  U2139/Y (NAND4XLTS)                                     0.18       1.01 f
  U1522/Y (NOR2XLTS)                                      0.49       1.50 r
  U1709/Y (INVX2TS)                                       0.28       1.78 f
  U1710/Y (INVX2TS)                                       0.14       1.92 r
  U2140/Y (INVX2TS)                                       0.11       2.02 f
  U2716/Y (AOI22X1TS)                                     0.37       2.39 r
  U1764/Y (INVX2TS)                                       0.20       2.60 f
  U2959/Y (AOI221XLTS)                                    0.45       3.05 r
  U2960/Y (OAI221XLTS)                                    0.24       3.29 f
  u_fpalu_s2_br4_pp_r_reg_54_/D (DFFQX1TS)                0.00       3.29 f
  data arrival time                                                  3.29

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_54_/CK (DFFQX1TS)               0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -3.29
  --------------------------------------------------------------------------
  slack (MET)                                                      386.37


  Startpoint: u_fpalu_s2_br4_pp_r_reg_38_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps1_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_38_/CK (DFFQX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_38_/Q (DFFQX1TS)                0.70       0.70 f
  U3209/Y (CLKAND2X2TS)                                   0.23       0.93 f
  U3210/Y (AOI2BB1XLTS)                                   0.29       1.22 r
  intadd_1_U14/CO (CMPR32X2TS)                            0.76       1.99 r
  intadd_1_U13/CO (CMPR32X2TS)                            0.41       2.39 r
  intadd_1_U12/CO (CMPR32X2TS)                            0.41       2.80 r
  intadd_1_U11/S (CMPR32X2TS)                             0.48       3.27 f
  u_fpalu_s3_ps1_r_reg_5_/D (DFFQX1TS)                    0.00       3.27 f
  data arrival time                                                  3.27

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_ps1_r_reg_5_/CK (DFFQX1TS)                   0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -3.27
  --------------------------------------------------------------------------
  slack (MET)                                                      386.39


  Startpoint: u_fpalu_s2_br4_pp_r_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps0_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_12_/CK (DFFQX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_12_/Q (DFFQX1TS)                0.70       0.70 f
  U3270/Y (CLKAND2X2TS)                                   0.23       0.93 f
  U3271/Y (AOI2BB1XLTS)                                   0.29       1.22 r
  intadd_0_U16/CO (CMPR32X2TS)                            0.76       1.99 r
  intadd_0_U15/CO (CMPR32X2TS)                            0.41       2.39 r
  intadd_0_U14/CO (CMPR32X2TS)                            0.41       2.80 r
  intadd_0_U13/S (CMPR32X2TS)                             0.48       3.27 f
  u_fpalu_s3_ps0_r_reg_5_/D (DFFQX1TS)                    0.00       3.27 f
  data arrival time                                                  3.27

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_ps0_r_reg_5_/CK (DFFQX1TS)                   0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -3.27
  --------------------------------------------------------------------------
  slack (MET)                                                      386.39


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[1] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.76       0.76 f
  U1475/Y (NAND3XLTS)                                     0.26       1.02 r
  U2039/Y (INVX2TS)                                       0.14       1.16 f
  U2040/Y (NOR2XLTS)                                      0.32       1.48 r
  U2044/Y (INVX2TS)                                       0.19       1.66 f
  U2045/Y (NAND2X1TS)                                     0.14       1.80 r
  U1503/Y (NOR2BX1TS)                                     0.14       1.94 f
  U1476/Y (INVX2TS)                                       0.16       2.11 r
  U1615/Y (INVX2TS)                                       0.11       2.22 f
  U1659/Y (INVX2TS)                                       0.07       2.30 r
  U1660/Y (INVX2TS)                                       0.07       2.37 f
  U1505/Y (AOI222XLTS)                                    0.72       3.08 r
  U2133/Y (NOR2X1TS)                                      0.47       3.56 f
  dout[1] (out)                                           0.00       3.56 f
  data arrival time                                                  3.56

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                  -0.05     389.95
  data required time                                               389.95
  --------------------------------------------------------------------------
  data required time                                               389.95
  data arrival time                                                 -3.56
  --------------------------------------------------------------------------
  slack (MET)                                                      386.39


  Startpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_sub_eb_abs_r_reg_1_/CK (DFFQX1TS)         0.00       0.00 r
  u_fpalu_s2_ea_sub_eb_abs_r_reg_1_/Q (DFFQX1TS)          0.73       0.73 f
  U2346/Y (INVX2TS)                                       0.09       0.82 r
  U1520/Y (OR2X1TS)                                       0.31       1.12 r
  U1606/Y (INVX2TS)                                       0.19       1.31 f
  U2356/Y (AOI22X1TS)                                     0.22       1.53 r
  U2357/Y (NAND2X1TS)                                     0.21       1.74 f
  U2359/Y (AOI2BB2XLTS)                                   0.48       2.22 r
  U3109/Y (OAI21XLTS)                                     0.27       2.49 f
  U3110/Y (AOI211XLTS)                                    0.41       2.90 r
  U3111/Y (NOR2XLTS)                                      0.23       3.13 f
  U3112/Y (OAI22X1TS)                                     0.17       3.30 r
  u_fpalu_s3_rhs_r_reg_0_/D (DFFQX1TS)                    0.00       3.30 r
  data arrival time                                                  3.30

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_rhs_r_reg_0_/CK (DFFQX1TS)                   0.00     390.00 r
  library setup time                                     -0.29     389.71
  data required time                                               389.71
  --------------------------------------------------------------------------
  data required time                                               389.71
  data arrival time                                                 -3.30
  --------------------------------------------------------------------------
  slack (MET)                                                      386.42


  Startpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_sub_eb_abs_r_reg_1_/CK (DFFQX1TS)         0.00       0.00 r
  u_fpalu_s2_ea_sub_eb_abs_r_reg_1_/Q (DFFQX1TS)          0.73       0.73 f
  U2346/Y (INVX2TS)                                       0.09       0.82 r
  U1520/Y (OR2X1TS)                                       0.31       1.12 r
  U1606/Y (INVX2TS)                                       0.19       1.31 f
  U2347/Y (AOI22X1TS)                                     0.22       1.53 r
  U2348/Y (NAND2X1TS)                                     0.20       1.73 f
  U2352/Y (AOI2BB2XLTS)                                   0.47       2.21 r
  U3101/Y (OAI21XLTS)                                     0.27       2.48 f
  U3102/Y (AOI211XLTS)                                    0.41       2.89 r
  U3103/Y (NOR2XLTS)                                      0.23       3.12 f
  U3104/Y (OAI22X1TS)                                     0.17       3.29 r
  u_fpalu_s3_rhs_r_reg_1_/D (DFFQX1TS)                    0.00       3.29 r
  data arrival time                                                  3.29

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_rhs_r_reg_1_/CK (DFFQX1TS)                   0.00     390.00 r
  library setup time                                     -0.29     389.71
  data required time                                               389.71
  --------------------------------------------------------------------------
  data required time                                               389.71
  data arrival time                                                 -3.29
  --------------------------------------------------------------------------
  slack (MET)                                                      386.42


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  U2138/Y (INVX2TS)                                       0.11       0.82 r
  U2139/Y (NAND4XLTS)                                     0.18       1.01 f
  U1522/Y (NOR2XLTS)                                      0.49       1.50 r
  U1709/Y (INVX2TS)                                       0.28       1.78 f
  U1710/Y (INVX2TS)                                       0.14       1.92 r
  U2140/Y (INVX2TS)                                       0.11       2.02 f
  U1796/Y (INVX2TS)                                       0.09       2.12 r
  U1797/Y (INVX2TS)                                       0.08       2.20 f
  U1521/Y (OR2X1TS)                                       0.48       2.68 f
  U1847/Y (INVX2TS)                                       0.15       2.83 r
  U2701/Y (INVX2TS)                                       0.08       2.91 f
  U1904/Y (CLKBUFX2TS)                                    0.22       3.13 f
  U2927/Y (AOI21X1TS)                                     0.17       3.30 r
  u_fpalu_s2_br4_pp_r_reg_11_/D (DFFQX1TS)                0.00       3.30 r
  data arrival time                                                  3.30

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_11_/CK (DFFQX1TS)               0.00     390.00 r
  library setup time                                     -0.27     389.73
  data required time                                               389.73
  --------------------------------------------------------------------------
  data required time                                               389.73
  data arrival time                                                 -3.30
  --------------------------------------------------------------------------
  slack (MET)                                                      386.43


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  U2138/Y (INVX2TS)                                       0.11       0.82 r
  U2139/Y (NAND4XLTS)                                     0.18       1.01 f
  U1522/Y (NOR2XLTS)                                      0.49       1.50 r
  U1709/Y (INVX2TS)                                       0.28       1.78 f
  U1710/Y (INVX2TS)                                       0.14       1.92 r
  U2140/Y (INVX2TS)                                       0.11       2.02 f
  U1796/Y (INVX2TS)                                       0.09       2.12 r
  U1797/Y (INVX2TS)                                       0.08       2.20 f
  U2706/Y (AOI22X1TS)                                     0.43       2.63 r
  U1803/Y (INVX2TS)                                       0.27       2.89 f
  U1804/Y (INVX2TS)                                       0.11       3.00 r
  U2727/Y (AOI22X1TS)                                     0.10       3.11 f
  U2728/Y (OAI21XLTS)                                     0.15       3.25 r
  u_fpalu_s2_br4_pp_r_reg_2_/D (DFFQX1TS)                 0.00       3.25 r
  data arrival time                                                  3.25

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_2_/CK (DFFQX1TS)                0.00     390.00 r
  library setup time                                     -0.30     389.70
  data required time                                               389.70
  --------------------------------------------------------------------------
  data required time                                               389.70
  data arrival time                                                 -3.25
  --------------------------------------------------------------------------
  slack (MET)                                                      386.44


  Startpoint: u_fpalu_s5_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[22]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_0_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_0_/Q (DFFQX1TS)                 0.74       0.74 f
  U1689/Y (INVX2TS)                                       0.12       0.86 r
  U1690/Y (INVX2TS)                                       0.08       0.94 f
  U1908/Y (NOR2XLTS)                                      0.42       1.36 r
  U1515/Y (NOR2XLTS)                                      0.36       1.71 f
  U1550/Y (INVX2TS)                                       0.13       1.84 r
  U1551/Y (INVX2TS)                                       0.07       1.91 f
  U1489/Y (AO22XLTS)                                      0.51       2.42 f
  intadd_2_U6/S (CMPR32X2TS)                              0.76       3.18 f
  U1499/Y (CLKAND2X2TS)                                   0.31       3.49 f
  dout_29i[22] (out)                                      0.00       3.49 f
  data arrival time                                                  3.49

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                  -0.05     389.95
  data required time                                               389.95
  --------------------------------------------------------------------------
  data required time                                               389.95
  data arrival time                                                 -3.49
  --------------------------------------------------------------------------
  slack (MET)                                                      386.46


  Startpoint: u_fpalu_s5_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[0] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_0_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_0_/Q (DFFQX1TS)                 0.74       0.74 f
  U1689/Y (INVX2TS)                                       0.12       0.86 r
  U1475/Y (NAND3XLTS)                                     0.21       1.07 f
  U2039/Y (INVX2TS)                                       0.13       1.20 r
  U2043/Y (NAND2X1TS)                                     0.15       1.35 f
  U2049/Y (NOR2BX1TS)                                     0.25       1.59 r
  U2050/Y (NAND2X1TS)                                     0.17       1.76 f
  U2051/Y (XNOR2X1TS)                                     0.30       2.06 f
  U2052/Y (INVX2TS)                                       0.15       2.21 r
  U2055/Y (NAND2X1TS)                                     0.10       2.31 f
  U1922/Y (OR2X1TS)                                       0.48       2.79 f
  U1751/Y (INVX2TS)                                       0.18       2.96 r
  U1753/Y (INVX2TS)                                       0.10       3.07 f
  U2135/Y (NOR2X1TS)                                      0.41       3.47 r
  dout[0] (out)                                           0.00       3.47 r
  data arrival time                                                  3.47

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                  -0.05     389.95
  data required time                                               389.95
  --------------------------------------------------------------------------
  data required time                                               389.95
  data arrival time                                                 -3.47
  --------------------------------------------------------------------------
  slack (MET)                                                      386.48


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  U2138/Y (INVX2TS)                                       0.11       0.82 r
  U2139/Y (NAND4XLTS)                                     0.18       1.01 f
  U1522/Y (NOR2XLTS)                                      0.49       1.50 r
  U1709/Y (INVX2TS)                                       0.28       1.78 f
  U1710/Y (INVX2TS)                                       0.14       1.92 r
  U2140/Y (INVX2TS)                                       0.11       2.02 f
  U1796/Y (INVX2TS)                                       0.09       2.12 r
  U1797/Y (INVX2TS)                                       0.08       2.20 f
  U2706/Y (AOI22X1TS)                                     0.43       2.63 r
  U1755/Y (INVX2TS)                                       0.22       2.85 f
  U2707/Y (AOI22X1TS)                                     0.23       3.07 r
  U2708/Y (OAI21XLTS)                                     0.12       3.20 f
  u_fpalu_s2_br4_pp_r_reg_1_/D (DFFQX1TS)                 0.00       3.20 f
  data arrival time                                                  3.20

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_1_/CK (DFFQX1TS)                0.00     390.00 r
  library setup time                                     -0.32     389.68
  data required time                                               389.68
  --------------------------------------------------------------------------
  data required time                                               389.68
  data arrival time                                                 -3.20
  --------------------------------------------------------------------------
  slack (MET)                                                      386.48


  Startpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_sub_eb_abs_r_reg_0_/CK (DFFQX1TS)         0.00       0.00 r
  u_fpalu_s2_ea_sub_eb_abs_r_reg_0_/Q (DFFQX1TS)          0.73       0.73 f
  U2344/Y (INVX2TS)                                       0.09       0.82 r
  U1519/Y (OR2X1TS)                                       0.31       1.12 r
  U1617/Y (INVX2TS)                                       0.19       1.31 f
  U1661/Y (INVX2TS)                                       0.10       1.41 r
  U1662/Y (INVX2TS)                                       0.07       1.48 f
  U3008/Y (AOI222XLTS)                                    0.75       2.23 r
  U3009/Y (INVX2TS)                                       0.36       2.59 f
  U3225/Y (AOI22X1TS)                                     0.21       2.80 r
  U3227/Y (NAND2X1TS)                                     0.13       2.93 f
  U3228/Y (XNOR2X1TS)                                     0.21       3.15 f
  u_fpalu_s3_rhs_r_reg_7_/D (DFFQX1TS)                    0.00       3.15 f
  data arrival time                                                  3.15

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_rhs_r_reg_7_/CK (DFFQX1TS)                   0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -3.15
  --------------------------------------------------------------------------
  slack (MET)                                                      386.51


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  U2138/Y (INVX2TS)                                       0.11       0.82 r
  U2139/Y (NAND4XLTS)                                     0.18       1.01 f
  U1522/Y (NOR2XLTS)                                      0.49       1.50 r
  U1709/Y (INVX2TS)                                       0.28       1.78 f
  U1710/Y (INVX2TS)                                       0.14       1.92 r
  U2140/Y (INVX2TS)                                       0.11       2.02 f
  U1796/Y (INVX2TS)                                       0.09       2.12 r
  U1798/Y (INVX2TS)                                       0.08       2.20 f
  U2713/Y (AOI22X1TS)                                     0.37       2.57 r
  U1815/Y (INVX2TS)                                       0.23       2.79 f
  U1816/Y (INVX2TS)                                       0.12       2.91 r
  U2723/Y (INVX2TS)                                       0.07       2.98 f
  U2726/Y (OAI21XLTS)                                     0.20       3.18 r
  u_fpalu_s2_br4_pp_r_reg_8_/D (DFFQX1TS)                 0.00       3.18 r
  data arrival time                                                  3.18

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_8_/CK (DFFQX1TS)                0.00     390.00 r
  library setup time                                     -0.30     389.70
  data required time                                               389.70
  --------------------------------------------------------------------------
  data required time                                               389.70
  data arrival time                                                 -3.18
  --------------------------------------------------------------------------
  slack (MET)                                                      386.52


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  U2138/Y (INVX2TS)                                       0.11       0.82 r
  U2139/Y (NAND4XLTS)                                     0.18       1.01 f
  U1522/Y (NOR2XLTS)                                      0.49       1.50 r
  U1709/Y (INVX2TS)                                       0.28       1.78 f
  U1710/Y (INVX2TS)                                       0.14       1.92 r
  U2140/Y (INVX2TS)                                       0.11       2.02 f
  U2710/Y (AOI22X1TS)                                     0.37       2.39 r
  U1811/Y (INVX2TS)                                       0.23       2.62 f
  U1812/Y (INVX2TS)                                       0.12       2.74 r
  U1776/Y (INVX2TS)                                       0.08       2.82 f
  U2729/Y (AOI22X1TS)                                     0.20       3.02 r
  U2730/Y (OAI21XLTS)                                     0.12       3.14 f
  u_fpalu_s2_br4_pp_r_reg_4_/D (DFFQX1TS)                 0.00       3.14 f
  data arrival time                                                  3.14

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_4_/CK (DFFQX1TS)                0.00     390.00 r
  library setup time                                     -0.32     389.68
  data required time                                               389.68
  --------------------------------------------------------------------------
  data required time                                               389.68
  data arrival time                                                 -3.14
  --------------------------------------------------------------------------
  slack (MET)                                                      386.54


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  U2138/Y (INVX2TS)                                       0.11       0.82 r
  U2139/Y (NAND4XLTS)                                     0.18       1.01 f
  U1522/Y (NOR2XLTS)                                      0.49       1.50 r
  U1709/Y (INVX2TS)                                       0.28       1.78 f
  U1710/Y (INVX2TS)                                       0.14       1.92 r
  U2140/Y (INVX2TS)                                       0.11       2.02 f
  U2716/Y (AOI22X1TS)                                     0.37       2.39 r
  U1819/Y (INVX2TS)                                       0.23       2.62 f
  U1820/Y (INVX2TS)                                       0.12       2.74 r
  U1765/Y (INVX2TS)                                       0.08       2.82 f
  U2717/Y (AOI22X1TS)                                     0.20       3.02 r
  U2718/Y (OAI21XLTS)                                     0.12       3.14 f
  u_fpalu_s2_br4_pp_r_reg_6_/D (DFFQX1TS)                 0.00       3.14 f
  data arrival time                                                  3.14

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_6_/CK (DFFQX1TS)                0.00     390.00 r
  library setup time                                     -0.32     389.68
  data required time                                               389.68
  --------------------------------------------------------------------------
  data required time                                               389.68
  data arrival time                                                 -3.14
  --------------------------------------------------------------------------
  slack (MET)                                                      386.54


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_62_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  U2138/Y (INVX2TS)                                       0.11       0.82 r
  U2139/Y (NAND4XLTS)                                     0.18       1.01 f
  U1522/Y (NOR2XLTS)                                      0.49       1.50 r
  U1709/Y (INVX2TS)                                       0.28       1.78 f
  U1710/Y (INVX2TS)                                       0.14       1.92 r
  U2140/Y (INVX2TS)                                       0.11       2.02 f
  U1796/Y (INVX2TS)                                       0.09       2.12 r
  U1797/Y (INVX2TS)                                       0.08       2.20 f
  U2706/Y (AOI22X1TS)                                     0.43       2.63 r
  U1803/Y (INVX2TS)                                       0.27       2.89 f
  U1806/Y (INVX2TS)                                       0.12       3.01 r
  U2987/Y (OAI22X1TS)                                     0.10       3.11 f
  u_fpalu_s2_br4_pp_r_reg_62_/D (DFFQX1TS)                0.00       3.11 f
  data arrival time                                                  3.11

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_62_/CK (DFFQX1TS)               0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -3.11
  --------------------------------------------------------------------------
  slack (MET)                                                      386.55


  Startpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_sub_eb_abs_r_reg_0_/CK (DFFQX1TS)         0.00       0.00 r
  u_fpalu_s2_ea_sub_eb_abs_r_reg_0_/Q (DFFQX1TS)          0.73       0.73 f
  U2344/Y (INVX2TS)                                       0.09       0.82 r
  U1519/Y (OR2X1TS)                                       0.31       1.12 r
  U1617/Y (INVX2TS)                                       0.19       1.31 f
  U1661/Y (INVX2TS)                                       0.10       1.41 r
  U1662/Y (INVX2TS)                                       0.07       1.48 f
  U3008/Y (AOI222XLTS)                                    0.75       2.23 r
  U3009/Y (INVX2TS)                                       0.36       2.59 f
  U3016/Y (AOI22X1TS)                                     0.27       2.86 r
  U3017/Y (XNOR2X1TS)                                     0.25       3.11 f
  u_fpalu_s3_rhs_r_reg_15_/D (DFFQX1TS)                   0.00       3.11 f
  data arrival time                                                  3.11

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_rhs_r_reg_15_/CK (DFFQX1TS)                  0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -3.11
  --------------------------------------------------------------------------
  slack (MET)                                                      386.55


  Startpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_sub_eb_abs_r_reg_0_/CK (DFFQX1TS)         0.00       0.00 r
  u_fpalu_s2_ea_sub_eb_abs_r_reg_0_/Q (DFFQX1TS)          0.73       0.73 f
  U2344/Y (INVX2TS)                                       0.09       0.82 r
  U1519/Y (OR2X1TS)                                       0.31       1.12 r
  U1617/Y (INVX2TS)                                       0.19       1.31 f
  U1661/Y (INVX2TS)                                       0.10       1.41 r
  U1662/Y (INVX2TS)                                       0.07       1.48 f
  U3021/Y (AOI22X1TS)                                     0.19       1.67 r
  U3022/Y (OAI2BB1X1TS)                                   0.14       1.81 f
  U3023/Y (AOI21X1TS)                                     0.24       2.05 r
  U3024/Y (INVX2TS)                                       0.17       2.21 f
  U3048/Y (AOI222XLTS)                                    0.51       2.72 r
  U3049/Y (XNOR2X1TS)                                     0.38       3.10 f
  u_fpalu_s3_rhs_r_reg_10_/D (DFFQX1TS)                   0.00       3.10 f
  data arrival time                                                  3.10

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_rhs_r_reg_10_/CK (DFFQX1TS)                  0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -3.10
  --------------------------------------------------------------------------
  slack (MET)                                                      386.55


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_61_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  U2138/Y (INVX2TS)                                       0.11       0.82 r
  U2139/Y (NAND4XLTS)                                     0.18       1.01 f
  U1522/Y (NOR2XLTS)                                      0.49       1.50 r
  U1709/Y (INVX2TS)                                       0.28       1.78 f
  U1710/Y (INVX2TS)                                       0.14       1.92 r
  U2140/Y (INVX2TS)                                       0.11       2.02 f
  U1796/Y (INVX2TS)                                       0.09       2.12 r
  U1797/Y (INVX2TS)                                       0.08       2.20 f
  U2706/Y (AOI22X1TS)                                     0.43       2.63 r
  U1803/Y (INVX2TS)                                       0.27       2.89 f
  U1805/Y (INVX2TS)                                       0.12       3.01 r
  U2988/Y (OAI22X1TS)                                     0.10       3.11 f
  u_fpalu_s2_br4_pp_r_reg_61_/D (DFFQX1TS)                0.00       3.11 f
  data arrival time                                                  3.11

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_61_/CK (DFFQX1TS)               0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -3.11
  --------------------------------------------------------------------------
  slack (MET)                                                      386.56


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[2] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.76       0.76 f
  U1475/Y (NAND3XLTS)                                     0.26       1.02 r
  U2039/Y (INVX2TS)                                       0.14       1.16 f
  U2040/Y (NOR2XLTS)                                      0.32       1.48 r
  U2044/Y (INVX2TS)                                       0.19       1.66 f
  U1668/Y (NOR2XLTS)                                      0.53       2.20 r
  U1667/Y (INVX2TS)                                       0.34       2.54 f
  U1664/Y (INVX2TS)                                       0.15       2.69 r
  U2076/Y (AOI22X1TS)                                     0.14       2.83 f
  U2078/Y (NAND2X1TS)                                     0.15       2.98 r
  U1493/Y (CLKAND2X2TS)                                   0.36       3.34 r
  dout[2] (out)                                           0.00       3.34 r
  data arrival time                                                  3.34

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                  -0.05     389.95
  data required time                                               389.95
  --------------------------------------------------------------------------
  data required time                                               389.95
  data arrival time                                                 -3.34
  --------------------------------------------------------------------------
  slack (MET)                                                      386.61


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_70_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  U2138/Y (INVX2TS)                                       0.11       0.82 r
  U2139/Y (NAND4XLTS)                                     0.18       1.01 f
  U1522/Y (NOR2XLTS)                                      0.49       1.50 r
  U1709/Y (INVX2TS)                                       0.28       1.78 f
  U1710/Y (INVX2TS)                                       0.14       1.92 r
  U2140/Y (INVX2TS)                                       0.11       2.02 f
  U1796/Y (INVX2TS)                                       0.09       2.12 r
  U1797/Y (INVX2TS)                                       0.08       2.20 f
  U2703/Y (AOI22X1TS)                                     0.37       2.57 r
  U1799/Y (INVX2TS)                                       0.23       2.79 f
  U1802/Y (INVX2TS)                                       0.11       2.91 r
  U2910/Y (OAI22X1TS)                                     0.12       3.03 f
  u_fpalu_s2_br4_pp_r_reg_70_/D (DFFQX1TS)                0.00       3.03 f
  data arrival time                                                  3.03

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_70_/CK (DFFQX1TS)               0.00     390.00 r
  library setup time                                     -0.35     389.65
  data required time                                               389.65
  --------------------------------------------------------------------------
  data required time                                               389.65
  data arrival time                                                 -3.03
  --------------------------------------------------------------------------
  slack (MET)                                                      386.62


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_59_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  U2138/Y (INVX2TS)                                       0.11       0.82 r
  U2139/Y (NAND4XLTS)                                     0.18       1.01 f
  U1522/Y (NOR2XLTS)                                      0.49       1.50 r
  U1709/Y (INVX2TS)                                       0.28       1.78 f
  U1710/Y (INVX2TS)                                       0.14       1.92 r
  U2140/Y (INVX2TS)                                       0.11       2.02 f
  U1796/Y (INVX2TS)                                       0.09       2.12 r
  U1797/Y (INVX2TS)                                       0.08       2.20 f
  U1521/Y (OR2X1TS)                                       0.48       2.68 f
  U1849/Y (INVX2TS)                                       0.16       2.83 r
  U2675/Y (OAI21XLTS)                                     0.12       2.95 f
  U2676/Y (OAI21XLTS)                                     0.11       3.06 r
  u_fpalu_s2_br4_pp_r_reg_59_/D (DFFQX1TS)                0.00       3.06 r
  data arrival time                                                  3.06

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_59_/CK (DFFQX1TS)               0.00     390.00 r
  library setup time                                     -0.30     389.70
  data required time                                               389.70
  --------------------------------------------------------------------------
  data required time                                               389.70
  data arrival time                                                 -3.06
  --------------------------------------------------------------------------
  slack (MET)                                                      386.64


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_69_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  U2138/Y (INVX2TS)                                       0.11       0.82 r
  U2139/Y (NAND4XLTS)                                     0.18       1.01 f
  U1522/Y (NOR2XLTS)                                      0.49       1.50 r
  U1709/Y (INVX2TS)                                       0.28       1.78 f
  U1710/Y (INVX2TS)                                       0.14       1.92 r
  U2140/Y (INVX2TS)                                       0.11       2.02 f
  U1796/Y (INVX2TS)                                       0.09       2.12 r
  U1797/Y (INVX2TS)                                       0.08       2.20 f
  U2703/Y (AOI22X1TS)                                     0.37       2.57 r
  U1799/Y (INVX2TS)                                       0.23       2.79 f
  U1801/Y (INVX2TS)                                       0.12       2.91 r
  U2928/Y (OAI22X1TS)                                     0.13       3.04 f
  u_fpalu_s2_br4_pp_r_reg_69_/D (DFFQX1TS)                0.00       3.04 f
  data arrival time                                                  3.04

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_69_/CK (DFFQX1TS)               0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -3.04
  --------------------------------------------------------------------------
  slack (MET)                                                      386.64


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_47_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  U2138/Y (INVX2TS)                                       0.11       0.82 r
  U2139/Y (NAND4XLTS)                                     0.18       1.01 f
  U1522/Y (NOR2XLTS)                                      0.49       1.50 r
  U1709/Y (INVX2TS)                                       0.28       1.78 f
  U1710/Y (INVX2TS)                                       0.14       1.92 r
  U2140/Y (INVX2TS)                                       0.11       2.02 f
  U1796/Y (INVX2TS)                                       0.09       2.12 r
  U1797/Y (INVX2TS)                                       0.08       2.20 f
  U1521/Y (OR2X1TS)                                       0.48       2.68 f
  U1850/Y (INVX2TS)                                       0.15       2.83 r
  U2680/Y (OAI21XLTS)                                     0.12       2.94 f
  U2681/Y (OAI21XLTS)                                     0.11       3.05 r
  u_fpalu_s2_br4_pp_r_reg_47_/D (DFFQX1TS)                0.00       3.05 r
  data arrival time                                                  3.05

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_47_/CK (DFFQX1TS)               0.00     390.00 r
  library setup time                                     -0.30     389.70
  data required time                                               389.70
  --------------------------------------------------------------------------
  data required time                                               389.70
  data arrival time                                                 -3.05
  --------------------------------------------------------------------------
  slack (MET)                                                      386.64


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_63_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  U2138/Y (INVX2TS)                                       0.11       0.82 r
  U2139/Y (NAND4XLTS)                                     0.18       1.01 f
  U1522/Y (NOR2XLTS)                                      0.49       1.50 r
  U1709/Y (INVX2TS)                                       0.28       1.78 f
  U1710/Y (INVX2TS)                                       0.14       1.92 r
  U2140/Y (INVX2TS)                                       0.11       2.02 f
  U1796/Y (INVX2TS)                                       0.09       2.12 r
  U1798/Y (INVX2TS)                                       0.08       2.20 f
  U2719/Y (AOI22X1TS)                                     0.37       2.57 r
  U1823/Y (INVX2TS)                                       0.23       2.79 f
  U1826/Y (INVX2TS)                                       0.11       2.91 r
  U2979/Y (OAI22X1TS)                                     0.12       3.03 f
  u_fpalu_s2_br4_pp_r_reg_63_/D (DFFQX1TS)                0.00       3.03 f
  data arrival time                                                  3.03

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_63_/CK (DFFQX1TS)               0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -3.03
  --------------------------------------------------------------------------
  slack (MET)                                                      386.64


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_67_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  U2138/Y (INVX2TS)                                       0.11       0.82 r
  U2139/Y (NAND4XLTS)                                     0.18       1.01 f
  U1522/Y (NOR2XLTS)                                      0.49       1.50 r
  U1709/Y (INVX2TS)                                       0.28       1.78 f
  U1710/Y (INVX2TS)                                       0.14       1.92 r
  U2140/Y (INVX2TS)                                       0.11       2.02 f
  U1796/Y (INVX2TS)                                       0.09       2.12 r
  U1798/Y (INVX2TS)                                       0.08       2.20 f
  U2724/Y (AOI22X1TS)                                     0.37       2.57 r
  U1831/Y (INVX2TS)                                       0.23       2.79 f
  U1834/Y (INVX2TS)                                       0.11       2.91 r
  U2944/Y (OAI22X1TS)                                     0.12       3.03 f
  u_fpalu_s2_br4_pp_r_reg_67_/D (DFFQX1TS)                0.00       3.03 f
  data arrival time                                                  3.03

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_67_/CK (DFFQX1TS)               0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -3.03
  --------------------------------------------------------------------------
  slack (MET)                                                      386.64


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_68_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  U2138/Y (INVX2TS)                                       0.11       0.82 r
  U2139/Y (NAND4XLTS)                                     0.18       1.01 f
  U1522/Y (NOR2XLTS)                                      0.49       1.50 r
  U1709/Y (INVX2TS)                                       0.28       1.78 f
  U1710/Y (INVX2TS)                                       0.14       1.92 r
  U2140/Y (INVX2TS)                                       0.11       2.02 f
  U1796/Y (INVX2TS)                                       0.09       2.12 r
  U1798/Y (INVX2TS)                                       0.08       2.20 f
  U2713/Y (AOI22X1TS)                                     0.37       2.57 r
  U1815/Y (INVX2TS)                                       0.23       2.79 f
  U1818/Y (INVX2TS)                                       0.11       2.91 r
  U2936/Y (OAI22X1TS)                                     0.12       3.03 f
  u_fpalu_s2_br4_pp_r_reg_68_/D (DFFQX1TS)                0.00       3.03 f
  data arrival time                                                  3.03

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_68_/CK (DFFQX1TS)               0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -3.03
  --------------------------------------------------------------------------
  slack (MET)                                                      386.64


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  U2138/Y (INVX2TS)                                       0.11       0.82 r
  U2139/Y (NAND4XLTS)                                     0.18       1.01 f
  U1522/Y (NOR2XLTS)                                      0.49       1.50 r
  U1709/Y (INVX2TS)                                       0.28       1.78 f
  U1710/Y (INVX2TS)                                       0.14       1.92 r
  U2140/Y (INVX2TS)                                       0.11       2.02 f
  U1796/Y (INVX2TS)                                       0.09       2.12 r
  U1797/Y (INVX2TS)                                       0.08       2.20 f
  U1521/Y (OR2X1TS)                                       0.48       2.68 f
  U1848/Y (INVX2TS)                                       0.15       2.83 r
  U2684/Y (OAI21XLTS)                                     0.12       2.94 f
  U2685/Y (OAI21XLTS)                                     0.11       3.05 r
  u_fpalu_s2_br4_pp_r_reg_23_/D (DFFQX1TS)                0.00       3.05 r
  data arrival time                                                  3.05

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_23_/CK (DFFQX1TS)               0.00     390.00 r
  library setup time                                     -0.30     389.70
  data required time                                               389.70
  --------------------------------------------------------------------------
  data required time                                               389.70
  data arrival time                                                 -3.05
  --------------------------------------------------------------------------
  slack (MET)                                                      386.64


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_35_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  U2138/Y (INVX2TS)                                       0.11       0.82 r
  U2139/Y (NAND4XLTS)                                     0.18       1.01 f
  U1522/Y (NOR2XLTS)                                      0.49       1.50 r
  U1709/Y (INVX2TS)                                       0.28       1.78 f
  U1710/Y (INVX2TS)                                       0.14       1.92 r
  U2140/Y (INVX2TS)                                       0.11       2.02 f
  U1796/Y (INVX2TS)                                       0.09       2.12 r
  U1797/Y (INVX2TS)                                       0.08       2.20 f
  U1521/Y (OR2X1TS)                                       0.48       2.68 f
  U1848/Y (INVX2TS)                                       0.15       2.83 r
  U2670/Y (OAI21XLTS)                                     0.12       2.94 f
  U2671/Y (OAI21XLTS)                                     0.11       3.05 r
  u_fpalu_s2_br4_pp_r_reg_35_/D (DFFQX1TS)                0.00       3.05 r
  data arrival time                                                  3.05

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_35_/CK (DFFQX1TS)               0.00     390.00 r
  library setup time                                     -0.30     389.70
  data required time                                               389.70
  --------------------------------------------------------------------------
  data required time                                               389.70
  data arrival time                                                 -3.05
  --------------------------------------------------------------------------
  slack (MET)                                                      386.64


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_65_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  U2138/Y (INVX2TS)                                       0.11       0.82 r
  U2139/Y (NAND4XLTS)                                     0.18       1.01 f
  U1522/Y (NOR2XLTS)                                      0.49       1.50 r
  U1709/Y (INVX2TS)                                       0.28       1.78 f
  U1710/Y (INVX2TS)                                       0.14       1.92 r
  U2140/Y (INVX2TS)                                       0.11       2.02 f
  U1796/Y (INVX2TS)                                       0.09       2.12 r
  U1797/Y (INVX2TS)                                       0.08       2.20 f
  U2709/Y (AOI22X1TS)                                     0.37       2.57 r
  U1807/Y (INVX2TS)                                       0.23       2.79 f
  U1810/Y (INVX2TS)                                       0.11       2.91 r
  U2961/Y (OAI22X1TS)                                     0.12       3.03 f
  u_fpalu_s2_br4_pp_r_reg_65_/D (DFFQX1TS)                0.00       3.03 f
  data arrival time                                                  3.03

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_65_/CK (DFFQX1TS)               0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -3.03
  --------------------------------------------------------------------------
  slack (MET)                                                      386.64


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_64_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  U2138/Y (INVX2TS)                                       0.11       0.82 r
  U2139/Y (NAND4XLTS)                                     0.18       1.01 f
  U1522/Y (NOR2XLTS)                                      0.49       1.50 r
  U1709/Y (INVX2TS)                                       0.28       1.78 f
  U1710/Y (INVX2TS)                                       0.14       1.92 r
  U2140/Y (INVX2TS)                                       0.11       2.02 f
  U1796/Y (INVX2TS)                                       0.09       2.12 r
  U1798/Y (INVX2TS)                                       0.08       2.20 f
  U2719/Y (AOI22X1TS)                                     0.37       2.57 r
  U1823/Y (INVX2TS)                                       0.23       2.79 f
  U1825/Y (INVX2TS)                                       0.12       2.91 r
  U2970/Y (OAI22X1TS)                                     0.10       3.02 f
  u_fpalu_s2_br4_pp_r_reg_64_/D (DFFQX1TS)                0.00       3.02 f
  data arrival time                                                  3.02

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_64_/CK (DFFQX1TS)               0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -3.02
  --------------------------------------------------------------------------
  slack (MET)                                                      386.65


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_66_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  U2138/Y (INVX2TS)                                       0.11       0.82 r
  U2139/Y (NAND4XLTS)                                     0.18       1.01 f
  U1522/Y (NOR2XLTS)                                      0.49       1.50 r
  U1709/Y (INVX2TS)                                       0.28       1.78 f
  U1710/Y (INVX2TS)                                       0.14       1.92 r
  U2140/Y (INVX2TS)                                       0.11       2.02 f
  U1796/Y (INVX2TS)                                       0.09       2.12 r
  U1797/Y (INVX2TS)                                       0.08       2.20 f
  U2709/Y (AOI22X1TS)                                     0.37       2.57 r
  U1807/Y (INVX2TS)                                       0.23       2.79 f
  U1809/Y (INVX2TS)                                       0.12       2.91 r
  U2952/Y (OAI22X1TS)                                     0.10       3.01 f
  u_fpalu_s2_br4_pp_r_reg_66_/D (DFFQX1TS)                0.00       3.01 f
  data arrival time                                                  3.01

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_66_/CK (DFFQX1TS)               0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -3.01
  --------------------------------------------------------------------------
  slack (MET)                                                      386.66


  Startpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_sub_eb_abs_r_reg_0_/CK (DFFQX1TS)         0.00       0.00 r
  u_fpalu_s2_ea_sub_eb_abs_r_reg_0_/Q (DFFQX1TS)          0.73       0.73 f
  U2344/Y (INVX2TS)                                       0.09       0.82 r
  U1519/Y (OR2X1TS)                                       0.31       1.12 r
  U1617/Y (INVX2TS)                                       0.19       1.31 f
  U1661/Y (INVX2TS)                                       0.10       1.41 r
  U1662/Y (INVX2TS)                                       0.07       1.48 f
  U3021/Y (AOI22X1TS)                                     0.19       1.67 r
  U3022/Y (OAI2BB1X1TS)                                   0.14       1.81 f
  U3023/Y (AOI21X1TS)                                     0.24       2.05 r
  U3093/Y (OAI21XLTS)                                     0.19       2.24 f
  U3094/Y (AOI211XLTS)                                    0.41       2.65 r
  U3095/Y (NOR2XLTS)                                      0.23       2.87 f
  U3096/Y (OAI22X1TS)                                     0.17       3.04 r
  u_fpalu_s3_rhs_r_reg_2_/D (DFFQX1TS)                    0.00       3.04 r
  data arrival time                                                  3.04

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_rhs_r_reg_2_/CK (DFFQX1TS)                   0.00     390.00 r
  library setup time                                     -0.29     389.71
  data required time                                               389.71
  --------------------------------------------------------------------------
  data required time                                               389.71
  data arrival time                                                 -3.04
  --------------------------------------------------------------------------
  slack (MET)                                                      386.67


  Startpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_sub_eb_abs_r_reg_3_/CK (DFFQX1TS)         0.00       0.00 r
  u_fpalu_s2_ea_sub_eb_abs_r_reg_3_/Q (DFFQX1TS)          0.73       0.73 f
  U2343/Y (NOR2XLTS)                                      0.44       1.17 r
  U3003/Y (NAND2X1TS)                                     0.30       1.47 f
  U1526/Y (NOR2XLTS)                                      0.43       1.91 r
  U1843/Y (INVX2TS)                                       0.27       2.18 f
  U1845/Y (INVX2TS)                                       0.13       2.30 r
  U3072/Y (AOI22X1TS)                                     0.13       2.44 f
  U3073/Y (OAI211XLTS)                                    0.19       2.63 r
  U3074/Y (XNOR2X1TS)                                     0.32       2.95 f
  u_fpalu_s3_rhs_r_reg_4_/D (DFFQX1TS)                    0.00       2.95 f
  data arrival time                                                  2.95

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_rhs_r_reg_4_/CK (DFFQX1TS)                   0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -2.95
  --------------------------------------------------------------------------
  slack (MET)                                                      386.70


  Startpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_sub_eb_abs_r_reg_3_/CK (DFFQX1TS)         0.00       0.00 r
  u_fpalu_s2_ea_sub_eb_abs_r_reg_3_/Q (DFFQX1TS)          0.73       0.73 f
  U2343/Y (NOR2XLTS)                                      0.44       1.17 r
  U3003/Y (NAND2X1TS)                                     0.30       1.47 f
  U1526/Y (NOR2XLTS)                                      0.43       1.91 r
  U1843/Y (INVX2TS)                                       0.27       2.18 f
  U1846/Y (INVX2TS)                                       0.13       2.30 r
  U3062/Y (AOI22X1TS)                                     0.13       2.44 f
  U2020/Y (OAI211XLTS)                                    0.17       2.61 r
  U3063/Y (XNOR2X1TS)                                     0.32       2.93 f
  u_fpalu_s3_rhs_r_reg_5_/D (DFFQX1TS)                    0.00       2.93 f
  data arrival time                                                  2.93

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_rhs_r_reg_5_/CK (DFFQX1TS)                   0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -2.93
  --------------------------------------------------------------------------
  slack (MET)                                                      386.73


  Startpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_sub_eb_abs_r_reg_0_/CK (DFFQX1TS)         0.00       0.00 r
  u_fpalu_s2_ea_sub_eb_abs_r_reg_0_/Q (DFFQX1TS)          0.73       0.73 f
  U2344/Y (INVX2TS)                                       0.09       0.82 r
  U1519/Y (OR2X1TS)                                       0.31       1.12 r
  U1617/Y (INVX2TS)                                       0.19       1.31 f
  U1661/Y (INVX2TS)                                       0.10       1.41 r
  U1662/Y (INVX2TS)                                       0.07       1.48 f
  U3008/Y (AOI222XLTS)                                    0.75       2.23 r
  U3009/Y (INVX2TS)                                       0.36       2.59 f
  U3010/Y (OAI221XLTS)                                    0.34       2.93 r
  u_fpalu_s3_rhs_r_reg_19_/D (DFFQX1TS)                   0.00       2.93 r
  data arrival time                                                  2.93

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_rhs_r_reg_19_/CK (DFFQX1TS)                  0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -2.93
  --------------------------------------------------------------------------
  slack (MET)                                                      386.74


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_71_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  U2138/Y (INVX2TS)                                       0.11       0.82 r
  U2139/Y (NAND4XLTS)                                     0.18       1.01 f
  U1522/Y (NOR2XLTS)                                      0.49       1.50 r
  U1709/Y (INVX2TS)                                       0.28       1.78 f
  U1710/Y (INVX2TS)                                       0.14       1.92 r
  U2140/Y (INVX2TS)                                       0.11       2.02 f
  U1796/Y (INVX2TS)                                       0.09       2.12 r
  U1797/Y (INVX2TS)                                       0.08       2.20 f
  U1521/Y (OR2X1TS)                                       0.48       2.68 f
  U1848/Y (INVX2TS)                                       0.15       2.83 r
  U2142/Y (NOR2XLTS)                                      0.08       2.90 f
  u_fpalu_s2_br4_pp_r_reg_71_/D (DFFQX1TS)                0.00       2.90 f
  data arrival time                                                  2.90

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_71_/CK (DFFQX1TS)               0.00     390.00 r
  library setup time                                     -0.31     389.69
  data required time                                               389.69
  --------------------------------------------------------------------------
  data required time                                               389.69
  data arrival time                                                 -2.90
  --------------------------------------------------------------------------
  slack (MET)                                                      386.79


  Startpoint: u_fpalu_s2_br4_pp_r_reg_38_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps1_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_38_/CK (DFFQX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_38_/Q (DFFQX1TS)                0.70       0.70 f
  U3209/Y (CLKAND2X2TS)                                   0.23       0.93 f
  U3210/Y (AOI2BB1XLTS)                                   0.29       1.22 r
  intadd_1_U14/CO (CMPR32X2TS)                            0.76       1.99 r
  intadd_1_U13/CO (CMPR32X2TS)                            0.41       2.39 r
  intadd_1_U12/S (CMPR32X2TS)                             0.48       2.87 f
  u_fpalu_s3_ps1_r_reg_4_/D (DFFQX1TS)                    0.00       2.87 f
  data arrival time                                                  2.87

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_ps1_r_reg_4_/CK (DFFQX1TS)                   0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -2.87
  --------------------------------------------------------------------------
  slack (MET)                                                      386.79


  Startpoint: u_fpalu_s2_br4_pp_r_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps0_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_12_/CK (DFFQX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_12_/Q (DFFQX1TS)                0.70       0.70 f
  U3270/Y (CLKAND2X2TS)                                   0.23       0.93 f
  U3271/Y (AOI2BB1XLTS)                                   0.29       1.22 r
  intadd_0_U16/CO (CMPR32X2TS)                            0.76       1.99 r
  intadd_0_U15/CO (CMPR32X2TS)                            0.41       2.39 r
  intadd_0_U14/S (CMPR32X2TS)                             0.48       2.87 f
  u_fpalu_s3_ps0_r_reg_4_/D (DFFQX1TS)                    0.00       2.87 f
  data arrival time                                                  2.87

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_ps0_r_reg_4_/CK (DFFQX1TS)                   0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -2.87
  --------------------------------------------------------------------------
  slack (MET)                                                      386.79


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  U2138/Y (INVX2TS)                                       0.11       0.82 r
  U2139/Y (NAND4XLTS)                                     0.18       1.01 f
  U1522/Y (NOR2XLTS)                                      0.49       1.50 r
  U1709/Y (INVX2TS)                                       0.28       1.78 f
  U1710/Y (INVX2TS)                                       0.14       1.92 r
  U2140/Y (INVX2TS)                                       0.11       2.02 f
  U1796/Y (INVX2TS)                                       0.09       2.12 r
  U1798/Y (INVX2TS)                                       0.08       2.20 f
  U1956/Y (CLKAND2X2TS)                                   0.28       2.48 f
  U1957/Y (INVX2TS)                                       0.15       2.63 r
  U2662/Y (OAI21XLTS)                                     0.13       2.77 f
  U2031/Y (OAI21XLTS)                                     0.11       2.87 r
  u_fpalu_s2_br4_pp_r_reg_12_/D (DFFQX1TS)                0.00       2.87 r
  data arrival time                                                  2.87

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_12_/CK (DFFQX1TS)               0.00     390.00 r
  library setup time                                     -0.30     389.70
  data required time                                               389.70
  --------------------------------------------------------------------------
  data required time                                               389.70
  data arrival time                                                 -2.87
  --------------------------------------------------------------------------
  slack (MET)                                                      386.82


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_opcode_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_9_/CK (DFFQX1TS)              0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_9_/Q (DFFQX1TS)               0.69       0.69 f
  U3117/Y (OR4X2TS)                                       0.49       1.19 f
  U3118/Y (NOR4XLTS)                                      0.41       1.60 r
  U3119/Y (AND4X1TS)                                      0.65       2.24 r
  U1978/Y (INVX2TS)                                       0.19       2.43 f
  U3140/Y (OA21XLTS)                                      0.41       2.84 f
  u_fpalu_s3_opcode_r_reg_1_/D (DFFQX1TS)                 0.00       2.84 f
  data arrival time                                                  2.84

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_opcode_r_reg_1_/CK (DFFQX1TS)                0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -2.84
  --------------------------------------------------------------------------
  slack (MET)                                                      386.83


  Startpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_sub_eb_abs_r_reg_1_/CK (DFFQX1TS)         0.00       0.00 r
  u_fpalu_s2_ea_sub_eb_abs_r_reg_1_/Q (DFFQX1TS)          0.73       0.73 f
  U2346/Y (INVX2TS)                                       0.09       0.82 r
  U1520/Y (OR2X1TS)                                       0.31       1.12 r
  U1606/Y (INVX2TS)                                       0.19       1.31 f
  U1610/Y (INVX2TS)                                       0.10       1.42 r
  U1611/Y (INVX2TS)                                       0.06       1.48 f
  U3036/Y (AOI22X1TS)                                     0.19       1.67 r
  U3037/Y (NAND2X1TS)                                     0.22       1.90 f
  U3038/Y (AOI222XLTS)                                    0.55       2.45 r
  U3039/Y (XNOR2X1TS)                                     0.38       2.83 f
  u_fpalu_s3_rhs_r_reg_12_/D (DFFQX1TS)                   0.00       2.83 f
  data arrival time                                                  2.83

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_rhs_r_reg_12_/CK (DFFQX1TS)                  0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -2.83
  --------------------------------------------------------------------------
  slack (MET)                                                      386.83


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_60_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  U2138/Y (INVX2TS)                                       0.11       0.82 r
  U2139/Y (NAND4XLTS)                                     0.18       1.01 f
  U1522/Y (NOR2XLTS)                                      0.49       1.50 r
  U1709/Y (INVX2TS)                                       0.28       1.78 f
  U1710/Y (INVX2TS)                                       0.14       1.92 r
  U2140/Y (INVX2TS)                                       0.11       2.02 f
  U1796/Y (INVX2TS)                                       0.09       2.12 r
  U1798/Y (INVX2TS)                                       0.08       2.20 f
  U1956/Y (CLKAND2X2TS)                                   0.28       2.48 f
  U1957/Y (INVX2TS)                                       0.15       2.63 r
  U1627/Y (INVX2TS)                                       0.08       2.72 f
  U1628/Y (INVX2TS)                                       0.07       2.79 r
  U2028/Y (NOR2XLTS)                                      0.07       2.86 f
  u_fpalu_s2_br4_pp_r_reg_60_/D (DFFQX1TS)                0.00       2.86 f
  data arrival time                                                  2.86

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_60_/CK (DFFQX1TS)               0.00     390.00 r
  library setup time                                     -0.31     389.69
  data required time                                               389.69
  --------------------------------------------------------------------------
  data required time                                               389.69
  data arrival time                                                 -2.86
  --------------------------------------------------------------------------
  slack (MET)                                                      386.83


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_48_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  U2138/Y (INVX2TS)                                       0.11       0.82 r
  U2139/Y (NAND4XLTS)                                     0.18       1.01 f
  U1522/Y (NOR2XLTS)                                      0.49       1.50 r
  U1709/Y (INVX2TS)                                       0.28       1.78 f
  U1710/Y (INVX2TS)                                       0.14       1.92 r
  U2140/Y (INVX2TS)                                       0.11       2.02 f
  U1796/Y (INVX2TS)                                       0.09       2.12 r
  U1798/Y (INVX2TS)                                       0.08       2.20 f
  U1956/Y (CLKAND2X2TS)                                   0.28       2.48 f
  U1959/Y (INVX2TS)                                       0.14       2.63 r
  U2656/Y (OAI21XLTS)                                     0.13       2.76 f
  U2029/Y (OAI21XLTS)                                     0.11       2.87 r
  u_fpalu_s2_br4_pp_r_reg_48_/D (DFFQX1TS)                0.00       2.87 r
  data arrival time                                                  2.87

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_48_/CK (DFFQX1TS)               0.00     390.00 r
  library setup time                                     -0.30     389.70
  data required time                                               389.70
  --------------------------------------------------------------------------
  data required time                                               389.70
  data arrival time                                                 -2.87
  --------------------------------------------------------------------------
  slack (MET)                                                      386.83


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_36_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  U2138/Y (INVX2TS)                                       0.11       0.82 r
  U2139/Y (NAND4XLTS)                                     0.18       1.01 f
  U1522/Y (NOR2XLTS)                                      0.49       1.50 r
  U1709/Y (INVX2TS)                                       0.28       1.78 f
  U1710/Y (INVX2TS)                                       0.14       1.92 r
  U2140/Y (INVX2TS)                                       0.11       2.02 f
  U1796/Y (INVX2TS)                                       0.09       2.12 r
  U1798/Y (INVX2TS)                                       0.08       2.20 f
  U1956/Y (CLKAND2X2TS)                                   0.28       2.48 f
  U1960/Y (INVX2TS)                                       0.14       2.63 r
  U2659/Y (OAI21XLTS)                                     0.13       2.75 f
  U2030/Y (OAI21XLTS)                                     0.11       2.86 r
  u_fpalu_s2_br4_pp_r_reg_36_/D (DFFQX1TS)                0.00       2.86 r
  data arrival time                                                  2.86

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_36_/CK (DFFQX1TS)               0.00     390.00 r
  library setup time                                     -0.30     389.70
  data required time                                               389.70
  --------------------------------------------------------------------------
  data required time                                               389.70
  data arrival time                                                 -2.86
  --------------------------------------------------------------------------
  slack (MET)                                                      386.83


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  U2138/Y (INVX2TS)                                       0.11       0.82 r
  U2139/Y (NAND4XLTS)                                     0.18       1.01 f
  U1522/Y (NOR2XLTS)                                      0.49       1.50 r
  U1709/Y (INVX2TS)                                       0.28       1.78 f
  U1710/Y (INVX2TS)                                       0.14       1.92 r
  U2140/Y (INVX2TS)                                       0.11       2.02 f
  U1796/Y (INVX2TS)                                       0.09       2.12 r
  U1798/Y (INVX2TS)                                       0.08       2.20 f
  U1956/Y (CLKAND2X2TS)                                   0.28       2.48 f
  U1958/Y (INVX2TS)                                       0.14       2.62 r
  U2665/Y (OAI21XLTS)                                     0.13       2.75 f
  U2666/Y (OAI21XLTS)                                     0.11       2.86 r
  u_fpalu_s2_br4_pp_r_reg_24_/D (DFFQX1TS)                0.00       2.86 r
  data arrival time                                                  2.86

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_24_/CK (DFFQX1TS)               0.00     390.00 r
  library setup time                                     -0.30     389.70
  data required time                                               389.70
  --------------------------------------------------------------------------
  data required time                                               389.70
  data arrival time                                                 -2.86
  --------------------------------------------------------------------------
  slack (MET)                                                      386.84


  Startpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_sub_eb_abs_r_reg_3_/CK (DFFQX1TS)         0.00       0.00 r
  u_fpalu_s2_ea_sub_eb_abs_r_reg_3_/Q (DFFQX1TS)          0.73       0.73 f
  U2343/Y (NOR2XLTS)                                      0.44       1.17 r
  U3003/Y (NAND2X1TS)                                     0.30       1.47 f
  U1526/Y (NOR2XLTS)                                      0.43       1.91 r
  U1843/Y (INVX2TS)                                       0.27       2.18 f
  U1845/Y (INVX2TS)                                       0.13       2.30 r
  U3004/Y (NAND2X1TS)                                     0.16       2.46 f
  U3231/Y (OAI221XLTS)                                    0.34       2.80 r
  u_fpalu_s3_rhs_r_reg_21_/D (DFFQX1TS)                   0.00       2.80 r
  data arrival time                                                  2.80

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_rhs_r_reg_21_/CK (DFFQX1TS)                  0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -2.80
  --------------------------------------------------------------------------
  slack (MET)                                                      386.86


  Startpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_sub_eb_abs_r_reg_3_/CK (DFFQX1TS)         0.00       0.00 r
  u_fpalu_s2_ea_sub_eb_abs_r_reg_3_/Q (DFFQX1TS)          0.73       0.73 f
  U2343/Y (NOR2XLTS)                                      0.44       1.17 r
  U3003/Y (NAND2X1TS)                                     0.30       1.47 f
  U1526/Y (NOR2XLTS)                                      0.43       1.91 r
  U1843/Y (INVX2TS)                                       0.27       2.18 f
  U1844/Y (INVX2TS)                                       0.13       2.30 r
  U3217/Y (AOI22X1TS)                                     0.14       2.44 f
  U3219/Y (NAND2X1TS)                                     0.12       2.56 r
  U3220/Y (XNOR2X1TS)                                     0.22       2.78 f
  u_fpalu_s3_rhs_r_reg_9_/D (DFFQX1TS)                    0.00       2.78 f
  data arrival time                                                  2.78

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_rhs_r_reg_9_/CK (DFFQX1TS)                   0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -2.78
  --------------------------------------------------------------------------
  slack (MET)                                                      386.88


  Startpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_sub_eb_abs_r_reg_3_/CK (DFFQX1TS)         0.00       0.00 r
  u_fpalu_s2_ea_sub_eb_abs_r_reg_3_/Q (DFFQX1TS)          0.73       0.73 f
  U2343/Y (NOR2XLTS)                                      0.44       1.17 r
  U3003/Y (NAND2X1TS)                                     0.30       1.47 f
  U1526/Y (NOR2XLTS)                                      0.43       1.91 r
  U1843/Y (INVX2TS)                                       0.27       2.18 f
  U1846/Y (INVX2TS)                                       0.13       2.30 r
  U3221/Y (AOI22X1TS)                                     0.14       2.44 f
  U3223/Y (NAND2X1TS)                                     0.12       2.56 r
  U3224/Y (XNOR2X1TS)                                     0.22       2.77 f
  u_fpalu_s3_rhs_r_reg_6_/D (DFFQX1TS)                    0.00       2.77 f
  data arrival time                                                  2.77

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_rhs_r_reg_6_/CK (DFFQX1TS)                   0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -2.77
  --------------------------------------------------------------------------
  slack (MET)                                                      386.88


  Startpoint: ss_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_expa_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ss_r_reg_4_/CK (DFFRXLTS)                               0.00       0.00 r
  ss_r_reg_4_/QN (DFFRXLTS)                               0.97       0.97 r
  U1649/Y (INVX2TS)                                       0.16       1.13 f
  U2156/Y (NOR2XLTS)                                      0.38       1.52 r
  U2221/Y (AOI32X1TS)                                     0.24       1.75 f
  U2021/Y (NOR2XLTS)                                      0.31       2.06 r
  U2907/Y (AOI21X1TS)                                     0.22       2.28 f
  U2908/Y (AO22XLTS)                                      0.50       2.78 f
  u_fpalu_s2_expa_r_reg_5_/D (DFFQX1TS)                   0.00       2.78 f
  data arrival time                                                  2.78

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_expa_r_reg_5_/CK (DFFQX1TS)                  0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -2.78
  --------------------------------------------------------------------------
  slack (MET)                                                      386.88


  Startpoint: ss_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_expb_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ss_r_reg_4_/CK (DFFRXLTS)                               0.00       0.00 r
  ss_r_reg_4_/QN (DFFRXLTS)                               0.97       0.97 r
  U1649/Y (INVX2TS)                                       0.16       1.13 f
  U2156/Y (NOR2XLTS)                                      0.38       1.52 r
  U2221/Y (AOI32X1TS)                                     0.24       1.75 f
  U2021/Y (NOR2XLTS)                                      0.31       2.06 r
  U2907/Y (AOI21X1TS)                                     0.22       2.28 f
  U2909/Y (AO22XLTS)                                      0.50       2.78 f
  u_fpalu_s2_expb_r_reg_5_/D (DFFQX1TS)                   0.00       2.78 f
  data arrival time                                                  2.78

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_expb_r_reg_5_/CK (DFFQX1TS)                  0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -2.78
  --------------------------------------------------------------------------
  slack (MET)                                                      386.88


  Startpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_sub_eb_abs_r_reg_3_/CK (DFFQX1TS)         0.00       0.00 r
  u_fpalu_s2_ea_sub_eb_abs_r_reg_3_/Q (DFFQX1TS)          0.73       0.73 f
  U2343/Y (NOR2XLTS)                                      0.44       1.17 r
  U3003/Y (NAND2X1TS)                                     0.30       1.47 f
  U1526/Y (NOR2XLTS)                                      0.43       1.91 r
  U1843/Y (INVX2TS)                                       0.27       2.18 f
  U1844/Y (INVX2TS)                                       0.13       2.30 r
  U3213/Y (AOI22X1TS)                                     0.10       2.41 f
  U3215/Y (NAND2X1TS)                                     0.14       2.54 r
  U3216/Y (XNOR2X1TS)                                     0.22       2.76 f
  u_fpalu_s3_rhs_r_reg_8_/D (DFFQX1TS)                    0.00       2.76 f
  data arrival time                                                  2.76

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_rhs_r_reg_8_/CK (DFFQX1TS)                   0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -2.76
  --------------------------------------------------------------------------
  slack (MET)                                                      386.90


  Startpoint: u_fpalu_s4_many_r_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_lzd_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_19_/CK (DFFQX1TS)                 0.00       0.00 r
  u_fpalu_s4_many_r_reg_19_/Q (DFFQX1TS)                  0.71       0.71 f
  U2371/Y (NOR4XLTS)                                      0.45       1.17 r
  U2372/Y (NAND2X1TS)                                     0.31       1.48 f
  U2373/Y (NOR2XLTS)                                      0.42       1.90 r
  U2379/Y (AOI211XLTS)                                    0.36       2.27 f
  U2382/Y (NAND4XLTS)                                     0.27       2.54 r
  U2383/Y (NOR2XLTS)                                      0.20       2.74 f
  u_fpalu_s5_lzd_r_reg_2_/D (DFFQX1TS)                    0.00       2.74 f
  data arrival time                                                  2.74

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s5_lzd_r_reg_2_/CK (DFFQX1TS)                   0.00     390.00 r
  library setup time                                     -0.35     389.65
  data required time                                               389.65
  --------------------------------------------------------------------------
  data required time                                               389.65
  data arrival time                                                 -2.74
  --------------------------------------------------------------------------
  slack (MET)                                                      386.91


  Startpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_sub_eb_abs_r_reg_3_/CK (DFFQX1TS)         0.00       0.00 r
  u_fpalu_s2_ea_sub_eb_abs_r_reg_3_/Q (DFFQX1TS)          0.73       0.73 f
  U2343/Y (NOR2XLTS)                                      0.44       1.17 r
  U3003/Y (NAND2X1TS)                                     0.30       1.47 f
  U1526/Y (NOR2XLTS)                                      0.43       1.91 r
  U1843/Y (INVX2TS)                                       0.27       2.18 f
  U1845/Y (INVX2TS)                                       0.13       2.30 r
  U3004/Y (NAND2X1TS)                                     0.16       2.46 f
  U3230/Y (OAI221XLTS)                                    0.29       2.75 r
  u_fpalu_s3_rhs_r_reg_18_/D (DFFQX1TS)                   0.00       2.75 r
  data arrival time                                                  2.75

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_rhs_r_reg_18_/CK (DFFQX1TS)                  0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -2.75
  --------------------------------------------------------------------------
  slack (MET)                                                      386.91


  Startpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_sub_eb_abs_r_reg_3_/CK (DFFQX1TS)         0.00       0.00 r
  u_fpalu_s2_ea_sub_eb_abs_r_reg_3_/Q (DFFQX1TS)          0.73       0.73 f
  U2343/Y (NOR2XLTS)                                      0.44       1.17 r
  U3003/Y (NAND2X1TS)                                     0.30       1.47 f
  U1526/Y (NOR2XLTS)                                      0.43       1.91 r
  U1843/Y (INVX2TS)                                       0.27       2.18 f
  U1845/Y (INVX2TS)                                       0.13       2.30 r
  U3004/Y (NAND2X1TS)                                     0.16       2.46 f
  U3007/Y (OAI221XLTS)                                    0.29       2.75 r
  u_fpalu_s3_rhs_r_reg_20_/D (DFFQX1TS)                   0.00       2.75 r
  data arrival time                                                  2.75

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_rhs_r_reg_20_/CK (DFFQX1TS)                  0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -2.75
  --------------------------------------------------------------------------
  slack (MET)                                                      386.91


  Startpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_sub_eb_abs_r_reg_1_/CK (DFFQX1TS)         0.00       0.00 r
  u_fpalu_s2_ea_sub_eb_abs_r_reg_1_/Q (DFFQX1TS)          0.73       0.73 f
  U2346/Y (INVX2TS)                                       0.09       0.82 r
  U1520/Y (OR2X1TS)                                       0.31       1.12 r
  U1606/Y (INVX2TS)                                       0.19       1.31 f
  U2347/Y (AOI22X1TS)                                     0.22       1.53 r
  U2348/Y (NAND2X1TS)                                     0.20       1.73 f
  U3033/Y (AOI222XLTS)                                    0.58       2.32 r
  U3034/Y (XNOR2X1TS)                                     0.38       2.70 f
  u_fpalu_s3_rhs_r_reg_13_/D (DFFQX1TS)                   0.00       2.70 f
  data arrival time                                                  2.70

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_rhs_r_reg_13_/CK (DFFQX1TS)                  0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -2.70
  --------------------------------------------------------------------------
  slack (MET)                                                      386.95


  Startpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_sub_eb_abs_r_reg_0_/CK (DFFQX1TS)         0.00       0.00 r
  u_fpalu_s2_ea_sub_eb_abs_r_reg_0_/Q (DFFQX1TS)          0.73       0.73 f
  U2344/Y (INVX2TS)                                       0.09       0.82 r
  U1519/Y (OR2X1TS)                                       0.31       1.12 r
  U1617/Y (INVX2TS)                                       0.19       1.31 f
  U1661/Y (INVX2TS)                                       0.10       1.41 r
  U1662/Y (INVX2TS)                                       0.07       1.48 f
  U3021/Y (AOI22X1TS)                                     0.19       1.67 r
  U3022/Y (OAI2BB1X1TS)                                   0.14       1.81 f
  U3023/Y (AOI21X1TS)                                     0.24       2.05 r
  U3024/Y (INVX2TS)                                       0.17       2.21 f
  U3025/Y (AOI22X1TS)                                     0.23       2.44 r
  U3026/Y (XNOR2X1TS)                                     0.25       2.69 f
  u_fpalu_s3_rhs_r_reg_14_/D (DFFQX1TS)                   0.00       2.69 f
  data arrival time                                                  2.69

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_rhs_r_reg_14_/CK (DFFQX1TS)                  0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -2.69
  --------------------------------------------------------------------------
  slack (MET)                                                      386.97


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_9_/CK (DFFQX1TS)              0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_9_/Q (DFFQX1TS)               0.69       0.69 f
  U3117/Y (OR4X2TS)                                       0.49       1.19 f
  U3118/Y (NOR4XLTS)                                      0.41       1.60 r
  U3119/Y (AND4X1TS)                                      0.65       2.24 r
  U1978/Y (INVX2TS)                                       0.19       2.43 f
  U1631/Y (INVX2TS)                                       0.10       2.53 r
  U1633/Y (INVX2TS)                                       0.08       2.61 f
  U3135/Y (NOR2BX1TS)                                     0.13       2.74 r
  u_fpalu_s3_lhs_r_reg_4_/D (DFFQX1TS)                    0.00       2.74 r
  data arrival time                                                  2.74

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_lhs_r_reg_4_/CK (DFFQX1TS)                   0.00     390.00 r
  library setup time                                     -0.27     389.73
  data required time                                               389.73
  --------------------------------------------------------------------------
  data required time                                               389.73
  data arrival time                                                 -2.74
  --------------------------------------------------------------------------
  slack (MET)                                                      386.99


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_9_/CK (DFFQX1TS)              0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_9_/Q (DFFQX1TS)               0.69       0.69 f
  U3117/Y (OR4X2TS)                                       0.49       1.19 f
  U3118/Y (NOR4XLTS)                                      0.41       1.60 r
  U3119/Y (AND4X1TS)                                      0.65       2.24 r
  U1978/Y (INVX2TS)                                       0.19       2.43 f
  U1631/Y (INVX2TS)                                       0.10       2.53 r
  U1632/Y (INVX2TS)                                       0.08       2.61 f
  U3125/Y (NOR2BX1TS)                                     0.13       2.74 r
  u_fpalu_s3_lhs_r_reg_15_/D (DFFQX1TS)                   0.00       2.74 r
  data arrival time                                                  2.74

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_lhs_r_reg_15_/CK (DFFQX1TS)                  0.00     390.00 r
  library setup time                                     -0.27     389.73
  data required time                                               389.73
  --------------------------------------------------------------------------
  data required time                                               389.73
  data arrival time                                                 -2.74
  --------------------------------------------------------------------------
  slack (MET)                                                      386.99


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_9_/CK (DFFQX1TS)              0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_9_/Q (DFFQX1TS)               0.69       0.69 f
  U3117/Y (OR4X2TS)                                       0.49       1.19 f
  U3118/Y (NOR4XLTS)                                      0.41       1.60 r
  U3119/Y (AND4X1TS)                                      0.65       2.24 r
  U1978/Y (INVX2TS)                                       0.19       2.43 f
  U1631/Y (INVX2TS)                                       0.10       2.53 r
  U1632/Y (INVX2TS)                                       0.08       2.61 f
  U3121/Y (NOR2BX1TS)                                     0.13       2.74 r
  u_fpalu_s3_lhs_r_reg_20_/D (DFFQX1TS)                   0.00       2.74 r
  data arrival time                                                  2.74

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_lhs_r_reg_20_/CK (DFFQX1TS)                  0.00     390.00 r
  library setup time                                     -0.27     389.73
  data required time                                               389.73
  --------------------------------------------------------------------------
  data required time                                               389.73
  data arrival time                                                 -2.74
  --------------------------------------------------------------------------
  slack (MET)                                                      386.99


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_9_/CK (DFFQX1TS)              0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_9_/Q (DFFQX1TS)               0.69       0.69 f
  U3117/Y (OR4X2TS)                                       0.49       1.19 f
  U3118/Y (NOR4XLTS)                                      0.41       1.60 r
  U3119/Y (AND4X1TS)                                      0.65       2.24 r
  U1978/Y (INVX2TS)                                       0.19       2.43 f
  U1631/Y (INVX2TS)                                       0.10       2.53 r
  U1633/Y (INVX2TS)                                       0.08       2.61 f
  U3138/Y (NOR2BX1TS)                                     0.13       2.74 r
  u_fpalu_s3_lhs_r_reg_1_/D (DFFQX1TS)                    0.00       2.74 r
  data arrival time                                                  2.74

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_lhs_r_reg_1_/CK (DFFQX1TS)                   0.00     390.00 r
  library setup time                                     -0.27     389.73
  data required time                                               389.73
  --------------------------------------------------------------------------
  data required time                                               389.73
  data arrival time                                                 -2.74
  --------------------------------------------------------------------------
  slack (MET)                                                      386.99


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_9_/CK (DFFQX1TS)              0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_9_/Q (DFFQX1TS)               0.69       0.69 f
  U3117/Y (OR4X2TS)                                       0.49       1.19 f
  U3118/Y (NOR4XLTS)                                      0.41       1.60 r
  U3119/Y (AND4X1TS)                                      0.65       2.24 r
  U1978/Y (INVX2TS)                                       0.19       2.43 f
  U1631/Y (INVX2TS)                                       0.10       2.53 r
  U1632/Y (INVX2TS)                                       0.08       2.61 f
  U3129/Y (NOR2BX1TS)                                     0.13       2.74 r
  u_fpalu_s3_lhs_r_reg_10_/D (DFFQX1TS)                   0.00       2.74 r
  data arrival time                                                  2.74

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_lhs_r_reg_10_/CK (DFFQX1TS)                  0.00     390.00 r
  library setup time                                     -0.27     389.73
  data required time                                               389.73
  --------------------------------------------------------------------------
  data required time                                               389.73
  data arrival time                                                 -2.74
  --------------------------------------------------------------------------
  slack (MET)                                                      386.99


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_9_/CK (DFFQX1TS)              0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_9_/Q (DFFQX1TS)               0.69       0.69 f
  U3117/Y (OR4X2TS)                                       0.49       1.19 f
  U3118/Y (NOR4XLTS)                                      0.41       1.60 r
  U3119/Y (AND4X1TS)                                      0.65       2.24 r
  U1978/Y (INVX2TS)                                       0.19       2.43 f
  U1631/Y (INVX2TS)                                       0.10       2.53 r
  U1632/Y (INVX2TS)                                       0.08       2.61 f
  U3266/Y (NOR2BX1TS)                                     0.13       2.74 r
  u_fpalu_s3_lhs_r_reg_11_/D (DFFQX1TS)                   0.00       2.74 r
  data arrival time                                                  2.74

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_lhs_r_reg_11_/CK (DFFQX1TS)                  0.00     390.00 r
  library setup time                                     -0.27     389.73
  data required time                                               389.73
  --------------------------------------------------------------------------
  data required time                                               389.73
  data arrival time                                                 -2.74
  --------------------------------------------------------------------------
  slack (MET)                                                      386.99


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_9_/CK (DFFQX1TS)              0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_9_/Q (DFFQX1TS)               0.69       0.69 f
  U3117/Y (OR4X2TS)                                       0.49       1.19 f
  U3118/Y (NOR4XLTS)                                      0.41       1.60 r
  U3119/Y (AND4X1TS)                                      0.65       2.24 r
  U1978/Y (INVX2TS)                                       0.19       2.43 f
  U1631/Y (INVX2TS)                                       0.10       2.53 r
  U1633/Y (INVX2TS)                                       0.08       2.61 f
  U3128/Y (NOR2BX1TS)                                     0.13       2.74 r
  u_fpalu_s3_lhs_r_reg_12_/D (DFFQX1TS)                   0.00       2.74 r
  data arrival time                                                  2.74

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_lhs_r_reg_12_/CK (DFFQX1TS)                  0.00     390.00 r
  library setup time                                     -0.27     389.73
  data required time                                               389.73
  --------------------------------------------------------------------------
  data required time                                               389.73
  data arrival time                                                 -2.74
  --------------------------------------------------------------------------
  slack (MET)                                                      386.99


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_9_/CK (DFFQX1TS)              0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_9_/Q (DFFQX1TS)               0.69       0.69 f
  U3117/Y (OR4X2TS)                                       0.49       1.19 f
  U3118/Y (NOR4XLTS)                                      0.41       1.60 r
  U3119/Y (AND4X1TS)                                      0.65       2.24 r
  U1978/Y (INVX2TS)                                       0.19       2.43 f
  U1631/Y (INVX2TS)                                       0.10       2.53 r
  U1633/Y (INVX2TS)                                       0.08       2.61 f
  U3122/Y (NOR2BX1TS)                                     0.13       2.74 r
  u_fpalu_s3_lhs_r_reg_18_/D (DFFQX1TS)                   0.00       2.74 r
  data arrival time                                                  2.74

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_lhs_r_reg_18_/CK (DFFQX1TS)                  0.00     390.00 r
  library setup time                                     -0.27     389.73
  data required time                                               389.73
  --------------------------------------------------------------------------
  data required time                                               389.73
  data arrival time                                                 -2.74
  --------------------------------------------------------------------------
  slack (MET)                                                      386.99


  Startpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_sub_eb_abs_r_reg_1_/CK (DFFQX1TS)         0.00       0.00 r
  u_fpalu_s2_ea_sub_eb_abs_r_reg_1_/Q (DFFQX1TS)          0.73       0.73 f
  U2346/Y (INVX2TS)                                       0.09       0.82 r
  U1520/Y (OR2X1TS)                                       0.31       1.12 r
  U1606/Y (INVX2TS)                                       0.19       1.31 f
  U2356/Y (AOI22X1TS)                                     0.22       1.53 r
  U2357/Y (NAND2X1TS)                                     0.21       1.74 f
  U2359/Y (AOI2BB2XLTS)                                   0.48       2.22 r
  U2360/Y (OAI31X1TS)                                     0.33       2.54 f
  U2361/Y (OAI31X1TS)                                     0.10       2.65 r
  u_fpalu_s3_rhs_r_reg_16_/D (DFFQX1TS)                   0.00       2.65 r
  data arrival time                                                  2.65

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_rhs_r_reg_16_/CK (DFFQX1TS)                  0.00     390.00 r
  library setup time                                     -0.29     389.71
  data required time                                               389.71
  --------------------------------------------------------------------------
  data required time                                               389.71
  data arrival time                                                 -2.65
  --------------------------------------------------------------------------
  slack (MET)                                                      387.07


  Startpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_sub_eb_abs_r_reg_1_/CK (DFFQX1TS)         0.00       0.00 r
  u_fpalu_s2_ea_sub_eb_abs_r_reg_1_/Q (DFFQX1TS)          0.73       0.73 f
  U2346/Y (INVX2TS)                                       0.09       0.82 r
  U1520/Y (OR2X1TS)                                       0.31       1.12 r
  U1606/Y (INVX2TS)                                       0.19       1.31 f
  U2347/Y (AOI22X1TS)                                     0.22       1.53 r
  U2348/Y (NAND2X1TS)                                     0.20       1.73 f
  U2352/Y (AOI2BB2XLTS)                                   0.47       2.21 r
  U2019/Y (OAI31X1TS)                                     0.33       2.54 f
  U2354/Y (OAI31X1TS)                                     0.10       2.64 r
  u_fpalu_s3_rhs_r_reg_17_/D (DFFQX1TS)                   0.00       2.64 r
  data arrival time                                                  2.64

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_rhs_r_reg_17_/CK (DFFQX1TS)                  0.00     390.00 r
  library setup time                                     -0.29     389.71
  data required time                                               389.71
  --------------------------------------------------------------------------
  data required time                                               389.71
  data arrival time                                                 -2.64
  --------------------------------------------------------------------------
  slack (MET)                                                      387.07


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_9_/CK (DFFQX1TS)              0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_9_/Q (DFFQX1TS)               0.69       0.69 f
  U3117/Y (OR4X2TS)                                       0.49       1.19 f
  U3118/Y (NOR4XLTS)                                      0.41       1.60 r
  U3119/Y (AND4X1TS)                                      0.65       2.24 r
  U1978/Y (INVX2TS)                                       0.19       2.43 f
  U3137/Y (NOR2BX1TS)                                     0.14       2.57 r
  u_fpalu_s3_lhs_r_reg_2_/D (DFFQX1TS)                    0.00       2.57 r
  data arrival time                                                  2.57

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_lhs_r_reg_2_/CK (DFFQX1TS)                   0.00     390.00 r
  library setup time                                     -0.27     389.73
  data required time                                               389.73
  --------------------------------------------------------------------------
  data required time                                               389.73
  data arrival time                                                 -2.57
  --------------------------------------------------------------------------
  slack (MET)                                                      387.16


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_9_/CK (DFFQX1TS)              0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_9_/Q (DFFQX1TS)               0.69       0.69 f
  U3117/Y (OR4X2TS)                                       0.49       1.19 f
  U3118/Y (NOR4XLTS)                                      0.41       1.60 r
  U3119/Y (AND4X1TS)                                      0.65       2.24 r
  U1978/Y (INVX2TS)                                       0.19       2.43 f
  U3133/Y (NOR2BX1TS)                                     0.14       2.57 r
  u_fpalu_s3_lhs_r_reg_6_/D (DFFQX1TS)                    0.00       2.57 r
  data arrival time                                                  2.57

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_lhs_r_reg_6_/CK (DFFQX1TS)                   0.00     390.00 r
  library setup time                                     -0.27     389.73
  data required time                                               389.73
  --------------------------------------------------------------------------
  data required time                                               389.73
  data arrival time                                                 -2.57
  --------------------------------------------------------------------------
  slack (MET)                                                      387.16


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_9_/CK (DFFQX1TS)              0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_9_/Q (DFFQX1TS)               0.69       0.69 f
  U3117/Y (OR4X2TS)                                       0.49       1.19 f
  U3118/Y (NOR4XLTS)                                      0.41       1.60 r
  U3119/Y (AND4X1TS)                                      0.65       2.24 r
  U1976/Y (INVX2TS)                                       0.18       2.42 f
  U3134/Y (NOR2BX1TS)                                     0.14       2.56 r
  u_fpalu_s3_lhs_r_reg_5_/D (DFFQX1TS)                    0.00       2.56 r
  data arrival time                                                  2.56

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_lhs_r_reg_5_/CK (DFFQX1TS)                   0.00     390.00 r
  library setup time                                     -0.27     389.73
  data required time                                               389.73
  --------------------------------------------------------------------------
  data required time                                               389.73
  data arrival time                                                 -2.56
  --------------------------------------------------------------------------
  slack (MET)                                                      387.17


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_9_/CK (DFFQX1TS)              0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_9_/Q (DFFQX1TS)               0.69       0.69 f
  U3117/Y (OR4X2TS)                                       0.49       1.19 f
  U3118/Y (NOR4XLTS)                                      0.41       1.60 r
  U3119/Y (AND4X1TS)                                      0.65       2.24 r
  U1979/Y (INVX2TS)                                       0.18       2.42 f
  U3127/Y (NOR2BX1TS)                                     0.14       2.56 r
  u_fpalu_s3_lhs_r_reg_13_/D (DFFQX1TS)                   0.00       2.56 r
  data arrival time                                                  2.56

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_lhs_r_reg_13_/CK (DFFQX1TS)                  0.00     390.00 r
  library setup time                                     -0.27     389.73
  data required time                                               389.73
  --------------------------------------------------------------------------
  data required time                                               389.73
  data arrival time                                                 -2.56
  --------------------------------------------------------------------------
  slack (MET)                                                      387.17


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_9_/CK (DFFQX1TS)              0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_9_/Q (DFFQX1TS)               0.69       0.69 f
  U3117/Y (OR4X2TS)                                       0.49       1.19 f
  U3118/Y (NOR4XLTS)                                      0.41       1.60 r
  U3119/Y (AND4X1TS)                                      0.65       2.24 r
  U1977/Y (INVX2TS)                                       0.18       2.42 f
  U3126/Y (NOR2BX1TS)                                     0.14       2.56 r
  u_fpalu_s3_lhs_r_reg_14_/D (DFFQX1TS)                   0.00       2.56 r
  data arrival time                                                  2.56

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_lhs_r_reg_14_/CK (DFFQX1TS)                  0.00     390.00 r
  library setup time                                     -0.27     389.73
  data required time                                               389.73
  --------------------------------------------------------------------------
  data required time                                               389.73
  data arrival time                                                 -2.56
  --------------------------------------------------------------------------
  slack (MET)                                                      387.17


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_9_/CK (DFFQX1TS)              0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_9_/Q (DFFQX1TS)               0.69       0.69 f
  U3117/Y (OR4X2TS)                                       0.49       1.19 f
  U3118/Y (NOR4XLTS)                                      0.41       1.60 r
  U3119/Y (AND4X1TS)                                      0.65       2.24 r
  U1976/Y (INVX2TS)                                       0.18       2.42 f
  U3124/Y (NOR2BX1TS)                                     0.14       2.56 r
  u_fpalu_s3_lhs_r_reg_16_/D (DFFQX1TS)                   0.00       2.56 r
  data arrival time                                                  2.56

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_lhs_r_reg_16_/CK (DFFQX1TS)                  0.00     390.00 r
  library setup time                                     -0.27     389.73
  data required time                                               389.73
  --------------------------------------------------------------------------
  data required time                                               389.73
  data arrival time                                                 -2.56
  --------------------------------------------------------------------------
  slack (MET)                                                      387.17


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_9_/CK (DFFQX1TS)              0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_9_/Q (DFFQX1TS)               0.69       0.69 f
  U3117/Y (OR4X2TS)                                       0.49       1.19 f
  U3118/Y (NOR4XLTS)                                      0.41       1.60 r
  U3119/Y (AND4X1TS)                                      0.65       2.24 r
  U1977/Y (INVX2TS)                                       0.18       2.42 f
  U3123/Y (NOR2BX1TS)                                     0.14       2.56 r
  u_fpalu_s3_lhs_r_reg_17_/D (DFFQX1TS)                   0.00       2.56 r
  data arrival time                                                  2.56

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_lhs_r_reg_17_/CK (DFFQX1TS)                  0.00     390.00 r
  library setup time                                     -0.27     389.73
  data required time                                               389.73
  --------------------------------------------------------------------------
  data required time                                               389.73
  data arrival time                                                 -2.56
  --------------------------------------------------------------------------
  slack (MET)                                                      387.17


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_9_/CK (DFFQX1TS)              0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_9_/Q (DFFQX1TS)               0.69       0.69 f
  U3117/Y (OR4X2TS)                                       0.49       1.19 f
  U3118/Y (NOR4XLTS)                                      0.41       1.60 r
  U3119/Y (AND4X1TS)                                      0.65       2.24 r
  U1976/Y (INVX2TS)                                       0.18       2.42 f
  U3229/Y (NOR2BX1TS)                                     0.14       2.56 r
  u_fpalu_s3_lhs_r_reg_19_/D (DFFQX1TS)                   0.00       2.56 r
  data arrival time                                                  2.56

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_lhs_r_reg_19_/CK (DFFQX1TS)                  0.00     390.00 r
  library setup time                                     -0.27     389.73
  data required time                                               389.73
  --------------------------------------------------------------------------
  data required time                                               389.73
  data arrival time                                                 -2.56
  --------------------------------------------------------------------------
  slack (MET)                                                      387.17


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_9_/CK (DFFQX1TS)              0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_9_/Q (DFFQX1TS)               0.69       0.69 f
  U3117/Y (OR4X2TS)                                       0.49       1.19 f
  U3118/Y (NOR4XLTS)                                      0.41       1.60 r
  U3119/Y (AND4X1TS)                                      0.65       2.24 r
  U1979/Y (INVX2TS)                                       0.18       2.42 f
  U3120/Y (NOR2BX1TS)                                     0.14       2.56 r
  u_fpalu_s3_lhs_r_reg_21_/D (DFFQX1TS)                   0.00       2.56 r
  data arrival time                                                  2.56

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_lhs_r_reg_21_/CK (DFFQX1TS)                  0.00     390.00 r
  library setup time                                     -0.27     389.73
  data required time                                               389.73
  --------------------------------------------------------------------------
  data required time                                               389.73
  data arrival time                                                 -2.56
  --------------------------------------------------------------------------
  slack (MET)                                                      387.17


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_9_/CK (DFFQX1TS)              0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_9_/Q (DFFQX1TS)               0.69       0.69 f
  U3117/Y (OR4X2TS)                                       0.49       1.19 f
  U3118/Y (NOR4XLTS)                                      0.41       1.60 r
  U3119/Y (AND4X1TS)                                      0.65       2.24 r
  U1977/Y (INVX2TS)                                       0.18       2.42 f
  U3139/Y (NOR2BX1TS)                                     0.14       2.56 r
  u_fpalu_s3_lhs_r_reg_0_/D (DFFQX1TS)                    0.00       2.56 r
  data arrival time                                                  2.56

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_lhs_r_reg_0_/CK (DFFQX1TS)                   0.00     390.00 r
  library setup time                                     -0.27     389.73
  data required time                                               389.73
  --------------------------------------------------------------------------
  data required time                                               389.73
  data arrival time                                                 -2.56
  --------------------------------------------------------------------------
  slack (MET)                                                      387.17


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_9_/CK (DFFQX1TS)              0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_9_/Q (DFFQX1TS)               0.69       0.69 f
  U3117/Y (OR4X2TS)                                       0.49       1.19 f
  U3118/Y (NOR4XLTS)                                      0.41       1.60 r
  U3119/Y (AND4X1TS)                                      0.65       2.24 r
  U1979/Y (INVX2TS)                                       0.18       2.42 f
  U3136/Y (NOR2BX1TS)                                     0.14       2.56 r
  u_fpalu_s3_lhs_r_reg_3_/D (DFFQX1TS)                    0.00       2.56 r
  data arrival time                                                  2.56

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_lhs_r_reg_3_/CK (DFFQX1TS)                   0.00     390.00 r
  library setup time                                     -0.27     389.73
  data required time                                               389.73
  --------------------------------------------------------------------------
  data required time                                               389.73
  data arrival time                                                 -2.56
  --------------------------------------------------------------------------
  slack (MET)                                                      387.17


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_9_/CK (DFFQX1TS)              0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_9_/Q (DFFQX1TS)               0.69       0.69 f
  U3117/Y (OR4X2TS)                                       0.49       1.19 f
  U3118/Y (NOR4XLTS)                                      0.41       1.60 r
  U3119/Y (AND4X1TS)                                      0.65       2.24 r
  U1977/Y (INVX2TS)                                       0.18       2.42 f
  U3132/Y (NOR2BX1TS)                                     0.14       2.56 r
  u_fpalu_s3_lhs_r_reg_7_/D (DFFQX1TS)                    0.00       2.56 r
  data arrival time                                                  2.56

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_lhs_r_reg_7_/CK (DFFQX1TS)                   0.00     390.00 r
  library setup time                                     -0.27     389.73
  data required time                                               389.73
  --------------------------------------------------------------------------
  data required time                                               389.73
  data arrival time                                                 -2.56
  --------------------------------------------------------------------------
  slack (MET)                                                      387.17


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_9_/CK (DFFQX1TS)              0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_9_/Q (DFFQX1TS)               0.69       0.69 f
  U3117/Y (OR4X2TS)                                       0.49       1.19 f
  U3118/Y (NOR4XLTS)                                      0.41       1.60 r
  U3119/Y (AND4X1TS)                                      0.65       2.24 r
  U1976/Y (INVX2TS)                                       0.18       2.42 f
  U3131/Y (NOR2BX1TS)                                     0.14       2.56 r
  u_fpalu_s3_lhs_r_reg_8_/D (DFFQX1TS)                    0.00       2.56 r
  data arrival time                                                  2.56

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_lhs_r_reg_8_/CK (DFFQX1TS)                   0.00     390.00 r
  library setup time                                     -0.27     389.73
  data required time                                               389.73
  --------------------------------------------------------------------------
  data required time                                               389.73
  data arrival time                                                 -2.56
  --------------------------------------------------------------------------
  slack (MET)                                                      387.17


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_9_/CK (DFFQX1TS)              0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_9_/Q (DFFQX1TS)               0.69       0.69 f
  U3117/Y (OR4X2TS)                                       0.49       1.19 f
  U3118/Y (NOR4XLTS)                                      0.41       1.60 r
  U3119/Y (AND4X1TS)                                      0.65       2.24 r
  U1979/Y (INVX2TS)                                       0.18       2.42 f
  U3130/Y (NOR2BX1TS)                                     0.14       2.56 r
  u_fpalu_s3_lhs_r_reg_9_/D (DFFQX1TS)                    0.00       2.56 r
  data arrival time                                                  2.56

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_lhs_r_reg_9_/CK (DFFQX1TS)                   0.00     390.00 r
  library setup time                                     -0.27     389.73
  data required time                                               389.73
  --------------------------------------------------------------------------
  data required time                                               389.73
  data arrival time                                                 -2.56
  --------------------------------------------------------------------------
  slack (MET)                                                      387.17


  Startpoint: u_fpalu_s2_br4_pp_r_reg_38_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps1_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_38_/CK (DFFQX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_38_/Q (DFFQX1TS)                0.70       0.70 f
  U3209/Y (CLKAND2X2TS)                                   0.23       0.93 f
  U3210/Y (AOI2BB1XLTS)                                   0.29       1.22 r
  intadd_1_U14/CO (CMPR32X2TS)                            0.76       1.99 r
  intadd_1_U13/S (CMPR32X2TS)                             0.48       2.46 f
  u_fpalu_s3_ps1_r_reg_3_/D (DFFQX1TS)                    0.00       2.46 f
  data arrival time                                                  2.46

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_ps1_r_reg_3_/CK (DFFQX1TS)                   0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -2.46
  --------------------------------------------------------------------------
  slack (MET)                                                      387.20


  Startpoint: u_fpalu_s2_br4_pp_r_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps0_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_12_/CK (DFFQX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_12_/Q (DFFQX1TS)                0.70       0.70 f
  U3270/Y (CLKAND2X2TS)                                   0.23       0.93 f
  U3271/Y (AOI2BB1XLTS)                                   0.29       1.22 r
  intadd_0_U16/CO (CMPR32X2TS)                            0.76       1.99 r
  intadd_0_U15/S (CMPR32X2TS)                             0.48       2.46 f
  u_fpalu_s3_ps0_r_reg_3_/D (DFFQX1TS)                    0.00       2.46 f
  data arrival time                                                  2.46

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_ps0_r_reg_3_/CK (DFFQX1TS)                   0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -2.46
  --------------------------------------------------------------------------
  slack (MET)                                                      387.20


  Startpoint: ss_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_opcode_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ss_r_reg_4_/CK (DFFRXLTS)                               0.00       0.00 r
  ss_r_reg_4_/QN (DFFRXLTS)                               0.97       0.97 r
  U1649/Y (INVX2TS)                                       0.16       1.13 f
  U2156/Y (NOR2XLTS)                                      0.38       1.52 r
  U2221/Y (AOI32X1TS)                                     0.24       1.75 f
  U2021/Y (NOR2XLTS)                                      0.31       2.06 r
  U2907/Y (AOI21X1TS)                                     0.22       2.28 f
  u_fpalu_s2_opcode_r_reg_0_/D (DFFXLTS)                  0.00       2.28 f
  data arrival time                                                  2.28

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_opcode_r_reg_0_/CK (DFFXLTS)                 0.00     390.00 r
  library setup time                                     -0.50     389.50
  data required time                                               389.50
  --------------------------------------------------------------------------
  data required time                                               389.50
  data arrival time                                                 -2.28
  --------------------------------------------------------------------------
  slack (MET)                                                      387.22


  Startpoint: dmem_addr_r_reg_0_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: dmem_addr_r_reg_5_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  dmem_addr_r_reg_0_/CKN (DFFNSRX1TS)      0.00     195.00 f
  dmem_addr_r_reg_0_/Q (DFFNSRX1TS)        0.93     195.93 r
  U2897/Y (AND3X1TS)                       0.43     196.36 r
  U2898/Y (NAND2X1TS)                      0.17     196.53 f
  U2900/Y (INVX2TS)                        0.10     196.63 r
  U2905/Y (NAND2X1TS)                      0.09     196.71 f
  U2906/Y (XNOR2X1TS)                      0.22     196.94 f
  dmem_addr_r_reg_5_/D (DFFNSRX1TS)        0.00     196.94 f
  data arrival time                                 196.94

  clock clk (fall edge)                  585.00     585.00
  clock network delay (ideal)              0.00     585.00
  dmem_addr_r_reg_5_/CKN (DFFNSRX1TS)      0.00     585.00 f
  library setup time                      -0.51     584.49
  data required time                                584.49
  -----------------------------------------------------------
  data required time                                584.49
  data arrival time                                -196.94
  -----------------------------------------------------------
  slack (MET)                                       387.55


  Startpoint: u_fpalu_s4_many_r_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_lzd_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_14_/CK (DFFQX1TS)                 0.00       0.00 r
  u_fpalu_s4_many_r_reg_14_/Q (DFFQX1TS)                  0.71       0.71 f
  U2368/Y (NOR4XLTS)                                      0.45       1.16 r
  U2369/Y (NAND2X1TS)                                     0.27       1.43 f
  U2688/Y (OAI21XLTS)                                     0.45       1.88 r
  U2689/Y (INVX2TS)                                       0.22       2.10 f
  u_fpalu_s5_lzd_r_reg_3_/D (DFFQX1TS)                    0.00       2.10 f
  data arrival time                                                  2.10

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s5_lzd_r_reg_3_/CK (DFFQX1TS)                   0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -2.10
  --------------------------------------------------------------------------
  slack (MET)                                                      387.56


  Startpoint: u_fpalu_s2_br4_pp_r_reg_38_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps1_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_38_/CK (DFFQX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_38_/Q (DFFQX1TS)                0.70       0.70 f
  U3209/Y (CLKAND2X2TS)                                   0.23       0.93 f
  U3210/Y (AOI2BB1XLTS)                                   0.29       1.22 r
  intadd_1_U14/S (CMPR32X2TS)                             0.83       2.05 f
  u_fpalu_s3_ps1_r_reg_2_/D (DFFQX1TS)                    0.00       2.05 f
  data arrival time                                                  2.05

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_ps1_r_reg_2_/CK (DFFQX1TS)                   0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -2.05
  --------------------------------------------------------------------------
  slack (MET)                                                      387.61


  Startpoint: u_fpalu_s2_br4_pp_r_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps0_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_12_/CK (DFFQX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_12_/Q (DFFQX1TS)                0.70       0.70 f
  U3270/Y (CLKAND2X2TS)                                   0.23       0.93 f
  U3271/Y (AOI2BB1XLTS)                                   0.29       1.22 r
  intadd_0_U16/S (CMPR32X2TS)                             0.83       2.05 f
  u_fpalu_s3_ps0_r_reg_2_/D (DFFQX1TS)                    0.00       2.05 f
  data arrival time                                                  2.05

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_ps0_r_reg_2_/CK (DFFQX1TS)                   0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -2.05
  --------------------------------------------------------------------------
  slack (MET)                                                      387.61


  Startpoint: cmem_addr_r_reg_0_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: cmem_addr_r_reg_5_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  cmem_addr_r_reg_0_/CKN (DFFNSRX1TS)      0.00     195.00 f
  cmem_addr_r_reg_0_/Q (DFFNSRX1TS)        0.85     195.85 r
  U2887/Y (AND3X1TS)                       0.39     196.24 r
  U2888/Y (NAND2X1TS)                      0.18     196.42 f
  U2890/Y (INVX2TS)                        0.10     196.52 r
  U2895/Y (NAND2X1TS)                      0.09     196.61 f
  U2896/Y (XNOR2X1TS)                      0.22     196.83 f
  cmem_addr_r_reg_5_/D (DFFNSRX1TS)        0.00     196.83 f
  data arrival time                                 196.83

  clock clk (fall edge)                  585.00     585.00
  clock network delay (ideal)              0.00     585.00
  cmem_addr_r_reg_5_/CKN (DFFNSRX1TS)      0.00     585.00 f
  library setup time                      -0.51     584.49
  data required time                                584.49
  -----------------------------------------------------------
  data required time                                584.49
  data arrival time                                -196.83
  -----------------------------------------------------------
  slack (MET)                                       387.65


  Startpoint: u_fpalu_s4_many_r_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_lzd_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_19_/CK (DFFQX1TS)                 0.00       0.00 r
  u_fpalu_s4_many_r_reg_19_/Q (DFFQX1TS)                  0.71       0.71 f
  U2371/Y (NOR4XLTS)                                      0.45       1.17 r
  U2372/Y (NAND2X1TS)                                     0.31       1.48 f
  U2373/Y (NOR2XLTS)                                      0.42       1.90 r
  u_fpalu_s5_lzd_r_reg_4_/D (DFFQX1TS)                    0.00       1.90 r
  data arrival time                                                  1.90

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s5_lzd_r_reg_4_/CK (DFFQX1TS)                   0.00     390.00 r
  library setup time                                     -0.40     389.60
  data required time                                               389.60
  --------------------------------------------------------------------------
  data required time                                               389.60
  data arrival time                                                 -1.90
  --------------------------------------------------------------------------
  slack (MET)                                                      387.70


  Startpoint: dmem_addr_r_reg_0_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: dmem_addr_r_reg_4_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  dmem_addr_r_reg_0_/CKN (DFFNSRX1TS)      0.00     195.00 f
  dmem_addr_r_reg_0_/Q (DFFNSRX1TS)        0.93     195.93 r
  U2897/Y (AND3X1TS)                       0.43     196.36 r
  U2898/Y (NAND2X1TS)                      0.17     196.53 f
  U2899/Y (XNOR2X1TS)                      0.25     196.78 f
  dmem_addr_r_reg_4_/D (DFFNSRX1TS)        0.00     196.78 f
  data arrival time                                 196.78

  clock clk (fall edge)                  585.00     585.00
  clock network delay (ideal)              0.00     585.00
  dmem_addr_r_reg_4_/CKN (DFFNSRX1TS)      0.00     585.00 f
  library setup time                      -0.51     584.49
  data required time                                584.49
  -----------------------------------------------------------
  data required time                                584.49
  data arrival time                                -196.78
  -----------------------------------------------------------
  slack (MET)                                       387.71


  Startpoint: dmem_addr_r_reg_0_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: dmem_addr_r_reg_3_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  dmem_addr_r_reg_0_/CKN (DFFNSRX1TS)      0.00     195.00 f
  dmem_addr_r_reg_0_/Q (DFFNSRX1TS)        0.93     195.93 r
  U2897/Y (AND3X1TS)                       0.43     196.36 r
  U2898/Y (NAND2X1TS)                      0.17     196.53 f
  U2900/Y (INVX2TS)                        0.10     196.63 r
  U2901/Y (AOI2BB1XLTS)                    0.07     196.69 f
  dmem_addr_r_reg_3_/D (DFFNSRX1TS)        0.00     196.69 f
  data arrival time                                 196.69

  clock clk (fall edge)                  585.00     585.00
  clock network delay (ideal)              0.00     585.00
  dmem_addr_r_reg_3_/CKN (DFFNSRX1TS)      0.00     585.00 f
  library setup time                      -0.50     584.50
  data required time                                584.50
  -----------------------------------------------------------
  data required time                                584.50
  data arrival time                                -196.69
  -----------------------------------------------------------
  slack (MET)                                       387.80


  Startpoint: ss_r_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_expb_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ss_r_reg_13_/CK (DFFSX1TS)                              0.00       0.00 r
  ss_r_reg_13_/Q (DFFSX1TS)                               0.85       0.85 f
  U1926/Y (CLKAND2X2TS)                                   0.31       1.16 f
  U1927/Y (INVX2TS)                                       0.16       1.32 r
  u_fpalu_s2_expb_r_reg_0_/E (EDFFX1TS)                   0.00       1.32 r
  data arrival time                                                  1.32

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_expb_r_reg_0_/CK (EDFFX1TS)                  0.00     390.00 r
  library setup time                                     -0.86     389.14
  data required time                                               389.14
  --------------------------------------------------------------------------
  data required time                                               389.14
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (MET)                                                      387.82


  Startpoint: ss_r_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_expb_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ss_r_reg_13_/CK (DFFSX1TS)                              0.00       0.00 r
  ss_r_reg_13_/Q (DFFSX1TS)                               0.85       0.85 f
  U1926/Y (CLKAND2X2TS)                                   0.31       1.16 f
  U1927/Y (INVX2TS)                                       0.16       1.32 r
  u_fpalu_s2_expb_r_reg_3_/E (EDFFX1TS)                   0.00       1.32 r
  data arrival time                                                  1.32

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_expb_r_reg_3_/CK (EDFFX1TS)                  0.00     390.00 r
  library setup time                                     -0.86     389.14
  data required time                                               389.14
  --------------------------------------------------------------------------
  data required time                                               389.14
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (MET)                                                      387.82


  Startpoint: cmem_addr_r_reg_0_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: cmem_addr_r_reg_4_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  cmem_addr_r_reg_0_/CKN (DFFNSRX1TS)      0.00     195.00 f
  cmem_addr_r_reg_0_/Q (DFFNSRX1TS)        0.85     195.85 r
  U2887/Y (AND3X1TS)                       0.39     196.24 r
  U2888/Y (NAND2X1TS)                      0.18     196.42 f
  U2889/Y (XNOR2X1TS)                      0.25     196.66 f
  cmem_addr_r_reg_4_/D (DFFNSRX1TS)        0.00     196.66 f
  data arrival time                                 196.66

  clock clk (fall edge)                  585.00     585.00
  clock network delay (ideal)              0.00     585.00
  cmem_addr_r_reg_4_/CKN (DFFNSRX1TS)      0.00     585.00 f
  library setup time                      -0.51     584.49
  data required time                                584.49
  -----------------------------------------------------------
  data required time                                584.49
  data arrival time                                -196.66
  -----------------------------------------------------------
  slack (MET)                                       387.82


  Startpoint: ss_r_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_expa_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ss_r_reg_13_/CK (DFFSX1TS)                              0.00       0.00 r
  ss_r_reg_13_/Q (DFFSX1TS)                               0.85       0.85 f
  U1926/Y (CLKAND2X2TS)                                   0.31       1.16 f
  U1929/Y (INVX2TS)                                       0.15       1.31 r
  u_fpalu_s2_expa_r_reg_0_/E (EDFFX1TS)                   0.00       1.31 r
  data arrival time                                                  1.31

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_expa_r_reg_0_/CK (EDFFX1TS)                  0.00     390.00 r
  library setup time                                     -0.85     389.15
  data required time                                               389.15
  --------------------------------------------------------------------------
  data required time                                               389.15
  data arrival time                                                 -1.31
  --------------------------------------------------------------------------
  slack (MET)                                                      387.85


  Startpoint: ss_r_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_expa_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ss_r_reg_13_/CK (DFFSX1TS)                              0.00       0.00 r
  ss_r_reg_13_/Q (DFFSX1TS)                               0.85       0.85 f
  U1926/Y (CLKAND2X2TS)                                   0.31       1.16 f
  U1928/Y (INVX2TS)                                       0.15       1.31 r
  u_fpalu_s2_expa_r_reg_1_/E (EDFFX1TS)                   0.00       1.31 r
  data arrival time                                                  1.31

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_expa_r_reg_1_/CK (EDFFX1TS)                  0.00     390.00 r
  library setup time                                     -0.85     389.15
  data required time                                               389.15
  --------------------------------------------------------------------------
  data required time                                               389.15
  data arrival time                                                 -1.31
  --------------------------------------------------------------------------
  slack (MET)                                                      387.85


  Startpoint: ss_r_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_expa_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ss_r_reg_13_/CK (DFFSX1TS)                              0.00       0.00 r
  ss_r_reg_13_/Q (DFFSX1TS)                               0.85       0.85 f
  U1926/Y (CLKAND2X2TS)                                   0.31       1.16 f
  U1928/Y (INVX2TS)                                       0.15       1.31 r
  u_fpalu_s2_expa_r_reg_3_/E (EDFFX1TS)                   0.00       1.31 r
  data arrival time                                                  1.31

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_expa_r_reg_3_/CK (EDFFX1TS)                  0.00     390.00 r
  library setup time                                     -0.85     389.15
  data required time                                               389.15
  --------------------------------------------------------------------------
  data required time                                               389.15
  data arrival time                                                 -1.31
  --------------------------------------------------------------------------
  slack (MET)                                                      387.85


  Startpoint: ss_r_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_expb_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ss_r_reg_13_/CK (DFFSX1TS)                              0.00       0.00 r
  ss_r_reg_13_/Q (DFFSX1TS)                               0.85       0.85 f
  U1926/Y (CLKAND2X2TS)                                   0.31       1.16 f
  U1928/Y (INVX2TS)                                       0.15       1.31 r
  u_fpalu_s2_expb_r_reg_1_/E (EDFFX1TS)                   0.00       1.31 r
  data arrival time                                                  1.31

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_expb_r_reg_1_/CK (EDFFX1TS)                  0.00     390.00 r
  library setup time                                     -0.85     389.15
  data required time                                               389.15
  --------------------------------------------------------------------------
  data required time                                               389.15
  data arrival time                                                 -1.31
  --------------------------------------------------------------------------
  slack (MET)                                                      387.85


  Startpoint: ss_r_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_expb_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ss_r_reg_13_/CK (DFFSX1TS)                              0.00       0.00 r
  ss_r_reg_13_/Q (DFFSX1TS)                               0.85       0.85 f
  U1926/Y (CLKAND2X2TS)                                   0.31       1.16 f
  U1929/Y (INVX2TS)                                       0.15       1.31 r
  u_fpalu_s2_expb_r_reg_2_/E (EDFFX1TS)                   0.00       1.31 r
  data arrival time                                                  1.31

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_expb_r_reg_2_/CK (EDFFX1TS)                  0.00     390.00 r
  library setup time                                     -0.85     389.15
  data required time                                               389.15
  --------------------------------------------------------------------------
  data required time                                               389.15
  data arrival time                                                 -1.31
  --------------------------------------------------------------------------
  slack (MET)                                                      387.85


  Startpoint: ss_r_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_expb_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ss_r_reg_13_/CK (DFFSX1TS)                              0.00       0.00 r
  ss_r_reg_13_/Q (DFFSX1TS)                               0.85       0.85 f
  U1926/Y (CLKAND2X2TS)                                   0.31       1.16 f
  U1929/Y (INVX2TS)                                       0.15       1.31 r
  u_fpalu_s2_expb_r_reg_4_/E (EDFFX1TS)                   0.00       1.31 r
  data arrival time                                                  1.31

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_expb_r_reg_4_/CK (EDFFX1TS)                  0.00     390.00 r
  library setup time                                     -0.85     389.15
  data required time                                               389.15
  --------------------------------------------------------------------------
  data required time                                               389.15
  data arrival time                                                 -1.31
  --------------------------------------------------------------------------
  slack (MET)                                                      387.85


  Startpoint: ss_r_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_expa_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ss_r_reg_13_/CK (DFFSX1TS)                              0.00       0.00 r
  ss_r_reg_13_/Q (DFFSX1TS)                               0.85       0.85 f
  U1926/Y (CLKAND2X2TS)                                   0.31       1.16 f
  U1930/Y (INVX2TS)                                       0.14       1.30 r
  u_fpalu_s2_expa_r_reg_2_/E (EDFFX1TS)                   0.00       1.30 r
  data arrival time                                                  1.30

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_expa_r_reg_2_/CK (EDFFX1TS)                  0.00     390.00 r
  library setup time                                     -0.84     389.16
  data required time                                               389.16
  --------------------------------------------------------------------------
  data required time                                               389.16
  data arrival time                                                 -1.30
  --------------------------------------------------------------------------
  slack (MET)                                                      387.86


  Startpoint: ss_r_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_expa_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ss_r_reg_13_/CK (DFFSX1TS)                              0.00       0.00 r
  ss_r_reg_13_/Q (DFFSX1TS)                               0.85       0.85 f
  U1926/Y (CLKAND2X2TS)                                   0.31       1.16 f
  U1930/Y (INVX2TS)                                       0.14       1.30 r
  u_fpalu_s2_expa_r_reg_4_/E (EDFFX1TS)                   0.00       1.30 r
  data arrival time                                                  1.30

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_expa_r_reg_4_/CK (EDFFX1TS)                  0.00     390.00 r
  library setup time                                     -0.84     389.16
  data required time                                               389.16
  --------------------------------------------------------------------------
  data required time                                               389.16
  data arrival time                                                 -1.30
  --------------------------------------------------------------------------
  slack (MET)                                                      387.86


  Startpoint: cmem_addr_r_reg_0_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: cmem_addr_r_reg_3_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  cmem_addr_r_reg_0_/CKN (DFFNSRX1TS)      0.00     195.00 f
  cmem_addr_r_reg_0_/Q (DFFNSRX1TS)        0.85     195.85 r
  U2887/Y (AND3X1TS)                       0.39     196.24 r
  U2888/Y (NAND2X1TS)                      0.18     196.42 f
  U2890/Y (INVX2TS)                        0.10     196.52 r
  U2891/Y (AOI2BB1XLTS)                    0.07     196.58 f
  cmem_addr_r_reg_3_/D (DFFNSRX1TS)        0.00     196.58 f
  data arrival time                                 196.58

  clock clk (fall edge)                  585.00     585.00
  clock network delay (ideal)              0.00     585.00
  cmem_addr_r_reg_3_/CKN (DFFNSRX1TS)      0.00     585.00 f
  library setup time                      -0.50     584.50
  data required time                                584.50
  -----------------------------------------------------------
  data required time                                584.50
  data arrival time                                -196.58
  -----------------------------------------------------------
  slack (MET)                                       387.92


  Startpoint: dmem_addr_r_reg_0_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: dmem_addr_r_reg_2_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  dmem_addr_r_reg_0_/CKN (DFFNSRX1TS)      0.00     195.00 f
  dmem_addr_r_reg_0_/Q (DFFNSRX1TS)        0.93     195.93 r
  U2897/Y (AND3X1TS)                       0.43     196.36 r
  U2903/Y (AOI21X1TS)                      0.10     196.46 f
  dmem_addr_r_reg_2_/D (DFFNSRX1TS)        0.00     196.46 f
  data arrival time                                 196.46

  clock clk (fall edge)                  585.00     585.00
  clock network delay (ideal)              0.00     585.00
  dmem_addr_r_reg_2_/CKN (DFFNSRX1TS)      0.00     585.00 f
  library setup time                      -0.49     584.51
  data required time                                584.51
  -----------------------------------------------------------
  data required time                                584.51
  data arrival time                                -196.46
  -----------------------------------------------------------
  slack (MET)                                       388.05


  Startpoint: alu_a_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_22_/Q (DFFQX1TS)                        0.75       0.75 f
  U1558/Y (INVX2TS)                                       0.10       0.85 r
  U1559/Y (INVX2TS)                                       0.06       0.91 f
  U2337/Y (NOR2XLTS)                                      0.35       1.26 r
  U2338/Y (AOI21X1TS)                                     0.28       1.54 f
  U2339/Y (INVX2TS)                                       0.11       1.65 r
  u_fpalu_s2_ea_sub_eb_abs_r_reg_0_/D (DFFQX1TS)          0.00       1.65 r
  data arrival time                                                  1.65

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_ea_sub_eb_abs_r_reg_0_/CK (DFFQX1TS)         0.00     390.00 r
  library setup time                                     -0.25     389.75
  data required time                                               389.75
  --------------------------------------------------------------------------
  data required time                                               389.75
  data arrival time                                                 -1.65
  --------------------------------------------------------------------------
  slack (MET)                                                      388.10


  Startpoint: dmem_addr_r_reg_1_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: dmem_addr_r_reg_1_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  dmem_addr_r_reg_1_/CKN (DFFNSRX1TS)      0.00     195.00 f
  dmem_addr_r_reg_1_/Q (DFFNSRX1TS)        0.93     195.93 r
  U2902/Y (NAND2X1TS)                      0.20     196.14 f
  U2904/Y (OA21XLTS)                       0.25     196.39 f
  dmem_addr_r_reg_1_/D (DFFNSRX1TS)        0.00     196.39 f
  data arrival time                                 196.39

  clock clk (fall edge)                  585.00     585.00
  clock network delay (ideal)              0.00     585.00
  dmem_addr_r_reg_1_/CKN (DFFNSRX1TS)      0.00     585.00 f
  library setup time                      -0.50     584.50
  data required time                                584.50
  -----------------------------------------------------------
  data required time                                584.50
  data arrival time                                -196.39
  -----------------------------------------------------------
  slack (MET)                                       388.11


  Startpoint: cmem_addr_r_reg_0_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: cmem_addr_r_reg_2_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  cmem_addr_r_reg_0_/CKN (DFFNSRX1TS)      0.00     195.00 f
  cmem_addr_r_reg_0_/Q (DFFNSRX1TS)        0.85     195.85 r
  U2887/Y (AND3X1TS)                       0.39     196.24 r
  U2893/Y (AOI21X1TS)                      0.10     196.34 f
  cmem_addr_r_reg_2_/D (DFFNSRX1TS)        0.00     196.34 f
  data arrival time                                 196.34

  clock clk (fall edge)                  585.00     585.00
  clock network delay (ideal)              0.00     585.00
  cmem_addr_r_reg_2_/CKN (DFFNSRX1TS)      0.00     585.00 f
  library setup time                      -0.49     584.51
  data required time                                584.51
  -----------------------------------------------------------
  data required time                                584.51
  data arrival time                                -196.34
  -----------------------------------------------------------
  slack (MET)                                       388.17


  Startpoint: cmem_addr_r_reg_0_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: cmem_addr_r_reg_1_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  cmem_addr_r_reg_0_/CKN (DFFNSRX1TS)      0.00     195.00 f
  cmem_addr_r_reg_0_/Q (DFFNSRX1TS)        0.85     195.85 r
  U2892/Y (NAND2X1TS)                      0.15     196.00 f
  U2894/Y (OA21XLTS)                       0.25     196.25 f
  cmem_addr_r_reg_1_/D (DFFNSRX1TS)        0.00     196.25 f
  data arrival time                                 196.25

  clock clk (fall edge)                  585.00     585.00
  clock network delay (ideal)              0.00     585.00
  cmem_addr_r_reg_1_/CKN (DFFNSRX1TS)      0.00     585.00 f
  library setup time                      -0.50     584.50
  data required time                                584.50
  -----------------------------------------------------------
  data required time                                584.50
  data arrival time                                -196.25
  -----------------------------------------------------------
  slack (MET)                                       388.26


  Startpoint: ss_r_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_opcode_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ss_r_reg_14_/CK (DFFSX1TS)                              0.00       0.00 r
  ss_r_reg_14_/QN (DFFSX1TS)                              0.97       0.97 r
  U1926/Y (CLKAND2X2TS)                                   0.35       1.32 r
  U1930/Y (INVX2TS)                                       0.11       1.43 f
  u_fpalu_s2_opcode_r_reg_1_/D (DFFQX1TS)                 0.00       1.43 f
  data arrival time                                                  1.43

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_opcode_r_reg_1_/CK (DFFQX1TS)                0.00     390.00 r
  library setup time                                     -0.31     389.69
  data required time                                               389.69
  --------------------------------------------------------------------------
  data required time                                               389.69
  data arrival time                                                 -1.43
  --------------------------------------------------------------------------
  slack (MET)                                                      388.26


  Startpoint: u_fpalu_s2_br4_s_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps0_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_s_r_reg_0_/CK (DFFQX1TS)                 0.00       0.00 r
  u_fpalu_s2_br4_s_r_reg_0_/Q (DFFQX1TS)                  0.76       0.76 f
  U1657/Y (INVX2TS)                                       0.11       0.86 r
  U1658/Y (INVX2TS)                                       0.08       0.94 f
  U2340/Y (AND3X1TS)                                      0.32       1.26 f
  U2342/Y (AOI2BB1XLTS)                                   0.19       1.45 r
  u_fpalu_s3_ps0_r_reg_1_/D (DFFQX1TS)                    0.00       1.45 r
  data arrival time                                                  1.45

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_ps0_r_reg_1_/CK (DFFQX1TS)                   0.00     390.00 r
  library setup time                                     -0.29     389.71
  data required time                                               389.71
  --------------------------------------------------------------------------
  data required time                                               389.71
  data arrival time                                                 -1.45
  --------------------------------------------------------------------------
  slack (MET)                                                      388.26


  Startpoint: u_fpalu_s2_br4_s_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps1_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_s_r_reg_3_/CK (DFFQX1TS)                 0.00       0.00 r
  u_fpalu_s2_br4_s_r_reg_3_/Q (DFFQX1TS)                  0.74       0.74 f
  U2335/Y (CLKAND2X2TS)                                   0.23       0.96 f
  U2336/Y (AOI2BB1XLTS)                                   0.36       1.32 f
  u_fpalu_s3_ps1_r_reg_1_/D (DFFQX1TS)                    0.00       1.32 f
  data arrival time                                                  1.32

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_ps1_r_reg_1_/CK (DFFQX1TS)                   0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (MET)                                                      388.34


  Startpoint: first_cycle_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  first_cycle_r_reg/CK (DFFSX1TS)          0.00       0.00 r
  first_cycle_r_reg/Q (DFFSX1TS)           0.86       0.86 f
  U1691/Y (INVX2TS)                        0.17       1.03 r
  u_cmem/WEN (SP_CMEM)                     0.00       1.03 r
  data arrival time                                   1.03

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  u_cmem/CLK (SP_CMEM)                     0.00     390.00 r
  library setup time                      -0.50     389.50
  data required time                                389.50
  -----------------------------------------------------------
  data required time                                389.50
  data arrival time                                  -1.03
  -----------------------------------------------------------
  slack (MET)                                       388.47


  Startpoint: alu_a_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_expa_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_22_/Q (DFFQX1TS)                        0.75       0.75 f
  u_fpalu_s2_expa_r_reg_0_/D (EDFFX1TS)                   0.00       0.75 f
  data arrival time                                                  0.75

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_expa_r_reg_0_/CK (EDFFX1TS)                  0.00     390.00 r
  library setup time                                     -0.77     389.23
  data required time                                               389.23
  --------------------------------------------------------------------------
  data required time                                               389.23
  data arrival time                                                 -0.75
  --------------------------------------------------------------------------
  slack (MET)                                                      388.48


  Startpoint: alu_a_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_expa_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_23_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_23_/Q (DFFQX1TS)                        0.73       0.73 f
  u_fpalu_s2_expa_r_reg_1_/D (EDFFX1TS)                   0.00       0.73 f
  data arrival time                                                  0.73

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_expa_r_reg_1_/CK (EDFFX1TS)                  0.00     390.00 r
  library setup time                                     -0.77     389.23
  data required time                                               389.23
  --------------------------------------------------------------------------
  data required time                                               389.23
  data arrival time                                                 -0.73
  --------------------------------------------------------------------------
  slack (MET)                                                      388.50


  Startpoint: alu_a_29i_r_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_expa_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_25_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_25_/Q (DFFQX1TS)                        0.73       0.73 f
  u_fpalu_s2_expa_r_reg_3_/D (EDFFX1TS)                   0.00       0.73 f
  data arrival time                                                  0.73

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_expa_r_reg_3_/CK (EDFFX1TS)                  0.00     390.00 r
  library setup time                                     -0.77     389.23
  data required time                                               389.23
  --------------------------------------------------------------------------
  data required time                                               389.23
  data arrival time                                                 -0.73
  --------------------------------------------------------------------------
  slack (MET)                                                      388.50


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_expb_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFQX1TS)                        0.72       0.72 f
  u_fpalu_s2_expb_r_reg_1_/D (EDFFX1TS)                   0.00       0.72 f
  data arrival time                                                  0.72

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_expb_r_reg_1_/CK (EDFFX1TS)                  0.00     390.00 r
  library setup time                                     -0.76     389.24
  data required time                                               389.24
  --------------------------------------------------------------------------
  data required time                                               389.24
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                      388.52


  Startpoint: alu_b_29i_r_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_expb_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_24_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_24_/Q (DFFQX1TS)                        0.72       0.72 f
  u_fpalu_s2_expb_r_reg_2_/D (EDFFX1TS)                   0.00       0.72 f
  data arrival time                                                  0.72

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_expb_r_reg_2_/CK (EDFFX1TS)                  0.00     390.00 r
  library setup time                                     -0.76     389.24
  data required time                                               389.24
  --------------------------------------------------------------------------
  data required time                                               389.24
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                      388.52


  Startpoint: alu_b_29i_r_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_expb_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_25_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_25_/Q (DFFQX1TS)                        0.72       0.72 f
  u_fpalu_s2_expb_r_reg_3_/D (EDFFX1TS)                   0.00       0.72 f
  data arrival time                                                  0.72

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_expb_r_reg_3_/CK (EDFFX1TS)                  0.00     390.00 r
  library setup time                                     -0.76     389.24
  data required time                                               389.24
  --------------------------------------------------------------------------
  data required time                                               389.24
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                      388.52


  Startpoint: alu_b_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_expb_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  u_fpalu_s2_expb_r_reg_4_/D (EDFFX1TS)                   0.00       0.72 f
  data arrival time                                                  0.72

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_expb_r_reg_4_/CK (EDFFX1TS)                  0.00     390.00 r
  library setup time                                     -0.76     389.24
  data required time                                               389.24
  --------------------------------------------------------------------------
  data required time                                               389.24
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                      388.52


  Startpoint: alu_a_29i_r_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_expa_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_24_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_24_/Q (DFFQX1TS)                        0.72       0.72 f
  u_fpalu_s2_expa_r_reg_2_/D (EDFFX1TS)                   0.00       0.72 f
  data arrival time                                                  0.72

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_expa_r_reg_2_/CK (EDFFX1TS)                  0.00     390.00 r
  library setup time                                     -0.76     389.24
  data required time                                               389.24
  --------------------------------------------------------------------------
  data required time                                               389.24
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                      388.52


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_expa_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  u_fpalu_s2_expa_r_reg_4_/D (EDFFX1TS)                   0.00       0.72 f
  data arrival time                                                  0.72

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_expa_r_reg_4_/CK (EDFFX1TS)                  0.00     390.00 r
  library setup time                                     -0.76     389.24
  data required time                                               389.24
  --------------------------------------------------------------------------
  data required time                                               389.24
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                      388.52


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_expb_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFQX1TS)                        0.72       0.72 f
  u_fpalu_s2_expb_r_reg_0_/D (EDFFX1TS)                   0.00       0.72 f
  data arrival time                                                  0.72

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_expb_r_reg_0_/CK (EDFFX1TS)                  0.00     390.00 r
  library setup time                                     -0.76     389.24
  data required time                                               389.24
  --------------------------------------------------------------------------
  data required time                                               389.24
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                      388.52


  Startpoint: u_fpalu_s2_br4_s_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps0_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_s_r_reg_0_/CK (DFFQX1TS)                 0.00       0.00 r
  u_fpalu_s2_br4_s_r_reg_0_/Q (DFFQX1TS)                  0.76       0.76 f
  U3206/Y (AOI2BB1XLTS)                                   0.38       1.14 f
  u_fpalu_s3_ps0_r_reg_0_/D (DFFQX1TS)                    0.00       1.14 f
  data arrival time                                                  1.14

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_ps0_r_reg_0_/CK (DFFQX1TS)                   0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                      388.53


  Startpoint: u_fpalu_s2_br4_s_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps1_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_s_r_reg_3_/CK (DFFQX1TS)                 0.00       0.00 r
  u_fpalu_s2_br4_s_r_reg_3_/Q (DFFQX1TS)                  0.74       0.74 f
  U3205/Y (AOI2BB1XLTS)                                   0.38       1.11 f
  u_fpalu_s3_ps1_r_reg_0_/D (DFFQX1TS)                    0.00       1.11 f
  data arrival time                                                  1.11

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_ps1_r_reg_0_/CK (DFFQX1TS)                   0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -1.11
  --------------------------------------------------------------------------
  slack (MET)                                                      388.55


  Startpoint: cmem_addr_r_reg_0_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: cmem_addr_r_reg_0_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  cmem_addr_r_reg_0_/CKN (DFFNSRX1TS)      0.00     195.00 f
  cmem_addr_r_reg_0_/QN (DFFNSRX1TS)       0.96     195.96 f
  cmem_addr_r_reg_0_/D (DFFNSRX1TS)        0.00     195.96 f
  data arrival time                                 195.96

  clock clk (fall edge)                  585.00     585.00
  clock network delay (ideal)              0.00     585.00
  cmem_addr_r_reg_0_/CKN (DFFNSRX1TS)      0.00     585.00 f
  library setup time                      -0.48     584.52
  data required time                                584.52
  -----------------------------------------------------------
  data required time                                584.52
  data arrival time                                -195.96
  -----------------------------------------------------------
  slack (MET)                                       388.56


  Startpoint: dmem_addr_r_reg_0_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: dmem_addr_r_reg_0_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  dmem_addr_r_reg_0_/CKN (DFFNSRX1TS)      0.00     195.00 f
  dmem_addr_r_reg_0_/QN (DFFNSRX1TS)       0.96     195.96 f
  dmem_addr_r_reg_0_/D (DFFNSRX1TS)        0.00     195.96 f
  data arrival time                                 195.96

  clock clk (fall edge)                  585.00     585.00
  clock network delay (ideal)              0.00     585.00
  dmem_addr_r_reg_0_/CKN (DFFNSRX1TS)      0.00     585.00 f
  library setup time                      -0.48     584.52
  data required time                                584.52
  -----------------------------------------------------------
  data required time                                584.52
  data arrival time                                -195.96
  -----------------------------------------------------------
  slack (MET)                                       388.56


  Startpoint: u_fpalu_s2_addsubn_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_addsubn_r_reg/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s2_addsubn_r_reg/Q (DFFQX1TS)                   0.73       0.73 f
  U1966/Y (INVX2TS)                                       0.15       0.89 r
  U1970/Y (INVX2TS)                                       0.12       1.00 f
  U2033/Y (INVX2TS)                                       0.10       1.10 r
  u_fpalu_s3_rhs_r_reg_22_/D (DFFQX1TS)                   0.00       1.10 r
  data arrival time                                                  1.10

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_rhs_r_reg_22_/CK (DFFQX1TS)                  0.00     390.00 r
  library setup time                                     -0.27     389.73
  data required time                                               389.73
  --------------------------------------------------------------------------
  data required time                                               389.73
  data arrival time                                                 -1.10
  --------------------------------------------------------------------------
  slack (MET)                                                      388.63


  Startpoint: ss_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cycle_acc_thru_dly2_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ss_r_reg_3_/CK (DFFRXLTS)                               0.00       0.00 r
  ss_r_reg_3_/Q (DFFRXLTS)                                0.80       0.80 f
  U1692/Y (INVX2TS)                                       0.13       0.93 r
  U1693/Y (INVX2TS)                                       0.07       1.01 f
  cycle_acc_thru_dly2_r_reg/D (DFFQX1TS)                  0.00       1.01 f
  data arrival time                                                  1.01

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  cycle_acc_thru_dly2_r_reg/CK (DFFQX1TS)                 0.00     390.00 r
  library setup time                                     -0.31     389.69
  data required time                                               389.69
  --------------------------------------------------------------------------
  data required time                                               389.69
  data arrival time                                                 -1.01
  --------------------------------------------------------------------------
  slack (MET)                                                      388.68


  Startpoint: alu_a_29i_r_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_addsubn_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_28_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_28_/Q (DFFQX1TS)                        0.73       0.73 f
  U2989/Y (XNOR2X1TS)                                     0.23       0.96 f
  u_fpalu_s2_addsubn_r_reg/D (DFFQX1TS)                   0.00       0.96 f
  data arrival time                                                  0.96

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_addsubn_r_reg/CK (DFFQX1TS)                  0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                      388.69


  Startpoint: rst_n (input port clocked by clk)
  Endpoint: u_dmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  rst_n (in)                               0.04       0.09 r
  U2330/Y (INVX2TS)                        0.08       0.17 f
  U2333/Y (CLKBUFX2TS)                     0.27       0.44 f
  u_dmem/CEN (SP_DMEM)                     0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  u_dmem/CLK (SP_DMEM)                     0.00     390.00 r
  library setup time                      -0.81     389.19
  data required time                                389.19
  -----------------------------------------------------------
  data required time                                389.19
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                       388.75


  Startpoint: rst_n (input port clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  rst_n (in)                               0.04       0.09 r
  U2330/Y (INVX2TS)                        0.08       0.17 f
  U2332/Y (CLKBUFX2TS)                     0.27       0.44 f
  u_cmem/CEN (SP_CMEM)                     0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  u_cmem/CLK (SP_CMEM)                     0.00     390.00 r
  library setup time                      -0.81     389.19
  data required time                                389.19
  -----------------------------------------------------------
  data required time                                389.19
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                       388.75


  Startpoint: rst_n (input port clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  rst_n (in)                               0.04       0.09 r
  U2330/Y (INVX2TS)                        0.08       0.17 f
  U2331/Y (CLKBUFX2TS)                     0.25       0.42 f
  u_regf/CEN (SP_REGF)                     0.00       0.42 f
  data arrival time                                   0.42

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  u_regf/CLK (SP_REGF)                     0.00     390.00 r
  library setup time                      -0.78     389.22
  data required time                                389.22
  -----------------------------------------------------------
  data required time                                389.22
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                       388.80


  Startpoint: u_fpalu_s3_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s4_opcode_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_opcode_r_reg_0_/CK (DFFXLTS)                 0.00       0.00 r
  u_fpalu_s3_opcode_r_reg_0_/QN (DFFXLTS)                 0.69       0.69 r
  U1545/Y (INVX2TS)                                       0.17       0.86 f
  u_fpalu_s4_opcode_r_reg_0_/D (DFFQX1TS)                 0.00       0.86 f
  data arrival time                                                  0.86

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s4_opcode_r_reg_0_/CK (DFFQX1TS)                0.00     390.00 r
  library setup time                                     -0.32     389.68
  data required time                                               389.68
  --------------------------------------------------------------------------
  data required time                                               389.68
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                      388.81


  Startpoint: alu_b_29i_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_s_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_1_/CK (DFFQX1TS)                        0.00       0.00 r
  alu_b_29i_r_reg_1_/Q (DFFQX1TS)                         0.74       0.74 f
  u_fpalu_s2_br4_s_r_reg_0_/D (DFFQX1TS)                  0.00       0.74 f
  data arrival time                                                  0.74

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_s_r_reg_0_/CK (DFFQX1TS)                 0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -0.74
  --------------------------------------------------------------------------
  slack (MET)                                                      388.91


  Startpoint: u_fpalu_s3_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s4_opcode_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s3_opcode_r_reg_1_/Q (DFFQX1TS)                 0.74       0.74 f
  u_fpalu_s4_opcode_r_reg_1_/D (DFFQX1TS)                 0.00       0.74 f
  data arrival time                                                  0.74

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s4_opcode_r_reg_1_/CK (DFFQX1TS)                0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -0.74
  --------------------------------------------------------------------------
  slack (MET)                                                      388.91


  Startpoint: alu_b_29i_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_s_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_3_/CK (DFFQX1TS)                        0.00       0.00 r
  alu_b_29i_r_reg_3_/Q (DFFQX1TS)                         0.74       0.74 f
  u_fpalu_s2_br4_s_r_reg_1_/D (DFFQX1TS)                  0.00       0.74 f
  data arrival time                                                  0.74

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_s_r_reg_1_/CK (DFFQX1TS)                 0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -0.74
  --------------------------------------------------------------------------
  slack (MET)                                                      388.92


  Startpoint: alu_b_29i_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_s_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_5_/CK (DFFQX1TS)                        0.00       0.00 r
  alu_b_29i_r_reg_5_/Q (DFFQX1TS)                         0.74       0.74 f
  u_fpalu_s2_br4_s_r_reg_2_/D (DFFQX1TS)                  0.00       0.74 f
  data arrival time                                                  0.74

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_s_r_reg_2_/CK (DFFQX1TS)                 0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -0.74
  --------------------------------------------------------------------------
  slack (MET)                                                      388.92


  Startpoint: alu_b_29i_r_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_s_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_7_/CK (DFFQX1TS)                        0.00       0.00 r
  alu_b_29i_r_reg_7_/Q (DFFQX1TS)                         0.74       0.74 f
  u_fpalu_s2_br4_s_r_reg_3_/D (DFFQX1TS)                  0.00       0.74 f
  data arrival time                                                  0.74

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_s_r_reg_3_/CK (DFFQX1TS)                 0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -0.74
  --------------------------------------------------------------------------
  slack (MET)                                                      388.92


  Startpoint: alu_b_29i_r_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_s_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_9_/CK (DFFQX1TS)                        0.00       0.00 r
  alu_b_29i_r_reg_9_/Q (DFFQX1TS)                         0.74       0.74 f
  u_fpalu_s2_br4_s_r_reg_4_/D (DFFQX1TS)                  0.00       0.74 f
  data arrival time                                                  0.74

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_s_r_reg_4_/CK (DFFQX1TS)                 0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -0.74
  --------------------------------------------------------------------------
  slack (MET)                                                      388.92


  Startpoint: u_fpalu_s2_addsubn_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_addsubn_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_addsubn_r_reg/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s2_addsubn_r_reg/Q (DFFQX1TS)                   0.73       0.73 f
  u_fpalu_s3_addsubn_r_reg/D (DFFQX1TS)                   0.00       0.73 f
  data arrival time                                                  0.73

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_addsubn_r_reg/CK (DFFQX1TS)                  0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -0.73
  --------------------------------------------------------------------------
  slack (MET)                                                      388.93


  Startpoint: alu_a_29i_r_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_sa_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_a_29i_r_reg_28_/CK (DFFQX1TS)        0.00       0.00 r
  alu_a_29i_r_reg_28_/Q (DFFQX1TS)         0.73       0.73 f
  u_fpalu_s2_sa_r_reg/D (DFFQX1TS)         0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  u_fpalu_s2_sa_r_reg/CK (DFFQX1TS)        0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                       388.93


  Startpoint: u_fpalu_s4_many_r_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_18_/CK (DFFQX1TS)                 0.00       0.00 r
  u_fpalu_s4_many_r_reg_18_/Q (DFFQX1TS)                  0.73       0.73 f
  u_fpalu_s5_many_r_reg_18_/D (DFFQX1TS)                  0.00       0.73 f
  data arrival time                                                  0.73

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s5_many_r_reg_18_/CK (DFFQX1TS)                 0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -0.73
  --------------------------------------------------------------------------
  slack (MET)                                                      388.93


  Startpoint: u_fpalu_s4_many_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_5_/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s4_many_r_reg_5_/Q (DFFQX1TS)                   0.72       0.72 f
  u_fpalu_s5_many_r_reg_5_/D (DFFQX1TS)                   0.00       0.72 f
  data arrival time                                                  0.72

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s5_many_r_reg_5_/CK (DFFQX1TS)                  0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                      388.94


  Startpoint: u_fpalu_s4_many_r_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_21_/CK (DFFQX1TS)                 0.00       0.00 r
  u_fpalu_s4_many_r_reg_21_/Q (DFFQX1TS)                  0.72       0.72 f
  u_fpalu_s5_many_r_reg_21_/D (DFFQX1TS)                  0.00       0.72 f
  data arrival time                                                  0.72

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s5_many_r_reg_21_/CK (DFFQX1TS)                 0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                      388.94


  Startpoint: u_fpalu_s4_many_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_2_/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s4_many_r_reg_2_/Q (DFFQX1TS)                   0.72       0.72 f
  u_fpalu_s5_many_r_reg_2_/D (DFFQX1TS)                   0.00       0.72 f
  data arrival time                                                  0.72

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s5_many_r_reg_2_/CK (DFFQX1TS)                  0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                      388.94


  Startpoint: u_fpalu_s4_many_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_4_/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s4_many_r_reg_4_/Q (DFFQX1TS)                   0.72       0.72 f
  u_fpalu_s5_many_r_reg_4_/D (DFFQX1TS)                   0.00       0.72 f
  data arrival time                                                  0.72

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s5_many_r_reg_4_/CK (DFFQX1TS)                  0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                      388.95


  Startpoint: u_fpalu_s4_many_r_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_8_/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s4_many_r_reg_8_/Q (DFFQX1TS)                   0.72       0.72 f
  u_fpalu_s5_many_r_reg_8_/D (DFFQX1TS)                   0.00       0.72 f
  data arrival time                                                  0.72

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s5_many_r_reg_8_/CK (DFFQX1TS)                  0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                      388.95


  Startpoint: u_fpalu_s4_many_r_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_10_/CK (DFFQX1TS)                 0.00       0.00 r
  u_fpalu_s4_many_r_reg_10_/Q (DFFQX1TS)                  0.72       0.72 f
  u_fpalu_s5_many_r_reg_10_/D (DFFQX1TS)                  0.00       0.72 f
  data arrival time                                                  0.72

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s5_many_r_reg_10_/CK (DFFQX1TS)                 0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                      388.95


  Startpoint: u_fpalu_s4_many_r_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_20_/CK (DFFQX1TS)                 0.00       0.00 r
  u_fpalu_s4_many_r_reg_20_/Q (DFFQX1TS)                  0.72       0.72 f
  u_fpalu_s5_many_r_reg_20_/D (DFFQX1TS)                  0.00       0.72 f
  data arrival time                                                  0.72

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s5_many_r_reg_20_/CK (DFFQX1TS)                 0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                      388.95


  Startpoint: u_fpalu_s4_many_r_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_16_/CK (DFFQX1TS)                 0.00       0.00 r
  u_fpalu_s4_many_r_reg_16_/Q (DFFQX1TS)                  0.72       0.72 f
  u_fpalu_s5_many_r_reg_16_/D (DFFQX1TS)                  0.00       0.72 f
  data arrival time                                                  0.72

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s5_many_r_reg_16_/CK (DFFQX1TS)                 0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                      388.95


  Startpoint: u_fpalu_s4_many_r_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_13_/CK (DFFQX1TS)                 0.00       0.00 r
  u_fpalu_s4_many_r_reg_13_/Q (DFFQX1TS)                  0.72       0.72 f
  u_fpalu_s5_many_r_reg_13_/D (DFFQX1TS)                  0.00       0.72 f
  data arrival time                                                  0.72

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s5_many_r_reg_13_/CK (DFFQX1TS)                 0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                      388.95


  Startpoint: u_fpalu_s4_many_r_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_6_/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s4_many_r_reg_6_/Q (DFFQX1TS)                   0.72       0.72 f
  u_fpalu_s5_many_r_reg_6_/D (DFFQX1TS)                   0.00       0.72 f
  data arrival time                                                  0.72

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s5_many_r_reg_6_/CK (DFFQX1TS)                  0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                      388.95


  Startpoint: u_fpalu_s4_many_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_3_/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s4_many_r_reg_3_/Q (DFFQX1TS)                   0.72       0.72 f
  u_fpalu_s5_many_r_reg_3_/D (DFFQX1TS)                   0.00       0.72 f
  data arrival time                                                  0.72

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s5_many_r_reg_3_/CK (DFFQX1TS)                  0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                      388.95


  Startpoint: u_fpalu_s4_many_r_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_11_/CK (DFFQX1TS)                 0.00       0.00 r
  u_fpalu_s4_many_r_reg_11_/Q (DFFQX1TS)                  0.72       0.72 f
  u_fpalu_s5_many_r_reg_11_/D (DFFQX1TS)                  0.00       0.72 f
  data arrival time                                                  0.72

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s5_many_r_reg_11_/CK (DFFQX1TS)                 0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                      388.95


  Startpoint: u_fpalu_s3_addsubn_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s4_addsubn_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_addsubn_r_reg/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s3_addsubn_r_reg/Q (DFFQX1TS)                   0.72       0.72 f
  u_fpalu_s4_addsubn_r_reg/D (DFFQX1TS)                   0.00       0.72 f
  data arrival time                                                  0.72

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s4_addsubn_r_reg/CK (DFFQX1TS)                  0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                      388.95


  Startpoint: u_fpalu_s2_br4_s_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_s2_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_s_r_reg_2_/CK (DFFQX1TS)                 0.00       0.00 r
  u_fpalu_s2_br4_s_r_reg_2_/Q (DFFQX1TS)                  0.72       0.72 f
  u_fpalu_s3_s2_r_reg/D (DFFQX1TS)                        0.00       0.72 f
  data arrival time                                                  0.72

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_s2_r_reg/CK (DFFQX1TS)                       0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                      388.95


  Startpoint: u_fpalu_s4_many_r_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_19_/CK (DFFQX1TS)                 0.00       0.00 r
  u_fpalu_s4_many_r_reg_19_/Q (DFFQX1TS)                  0.71       0.71 f
  u_fpalu_s5_many_r_reg_19_/D (DFFQX1TS)                  0.00       0.71 f
  data arrival time                                                  0.71

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s5_many_r_reg_19_/CK (DFFQX1TS)                 0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -0.71
  --------------------------------------------------------------------------
  slack (MET)                                                      388.95


  Startpoint: u_fpalu_s4_many_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_22_/CK (DFFQX1TS)                 0.00       0.00 r
  u_fpalu_s4_many_r_reg_22_/Q (DFFQX1TS)                  0.71       0.71 f
  u_fpalu_s5_many_r_reg_22_/D (DFFQX1TS)                  0.00       0.71 f
  data arrival time                                                  0.71

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s5_many_r_reg_22_/CK (DFFQX1TS)                 0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -0.71
  --------------------------------------------------------------------------
  slack (MET)                                                      388.96


  Startpoint: u_fpalu_s4_many_r_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_17_/CK (DFFQX1TS)                 0.00       0.00 r
  u_fpalu_s4_many_r_reg_17_/Q (DFFQX1TS)                  0.71       0.71 f
  u_fpalu_s5_many_r_reg_17_/D (DFFQX1TS)                  0.00       0.71 f
  data arrival time                                                  0.71

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s5_many_r_reg_17_/CK (DFFQX1TS)                 0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -0.71
  --------------------------------------------------------------------------
  slack (MET)                                                      388.96


  Startpoint: u_fpalu_s4_many_r_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_9_/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s4_many_r_reg_9_/Q (DFFQX1TS)                   0.71       0.71 f
  u_fpalu_s5_many_r_reg_9_/D (DFFQX1TS)                   0.00       0.71 f
  data arrival time                                                  0.71

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s5_many_r_reg_9_/CK (DFFQX1TS)                  0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -0.71
  --------------------------------------------------------------------------
  slack (MET)                                                      388.96


  Startpoint: u_fpalu_s4_many_r_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_14_/CK (DFFQX1TS)                 0.00       0.00 r
  u_fpalu_s4_many_r_reg_14_/Q (DFFQX1TS)                  0.71       0.71 f
  u_fpalu_s5_many_r_reg_14_/D (DFFQX1TS)                  0.00       0.71 f
  data arrival time                                                  0.71

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s5_many_r_reg_14_/CK (DFFQX1TS)                 0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -0.71
  --------------------------------------------------------------------------
  slack (MET)                                                      388.96


  Startpoint: u_fpalu_s4_many_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_1_/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s4_many_r_reg_1_/Q (DFFQX1TS)                   0.71       0.71 f
  u_fpalu_s5_many_r_reg_1_/D (DFFQX1TS)                   0.00       0.71 f
  data arrival time                                                  0.71

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s5_many_r_reg_1_/CK (DFFQX1TS)                  0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -0.71
  --------------------------------------------------------------------------
  slack (MET)                                                      388.96


  Startpoint: u_fpalu_s4_many_r_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_12_/CK (DFFQX1TS)                 0.00       0.00 r
  u_fpalu_s4_many_r_reg_12_/Q (DFFQX1TS)                  0.71       0.71 f
  u_fpalu_s5_many_r_reg_12_/D (DFFQX1TS)                  0.00       0.71 f
  data arrival time                                                  0.71

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s5_many_r_reg_12_/CK (DFFQX1TS)                 0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -0.71
  --------------------------------------------------------------------------
  slack (MET)                                                      388.96


  Startpoint: u_fpalu_s4_many_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_0_/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s4_many_r_reg_0_/Q (DFFQX1TS)                   0.70       0.70 f
  u_fpalu_s5_many_r_reg_0_/D (DFFQX1TS)                   0.00       0.70 f
  data arrival time                                                  0.70

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s5_many_r_reg_0_/CK (DFFQX1TS)                  0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                      388.97


  Startpoint: u_fpalu_s4_many_r_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_7_/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s4_many_r_reg_7_/Q (DFFQX1TS)                   0.70       0.70 f
  u_fpalu_s5_many_r_reg_7_/D (DFFQX1TS)                   0.00       0.70 f
  data arrival time                                                  0.70

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s5_many_r_reg_7_/CK (DFFQX1TS)                  0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                      388.97


  Startpoint: u_fpalu_s4_many_r_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_15_/CK (DFFQX1TS)                 0.00       0.00 r
  u_fpalu_s4_many_r_reg_15_/Q (DFFQX1TS)                  0.70       0.70 f
  u_fpalu_s5_many_r_reg_15_/D (DFFQX1TS)                  0.00       0.70 f
  data arrival time                                                  0.70

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s5_many_r_reg_15_/CK (DFFQX1TS)                 0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                      388.97


  Startpoint: u_fpalu_s2_expb_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_expb_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_expb_r_reg_5_/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s2_expb_r_reg_5_/Q (DFFQX1TS)                   0.70       0.70 f
  u_fpalu_s3_expb_r_reg_5_/D (DFFQX1TS)                   0.00       0.70 f
  data arrival time                                                  0.70

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_expb_r_reg_5_/CK (DFFQX1TS)                  0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                      388.98


  Startpoint: u_fpalu_s2_expa_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_expa_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_expa_r_reg_5_/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s2_expa_r_reg_5_/Q (DFFQX1TS)                   0.70       0.70 f
  u_fpalu_s3_expa_r_reg_5_/D (DFFQX1TS)                   0.00       0.70 f
  data arrival time                                                  0.70

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_expa_r_reg_5_/CK (DFFQX1TS)                  0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                      388.98


  Startpoint: u_fpalu_s4_ea_gte_eb_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_ea_gte_eb_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_ea_gte_eb_r_reg/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s4_ea_gte_eb_r_reg/Q (DFFQX1TS)                 0.68       0.68 f
  u_fpalu_s5_ea_gte_eb_r_reg/D (DFFQX1TS)                 0.00       0.68 f
  data arrival time                                                  0.68

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s5_ea_gte_eb_r_reg/CK (DFFQX1TS)                0.00     390.00 r
  library setup time                                     -0.32     389.68
  data required time                                               389.68
  --------------------------------------------------------------------------
  data required time                                               389.68
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                      389.00


  Startpoint: u_fpalu_s4_eb_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_eb_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_eb_r_reg_1_/CK (DFFQX1TS)                    0.00       0.00 r
  u_fpalu_s4_eb_r_reg_1_/Q (DFFQX1TS)                     0.68       0.68 f
  u_fpalu_s5_eb_r_reg_1_/D (DFFQX1TS)                     0.00       0.68 f
  data arrival time                                                  0.68

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s5_eb_r_reg_1_/CK (DFFQX1TS)                    0.00     390.00 r
  library setup time                                     -0.32     389.68
  data required time                                               389.68
  --------------------------------------------------------------------------
  data required time                                               389.68
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                      389.00


  Startpoint: u_fpalu_s4_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_opcode_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_opcode_r_reg_0_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s4_opcode_r_reg_0_/Q (DFFQX1TS)                 0.68       0.68 f
  u_fpalu_s5_opcode_r_reg_0_/D (DFFQX1TS)                 0.00       0.68 f
  data arrival time                                                  0.68

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s5_opcode_r_reg_0_/CK (DFFQX1TS)                0.00     390.00 r
  library setup time                                     -0.32     389.68
  data required time                                               389.68
  --------------------------------------------------------------------------
  data required time                                               389.68
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                      389.00


  Startpoint: u_fpalu_s4_ea_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_ea_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_ea_r_reg_1_/CK (DFFQX1TS)                    0.00       0.00 r
  u_fpalu_s4_ea_r_reg_1_/Q (DFFQX1TS)                     0.68       0.68 f
  u_fpalu_s5_ea_r_reg_1_/D (DFFQX1TS)                     0.00       0.68 f
  data arrival time                                                  0.68

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s5_ea_r_reg_1_/CK (DFFQX1TS)                    0.00     390.00 r
  library setup time                                     -0.32     389.68
  data required time                                               389.68
  --------------------------------------------------------------------------
  data required time                                               389.68
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                      389.00


  Startpoint: u_fpalu_s4_ea_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_ea_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_ea_r_reg_0_/CK (DFFQX1TS)                    0.00       0.00 r
  u_fpalu_s4_ea_r_reg_0_/Q (DFFQX1TS)                     0.68       0.68 f
  u_fpalu_s5_ea_r_reg_0_/D (DFFQX1TS)                     0.00       0.68 f
  data arrival time                                                  0.68

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s5_ea_r_reg_0_/CK (DFFQX1TS)                    0.00     390.00 r
  library setup time                                     -0.32     389.68
  data required time                                               389.68
  --------------------------------------------------------------------------
  data required time                                               389.68
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                      389.00


  Startpoint: u_fpalu_s4_eb_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_eb_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_eb_r_reg_0_/CK (DFFQX1TS)                    0.00       0.00 r
  u_fpalu_s4_eb_r_reg_0_/Q (DFFQX1TS)                     0.68       0.68 f
  u_fpalu_s5_eb_r_reg_0_/D (DFFQX1TS)                     0.00       0.68 f
  data arrival time                                                  0.68

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s5_eb_r_reg_0_/CK (DFFQX1TS)                    0.00     390.00 r
  library setup time                                     -0.32     389.68
  data required time                                               389.68
  --------------------------------------------------------------------------
  data required time                                               389.68
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                      389.00


  Startpoint: u_fpalu_s4_eb_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_eb_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_eb_r_reg_2_/CK (DFFQX1TS)                    0.00       0.00 r
  u_fpalu_s4_eb_r_reg_2_/Q (DFFQX1TS)                     0.68       0.68 f
  u_fpalu_s5_eb_r_reg_2_/D (DFFQX1TS)                     0.00       0.68 f
  data arrival time                                                  0.68

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s5_eb_r_reg_2_/CK (DFFQX1TS)                    0.00     390.00 r
  library setup time                                     -0.32     389.68
  data required time                                               389.68
  --------------------------------------------------------------------------
  data required time                                               389.68
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                      389.00


  Startpoint: u_fpalu_s4_eb_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_eb_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_eb_r_reg_3_/CK (DFFQX1TS)                    0.00       0.00 r
  u_fpalu_s4_eb_r_reg_3_/Q (DFFQX1TS)                     0.68       0.68 f
  u_fpalu_s5_eb_r_reg_3_/D (DFFQX1TS)                     0.00       0.68 f
  data arrival time                                                  0.68

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s5_eb_r_reg_3_/CK (DFFQX1TS)                    0.00     390.00 r
  library setup time                                     -0.32     389.68
  data required time                                               389.68
  --------------------------------------------------------------------------
  data required time                                               389.68
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                      389.00


  Startpoint: u_fpalu_s4_eb_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_eb_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_eb_r_reg_4_/CK (DFFQX1TS)                    0.00       0.00 r
  u_fpalu_s4_eb_r_reg_4_/Q (DFFQX1TS)                     0.68       0.68 f
  u_fpalu_s5_eb_r_reg_4_/D (DFFQX1TS)                     0.00       0.68 f
  data arrival time                                                  0.68

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s5_eb_r_reg_4_/CK (DFFQX1TS)                    0.00     390.00 r
  library setup time                                     -0.32     389.68
  data required time                                               389.68
  --------------------------------------------------------------------------
  data required time                                               389.68
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                      389.00


  Startpoint: u_fpalu_s4_eb_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_eb_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_eb_r_reg_5_/CK (DFFQX1TS)                    0.00       0.00 r
  u_fpalu_s4_eb_r_reg_5_/Q (DFFQX1TS)                     0.68       0.68 f
  u_fpalu_s5_eb_r_reg_5_/D (DFFQX1TS)                     0.00       0.68 f
  data arrival time                                                  0.68

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s5_eb_r_reg_5_/CK (DFFQX1TS)                    0.00     390.00 r
  library setup time                                     -0.32     389.68
  data required time                                               389.68
  --------------------------------------------------------------------------
  data required time                                               389.68
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                      389.00


  Startpoint: u_fpalu_s4_ea_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_ea_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_ea_r_reg_2_/CK (DFFQX1TS)                    0.00       0.00 r
  u_fpalu_s4_ea_r_reg_2_/Q (DFFQX1TS)                     0.68       0.68 f
  u_fpalu_s5_ea_r_reg_2_/D (DFFQX1TS)                     0.00       0.68 f
  data arrival time                                                  0.68

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s5_ea_r_reg_2_/CK (DFFQX1TS)                    0.00     390.00 r
  library setup time                                     -0.32     389.68
  data required time                                               389.68
  --------------------------------------------------------------------------
  data required time                                               389.68
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                      389.00


  Startpoint: u_fpalu_s4_ea_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_ea_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_ea_r_reg_3_/CK (DFFQX1TS)                    0.00       0.00 r
  u_fpalu_s4_ea_r_reg_3_/Q (DFFQX1TS)                     0.68       0.68 f
  u_fpalu_s5_ea_r_reg_3_/D (DFFQX1TS)                     0.00       0.68 f
  data arrival time                                                  0.68

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s5_ea_r_reg_3_/CK (DFFQX1TS)                    0.00     390.00 r
  library setup time                                     -0.32     389.68
  data required time                                               389.68
  --------------------------------------------------------------------------
  data required time                                               389.68
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                      389.00


  Startpoint: u_fpalu_s4_ea_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_ea_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_ea_r_reg_4_/CK (DFFQX1TS)                    0.00       0.00 r
  u_fpalu_s4_ea_r_reg_4_/Q (DFFQX1TS)                     0.68       0.68 f
  u_fpalu_s5_ea_r_reg_4_/D (DFFQX1TS)                     0.00       0.68 f
  data arrival time                                                  0.68

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s5_ea_r_reg_4_/CK (DFFQX1TS)                    0.00     390.00 r
  library setup time                                     -0.32     389.68
  data required time                                               389.68
  --------------------------------------------------------------------------
  data required time                                               389.68
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                      389.00


  Startpoint: u_fpalu_s4_ea_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_ea_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_ea_r_reg_5_/CK (DFFQX1TS)                    0.00       0.00 r
  u_fpalu_s4_ea_r_reg_5_/Q (DFFQX1TS)                     0.68       0.68 f
  u_fpalu_s5_ea_r_reg_5_/D (DFFQX1TS)                     0.00       0.68 f
  data arrival time                                                  0.68

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s5_ea_r_reg_5_/CK (DFFQX1TS)                    0.00     390.00 r
  library setup time                                     -0.32     389.68
  data required time                                               389.68
  --------------------------------------------------------------------------
  data required time                                               389.68
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                      389.00


  Startpoint: u_fpalu_s4_sa_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_sa_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_fpalu_s4_sa_r_reg/CK (DFFQX1TS)        0.00       0.00 r
  u_fpalu_s4_sa_r_reg/Q (DFFQX1TS)         0.68       0.68 f
  u_fpalu_s5_sa_r_reg/D (DFFQX1TS)         0.00       0.68 f
  data arrival time                                   0.68

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  u_fpalu_s5_sa_r_reg/CK (DFFQX1TS)        0.00     390.00 r
  library setup time                      -0.32     389.68
  data required time                                389.68
  -----------------------------------------------------------
  data required time                                389.68
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                       389.00


  Startpoint: u_fpalu_s4_addsubn_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_addsubn_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_addsubn_r_reg/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s4_addsubn_r_reg/Q (DFFQX1TS)                   0.68       0.68 f
  u_fpalu_s5_addsubn_r_reg/D (DFFQX1TS)                   0.00       0.68 f
  data arrival time                                                  0.68

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s5_addsubn_r_reg/CK (DFFQX1TS)                  0.00     390.00 r
  library setup time                                     -0.32     389.68
  data required time                                               389.68
  --------------------------------------------------------------------------
  data required time                                               389.68
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                      389.00


  Startpoint: u_fpalu_s3_sa_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s4_sa_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_fpalu_s3_sa_r_reg/CK (DFFQX1TS)        0.00       0.00 r
  u_fpalu_s3_sa_r_reg/Q (DFFQX1TS)         0.68       0.68 f
  u_fpalu_s4_sa_r_reg/D (DFFQX1TS)         0.00       0.68 f
  data arrival time                                   0.68

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  u_fpalu_s4_sa_r_reg/CK (DFFQX1TS)        0.00     390.00 r
  library setup time                      -0.32     389.68
  data required time                                389.68
  -----------------------------------------------------------
  data required time                                389.68
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                       389.00


  Startpoint: u_fpalu_s3_ea_gte_eb_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s4_ea_gte_eb_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ea_gte_eb_r_reg/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s3_ea_gte_eb_r_reg/Q (DFFQX1TS)                 0.68       0.68 f
  u_fpalu_s4_ea_gte_eb_r_reg/D (DFFQX1TS)                 0.00       0.68 f
  data arrival time                                                  0.68

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s4_ea_gte_eb_r_reg/CK (DFFQX1TS)                0.00     390.00 r
  library setup time                                     -0.32     389.68
  data required time                                               389.68
  --------------------------------------------------------------------------
  data required time                                               389.68
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                      389.00


  Startpoint: u_fpalu_s3_expb_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s4_eb_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_expb_r_reg_0_/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s3_expb_r_reg_0_/Q (DFFQX1TS)                   0.68       0.68 f
  u_fpalu_s4_eb_r_reg_0_/D (DFFQX1TS)                     0.00       0.68 f
  data arrival time                                                  0.68

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s4_eb_r_reg_0_/CK (DFFQX1TS)                    0.00     390.00 r
  library setup time                                     -0.32     389.68
  data required time                                               389.68
  --------------------------------------------------------------------------
  data required time                                               389.68
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                      389.00


  Startpoint: u_fpalu_s3_expb_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s4_eb_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_expb_r_reg_1_/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s3_expb_r_reg_1_/Q (DFFQX1TS)                   0.68       0.68 f
  u_fpalu_s4_eb_r_reg_1_/D (DFFQX1TS)                     0.00       0.68 f
  data arrival time                                                  0.68

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s4_eb_r_reg_1_/CK (DFFQX1TS)                    0.00     390.00 r
  library setup time                                     -0.32     389.68
  data required time                                               389.68
  --------------------------------------------------------------------------
  data required time                                               389.68
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                      389.00


  Startpoint: u_fpalu_s3_expb_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s4_eb_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_expb_r_reg_2_/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s3_expb_r_reg_2_/Q (DFFQX1TS)                   0.68       0.68 f
  u_fpalu_s4_eb_r_reg_2_/D (DFFQX1TS)                     0.00       0.68 f
  data arrival time                                                  0.68

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s4_eb_r_reg_2_/CK (DFFQX1TS)                    0.00     390.00 r
  library setup time                                     -0.32     389.68
  data required time                                               389.68
  --------------------------------------------------------------------------
  data required time                                               389.68
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                      389.00


  Startpoint: u_fpalu_s3_expb_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s4_eb_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_expb_r_reg_3_/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s3_expb_r_reg_3_/Q (DFFQX1TS)                   0.68       0.68 f
  u_fpalu_s4_eb_r_reg_3_/D (DFFQX1TS)                     0.00       0.68 f
  data arrival time                                                  0.68

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s4_eb_r_reg_3_/CK (DFFQX1TS)                    0.00     390.00 r
  library setup time                                     -0.32     389.68
  data required time                                               389.68
  --------------------------------------------------------------------------
  data required time                                               389.68
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                      389.00


  Startpoint: u_fpalu_s3_expb_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s4_eb_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_expb_r_reg_4_/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s3_expb_r_reg_4_/Q (DFFQX1TS)                   0.68       0.68 f
  u_fpalu_s4_eb_r_reg_4_/D (DFFQX1TS)                     0.00       0.68 f
  data arrival time                                                  0.68

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s4_eb_r_reg_4_/CK (DFFQX1TS)                    0.00     390.00 r
  library setup time                                     -0.32     389.68
  data required time                                               389.68
  --------------------------------------------------------------------------
  data required time                                               389.68
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                      389.00


  Startpoint: u_fpalu_s3_expb_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s4_eb_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_expb_r_reg_5_/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s3_expb_r_reg_5_/Q (DFFQX1TS)                   0.68       0.68 f
  u_fpalu_s4_eb_r_reg_5_/D (DFFQX1TS)                     0.00       0.68 f
  data arrival time                                                  0.68

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s4_eb_r_reg_5_/CK (DFFQX1TS)                    0.00     390.00 r
  library setup time                                     -0.32     389.68
  data required time                                               389.68
  --------------------------------------------------------------------------
  data required time                                               389.68
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                      389.00


  Startpoint: u_fpalu_s3_expa_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s4_ea_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_expa_r_reg_0_/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s3_expa_r_reg_0_/Q (DFFQX1TS)                   0.68       0.68 f
  u_fpalu_s4_ea_r_reg_0_/D (DFFQX1TS)                     0.00       0.68 f
  data arrival time                                                  0.68

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s4_ea_r_reg_0_/CK (DFFQX1TS)                    0.00     390.00 r
  library setup time                                     -0.32     389.68
  data required time                                               389.68
  --------------------------------------------------------------------------
  data required time                                               389.68
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                      389.00


  Startpoint: u_fpalu_s3_expa_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s4_ea_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_expa_r_reg_1_/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s3_expa_r_reg_1_/Q (DFFQX1TS)                   0.68       0.68 f
  u_fpalu_s4_ea_r_reg_1_/D (DFFQX1TS)                     0.00       0.68 f
  data arrival time                                                  0.68

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s4_ea_r_reg_1_/CK (DFFQX1TS)                    0.00     390.00 r
  library setup time                                     -0.32     389.68
  data required time                                               389.68
  --------------------------------------------------------------------------
  data required time                                               389.68
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                      389.00


  Startpoint: u_fpalu_s3_expa_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s4_ea_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_expa_r_reg_2_/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s3_expa_r_reg_2_/Q (DFFQX1TS)                   0.68       0.68 f
  u_fpalu_s4_ea_r_reg_2_/D (DFFQX1TS)                     0.00       0.68 f
  data arrival time                                                  0.68

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s4_ea_r_reg_2_/CK (DFFQX1TS)                    0.00     390.00 r
  library setup time                                     -0.32     389.68
  data required time                                               389.68
  --------------------------------------------------------------------------
  data required time                                               389.68
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                      389.00


  Startpoint: u_fpalu_s3_expa_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s4_ea_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_expa_r_reg_3_/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s3_expa_r_reg_3_/Q (DFFQX1TS)                   0.68       0.68 f
  u_fpalu_s4_ea_r_reg_3_/D (DFFQX1TS)                     0.00       0.68 f
  data arrival time                                                  0.68

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s4_ea_r_reg_3_/CK (DFFQX1TS)                    0.00     390.00 r
  library setup time                                     -0.32     389.68
  data required time                                               389.68
  --------------------------------------------------------------------------
  data required time                                               389.68
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                      389.00


  Startpoint: u_fpalu_s3_expa_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s4_ea_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_expa_r_reg_4_/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s3_expa_r_reg_4_/Q (DFFQX1TS)                   0.68       0.68 f
  u_fpalu_s4_ea_r_reg_4_/D (DFFQX1TS)                     0.00       0.68 f
  data arrival time                                                  0.68

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s4_ea_r_reg_4_/CK (DFFQX1TS)                    0.00     390.00 r
  library setup time                                     -0.32     389.68
  data required time                                               389.68
  --------------------------------------------------------------------------
  data required time                                               389.68
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                      389.00


  Startpoint: u_fpalu_s3_expa_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s4_ea_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_expa_r_reg_5_/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s3_expa_r_reg_5_/Q (DFFQX1TS)                   0.68       0.68 f
  u_fpalu_s4_ea_r_reg_5_/D (DFFQX1TS)                     0.00       0.68 f
  data arrival time                                                  0.68

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s4_ea_r_reg_5_/CK (DFFQX1TS)                    0.00     390.00 r
  library setup time                                     -0.32     389.68
  data required time                                               389.68
  --------------------------------------------------------------------------
  data required time                                               389.68
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                      389.00


  Startpoint: u_fpalu_s2_ea_gte_eb_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ea_gte_eb_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_gte_eb_r_reg/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s2_ea_gte_eb_r_reg/Q (DFFQX1TS)                 0.68       0.68 f
  u_fpalu_s3_ea_gte_eb_r_reg/D (DFFQX1TS)                 0.00       0.68 f
  data arrival time                                                  0.68

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_ea_gte_eb_r_reg/CK (DFFQX1TS)                0.00     390.00 r
  library setup time                                     -0.32     389.68
  data required time                                               389.68
  --------------------------------------------------------------------------
  data required time                                               389.68
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                      389.00


  Startpoint: u_fpalu_s2_sa_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_sa_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_fpalu_s2_sa_r_reg/CK (DFFQX1TS)        0.00       0.00 r
  u_fpalu_s2_sa_r_reg/Q (DFFQX1TS)         0.68       0.68 f
  u_fpalu_s3_sa_r_reg/D (DFFQX1TS)         0.00       0.68 f
  data arrival time                                   0.68

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  u_fpalu_s3_sa_r_reg/CK (DFFQX1TS)        0.00     390.00 r
  library setup time                      -0.32     389.68
  data required time                                389.68
  -----------------------------------------------------------
  data required time                                389.68
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                       389.00


  Startpoint: u_fpalu_s4_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_opcode_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s4_opcode_r_reg_1_/Q (DFFQX1TS)                 0.68       0.68 f
  u_fpalu_s5_opcode_r_reg_1_/D (DFFQX1TS)                 0.00       0.68 f
  data arrival time                                                  0.68

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s5_opcode_r_reg_1_/CK (DFFQX1TS)                0.00     390.00 r
  library setup time                                     -0.32     389.68
  data required time                                               389.68
  --------------------------------------------------------------------------
  data required time                                               389.68
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                      389.00


  Startpoint: u_fpalu_s2_expb_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_expb_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_expb_r_reg_0_/CK (EDFFX1TS)                  0.00       0.00 r
  u_fpalu_s2_expb_r_reg_0_/Q (EDFFX1TS)                   0.56       0.56 f
  u_fpalu_s3_expb_r_reg_0_/D (DFFQX1TS)                   0.00       0.56 f
  data arrival time                                                  0.56

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_expb_r_reg_0_/CK (DFFQX1TS)                  0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                      389.10


  Startpoint: u_fpalu_s2_expb_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_expb_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_expb_r_reg_1_/CK (EDFFX1TS)                  0.00       0.00 r
  u_fpalu_s2_expb_r_reg_1_/Q (EDFFX1TS)                   0.56       0.56 f
  u_fpalu_s3_expb_r_reg_1_/D (DFFQX1TS)                   0.00       0.56 f
  data arrival time                                                  0.56

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_expb_r_reg_1_/CK (DFFQX1TS)                  0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                      389.10


  Startpoint: u_fpalu_s2_expb_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_expb_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_expb_r_reg_2_/CK (EDFFX1TS)                  0.00       0.00 r
  u_fpalu_s2_expb_r_reg_2_/Q (EDFFX1TS)                   0.56       0.56 f
  u_fpalu_s3_expb_r_reg_2_/D (DFFQX1TS)                   0.00       0.56 f
  data arrival time                                                  0.56

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_expb_r_reg_2_/CK (DFFQX1TS)                  0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                      389.10


  Startpoint: u_fpalu_s2_expb_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_expb_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_expb_r_reg_3_/CK (EDFFX1TS)                  0.00       0.00 r
  u_fpalu_s2_expb_r_reg_3_/Q (EDFFX1TS)                   0.56       0.56 f
  u_fpalu_s3_expb_r_reg_3_/D (DFFQX1TS)                   0.00       0.56 f
  data arrival time                                                  0.56

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_expb_r_reg_3_/CK (DFFQX1TS)                  0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                      389.10


  Startpoint: u_fpalu_s2_expb_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_expb_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_expb_r_reg_4_/CK (EDFFX1TS)                  0.00       0.00 r
  u_fpalu_s2_expb_r_reg_4_/Q (EDFFX1TS)                   0.56       0.56 f
  u_fpalu_s3_expb_r_reg_4_/D (DFFQX1TS)                   0.00       0.56 f
  data arrival time                                                  0.56

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_expb_r_reg_4_/CK (DFFQX1TS)                  0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                      389.10


  Startpoint: u_fpalu_s2_expa_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_expa_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_expa_r_reg_0_/CK (EDFFX1TS)                  0.00       0.00 r
  u_fpalu_s2_expa_r_reg_0_/Q (EDFFX1TS)                   0.56       0.56 f
  u_fpalu_s3_expa_r_reg_0_/D (DFFQX1TS)                   0.00       0.56 f
  data arrival time                                                  0.56

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_expa_r_reg_0_/CK (DFFQX1TS)                  0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                      389.10


  Startpoint: u_fpalu_s2_expa_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_expa_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_expa_r_reg_1_/CK (EDFFX1TS)                  0.00       0.00 r
  u_fpalu_s2_expa_r_reg_1_/Q (EDFFX1TS)                   0.56       0.56 f
  u_fpalu_s3_expa_r_reg_1_/D (DFFQX1TS)                   0.00       0.56 f
  data arrival time                                                  0.56

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_expa_r_reg_1_/CK (DFFQX1TS)                  0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                      389.10


  Startpoint: u_fpalu_s2_expa_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_expa_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_expa_r_reg_2_/CK (EDFFX1TS)                  0.00       0.00 r
  u_fpalu_s2_expa_r_reg_2_/Q (EDFFX1TS)                   0.56       0.56 f
  u_fpalu_s3_expa_r_reg_2_/D (DFFQX1TS)                   0.00       0.56 f
  data arrival time                                                  0.56

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_expa_r_reg_2_/CK (DFFQX1TS)                  0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                      389.10


  Startpoint: u_fpalu_s2_expa_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_expa_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_expa_r_reg_3_/CK (EDFFX1TS)                  0.00       0.00 r
  u_fpalu_s2_expa_r_reg_3_/Q (EDFFX1TS)                   0.56       0.56 f
  u_fpalu_s3_expa_r_reg_3_/D (DFFQX1TS)                   0.00       0.56 f
  data arrival time                                                  0.56

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_expa_r_reg_3_/CK (DFFQX1TS)                  0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                      389.10


  Startpoint: u_fpalu_s2_expa_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_expa_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_expa_r_reg_4_/CK (EDFFX1TS)                  0.00       0.00 r
  u_fpalu_s2_expa_r_reg_4_/Q (EDFFX1TS)                   0.56       0.56 f
  u_fpalu_s3_expa_r_reg_4_/D (DFFQX1TS)                   0.00       0.56 f
  data arrival time                                                  0.56

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_expa_r_reg_4_/CK (DFFQX1TS)                  0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                      389.10


  Startpoint: u_fpalu_s2_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_opcode_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_opcode_r_reg_0_/CK (DFFXLTS)                 0.00       0.00 r
  u_fpalu_s2_opcode_r_reg_0_/Q (DFFXLTS)                  0.40       0.40 f
  u_fpalu_s3_opcode_r_reg_0_/D (DFFXLTS)                  0.00       0.40 f
  data arrival time                                                  0.40

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_opcode_r_reg_0_/CK (DFFXLTS)                 0.00     390.00 r
  library setup time                                     -0.49     389.51
  data required time                                               389.51
  --------------------------------------------------------------------------
  data required time                                               389.51
  data arrival time                                                 -0.40
  --------------------------------------------------------------------------
  slack (MET)                                                      389.11


  Startpoint: din[0] (input port clocked by clk)
  Endpoint: u_dmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din[0] (in)                              0.03       0.08 f
  U1865/Y (INVX2TS)                        0.07       0.15 r
  U1866/Y (INVX2TS)                        0.06       0.21 f
  u_dmem/D[0] (SP_DMEM)                    0.00       0.21 f
  data arrival time                                   0.21

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  u_dmem/CLK (SP_DMEM)                     0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                       389.46


  Startpoint: din[10] (input port clocked by clk)
  Endpoint: u_dmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din[10] (in)                             0.03       0.08 f
  U1885/Y (INVX2TS)                        0.07       0.15 r
  U1886/Y (INVX2TS)                        0.06       0.21 f
  u_dmem/D[10] (SP_DMEM)                   0.00       0.21 f
  data arrival time                                   0.21

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  u_dmem/CLK (SP_DMEM)                     0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                       389.46


  Startpoint: din[11] (input port clocked by clk)
  Endpoint: u_dmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din[11] (in)                             0.03       0.08 f
  U1887/Y (INVX2TS)                        0.07       0.15 r
  U1888/Y (INVX2TS)                        0.06       0.21 f
  u_dmem/D[11] (SP_DMEM)                   0.00       0.21 f
  data arrival time                                   0.21

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  u_dmem/CLK (SP_DMEM)                     0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                       389.46


  Startpoint: din[12] (input port clocked by clk)
  Endpoint: u_dmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din[12] (in)                             0.03       0.08 f
  U1889/Y (INVX2TS)                        0.07       0.15 r
  U1890/Y (INVX2TS)                        0.06       0.21 f
  u_dmem/D[12] (SP_DMEM)                   0.00       0.21 f
  data arrival time                                   0.21

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  u_dmem/CLK (SP_DMEM)                     0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                       389.46


  Startpoint: din[13] (input port clocked by clk)
  Endpoint: u_dmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din[13] (in)                             0.03       0.08 f
  U1891/Y (INVX2TS)                        0.07       0.15 r
  U1892/Y (INVX2TS)                        0.06       0.21 f
  u_dmem/D[13] (SP_DMEM)                   0.00       0.21 f
  data arrival time                                   0.21

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  u_dmem/CLK (SP_DMEM)                     0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                       389.46


  Startpoint: din[14] (input port clocked by clk)
  Endpoint: u_dmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din[14] (in)                             0.03       0.08 f
  U1893/Y (INVX2TS)                        0.07       0.15 r
  U1894/Y (INVX2TS)                        0.06       0.21 f
  u_dmem/D[14] (SP_DMEM)                   0.00       0.21 f
  data arrival time                                   0.21

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  u_dmem/CLK (SP_DMEM)                     0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                       389.46


  Startpoint: din[15] (input port clocked by clk)
  Endpoint: u_dmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din[15] (in)                             0.03       0.08 f
  U1895/Y (INVX2TS)                        0.07       0.15 r
  U1896/Y (INVX2TS)                        0.06       0.21 f
  u_dmem/D[15] (SP_DMEM)                   0.00       0.21 f
  data arrival time                                   0.21

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  u_dmem/CLK (SP_DMEM)                     0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                       389.46


  Startpoint: din[1] (input port clocked by clk)
  Endpoint: u_dmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din[1] (in)                              0.03       0.08 f
  U1867/Y (INVX2TS)                        0.07       0.15 r
  U1868/Y (INVX2TS)                        0.06       0.21 f
  u_dmem/D[1] (SP_DMEM)                    0.00       0.21 f
  data arrival time                                   0.21

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  u_dmem/CLK (SP_DMEM)                     0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                       389.46


  Startpoint: din[2] (input port clocked by clk)
  Endpoint: u_dmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din[2] (in)                              0.03       0.08 f
  U1869/Y (INVX2TS)                        0.07       0.15 r
  U1870/Y (INVX2TS)                        0.06       0.21 f
  u_dmem/D[2] (SP_DMEM)                    0.00       0.21 f
  data arrival time                                   0.21

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  u_dmem/CLK (SP_DMEM)                     0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                       389.46


  Startpoint: din[3] (input port clocked by clk)
  Endpoint: u_dmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din[3] (in)                              0.03       0.08 f
  U1871/Y (INVX2TS)                        0.07       0.15 r
  U1872/Y (INVX2TS)                        0.06       0.21 f
  u_dmem/D[3] (SP_DMEM)                    0.00       0.21 f
  data arrival time                                   0.21

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  u_dmem/CLK (SP_DMEM)                     0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                       389.46


  Startpoint: din[4] (input port clocked by clk)
  Endpoint: u_dmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din[4] (in)                              0.03       0.08 f
  U1873/Y (INVX2TS)                        0.07       0.15 r
  U1874/Y (INVX2TS)                        0.06       0.21 f
  u_dmem/D[4] (SP_DMEM)                    0.00       0.21 f
  data arrival time                                   0.21

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  u_dmem/CLK (SP_DMEM)                     0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                       389.46


  Startpoint: din[5] (input port clocked by clk)
  Endpoint: u_dmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din[5] (in)                              0.03       0.08 f
  U1875/Y (INVX2TS)                        0.07       0.15 r
  U1876/Y (INVX2TS)                        0.06       0.21 f
  u_dmem/D[5] (SP_DMEM)                    0.00       0.21 f
  data arrival time                                   0.21

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  u_dmem/CLK (SP_DMEM)                     0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                       389.46


  Startpoint: din[6] (input port clocked by clk)
  Endpoint: u_dmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din[6] (in)                              0.03       0.08 f
  U1877/Y (INVX2TS)                        0.07       0.15 r
  U1878/Y (INVX2TS)                        0.06       0.21 f
  u_dmem/D[6] (SP_DMEM)                    0.00       0.21 f
  data arrival time                                   0.21

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  u_dmem/CLK (SP_DMEM)                     0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                       389.46


  Startpoint: din[7] (input port clocked by clk)
  Endpoint: u_dmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din[7] (in)                              0.03       0.08 f
  U1879/Y (INVX2TS)                        0.07       0.15 r
  U1880/Y (INVX2TS)                        0.06       0.21 f
  u_dmem/D[7] (SP_DMEM)                    0.00       0.21 f
  data arrival time                                   0.21

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  u_dmem/CLK (SP_DMEM)                     0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                       389.46


  Startpoint: din[8] (input port clocked by clk)
  Endpoint: u_dmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din[8] (in)                              0.03       0.08 f
  U1881/Y (INVX2TS)                        0.07       0.15 r
  U1882/Y (INVX2TS)                        0.06       0.21 f
  u_dmem/D[8] (SP_DMEM)                    0.00       0.21 f
  data arrival time                                   0.21

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  u_dmem/CLK (SP_DMEM)                     0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                       389.46


  Startpoint: din[9] (input port clocked by clk)
  Endpoint: u_dmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din[9] (in)                              0.03       0.08 f
  U1883/Y (INVX2TS)                        0.07       0.15 r
  U1884/Y (INVX2TS)                        0.06       0.21 f
  u_dmem/D[9] (SP_DMEM)                    0.00       0.21 f
  data arrival time                                   0.21

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  u_dmem/CLK (SP_DMEM)                     0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                       389.46


  Startpoint: cin[0] (input port clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  cin[0] (in)                              0.02       0.07 f
  u_cmem/D[0] (SP_CMEM)                    0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  u_cmem/CLK (SP_CMEM)                     0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                       389.59


  Startpoint: cin[10] (input port clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  cin[10] (in)                             0.02       0.07 f
  u_cmem/D[10] (SP_CMEM)                   0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  u_cmem/CLK (SP_CMEM)                     0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                       389.59


  Startpoint: cin[12] (input port clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  cin[12] (in)                             0.02       0.07 f
  u_cmem/D[11] (SP_CMEM)                   0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  u_cmem/CLK (SP_CMEM)                     0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                       389.59


  Startpoint: cin[13] (input port clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  cin[13] (in)                             0.02       0.07 f
  u_cmem/D[12] (SP_CMEM)                   0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  u_cmem/CLK (SP_CMEM)                     0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                       389.59


  Startpoint: cin[14] (input port clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  cin[14] (in)                             0.02       0.07 f
  u_cmem/D[13] (SP_CMEM)                   0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  u_cmem/CLK (SP_CMEM)                     0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                       389.59


  Startpoint: cin[15] (input port clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  cin[15] (in)                             0.02       0.07 f
  u_cmem/D[14] (SP_CMEM)                   0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  u_cmem/CLK (SP_CMEM)                     0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                       389.59


  Startpoint: cin[16] (input port clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  cin[16] (in)                             0.02       0.07 f
  u_cmem/D[15] (SP_CMEM)                   0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  u_cmem/CLK (SP_CMEM)                     0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                       389.59


  Startpoint: cin[1] (input port clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  cin[1] (in)                              0.02       0.07 f
  u_cmem/D[1] (SP_CMEM)                    0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  u_cmem/CLK (SP_CMEM)                     0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                       389.59


  Startpoint: cin[2] (input port clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  cin[2] (in)                              0.02       0.07 f
  u_cmem/D[2] (SP_CMEM)                    0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  u_cmem/CLK (SP_CMEM)                     0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                       389.59


  Startpoint: cin[3] (input port clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  cin[3] (in)                              0.02       0.07 f
  u_cmem/D[3] (SP_CMEM)                    0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  u_cmem/CLK (SP_CMEM)                     0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                       389.59


  Startpoint: cin[4] (input port clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  cin[4] (in)                              0.02       0.07 f
  u_cmem/D[4] (SP_CMEM)                    0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  u_cmem/CLK (SP_CMEM)                     0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                       389.59


  Startpoint: cin[5] (input port clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  cin[5] (in)                              0.02       0.07 f
  u_cmem/D[5] (SP_CMEM)                    0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  u_cmem/CLK (SP_CMEM)                     0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                       389.59


  Startpoint: cin[6] (input port clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  cin[6] (in)                              0.02       0.07 f
  u_cmem/D[6] (SP_CMEM)                    0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  u_cmem/CLK (SP_CMEM)                     0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                       389.59


  Startpoint: cin[7] (input port clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  cin[7] (in)                              0.02       0.07 f
  u_cmem/D[7] (SP_CMEM)                    0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  u_cmem/CLK (SP_CMEM)                     0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                       389.59


  Startpoint: cin[8] (input port clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  cin[8] (in)                              0.02       0.07 f
  u_cmem/D[8] (SP_CMEM)                    0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  u_cmem/CLK (SP_CMEM)                     0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                       389.59


  Startpoint: cin[9] (input port clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  cin[9] (in)                              0.02       0.07 f
  u_cmem/D[9] (SP_CMEM)                    0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  u_cmem/CLK (SP_CMEM)                     0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                       389.59


1
