--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml sca_unlock_top_preroute.twx sca_unlock_top_map.ncd -o
sca_unlock_top_preroute.twr sca_unlock_top.pcf -ucf CW308T_S6LX9_Example.ucf

Design file:              sca_unlock_top_map.ncd
Physical constraint file: sca_unlock_top.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3284 - This timing report was generated using estimated delay 
   information.  For accurate numbers, please refer to the post Place and Route 
   timing report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock H1
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
H2          |   -1.172(F)|      SLOW  |    1.674(F)|      SLOW  |LED1_OBUF_BUFG    |   0.000|
H3          |   -0.018(F)|      SLOW  |    1.346(F)|      SLOW  |LED1_OBUF_BUFG    |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock H9
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
H3          |    1.087(F)|      SLOW  |   -0.606(F)|      SLOW  |H9_BUFGP          |   0.000|
H5          |    4.549(F)|      SLOW  |   -2.332(F)|      FAST  |H9_BUFGP          |   0.000|
H8          |   -1.336(F)|      SLOW  |    1.853(F)|      SLOW  |H9_BUFGP          |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock H1 to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
H4          |        13.123(F)|      SLOW  |        10.381(F)|      FAST  |LED1_OBUF_BUFG    |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock H9 to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
H7          |        13.666(F)|      SLOW  |        10.886(F)|      FAST  |H9_BUFGP          |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock H1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
H1             |         |         |         |    2.030|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock H9
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
H1             |         |         |         |    7.419|
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
H1             |LED1           |   11.853|
H2             |LED2           |   12.333|
H8             |H7             |   10.199|
---------------+---------------+---------+


Analysis completed Sat Jan 23 19:05:33 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 376 MB



