{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1621705754781 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621705754789 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 22 14:49:14 2021 " "Processing started: Sat May 22 14:49:14 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621705754789 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621705754789 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Uniciclo -c Uniciclo " "Command: quartus_map --read_settings_files=on --write_settings_files=off Uniciclo -c Uniciclo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621705754790 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1621705755343 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1621705755343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "riscv_uniciclo_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file riscv_uniciclo_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RISCV_Uniciclo_Pkg " "Found design unit 1: RISCV_Uniciclo_Pkg" {  } { { "RISCV_Uniciclo_Pkg.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/RISCV_Uniciclo_Pkg.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621705766067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621705766067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_alu-RTL_ula " "Found design unit 1: control_alu-RTL_ula" {  } { { "control_alu.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/control_alu.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621705766071 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_alu " "Found entity 1: control_alu" {  } { { "control_alu.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/control_alu.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621705766071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621705766071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlador-RTL " "Found design unit 1: controlador-RTL" {  } { { "control.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/control.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621705766074 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlador " "Found entity 1: controlador" {  } { { "control.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/control.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621705766074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621705766074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ularv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ularv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ulaRV-ula_arc " "Found design unit 1: ulaRV-ula_arc" {  } { { "ularv.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/ularv.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621705766077 ""} { "Info" "ISGN_ENTITY_NAME" "1 ulaRV " "Found entity 1: ulaRV" {  } { { "ularv.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/ularv.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621705766077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621705766077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador_32-RTL " "Found design unit 1: somador_32-RTL" {  } { { "somador32.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/somador32.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621705766080 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador_32 " "Found entity 1: somador_32" {  } { { "somador32.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/somador32.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621705766080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621705766080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-RTL " "Found design unit 1: PC-RTL" {  } { { "PC.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/PC.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621705766083 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/PC.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621705766083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621705766083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2-comportamental " "Found design unit 1: mux2-comportamental" {  } { { "mux2.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/mux2.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621705766086 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/mux2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621705766086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621705766086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_rv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem_rv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_rv-RTL " "Found design unit 1: mem_rv-RTL" {  } { { "mem_rv.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/mem_rv.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621705766088 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_rv " "Found entity 1: mem_rv" {  } { { "mem_rv.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/mem_rv.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621705766088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621705766088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_ro.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem_ro.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_ROM_rv-RTL " "Found design unit 1: mem_ROM_rv-RTL" {  } { { "mem_ro.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/mem_ro.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621705766092 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_ROM_rv " "Found entity 1: mem_ROM_rv" {  } { { "mem_ro.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/mem_ro.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621705766092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621705766092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "genimm32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file genimm32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 genImm32-genImm32_op " "Found design unit 1: genImm32-genImm32_op" {  } { { "genImm32.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/genImm32.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621705766095 ""} { "Info" "ISGN_ENTITY_NAME" "1 genImm32 " "Found entity 1: genImm32" {  } { { "genImm32.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/genImm32.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621705766095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621705766095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banc_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file banc_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 banc_reg-RTL " "Found design unit 1: banc_reg-RTL" {  } { { "banc_reg.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/banc_reg.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621705766097 ""} { "Info" "ISGN_ENTITY_NAME" "1 banc_reg " "Found entity 1: banc_reg" {  } { { "banc_reg.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/banc_reg.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621705766097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621705766097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level-rtl " "Found design unit 1: top_level-rtl" {  } { { "top_level.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/top_level.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621705766101 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/top_level.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621705766101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621705766101 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mem_ROM_rv " "Elaborating entity \"mem_ROM_rv\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1621705766145 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mem " "RAM logic \"mem\" is uninferred due to asynchronous read logic" {  } { { "mem_ro.vhd" "mem" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/mem_ro.vhd" 38 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1621705766427 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1621705766427 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[0\] GND " "Pin \"dataout\[0\]\" is stuck at GND" {  } { { "mem_ro.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/mem_ro.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621705766583 "|mem_ROM_rv|dataout[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[1\] GND " "Pin \"dataout\[1\]\" is stuck at GND" {  } { { "mem_ro.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/mem_ro.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621705766583 "|mem_ROM_rv|dataout[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[2\] GND " "Pin \"dataout\[2\]\" is stuck at GND" {  } { { "mem_ro.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/mem_ro.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621705766583 "|mem_ROM_rv|dataout[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[3\] GND " "Pin \"dataout\[3\]\" is stuck at GND" {  } { { "mem_ro.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/mem_ro.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621705766583 "|mem_ROM_rv|dataout[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[4\] GND " "Pin \"dataout\[4\]\" is stuck at GND" {  } { { "mem_ro.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/mem_ro.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621705766583 "|mem_ROM_rv|dataout[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[5\] GND " "Pin \"dataout\[5\]\" is stuck at GND" {  } { { "mem_ro.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/mem_ro.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621705766583 "|mem_ROM_rv|dataout[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[6\] GND " "Pin \"dataout\[6\]\" is stuck at GND" {  } { { "mem_ro.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/mem_ro.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621705766583 "|mem_ROM_rv|dataout[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[7\] GND " "Pin \"dataout\[7\]\" is stuck at GND" {  } { { "mem_ro.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/mem_ro.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621705766583 "|mem_ROM_rv|dataout[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[8\] GND " "Pin \"dataout\[8\]\" is stuck at GND" {  } { { "mem_ro.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/mem_ro.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621705766583 "|mem_ROM_rv|dataout[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[9\] GND " "Pin \"dataout\[9\]\" is stuck at GND" {  } { { "mem_ro.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/mem_ro.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621705766583 "|mem_ROM_rv|dataout[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[10\] GND " "Pin \"dataout\[10\]\" is stuck at GND" {  } { { "mem_ro.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/mem_ro.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621705766583 "|mem_ROM_rv|dataout[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[11\] GND " "Pin \"dataout\[11\]\" is stuck at GND" {  } { { "mem_ro.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/mem_ro.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621705766583 "|mem_ROM_rv|dataout[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[12\] GND " "Pin \"dataout\[12\]\" is stuck at GND" {  } { { "mem_ro.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/mem_ro.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621705766583 "|mem_ROM_rv|dataout[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[13\] GND " "Pin \"dataout\[13\]\" is stuck at GND" {  } { { "mem_ro.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/mem_ro.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621705766583 "|mem_ROM_rv|dataout[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[14\] GND " "Pin \"dataout\[14\]\" is stuck at GND" {  } { { "mem_ro.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/mem_ro.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621705766583 "|mem_ROM_rv|dataout[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[15\] GND " "Pin \"dataout\[15\]\" is stuck at GND" {  } { { "mem_ro.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/mem_ro.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621705766583 "|mem_ROM_rv|dataout[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[16\] GND " "Pin \"dataout\[16\]\" is stuck at GND" {  } { { "mem_ro.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/mem_ro.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621705766583 "|mem_ROM_rv|dataout[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[17\] GND " "Pin \"dataout\[17\]\" is stuck at GND" {  } { { "mem_ro.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/mem_ro.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621705766583 "|mem_ROM_rv|dataout[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[18\] GND " "Pin \"dataout\[18\]\" is stuck at GND" {  } { { "mem_ro.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/mem_ro.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621705766583 "|mem_ROM_rv|dataout[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[19\] GND " "Pin \"dataout\[19\]\" is stuck at GND" {  } { { "mem_ro.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/mem_ro.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621705766583 "|mem_ROM_rv|dataout[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[20\] GND " "Pin \"dataout\[20\]\" is stuck at GND" {  } { { "mem_ro.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/mem_ro.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621705766583 "|mem_ROM_rv|dataout[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[21\] GND " "Pin \"dataout\[21\]\" is stuck at GND" {  } { { "mem_ro.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/mem_ro.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621705766583 "|mem_ROM_rv|dataout[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[22\] GND " "Pin \"dataout\[22\]\" is stuck at GND" {  } { { "mem_ro.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/mem_ro.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621705766583 "|mem_ROM_rv|dataout[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[23\] GND " "Pin \"dataout\[23\]\" is stuck at GND" {  } { { "mem_ro.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/mem_ro.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621705766583 "|mem_ROM_rv|dataout[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[24\] GND " "Pin \"dataout\[24\]\" is stuck at GND" {  } { { "mem_ro.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/mem_ro.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621705766583 "|mem_ROM_rv|dataout[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[25\] GND " "Pin \"dataout\[25\]\" is stuck at GND" {  } { { "mem_ro.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/mem_ro.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621705766583 "|mem_ROM_rv|dataout[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[26\] GND " "Pin \"dataout\[26\]\" is stuck at GND" {  } { { "mem_ro.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/mem_ro.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621705766583 "|mem_ROM_rv|dataout[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[27\] GND " "Pin \"dataout\[27\]\" is stuck at GND" {  } { { "mem_ro.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/mem_ro.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621705766583 "|mem_ROM_rv|dataout[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[28\] GND " "Pin \"dataout\[28\]\" is stuck at GND" {  } { { "mem_ro.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/mem_ro.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621705766583 "|mem_ROM_rv|dataout[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[29\] GND " "Pin \"dataout\[29\]\" is stuck at GND" {  } { { "mem_ro.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/mem_ro.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621705766583 "|mem_ROM_rv|dataout[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[30\] GND " "Pin \"dataout\[30\]\" is stuck at GND" {  } { { "mem_ro.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/mem_ro.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621705766583 "|mem_ROM_rv|dataout[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[31\] GND " "Pin \"dataout\[31\]\" is stuck at GND" {  } { { "mem_ro.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/mem_ro.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621705766583 "|mem_ROM_rv|dataout[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1621705766583 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1621705766698 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621705766698 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[0\] " "No output dependent on input pin \"address\[0\]\"" {  } { { "mem_ro.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/mem_ro.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621705766727 "|mem_ROM_rv|address[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[1\] " "No output dependent on input pin \"address\[1\]\"" {  } { { "mem_ro.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/mem_ro.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621705766727 "|mem_ROM_rv|address[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[2\] " "No output dependent on input pin \"address\[2\]\"" {  } { { "mem_ro.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/mem_ro.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621705766727 "|mem_ROM_rv|address[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[3\] " "No output dependent on input pin \"address\[3\]\"" {  } { { "mem_ro.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/mem_ro.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621705766727 "|mem_ROM_rv|address[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[4\] " "No output dependent on input pin \"address\[4\]\"" {  } { { "mem_ro.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/mem_ro.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621705766727 "|mem_ROM_rv|address[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[5\] " "No output dependent on input pin \"address\[5\]\"" {  } { { "mem_ro.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/mem_ro.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621705766727 "|mem_ROM_rv|address[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[6\] " "No output dependent on input pin \"address\[6\]\"" {  } { { "mem_ro.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/mem_ro.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621705766727 "|mem_ROM_rv|address[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[7\] " "No output dependent on input pin \"address\[7\]\"" {  } { { "mem_ro.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/mem_ro.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621705766727 "|mem_ROM_rv|address[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1621705766727 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "40 " "Implemented 40 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1621705766728 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1621705766728 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1621705766728 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 43 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 43 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4847 " "Peak virtual memory: 4847 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621705766740 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 22 14:49:26 2021 " "Processing ended: Sat May 22 14:49:26 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621705766740 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621705766740 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621705766740 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1621705766740 ""}
