Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.2/bin/unwrapped/lnx64.o/xelab -wto c3106da8b345465d901653c82ccfedb0 --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot sim_behav xil_defaultlib.sim -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 260 elements ; expected 256 [/home/tyler/RATPUTER/RATPUTER/RATPUTER.srcs/sources_1/new/NES_CONTR_ROM.vhd:13]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit sim in library work failed.
