# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Register.vhd" \
"../../../../ShiftRegister.vhd" \
"../../../../Multiplier.vhd" \
"../../../../ControlUnit.vhd" \
"../../../../Lab_3.srcs/sources_1/imports/Lab_3/FullAdder.vhd" \
"../../../../Lab_3.srcs/sources_1/imports/Lab_3/FullAdderSubtractor.vhd" \
"../../../../Counter.vhd" \
"../../../../Splitter.vhd" \

# Do not sort compile order
nosort
