

================================================================
== Vivado HLS Report for 'generate_binary_matr'
================================================================
* Date:           Mon Dec  2 09:46:27 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        mlp.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.642 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3201|     3201| 32.010 us | 32.010 us |  3201|  3201|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- gen_iter  |     3200|     3200|        32|          -|          -|   100|    no    |
        +------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 33
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%lfsr_V = load i16* @global_lfsr_seed_V, align 2" [./layer.h:84]   --->   Operation 34 'load' 'lfsr_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.76ns)   --->   "br label %.backedge" [./layer.h:86]   --->   Operation 35 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 7.77>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%p_090_0 = phi i16 [ %lfsr_V, %0 ], [ %or_ln68_63, %.backedge.backedge ]"   --->   Operation 36 'phi' 'p_090_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zeros_added_0 = phi i32 [ 0, %0 ], [ %zeros_added_0_be, %.backedge.backedge ]" [./layer.h:97]   --->   Operation 37 'phi' 'zeros_added_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%i_0 = phi i7 [ 0, %0 ], [ %i, %.backedge.backedge ]"   --->   Operation 38 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.48ns)   --->   "%icmp_ln86 = icmp eq i7 %i_0, -28" [./layer.h:86]   --->   Operation 39 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100)"   --->   Operation 40 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.87ns)   --->   "%i = add i7 %i_0, 1" [./layer.h:86]   --->   Operation 41 'add' 'i' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "br i1 %icmp_ln86, label %65, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0" [./layer.h:86]   --->   Operation 42 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str22) nounwind" [./layer.h:87]   --->   Operation 43 'specloopname' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln96 = zext i7 %i_0 to i64" [./layer.h:96]   --->   Operation 44 'zext' 'zext_ln96' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node or_ln68)   --->   "%trunc_ln91 = trunc i16 %p_090_0 to i1" [./layer.h:91]   --->   Operation 45 'trunc' 'trunc_ln91' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node or_ln68)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_090_0, i32 2)" [./layer.h:91]   --->   Operation 46 'bitselect' 'tmp' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_303 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_090_0, i32 3)" [./layer.h:91]   --->   Operation 47 'bitselect' 'tmp_303' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_304 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_090_0, i32 5)" [./layer.h:91]   --->   Operation 48 'bitselect' 'tmp_304' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node or_ln68)   --->   "%trunc_ln7 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %p_090_0, i32 1, i32 15)" [./layer.h:92]   --->   Operation 49 'partselect' 'trunc_ln7' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node or_ln68)   --->   "%sext_ln1503 = sext i15 %trunc_ln7 to i16" [./layer.h:92]   --->   Operation 50 'sext' 'sext_ln1503' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_305 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_090_0, i32 1)" [./layer.h:92]   --->   Operation 51 'bitselect' 'tmp_305' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node or_ln68)   --->   "%xor_ln68_64 = xor i1 %tmp, %trunc_ln91" [./layer.h:92]   --->   Operation 52 'xor' 'xor_ln68_64' <Predicate = (!icmp_ln86)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node or_ln68)   --->   "%xor_ln68_65 = xor i1 %tmp_303, %tmp_304" [./layer.h:92]   --->   Operation 53 'xor' 'xor_ln68_65' <Predicate = (!icmp_ln86)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node or_ln68)   --->   "%xor_ln68 = xor i1 %xor_ln68_65, %xor_ln68_64" [./layer.h:92]   --->   Operation 54 'xor' 'xor_ln68' <Predicate = (!icmp_ln86)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node or_ln68)   --->   "%shl_ln = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68, i15 0)" [./layer.h:92]   --->   Operation 55 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln68 = or i16 %shl_ln, %sext_ln1503" [./layer.h:92]   --->   Operation 56 'or' 'or_ln68' <Predicate = (!icmp_ln86)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (2.47ns)   --->   "%icmp_ln94 = icmp sgt i32 %zeros_added_0, 24" [./layer.h:94]   --->   Operation 57 'icmp' 'icmp_ln94' <Predicate = (!icmp_ln86)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node or_ln94)   --->   "%xor_ln94_1 = xor i1 %tmp_305, true" [./layer.h:94]   --->   Operation 58 'xor' 'xor_ln94_1' <Predicate = (!icmp_ln86)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln94 = or i1 %icmp_ln94, %xor_ln94_1" [./layer.h:94]   --->   Operation 59 'or' 'or_ln94' <Predicate = (!icmp_ln86)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%matrix_0_addr = getelementptr [100 x i1]* %matrix_0, i64 0, i64 %zext_ln96" [./layer.h:101]   --->   Operation 60 'getelementptr' 'matrix_0_addr' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "br i1 %or_ln94, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.0, label %1" [./layer.h:94]   --->   Operation 61 'br' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (2.30ns)   --->   "store i1 false, i1* %matrix_0_addr, align 1" [./layer.h:96]   --->   Operation 62 'store' <Predicate = (!icmp_ln86 & !or_ln94)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_2 : Operation 63 [1/1] (2.55ns)   --->   "%add_ln97 = add nsw i32 %zeros_added_0, 1" [./layer.h:97]   --->   Operation 63 'add' 'add_ln97' <Predicate = (!icmp_ln86 & !or_ln94)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.1" [./layer.h:98]   --->   Operation 64 'br' <Predicate = (!icmp_ln86 & !or_ln94)> <Delay = 1.76>
ST_2 : Operation 65 [1/1] (2.30ns)   --->   "store i1 true, i1* %matrix_0_addr, align 1" [./layer.h:101]   --->   Operation 65 'store' <Predicate = (!icmp_ln86 & or_ln94)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_2 : Operation 66 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.1"   --->   Operation 66 'br' <Predicate = (!icmp_ln86 & or_ln94)> <Delay = 1.76>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%zeros_added_2_0 = phi i32 [ %add_ln97, %1 ], [ %zeros_added_0, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.0 ]" [./layer.h:97]   --->   Operation 67 'phi' 'zeros_added_2_0' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_306 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_090_0, i32 4)" [./layer.h:91]   --->   Operation 68 'bitselect' 'tmp_306' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_307 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_090_0, i32 6)" [./layer.h:91]   --->   Operation 69 'bitselect' 'tmp_307' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_1)   --->   "%trunc_ln1503_1 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68, i32 1, i32 15)" [./layer.h:92]   --->   Operation 70 'partselect' 'trunc_ln1503_1' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_1)   --->   "%sext_ln1503_1 = sext i15 %trunc_ln1503_1 to i16" [./layer.h:92]   --->   Operation 71 'sext' 'sext_ln1503_1' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_308 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68, i32 1)" [./layer.h:92]   --->   Operation 72 'bitselect' 'tmp_308' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_1)   --->   "%xor_ln68_66 = xor i1 %tmp_303, %tmp_305" [./layer.h:92]   --->   Operation 73 'xor' 'xor_ln68_66' <Predicate = (!icmp_ln86)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_1)   --->   "%xor_ln68_67 = xor i1 %tmp_306, %tmp_307" [./layer.h:92]   --->   Operation 74 'xor' 'xor_ln68_67' <Predicate = (!icmp_ln86)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_1)   --->   "%xor_ln68_1 = xor i1 %xor_ln68_67, %xor_ln68_66" [./layer.h:92]   --->   Operation 75 'xor' 'xor_ln68_1' <Predicate = (!icmp_ln86)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_1)   --->   "%shl_ln68_1 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_1, i15 0)" [./layer.h:92]   --->   Operation 76 'bitconcatenate' 'shl_ln68_1' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln68_1 = or i16 %shl_ln68_1, %sext_ln1503_1" [./layer.h:92]   --->   Operation 77 'or' 'or_ln68_1' <Predicate = (!icmp_ln86)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (2.47ns)   --->   "%icmp_ln94_47 = icmp sgt i32 %zeros_added_2_0, 24" [./layer.h:94]   --->   Operation 78 'icmp' 'icmp_ln94_47' <Predicate = (!icmp_ln86)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_1)   --->   "%xor_ln94_3 = xor i1 %tmp_308, true" [./layer.h:94]   --->   Operation 79 'xor' 'xor_ln94_3' <Predicate = (!icmp_ln86)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln94_1 = or i1 %icmp_ln94_47, %xor_ln94_3" [./layer.h:94]   --->   Operation 80 'or' 'or_ln94_1' <Predicate = (!icmp_ln86)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%matrix_1_addr = getelementptr [100 x i1]* %matrix_1, i64 0, i64 %zext_ln96" [./layer.h:101]   --->   Operation 81 'getelementptr' 'matrix_1_addr' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "br i1 %or_ln94_1, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.1, label %2" [./layer.h:94]   --->   Operation 82 'br' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (2.30ns)   --->   "store i1 false, i1* %matrix_1_addr, align 1" [./layer.h:96]   --->   Operation 83 'store' <Predicate = (!icmp_ln86 & !or_ln94_1)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_2 : Operation 84 [1/1] (2.55ns)   --->   "%add_ln97_1 = add nsw i32 %zeros_added_2_0, 1" [./layer.h:97]   --->   Operation 84 'add' 'add_ln97_1' <Predicate = (!icmp_ln86 & !or_ln94_1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.2" [./layer.h:98]   --->   Operation 85 'br' <Predicate = (!icmp_ln86 & !or_ln94_1)> <Delay = 1.76>
ST_2 : Operation 86 [1/1] (2.30ns)   --->   "store i1 true, i1* %matrix_1_addr, align 1" [./layer.h:101]   --->   Operation 86 'store' <Predicate = (!icmp_ln86 & or_ln94_1)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_2 : Operation 87 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.2"   --->   Operation 87 'br' <Predicate = (!icmp_ln86 & or_ln94_1)> <Delay = 1.76>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "store i16 %p_090_0, i16* @global_lfsr_seed_V, align 2" [./layer.h:105]   --->   Operation 88 'store' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "ret void" [./layer.h:106]   --->   Operation 89 'ret' <Predicate = (icmp_ln86)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.77>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%zeros_added_2_1 = phi i32 [ %add_ln97_1, %2 ], [ %zeros_added_2_0, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.1 ]" [./layer.h:97]   --->   Operation 90 'phi' 'zeros_added_2_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_309 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_090_0, i32 7)" [./layer.h:91]   --->   Operation 91 'bitselect' 'tmp_309' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_2)   --->   "%trunc_ln1503_2 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_1, i32 1, i32 15)" [./layer.h:92]   --->   Operation 92 'partselect' 'trunc_ln1503_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_2)   --->   "%sext_ln1503_2 = sext i15 %trunc_ln1503_2 to i16" [./layer.h:92]   --->   Operation 93 'sext' 'sext_ln1503_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_310 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_1, i32 1)" [./layer.h:92]   --->   Operation 94 'bitselect' 'tmp_310' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_2)   --->   "%xor_ln68_68 = xor i1 %tmp_306, %tmp_308" [./layer.h:92]   --->   Operation 95 'xor' 'xor_ln68_68' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_2)   --->   "%xor_ln68_69 = xor i1 %tmp_304, %tmp_309" [./layer.h:92]   --->   Operation 96 'xor' 'xor_ln68_69' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_2)   --->   "%xor_ln68_2 = xor i1 %xor_ln68_69, %xor_ln68_68" [./layer.h:92]   --->   Operation 97 'xor' 'xor_ln68_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_2)   --->   "%shl_ln68_2 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_2, i15 0)" [./layer.h:92]   --->   Operation 98 'bitconcatenate' 'shl_ln68_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln68_2 = or i16 %shl_ln68_2, %sext_ln1503_2" [./layer.h:92]   --->   Operation 99 'or' 'or_ln68_2' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (2.47ns)   --->   "%icmp_ln94_48 = icmp sgt i32 %zeros_added_2_1, 24" [./layer.h:94]   --->   Operation 100 'icmp' 'icmp_ln94_48' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_2)   --->   "%xor_ln94_5 = xor i1 %tmp_310, true" [./layer.h:94]   --->   Operation 101 'xor' 'xor_ln94_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln94_2 = or i1 %icmp_ln94_48, %xor_ln94_5" [./layer.h:94]   --->   Operation 102 'or' 'or_ln94_2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%matrix_2_addr = getelementptr [100 x i1]* %matrix_2, i64 0, i64 %zext_ln96" [./layer.h:101]   --->   Operation 103 'getelementptr' 'matrix_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "br i1 %or_ln94_2, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.2, label %3" [./layer.h:94]   --->   Operation 104 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (2.30ns)   --->   "store i1 false, i1* %matrix_2_addr, align 1" [./layer.h:96]   --->   Operation 105 'store' <Predicate = (!or_ln94_2)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_3 : Operation 106 [1/1] (2.55ns)   --->   "%add_ln97_2 = add nsw i32 %zeros_added_2_1, 1" [./layer.h:97]   --->   Operation 106 'add' 'add_ln97_2' <Predicate = (!or_ln94_2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.3" [./layer.h:98]   --->   Operation 107 'br' <Predicate = (!or_ln94_2)> <Delay = 1.76>
ST_3 : Operation 108 [1/1] (2.30ns)   --->   "store i1 true, i1* %matrix_2_addr, align 1" [./layer.h:101]   --->   Operation 108 'store' <Predicate = (or_ln94_2)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_3 : Operation 109 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.3"   --->   Operation 109 'br' <Predicate = (or_ln94_2)> <Delay = 1.76>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%zeros_added_2_2 = phi i32 [ %add_ln97_2, %3 ], [ %zeros_added_2_1, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.2 ]" [./layer.h:97]   --->   Operation 110 'phi' 'zeros_added_2_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_311 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_090_0, i32 8)" [./layer.h:91]   --->   Operation 111 'bitselect' 'tmp_311' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_3)   --->   "%trunc_ln1503_3 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_2, i32 1, i32 15)" [./layer.h:92]   --->   Operation 112 'partselect' 'trunc_ln1503_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_3)   --->   "%sext_ln1503_3 = sext i15 %trunc_ln1503_3 to i16" [./layer.h:92]   --->   Operation 113 'sext' 'sext_ln1503_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_312 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_2, i32 1)" [./layer.h:92]   --->   Operation 114 'bitselect' 'tmp_312' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_3)   --->   "%xor_ln68_70 = xor i1 %tmp_304, %tmp_310" [./layer.h:92]   --->   Operation 115 'xor' 'xor_ln68_70' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_3)   --->   "%xor_ln68_71 = xor i1 %tmp_307, %tmp_311" [./layer.h:92]   --->   Operation 116 'xor' 'xor_ln68_71' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_3)   --->   "%xor_ln68_3 = xor i1 %xor_ln68_71, %xor_ln68_70" [./layer.h:92]   --->   Operation 117 'xor' 'xor_ln68_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_3)   --->   "%shl_ln68_3 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_3, i15 0)" [./layer.h:92]   --->   Operation 118 'bitconcatenate' 'shl_ln68_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln68_3 = or i16 %shl_ln68_3, %sext_ln1503_3" [./layer.h:92]   --->   Operation 119 'or' 'or_ln68_3' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 120 [1/1] (2.47ns)   --->   "%icmp_ln94_49 = icmp sgt i32 %zeros_added_2_2, 24" [./layer.h:94]   --->   Operation 120 'icmp' 'icmp_ln94_49' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_3)   --->   "%xor_ln94_7 = xor i1 %tmp_312, true" [./layer.h:94]   --->   Operation 121 'xor' 'xor_ln94_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 122 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln94_3 = or i1 %icmp_ln94_49, %xor_ln94_7" [./layer.h:94]   --->   Operation 122 'or' 'or_ln94_3' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%matrix_3_addr = getelementptr [100 x i1]* %matrix_3, i64 0, i64 %zext_ln96" [./layer.h:101]   --->   Operation 123 'getelementptr' 'matrix_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "br i1 %or_ln94_3, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.3, label %4" [./layer.h:94]   --->   Operation 124 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (2.30ns)   --->   "store i1 false, i1* %matrix_3_addr, align 1" [./layer.h:96]   --->   Operation 125 'store' <Predicate = (!or_ln94_3)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_3 : Operation 126 [1/1] (2.55ns)   --->   "%add_ln97_3 = add nsw i32 %zeros_added_2_2, 1" [./layer.h:97]   --->   Operation 126 'add' 'add_ln97_3' <Predicate = (!or_ln94_3)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 127 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.4" [./layer.h:98]   --->   Operation 127 'br' <Predicate = (!or_ln94_3)> <Delay = 1.76>
ST_3 : Operation 128 [1/1] (2.30ns)   --->   "store i1 true, i1* %matrix_3_addr, align 1" [./layer.h:101]   --->   Operation 128 'store' <Predicate = (or_ln94_3)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_3 : Operation 129 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.4"   --->   Operation 129 'br' <Predicate = (or_ln94_3)> <Delay = 1.76>

State 4 <SV = 3> <Delay = 7.77>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%zeros_added_2_3 = phi i32 [ %add_ln97_3, %4 ], [ %zeros_added_2_2, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.3 ]" [./layer.h:97]   --->   Operation 130 'phi' 'zeros_added_2_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_313 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_090_0, i32 9)" [./layer.h:91]   --->   Operation 131 'bitselect' 'tmp_313' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_4)   --->   "%trunc_ln1503_4 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_3, i32 1, i32 15)" [./layer.h:92]   --->   Operation 132 'partselect' 'trunc_ln1503_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_4)   --->   "%sext_ln1503_4 = sext i15 %trunc_ln1503_4 to i16" [./layer.h:92]   --->   Operation 133 'sext' 'sext_ln1503_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_314 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_3, i32 1)" [./layer.h:92]   --->   Operation 134 'bitselect' 'tmp_314' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_4)   --->   "%xor_ln68_72 = xor i1 %tmp_307, %tmp_312" [./layer.h:92]   --->   Operation 135 'xor' 'xor_ln68_72' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_4)   --->   "%xor_ln68_73 = xor i1 %tmp_309, %tmp_313" [./layer.h:92]   --->   Operation 136 'xor' 'xor_ln68_73' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_4)   --->   "%xor_ln68_4 = xor i1 %xor_ln68_73, %xor_ln68_72" [./layer.h:92]   --->   Operation 137 'xor' 'xor_ln68_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_4)   --->   "%shl_ln68_4 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_4, i15 0)" [./layer.h:92]   --->   Operation 138 'bitconcatenate' 'shl_ln68_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln68_4 = or i16 %shl_ln68_4, %sext_ln1503_4" [./layer.h:92]   --->   Operation 139 'or' 'or_ln68_4' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 140 [1/1] (2.47ns)   --->   "%icmp_ln94_50 = icmp sgt i32 %zeros_added_2_3, 24" [./layer.h:94]   --->   Operation 140 'icmp' 'icmp_ln94_50' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_4)   --->   "%xor_ln94_9 = xor i1 %tmp_314, true" [./layer.h:94]   --->   Operation 141 'xor' 'xor_ln94_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 142 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln94_4 = or i1 %icmp_ln94_50, %xor_ln94_9" [./layer.h:94]   --->   Operation 142 'or' 'or_ln94_4' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%matrix_4_addr = getelementptr [100 x i1]* %matrix_4, i64 0, i64 %zext_ln96" [./layer.h:101]   --->   Operation 143 'getelementptr' 'matrix_4_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "br i1 %or_ln94_4, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.4, label %5" [./layer.h:94]   --->   Operation 144 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 145 [1/1] (2.30ns)   --->   "store i1 false, i1* %matrix_4_addr, align 1" [./layer.h:96]   --->   Operation 145 'store' <Predicate = (!or_ln94_4)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_4 : Operation 146 [1/1] (2.55ns)   --->   "%add_ln97_4 = add nsw i32 %zeros_added_2_3, 1" [./layer.h:97]   --->   Operation 146 'add' 'add_ln97_4' <Predicate = (!or_ln94_4)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 147 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.5" [./layer.h:98]   --->   Operation 147 'br' <Predicate = (!or_ln94_4)> <Delay = 1.76>
ST_4 : Operation 148 [1/1] (2.30ns)   --->   "store i1 true, i1* %matrix_4_addr, align 1" [./layer.h:101]   --->   Operation 148 'store' <Predicate = (or_ln94_4)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_4 : Operation 149 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.5"   --->   Operation 149 'br' <Predicate = (or_ln94_4)> <Delay = 1.76>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "%zeros_added_2_4 = phi i32 [ %add_ln97_4, %5 ], [ %zeros_added_2_3, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.4 ]" [./layer.h:97]   --->   Operation 150 'phi' 'zeros_added_2_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_5)   --->   "%tmp_315 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_090_0, i32 10)" [./layer.h:91]   --->   Operation 151 'bitselect' 'tmp_315' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_5)   --->   "%trunc_ln1503_5 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_4, i32 1, i32 15)" [./layer.h:92]   --->   Operation 152 'partselect' 'trunc_ln1503_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_5)   --->   "%sext_ln1503_5 = sext i15 %trunc_ln1503_5 to i16" [./layer.h:92]   --->   Operation 153 'sext' 'sext_ln1503_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_316 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_4, i32 1)" [./layer.h:92]   --->   Operation 154 'bitselect' 'tmp_316' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_5)   --->   "%xor_ln68_74 = xor i1 %tmp_309, %tmp_314" [./layer.h:92]   --->   Operation 155 'xor' 'xor_ln68_74' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_5)   --->   "%xor_ln68_75 = xor i1 %tmp_311, %tmp_315" [./layer.h:92]   --->   Operation 156 'xor' 'xor_ln68_75' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_5)   --->   "%xor_ln68_5 = xor i1 %xor_ln68_75, %xor_ln68_74" [./layer.h:92]   --->   Operation 157 'xor' 'xor_ln68_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_5)   --->   "%shl_ln68_5 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_5, i15 0)" [./layer.h:92]   --->   Operation 158 'bitconcatenate' 'shl_ln68_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 159 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln68_5 = or i16 %shl_ln68_5, %sext_ln1503_5" [./layer.h:92]   --->   Operation 159 'or' 'or_ln68_5' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 160 [1/1] (2.47ns)   --->   "%icmp_ln94_51 = icmp sgt i32 %zeros_added_2_4, 24" [./layer.h:94]   --->   Operation 160 'icmp' 'icmp_ln94_51' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_5)   --->   "%xor_ln94_11 = xor i1 %tmp_316, true" [./layer.h:94]   --->   Operation 161 'xor' 'xor_ln94_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 162 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln94_5 = or i1 %icmp_ln94_51, %xor_ln94_11" [./layer.h:94]   --->   Operation 162 'or' 'or_ln94_5' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 163 [1/1] (0.00ns)   --->   "%matrix_5_addr = getelementptr [100 x i1]* %matrix_5, i64 0, i64 %zext_ln96" [./layer.h:101]   --->   Operation 163 'getelementptr' 'matrix_5_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 164 [1/1] (0.00ns)   --->   "br i1 %or_ln94_5, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.5, label %6" [./layer.h:94]   --->   Operation 164 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 165 [1/1] (2.30ns)   --->   "store i1 false, i1* %matrix_5_addr, align 1" [./layer.h:96]   --->   Operation 165 'store' <Predicate = (!or_ln94_5)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_4 : Operation 166 [1/1] (2.55ns)   --->   "%add_ln97_5 = add nsw i32 %zeros_added_2_4, 1" [./layer.h:97]   --->   Operation 166 'add' 'add_ln97_5' <Predicate = (!or_ln94_5)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 167 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.6" [./layer.h:98]   --->   Operation 167 'br' <Predicate = (!or_ln94_5)> <Delay = 1.76>
ST_4 : Operation 168 [1/1] (2.30ns)   --->   "store i1 true, i1* %matrix_5_addr, align 1" [./layer.h:101]   --->   Operation 168 'store' <Predicate = (or_ln94_5)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_4 : Operation 169 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.6"   --->   Operation 169 'br' <Predicate = (or_ln94_5)> <Delay = 1.76>
ST_4 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_6)   --->   "%tmp_317 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_090_0, i32 11)" [./layer.h:91]   --->   Operation 170 'bitselect' 'tmp_317' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_6)   --->   "%trunc_ln1503_6 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_5, i32 1, i32 15)" [./layer.h:92]   --->   Operation 171 'partselect' 'trunc_ln1503_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_6)   --->   "%sext_ln1503_6 = sext i15 %trunc_ln1503_6 to i16" [./layer.h:92]   --->   Operation 172 'sext' 'sext_ln1503_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_6)   --->   "%xor_ln68_76 = xor i1 %tmp_311, %tmp_316" [./layer.h:92]   --->   Operation 173 'xor' 'xor_ln68_76' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_6)   --->   "%xor_ln68_77 = xor i1 %tmp_313, %tmp_317" [./layer.h:92]   --->   Operation 174 'xor' 'xor_ln68_77' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_6)   --->   "%xor_ln68_6 = xor i1 %xor_ln68_77, %xor_ln68_76" [./layer.h:92]   --->   Operation 175 'xor' 'xor_ln68_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_6)   --->   "%shl_ln68_6 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_6, i15 0)" [./layer.h:92]   --->   Operation 176 'bitconcatenate' 'shl_ln68_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 177 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln68_6 = or i16 %shl_ln68_6, %sext_ln1503_6" [./layer.h:92]   --->   Operation 177 'or' 'or_ln68_6' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.77>
ST_5 : Operation 178 [1/1] (0.00ns)   --->   "%zeros_added_2_5 = phi i32 [ %add_ln97_5, %6 ], [ %zeros_added_2_4, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.5 ]" [./layer.h:97]   --->   Operation 178 'phi' 'zeros_added_2_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_318 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_5, i32 1)" [./layer.h:92]   --->   Operation 179 'bitselect' 'tmp_318' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 180 [1/1] (2.47ns)   --->   "%icmp_ln94_52 = icmp sgt i32 %zeros_added_2_5, 24" [./layer.h:94]   --->   Operation 180 'icmp' 'icmp_ln94_52' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_6)   --->   "%xor_ln94_13 = xor i1 %tmp_318, true" [./layer.h:94]   --->   Operation 181 'xor' 'xor_ln94_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 182 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln94_6 = or i1 %icmp_ln94_52, %xor_ln94_13" [./layer.h:94]   --->   Operation 182 'or' 'or_ln94_6' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 183 [1/1] (0.00ns)   --->   "%matrix_6_addr = getelementptr [100 x i1]* %matrix_6, i64 0, i64 %zext_ln96" [./layer.h:101]   --->   Operation 183 'getelementptr' 'matrix_6_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 184 [1/1] (0.00ns)   --->   "br i1 %or_ln94_6, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.6, label %7" [./layer.h:94]   --->   Operation 184 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 185 [1/1] (2.30ns)   --->   "store i1 false, i1* %matrix_6_addr, align 1" [./layer.h:96]   --->   Operation 185 'store' <Predicate = (!or_ln94_6)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_5 : Operation 186 [1/1] (2.55ns)   --->   "%add_ln97_6 = add nsw i32 %zeros_added_2_5, 1" [./layer.h:97]   --->   Operation 186 'add' 'add_ln97_6' <Predicate = (!or_ln94_6)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 187 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.7" [./layer.h:98]   --->   Operation 187 'br' <Predicate = (!or_ln94_6)> <Delay = 1.76>
ST_5 : Operation 188 [1/1] (2.30ns)   --->   "store i1 true, i1* %matrix_6_addr, align 1" [./layer.h:101]   --->   Operation 188 'store' <Predicate = (or_ln94_6)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_5 : Operation 189 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.7"   --->   Operation 189 'br' <Predicate = (or_ln94_6)> <Delay = 1.76>
ST_5 : Operation 190 [1/1] (0.00ns)   --->   "%zeros_added_2_6 = phi i32 [ %add_ln97_6, %7 ], [ %zeros_added_2_5, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.6 ]" [./layer.h:97]   --->   Operation 190 'phi' 'zeros_added_2_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_7)   --->   "%tmp_319 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68, i32 8)" [./layer.h:91]   --->   Operation 191 'bitselect' 'tmp_319' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_7)   --->   "%tmp_320 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68, i32 9)" [./layer.h:91]   --->   Operation 192 'bitselect' 'tmp_320' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_7)   --->   "%tmp_321 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68, i32 11)" [./layer.h:91]   --->   Operation 193 'bitselect' 'tmp_321' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_7)   --->   "%trunc_ln1503_7 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_6, i32 1, i32 15)" [./layer.h:92]   --->   Operation 194 'partselect' 'trunc_ln1503_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_7)   --->   "%sext_ln1503_7 = sext i15 %trunc_ln1503_7 to i16" [./layer.h:92]   --->   Operation 195 'sext' 'sext_ln1503_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 196 [1/1] (0.00ns)   --->   "%tmp_322 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_6, i32 1)" [./layer.h:92]   --->   Operation 196 'bitselect' 'tmp_322' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_7)   --->   "%xor_ln68_78 = xor i1 %tmp_319, %tmp_318" [./layer.h:92]   --->   Operation 197 'xor' 'xor_ln68_78' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_7)   --->   "%xor_ln68_79 = xor i1 %tmp_320, %tmp_321" [./layer.h:92]   --->   Operation 198 'xor' 'xor_ln68_79' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_7)   --->   "%xor_ln68_7 = xor i1 %xor_ln68_79, %xor_ln68_78" [./layer.h:92]   --->   Operation 199 'xor' 'xor_ln68_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_7)   --->   "%shl_ln68_7 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_7, i15 0)" [./layer.h:92]   --->   Operation 200 'bitconcatenate' 'shl_ln68_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 201 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln68_7 = or i16 %shl_ln68_7, %sext_ln1503_7" [./layer.h:92]   --->   Operation 201 'or' 'or_ln68_7' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 202 [1/1] (2.47ns)   --->   "%icmp_ln94_53 = icmp sgt i32 %zeros_added_2_6, 24" [./layer.h:94]   --->   Operation 202 'icmp' 'icmp_ln94_53' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_7)   --->   "%xor_ln94_15 = xor i1 %tmp_322, true" [./layer.h:94]   --->   Operation 203 'xor' 'xor_ln94_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 204 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln94_7 = or i1 %icmp_ln94_53, %xor_ln94_15" [./layer.h:94]   --->   Operation 204 'or' 'or_ln94_7' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 205 [1/1] (0.00ns)   --->   "%matrix_7_addr = getelementptr [100 x i1]* %matrix_7, i64 0, i64 %zext_ln96" [./layer.h:101]   --->   Operation 205 'getelementptr' 'matrix_7_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 206 [1/1] (0.00ns)   --->   "br i1 %or_ln94_7, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.7, label %8" [./layer.h:94]   --->   Operation 206 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 207 [1/1] (2.30ns)   --->   "store i1 false, i1* %matrix_7_addr, align 1" [./layer.h:96]   --->   Operation 207 'store' <Predicate = (!or_ln94_7)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_5 : Operation 208 [1/1] (2.55ns)   --->   "%add_ln97_7 = add nsw i32 %zeros_added_2_6, 1" [./layer.h:97]   --->   Operation 208 'add' 'add_ln97_7' <Predicate = (!or_ln94_7)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 209 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.8" [./layer.h:98]   --->   Operation 209 'br' <Predicate = (!or_ln94_7)> <Delay = 1.76>
ST_5 : Operation 210 [1/1] (2.30ns)   --->   "store i1 true, i1* %matrix_7_addr, align 1" [./layer.h:101]   --->   Operation 210 'store' <Predicate = (or_ln94_7)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_5 : Operation 211 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.8"   --->   Operation 211 'br' <Predicate = (or_ln94_7)> <Delay = 1.76>

State 6 <SV = 5> <Delay = 7.77>
ST_6 : Operation 212 [1/1] (0.00ns)   --->   "%zeros_added_2_7 = phi i32 [ %add_ln97_7, %8 ], [ %zeros_added_2_6, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.7 ]" [./layer.h:97]   --->   Operation 212 'phi' 'zeros_added_2_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_8)   --->   "%tmp_323 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_1, i32 8)" [./layer.h:91]   --->   Operation 213 'bitselect' 'tmp_323' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_8)   --->   "%tmp_324 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_1, i32 9)" [./layer.h:91]   --->   Operation 214 'bitselect' 'tmp_324' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_8)   --->   "%tmp_325 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_1, i32 11)" [./layer.h:91]   --->   Operation 215 'bitselect' 'tmp_325' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_8)   --->   "%trunc_ln1503_8 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_7, i32 1, i32 15)" [./layer.h:92]   --->   Operation 216 'partselect' 'trunc_ln1503_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_8)   --->   "%sext_ln1503_8 = sext i15 %trunc_ln1503_8 to i16" [./layer.h:92]   --->   Operation 217 'sext' 'sext_ln1503_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 218 [1/1] (0.00ns)   --->   "%tmp_326 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_7, i32 1)" [./layer.h:92]   --->   Operation 218 'bitselect' 'tmp_326' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_8)   --->   "%xor_ln68_80 = xor i1 %tmp_323, %tmp_322" [./layer.h:92]   --->   Operation 219 'xor' 'xor_ln68_80' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_8)   --->   "%xor_ln68_81 = xor i1 %tmp_324, %tmp_325" [./layer.h:92]   --->   Operation 220 'xor' 'xor_ln68_81' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_8)   --->   "%xor_ln68_8 = xor i1 %xor_ln68_81, %xor_ln68_80" [./layer.h:92]   --->   Operation 221 'xor' 'xor_ln68_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_8)   --->   "%shl_ln68_8 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_8, i15 0)" [./layer.h:92]   --->   Operation 222 'bitconcatenate' 'shl_ln68_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 223 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln68_8 = or i16 %shl_ln68_8, %sext_ln1503_8" [./layer.h:92]   --->   Operation 223 'or' 'or_ln68_8' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 224 [1/1] (2.47ns)   --->   "%icmp_ln94_54 = icmp sgt i32 %zeros_added_2_7, 24" [./layer.h:94]   --->   Operation 224 'icmp' 'icmp_ln94_54' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_8)   --->   "%xor_ln94_17 = xor i1 %tmp_326, true" [./layer.h:94]   --->   Operation 225 'xor' 'xor_ln94_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 226 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln94_8 = or i1 %icmp_ln94_54, %xor_ln94_17" [./layer.h:94]   --->   Operation 226 'or' 'or_ln94_8' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 227 [1/1] (0.00ns)   --->   "%matrix_8_addr = getelementptr [100 x i1]* %matrix_8, i64 0, i64 %zext_ln96" [./layer.h:101]   --->   Operation 227 'getelementptr' 'matrix_8_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 228 [1/1] (0.00ns)   --->   "br i1 %or_ln94_8, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.8, label %9" [./layer.h:94]   --->   Operation 228 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 229 [1/1] (2.30ns)   --->   "store i1 false, i1* %matrix_8_addr, align 1" [./layer.h:96]   --->   Operation 229 'store' <Predicate = (!or_ln94_8)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_6 : Operation 230 [1/1] (2.55ns)   --->   "%add_ln97_8 = add nsw i32 %zeros_added_2_7, 1" [./layer.h:97]   --->   Operation 230 'add' 'add_ln97_8' <Predicate = (!or_ln94_8)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 231 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.9" [./layer.h:98]   --->   Operation 231 'br' <Predicate = (!or_ln94_8)> <Delay = 1.76>
ST_6 : Operation 232 [1/1] (2.30ns)   --->   "store i1 true, i1* %matrix_8_addr, align 1" [./layer.h:101]   --->   Operation 232 'store' <Predicate = (or_ln94_8)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_6 : Operation 233 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.9"   --->   Operation 233 'br' <Predicate = (or_ln94_8)> <Delay = 1.76>
ST_6 : Operation 234 [1/1] (0.00ns)   --->   "%zeros_added_2_8 = phi i32 [ %add_ln97_8, %9 ], [ %zeros_added_2_7, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.8 ]" [./layer.h:97]   --->   Operation 234 'phi' 'zeros_added_2_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_9)   --->   "%tmp_327 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_2, i32 8)" [./layer.h:91]   --->   Operation 235 'bitselect' 'tmp_327' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_9)   --->   "%tmp_328 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_2, i32 9)" [./layer.h:91]   --->   Operation 236 'bitselect' 'tmp_328' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_9)   --->   "%tmp_329 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_2, i32 11)" [./layer.h:91]   --->   Operation 237 'bitselect' 'tmp_329' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_9)   --->   "%trunc_ln1503_9 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_8, i32 1, i32 15)" [./layer.h:92]   --->   Operation 238 'partselect' 'trunc_ln1503_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_9)   --->   "%sext_ln1503_9 = sext i15 %trunc_ln1503_9 to i16" [./layer.h:92]   --->   Operation 239 'sext' 'sext_ln1503_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 240 [1/1] (0.00ns)   --->   "%tmp_330 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_8, i32 1)" [./layer.h:92]   --->   Operation 240 'bitselect' 'tmp_330' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_9)   --->   "%xor_ln68_82 = xor i1 %tmp_327, %tmp_326" [./layer.h:92]   --->   Operation 241 'xor' 'xor_ln68_82' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_9)   --->   "%xor_ln68_83 = xor i1 %tmp_328, %tmp_329" [./layer.h:92]   --->   Operation 242 'xor' 'xor_ln68_83' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_9)   --->   "%xor_ln68_9 = xor i1 %xor_ln68_83, %xor_ln68_82" [./layer.h:92]   --->   Operation 243 'xor' 'xor_ln68_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_9)   --->   "%shl_ln68_9 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_9, i15 0)" [./layer.h:92]   --->   Operation 244 'bitconcatenate' 'shl_ln68_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 245 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln68_9 = or i16 %shl_ln68_9, %sext_ln1503_9" [./layer.h:92]   --->   Operation 245 'or' 'or_ln68_9' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 246 [1/1] (2.47ns)   --->   "%icmp_ln94_55 = icmp sgt i32 %zeros_added_2_8, 24" [./layer.h:94]   --->   Operation 246 'icmp' 'icmp_ln94_55' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_9)   --->   "%xor_ln94_19 = xor i1 %tmp_330, true" [./layer.h:94]   --->   Operation 247 'xor' 'xor_ln94_19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 248 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln94_9 = or i1 %icmp_ln94_55, %xor_ln94_19" [./layer.h:94]   --->   Operation 248 'or' 'or_ln94_9' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 249 [1/1] (0.00ns)   --->   "%matrix_9_addr = getelementptr [100 x i1]* %matrix_9, i64 0, i64 %zext_ln96" [./layer.h:101]   --->   Operation 249 'getelementptr' 'matrix_9_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 250 [1/1] (0.00ns)   --->   "br i1 %or_ln94_9, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.9, label %10" [./layer.h:94]   --->   Operation 250 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 251 [1/1] (2.30ns)   --->   "store i1 false, i1* %matrix_9_addr, align 1" [./layer.h:96]   --->   Operation 251 'store' <Predicate = (!or_ln94_9)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_6 : Operation 252 [1/1] (2.55ns)   --->   "%add_ln97_9 = add nsw i32 %zeros_added_2_8, 1" [./layer.h:97]   --->   Operation 252 'add' 'add_ln97_9' <Predicate = (!or_ln94_9)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 253 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.10" [./layer.h:98]   --->   Operation 253 'br' <Predicate = (!or_ln94_9)> <Delay = 1.76>
ST_6 : Operation 254 [1/1] (2.30ns)   --->   "store i1 true, i1* %matrix_9_addr, align 1" [./layer.h:101]   --->   Operation 254 'store' <Predicate = (or_ln94_9)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_6 : Operation 255 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.10"   --->   Operation 255 'br' <Predicate = (or_ln94_9)> <Delay = 1.76>

State 7 <SV = 6> <Delay = 7.77>
ST_7 : Operation 256 [1/1] (0.00ns)   --->   "%zeros_added_2_9 = phi i32 [ %add_ln97_9, %10 ], [ %zeros_added_2_8, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.9 ]" [./layer.h:97]   --->   Operation 256 'phi' 'zeros_added_2_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_10)   --->   "%tmp_331 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_3, i32 8)" [./layer.h:91]   --->   Operation 257 'bitselect' 'tmp_331' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_10)   --->   "%tmp_332 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_3, i32 9)" [./layer.h:91]   --->   Operation 258 'bitselect' 'tmp_332' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_10)   --->   "%tmp_333 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_3, i32 11)" [./layer.h:91]   --->   Operation 259 'bitselect' 'tmp_333' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_10)   --->   "%trunc_ln1503_10 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_9, i32 1, i32 15)" [./layer.h:92]   --->   Operation 260 'partselect' 'trunc_ln1503_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_10)   --->   "%sext_ln1503_10 = sext i15 %trunc_ln1503_10 to i16" [./layer.h:92]   --->   Operation 261 'sext' 'sext_ln1503_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 262 [1/1] (0.00ns)   --->   "%tmp_334 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_9, i32 1)" [./layer.h:92]   --->   Operation 262 'bitselect' 'tmp_334' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_10)   --->   "%xor_ln68_84 = xor i1 %tmp_331, %tmp_330" [./layer.h:92]   --->   Operation 263 'xor' 'xor_ln68_84' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_10)   --->   "%xor_ln68_85 = xor i1 %tmp_332, %tmp_333" [./layer.h:92]   --->   Operation 264 'xor' 'xor_ln68_85' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_10)   --->   "%xor_ln68_10 = xor i1 %xor_ln68_85, %xor_ln68_84" [./layer.h:92]   --->   Operation 265 'xor' 'xor_ln68_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_10)   --->   "%shl_ln68_10 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_10, i15 0)" [./layer.h:92]   --->   Operation 266 'bitconcatenate' 'shl_ln68_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 267 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln68_10 = or i16 %shl_ln68_10, %sext_ln1503_10" [./layer.h:92]   --->   Operation 267 'or' 'or_ln68_10' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 268 [1/1] (2.47ns)   --->   "%icmp_ln94_56 = icmp sgt i32 %zeros_added_2_9, 24" [./layer.h:94]   --->   Operation 268 'icmp' 'icmp_ln94_56' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_10)   --->   "%xor_ln94_21 = xor i1 %tmp_334, true" [./layer.h:94]   --->   Operation 269 'xor' 'xor_ln94_21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 270 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln94_10 = or i1 %icmp_ln94_56, %xor_ln94_21" [./layer.h:94]   --->   Operation 270 'or' 'or_ln94_10' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 271 [1/1] (0.00ns)   --->   "%matrix_10_addr = getelementptr [100 x i1]* %matrix_10, i64 0, i64 %zext_ln96" [./layer.h:101]   --->   Operation 271 'getelementptr' 'matrix_10_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 272 [1/1] (0.00ns)   --->   "br i1 %or_ln94_10, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.10, label %11" [./layer.h:94]   --->   Operation 272 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 273 [1/1] (2.30ns)   --->   "store i1 false, i1* %matrix_10_addr, align 1" [./layer.h:96]   --->   Operation 273 'store' <Predicate = (!or_ln94_10)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_7 : Operation 274 [1/1] (2.55ns)   --->   "%add_ln97_10 = add nsw i32 %zeros_added_2_9, 1" [./layer.h:97]   --->   Operation 274 'add' 'add_ln97_10' <Predicate = (!or_ln94_10)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 275 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.11" [./layer.h:98]   --->   Operation 275 'br' <Predicate = (!or_ln94_10)> <Delay = 1.76>
ST_7 : Operation 276 [1/1] (2.30ns)   --->   "store i1 true, i1* %matrix_10_addr, align 1" [./layer.h:101]   --->   Operation 276 'store' <Predicate = (or_ln94_10)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_7 : Operation 277 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.11"   --->   Operation 277 'br' <Predicate = (or_ln94_10)> <Delay = 1.76>
ST_7 : Operation 278 [1/1] (0.00ns)   --->   "%zeros_added_2_10 = phi i32 [ %add_ln97_10, %11 ], [ %zeros_added_2_9, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.10 ]" [./layer.h:97]   --->   Operation 278 'phi' 'zeros_added_2_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 279 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_11)   --->   "%tmp_335 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_4, i32 8)" [./layer.h:91]   --->   Operation 279 'bitselect' 'tmp_335' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_11)   --->   "%tmp_336 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_4, i32 9)" [./layer.h:91]   --->   Operation 280 'bitselect' 'tmp_336' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_11)   --->   "%tmp_337 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_4, i32 11)" [./layer.h:91]   --->   Operation 281 'bitselect' 'tmp_337' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_11)   --->   "%trunc_ln1503_11 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_10, i32 1, i32 15)" [./layer.h:92]   --->   Operation 282 'partselect' 'trunc_ln1503_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_11)   --->   "%sext_ln1503_11 = sext i15 %trunc_ln1503_11 to i16" [./layer.h:92]   --->   Operation 283 'sext' 'sext_ln1503_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 284 [1/1] (0.00ns)   --->   "%tmp_338 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_10, i32 1)" [./layer.h:92]   --->   Operation 284 'bitselect' 'tmp_338' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_11)   --->   "%xor_ln68_86 = xor i1 %tmp_335, %tmp_334" [./layer.h:92]   --->   Operation 285 'xor' 'xor_ln68_86' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_11)   --->   "%xor_ln68_87 = xor i1 %tmp_336, %tmp_337" [./layer.h:92]   --->   Operation 286 'xor' 'xor_ln68_87' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_11)   --->   "%xor_ln68_11 = xor i1 %xor_ln68_87, %xor_ln68_86" [./layer.h:92]   --->   Operation 287 'xor' 'xor_ln68_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_11)   --->   "%shl_ln68_11 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_11, i15 0)" [./layer.h:92]   --->   Operation 288 'bitconcatenate' 'shl_ln68_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 289 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln68_11 = or i16 %shl_ln68_11, %sext_ln1503_11" [./layer.h:92]   --->   Operation 289 'or' 'or_ln68_11' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 290 [1/1] (2.47ns)   --->   "%icmp_ln94_57 = icmp sgt i32 %zeros_added_2_10, 24" [./layer.h:94]   --->   Operation 290 'icmp' 'icmp_ln94_57' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 291 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_11)   --->   "%xor_ln94_23 = xor i1 %tmp_338, true" [./layer.h:94]   --->   Operation 291 'xor' 'xor_ln94_23' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 292 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln94_11 = or i1 %icmp_ln94_57, %xor_ln94_23" [./layer.h:94]   --->   Operation 292 'or' 'or_ln94_11' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 293 [1/1] (0.00ns)   --->   "%matrix_11_addr = getelementptr [100 x i1]* %matrix_11, i64 0, i64 %zext_ln96" [./layer.h:101]   --->   Operation 293 'getelementptr' 'matrix_11_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 294 [1/1] (0.00ns)   --->   "br i1 %or_ln94_11, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.11, label %12" [./layer.h:94]   --->   Operation 294 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 295 [1/1] (2.30ns)   --->   "store i1 false, i1* %matrix_11_addr, align 1" [./layer.h:96]   --->   Operation 295 'store' <Predicate = (!or_ln94_11)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_7 : Operation 296 [1/1] (2.55ns)   --->   "%add_ln97_11 = add nsw i32 %zeros_added_2_10, 1" [./layer.h:97]   --->   Operation 296 'add' 'add_ln97_11' <Predicate = (!or_ln94_11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 297 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.12" [./layer.h:98]   --->   Operation 297 'br' <Predicate = (!or_ln94_11)> <Delay = 1.76>
ST_7 : Operation 298 [1/1] (2.30ns)   --->   "store i1 true, i1* %matrix_11_addr, align 1" [./layer.h:101]   --->   Operation 298 'store' <Predicate = (or_ln94_11)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_7 : Operation 299 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.12"   --->   Operation 299 'br' <Predicate = (or_ln94_11)> <Delay = 1.76>

State 8 <SV = 7> <Delay = 7.77>
ST_8 : Operation 300 [1/1] (0.00ns)   --->   "%zeros_added_2_11 = phi i32 [ %add_ln97_11, %12 ], [ %zeros_added_2_10, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.11 ]" [./layer.h:97]   --->   Operation 300 'phi' 'zeros_added_2_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_12)   --->   "%tmp_339 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_5, i32 8)" [./layer.h:91]   --->   Operation 301 'bitselect' 'tmp_339' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_12)   --->   "%tmp_340 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_5, i32 9)" [./layer.h:91]   --->   Operation 302 'bitselect' 'tmp_340' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 303 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_12)   --->   "%tmp_341 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_5, i32 11)" [./layer.h:91]   --->   Operation 303 'bitselect' 'tmp_341' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 304 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_12)   --->   "%trunc_ln1503_12 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_11, i32 1, i32 15)" [./layer.h:92]   --->   Operation 304 'partselect' 'trunc_ln1503_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_12)   --->   "%sext_ln1503_12 = sext i15 %trunc_ln1503_12 to i16" [./layer.h:92]   --->   Operation 305 'sext' 'sext_ln1503_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 306 [1/1] (0.00ns)   --->   "%tmp_342 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_11, i32 1)" [./layer.h:92]   --->   Operation 306 'bitselect' 'tmp_342' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_12)   --->   "%xor_ln68_88 = xor i1 %tmp_339, %tmp_338" [./layer.h:92]   --->   Operation 307 'xor' 'xor_ln68_88' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_12)   --->   "%xor_ln68_89 = xor i1 %tmp_340, %tmp_341" [./layer.h:92]   --->   Operation 308 'xor' 'xor_ln68_89' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_12)   --->   "%xor_ln68_12 = xor i1 %xor_ln68_89, %xor_ln68_88" [./layer.h:92]   --->   Operation 309 'xor' 'xor_ln68_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_12)   --->   "%shl_ln68_12 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_12, i15 0)" [./layer.h:92]   --->   Operation 310 'bitconcatenate' 'shl_ln68_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 311 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln68_12 = or i16 %shl_ln68_12, %sext_ln1503_12" [./layer.h:92]   --->   Operation 311 'or' 'or_ln68_12' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 312 [1/1] (2.47ns)   --->   "%icmp_ln94_58 = icmp sgt i32 %zeros_added_2_11, 24" [./layer.h:94]   --->   Operation 312 'icmp' 'icmp_ln94_58' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_12)   --->   "%xor_ln94_25 = xor i1 %tmp_342, true" [./layer.h:94]   --->   Operation 313 'xor' 'xor_ln94_25' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 314 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln94_12 = or i1 %icmp_ln94_58, %xor_ln94_25" [./layer.h:94]   --->   Operation 314 'or' 'or_ln94_12' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 315 [1/1] (0.00ns)   --->   "%matrix_12_addr = getelementptr [100 x i1]* %matrix_12, i64 0, i64 %zext_ln96" [./layer.h:101]   --->   Operation 315 'getelementptr' 'matrix_12_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 316 [1/1] (0.00ns)   --->   "br i1 %or_ln94_12, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.12, label %13" [./layer.h:94]   --->   Operation 316 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 317 [1/1] (2.30ns)   --->   "store i1 false, i1* %matrix_12_addr, align 1" [./layer.h:96]   --->   Operation 317 'store' <Predicate = (!or_ln94_12)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_8 : Operation 318 [1/1] (2.55ns)   --->   "%add_ln97_12 = add nsw i32 %zeros_added_2_11, 1" [./layer.h:97]   --->   Operation 318 'add' 'add_ln97_12' <Predicate = (!or_ln94_12)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 319 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.13" [./layer.h:98]   --->   Operation 319 'br' <Predicate = (!or_ln94_12)> <Delay = 1.76>
ST_8 : Operation 320 [1/1] (2.30ns)   --->   "store i1 true, i1* %matrix_12_addr, align 1" [./layer.h:101]   --->   Operation 320 'store' <Predicate = (or_ln94_12)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_8 : Operation 321 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.13"   --->   Operation 321 'br' <Predicate = (or_ln94_12)> <Delay = 1.76>
ST_8 : Operation 322 [1/1] (0.00ns)   --->   "%zeros_added_2_12 = phi i32 [ %add_ln97_12, %13 ], [ %zeros_added_2_11, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.12 ]" [./layer.h:97]   --->   Operation 322 'phi' 'zeros_added_2_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 323 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_13)   --->   "%tmp_343 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_6, i32 8)" [./layer.h:91]   --->   Operation 323 'bitselect' 'tmp_343' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_13)   --->   "%tmp_344 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_6, i32 9)" [./layer.h:91]   --->   Operation 324 'bitselect' 'tmp_344' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_13)   --->   "%tmp_345 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_6, i32 11)" [./layer.h:91]   --->   Operation 325 'bitselect' 'tmp_345' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_13)   --->   "%trunc_ln1503_13 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_12, i32 1, i32 15)" [./layer.h:92]   --->   Operation 326 'partselect' 'trunc_ln1503_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_13)   --->   "%sext_ln1503_13 = sext i15 %trunc_ln1503_13 to i16" [./layer.h:92]   --->   Operation 327 'sext' 'sext_ln1503_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 328 [1/1] (0.00ns)   --->   "%tmp_346 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_12, i32 1)" [./layer.h:92]   --->   Operation 328 'bitselect' 'tmp_346' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 329 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_13)   --->   "%xor_ln68_90 = xor i1 %tmp_343, %tmp_342" [./layer.h:92]   --->   Operation 329 'xor' 'xor_ln68_90' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_13)   --->   "%xor_ln68_91 = xor i1 %tmp_344, %tmp_345" [./layer.h:92]   --->   Operation 330 'xor' 'xor_ln68_91' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_13)   --->   "%xor_ln68_13 = xor i1 %xor_ln68_91, %xor_ln68_90" [./layer.h:92]   --->   Operation 331 'xor' 'xor_ln68_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_13)   --->   "%shl_ln68_13 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_13, i15 0)" [./layer.h:92]   --->   Operation 332 'bitconcatenate' 'shl_ln68_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 333 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln68_13 = or i16 %shl_ln68_13, %sext_ln1503_13" [./layer.h:92]   --->   Operation 333 'or' 'or_ln68_13' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 334 [1/1] (2.47ns)   --->   "%icmp_ln94_59 = icmp sgt i32 %zeros_added_2_12, 24" [./layer.h:94]   --->   Operation 334 'icmp' 'icmp_ln94_59' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_13)   --->   "%xor_ln94_27 = xor i1 %tmp_346, true" [./layer.h:94]   --->   Operation 335 'xor' 'xor_ln94_27' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 336 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln94_13 = or i1 %icmp_ln94_59, %xor_ln94_27" [./layer.h:94]   --->   Operation 336 'or' 'or_ln94_13' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 337 [1/1] (0.00ns)   --->   "%matrix_13_addr = getelementptr [100 x i1]* %matrix_13, i64 0, i64 %zext_ln96" [./layer.h:101]   --->   Operation 337 'getelementptr' 'matrix_13_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 338 [1/1] (0.00ns)   --->   "br i1 %or_ln94_13, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.13, label %14" [./layer.h:94]   --->   Operation 338 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 339 [1/1] (2.30ns)   --->   "store i1 false, i1* %matrix_13_addr, align 1" [./layer.h:96]   --->   Operation 339 'store' <Predicate = (!or_ln94_13)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_8 : Operation 340 [1/1] (2.55ns)   --->   "%add_ln97_13 = add nsw i32 %zeros_added_2_12, 1" [./layer.h:97]   --->   Operation 340 'add' 'add_ln97_13' <Predicate = (!or_ln94_13)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 341 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.14" [./layer.h:98]   --->   Operation 341 'br' <Predicate = (!or_ln94_13)> <Delay = 1.76>
ST_8 : Operation 342 [1/1] (2.30ns)   --->   "store i1 true, i1* %matrix_13_addr, align 1" [./layer.h:101]   --->   Operation 342 'store' <Predicate = (or_ln94_13)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_8 : Operation 343 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.14"   --->   Operation 343 'br' <Predicate = (or_ln94_13)> <Delay = 1.76>

State 9 <SV = 8> <Delay = 7.77>
ST_9 : Operation 344 [1/1] (0.00ns)   --->   "%zeros_added_2_13 = phi i32 [ %add_ln97_13, %14 ], [ %zeros_added_2_12, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.13 ]" [./layer.h:97]   --->   Operation 344 'phi' 'zeros_added_2_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 345 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_14)   --->   "%tmp_347 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_7, i32 8)" [./layer.h:91]   --->   Operation 345 'bitselect' 'tmp_347' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_14)   --->   "%tmp_348 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_7, i32 9)" [./layer.h:91]   --->   Operation 346 'bitselect' 'tmp_348' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 347 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_14)   --->   "%tmp_349 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_7, i32 11)" [./layer.h:91]   --->   Operation 347 'bitselect' 'tmp_349' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_14)   --->   "%trunc_ln1503_14 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_13, i32 1, i32 15)" [./layer.h:92]   --->   Operation 348 'partselect' 'trunc_ln1503_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_14)   --->   "%sext_ln1503_14 = sext i15 %trunc_ln1503_14 to i16" [./layer.h:92]   --->   Operation 349 'sext' 'sext_ln1503_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 350 [1/1] (0.00ns)   --->   "%tmp_350 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_13, i32 1)" [./layer.h:92]   --->   Operation 350 'bitselect' 'tmp_350' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 351 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_14)   --->   "%xor_ln68_92 = xor i1 %tmp_347, %tmp_346" [./layer.h:92]   --->   Operation 351 'xor' 'xor_ln68_92' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 352 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_14)   --->   "%xor_ln68_93 = xor i1 %tmp_348, %tmp_349" [./layer.h:92]   --->   Operation 352 'xor' 'xor_ln68_93' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_14)   --->   "%xor_ln68_14 = xor i1 %xor_ln68_93, %xor_ln68_92" [./layer.h:92]   --->   Operation 353 'xor' 'xor_ln68_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_14)   --->   "%shl_ln68_14 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_14, i15 0)" [./layer.h:92]   --->   Operation 354 'bitconcatenate' 'shl_ln68_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 355 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln68_14 = or i16 %shl_ln68_14, %sext_ln1503_14" [./layer.h:92]   --->   Operation 355 'or' 'or_ln68_14' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 356 [1/1] (2.47ns)   --->   "%icmp_ln94_60 = icmp sgt i32 %zeros_added_2_13, 24" [./layer.h:94]   --->   Operation 356 'icmp' 'icmp_ln94_60' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 357 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_14)   --->   "%xor_ln94_29 = xor i1 %tmp_350, true" [./layer.h:94]   --->   Operation 357 'xor' 'xor_ln94_29' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 358 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln94_14 = or i1 %icmp_ln94_60, %xor_ln94_29" [./layer.h:94]   --->   Operation 358 'or' 'or_ln94_14' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 359 [1/1] (0.00ns)   --->   "%matrix_14_addr = getelementptr [100 x i1]* %matrix_14, i64 0, i64 %zext_ln96" [./layer.h:101]   --->   Operation 359 'getelementptr' 'matrix_14_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 360 [1/1] (0.00ns)   --->   "br i1 %or_ln94_14, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.14, label %15" [./layer.h:94]   --->   Operation 360 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 361 [1/1] (2.30ns)   --->   "store i1 false, i1* %matrix_14_addr, align 1" [./layer.h:96]   --->   Operation 361 'store' <Predicate = (!or_ln94_14)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_9 : Operation 362 [1/1] (2.55ns)   --->   "%add_ln97_14 = add nsw i32 %zeros_added_2_13, 1" [./layer.h:97]   --->   Operation 362 'add' 'add_ln97_14' <Predicate = (!or_ln94_14)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 363 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.15" [./layer.h:98]   --->   Operation 363 'br' <Predicate = (!or_ln94_14)> <Delay = 1.76>
ST_9 : Operation 364 [1/1] (2.30ns)   --->   "store i1 true, i1* %matrix_14_addr, align 1" [./layer.h:101]   --->   Operation 364 'store' <Predicate = (or_ln94_14)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_9 : Operation 365 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.15"   --->   Operation 365 'br' <Predicate = (or_ln94_14)> <Delay = 1.76>
ST_9 : Operation 366 [1/1] (0.00ns)   --->   "%zeros_added_2_14 = phi i32 [ %add_ln97_14, %15 ], [ %zeros_added_2_13, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.14 ]" [./layer.h:97]   --->   Operation 366 'phi' 'zeros_added_2_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 367 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_15)   --->   "%tmp_351 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_8, i32 8)" [./layer.h:91]   --->   Operation 367 'bitselect' 'tmp_351' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 368 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_15)   --->   "%tmp_352 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_8, i32 9)" [./layer.h:91]   --->   Operation 368 'bitselect' 'tmp_352' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 369 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_15)   --->   "%tmp_353 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_8, i32 11)" [./layer.h:91]   --->   Operation 369 'bitselect' 'tmp_353' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 370 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_15)   --->   "%trunc_ln1503_15 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_14, i32 1, i32 15)" [./layer.h:92]   --->   Operation 370 'partselect' 'trunc_ln1503_15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 371 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_15)   --->   "%sext_ln1503_15 = sext i15 %trunc_ln1503_15 to i16" [./layer.h:92]   --->   Operation 371 'sext' 'sext_ln1503_15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 372 [1/1] (0.00ns)   --->   "%tmp_354 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_14, i32 1)" [./layer.h:92]   --->   Operation 372 'bitselect' 'tmp_354' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 373 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_15)   --->   "%xor_ln68_94 = xor i1 %tmp_351, %tmp_350" [./layer.h:92]   --->   Operation 373 'xor' 'xor_ln68_94' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 374 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_15)   --->   "%xor_ln68_95 = xor i1 %tmp_352, %tmp_353" [./layer.h:92]   --->   Operation 374 'xor' 'xor_ln68_95' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 375 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_15)   --->   "%xor_ln68_15 = xor i1 %xor_ln68_95, %xor_ln68_94" [./layer.h:92]   --->   Operation 375 'xor' 'xor_ln68_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_15)   --->   "%shl_ln68_15 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_15, i15 0)" [./layer.h:92]   --->   Operation 376 'bitconcatenate' 'shl_ln68_15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 377 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln68_15 = or i16 %shl_ln68_15, %sext_ln1503_15" [./layer.h:92]   --->   Operation 377 'or' 'or_ln68_15' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 378 [1/1] (2.47ns)   --->   "%icmp_ln94_61 = icmp sgt i32 %zeros_added_2_14, 24" [./layer.h:94]   --->   Operation 378 'icmp' 'icmp_ln94_61' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_15)   --->   "%xor_ln94_31 = xor i1 %tmp_354, true" [./layer.h:94]   --->   Operation 379 'xor' 'xor_ln94_31' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 380 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln94_15 = or i1 %icmp_ln94_61, %xor_ln94_31" [./layer.h:94]   --->   Operation 380 'or' 'or_ln94_15' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 381 [1/1] (0.00ns)   --->   "%matrix_15_addr = getelementptr [100 x i1]* %matrix_15, i64 0, i64 %zext_ln96" [./layer.h:101]   --->   Operation 381 'getelementptr' 'matrix_15_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 382 [1/1] (0.00ns)   --->   "br i1 %or_ln94_15, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.15, label %16" [./layer.h:94]   --->   Operation 382 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 383 [1/1] (2.30ns)   --->   "store i1 false, i1* %matrix_15_addr, align 1" [./layer.h:96]   --->   Operation 383 'store' <Predicate = (!or_ln94_15)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_9 : Operation 384 [1/1] (2.55ns)   --->   "%add_ln97_15 = add nsw i32 %zeros_added_2_14, 1" [./layer.h:97]   --->   Operation 384 'add' 'add_ln97_15' <Predicate = (!or_ln94_15)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 385 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.16" [./layer.h:98]   --->   Operation 385 'br' <Predicate = (!or_ln94_15)> <Delay = 1.76>
ST_9 : Operation 386 [1/1] (2.30ns)   --->   "store i1 true, i1* %matrix_15_addr, align 1" [./layer.h:101]   --->   Operation 386 'store' <Predicate = (or_ln94_15)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_9 : Operation 387 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.16"   --->   Operation 387 'br' <Predicate = (or_ln94_15)> <Delay = 1.76>

State 10 <SV = 9> <Delay = 7.77>
ST_10 : Operation 388 [1/1] (0.00ns)   --->   "%zeros_added_2_15 = phi i32 [ %add_ln97_15, %16 ], [ %zeros_added_2_14, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.15 ]" [./layer.h:97]   --->   Operation 388 'phi' 'zeros_added_2_15' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 389 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_16)   --->   "%tmp_355 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_9, i32 8)" [./layer.h:91]   --->   Operation 389 'bitselect' 'tmp_355' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 390 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_16)   --->   "%tmp_356 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_9, i32 9)" [./layer.h:91]   --->   Operation 390 'bitselect' 'tmp_356' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 391 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_16)   --->   "%tmp_357 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_9, i32 11)" [./layer.h:91]   --->   Operation 391 'bitselect' 'tmp_357' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 392 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_16)   --->   "%trunc_ln1503_16 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_15, i32 1, i32 15)" [./layer.h:92]   --->   Operation 392 'partselect' 'trunc_ln1503_16' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 393 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_16)   --->   "%sext_ln1503_16 = sext i15 %trunc_ln1503_16 to i16" [./layer.h:92]   --->   Operation 393 'sext' 'sext_ln1503_16' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 394 [1/1] (0.00ns)   --->   "%tmp_358 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_15, i32 1)" [./layer.h:92]   --->   Operation 394 'bitselect' 'tmp_358' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 395 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_16)   --->   "%xor_ln68_96 = xor i1 %tmp_355, %tmp_354" [./layer.h:92]   --->   Operation 395 'xor' 'xor_ln68_96' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 396 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_16)   --->   "%xor_ln68_97 = xor i1 %tmp_356, %tmp_357" [./layer.h:92]   --->   Operation 396 'xor' 'xor_ln68_97' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_16)   --->   "%xor_ln68_16 = xor i1 %xor_ln68_97, %xor_ln68_96" [./layer.h:92]   --->   Operation 397 'xor' 'xor_ln68_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_16)   --->   "%shl_ln68_16 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_16, i15 0)" [./layer.h:92]   --->   Operation 398 'bitconcatenate' 'shl_ln68_16' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 399 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln68_16 = or i16 %shl_ln68_16, %sext_ln1503_16" [./layer.h:92]   --->   Operation 399 'or' 'or_ln68_16' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 400 [1/1] (2.47ns)   --->   "%icmp_ln94_62 = icmp sgt i32 %zeros_added_2_15, 24" [./layer.h:94]   --->   Operation 400 'icmp' 'icmp_ln94_62' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 401 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_16)   --->   "%xor_ln94_33 = xor i1 %tmp_358, true" [./layer.h:94]   --->   Operation 401 'xor' 'xor_ln94_33' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 402 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln94_16 = or i1 %icmp_ln94_62, %xor_ln94_33" [./layer.h:94]   --->   Operation 402 'or' 'or_ln94_16' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 403 [1/1] (0.00ns)   --->   "%matrix_16_addr = getelementptr [100 x i1]* %matrix_16, i64 0, i64 %zext_ln96" [./layer.h:101]   --->   Operation 403 'getelementptr' 'matrix_16_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 404 [1/1] (0.00ns)   --->   "br i1 %or_ln94_16, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.16, label %17" [./layer.h:94]   --->   Operation 404 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 405 [1/1] (2.30ns)   --->   "store i1 false, i1* %matrix_16_addr, align 1" [./layer.h:96]   --->   Operation 405 'store' <Predicate = (!or_ln94_16)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_10 : Operation 406 [1/1] (2.55ns)   --->   "%add_ln97_16 = add nsw i32 %zeros_added_2_15, 1" [./layer.h:97]   --->   Operation 406 'add' 'add_ln97_16' <Predicate = (!or_ln94_16)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 407 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.17" [./layer.h:98]   --->   Operation 407 'br' <Predicate = (!or_ln94_16)> <Delay = 1.76>
ST_10 : Operation 408 [1/1] (2.30ns)   --->   "store i1 true, i1* %matrix_16_addr, align 1" [./layer.h:101]   --->   Operation 408 'store' <Predicate = (or_ln94_16)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_10 : Operation 409 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.17"   --->   Operation 409 'br' <Predicate = (or_ln94_16)> <Delay = 1.76>
ST_10 : Operation 410 [1/1] (0.00ns)   --->   "%zeros_added_2_16 = phi i32 [ %add_ln97_16, %17 ], [ %zeros_added_2_15, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.16 ]" [./layer.h:97]   --->   Operation 410 'phi' 'zeros_added_2_16' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 411 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_17)   --->   "%tmp_359 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_10, i32 8)" [./layer.h:91]   --->   Operation 411 'bitselect' 'tmp_359' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 412 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_17)   --->   "%tmp_360 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_10, i32 9)" [./layer.h:91]   --->   Operation 412 'bitselect' 'tmp_360' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 413 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_17)   --->   "%tmp_361 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_10, i32 11)" [./layer.h:91]   --->   Operation 413 'bitselect' 'tmp_361' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 414 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_17)   --->   "%trunc_ln1503_17 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_16, i32 1, i32 15)" [./layer.h:92]   --->   Operation 414 'partselect' 'trunc_ln1503_17' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 415 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_17)   --->   "%sext_ln1503_17 = sext i15 %trunc_ln1503_17 to i16" [./layer.h:92]   --->   Operation 415 'sext' 'sext_ln1503_17' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 416 [1/1] (0.00ns)   --->   "%tmp_362 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_16, i32 1)" [./layer.h:92]   --->   Operation 416 'bitselect' 'tmp_362' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 417 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_17)   --->   "%xor_ln68_98 = xor i1 %tmp_359, %tmp_358" [./layer.h:92]   --->   Operation 417 'xor' 'xor_ln68_98' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 418 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_17)   --->   "%xor_ln68_99 = xor i1 %tmp_360, %tmp_361" [./layer.h:92]   --->   Operation 418 'xor' 'xor_ln68_99' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 419 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_17)   --->   "%xor_ln68_17 = xor i1 %xor_ln68_99, %xor_ln68_98" [./layer.h:92]   --->   Operation 419 'xor' 'xor_ln68_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 420 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_17)   --->   "%shl_ln68_17 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_17, i15 0)" [./layer.h:92]   --->   Operation 420 'bitconcatenate' 'shl_ln68_17' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 421 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln68_17 = or i16 %shl_ln68_17, %sext_ln1503_17" [./layer.h:92]   --->   Operation 421 'or' 'or_ln68_17' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 422 [1/1] (2.47ns)   --->   "%icmp_ln94_63 = icmp sgt i32 %zeros_added_2_16, 24" [./layer.h:94]   --->   Operation 422 'icmp' 'icmp_ln94_63' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 423 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_17)   --->   "%xor_ln94_35 = xor i1 %tmp_362, true" [./layer.h:94]   --->   Operation 423 'xor' 'xor_ln94_35' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 424 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln94_17 = or i1 %icmp_ln94_63, %xor_ln94_35" [./layer.h:94]   --->   Operation 424 'or' 'or_ln94_17' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 425 [1/1] (0.00ns)   --->   "%matrix_17_addr = getelementptr [100 x i1]* %matrix_17, i64 0, i64 %zext_ln96" [./layer.h:101]   --->   Operation 425 'getelementptr' 'matrix_17_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 426 [1/1] (0.00ns)   --->   "br i1 %or_ln94_17, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.17, label %18" [./layer.h:94]   --->   Operation 426 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 427 [1/1] (2.30ns)   --->   "store i1 false, i1* %matrix_17_addr, align 1" [./layer.h:96]   --->   Operation 427 'store' <Predicate = (!or_ln94_17)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_10 : Operation 428 [1/1] (2.55ns)   --->   "%add_ln97_17 = add nsw i32 %zeros_added_2_16, 1" [./layer.h:97]   --->   Operation 428 'add' 'add_ln97_17' <Predicate = (!or_ln94_17)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 429 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.18" [./layer.h:98]   --->   Operation 429 'br' <Predicate = (!or_ln94_17)> <Delay = 1.76>
ST_10 : Operation 430 [1/1] (2.30ns)   --->   "store i1 true, i1* %matrix_17_addr, align 1" [./layer.h:101]   --->   Operation 430 'store' <Predicate = (or_ln94_17)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_10 : Operation 431 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.18"   --->   Operation 431 'br' <Predicate = (or_ln94_17)> <Delay = 1.76>

State 11 <SV = 10> <Delay = 7.77>
ST_11 : Operation 432 [1/1] (0.00ns)   --->   "%zeros_added_2_17 = phi i32 [ %add_ln97_17, %18 ], [ %zeros_added_2_16, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.17 ]" [./layer.h:97]   --->   Operation 432 'phi' 'zeros_added_2_17' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 433 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_18)   --->   "%tmp_363 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_11, i32 8)" [./layer.h:91]   --->   Operation 433 'bitselect' 'tmp_363' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 434 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_18)   --->   "%tmp_364 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_11, i32 9)" [./layer.h:91]   --->   Operation 434 'bitselect' 'tmp_364' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 435 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_18)   --->   "%tmp_365 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_11, i32 11)" [./layer.h:91]   --->   Operation 435 'bitselect' 'tmp_365' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 436 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_18)   --->   "%trunc_ln1503_18 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_17, i32 1, i32 15)" [./layer.h:92]   --->   Operation 436 'partselect' 'trunc_ln1503_18' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 437 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_18)   --->   "%sext_ln1503_18 = sext i15 %trunc_ln1503_18 to i16" [./layer.h:92]   --->   Operation 437 'sext' 'sext_ln1503_18' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 438 [1/1] (0.00ns)   --->   "%tmp_366 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_17, i32 1)" [./layer.h:92]   --->   Operation 438 'bitselect' 'tmp_366' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 439 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_18)   --->   "%xor_ln68_100 = xor i1 %tmp_363, %tmp_362" [./layer.h:92]   --->   Operation 439 'xor' 'xor_ln68_100' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 440 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_18)   --->   "%xor_ln68_101 = xor i1 %tmp_364, %tmp_365" [./layer.h:92]   --->   Operation 440 'xor' 'xor_ln68_101' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 441 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_18)   --->   "%xor_ln68_18 = xor i1 %xor_ln68_101, %xor_ln68_100" [./layer.h:92]   --->   Operation 441 'xor' 'xor_ln68_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 442 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_18)   --->   "%shl_ln68_18 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_18, i15 0)" [./layer.h:92]   --->   Operation 442 'bitconcatenate' 'shl_ln68_18' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 443 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln68_18 = or i16 %shl_ln68_18, %sext_ln1503_18" [./layer.h:92]   --->   Operation 443 'or' 'or_ln68_18' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 444 [1/1] (2.47ns)   --->   "%icmp_ln94_64 = icmp sgt i32 %zeros_added_2_17, 24" [./layer.h:94]   --->   Operation 444 'icmp' 'icmp_ln94_64' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 445 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_18)   --->   "%xor_ln94_37 = xor i1 %tmp_366, true" [./layer.h:94]   --->   Operation 445 'xor' 'xor_ln94_37' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 446 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln94_18 = or i1 %icmp_ln94_64, %xor_ln94_37" [./layer.h:94]   --->   Operation 446 'or' 'or_ln94_18' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 447 [1/1] (0.00ns)   --->   "%matrix_18_addr = getelementptr [100 x i1]* %matrix_18, i64 0, i64 %zext_ln96" [./layer.h:101]   --->   Operation 447 'getelementptr' 'matrix_18_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 448 [1/1] (0.00ns)   --->   "br i1 %or_ln94_18, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.18, label %19" [./layer.h:94]   --->   Operation 448 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 449 [1/1] (2.30ns)   --->   "store i1 false, i1* %matrix_18_addr, align 1" [./layer.h:96]   --->   Operation 449 'store' <Predicate = (!or_ln94_18)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_11 : Operation 450 [1/1] (2.55ns)   --->   "%add_ln97_18 = add nsw i32 %zeros_added_2_17, 1" [./layer.h:97]   --->   Operation 450 'add' 'add_ln97_18' <Predicate = (!or_ln94_18)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 451 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.19" [./layer.h:98]   --->   Operation 451 'br' <Predicate = (!or_ln94_18)> <Delay = 1.76>
ST_11 : Operation 452 [1/1] (2.30ns)   --->   "store i1 true, i1* %matrix_18_addr, align 1" [./layer.h:101]   --->   Operation 452 'store' <Predicate = (or_ln94_18)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_11 : Operation 453 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.19"   --->   Operation 453 'br' <Predicate = (or_ln94_18)> <Delay = 1.76>
ST_11 : Operation 454 [1/1] (0.00ns)   --->   "%zeros_added_2_18 = phi i32 [ %add_ln97_18, %19 ], [ %zeros_added_2_17, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.18 ]" [./layer.h:97]   --->   Operation 454 'phi' 'zeros_added_2_18' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 455 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_19)   --->   "%tmp_367 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_12, i32 8)" [./layer.h:91]   --->   Operation 455 'bitselect' 'tmp_367' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 456 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_19)   --->   "%tmp_368 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_12, i32 9)" [./layer.h:91]   --->   Operation 456 'bitselect' 'tmp_368' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 457 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_19)   --->   "%tmp_369 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_12, i32 11)" [./layer.h:91]   --->   Operation 457 'bitselect' 'tmp_369' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 458 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_19)   --->   "%trunc_ln1503_19 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_18, i32 1, i32 15)" [./layer.h:92]   --->   Operation 458 'partselect' 'trunc_ln1503_19' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 459 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_19)   --->   "%sext_ln1503_19 = sext i15 %trunc_ln1503_19 to i16" [./layer.h:92]   --->   Operation 459 'sext' 'sext_ln1503_19' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 460 [1/1] (0.00ns)   --->   "%tmp_370 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_18, i32 1)" [./layer.h:92]   --->   Operation 460 'bitselect' 'tmp_370' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 461 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_19)   --->   "%xor_ln68_102 = xor i1 %tmp_367, %tmp_366" [./layer.h:92]   --->   Operation 461 'xor' 'xor_ln68_102' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 462 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_19)   --->   "%xor_ln68_103 = xor i1 %tmp_368, %tmp_369" [./layer.h:92]   --->   Operation 462 'xor' 'xor_ln68_103' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 463 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_19)   --->   "%xor_ln68_19 = xor i1 %xor_ln68_103, %xor_ln68_102" [./layer.h:92]   --->   Operation 463 'xor' 'xor_ln68_19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 464 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_19)   --->   "%shl_ln68_19 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_19, i15 0)" [./layer.h:92]   --->   Operation 464 'bitconcatenate' 'shl_ln68_19' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 465 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln68_19 = or i16 %shl_ln68_19, %sext_ln1503_19" [./layer.h:92]   --->   Operation 465 'or' 'or_ln68_19' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 466 [1/1] (2.47ns)   --->   "%icmp_ln94_65 = icmp sgt i32 %zeros_added_2_18, 24" [./layer.h:94]   --->   Operation 466 'icmp' 'icmp_ln94_65' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 467 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_19)   --->   "%xor_ln94_39 = xor i1 %tmp_370, true" [./layer.h:94]   --->   Operation 467 'xor' 'xor_ln94_39' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 468 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln94_19 = or i1 %icmp_ln94_65, %xor_ln94_39" [./layer.h:94]   --->   Operation 468 'or' 'or_ln94_19' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 469 [1/1] (0.00ns)   --->   "%matrix_19_addr = getelementptr [100 x i1]* %matrix_19, i64 0, i64 %zext_ln96" [./layer.h:101]   --->   Operation 469 'getelementptr' 'matrix_19_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 470 [1/1] (0.00ns)   --->   "br i1 %or_ln94_19, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.19, label %20" [./layer.h:94]   --->   Operation 470 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 471 [1/1] (2.30ns)   --->   "store i1 false, i1* %matrix_19_addr, align 1" [./layer.h:96]   --->   Operation 471 'store' <Predicate = (!or_ln94_19)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_11 : Operation 472 [1/1] (2.55ns)   --->   "%add_ln97_19 = add nsw i32 %zeros_added_2_18, 1" [./layer.h:97]   --->   Operation 472 'add' 'add_ln97_19' <Predicate = (!or_ln94_19)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 473 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.20" [./layer.h:98]   --->   Operation 473 'br' <Predicate = (!or_ln94_19)> <Delay = 1.76>
ST_11 : Operation 474 [1/1] (2.30ns)   --->   "store i1 true, i1* %matrix_19_addr, align 1" [./layer.h:101]   --->   Operation 474 'store' <Predicate = (or_ln94_19)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_11 : Operation 475 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.20"   --->   Operation 475 'br' <Predicate = (or_ln94_19)> <Delay = 1.76>

State 12 <SV = 11> <Delay = 7.77>
ST_12 : Operation 476 [1/1] (0.00ns)   --->   "%zeros_added_2_19 = phi i32 [ %add_ln97_19, %20 ], [ %zeros_added_2_18, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.19 ]" [./layer.h:97]   --->   Operation 476 'phi' 'zeros_added_2_19' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 477 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_20)   --->   "%tmp_371 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_13, i32 8)" [./layer.h:91]   --->   Operation 477 'bitselect' 'tmp_371' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 478 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_20)   --->   "%tmp_372 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_13, i32 9)" [./layer.h:91]   --->   Operation 478 'bitselect' 'tmp_372' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 479 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_20)   --->   "%tmp_373 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_13, i32 11)" [./layer.h:91]   --->   Operation 479 'bitselect' 'tmp_373' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 480 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_20)   --->   "%trunc_ln1503_20 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_19, i32 1, i32 15)" [./layer.h:92]   --->   Operation 480 'partselect' 'trunc_ln1503_20' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 481 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_20)   --->   "%sext_ln1503_20 = sext i15 %trunc_ln1503_20 to i16" [./layer.h:92]   --->   Operation 481 'sext' 'sext_ln1503_20' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 482 [1/1] (0.00ns)   --->   "%tmp_374 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_19, i32 1)" [./layer.h:92]   --->   Operation 482 'bitselect' 'tmp_374' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 483 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_20)   --->   "%xor_ln68_104 = xor i1 %tmp_371, %tmp_370" [./layer.h:92]   --->   Operation 483 'xor' 'xor_ln68_104' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 484 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_20)   --->   "%xor_ln68_105 = xor i1 %tmp_372, %tmp_373" [./layer.h:92]   --->   Operation 484 'xor' 'xor_ln68_105' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 485 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_20)   --->   "%xor_ln68_20 = xor i1 %xor_ln68_105, %xor_ln68_104" [./layer.h:92]   --->   Operation 485 'xor' 'xor_ln68_20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 486 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_20)   --->   "%shl_ln68_20 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_20, i15 0)" [./layer.h:92]   --->   Operation 486 'bitconcatenate' 'shl_ln68_20' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 487 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln68_20 = or i16 %shl_ln68_20, %sext_ln1503_20" [./layer.h:92]   --->   Operation 487 'or' 'or_ln68_20' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 488 [1/1] (2.47ns)   --->   "%icmp_ln94_66 = icmp sgt i32 %zeros_added_2_19, 24" [./layer.h:94]   --->   Operation 488 'icmp' 'icmp_ln94_66' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 489 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_20)   --->   "%xor_ln94_41 = xor i1 %tmp_374, true" [./layer.h:94]   --->   Operation 489 'xor' 'xor_ln94_41' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 490 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln94_20 = or i1 %icmp_ln94_66, %xor_ln94_41" [./layer.h:94]   --->   Operation 490 'or' 'or_ln94_20' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 491 [1/1] (0.00ns)   --->   "%matrix_20_addr = getelementptr [100 x i1]* %matrix_20, i64 0, i64 %zext_ln96" [./layer.h:101]   --->   Operation 491 'getelementptr' 'matrix_20_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 492 [1/1] (0.00ns)   --->   "br i1 %or_ln94_20, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.20, label %21" [./layer.h:94]   --->   Operation 492 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 493 [1/1] (2.30ns)   --->   "store i1 false, i1* %matrix_20_addr, align 1" [./layer.h:96]   --->   Operation 493 'store' <Predicate = (!or_ln94_20)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_12 : Operation 494 [1/1] (2.55ns)   --->   "%add_ln97_20 = add nsw i32 %zeros_added_2_19, 1" [./layer.h:97]   --->   Operation 494 'add' 'add_ln97_20' <Predicate = (!or_ln94_20)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 495 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.21" [./layer.h:98]   --->   Operation 495 'br' <Predicate = (!or_ln94_20)> <Delay = 1.76>
ST_12 : Operation 496 [1/1] (2.30ns)   --->   "store i1 true, i1* %matrix_20_addr, align 1" [./layer.h:101]   --->   Operation 496 'store' <Predicate = (or_ln94_20)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_12 : Operation 497 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.21"   --->   Operation 497 'br' <Predicate = (or_ln94_20)> <Delay = 1.76>
ST_12 : Operation 498 [1/1] (0.00ns)   --->   "%zeros_added_2_20 = phi i32 [ %add_ln97_20, %21 ], [ %zeros_added_2_19, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.20 ]" [./layer.h:97]   --->   Operation 498 'phi' 'zeros_added_2_20' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 499 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_21)   --->   "%tmp_375 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_14, i32 8)" [./layer.h:91]   --->   Operation 499 'bitselect' 'tmp_375' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 500 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_21)   --->   "%tmp_376 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_14, i32 9)" [./layer.h:91]   --->   Operation 500 'bitselect' 'tmp_376' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 501 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_21)   --->   "%tmp_377 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_14, i32 11)" [./layer.h:91]   --->   Operation 501 'bitselect' 'tmp_377' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 502 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_21)   --->   "%trunc_ln1503_21 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_20, i32 1, i32 15)" [./layer.h:92]   --->   Operation 502 'partselect' 'trunc_ln1503_21' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 503 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_21)   --->   "%sext_ln1503_21 = sext i15 %trunc_ln1503_21 to i16" [./layer.h:92]   --->   Operation 503 'sext' 'sext_ln1503_21' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 504 [1/1] (0.00ns)   --->   "%tmp_378 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_20, i32 1)" [./layer.h:92]   --->   Operation 504 'bitselect' 'tmp_378' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 505 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_21)   --->   "%xor_ln68_106 = xor i1 %tmp_375, %tmp_374" [./layer.h:92]   --->   Operation 505 'xor' 'xor_ln68_106' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 506 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_21)   --->   "%xor_ln68_107 = xor i1 %tmp_376, %tmp_377" [./layer.h:92]   --->   Operation 506 'xor' 'xor_ln68_107' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 507 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_21)   --->   "%xor_ln68_21 = xor i1 %xor_ln68_107, %xor_ln68_106" [./layer.h:92]   --->   Operation 507 'xor' 'xor_ln68_21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 508 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_21)   --->   "%shl_ln68_21 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_21, i15 0)" [./layer.h:92]   --->   Operation 508 'bitconcatenate' 'shl_ln68_21' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 509 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln68_21 = or i16 %shl_ln68_21, %sext_ln1503_21" [./layer.h:92]   --->   Operation 509 'or' 'or_ln68_21' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 510 [1/1] (2.47ns)   --->   "%icmp_ln94_67 = icmp sgt i32 %zeros_added_2_20, 24" [./layer.h:94]   --->   Operation 510 'icmp' 'icmp_ln94_67' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 511 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_21)   --->   "%xor_ln94_43 = xor i1 %tmp_378, true" [./layer.h:94]   --->   Operation 511 'xor' 'xor_ln94_43' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 512 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln94_21 = or i1 %icmp_ln94_67, %xor_ln94_43" [./layer.h:94]   --->   Operation 512 'or' 'or_ln94_21' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 513 [1/1] (0.00ns)   --->   "%matrix_21_addr = getelementptr [100 x i1]* %matrix_21, i64 0, i64 %zext_ln96" [./layer.h:101]   --->   Operation 513 'getelementptr' 'matrix_21_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 514 [1/1] (0.00ns)   --->   "br i1 %or_ln94_21, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.21, label %22" [./layer.h:94]   --->   Operation 514 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 515 [1/1] (2.30ns)   --->   "store i1 false, i1* %matrix_21_addr, align 1" [./layer.h:96]   --->   Operation 515 'store' <Predicate = (!or_ln94_21)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_12 : Operation 516 [1/1] (2.55ns)   --->   "%add_ln97_21 = add nsw i32 %zeros_added_2_20, 1" [./layer.h:97]   --->   Operation 516 'add' 'add_ln97_21' <Predicate = (!or_ln94_21)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 517 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.22" [./layer.h:98]   --->   Operation 517 'br' <Predicate = (!or_ln94_21)> <Delay = 1.76>
ST_12 : Operation 518 [1/1] (2.30ns)   --->   "store i1 true, i1* %matrix_21_addr, align 1" [./layer.h:101]   --->   Operation 518 'store' <Predicate = (or_ln94_21)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_12 : Operation 519 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.22"   --->   Operation 519 'br' <Predicate = (or_ln94_21)> <Delay = 1.76>

State 13 <SV = 12> <Delay = 7.77>
ST_13 : Operation 520 [1/1] (0.00ns)   --->   "%zeros_added_2_21 = phi i32 [ %add_ln97_21, %22 ], [ %zeros_added_2_20, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.21 ]" [./layer.h:97]   --->   Operation 520 'phi' 'zeros_added_2_21' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 521 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_22)   --->   "%tmp_379 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_15, i32 8)" [./layer.h:91]   --->   Operation 521 'bitselect' 'tmp_379' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 522 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_22)   --->   "%tmp_380 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_15, i32 9)" [./layer.h:91]   --->   Operation 522 'bitselect' 'tmp_380' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 523 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_22)   --->   "%tmp_381 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_15, i32 11)" [./layer.h:91]   --->   Operation 523 'bitselect' 'tmp_381' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 524 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_22)   --->   "%trunc_ln1503_22 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_21, i32 1, i32 15)" [./layer.h:92]   --->   Operation 524 'partselect' 'trunc_ln1503_22' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 525 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_22)   --->   "%sext_ln1503_22 = sext i15 %trunc_ln1503_22 to i16" [./layer.h:92]   --->   Operation 525 'sext' 'sext_ln1503_22' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 526 [1/1] (0.00ns)   --->   "%tmp_382 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_21, i32 1)" [./layer.h:92]   --->   Operation 526 'bitselect' 'tmp_382' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 527 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_22)   --->   "%xor_ln68_108 = xor i1 %tmp_379, %tmp_378" [./layer.h:92]   --->   Operation 527 'xor' 'xor_ln68_108' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 528 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_22)   --->   "%xor_ln68_109 = xor i1 %tmp_380, %tmp_381" [./layer.h:92]   --->   Operation 528 'xor' 'xor_ln68_109' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 529 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_22)   --->   "%xor_ln68_22 = xor i1 %xor_ln68_109, %xor_ln68_108" [./layer.h:92]   --->   Operation 529 'xor' 'xor_ln68_22' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 530 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_22)   --->   "%shl_ln68_22 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_22, i15 0)" [./layer.h:92]   --->   Operation 530 'bitconcatenate' 'shl_ln68_22' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 531 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln68_22 = or i16 %shl_ln68_22, %sext_ln1503_22" [./layer.h:92]   --->   Operation 531 'or' 'or_ln68_22' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 532 [1/1] (2.47ns)   --->   "%icmp_ln94_68 = icmp sgt i32 %zeros_added_2_21, 24" [./layer.h:94]   --->   Operation 532 'icmp' 'icmp_ln94_68' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 533 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_22)   --->   "%xor_ln94_45 = xor i1 %tmp_382, true" [./layer.h:94]   --->   Operation 533 'xor' 'xor_ln94_45' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 534 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln94_22 = or i1 %icmp_ln94_68, %xor_ln94_45" [./layer.h:94]   --->   Operation 534 'or' 'or_ln94_22' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 535 [1/1] (0.00ns)   --->   "%matrix_22_addr = getelementptr [100 x i1]* %matrix_22, i64 0, i64 %zext_ln96" [./layer.h:101]   --->   Operation 535 'getelementptr' 'matrix_22_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 536 [1/1] (0.00ns)   --->   "br i1 %or_ln94_22, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.22, label %23" [./layer.h:94]   --->   Operation 536 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 537 [1/1] (2.30ns)   --->   "store i1 false, i1* %matrix_22_addr, align 1" [./layer.h:96]   --->   Operation 537 'store' <Predicate = (!or_ln94_22)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_13 : Operation 538 [1/1] (2.55ns)   --->   "%add_ln97_22 = add nsw i32 %zeros_added_2_21, 1" [./layer.h:97]   --->   Operation 538 'add' 'add_ln97_22' <Predicate = (!or_ln94_22)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 539 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.23" [./layer.h:98]   --->   Operation 539 'br' <Predicate = (!or_ln94_22)> <Delay = 1.76>
ST_13 : Operation 540 [1/1] (2.30ns)   --->   "store i1 true, i1* %matrix_22_addr, align 1" [./layer.h:101]   --->   Operation 540 'store' <Predicate = (or_ln94_22)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_13 : Operation 541 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.23"   --->   Operation 541 'br' <Predicate = (or_ln94_22)> <Delay = 1.76>
ST_13 : Operation 542 [1/1] (0.00ns)   --->   "%zeros_added_2_22 = phi i32 [ %add_ln97_22, %23 ], [ %zeros_added_2_21, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.22 ]" [./layer.h:97]   --->   Operation 542 'phi' 'zeros_added_2_22' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 543 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_23)   --->   "%tmp_383 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_16, i32 8)" [./layer.h:91]   --->   Operation 543 'bitselect' 'tmp_383' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 544 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_23)   --->   "%tmp_384 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_16, i32 9)" [./layer.h:91]   --->   Operation 544 'bitselect' 'tmp_384' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 545 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_23)   --->   "%tmp_385 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_16, i32 11)" [./layer.h:91]   --->   Operation 545 'bitselect' 'tmp_385' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 546 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_23)   --->   "%trunc_ln1503_23 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_22, i32 1, i32 15)" [./layer.h:92]   --->   Operation 546 'partselect' 'trunc_ln1503_23' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 547 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_23)   --->   "%sext_ln1503_23 = sext i15 %trunc_ln1503_23 to i16" [./layer.h:92]   --->   Operation 547 'sext' 'sext_ln1503_23' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 548 [1/1] (0.00ns)   --->   "%tmp_386 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_22, i32 1)" [./layer.h:92]   --->   Operation 548 'bitselect' 'tmp_386' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 549 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_23)   --->   "%xor_ln68_110 = xor i1 %tmp_383, %tmp_382" [./layer.h:92]   --->   Operation 549 'xor' 'xor_ln68_110' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 550 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_23)   --->   "%xor_ln68_111 = xor i1 %tmp_384, %tmp_385" [./layer.h:92]   --->   Operation 550 'xor' 'xor_ln68_111' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 551 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_23)   --->   "%xor_ln68_23 = xor i1 %xor_ln68_111, %xor_ln68_110" [./layer.h:92]   --->   Operation 551 'xor' 'xor_ln68_23' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 552 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_23)   --->   "%shl_ln68_23 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_23, i15 0)" [./layer.h:92]   --->   Operation 552 'bitconcatenate' 'shl_ln68_23' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 553 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln68_23 = or i16 %shl_ln68_23, %sext_ln1503_23" [./layer.h:92]   --->   Operation 553 'or' 'or_ln68_23' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 554 [1/1] (2.47ns)   --->   "%icmp_ln94_69 = icmp sgt i32 %zeros_added_2_22, 24" [./layer.h:94]   --->   Operation 554 'icmp' 'icmp_ln94_69' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 555 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_23)   --->   "%xor_ln94 = xor i1 %tmp_386, true" [./layer.h:94]   --->   Operation 555 'xor' 'xor_ln94' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 556 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln94_23 = or i1 %icmp_ln94_69, %xor_ln94" [./layer.h:94]   --->   Operation 556 'or' 'or_ln94_23' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 557 [1/1] (0.00ns)   --->   "%matrix_23_addr = getelementptr [100 x i1]* %matrix_23, i64 0, i64 %zext_ln96" [./layer.h:101]   --->   Operation 557 'getelementptr' 'matrix_23_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 558 [1/1] (0.00ns)   --->   "br i1 %or_ln94_23, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.23, label %24" [./layer.h:94]   --->   Operation 558 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 559 [1/1] (2.30ns)   --->   "store i1 false, i1* %matrix_23_addr, align 1" [./layer.h:96]   --->   Operation 559 'store' <Predicate = (!or_ln94_23)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_13 : Operation 560 [1/1] (2.55ns)   --->   "%add_ln97_23 = add nsw i32 %zeros_added_2_22, 1" [./layer.h:97]   --->   Operation 560 'add' 'add_ln97_23' <Predicate = (!or_ln94_23)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 561 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.24" [./layer.h:98]   --->   Operation 561 'br' <Predicate = (!or_ln94_23)> <Delay = 1.76>
ST_13 : Operation 562 [1/1] (2.30ns)   --->   "store i1 true, i1* %matrix_23_addr, align 1" [./layer.h:101]   --->   Operation 562 'store' <Predicate = (or_ln94_23)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_13 : Operation 563 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.24"   --->   Operation 563 'br' <Predicate = (or_ln94_23)> <Delay = 1.76>

State 14 <SV = 13> <Delay = 7.77>
ST_14 : Operation 564 [1/1] (0.00ns)   --->   "%zeros_added_2_23 = phi i32 [ %add_ln97_23, %24 ], [ %zeros_added_2_22, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.23 ]" [./layer.h:97]   --->   Operation 564 'phi' 'zeros_added_2_23' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 565 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_24)   --->   "%tmp_387 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_17, i32 8)" [./layer.h:91]   --->   Operation 565 'bitselect' 'tmp_387' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 566 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_24)   --->   "%tmp_388 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_17, i32 9)" [./layer.h:91]   --->   Operation 566 'bitselect' 'tmp_388' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 567 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_24)   --->   "%tmp_389 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_17, i32 11)" [./layer.h:91]   --->   Operation 567 'bitselect' 'tmp_389' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 568 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_24)   --->   "%trunc_ln1503_24 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_23, i32 1, i32 15)" [./layer.h:92]   --->   Operation 568 'partselect' 'trunc_ln1503_24' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 569 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_24)   --->   "%sext_ln1503_24 = sext i15 %trunc_ln1503_24 to i16" [./layer.h:92]   --->   Operation 569 'sext' 'sext_ln1503_24' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 570 [1/1] (0.00ns)   --->   "%tmp_390 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_23, i32 1)" [./layer.h:92]   --->   Operation 570 'bitselect' 'tmp_390' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 571 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_24)   --->   "%xor_ln68_112 = xor i1 %tmp_387, %tmp_386" [./layer.h:92]   --->   Operation 571 'xor' 'xor_ln68_112' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 572 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_24)   --->   "%xor_ln68_113 = xor i1 %tmp_388, %tmp_389" [./layer.h:92]   --->   Operation 572 'xor' 'xor_ln68_113' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 573 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_24)   --->   "%xor_ln68_24 = xor i1 %xor_ln68_113, %xor_ln68_112" [./layer.h:92]   --->   Operation 573 'xor' 'xor_ln68_24' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 574 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_24)   --->   "%shl_ln68_24 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_24, i15 0)" [./layer.h:92]   --->   Operation 574 'bitconcatenate' 'shl_ln68_24' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 575 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln68_24 = or i16 %shl_ln68_24, %sext_ln1503_24" [./layer.h:92]   --->   Operation 575 'or' 'or_ln68_24' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 576 [1/1] (2.47ns)   --->   "%icmp_ln94_70 = icmp sgt i32 %zeros_added_2_23, 24" [./layer.h:94]   --->   Operation 576 'icmp' 'icmp_ln94_70' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 577 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_24)   --->   "%xor_ln94_47 = xor i1 %tmp_390, true" [./layer.h:94]   --->   Operation 577 'xor' 'xor_ln94_47' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 578 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln94_24 = or i1 %icmp_ln94_70, %xor_ln94_47" [./layer.h:94]   --->   Operation 578 'or' 'or_ln94_24' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 579 [1/1] (0.00ns)   --->   "%matrix_24_addr = getelementptr [100 x i1]* %matrix_24, i64 0, i64 %zext_ln96" [./layer.h:101]   --->   Operation 579 'getelementptr' 'matrix_24_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 580 [1/1] (0.00ns)   --->   "br i1 %or_ln94_24, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.24, label %25" [./layer.h:94]   --->   Operation 580 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 581 [1/1] (2.30ns)   --->   "store i1 false, i1* %matrix_24_addr, align 1" [./layer.h:96]   --->   Operation 581 'store' <Predicate = (!or_ln94_24)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_14 : Operation 582 [1/1] (2.55ns)   --->   "%add_ln97_24 = add nsw i32 %zeros_added_2_23, 1" [./layer.h:97]   --->   Operation 582 'add' 'add_ln97_24' <Predicate = (!or_ln94_24)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 583 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.25" [./layer.h:98]   --->   Operation 583 'br' <Predicate = (!or_ln94_24)> <Delay = 1.76>
ST_14 : Operation 584 [1/1] (2.30ns)   --->   "store i1 true, i1* %matrix_24_addr, align 1" [./layer.h:101]   --->   Operation 584 'store' <Predicate = (or_ln94_24)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_14 : Operation 585 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.25"   --->   Operation 585 'br' <Predicate = (or_ln94_24)> <Delay = 1.76>
ST_14 : Operation 586 [1/1] (0.00ns)   --->   "%zeros_added_2_24 = phi i32 [ %add_ln97_24, %25 ], [ %zeros_added_2_23, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.24 ]" [./layer.h:97]   --->   Operation 586 'phi' 'zeros_added_2_24' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 587 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_25)   --->   "%tmp_391 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_18, i32 8)" [./layer.h:91]   --->   Operation 587 'bitselect' 'tmp_391' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 588 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_25)   --->   "%tmp_392 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_18, i32 9)" [./layer.h:91]   --->   Operation 588 'bitselect' 'tmp_392' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 589 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_25)   --->   "%tmp_393 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_18, i32 11)" [./layer.h:91]   --->   Operation 589 'bitselect' 'tmp_393' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 590 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_25)   --->   "%trunc_ln1503_25 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_24, i32 1, i32 15)" [./layer.h:92]   --->   Operation 590 'partselect' 'trunc_ln1503_25' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 591 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_25)   --->   "%sext_ln1503_25 = sext i15 %trunc_ln1503_25 to i16" [./layer.h:92]   --->   Operation 591 'sext' 'sext_ln1503_25' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 592 [1/1] (0.00ns)   --->   "%tmp_394 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_24, i32 1)" [./layer.h:92]   --->   Operation 592 'bitselect' 'tmp_394' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 593 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_25)   --->   "%xor_ln68_114 = xor i1 %tmp_391, %tmp_390" [./layer.h:92]   --->   Operation 593 'xor' 'xor_ln68_114' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 594 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_25)   --->   "%xor_ln68_115 = xor i1 %tmp_392, %tmp_393" [./layer.h:92]   --->   Operation 594 'xor' 'xor_ln68_115' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 595 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_25)   --->   "%xor_ln68_25 = xor i1 %xor_ln68_115, %xor_ln68_114" [./layer.h:92]   --->   Operation 595 'xor' 'xor_ln68_25' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 596 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_25)   --->   "%shl_ln68_25 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_25, i15 0)" [./layer.h:92]   --->   Operation 596 'bitconcatenate' 'shl_ln68_25' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 597 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln68_25 = or i16 %shl_ln68_25, %sext_ln1503_25" [./layer.h:92]   --->   Operation 597 'or' 'or_ln68_25' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 598 [1/1] (2.47ns)   --->   "%icmp_ln94_71 = icmp sgt i32 %zeros_added_2_24, 24" [./layer.h:94]   --->   Operation 598 'icmp' 'icmp_ln94_71' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 599 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_25)   --->   "%xor_ln94_48 = xor i1 %tmp_394, true" [./layer.h:94]   --->   Operation 599 'xor' 'xor_ln94_48' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 600 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln94_25 = or i1 %icmp_ln94_71, %xor_ln94_48" [./layer.h:94]   --->   Operation 600 'or' 'or_ln94_25' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 601 [1/1] (0.00ns)   --->   "%matrix_25_addr = getelementptr [100 x i1]* %matrix_25, i64 0, i64 %zext_ln96" [./layer.h:101]   --->   Operation 601 'getelementptr' 'matrix_25_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 602 [1/1] (0.00ns)   --->   "br i1 %or_ln94_25, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.25, label %26" [./layer.h:94]   --->   Operation 602 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 603 [1/1] (2.30ns)   --->   "store i1 false, i1* %matrix_25_addr, align 1" [./layer.h:96]   --->   Operation 603 'store' <Predicate = (!or_ln94_25)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_14 : Operation 604 [1/1] (2.55ns)   --->   "%add_ln97_25 = add nsw i32 %zeros_added_2_24, 1" [./layer.h:97]   --->   Operation 604 'add' 'add_ln97_25' <Predicate = (!or_ln94_25)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 605 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.26" [./layer.h:98]   --->   Operation 605 'br' <Predicate = (!or_ln94_25)> <Delay = 1.76>
ST_14 : Operation 606 [1/1] (2.30ns)   --->   "store i1 true, i1* %matrix_25_addr, align 1" [./layer.h:101]   --->   Operation 606 'store' <Predicate = (or_ln94_25)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_14 : Operation 607 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.26"   --->   Operation 607 'br' <Predicate = (or_ln94_25)> <Delay = 1.76>

State 15 <SV = 14> <Delay = 7.77>
ST_15 : Operation 608 [1/1] (0.00ns)   --->   "%zeros_added_2_25 = phi i32 [ %add_ln97_25, %26 ], [ %zeros_added_2_24, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.25 ]" [./layer.h:97]   --->   Operation 608 'phi' 'zeros_added_2_25' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 609 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_26)   --->   "%tmp_395 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_19, i32 8)" [./layer.h:91]   --->   Operation 609 'bitselect' 'tmp_395' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 610 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_26)   --->   "%tmp_396 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_19, i32 9)" [./layer.h:91]   --->   Operation 610 'bitselect' 'tmp_396' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 611 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_26)   --->   "%tmp_397 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_19, i32 11)" [./layer.h:91]   --->   Operation 611 'bitselect' 'tmp_397' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 612 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_26)   --->   "%trunc_ln1503_26 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_25, i32 1, i32 15)" [./layer.h:92]   --->   Operation 612 'partselect' 'trunc_ln1503_26' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 613 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_26)   --->   "%sext_ln1503_26 = sext i15 %trunc_ln1503_26 to i16" [./layer.h:92]   --->   Operation 613 'sext' 'sext_ln1503_26' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 614 [1/1] (0.00ns)   --->   "%tmp_398 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_25, i32 1)" [./layer.h:92]   --->   Operation 614 'bitselect' 'tmp_398' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 615 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_26)   --->   "%xor_ln68_116 = xor i1 %tmp_395, %tmp_394" [./layer.h:92]   --->   Operation 615 'xor' 'xor_ln68_116' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 616 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_26)   --->   "%xor_ln68_117 = xor i1 %tmp_396, %tmp_397" [./layer.h:92]   --->   Operation 616 'xor' 'xor_ln68_117' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 617 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_26)   --->   "%xor_ln68_26 = xor i1 %xor_ln68_117, %xor_ln68_116" [./layer.h:92]   --->   Operation 617 'xor' 'xor_ln68_26' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 618 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_26)   --->   "%shl_ln68_26 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_26, i15 0)" [./layer.h:92]   --->   Operation 618 'bitconcatenate' 'shl_ln68_26' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 619 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln68_26 = or i16 %shl_ln68_26, %sext_ln1503_26" [./layer.h:92]   --->   Operation 619 'or' 'or_ln68_26' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 620 [1/1] (2.47ns)   --->   "%icmp_ln94_72 = icmp sgt i32 %zeros_added_2_25, 24" [./layer.h:94]   --->   Operation 620 'icmp' 'icmp_ln94_72' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 621 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_26)   --->   "%xor_ln94_49 = xor i1 %tmp_398, true" [./layer.h:94]   --->   Operation 621 'xor' 'xor_ln94_49' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 622 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln94_26 = or i1 %icmp_ln94_72, %xor_ln94_49" [./layer.h:94]   --->   Operation 622 'or' 'or_ln94_26' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 623 [1/1] (0.00ns)   --->   "%matrix_26_addr = getelementptr [100 x i1]* %matrix_26, i64 0, i64 %zext_ln96" [./layer.h:101]   --->   Operation 623 'getelementptr' 'matrix_26_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 624 [1/1] (0.00ns)   --->   "br i1 %or_ln94_26, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.26, label %27" [./layer.h:94]   --->   Operation 624 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 625 [1/1] (2.30ns)   --->   "store i1 false, i1* %matrix_26_addr, align 1" [./layer.h:96]   --->   Operation 625 'store' <Predicate = (!or_ln94_26)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_15 : Operation 626 [1/1] (2.55ns)   --->   "%add_ln97_26 = add nsw i32 %zeros_added_2_25, 1" [./layer.h:97]   --->   Operation 626 'add' 'add_ln97_26' <Predicate = (!or_ln94_26)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 627 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.27" [./layer.h:98]   --->   Operation 627 'br' <Predicate = (!or_ln94_26)> <Delay = 1.76>
ST_15 : Operation 628 [1/1] (2.30ns)   --->   "store i1 true, i1* %matrix_26_addr, align 1" [./layer.h:101]   --->   Operation 628 'store' <Predicate = (or_ln94_26)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_15 : Operation 629 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.27"   --->   Operation 629 'br' <Predicate = (or_ln94_26)> <Delay = 1.76>
ST_15 : Operation 630 [1/1] (0.00ns)   --->   "%zeros_added_2_26 = phi i32 [ %add_ln97_26, %27 ], [ %zeros_added_2_25, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.26 ]" [./layer.h:97]   --->   Operation 630 'phi' 'zeros_added_2_26' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 631 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_27)   --->   "%tmp_399 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_20, i32 8)" [./layer.h:91]   --->   Operation 631 'bitselect' 'tmp_399' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 632 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_27)   --->   "%tmp_400 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_20, i32 9)" [./layer.h:91]   --->   Operation 632 'bitselect' 'tmp_400' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 633 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_27)   --->   "%tmp_401 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_20, i32 11)" [./layer.h:91]   --->   Operation 633 'bitselect' 'tmp_401' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 634 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_27)   --->   "%trunc_ln1503_27 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_26, i32 1, i32 15)" [./layer.h:92]   --->   Operation 634 'partselect' 'trunc_ln1503_27' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 635 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_27)   --->   "%sext_ln1503_27 = sext i15 %trunc_ln1503_27 to i16" [./layer.h:92]   --->   Operation 635 'sext' 'sext_ln1503_27' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 636 [1/1] (0.00ns)   --->   "%tmp_402 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_26, i32 1)" [./layer.h:92]   --->   Operation 636 'bitselect' 'tmp_402' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 637 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_27)   --->   "%xor_ln68_118 = xor i1 %tmp_399, %tmp_398" [./layer.h:92]   --->   Operation 637 'xor' 'xor_ln68_118' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 638 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_27)   --->   "%xor_ln68_119 = xor i1 %tmp_400, %tmp_401" [./layer.h:92]   --->   Operation 638 'xor' 'xor_ln68_119' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 639 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_27)   --->   "%xor_ln68_27 = xor i1 %xor_ln68_119, %xor_ln68_118" [./layer.h:92]   --->   Operation 639 'xor' 'xor_ln68_27' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 640 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_27)   --->   "%shl_ln68_27 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_27, i15 0)" [./layer.h:92]   --->   Operation 640 'bitconcatenate' 'shl_ln68_27' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 641 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln68_27 = or i16 %shl_ln68_27, %sext_ln1503_27" [./layer.h:92]   --->   Operation 641 'or' 'or_ln68_27' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 642 [1/1] (2.47ns)   --->   "%icmp_ln94_73 = icmp sgt i32 %zeros_added_2_26, 24" [./layer.h:94]   --->   Operation 642 'icmp' 'icmp_ln94_73' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 643 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_27)   --->   "%xor_ln94_50 = xor i1 %tmp_402, true" [./layer.h:94]   --->   Operation 643 'xor' 'xor_ln94_50' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 644 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln94_27 = or i1 %icmp_ln94_73, %xor_ln94_50" [./layer.h:94]   --->   Operation 644 'or' 'or_ln94_27' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 645 [1/1] (0.00ns)   --->   "%matrix_27_addr = getelementptr [100 x i1]* %matrix_27, i64 0, i64 %zext_ln96" [./layer.h:101]   --->   Operation 645 'getelementptr' 'matrix_27_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 646 [1/1] (0.00ns)   --->   "br i1 %or_ln94_27, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.27, label %28" [./layer.h:94]   --->   Operation 646 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 647 [1/1] (2.30ns)   --->   "store i1 false, i1* %matrix_27_addr, align 1" [./layer.h:96]   --->   Operation 647 'store' <Predicate = (!or_ln94_27)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_15 : Operation 648 [1/1] (2.55ns)   --->   "%add_ln97_27 = add nsw i32 %zeros_added_2_26, 1" [./layer.h:97]   --->   Operation 648 'add' 'add_ln97_27' <Predicate = (!or_ln94_27)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 649 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.28" [./layer.h:98]   --->   Operation 649 'br' <Predicate = (!or_ln94_27)> <Delay = 1.76>
ST_15 : Operation 650 [1/1] (2.30ns)   --->   "store i1 true, i1* %matrix_27_addr, align 1" [./layer.h:101]   --->   Operation 650 'store' <Predicate = (or_ln94_27)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_15 : Operation 651 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.28"   --->   Operation 651 'br' <Predicate = (or_ln94_27)> <Delay = 1.76>

State 16 <SV = 15> <Delay = 7.77>
ST_16 : Operation 652 [1/1] (0.00ns)   --->   "%zeros_added_2_27 = phi i32 [ %add_ln97_27, %28 ], [ %zeros_added_2_26, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.27 ]" [./layer.h:97]   --->   Operation 652 'phi' 'zeros_added_2_27' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 653 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_28)   --->   "%tmp_403 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_21, i32 8)" [./layer.h:91]   --->   Operation 653 'bitselect' 'tmp_403' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 654 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_28)   --->   "%tmp_404 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_21, i32 9)" [./layer.h:91]   --->   Operation 654 'bitselect' 'tmp_404' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 655 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_28)   --->   "%tmp_405 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_21, i32 11)" [./layer.h:91]   --->   Operation 655 'bitselect' 'tmp_405' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 656 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_28)   --->   "%trunc_ln1503_28 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_27, i32 1, i32 15)" [./layer.h:92]   --->   Operation 656 'partselect' 'trunc_ln1503_28' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 657 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_28)   --->   "%sext_ln1503_28 = sext i15 %trunc_ln1503_28 to i16" [./layer.h:92]   --->   Operation 657 'sext' 'sext_ln1503_28' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 658 [1/1] (0.00ns)   --->   "%tmp_406 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_27, i32 1)" [./layer.h:92]   --->   Operation 658 'bitselect' 'tmp_406' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 659 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_28)   --->   "%xor_ln68_120 = xor i1 %tmp_403, %tmp_402" [./layer.h:92]   --->   Operation 659 'xor' 'xor_ln68_120' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 660 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_28)   --->   "%xor_ln68_121 = xor i1 %tmp_404, %tmp_405" [./layer.h:92]   --->   Operation 660 'xor' 'xor_ln68_121' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 661 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_28)   --->   "%xor_ln68_28 = xor i1 %xor_ln68_121, %xor_ln68_120" [./layer.h:92]   --->   Operation 661 'xor' 'xor_ln68_28' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 662 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_28)   --->   "%shl_ln68_28 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_28, i15 0)" [./layer.h:92]   --->   Operation 662 'bitconcatenate' 'shl_ln68_28' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 663 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln68_28 = or i16 %shl_ln68_28, %sext_ln1503_28" [./layer.h:92]   --->   Operation 663 'or' 'or_ln68_28' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 664 [1/1] (2.47ns)   --->   "%icmp_ln94_74 = icmp sgt i32 %zeros_added_2_27, 24" [./layer.h:94]   --->   Operation 664 'icmp' 'icmp_ln94_74' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 665 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_28)   --->   "%xor_ln94_51 = xor i1 %tmp_406, true" [./layer.h:94]   --->   Operation 665 'xor' 'xor_ln94_51' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 666 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln94_28 = or i1 %icmp_ln94_74, %xor_ln94_51" [./layer.h:94]   --->   Operation 666 'or' 'or_ln94_28' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 667 [1/1] (0.00ns)   --->   "%matrix_28_addr = getelementptr [100 x i1]* %matrix_28, i64 0, i64 %zext_ln96" [./layer.h:101]   --->   Operation 667 'getelementptr' 'matrix_28_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 668 [1/1] (0.00ns)   --->   "br i1 %or_ln94_28, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.28, label %29" [./layer.h:94]   --->   Operation 668 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 669 [1/1] (2.30ns)   --->   "store i1 false, i1* %matrix_28_addr, align 1" [./layer.h:96]   --->   Operation 669 'store' <Predicate = (!or_ln94_28)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_16 : Operation 670 [1/1] (2.55ns)   --->   "%add_ln97_28 = add nsw i32 %zeros_added_2_27, 1" [./layer.h:97]   --->   Operation 670 'add' 'add_ln97_28' <Predicate = (!or_ln94_28)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 671 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.29" [./layer.h:98]   --->   Operation 671 'br' <Predicate = (!or_ln94_28)> <Delay = 1.76>
ST_16 : Operation 672 [1/1] (2.30ns)   --->   "store i1 true, i1* %matrix_28_addr, align 1" [./layer.h:101]   --->   Operation 672 'store' <Predicate = (or_ln94_28)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_16 : Operation 673 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.29"   --->   Operation 673 'br' <Predicate = (or_ln94_28)> <Delay = 1.76>
ST_16 : Operation 674 [1/1] (0.00ns)   --->   "%zeros_added_2_28 = phi i32 [ %add_ln97_28, %29 ], [ %zeros_added_2_27, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.28 ]" [./layer.h:97]   --->   Operation 674 'phi' 'zeros_added_2_28' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 675 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_29)   --->   "%tmp_407 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_22, i32 8)" [./layer.h:91]   --->   Operation 675 'bitselect' 'tmp_407' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 676 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_29)   --->   "%tmp_408 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_22, i32 9)" [./layer.h:91]   --->   Operation 676 'bitselect' 'tmp_408' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 677 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_29)   --->   "%tmp_409 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_22, i32 11)" [./layer.h:91]   --->   Operation 677 'bitselect' 'tmp_409' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 678 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_29)   --->   "%trunc_ln1503_29 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_28, i32 1, i32 15)" [./layer.h:92]   --->   Operation 678 'partselect' 'trunc_ln1503_29' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 679 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_29)   --->   "%sext_ln1503_29 = sext i15 %trunc_ln1503_29 to i16" [./layer.h:92]   --->   Operation 679 'sext' 'sext_ln1503_29' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 680 [1/1] (0.00ns)   --->   "%tmp_410 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_28, i32 1)" [./layer.h:92]   --->   Operation 680 'bitselect' 'tmp_410' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 681 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_29)   --->   "%xor_ln68_122 = xor i1 %tmp_407, %tmp_406" [./layer.h:92]   --->   Operation 681 'xor' 'xor_ln68_122' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 682 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_29)   --->   "%xor_ln68_123 = xor i1 %tmp_408, %tmp_409" [./layer.h:92]   --->   Operation 682 'xor' 'xor_ln68_123' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 683 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_29)   --->   "%xor_ln68_29 = xor i1 %xor_ln68_123, %xor_ln68_122" [./layer.h:92]   --->   Operation 683 'xor' 'xor_ln68_29' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 684 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_29)   --->   "%shl_ln68_29 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_29, i15 0)" [./layer.h:92]   --->   Operation 684 'bitconcatenate' 'shl_ln68_29' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 685 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln68_29 = or i16 %shl_ln68_29, %sext_ln1503_29" [./layer.h:92]   --->   Operation 685 'or' 'or_ln68_29' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 686 [1/1] (2.47ns)   --->   "%icmp_ln94_75 = icmp sgt i32 %zeros_added_2_28, 24" [./layer.h:94]   --->   Operation 686 'icmp' 'icmp_ln94_75' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 687 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_29)   --->   "%xor_ln94_52 = xor i1 %tmp_410, true" [./layer.h:94]   --->   Operation 687 'xor' 'xor_ln94_52' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 688 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln94_29 = or i1 %icmp_ln94_75, %xor_ln94_52" [./layer.h:94]   --->   Operation 688 'or' 'or_ln94_29' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 689 [1/1] (0.00ns)   --->   "%matrix_29_addr = getelementptr [100 x i1]* %matrix_29, i64 0, i64 %zext_ln96" [./layer.h:101]   --->   Operation 689 'getelementptr' 'matrix_29_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 690 [1/1] (0.00ns)   --->   "br i1 %or_ln94_29, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.29, label %30" [./layer.h:94]   --->   Operation 690 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 691 [1/1] (2.30ns)   --->   "store i1 false, i1* %matrix_29_addr, align 1" [./layer.h:96]   --->   Operation 691 'store' <Predicate = (!or_ln94_29)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_16 : Operation 692 [1/1] (2.55ns)   --->   "%add_ln97_29 = add nsw i32 %zeros_added_2_28, 1" [./layer.h:97]   --->   Operation 692 'add' 'add_ln97_29' <Predicate = (!or_ln94_29)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 693 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.30" [./layer.h:98]   --->   Operation 693 'br' <Predicate = (!or_ln94_29)> <Delay = 1.76>
ST_16 : Operation 694 [1/1] (2.30ns)   --->   "store i1 true, i1* %matrix_29_addr, align 1" [./layer.h:101]   --->   Operation 694 'store' <Predicate = (or_ln94_29)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_16 : Operation 695 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.30"   --->   Operation 695 'br' <Predicate = (or_ln94_29)> <Delay = 1.76>

State 17 <SV = 16> <Delay = 7.77>
ST_17 : Operation 696 [1/1] (0.00ns)   --->   "%zeros_added_2_29 = phi i32 [ %add_ln97_29, %30 ], [ %zeros_added_2_28, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.29 ]" [./layer.h:97]   --->   Operation 696 'phi' 'zeros_added_2_29' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 697 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_30)   --->   "%tmp_411 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_23, i32 8)" [./layer.h:91]   --->   Operation 697 'bitselect' 'tmp_411' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 698 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_30)   --->   "%tmp_412 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_23, i32 9)" [./layer.h:91]   --->   Operation 698 'bitselect' 'tmp_412' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 699 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_30)   --->   "%tmp_413 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_23, i32 11)" [./layer.h:91]   --->   Operation 699 'bitselect' 'tmp_413' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 700 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_30)   --->   "%trunc_ln1503_30 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_29, i32 1, i32 15)" [./layer.h:92]   --->   Operation 700 'partselect' 'trunc_ln1503_30' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 701 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_30)   --->   "%sext_ln1503_30 = sext i15 %trunc_ln1503_30 to i16" [./layer.h:92]   --->   Operation 701 'sext' 'sext_ln1503_30' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 702 [1/1] (0.00ns)   --->   "%tmp_414 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_29, i32 1)" [./layer.h:92]   --->   Operation 702 'bitselect' 'tmp_414' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 703 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_30)   --->   "%xor_ln68_124 = xor i1 %tmp_411, %tmp_410" [./layer.h:92]   --->   Operation 703 'xor' 'xor_ln68_124' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 704 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_30)   --->   "%xor_ln68_125 = xor i1 %tmp_412, %tmp_413" [./layer.h:92]   --->   Operation 704 'xor' 'xor_ln68_125' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 705 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_30)   --->   "%xor_ln68_30 = xor i1 %xor_ln68_125, %xor_ln68_124" [./layer.h:92]   --->   Operation 705 'xor' 'xor_ln68_30' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 706 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_30)   --->   "%shl_ln68_30 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_30, i15 0)" [./layer.h:92]   --->   Operation 706 'bitconcatenate' 'shl_ln68_30' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 707 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln68_30 = or i16 %shl_ln68_30, %sext_ln1503_30" [./layer.h:92]   --->   Operation 707 'or' 'or_ln68_30' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 708 [1/1] (2.47ns)   --->   "%icmp_ln94_76 = icmp sgt i32 %zeros_added_2_29, 24" [./layer.h:94]   --->   Operation 708 'icmp' 'icmp_ln94_76' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 709 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_30)   --->   "%xor_ln94_53 = xor i1 %tmp_414, true" [./layer.h:94]   --->   Operation 709 'xor' 'xor_ln94_53' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 710 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln94_30 = or i1 %icmp_ln94_76, %xor_ln94_53" [./layer.h:94]   --->   Operation 710 'or' 'or_ln94_30' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 711 [1/1] (0.00ns)   --->   "%matrix_30_addr = getelementptr [100 x i1]* %matrix_30, i64 0, i64 %zext_ln96" [./layer.h:101]   --->   Operation 711 'getelementptr' 'matrix_30_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 712 [1/1] (0.00ns)   --->   "br i1 %or_ln94_30, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.30, label %31" [./layer.h:94]   --->   Operation 712 'br' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 713 [1/1] (2.30ns)   --->   "store i1 false, i1* %matrix_30_addr, align 1" [./layer.h:96]   --->   Operation 713 'store' <Predicate = (!or_ln94_30)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_17 : Operation 714 [1/1] (2.55ns)   --->   "%add_ln97_30 = add nsw i32 %zeros_added_2_29, 1" [./layer.h:97]   --->   Operation 714 'add' 'add_ln97_30' <Predicate = (!or_ln94_30)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 715 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.31" [./layer.h:98]   --->   Operation 715 'br' <Predicate = (!or_ln94_30)> <Delay = 1.76>
ST_17 : Operation 716 [1/1] (2.30ns)   --->   "store i1 true, i1* %matrix_30_addr, align 1" [./layer.h:101]   --->   Operation 716 'store' <Predicate = (or_ln94_30)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_17 : Operation 717 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.31"   --->   Operation 717 'br' <Predicate = (or_ln94_30)> <Delay = 1.76>
ST_17 : Operation 718 [1/1] (0.00ns)   --->   "%zeros_added_2_30 = phi i32 [ %add_ln97_30, %31 ], [ %zeros_added_2_29, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.30 ]" [./layer.h:97]   --->   Operation 718 'phi' 'zeros_added_2_30' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 719 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_31)   --->   "%tmp_415 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_24, i32 8)" [./layer.h:91]   --->   Operation 719 'bitselect' 'tmp_415' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 720 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_31)   --->   "%tmp_416 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_24, i32 9)" [./layer.h:91]   --->   Operation 720 'bitselect' 'tmp_416' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 721 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_31)   --->   "%tmp_417 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_24, i32 11)" [./layer.h:91]   --->   Operation 721 'bitselect' 'tmp_417' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 722 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_31)   --->   "%trunc_ln1503_31 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_30, i32 1, i32 15)" [./layer.h:92]   --->   Operation 722 'partselect' 'trunc_ln1503_31' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 723 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_31)   --->   "%sext_ln1503_31 = sext i15 %trunc_ln1503_31 to i16" [./layer.h:92]   --->   Operation 723 'sext' 'sext_ln1503_31' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 724 [1/1] (0.00ns)   --->   "%tmp_418 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_30, i32 1)" [./layer.h:92]   --->   Operation 724 'bitselect' 'tmp_418' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 725 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_31)   --->   "%xor_ln68_126 = xor i1 %tmp_415, %tmp_414" [./layer.h:92]   --->   Operation 725 'xor' 'xor_ln68_126' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 726 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_31)   --->   "%xor_ln68_127 = xor i1 %tmp_416, %tmp_417" [./layer.h:92]   --->   Operation 726 'xor' 'xor_ln68_127' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 727 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_31)   --->   "%xor_ln68_31 = xor i1 %xor_ln68_127, %xor_ln68_126" [./layer.h:92]   --->   Operation 727 'xor' 'xor_ln68_31' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 728 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_31)   --->   "%shl_ln68_s = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_31, i15 0)" [./layer.h:92]   --->   Operation 728 'bitconcatenate' 'shl_ln68_s' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 729 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln68_31 = or i16 %shl_ln68_s, %sext_ln1503_31" [./layer.h:92]   --->   Operation 729 'or' 'or_ln68_31' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 730 [1/1] (2.47ns)   --->   "%icmp_ln94_77 = icmp sgt i32 %zeros_added_2_30, 24" [./layer.h:94]   --->   Operation 730 'icmp' 'icmp_ln94_77' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 731 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_31)   --->   "%xor_ln94_54 = xor i1 %tmp_418, true" [./layer.h:94]   --->   Operation 731 'xor' 'xor_ln94_54' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 732 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln94_31 = or i1 %icmp_ln94_77, %xor_ln94_54" [./layer.h:94]   --->   Operation 732 'or' 'or_ln94_31' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 733 [1/1] (0.00ns)   --->   "%matrix_31_addr = getelementptr [100 x i1]* %matrix_31, i64 0, i64 %zext_ln96" [./layer.h:101]   --->   Operation 733 'getelementptr' 'matrix_31_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 734 [1/1] (0.00ns)   --->   "br i1 %or_ln94_31, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.31, label %32" [./layer.h:94]   --->   Operation 734 'br' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 735 [1/1] (2.30ns)   --->   "store i1 false, i1* %matrix_31_addr, align 1" [./layer.h:96]   --->   Operation 735 'store' <Predicate = (!or_ln94_31)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_17 : Operation 736 [1/1] (2.55ns)   --->   "%add_ln97_31 = add nsw i32 %zeros_added_2_30, 1" [./layer.h:97]   --->   Operation 736 'add' 'add_ln97_31' <Predicate = (!or_ln94_31)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 737 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.32" [./layer.h:98]   --->   Operation 737 'br' <Predicate = (!or_ln94_31)> <Delay = 1.76>
ST_17 : Operation 738 [1/1] (2.30ns)   --->   "store i1 true, i1* %matrix_31_addr, align 1" [./layer.h:101]   --->   Operation 738 'store' <Predicate = (or_ln94_31)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_17 : Operation 739 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.32"   --->   Operation 739 'br' <Predicate = (or_ln94_31)> <Delay = 1.76>

State 18 <SV = 17> <Delay = 7.77>
ST_18 : Operation 740 [1/1] (0.00ns)   --->   "%zeros_added_2_31 = phi i32 [ %add_ln97_31, %32 ], [ %zeros_added_2_30, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.31 ]" [./layer.h:97]   --->   Operation 740 'phi' 'zeros_added_2_31' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 741 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_32)   --->   "%tmp_419 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_25, i32 8)" [./layer.h:91]   --->   Operation 741 'bitselect' 'tmp_419' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 742 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_32)   --->   "%tmp_420 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_25, i32 9)" [./layer.h:91]   --->   Operation 742 'bitselect' 'tmp_420' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 743 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_32)   --->   "%tmp_421 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_25, i32 11)" [./layer.h:91]   --->   Operation 743 'bitselect' 'tmp_421' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 744 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_32)   --->   "%trunc_ln1503_32 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_31, i32 1, i32 15)" [./layer.h:92]   --->   Operation 744 'partselect' 'trunc_ln1503_32' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 745 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_32)   --->   "%sext_ln1503_32 = sext i15 %trunc_ln1503_32 to i16" [./layer.h:92]   --->   Operation 745 'sext' 'sext_ln1503_32' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 746 [1/1] (0.00ns)   --->   "%tmp_422 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_31, i32 1)" [./layer.h:92]   --->   Operation 746 'bitselect' 'tmp_422' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 747 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_32)   --->   "%xor_ln68_128 = xor i1 %tmp_419, %tmp_418" [./layer.h:92]   --->   Operation 747 'xor' 'xor_ln68_128' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 748 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_32)   --->   "%xor_ln68_129 = xor i1 %tmp_420, %tmp_421" [./layer.h:92]   --->   Operation 748 'xor' 'xor_ln68_129' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 749 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_32)   --->   "%xor_ln68_32 = xor i1 %xor_ln68_129, %xor_ln68_128" [./layer.h:92]   --->   Operation 749 'xor' 'xor_ln68_32' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 750 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_32)   --->   "%shl_ln68_31 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_32, i15 0)" [./layer.h:92]   --->   Operation 750 'bitconcatenate' 'shl_ln68_31' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 751 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln68_32 = or i16 %shl_ln68_31, %sext_ln1503_32" [./layer.h:92]   --->   Operation 751 'or' 'or_ln68_32' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 752 [1/1] (2.47ns)   --->   "%icmp_ln94_78 = icmp sgt i32 %zeros_added_2_31, 24" [./layer.h:94]   --->   Operation 752 'icmp' 'icmp_ln94_78' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 753 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_32)   --->   "%xor_ln94_55 = xor i1 %tmp_422, true" [./layer.h:94]   --->   Operation 753 'xor' 'xor_ln94_55' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 754 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln94_32 = or i1 %icmp_ln94_78, %xor_ln94_55" [./layer.h:94]   --->   Operation 754 'or' 'or_ln94_32' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 755 [1/1] (0.00ns)   --->   "%matrix_32_addr = getelementptr [100 x i1]* %matrix_32, i64 0, i64 %zext_ln96" [./layer.h:101]   --->   Operation 755 'getelementptr' 'matrix_32_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 756 [1/1] (0.00ns)   --->   "br i1 %or_ln94_32, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.32, label %33" [./layer.h:94]   --->   Operation 756 'br' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 757 [1/1] (2.30ns)   --->   "store i1 false, i1* %matrix_32_addr, align 1" [./layer.h:96]   --->   Operation 757 'store' <Predicate = (!or_ln94_32)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_18 : Operation 758 [1/1] (2.55ns)   --->   "%add_ln97_32 = add nsw i32 %zeros_added_2_31, 1" [./layer.h:97]   --->   Operation 758 'add' 'add_ln97_32' <Predicate = (!or_ln94_32)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 759 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.33" [./layer.h:98]   --->   Operation 759 'br' <Predicate = (!or_ln94_32)> <Delay = 1.76>
ST_18 : Operation 760 [1/1] (2.30ns)   --->   "store i1 true, i1* %matrix_32_addr, align 1" [./layer.h:101]   --->   Operation 760 'store' <Predicate = (or_ln94_32)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_18 : Operation 761 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.33"   --->   Operation 761 'br' <Predicate = (or_ln94_32)> <Delay = 1.76>
ST_18 : Operation 762 [1/1] (0.00ns)   --->   "%zeros_added_2_32 = phi i32 [ %add_ln97_32, %33 ], [ %zeros_added_2_31, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.32 ]" [./layer.h:97]   --->   Operation 762 'phi' 'zeros_added_2_32' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 763 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_33)   --->   "%tmp_423 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_26, i32 8)" [./layer.h:91]   --->   Operation 763 'bitselect' 'tmp_423' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 764 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_33)   --->   "%tmp_424 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_26, i32 9)" [./layer.h:91]   --->   Operation 764 'bitselect' 'tmp_424' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 765 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_33)   --->   "%tmp_425 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_26, i32 11)" [./layer.h:91]   --->   Operation 765 'bitselect' 'tmp_425' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 766 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_33)   --->   "%trunc_ln1503_33 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_32, i32 1, i32 15)" [./layer.h:92]   --->   Operation 766 'partselect' 'trunc_ln1503_33' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 767 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_33)   --->   "%sext_ln1503_33 = sext i15 %trunc_ln1503_33 to i16" [./layer.h:92]   --->   Operation 767 'sext' 'sext_ln1503_33' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 768 [1/1] (0.00ns)   --->   "%tmp_426 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_32, i32 1)" [./layer.h:92]   --->   Operation 768 'bitselect' 'tmp_426' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 769 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_33)   --->   "%xor_ln68_130 = xor i1 %tmp_423, %tmp_422" [./layer.h:92]   --->   Operation 769 'xor' 'xor_ln68_130' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 770 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_33)   --->   "%xor_ln68_131 = xor i1 %tmp_424, %tmp_425" [./layer.h:92]   --->   Operation 770 'xor' 'xor_ln68_131' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 771 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_33)   --->   "%xor_ln68_33 = xor i1 %xor_ln68_131, %xor_ln68_130" [./layer.h:92]   --->   Operation 771 'xor' 'xor_ln68_33' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 772 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_33)   --->   "%shl_ln68_32 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_33, i15 0)" [./layer.h:92]   --->   Operation 772 'bitconcatenate' 'shl_ln68_32' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 773 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln68_33 = or i16 %shl_ln68_32, %sext_ln1503_33" [./layer.h:92]   --->   Operation 773 'or' 'or_ln68_33' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 774 [1/1] (2.47ns)   --->   "%icmp_ln94_79 = icmp sgt i32 %zeros_added_2_32, 24" [./layer.h:94]   --->   Operation 774 'icmp' 'icmp_ln94_79' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 775 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_33)   --->   "%xor_ln94_56 = xor i1 %tmp_426, true" [./layer.h:94]   --->   Operation 775 'xor' 'xor_ln94_56' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 776 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln94_33 = or i1 %icmp_ln94_79, %xor_ln94_56" [./layer.h:94]   --->   Operation 776 'or' 'or_ln94_33' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 777 [1/1] (0.00ns)   --->   "%matrix_33_addr = getelementptr [100 x i1]* %matrix_33, i64 0, i64 %zext_ln96" [./layer.h:101]   --->   Operation 777 'getelementptr' 'matrix_33_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 778 [1/1] (0.00ns)   --->   "br i1 %or_ln94_33, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.33, label %34" [./layer.h:94]   --->   Operation 778 'br' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 779 [1/1] (2.30ns)   --->   "store i1 false, i1* %matrix_33_addr, align 1" [./layer.h:96]   --->   Operation 779 'store' <Predicate = (!or_ln94_33)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_18 : Operation 780 [1/1] (2.55ns)   --->   "%add_ln97_33 = add nsw i32 %zeros_added_2_32, 1" [./layer.h:97]   --->   Operation 780 'add' 'add_ln97_33' <Predicate = (!or_ln94_33)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 781 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.34" [./layer.h:98]   --->   Operation 781 'br' <Predicate = (!or_ln94_33)> <Delay = 1.76>
ST_18 : Operation 782 [1/1] (2.30ns)   --->   "store i1 true, i1* %matrix_33_addr, align 1" [./layer.h:101]   --->   Operation 782 'store' <Predicate = (or_ln94_33)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_18 : Operation 783 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.34"   --->   Operation 783 'br' <Predicate = (or_ln94_33)> <Delay = 1.76>

State 19 <SV = 18> <Delay = 7.77>
ST_19 : Operation 784 [1/1] (0.00ns)   --->   "%zeros_added_2_33 = phi i32 [ %add_ln97_33, %34 ], [ %zeros_added_2_32, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.33 ]" [./layer.h:97]   --->   Operation 784 'phi' 'zeros_added_2_33' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 785 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_34)   --->   "%tmp_427 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_27, i32 8)" [./layer.h:91]   --->   Operation 785 'bitselect' 'tmp_427' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 786 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_34)   --->   "%tmp_428 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_27, i32 9)" [./layer.h:91]   --->   Operation 786 'bitselect' 'tmp_428' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 787 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_34)   --->   "%tmp_429 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_27, i32 11)" [./layer.h:91]   --->   Operation 787 'bitselect' 'tmp_429' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 788 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_34)   --->   "%trunc_ln1503_34 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_33, i32 1, i32 15)" [./layer.h:92]   --->   Operation 788 'partselect' 'trunc_ln1503_34' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 789 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_34)   --->   "%sext_ln1503_34 = sext i15 %trunc_ln1503_34 to i16" [./layer.h:92]   --->   Operation 789 'sext' 'sext_ln1503_34' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 790 [1/1] (0.00ns)   --->   "%tmp_430 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_33, i32 1)" [./layer.h:92]   --->   Operation 790 'bitselect' 'tmp_430' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 791 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_34)   --->   "%xor_ln68_132 = xor i1 %tmp_427, %tmp_426" [./layer.h:92]   --->   Operation 791 'xor' 'xor_ln68_132' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 792 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_34)   --->   "%xor_ln68_133 = xor i1 %tmp_428, %tmp_429" [./layer.h:92]   --->   Operation 792 'xor' 'xor_ln68_133' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 793 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_34)   --->   "%xor_ln68_34 = xor i1 %xor_ln68_133, %xor_ln68_132" [./layer.h:92]   --->   Operation 793 'xor' 'xor_ln68_34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 794 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_34)   --->   "%shl_ln68_33 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_34, i15 0)" [./layer.h:92]   --->   Operation 794 'bitconcatenate' 'shl_ln68_33' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 795 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln68_34 = or i16 %shl_ln68_33, %sext_ln1503_34" [./layer.h:92]   --->   Operation 795 'or' 'or_ln68_34' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 796 [1/1] (2.47ns)   --->   "%icmp_ln94_80 = icmp sgt i32 %zeros_added_2_33, 24" [./layer.h:94]   --->   Operation 796 'icmp' 'icmp_ln94_80' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 797 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_34)   --->   "%xor_ln94_57 = xor i1 %tmp_430, true" [./layer.h:94]   --->   Operation 797 'xor' 'xor_ln94_57' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 798 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln94_34 = or i1 %icmp_ln94_80, %xor_ln94_57" [./layer.h:94]   --->   Operation 798 'or' 'or_ln94_34' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 799 [1/1] (0.00ns)   --->   "%matrix_34_addr = getelementptr [100 x i1]* %matrix_34, i64 0, i64 %zext_ln96" [./layer.h:101]   --->   Operation 799 'getelementptr' 'matrix_34_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 800 [1/1] (0.00ns)   --->   "br i1 %or_ln94_34, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.34, label %35" [./layer.h:94]   --->   Operation 800 'br' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 801 [1/1] (2.30ns)   --->   "store i1 false, i1* %matrix_34_addr, align 1" [./layer.h:96]   --->   Operation 801 'store' <Predicate = (!or_ln94_34)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_19 : Operation 802 [1/1] (2.55ns)   --->   "%add_ln97_34 = add nsw i32 %zeros_added_2_33, 1" [./layer.h:97]   --->   Operation 802 'add' 'add_ln97_34' <Predicate = (!or_ln94_34)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 803 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.35" [./layer.h:98]   --->   Operation 803 'br' <Predicate = (!or_ln94_34)> <Delay = 1.76>
ST_19 : Operation 804 [1/1] (2.30ns)   --->   "store i1 true, i1* %matrix_34_addr, align 1" [./layer.h:101]   --->   Operation 804 'store' <Predicate = (or_ln94_34)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_19 : Operation 805 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.35"   --->   Operation 805 'br' <Predicate = (or_ln94_34)> <Delay = 1.76>
ST_19 : Operation 806 [1/1] (0.00ns)   --->   "%zeros_added_2_34 = phi i32 [ %add_ln97_34, %35 ], [ %zeros_added_2_33, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.34 ]" [./layer.h:97]   --->   Operation 806 'phi' 'zeros_added_2_34' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 807 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_35)   --->   "%tmp_431 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_28, i32 8)" [./layer.h:91]   --->   Operation 807 'bitselect' 'tmp_431' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 808 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_35)   --->   "%tmp_432 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_28, i32 9)" [./layer.h:91]   --->   Operation 808 'bitselect' 'tmp_432' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 809 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_35)   --->   "%tmp_433 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_28, i32 11)" [./layer.h:91]   --->   Operation 809 'bitselect' 'tmp_433' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 810 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_35)   --->   "%trunc_ln1503_35 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_34, i32 1, i32 15)" [./layer.h:92]   --->   Operation 810 'partselect' 'trunc_ln1503_35' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 811 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_35)   --->   "%sext_ln1503_35 = sext i15 %trunc_ln1503_35 to i16" [./layer.h:92]   --->   Operation 811 'sext' 'sext_ln1503_35' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 812 [1/1] (0.00ns)   --->   "%tmp_434 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_34, i32 1)" [./layer.h:92]   --->   Operation 812 'bitselect' 'tmp_434' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 813 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_35)   --->   "%xor_ln68_134 = xor i1 %tmp_431, %tmp_430" [./layer.h:92]   --->   Operation 813 'xor' 'xor_ln68_134' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 814 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_35)   --->   "%xor_ln68_135 = xor i1 %tmp_432, %tmp_433" [./layer.h:92]   --->   Operation 814 'xor' 'xor_ln68_135' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 815 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_35)   --->   "%xor_ln68_35 = xor i1 %xor_ln68_135, %xor_ln68_134" [./layer.h:92]   --->   Operation 815 'xor' 'xor_ln68_35' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 816 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_35)   --->   "%shl_ln68_34 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_35, i15 0)" [./layer.h:92]   --->   Operation 816 'bitconcatenate' 'shl_ln68_34' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 817 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln68_35 = or i16 %shl_ln68_34, %sext_ln1503_35" [./layer.h:92]   --->   Operation 817 'or' 'or_ln68_35' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 818 [1/1] (2.47ns)   --->   "%icmp_ln94_81 = icmp sgt i32 %zeros_added_2_34, 24" [./layer.h:94]   --->   Operation 818 'icmp' 'icmp_ln94_81' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 819 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_35)   --->   "%xor_ln94_58 = xor i1 %tmp_434, true" [./layer.h:94]   --->   Operation 819 'xor' 'xor_ln94_58' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 820 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln94_35 = or i1 %icmp_ln94_81, %xor_ln94_58" [./layer.h:94]   --->   Operation 820 'or' 'or_ln94_35' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 821 [1/1] (0.00ns)   --->   "%matrix_35_addr = getelementptr [100 x i1]* %matrix_35, i64 0, i64 %zext_ln96" [./layer.h:101]   --->   Operation 821 'getelementptr' 'matrix_35_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 822 [1/1] (0.00ns)   --->   "br i1 %or_ln94_35, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.35, label %36" [./layer.h:94]   --->   Operation 822 'br' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 823 [1/1] (2.30ns)   --->   "store i1 false, i1* %matrix_35_addr, align 1" [./layer.h:96]   --->   Operation 823 'store' <Predicate = (!or_ln94_35)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_19 : Operation 824 [1/1] (2.55ns)   --->   "%add_ln97_35 = add nsw i32 %zeros_added_2_34, 1" [./layer.h:97]   --->   Operation 824 'add' 'add_ln97_35' <Predicate = (!or_ln94_35)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 825 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.36" [./layer.h:98]   --->   Operation 825 'br' <Predicate = (!or_ln94_35)> <Delay = 1.76>
ST_19 : Operation 826 [1/1] (2.30ns)   --->   "store i1 true, i1* %matrix_35_addr, align 1" [./layer.h:101]   --->   Operation 826 'store' <Predicate = (or_ln94_35)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_19 : Operation 827 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.36"   --->   Operation 827 'br' <Predicate = (or_ln94_35)> <Delay = 1.76>

State 20 <SV = 19> <Delay = 7.77>
ST_20 : Operation 828 [1/1] (0.00ns)   --->   "%zeros_added_2_35 = phi i32 [ %add_ln97_35, %36 ], [ %zeros_added_2_34, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.35 ]" [./layer.h:97]   --->   Operation 828 'phi' 'zeros_added_2_35' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 829 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_36)   --->   "%tmp_435 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_29, i32 8)" [./layer.h:91]   --->   Operation 829 'bitselect' 'tmp_435' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 830 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_36)   --->   "%tmp_436 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_29, i32 9)" [./layer.h:91]   --->   Operation 830 'bitselect' 'tmp_436' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 831 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_36)   --->   "%tmp_437 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_29, i32 11)" [./layer.h:91]   --->   Operation 831 'bitselect' 'tmp_437' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 832 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_36)   --->   "%trunc_ln1503_36 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_35, i32 1, i32 15)" [./layer.h:92]   --->   Operation 832 'partselect' 'trunc_ln1503_36' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 833 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_36)   --->   "%sext_ln1503_36 = sext i15 %trunc_ln1503_36 to i16" [./layer.h:92]   --->   Operation 833 'sext' 'sext_ln1503_36' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 834 [1/1] (0.00ns)   --->   "%tmp_438 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_35, i32 1)" [./layer.h:92]   --->   Operation 834 'bitselect' 'tmp_438' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 835 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_36)   --->   "%xor_ln68_136 = xor i1 %tmp_435, %tmp_434" [./layer.h:92]   --->   Operation 835 'xor' 'xor_ln68_136' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 836 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_36)   --->   "%xor_ln68_137 = xor i1 %tmp_436, %tmp_437" [./layer.h:92]   --->   Operation 836 'xor' 'xor_ln68_137' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 837 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_36)   --->   "%xor_ln68_36 = xor i1 %xor_ln68_137, %xor_ln68_136" [./layer.h:92]   --->   Operation 837 'xor' 'xor_ln68_36' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 838 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_36)   --->   "%shl_ln68_35 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_36, i15 0)" [./layer.h:92]   --->   Operation 838 'bitconcatenate' 'shl_ln68_35' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 839 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln68_36 = or i16 %shl_ln68_35, %sext_ln1503_36" [./layer.h:92]   --->   Operation 839 'or' 'or_ln68_36' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 840 [1/1] (2.47ns)   --->   "%icmp_ln94_82 = icmp sgt i32 %zeros_added_2_35, 24" [./layer.h:94]   --->   Operation 840 'icmp' 'icmp_ln94_82' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 841 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_36)   --->   "%xor_ln94_59 = xor i1 %tmp_438, true" [./layer.h:94]   --->   Operation 841 'xor' 'xor_ln94_59' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 842 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln94_36 = or i1 %icmp_ln94_82, %xor_ln94_59" [./layer.h:94]   --->   Operation 842 'or' 'or_ln94_36' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 843 [1/1] (0.00ns)   --->   "%matrix_36_addr = getelementptr [100 x i1]* %matrix_36, i64 0, i64 %zext_ln96" [./layer.h:101]   --->   Operation 843 'getelementptr' 'matrix_36_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 844 [1/1] (0.00ns)   --->   "br i1 %or_ln94_36, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.36, label %37" [./layer.h:94]   --->   Operation 844 'br' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 845 [1/1] (2.30ns)   --->   "store i1 false, i1* %matrix_36_addr, align 1" [./layer.h:96]   --->   Operation 845 'store' <Predicate = (!or_ln94_36)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_20 : Operation 846 [1/1] (2.55ns)   --->   "%add_ln97_36 = add nsw i32 %zeros_added_2_35, 1" [./layer.h:97]   --->   Operation 846 'add' 'add_ln97_36' <Predicate = (!or_ln94_36)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 847 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.37" [./layer.h:98]   --->   Operation 847 'br' <Predicate = (!or_ln94_36)> <Delay = 1.76>
ST_20 : Operation 848 [1/1] (2.30ns)   --->   "store i1 true, i1* %matrix_36_addr, align 1" [./layer.h:101]   --->   Operation 848 'store' <Predicate = (or_ln94_36)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_20 : Operation 849 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.37"   --->   Operation 849 'br' <Predicate = (or_ln94_36)> <Delay = 1.76>
ST_20 : Operation 850 [1/1] (0.00ns)   --->   "%zeros_added_2_36 = phi i32 [ %add_ln97_36, %37 ], [ %zeros_added_2_35, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.36 ]" [./layer.h:97]   --->   Operation 850 'phi' 'zeros_added_2_36' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 851 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_37)   --->   "%tmp_439 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_30, i32 8)" [./layer.h:91]   --->   Operation 851 'bitselect' 'tmp_439' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 852 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_37)   --->   "%tmp_440 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_30, i32 9)" [./layer.h:91]   --->   Operation 852 'bitselect' 'tmp_440' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 853 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_37)   --->   "%tmp_441 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_30, i32 11)" [./layer.h:91]   --->   Operation 853 'bitselect' 'tmp_441' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 854 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_37)   --->   "%trunc_ln1503_37 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_36, i32 1, i32 15)" [./layer.h:92]   --->   Operation 854 'partselect' 'trunc_ln1503_37' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 855 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_37)   --->   "%sext_ln1503_37 = sext i15 %trunc_ln1503_37 to i16" [./layer.h:92]   --->   Operation 855 'sext' 'sext_ln1503_37' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 856 [1/1] (0.00ns)   --->   "%tmp_442 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_36, i32 1)" [./layer.h:92]   --->   Operation 856 'bitselect' 'tmp_442' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 857 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_37)   --->   "%xor_ln68_138 = xor i1 %tmp_439, %tmp_438" [./layer.h:92]   --->   Operation 857 'xor' 'xor_ln68_138' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 858 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_37)   --->   "%xor_ln68_139 = xor i1 %tmp_440, %tmp_441" [./layer.h:92]   --->   Operation 858 'xor' 'xor_ln68_139' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 859 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_37)   --->   "%xor_ln68_37 = xor i1 %xor_ln68_139, %xor_ln68_138" [./layer.h:92]   --->   Operation 859 'xor' 'xor_ln68_37' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 860 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_37)   --->   "%shl_ln68_36 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_37, i15 0)" [./layer.h:92]   --->   Operation 860 'bitconcatenate' 'shl_ln68_36' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 861 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln68_37 = or i16 %shl_ln68_36, %sext_ln1503_37" [./layer.h:92]   --->   Operation 861 'or' 'or_ln68_37' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 862 [1/1] (2.47ns)   --->   "%icmp_ln94_83 = icmp sgt i32 %zeros_added_2_36, 24" [./layer.h:94]   --->   Operation 862 'icmp' 'icmp_ln94_83' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 863 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_37)   --->   "%xor_ln94_60 = xor i1 %tmp_442, true" [./layer.h:94]   --->   Operation 863 'xor' 'xor_ln94_60' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 864 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln94_37 = or i1 %icmp_ln94_83, %xor_ln94_60" [./layer.h:94]   --->   Operation 864 'or' 'or_ln94_37' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 865 [1/1] (0.00ns)   --->   "%matrix_37_addr = getelementptr [100 x i1]* %matrix_37, i64 0, i64 %zext_ln96" [./layer.h:101]   --->   Operation 865 'getelementptr' 'matrix_37_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 866 [1/1] (0.00ns)   --->   "br i1 %or_ln94_37, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.37, label %38" [./layer.h:94]   --->   Operation 866 'br' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 867 [1/1] (2.30ns)   --->   "store i1 false, i1* %matrix_37_addr, align 1" [./layer.h:96]   --->   Operation 867 'store' <Predicate = (!or_ln94_37)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_20 : Operation 868 [1/1] (2.55ns)   --->   "%add_ln97_37 = add nsw i32 %zeros_added_2_36, 1" [./layer.h:97]   --->   Operation 868 'add' 'add_ln97_37' <Predicate = (!or_ln94_37)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 869 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.38" [./layer.h:98]   --->   Operation 869 'br' <Predicate = (!or_ln94_37)> <Delay = 1.76>
ST_20 : Operation 870 [1/1] (2.30ns)   --->   "store i1 true, i1* %matrix_37_addr, align 1" [./layer.h:101]   --->   Operation 870 'store' <Predicate = (or_ln94_37)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_20 : Operation 871 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.38"   --->   Operation 871 'br' <Predicate = (or_ln94_37)> <Delay = 1.76>

State 21 <SV = 20> <Delay = 7.77>
ST_21 : Operation 872 [1/1] (0.00ns)   --->   "%zeros_added_2_37 = phi i32 [ %add_ln97_37, %38 ], [ %zeros_added_2_36, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.37 ]" [./layer.h:97]   --->   Operation 872 'phi' 'zeros_added_2_37' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 873 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_38)   --->   "%tmp_443 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_31, i32 8)" [./layer.h:91]   --->   Operation 873 'bitselect' 'tmp_443' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 874 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_38)   --->   "%tmp_444 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_31, i32 9)" [./layer.h:91]   --->   Operation 874 'bitselect' 'tmp_444' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 875 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_38)   --->   "%tmp_445 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_31, i32 11)" [./layer.h:91]   --->   Operation 875 'bitselect' 'tmp_445' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 876 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_38)   --->   "%trunc_ln1503_38 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_37, i32 1, i32 15)" [./layer.h:92]   --->   Operation 876 'partselect' 'trunc_ln1503_38' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 877 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_38)   --->   "%sext_ln1503_38 = sext i15 %trunc_ln1503_38 to i16" [./layer.h:92]   --->   Operation 877 'sext' 'sext_ln1503_38' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 878 [1/1] (0.00ns)   --->   "%tmp_446 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_37, i32 1)" [./layer.h:92]   --->   Operation 878 'bitselect' 'tmp_446' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 879 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_38)   --->   "%xor_ln68_140 = xor i1 %tmp_443, %tmp_442" [./layer.h:92]   --->   Operation 879 'xor' 'xor_ln68_140' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 880 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_38)   --->   "%xor_ln68_141 = xor i1 %tmp_444, %tmp_445" [./layer.h:92]   --->   Operation 880 'xor' 'xor_ln68_141' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 881 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_38)   --->   "%xor_ln68_38 = xor i1 %xor_ln68_141, %xor_ln68_140" [./layer.h:92]   --->   Operation 881 'xor' 'xor_ln68_38' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 882 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_38)   --->   "%shl_ln68_37 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_38, i15 0)" [./layer.h:92]   --->   Operation 882 'bitconcatenate' 'shl_ln68_37' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 883 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln68_38 = or i16 %shl_ln68_37, %sext_ln1503_38" [./layer.h:92]   --->   Operation 883 'or' 'or_ln68_38' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 884 [1/1] (2.47ns)   --->   "%icmp_ln94_84 = icmp sgt i32 %zeros_added_2_37, 24" [./layer.h:94]   --->   Operation 884 'icmp' 'icmp_ln94_84' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 885 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_38)   --->   "%xor_ln94_61 = xor i1 %tmp_446, true" [./layer.h:94]   --->   Operation 885 'xor' 'xor_ln94_61' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 886 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln94_38 = or i1 %icmp_ln94_84, %xor_ln94_61" [./layer.h:94]   --->   Operation 886 'or' 'or_ln94_38' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 887 [1/1] (0.00ns)   --->   "%matrix_38_addr = getelementptr [100 x i1]* %matrix_38, i64 0, i64 %zext_ln96" [./layer.h:101]   --->   Operation 887 'getelementptr' 'matrix_38_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 888 [1/1] (0.00ns)   --->   "br i1 %or_ln94_38, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.38, label %39" [./layer.h:94]   --->   Operation 888 'br' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 889 [1/1] (2.30ns)   --->   "store i1 false, i1* %matrix_38_addr, align 1" [./layer.h:96]   --->   Operation 889 'store' <Predicate = (!or_ln94_38)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_21 : Operation 890 [1/1] (2.55ns)   --->   "%add_ln97_38 = add nsw i32 %zeros_added_2_37, 1" [./layer.h:97]   --->   Operation 890 'add' 'add_ln97_38' <Predicate = (!or_ln94_38)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 891 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.39" [./layer.h:98]   --->   Operation 891 'br' <Predicate = (!or_ln94_38)> <Delay = 1.76>
ST_21 : Operation 892 [1/1] (2.30ns)   --->   "store i1 true, i1* %matrix_38_addr, align 1" [./layer.h:101]   --->   Operation 892 'store' <Predicate = (or_ln94_38)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_21 : Operation 893 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.39"   --->   Operation 893 'br' <Predicate = (or_ln94_38)> <Delay = 1.76>
ST_21 : Operation 894 [1/1] (0.00ns)   --->   "%zeros_added_2_38 = phi i32 [ %add_ln97_38, %39 ], [ %zeros_added_2_37, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.38 ]" [./layer.h:97]   --->   Operation 894 'phi' 'zeros_added_2_38' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 895 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_39)   --->   "%tmp_447 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_32, i32 8)" [./layer.h:91]   --->   Operation 895 'bitselect' 'tmp_447' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 896 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_39)   --->   "%tmp_448 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_32, i32 9)" [./layer.h:91]   --->   Operation 896 'bitselect' 'tmp_448' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 897 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_39)   --->   "%tmp_449 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_32, i32 11)" [./layer.h:91]   --->   Operation 897 'bitselect' 'tmp_449' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 898 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_39)   --->   "%trunc_ln1503_39 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_38, i32 1, i32 15)" [./layer.h:92]   --->   Operation 898 'partselect' 'trunc_ln1503_39' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 899 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_39)   --->   "%sext_ln1503_39 = sext i15 %trunc_ln1503_39 to i16" [./layer.h:92]   --->   Operation 899 'sext' 'sext_ln1503_39' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 900 [1/1] (0.00ns)   --->   "%tmp_450 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_38, i32 1)" [./layer.h:92]   --->   Operation 900 'bitselect' 'tmp_450' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 901 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_39)   --->   "%xor_ln68_142 = xor i1 %tmp_447, %tmp_446" [./layer.h:92]   --->   Operation 901 'xor' 'xor_ln68_142' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 902 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_39)   --->   "%xor_ln68_143 = xor i1 %tmp_448, %tmp_449" [./layer.h:92]   --->   Operation 902 'xor' 'xor_ln68_143' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 903 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_39)   --->   "%xor_ln68_39 = xor i1 %xor_ln68_143, %xor_ln68_142" [./layer.h:92]   --->   Operation 903 'xor' 'xor_ln68_39' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 904 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_39)   --->   "%shl_ln68_38 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_39, i15 0)" [./layer.h:92]   --->   Operation 904 'bitconcatenate' 'shl_ln68_38' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 905 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln68_39 = or i16 %shl_ln68_38, %sext_ln1503_39" [./layer.h:92]   --->   Operation 905 'or' 'or_ln68_39' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 906 [1/1] (2.47ns)   --->   "%icmp_ln94_85 = icmp sgt i32 %zeros_added_2_38, 24" [./layer.h:94]   --->   Operation 906 'icmp' 'icmp_ln94_85' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 907 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_39)   --->   "%xor_ln94_62 = xor i1 %tmp_450, true" [./layer.h:94]   --->   Operation 907 'xor' 'xor_ln94_62' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 908 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln94_39 = or i1 %icmp_ln94_85, %xor_ln94_62" [./layer.h:94]   --->   Operation 908 'or' 'or_ln94_39' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 909 [1/1] (0.00ns)   --->   "%matrix_39_addr = getelementptr [100 x i1]* %matrix_39, i64 0, i64 %zext_ln96" [./layer.h:101]   --->   Operation 909 'getelementptr' 'matrix_39_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 910 [1/1] (0.00ns)   --->   "br i1 %or_ln94_39, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.39, label %40" [./layer.h:94]   --->   Operation 910 'br' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 911 [1/1] (2.30ns)   --->   "store i1 false, i1* %matrix_39_addr, align 1" [./layer.h:96]   --->   Operation 911 'store' <Predicate = (!or_ln94_39)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_21 : Operation 912 [1/1] (2.55ns)   --->   "%add_ln97_39 = add nsw i32 %zeros_added_2_38, 1" [./layer.h:97]   --->   Operation 912 'add' 'add_ln97_39' <Predicate = (!or_ln94_39)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 913 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.40" [./layer.h:98]   --->   Operation 913 'br' <Predicate = (!or_ln94_39)> <Delay = 1.76>
ST_21 : Operation 914 [1/1] (2.30ns)   --->   "store i1 true, i1* %matrix_39_addr, align 1" [./layer.h:101]   --->   Operation 914 'store' <Predicate = (or_ln94_39)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_21 : Operation 915 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.40"   --->   Operation 915 'br' <Predicate = (or_ln94_39)> <Delay = 1.76>

State 22 <SV = 21> <Delay = 7.77>
ST_22 : Operation 916 [1/1] (0.00ns)   --->   "%zeros_added_2_39 = phi i32 [ %add_ln97_39, %40 ], [ %zeros_added_2_38, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.39 ]" [./layer.h:97]   --->   Operation 916 'phi' 'zeros_added_2_39' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 917 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_40)   --->   "%tmp_451 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_33, i32 8)" [./layer.h:91]   --->   Operation 917 'bitselect' 'tmp_451' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 918 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_40)   --->   "%tmp_452 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_33, i32 9)" [./layer.h:91]   --->   Operation 918 'bitselect' 'tmp_452' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 919 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_40)   --->   "%tmp_453 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_33, i32 11)" [./layer.h:91]   --->   Operation 919 'bitselect' 'tmp_453' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 920 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_40)   --->   "%trunc_ln1503_40 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_39, i32 1, i32 15)" [./layer.h:92]   --->   Operation 920 'partselect' 'trunc_ln1503_40' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 921 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_40)   --->   "%sext_ln1503_40 = sext i15 %trunc_ln1503_40 to i16" [./layer.h:92]   --->   Operation 921 'sext' 'sext_ln1503_40' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 922 [1/1] (0.00ns)   --->   "%tmp_454 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_39, i32 1)" [./layer.h:92]   --->   Operation 922 'bitselect' 'tmp_454' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 923 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_40)   --->   "%xor_ln68_144 = xor i1 %tmp_451, %tmp_450" [./layer.h:92]   --->   Operation 923 'xor' 'xor_ln68_144' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 924 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_40)   --->   "%xor_ln68_145 = xor i1 %tmp_452, %tmp_453" [./layer.h:92]   --->   Operation 924 'xor' 'xor_ln68_145' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 925 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_40)   --->   "%xor_ln68_40 = xor i1 %xor_ln68_145, %xor_ln68_144" [./layer.h:92]   --->   Operation 925 'xor' 'xor_ln68_40' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 926 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_40)   --->   "%shl_ln68_39 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_40, i15 0)" [./layer.h:92]   --->   Operation 926 'bitconcatenate' 'shl_ln68_39' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 927 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln68_40 = or i16 %shl_ln68_39, %sext_ln1503_40" [./layer.h:92]   --->   Operation 927 'or' 'or_ln68_40' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 928 [1/1] (2.47ns)   --->   "%icmp_ln94_86 = icmp sgt i32 %zeros_added_2_39, 24" [./layer.h:94]   --->   Operation 928 'icmp' 'icmp_ln94_86' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 929 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_40)   --->   "%xor_ln94_63 = xor i1 %tmp_454, true" [./layer.h:94]   --->   Operation 929 'xor' 'xor_ln94_63' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 930 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln94_40 = or i1 %icmp_ln94_86, %xor_ln94_63" [./layer.h:94]   --->   Operation 930 'or' 'or_ln94_40' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 931 [1/1] (0.00ns)   --->   "%matrix_40_addr = getelementptr [100 x i1]* %matrix_40, i64 0, i64 %zext_ln96" [./layer.h:101]   --->   Operation 931 'getelementptr' 'matrix_40_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 932 [1/1] (0.00ns)   --->   "br i1 %or_ln94_40, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.40, label %41" [./layer.h:94]   --->   Operation 932 'br' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 933 [1/1] (2.30ns)   --->   "store i1 false, i1* %matrix_40_addr, align 1" [./layer.h:96]   --->   Operation 933 'store' <Predicate = (!or_ln94_40)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_22 : Operation 934 [1/1] (2.55ns)   --->   "%add_ln97_40 = add nsw i32 %zeros_added_2_39, 1" [./layer.h:97]   --->   Operation 934 'add' 'add_ln97_40' <Predicate = (!or_ln94_40)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 935 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.41" [./layer.h:98]   --->   Operation 935 'br' <Predicate = (!or_ln94_40)> <Delay = 1.76>
ST_22 : Operation 936 [1/1] (2.30ns)   --->   "store i1 true, i1* %matrix_40_addr, align 1" [./layer.h:101]   --->   Operation 936 'store' <Predicate = (or_ln94_40)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_22 : Operation 937 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.41"   --->   Operation 937 'br' <Predicate = (or_ln94_40)> <Delay = 1.76>
ST_22 : Operation 938 [1/1] (0.00ns)   --->   "%zeros_added_2_40 = phi i32 [ %add_ln97_40, %41 ], [ %zeros_added_2_39, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.40 ]" [./layer.h:97]   --->   Operation 938 'phi' 'zeros_added_2_40' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 939 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_41)   --->   "%tmp_455 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_34, i32 8)" [./layer.h:91]   --->   Operation 939 'bitselect' 'tmp_455' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 940 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_41)   --->   "%tmp_456 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_34, i32 9)" [./layer.h:91]   --->   Operation 940 'bitselect' 'tmp_456' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 941 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_41)   --->   "%tmp_457 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_34, i32 11)" [./layer.h:91]   --->   Operation 941 'bitselect' 'tmp_457' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 942 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_41)   --->   "%trunc_ln1503_41 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_40, i32 1, i32 15)" [./layer.h:92]   --->   Operation 942 'partselect' 'trunc_ln1503_41' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 943 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_41)   --->   "%sext_ln1503_41 = sext i15 %trunc_ln1503_41 to i16" [./layer.h:92]   --->   Operation 943 'sext' 'sext_ln1503_41' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 944 [1/1] (0.00ns)   --->   "%tmp_458 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_40, i32 1)" [./layer.h:92]   --->   Operation 944 'bitselect' 'tmp_458' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 945 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_41)   --->   "%xor_ln68_146 = xor i1 %tmp_455, %tmp_454" [./layer.h:92]   --->   Operation 945 'xor' 'xor_ln68_146' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 946 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_41)   --->   "%xor_ln68_147 = xor i1 %tmp_456, %tmp_457" [./layer.h:92]   --->   Operation 946 'xor' 'xor_ln68_147' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 947 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_41)   --->   "%xor_ln68_41 = xor i1 %xor_ln68_147, %xor_ln68_146" [./layer.h:92]   --->   Operation 947 'xor' 'xor_ln68_41' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 948 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_41)   --->   "%shl_ln68_40 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_41, i15 0)" [./layer.h:92]   --->   Operation 948 'bitconcatenate' 'shl_ln68_40' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 949 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln68_41 = or i16 %shl_ln68_40, %sext_ln1503_41" [./layer.h:92]   --->   Operation 949 'or' 'or_ln68_41' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 950 [1/1] (2.47ns)   --->   "%icmp_ln94_87 = icmp sgt i32 %zeros_added_2_40, 24" [./layer.h:94]   --->   Operation 950 'icmp' 'icmp_ln94_87' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 951 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_41)   --->   "%xor_ln94_64 = xor i1 %tmp_458, true" [./layer.h:94]   --->   Operation 951 'xor' 'xor_ln94_64' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 952 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln94_41 = or i1 %icmp_ln94_87, %xor_ln94_64" [./layer.h:94]   --->   Operation 952 'or' 'or_ln94_41' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 953 [1/1] (0.00ns)   --->   "%matrix_41_addr = getelementptr [100 x i1]* %matrix_41, i64 0, i64 %zext_ln96" [./layer.h:101]   --->   Operation 953 'getelementptr' 'matrix_41_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 954 [1/1] (0.00ns)   --->   "br i1 %or_ln94_41, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.41, label %42" [./layer.h:94]   --->   Operation 954 'br' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 955 [1/1] (2.30ns)   --->   "store i1 false, i1* %matrix_41_addr, align 1" [./layer.h:96]   --->   Operation 955 'store' <Predicate = (!or_ln94_41)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_22 : Operation 956 [1/1] (2.55ns)   --->   "%add_ln97_41 = add nsw i32 %zeros_added_2_40, 1" [./layer.h:97]   --->   Operation 956 'add' 'add_ln97_41' <Predicate = (!or_ln94_41)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 957 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.42" [./layer.h:98]   --->   Operation 957 'br' <Predicate = (!or_ln94_41)> <Delay = 1.76>
ST_22 : Operation 958 [1/1] (2.30ns)   --->   "store i1 true, i1* %matrix_41_addr, align 1" [./layer.h:101]   --->   Operation 958 'store' <Predicate = (or_ln94_41)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_22 : Operation 959 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.42"   --->   Operation 959 'br' <Predicate = (or_ln94_41)> <Delay = 1.76>

State 23 <SV = 22> <Delay = 7.77>
ST_23 : Operation 960 [1/1] (0.00ns)   --->   "%zeros_added_2_41 = phi i32 [ %add_ln97_41, %42 ], [ %zeros_added_2_40, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.41 ]" [./layer.h:97]   --->   Operation 960 'phi' 'zeros_added_2_41' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 961 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_42)   --->   "%tmp_459 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_35, i32 8)" [./layer.h:91]   --->   Operation 961 'bitselect' 'tmp_459' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 962 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_42)   --->   "%tmp_460 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_35, i32 9)" [./layer.h:91]   --->   Operation 962 'bitselect' 'tmp_460' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 963 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_42)   --->   "%tmp_461 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_35, i32 11)" [./layer.h:91]   --->   Operation 963 'bitselect' 'tmp_461' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 964 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_42)   --->   "%trunc_ln1503_42 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_41, i32 1, i32 15)" [./layer.h:92]   --->   Operation 964 'partselect' 'trunc_ln1503_42' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 965 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_42)   --->   "%sext_ln1503_42 = sext i15 %trunc_ln1503_42 to i16" [./layer.h:92]   --->   Operation 965 'sext' 'sext_ln1503_42' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 966 [1/1] (0.00ns)   --->   "%tmp_462 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_41, i32 1)" [./layer.h:92]   --->   Operation 966 'bitselect' 'tmp_462' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 967 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_42)   --->   "%xor_ln68_148 = xor i1 %tmp_459, %tmp_458" [./layer.h:92]   --->   Operation 967 'xor' 'xor_ln68_148' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 968 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_42)   --->   "%xor_ln68_149 = xor i1 %tmp_460, %tmp_461" [./layer.h:92]   --->   Operation 968 'xor' 'xor_ln68_149' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 969 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_42)   --->   "%xor_ln68_42 = xor i1 %xor_ln68_149, %xor_ln68_148" [./layer.h:92]   --->   Operation 969 'xor' 'xor_ln68_42' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 970 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_42)   --->   "%shl_ln68_41 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_42, i15 0)" [./layer.h:92]   --->   Operation 970 'bitconcatenate' 'shl_ln68_41' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 971 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln68_42 = or i16 %shl_ln68_41, %sext_ln1503_42" [./layer.h:92]   --->   Operation 971 'or' 'or_ln68_42' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 972 [1/1] (2.47ns)   --->   "%icmp_ln94_88 = icmp sgt i32 %zeros_added_2_41, 24" [./layer.h:94]   --->   Operation 972 'icmp' 'icmp_ln94_88' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 973 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_42)   --->   "%xor_ln94_65 = xor i1 %tmp_462, true" [./layer.h:94]   --->   Operation 973 'xor' 'xor_ln94_65' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 974 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln94_42 = or i1 %icmp_ln94_88, %xor_ln94_65" [./layer.h:94]   --->   Operation 974 'or' 'or_ln94_42' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 975 [1/1] (0.00ns)   --->   "%matrix_42_addr = getelementptr [100 x i1]* %matrix_42, i64 0, i64 %zext_ln96" [./layer.h:101]   --->   Operation 975 'getelementptr' 'matrix_42_addr' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 976 [1/1] (0.00ns)   --->   "br i1 %or_ln94_42, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.42, label %43" [./layer.h:94]   --->   Operation 976 'br' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 977 [1/1] (2.30ns)   --->   "store i1 false, i1* %matrix_42_addr, align 1" [./layer.h:96]   --->   Operation 977 'store' <Predicate = (!or_ln94_42)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_23 : Operation 978 [1/1] (2.55ns)   --->   "%add_ln97_42 = add nsw i32 %zeros_added_2_41, 1" [./layer.h:97]   --->   Operation 978 'add' 'add_ln97_42' <Predicate = (!or_ln94_42)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 979 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.43" [./layer.h:98]   --->   Operation 979 'br' <Predicate = (!or_ln94_42)> <Delay = 1.76>
ST_23 : Operation 980 [1/1] (2.30ns)   --->   "store i1 true, i1* %matrix_42_addr, align 1" [./layer.h:101]   --->   Operation 980 'store' <Predicate = (or_ln94_42)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_23 : Operation 981 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.43"   --->   Operation 981 'br' <Predicate = (or_ln94_42)> <Delay = 1.76>
ST_23 : Operation 982 [1/1] (0.00ns)   --->   "%zeros_added_2_42 = phi i32 [ %add_ln97_42, %43 ], [ %zeros_added_2_41, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.42 ]" [./layer.h:97]   --->   Operation 982 'phi' 'zeros_added_2_42' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 983 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_43)   --->   "%tmp_463 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_36, i32 8)" [./layer.h:91]   --->   Operation 983 'bitselect' 'tmp_463' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 984 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_43)   --->   "%tmp_464 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_36, i32 9)" [./layer.h:91]   --->   Operation 984 'bitselect' 'tmp_464' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 985 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_43)   --->   "%tmp_465 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_36, i32 11)" [./layer.h:91]   --->   Operation 985 'bitselect' 'tmp_465' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 986 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_43)   --->   "%trunc_ln1503_43 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_42, i32 1, i32 15)" [./layer.h:92]   --->   Operation 986 'partselect' 'trunc_ln1503_43' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 987 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_43)   --->   "%sext_ln1503_43 = sext i15 %trunc_ln1503_43 to i16" [./layer.h:92]   --->   Operation 987 'sext' 'sext_ln1503_43' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 988 [1/1] (0.00ns)   --->   "%tmp_466 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_42, i32 1)" [./layer.h:92]   --->   Operation 988 'bitselect' 'tmp_466' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 989 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_43)   --->   "%xor_ln68_150 = xor i1 %tmp_463, %tmp_462" [./layer.h:92]   --->   Operation 989 'xor' 'xor_ln68_150' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 990 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_43)   --->   "%xor_ln68_151 = xor i1 %tmp_464, %tmp_465" [./layer.h:92]   --->   Operation 990 'xor' 'xor_ln68_151' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 991 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_43)   --->   "%xor_ln68_43 = xor i1 %xor_ln68_151, %xor_ln68_150" [./layer.h:92]   --->   Operation 991 'xor' 'xor_ln68_43' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 992 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_43)   --->   "%shl_ln68_42 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_43, i15 0)" [./layer.h:92]   --->   Operation 992 'bitconcatenate' 'shl_ln68_42' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 993 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln68_43 = or i16 %shl_ln68_42, %sext_ln1503_43" [./layer.h:92]   --->   Operation 993 'or' 'or_ln68_43' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 994 [1/1] (2.47ns)   --->   "%icmp_ln94_89 = icmp sgt i32 %zeros_added_2_42, 24" [./layer.h:94]   --->   Operation 994 'icmp' 'icmp_ln94_89' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 995 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_43)   --->   "%xor_ln94_66 = xor i1 %tmp_466, true" [./layer.h:94]   --->   Operation 995 'xor' 'xor_ln94_66' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 996 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln94_43 = or i1 %icmp_ln94_89, %xor_ln94_66" [./layer.h:94]   --->   Operation 996 'or' 'or_ln94_43' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 997 [1/1] (0.00ns)   --->   "%matrix_43_addr = getelementptr [100 x i1]* %matrix_43, i64 0, i64 %zext_ln96" [./layer.h:101]   --->   Operation 997 'getelementptr' 'matrix_43_addr' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 998 [1/1] (0.00ns)   --->   "br i1 %or_ln94_43, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.43, label %44" [./layer.h:94]   --->   Operation 998 'br' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 999 [1/1] (2.30ns)   --->   "store i1 false, i1* %matrix_43_addr, align 1" [./layer.h:96]   --->   Operation 999 'store' <Predicate = (!or_ln94_43)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_23 : Operation 1000 [1/1] (2.55ns)   --->   "%add_ln97_43 = add nsw i32 %zeros_added_2_42, 1" [./layer.h:97]   --->   Operation 1000 'add' 'add_ln97_43' <Predicate = (!or_ln94_43)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1001 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.44" [./layer.h:98]   --->   Operation 1001 'br' <Predicate = (!or_ln94_43)> <Delay = 1.76>
ST_23 : Operation 1002 [1/1] (2.30ns)   --->   "store i1 true, i1* %matrix_43_addr, align 1" [./layer.h:101]   --->   Operation 1002 'store' <Predicate = (or_ln94_43)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_23 : Operation 1003 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.44"   --->   Operation 1003 'br' <Predicate = (or_ln94_43)> <Delay = 1.76>

State 24 <SV = 23> <Delay = 7.77>
ST_24 : Operation 1004 [1/1] (0.00ns)   --->   "%zeros_added_2_43 = phi i32 [ %add_ln97_43, %44 ], [ %zeros_added_2_42, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.43 ]" [./layer.h:97]   --->   Operation 1004 'phi' 'zeros_added_2_43' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1005 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_44)   --->   "%tmp_467 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_37, i32 8)" [./layer.h:91]   --->   Operation 1005 'bitselect' 'tmp_467' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1006 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_44)   --->   "%tmp_468 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_37, i32 9)" [./layer.h:91]   --->   Operation 1006 'bitselect' 'tmp_468' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1007 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_44)   --->   "%tmp_469 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_37, i32 11)" [./layer.h:91]   --->   Operation 1007 'bitselect' 'tmp_469' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1008 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_44)   --->   "%trunc_ln1503_44 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_43, i32 1, i32 15)" [./layer.h:92]   --->   Operation 1008 'partselect' 'trunc_ln1503_44' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1009 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_44)   --->   "%sext_ln1503_44 = sext i15 %trunc_ln1503_44 to i16" [./layer.h:92]   --->   Operation 1009 'sext' 'sext_ln1503_44' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1010 [1/1] (0.00ns)   --->   "%tmp_470 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_43, i32 1)" [./layer.h:92]   --->   Operation 1010 'bitselect' 'tmp_470' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1011 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_44)   --->   "%xor_ln68_152 = xor i1 %tmp_467, %tmp_466" [./layer.h:92]   --->   Operation 1011 'xor' 'xor_ln68_152' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1012 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_44)   --->   "%xor_ln68_153 = xor i1 %tmp_468, %tmp_469" [./layer.h:92]   --->   Operation 1012 'xor' 'xor_ln68_153' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1013 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_44)   --->   "%xor_ln68_44 = xor i1 %xor_ln68_153, %xor_ln68_152" [./layer.h:92]   --->   Operation 1013 'xor' 'xor_ln68_44' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1014 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_44)   --->   "%shl_ln68_43 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_44, i15 0)" [./layer.h:92]   --->   Operation 1014 'bitconcatenate' 'shl_ln68_43' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1015 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln68_44 = or i16 %shl_ln68_43, %sext_ln1503_44" [./layer.h:92]   --->   Operation 1015 'or' 'or_ln68_44' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1016 [1/1] (2.47ns)   --->   "%icmp_ln94_90 = icmp sgt i32 %zeros_added_2_43, 24" [./layer.h:94]   --->   Operation 1016 'icmp' 'icmp_ln94_90' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1017 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_44)   --->   "%xor_ln94_67 = xor i1 %tmp_470, true" [./layer.h:94]   --->   Operation 1017 'xor' 'xor_ln94_67' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1018 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln94_44 = or i1 %icmp_ln94_90, %xor_ln94_67" [./layer.h:94]   --->   Operation 1018 'or' 'or_ln94_44' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1019 [1/1] (0.00ns)   --->   "%matrix_44_addr = getelementptr [100 x i1]* %matrix_44, i64 0, i64 %zext_ln96" [./layer.h:101]   --->   Operation 1019 'getelementptr' 'matrix_44_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1020 [1/1] (0.00ns)   --->   "br i1 %or_ln94_44, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.44, label %45" [./layer.h:94]   --->   Operation 1020 'br' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1021 [1/1] (2.30ns)   --->   "store i1 false, i1* %matrix_44_addr, align 1" [./layer.h:96]   --->   Operation 1021 'store' <Predicate = (!or_ln94_44)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_24 : Operation 1022 [1/1] (2.55ns)   --->   "%add_ln97_44 = add nsw i32 %zeros_added_2_43, 1" [./layer.h:97]   --->   Operation 1022 'add' 'add_ln97_44' <Predicate = (!or_ln94_44)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1023 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.45" [./layer.h:98]   --->   Operation 1023 'br' <Predicate = (!or_ln94_44)> <Delay = 1.76>
ST_24 : Operation 1024 [1/1] (2.30ns)   --->   "store i1 true, i1* %matrix_44_addr, align 1" [./layer.h:101]   --->   Operation 1024 'store' <Predicate = (or_ln94_44)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_24 : Operation 1025 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.45"   --->   Operation 1025 'br' <Predicate = (or_ln94_44)> <Delay = 1.76>
ST_24 : Operation 1026 [1/1] (0.00ns)   --->   "%zeros_added_2_44 = phi i32 [ %add_ln97_44, %45 ], [ %zeros_added_2_43, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.44 ]" [./layer.h:97]   --->   Operation 1026 'phi' 'zeros_added_2_44' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1027 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_45)   --->   "%tmp_471 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_38, i32 8)" [./layer.h:91]   --->   Operation 1027 'bitselect' 'tmp_471' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1028 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_45)   --->   "%tmp_472 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_38, i32 9)" [./layer.h:91]   --->   Operation 1028 'bitselect' 'tmp_472' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1029 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_45)   --->   "%tmp_473 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_38, i32 11)" [./layer.h:91]   --->   Operation 1029 'bitselect' 'tmp_473' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1030 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_45)   --->   "%trunc_ln1503_s = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_44, i32 1, i32 15)" [./layer.h:92]   --->   Operation 1030 'partselect' 'trunc_ln1503_s' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1031 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_45)   --->   "%sext_ln1503_45 = sext i15 %trunc_ln1503_s to i16" [./layer.h:92]   --->   Operation 1031 'sext' 'sext_ln1503_45' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1032 [1/1] (0.00ns)   --->   "%tmp_474 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_44, i32 1)" [./layer.h:92]   --->   Operation 1032 'bitselect' 'tmp_474' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1033 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_45)   --->   "%xor_ln68_154 = xor i1 %tmp_471, %tmp_470" [./layer.h:92]   --->   Operation 1033 'xor' 'xor_ln68_154' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1034 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_45)   --->   "%xor_ln68_155 = xor i1 %tmp_472, %tmp_473" [./layer.h:92]   --->   Operation 1034 'xor' 'xor_ln68_155' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1035 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_45)   --->   "%xor_ln68_45 = xor i1 %xor_ln68_155, %xor_ln68_154" [./layer.h:92]   --->   Operation 1035 'xor' 'xor_ln68_45' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1036 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_45)   --->   "%shl_ln68_44 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_45, i15 0)" [./layer.h:92]   --->   Operation 1036 'bitconcatenate' 'shl_ln68_44' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1037 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln68_45 = or i16 %shl_ln68_44, %sext_ln1503_45" [./layer.h:92]   --->   Operation 1037 'or' 'or_ln68_45' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1038 [1/1] (2.47ns)   --->   "%icmp_ln94_91 = icmp sgt i32 %zeros_added_2_44, 24" [./layer.h:94]   --->   Operation 1038 'icmp' 'icmp_ln94_91' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1039 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_45)   --->   "%xor_ln94_68 = xor i1 %tmp_474, true" [./layer.h:94]   --->   Operation 1039 'xor' 'xor_ln94_68' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1040 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln94_45 = or i1 %icmp_ln94_91, %xor_ln94_68" [./layer.h:94]   --->   Operation 1040 'or' 'or_ln94_45' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1041 [1/1] (0.00ns)   --->   "%matrix_45_addr = getelementptr [100 x i1]* %matrix_45, i64 0, i64 %zext_ln96" [./layer.h:101]   --->   Operation 1041 'getelementptr' 'matrix_45_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1042 [1/1] (0.00ns)   --->   "br i1 %or_ln94_45, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.45, label %46" [./layer.h:94]   --->   Operation 1042 'br' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1043 [1/1] (2.30ns)   --->   "store i1 false, i1* %matrix_45_addr, align 1" [./layer.h:96]   --->   Operation 1043 'store' <Predicate = (!or_ln94_45)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_24 : Operation 1044 [1/1] (2.55ns)   --->   "%add_ln97_45 = add nsw i32 %zeros_added_2_44, 1" [./layer.h:97]   --->   Operation 1044 'add' 'add_ln97_45' <Predicate = (!or_ln94_45)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1045 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.46" [./layer.h:98]   --->   Operation 1045 'br' <Predicate = (!or_ln94_45)> <Delay = 1.76>
ST_24 : Operation 1046 [1/1] (2.30ns)   --->   "store i1 true, i1* %matrix_45_addr, align 1" [./layer.h:101]   --->   Operation 1046 'store' <Predicate = (or_ln94_45)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_24 : Operation 1047 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.46"   --->   Operation 1047 'br' <Predicate = (or_ln94_45)> <Delay = 1.76>

State 25 <SV = 24> <Delay = 7.77>
ST_25 : Operation 1048 [1/1] (0.00ns)   --->   "%zeros_added_2_45 = phi i32 [ %add_ln97_45, %46 ], [ %zeros_added_2_44, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.45 ]" [./layer.h:97]   --->   Operation 1048 'phi' 'zeros_added_2_45' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1049 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_46)   --->   "%tmp_475 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_39, i32 8)" [./layer.h:91]   --->   Operation 1049 'bitselect' 'tmp_475' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1050 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_46)   --->   "%tmp_476 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_39, i32 9)" [./layer.h:91]   --->   Operation 1050 'bitselect' 'tmp_476' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1051 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_46)   --->   "%tmp_477 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_39, i32 11)" [./layer.h:91]   --->   Operation 1051 'bitselect' 'tmp_477' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1052 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_46)   --->   "%trunc_ln1503_45 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_45, i32 1, i32 15)" [./layer.h:92]   --->   Operation 1052 'partselect' 'trunc_ln1503_45' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1053 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_46)   --->   "%sext_ln1503_46 = sext i15 %trunc_ln1503_45 to i16" [./layer.h:92]   --->   Operation 1053 'sext' 'sext_ln1503_46' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1054 [1/1] (0.00ns)   --->   "%tmp_478 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_45, i32 1)" [./layer.h:92]   --->   Operation 1054 'bitselect' 'tmp_478' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1055 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_46)   --->   "%xor_ln68_156 = xor i1 %tmp_475, %tmp_474" [./layer.h:92]   --->   Operation 1055 'xor' 'xor_ln68_156' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1056 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_46)   --->   "%xor_ln68_157 = xor i1 %tmp_476, %tmp_477" [./layer.h:92]   --->   Operation 1056 'xor' 'xor_ln68_157' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1057 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_46)   --->   "%xor_ln68_46 = xor i1 %xor_ln68_157, %xor_ln68_156" [./layer.h:92]   --->   Operation 1057 'xor' 'xor_ln68_46' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1058 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_46)   --->   "%shl_ln68_45 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_46, i15 0)" [./layer.h:92]   --->   Operation 1058 'bitconcatenate' 'shl_ln68_45' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1059 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln68_46 = or i16 %shl_ln68_45, %sext_ln1503_46" [./layer.h:92]   --->   Operation 1059 'or' 'or_ln68_46' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1060 [1/1] (2.47ns)   --->   "%icmp_ln94_92 = icmp sgt i32 %zeros_added_2_45, 24" [./layer.h:94]   --->   Operation 1060 'icmp' 'icmp_ln94_92' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1061 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_46)   --->   "%xor_ln94_69 = xor i1 %tmp_478, true" [./layer.h:94]   --->   Operation 1061 'xor' 'xor_ln94_69' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1062 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln94_46 = or i1 %icmp_ln94_92, %xor_ln94_69" [./layer.h:94]   --->   Operation 1062 'or' 'or_ln94_46' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1063 [1/1] (0.00ns)   --->   "%matrix_46_addr = getelementptr [100 x i1]* %matrix_46, i64 0, i64 %zext_ln96" [./layer.h:101]   --->   Operation 1063 'getelementptr' 'matrix_46_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1064 [1/1] (0.00ns)   --->   "br i1 %or_ln94_46, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.46, label %47" [./layer.h:94]   --->   Operation 1064 'br' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1065 [1/1] (2.30ns)   --->   "store i1 false, i1* %matrix_46_addr, align 1" [./layer.h:96]   --->   Operation 1065 'store' <Predicate = (!or_ln94_46)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_25 : Operation 1066 [1/1] (2.55ns)   --->   "%add_ln97_46 = add nsw i32 %zeros_added_2_45, 1" [./layer.h:97]   --->   Operation 1066 'add' 'add_ln97_46' <Predicate = (!or_ln94_46)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1067 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.47" [./layer.h:98]   --->   Operation 1067 'br' <Predicate = (!or_ln94_46)> <Delay = 1.76>
ST_25 : Operation 1068 [1/1] (2.30ns)   --->   "store i1 true, i1* %matrix_46_addr, align 1" [./layer.h:101]   --->   Operation 1068 'store' <Predicate = (or_ln94_46)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_25 : Operation 1069 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.47"   --->   Operation 1069 'br' <Predicate = (or_ln94_46)> <Delay = 1.76>
ST_25 : Operation 1070 [1/1] (0.00ns)   --->   "%zeros_added_2_46 = phi i32 [ %add_ln97_46, %47 ], [ %zeros_added_2_45, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.46 ]" [./layer.h:97]   --->   Operation 1070 'phi' 'zeros_added_2_46' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1071 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_47)   --->   "%tmp_479 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_40, i32 8)" [./layer.h:91]   --->   Operation 1071 'bitselect' 'tmp_479' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1072 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_47)   --->   "%tmp_480 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_40, i32 9)" [./layer.h:91]   --->   Operation 1072 'bitselect' 'tmp_480' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1073 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_47)   --->   "%tmp_481 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_40, i32 11)" [./layer.h:91]   --->   Operation 1073 'bitselect' 'tmp_481' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1074 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_47)   --->   "%trunc_ln1503_46 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_46, i32 1, i32 15)" [./layer.h:92]   --->   Operation 1074 'partselect' 'trunc_ln1503_46' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1075 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_47)   --->   "%sext_ln1503_47 = sext i15 %trunc_ln1503_46 to i16" [./layer.h:92]   --->   Operation 1075 'sext' 'sext_ln1503_47' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1076 [1/1] (0.00ns)   --->   "%tmp_482 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_46, i32 1)" [./layer.h:92]   --->   Operation 1076 'bitselect' 'tmp_482' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1077 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_47)   --->   "%xor_ln68_158 = xor i1 %tmp_479, %tmp_478" [./layer.h:92]   --->   Operation 1077 'xor' 'xor_ln68_158' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1078 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_47)   --->   "%xor_ln68_159 = xor i1 %tmp_480, %tmp_481" [./layer.h:92]   --->   Operation 1078 'xor' 'xor_ln68_159' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1079 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_47)   --->   "%xor_ln68_47 = xor i1 %xor_ln68_159, %xor_ln68_158" [./layer.h:92]   --->   Operation 1079 'xor' 'xor_ln68_47' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1080 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_47)   --->   "%shl_ln68_46 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_47, i15 0)" [./layer.h:92]   --->   Operation 1080 'bitconcatenate' 'shl_ln68_46' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1081 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln68_47 = or i16 %shl_ln68_46, %sext_ln1503_47" [./layer.h:92]   --->   Operation 1081 'or' 'or_ln68_47' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1082 [1/1] (2.47ns)   --->   "%icmp_ln94_93 = icmp sgt i32 %zeros_added_2_46, 24" [./layer.h:94]   --->   Operation 1082 'icmp' 'icmp_ln94_93' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1083 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_47)   --->   "%xor_ln94_70 = xor i1 %tmp_482, true" [./layer.h:94]   --->   Operation 1083 'xor' 'xor_ln94_70' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1084 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln94_47 = or i1 %icmp_ln94_93, %xor_ln94_70" [./layer.h:94]   --->   Operation 1084 'or' 'or_ln94_47' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1085 [1/1] (0.00ns)   --->   "%matrix_47_addr = getelementptr [100 x i1]* %matrix_47, i64 0, i64 %zext_ln96" [./layer.h:101]   --->   Operation 1085 'getelementptr' 'matrix_47_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1086 [1/1] (0.00ns)   --->   "br i1 %or_ln94_47, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.47, label %48" [./layer.h:94]   --->   Operation 1086 'br' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1087 [1/1] (2.30ns)   --->   "store i1 false, i1* %matrix_47_addr, align 1" [./layer.h:96]   --->   Operation 1087 'store' <Predicate = (!or_ln94_47)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_25 : Operation 1088 [1/1] (2.55ns)   --->   "%add_ln97_47 = add nsw i32 %zeros_added_2_46, 1" [./layer.h:97]   --->   Operation 1088 'add' 'add_ln97_47' <Predicate = (!or_ln94_47)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1089 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.48" [./layer.h:98]   --->   Operation 1089 'br' <Predicate = (!or_ln94_47)> <Delay = 1.76>
ST_25 : Operation 1090 [1/1] (2.30ns)   --->   "store i1 true, i1* %matrix_47_addr, align 1" [./layer.h:101]   --->   Operation 1090 'store' <Predicate = (or_ln94_47)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_25 : Operation 1091 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.48"   --->   Operation 1091 'br' <Predicate = (or_ln94_47)> <Delay = 1.76>

State 26 <SV = 25> <Delay = 7.77>
ST_26 : Operation 1092 [1/1] (0.00ns)   --->   "%zeros_added_2_47 = phi i32 [ %add_ln97_47, %48 ], [ %zeros_added_2_46, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.47 ]" [./layer.h:97]   --->   Operation 1092 'phi' 'zeros_added_2_47' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1093 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_48)   --->   "%tmp_483 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_41, i32 8)" [./layer.h:91]   --->   Operation 1093 'bitselect' 'tmp_483' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1094 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_48)   --->   "%tmp_484 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_41, i32 9)" [./layer.h:91]   --->   Operation 1094 'bitselect' 'tmp_484' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1095 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_48)   --->   "%tmp_485 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_41, i32 11)" [./layer.h:91]   --->   Operation 1095 'bitselect' 'tmp_485' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1096 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_48)   --->   "%trunc_ln1503_47 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_47, i32 1, i32 15)" [./layer.h:92]   --->   Operation 1096 'partselect' 'trunc_ln1503_47' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1097 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_48)   --->   "%sext_ln1503_48 = sext i15 %trunc_ln1503_47 to i16" [./layer.h:92]   --->   Operation 1097 'sext' 'sext_ln1503_48' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1098 [1/1] (0.00ns)   --->   "%tmp_486 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_47, i32 1)" [./layer.h:92]   --->   Operation 1098 'bitselect' 'tmp_486' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1099 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_48)   --->   "%xor_ln68_160 = xor i1 %tmp_483, %tmp_482" [./layer.h:92]   --->   Operation 1099 'xor' 'xor_ln68_160' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1100 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_48)   --->   "%xor_ln68_161 = xor i1 %tmp_484, %tmp_485" [./layer.h:92]   --->   Operation 1100 'xor' 'xor_ln68_161' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1101 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_48)   --->   "%xor_ln68_48 = xor i1 %xor_ln68_161, %xor_ln68_160" [./layer.h:92]   --->   Operation 1101 'xor' 'xor_ln68_48' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1102 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_48)   --->   "%shl_ln68_47 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_48, i15 0)" [./layer.h:92]   --->   Operation 1102 'bitconcatenate' 'shl_ln68_47' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1103 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln68_48 = or i16 %shl_ln68_47, %sext_ln1503_48" [./layer.h:92]   --->   Operation 1103 'or' 'or_ln68_48' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1104 [1/1] (2.47ns)   --->   "%icmp_ln94_94 = icmp sgt i32 %zeros_added_2_47, 24" [./layer.h:94]   --->   Operation 1104 'icmp' 'icmp_ln94_94' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1105 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_48)   --->   "%xor_ln94_71 = xor i1 %tmp_486, true" [./layer.h:94]   --->   Operation 1105 'xor' 'xor_ln94_71' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1106 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln94_48 = or i1 %icmp_ln94_94, %xor_ln94_71" [./layer.h:94]   --->   Operation 1106 'or' 'or_ln94_48' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1107 [1/1] (0.00ns)   --->   "%matrix_48_addr = getelementptr [100 x i1]* %matrix_48, i64 0, i64 %zext_ln96" [./layer.h:101]   --->   Operation 1107 'getelementptr' 'matrix_48_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1108 [1/1] (0.00ns)   --->   "br i1 %or_ln94_48, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.48, label %49" [./layer.h:94]   --->   Operation 1108 'br' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1109 [1/1] (2.30ns)   --->   "store i1 false, i1* %matrix_48_addr, align 1" [./layer.h:96]   --->   Operation 1109 'store' <Predicate = (!or_ln94_48)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_26 : Operation 1110 [1/1] (2.55ns)   --->   "%add_ln97_48 = add nsw i32 %zeros_added_2_47, 1" [./layer.h:97]   --->   Operation 1110 'add' 'add_ln97_48' <Predicate = (!or_ln94_48)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1111 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.49" [./layer.h:98]   --->   Operation 1111 'br' <Predicate = (!or_ln94_48)> <Delay = 1.76>
ST_26 : Operation 1112 [1/1] (2.30ns)   --->   "store i1 true, i1* %matrix_48_addr, align 1" [./layer.h:101]   --->   Operation 1112 'store' <Predicate = (or_ln94_48)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_26 : Operation 1113 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.49"   --->   Operation 1113 'br' <Predicate = (or_ln94_48)> <Delay = 1.76>
ST_26 : Operation 1114 [1/1] (0.00ns)   --->   "%zeros_added_2_48 = phi i32 [ %add_ln97_48, %49 ], [ %zeros_added_2_47, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.48 ]" [./layer.h:97]   --->   Operation 1114 'phi' 'zeros_added_2_48' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1115 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_49)   --->   "%tmp_487 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_42, i32 8)" [./layer.h:91]   --->   Operation 1115 'bitselect' 'tmp_487' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1116 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_49)   --->   "%tmp_488 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_42, i32 9)" [./layer.h:91]   --->   Operation 1116 'bitselect' 'tmp_488' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1117 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_49)   --->   "%tmp_489 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_42, i32 11)" [./layer.h:91]   --->   Operation 1117 'bitselect' 'tmp_489' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1118 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_49)   --->   "%trunc_ln1503_48 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_48, i32 1, i32 15)" [./layer.h:92]   --->   Operation 1118 'partselect' 'trunc_ln1503_48' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1119 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_49)   --->   "%sext_ln1503_49 = sext i15 %trunc_ln1503_48 to i16" [./layer.h:92]   --->   Operation 1119 'sext' 'sext_ln1503_49' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1120 [1/1] (0.00ns)   --->   "%tmp_490 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_48, i32 1)" [./layer.h:92]   --->   Operation 1120 'bitselect' 'tmp_490' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1121 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_49)   --->   "%xor_ln68_162 = xor i1 %tmp_487, %tmp_486" [./layer.h:92]   --->   Operation 1121 'xor' 'xor_ln68_162' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1122 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_49)   --->   "%xor_ln68_163 = xor i1 %tmp_488, %tmp_489" [./layer.h:92]   --->   Operation 1122 'xor' 'xor_ln68_163' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1123 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_49)   --->   "%xor_ln68_49 = xor i1 %xor_ln68_163, %xor_ln68_162" [./layer.h:92]   --->   Operation 1123 'xor' 'xor_ln68_49' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1124 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_49)   --->   "%shl_ln68_48 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_49, i15 0)" [./layer.h:92]   --->   Operation 1124 'bitconcatenate' 'shl_ln68_48' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1125 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln68_49 = or i16 %shl_ln68_48, %sext_ln1503_49" [./layer.h:92]   --->   Operation 1125 'or' 'or_ln68_49' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1126 [1/1] (2.47ns)   --->   "%icmp_ln94_95 = icmp sgt i32 %zeros_added_2_48, 24" [./layer.h:94]   --->   Operation 1126 'icmp' 'icmp_ln94_95' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1127 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_49)   --->   "%xor_ln94_72 = xor i1 %tmp_490, true" [./layer.h:94]   --->   Operation 1127 'xor' 'xor_ln94_72' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1128 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln94_49 = or i1 %icmp_ln94_95, %xor_ln94_72" [./layer.h:94]   --->   Operation 1128 'or' 'or_ln94_49' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1129 [1/1] (0.00ns)   --->   "%matrix_49_addr = getelementptr [100 x i1]* %matrix_49, i64 0, i64 %zext_ln96" [./layer.h:101]   --->   Operation 1129 'getelementptr' 'matrix_49_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1130 [1/1] (0.00ns)   --->   "br i1 %or_ln94_49, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.49, label %50" [./layer.h:94]   --->   Operation 1130 'br' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1131 [1/1] (2.30ns)   --->   "store i1 false, i1* %matrix_49_addr, align 1" [./layer.h:96]   --->   Operation 1131 'store' <Predicate = (!or_ln94_49)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_26 : Operation 1132 [1/1] (2.55ns)   --->   "%add_ln97_49 = add nsw i32 %zeros_added_2_48, 1" [./layer.h:97]   --->   Operation 1132 'add' 'add_ln97_49' <Predicate = (!or_ln94_49)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1133 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.50" [./layer.h:98]   --->   Operation 1133 'br' <Predicate = (!or_ln94_49)> <Delay = 1.76>
ST_26 : Operation 1134 [1/1] (2.30ns)   --->   "store i1 true, i1* %matrix_49_addr, align 1" [./layer.h:101]   --->   Operation 1134 'store' <Predicate = (or_ln94_49)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_26 : Operation 1135 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.50"   --->   Operation 1135 'br' <Predicate = (or_ln94_49)> <Delay = 1.76>

State 27 <SV = 26> <Delay = 7.77>
ST_27 : Operation 1136 [1/1] (0.00ns)   --->   "%zeros_added_2_49 = phi i32 [ %add_ln97_49, %50 ], [ %zeros_added_2_48, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.49 ]" [./layer.h:97]   --->   Operation 1136 'phi' 'zeros_added_2_49' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1137 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_50)   --->   "%tmp_491 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_43, i32 8)" [./layer.h:91]   --->   Operation 1137 'bitselect' 'tmp_491' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1138 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_50)   --->   "%tmp_492 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_43, i32 9)" [./layer.h:91]   --->   Operation 1138 'bitselect' 'tmp_492' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1139 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_50)   --->   "%tmp_493 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_43, i32 11)" [./layer.h:91]   --->   Operation 1139 'bitselect' 'tmp_493' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1140 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_50)   --->   "%trunc_ln1503_49 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_49, i32 1, i32 15)" [./layer.h:92]   --->   Operation 1140 'partselect' 'trunc_ln1503_49' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1141 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_50)   --->   "%sext_ln1503_50 = sext i15 %trunc_ln1503_49 to i16" [./layer.h:92]   --->   Operation 1141 'sext' 'sext_ln1503_50' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1142 [1/1] (0.00ns)   --->   "%tmp_494 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_49, i32 1)" [./layer.h:92]   --->   Operation 1142 'bitselect' 'tmp_494' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1143 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_50)   --->   "%xor_ln68_164 = xor i1 %tmp_491, %tmp_490" [./layer.h:92]   --->   Operation 1143 'xor' 'xor_ln68_164' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1144 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_50)   --->   "%xor_ln68_165 = xor i1 %tmp_492, %tmp_493" [./layer.h:92]   --->   Operation 1144 'xor' 'xor_ln68_165' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1145 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_50)   --->   "%xor_ln68_50 = xor i1 %xor_ln68_165, %xor_ln68_164" [./layer.h:92]   --->   Operation 1145 'xor' 'xor_ln68_50' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1146 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_50)   --->   "%shl_ln68_49 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_50, i15 0)" [./layer.h:92]   --->   Operation 1146 'bitconcatenate' 'shl_ln68_49' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1147 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln68_50 = or i16 %shl_ln68_49, %sext_ln1503_50" [./layer.h:92]   --->   Operation 1147 'or' 'or_ln68_50' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1148 [1/1] (2.47ns)   --->   "%icmp_ln94_96 = icmp sgt i32 %zeros_added_2_49, 24" [./layer.h:94]   --->   Operation 1148 'icmp' 'icmp_ln94_96' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1149 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_50)   --->   "%xor_ln94_73 = xor i1 %tmp_494, true" [./layer.h:94]   --->   Operation 1149 'xor' 'xor_ln94_73' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1150 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln94_50 = or i1 %icmp_ln94_96, %xor_ln94_73" [./layer.h:94]   --->   Operation 1150 'or' 'or_ln94_50' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1151 [1/1] (0.00ns)   --->   "%matrix_50_addr = getelementptr [100 x i1]* %matrix_50, i64 0, i64 %zext_ln96" [./layer.h:101]   --->   Operation 1151 'getelementptr' 'matrix_50_addr' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1152 [1/1] (0.00ns)   --->   "br i1 %or_ln94_50, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.50, label %51" [./layer.h:94]   --->   Operation 1152 'br' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1153 [1/1] (2.30ns)   --->   "store i1 false, i1* %matrix_50_addr, align 1" [./layer.h:96]   --->   Operation 1153 'store' <Predicate = (!or_ln94_50)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_27 : Operation 1154 [1/1] (2.55ns)   --->   "%add_ln97_50 = add nsw i32 %zeros_added_2_49, 1" [./layer.h:97]   --->   Operation 1154 'add' 'add_ln97_50' <Predicate = (!or_ln94_50)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1155 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.51" [./layer.h:98]   --->   Operation 1155 'br' <Predicate = (!or_ln94_50)> <Delay = 1.76>
ST_27 : Operation 1156 [1/1] (2.30ns)   --->   "store i1 true, i1* %matrix_50_addr, align 1" [./layer.h:101]   --->   Operation 1156 'store' <Predicate = (or_ln94_50)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_27 : Operation 1157 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.51"   --->   Operation 1157 'br' <Predicate = (or_ln94_50)> <Delay = 1.76>
ST_27 : Operation 1158 [1/1] (0.00ns)   --->   "%zeros_added_2_50 = phi i32 [ %add_ln97_50, %51 ], [ %zeros_added_2_49, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.50 ]" [./layer.h:97]   --->   Operation 1158 'phi' 'zeros_added_2_50' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1159 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_51)   --->   "%tmp_495 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_44, i32 8)" [./layer.h:91]   --->   Operation 1159 'bitselect' 'tmp_495' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1160 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_51)   --->   "%tmp_496 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_44, i32 9)" [./layer.h:91]   --->   Operation 1160 'bitselect' 'tmp_496' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1161 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_51)   --->   "%tmp_497 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_44, i32 11)" [./layer.h:91]   --->   Operation 1161 'bitselect' 'tmp_497' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1162 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_51)   --->   "%trunc_ln1503_50 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_50, i32 1, i32 15)" [./layer.h:92]   --->   Operation 1162 'partselect' 'trunc_ln1503_50' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1163 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_51)   --->   "%sext_ln1503_51 = sext i15 %trunc_ln1503_50 to i16" [./layer.h:92]   --->   Operation 1163 'sext' 'sext_ln1503_51' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1164 [1/1] (0.00ns)   --->   "%tmp_498 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_50, i32 1)" [./layer.h:92]   --->   Operation 1164 'bitselect' 'tmp_498' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1165 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_51)   --->   "%xor_ln68_166 = xor i1 %tmp_495, %tmp_494" [./layer.h:92]   --->   Operation 1165 'xor' 'xor_ln68_166' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1166 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_51)   --->   "%xor_ln68_167 = xor i1 %tmp_496, %tmp_497" [./layer.h:92]   --->   Operation 1166 'xor' 'xor_ln68_167' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1167 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_51)   --->   "%xor_ln68_51 = xor i1 %xor_ln68_167, %xor_ln68_166" [./layer.h:92]   --->   Operation 1167 'xor' 'xor_ln68_51' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1168 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_51)   --->   "%shl_ln68_50 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_51, i15 0)" [./layer.h:92]   --->   Operation 1168 'bitconcatenate' 'shl_ln68_50' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1169 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln68_51 = or i16 %shl_ln68_50, %sext_ln1503_51" [./layer.h:92]   --->   Operation 1169 'or' 'or_ln68_51' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1170 [1/1] (2.47ns)   --->   "%icmp_ln94_97 = icmp sgt i32 %zeros_added_2_50, 24" [./layer.h:94]   --->   Operation 1170 'icmp' 'icmp_ln94_97' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1171 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_51)   --->   "%xor_ln94_74 = xor i1 %tmp_498, true" [./layer.h:94]   --->   Operation 1171 'xor' 'xor_ln94_74' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1172 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln94_51 = or i1 %icmp_ln94_97, %xor_ln94_74" [./layer.h:94]   --->   Operation 1172 'or' 'or_ln94_51' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1173 [1/1] (0.00ns)   --->   "%matrix_51_addr = getelementptr [100 x i1]* %matrix_51, i64 0, i64 %zext_ln96" [./layer.h:101]   --->   Operation 1173 'getelementptr' 'matrix_51_addr' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1174 [1/1] (0.00ns)   --->   "br i1 %or_ln94_51, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.51, label %52" [./layer.h:94]   --->   Operation 1174 'br' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1175 [1/1] (2.30ns)   --->   "store i1 false, i1* %matrix_51_addr, align 1" [./layer.h:96]   --->   Operation 1175 'store' <Predicate = (!or_ln94_51)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_27 : Operation 1176 [1/1] (2.55ns)   --->   "%add_ln97_51 = add nsw i32 %zeros_added_2_50, 1" [./layer.h:97]   --->   Operation 1176 'add' 'add_ln97_51' <Predicate = (!or_ln94_51)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1177 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.52" [./layer.h:98]   --->   Operation 1177 'br' <Predicate = (!or_ln94_51)> <Delay = 1.76>
ST_27 : Operation 1178 [1/1] (2.30ns)   --->   "store i1 true, i1* %matrix_51_addr, align 1" [./layer.h:101]   --->   Operation 1178 'store' <Predicate = (or_ln94_51)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_27 : Operation 1179 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.52"   --->   Operation 1179 'br' <Predicate = (or_ln94_51)> <Delay = 1.76>

State 28 <SV = 27> <Delay = 7.77>
ST_28 : Operation 1180 [1/1] (0.00ns)   --->   "%zeros_added_2_51 = phi i32 [ %add_ln97_51, %52 ], [ %zeros_added_2_50, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.51 ]" [./layer.h:97]   --->   Operation 1180 'phi' 'zeros_added_2_51' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1181 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_52)   --->   "%tmp_499 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_45, i32 8)" [./layer.h:91]   --->   Operation 1181 'bitselect' 'tmp_499' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1182 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_52)   --->   "%tmp_500 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_45, i32 9)" [./layer.h:91]   --->   Operation 1182 'bitselect' 'tmp_500' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1183 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_52)   --->   "%tmp_501 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_45, i32 11)" [./layer.h:91]   --->   Operation 1183 'bitselect' 'tmp_501' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1184 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_52)   --->   "%trunc_ln1503_51 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_51, i32 1, i32 15)" [./layer.h:92]   --->   Operation 1184 'partselect' 'trunc_ln1503_51' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1185 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_52)   --->   "%sext_ln1503_52 = sext i15 %trunc_ln1503_51 to i16" [./layer.h:92]   --->   Operation 1185 'sext' 'sext_ln1503_52' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1186 [1/1] (0.00ns)   --->   "%tmp_502 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_51, i32 1)" [./layer.h:92]   --->   Operation 1186 'bitselect' 'tmp_502' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1187 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_52)   --->   "%xor_ln68_168 = xor i1 %tmp_499, %tmp_498" [./layer.h:92]   --->   Operation 1187 'xor' 'xor_ln68_168' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1188 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_52)   --->   "%xor_ln68_169 = xor i1 %tmp_500, %tmp_501" [./layer.h:92]   --->   Operation 1188 'xor' 'xor_ln68_169' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1189 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_52)   --->   "%xor_ln68_52 = xor i1 %xor_ln68_169, %xor_ln68_168" [./layer.h:92]   --->   Operation 1189 'xor' 'xor_ln68_52' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1190 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_52)   --->   "%shl_ln68_51 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_52, i15 0)" [./layer.h:92]   --->   Operation 1190 'bitconcatenate' 'shl_ln68_51' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1191 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln68_52 = or i16 %shl_ln68_51, %sext_ln1503_52" [./layer.h:92]   --->   Operation 1191 'or' 'or_ln68_52' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1192 [1/1] (2.47ns)   --->   "%icmp_ln94_98 = icmp sgt i32 %zeros_added_2_51, 24" [./layer.h:94]   --->   Operation 1192 'icmp' 'icmp_ln94_98' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1193 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_52)   --->   "%xor_ln94_75 = xor i1 %tmp_502, true" [./layer.h:94]   --->   Operation 1193 'xor' 'xor_ln94_75' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1194 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln94_52 = or i1 %icmp_ln94_98, %xor_ln94_75" [./layer.h:94]   --->   Operation 1194 'or' 'or_ln94_52' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1195 [1/1] (0.00ns)   --->   "%matrix_52_addr = getelementptr [100 x i1]* %matrix_52, i64 0, i64 %zext_ln96" [./layer.h:101]   --->   Operation 1195 'getelementptr' 'matrix_52_addr' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1196 [1/1] (0.00ns)   --->   "br i1 %or_ln94_52, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.52, label %53" [./layer.h:94]   --->   Operation 1196 'br' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1197 [1/1] (2.30ns)   --->   "store i1 false, i1* %matrix_52_addr, align 1" [./layer.h:96]   --->   Operation 1197 'store' <Predicate = (!or_ln94_52)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_28 : Operation 1198 [1/1] (2.55ns)   --->   "%add_ln97_52 = add nsw i32 %zeros_added_2_51, 1" [./layer.h:97]   --->   Operation 1198 'add' 'add_ln97_52' <Predicate = (!or_ln94_52)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1199 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.53" [./layer.h:98]   --->   Operation 1199 'br' <Predicate = (!or_ln94_52)> <Delay = 1.76>
ST_28 : Operation 1200 [1/1] (2.30ns)   --->   "store i1 true, i1* %matrix_52_addr, align 1" [./layer.h:101]   --->   Operation 1200 'store' <Predicate = (or_ln94_52)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_28 : Operation 1201 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.53"   --->   Operation 1201 'br' <Predicate = (or_ln94_52)> <Delay = 1.76>
ST_28 : Operation 1202 [1/1] (0.00ns)   --->   "%zeros_added_2_52 = phi i32 [ %add_ln97_52, %53 ], [ %zeros_added_2_51, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.52 ]" [./layer.h:97]   --->   Operation 1202 'phi' 'zeros_added_2_52' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1203 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_53)   --->   "%tmp_503 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_46, i32 8)" [./layer.h:91]   --->   Operation 1203 'bitselect' 'tmp_503' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1204 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_53)   --->   "%tmp_504 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_46, i32 9)" [./layer.h:91]   --->   Operation 1204 'bitselect' 'tmp_504' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1205 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_53)   --->   "%tmp_505 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_46, i32 11)" [./layer.h:91]   --->   Operation 1205 'bitselect' 'tmp_505' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1206 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_53)   --->   "%trunc_ln1503_52 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_52, i32 1, i32 15)" [./layer.h:92]   --->   Operation 1206 'partselect' 'trunc_ln1503_52' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1207 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_53)   --->   "%sext_ln1503_53 = sext i15 %trunc_ln1503_52 to i16" [./layer.h:92]   --->   Operation 1207 'sext' 'sext_ln1503_53' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1208 [1/1] (0.00ns)   --->   "%tmp_506 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_52, i32 1)" [./layer.h:92]   --->   Operation 1208 'bitselect' 'tmp_506' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1209 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_53)   --->   "%xor_ln68_170 = xor i1 %tmp_503, %tmp_502" [./layer.h:92]   --->   Operation 1209 'xor' 'xor_ln68_170' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1210 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_53)   --->   "%xor_ln68_171 = xor i1 %tmp_504, %tmp_505" [./layer.h:92]   --->   Operation 1210 'xor' 'xor_ln68_171' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1211 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_53)   --->   "%xor_ln68_53 = xor i1 %xor_ln68_171, %xor_ln68_170" [./layer.h:92]   --->   Operation 1211 'xor' 'xor_ln68_53' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1212 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_53)   --->   "%shl_ln68_52 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_53, i15 0)" [./layer.h:92]   --->   Operation 1212 'bitconcatenate' 'shl_ln68_52' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1213 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln68_53 = or i16 %shl_ln68_52, %sext_ln1503_53" [./layer.h:92]   --->   Operation 1213 'or' 'or_ln68_53' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1214 [1/1] (2.47ns)   --->   "%icmp_ln94_99 = icmp sgt i32 %zeros_added_2_52, 24" [./layer.h:94]   --->   Operation 1214 'icmp' 'icmp_ln94_99' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1215 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_53)   --->   "%xor_ln94_76 = xor i1 %tmp_506, true" [./layer.h:94]   --->   Operation 1215 'xor' 'xor_ln94_76' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1216 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln94_53 = or i1 %icmp_ln94_99, %xor_ln94_76" [./layer.h:94]   --->   Operation 1216 'or' 'or_ln94_53' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1217 [1/1] (0.00ns)   --->   "%matrix_53_addr = getelementptr [100 x i1]* %matrix_53, i64 0, i64 %zext_ln96" [./layer.h:101]   --->   Operation 1217 'getelementptr' 'matrix_53_addr' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1218 [1/1] (0.00ns)   --->   "br i1 %or_ln94_53, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.53, label %54" [./layer.h:94]   --->   Operation 1218 'br' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1219 [1/1] (2.30ns)   --->   "store i1 false, i1* %matrix_53_addr, align 1" [./layer.h:96]   --->   Operation 1219 'store' <Predicate = (!or_ln94_53)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_28 : Operation 1220 [1/1] (2.55ns)   --->   "%add_ln97_53 = add nsw i32 %zeros_added_2_52, 1" [./layer.h:97]   --->   Operation 1220 'add' 'add_ln97_53' <Predicate = (!or_ln94_53)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1221 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.54" [./layer.h:98]   --->   Operation 1221 'br' <Predicate = (!or_ln94_53)> <Delay = 1.76>
ST_28 : Operation 1222 [1/1] (2.30ns)   --->   "store i1 true, i1* %matrix_53_addr, align 1" [./layer.h:101]   --->   Operation 1222 'store' <Predicate = (or_ln94_53)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_28 : Operation 1223 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.54"   --->   Operation 1223 'br' <Predicate = (or_ln94_53)> <Delay = 1.76>

State 29 <SV = 28> <Delay = 7.77>
ST_29 : Operation 1224 [1/1] (0.00ns)   --->   "%zeros_added_2_53 = phi i32 [ %add_ln97_53, %54 ], [ %zeros_added_2_52, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.53 ]" [./layer.h:97]   --->   Operation 1224 'phi' 'zeros_added_2_53' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1225 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_54)   --->   "%tmp_507 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_47, i32 8)" [./layer.h:91]   --->   Operation 1225 'bitselect' 'tmp_507' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1226 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_54)   --->   "%tmp_508 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_47, i32 9)" [./layer.h:91]   --->   Operation 1226 'bitselect' 'tmp_508' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1227 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_54)   --->   "%tmp_509 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_47, i32 11)" [./layer.h:91]   --->   Operation 1227 'bitselect' 'tmp_509' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1228 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_54)   --->   "%trunc_ln1503_53 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_53, i32 1, i32 15)" [./layer.h:92]   --->   Operation 1228 'partselect' 'trunc_ln1503_53' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1229 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_54)   --->   "%sext_ln1503_54 = sext i15 %trunc_ln1503_53 to i16" [./layer.h:92]   --->   Operation 1229 'sext' 'sext_ln1503_54' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1230 [1/1] (0.00ns)   --->   "%tmp_510 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_53, i32 1)" [./layer.h:92]   --->   Operation 1230 'bitselect' 'tmp_510' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1231 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_54)   --->   "%xor_ln68_172 = xor i1 %tmp_507, %tmp_506" [./layer.h:92]   --->   Operation 1231 'xor' 'xor_ln68_172' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1232 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_54)   --->   "%xor_ln68_173 = xor i1 %tmp_508, %tmp_509" [./layer.h:92]   --->   Operation 1232 'xor' 'xor_ln68_173' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1233 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_54)   --->   "%xor_ln68_54 = xor i1 %xor_ln68_173, %xor_ln68_172" [./layer.h:92]   --->   Operation 1233 'xor' 'xor_ln68_54' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1234 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_54)   --->   "%shl_ln68_53 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_54, i15 0)" [./layer.h:92]   --->   Operation 1234 'bitconcatenate' 'shl_ln68_53' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1235 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln68_54 = or i16 %shl_ln68_53, %sext_ln1503_54" [./layer.h:92]   --->   Operation 1235 'or' 'or_ln68_54' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1236 [1/1] (2.47ns)   --->   "%icmp_ln94_100 = icmp sgt i32 %zeros_added_2_53, 24" [./layer.h:94]   --->   Operation 1236 'icmp' 'icmp_ln94_100' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1237 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_54)   --->   "%xor_ln94_77 = xor i1 %tmp_510, true" [./layer.h:94]   --->   Operation 1237 'xor' 'xor_ln94_77' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1238 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln94_54 = or i1 %icmp_ln94_100, %xor_ln94_77" [./layer.h:94]   --->   Operation 1238 'or' 'or_ln94_54' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1239 [1/1] (0.00ns)   --->   "%matrix_54_addr = getelementptr [100 x i1]* %matrix_54, i64 0, i64 %zext_ln96" [./layer.h:101]   --->   Operation 1239 'getelementptr' 'matrix_54_addr' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1240 [1/1] (0.00ns)   --->   "br i1 %or_ln94_54, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.54, label %55" [./layer.h:94]   --->   Operation 1240 'br' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1241 [1/1] (2.30ns)   --->   "store i1 false, i1* %matrix_54_addr, align 1" [./layer.h:96]   --->   Operation 1241 'store' <Predicate = (!or_ln94_54)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_29 : Operation 1242 [1/1] (2.55ns)   --->   "%add_ln97_54 = add nsw i32 %zeros_added_2_53, 1" [./layer.h:97]   --->   Operation 1242 'add' 'add_ln97_54' <Predicate = (!or_ln94_54)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1243 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.55" [./layer.h:98]   --->   Operation 1243 'br' <Predicate = (!or_ln94_54)> <Delay = 1.76>
ST_29 : Operation 1244 [1/1] (2.30ns)   --->   "store i1 true, i1* %matrix_54_addr, align 1" [./layer.h:101]   --->   Operation 1244 'store' <Predicate = (or_ln94_54)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_29 : Operation 1245 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.55"   --->   Operation 1245 'br' <Predicate = (or_ln94_54)> <Delay = 1.76>
ST_29 : Operation 1246 [1/1] (0.00ns)   --->   "%zeros_added_2_54 = phi i32 [ %add_ln97_54, %55 ], [ %zeros_added_2_53, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.54 ]" [./layer.h:97]   --->   Operation 1246 'phi' 'zeros_added_2_54' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1247 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_55)   --->   "%tmp_511 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_48, i32 8)" [./layer.h:91]   --->   Operation 1247 'bitselect' 'tmp_511' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1248 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_55)   --->   "%tmp_512 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_48, i32 9)" [./layer.h:91]   --->   Operation 1248 'bitselect' 'tmp_512' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1249 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_55)   --->   "%tmp_513 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_48, i32 11)" [./layer.h:91]   --->   Operation 1249 'bitselect' 'tmp_513' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1250 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_55)   --->   "%trunc_ln1503_54 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_54, i32 1, i32 15)" [./layer.h:92]   --->   Operation 1250 'partselect' 'trunc_ln1503_54' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1251 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_55)   --->   "%sext_ln1503_55 = sext i15 %trunc_ln1503_54 to i16" [./layer.h:92]   --->   Operation 1251 'sext' 'sext_ln1503_55' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1252 [1/1] (0.00ns)   --->   "%tmp_514 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_54, i32 1)" [./layer.h:92]   --->   Operation 1252 'bitselect' 'tmp_514' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1253 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_55)   --->   "%xor_ln68_174 = xor i1 %tmp_511, %tmp_510" [./layer.h:92]   --->   Operation 1253 'xor' 'xor_ln68_174' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1254 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_55)   --->   "%xor_ln68_175 = xor i1 %tmp_512, %tmp_513" [./layer.h:92]   --->   Operation 1254 'xor' 'xor_ln68_175' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1255 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_55)   --->   "%xor_ln68_55 = xor i1 %xor_ln68_175, %xor_ln68_174" [./layer.h:92]   --->   Operation 1255 'xor' 'xor_ln68_55' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1256 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_55)   --->   "%shl_ln68_54 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_55, i15 0)" [./layer.h:92]   --->   Operation 1256 'bitconcatenate' 'shl_ln68_54' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1257 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln68_55 = or i16 %shl_ln68_54, %sext_ln1503_55" [./layer.h:92]   --->   Operation 1257 'or' 'or_ln68_55' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1258 [1/1] (2.47ns)   --->   "%icmp_ln94_101 = icmp sgt i32 %zeros_added_2_54, 24" [./layer.h:94]   --->   Operation 1258 'icmp' 'icmp_ln94_101' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1259 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_55)   --->   "%xor_ln94_78 = xor i1 %tmp_514, true" [./layer.h:94]   --->   Operation 1259 'xor' 'xor_ln94_78' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1260 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln94_55 = or i1 %icmp_ln94_101, %xor_ln94_78" [./layer.h:94]   --->   Operation 1260 'or' 'or_ln94_55' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1261 [1/1] (0.00ns)   --->   "%matrix_55_addr = getelementptr [100 x i1]* %matrix_55, i64 0, i64 %zext_ln96" [./layer.h:101]   --->   Operation 1261 'getelementptr' 'matrix_55_addr' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1262 [1/1] (0.00ns)   --->   "br i1 %or_ln94_55, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.55, label %56" [./layer.h:94]   --->   Operation 1262 'br' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1263 [1/1] (2.30ns)   --->   "store i1 false, i1* %matrix_55_addr, align 1" [./layer.h:96]   --->   Operation 1263 'store' <Predicate = (!or_ln94_55)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_29 : Operation 1264 [1/1] (2.55ns)   --->   "%add_ln97_55 = add nsw i32 %zeros_added_2_54, 1" [./layer.h:97]   --->   Operation 1264 'add' 'add_ln97_55' <Predicate = (!or_ln94_55)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1265 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.56" [./layer.h:98]   --->   Operation 1265 'br' <Predicate = (!or_ln94_55)> <Delay = 1.76>
ST_29 : Operation 1266 [1/1] (2.30ns)   --->   "store i1 true, i1* %matrix_55_addr, align 1" [./layer.h:101]   --->   Operation 1266 'store' <Predicate = (or_ln94_55)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_29 : Operation 1267 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.56"   --->   Operation 1267 'br' <Predicate = (or_ln94_55)> <Delay = 1.76>

State 30 <SV = 29> <Delay = 7.77>
ST_30 : Operation 1268 [1/1] (0.00ns)   --->   "%zeros_added_2_55 = phi i32 [ %add_ln97_55, %56 ], [ %zeros_added_2_54, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.55 ]" [./layer.h:97]   --->   Operation 1268 'phi' 'zeros_added_2_55' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1269 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_56)   --->   "%tmp_515 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_49, i32 8)" [./layer.h:91]   --->   Operation 1269 'bitselect' 'tmp_515' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1270 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_56)   --->   "%tmp_516 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_49, i32 9)" [./layer.h:91]   --->   Operation 1270 'bitselect' 'tmp_516' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1271 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_56)   --->   "%tmp_517 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_49, i32 11)" [./layer.h:91]   --->   Operation 1271 'bitselect' 'tmp_517' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1272 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_56)   --->   "%trunc_ln1503_55 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_55, i32 1, i32 15)" [./layer.h:92]   --->   Operation 1272 'partselect' 'trunc_ln1503_55' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1273 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_56)   --->   "%sext_ln1503_56 = sext i15 %trunc_ln1503_55 to i16" [./layer.h:92]   --->   Operation 1273 'sext' 'sext_ln1503_56' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1274 [1/1] (0.00ns)   --->   "%tmp_518 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_55, i32 1)" [./layer.h:92]   --->   Operation 1274 'bitselect' 'tmp_518' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1275 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_56)   --->   "%xor_ln68_176 = xor i1 %tmp_515, %tmp_514" [./layer.h:92]   --->   Operation 1275 'xor' 'xor_ln68_176' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1276 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_56)   --->   "%xor_ln68_177 = xor i1 %tmp_516, %tmp_517" [./layer.h:92]   --->   Operation 1276 'xor' 'xor_ln68_177' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1277 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_56)   --->   "%xor_ln68_56 = xor i1 %xor_ln68_177, %xor_ln68_176" [./layer.h:92]   --->   Operation 1277 'xor' 'xor_ln68_56' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1278 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_56)   --->   "%shl_ln68_55 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_56, i15 0)" [./layer.h:92]   --->   Operation 1278 'bitconcatenate' 'shl_ln68_55' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1279 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln68_56 = or i16 %shl_ln68_55, %sext_ln1503_56" [./layer.h:92]   --->   Operation 1279 'or' 'or_ln68_56' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1280 [1/1] (2.47ns)   --->   "%icmp_ln94_102 = icmp sgt i32 %zeros_added_2_55, 24" [./layer.h:94]   --->   Operation 1280 'icmp' 'icmp_ln94_102' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1281 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_56)   --->   "%xor_ln94_79 = xor i1 %tmp_518, true" [./layer.h:94]   --->   Operation 1281 'xor' 'xor_ln94_79' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1282 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln94_56 = or i1 %icmp_ln94_102, %xor_ln94_79" [./layer.h:94]   --->   Operation 1282 'or' 'or_ln94_56' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1283 [1/1] (0.00ns)   --->   "%matrix_56_addr = getelementptr [100 x i1]* %matrix_56, i64 0, i64 %zext_ln96" [./layer.h:101]   --->   Operation 1283 'getelementptr' 'matrix_56_addr' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1284 [1/1] (0.00ns)   --->   "br i1 %or_ln94_56, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.56, label %57" [./layer.h:94]   --->   Operation 1284 'br' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1285 [1/1] (2.30ns)   --->   "store i1 false, i1* %matrix_56_addr, align 1" [./layer.h:96]   --->   Operation 1285 'store' <Predicate = (!or_ln94_56)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_30 : Operation 1286 [1/1] (2.55ns)   --->   "%add_ln97_56 = add nsw i32 %zeros_added_2_55, 1" [./layer.h:97]   --->   Operation 1286 'add' 'add_ln97_56' <Predicate = (!or_ln94_56)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1287 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.57" [./layer.h:98]   --->   Operation 1287 'br' <Predicate = (!or_ln94_56)> <Delay = 1.76>
ST_30 : Operation 1288 [1/1] (2.30ns)   --->   "store i1 true, i1* %matrix_56_addr, align 1" [./layer.h:101]   --->   Operation 1288 'store' <Predicate = (or_ln94_56)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_30 : Operation 1289 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.57"   --->   Operation 1289 'br' <Predicate = (or_ln94_56)> <Delay = 1.76>
ST_30 : Operation 1290 [1/1] (0.00ns)   --->   "%zeros_added_2_56 = phi i32 [ %add_ln97_56, %57 ], [ %zeros_added_2_55, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.56 ]" [./layer.h:97]   --->   Operation 1290 'phi' 'zeros_added_2_56' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1291 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_57)   --->   "%tmp_519 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_50, i32 8)" [./layer.h:91]   --->   Operation 1291 'bitselect' 'tmp_519' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1292 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_57)   --->   "%tmp_520 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_50, i32 9)" [./layer.h:91]   --->   Operation 1292 'bitselect' 'tmp_520' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1293 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_57)   --->   "%tmp_521 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_50, i32 11)" [./layer.h:91]   --->   Operation 1293 'bitselect' 'tmp_521' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1294 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_57)   --->   "%trunc_ln1503_56 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_56, i32 1, i32 15)" [./layer.h:92]   --->   Operation 1294 'partselect' 'trunc_ln1503_56' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1295 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_57)   --->   "%sext_ln1503_57 = sext i15 %trunc_ln1503_56 to i16" [./layer.h:92]   --->   Operation 1295 'sext' 'sext_ln1503_57' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1296 [1/1] (0.00ns)   --->   "%tmp_522 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_56, i32 1)" [./layer.h:92]   --->   Operation 1296 'bitselect' 'tmp_522' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1297 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_57)   --->   "%xor_ln68_178 = xor i1 %tmp_519, %tmp_518" [./layer.h:92]   --->   Operation 1297 'xor' 'xor_ln68_178' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1298 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_57)   --->   "%xor_ln68_179 = xor i1 %tmp_520, %tmp_521" [./layer.h:92]   --->   Operation 1298 'xor' 'xor_ln68_179' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1299 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_57)   --->   "%xor_ln68_57 = xor i1 %xor_ln68_179, %xor_ln68_178" [./layer.h:92]   --->   Operation 1299 'xor' 'xor_ln68_57' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1300 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_57)   --->   "%shl_ln68_56 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_57, i15 0)" [./layer.h:92]   --->   Operation 1300 'bitconcatenate' 'shl_ln68_56' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1301 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln68_57 = or i16 %shl_ln68_56, %sext_ln1503_57" [./layer.h:92]   --->   Operation 1301 'or' 'or_ln68_57' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1302 [1/1] (2.47ns)   --->   "%icmp_ln94_103 = icmp sgt i32 %zeros_added_2_56, 24" [./layer.h:94]   --->   Operation 1302 'icmp' 'icmp_ln94_103' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1303 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_57)   --->   "%xor_ln94_80 = xor i1 %tmp_522, true" [./layer.h:94]   --->   Operation 1303 'xor' 'xor_ln94_80' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1304 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln94_57 = or i1 %icmp_ln94_103, %xor_ln94_80" [./layer.h:94]   --->   Operation 1304 'or' 'or_ln94_57' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1305 [1/1] (0.00ns)   --->   "%matrix_57_addr = getelementptr [100 x i1]* %matrix_57, i64 0, i64 %zext_ln96" [./layer.h:101]   --->   Operation 1305 'getelementptr' 'matrix_57_addr' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1306 [1/1] (0.00ns)   --->   "br i1 %or_ln94_57, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.57, label %58" [./layer.h:94]   --->   Operation 1306 'br' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1307 [1/1] (2.30ns)   --->   "store i1 false, i1* %matrix_57_addr, align 1" [./layer.h:96]   --->   Operation 1307 'store' <Predicate = (!or_ln94_57)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_30 : Operation 1308 [1/1] (2.55ns)   --->   "%add_ln97_57 = add nsw i32 %zeros_added_2_56, 1" [./layer.h:97]   --->   Operation 1308 'add' 'add_ln97_57' <Predicate = (!or_ln94_57)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1309 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.58" [./layer.h:98]   --->   Operation 1309 'br' <Predicate = (!or_ln94_57)> <Delay = 1.76>
ST_30 : Operation 1310 [1/1] (2.30ns)   --->   "store i1 true, i1* %matrix_57_addr, align 1" [./layer.h:101]   --->   Operation 1310 'store' <Predicate = (or_ln94_57)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_30 : Operation 1311 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.58"   --->   Operation 1311 'br' <Predicate = (or_ln94_57)> <Delay = 1.76>
ST_30 : Operation 1312 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_58)   --->   "%tmp_523 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_51, i32 8)" [./layer.h:91]   --->   Operation 1312 'bitselect' 'tmp_523' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1313 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_58)   --->   "%tmp_524 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_51, i32 9)" [./layer.h:91]   --->   Operation 1313 'bitselect' 'tmp_524' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1314 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_58)   --->   "%tmp_525 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_51, i32 11)" [./layer.h:91]   --->   Operation 1314 'bitselect' 'tmp_525' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1315 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_58)   --->   "%trunc_ln1503_57 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_57, i32 1, i32 15)" [./layer.h:92]   --->   Operation 1315 'partselect' 'trunc_ln1503_57' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1316 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_58)   --->   "%sext_ln1503_58 = sext i15 %trunc_ln1503_57 to i16" [./layer.h:92]   --->   Operation 1316 'sext' 'sext_ln1503_58' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1317 [1/1] (0.00ns)   --->   "%tmp_526 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_57, i32 1)" [./layer.h:92]   --->   Operation 1317 'bitselect' 'tmp_526' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1318 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_58)   --->   "%xor_ln68_180 = xor i1 %tmp_523, %tmp_522" [./layer.h:92]   --->   Operation 1318 'xor' 'xor_ln68_180' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1319 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_58)   --->   "%xor_ln68_181 = xor i1 %tmp_524, %tmp_525" [./layer.h:92]   --->   Operation 1319 'xor' 'xor_ln68_181' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1320 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_58)   --->   "%xor_ln68_58 = xor i1 %xor_ln68_181, %xor_ln68_180" [./layer.h:92]   --->   Operation 1320 'xor' 'xor_ln68_58' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1321 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_58)   --->   "%shl_ln68_57 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_58, i15 0)" [./layer.h:92]   --->   Operation 1321 'bitconcatenate' 'shl_ln68_57' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1322 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln68_58 = or i16 %shl_ln68_57, %sext_ln1503_58" [./layer.h:92]   --->   Operation 1322 'or' 'or_ln68_58' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 7.77>
ST_31 : Operation 1323 [1/1] (0.00ns)   --->   "%zeros_added_2_57 = phi i32 [ %add_ln97_57, %58 ], [ %zeros_added_2_56, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.57 ]" [./layer.h:97]   --->   Operation 1323 'phi' 'zeros_added_2_57' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1324 [1/1] (2.47ns)   --->   "%icmp_ln94_104 = icmp sgt i32 %zeros_added_2_57, 24" [./layer.h:94]   --->   Operation 1324 'icmp' 'icmp_ln94_104' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1325 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_58)   --->   "%xor_ln94_81 = xor i1 %tmp_526, true" [./layer.h:94]   --->   Operation 1325 'xor' 'xor_ln94_81' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1326 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln94_58 = or i1 %icmp_ln94_104, %xor_ln94_81" [./layer.h:94]   --->   Operation 1326 'or' 'or_ln94_58' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1327 [1/1] (0.00ns)   --->   "%matrix_58_addr = getelementptr [100 x i1]* %matrix_58, i64 0, i64 %zext_ln96" [./layer.h:101]   --->   Operation 1327 'getelementptr' 'matrix_58_addr' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1328 [1/1] (0.00ns)   --->   "br i1 %or_ln94_58, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.58, label %59" [./layer.h:94]   --->   Operation 1328 'br' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1329 [1/1] (2.30ns)   --->   "store i1 false, i1* %matrix_58_addr, align 1" [./layer.h:96]   --->   Operation 1329 'store' <Predicate = (!or_ln94_58)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_31 : Operation 1330 [1/1] (2.55ns)   --->   "%add_ln97_58 = add nsw i32 %zeros_added_2_57, 1" [./layer.h:97]   --->   Operation 1330 'add' 'add_ln97_58' <Predicate = (!or_ln94_58)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1331 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.59" [./layer.h:98]   --->   Operation 1331 'br' <Predicate = (!or_ln94_58)> <Delay = 1.76>
ST_31 : Operation 1332 [1/1] (2.30ns)   --->   "store i1 true, i1* %matrix_58_addr, align 1" [./layer.h:101]   --->   Operation 1332 'store' <Predicate = (or_ln94_58)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_31 : Operation 1333 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.59"   --->   Operation 1333 'br' <Predicate = (or_ln94_58)> <Delay = 1.76>
ST_31 : Operation 1334 [1/1] (0.00ns)   --->   "%zeros_added_2_58 = phi i32 [ %add_ln97_58, %59 ], [ %zeros_added_2_57, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.58 ]" [./layer.h:97]   --->   Operation 1334 'phi' 'zeros_added_2_58' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1335 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_59)   --->   "%tmp_527 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_52, i32 8)" [./layer.h:91]   --->   Operation 1335 'bitselect' 'tmp_527' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1336 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_59)   --->   "%tmp_528 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_52, i32 9)" [./layer.h:91]   --->   Operation 1336 'bitselect' 'tmp_528' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1337 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_59)   --->   "%tmp_529 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_52, i32 11)" [./layer.h:91]   --->   Operation 1337 'bitselect' 'tmp_529' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1338 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_59)   --->   "%trunc_ln1503_58 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_58, i32 1, i32 15)" [./layer.h:92]   --->   Operation 1338 'partselect' 'trunc_ln1503_58' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1339 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_59)   --->   "%sext_ln1503_59 = sext i15 %trunc_ln1503_58 to i16" [./layer.h:92]   --->   Operation 1339 'sext' 'sext_ln1503_59' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1340 [1/1] (0.00ns)   --->   "%tmp_530 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_58, i32 1)" [./layer.h:92]   --->   Operation 1340 'bitselect' 'tmp_530' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1341 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_59)   --->   "%xor_ln68_182 = xor i1 %tmp_527, %tmp_526" [./layer.h:92]   --->   Operation 1341 'xor' 'xor_ln68_182' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1342 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_59)   --->   "%xor_ln68_183 = xor i1 %tmp_528, %tmp_529" [./layer.h:92]   --->   Operation 1342 'xor' 'xor_ln68_183' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1343 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_59)   --->   "%xor_ln68_59 = xor i1 %xor_ln68_183, %xor_ln68_182" [./layer.h:92]   --->   Operation 1343 'xor' 'xor_ln68_59' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1344 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_59)   --->   "%shl_ln68_58 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_59, i15 0)" [./layer.h:92]   --->   Operation 1344 'bitconcatenate' 'shl_ln68_58' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1345 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln68_59 = or i16 %shl_ln68_58, %sext_ln1503_59" [./layer.h:92]   --->   Operation 1345 'or' 'or_ln68_59' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1346 [1/1] (2.47ns)   --->   "%icmp_ln94_105 = icmp sgt i32 %zeros_added_2_58, 24" [./layer.h:94]   --->   Operation 1346 'icmp' 'icmp_ln94_105' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1347 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_59)   --->   "%xor_ln94_82 = xor i1 %tmp_530, true" [./layer.h:94]   --->   Operation 1347 'xor' 'xor_ln94_82' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1348 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln94_59 = or i1 %icmp_ln94_105, %xor_ln94_82" [./layer.h:94]   --->   Operation 1348 'or' 'or_ln94_59' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1349 [1/1] (0.00ns)   --->   "%matrix_59_addr = getelementptr [100 x i1]* %matrix_59, i64 0, i64 %zext_ln96" [./layer.h:101]   --->   Operation 1349 'getelementptr' 'matrix_59_addr' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1350 [1/1] (0.00ns)   --->   "br i1 %or_ln94_59, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.59, label %60" [./layer.h:94]   --->   Operation 1350 'br' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1351 [1/1] (2.30ns)   --->   "store i1 false, i1* %matrix_59_addr, align 1" [./layer.h:96]   --->   Operation 1351 'store' <Predicate = (!or_ln94_59)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_31 : Operation 1352 [1/1] (2.55ns)   --->   "%add_ln97_59 = add nsw i32 %zeros_added_2_58, 1" [./layer.h:97]   --->   Operation 1352 'add' 'add_ln97_59' <Predicate = (!or_ln94_59)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1353 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.60" [./layer.h:98]   --->   Operation 1353 'br' <Predicate = (!or_ln94_59)> <Delay = 1.76>
ST_31 : Operation 1354 [1/1] (2.30ns)   --->   "store i1 true, i1* %matrix_59_addr, align 1" [./layer.h:101]   --->   Operation 1354 'store' <Predicate = (or_ln94_59)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_31 : Operation 1355 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.60"   --->   Operation 1355 'br' <Predicate = (or_ln94_59)> <Delay = 1.76>
ST_31 : Operation 1356 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_60)   --->   "%tmp_531 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_53, i32 8)" [./layer.h:91]   --->   Operation 1356 'bitselect' 'tmp_531' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1357 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_60)   --->   "%tmp_532 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_53, i32 9)" [./layer.h:91]   --->   Operation 1357 'bitselect' 'tmp_532' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1358 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_60)   --->   "%tmp_533 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_53, i32 11)" [./layer.h:91]   --->   Operation 1358 'bitselect' 'tmp_533' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1359 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_60)   --->   "%trunc_ln1503_59 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_59, i32 1, i32 15)" [./layer.h:92]   --->   Operation 1359 'partselect' 'trunc_ln1503_59' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1360 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_60)   --->   "%sext_ln1503_60 = sext i15 %trunc_ln1503_59 to i16" [./layer.h:92]   --->   Operation 1360 'sext' 'sext_ln1503_60' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1361 [1/1] (0.00ns)   --->   "%tmp_534 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_59, i32 1)" [./layer.h:92]   --->   Operation 1361 'bitselect' 'tmp_534' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1362 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_60)   --->   "%xor_ln68_184 = xor i1 %tmp_531, %tmp_530" [./layer.h:92]   --->   Operation 1362 'xor' 'xor_ln68_184' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1363 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_60)   --->   "%xor_ln68_185 = xor i1 %tmp_532, %tmp_533" [./layer.h:92]   --->   Operation 1363 'xor' 'xor_ln68_185' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1364 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_60)   --->   "%xor_ln68_60 = xor i1 %xor_ln68_185, %xor_ln68_184" [./layer.h:92]   --->   Operation 1364 'xor' 'xor_ln68_60' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1365 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_60)   --->   "%shl_ln68_59 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_60, i15 0)" [./layer.h:92]   --->   Operation 1365 'bitconcatenate' 'shl_ln68_59' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1366 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln68_60 = or i16 %shl_ln68_59, %sext_ln1503_60" [./layer.h:92]   --->   Operation 1366 'or' 'or_ln68_60' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 7.77>
ST_32 : Operation 1367 [1/1] (0.00ns)   --->   "%zeros_added_2_59 = phi i32 [ %add_ln97_59, %60 ], [ %zeros_added_2_58, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.59 ]" [./layer.h:97]   --->   Operation 1367 'phi' 'zeros_added_2_59' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1368 [1/1] (2.47ns)   --->   "%icmp_ln94_106 = icmp sgt i32 %zeros_added_2_59, 24" [./layer.h:94]   --->   Operation 1368 'icmp' 'icmp_ln94_106' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1369 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_60)   --->   "%xor_ln94_83 = xor i1 %tmp_534, true" [./layer.h:94]   --->   Operation 1369 'xor' 'xor_ln94_83' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1370 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln94_60 = or i1 %icmp_ln94_106, %xor_ln94_83" [./layer.h:94]   --->   Operation 1370 'or' 'or_ln94_60' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1371 [1/1] (0.00ns)   --->   "%matrix_60_addr = getelementptr [100 x i1]* %matrix_60, i64 0, i64 %zext_ln96" [./layer.h:101]   --->   Operation 1371 'getelementptr' 'matrix_60_addr' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1372 [1/1] (0.00ns)   --->   "br i1 %or_ln94_60, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.60, label %61" [./layer.h:94]   --->   Operation 1372 'br' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1373 [1/1] (2.30ns)   --->   "store i1 false, i1* %matrix_60_addr, align 1" [./layer.h:96]   --->   Operation 1373 'store' <Predicate = (!or_ln94_60)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_32 : Operation 1374 [1/1] (2.55ns)   --->   "%add_ln97_60 = add nsw i32 %zeros_added_2_59, 1" [./layer.h:97]   --->   Operation 1374 'add' 'add_ln97_60' <Predicate = (!or_ln94_60)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1375 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.61" [./layer.h:98]   --->   Operation 1375 'br' <Predicate = (!or_ln94_60)> <Delay = 1.76>
ST_32 : Operation 1376 [1/1] (2.30ns)   --->   "store i1 true, i1* %matrix_60_addr, align 1" [./layer.h:101]   --->   Operation 1376 'store' <Predicate = (or_ln94_60)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_32 : Operation 1377 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.61"   --->   Operation 1377 'br' <Predicate = (or_ln94_60)> <Delay = 1.76>
ST_32 : Operation 1378 [1/1] (0.00ns)   --->   "%zeros_added_2_60 = phi i32 [ %add_ln97_60, %61 ], [ %zeros_added_2_59, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.60 ]" [./layer.h:97]   --->   Operation 1378 'phi' 'zeros_added_2_60' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1379 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_61)   --->   "%tmp_535 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_54, i32 8)" [./layer.h:91]   --->   Operation 1379 'bitselect' 'tmp_535' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1380 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_61)   --->   "%tmp_536 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_54, i32 9)" [./layer.h:91]   --->   Operation 1380 'bitselect' 'tmp_536' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1381 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_61)   --->   "%tmp_537 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_54, i32 11)" [./layer.h:91]   --->   Operation 1381 'bitselect' 'tmp_537' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1382 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_61)   --->   "%trunc_ln1503_60 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_60, i32 1, i32 15)" [./layer.h:92]   --->   Operation 1382 'partselect' 'trunc_ln1503_60' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1383 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_61)   --->   "%sext_ln1503_61 = sext i15 %trunc_ln1503_60 to i16" [./layer.h:92]   --->   Operation 1383 'sext' 'sext_ln1503_61' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1384 [1/1] (0.00ns)   --->   "%tmp_538 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_60, i32 1)" [./layer.h:92]   --->   Operation 1384 'bitselect' 'tmp_538' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1385 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_61)   --->   "%xor_ln68_186 = xor i1 %tmp_535, %tmp_534" [./layer.h:92]   --->   Operation 1385 'xor' 'xor_ln68_186' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1386 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_61)   --->   "%xor_ln68_187 = xor i1 %tmp_536, %tmp_537" [./layer.h:92]   --->   Operation 1386 'xor' 'xor_ln68_187' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1387 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_61)   --->   "%xor_ln68_61 = xor i1 %xor_ln68_187, %xor_ln68_186" [./layer.h:92]   --->   Operation 1387 'xor' 'xor_ln68_61' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1388 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_61)   --->   "%shl_ln68_60 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_61, i15 0)" [./layer.h:92]   --->   Operation 1388 'bitconcatenate' 'shl_ln68_60' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1389 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln68_61 = or i16 %shl_ln68_60, %sext_ln1503_61" [./layer.h:92]   --->   Operation 1389 'or' 'or_ln68_61' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1390 [1/1] (2.47ns)   --->   "%icmp_ln94_107 = icmp sgt i32 %zeros_added_2_60, 24" [./layer.h:94]   --->   Operation 1390 'icmp' 'icmp_ln94_107' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1391 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_61)   --->   "%xor_ln94_84 = xor i1 %tmp_538, true" [./layer.h:94]   --->   Operation 1391 'xor' 'xor_ln94_84' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1392 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln94_61 = or i1 %icmp_ln94_107, %xor_ln94_84" [./layer.h:94]   --->   Operation 1392 'or' 'or_ln94_61' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1393 [1/1] (0.00ns)   --->   "%matrix_61_addr = getelementptr [100 x i1]* %matrix_61, i64 0, i64 %zext_ln96" [./layer.h:101]   --->   Operation 1393 'getelementptr' 'matrix_61_addr' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1394 [1/1] (0.00ns)   --->   "br i1 %or_ln94_61, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.61, label %62" [./layer.h:94]   --->   Operation 1394 'br' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1395 [1/1] (2.30ns)   --->   "store i1 false, i1* %matrix_61_addr, align 1" [./layer.h:96]   --->   Operation 1395 'store' <Predicate = (!or_ln94_61)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_32 : Operation 1396 [1/1] (2.55ns)   --->   "%add_ln97_61 = add nsw i32 %zeros_added_2_60, 1" [./layer.h:97]   --->   Operation 1396 'add' 'add_ln97_61' <Predicate = (!or_ln94_61)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1397 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.62" [./layer.h:98]   --->   Operation 1397 'br' <Predicate = (!or_ln94_61)> <Delay = 1.76>
ST_32 : Operation 1398 [1/1] (2.30ns)   --->   "store i1 true, i1* %matrix_61_addr, align 1" [./layer.h:101]   --->   Operation 1398 'store' <Predicate = (or_ln94_61)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_32 : Operation 1399 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.62"   --->   Operation 1399 'br' <Predicate = (or_ln94_61)> <Delay = 1.76>
ST_32 : Operation 1400 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_62)   --->   "%tmp_539 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_55, i32 8)" [./layer.h:91]   --->   Operation 1400 'bitselect' 'tmp_539' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1401 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_62)   --->   "%tmp_540 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_55, i32 9)" [./layer.h:91]   --->   Operation 1401 'bitselect' 'tmp_540' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1402 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_62)   --->   "%tmp_541 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_55, i32 11)" [./layer.h:91]   --->   Operation 1402 'bitselect' 'tmp_541' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1403 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_62)   --->   "%trunc_ln1503_61 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_61, i32 1, i32 15)" [./layer.h:92]   --->   Operation 1403 'partselect' 'trunc_ln1503_61' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1404 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_62)   --->   "%sext_ln1503_62 = sext i15 %trunc_ln1503_61 to i16" [./layer.h:92]   --->   Operation 1404 'sext' 'sext_ln1503_62' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1405 [1/1] (0.00ns)   --->   "%tmp_542 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_61, i32 1)" [./layer.h:92]   --->   Operation 1405 'bitselect' 'tmp_542' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1406 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_62)   --->   "%xor_ln68_188 = xor i1 %tmp_539, %tmp_538" [./layer.h:92]   --->   Operation 1406 'xor' 'xor_ln68_188' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1407 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_62)   --->   "%xor_ln68_189 = xor i1 %tmp_540, %tmp_541" [./layer.h:92]   --->   Operation 1407 'xor' 'xor_ln68_189' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1408 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_62)   --->   "%xor_ln68_62 = xor i1 %xor_ln68_189, %xor_ln68_188" [./layer.h:92]   --->   Operation 1408 'xor' 'xor_ln68_62' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1409 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_62)   --->   "%shl_ln68_61 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_62, i15 0)" [./layer.h:92]   --->   Operation 1409 'bitconcatenate' 'shl_ln68_61' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1410 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln68_62 = or i16 %shl_ln68_61, %sext_ln1503_62" [./layer.h:92]   --->   Operation 1410 'or' 'or_ln68_62' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 8.64>
ST_33 : Operation 1411 [1/1] (0.00ns)   --->   "%zeros_added_2_61 = phi i32 [ %add_ln97_61, %62 ], [ %zeros_added_2_60, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.61 ]" [./layer.h:97]   --->   Operation 1411 'phi' 'zeros_added_2_61' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1412 [1/1] (2.47ns)   --->   "%icmp_ln94_108 = icmp sgt i32 %zeros_added_2_61, 24" [./layer.h:94]   --->   Operation 1412 'icmp' 'icmp_ln94_108' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1413 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_62)   --->   "%xor_ln94_85 = xor i1 %tmp_542, true" [./layer.h:94]   --->   Operation 1413 'xor' 'xor_ln94_85' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1414 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln94_62 = or i1 %icmp_ln94_108, %xor_ln94_85" [./layer.h:94]   --->   Operation 1414 'or' 'or_ln94_62' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1415 [1/1] (0.00ns)   --->   "%matrix_62_addr = getelementptr [100 x i1]* %matrix_62, i64 0, i64 %zext_ln96" [./layer.h:101]   --->   Operation 1415 'getelementptr' 'matrix_62_addr' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1416 [1/1] (0.00ns)   --->   "br i1 %or_ln94_62, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.62, label %63" [./layer.h:94]   --->   Operation 1416 'br' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1417 [1/1] (2.30ns)   --->   "store i1 false, i1* %matrix_62_addr, align 1" [./layer.h:96]   --->   Operation 1417 'store' <Predicate = (!or_ln94_62)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_33 : Operation 1418 [1/1] (2.55ns)   --->   "%add_ln97_62 = add nsw i32 %zeros_added_2_61, 1" [./layer.h:97]   --->   Operation 1418 'add' 'add_ln97_62' <Predicate = (!or_ln94_62)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1419 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.63" [./layer.h:98]   --->   Operation 1419 'br' <Predicate = (!or_ln94_62)> <Delay = 1.76>
ST_33 : Operation 1420 [1/1] (2.30ns)   --->   "store i1 true, i1* %matrix_62_addr, align 1" [./layer.h:101]   --->   Operation 1420 'store' <Predicate = (or_ln94_62)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_33 : Operation 1421 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.63"   --->   Operation 1421 'br' <Predicate = (or_ln94_62)> <Delay = 1.76>
ST_33 : Operation 1422 [1/1] (0.00ns)   --->   "%zeros_added_2_62 = phi i32 [ %add_ln97_62, %63 ], [ %zeros_added_2_61, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.62 ]" [./layer.h:97]   --->   Operation 1422 'phi' 'zeros_added_2_62' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1423 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_63)   --->   "%tmp_543 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_56, i32 8)" [./layer.h:91]   --->   Operation 1423 'bitselect' 'tmp_543' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1424 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_63)   --->   "%tmp_544 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_56, i32 9)" [./layer.h:91]   --->   Operation 1424 'bitselect' 'tmp_544' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1425 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_63)   --->   "%tmp_545 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_56, i32 11)" [./layer.h:91]   --->   Operation 1425 'bitselect' 'tmp_545' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1426 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_63)   --->   "%trunc_ln1503_62 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_62, i32 1, i32 15)" [./layer.h:92]   --->   Operation 1426 'partselect' 'trunc_ln1503_62' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1427 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_63)   --->   "%sext_ln1503_63 = sext i15 %trunc_ln1503_62 to i16" [./layer.h:92]   --->   Operation 1427 'sext' 'sext_ln1503_63' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1428 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_63)   --->   "%tmp_546 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_62, i32 1)" [./layer.h:92]   --->   Operation 1428 'bitselect' 'tmp_546' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1429 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_63)   --->   "%xor_ln68_190 = xor i1 %tmp_543, %tmp_542" [./layer.h:92]   --->   Operation 1429 'xor' 'xor_ln68_190' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1430 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_63)   --->   "%xor_ln68_191 = xor i1 %tmp_544, %tmp_545" [./layer.h:92]   --->   Operation 1430 'xor' 'xor_ln68_191' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1431 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_63)   --->   "%xor_ln68_63 = xor i1 %xor_ln68_191, %xor_ln68_190" [./layer.h:92]   --->   Operation 1431 'xor' 'xor_ln68_63' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1432 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_63)   --->   "%shl_ln68_62 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_63, i15 0)" [./layer.h:92]   --->   Operation 1432 'bitconcatenate' 'shl_ln68_62' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1433 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln68_63 = or i16 %shl_ln68_62, %sext_ln1503_63" [./layer.h:92]   --->   Operation 1433 'or' 'or_ln68_63' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1434 [1/1] (2.47ns)   --->   "%icmp_ln94_109 = icmp sgt i32 %zeros_added_2_62, 24" [./layer.h:94]   --->   Operation 1434 'icmp' 'icmp_ln94_109' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1435 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_63)   --->   "%xor_ln94_86 = xor i1 %tmp_546, true" [./layer.h:94]   --->   Operation 1435 'xor' 'xor_ln94_86' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1436 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln94_63 = or i1 %icmp_ln94_109, %xor_ln94_86" [./layer.h:94]   --->   Operation 1436 'or' 'or_ln94_63' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1437 [1/1] (0.00ns)   --->   "%matrix_63_addr = getelementptr [100 x i1]* %matrix_63, i64 0, i64 %zext_ln96" [./layer.h:101]   --->   Operation 1437 'getelementptr' 'matrix_63_addr' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1438 [1/1] (0.00ns)   --->   "br i1 %or_ln94_63, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.63, label %64" [./layer.h:94]   --->   Operation 1438 'br' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1439 [1/1] (2.30ns)   --->   "store i1 false, i1* %matrix_63_addr, align 1" [./layer.h:96]   --->   Operation 1439 'store' <Predicate = (!or_ln94_63)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_33 : Operation 1440 [1/1] (2.55ns)   --->   "%add_ln97_63 = add nsw i32 %zeros_added_2_62, 1" [./layer.h:97]   --->   Operation 1440 'add' 'add_ln97_63' <Predicate = (!or_ln94_63)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1441 [1/1] (1.76ns)   --->   "br label %.backedge.backedge" [./layer.h:98]   --->   Operation 1441 'br' <Predicate = (!or_ln94_63)> <Delay = 1.76>
ST_33 : Operation 1442 [1/1] (2.30ns)   --->   "store i1 true, i1* %matrix_63_addr, align 1" [./layer.h:101]   --->   Operation 1442 'store' <Predicate = (or_ln94_63)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_33 : Operation 1443 [1/1] (1.76ns)   --->   "br label %.backedge.backedge"   --->   Operation 1443 'br' <Predicate = (or_ln94_63)> <Delay = 1.76>
ST_33 : Operation 1444 [1/1] (0.00ns)   --->   "%zeros_added_0_be = phi i32 [ %add_ln97_63, %64 ], [ %zeros_added_2_62, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.63 ]" [./layer.h:97]   --->   Operation 1444 'phi' 'zeros_added_0_be' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1445 [1/1] (0.00ns)   --->   "br label %.backedge"   --->   Operation 1445 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('lfsr.V') with incoming values : ('lfsr.V', ./layer.h:84) ('or_ln68_63', ./layer.h:92) [70]  (1.77 ns)

 <State 2>: 7.77ns
The critical path consists of the following:
	'phi' operation ('zeros_added_0', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_1', ./layer.h:97) ('add_ln97_2', ./layer.h:97) ('add_ln97_3', ./layer.h:97) ('add_ln97_4', ./layer.h:97) ('add_ln97_5', ./layer.h:97) ('add_ln97_6', ./layer.h:97) ('add_ln97_7', ./layer.h:97) ('add_ln97_8', ./layer.h:97) ('add_ln97_9', ./layer.h:97) ('add_ln97_10', ./layer.h:97) ('add_ln97_11', ./layer.h:97) ('add_ln97_12', ./layer.h:97) ('add_ln97_13', ./layer.h:97) ('add_ln97_14', ./layer.h:97) ('add_ln97_15', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) ('add_ln97_47', ./layer.h:97) ('add_ln97_48', ./layer.h:97) ('add_ln97_49', ./layer.h:97) ('add_ln97_50', ./layer.h:97) ('add_ln97_51', ./layer.h:97) ('add_ln97_52', ./layer.h:97) ('add_ln97_53', ./layer.h:97) ('add_ln97_54', ./layer.h:97) ('add_ln97_55', ./layer.h:97) ('add_ln97_56', ./layer.h:97) ('add_ln97_57', ./layer.h:97) ('add_ln97_58', ./layer.h:97) ('add_ln97_59', ./layer.h:97) ('add_ln97_60', ./layer.h:97) ('add_ln97_61', ./layer.h:97) ('add_ln97_62', ./layer.h:97) ('add_ln97_63', ./layer.h:97) [71]  (0 ns)
	'add' operation ('add_ln97', ./layer.h:97) [99]  (2.55 ns)
	multiplexor before 'phi' operation ('zeros_added_2_0', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_1', ./layer.h:97) ('add_ln97_2', ./layer.h:97) ('add_ln97_3', ./layer.h:97) ('add_ln97_4', ./layer.h:97) ('add_ln97_5', ./layer.h:97) ('add_ln97_6', ./layer.h:97) ('add_ln97_7', ./layer.h:97) ('add_ln97_8', ./layer.h:97) ('add_ln97_9', ./layer.h:97) ('add_ln97_10', ./layer.h:97) ('add_ln97_11', ./layer.h:97) ('add_ln97_12', ./layer.h:97) ('add_ln97_13', ./layer.h:97) ('add_ln97_14', ./layer.h:97) ('add_ln97_15', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) ('add_ln97_47', ./layer.h:97) ('add_ln97_48', ./layer.h:97) ('add_ln97_49', ./layer.h:97) ('add_ln97_50', ./layer.h:97) ('add_ln97_51', ./layer.h:97) ('add_ln97_52', ./layer.h:97) ('add_ln97_53', ./layer.h:97) ('add_ln97_54', ./layer.h:97) ('add_ln97_55', ./layer.h:97) ('add_ln97_56', ./layer.h:97) ('add_ln97_57', ./layer.h:97) ('add_ln97_58', ./layer.h:97) ('add_ln97_59', ./layer.h:97) ('add_ln97_60', ./layer.h:97) ('add_ln97_61', ./layer.h:97) ('add_ln97_62', ./layer.h:97) ('add_ln97_63', ./layer.h:97) [105]  (1.77 ns)
	'phi' operation ('zeros_added_2_0', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_1', ./layer.h:97) ('add_ln97_2', ./layer.h:97) ('add_ln97_3', ./layer.h:97) ('add_ln97_4', ./layer.h:97) ('add_ln97_5', ./layer.h:97) ('add_ln97_6', ./layer.h:97) ('add_ln97_7', ./layer.h:97) ('add_ln97_8', ./layer.h:97) ('add_ln97_9', ./layer.h:97) ('add_ln97_10', ./layer.h:97) ('add_ln97_11', ./layer.h:97) ('add_ln97_12', ./layer.h:97) ('add_ln97_13', ./layer.h:97) ('add_ln97_14', ./layer.h:97) ('add_ln97_15', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) ('add_ln97_47', ./layer.h:97) ('add_ln97_48', ./layer.h:97) ('add_ln97_49', ./layer.h:97) ('add_ln97_50', ./layer.h:97) ('add_ln97_51', ./layer.h:97) ('add_ln97_52', ./layer.h:97) ('add_ln97_53', ./layer.h:97) ('add_ln97_54', ./layer.h:97) ('add_ln97_55', ./layer.h:97) ('add_ln97_56', ./layer.h:97) ('add_ln97_57', ./layer.h:97) ('add_ln97_58', ./layer.h:97) ('add_ln97_59', ./layer.h:97) ('add_ln97_60', ./layer.h:97) ('add_ln97_61', ./layer.h:97) ('add_ln97_62', ./layer.h:97) ('add_ln97_63', ./layer.h:97) [105]  (0 ns)
	'icmp' operation ('icmp_ln94_47', ./layer.h:94) [116]  (2.47 ns)
	'or' operation ('or_ln94_1', ./layer.h:94) [118]  (0.978 ns)

 <State 3>: 7.77ns
The critical path consists of the following:
	'phi' operation ('zeros_added_2_1', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_1', ./layer.h:97) ('add_ln97_2', ./layer.h:97) ('add_ln97_3', ./layer.h:97) ('add_ln97_4', ./layer.h:97) ('add_ln97_5', ./layer.h:97) ('add_ln97_6', ./layer.h:97) ('add_ln97_7', ./layer.h:97) ('add_ln97_8', ./layer.h:97) ('add_ln97_9', ./layer.h:97) ('add_ln97_10', ./layer.h:97) ('add_ln97_11', ./layer.h:97) ('add_ln97_12', ./layer.h:97) ('add_ln97_13', ./layer.h:97) ('add_ln97_14', ./layer.h:97) ('add_ln97_15', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) ('add_ln97_47', ./layer.h:97) ('add_ln97_48', ./layer.h:97) ('add_ln97_49', ./layer.h:97) ('add_ln97_50', ./layer.h:97) ('add_ln97_51', ./layer.h:97) ('add_ln97_52', ./layer.h:97) ('add_ln97_53', ./layer.h:97) ('add_ln97_54', ./layer.h:97) ('add_ln97_55', ./layer.h:97) ('add_ln97_56', ./layer.h:97) ('add_ln97_57', ./layer.h:97) ('add_ln97_58', ./layer.h:97) ('add_ln97_59', ./layer.h:97) ('add_ln97_60', ./layer.h:97) ('add_ln97_61', ./layer.h:97) ('add_ln97_62', ./layer.h:97) ('add_ln97_63', ./layer.h:97) [129]  (0 ns)
	'add' operation ('add_ln97_2', ./layer.h:97) [146]  (2.55 ns)
	multiplexor before 'phi' operation ('zeros_added_2_2', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_1', ./layer.h:97) ('add_ln97_2', ./layer.h:97) ('add_ln97_3', ./layer.h:97) ('add_ln97_4', ./layer.h:97) ('add_ln97_5', ./layer.h:97) ('add_ln97_6', ./layer.h:97) ('add_ln97_7', ./layer.h:97) ('add_ln97_8', ./layer.h:97) ('add_ln97_9', ./layer.h:97) ('add_ln97_10', ./layer.h:97) ('add_ln97_11', ./layer.h:97) ('add_ln97_12', ./layer.h:97) ('add_ln97_13', ./layer.h:97) ('add_ln97_14', ./layer.h:97) ('add_ln97_15', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) ('add_ln97_47', ./layer.h:97) ('add_ln97_48', ./layer.h:97) ('add_ln97_49', ./layer.h:97) ('add_ln97_50', ./layer.h:97) ('add_ln97_51', ./layer.h:97) ('add_ln97_52', ./layer.h:97) ('add_ln97_53', ./layer.h:97) ('add_ln97_54', ./layer.h:97) ('add_ln97_55', ./layer.h:97) ('add_ln97_56', ./layer.h:97) ('add_ln97_57', ./layer.h:97) ('add_ln97_58', ./layer.h:97) ('add_ln97_59', ./layer.h:97) ('add_ln97_60', ./layer.h:97) ('add_ln97_61', ./layer.h:97) ('add_ln97_62', ./layer.h:97) ('add_ln97_63', ./layer.h:97) [152]  (1.77 ns)
	'phi' operation ('zeros_added_2_2', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_1', ./layer.h:97) ('add_ln97_2', ./layer.h:97) ('add_ln97_3', ./layer.h:97) ('add_ln97_4', ./layer.h:97) ('add_ln97_5', ./layer.h:97) ('add_ln97_6', ./layer.h:97) ('add_ln97_7', ./layer.h:97) ('add_ln97_8', ./layer.h:97) ('add_ln97_9', ./layer.h:97) ('add_ln97_10', ./layer.h:97) ('add_ln97_11', ./layer.h:97) ('add_ln97_12', ./layer.h:97) ('add_ln97_13', ./layer.h:97) ('add_ln97_14', ./layer.h:97) ('add_ln97_15', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) ('add_ln97_47', ./layer.h:97) ('add_ln97_48', ./layer.h:97) ('add_ln97_49', ./layer.h:97) ('add_ln97_50', ./layer.h:97) ('add_ln97_51', ./layer.h:97) ('add_ln97_52', ./layer.h:97) ('add_ln97_53', ./layer.h:97) ('add_ln97_54', ./layer.h:97) ('add_ln97_55', ./layer.h:97) ('add_ln97_56', ./layer.h:97) ('add_ln97_57', ./layer.h:97) ('add_ln97_58', ./layer.h:97) ('add_ln97_59', ./layer.h:97) ('add_ln97_60', ./layer.h:97) ('add_ln97_61', ./layer.h:97) ('add_ln97_62', ./layer.h:97) ('add_ln97_63', ./layer.h:97) [152]  (0 ns)
	'icmp' operation ('icmp_ln94_49', ./layer.h:94) [162]  (2.47 ns)
	'or' operation ('or_ln94_3', ./layer.h:94) [164]  (0.978 ns)

 <State 4>: 7.77ns
The critical path consists of the following:
	'phi' operation ('zeros_added_2_3', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_1', ./layer.h:97) ('add_ln97_2', ./layer.h:97) ('add_ln97_3', ./layer.h:97) ('add_ln97_4', ./layer.h:97) ('add_ln97_5', ./layer.h:97) ('add_ln97_6', ./layer.h:97) ('add_ln97_7', ./layer.h:97) ('add_ln97_8', ./layer.h:97) ('add_ln97_9', ./layer.h:97) ('add_ln97_10', ./layer.h:97) ('add_ln97_11', ./layer.h:97) ('add_ln97_12', ./layer.h:97) ('add_ln97_13', ./layer.h:97) ('add_ln97_14', ./layer.h:97) ('add_ln97_15', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) ('add_ln97_47', ./layer.h:97) ('add_ln97_48', ./layer.h:97) ('add_ln97_49', ./layer.h:97) ('add_ln97_50', ./layer.h:97) ('add_ln97_51', ./layer.h:97) ('add_ln97_52', ./layer.h:97) ('add_ln97_53', ./layer.h:97) ('add_ln97_54', ./layer.h:97) ('add_ln97_55', ./layer.h:97) ('add_ln97_56', ./layer.h:97) ('add_ln97_57', ./layer.h:97) ('add_ln97_58', ./layer.h:97) ('add_ln97_59', ./layer.h:97) ('add_ln97_60', ./layer.h:97) ('add_ln97_61', ./layer.h:97) ('add_ln97_62', ./layer.h:97) ('add_ln97_63', ./layer.h:97) [175]  (0 ns)
	'add' operation ('add_ln97_4', ./layer.h:97) [192]  (2.55 ns)
	multiplexor before 'phi' operation ('zeros_added_2_4', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_1', ./layer.h:97) ('add_ln97_2', ./layer.h:97) ('add_ln97_3', ./layer.h:97) ('add_ln97_4', ./layer.h:97) ('add_ln97_5', ./layer.h:97) ('add_ln97_6', ./layer.h:97) ('add_ln97_7', ./layer.h:97) ('add_ln97_8', ./layer.h:97) ('add_ln97_9', ./layer.h:97) ('add_ln97_10', ./layer.h:97) ('add_ln97_11', ./layer.h:97) ('add_ln97_12', ./layer.h:97) ('add_ln97_13', ./layer.h:97) ('add_ln97_14', ./layer.h:97) ('add_ln97_15', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) ('add_ln97_47', ./layer.h:97) ('add_ln97_48', ./layer.h:97) ('add_ln97_49', ./layer.h:97) ('add_ln97_50', ./layer.h:97) ('add_ln97_51', ./layer.h:97) ('add_ln97_52', ./layer.h:97) ('add_ln97_53', ./layer.h:97) ('add_ln97_54', ./layer.h:97) ('add_ln97_55', ./layer.h:97) ('add_ln97_56', ./layer.h:97) ('add_ln97_57', ./layer.h:97) ('add_ln97_58', ./layer.h:97) ('add_ln97_59', ./layer.h:97) ('add_ln97_60', ./layer.h:97) ('add_ln97_61', ./layer.h:97) ('add_ln97_62', ./layer.h:97) ('add_ln97_63', ./layer.h:97) [198]  (1.77 ns)
	'phi' operation ('zeros_added_2_4', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_1', ./layer.h:97) ('add_ln97_2', ./layer.h:97) ('add_ln97_3', ./layer.h:97) ('add_ln97_4', ./layer.h:97) ('add_ln97_5', ./layer.h:97) ('add_ln97_6', ./layer.h:97) ('add_ln97_7', ./layer.h:97) ('add_ln97_8', ./layer.h:97) ('add_ln97_9', ./layer.h:97) ('add_ln97_10', ./layer.h:97) ('add_ln97_11', ./layer.h:97) ('add_ln97_12', ./layer.h:97) ('add_ln97_13', ./layer.h:97) ('add_ln97_14', ./layer.h:97) ('add_ln97_15', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) ('add_ln97_47', ./layer.h:97) ('add_ln97_48', ./layer.h:97) ('add_ln97_49', ./layer.h:97) ('add_ln97_50', ./layer.h:97) ('add_ln97_51', ./layer.h:97) ('add_ln97_52', ./layer.h:97) ('add_ln97_53', ./layer.h:97) ('add_ln97_54', ./layer.h:97) ('add_ln97_55', ./layer.h:97) ('add_ln97_56', ./layer.h:97) ('add_ln97_57', ./layer.h:97) ('add_ln97_58', ./layer.h:97) ('add_ln97_59', ./layer.h:97) ('add_ln97_60', ./layer.h:97) ('add_ln97_61', ./layer.h:97) ('add_ln97_62', ./layer.h:97) ('add_ln97_63', ./layer.h:97) [198]  (0 ns)
	'icmp' operation ('icmp_ln94_51', ./layer.h:94) [208]  (2.47 ns)
	'or' operation ('or_ln94_5', ./layer.h:94) [210]  (0.978 ns)

 <State 5>: 7.77ns
The critical path consists of the following:
	'phi' operation ('zeros_added_2_5', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_1', ./layer.h:97) ('add_ln97_2', ./layer.h:97) ('add_ln97_3', ./layer.h:97) ('add_ln97_4', ./layer.h:97) ('add_ln97_5', ./layer.h:97) ('add_ln97_6', ./layer.h:97) ('add_ln97_7', ./layer.h:97) ('add_ln97_8', ./layer.h:97) ('add_ln97_9', ./layer.h:97) ('add_ln97_10', ./layer.h:97) ('add_ln97_11', ./layer.h:97) ('add_ln97_12', ./layer.h:97) ('add_ln97_13', ./layer.h:97) ('add_ln97_14', ./layer.h:97) ('add_ln97_15', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) ('add_ln97_47', ./layer.h:97) ('add_ln97_48', ./layer.h:97) ('add_ln97_49', ./layer.h:97) ('add_ln97_50', ./layer.h:97) ('add_ln97_51', ./layer.h:97) ('add_ln97_52', ./layer.h:97) ('add_ln97_53', ./layer.h:97) ('add_ln97_54', ./layer.h:97) ('add_ln97_55', ./layer.h:97) ('add_ln97_56', ./layer.h:97) ('add_ln97_57', ./layer.h:97) ('add_ln97_58', ./layer.h:97) ('add_ln97_59', ./layer.h:97) ('add_ln97_60', ./layer.h:97) ('add_ln97_61', ./layer.h:97) ('add_ln97_62', ./layer.h:97) ('add_ln97_63', ./layer.h:97) [221]  (0 ns)
	'add' operation ('add_ln97_6', ./layer.h:97) [238]  (2.55 ns)
	multiplexor before 'phi' operation ('zeros_added_2_6', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_1', ./layer.h:97) ('add_ln97_2', ./layer.h:97) ('add_ln97_3', ./layer.h:97) ('add_ln97_4', ./layer.h:97) ('add_ln97_5', ./layer.h:97) ('add_ln97_6', ./layer.h:97) ('add_ln97_7', ./layer.h:97) ('add_ln97_8', ./layer.h:97) ('add_ln97_9', ./layer.h:97) ('add_ln97_10', ./layer.h:97) ('add_ln97_11', ./layer.h:97) ('add_ln97_12', ./layer.h:97) ('add_ln97_13', ./layer.h:97) ('add_ln97_14', ./layer.h:97) ('add_ln97_15', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) ('add_ln97_47', ./layer.h:97) ('add_ln97_48', ./layer.h:97) ('add_ln97_49', ./layer.h:97) ('add_ln97_50', ./layer.h:97) ('add_ln97_51', ./layer.h:97) ('add_ln97_52', ./layer.h:97) ('add_ln97_53', ./layer.h:97) ('add_ln97_54', ./layer.h:97) ('add_ln97_55', ./layer.h:97) ('add_ln97_56', ./layer.h:97) ('add_ln97_57', ./layer.h:97) ('add_ln97_58', ./layer.h:97) ('add_ln97_59', ./layer.h:97) ('add_ln97_60', ./layer.h:97) ('add_ln97_61', ./layer.h:97) ('add_ln97_62', ./layer.h:97) ('add_ln97_63', ./layer.h:97) [244]  (1.77 ns)
	'phi' operation ('zeros_added_2_6', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_1', ./layer.h:97) ('add_ln97_2', ./layer.h:97) ('add_ln97_3', ./layer.h:97) ('add_ln97_4', ./layer.h:97) ('add_ln97_5', ./layer.h:97) ('add_ln97_6', ./layer.h:97) ('add_ln97_7', ./layer.h:97) ('add_ln97_8', ./layer.h:97) ('add_ln97_9', ./layer.h:97) ('add_ln97_10', ./layer.h:97) ('add_ln97_11', ./layer.h:97) ('add_ln97_12', ./layer.h:97) ('add_ln97_13', ./layer.h:97) ('add_ln97_14', ./layer.h:97) ('add_ln97_15', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) ('add_ln97_47', ./layer.h:97) ('add_ln97_48', ./layer.h:97) ('add_ln97_49', ./layer.h:97) ('add_ln97_50', ./layer.h:97) ('add_ln97_51', ./layer.h:97) ('add_ln97_52', ./layer.h:97) ('add_ln97_53', ./layer.h:97) ('add_ln97_54', ./layer.h:97) ('add_ln97_55', ./layer.h:97) ('add_ln97_56', ./layer.h:97) ('add_ln97_57', ./layer.h:97) ('add_ln97_58', ./layer.h:97) ('add_ln97_59', ./layer.h:97) ('add_ln97_60', ./layer.h:97) ('add_ln97_61', ./layer.h:97) ('add_ln97_62', ./layer.h:97) ('add_ln97_63', ./layer.h:97) [244]  (0 ns)
	'icmp' operation ('icmp_ln94_53', ./layer.h:94) [256]  (2.47 ns)
	'or' operation ('or_ln94_7', ./layer.h:94) [258]  (0.978 ns)

 <State 6>: 7.77ns
The critical path consists of the following:
	'phi' operation ('zeros_added_2_7', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_1', ./layer.h:97) ('add_ln97_2', ./layer.h:97) ('add_ln97_3', ./layer.h:97) ('add_ln97_4', ./layer.h:97) ('add_ln97_5', ./layer.h:97) ('add_ln97_6', ./layer.h:97) ('add_ln97_7', ./layer.h:97) ('add_ln97_8', ./layer.h:97) ('add_ln97_9', ./layer.h:97) ('add_ln97_10', ./layer.h:97) ('add_ln97_11', ./layer.h:97) ('add_ln97_12', ./layer.h:97) ('add_ln97_13', ./layer.h:97) ('add_ln97_14', ./layer.h:97) ('add_ln97_15', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) ('add_ln97_47', ./layer.h:97) ('add_ln97_48', ./layer.h:97) ('add_ln97_49', ./layer.h:97) ('add_ln97_50', ./layer.h:97) ('add_ln97_51', ./layer.h:97) ('add_ln97_52', ./layer.h:97) ('add_ln97_53', ./layer.h:97) ('add_ln97_54', ./layer.h:97) ('add_ln97_55', ./layer.h:97) ('add_ln97_56', ./layer.h:97) ('add_ln97_57', ./layer.h:97) ('add_ln97_58', ./layer.h:97) ('add_ln97_59', ./layer.h:97) ('add_ln97_60', ./layer.h:97) ('add_ln97_61', ./layer.h:97) ('add_ln97_62', ./layer.h:97) ('add_ln97_63', ./layer.h:97) [269]  (0 ns)
	'add' operation ('add_ln97_8', ./layer.h:97) [288]  (2.55 ns)
	multiplexor before 'phi' operation ('zeros_added_2_8', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_1', ./layer.h:97) ('add_ln97_2', ./layer.h:97) ('add_ln97_3', ./layer.h:97) ('add_ln97_4', ./layer.h:97) ('add_ln97_5', ./layer.h:97) ('add_ln97_6', ./layer.h:97) ('add_ln97_7', ./layer.h:97) ('add_ln97_8', ./layer.h:97) ('add_ln97_9', ./layer.h:97) ('add_ln97_10', ./layer.h:97) ('add_ln97_11', ./layer.h:97) ('add_ln97_12', ./layer.h:97) ('add_ln97_13', ./layer.h:97) ('add_ln97_14', ./layer.h:97) ('add_ln97_15', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) ('add_ln97_47', ./layer.h:97) ('add_ln97_48', ./layer.h:97) ('add_ln97_49', ./layer.h:97) ('add_ln97_50', ./layer.h:97) ('add_ln97_51', ./layer.h:97) ('add_ln97_52', ./layer.h:97) ('add_ln97_53', ./layer.h:97) ('add_ln97_54', ./layer.h:97) ('add_ln97_55', ./layer.h:97) ('add_ln97_56', ./layer.h:97) ('add_ln97_57', ./layer.h:97) ('add_ln97_58', ./layer.h:97) ('add_ln97_59', ./layer.h:97) ('add_ln97_60', ./layer.h:97) ('add_ln97_61', ./layer.h:97) ('add_ln97_62', ./layer.h:97) ('add_ln97_63', ./layer.h:97) [294]  (1.77 ns)
	'phi' operation ('zeros_added_2_8', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_1', ./layer.h:97) ('add_ln97_2', ./layer.h:97) ('add_ln97_3', ./layer.h:97) ('add_ln97_4', ./layer.h:97) ('add_ln97_5', ./layer.h:97) ('add_ln97_6', ./layer.h:97) ('add_ln97_7', ./layer.h:97) ('add_ln97_8', ./layer.h:97) ('add_ln97_9', ./layer.h:97) ('add_ln97_10', ./layer.h:97) ('add_ln97_11', ./layer.h:97) ('add_ln97_12', ./layer.h:97) ('add_ln97_13', ./layer.h:97) ('add_ln97_14', ./layer.h:97) ('add_ln97_15', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) ('add_ln97_47', ./layer.h:97) ('add_ln97_48', ./layer.h:97) ('add_ln97_49', ./layer.h:97) ('add_ln97_50', ./layer.h:97) ('add_ln97_51', ./layer.h:97) ('add_ln97_52', ./layer.h:97) ('add_ln97_53', ./layer.h:97) ('add_ln97_54', ./layer.h:97) ('add_ln97_55', ./layer.h:97) ('add_ln97_56', ./layer.h:97) ('add_ln97_57', ./layer.h:97) ('add_ln97_58', ./layer.h:97) ('add_ln97_59', ./layer.h:97) ('add_ln97_60', ./layer.h:97) ('add_ln97_61', ./layer.h:97) ('add_ln97_62', ./layer.h:97) ('add_ln97_63', ./layer.h:97) [294]  (0 ns)
	'icmp' operation ('icmp_ln94_55', ./layer.h:94) [306]  (2.47 ns)
	'or' operation ('or_ln94_9', ./layer.h:94) [308]  (0.978 ns)

 <State 7>: 7.77ns
The critical path consists of the following:
	'phi' operation ('zeros_added_2_9', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_1', ./layer.h:97) ('add_ln97_2', ./layer.h:97) ('add_ln97_3', ./layer.h:97) ('add_ln97_4', ./layer.h:97) ('add_ln97_5', ./layer.h:97) ('add_ln97_6', ./layer.h:97) ('add_ln97_7', ./layer.h:97) ('add_ln97_8', ./layer.h:97) ('add_ln97_9', ./layer.h:97) ('add_ln97_10', ./layer.h:97) ('add_ln97_11', ./layer.h:97) ('add_ln97_12', ./layer.h:97) ('add_ln97_13', ./layer.h:97) ('add_ln97_14', ./layer.h:97) ('add_ln97_15', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) ('add_ln97_47', ./layer.h:97) ('add_ln97_48', ./layer.h:97) ('add_ln97_49', ./layer.h:97) ('add_ln97_50', ./layer.h:97) ('add_ln97_51', ./layer.h:97) ('add_ln97_52', ./layer.h:97) ('add_ln97_53', ./layer.h:97) ('add_ln97_54', ./layer.h:97) ('add_ln97_55', ./layer.h:97) ('add_ln97_56', ./layer.h:97) ('add_ln97_57', ./layer.h:97) ('add_ln97_58', ./layer.h:97) ('add_ln97_59', ./layer.h:97) ('add_ln97_60', ./layer.h:97) ('add_ln97_61', ./layer.h:97) ('add_ln97_62', ./layer.h:97) ('add_ln97_63', ./layer.h:97) [319]  (0 ns)
	'add' operation ('add_ln97_10', ./layer.h:97) [338]  (2.55 ns)
	multiplexor before 'phi' operation ('zeros_added_2_10', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_1', ./layer.h:97) ('add_ln97_2', ./layer.h:97) ('add_ln97_3', ./layer.h:97) ('add_ln97_4', ./layer.h:97) ('add_ln97_5', ./layer.h:97) ('add_ln97_6', ./layer.h:97) ('add_ln97_7', ./layer.h:97) ('add_ln97_8', ./layer.h:97) ('add_ln97_9', ./layer.h:97) ('add_ln97_10', ./layer.h:97) ('add_ln97_11', ./layer.h:97) ('add_ln97_12', ./layer.h:97) ('add_ln97_13', ./layer.h:97) ('add_ln97_14', ./layer.h:97) ('add_ln97_15', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) ('add_ln97_47', ./layer.h:97) ('add_ln97_48', ./layer.h:97) ('add_ln97_49', ./layer.h:97) ('add_ln97_50', ./layer.h:97) ('add_ln97_51', ./layer.h:97) ('add_ln97_52', ./layer.h:97) ('add_ln97_53', ./layer.h:97) ('add_ln97_54', ./layer.h:97) ('add_ln97_55', ./layer.h:97) ('add_ln97_56', ./layer.h:97) ('add_ln97_57', ./layer.h:97) ('add_ln97_58', ./layer.h:97) ('add_ln97_59', ./layer.h:97) ('add_ln97_60', ./layer.h:97) ('add_ln97_61', ./layer.h:97) ('add_ln97_62', ./layer.h:97) ('add_ln97_63', ./layer.h:97) [344]  (1.77 ns)
	'phi' operation ('zeros_added_2_10', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_1', ./layer.h:97) ('add_ln97_2', ./layer.h:97) ('add_ln97_3', ./layer.h:97) ('add_ln97_4', ./layer.h:97) ('add_ln97_5', ./layer.h:97) ('add_ln97_6', ./layer.h:97) ('add_ln97_7', ./layer.h:97) ('add_ln97_8', ./layer.h:97) ('add_ln97_9', ./layer.h:97) ('add_ln97_10', ./layer.h:97) ('add_ln97_11', ./layer.h:97) ('add_ln97_12', ./layer.h:97) ('add_ln97_13', ./layer.h:97) ('add_ln97_14', ./layer.h:97) ('add_ln97_15', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) ('add_ln97_47', ./layer.h:97) ('add_ln97_48', ./layer.h:97) ('add_ln97_49', ./layer.h:97) ('add_ln97_50', ./layer.h:97) ('add_ln97_51', ./layer.h:97) ('add_ln97_52', ./layer.h:97) ('add_ln97_53', ./layer.h:97) ('add_ln97_54', ./layer.h:97) ('add_ln97_55', ./layer.h:97) ('add_ln97_56', ./layer.h:97) ('add_ln97_57', ./layer.h:97) ('add_ln97_58', ./layer.h:97) ('add_ln97_59', ./layer.h:97) ('add_ln97_60', ./layer.h:97) ('add_ln97_61', ./layer.h:97) ('add_ln97_62', ./layer.h:97) ('add_ln97_63', ./layer.h:97) [344]  (0 ns)
	'icmp' operation ('icmp_ln94_57', ./layer.h:94) [356]  (2.47 ns)
	'or' operation ('or_ln94_11', ./layer.h:94) [358]  (0.978 ns)

 <State 8>: 7.77ns
The critical path consists of the following:
	'phi' operation ('zeros_added_2_11', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_1', ./layer.h:97) ('add_ln97_2', ./layer.h:97) ('add_ln97_3', ./layer.h:97) ('add_ln97_4', ./layer.h:97) ('add_ln97_5', ./layer.h:97) ('add_ln97_6', ./layer.h:97) ('add_ln97_7', ./layer.h:97) ('add_ln97_8', ./layer.h:97) ('add_ln97_9', ./layer.h:97) ('add_ln97_10', ./layer.h:97) ('add_ln97_11', ./layer.h:97) ('add_ln97_12', ./layer.h:97) ('add_ln97_13', ./layer.h:97) ('add_ln97_14', ./layer.h:97) ('add_ln97_15', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) ('add_ln97_47', ./layer.h:97) ('add_ln97_48', ./layer.h:97) ('add_ln97_49', ./layer.h:97) ('add_ln97_50', ./layer.h:97) ('add_ln97_51', ./layer.h:97) ('add_ln97_52', ./layer.h:97) ('add_ln97_53', ./layer.h:97) ('add_ln97_54', ./layer.h:97) ('add_ln97_55', ./layer.h:97) ('add_ln97_56', ./layer.h:97) ('add_ln97_57', ./layer.h:97) ('add_ln97_58', ./layer.h:97) ('add_ln97_59', ./layer.h:97) ('add_ln97_60', ./layer.h:97) ('add_ln97_61', ./layer.h:97) ('add_ln97_62', ./layer.h:97) ('add_ln97_63', ./layer.h:97) [369]  (0 ns)
	'add' operation ('add_ln97_12', ./layer.h:97) [388]  (2.55 ns)
	multiplexor before 'phi' operation ('zeros_added_2_12', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_1', ./layer.h:97) ('add_ln97_2', ./layer.h:97) ('add_ln97_3', ./layer.h:97) ('add_ln97_4', ./layer.h:97) ('add_ln97_5', ./layer.h:97) ('add_ln97_6', ./layer.h:97) ('add_ln97_7', ./layer.h:97) ('add_ln97_8', ./layer.h:97) ('add_ln97_9', ./layer.h:97) ('add_ln97_10', ./layer.h:97) ('add_ln97_11', ./layer.h:97) ('add_ln97_12', ./layer.h:97) ('add_ln97_13', ./layer.h:97) ('add_ln97_14', ./layer.h:97) ('add_ln97_15', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) ('add_ln97_47', ./layer.h:97) ('add_ln97_48', ./layer.h:97) ('add_ln97_49', ./layer.h:97) ('add_ln97_50', ./layer.h:97) ('add_ln97_51', ./layer.h:97) ('add_ln97_52', ./layer.h:97) ('add_ln97_53', ./layer.h:97) ('add_ln97_54', ./layer.h:97) ('add_ln97_55', ./layer.h:97) ('add_ln97_56', ./layer.h:97) ('add_ln97_57', ./layer.h:97) ('add_ln97_58', ./layer.h:97) ('add_ln97_59', ./layer.h:97) ('add_ln97_60', ./layer.h:97) ('add_ln97_61', ./layer.h:97) ('add_ln97_62', ./layer.h:97) ('add_ln97_63', ./layer.h:97) [394]  (1.77 ns)
	'phi' operation ('zeros_added_2_12', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_1', ./layer.h:97) ('add_ln97_2', ./layer.h:97) ('add_ln97_3', ./layer.h:97) ('add_ln97_4', ./layer.h:97) ('add_ln97_5', ./layer.h:97) ('add_ln97_6', ./layer.h:97) ('add_ln97_7', ./layer.h:97) ('add_ln97_8', ./layer.h:97) ('add_ln97_9', ./layer.h:97) ('add_ln97_10', ./layer.h:97) ('add_ln97_11', ./layer.h:97) ('add_ln97_12', ./layer.h:97) ('add_ln97_13', ./layer.h:97) ('add_ln97_14', ./layer.h:97) ('add_ln97_15', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) ('add_ln97_47', ./layer.h:97) ('add_ln97_48', ./layer.h:97) ('add_ln97_49', ./layer.h:97) ('add_ln97_50', ./layer.h:97) ('add_ln97_51', ./layer.h:97) ('add_ln97_52', ./layer.h:97) ('add_ln97_53', ./layer.h:97) ('add_ln97_54', ./layer.h:97) ('add_ln97_55', ./layer.h:97) ('add_ln97_56', ./layer.h:97) ('add_ln97_57', ./layer.h:97) ('add_ln97_58', ./layer.h:97) ('add_ln97_59', ./layer.h:97) ('add_ln97_60', ./layer.h:97) ('add_ln97_61', ./layer.h:97) ('add_ln97_62', ./layer.h:97) ('add_ln97_63', ./layer.h:97) [394]  (0 ns)
	'icmp' operation ('icmp_ln94_59', ./layer.h:94) [406]  (2.47 ns)
	'or' operation ('or_ln94_13', ./layer.h:94) [408]  (0.978 ns)

 <State 9>: 7.77ns
The critical path consists of the following:
	'phi' operation ('zeros_added_2_13', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_1', ./layer.h:97) ('add_ln97_2', ./layer.h:97) ('add_ln97_3', ./layer.h:97) ('add_ln97_4', ./layer.h:97) ('add_ln97_5', ./layer.h:97) ('add_ln97_6', ./layer.h:97) ('add_ln97_7', ./layer.h:97) ('add_ln97_8', ./layer.h:97) ('add_ln97_9', ./layer.h:97) ('add_ln97_10', ./layer.h:97) ('add_ln97_11', ./layer.h:97) ('add_ln97_12', ./layer.h:97) ('add_ln97_13', ./layer.h:97) ('add_ln97_14', ./layer.h:97) ('add_ln97_15', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) ('add_ln97_47', ./layer.h:97) ('add_ln97_48', ./layer.h:97) ('add_ln97_49', ./layer.h:97) ('add_ln97_50', ./layer.h:97) ('add_ln97_51', ./layer.h:97) ('add_ln97_52', ./layer.h:97) ('add_ln97_53', ./layer.h:97) ('add_ln97_54', ./layer.h:97) ('add_ln97_55', ./layer.h:97) ('add_ln97_56', ./layer.h:97) ('add_ln97_57', ./layer.h:97) ('add_ln97_58', ./layer.h:97) ('add_ln97_59', ./layer.h:97) ('add_ln97_60', ./layer.h:97) ('add_ln97_61', ./layer.h:97) ('add_ln97_62', ./layer.h:97) ('add_ln97_63', ./layer.h:97) [419]  (0 ns)
	'add' operation ('add_ln97_14', ./layer.h:97) [438]  (2.55 ns)
	multiplexor before 'phi' operation ('zeros_added_2_14', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_1', ./layer.h:97) ('add_ln97_2', ./layer.h:97) ('add_ln97_3', ./layer.h:97) ('add_ln97_4', ./layer.h:97) ('add_ln97_5', ./layer.h:97) ('add_ln97_6', ./layer.h:97) ('add_ln97_7', ./layer.h:97) ('add_ln97_8', ./layer.h:97) ('add_ln97_9', ./layer.h:97) ('add_ln97_10', ./layer.h:97) ('add_ln97_11', ./layer.h:97) ('add_ln97_12', ./layer.h:97) ('add_ln97_13', ./layer.h:97) ('add_ln97_14', ./layer.h:97) ('add_ln97_15', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) ('add_ln97_47', ./layer.h:97) ('add_ln97_48', ./layer.h:97) ('add_ln97_49', ./layer.h:97) ('add_ln97_50', ./layer.h:97) ('add_ln97_51', ./layer.h:97) ('add_ln97_52', ./layer.h:97) ('add_ln97_53', ./layer.h:97) ('add_ln97_54', ./layer.h:97) ('add_ln97_55', ./layer.h:97) ('add_ln97_56', ./layer.h:97) ('add_ln97_57', ./layer.h:97) ('add_ln97_58', ./layer.h:97) ('add_ln97_59', ./layer.h:97) ('add_ln97_60', ./layer.h:97) ('add_ln97_61', ./layer.h:97) ('add_ln97_62', ./layer.h:97) ('add_ln97_63', ./layer.h:97) [444]  (1.77 ns)
	'phi' operation ('zeros_added_2_14', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_1', ./layer.h:97) ('add_ln97_2', ./layer.h:97) ('add_ln97_3', ./layer.h:97) ('add_ln97_4', ./layer.h:97) ('add_ln97_5', ./layer.h:97) ('add_ln97_6', ./layer.h:97) ('add_ln97_7', ./layer.h:97) ('add_ln97_8', ./layer.h:97) ('add_ln97_9', ./layer.h:97) ('add_ln97_10', ./layer.h:97) ('add_ln97_11', ./layer.h:97) ('add_ln97_12', ./layer.h:97) ('add_ln97_13', ./layer.h:97) ('add_ln97_14', ./layer.h:97) ('add_ln97_15', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) ('add_ln97_47', ./layer.h:97) ('add_ln97_48', ./layer.h:97) ('add_ln97_49', ./layer.h:97) ('add_ln97_50', ./layer.h:97) ('add_ln97_51', ./layer.h:97) ('add_ln97_52', ./layer.h:97) ('add_ln97_53', ./layer.h:97) ('add_ln97_54', ./layer.h:97) ('add_ln97_55', ./layer.h:97) ('add_ln97_56', ./layer.h:97) ('add_ln97_57', ./layer.h:97) ('add_ln97_58', ./layer.h:97) ('add_ln97_59', ./layer.h:97) ('add_ln97_60', ./layer.h:97) ('add_ln97_61', ./layer.h:97) ('add_ln97_62', ./layer.h:97) ('add_ln97_63', ./layer.h:97) [444]  (0 ns)
	'icmp' operation ('icmp_ln94_61', ./layer.h:94) [456]  (2.47 ns)
	'or' operation ('or_ln94_15', ./layer.h:94) [458]  (0.978 ns)

 <State 10>: 7.77ns
The critical path consists of the following:
	'phi' operation ('zeros_added_2_15', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_1', ./layer.h:97) ('add_ln97_2', ./layer.h:97) ('add_ln97_3', ./layer.h:97) ('add_ln97_4', ./layer.h:97) ('add_ln97_5', ./layer.h:97) ('add_ln97_6', ./layer.h:97) ('add_ln97_7', ./layer.h:97) ('add_ln97_8', ./layer.h:97) ('add_ln97_9', ./layer.h:97) ('add_ln97_10', ./layer.h:97) ('add_ln97_11', ./layer.h:97) ('add_ln97_12', ./layer.h:97) ('add_ln97_13', ./layer.h:97) ('add_ln97_14', ./layer.h:97) ('add_ln97_15', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) ('add_ln97_47', ./layer.h:97) ('add_ln97_48', ./layer.h:97) ('add_ln97_49', ./layer.h:97) ('add_ln97_50', ./layer.h:97) ('add_ln97_51', ./layer.h:97) ('add_ln97_52', ./layer.h:97) ('add_ln97_53', ./layer.h:97) ('add_ln97_54', ./layer.h:97) ('add_ln97_55', ./layer.h:97) ('add_ln97_56', ./layer.h:97) ('add_ln97_57', ./layer.h:97) ('add_ln97_58', ./layer.h:97) ('add_ln97_59', ./layer.h:97) ('add_ln97_60', ./layer.h:97) ('add_ln97_61', ./layer.h:97) ('add_ln97_62', ./layer.h:97) ('add_ln97_63', ./layer.h:97) [469]  (0 ns)
	'add' operation ('add_ln97_16', ./layer.h:97) [488]  (2.55 ns)
	multiplexor before 'phi' operation ('zeros_added_2_16', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_1', ./layer.h:97) ('add_ln97_2', ./layer.h:97) ('add_ln97_3', ./layer.h:97) ('add_ln97_4', ./layer.h:97) ('add_ln97_5', ./layer.h:97) ('add_ln97_6', ./layer.h:97) ('add_ln97_7', ./layer.h:97) ('add_ln97_8', ./layer.h:97) ('add_ln97_9', ./layer.h:97) ('add_ln97_10', ./layer.h:97) ('add_ln97_11', ./layer.h:97) ('add_ln97_12', ./layer.h:97) ('add_ln97_13', ./layer.h:97) ('add_ln97_14', ./layer.h:97) ('add_ln97_15', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) ('add_ln97_47', ./layer.h:97) ('add_ln97_48', ./layer.h:97) ('add_ln97_49', ./layer.h:97) ('add_ln97_50', ./layer.h:97) ('add_ln97_51', ./layer.h:97) ('add_ln97_52', ./layer.h:97) ('add_ln97_53', ./layer.h:97) ('add_ln97_54', ./layer.h:97) ('add_ln97_55', ./layer.h:97) ('add_ln97_56', ./layer.h:97) ('add_ln97_57', ./layer.h:97) ('add_ln97_58', ./layer.h:97) ('add_ln97_59', ./layer.h:97) ('add_ln97_60', ./layer.h:97) ('add_ln97_61', ./layer.h:97) ('add_ln97_62', ./layer.h:97) ('add_ln97_63', ./layer.h:97) [494]  (1.77 ns)
	'phi' operation ('zeros_added_2_16', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_1', ./layer.h:97) ('add_ln97_2', ./layer.h:97) ('add_ln97_3', ./layer.h:97) ('add_ln97_4', ./layer.h:97) ('add_ln97_5', ./layer.h:97) ('add_ln97_6', ./layer.h:97) ('add_ln97_7', ./layer.h:97) ('add_ln97_8', ./layer.h:97) ('add_ln97_9', ./layer.h:97) ('add_ln97_10', ./layer.h:97) ('add_ln97_11', ./layer.h:97) ('add_ln97_12', ./layer.h:97) ('add_ln97_13', ./layer.h:97) ('add_ln97_14', ./layer.h:97) ('add_ln97_15', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) ('add_ln97_47', ./layer.h:97) ('add_ln97_48', ./layer.h:97) ('add_ln97_49', ./layer.h:97) ('add_ln97_50', ./layer.h:97) ('add_ln97_51', ./layer.h:97) ('add_ln97_52', ./layer.h:97) ('add_ln97_53', ./layer.h:97) ('add_ln97_54', ./layer.h:97) ('add_ln97_55', ./layer.h:97) ('add_ln97_56', ./layer.h:97) ('add_ln97_57', ./layer.h:97) ('add_ln97_58', ./layer.h:97) ('add_ln97_59', ./layer.h:97) ('add_ln97_60', ./layer.h:97) ('add_ln97_61', ./layer.h:97) ('add_ln97_62', ./layer.h:97) ('add_ln97_63', ./layer.h:97) [494]  (0 ns)
	'icmp' operation ('icmp_ln94_63', ./layer.h:94) [506]  (2.47 ns)
	'or' operation ('or_ln94_17', ./layer.h:94) [508]  (0.978 ns)

 <State 11>: 7.77ns
The critical path consists of the following:
	'phi' operation ('zeros_added_2_17', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_1', ./layer.h:97) ('add_ln97_2', ./layer.h:97) ('add_ln97_3', ./layer.h:97) ('add_ln97_4', ./layer.h:97) ('add_ln97_5', ./layer.h:97) ('add_ln97_6', ./layer.h:97) ('add_ln97_7', ./layer.h:97) ('add_ln97_8', ./layer.h:97) ('add_ln97_9', ./layer.h:97) ('add_ln97_10', ./layer.h:97) ('add_ln97_11', ./layer.h:97) ('add_ln97_12', ./layer.h:97) ('add_ln97_13', ./layer.h:97) ('add_ln97_14', ./layer.h:97) ('add_ln97_15', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) ('add_ln97_47', ./layer.h:97) ('add_ln97_48', ./layer.h:97) ('add_ln97_49', ./layer.h:97) ('add_ln97_50', ./layer.h:97) ('add_ln97_51', ./layer.h:97) ('add_ln97_52', ./layer.h:97) ('add_ln97_53', ./layer.h:97) ('add_ln97_54', ./layer.h:97) ('add_ln97_55', ./layer.h:97) ('add_ln97_56', ./layer.h:97) ('add_ln97_57', ./layer.h:97) ('add_ln97_58', ./layer.h:97) ('add_ln97_59', ./layer.h:97) ('add_ln97_60', ./layer.h:97) ('add_ln97_61', ./layer.h:97) ('add_ln97_62', ./layer.h:97) ('add_ln97_63', ./layer.h:97) [519]  (0 ns)
	'add' operation ('add_ln97_18', ./layer.h:97) [538]  (2.55 ns)
	multiplexor before 'phi' operation ('zeros_added_2_18', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_1', ./layer.h:97) ('add_ln97_2', ./layer.h:97) ('add_ln97_3', ./layer.h:97) ('add_ln97_4', ./layer.h:97) ('add_ln97_5', ./layer.h:97) ('add_ln97_6', ./layer.h:97) ('add_ln97_7', ./layer.h:97) ('add_ln97_8', ./layer.h:97) ('add_ln97_9', ./layer.h:97) ('add_ln97_10', ./layer.h:97) ('add_ln97_11', ./layer.h:97) ('add_ln97_12', ./layer.h:97) ('add_ln97_13', ./layer.h:97) ('add_ln97_14', ./layer.h:97) ('add_ln97_15', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) ('add_ln97_47', ./layer.h:97) ('add_ln97_48', ./layer.h:97) ('add_ln97_49', ./layer.h:97) ('add_ln97_50', ./layer.h:97) ('add_ln97_51', ./layer.h:97) ('add_ln97_52', ./layer.h:97) ('add_ln97_53', ./layer.h:97) ('add_ln97_54', ./layer.h:97) ('add_ln97_55', ./layer.h:97) ('add_ln97_56', ./layer.h:97) ('add_ln97_57', ./layer.h:97) ('add_ln97_58', ./layer.h:97) ('add_ln97_59', ./layer.h:97) ('add_ln97_60', ./layer.h:97) ('add_ln97_61', ./layer.h:97) ('add_ln97_62', ./layer.h:97) ('add_ln97_63', ./layer.h:97) [544]  (1.77 ns)
	'phi' operation ('zeros_added_2_18', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_1', ./layer.h:97) ('add_ln97_2', ./layer.h:97) ('add_ln97_3', ./layer.h:97) ('add_ln97_4', ./layer.h:97) ('add_ln97_5', ./layer.h:97) ('add_ln97_6', ./layer.h:97) ('add_ln97_7', ./layer.h:97) ('add_ln97_8', ./layer.h:97) ('add_ln97_9', ./layer.h:97) ('add_ln97_10', ./layer.h:97) ('add_ln97_11', ./layer.h:97) ('add_ln97_12', ./layer.h:97) ('add_ln97_13', ./layer.h:97) ('add_ln97_14', ./layer.h:97) ('add_ln97_15', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) ('add_ln97_47', ./layer.h:97) ('add_ln97_48', ./layer.h:97) ('add_ln97_49', ./layer.h:97) ('add_ln97_50', ./layer.h:97) ('add_ln97_51', ./layer.h:97) ('add_ln97_52', ./layer.h:97) ('add_ln97_53', ./layer.h:97) ('add_ln97_54', ./layer.h:97) ('add_ln97_55', ./layer.h:97) ('add_ln97_56', ./layer.h:97) ('add_ln97_57', ./layer.h:97) ('add_ln97_58', ./layer.h:97) ('add_ln97_59', ./layer.h:97) ('add_ln97_60', ./layer.h:97) ('add_ln97_61', ./layer.h:97) ('add_ln97_62', ./layer.h:97) ('add_ln97_63', ./layer.h:97) [544]  (0 ns)
	'icmp' operation ('icmp_ln94_65', ./layer.h:94) [556]  (2.47 ns)
	'or' operation ('or_ln94_19', ./layer.h:94) [558]  (0.978 ns)

 <State 12>: 7.77ns
The critical path consists of the following:
	'phi' operation ('zeros_added_2_19', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_1', ./layer.h:97) ('add_ln97_2', ./layer.h:97) ('add_ln97_3', ./layer.h:97) ('add_ln97_4', ./layer.h:97) ('add_ln97_5', ./layer.h:97) ('add_ln97_6', ./layer.h:97) ('add_ln97_7', ./layer.h:97) ('add_ln97_8', ./layer.h:97) ('add_ln97_9', ./layer.h:97) ('add_ln97_10', ./layer.h:97) ('add_ln97_11', ./layer.h:97) ('add_ln97_12', ./layer.h:97) ('add_ln97_13', ./layer.h:97) ('add_ln97_14', ./layer.h:97) ('add_ln97_15', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) ('add_ln97_47', ./layer.h:97) ('add_ln97_48', ./layer.h:97) ('add_ln97_49', ./layer.h:97) ('add_ln97_50', ./layer.h:97) ('add_ln97_51', ./layer.h:97) ('add_ln97_52', ./layer.h:97) ('add_ln97_53', ./layer.h:97) ('add_ln97_54', ./layer.h:97) ('add_ln97_55', ./layer.h:97) ('add_ln97_56', ./layer.h:97) ('add_ln97_57', ./layer.h:97) ('add_ln97_58', ./layer.h:97) ('add_ln97_59', ./layer.h:97) ('add_ln97_60', ./layer.h:97) ('add_ln97_61', ./layer.h:97) ('add_ln97_62', ./layer.h:97) ('add_ln97_63', ./layer.h:97) [569]  (0 ns)
	'add' operation ('add_ln97_20', ./layer.h:97) [588]  (2.55 ns)
	multiplexor before 'phi' operation ('zeros_added_2_20', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_1', ./layer.h:97) ('add_ln97_2', ./layer.h:97) ('add_ln97_3', ./layer.h:97) ('add_ln97_4', ./layer.h:97) ('add_ln97_5', ./layer.h:97) ('add_ln97_6', ./layer.h:97) ('add_ln97_7', ./layer.h:97) ('add_ln97_8', ./layer.h:97) ('add_ln97_9', ./layer.h:97) ('add_ln97_10', ./layer.h:97) ('add_ln97_11', ./layer.h:97) ('add_ln97_12', ./layer.h:97) ('add_ln97_13', ./layer.h:97) ('add_ln97_14', ./layer.h:97) ('add_ln97_15', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) ('add_ln97_47', ./layer.h:97) ('add_ln97_48', ./layer.h:97) ('add_ln97_49', ./layer.h:97) ('add_ln97_50', ./layer.h:97) ('add_ln97_51', ./layer.h:97) ('add_ln97_52', ./layer.h:97) ('add_ln97_53', ./layer.h:97) ('add_ln97_54', ./layer.h:97) ('add_ln97_55', ./layer.h:97) ('add_ln97_56', ./layer.h:97) ('add_ln97_57', ./layer.h:97) ('add_ln97_58', ./layer.h:97) ('add_ln97_59', ./layer.h:97) ('add_ln97_60', ./layer.h:97) ('add_ln97_61', ./layer.h:97) ('add_ln97_62', ./layer.h:97) ('add_ln97_63', ./layer.h:97) [594]  (1.77 ns)
	'phi' operation ('zeros_added_2_20', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_1', ./layer.h:97) ('add_ln97_2', ./layer.h:97) ('add_ln97_3', ./layer.h:97) ('add_ln97_4', ./layer.h:97) ('add_ln97_5', ./layer.h:97) ('add_ln97_6', ./layer.h:97) ('add_ln97_7', ./layer.h:97) ('add_ln97_8', ./layer.h:97) ('add_ln97_9', ./layer.h:97) ('add_ln97_10', ./layer.h:97) ('add_ln97_11', ./layer.h:97) ('add_ln97_12', ./layer.h:97) ('add_ln97_13', ./layer.h:97) ('add_ln97_14', ./layer.h:97) ('add_ln97_15', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) ('add_ln97_47', ./layer.h:97) ('add_ln97_48', ./layer.h:97) ('add_ln97_49', ./layer.h:97) ('add_ln97_50', ./layer.h:97) ('add_ln97_51', ./layer.h:97) ('add_ln97_52', ./layer.h:97) ('add_ln97_53', ./layer.h:97) ('add_ln97_54', ./layer.h:97) ('add_ln97_55', ./layer.h:97) ('add_ln97_56', ./layer.h:97) ('add_ln97_57', ./layer.h:97) ('add_ln97_58', ./layer.h:97) ('add_ln97_59', ./layer.h:97) ('add_ln97_60', ./layer.h:97) ('add_ln97_61', ./layer.h:97) ('add_ln97_62', ./layer.h:97) ('add_ln97_63', ./layer.h:97) [594]  (0 ns)
	'icmp' operation ('icmp_ln94_67', ./layer.h:94) [606]  (2.47 ns)
	'or' operation ('or_ln94_21', ./layer.h:94) [608]  (0.978 ns)

 <State 13>: 7.77ns
The critical path consists of the following:
	'phi' operation ('zeros_added_2_21', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_1', ./layer.h:97) ('add_ln97_2', ./layer.h:97) ('add_ln97_3', ./layer.h:97) ('add_ln97_4', ./layer.h:97) ('add_ln97_5', ./layer.h:97) ('add_ln97_6', ./layer.h:97) ('add_ln97_7', ./layer.h:97) ('add_ln97_8', ./layer.h:97) ('add_ln97_9', ./layer.h:97) ('add_ln97_10', ./layer.h:97) ('add_ln97_11', ./layer.h:97) ('add_ln97_12', ./layer.h:97) ('add_ln97_13', ./layer.h:97) ('add_ln97_14', ./layer.h:97) ('add_ln97_15', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) ('add_ln97_47', ./layer.h:97) ('add_ln97_48', ./layer.h:97) ('add_ln97_49', ./layer.h:97) ('add_ln97_50', ./layer.h:97) ('add_ln97_51', ./layer.h:97) ('add_ln97_52', ./layer.h:97) ('add_ln97_53', ./layer.h:97) ('add_ln97_54', ./layer.h:97) ('add_ln97_55', ./layer.h:97) ('add_ln97_56', ./layer.h:97) ('add_ln97_57', ./layer.h:97) ('add_ln97_58', ./layer.h:97) ('add_ln97_59', ./layer.h:97) ('add_ln97_60', ./layer.h:97) ('add_ln97_61', ./layer.h:97) ('add_ln97_62', ./layer.h:97) ('add_ln97_63', ./layer.h:97) [619]  (0 ns)
	'add' operation ('add_ln97_22', ./layer.h:97) [638]  (2.55 ns)
	multiplexor before 'phi' operation ('zeros_added_2_22', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_1', ./layer.h:97) ('add_ln97_2', ./layer.h:97) ('add_ln97_3', ./layer.h:97) ('add_ln97_4', ./layer.h:97) ('add_ln97_5', ./layer.h:97) ('add_ln97_6', ./layer.h:97) ('add_ln97_7', ./layer.h:97) ('add_ln97_8', ./layer.h:97) ('add_ln97_9', ./layer.h:97) ('add_ln97_10', ./layer.h:97) ('add_ln97_11', ./layer.h:97) ('add_ln97_12', ./layer.h:97) ('add_ln97_13', ./layer.h:97) ('add_ln97_14', ./layer.h:97) ('add_ln97_15', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) ('add_ln97_47', ./layer.h:97) ('add_ln97_48', ./layer.h:97) ('add_ln97_49', ./layer.h:97) ('add_ln97_50', ./layer.h:97) ('add_ln97_51', ./layer.h:97) ('add_ln97_52', ./layer.h:97) ('add_ln97_53', ./layer.h:97) ('add_ln97_54', ./layer.h:97) ('add_ln97_55', ./layer.h:97) ('add_ln97_56', ./layer.h:97) ('add_ln97_57', ./layer.h:97) ('add_ln97_58', ./layer.h:97) ('add_ln97_59', ./layer.h:97) ('add_ln97_60', ./layer.h:97) ('add_ln97_61', ./layer.h:97) ('add_ln97_62', ./layer.h:97) ('add_ln97_63', ./layer.h:97) [644]  (1.77 ns)
	'phi' operation ('zeros_added_2_22', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_1', ./layer.h:97) ('add_ln97_2', ./layer.h:97) ('add_ln97_3', ./layer.h:97) ('add_ln97_4', ./layer.h:97) ('add_ln97_5', ./layer.h:97) ('add_ln97_6', ./layer.h:97) ('add_ln97_7', ./layer.h:97) ('add_ln97_8', ./layer.h:97) ('add_ln97_9', ./layer.h:97) ('add_ln97_10', ./layer.h:97) ('add_ln97_11', ./layer.h:97) ('add_ln97_12', ./layer.h:97) ('add_ln97_13', ./layer.h:97) ('add_ln97_14', ./layer.h:97) ('add_ln97_15', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) ('add_ln97_47', ./layer.h:97) ('add_ln97_48', ./layer.h:97) ('add_ln97_49', ./layer.h:97) ('add_ln97_50', ./layer.h:97) ('add_ln97_51', ./layer.h:97) ('add_ln97_52', ./layer.h:97) ('add_ln97_53', ./layer.h:97) ('add_ln97_54', ./layer.h:97) ('add_ln97_55', ./layer.h:97) ('add_ln97_56', ./layer.h:97) ('add_ln97_57', ./layer.h:97) ('add_ln97_58', ./layer.h:97) ('add_ln97_59', ./layer.h:97) ('add_ln97_60', ./layer.h:97) ('add_ln97_61', ./layer.h:97) ('add_ln97_62', ./layer.h:97) ('add_ln97_63', ./layer.h:97) [644]  (0 ns)
	'icmp' operation ('icmp_ln94_69', ./layer.h:94) [656]  (2.47 ns)
	'or' operation ('or_ln94_23', ./layer.h:94) [658]  (0.978 ns)

 <State 14>: 7.77ns
The critical path consists of the following:
	'phi' operation ('zeros_added_2_23', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_1', ./layer.h:97) ('add_ln97_2', ./layer.h:97) ('add_ln97_3', ./layer.h:97) ('add_ln97_4', ./layer.h:97) ('add_ln97_5', ./layer.h:97) ('add_ln97_6', ./layer.h:97) ('add_ln97_7', ./layer.h:97) ('add_ln97_8', ./layer.h:97) ('add_ln97_9', ./layer.h:97) ('add_ln97_10', ./layer.h:97) ('add_ln97_11', ./layer.h:97) ('add_ln97_12', ./layer.h:97) ('add_ln97_13', ./layer.h:97) ('add_ln97_14', ./layer.h:97) ('add_ln97_15', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) ('add_ln97_47', ./layer.h:97) ('add_ln97_48', ./layer.h:97) ('add_ln97_49', ./layer.h:97) ('add_ln97_50', ./layer.h:97) ('add_ln97_51', ./layer.h:97) ('add_ln97_52', ./layer.h:97) ('add_ln97_53', ./layer.h:97) ('add_ln97_54', ./layer.h:97) ('add_ln97_55', ./layer.h:97) ('add_ln97_56', ./layer.h:97) ('add_ln97_57', ./layer.h:97) ('add_ln97_58', ./layer.h:97) ('add_ln97_59', ./layer.h:97) ('add_ln97_60', ./layer.h:97) ('add_ln97_61', ./layer.h:97) ('add_ln97_62', ./layer.h:97) ('add_ln97_63', ./layer.h:97) [669]  (0 ns)
	'add' operation ('add_ln97_24', ./layer.h:97) [688]  (2.55 ns)
	multiplexor before 'phi' operation ('zeros_added_2_24', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_1', ./layer.h:97) ('add_ln97_2', ./layer.h:97) ('add_ln97_3', ./layer.h:97) ('add_ln97_4', ./layer.h:97) ('add_ln97_5', ./layer.h:97) ('add_ln97_6', ./layer.h:97) ('add_ln97_7', ./layer.h:97) ('add_ln97_8', ./layer.h:97) ('add_ln97_9', ./layer.h:97) ('add_ln97_10', ./layer.h:97) ('add_ln97_11', ./layer.h:97) ('add_ln97_12', ./layer.h:97) ('add_ln97_13', ./layer.h:97) ('add_ln97_14', ./layer.h:97) ('add_ln97_15', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) ('add_ln97_47', ./layer.h:97) ('add_ln97_48', ./layer.h:97) ('add_ln97_49', ./layer.h:97) ('add_ln97_50', ./layer.h:97) ('add_ln97_51', ./layer.h:97) ('add_ln97_52', ./layer.h:97) ('add_ln97_53', ./layer.h:97) ('add_ln97_54', ./layer.h:97) ('add_ln97_55', ./layer.h:97) ('add_ln97_56', ./layer.h:97) ('add_ln97_57', ./layer.h:97) ('add_ln97_58', ./layer.h:97) ('add_ln97_59', ./layer.h:97) ('add_ln97_60', ./layer.h:97) ('add_ln97_61', ./layer.h:97) ('add_ln97_62', ./layer.h:97) ('add_ln97_63', ./layer.h:97) [694]  (1.77 ns)
	'phi' operation ('zeros_added_2_24', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_1', ./layer.h:97) ('add_ln97_2', ./layer.h:97) ('add_ln97_3', ./layer.h:97) ('add_ln97_4', ./layer.h:97) ('add_ln97_5', ./layer.h:97) ('add_ln97_6', ./layer.h:97) ('add_ln97_7', ./layer.h:97) ('add_ln97_8', ./layer.h:97) ('add_ln97_9', ./layer.h:97) ('add_ln97_10', ./layer.h:97) ('add_ln97_11', ./layer.h:97) ('add_ln97_12', ./layer.h:97) ('add_ln97_13', ./layer.h:97) ('add_ln97_14', ./layer.h:97) ('add_ln97_15', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) ('add_ln97_47', ./layer.h:97) ('add_ln97_48', ./layer.h:97) ('add_ln97_49', ./layer.h:97) ('add_ln97_50', ./layer.h:97) ('add_ln97_51', ./layer.h:97) ('add_ln97_52', ./layer.h:97) ('add_ln97_53', ./layer.h:97) ('add_ln97_54', ./layer.h:97) ('add_ln97_55', ./layer.h:97) ('add_ln97_56', ./layer.h:97) ('add_ln97_57', ./layer.h:97) ('add_ln97_58', ./layer.h:97) ('add_ln97_59', ./layer.h:97) ('add_ln97_60', ./layer.h:97) ('add_ln97_61', ./layer.h:97) ('add_ln97_62', ./layer.h:97) ('add_ln97_63', ./layer.h:97) [694]  (0 ns)
	'icmp' operation ('icmp_ln94_71', ./layer.h:94) [706]  (2.47 ns)
	'or' operation ('or_ln94_25', ./layer.h:94) [708]  (0.978 ns)

 <State 15>: 7.77ns
The critical path consists of the following:
	'phi' operation ('zeros_added_2_25', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_1', ./layer.h:97) ('add_ln97_2', ./layer.h:97) ('add_ln97_3', ./layer.h:97) ('add_ln97_4', ./layer.h:97) ('add_ln97_5', ./layer.h:97) ('add_ln97_6', ./layer.h:97) ('add_ln97_7', ./layer.h:97) ('add_ln97_8', ./layer.h:97) ('add_ln97_9', ./layer.h:97) ('add_ln97_10', ./layer.h:97) ('add_ln97_11', ./layer.h:97) ('add_ln97_12', ./layer.h:97) ('add_ln97_13', ./layer.h:97) ('add_ln97_14', ./layer.h:97) ('add_ln97_15', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) ('add_ln97_47', ./layer.h:97) ('add_ln97_48', ./layer.h:97) ('add_ln97_49', ./layer.h:97) ('add_ln97_50', ./layer.h:97) ('add_ln97_51', ./layer.h:97) ('add_ln97_52', ./layer.h:97) ('add_ln97_53', ./layer.h:97) ('add_ln97_54', ./layer.h:97) ('add_ln97_55', ./layer.h:97) ('add_ln97_56', ./layer.h:97) ('add_ln97_57', ./layer.h:97) ('add_ln97_58', ./layer.h:97) ('add_ln97_59', ./layer.h:97) ('add_ln97_60', ./layer.h:97) ('add_ln97_61', ./layer.h:97) ('add_ln97_62', ./layer.h:97) ('add_ln97_63', ./layer.h:97) [719]  (0 ns)
	'add' operation ('add_ln97_26', ./layer.h:97) [738]  (2.55 ns)
	multiplexor before 'phi' operation ('zeros_added_2_26', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_1', ./layer.h:97) ('add_ln97_2', ./layer.h:97) ('add_ln97_3', ./layer.h:97) ('add_ln97_4', ./layer.h:97) ('add_ln97_5', ./layer.h:97) ('add_ln97_6', ./layer.h:97) ('add_ln97_7', ./layer.h:97) ('add_ln97_8', ./layer.h:97) ('add_ln97_9', ./layer.h:97) ('add_ln97_10', ./layer.h:97) ('add_ln97_11', ./layer.h:97) ('add_ln97_12', ./layer.h:97) ('add_ln97_13', ./layer.h:97) ('add_ln97_14', ./layer.h:97) ('add_ln97_15', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) ('add_ln97_47', ./layer.h:97) ('add_ln97_48', ./layer.h:97) ('add_ln97_49', ./layer.h:97) ('add_ln97_50', ./layer.h:97) ('add_ln97_51', ./layer.h:97) ('add_ln97_52', ./layer.h:97) ('add_ln97_53', ./layer.h:97) ('add_ln97_54', ./layer.h:97) ('add_ln97_55', ./layer.h:97) ('add_ln97_56', ./layer.h:97) ('add_ln97_57', ./layer.h:97) ('add_ln97_58', ./layer.h:97) ('add_ln97_59', ./layer.h:97) ('add_ln97_60', ./layer.h:97) ('add_ln97_61', ./layer.h:97) ('add_ln97_62', ./layer.h:97) ('add_ln97_63', ./layer.h:97) [744]  (1.77 ns)
	'phi' operation ('zeros_added_2_26', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_1', ./layer.h:97) ('add_ln97_2', ./layer.h:97) ('add_ln97_3', ./layer.h:97) ('add_ln97_4', ./layer.h:97) ('add_ln97_5', ./layer.h:97) ('add_ln97_6', ./layer.h:97) ('add_ln97_7', ./layer.h:97) ('add_ln97_8', ./layer.h:97) ('add_ln97_9', ./layer.h:97) ('add_ln97_10', ./layer.h:97) ('add_ln97_11', ./layer.h:97) ('add_ln97_12', ./layer.h:97) ('add_ln97_13', ./layer.h:97) ('add_ln97_14', ./layer.h:97) ('add_ln97_15', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) ('add_ln97_47', ./layer.h:97) ('add_ln97_48', ./layer.h:97) ('add_ln97_49', ./layer.h:97) ('add_ln97_50', ./layer.h:97) ('add_ln97_51', ./layer.h:97) ('add_ln97_52', ./layer.h:97) ('add_ln97_53', ./layer.h:97) ('add_ln97_54', ./layer.h:97) ('add_ln97_55', ./layer.h:97) ('add_ln97_56', ./layer.h:97) ('add_ln97_57', ./layer.h:97) ('add_ln97_58', ./layer.h:97) ('add_ln97_59', ./layer.h:97) ('add_ln97_60', ./layer.h:97) ('add_ln97_61', ./layer.h:97) ('add_ln97_62', ./layer.h:97) ('add_ln97_63', ./layer.h:97) [744]  (0 ns)
	'icmp' operation ('icmp_ln94_73', ./layer.h:94) [756]  (2.47 ns)
	'or' operation ('or_ln94_27', ./layer.h:94) [758]  (0.978 ns)

 <State 16>: 7.77ns
The critical path consists of the following:
	'phi' operation ('zeros_added_2_27', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_1', ./layer.h:97) ('add_ln97_2', ./layer.h:97) ('add_ln97_3', ./layer.h:97) ('add_ln97_4', ./layer.h:97) ('add_ln97_5', ./layer.h:97) ('add_ln97_6', ./layer.h:97) ('add_ln97_7', ./layer.h:97) ('add_ln97_8', ./layer.h:97) ('add_ln97_9', ./layer.h:97) ('add_ln97_10', ./layer.h:97) ('add_ln97_11', ./layer.h:97) ('add_ln97_12', ./layer.h:97) ('add_ln97_13', ./layer.h:97) ('add_ln97_14', ./layer.h:97) ('add_ln97_15', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) ('add_ln97_47', ./layer.h:97) ('add_ln97_48', ./layer.h:97) ('add_ln97_49', ./layer.h:97) ('add_ln97_50', ./layer.h:97) ('add_ln97_51', ./layer.h:97) ('add_ln97_52', ./layer.h:97) ('add_ln97_53', ./layer.h:97) ('add_ln97_54', ./layer.h:97) ('add_ln97_55', ./layer.h:97) ('add_ln97_56', ./layer.h:97) ('add_ln97_57', ./layer.h:97) ('add_ln97_58', ./layer.h:97) ('add_ln97_59', ./layer.h:97) ('add_ln97_60', ./layer.h:97) ('add_ln97_61', ./layer.h:97) ('add_ln97_62', ./layer.h:97) ('add_ln97_63', ./layer.h:97) [769]  (0 ns)
	'add' operation ('add_ln97_28', ./layer.h:97) [788]  (2.55 ns)
	multiplexor before 'phi' operation ('zeros_added_2_28', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_1', ./layer.h:97) ('add_ln97_2', ./layer.h:97) ('add_ln97_3', ./layer.h:97) ('add_ln97_4', ./layer.h:97) ('add_ln97_5', ./layer.h:97) ('add_ln97_6', ./layer.h:97) ('add_ln97_7', ./layer.h:97) ('add_ln97_8', ./layer.h:97) ('add_ln97_9', ./layer.h:97) ('add_ln97_10', ./layer.h:97) ('add_ln97_11', ./layer.h:97) ('add_ln97_12', ./layer.h:97) ('add_ln97_13', ./layer.h:97) ('add_ln97_14', ./layer.h:97) ('add_ln97_15', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) ('add_ln97_47', ./layer.h:97) ('add_ln97_48', ./layer.h:97) ('add_ln97_49', ./layer.h:97) ('add_ln97_50', ./layer.h:97) ('add_ln97_51', ./layer.h:97) ('add_ln97_52', ./layer.h:97) ('add_ln97_53', ./layer.h:97) ('add_ln97_54', ./layer.h:97) ('add_ln97_55', ./layer.h:97) ('add_ln97_56', ./layer.h:97) ('add_ln97_57', ./layer.h:97) ('add_ln97_58', ./layer.h:97) ('add_ln97_59', ./layer.h:97) ('add_ln97_60', ./layer.h:97) ('add_ln97_61', ./layer.h:97) ('add_ln97_62', ./layer.h:97) ('add_ln97_63', ./layer.h:97) [794]  (1.77 ns)
	'phi' operation ('zeros_added_2_28', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_1', ./layer.h:97) ('add_ln97_2', ./layer.h:97) ('add_ln97_3', ./layer.h:97) ('add_ln97_4', ./layer.h:97) ('add_ln97_5', ./layer.h:97) ('add_ln97_6', ./layer.h:97) ('add_ln97_7', ./layer.h:97) ('add_ln97_8', ./layer.h:97) ('add_ln97_9', ./layer.h:97) ('add_ln97_10', ./layer.h:97) ('add_ln97_11', ./layer.h:97) ('add_ln97_12', ./layer.h:97) ('add_ln97_13', ./layer.h:97) ('add_ln97_14', ./layer.h:97) ('add_ln97_15', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) ('add_ln97_47', ./layer.h:97) ('add_ln97_48', ./layer.h:97) ('add_ln97_49', ./layer.h:97) ('add_ln97_50', ./layer.h:97) ('add_ln97_51', ./layer.h:97) ('add_ln97_52', ./layer.h:97) ('add_ln97_53', ./layer.h:97) ('add_ln97_54', ./layer.h:97) ('add_ln97_55', ./layer.h:97) ('add_ln97_56', ./layer.h:97) ('add_ln97_57', ./layer.h:97) ('add_ln97_58', ./layer.h:97) ('add_ln97_59', ./layer.h:97) ('add_ln97_60', ./layer.h:97) ('add_ln97_61', ./layer.h:97) ('add_ln97_62', ./layer.h:97) ('add_ln97_63', ./layer.h:97) [794]  (0 ns)
	'icmp' operation ('icmp_ln94_75', ./layer.h:94) [806]  (2.47 ns)
	'or' operation ('or_ln94_29', ./layer.h:94) [808]  (0.978 ns)

 <State 17>: 7.77ns
The critical path consists of the following:
	'phi' operation ('zeros_added_2_29', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_1', ./layer.h:97) ('add_ln97_2', ./layer.h:97) ('add_ln97_3', ./layer.h:97) ('add_ln97_4', ./layer.h:97) ('add_ln97_5', ./layer.h:97) ('add_ln97_6', ./layer.h:97) ('add_ln97_7', ./layer.h:97) ('add_ln97_8', ./layer.h:97) ('add_ln97_9', ./layer.h:97) ('add_ln97_10', ./layer.h:97) ('add_ln97_11', ./layer.h:97) ('add_ln97_12', ./layer.h:97) ('add_ln97_13', ./layer.h:97) ('add_ln97_14', ./layer.h:97) ('add_ln97_15', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) ('add_ln97_47', ./layer.h:97) ('add_ln97_48', ./layer.h:97) ('add_ln97_49', ./layer.h:97) ('add_ln97_50', ./layer.h:97) ('add_ln97_51', ./layer.h:97) ('add_ln97_52', ./layer.h:97) ('add_ln97_53', ./layer.h:97) ('add_ln97_54', ./layer.h:97) ('add_ln97_55', ./layer.h:97) ('add_ln97_56', ./layer.h:97) ('add_ln97_57', ./layer.h:97) ('add_ln97_58', ./layer.h:97) ('add_ln97_59', ./layer.h:97) ('add_ln97_60', ./layer.h:97) ('add_ln97_61', ./layer.h:97) ('add_ln97_62', ./layer.h:97) ('add_ln97_63', ./layer.h:97) [819]  (0 ns)
	'add' operation ('add_ln97_30', ./layer.h:97) [838]  (2.55 ns)
	multiplexor before 'phi' operation ('zeros_added_2_30', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_1', ./layer.h:97) ('add_ln97_2', ./layer.h:97) ('add_ln97_3', ./layer.h:97) ('add_ln97_4', ./layer.h:97) ('add_ln97_5', ./layer.h:97) ('add_ln97_6', ./layer.h:97) ('add_ln97_7', ./layer.h:97) ('add_ln97_8', ./layer.h:97) ('add_ln97_9', ./layer.h:97) ('add_ln97_10', ./layer.h:97) ('add_ln97_11', ./layer.h:97) ('add_ln97_12', ./layer.h:97) ('add_ln97_13', ./layer.h:97) ('add_ln97_14', ./layer.h:97) ('add_ln97_15', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) ('add_ln97_47', ./layer.h:97) ('add_ln97_48', ./layer.h:97) ('add_ln97_49', ./layer.h:97) ('add_ln97_50', ./layer.h:97) ('add_ln97_51', ./layer.h:97) ('add_ln97_52', ./layer.h:97) ('add_ln97_53', ./layer.h:97) ('add_ln97_54', ./layer.h:97) ('add_ln97_55', ./layer.h:97) ('add_ln97_56', ./layer.h:97) ('add_ln97_57', ./layer.h:97) ('add_ln97_58', ./layer.h:97) ('add_ln97_59', ./layer.h:97) ('add_ln97_60', ./layer.h:97) ('add_ln97_61', ./layer.h:97) ('add_ln97_62', ./layer.h:97) ('add_ln97_63', ./layer.h:97) [844]  (1.77 ns)
	'phi' operation ('zeros_added_2_30', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_1', ./layer.h:97) ('add_ln97_2', ./layer.h:97) ('add_ln97_3', ./layer.h:97) ('add_ln97_4', ./layer.h:97) ('add_ln97_5', ./layer.h:97) ('add_ln97_6', ./layer.h:97) ('add_ln97_7', ./layer.h:97) ('add_ln97_8', ./layer.h:97) ('add_ln97_9', ./layer.h:97) ('add_ln97_10', ./layer.h:97) ('add_ln97_11', ./layer.h:97) ('add_ln97_12', ./layer.h:97) ('add_ln97_13', ./layer.h:97) ('add_ln97_14', ./layer.h:97) ('add_ln97_15', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) ('add_ln97_47', ./layer.h:97) ('add_ln97_48', ./layer.h:97) ('add_ln97_49', ./layer.h:97) ('add_ln97_50', ./layer.h:97) ('add_ln97_51', ./layer.h:97) ('add_ln97_52', ./layer.h:97) ('add_ln97_53', ./layer.h:97) ('add_ln97_54', ./layer.h:97) ('add_ln97_55', ./layer.h:97) ('add_ln97_56', ./layer.h:97) ('add_ln97_57', ./layer.h:97) ('add_ln97_58', ./layer.h:97) ('add_ln97_59', ./layer.h:97) ('add_ln97_60', ./layer.h:97) ('add_ln97_61', ./layer.h:97) ('add_ln97_62', ./layer.h:97) ('add_ln97_63', ./layer.h:97) [844]  (0 ns)
	'icmp' operation ('icmp_ln94_77', ./layer.h:94) [856]  (2.47 ns)
	'or' operation ('or_ln94_31', ./layer.h:94) [858]  (0.978 ns)

 <State 18>: 7.77ns
The critical path consists of the following:
	'phi' operation ('zeros_added_2_31', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_1', ./layer.h:97) ('add_ln97_2', ./layer.h:97) ('add_ln97_3', ./layer.h:97) ('add_ln97_4', ./layer.h:97) ('add_ln97_5', ./layer.h:97) ('add_ln97_6', ./layer.h:97) ('add_ln97_7', ./layer.h:97) ('add_ln97_8', ./layer.h:97) ('add_ln97_9', ./layer.h:97) ('add_ln97_10', ./layer.h:97) ('add_ln97_11', ./layer.h:97) ('add_ln97_12', ./layer.h:97) ('add_ln97_13', ./layer.h:97) ('add_ln97_14', ./layer.h:97) ('add_ln97_15', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) ('add_ln97_47', ./layer.h:97) ('add_ln97_48', ./layer.h:97) ('add_ln97_49', ./layer.h:97) ('add_ln97_50', ./layer.h:97) ('add_ln97_51', ./layer.h:97) ('add_ln97_52', ./layer.h:97) ('add_ln97_53', ./layer.h:97) ('add_ln97_54', ./layer.h:97) ('add_ln97_55', ./layer.h:97) ('add_ln97_56', ./layer.h:97) ('add_ln97_57', ./layer.h:97) ('add_ln97_58', ./layer.h:97) ('add_ln97_59', ./layer.h:97) ('add_ln97_60', ./layer.h:97) ('add_ln97_61', ./layer.h:97) ('add_ln97_62', ./layer.h:97) ('add_ln97_63', ./layer.h:97) [869]  (0 ns)
	'add' operation ('add_ln97_32', ./layer.h:97) [888]  (2.55 ns)
	multiplexor before 'phi' operation ('zeros_added_2_32', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_1', ./layer.h:97) ('add_ln97_2', ./layer.h:97) ('add_ln97_3', ./layer.h:97) ('add_ln97_4', ./layer.h:97) ('add_ln97_5', ./layer.h:97) ('add_ln97_6', ./layer.h:97) ('add_ln97_7', ./layer.h:97) ('add_ln97_8', ./layer.h:97) ('add_ln97_9', ./layer.h:97) ('add_ln97_10', ./layer.h:97) ('add_ln97_11', ./layer.h:97) ('add_ln97_12', ./layer.h:97) ('add_ln97_13', ./layer.h:97) ('add_ln97_14', ./layer.h:97) ('add_ln97_15', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) ('add_ln97_47', ./layer.h:97) ('add_ln97_48', ./layer.h:97) ('add_ln97_49', ./layer.h:97) ('add_ln97_50', ./layer.h:97) ('add_ln97_51', ./layer.h:97) ('add_ln97_52', ./layer.h:97) ('add_ln97_53', ./layer.h:97) ('add_ln97_54', ./layer.h:97) ('add_ln97_55', ./layer.h:97) ('add_ln97_56', ./layer.h:97) ('add_ln97_57', ./layer.h:97) ('add_ln97_58', ./layer.h:97) ('add_ln97_59', ./layer.h:97) ('add_ln97_60', ./layer.h:97) ('add_ln97_61', ./layer.h:97) ('add_ln97_62', ./layer.h:97) ('add_ln97_63', ./layer.h:97) [894]  (1.77 ns)
	'phi' operation ('zeros_added_2_32', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_1', ./layer.h:97) ('add_ln97_2', ./layer.h:97) ('add_ln97_3', ./layer.h:97) ('add_ln97_4', ./layer.h:97) ('add_ln97_5', ./layer.h:97) ('add_ln97_6', ./layer.h:97) ('add_ln97_7', ./layer.h:97) ('add_ln97_8', ./layer.h:97) ('add_ln97_9', ./layer.h:97) ('add_ln97_10', ./layer.h:97) ('add_ln97_11', ./layer.h:97) ('add_ln97_12', ./layer.h:97) ('add_ln97_13', ./layer.h:97) ('add_ln97_14', ./layer.h:97) ('add_ln97_15', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) ('add_ln97_47', ./layer.h:97) ('add_ln97_48', ./layer.h:97) ('add_ln97_49', ./layer.h:97) ('add_ln97_50', ./layer.h:97) ('add_ln97_51', ./layer.h:97) ('add_ln97_52', ./layer.h:97) ('add_ln97_53', ./layer.h:97) ('add_ln97_54', ./layer.h:97) ('add_ln97_55', ./layer.h:97) ('add_ln97_56', ./layer.h:97) ('add_ln97_57', ./layer.h:97) ('add_ln97_58', ./layer.h:97) ('add_ln97_59', ./layer.h:97) ('add_ln97_60', ./layer.h:97) ('add_ln97_61', ./layer.h:97) ('add_ln97_62', ./layer.h:97) ('add_ln97_63', ./layer.h:97) [894]  (0 ns)
	'icmp' operation ('icmp_ln94_79', ./layer.h:94) [906]  (2.47 ns)
	'or' operation ('or_ln94_33', ./layer.h:94) [908]  (0.978 ns)

 <State 19>: 7.77ns
The critical path consists of the following:
	'phi' operation ('zeros_added_2_33', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_1', ./layer.h:97) ('add_ln97_2', ./layer.h:97) ('add_ln97_3', ./layer.h:97) ('add_ln97_4', ./layer.h:97) ('add_ln97_5', ./layer.h:97) ('add_ln97_6', ./layer.h:97) ('add_ln97_7', ./layer.h:97) ('add_ln97_8', ./layer.h:97) ('add_ln97_9', ./layer.h:97) ('add_ln97_10', ./layer.h:97) ('add_ln97_11', ./layer.h:97) ('add_ln97_12', ./layer.h:97) ('add_ln97_13', ./layer.h:97) ('add_ln97_14', ./layer.h:97) ('add_ln97_15', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) ('add_ln97_47', ./layer.h:97) ('add_ln97_48', ./layer.h:97) ('add_ln97_49', ./layer.h:97) ('add_ln97_50', ./layer.h:97) ('add_ln97_51', ./layer.h:97) ('add_ln97_52', ./layer.h:97) ('add_ln97_53', ./layer.h:97) ('add_ln97_54', ./layer.h:97) ('add_ln97_55', ./layer.h:97) ('add_ln97_56', ./layer.h:97) ('add_ln97_57', ./layer.h:97) ('add_ln97_58', ./layer.h:97) ('add_ln97_59', ./layer.h:97) ('add_ln97_60', ./layer.h:97) ('add_ln97_61', ./layer.h:97) ('add_ln97_62', ./layer.h:97) ('add_ln97_63', ./layer.h:97) [919]  (0 ns)
	'add' operation ('add_ln97_34', ./layer.h:97) [938]  (2.55 ns)
	multiplexor before 'phi' operation ('zeros_added_2_34', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_1', ./layer.h:97) ('add_ln97_2', ./layer.h:97) ('add_ln97_3', ./layer.h:97) ('add_ln97_4', ./layer.h:97) ('add_ln97_5', ./layer.h:97) ('add_ln97_6', ./layer.h:97) ('add_ln97_7', ./layer.h:97) ('add_ln97_8', ./layer.h:97) ('add_ln97_9', ./layer.h:97) ('add_ln97_10', ./layer.h:97) ('add_ln97_11', ./layer.h:97) ('add_ln97_12', ./layer.h:97) ('add_ln97_13', ./layer.h:97) ('add_ln97_14', ./layer.h:97) ('add_ln97_15', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) ('add_ln97_47', ./layer.h:97) ('add_ln97_48', ./layer.h:97) ('add_ln97_49', ./layer.h:97) ('add_ln97_50', ./layer.h:97) ('add_ln97_51', ./layer.h:97) ('add_ln97_52', ./layer.h:97) ('add_ln97_53', ./layer.h:97) ('add_ln97_54', ./layer.h:97) ('add_ln97_55', ./layer.h:97) ('add_ln97_56', ./layer.h:97) ('add_ln97_57', ./layer.h:97) ('add_ln97_58', ./layer.h:97) ('add_ln97_59', ./layer.h:97) ('add_ln97_60', ./layer.h:97) ('add_ln97_61', ./layer.h:97) ('add_ln97_62', ./layer.h:97) ('add_ln97_63', ./layer.h:97) [944]  (1.77 ns)
	'phi' operation ('zeros_added_2_34', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_1', ./layer.h:97) ('add_ln97_2', ./layer.h:97) ('add_ln97_3', ./layer.h:97) ('add_ln97_4', ./layer.h:97) ('add_ln97_5', ./layer.h:97) ('add_ln97_6', ./layer.h:97) ('add_ln97_7', ./layer.h:97) ('add_ln97_8', ./layer.h:97) ('add_ln97_9', ./layer.h:97) ('add_ln97_10', ./layer.h:97) ('add_ln97_11', ./layer.h:97) ('add_ln97_12', ./layer.h:97) ('add_ln97_13', ./layer.h:97) ('add_ln97_14', ./layer.h:97) ('add_ln97_15', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) ('add_ln97_47', ./layer.h:97) ('add_ln97_48', ./layer.h:97) ('add_ln97_49', ./layer.h:97) ('add_ln97_50', ./layer.h:97) ('add_ln97_51', ./layer.h:97) ('add_ln97_52', ./layer.h:97) ('add_ln97_53', ./layer.h:97) ('add_ln97_54', ./layer.h:97) ('add_ln97_55', ./layer.h:97) ('add_ln97_56', ./layer.h:97) ('add_ln97_57', ./layer.h:97) ('add_ln97_58', ./layer.h:97) ('add_ln97_59', ./layer.h:97) ('add_ln97_60', ./layer.h:97) ('add_ln97_61', ./layer.h:97) ('add_ln97_62', ./layer.h:97) ('add_ln97_63', ./layer.h:97) [944]  (0 ns)
	'icmp' operation ('icmp_ln94_81', ./layer.h:94) [956]  (2.47 ns)
	'or' operation ('or_ln94_35', ./layer.h:94) [958]  (0.978 ns)

 <State 20>: 7.77ns
The critical path consists of the following:
	'phi' operation ('zeros_added_2_35', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_1', ./layer.h:97) ('add_ln97_2', ./layer.h:97) ('add_ln97_3', ./layer.h:97) ('add_ln97_4', ./layer.h:97) ('add_ln97_5', ./layer.h:97) ('add_ln97_6', ./layer.h:97) ('add_ln97_7', ./layer.h:97) ('add_ln97_8', ./layer.h:97) ('add_ln97_9', ./layer.h:97) ('add_ln97_10', ./layer.h:97) ('add_ln97_11', ./layer.h:97) ('add_ln97_12', ./layer.h:97) ('add_ln97_13', ./layer.h:97) ('add_ln97_14', ./layer.h:97) ('add_ln97_15', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) ('add_ln97_47', ./layer.h:97) ('add_ln97_48', ./layer.h:97) ('add_ln97_49', ./layer.h:97) ('add_ln97_50', ./layer.h:97) ('add_ln97_51', ./layer.h:97) ('add_ln97_52', ./layer.h:97) ('add_ln97_53', ./layer.h:97) ('add_ln97_54', ./layer.h:97) ('add_ln97_55', ./layer.h:97) ('add_ln97_56', ./layer.h:97) ('add_ln97_57', ./layer.h:97) ('add_ln97_58', ./layer.h:97) ('add_ln97_59', ./layer.h:97) ('add_ln97_60', ./layer.h:97) ('add_ln97_61', ./layer.h:97) ('add_ln97_62', ./layer.h:97) ('add_ln97_63', ./layer.h:97) [969]  (0 ns)
	'add' operation ('add_ln97_36', ./layer.h:97) [988]  (2.55 ns)
	multiplexor before 'phi' operation ('zeros_added_2_36', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_1', ./layer.h:97) ('add_ln97_2', ./layer.h:97) ('add_ln97_3', ./layer.h:97) ('add_ln97_4', ./layer.h:97) ('add_ln97_5', ./layer.h:97) ('add_ln97_6', ./layer.h:97) ('add_ln97_7', ./layer.h:97) ('add_ln97_8', ./layer.h:97) ('add_ln97_9', ./layer.h:97) ('add_ln97_10', ./layer.h:97) ('add_ln97_11', ./layer.h:97) ('add_ln97_12', ./layer.h:97) ('add_ln97_13', ./layer.h:97) ('add_ln97_14', ./layer.h:97) ('add_ln97_15', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) ('add_ln97_47', ./layer.h:97) ('add_ln97_48', ./layer.h:97) ('add_ln97_49', ./layer.h:97) ('add_ln97_50', ./layer.h:97) ('add_ln97_51', ./layer.h:97) ('add_ln97_52', ./layer.h:97) ('add_ln97_53', ./layer.h:97) ('add_ln97_54', ./layer.h:97) ('add_ln97_55', ./layer.h:97) ('add_ln97_56', ./layer.h:97) ('add_ln97_57', ./layer.h:97) ('add_ln97_58', ./layer.h:97) ('add_ln97_59', ./layer.h:97) ('add_ln97_60', ./layer.h:97) ('add_ln97_61', ./layer.h:97) ('add_ln97_62', ./layer.h:97) ('add_ln97_63', ./layer.h:97) [994]  (1.77 ns)
	'phi' operation ('zeros_added_2_36', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_1', ./layer.h:97) ('add_ln97_2', ./layer.h:97) ('add_ln97_3', ./layer.h:97) ('add_ln97_4', ./layer.h:97) ('add_ln97_5', ./layer.h:97) ('add_ln97_6', ./layer.h:97) ('add_ln97_7', ./layer.h:97) ('add_ln97_8', ./layer.h:97) ('add_ln97_9', ./layer.h:97) ('add_ln97_10', ./layer.h:97) ('add_ln97_11', ./layer.h:97) ('add_ln97_12', ./layer.h:97) ('add_ln97_13', ./layer.h:97) ('add_ln97_14', ./layer.h:97) ('add_ln97_15', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) ('add_ln97_47', ./layer.h:97) ('add_ln97_48', ./layer.h:97) ('add_ln97_49', ./layer.h:97) ('add_ln97_50', ./layer.h:97) ('add_ln97_51', ./layer.h:97) ('add_ln97_52', ./layer.h:97) ('add_ln97_53', ./layer.h:97) ('add_ln97_54', ./layer.h:97) ('add_ln97_55', ./layer.h:97) ('add_ln97_56', ./layer.h:97) ('add_ln97_57', ./layer.h:97) ('add_ln97_58', ./layer.h:97) ('add_ln97_59', ./layer.h:97) ('add_ln97_60', ./layer.h:97) ('add_ln97_61', ./layer.h:97) ('add_ln97_62', ./layer.h:97) ('add_ln97_63', ./layer.h:97) [994]  (0 ns)
	'icmp' operation ('icmp_ln94_83', ./layer.h:94) [1006]  (2.47 ns)
	'or' operation ('or_ln94_37', ./layer.h:94) [1008]  (0.978 ns)

 <State 21>: 7.77ns
The critical path consists of the following:
	'phi' operation ('zeros_added_2_37', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_1', ./layer.h:97) ('add_ln97_2', ./layer.h:97) ('add_ln97_3', ./layer.h:97) ('add_ln97_4', ./layer.h:97) ('add_ln97_5', ./layer.h:97) ('add_ln97_6', ./layer.h:97) ('add_ln97_7', ./layer.h:97) ('add_ln97_8', ./layer.h:97) ('add_ln97_9', ./layer.h:97) ('add_ln97_10', ./layer.h:97) ('add_ln97_11', ./layer.h:97) ('add_ln97_12', ./layer.h:97) ('add_ln97_13', ./layer.h:97) ('add_ln97_14', ./layer.h:97) ('add_ln97_15', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) ('add_ln97_47', ./layer.h:97) ('add_ln97_48', ./layer.h:97) ('add_ln97_49', ./layer.h:97) ('add_ln97_50', ./layer.h:97) ('add_ln97_51', ./layer.h:97) ('add_ln97_52', ./layer.h:97) ('add_ln97_53', ./layer.h:97) ('add_ln97_54', ./layer.h:97) ('add_ln97_55', ./layer.h:97) ('add_ln97_56', ./layer.h:97) ('add_ln97_57', ./layer.h:97) ('add_ln97_58', ./layer.h:97) ('add_ln97_59', ./layer.h:97) ('add_ln97_60', ./layer.h:97) ('add_ln97_61', ./layer.h:97) ('add_ln97_62', ./layer.h:97) ('add_ln97_63', ./layer.h:97) [1019]  (0 ns)
	'add' operation ('add_ln97_38', ./layer.h:97) [1038]  (2.55 ns)
	multiplexor before 'phi' operation ('zeros_added_2_38', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_1', ./layer.h:97) ('add_ln97_2', ./layer.h:97) ('add_ln97_3', ./layer.h:97) ('add_ln97_4', ./layer.h:97) ('add_ln97_5', ./layer.h:97) ('add_ln97_6', ./layer.h:97) ('add_ln97_7', ./layer.h:97) ('add_ln97_8', ./layer.h:97) ('add_ln97_9', ./layer.h:97) ('add_ln97_10', ./layer.h:97) ('add_ln97_11', ./layer.h:97) ('add_ln97_12', ./layer.h:97) ('add_ln97_13', ./layer.h:97) ('add_ln97_14', ./layer.h:97) ('add_ln97_15', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) ('add_ln97_47', ./layer.h:97) ('add_ln97_48', ./layer.h:97) ('add_ln97_49', ./layer.h:97) ('add_ln97_50', ./layer.h:97) ('add_ln97_51', ./layer.h:97) ('add_ln97_52', ./layer.h:97) ('add_ln97_53', ./layer.h:97) ('add_ln97_54', ./layer.h:97) ('add_ln97_55', ./layer.h:97) ('add_ln97_56', ./layer.h:97) ('add_ln97_57', ./layer.h:97) ('add_ln97_58', ./layer.h:97) ('add_ln97_59', ./layer.h:97) ('add_ln97_60', ./layer.h:97) ('add_ln97_61', ./layer.h:97) ('add_ln97_62', ./layer.h:97) ('add_ln97_63', ./layer.h:97) [1044]  (1.77 ns)
	'phi' operation ('zeros_added_2_38', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_1', ./layer.h:97) ('add_ln97_2', ./layer.h:97) ('add_ln97_3', ./layer.h:97) ('add_ln97_4', ./layer.h:97) ('add_ln97_5', ./layer.h:97) ('add_ln97_6', ./layer.h:97) ('add_ln97_7', ./layer.h:97) ('add_ln97_8', ./layer.h:97) ('add_ln97_9', ./layer.h:97) ('add_ln97_10', ./layer.h:97) ('add_ln97_11', ./layer.h:97) ('add_ln97_12', ./layer.h:97) ('add_ln97_13', ./layer.h:97) ('add_ln97_14', ./layer.h:97) ('add_ln97_15', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) ('add_ln97_47', ./layer.h:97) ('add_ln97_48', ./layer.h:97) ('add_ln97_49', ./layer.h:97) ('add_ln97_50', ./layer.h:97) ('add_ln97_51', ./layer.h:97) ('add_ln97_52', ./layer.h:97) ('add_ln97_53', ./layer.h:97) ('add_ln97_54', ./layer.h:97) ('add_ln97_55', ./layer.h:97) ('add_ln97_56', ./layer.h:97) ('add_ln97_57', ./layer.h:97) ('add_ln97_58', ./layer.h:97) ('add_ln97_59', ./layer.h:97) ('add_ln97_60', ./layer.h:97) ('add_ln97_61', ./layer.h:97) ('add_ln97_62', ./layer.h:97) ('add_ln97_63', ./layer.h:97) [1044]  (0 ns)
	'icmp' operation ('icmp_ln94_85', ./layer.h:94) [1056]  (2.47 ns)
	'or' operation ('or_ln94_39', ./layer.h:94) [1058]  (0.978 ns)

 <State 22>: 7.77ns
The critical path consists of the following:
	'phi' operation ('zeros_added_2_39', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_1', ./layer.h:97) ('add_ln97_2', ./layer.h:97) ('add_ln97_3', ./layer.h:97) ('add_ln97_4', ./layer.h:97) ('add_ln97_5', ./layer.h:97) ('add_ln97_6', ./layer.h:97) ('add_ln97_7', ./layer.h:97) ('add_ln97_8', ./layer.h:97) ('add_ln97_9', ./layer.h:97) ('add_ln97_10', ./layer.h:97) ('add_ln97_11', ./layer.h:97) ('add_ln97_12', ./layer.h:97) ('add_ln97_13', ./layer.h:97) ('add_ln97_14', ./layer.h:97) ('add_ln97_15', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) ('add_ln97_47', ./layer.h:97) ('add_ln97_48', ./layer.h:97) ('add_ln97_49', ./layer.h:97) ('add_ln97_50', ./layer.h:97) ('add_ln97_51', ./layer.h:97) ('add_ln97_52', ./layer.h:97) ('add_ln97_53', ./layer.h:97) ('add_ln97_54', ./layer.h:97) ('add_ln97_55', ./layer.h:97) ('add_ln97_56', ./layer.h:97) ('add_ln97_57', ./layer.h:97) ('add_ln97_58', ./layer.h:97) ('add_ln97_59', ./layer.h:97) ('add_ln97_60', ./layer.h:97) ('add_ln97_61', ./layer.h:97) ('add_ln97_62', ./layer.h:97) ('add_ln97_63', ./layer.h:97) [1069]  (0 ns)
	'add' operation ('add_ln97_40', ./layer.h:97) [1088]  (2.55 ns)
	multiplexor before 'phi' operation ('zeros_added_2_40', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_1', ./layer.h:97) ('add_ln97_2', ./layer.h:97) ('add_ln97_3', ./layer.h:97) ('add_ln97_4', ./layer.h:97) ('add_ln97_5', ./layer.h:97) ('add_ln97_6', ./layer.h:97) ('add_ln97_7', ./layer.h:97) ('add_ln97_8', ./layer.h:97) ('add_ln97_9', ./layer.h:97) ('add_ln97_10', ./layer.h:97) ('add_ln97_11', ./layer.h:97) ('add_ln97_12', ./layer.h:97) ('add_ln97_13', ./layer.h:97) ('add_ln97_14', ./layer.h:97) ('add_ln97_15', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) ('add_ln97_47', ./layer.h:97) ('add_ln97_48', ./layer.h:97) ('add_ln97_49', ./layer.h:97) ('add_ln97_50', ./layer.h:97) ('add_ln97_51', ./layer.h:97) ('add_ln97_52', ./layer.h:97) ('add_ln97_53', ./layer.h:97) ('add_ln97_54', ./layer.h:97) ('add_ln97_55', ./layer.h:97) ('add_ln97_56', ./layer.h:97) ('add_ln97_57', ./layer.h:97) ('add_ln97_58', ./layer.h:97) ('add_ln97_59', ./layer.h:97) ('add_ln97_60', ./layer.h:97) ('add_ln97_61', ./layer.h:97) ('add_ln97_62', ./layer.h:97) ('add_ln97_63', ./layer.h:97) [1094]  (1.77 ns)
	'phi' operation ('zeros_added_2_40', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_1', ./layer.h:97) ('add_ln97_2', ./layer.h:97) ('add_ln97_3', ./layer.h:97) ('add_ln97_4', ./layer.h:97) ('add_ln97_5', ./layer.h:97) ('add_ln97_6', ./layer.h:97) ('add_ln97_7', ./layer.h:97) ('add_ln97_8', ./layer.h:97) ('add_ln97_9', ./layer.h:97) ('add_ln97_10', ./layer.h:97) ('add_ln97_11', ./layer.h:97) ('add_ln97_12', ./layer.h:97) ('add_ln97_13', ./layer.h:97) ('add_ln97_14', ./layer.h:97) ('add_ln97_15', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) ('add_ln97_47', ./layer.h:97) ('add_ln97_48', ./layer.h:97) ('add_ln97_49', ./layer.h:97) ('add_ln97_50', ./layer.h:97) ('add_ln97_51', ./layer.h:97) ('add_ln97_52', ./layer.h:97) ('add_ln97_53', ./layer.h:97) ('add_ln97_54', ./layer.h:97) ('add_ln97_55', ./layer.h:97) ('add_ln97_56', ./layer.h:97) ('add_ln97_57', ./layer.h:97) ('add_ln97_58', ./layer.h:97) ('add_ln97_59', ./layer.h:97) ('add_ln97_60', ./layer.h:97) ('add_ln97_61', ./layer.h:97) ('add_ln97_62', ./layer.h:97) ('add_ln97_63', ./layer.h:97) [1094]  (0 ns)
	'icmp' operation ('icmp_ln94_87', ./layer.h:94) [1106]  (2.47 ns)
	'or' operation ('or_ln94_41', ./layer.h:94) [1108]  (0.978 ns)

 <State 23>: 7.77ns
The critical path consists of the following:
	'phi' operation ('zeros_added_2_41', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_1', ./layer.h:97) ('add_ln97_2', ./layer.h:97) ('add_ln97_3', ./layer.h:97) ('add_ln97_4', ./layer.h:97) ('add_ln97_5', ./layer.h:97) ('add_ln97_6', ./layer.h:97) ('add_ln97_7', ./layer.h:97) ('add_ln97_8', ./layer.h:97) ('add_ln97_9', ./layer.h:97) ('add_ln97_10', ./layer.h:97) ('add_ln97_11', ./layer.h:97) ('add_ln97_12', ./layer.h:97) ('add_ln97_13', ./layer.h:97) ('add_ln97_14', ./layer.h:97) ('add_ln97_15', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) ('add_ln97_47', ./layer.h:97) ('add_ln97_48', ./layer.h:97) ('add_ln97_49', ./layer.h:97) ('add_ln97_50', ./layer.h:97) ('add_ln97_51', ./layer.h:97) ('add_ln97_52', ./layer.h:97) ('add_ln97_53', ./layer.h:97) ('add_ln97_54', ./layer.h:97) ('add_ln97_55', ./layer.h:97) ('add_ln97_56', ./layer.h:97) ('add_ln97_57', ./layer.h:97) ('add_ln97_58', ./layer.h:97) ('add_ln97_59', ./layer.h:97) ('add_ln97_60', ./layer.h:97) ('add_ln97_61', ./layer.h:97) ('add_ln97_62', ./layer.h:97) ('add_ln97_63', ./layer.h:97) [1119]  (0 ns)
	'add' operation ('add_ln97_42', ./layer.h:97) [1138]  (2.55 ns)
	multiplexor before 'phi' operation ('zeros_added_2_42', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_1', ./layer.h:97) ('add_ln97_2', ./layer.h:97) ('add_ln97_3', ./layer.h:97) ('add_ln97_4', ./layer.h:97) ('add_ln97_5', ./layer.h:97) ('add_ln97_6', ./layer.h:97) ('add_ln97_7', ./layer.h:97) ('add_ln97_8', ./layer.h:97) ('add_ln97_9', ./layer.h:97) ('add_ln97_10', ./layer.h:97) ('add_ln97_11', ./layer.h:97) ('add_ln97_12', ./layer.h:97) ('add_ln97_13', ./layer.h:97) ('add_ln97_14', ./layer.h:97) ('add_ln97_15', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) ('add_ln97_47', ./layer.h:97) ('add_ln97_48', ./layer.h:97) ('add_ln97_49', ./layer.h:97) ('add_ln97_50', ./layer.h:97) ('add_ln97_51', ./layer.h:97) ('add_ln97_52', ./layer.h:97) ('add_ln97_53', ./layer.h:97) ('add_ln97_54', ./layer.h:97) ('add_ln97_55', ./layer.h:97) ('add_ln97_56', ./layer.h:97) ('add_ln97_57', ./layer.h:97) ('add_ln97_58', ./layer.h:97) ('add_ln97_59', ./layer.h:97) ('add_ln97_60', ./layer.h:97) ('add_ln97_61', ./layer.h:97) ('add_ln97_62', ./layer.h:97) ('add_ln97_63', ./layer.h:97) [1144]  (1.77 ns)
	'phi' operation ('zeros_added_2_42', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_1', ./layer.h:97) ('add_ln97_2', ./layer.h:97) ('add_ln97_3', ./layer.h:97) ('add_ln97_4', ./layer.h:97) ('add_ln97_5', ./layer.h:97) ('add_ln97_6', ./layer.h:97) ('add_ln97_7', ./layer.h:97) ('add_ln97_8', ./layer.h:97) ('add_ln97_9', ./layer.h:97) ('add_ln97_10', ./layer.h:97) ('add_ln97_11', ./layer.h:97) ('add_ln97_12', ./layer.h:97) ('add_ln97_13', ./layer.h:97) ('add_ln97_14', ./layer.h:97) ('add_ln97_15', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) ('add_ln97_47', ./layer.h:97) ('add_ln97_48', ./layer.h:97) ('add_ln97_49', ./layer.h:97) ('add_ln97_50', ./layer.h:97) ('add_ln97_51', ./layer.h:97) ('add_ln97_52', ./layer.h:97) ('add_ln97_53', ./layer.h:97) ('add_ln97_54', ./layer.h:97) ('add_ln97_55', ./layer.h:97) ('add_ln97_56', ./layer.h:97) ('add_ln97_57', ./layer.h:97) ('add_ln97_58', ./layer.h:97) ('add_ln97_59', ./layer.h:97) ('add_ln97_60', ./layer.h:97) ('add_ln97_61', ./layer.h:97) ('add_ln97_62', ./layer.h:97) ('add_ln97_63', ./layer.h:97) [1144]  (0 ns)
	'icmp' operation ('icmp_ln94_89', ./layer.h:94) [1156]  (2.47 ns)
	'or' operation ('or_ln94_43', ./layer.h:94) [1158]  (0.978 ns)

 <State 24>: 7.77ns
The critical path consists of the following:
	'phi' operation ('zeros_added_2_43', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_1', ./layer.h:97) ('add_ln97_2', ./layer.h:97) ('add_ln97_3', ./layer.h:97) ('add_ln97_4', ./layer.h:97) ('add_ln97_5', ./layer.h:97) ('add_ln97_6', ./layer.h:97) ('add_ln97_7', ./layer.h:97) ('add_ln97_8', ./layer.h:97) ('add_ln97_9', ./layer.h:97) ('add_ln97_10', ./layer.h:97) ('add_ln97_11', ./layer.h:97) ('add_ln97_12', ./layer.h:97) ('add_ln97_13', ./layer.h:97) ('add_ln97_14', ./layer.h:97) ('add_ln97_15', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) ('add_ln97_47', ./layer.h:97) ('add_ln97_48', ./layer.h:97) ('add_ln97_49', ./layer.h:97) ('add_ln97_50', ./layer.h:97) ('add_ln97_51', ./layer.h:97) ('add_ln97_52', ./layer.h:97) ('add_ln97_53', ./layer.h:97) ('add_ln97_54', ./layer.h:97) ('add_ln97_55', ./layer.h:97) ('add_ln97_56', ./layer.h:97) ('add_ln97_57', ./layer.h:97) ('add_ln97_58', ./layer.h:97) ('add_ln97_59', ./layer.h:97) ('add_ln97_60', ./layer.h:97) ('add_ln97_61', ./layer.h:97) ('add_ln97_62', ./layer.h:97) ('add_ln97_63', ./layer.h:97) [1169]  (0 ns)
	'add' operation ('add_ln97_44', ./layer.h:97) [1188]  (2.55 ns)
	multiplexor before 'phi' operation ('zeros_added_2_44', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_1', ./layer.h:97) ('add_ln97_2', ./layer.h:97) ('add_ln97_3', ./layer.h:97) ('add_ln97_4', ./layer.h:97) ('add_ln97_5', ./layer.h:97) ('add_ln97_6', ./layer.h:97) ('add_ln97_7', ./layer.h:97) ('add_ln97_8', ./layer.h:97) ('add_ln97_9', ./layer.h:97) ('add_ln97_10', ./layer.h:97) ('add_ln97_11', ./layer.h:97) ('add_ln97_12', ./layer.h:97) ('add_ln97_13', ./layer.h:97) ('add_ln97_14', ./layer.h:97) ('add_ln97_15', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) ('add_ln97_47', ./layer.h:97) ('add_ln97_48', ./layer.h:97) ('add_ln97_49', ./layer.h:97) ('add_ln97_50', ./layer.h:97) ('add_ln97_51', ./layer.h:97) ('add_ln97_52', ./layer.h:97) ('add_ln97_53', ./layer.h:97) ('add_ln97_54', ./layer.h:97) ('add_ln97_55', ./layer.h:97) ('add_ln97_56', ./layer.h:97) ('add_ln97_57', ./layer.h:97) ('add_ln97_58', ./layer.h:97) ('add_ln97_59', ./layer.h:97) ('add_ln97_60', ./layer.h:97) ('add_ln97_61', ./layer.h:97) ('add_ln97_62', ./layer.h:97) ('add_ln97_63', ./layer.h:97) [1194]  (1.77 ns)
	'phi' operation ('zeros_added_2_44', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_1', ./layer.h:97) ('add_ln97_2', ./layer.h:97) ('add_ln97_3', ./layer.h:97) ('add_ln97_4', ./layer.h:97) ('add_ln97_5', ./layer.h:97) ('add_ln97_6', ./layer.h:97) ('add_ln97_7', ./layer.h:97) ('add_ln97_8', ./layer.h:97) ('add_ln97_9', ./layer.h:97) ('add_ln97_10', ./layer.h:97) ('add_ln97_11', ./layer.h:97) ('add_ln97_12', ./layer.h:97) ('add_ln97_13', ./layer.h:97) ('add_ln97_14', ./layer.h:97) ('add_ln97_15', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) ('add_ln97_47', ./layer.h:97) ('add_ln97_48', ./layer.h:97) ('add_ln97_49', ./layer.h:97) ('add_ln97_50', ./layer.h:97) ('add_ln97_51', ./layer.h:97) ('add_ln97_52', ./layer.h:97) ('add_ln97_53', ./layer.h:97) ('add_ln97_54', ./layer.h:97) ('add_ln97_55', ./layer.h:97) ('add_ln97_56', ./layer.h:97) ('add_ln97_57', ./layer.h:97) ('add_ln97_58', ./layer.h:97) ('add_ln97_59', ./layer.h:97) ('add_ln97_60', ./layer.h:97) ('add_ln97_61', ./layer.h:97) ('add_ln97_62', ./layer.h:97) ('add_ln97_63', ./layer.h:97) [1194]  (0 ns)
	'icmp' operation ('icmp_ln94_91', ./layer.h:94) [1206]  (2.47 ns)
	'or' operation ('or_ln94_45', ./layer.h:94) [1208]  (0.978 ns)

 <State 25>: 7.77ns
The critical path consists of the following:
	'phi' operation ('zeros_added_2_45', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_1', ./layer.h:97) ('add_ln97_2', ./layer.h:97) ('add_ln97_3', ./layer.h:97) ('add_ln97_4', ./layer.h:97) ('add_ln97_5', ./layer.h:97) ('add_ln97_6', ./layer.h:97) ('add_ln97_7', ./layer.h:97) ('add_ln97_8', ./layer.h:97) ('add_ln97_9', ./layer.h:97) ('add_ln97_10', ./layer.h:97) ('add_ln97_11', ./layer.h:97) ('add_ln97_12', ./layer.h:97) ('add_ln97_13', ./layer.h:97) ('add_ln97_14', ./layer.h:97) ('add_ln97_15', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) ('add_ln97_47', ./layer.h:97) ('add_ln97_48', ./layer.h:97) ('add_ln97_49', ./layer.h:97) ('add_ln97_50', ./layer.h:97) ('add_ln97_51', ./layer.h:97) ('add_ln97_52', ./layer.h:97) ('add_ln97_53', ./layer.h:97) ('add_ln97_54', ./layer.h:97) ('add_ln97_55', ./layer.h:97) ('add_ln97_56', ./layer.h:97) ('add_ln97_57', ./layer.h:97) ('add_ln97_58', ./layer.h:97) ('add_ln97_59', ./layer.h:97) ('add_ln97_60', ./layer.h:97) ('add_ln97_61', ./layer.h:97) ('add_ln97_62', ./layer.h:97) ('add_ln97_63', ./layer.h:97) [1219]  (0 ns)
	'add' operation ('add_ln97_46', ./layer.h:97) [1238]  (2.55 ns)
	multiplexor before 'phi' operation ('zeros_added_2_46', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_1', ./layer.h:97) ('add_ln97_2', ./layer.h:97) ('add_ln97_3', ./layer.h:97) ('add_ln97_4', ./layer.h:97) ('add_ln97_5', ./layer.h:97) ('add_ln97_6', ./layer.h:97) ('add_ln97_7', ./layer.h:97) ('add_ln97_8', ./layer.h:97) ('add_ln97_9', ./layer.h:97) ('add_ln97_10', ./layer.h:97) ('add_ln97_11', ./layer.h:97) ('add_ln97_12', ./layer.h:97) ('add_ln97_13', ./layer.h:97) ('add_ln97_14', ./layer.h:97) ('add_ln97_15', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) ('add_ln97_47', ./layer.h:97) ('add_ln97_48', ./layer.h:97) ('add_ln97_49', ./layer.h:97) ('add_ln97_50', ./layer.h:97) ('add_ln97_51', ./layer.h:97) ('add_ln97_52', ./layer.h:97) ('add_ln97_53', ./layer.h:97) ('add_ln97_54', ./layer.h:97) ('add_ln97_55', ./layer.h:97) ('add_ln97_56', ./layer.h:97) ('add_ln97_57', ./layer.h:97) ('add_ln97_58', ./layer.h:97) ('add_ln97_59', ./layer.h:97) ('add_ln97_60', ./layer.h:97) ('add_ln97_61', ./layer.h:97) ('add_ln97_62', ./layer.h:97) ('add_ln97_63', ./layer.h:97) [1244]  (1.77 ns)
	'phi' operation ('zeros_added_2_46', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_1', ./layer.h:97) ('add_ln97_2', ./layer.h:97) ('add_ln97_3', ./layer.h:97) ('add_ln97_4', ./layer.h:97) ('add_ln97_5', ./layer.h:97) ('add_ln97_6', ./layer.h:97) ('add_ln97_7', ./layer.h:97) ('add_ln97_8', ./layer.h:97) ('add_ln97_9', ./layer.h:97) ('add_ln97_10', ./layer.h:97) ('add_ln97_11', ./layer.h:97) ('add_ln97_12', ./layer.h:97) ('add_ln97_13', ./layer.h:97) ('add_ln97_14', ./layer.h:97) ('add_ln97_15', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) ('add_ln97_47', ./layer.h:97) ('add_ln97_48', ./layer.h:97) ('add_ln97_49', ./layer.h:97) ('add_ln97_50', ./layer.h:97) ('add_ln97_51', ./layer.h:97) ('add_ln97_52', ./layer.h:97) ('add_ln97_53', ./layer.h:97) ('add_ln97_54', ./layer.h:97) ('add_ln97_55', ./layer.h:97) ('add_ln97_56', ./layer.h:97) ('add_ln97_57', ./layer.h:97) ('add_ln97_58', ./layer.h:97) ('add_ln97_59', ./layer.h:97) ('add_ln97_60', ./layer.h:97) ('add_ln97_61', ./layer.h:97) ('add_ln97_62', ./layer.h:97) ('add_ln97_63', ./layer.h:97) [1244]  (0 ns)
	'icmp' operation ('icmp_ln94_93', ./layer.h:94) [1256]  (2.47 ns)
	'or' operation ('or_ln94_47', ./layer.h:94) [1258]  (0.978 ns)

 <State 26>: 7.77ns
The critical path consists of the following:
	'phi' operation ('zeros_added_2_47', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_1', ./layer.h:97) ('add_ln97_2', ./layer.h:97) ('add_ln97_3', ./layer.h:97) ('add_ln97_4', ./layer.h:97) ('add_ln97_5', ./layer.h:97) ('add_ln97_6', ./layer.h:97) ('add_ln97_7', ./layer.h:97) ('add_ln97_8', ./layer.h:97) ('add_ln97_9', ./layer.h:97) ('add_ln97_10', ./layer.h:97) ('add_ln97_11', ./layer.h:97) ('add_ln97_12', ./layer.h:97) ('add_ln97_13', ./layer.h:97) ('add_ln97_14', ./layer.h:97) ('add_ln97_15', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) ('add_ln97_47', ./layer.h:97) ('add_ln97_48', ./layer.h:97) ('add_ln97_49', ./layer.h:97) ('add_ln97_50', ./layer.h:97) ('add_ln97_51', ./layer.h:97) ('add_ln97_52', ./layer.h:97) ('add_ln97_53', ./layer.h:97) ('add_ln97_54', ./layer.h:97) ('add_ln97_55', ./layer.h:97) ('add_ln97_56', ./layer.h:97) ('add_ln97_57', ./layer.h:97) ('add_ln97_58', ./layer.h:97) ('add_ln97_59', ./layer.h:97) ('add_ln97_60', ./layer.h:97) ('add_ln97_61', ./layer.h:97) ('add_ln97_62', ./layer.h:97) ('add_ln97_63', ./layer.h:97) [1269]  (0 ns)
	'add' operation ('add_ln97_48', ./layer.h:97) [1288]  (2.55 ns)
	multiplexor before 'phi' operation ('zeros_added_2_48', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_1', ./layer.h:97) ('add_ln97_2', ./layer.h:97) ('add_ln97_3', ./layer.h:97) ('add_ln97_4', ./layer.h:97) ('add_ln97_5', ./layer.h:97) ('add_ln97_6', ./layer.h:97) ('add_ln97_7', ./layer.h:97) ('add_ln97_8', ./layer.h:97) ('add_ln97_9', ./layer.h:97) ('add_ln97_10', ./layer.h:97) ('add_ln97_11', ./layer.h:97) ('add_ln97_12', ./layer.h:97) ('add_ln97_13', ./layer.h:97) ('add_ln97_14', ./layer.h:97) ('add_ln97_15', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) ('add_ln97_47', ./layer.h:97) ('add_ln97_48', ./layer.h:97) ('add_ln97_49', ./layer.h:97) ('add_ln97_50', ./layer.h:97) ('add_ln97_51', ./layer.h:97) ('add_ln97_52', ./layer.h:97) ('add_ln97_53', ./layer.h:97) ('add_ln97_54', ./layer.h:97) ('add_ln97_55', ./layer.h:97) ('add_ln97_56', ./layer.h:97) ('add_ln97_57', ./layer.h:97) ('add_ln97_58', ./layer.h:97) ('add_ln97_59', ./layer.h:97) ('add_ln97_60', ./layer.h:97) ('add_ln97_61', ./layer.h:97) ('add_ln97_62', ./layer.h:97) ('add_ln97_63', ./layer.h:97) [1294]  (1.77 ns)
	'phi' operation ('zeros_added_2_48', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_1', ./layer.h:97) ('add_ln97_2', ./layer.h:97) ('add_ln97_3', ./layer.h:97) ('add_ln97_4', ./layer.h:97) ('add_ln97_5', ./layer.h:97) ('add_ln97_6', ./layer.h:97) ('add_ln97_7', ./layer.h:97) ('add_ln97_8', ./layer.h:97) ('add_ln97_9', ./layer.h:97) ('add_ln97_10', ./layer.h:97) ('add_ln97_11', ./layer.h:97) ('add_ln97_12', ./layer.h:97) ('add_ln97_13', ./layer.h:97) ('add_ln97_14', ./layer.h:97) ('add_ln97_15', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) ('add_ln97_47', ./layer.h:97) ('add_ln97_48', ./layer.h:97) ('add_ln97_49', ./layer.h:97) ('add_ln97_50', ./layer.h:97) ('add_ln97_51', ./layer.h:97) ('add_ln97_52', ./layer.h:97) ('add_ln97_53', ./layer.h:97) ('add_ln97_54', ./layer.h:97) ('add_ln97_55', ./layer.h:97) ('add_ln97_56', ./layer.h:97) ('add_ln97_57', ./layer.h:97) ('add_ln97_58', ./layer.h:97) ('add_ln97_59', ./layer.h:97) ('add_ln97_60', ./layer.h:97) ('add_ln97_61', ./layer.h:97) ('add_ln97_62', ./layer.h:97) ('add_ln97_63', ./layer.h:97) [1294]  (0 ns)
	'icmp' operation ('icmp_ln94_95', ./layer.h:94) [1306]  (2.47 ns)
	'or' operation ('or_ln94_49', ./layer.h:94) [1308]  (0.978 ns)

 <State 27>: 7.77ns
The critical path consists of the following:
	'phi' operation ('zeros_added_2_49', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_1', ./layer.h:97) ('add_ln97_2', ./layer.h:97) ('add_ln97_3', ./layer.h:97) ('add_ln97_4', ./layer.h:97) ('add_ln97_5', ./layer.h:97) ('add_ln97_6', ./layer.h:97) ('add_ln97_7', ./layer.h:97) ('add_ln97_8', ./layer.h:97) ('add_ln97_9', ./layer.h:97) ('add_ln97_10', ./layer.h:97) ('add_ln97_11', ./layer.h:97) ('add_ln97_12', ./layer.h:97) ('add_ln97_13', ./layer.h:97) ('add_ln97_14', ./layer.h:97) ('add_ln97_15', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) ('add_ln97_47', ./layer.h:97) ('add_ln97_48', ./layer.h:97) ('add_ln97_49', ./layer.h:97) ('add_ln97_50', ./layer.h:97) ('add_ln97_51', ./layer.h:97) ('add_ln97_52', ./layer.h:97) ('add_ln97_53', ./layer.h:97) ('add_ln97_54', ./layer.h:97) ('add_ln97_55', ./layer.h:97) ('add_ln97_56', ./layer.h:97) ('add_ln97_57', ./layer.h:97) ('add_ln97_58', ./layer.h:97) ('add_ln97_59', ./layer.h:97) ('add_ln97_60', ./layer.h:97) ('add_ln97_61', ./layer.h:97) ('add_ln97_62', ./layer.h:97) ('add_ln97_63', ./layer.h:97) [1319]  (0 ns)
	'add' operation ('add_ln97_50', ./layer.h:97) [1338]  (2.55 ns)
	multiplexor before 'phi' operation ('zeros_added_2_50', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_1', ./layer.h:97) ('add_ln97_2', ./layer.h:97) ('add_ln97_3', ./layer.h:97) ('add_ln97_4', ./layer.h:97) ('add_ln97_5', ./layer.h:97) ('add_ln97_6', ./layer.h:97) ('add_ln97_7', ./layer.h:97) ('add_ln97_8', ./layer.h:97) ('add_ln97_9', ./layer.h:97) ('add_ln97_10', ./layer.h:97) ('add_ln97_11', ./layer.h:97) ('add_ln97_12', ./layer.h:97) ('add_ln97_13', ./layer.h:97) ('add_ln97_14', ./layer.h:97) ('add_ln97_15', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) ('add_ln97_47', ./layer.h:97) ('add_ln97_48', ./layer.h:97) ('add_ln97_49', ./layer.h:97) ('add_ln97_50', ./layer.h:97) ('add_ln97_51', ./layer.h:97) ('add_ln97_52', ./layer.h:97) ('add_ln97_53', ./layer.h:97) ('add_ln97_54', ./layer.h:97) ('add_ln97_55', ./layer.h:97) ('add_ln97_56', ./layer.h:97) ('add_ln97_57', ./layer.h:97) ('add_ln97_58', ./layer.h:97) ('add_ln97_59', ./layer.h:97) ('add_ln97_60', ./layer.h:97) ('add_ln97_61', ./layer.h:97) ('add_ln97_62', ./layer.h:97) ('add_ln97_63', ./layer.h:97) [1344]  (1.77 ns)
	'phi' operation ('zeros_added_2_50', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_1', ./layer.h:97) ('add_ln97_2', ./layer.h:97) ('add_ln97_3', ./layer.h:97) ('add_ln97_4', ./layer.h:97) ('add_ln97_5', ./layer.h:97) ('add_ln97_6', ./layer.h:97) ('add_ln97_7', ./layer.h:97) ('add_ln97_8', ./layer.h:97) ('add_ln97_9', ./layer.h:97) ('add_ln97_10', ./layer.h:97) ('add_ln97_11', ./layer.h:97) ('add_ln97_12', ./layer.h:97) ('add_ln97_13', ./layer.h:97) ('add_ln97_14', ./layer.h:97) ('add_ln97_15', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) ('add_ln97_47', ./layer.h:97) ('add_ln97_48', ./layer.h:97) ('add_ln97_49', ./layer.h:97) ('add_ln97_50', ./layer.h:97) ('add_ln97_51', ./layer.h:97) ('add_ln97_52', ./layer.h:97) ('add_ln97_53', ./layer.h:97) ('add_ln97_54', ./layer.h:97) ('add_ln97_55', ./layer.h:97) ('add_ln97_56', ./layer.h:97) ('add_ln97_57', ./layer.h:97) ('add_ln97_58', ./layer.h:97) ('add_ln97_59', ./layer.h:97) ('add_ln97_60', ./layer.h:97) ('add_ln97_61', ./layer.h:97) ('add_ln97_62', ./layer.h:97) ('add_ln97_63', ./layer.h:97) [1344]  (0 ns)
	'icmp' operation ('icmp_ln94_97', ./layer.h:94) [1356]  (2.47 ns)
	'or' operation ('or_ln94_51', ./layer.h:94) [1358]  (0.978 ns)

 <State 28>: 7.77ns
The critical path consists of the following:
	'phi' operation ('zeros_added_2_51', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_1', ./layer.h:97) ('add_ln97_2', ./layer.h:97) ('add_ln97_3', ./layer.h:97) ('add_ln97_4', ./layer.h:97) ('add_ln97_5', ./layer.h:97) ('add_ln97_6', ./layer.h:97) ('add_ln97_7', ./layer.h:97) ('add_ln97_8', ./layer.h:97) ('add_ln97_9', ./layer.h:97) ('add_ln97_10', ./layer.h:97) ('add_ln97_11', ./layer.h:97) ('add_ln97_12', ./layer.h:97) ('add_ln97_13', ./layer.h:97) ('add_ln97_14', ./layer.h:97) ('add_ln97_15', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) ('add_ln97_47', ./layer.h:97) ('add_ln97_48', ./layer.h:97) ('add_ln97_49', ./layer.h:97) ('add_ln97_50', ./layer.h:97) ('add_ln97_51', ./layer.h:97) ('add_ln97_52', ./layer.h:97) ('add_ln97_53', ./layer.h:97) ('add_ln97_54', ./layer.h:97) ('add_ln97_55', ./layer.h:97) ('add_ln97_56', ./layer.h:97) ('add_ln97_57', ./layer.h:97) ('add_ln97_58', ./layer.h:97) ('add_ln97_59', ./layer.h:97) ('add_ln97_60', ./layer.h:97) ('add_ln97_61', ./layer.h:97) ('add_ln97_62', ./layer.h:97) ('add_ln97_63', ./layer.h:97) [1369]  (0 ns)
	'add' operation ('add_ln97_52', ./layer.h:97) [1388]  (2.55 ns)
	multiplexor before 'phi' operation ('zeros_added_2_52', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_1', ./layer.h:97) ('add_ln97_2', ./layer.h:97) ('add_ln97_3', ./layer.h:97) ('add_ln97_4', ./layer.h:97) ('add_ln97_5', ./layer.h:97) ('add_ln97_6', ./layer.h:97) ('add_ln97_7', ./layer.h:97) ('add_ln97_8', ./layer.h:97) ('add_ln97_9', ./layer.h:97) ('add_ln97_10', ./layer.h:97) ('add_ln97_11', ./layer.h:97) ('add_ln97_12', ./layer.h:97) ('add_ln97_13', ./layer.h:97) ('add_ln97_14', ./layer.h:97) ('add_ln97_15', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) ('add_ln97_47', ./layer.h:97) ('add_ln97_48', ./layer.h:97) ('add_ln97_49', ./layer.h:97) ('add_ln97_50', ./layer.h:97) ('add_ln97_51', ./layer.h:97) ('add_ln97_52', ./layer.h:97) ('add_ln97_53', ./layer.h:97) ('add_ln97_54', ./layer.h:97) ('add_ln97_55', ./layer.h:97) ('add_ln97_56', ./layer.h:97) ('add_ln97_57', ./layer.h:97) ('add_ln97_58', ./layer.h:97) ('add_ln97_59', ./layer.h:97) ('add_ln97_60', ./layer.h:97) ('add_ln97_61', ./layer.h:97) ('add_ln97_62', ./layer.h:97) ('add_ln97_63', ./layer.h:97) [1394]  (1.77 ns)
	'phi' operation ('zeros_added_2_52', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_1', ./layer.h:97) ('add_ln97_2', ./layer.h:97) ('add_ln97_3', ./layer.h:97) ('add_ln97_4', ./layer.h:97) ('add_ln97_5', ./layer.h:97) ('add_ln97_6', ./layer.h:97) ('add_ln97_7', ./layer.h:97) ('add_ln97_8', ./layer.h:97) ('add_ln97_9', ./layer.h:97) ('add_ln97_10', ./layer.h:97) ('add_ln97_11', ./layer.h:97) ('add_ln97_12', ./layer.h:97) ('add_ln97_13', ./layer.h:97) ('add_ln97_14', ./layer.h:97) ('add_ln97_15', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) ('add_ln97_47', ./layer.h:97) ('add_ln97_48', ./layer.h:97) ('add_ln97_49', ./layer.h:97) ('add_ln97_50', ./layer.h:97) ('add_ln97_51', ./layer.h:97) ('add_ln97_52', ./layer.h:97) ('add_ln97_53', ./layer.h:97) ('add_ln97_54', ./layer.h:97) ('add_ln97_55', ./layer.h:97) ('add_ln97_56', ./layer.h:97) ('add_ln97_57', ./layer.h:97) ('add_ln97_58', ./layer.h:97) ('add_ln97_59', ./layer.h:97) ('add_ln97_60', ./layer.h:97) ('add_ln97_61', ./layer.h:97) ('add_ln97_62', ./layer.h:97) ('add_ln97_63', ./layer.h:97) [1394]  (0 ns)
	'icmp' operation ('icmp_ln94_99', ./layer.h:94) [1406]  (2.47 ns)
	'or' operation ('or_ln94_53', ./layer.h:94) [1408]  (0.978 ns)

 <State 29>: 7.77ns
The critical path consists of the following:
	'phi' operation ('zeros_added_2_53', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_1', ./layer.h:97) ('add_ln97_2', ./layer.h:97) ('add_ln97_3', ./layer.h:97) ('add_ln97_4', ./layer.h:97) ('add_ln97_5', ./layer.h:97) ('add_ln97_6', ./layer.h:97) ('add_ln97_7', ./layer.h:97) ('add_ln97_8', ./layer.h:97) ('add_ln97_9', ./layer.h:97) ('add_ln97_10', ./layer.h:97) ('add_ln97_11', ./layer.h:97) ('add_ln97_12', ./layer.h:97) ('add_ln97_13', ./layer.h:97) ('add_ln97_14', ./layer.h:97) ('add_ln97_15', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) ('add_ln97_47', ./layer.h:97) ('add_ln97_48', ./layer.h:97) ('add_ln97_49', ./layer.h:97) ('add_ln97_50', ./layer.h:97) ('add_ln97_51', ./layer.h:97) ('add_ln97_52', ./layer.h:97) ('add_ln97_53', ./layer.h:97) ('add_ln97_54', ./layer.h:97) ('add_ln97_55', ./layer.h:97) ('add_ln97_56', ./layer.h:97) ('add_ln97_57', ./layer.h:97) ('add_ln97_58', ./layer.h:97) ('add_ln97_59', ./layer.h:97) ('add_ln97_60', ./layer.h:97) ('add_ln97_61', ./layer.h:97) ('add_ln97_62', ./layer.h:97) ('add_ln97_63', ./layer.h:97) [1419]  (0 ns)
	'add' operation ('add_ln97_54', ./layer.h:97) [1438]  (2.55 ns)
	multiplexor before 'phi' operation ('zeros_added_2_54', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_1', ./layer.h:97) ('add_ln97_2', ./layer.h:97) ('add_ln97_3', ./layer.h:97) ('add_ln97_4', ./layer.h:97) ('add_ln97_5', ./layer.h:97) ('add_ln97_6', ./layer.h:97) ('add_ln97_7', ./layer.h:97) ('add_ln97_8', ./layer.h:97) ('add_ln97_9', ./layer.h:97) ('add_ln97_10', ./layer.h:97) ('add_ln97_11', ./layer.h:97) ('add_ln97_12', ./layer.h:97) ('add_ln97_13', ./layer.h:97) ('add_ln97_14', ./layer.h:97) ('add_ln97_15', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) ('add_ln97_47', ./layer.h:97) ('add_ln97_48', ./layer.h:97) ('add_ln97_49', ./layer.h:97) ('add_ln97_50', ./layer.h:97) ('add_ln97_51', ./layer.h:97) ('add_ln97_52', ./layer.h:97) ('add_ln97_53', ./layer.h:97) ('add_ln97_54', ./layer.h:97) ('add_ln97_55', ./layer.h:97) ('add_ln97_56', ./layer.h:97) ('add_ln97_57', ./layer.h:97) ('add_ln97_58', ./layer.h:97) ('add_ln97_59', ./layer.h:97) ('add_ln97_60', ./layer.h:97) ('add_ln97_61', ./layer.h:97) ('add_ln97_62', ./layer.h:97) ('add_ln97_63', ./layer.h:97) [1444]  (1.77 ns)
	'phi' operation ('zeros_added_2_54', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_1', ./layer.h:97) ('add_ln97_2', ./layer.h:97) ('add_ln97_3', ./layer.h:97) ('add_ln97_4', ./layer.h:97) ('add_ln97_5', ./layer.h:97) ('add_ln97_6', ./layer.h:97) ('add_ln97_7', ./layer.h:97) ('add_ln97_8', ./layer.h:97) ('add_ln97_9', ./layer.h:97) ('add_ln97_10', ./layer.h:97) ('add_ln97_11', ./layer.h:97) ('add_ln97_12', ./layer.h:97) ('add_ln97_13', ./layer.h:97) ('add_ln97_14', ./layer.h:97) ('add_ln97_15', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) ('add_ln97_47', ./layer.h:97) ('add_ln97_48', ./layer.h:97) ('add_ln97_49', ./layer.h:97) ('add_ln97_50', ./layer.h:97) ('add_ln97_51', ./layer.h:97) ('add_ln97_52', ./layer.h:97) ('add_ln97_53', ./layer.h:97) ('add_ln97_54', ./layer.h:97) ('add_ln97_55', ./layer.h:97) ('add_ln97_56', ./layer.h:97) ('add_ln97_57', ./layer.h:97) ('add_ln97_58', ./layer.h:97) ('add_ln97_59', ./layer.h:97) ('add_ln97_60', ./layer.h:97) ('add_ln97_61', ./layer.h:97) ('add_ln97_62', ./layer.h:97) ('add_ln97_63', ./layer.h:97) [1444]  (0 ns)
	'icmp' operation ('icmp_ln94_101', ./layer.h:94) [1456]  (2.47 ns)
	'or' operation ('or_ln94_55', ./layer.h:94) [1458]  (0.978 ns)

 <State 30>: 7.77ns
The critical path consists of the following:
	'phi' operation ('zeros_added_2_55', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_1', ./layer.h:97) ('add_ln97_2', ./layer.h:97) ('add_ln97_3', ./layer.h:97) ('add_ln97_4', ./layer.h:97) ('add_ln97_5', ./layer.h:97) ('add_ln97_6', ./layer.h:97) ('add_ln97_7', ./layer.h:97) ('add_ln97_8', ./layer.h:97) ('add_ln97_9', ./layer.h:97) ('add_ln97_10', ./layer.h:97) ('add_ln97_11', ./layer.h:97) ('add_ln97_12', ./layer.h:97) ('add_ln97_13', ./layer.h:97) ('add_ln97_14', ./layer.h:97) ('add_ln97_15', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) ('add_ln97_47', ./layer.h:97) ('add_ln97_48', ./layer.h:97) ('add_ln97_49', ./layer.h:97) ('add_ln97_50', ./layer.h:97) ('add_ln97_51', ./layer.h:97) ('add_ln97_52', ./layer.h:97) ('add_ln97_53', ./layer.h:97) ('add_ln97_54', ./layer.h:97) ('add_ln97_55', ./layer.h:97) ('add_ln97_56', ./layer.h:97) ('add_ln97_57', ./layer.h:97) ('add_ln97_58', ./layer.h:97) ('add_ln97_59', ./layer.h:97) ('add_ln97_60', ./layer.h:97) ('add_ln97_61', ./layer.h:97) ('add_ln97_62', ./layer.h:97) ('add_ln97_63', ./layer.h:97) [1469]  (0 ns)
	'add' operation ('add_ln97_56', ./layer.h:97) [1488]  (2.55 ns)
	multiplexor before 'phi' operation ('zeros_added_2_56', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_1', ./layer.h:97) ('add_ln97_2', ./layer.h:97) ('add_ln97_3', ./layer.h:97) ('add_ln97_4', ./layer.h:97) ('add_ln97_5', ./layer.h:97) ('add_ln97_6', ./layer.h:97) ('add_ln97_7', ./layer.h:97) ('add_ln97_8', ./layer.h:97) ('add_ln97_9', ./layer.h:97) ('add_ln97_10', ./layer.h:97) ('add_ln97_11', ./layer.h:97) ('add_ln97_12', ./layer.h:97) ('add_ln97_13', ./layer.h:97) ('add_ln97_14', ./layer.h:97) ('add_ln97_15', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) ('add_ln97_47', ./layer.h:97) ('add_ln97_48', ./layer.h:97) ('add_ln97_49', ./layer.h:97) ('add_ln97_50', ./layer.h:97) ('add_ln97_51', ./layer.h:97) ('add_ln97_52', ./layer.h:97) ('add_ln97_53', ./layer.h:97) ('add_ln97_54', ./layer.h:97) ('add_ln97_55', ./layer.h:97) ('add_ln97_56', ./layer.h:97) ('add_ln97_57', ./layer.h:97) ('add_ln97_58', ./layer.h:97) ('add_ln97_59', ./layer.h:97) ('add_ln97_60', ./layer.h:97) ('add_ln97_61', ./layer.h:97) ('add_ln97_62', ./layer.h:97) ('add_ln97_63', ./layer.h:97) [1494]  (1.77 ns)
	'phi' operation ('zeros_added_2_56', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_1', ./layer.h:97) ('add_ln97_2', ./layer.h:97) ('add_ln97_3', ./layer.h:97) ('add_ln97_4', ./layer.h:97) ('add_ln97_5', ./layer.h:97) ('add_ln97_6', ./layer.h:97) ('add_ln97_7', ./layer.h:97) ('add_ln97_8', ./layer.h:97) ('add_ln97_9', ./layer.h:97) ('add_ln97_10', ./layer.h:97) ('add_ln97_11', ./layer.h:97) ('add_ln97_12', ./layer.h:97) ('add_ln97_13', ./layer.h:97) ('add_ln97_14', ./layer.h:97) ('add_ln97_15', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) ('add_ln97_47', ./layer.h:97) ('add_ln97_48', ./layer.h:97) ('add_ln97_49', ./layer.h:97) ('add_ln97_50', ./layer.h:97) ('add_ln97_51', ./layer.h:97) ('add_ln97_52', ./layer.h:97) ('add_ln97_53', ./layer.h:97) ('add_ln97_54', ./layer.h:97) ('add_ln97_55', ./layer.h:97) ('add_ln97_56', ./layer.h:97) ('add_ln97_57', ./layer.h:97) ('add_ln97_58', ./layer.h:97) ('add_ln97_59', ./layer.h:97) ('add_ln97_60', ./layer.h:97) ('add_ln97_61', ./layer.h:97) ('add_ln97_62', ./layer.h:97) ('add_ln97_63', ./layer.h:97) [1494]  (0 ns)
	'icmp' operation ('icmp_ln94_103', ./layer.h:94) [1506]  (2.47 ns)
	'or' operation ('or_ln94_57', ./layer.h:94) [1508]  (0.978 ns)

 <State 31>: 7.77ns
The critical path consists of the following:
	'phi' operation ('zeros_added_2_57', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_1', ./layer.h:97) ('add_ln97_2', ./layer.h:97) ('add_ln97_3', ./layer.h:97) ('add_ln97_4', ./layer.h:97) ('add_ln97_5', ./layer.h:97) ('add_ln97_6', ./layer.h:97) ('add_ln97_7', ./layer.h:97) ('add_ln97_8', ./layer.h:97) ('add_ln97_9', ./layer.h:97) ('add_ln97_10', ./layer.h:97) ('add_ln97_11', ./layer.h:97) ('add_ln97_12', ./layer.h:97) ('add_ln97_13', ./layer.h:97) ('add_ln97_14', ./layer.h:97) ('add_ln97_15', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) ('add_ln97_47', ./layer.h:97) ('add_ln97_48', ./layer.h:97) ('add_ln97_49', ./layer.h:97) ('add_ln97_50', ./layer.h:97) ('add_ln97_51', ./layer.h:97) ('add_ln97_52', ./layer.h:97) ('add_ln97_53', ./layer.h:97) ('add_ln97_54', ./layer.h:97) ('add_ln97_55', ./layer.h:97) ('add_ln97_56', ./layer.h:97) ('add_ln97_57', ./layer.h:97) ('add_ln97_58', ./layer.h:97) ('add_ln97_59', ./layer.h:97) ('add_ln97_60', ./layer.h:97) ('add_ln97_61', ./layer.h:97) ('add_ln97_62', ./layer.h:97) ('add_ln97_63', ./layer.h:97) [1519]  (0 ns)
	'add' operation ('add_ln97_58', ./layer.h:97) [1538]  (2.55 ns)
	multiplexor before 'phi' operation ('zeros_added_2_58', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_1', ./layer.h:97) ('add_ln97_2', ./layer.h:97) ('add_ln97_3', ./layer.h:97) ('add_ln97_4', ./layer.h:97) ('add_ln97_5', ./layer.h:97) ('add_ln97_6', ./layer.h:97) ('add_ln97_7', ./layer.h:97) ('add_ln97_8', ./layer.h:97) ('add_ln97_9', ./layer.h:97) ('add_ln97_10', ./layer.h:97) ('add_ln97_11', ./layer.h:97) ('add_ln97_12', ./layer.h:97) ('add_ln97_13', ./layer.h:97) ('add_ln97_14', ./layer.h:97) ('add_ln97_15', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) ('add_ln97_47', ./layer.h:97) ('add_ln97_48', ./layer.h:97) ('add_ln97_49', ./layer.h:97) ('add_ln97_50', ./layer.h:97) ('add_ln97_51', ./layer.h:97) ('add_ln97_52', ./layer.h:97) ('add_ln97_53', ./layer.h:97) ('add_ln97_54', ./layer.h:97) ('add_ln97_55', ./layer.h:97) ('add_ln97_56', ./layer.h:97) ('add_ln97_57', ./layer.h:97) ('add_ln97_58', ./layer.h:97) ('add_ln97_59', ./layer.h:97) ('add_ln97_60', ./layer.h:97) ('add_ln97_61', ./layer.h:97) ('add_ln97_62', ./layer.h:97) ('add_ln97_63', ./layer.h:97) [1544]  (1.77 ns)
	'phi' operation ('zeros_added_2_58', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_1', ./layer.h:97) ('add_ln97_2', ./layer.h:97) ('add_ln97_3', ./layer.h:97) ('add_ln97_4', ./layer.h:97) ('add_ln97_5', ./layer.h:97) ('add_ln97_6', ./layer.h:97) ('add_ln97_7', ./layer.h:97) ('add_ln97_8', ./layer.h:97) ('add_ln97_9', ./layer.h:97) ('add_ln97_10', ./layer.h:97) ('add_ln97_11', ./layer.h:97) ('add_ln97_12', ./layer.h:97) ('add_ln97_13', ./layer.h:97) ('add_ln97_14', ./layer.h:97) ('add_ln97_15', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) ('add_ln97_47', ./layer.h:97) ('add_ln97_48', ./layer.h:97) ('add_ln97_49', ./layer.h:97) ('add_ln97_50', ./layer.h:97) ('add_ln97_51', ./layer.h:97) ('add_ln97_52', ./layer.h:97) ('add_ln97_53', ./layer.h:97) ('add_ln97_54', ./layer.h:97) ('add_ln97_55', ./layer.h:97) ('add_ln97_56', ./layer.h:97) ('add_ln97_57', ./layer.h:97) ('add_ln97_58', ./layer.h:97) ('add_ln97_59', ./layer.h:97) ('add_ln97_60', ./layer.h:97) ('add_ln97_61', ./layer.h:97) ('add_ln97_62', ./layer.h:97) ('add_ln97_63', ./layer.h:97) [1544]  (0 ns)
	'icmp' operation ('icmp_ln94_105', ./layer.h:94) [1556]  (2.47 ns)
	'or' operation ('or_ln94_59', ./layer.h:94) [1558]  (0.978 ns)

 <State 32>: 7.77ns
The critical path consists of the following:
	'phi' operation ('zeros_added_2_59', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_1', ./layer.h:97) ('add_ln97_2', ./layer.h:97) ('add_ln97_3', ./layer.h:97) ('add_ln97_4', ./layer.h:97) ('add_ln97_5', ./layer.h:97) ('add_ln97_6', ./layer.h:97) ('add_ln97_7', ./layer.h:97) ('add_ln97_8', ./layer.h:97) ('add_ln97_9', ./layer.h:97) ('add_ln97_10', ./layer.h:97) ('add_ln97_11', ./layer.h:97) ('add_ln97_12', ./layer.h:97) ('add_ln97_13', ./layer.h:97) ('add_ln97_14', ./layer.h:97) ('add_ln97_15', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) ('add_ln97_47', ./layer.h:97) ('add_ln97_48', ./layer.h:97) ('add_ln97_49', ./layer.h:97) ('add_ln97_50', ./layer.h:97) ('add_ln97_51', ./layer.h:97) ('add_ln97_52', ./layer.h:97) ('add_ln97_53', ./layer.h:97) ('add_ln97_54', ./layer.h:97) ('add_ln97_55', ./layer.h:97) ('add_ln97_56', ./layer.h:97) ('add_ln97_57', ./layer.h:97) ('add_ln97_58', ./layer.h:97) ('add_ln97_59', ./layer.h:97) ('add_ln97_60', ./layer.h:97) ('add_ln97_61', ./layer.h:97) ('add_ln97_62', ./layer.h:97) ('add_ln97_63', ./layer.h:97) [1569]  (0 ns)
	'add' operation ('add_ln97_60', ./layer.h:97) [1588]  (2.55 ns)
	multiplexor before 'phi' operation ('zeros_added_2_60', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_1', ./layer.h:97) ('add_ln97_2', ./layer.h:97) ('add_ln97_3', ./layer.h:97) ('add_ln97_4', ./layer.h:97) ('add_ln97_5', ./layer.h:97) ('add_ln97_6', ./layer.h:97) ('add_ln97_7', ./layer.h:97) ('add_ln97_8', ./layer.h:97) ('add_ln97_9', ./layer.h:97) ('add_ln97_10', ./layer.h:97) ('add_ln97_11', ./layer.h:97) ('add_ln97_12', ./layer.h:97) ('add_ln97_13', ./layer.h:97) ('add_ln97_14', ./layer.h:97) ('add_ln97_15', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) ('add_ln97_47', ./layer.h:97) ('add_ln97_48', ./layer.h:97) ('add_ln97_49', ./layer.h:97) ('add_ln97_50', ./layer.h:97) ('add_ln97_51', ./layer.h:97) ('add_ln97_52', ./layer.h:97) ('add_ln97_53', ./layer.h:97) ('add_ln97_54', ./layer.h:97) ('add_ln97_55', ./layer.h:97) ('add_ln97_56', ./layer.h:97) ('add_ln97_57', ./layer.h:97) ('add_ln97_58', ./layer.h:97) ('add_ln97_59', ./layer.h:97) ('add_ln97_60', ./layer.h:97) ('add_ln97_61', ./layer.h:97) ('add_ln97_62', ./layer.h:97) ('add_ln97_63', ./layer.h:97) [1594]  (1.77 ns)
	'phi' operation ('zeros_added_2_60', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_1', ./layer.h:97) ('add_ln97_2', ./layer.h:97) ('add_ln97_3', ./layer.h:97) ('add_ln97_4', ./layer.h:97) ('add_ln97_5', ./layer.h:97) ('add_ln97_6', ./layer.h:97) ('add_ln97_7', ./layer.h:97) ('add_ln97_8', ./layer.h:97) ('add_ln97_9', ./layer.h:97) ('add_ln97_10', ./layer.h:97) ('add_ln97_11', ./layer.h:97) ('add_ln97_12', ./layer.h:97) ('add_ln97_13', ./layer.h:97) ('add_ln97_14', ./layer.h:97) ('add_ln97_15', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) ('add_ln97_47', ./layer.h:97) ('add_ln97_48', ./layer.h:97) ('add_ln97_49', ./layer.h:97) ('add_ln97_50', ./layer.h:97) ('add_ln97_51', ./layer.h:97) ('add_ln97_52', ./layer.h:97) ('add_ln97_53', ./layer.h:97) ('add_ln97_54', ./layer.h:97) ('add_ln97_55', ./layer.h:97) ('add_ln97_56', ./layer.h:97) ('add_ln97_57', ./layer.h:97) ('add_ln97_58', ./layer.h:97) ('add_ln97_59', ./layer.h:97) ('add_ln97_60', ./layer.h:97) ('add_ln97_61', ./layer.h:97) ('add_ln97_62', ./layer.h:97) ('add_ln97_63', ./layer.h:97) [1594]  (0 ns)
	'icmp' operation ('icmp_ln94_107', ./layer.h:94) [1606]  (2.47 ns)
	'or' operation ('or_ln94_61', ./layer.h:94) [1608]  (0.978 ns)

 <State 33>: 8.64ns
The critical path consists of the following:
	'phi' operation ('zeros_added_2_61', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_1', ./layer.h:97) ('add_ln97_2', ./layer.h:97) ('add_ln97_3', ./layer.h:97) ('add_ln97_4', ./layer.h:97) ('add_ln97_5', ./layer.h:97) ('add_ln97_6', ./layer.h:97) ('add_ln97_7', ./layer.h:97) ('add_ln97_8', ./layer.h:97) ('add_ln97_9', ./layer.h:97) ('add_ln97_10', ./layer.h:97) ('add_ln97_11', ./layer.h:97) ('add_ln97_12', ./layer.h:97) ('add_ln97_13', ./layer.h:97) ('add_ln97_14', ./layer.h:97) ('add_ln97_15', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) ('add_ln97_47', ./layer.h:97) ('add_ln97_48', ./layer.h:97) ('add_ln97_49', ./layer.h:97) ('add_ln97_50', ./layer.h:97) ('add_ln97_51', ./layer.h:97) ('add_ln97_52', ./layer.h:97) ('add_ln97_53', ./layer.h:97) ('add_ln97_54', ./layer.h:97) ('add_ln97_55', ./layer.h:97) ('add_ln97_56', ./layer.h:97) ('add_ln97_57', ./layer.h:97) ('add_ln97_58', ./layer.h:97) ('add_ln97_59', ./layer.h:97) ('add_ln97_60', ./layer.h:97) ('add_ln97_61', ./layer.h:97) ('add_ln97_62', ./layer.h:97) ('add_ln97_63', ./layer.h:97) [1619]  (0 ns)
	'add' operation ('add_ln97_62', ./layer.h:97) [1638]  (2.55 ns)
	multiplexor before 'phi' operation ('zeros_added_2_62', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_1', ./layer.h:97) ('add_ln97_2', ./layer.h:97) ('add_ln97_3', ./layer.h:97) ('add_ln97_4', ./layer.h:97) ('add_ln97_5', ./layer.h:97) ('add_ln97_6', ./layer.h:97) ('add_ln97_7', ./layer.h:97) ('add_ln97_8', ./layer.h:97) ('add_ln97_9', ./layer.h:97) ('add_ln97_10', ./layer.h:97) ('add_ln97_11', ./layer.h:97) ('add_ln97_12', ./layer.h:97) ('add_ln97_13', ./layer.h:97) ('add_ln97_14', ./layer.h:97) ('add_ln97_15', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) ('add_ln97_47', ./layer.h:97) ('add_ln97_48', ./layer.h:97) ('add_ln97_49', ./layer.h:97) ('add_ln97_50', ./layer.h:97) ('add_ln97_51', ./layer.h:97) ('add_ln97_52', ./layer.h:97) ('add_ln97_53', ./layer.h:97) ('add_ln97_54', ./layer.h:97) ('add_ln97_55', ./layer.h:97) ('add_ln97_56', ./layer.h:97) ('add_ln97_57', ./layer.h:97) ('add_ln97_58', ./layer.h:97) ('add_ln97_59', ./layer.h:97) ('add_ln97_60', ./layer.h:97) ('add_ln97_61', ./layer.h:97) ('add_ln97_62', ./layer.h:97) ('add_ln97_63', ./layer.h:97) [1644]  (1.77 ns)
	'phi' operation ('zeros_added_2_62', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_1', ./layer.h:97) ('add_ln97_2', ./layer.h:97) ('add_ln97_3', ./layer.h:97) ('add_ln97_4', ./layer.h:97) ('add_ln97_5', ./layer.h:97) ('add_ln97_6', ./layer.h:97) ('add_ln97_7', ./layer.h:97) ('add_ln97_8', ./layer.h:97) ('add_ln97_9', ./layer.h:97) ('add_ln97_10', ./layer.h:97) ('add_ln97_11', ./layer.h:97) ('add_ln97_12', ./layer.h:97) ('add_ln97_13', ./layer.h:97) ('add_ln97_14', ./layer.h:97) ('add_ln97_15', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) ('add_ln97_47', ./layer.h:97) ('add_ln97_48', ./layer.h:97) ('add_ln97_49', ./layer.h:97) ('add_ln97_50', ./layer.h:97) ('add_ln97_51', ./layer.h:97) ('add_ln97_52', ./layer.h:97) ('add_ln97_53', ./layer.h:97) ('add_ln97_54', ./layer.h:97) ('add_ln97_55', ./layer.h:97) ('add_ln97_56', ./layer.h:97) ('add_ln97_57', ./layer.h:97) ('add_ln97_58', ./layer.h:97) ('add_ln97_59', ./layer.h:97) ('add_ln97_60', ./layer.h:97) ('add_ln97_61', ./layer.h:97) ('add_ln97_62', ./layer.h:97) ('add_ln97_63', ./layer.h:97) [1644]  (0 ns)
	'add' operation ('add_ln97_63', ./layer.h:97) [1663]  (2.55 ns)
	multiplexor before 'phi' operation ('zeros_added_0_be', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_1', ./layer.h:97) ('add_ln97_2', ./layer.h:97) ('add_ln97_3', ./layer.h:97) ('add_ln97_4', ./layer.h:97) ('add_ln97_5', ./layer.h:97) ('add_ln97_6', ./layer.h:97) ('add_ln97_7', ./layer.h:97) ('add_ln97_8', ./layer.h:97) ('add_ln97_9', ./layer.h:97) ('add_ln97_10', ./layer.h:97) ('add_ln97_11', ./layer.h:97) ('add_ln97_12', ./layer.h:97) ('add_ln97_13', ./layer.h:97) ('add_ln97_14', ./layer.h:97) ('add_ln97_15', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) ('add_ln97_47', ./layer.h:97) ('add_ln97_48', ./layer.h:97) ('add_ln97_49', ./layer.h:97) ('add_ln97_50', ./layer.h:97) ('add_ln97_51', ./layer.h:97) ('add_ln97_52', ./layer.h:97) ('add_ln97_53', ./layer.h:97) ('add_ln97_54', ./layer.h:97) ('add_ln97_55', ./layer.h:97) ('add_ln97_56', ./layer.h:97) ('add_ln97_57', ./layer.h:97) ('add_ln97_58', ./layer.h:97) ('add_ln97_59', ./layer.h:97) ('add_ln97_60', ./layer.h:97) ('add_ln97_61', ./layer.h:97) ('add_ln97_62', ./layer.h:97) ('add_ln97_63', ./layer.h:97) [1669]  (1.77 ns)
	'phi' operation ('zeros_added_0_be', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_1', ./layer.h:97) ('add_ln97_2', ./layer.h:97) ('add_ln97_3', ./layer.h:97) ('add_ln97_4', ./layer.h:97) ('add_ln97_5', ./layer.h:97) ('add_ln97_6', ./layer.h:97) ('add_ln97_7', ./layer.h:97) ('add_ln97_8', ./layer.h:97) ('add_ln97_9', ./layer.h:97) ('add_ln97_10', ./layer.h:97) ('add_ln97_11', ./layer.h:97) ('add_ln97_12', ./layer.h:97) ('add_ln97_13', ./layer.h:97) ('add_ln97_14', ./layer.h:97) ('add_ln97_15', ./layer.h:97) ('add_ln97_16', ./layer.h:97) ('add_ln97_17', ./layer.h:97) ('add_ln97_18', ./layer.h:97) ('add_ln97_19', ./layer.h:97) ('add_ln97_20', ./layer.h:97) ('add_ln97_21', ./layer.h:97) ('add_ln97_22', ./layer.h:97) ('add_ln97_23', ./layer.h:97) ('add_ln97_24', ./layer.h:97) ('add_ln97_25', ./layer.h:97) ('add_ln97_26', ./layer.h:97) ('add_ln97_27', ./layer.h:97) ('add_ln97_28', ./layer.h:97) ('add_ln97_29', ./layer.h:97) ('add_ln97_30', ./layer.h:97) ('add_ln97_31', ./layer.h:97) ('add_ln97_32', ./layer.h:97) ('add_ln97_33', ./layer.h:97) ('add_ln97_34', ./layer.h:97) ('add_ln97_35', ./layer.h:97) ('add_ln97_36', ./layer.h:97) ('add_ln97_37', ./layer.h:97) ('add_ln97_38', ./layer.h:97) ('add_ln97_39', ./layer.h:97) ('add_ln97_40', ./layer.h:97) ('add_ln97_41', ./layer.h:97) ('add_ln97_42', ./layer.h:97) ('add_ln97_43', ./layer.h:97) ('add_ln97_44', ./layer.h:97) ('add_ln97_45', ./layer.h:97) ('add_ln97_46', ./layer.h:97) ('add_ln97_47', ./layer.h:97) ('add_ln97_48', ./layer.h:97) ('add_ln97_49', ./layer.h:97) ('add_ln97_50', ./layer.h:97) ('add_ln97_51', ./layer.h:97) ('add_ln97_52', ./layer.h:97) ('add_ln97_53', ./layer.h:97) ('add_ln97_54', ./layer.h:97) ('add_ln97_55', ./layer.h:97) ('add_ln97_56', ./layer.h:97) ('add_ln97_57', ./layer.h:97) ('add_ln97_58', ./layer.h:97) ('add_ln97_59', ./layer.h:97) ('add_ln97_60', ./layer.h:97) ('add_ln97_61', ./layer.h:97) ('add_ln97_62', ./layer.h:97) ('add_ln97_63', ./layer.h:97) [1669]  (0 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
