##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for FanController_PWM_CLOCK_25k_10b
		4.3::Critical Path Report for FanController_TACH_CLK_500K
		4.4::Critical Path Report for Pin_Input_DOWN(0)_PAD
		4.5::Critical Path Report for Pin_Input_LEFT(0)_PAD
		4.6::Critical Path Report for Pin_Input_RIGHT(0)_PAD
		4.7::Critical Path Report for Pin_Input_UP(0)_PAD
		4.8::Critical Path Report for UART_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. FanController_PWM_CLOCK_25k_10b:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. UART_IntClock:R)
		5.4::Critical Path Report for (FanController_PWM_CLOCK_25k_10b:R vs. CyBUS_CLK:R)
		5.5::Critical Path Report for (FanController_PWM_CLOCK_25k_10b:R vs. FanController_PWM_CLOCK_25k_10b:R)
		5.6::Critical Path Report for (FanController_PWM_CLOCK_25k_10b:R vs. FanController_TACH_CLK_500K:R)
		5.7::Critical Path Report for (UART_IntClock:R vs. UART_IntClock:R)
		5.8::Critical Path Report for (FanController_TACH_CLK_500K:R vs. FanController_PWM_CLOCK_25k_10b:R)
		5.9::Critical Path Report for (FanController_TACH_CLK_500K:R vs. FanController_TACH_CLK_500K:R)
		5.10::Critical Path Report for (Pin_Input_LEFT(0)_PAD:R vs. FanController_TACH_CLK_500K:R)
		5.11::Critical Path Report for (Pin_Input_LEFT(0)_PAD:R vs. Pin_Input_LEFT(0)_PAD:R)
		5.12::Critical Path Report for (Pin_Input_RIGHT(0)_PAD:R vs. FanController_TACH_CLK_500K:R)
		5.13::Critical Path Report for (Pin_Input_RIGHT(0)_PAD:R vs. Pin_Input_RIGHT(0)_PAD:R)
		5.14::Critical Path Report for (Pin_Input_UP(0)_PAD:R vs. FanController_TACH_CLK_500K:R)
		5.15::Critical Path Report for (Pin_Input_UP(0)_PAD:R vs. Pin_Input_UP(0)_PAD:R)
		5.16::Critical Path Report for (Pin_Input_DOWN(0)_PAD:R vs. FanController_TACH_CLK_500K:R)
		5.17::Critical Path Report for (Pin_Input_DOWN(0)_PAD:R vs. Pin_Input_DOWN(0)_PAD:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 12
Clock: CyBUS_CLK                        | Frequency: 54.29 MHz   | Target: 24.00 MHz   | 
Clock: CyILO                            | N/A                    | Target: 0.00 MHz    | 
Clock: CyIMO                            | N/A                    | Target: 3.00 MHz    | 
Clock: CyMASTER_CLK                     | N/A                    | Target: 24.00 MHz   | 
Clock: CyPLL_OUT                        | N/A                    | Target: 24.00 MHz   | 
Clock: FanController_PWM_CLOCK_25k_10b  | Frequency: 54.29 MHz   | Target: 24.00 MHz   | 
Clock: FanController_TACH_CLK_500K      | Frequency: 37.84 MHz   | Target: 0.50 MHz    | 
Clock: Pin_Input_DOWN(0)_PAD            | Frequency: 141.73 MHz  | Target: 100.00 MHz  | 
Clock: Pin_Input_LEFT(0)_PAD            | Frequency: 78.31 MHz   | Target: 100.00 MHz  | 
Clock: Pin_Input_RIGHT(0)_PAD           | Frequency: 137.13 MHz  | Target: 100.00 MHz  | 
Clock: Pin_Input_UP(0)_PAD              | Frequency: 141.96 MHz  | Target: 100.00 MHz  | 
Clock: UART_IntClock                    | Frequency: 42.72 MHz   | Target: 0.92 MHz    | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock                     Capture Clock                    Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-------------------------------  -------------------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK                        CyBUS_CLK                        41666.7          24140       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK                        FanController_PWM_CLOCK_25k_10b  41666.7          23249       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK                        UART_IntClock                    41666.7          25103       N/A              N/A         N/A              N/A         N/A              N/A         
FanController_PWM_CLOCK_25k_10b  CyBUS_CLK                        41666.7          34133       N/A              N/A         N/A              N/A         N/A              N/A         
FanController_PWM_CLOCK_25k_10b  FanController_PWM_CLOCK_25k_10b  41666.7          26216       N/A              N/A         N/A              N/A         N/A              N/A         
FanController_PWM_CLOCK_25k_10b  FanController_TACH_CLK_500K      41666.7          30658       N/A              N/A         N/A              N/A         N/A              N/A         
FanController_TACH_CLK_500K      FanController_PWM_CLOCK_25k_10b  41666.7          31648       N/A              N/A         N/A              N/A         N/A              N/A         
FanController_TACH_CLK_500K      FanController_TACH_CLK_500K      2e+006           1973572     N/A              N/A         N/A              N/A         N/A              N/A         
Pin_Input_DOWN(0)_PAD            FanController_TACH_CLK_500K      10000            -11488      N/A              N/A         N/A              N/A         N/A              N/A         
Pin_Input_DOWN(0)_PAD            Pin_Input_DOWN(0)_PAD            10000            2944        N/A              N/A         N/A              N/A         N/A              N/A         
Pin_Input_LEFT(0)_PAD            FanController_TACH_CLK_500K      10000            -17556      N/A              N/A         N/A              N/A         N/A              N/A         
Pin_Input_LEFT(0)_PAD            Pin_Input_LEFT(0)_PAD            10000            -2769       N/A              N/A         N/A              N/A         N/A              N/A         
Pin_Input_RIGHT(0)_PAD           FanController_TACH_CLK_500K      10000            -16416      N/A              N/A         N/A              N/A         N/A              N/A         
Pin_Input_RIGHT(0)_PAD           Pin_Input_RIGHT(0)_PAD           10000            2707        N/A              N/A         N/A              N/A         N/A              N/A         
Pin_Input_UP(0)_PAD              FanController_TACH_CLK_500K      10000            -11990      N/A              N/A         N/A              N/A         N/A              N/A         
Pin_Input_UP(0)_PAD              Pin_Input_UP(0)_PAD              10000            2956        N/A              N/A         N/A              N/A         N/A              N/A         
UART_IntClock                    UART_IntClock                    1.08333e+006     1059926     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name                Clock to Out  Clock Name:Phase                   
-----------------------  ------------  ---------------------------------  
Pin_Output_DOWN(0)_PAD   26401         FanController_PWM_CLOCK_25k_10b:R  
Pin_Output_LEFT(0)_PAD   22678         FanController_PWM_CLOCK_25k_10b:R  
Pin_Output_RIGHT(0)_PAD  21983         FanController_PWM_CLOCK_25k_10b:R  
Pin_Output_UP(0)_PAD     26677         FanController_PWM_CLOCK_25k_10b:R  
Tx_1(0)_PAD              30261         UART_IntClock:R                    


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 54.29 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:TachOutDMA\/termout
Path End       : \FanController:sync\/main_0
Capture Clock  : \FanController:sync\/clock_0
Path slack     : 23249p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (CyBUS_CLK:R#1 vs. FanController_PWM_CLOCK_25k_10b:R#2)   41667
- Setup time                                                             -3510
----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                           38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14908
-------------------------------------   ----- 
End-of-path arrival time (ps)           14908
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\FanController:TachOutDMA\/clock                            drqcell1            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\FanController:TachOutDMA\/termout  drqcell1      9000   9000  23249  RISE       1
\FanController:sync\/main_0         macrocell13   5908  14908  23249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FanController:sync\/clock_0                               macrocell13         0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for FanController_PWM_CLOCK_25k_10b
*************************************************************
Clock: FanController_PWM_CLOCK_25k_10b
Frequency: 54.29 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:TachOutDMA\/termout
Path End       : \FanController:sync\/main_0
Capture Clock  : \FanController:sync\/clock_0
Path slack     : 23249p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (CyBUS_CLK:R#1 vs. FanController_PWM_CLOCK_25k_10b:R#2)   41667
- Setup time                                                             -3510
----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                           38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14908
-------------------------------------   ----- 
End-of-path arrival time (ps)           14908
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\FanController:TachOutDMA\/clock                            drqcell1            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\FanController:TachOutDMA\/termout  drqcell1      9000   9000  23249  RISE       1
\FanController:sync\/main_0         macrocell13   5908  14908  23249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FanController:sync\/clock_0                               macrocell13         0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for FanController_TACH_CLK_500K
*********************************************************
Clock: FanController_TACH_CLK_500K
Frequency: 37.84 MHz | Target: 0.50 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_1\/q
Path End       : \FanController:FanTach:tach_state_1\/main_5
Capture Clock  : \FanController:FanTach:tach_state_1\/clock_0
Path slack     : 1973572p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22918
-------------------------------------   ----- 
End-of-path arrival time (ps)           22918
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_1\/clock_0               macrocell26         0      0  RISE       1

Data path
pin name                                               model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_1\/q                 macrocell26     1250   1250  1973572  RISE       1
\FanController:FanTach:FanTachCounter:u0\/cs_addr_1    datapathcell3   7437   8687  1973572  RISE       1
\FanController:FanTach:FanTachCounter:u0\/co_msb       datapathcell3   5130  13817  1973572  RISE       1
\FanController:FanTach:FanTachCounter:u1\/ci           datapathcell4      0  13817  1973572  RISE       1
\FanController:FanTach:FanTachCounter:u1\/co_msb_comb  datapathcell4   4320  18137  1973572  RISE       1
\FanController:FanTach:tach_state_1\/main_5            macrocell26     4781  22918  1973572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_1\/clock_0               macrocell26         0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for Pin_Input_DOWN(0)_PAD
***************************************************
Clock: Pin_Input_DOWN(0)_PAD
Frequency: 141.73 MHz | Target: 100.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_4:count_0\/q
Path End       : Net_4/main_1
Capture Clock  : Net_4/clock_0
Path slack     : 2944p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                         11581
+ Cycle adjust (Pin_Input_DOWN(0)_PAD:R#1 vs. Pin_Input_DOWN(0)_PAD:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             18071

Launch Clock Arrival Time                       0
+ Clock path delay                      11581
+ Data path delay                        3546
-------------------------------------   ----- 
End-of-path arrival time (ps)           15127
 
Launch Clock Path
pin name                                                   model name           delay     AT  edge  Fanout
---------------------------------------------------------  -------------------  -----  -----  ----  ------
Pin_Input_DOWN(0)_PAD                                      CyberPongRemastered      0      0  RISE       1
Pin_Input_DOWN(0)/pad_in                                   iocell5                  0      0  RISE       1
Pin_Input_DOWN(0)/fb                                       iocell5               6324   6324  RISE       1
\FreqDiv_4:count_0\/clock_0                                macrocell53           5257  11581  RISE       1

Data path
pin name               model name   delay     AT  slack  edge  Fanout
---------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_4:count_0\/q  macrocell53   1250  12831   2944  RISE       1
Net_4/main_1           macrocell45   2296  15127   2944  RISE       1

Capture Clock Path
pin name                                                   model name           delay     AT  edge  Fanout
---------------------------------------------------------  -------------------  -----  -----  ----  ------
Pin_Input_DOWN(0)_PAD                                      CyberPongRemastered      0      0  RISE       1
Pin_Input_DOWN(0)/pad_in                                   iocell5                  0      0  RISE       1
Pin_Input_DOWN(0)/fb                                       iocell5               6324   6324  RISE       1
Net_4/clock_0                                              macrocell45           5257  11581  RISE       1


===================================================================== 
4.5::Critical Path Report for Pin_Input_LEFT(0)_PAD
***************************************************
Clock: Pin_Input_LEFT(0)_PAD
Frequency: 78.31 MHz | Target: 100.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:not_last_reset\/q
Path End       : \FreqDiv_1:count_0\/main_0
Capture Clock  : \FreqDiv_1:count_0\/clock_0
Path slack     : -2769p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                         12929
+ Cycle adjust (Pin_Input_LEFT(0)_PAD:R#1 vs. Pin_Input_LEFT(0)_PAD:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             19419

Launch Clock Arrival Time                       0
+ Clock path delay                      14523
+ Data path delay                        7665
-------------------------------------   ----- 
End-of-path arrival time (ps)           22188
 
Launch Clock Path
pin name                                                   model name           delay     AT  edge  Fanout
---------------------------------------------------------  -------------------  -----  -----  ----  ------
Pin_Input_LEFT(0)_PAD                                      CyberPongRemastered      0      0  RISE       1
Pin_Input_LEFT(0)/pad_in                                   iocell1                  0      0  RISE       1
Pin_Input_LEFT(0)/fb                                       iocell1               6259   6259  RISE       1
\FreqDiv_1:not_last_reset\/clock_0                         macrocell46           8264  14523  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:not_last_reset\/q  macrocell46   1250  15773  -2769  RISE       1
\FreqDiv_1:count_0\/main_0    macrocell47   6415  22188  -2769  RISE       1

Capture Clock Path
pin name                                                   model name           delay     AT  edge  Fanout
---------------------------------------------------------  -------------------  -----  -----  ----  ------
Pin_Input_LEFT(0)_PAD                                      CyberPongRemastered      0      0  RISE       1
Pin_Input_LEFT(0)/pad_in                                   iocell1                  0      0  RISE       1
Pin_Input_LEFT(0)/fb                                       iocell1               6259   6259  RISE       1
\FreqDiv_1:count_0\/clock_0                                macrocell47           6670  12929  RISE       1


===================================================================== 
4.6::Critical Path Report for Pin_Input_RIGHT(0)_PAD
****************************************************
Clock: Pin_Input_RIGHT(0)_PAD
Frequency: 137.13 MHz | Target: 100.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:not_last_reset\/q
Path End       : Net_2/main_0
Capture Clock  : Net_2/clock_0
Path slack     : 2707p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                           12154
+ Cycle adjust (Pin_Input_RIGHT(0)_PAD:R#1 vs. Pin_Input_RIGHT(0)_PAD:R#2)   10000
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               18644

Launch Clock Arrival Time                       0
+ Clock path delay                      12154
+ Data path delay                        3783
-------------------------------------   ----- 
End-of-path arrival time (ps)           15936
 
Launch Clock Path
pin name                                                    model name           delay     AT  edge  Fanout
----------------------------------------------------------  -------------------  -----  -----  ----  ------
Pin_Input_RIGHT(0)_PAD                                      CyberPongRemastered      0      0  RISE       1
Pin_Input_RIGHT(0)/pad_in                                   iocell3                  0      0  RISE       1
Pin_Input_RIGHT(0)/fb                                       iocell3               6250   6250  RISE       1
\FreqDiv_2:not_last_reset\/clock_0                          macrocell48           5904  12154  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_2:not_last_reset\/q  macrocell48   1250  13404   2707  RISE       1
Net_2/main_0                  macrocell43   2533  15936   2707  RISE       1

Capture Clock Path
pin name                                                    model name           delay     AT  edge  Fanout
----------------------------------------------------------  -------------------  -----  -----  ----  ------
Pin_Input_RIGHT(0)_PAD                                      CyberPongRemastered      0      0  RISE       1
Pin_Input_RIGHT(0)/pad_in                                   iocell3                  0      0  RISE       1
Pin_Input_RIGHT(0)/fb                                       iocell3               6250   6250  RISE       1
Net_2/clock_0                                               macrocell43           5904  12154  RISE       1


===================================================================== 
4.7::Critical Path Report for Pin_Input_UP(0)_PAD
*************************************************
Clock: Pin_Input_UP(0)_PAD
Frequency: 141.96 MHz | Target: 100.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_3:not_last_reset\/q
Path End       : \FreqDiv_3:count_0\/main_0
Capture Clock  : \FreqDiv_3:count_0\/clock_0
Path slack     : 2956p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     13402
+ Cycle adjust (Pin_Input_UP(0)_PAD:R#1 vs. Pin_Input_UP(0)_PAD:R#2)   10000
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         19892

Launch Clock Arrival Time                       0
+ Clock path delay                      13402
+ Data path delay                        3534
-------------------------------------   ----- 
End-of-path arrival time (ps)           16936
 
Launch Clock Path
pin name                                                 model name           delay     AT  edge  Fanout
-------------------------------------------------------  -------------------  -----  -----  ----  ------
Pin_Input_UP(0)_PAD                                      CyberPongRemastered      0      0  RISE       1
Pin_Input_UP(0)/pad_in                                   iocell4                  0      0  RISE       1
Pin_Input_UP(0)/fb                                       iocell4               6651   6651  RISE       1
\FreqDiv_3:not_last_reset\/clock_0                       macrocell50           6751  13402  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_3:not_last_reset\/q  macrocell50   1250  14652   2956  RISE       1
\FreqDiv_3:count_0\/main_0    macrocell51   2284  16936   2956  RISE       1

Capture Clock Path
pin name                                                 model name           delay     AT  edge  Fanout
-------------------------------------------------------  -------------------  -----  -----  ----  ------
Pin_Input_UP(0)_PAD                                      CyberPongRemastered      0      0  RISE       1
Pin_Input_UP(0)/pad_in                                   iocell4                  0      0  RISE       1
Pin_Input_UP(0)/fb                                       iocell4               6651   6651  RISE       1
\FreqDiv_3:count_0\/clock_0                              macrocell51           6751  13402  RISE       1


===================================================================== 
4.8::Critical Path Report for UART_IntClock
*******************************************
Clock: UART_IntClock
Frequency: 42.72 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1059926p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6190
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17217
-------------------------------------   ----- 
End-of-path arrival time (ps)           17217
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell57         0      0  RISE       1

Data path
pin name                                       model name      delay     AT    slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q                      macrocell57      1250   1250  1059926  RISE       1
\UART:BUART:counter_load_not\/main_3           macrocell4       8951  10201  1059926  RISE       1
\UART:BUART:counter_load_not\/q                macrocell4       3350  13551  1059926  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell10   3666  17217  1059926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell10      0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:TachOutDMA\/termout
Path End       : \FanController:B_FanCtrl:continuous_nrq\/main_0
Capture Clock  : \FanController:B_FanCtrl:continuous_nrq\/clock_0
Path slack     : 24140p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14017
-------------------------------------   ----- 
End-of-path arrival time (ps)           14017
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\FanController:TachOutDMA\/clock                            drqcell1            0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
\FanController:TachOutDMA\/termout               drqcell1      9000   9000  24140  RISE       1
\FanController:B_FanCtrl:continuous_nrq\/main_0  macrocell11   5017  14017  24140  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:continuous_nrq\/clock_0            macrocell11         0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. FanController_PWM_CLOCK_25k_10b:R)
*********************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:TachOutDMA\/termout
Path End       : \FanController:sync\/main_0
Capture Clock  : \FanController:sync\/clock_0
Path slack     : 23249p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (CyBUS_CLK:R#1 vs. FanController_PWM_CLOCK_25k_10b:R#2)   41667
- Setup time                                                             -3510
----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                           38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14908
-------------------------------------   ----- 
End-of-path arrival time (ps)           14908
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\FanController:TachOutDMA\/clock                            drqcell1            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\FanController:TachOutDMA\/termout  drqcell1      9000   9000  23249  RISE       1
\FanController:sync\/main_0         macrocell13   5908  14908  23249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FanController:sync\/clock_0                               macrocell13         0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. UART_IntClock:R)
***************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25103p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3470
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13093
-------------------------------------   ----- 
End-of-path arrival time (ps)           13093
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell9             0      0  RISE       1

Data path
pin name                                model name      delay     AT  slack  edge  Fanout
--------------------------------------  --------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell9          2009   2009  25103  RISE       1
\UART:BUART:rx_postpoll\/main_1         macrocell8       5482   7491  25103  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell8       3350  10841  25103  RISE       1
\UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell11   2252  13093  25103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell11      0      0  RISE       1


5.4::Critical Path Report for (FanController_PWM_CLOCK_25k_10b:R vs. CyBUS_CLK:R)
*********************************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:sync_nrq\/q
Path End       : \FanController:B_FanCtrl:continuous_nrq\/main_1
Capture Clock  : \FanController:B_FanCtrl:continuous_nrq\/clock_0
Path slack     : 34133p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FanController_PWM_CLOCK_25k_10b:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                                             -3510
----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4024
-------------------------------------   ---- 
End-of-path arrival time (ps)           4024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:sync_nrq\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:sync_nrq\/q             macrocell12   1250   1250  34133  RISE       1
\FanController:B_FanCtrl:continuous_nrq\/main_1  macrocell11   2774   4024  34133  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:continuous_nrq\/clock_0            macrocell11         0      0  RISE       1


5.5::Critical Path Report for (FanController_PWM_CLOCK_25k_10b:R vs. FanController_PWM_CLOCK_25k_10b:R)
*******************************************************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u0\/z0
Path End       : \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u1\/ci
Capture Clock  : \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u1\/clock
Path slack     : 26216p

Capture Clock Arrival Time                                                                         0
+ Clock path delay                                                                                 0
+ Cycle adjust (FanController_PWM_CLOCK_25k_10b:R#1 vs. FanController_PWM_CLOCK_25k_10b:R#2)   41667
- Setup time                                                                                   -4230
--------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                 37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11220
-------------------------------------   ----- 
End-of-path arrival time (ps)           11220
 
Launch Clock Path
pin name                                                                           model name      delay     AT  edge  Fanout
---------------------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                                              clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u0\/clock  datapathcell7       0      0  RISE       1

Data path
pin name                                                                               model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u0\/z0         datapathcell7    760    760  26216  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u1\/z0i        datapathcell8      0    760  26216  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u1\/z0_comb    datapathcell8   2740   3500  26216  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u0\/cs_addr_0  datapathcell7   2590   6090  26216  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u0\/co_msb     datapathcell7   5130  11220  26216  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u1\/ci         datapathcell8      0  11220  26216  RISE       1

Capture Clock Path
pin name                                                                           model name      delay     AT  edge  Fanout
---------------------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                                              clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u1\/clock  datapathcell8       0      0  RISE       1


5.6::Critical Path Report for (FanController_PWM_CLOCK_25k_10b:R vs. FanController_TACH_CLK_500K:R)
***************************************************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:FanTach:GlitchFilterTimer:u0\/clk_en
Capture Clock  : \FanController:FanTach:GlitchFilterTimer:u0\/clock
Path slack     : 30658p

Capture Clock Arrival Time                                                                      0
+ Clock path delay                                                                              0
+ Cycle adjust (FanController_PWM_CLOCK_25k_10b:R#48 vs. FanController_TACH_CLK_500K:R#2)   41667
- Setup time                                                                                -2100
-----------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                              39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8908
-------------------------------------   ---- 
End-of-path arrival time (ps)           8908
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock           controlcell1        0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell1    1210   1210  30658  RISE       1
\FanController:FanTach:GlitchFilterTimer:u0\/clk_en   datapathcell2   7698   8908  30658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:GlitchFilterTimer:u0\/clock         datapathcell2       0      0  RISE       1


5.7::Critical Path Report for (UART_IntClock:R vs. UART_IntClock:R)
*******************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1059926p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6190
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17217
-------------------------------------   ----- 
End-of-path arrival time (ps)           17217
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell57         0      0  RISE       1

Data path
pin name                                       model name      delay     AT    slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q                      macrocell57      1250   1250  1059926  RISE       1
\UART:BUART:counter_load_not\/main_3           macrocell4       8951  10201  1059926  RISE       1
\UART:BUART:counter_load_not\/q                macrocell4       3350  13551  1059926  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell10   3666  17217  1059926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell10      0      0  RISE       1


5.8::Critical Path Report for (FanController_TACH_CLK_500K:R vs. FanController_PWM_CLOCK_25k_10b:R)
***************************************************************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:Net_6149_0\/q
Path End       : \FanController:B_FanCtrl:stall_alrt\/main_0
Capture Clock  : \FanController:B_FanCtrl:stall_alrt\/clock_0
Path slack     : 31648p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_PWM_CLOCK_25k_10b:R#2)   41667
- Setup time                                                                               -3510
----------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6509
-------------------------------------   ---- 
End-of-path arrival time (ps)           6509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:Net_6149_0\/clock_0                         macrocell32         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\FanController:Net_6149_0\/q                 macrocell32   1250   1250  31648  RISE       1
\FanController:B_FanCtrl:stall_alrt\/main_0  macrocell41   5259   6509  31648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:stall_alrt\/clock_0               macrocell41         0      0  RISE       1


5.9::Critical Path Report for (FanController_TACH_CLK_500K:R vs. FanController_TACH_CLK_500K:R)
***********************************************************************************************

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_1\/q
Path End       : \FanController:FanTach:tach_state_1\/main_5
Capture Clock  : \FanController:FanTach:tach_state_1\/clock_0
Path slack     : 1973572p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22918
-------------------------------------   ----- 
End-of-path arrival time (ps)           22918
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_1\/clock_0               macrocell26         0      0  RISE       1

Data path
pin name                                               model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_1\/q                 macrocell26     1250   1250  1973572  RISE       1
\FanController:FanTach:FanTachCounter:u0\/cs_addr_1    datapathcell3   7437   8687  1973572  RISE       1
\FanController:FanTach:FanTachCounter:u0\/co_msb       datapathcell3   5130  13817  1973572  RISE       1
\FanController:FanTach:FanTachCounter:u1\/ci           datapathcell4      0  13817  1973572  RISE       1
\FanController:FanTach:FanTachCounter:u1\/co_msb_comb  datapathcell4   4320  18137  1973572  RISE       1
\FanController:FanTach:tach_state_1\/main_5            macrocell26     4781  22918  1973572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_1\/clock_0               macrocell26         0      0  RISE       1


5.10::Critical Path Report for (Pin_Input_LEFT(0)_PAD:R vs. FanController_TACH_CLK_500K:R)
******************************************************************************************

++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1/q
Path End       : \FanController:FanTach:tach\/main_4
Capture Clock  : \FanController:FanTach:tach\/clock_0
Path slack     : -17556p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (Pin_Input_LEFT(0)_PAD:R#200 vs. FanController_TACH_CLK_500K:R#2)   10000
- Setup time                                                                       -3510
--------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                      6490

Launch Clock Arrival Time                       0
+ Clock path delay                      14523
+ Data path delay                        9523
-------------------------------------   ----- 
End-of-path arrival time (ps)           24046
 
Launch Clock Path
pin name                                                   model name           delay     AT  edge  Fanout
---------------------------------------------------------  -------------------  -----  -----  ----  ------
Pin_Input_LEFT(0)_PAD                                      CyberPongRemastered      0      0  RISE       1
Pin_Input_LEFT(0)/pad_in                                   iocell1                  0      0  RISE       1
Pin_Input_LEFT(0)/fb                                       iocell1               6259   6259  RISE       1
Net_1/clock_0                                              macrocell42           8264  14523  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
Net_1/q                              macrocell42   1250  15773  -17556  RISE       1
\FanController:FanTach:tach\/main_4  macrocell15   8273  24046  -17556  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach\/clock_0                       macrocell15         0      0  RISE       1


5.11::Critical Path Report for (Pin_Input_LEFT(0)_PAD:R vs. Pin_Input_LEFT(0)_PAD:R)
************************************************************************************

++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:not_last_reset\/q
Path End       : \FreqDiv_1:count_0\/main_0
Capture Clock  : \FreqDiv_1:count_0\/clock_0
Path slack     : -2769p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                         12929
+ Cycle adjust (Pin_Input_LEFT(0)_PAD:R#1 vs. Pin_Input_LEFT(0)_PAD:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             19419

Launch Clock Arrival Time                       0
+ Clock path delay                      14523
+ Data path delay                        7665
-------------------------------------   ----- 
End-of-path arrival time (ps)           22188
 
Launch Clock Path
pin name                                                   model name           delay     AT  edge  Fanout
---------------------------------------------------------  -------------------  -----  -----  ----  ------
Pin_Input_LEFT(0)_PAD                                      CyberPongRemastered      0      0  RISE       1
Pin_Input_LEFT(0)/pad_in                                   iocell1                  0      0  RISE       1
Pin_Input_LEFT(0)/fb                                       iocell1               6259   6259  RISE       1
\FreqDiv_1:not_last_reset\/clock_0                         macrocell46           8264  14523  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:not_last_reset\/q  macrocell46   1250  15773  -2769  RISE       1
\FreqDiv_1:count_0\/main_0    macrocell47   6415  22188  -2769  RISE       1

Capture Clock Path
pin name                                                   model name           delay     AT  edge  Fanout
---------------------------------------------------------  -------------------  -----  -----  ----  ------
Pin_Input_LEFT(0)_PAD                                      CyberPongRemastered      0      0  RISE       1
Pin_Input_LEFT(0)/pad_in                                   iocell1                  0      0  RISE       1
Pin_Input_LEFT(0)/fb                                       iocell1               6259   6259  RISE       1
\FreqDiv_1:count_0\/clock_0                                macrocell47           6670  12929  RISE       1


5.12::Critical Path Report for (Pin_Input_RIGHT(0)_PAD:R vs. FanController_TACH_CLK_500K:R)
*******************************************************************************************

++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2/q
Path End       : \FanController:FanTach:tach\/main_5
Capture Clock  : \FanController:FanTach:tach\/clock_0
Path slack     : -16416p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (Pin_Input_RIGHT(0)_PAD:R#200 vs. FanController_TACH_CLK_500K:R#2)   10000
- Setup time                                                                        -3510
---------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       6490

Launch Clock Arrival Time                       0
+ Clock path delay                      12154
+ Data path delay                       10752
-------------------------------------   ----- 
End-of-path arrival time (ps)           22906
 
Launch Clock Path
pin name                                                    model name           delay     AT  edge  Fanout
----------------------------------------------------------  -------------------  -----  -----  ----  ------
Pin_Input_RIGHT(0)_PAD                                      CyberPongRemastered      0      0  RISE       1
Pin_Input_RIGHT(0)/pad_in                                   iocell3                  0      0  RISE       1
Pin_Input_RIGHT(0)/fb                                       iocell3               6250   6250  RISE       1
Net_2/clock_0                                               macrocell43           5904  12154  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
Net_2/q                              macrocell43   1250  13404  -16416  RISE       1
\FanController:FanTach:tach\/main_5  macrocell15   9502  22906  -16416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach\/clock_0                       macrocell15         0      0  RISE       1


5.13::Critical Path Report for (Pin_Input_RIGHT(0)_PAD:R vs. Pin_Input_RIGHT(0)_PAD:R)
**************************************************************************************

++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:not_last_reset\/q
Path End       : Net_2/main_0
Capture Clock  : Net_2/clock_0
Path slack     : 2707p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                           12154
+ Cycle adjust (Pin_Input_RIGHT(0)_PAD:R#1 vs. Pin_Input_RIGHT(0)_PAD:R#2)   10000
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               18644

Launch Clock Arrival Time                       0
+ Clock path delay                      12154
+ Data path delay                        3783
-------------------------------------   ----- 
End-of-path arrival time (ps)           15936
 
Launch Clock Path
pin name                                                    model name           delay     AT  edge  Fanout
----------------------------------------------------------  -------------------  -----  -----  ----  ------
Pin_Input_RIGHT(0)_PAD                                      CyberPongRemastered      0      0  RISE       1
Pin_Input_RIGHT(0)/pad_in                                   iocell3                  0      0  RISE       1
Pin_Input_RIGHT(0)/fb                                       iocell3               6250   6250  RISE       1
\FreqDiv_2:not_last_reset\/clock_0                          macrocell48           5904  12154  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_2:not_last_reset\/q  macrocell48   1250  13404   2707  RISE       1
Net_2/main_0                  macrocell43   2533  15936   2707  RISE       1

Capture Clock Path
pin name                                                    model name           delay     AT  edge  Fanout
----------------------------------------------------------  -------------------  -----  -----  ----  ------
Pin_Input_RIGHT(0)_PAD                                      CyberPongRemastered      0      0  RISE       1
Pin_Input_RIGHT(0)/pad_in                                   iocell3                  0      0  RISE       1
Pin_Input_RIGHT(0)/fb                                       iocell3               6250   6250  RISE       1
Net_2/clock_0                                               macrocell43           5904  12154  RISE       1


5.14::Critical Path Report for (Pin_Input_UP(0)_PAD:R vs. FanController_TACH_CLK_500K:R)
****************************************************************************************

++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3/q
Path End       : \FanController:FanTach:tach\/main_6
Capture Clock  : \FanController:FanTach:tach\/clock_0
Path slack     : -11990p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (Pin_Input_UP(0)_PAD:R#200 vs. FanController_TACH_CLK_500K:R#2)   10000
- Setup time                                                                     -3510
------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                    6490

Launch Clock Arrival Time                       0
+ Clock path delay                      14330
+ Data path delay                        4150
-------------------------------------   ----- 
End-of-path arrival time (ps)           18480
 
Launch Clock Path
pin name                                                 model name           delay     AT  edge  Fanout
-------------------------------------------------------  -------------------  -----  -----  ----  ------
Pin_Input_UP(0)_PAD                                      CyberPongRemastered      0      0  RISE       1
Pin_Input_UP(0)/pad_in                                   iocell4                  0      0  RISE       1
Pin_Input_UP(0)/fb                                       iocell4               6651   6651  RISE       1
Net_3/clock_0                                            macrocell44           7679  14330  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
Net_3/q                              macrocell44   1250  15580  -11990  RISE       1
\FanController:FanTach:tach\/main_6  macrocell15   2900  18480  -11990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach\/clock_0                       macrocell15         0      0  RISE       1


5.15::Critical Path Report for (Pin_Input_UP(0)_PAD:R vs. Pin_Input_UP(0)_PAD:R)
********************************************************************************

++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_3:not_last_reset\/q
Path End       : \FreqDiv_3:count_0\/main_0
Capture Clock  : \FreqDiv_3:count_0\/clock_0
Path slack     : 2956p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     13402
+ Cycle adjust (Pin_Input_UP(0)_PAD:R#1 vs. Pin_Input_UP(0)_PAD:R#2)   10000
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         19892

Launch Clock Arrival Time                       0
+ Clock path delay                      13402
+ Data path delay                        3534
-------------------------------------   ----- 
End-of-path arrival time (ps)           16936
 
Launch Clock Path
pin name                                                 model name           delay     AT  edge  Fanout
-------------------------------------------------------  -------------------  -----  -----  ----  ------
Pin_Input_UP(0)_PAD                                      CyberPongRemastered      0      0  RISE       1
Pin_Input_UP(0)/pad_in                                   iocell4                  0      0  RISE       1
Pin_Input_UP(0)/fb                                       iocell4               6651   6651  RISE       1
\FreqDiv_3:not_last_reset\/clock_0                       macrocell50           6751  13402  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_3:not_last_reset\/q  macrocell50   1250  14652   2956  RISE       1
\FreqDiv_3:count_0\/main_0    macrocell51   2284  16936   2956  RISE       1

Capture Clock Path
pin name                                                 model name           delay     AT  edge  Fanout
-------------------------------------------------------  -------------------  -----  -----  ----  ------
Pin_Input_UP(0)_PAD                                      CyberPongRemastered      0      0  RISE       1
Pin_Input_UP(0)/pad_in                                   iocell4                  0      0  RISE       1
Pin_Input_UP(0)/fb                                       iocell4               6651   6651  RISE       1
\FreqDiv_3:count_0\/clock_0                              macrocell51           6751  13402  RISE       1


5.16::Critical Path Report for (Pin_Input_DOWN(0)_PAD:R vs. FanController_TACH_CLK_500K:R)
******************************************************************************************

++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4/q
Path End       : \FanController:FanTach:tach\/main_7
Capture Clock  : \FanController:FanTach:tach\/clock_0
Path slack     : -11488p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (Pin_Input_DOWN(0)_PAD:R#200 vs. FanController_TACH_CLK_500K:R#2)   10000
- Setup time                                                                       -3510
--------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                      6490

Launch Clock Arrival Time                       0
+ Clock path delay                      11581
+ Data path delay                        6397
-------------------------------------   ----- 
End-of-path arrival time (ps)           17978
 
Launch Clock Path
pin name                                                   model name           delay     AT  edge  Fanout
---------------------------------------------------------  -------------------  -----  -----  ----  ------
Pin_Input_DOWN(0)_PAD                                      CyberPongRemastered      0      0  RISE       1
Pin_Input_DOWN(0)/pad_in                                   iocell5                  0      0  RISE       1
Pin_Input_DOWN(0)/fb                                       iocell5               6324   6324  RISE       1
Net_4/clock_0                                              macrocell45           5257  11581  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
Net_4/q                              macrocell45   1250  12831  -11488  RISE       1
\FanController:FanTach:tach\/main_7  macrocell15   5147  17978  -11488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach\/clock_0                       macrocell15         0      0  RISE       1


5.17::Critical Path Report for (Pin_Input_DOWN(0)_PAD:R vs. Pin_Input_DOWN(0)_PAD:R)
************************************************************************************

++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_4:count_0\/q
Path End       : Net_4/main_1
Capture Clock  : Net_4/clock_0
Path slack     : 2944p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                         11581
+ Cycle adjust (Pin_Input_DOWN(0)_PAD:R#1 vs. Pin_Input_DOWN(0)_PAD:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             18071

Launch Clock Arrival Time                       0
+ Clock path delay                      11581
+ Data path delay                        3546
-------------------------------------   ----- 
End-of-path arrival time (ps)           15127
 
Launch Clock Path
pin name                                                   model name           delay     AT  edge  Fanout
---------------------------------------------------------  -------------------  -----  -----  ----  ------
Pin_Input_DOWN(0)_PAD                                      CyberPongRemastered      0      0  RISE       1
Pin_Input_DOWN(0)/pad_in                                   iocell5                  0      0  RISE       1
Pin_Input_DOWN(0)/fb                                       iocell5               6324   6324  RISE       1
\FreqDiv_4:count_0\/clock_0                                macrocell53           5257  11581  RISE       1

Data path
pin name               model name   delay     AT  slack  edge  Fanout
---------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_4:count_0\/q  macrocell53   1250  12831   2944  RISE       1
Net_4/main_1           macrocell45   2296  15127   2944  RISE       1

Capture Clock Path
pin name                                                   model name           delay     AT  edge  Fanout
---------------------------------------------------------  -------------------  -----  -----  ----  ------
Pin_Input_DOWN(0)_PAD                                      CyberPongRemastered      0      0  RISE       1
Pin_Input_DOWN(0)/pad_in                                   iocell5                  0      0  RISE       1
Pin_Input_DOWN(0)/fb                                       iocell5               6324   6324  RISE       1
Net_4/clock_0                                              macrocell45           5257  11581  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1/q
Path End       : \FanController:FanTach:tach\/main_4
Capture Clock  : \FanController:FanTach:tach\/clock_0
Path slack     : -17556p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (Pin_Input_LEFT(0)_PAD:R#200 vs. FanController_TACH_CLK_500K:R#2)   10000
- Setup time                                                                       -3510
--------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                      6490

Launch Clock Arrival Time                       0
+ Clock path delay                      14523
+ Data path delay                        9523
-------------------------------------   ----- 
End-of-path arrival time (ps)           24046
 
Launch Clock Path
pin name                                                   model name           delay     AT  edge  Fanout
---------------------------------------------------------  -------------------  -----  -----  ----  ------
Pin_Input_LEFT(0)_PAD                                      CyberPongRemastered      0      0  RISE       1
Pin_Input_LEFT(0)/pad_in                                   iocell1                  0      0  RISE       1
Pin_Input_LEFT(0)/fb                                       iocell1               6259   6259  RISE       1
Net_1/clock_0                                              macrocell42           8264  14523  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
Net_1/q                              macrocell42   1250  15773  -17556  RISE       1
\FanController:FanTach:tach\/main_4  macrocell15   8273  24046  -17556  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach\/clock_0                       macrocell15         0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2/q
Path End       : \FanController:FanTach:tach\/main_5
Capture Clock  : \FanController:FanTach:tach\/clock_0
Path slack     : -16416p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (Pin_Input_RIGHT(0)_PAD:R#200 vs. FanController_TACH_CLK_500K:R#2)   10000
- Setup time                                                                        -3510
---------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       6490

Launch Clock Arrival Time                       0
+ Clock path delay                      12154
+ Data path delay                       10752
-------------------------------------   ----- 
End-of-path arrival time (ps)           22906
 
Launch Clock Path
pin name                                                    model name           delay     AT  edge  Fanout
----------------------------------------------------------  -------------------  -----  -----  ----  ------
Pin_Input_RIGHT(0)_PAD                                      CyberPongRemastered      0      0  RISE       1
Pin_Input_RIGHT(0)/pad_in                                   iocell3                  0      0  RISE       1
Pin_Input_RIGHT(0)/fb                                       iocell3               6250   6250  RISE       1
Net_2/clock_0                                               macrocell43           5904  12154  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
Net_2/q                              macrocell43   1250  13404  -16416  RISE       1
\FanController:FanTach:tach\/main_5  macrocell15   9502  22906  -16416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach\/clock_0                       macrocell15         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3/q
Path End       : \FanController:FanTach:tach\/main_6
Capture Clock  : \FanController:FanTach:tach\/clock_0
Path slack     : -11990p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (Pin_Input_UP(0)_PAD:R#200 vs. FanController_TACH_CLK_500K:R#2)   10000
- Setup time                                                                     -3510
------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                    6490

Launch Clock Arrival Time                       0
+ Clock path delay                      14330
+ Data path delay                        4150
-------------------------------------   ----- 
End-of-path arrival time (ps)           18480
 
Launch Clock Path
pin name                                                 model name           delay     AT  edge  Fanout
-------------------------------------------------------  -------------------  -----  -----  ----  ------
Pin_Input_UP(0)_PAD                                      CyberPongRemastered      0      0  RISE       1
Pin_Input_UP(0)/pad_in                                   iocell4                  0      0  RISE       1
Pin_Input_UP(0)/fb                                       iocell4               6651   6651  RISE       1
Net_3/clock_0                                            macrocell44           7679  14330  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
Net_3/q                              macrocell44   1250  15580  -11990  RISE       1
\FanController:FanTach:tach\/main_6  macrocell15   2900  18480  -11990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach\/clock_0                       macrocell15         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4/q
Path End       : \FanController:FanTach:tach\/main_7
Capture Clock  : \FanController:FanTach:tach\/clock_0
Path slack     : -11488p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (Pin_Input_DOWN(0)_PAD:R#200 vs. FanController_TACH_CLK_500K:R#2)   10000
- Setup time                                                                       -3510
--------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                      6490

Launch Clock Arrival Time                       0
+ Clock path delay                      11581
+ Data path delay                        6397
-------------------------------------   ----- 
End-of-path arrival time (ps)           17978
 
Launch Clock Path
pin name                                                   model name           delay     AT  edge  Fanout
---------------------------------------------------------  -------------------  -----  -----  ----  ------
Pin_Input_DOWN(0)_PAD                                      CyberPongRemastered      0      0  RISE       1
Pin_Input_DOWN(0)/pad_in                                   iocell5                  0      0  RISE       1
Pin_Input_DOWN(0)/fb                                       iocell5               6324   6324  RISE       1
Net_4/clock_0                                              macrocell45           5257  11581  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
Net_4/q                              macrocell45   1250  12831  -11488  RISE       1
\FanController:FanTach:tach\/main_7  macrocell15   5147  17978  -11488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach\/clock_0                       macrocell15         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:not_last_reset\/q
Path End       : \FreqDiv_1:count_0\/main_0
Capture Clock  : \FreqDiv_1:count_0\/clock_0
Path slack     : -2769p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                         12929
+ Cycle adjust (Pin_Input_LEFT(0)_PAD:R#1 vs. Pin_Input_LEFT(0)_PAD:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             19419

Launch Clock Arrival Time                       0
+ Clock path delay                      14523
+ Data path delay                        7665
-------------------------------------   ----- 
End-of-path arrival time (ps)           22188
 
Launch Clock Path
pin name                                                   model name           delay     AT  edge  Fanout
---------------------------------------------------------  -------------------  -----  -----  ----  ------
Pin_Input_LEFT(0)_PAD                                      CyberPongRemastered      0      0  RISE       1
Pin_Input_LEFT(0)/pad_in                                   iocell1                  0      0  RISE       1
Pin_Input_LEFT(0)/fb                                       iocell1               6259   6259  RISE       1
\FreqDiv_1:not_last_reset\/clock_0                         macrocell46           8264  14523  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:not_last_reset\/q  macrocell46   1250  15773  -2769  RISE       1
\FreqDiv_1:count_0\/main_0    macrocell47   6415  22188  -2769  RISE       1

Capture Clock Path
pin name                                                   model name           delay     AT  edge  Fanout
---------------------------------------------------------  -------------------  -----  -----  ----  ------
Pin_Input_LEFT(0)_PAD                                      CyberPongRemastered      0      0  RISE       1
Pin_Input_LEFT(0)/pad_in                                   iocell1                  0      0  RISE       1
Pin_Input_LEFT(0)/fb                                       iocell1               6259   6259  RISE       1
\FreqDiv_1:count_0\/clock_0                                macrocell47           6670  12929  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_0\/q
Path End       : Net_1/main_1
Capture Clock  : Net_1/clock_0
Path slack     : 619p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                         14523
+ Cycle adjust (Pin_Input_LEFT(0)_PAD:R#1 vs. Pin_Input_LEFT(0)_PAD:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             21013

Launch Clock Arrival Time                       0
+ Clock path delay                      12929
+ Data path delay                        7465
-------------------------------------   ----- 
End-of-path arrival time (ps)           20394
 
Launch Clock Path
pin name                                                   model name           delay     AT  edge  Fanout
---------------------------------------------------------  -------------------  -----  -----  ----  ------
Pin_Input_LEFT(0)_PAD                                      CyberPongRemastered      0      0  RISE       1
Pin_Input_LEFT(0)/pad_in                                   iocell1                  0      0  RISE       1
Pin_Input_LEFT(0)/fb                                       iocell1               6259   6259  RISE       1
\FreqDiv_1:count_0\/clock_0                                macrocell47           6670  12929  RISE       1

Data path
pin name               model name   delay     AT  slack  edge  Fanout
---------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_0\/q  macrocell47   1250  14179    619  RISE       1
Net_1/main_1           macrocell42   6215  20394    619  RISE       1

Capture Clock Path
pin name                                                   model name           delay     AT  edge  Fanout
---------------------------------------------------------  -------------------  -----  -----  ----  ------
Pin_Input_LEFT(0)_PAD                                      CyberPongRemastered      0      0  RISE       1
Pin_Input_LEFT(0)/pad_in                                   iocell1                  0      0  RISE       1
Pin_Input_LEFT(0)/fb                                       iocell1               6259   6259  RISE       1
Net_1/clock_0                                              macrocell42           8264  14523  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:not_last_reset\/q
Path End       : Net_1/main_0
Capture Clock  : Net_1/clock_0
Path slack     : 1695p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                         14523
+ Cycle adjust (Pin_Input_LEFT(0)_PAD:R#1 vs. Pin_Input_LEFT(0)_PAD:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             21013

Launch Clock Arrival Time                       0
+ Clock path delay                      14523
+ Data path delay                        4795
-------------------------------------   ----- 
End-of-path arrival time (ps)           19318
 
Launch Clock Path
pin name                                                   model name           delay     AT  edge  Fanout
---------------------------------------------------------  -------------------  -----  -----  ----  ------
Pin_Input_LEFT(0)_PAD                                      CyberPongRemastered      0      0  RISE       1
Pin_Input_LEFT(0)/pad_in                                   iocell1                  0      0  RISE       1
Pin_Input_LEFT(0)/fb                                       iocell1               6259   6259  RISE       1
\FreqDiv_1:not_last_reset\/clock_0                         macrocell46           8264  14523  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:not_last_reset\/q  macrocell46   1250  15773  -2769  RISE       1
Net_1/main_0                  macrocell42   3545  19318   1695  RISE       1

Capture Clock Path
pin name                                                   model name           delay     AT  edge  Fanout
---------------------------------------------------------  -------------------  -----  -----  ----  ------
Pin_Input_LEFT(0)_PAD                                      CyberPongRemastered      0      0  RISE       1
Pin_Input_LEFT(0)/pad_in                                   iocell1                  0      0  RISE       1
Pin_Input_LEFT(0)/fb                                       iocell1               6259   6259  RISE       1
Net_1/clock_0                                              macrocell42           8264  14523  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:not_last_reset\/q
Path End       : Net_2/main_0
Capture Clock  : Net_2/clock_0
Path slack     : 2707p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                           12154
+ Cycle adjust (Pin_Input_RIGHT(0)_PAD:R#1 vs. Pin_Input_RIGHT(0)_PAD:R#2)   10000
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               18644

Launch Clock Arrival Time                       0
+ Clock path delay                      12154
+ Data path delay                        3783
-------------------------------------   ----- 
End-of-path arrival time (ps)           15936
 
Launch Clock Path
pin name                                                    model name           delay     AT  edge  Fanout
----------------------------------------------------------  -------------------  -----  -----  ----  ------
Pin_Input_RIGHT(0)_PAD                                      CyberPongRemastered      0      0  RISE       1
Pin_Input_RIGHT(0)/pad_in                                   iocell3                  0      0  RISE       1
Pin_Input_RIGHT(0)/fb                                       iocell3               6250   6250  RISE       1
\FreqDiv_2:not_last_reset\/clock_0                          macrocell48           5904  12154  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_2:not_last_reset\/q  macrocell48   1250  13404   2707  RISE       1
Net_2/main_0                  macrocell43   2533  15936   2707  RISE       1

Capture Clock Path
pin name                                                    model name           delay     AT  edge  Fanout
----------------------------------------------------------  -------------------  -----  -----  ----  ------
Pin_Input_RIGHT(0)_PAD                                      CyberPongRemastered      0      0  RISE       1
Pin_Input_RIGHT(0)/pad_in                                   iocell3                  0      0  RISE       1
Pin_Input_RIGHT(0)/fb                                       iocell3               6250   6250  RISE       1
Net_2/clock_0                                               macrocell43           5904  12154  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:not_last_reset\/q
Path End       : \FreqDiv_2:count_0\/main_0
Capture Clock  : \FreqDiv_2:count_0\/clock_0
Path slack     : 2712p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                           12154
+ Cycle adjust (Pin_Input_RIGHT(0)_PAD:R#1 vs. Pin_Input_RIGHT(0)_PAD:R#2)   10000
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               18644

Launch Clock Arrival Time                       0
+ Clock path delay                      12154
+ Data path delay                        3778
-------------------------------------   ----- 
End-of-path arrival time (ps)           15932
 
Launch Clock Path
pin name                                                    model name           delay     AT  edge  Fanout
----------------------------------------------------------  -------------------  -----  -----  ----  ------
Pin_Input_RIGHT(0)_PAD                                      CyberPongRemastered      0      0  RISE       1
Pin_Input_RIGHT(0)/pad_in                                   iocell3                  0      0  RISE       1
Pin_Input_RIGHT(0)/fb                                       iocell3               6250   6250  RISE       1
\FreqDiv_2:not_last_reset\/clock_0                          macrocell48           5904  12154  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_2:not_last_reset\/q  macrocell48   1250  13404   2707  RISE       1
\FreqDiv_2:count_0\/main_0    macrocell49   2528  15932   2712  RISE       1

Capture Clock Path
pin name                                                    model name           delay     AT  edge  Fanout
----------------------------------------------------------  -------------------  -----  -----  ----  ------
Pin_Input_RIGHT(0)_PAD                                      CyberPongRemastered      0      0  RISE       1
Pin_Input_RIGHT(0)/pad_in                                   iocell3                  0      0  RISE       1
Pin_Input_RIGHT(0)/fb                                       iocell3               6250   6250  RISE       1
\FreqDiv_2:count_0\/clock_0                                 macrocell49           5904  12154  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_4:count_0\/q
Path End       : Net_4/main_1
Capture Clock  : Net_4/clock_0
Path slack     : 2944p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                         11581
+ Cycle adjust (Pin_Input_DOWN(0)_PAD:R#1 vs. Pin_Input_DOWN(0)_PAD:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             18071

Launch Clock Arrival Time                       0
+ Clock path delay                      11581
+ Data path delay                        3546
-------------------------------------   ----- 
End-of-path arrival time (ps)           15127
 
Launch Clock Path
pin name                                                   model name           delay     AT  edge  Fanout
---------------------------------------------------------  -------------------  -----  -----  ----  ------
Pin_Input_DOWN(0)_PAD                                      CyberPongRemastered      0      0  RISE       1
Pin_Input_DOWN(0)/pad_in                                   iocell5                  0      0  RISE       1
Pin_Input_DOWN(0)/fb                                       iocell5               6324   6324  RISE       1
\FreqDiv_4:count_0\/clock_0                                macrocell53           5257  11581  RISE       1

Data path
pin name               model name   delay     AT  slack  edge  Fanout
---------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_4:count_0\/q  macrocell53   1250  12831   2944  RISE       1
Net_4/main_1           macrocell45   2296  15127   2944  RISE       1

Capture Clock Path
pin name                                                   model name           delay     AT  edge  Fanout
---------------------------------------------------------  -------------------  -----  -----  ----  ------
Pin_Input_DOWN(0)_PAD                                      CyberPongRemastered      0      0  RISE       1
Pin_Input_DOWN(0)/pad_in                                   iocell5                  0      0  RISE       1
Pin_Input_DOWN(0)/fb                                       iocell5               6324   6324  RISE       1
Net_4/clock_0                                              macrocell45           5257  11581  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_4:not_last_reset\/q
Path End       : Net_4/main_0
Capture Clock  : Net_4/clock_0
Path slack     : 2946p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                         11581
+ Cycle adjust (Pin_Input_DOWN(0)_PAD:R#1 vs. Pin_Input_DOWN(0)_PAD:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             18071

Launch Clock Arrival Time                       0
+ Clock path delay                      11581
+ Data path delay                        3544
-------------------------------------   ----- 
End-of-path arrival time (ps)           15125
 
Launch Clock Path
pin name                                                   model name           delay     AT  edge  Fanout
---------------------------------------------------------  -------------------  -----  -----  ----  ------
Pin_Input_DOWN(0)_PAD                                      CyberPongRemastered      0      0  RISE       1
Pin_Input_DOWN(0)/pad_in                                   iocell5                  0      0  RISE       1
Pin_Input_DOWN(0)/fb                                       iocell5               6324   6324  RISE       1
\FreqDiv_4:not_last_reset\/clock_0                         macrocell52           5257  11581  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_4:not_last_reset\/q  macrocell52   1250  12831   2946  RISE       1
Net_4/main_0                  macrocell45   2294  15125   2946  RISE       1

Capture Clock Path
pin name                                                   model name           delay     AT  edge  Fanout
---------------------------------------------------------  -------------------  -----  -----  ----  ------
Pin_Input_DOWN(0)_PAD                                      CyberPongRemastered      0      0  RISE       1
Pin_Input_DOWN(0)/pad_in                                   iocell5                  0      0  RISE       1
Pin_Input_DOWN(0)/fb                                       iocell5               6324   6324  RISE       1
Net_4/clock_0                                              macrocell45           5257  11581  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_4:not_last_reset\/q
Path End       : \FreqDiv_4:count_0\/main_0
Capture Clock  : \FreqDiv_4:count_0\/clock_0
Path slack     : 2946p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                         11581
+ Cycle adjust (Pin_Input_DOWN(0)_PAD:R#1 vs. Pin_Input_DOWN(0)_PAD:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             18071

Launch Clock Arrival Time                       0
+ Clock path delay                      11581
+ Data path delay                        3544
-------------------------------------   ----- 
End-of-path arrival time (ps)           15125
 
Launch Clock Path
pin name                                                   model name           delay     AT  edge  Fanout
---------------------------------------------------------  -------------------  -----  -----  ----  ------
Pin_Input_DOWN(0)_PAD                                      CyberPongRemastered      0      0  RISE       1
Pin_Input_DOWN(0)/pad_in                                   iocell5                  0      0  RISE       1
Pin_Input_DOWN(0)/fb                                       iocell5               6324   6324  RISE       1
\FreqDiv_4:not_last_reset\/clock_0                         macrocell52           5257  11581  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_4:not_last_reset\/q  macrocell52   1250  12831   2946  RISE       1
\FreqDiv_4:count_0\/main_0    macrocell53   2294  15125   2946  RISE       1

Capture Clock Path
pin name                                                   model name           delay     AT  edge  Fanout
---------------------------------------------------------  -------------------  -----  -----  ----  ------
Pin_Input_DOWN(0)_PAD                                      CyberPongRemastered      0      0  RISE       1
Pin_Input_DOWN(0)/pad_in                                   iocell5                  0      0  RISE       1
Pin_Input_DOWN(0)/fb                                       iocell5               6324   6324  RISE       1
\FreqDiv_4:count_0\/clock_0                                macrocell53           5257  11581  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_3:not_last_reset\/q
Path End       : \FreqDiv_3:count_0\/main_0
Capture Clock  : \FreqDiv_3:count_0\/clock_0
Path slack     : 2956p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     13402
+ Cycle adjust (Pin_Input_UP(0)_PAD:R#1 vs. Pin_Input_UP(0)_PAD:R#2)   10000
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         19892

Launch Clock Arrival Time                       0
+ Clock path delay                      13402
+ Data path delay                        3534
-------------------------------------   ----- 
End-of-path arrival time (ps)           16936
 
Launch Clock Path
pin name                                                 model name           delay     AT  edge  Fanout
-------------------------------------------------------  -------------------  -----  -----  ----  ------
Pin_Input_UP(0)_PAD                                      CyberPongRemastered      0      0  RISE       1
Pin_Input_UP(0)/pad_in                                   iocell4                  0      0  RISE       1
Pin_Input_UP(0)/fb                                       iocell4               6651   6651  RISE       1
\FreqDiv_3:not_last_reset\/clock_0                       macrocell50           6751  13402  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_3:not_last_reset\/q  macrocell50   1250  14652   2956  RISE       1
\FreqDiv_3:count_0\/main_0    macrocell51   2284  16936   2956  RISE       1

Capture Clock Path
pin name                                                 model name           delay     AT  edge  Fanout
-------------------------------------------------------  -------------------  -----  -----  ----  ------
Pin_Input_UP(0)_PAD                                      CyberPongRemastered      0      0  RISE       1
Pin_Input_UP(0)/pad_in                                   iocell4                  0      0  RISE       1
Pin_Input_UP(0)/fb                                       iocell4               6651   6651  RISE       1
\FreqDiv_3:count_0\/clock_0                              macrocell51           6751  13402  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_3:not_last_reset\/q
Path End       : Net_3/main_0
Capture Clock  : Net_3/clock_0
Path slack     : 2971p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     14330
+ Cycle adjust (Pin_Input_UP(0)_PAD:R#1 vs. Pin_Input_UP(0)_PAD:R#2)   10000
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         20820

Launch Clock Arrival Time                       0
+ Clock path delay                      13402
+ Data path delay                        4447
-------------------------------------   ----- 
End-of-path arrival time (ps)           17849
 
Launch Clock Path
pin name                                                 model name           delay     AT  edge  Fanout
-------------------------------------------------------  -------------------  -----  -----  ----  ------
Pin_Input_UP(0)_PAD                                      CyberPongRemastered      0      0  RISE       1
Pin_Input_UP(0)/pad_in                                   iocell4                  0      0  RISE       1
Pin_Input_UP(0)/fb                                       iocell4               6651   6651  RISE       1
\FreqDiv_3:not_last_reset\/clock_0                       macrocell50           6751  13402  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_3:not_last_reset\/q  macrocell50   1250  14652   2956  RISE       1
Net_3/main_0                  macrocell44   3197  17849   2971  RISE       1

Capture Clock Path
pin name                                                 model name           delay     AT  edge  Fanout
-------------------------------------------------------  -------------------  -----  -----  ----  ------
Pin_Input_UP(0)_PAD                                      CyberPongRemastered      0      0  RISE       1
Pin_Input_UP(0)/pad_in                                   iocell4                  0      0  RISE       1
Pin_Input_UP(0)/fb                                       iocell4               6651   6651  RISE       1
Net_3/clock_0                                            macrocell44           7679  14330  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_0\/q
Path End       : Net_2/main_1
Capture Clock  : Net_2/clock_0
Path slack     : 2994p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                           12154
+ Cycle adjust (Pin_Input_RIGHT(0)_PAD:R#1 vs. Pin_Input_RIGHT(0)_PAD:R#2)   10000
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               18644

Launch Clock Arrival Time                       0
+ Clock path delay                      12154
+ Data path delay                        3496
-------------------------------------   ----- 
End-of-path arrival time (ps)           15650
 
Launch Clock Path
pin name                                                    model name           delay     AT  edge  Fanout
----------------------------------------------------------  -------------------  -----  -----  ----  ------
Pin_Input_RIGHT(0)_PAD                                      CyberPongRemastered      0      0  RISE       1
Pin_Input_RIGHT(0)/pad_in                                   iocell3                  0      0  RISE       1
Pin_Input_RIGHT(0)/fb                                       iocell3               6250   6250  RISE       1
\FreqDiv_2:count_0\/clock_0                                 macrocell49           5904  12154  RISE       1

Data path
pin name               model name   delay     AT  slack  edge  Fanout
---------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_2:count_0\/q  macrocell49   1250  13404   2994  RISE       1
Net_2/main_1           macrocell43   2246  15650   2994  RISE       1

Capture Clock Path
pin name                                                    model name           delay     AT  edge  Fanout
----------------------------------------------------------  -------------------  -----  -----  ----  ------
Pin_Input_RIGHT(0)_PAD                                      CyberPongRemastered      0      0  RISE       1
Pin_Input_RIGHT(0)/pad_in                                   iocell3                  0      0  RISE       1
Pin_Input_RIGHT(0)/fb                                       iocell3               6250   6250  RISE       1
Net_2/clock_0                                               macrocell43           5904  12154  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_3:count_0\/q
Path End       : Net_3/main_1
Capture Clock  : Net_3/clock_0
Path slack     : 3263p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     14330
+ Cycle adjust (Pin_Input_UP(0)_PAD:R#1 vs. Pin_Input_UP(0)_PAD:R#2)   10000
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         20820

Launch Clock Arrival Time                       0
+ Clock path delay                      13402
+ Data path delay                        4154
-------------------------------------   ----- 
End-of-path arrival time (ps)           17557
 
Launch Clock Path
pin name                                                 model name           delay     AT  edge  Fanout
-------------------------------------------------------  -------------------  -----  -----  ----  ------
Pin_Input_UP(0)_PAD                                      CyberPongRemastered      0      0  RISE       1
Pin_Input_UP(0)/pad_in                                   iocell4                  0      0  RISE       1
Pin_Input_UP(0)/fb                                       iocell4               6651   6651  RISE       1
\FreqDiv_3:count_0\/clock_0                              macrocell51           6751  13402  RISE       1

Data path
pin name               model name   delay     AT  slack  edge  Fanout
---------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_3:count_0\/q  macrocell51   1250  14652   3263  RISE       1
Net_3/main_1           macrocell44   2904  17557   3263  RISE       1

Capture Clock Path
pin name                                                 model name           delay     AT  edge  Fanout
-------------------------------------------------------  -------------------  -----  -----  ----  ------
Pin_Input_UP(0)_PAD                                      CyberPongRemastered      0      0  RISE       1
Pin_Input_UP(0)/pad_in                                   iocell4                  0      0  RISE       1
Pin_Input_UP(0)/fb                                       iocell4               6651   6651  RISE       1
Net_3/clock_0                                            macrocell44           7679  14330  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:TachOutDMA\/termout
Path End       : \FanController:sync\/main_0
Capture Clock  : \FanController:sync\/clock_0
Path slack     : 23249p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (CyBUS_CLK:R#1 vs. FanController_PWM_CLOCK_25k_10b:R#2)   41667
- Setup time                                                             -3510
----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                           38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14908
-------------------------------------   ----- 
End-of-path arrival time (ps)           14908
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\FanController:TachOutDMA\/clock                            drqcell1            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\FanController:TachOutDMA\/termout  drqcell1      9000   9000  23249  RISE       1
\FanController:sync\/main_0         macrocell13   5908  14908  23249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FanController:sync\/clock_0                               macrocell13         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:TachOutDMA\/termout
Path End       : \FanController:B_FanCtrl:continuous_nrq\/main_0
Capture Clock  : \FanController:B_FanCtrl:continuous_nrq\/clock_0
Path slack     : 24140p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14017
-------------------------------------   ----- 
End-of-path arrival time (ps)           14017
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\FanController:TachOutDMA\/clock                            drqcell1            0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
\FanController:TachOutDMA\/termout               drqcell1      9000   9000  24140  RISE       1
\FanController:B_FanCtrl:continuous_nrq\/main_0  macrocell11   5017  14017  24140  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:continuous_nrq\/clock_0            macrocell11         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:TachOutDMA\/termout
Path End       : \FanController:B_FanCtrl:sync_nrq\/main_0
Capture Clock  : \FanController:B_FanCtrl:sync_nrq\/clock_0
Path slack     : 24155p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (CyBUS_CLK:R#1 vs. FanController_PWM_CLOCK_25k_10b:R#2)   41667
- Setup time                                                             -3510
----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                           38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14002
-------------------------------------   ----- 
End-of-path arrival time (ps)           14002
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\FanController:TachOutDMA\/clock                            drqcell1            0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\FanController:TachOutDMA\/termout         drqcell1      9000   9000  23249  RISE       1
\FanController:B_FanCtrl:sync_nrq\/main_0  macrocell12   5002  14002  24155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:sync_nrq\/clock_0                 macrocell12         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25103p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3470
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13093
-------------------------------------   ----- 
End-of-path arrival time (ps)           13093
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell9             0      0  RISE       1

Data path
pin name                                model name      delay     AT  slack  edge  Fanout
--------------------------------------  --------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell9          2009   2009  25103  RISE       1
\UART:BUART:rx_postpoll\/main_1         macrocell8       5482   7491  25103  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell8       3350  10841  25103  RISE       1
\UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell11   2252  13093  25103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell11      0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u0\/z0
Path End       : \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u1\/ci
Capture Clock  : \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u1\/clock
Path slack     : 26216p

Capture Clock Arrival Time                                                                         0
+ Clock path delay                                                                                 0
+ Cycle adjust (FanController_PWM_CLOCK_25k_10b:R#1 vs. FanController_PWM_CLOCK_25k_10b:R#2)   41667
- Setup time                                                                                   -4230
--------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                 37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11220
-------------------------------------   ----- 
End-of-path arrival time (ps)           11220
 
Launch Clock Path
pin name                                                                           model name      delay     AT  edge  Fanout
---------------------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                                              clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u0\/clock  datapathcell7       0      0  RISE       1

Data path
pin name                                                                               model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u0\/z0         datapathcell7    760    760  26216  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u1\/z0i        datapathcell8      0    760  26216  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u1\/z0_comb    datapathcell8   2740   3500  26216  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u0\/cs_addr_0  datapathcell7   2590   6090  26216  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u0\/co_msb     datapathcell7   5130  11220  26216  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u1\/ci         datapathcell8      0  11220  26216  RISE       1

Capture Clock Path
pin name                                                                           model name      delay     AT  edge  Fanout
---------------------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                                              clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u1\/clock  datapathcell8       0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/z0
Path End       : \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/ci
Capture Clock  : \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/clock
Path slack     : 26272p

Capture Clock Arrival Time                                                                         0
+ Clock path delay                                                                                 0
+ Cycle adjust (FanController_PWM_CLOCK_25k_10b:R#1 vs. FanController_PWM_CLOCK_25k_10b:R#2)   41667
- Setup time                                                                                   -4230
--------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                 37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11164
-------------------------------------   ----- 
End-of-path arrival time (ps)           11164
 
Launch Clock Path
pin name                                                                     model name      delay     AT  edge  Fanout
---------------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                                        clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/clock  datapathcell5       0      0  RISE       1

Data path
pin name                                                                         model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/z0         datapathcell5    760    760  26272  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/z0i        datapathcell6      0    760  26272  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/z0_comb    datapathcell6   2740   3500  26272  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/cs_addr_0  datapathcell5   2534   6034  26272  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/co_msb     datapathcell5   5130  11164  26272  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/ci         datapathcell6      0  11164  26272  RISE       1

Capture Clock Path
pin name                                                                     model name      delay     AT  edge  Fanout
---------------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                                        clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/clock  datapathcell6       0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:stall_alrt\/q
Path End       : \FanController:B_FanCtrl:AlertStatusReg\/status_0
Capture Clock  : \FanController:B_FanCtrl:AlertStatusReg\/clock
Path slack     : 26662p

Capture Clock Arrival Time                                                                         0
+ Clock path delay                                                                                 0
+ Cycle adjust (FanController_PWM_CLOCK_25k_10b:R#1 vs. FanController_PWM_CLOCK_25k_10b:R#2)   41667
- Setup time                                                                                    -500
--------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                 41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14504
-------------------------------------   ----- 
End-of-path arrival time (ps)           14504
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:stall_alrt\/clock_0               macrocell41         0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:stall_alrt\/q             macrocell41    1250   1250  26662  RISE       1
\FanController:B_FanCtrl:stall_status\/main_1      macrocell2     4395   5645  26662  RISE       1
\FanController:B_FanCtrl:stall_status\/q           macrocell2     3350   8995  26662  RISE       1
\FanController:B_FanCtrl:AlertStatusReg\/status_0  statusicell1   5510  14504  26662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:AlertStatusReg\/clock             statusicell1        0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_4
Path End       : \FanController:B_FanCtrl:AlertStatusReg\/status_1
Capture Clock  : \FanController:B_FanCtrl:AlertStatusReg\/clock
Path slack     : 27086p

Capture Clock Arrival Time                                                                         0
+ Clock path delay                                                                                 0
+ Cycle adjust (FanController_PWM_CLOCK_25k_10b:R#1 vs. FanController_PWM_CLOCK_25k_10b:R#2)   41667
- Setup time                                                                                    -500
--------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                 41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14081
-------------------------------------   ----- 
End-of-path arrival time (ps)           14081
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock           controlcell1        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_4  controlcell1   1210   1210  27086  RISE       1
\FanController:B_FanCtrl:speed_status\/main_0         macrocell1     6652   7862  27086  RISE       1
\FanController:B_FanCtrl:speed_status\/q              macrocell1     3350  11212  27086  RISE       1
\FanController:B_FanCtrl:AlertStatusReg\/status_1     statusicell1   2869  14081  27086  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:AlertStatusReg\/clock             statusicell1        0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u0\/z0
Path End       : \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u0\/cs_addr_0
Capture Clock  : \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u0\/clock
Path slack     : 29516p

Capture Clock Arrival Time                                                                         0
+ Clock path delay                                                                                 0
+ Cycle adjust (FanController_PWM_CLOCK_25k_10b:R#1 vs. FanController_PWM_CLOCK_25k_10b:R#2)   41667
- Setup time                                                                                   -6060
--------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                 35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6090
-------------------------------------   ---- 
End-of-path arrival time (ps)           6090
 
Launch Clock Path
pin name                                                                           model name      delay     AT  edge  Fanout
---------------------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                                              clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u0\/clock  datapathcell7       0      0  RISE       1

Data path
pin name                                                                               model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u0\/z0         datapathcell7    760    760  26216  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u1\/z0i        datapathcell8      0    760  26216  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u1\/z0_comb    datapathcell8   2740   3500  26216  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u0\/cs_addr_0  datapathcell7   2590   6090  29516  RISE       1

Capture Clock Path
pin name                                                                           model name      delay     AT  edge  Fanout
---------------------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                                              clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u0\/clock  datapathcell7       0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u0\/z0
Path End       : \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u1\/cs_addr_0
Capture Clock  : \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u1\/clock
Path slack     : 29519p

Capture Clock Arrival Time                                                                         0
+ Clock path delay                                                                                 0
+ Cycle adjust (FanController_PWM_CLOCK_25k_10b:R#1 vs. FanController_PWM_CLOCK_25k_10b:R#2)   41667
- Setup time                                                                                   -6060
--------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                 35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6088
-------------------------------------   ---- 
End-of-path arrival time (ps)           6088
 
Launch Clock Path
pin name                                                                           model name      delay     AT  edge  Fanout
---------------------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                                              clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u0\/clock  datapathcell7       0      0  RISE       1

Data path
pin name                                                                               model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u0\/z0         datapathcell7    760    760  26216  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u1\/z0i        datapathcell8      0    760  26216  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u1\/z0_comb    datapathcell8   2740   3500  26216  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u1\/cs_addr_0  datapathcell8   2588   6088  29519  RISE       1

Capture Clock Path
pin name                                                                           model name      delay     AT  edge  Fanout
---------------------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                                              clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u1\/clock  datapathcell8       0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/z0
Path End       : \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/cs_addr_0
Capture Clock  : \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/clock
Path slack     : 29572p

Capture Clock Arrival Time                                                                         0
+ Clock path delay                                                                                 0
+ Cycle adjust (FanController_PWM_CLOCK_25k_10b:R#1 vs. FanController_PWM_CLOCK_25k_10b:R#2)   41667
- Setup time                                                                                   -6060
--------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                 35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6034
-------------------------------------   ---- 
End-of-path arrival time (ps)           6034
 
Launch Clock Path
pin name                                                                     model name      delay     AT  edge  Fanout
---------------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                                        clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/clock  datapathcell5       0      0  RISE       1

Data path
pin name                                                                         model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/z0         datapathcell5    760    760  26272  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/z0i        datapathcell6      0    760  26272  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/z0_comb    datapathcell6   2740   3500  26272  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/cs_addr_0  datapathcell5   2534   6034  29572  RISE       1

Capture Clock Path
pin name                                                                     model name      delay     AT  edge  Fanout
---------------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                                        clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/clock  datapathcell5       0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/z0
Path End       : \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/cs_addr_0
Capture Clock  : \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/clock
Path slack     : 29574p

Capture Clock Arrival Time                                                                         0
+ Clock path delay                                                                                 0
+ Cycle adjust (FanController_PWM_CLOCK_25k_10b:R#1 vs. FanController_PWM_CLOCK_25k_10b:R#2)   41667
- Setup time                                                                                   -6060
--------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                 35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6032
-------------------------------------   ---- 
End-of-path arrival time (ps)           6032
 
Launch Clock Path
pin name                                                                     model name      delay     AT  edge  Fanout
---------------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                                        clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/clock  datapathcell5       0      0  RISE       1

Data path
pin name                                                                         model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/z0         datapathcell5    760    760  26272  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/z0i        datapathcell6      0    760  26272  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/z0_comb    datapathcell6   2740   3500  26272  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/cs_addr_0  datapathcell6   2532   6032  29574  RISE       1

Capture Clock Path
pin name                                                                     model name      delay     AT  edge  Fanout
---------------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                                        clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/clock  datapathcell6       0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:rx_state_0\/main_9
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 29811p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8345
-------------------------------------   ---- 
End-of-path arrival time (ps)           8345
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell9             0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                      iocell9       2009   2009  25103  RISE       1
\UART:BUART:rx_state_0\/main_9  macrocell60   6336   8345  29811  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell60         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:pollcount_1\/main_3
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 29969p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8188
-------------------------------------   ---- 
End-of-path arrival time (ps)           8188
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell9             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                       iocell9       2009   2009  25103  RISE       1
\UART:BUART:pollcount_1\/main_3  macrocell66   6179   8188  29969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell66         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:FanTach:GlitchFilterTimer:u0\/clk_en
Capture Clock  : \FanController:FanTach:GlitchFilterTimer:u0\/clock
Path slack     : 30658p

Capture Clock Arrival Time                                                                      0
+ Clock path delay                                                                              0
+ Cycle adjust (FanController_PWM_CLOCK_25k_10b:R#48 vs. FanController_TACH_CLK_500K:R#2)   41667
- Setup time                                                                                -2100
-----------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                              39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8908
-------------------------------------   ---- 
End-of-path arrival time (ps)           8908
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock           controlcell1        0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell1    1210   1210  30658  RISE       1
\FanController:FanTach:GlitchFilterTimer:u0\/clk_en   datapathcell2   7698   8908  30658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:GlitchFilterTimer:u0\/clock         datapathcell2       0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:FanTach:glitch_filter_ld\/clk_en
Capture Clock  : \FanController:FanTach:glitch_filter_ld\/clock_0
Path slack     : 30658p

Capture Clock Arrival Time                                                                      0
+ Clock path delay                                                                              0
+ Cycle adjust (FanController_PWM_CLOCK_25k_10b:R#48 vs. FanController_TACH_CLK_500K:R#2)   41667
- Setup time                                                                                -2100
-----------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                              39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8908
-------------------------------------   ---- 
End-of-path arrival time (ps)           8908
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock           controlcell1        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell1   1210   1210  30658  RISE       1
\FanController:FanTach:glitch_filter_ld\/clk_en       macrocell23    7698   8908  30658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:glitch_filter_ld\/clock_0           macrocell23         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:FanTach:tach_state_1\/clk_en
Capture Clock  : \FanController:FanTach:tach_state_1\/clock_0
Path slack     : 30658p

Capture Clock Arrival Time                                                                      0
+ Clock path delay                                                                              0
+ Cycle adjust (FanController_PWM_CLOCK_25k_10b:R#48 vs. FanController_TACH_CLK_500K:R#2)   41667
- Setup time                                                                                -2100
-----------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                              39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8908
-------------------------------------   ---- 
End-of-path arrival time (ps)           8908
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock           controlcell1        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell1   1210   1210  30658  RISE       1
\FanController:FanTach:tach_state_1\/clk_en           macrocell26    7698   8908  30658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_1\/clock_0               macrocell26         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:pollcount_0\/main_2
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 30666p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7491
-------------------------------------   ---- 
End-of-path arrival time (ps)           7491
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell9             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                       iocell9       2009   2009  25103  RISE       1
\UART:BUART:pollcount_0\/main_2  macrocell67   5482   7491  30666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell67         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:rx_last\/main_0
Capture Clock  : \UART:BUART:rx_last\/clock_0
Path slack     : 30666p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7491
-------------------------------------   ---- 
End-of-path arrival time (ps)           7491
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell9             0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                   iocell9       2009   2009  25103  RISE       1
\UART:BUART:rx_last\/main_0  macrocell69   5482   7491  30666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_last\/clock_0                               macrocell69         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:rx_state_2\/main_8
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 30669p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7488
-------------------------------------   ---- 
End-of-path arrival time (ps)           7488
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell9             0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                      iocell9       2009   2009  25103  RISE       1
\UART:BUART:rx_state_2\/main_8  macrocell63   5479   7488  30669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell63         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:rx_status_3\/main_6
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 30669p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7488
-------------------------------------   ---- 
End-of-path arrival time (ps)           7488
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell9             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                       iocell9       2009   2009  25103  RISE       1
\UART:BUART:rx_status_3\/main_6  macrocell68   5479   7488  30669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell68         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : Net_52/main_0
Capture Clock  : Net_52/clock_0
Path slack     : 30712p

Capture Clock Arrival Time                                                                         0
+ Clock path delay                                                                                 0
+ Cycle adjust (FanController_PWM_CLOCK_25k_10b:R#1 vs. FanController_PWM_CLOCK_25k_10b:R#2)   41667
- Setup time                                                                                   -3510
--------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7445
-------------------------------------   ---- 
End-of-path arrival time (ps)           7445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock           controlcell1        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell1   1210   1210  30712  RISE       1
Net_52/main_0                                         macrocell36    6235   7445  30712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_52/clock_0                                             macrocell36         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : Net_69/main_0
Capture Clock  : Net_69/clock_0
Path slack     : 30712p

Capture Clock Arrival Time                                                                         0
+ Clock path delay                                                                                 0
+ Cycle adjust (FanController_PWM_CLOCK_25k_10b:R#1 vs. FanController_PWM_CLOCK_25k_10b:R#2)   41667
- Setup time                                                                                   -3510
--------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7445
-------------------------------------   ---- 
End-of-path arrival time (ps)           7445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock           controlcell1        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell1   1210   1210  30712  RISE       1
Net_69/main_0                                         macrocell37    6235   7445  30712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_69/clock_0                                             macrocell37         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:FanTach:FanTachCounter:u0\/clk_en
Capture Clock  : \FanController:FanTach:FanTachCounter:u0\/clock
Path slack     : 31226p

Capture Clock Arrival Time                                                                      0
+ Clock path delay                                                                              0
+ Cycle adjust (FanController_PWM_CLOCK_25k_10b:R#48 vs. FanController_TACH_CLK_500K:R#2)   41667
- Setup time                                                                                -2100
-----------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                              39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8341
-------------------------------------   ---- 
End-of-path arrival time (ps)           8341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock           controlcell1        0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell1    1210   1210  30658  RISE       1
\FanController:FanTach:FanTachCounter:u0\/clk_en      datapathcell3   7131   8341  31226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:FanTachCounter:u0\/clock            datapathcell3       0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:FanTach:P3_P5:FanCounter\/clk_en
Capture Clock  : \FanController:FanTach:P3_P5:FanCounter\/clock
Path slack     : 31229p

Capture Clock Arrival Time                                                                      0
+ Clock path delay                                                                              0
+ Cycle adjust (FanController_PWM_CLOCK_25k_10b:R#48 vs. FanController_TACH_CLK_500K:R#2)   41667
- Setup time                                                                                -2100
-----------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                              39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8338
-------------------------------------   ---- 
End-of-path arrival time (ps)           8338
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock           controlcell1        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell1   1210   1210  30658  RISE       1
\FanController:FanTach:P3_P5:FanCounter\/clk_en       count7cell     7128   8338  31229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:P3_P5:FanCounter\/clock             count7cell          0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:FanTach:FanTachCounter:u1\/clk_en
Capture Clock  : \FanController:FanTach:FanTachCounter:u1\/clock
Path slack     : 31229p

Capture Clock Arrival Time                                                                      0
+ Clock path delay                                                                              0
+ Cycle adjust (FanController_PWM_CLOCK_25k_10b:R#48 vs. FanController_TACH_CLK_500K:R#2)   41667
- Setup time                                                                                -2100
-----------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                              39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8338
-------------------------------------   ---- 
End-of-path arrival time (ps)           8338
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock           controlcell1        0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell1    1210   1210  30658  RISE       1
\FanController:FanTach:FanTachCounter:u1\/clk_en      datapathcell4   7128   8338  31229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:FanTachCounter:u1\/clock            datapathcell4       0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:FanTach:next_fan\/clk_en
Capture Clock  : \FanController:FanTach:next_fan\/clock_0
Path slack     : 31229p

Capture Clock Arrival Time                                                                      0
+ Clock path delay                                                                              0
+ Cycle adjust (FanController_PWM_CLOCK_25k_10b:R#48 vs. FanController_TACH_CLK_500K:R#2)   41667
- Setup time                                                                                -2100
-----------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                              39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8338
-------------------------------------   ---- 
End-of-path arrival time (ps)           8338
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock           controlcell1        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell1   1210   1210  30658  RISE       1
\FanController:FanTach:next_fan\/clk_en               macrocell16    7128   8338  31229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:next_fan\/clock_0                   macrocell16         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:Net_6149_2\/clk_en
Capture Clock  : \FanController:Net_6149_2\/clock_0
Path slack     : 31229p

Capture Clock Arrival Time                                                                      0
+ Clock path delay                                                                              0
+ Cycle adjust (FanController_PWM_CLOCK_25k_10b:R#48 vs. FanController_TACH_CLK_500K:R#2)   41667
- Setup time                                                                                -2100
-----------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                              39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8338
-------------------------------------   ---- 
End-of-path arrival time (ps)           8338
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock           controlcell1        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell1   1210   1210  30658  RISE       1
\FanController:Net_6149_2\/clk_en                     macrocell34    7128   8338  31229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:Net_6149_2\/clock_0                         macrocell34         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:Net_6149_3\/clk_en
Capture Clock  : \FanController:Net_6149_3\/clock_0
Path slack     : 31229p

Capture Clock Arrival Time                                                                      0
+ Clock path delay                                                                              0
+ Cycle adjust (FanController_PWM_CLOCK_25k_10b:R#48 vs. FanController_TACH_CLK_500K:R#2)   41667
- Setup time                                                                                -2100
-----------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                              39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8338
-------------------------------------   ---- 
End-of-path arrival time (ps)           8338
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock           controlcell1        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell1   1210   1210  30658  RISE       1
\FanController:Net_6149_3\/clk_en                     macrocell35    7128   8338  31229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:Net_6149_3\/clock_0                         macrocell35         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : Net_70/main_0
Capture Clock  : Net_70/clock_0
Path slack     : 31426p

Capture Clock Arrival Time                                                                         0
+ Clock path delay                                                                                 0
+ Cycle adjust (FanController_PWM_CLOCK_25k_10b:R#1 vs. FanController_PWM_CLOCK_25k_10b:R#2)   41667
- Setup time                                                                                   -3510
--------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6731
-------------------------------------   ---- 
End-of-path arrival time (ps)           6731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock           controlcell1        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell1   1210   1210  30712  RISE       1
Net_70/main_0                                         macrocell38    5521   6731  31426  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_70/clock_0                                             macrocell38         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : Net_71/main_0
Capture Clock  : Net_71/clock_0
Path slack     : 31426p

Capture Clock Arrival Time                                                                         0
+ Clock path delay                                                                                 0
+ Cycle adjust (FanController_PWM_CLOCK_25k_10b:R#1 vs. FanController_PWM_CLOCK_25k_10b:R#2)   41667
- Setup time                                                                                   -3510
--------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6731
-------------------------------------   ---- 
End-of-path arrival time (ps)           6731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock           controlcell1        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell1   1210   1210  30712  RISE       1
Net_71/main_0                                         macrocell39    5521   6731  31426  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_71/clock_0                                             macrocell39         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:FanTach:glitch_filter_state\/clk_en
Capture Clock  : \FanController:FanTach:glitch_filter_state\/clock_0
Path slack     : 31586p

Capture Clock Arrival Time                                                                      0
+ Clock path delay                                                                              0
+ Cycle adjust (FanController_PWM_CLOCK_25k_10b:R#48 vs. FanController_TACH_CLK_500K:R#2)   41667
- Setup time                                                                                -2100
-----------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                              39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7981
-------------------------------------   ---- 
End-of-path arrival time (ps)           7981
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock           controlcell1        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell1   1210   1210  30658  RISE       1
\FanController:FanTach:glitch_filter_state\/clk_en    macrocell22    6771   7981  31586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:glitch_filter_state\/clock_0        macrocell22         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:Net_6146\/clk_en
Capture Clock  : \FanController:Net_6146\/clock_0
Path slack     : 31586p

Capture Clock Arrival Time                                                                      0
+ Clock path delay                                                                              0
+ Cycle adjust (FanController_PWM_CLOCK_25k_10b:R#48 vs. FanController_TACH_CLK_500K:R#2)   41667
- Setup time                                                                                -2100
-----------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                              39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7981
-------------------------------------   ---- 
End-of-path arrival time (ps)           7981
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock           controlcell1        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell1   1210   1210  30658  RISE       1
\FanController:Net_6146\/clk_en                       macrocell31    6771   7981  31586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:Net_6146\/clock_0                           macrocell31         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:Net_6149_0\/q
Path End       : \FanController:B_FanCtrl:stall_alrt\/main_0
Capture Clock  : \FanController:B_FanCtrl:stall_alrt\/clock_0
Path slack     : 31648p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_PWM_CLOCK_25k_10b:R#2)   41667
- Setup time                                                                               -3510
----------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6509
-------------------------------------   ---- 
End-of-path arrival time (ps)           6509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:Net_6149_0\/clock_0                         macrocell32         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\FanController:Net_6149_0\/q                 macrocell32   1250   1250  31648  RISE       1
\FanController:B_FanCtrl:stall_alrt\/main_0  macrocell41   5259   6509  31648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:stall_alrt\/clock_0               macrocell41         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u0\/cl1
Path End       : Net_71/main_1
Capture Clock  : Net_71/clock_0
Path slack     : 31981p

Capture Clock Arrival Time                                                                         0
+ Clock path delay                                                                                 0
+ Cycle adjust (FanController_PWM_CLOCK_25k_10b:R#1 vs. FanController_PWM_CLOCK_25k_10b:R#2)   41667
- Setup time                                                                                   -3510
--------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6176
-------------------------------------   ---- 
End-of-path arrival time (ps)           6176
 
Launch Clock Path
pin name                                                                           model name      delay     AT  edge  Fanout
---------------------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                                              clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u0\/clock  datapathcell7       0      0  RISE       1

Data path
pin name                                                                              model name     delay     AT  slack  edge  Fanout
------------------------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u0\/cl1       datapathcell7   1600   1600  31981  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u1\/cl1i      datapathcell8      0   1600  31981  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u1\/cl1_comb  datapathcell8   2270   3870  31981  RISE       1
Net_71/main_1                                                                         macrocell39     2306   6176  31981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_71/clock_0                                             macrocell39         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/cl1
Path End       : Net_69/main_1
Capture Clock  : Net_69/clock_0
Path slack     : 32055p

Capture Clock Arrival Time                                                                         0
+ Clock path delay                                                                                 0
+ Cycle adjust (FanController_PWM_CLOCK_25k_10b:R#1 vs. FanController_PWM_CLOCK_25k_10b:R#2)   41667
- Setup time                                                                                   -3510
--------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6102
-------------------------------------   ---- 
End-of-path arrival time (ps)           6102
 
Launch Clock Path
pin name                                                                     model name      delay     AT  edge  Fanout
---------------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                                        clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/clock  datapathcell5       0      0  RISE       1

Data path
pin name                                                                        model name     delay     AT  slack  edge  Fanout
------------------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/cl1       datapathcell5   1600   1600  32055  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/cl1i      datapathcell6      0   1600  32055  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/cl1_comb  datapathcell6   2270   3870  32055  RISE       1
Net_69/main_1                                                                   macrocell37     2232   6102  32055  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_69/clock_0                                             macrocell37         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u0\/cl0
Path End       : Net_70/main_1
Capture Clock  : Net_70/clock_0
Path slack     : 32097p

Capture Clock Arrival Time                                                                         0
+ Clock path delay                                                                                 0
+ Cycle adjust (FanController_PWM_CLOCK_25k_10b:R#1 vs. FanController_PWM_CLOCK_25k_10b:R#2)   41667
- Setup time                                                                                   -3510
--------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6060
-------------------------------------   ---- 
End-of-path arrival time (ps)           6060
 
Launch Clock Path
pin name                                                                           model name      delay     AT  edge  Fanout
---------------------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                                              clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u0\/clock  datapathcell7       0      0  RISE       1

Data path
pin name                                                                              model name     delay     AT  slack  edge  Fanout
------------------------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u0\/cl0       datapathcell7   1520   1520  32097  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u1\/cl0i      datapathcell8      0   1520  32097  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u1\/cl0_comb  datapathcell8   2230   3750  32097  RISE       1
Net_70/main_1                                                                         macrocell38     2310   6060  32097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_70/clock_0                                             macrocell38         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/cl0
Path End       : Net_52/main_1
Capture Clock  : Net_52/clock_0
Path slack     : 32171p

Capture Clock Arrival Time                                                                         0
+ Clock path delay                                                                                 0
+ Cycle adjust (FanController_PWM_CLOCK_25k_10b:R#1 vs. FanController_PWM_CLOCK_25k_10b:R#2)   41667
- Setup time                                                                                   -3510
--------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5986
-------------------------------------   ---- 
End-of-path arrival time (ps)           5986
 
Launch Clock Path
pin name                                                                     model name      delay     AT  edge  Fanout
---------------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                                        clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/clock  datapathcell5       0      0  RISE       1

Data path
pin name                                                                        model name     delay     AT  slack  edge  Fanout
------------------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/cl0       datapathcell5   1520   1520  32171  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/cl0i      datapathcell6      0   1520  32171  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/cl0_comb  datapathcell6   2230   3750  32171  RISE       1
Net_52/main_1                                                                   macrocell36     2236   5986  32171  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_52/clock_0                                             macrocell36         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u0\/ce1
Path End       : Net_71/main_2
Capture Clock  : Net_71/clock_0
Path slack     : 32203p

Capture Clock Arrival Time                                                                         0
+ Clock path delay                                                                                 0
+ Cycle adjust (FanController_PWM_CLOCK_25k_10b:R#1 vs. FanController_PWM_CLOCK_25k_10b:R#2)   41667
- Setup time                                                                                   -3510
--------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5953
-------------------------------------   ---- 
End-of-path arrival time (ps)           5953
 
Launch Clock Path
pin name                                                                           model name      delay     AT  edge  Fanout
---------------------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                                              clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u0\/clock  datapathcell7       0      0  RISE       1

Data path
pin name                                                                              model name     delay     AT  slack  edge  Fanout
------------------------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u0\/ce1       datapathcell7   1370   1370  32203  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u1\/ce1i      datapathcell8      0   1370  32203  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u1\/ce1_comb  datapathcell8   2260   3630  32203  RISE       1
Net_71/main_2                                                                         macrocell39     2323   5953  32203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_71/clock_0                                             macrocell39         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:Net_6149_1\/q
Path End       : \FanController:B_FanCtrl:stall_alrt\/main_1
Capture Clock  : \FanController:B_FanCtrl:stall_alrt\/clock_0
Path slack     : 32233p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_PWM_CLOCK_25k_10b:R#2)   41667
- Setup time                                                                               -3510
----------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5923
-------------------------------------   ---- 
End-of-path arrival time (ps)           5923
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:Net_6149_1\/clock_0                         macrocell33         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\FanController:Net_6149_1\/q                 macrocell33   1250   1250  32233  RISE       1
\FanController:B_FanCtrl:stall_alrt\/main_1  macrocell41   4673   5923  32233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:stall_alrt\/clock_0               macrocell41         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:FanTach:tach\/clk_en
Capture Clock  : \FanController:FanTach:tach\/clock_0
Path slack     : 32244p

Capture Clock Arrival Time                                                                      0
+ Clock path delay                                                                              0
+ Cycle adjust (FanController_PWM_CLOCK_25k_10b:R#48 vs. FanController_TACH_CLK_500K:R#2)   41667
- Setup time                                                                                -2100
-----------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                              39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7322
-------------------------------------   ---- 
End-of-path arrival time (ps)           7322
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock           controlcell1        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell1   1210   1210  30658  RISE       1
\FanController:FanTach:tach\/clk_en                   macrocell15    6112   7322  32244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach\/clock_0                       macrocell15         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:Net_6505\/clk_en
Capture Clock  : \FanController:Net_6505\/clock_0
Path slack     : 32244p

Capture Clock Arrival Time                                                                      0
+ Clock path delay                                                                              0
+ Cycle adjust (FanController_PWM_CLOCK_25k_10b:R#48 vs. FanController_TACH_CLK_500K:R#2)   41667
- Setup time                                                                                -2100
-----------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                              39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7322
-------------------------------------   ---- 
End-of-path arrival time (ps)           7322
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock           controlcell1        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell1   1210   1210  30658  RISE       1
\FanController:Net_6505\/clk_en                       macrocell30    6112   7322  32244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:Net_6505\/clock_0                           macrocell30         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/ce1
Path End       : Net_69/main_2
Capture Clock  : Net_69/clock_0
Path slack     : 32289p

Capture Clock Arrival Time                                                                         0
+ Clock path delay                                                                                 0
+ Cycle adjust (FanController_PWM_CLOCK_25k_10b:R#1 vs. FanController_PWM_CLOCK_25k_10b:R#2)   41667
- Setup time                                                                                   -3510
--------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5868
-------------------------------------   ---- 
End-of-path arrival time (ps)           5868
 
Launch Clock Path
pin name                                                                     model name      delay     AT  edge  Fanout
---------------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                                        clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/clock  datapathcell5       0      0  RISE       1

Data path
pin name                                                                        model name     delay     AT  slack  edge  Fanout
------------------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/ce1       datapathcell5   1370   1370  32289  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/ce1i      datapathcell6      0   1370  32289  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/ce1_comb  datapathcell6   2260   3630  32289  RISE       1
Net_69/main_2                                                                   macrocell37     2238   5868  32289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_69/clock_0                                             macrocell37         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u0\/ce0
Path End       : Net_70/main_2
Capture Clock  : Net_70/clock_0
Path slack     : 32328p

Capture Clock Arrival Time                                                                         0
+ Clock path delay                                                                                 0
+ Cycle adjust (FanController_PWM_CLOCK_25k_10b:R#1 vs. FanController_PWM_CLOCK_25k_10b:R#2)   41667
- Setup time                                                                                   -3510
--------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5829
-------------------------------------   ---- 
End-of-path arrival time (ps)           5829
 
Launch Clock Path
pin name                                                                           model name      delay     AT  edge  Fanout
---------------------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                                              clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u0\/clock  datapathcell7       0      0  RISE       1

Data path
pin name                                                                              model name     delay     AT  slack  edge  Fanout
------------------------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u0\/ce0       datapathcell7   1240   1240  32328  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u1\/ce0i      datapathcell8      0   1240  32328  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u1\/ce0_comb  datapathcell8   2270   3510  32328  RISE       1
Net_70/main_2                                                                         macrocell38     2319   5829  32328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_70/clock_0                                             macrocell38         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/ce0
Path End       : Net_52/main_2
Capture Clock  : Net_52/clock_0
Path slack     : 32407p

Capture Clock Arrival Time                                                                         0
+ Clock path delay                                                                                 0
+ Cycle adjust (FanController_PWM_CLOCK_25k_10b:R#1 vs. FanController_PWM_CLOCK_25k_10b:R#2)   41667
- Setup time                                                                                   -3510
--------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5749
-------------------------------------   ---- 
End-of-path arrival time (ps)           5749
 
Launch Clock Path
pin name                                                                     model name      delay     AT  edge  Fanout
---------------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                                        clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/clock  datapathcell5       0      0  RISE       1

Data path
pin name                                                                        model name     delay     AT  slack  edge  Fanout
------------------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/ce0       datapathcell5   1240   1240  32407  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/ce0i      datapathcell6      0   1240  32407  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/ce0_comb  datapathcell6   2270   3510  32407  RISE       1
Net_52/main_2                                                                   macrocell36     2239   5749  32407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_52/clock_0                                             macrocell36         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:sync\/q
Path End       : \FanController:B_FanCtrl:alert_reg\/main_1
Capture Clock  : \FanController:B_FanCtrl:alert_reg\/clock_0
Path slack     : 32505p

Capture Clock Arrival Time                                                                         0
+ Clock path delay                                                                                 0
+ Cycle adjust (FanController_PWM_CLOCK_25k_10b:R#1 vs. FanController_PWM_CLOCK_25k_10b:R#2)   41667
- Setup time                                                                                   -3510
--------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5652
-------------------------------------   ---- 
End-of-path arrival time (ps)           5652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FanController:sync\/clock_0                               macrocell13         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\FanController:sync\/q                      macrocell13   1250   1250  32505  RISE       1
\FanController:B_FanCtrl:alert_reg\/main_1  macrocell40   4402   5652  32505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:alert_reg\/clock_0                macrocell40         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:FanTach:DmpgFactor:DmpgTimeCntr:u0\/clk_en
Capture Clock  : \FanController:FanTach:DmpgFactor:DmpgTimeCntr:u0\/clock
Path slack     : 32930p

Capture Clock Arrival Time                                                                      0
+ Clock path delay                                                                              0
+ Cycle adjust (FanController_PWM_CLOCK_25k_10b:R#48 vs. FanController_TACH_CLK_500K:R#2)   41667
- Setup time                                                                                -2100
-----------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                              39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6637
-------------------------------------   ---- 
End-of-path arrival time (ps)           6637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock           controlcell1        0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5       controlcell1    1210   1210  30658  RISE       1
\FanController:FanTach:DmpgFactor:DmpgTimeCntr:u0\/clk_en  datapathcell1   5427   6637  32930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:DmpgFactor:DmpgTimeCntr:u0\/clock   datapathcell1       0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:Net_235\/clk_en
Capture Clock  : \FanController:Net_235\/clock_0
Path slack     : 32930p

Capture Clock Arrival Time                                                                      0
+ Clock path delay                                                                              0
+ Cycle adjust (FanController_PWM_CLOCK_25k_10b:R#48 vs. FanController_TACH_CLK_500K:R#2)   41667
- Setup time                                                                                -2100
-----------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                              39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6637
-------------------------------------   ---- 
End-of-path arrival time (ps)           6637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock           controlcell1        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell1   1210   1210  30658  RISE       1
\FanController:Net_235\/clk_en                        macrocell17    5427   6637  32930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:Net_235\/clock_0                            macrocell17         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:FanTach:filtered_rising_tach\/clk_en
Capture Clock  : \FanController:FanTach:filtered_rising_tach\/clock_0
Path slack     : 32930p

Capture Clock Arrival Time                                                                      0
+ Clock path delay                                                                              0
+ Cycle adjust (FanController_PWM_CLOCK_25k_10b:R#48 vs. FanController_TACH_CLK_500K:R#2)   41667
- Setup time                                                                                -2100
-----------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                              39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6637
-------------------------------------   ---- 
End-of-path arrival time (ps)           6637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock           controlcell1        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell1   1210   1210  30658  RISE       1
\FanController:FanTach:filtered_rising_tach\/clk_en   macrocell24    5427   6637  32930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:filtered_rising_tach\/clock_0       macrocell24         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:FanTach:tach_state_0\/clk_en
Capture Clock  : \FanController:FanTach:tach_state_0\/clock_0
Path slack     : 32930p

Capture Clock Arrival Time                                                                      0
+ Clock path delay                                                                              0
+ Cycle adjust (FanController_PWM_CLOCK_25k_10b:R#48 vs. FanController_TACH_CLK_500K:R#2)   41667
- Setup time                                                                                -2100
-----------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                              39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6637
-------------------------------------   ---- 
End-of-path arrival time (ps)           6637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock           controlcell1        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell1   1210   1210  30658  RISE       1
\FanController:FanTach:tach_state_0\/clk_en           macrocell27    5427   6637  32930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_0\/clock_0               macrocell27         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:FanTach:sync2_tach_cnt3\/clk_en
Capture Clock  : \FanController:FanTach:sync2_tach_cnt3\/clock_0
Path slack     : 32930p

Capture Clock Arrival Time                                                                      0
+ Clock path delay                                                                              0
+ Cycle adjust (FanController_PWM_CLOCK_25k_10b:R#48 vs. FanController_TACH_CLK_500K:R#2)   41667
- Setup time                                                                                -2100
-----------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                              39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6637
-------------------------------------   ---- 
End-of-path arrival time (ps)           6637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock           controlcell1        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell1   1210   1210  30658  RISE       1
\FanController:FanTach:sync2_tach_cnt3\/clk_en        macrocell28    5427   6637  32930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:sync2_tach_cnt3\/clock_0            macrocell28         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:Net_6149_0\/clk_en
Capture Clock  : \FanController:Net_6149_0\/clock_0
Path slack     : 32930p

Capture Clock Arrival Time                                                                      0
+ Clock path delay                                                                              0
+ Cycle adjust (FanController_PWM_CLOCK_25k_10b:R#48 vs. FanController_TACH_CLK_500K:R#2)   41667
- Setup time                                                                                -2100
-----------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                              39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6637
-------------------------------------   ---- 
End-of-path arrival time (ps)           6637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock           controlcell1        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell1   1210   1210  30658  RISE       1
\FanController:Net_6149_0\/clk_en                     macrocell32    5427   6637  32930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:Net_6149_0\/clock_0                         macrocell32         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:FanTach:gf_dmp_state\/main_0
Capture Clock  : \FanController:FanTach:gf_dmp_state\/clock_0
Path slack     : 32953p

Capture Clock Arrival Time                                                                      0
+ Clock path delay                                                                              0
+ Cycle adjust (FanController_PWM_CLOCK_25k_10b:R#48 vs. FanController_TACH_CLK_500K:R#2)   41667
- Setup time                                                                                -3510
-----------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5203
-------------------------------------   ---- 
End-of-path arrival time (ps)           5203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock           controlcell1        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell1   1210   1210  30658  RISE       1
\FanController:FanTach:gf_dmp_state\/main_0           macrocell20    3993   5203  32953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:gf_dmp_state\/clock_0               macrocell20         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:FanTach:reg_enable\/main_0
Capture Clock  : \FanController:FanTach:reg_enable\/clock_0
Path slack     : 32953p

Capture Clock Arrival Time                                                                      0
+ Clock path delay                                                                              0
+ Cycle adjust (FanController_PWM_CLOCK_25k_10b:R#48 vs. FanController_TACH_CLK_500K:R#2)   41667
- Setup time                                                                                -3510
-----------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5203
-------------------------------------   ---- 
End-of-path arrival time (ps)           5203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock           controlcell1        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell1   1210   1210  30658  RISE       1
\FanController:FanTach:reg_enable\/main_0             macrocell21    3993   5203  32953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:reg_enable\/clock_0                 macrocell21         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:sync_nrq\/q
Path End       : \FanController:sync\/main_1
Capture Clock  : \FanController:sync\/clock_0
Path slack     : 33206p

Capture Clock Arrival Time                                                                         0
+ Clock path delay                                                                                 0
+ Cycle adjust (FanController_PWM_CLOCK_25k_10b:R#1 vs. FanController_PWM_CLOCK_25k_10b:R#2)   41667
- Setup time                                                                                   -3510
--------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4951
-------------------------------------   ---- 
End-of-path arrival time (ps)           4951
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:sync_nrq\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:sync_nrq\/q  macrocell12   1250   1250  33206  RISE       1
\FanController:sync\/main_1           macrocell13   3701   4951  33206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FanController:sync\/clock_0                               macrocell13         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:continuous_nrq\/q
Path End       : \FanController:sync\/main_2
Capture Clock  : \FanController:sync\/clock_0
Path slack     : 33214p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (CyBUS_CLK:R#1 vs. FanController_PWM_CLOCK_25k_10b:R#2)   41667
- Setup time                                                             -3510
----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4942
-------------------------------------   ---- 
End-of-path arrival time (ps)           4942
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:continuous_nrq\/clock_0            macrocell11         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:continuous_nrq\/q  macrocell11   1250   1250  33214  RISE       1
\FanController:sync\/main_2                 macrocell13   3692   4942  33214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FanController:sync\/clock_0                               macrocell13         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u0\/z0
Path End       : \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u0\/d0_load
Capture Clock  : \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u0\/clock
Path slack     : 33256p

Capture Clock Arrival Time                                                                         0
+ Clock path delay                                                                                 0
+ Cycle adjust (FanController_PWM_CLOCK_25k_10b:R#1 vs. FanController_PWM_CLOCK_25k_10b:R#2)   41667
- Setup time                                                                                   -2320
--------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                 39347

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6090
-------------------------------------   ---- 
End-of-path arrival time (ps)           6090
 
Launch Clock Path
pin name                                                                           model name      delay     AT  edge  Fanout
---------------------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                                              clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u0\/clock  datapathcell7       0      0  RISE       1

Data path
pin name                                                                             model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u0\/z0       datapathcell7    760    760  26216  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u1\/z0i      datapathcell8      0    760  26216  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u1\/z0_comb  datapathcell8   2740   3500  26216  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u0\/d0_load  datapathcell7   2590   6090  33256  RISE       1

Capture Clock Path
pin name                                                                           model name      delay     AT  edge  Fanout
---------------------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                                              clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u0\/clock  datapathcell7       0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u0\/z0
Path End       : \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u1\/d0_load
Capture Clock  : \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u1\/clock
Path slack     : 33259p

Capture Clock Arrival Time                                                                         0
+ Clock path delay                                                                                 0
+ Cycle adjust (FanController_PWM_CLOCK_25k_10b:R#1 vs. FanController_PWM_CLOCK_25k_10b:R#2)   41667
- Setup time                                                                                   -2320
--------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                 39347

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6088
-------------------------------------   ---- 
End-of-path arrival time (ps)           6088
 
Launch Clock Path
pin name                                                                           model name      delay     AT  edge  Fanout
---------------------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                                              clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u0\/clock  datapathcell7       0      0  RISE       1

Data path
pin name                                                                             model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u0\/z0       datapathcell7    760    760  26216  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u1\/z0i      datapathcell8      0    760  26216  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u1\/z0_comb  datapathcell8   2740   3500  26216  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u1\/d0_load  datapathcell8   2588   6088  33259  RISE       1

Capture Clock Path
pin name                                                                           model name      delay     AT  edge  Fanout
---------------------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                                              clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u1\/clock  datapathcell8       0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:AlertStatusReg\/interrupt
Path End       : \FanController:B_FanCtrl:alert_reg\/main_3
Capture Clock  : \FanController:B_FanCtrl:alert_reg\/clock_0
Path slack     : 33274p

Capture Clock Arrival Time                                                                         0
+ Clock path delay                                                                                 0
+ Cycle adjust (FanController_PWM_CLOCK_25k_10b:R#1 vs. FanController_PWM_CLOCK_25k_10b:R#2)   41667
- Setup time                                                                                   -3510
--------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4883
-------------------------------------   ---- 
End-of-path arrival time (ps)           4883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:AlertStatusReg\/clock             statusicell1        0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:AlertStatusReg\/interrupt  statusicell1   2550   2550  33274  RISE       1
\FanController:B_FanCtrl:alert_reg\/main_3          macrocell40    2333   4883  33274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:alert_reg\/clock_0                macrocell40         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_0
Path End       : \FanController:B_FanCtrl:alert_reg\/main_0
Capture Clock  : \FanController:B_FanCtrl:alert_reg\/clock_0
Path slack     : 33274p

Capture Clock Arrival Time                                                                         0
+ Clock path delay                                                                                 0
+ Cycle adjust (FanController_PWM_CLOCK_25k_10b:R#1 vs. FanController_PWM_CLOCK_25k_10b:R#2)   41667
- Setup time                                                                                   -3510
--------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4883
-------------------------------------   ---- 
End-of-path arrival time (ps)           4883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock           controlcell1        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_0  controlcell1   1210   1210  33274  RISE       1
\FanController:B_FanCtrl:alert_reg\/main_0            macrocell40    3673   4883  33274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:alert_reg\/clock_0                macrocell40         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:Net_6149_2\/q
Path End       : \FanController:B_FanCtrl:stall_alrt\/main_2
Capture Clock  : \FanController:B_FanCtrl:stall_alrt\/clock_0
Path slack     : 33289p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_PWM_CLOCK_25k_10b:R#2)   41667
- Setup time                                                                               -3510
----------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4867
-------------------------------------   ---- 
End-of-path arrival time (ps)           4867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:Net_6149_2\/clock_0                         macrocell34         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\FanController:Net_6149_2\/q                 macrocell34   1250   1250  33289  RISE       1
\FanController:B_FanCtrl:stall_alrt\/main_2  macrocell41   3617   4867  33289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:stall_alrt\/clock_0               macrocell41         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:HwCtl:AlertMaskLSB\/control_2
Path End       : \FanController:Net_6149_2\/main_3
Capture Clock  : \FanController:Net_6149_2\/clock_0
Path slack     : 33307p

Capture Clock Arrival Time                                                                      0
+ Clock path delay                                                                              0
+ Cycle adjust (FanController_PWM_CLOCK_25k_10b:R#48 vs. FanController_TACH_CLK_500K:R#2)   41667
- Setup time                                                                                -3510
-----------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4850
-------------------------------------   ---- 
End-of-path arrival time (ps)           4850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:HwCtl:AlertMaskLSB\/clock         controlcell2        0      0  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:HwCtl:AlertMaskLSB\/control_2  controlcell2   1210   1210  33307  RISE       1
\FanController:Net_6149_2\/main_3                       macrocell34    3640   4850  33307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:Net_6149_2\/clock_0                         macrocell34         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:HwCtl:AlertMaskLSB\/control_3
Path End       : \FanController:Net_6149_3\/main_3
Capture Clock  : \FanController:Net_6149_3\/clock_0
Path slack     : 33308p

Capture Clock Arrival Time                                                                      0
+ Clock path delay                                                                              0
+ Cycle adjust (FanController_PWM_CLOCK_25k_10b:R#48 vs. FanController_TACH_CLK_500K:R#2)   41667
- Setup time                                                                                -3510
-----------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4849
-------------------------------------   ---- 
End-of-path arrival time (ps)           4849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:HwCtl:AlertMaskLSB\/clock         controlcell2        0      0  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:HwCtl:AlertMaskLSB\/control_3  controlcell2   1210   1210  33308  RISE       1
\FanController:Net_6149_3\/main_3                       macrocell35    3639   4849  33308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:Net_6149_3\/clock_0                         macrocell35         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/z0
Path End       : \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/d0_load
Capture Clock  : \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/clock
Path slack     : 33312p

Capture Clock Arrival Time                                                                         0
+ Clock path delay                                                                                 0
+ Cycle adjust (FanController_PWM_CLOCK_25k_10b:R#1 vs. FanController_PWM_CLOCK_25k_10b:R#2)   41667
- Setup time                                                                                   -2320
--------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                 39347

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6034
-------------------------------------   ---- 
End-of-path arrival time (ps)           6034
 
Launch Clock Path
pin name                                                                     model name      delay     AT  edge  Fanout
---------------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                                        clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/clock  datapathcell5       0      0  RISE       1

Data path
pin name                                                                       model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/z0       datapathcell5    760    760  26272  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/z0i      datapathcell6      0    760  26272  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/z0_comb  datapathcell6   2740   3500  26272  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/d0_load  datapathcell5   2534   6034  33312  RISE       1

Capture Clock Path
pin name                                                                     model name      delay     AT  edge  Fanout
---------------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                                        clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/clock  datapathcell5       0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/z0
Path End       : \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/d0_load
Capture Clock  : \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/clock
Path slack     : 33314p

Capture Clock Arrival Time                                                                         0
+ Clock path delay                                                                                 0
+ Cycle adjust (FanController_PWM_CLOCK_25k_10b:R#1 vs. FanController_PWM_CLOCK_25k_10b:R#2)   41667
- Setup time                                                                                   -2320
--------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                 39347

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6032
-------------------------------------   ---- 
End-of-path arrival time (ps)           6032
 
Launch Clock Path
pin name                                                                     model name      delay     AT  edge  Fanout
---------------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                                        clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/clock  datapathcell5       0      0  RISE       1

Data path
pin name                                                                       model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/z0       datapathcell5    760    760  26272  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/z0i      datapathcell6      0    760  26272  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/z0_comb  datapathcell6   2740   3500  26272  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/d0_load  datapathcell6   2532   6032  33314  RISE       1

Capture Clock Path
pin name                                                                     model name      delay     AT  edge  Fanout
---------------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                                        clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/clock  datapathcell6       0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u0\/z0
Path End       : \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u0\/d1_load
Capture Clock  : \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u0\/clock
Path slack     : 33406p

Capture Clock Arrival Time                                                                         0
+ Clock path delay                                                                                 0
+ Cycle adjust (FanController_PWM_CLOCK_25k_10b:R#1 vs. FanController_PWM_CLOCK_25k_10b:R#2)   41667
- Setup time                                                                                   -2170
--------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                 39497

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6090
-------------------------------------   ---- 
End-of-path arrival time (ps)           6090
 
Launch Clock Path
pin name                                                                           model name      delay     AT  edge  Fanout
---------------------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                                              clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u0\/clock  datapathcell7       0      0  RISE       1

Data path
pin name                                                                             model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u0\/z0       datapathcell7    760    760  26216  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u1\/z0i      datapathcell8      0    760  26216  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u1\/z0_comb  datapathcell8   2740   3500  26216  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u0\/d1_load  datapathcell7   2590   6090  33406  RISE       1

Capture Clock Path
pin name                                                                           model name      delay     AT  edge  Fanout
---------------------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                                              clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u0\/clock  datapathcell7       0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u0\/z0
Path End       : \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u1\/d1_load
Capture Clock  : \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u1\/clock
Path slack     : 33409p

Capture Clock Arrival Time                                                                         0
+ Clock path delay                                                                                 0
+ Cycle adjust (FanController_PWM_CLOCK_25k_10b:R#1 vs. FanController_PWM_CLOCK_25k_10b:R#2)   41667
- Setup time                                                                                   -2170
--------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                 39497

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6088
-------------------------------------   ---- 
End-of-path arrival time (ps)           6088
 
Launch Clock Path
pin name                                                                           model name      delay     AT  edge  Fanout
---------------------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                                              clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u0\/clock  datapathcell7       0      0  RISE       1

Data path
pin name                                                                             model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u0\/z0       datapathcell7    760    760  26216  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u1\/z0i      datapathcell8      0    760  26216  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u1\/z0_comb  datapathcell8   2740   3500  26216  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u1\/d1_load  datapathcell8   2588   6088  33409  RISE       1

Capture Clock Path
pin name                                                                           model name      delay     AT  edge  Fanout
---------------------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                                              clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u1\/clock  datapathcell8       0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/z0
Path End       : \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/d1_load
Capture Clock  : \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/clock
Path slack     : 33462p

Capture Clock Arrival Time                                                                         0
+ Clock path delay                                                                                 0
+ Cycle adjust (FanController_PWM_CLOCK_25k_10b:R#1 vs. FanController_PWM_CLOCK_25k_10b:R#2)   41667
- Setup time                                                                                   -2170
--------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                 39497

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6034
-------------------------------------   ---- 
End-of-path arrival time (ps)           6034
 
Launch Clock Path
pin name                                                                     model name      delay     AT  edge  Fanout
---------------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                                        clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/clock  datapathcell5       0      0  RISE       1

Data path
pin name                                                                       model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/z0       datapathcell5    760    760  26272  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/z0i      datapathcell6      0    760  26272  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/z0_comb  datapathcell6   2740   3500  26272  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/d1_load  datapathcell5   2534   6034  33462  RISE       1

Capture Clock Path
pin name                                                                     model name      delay     AT  edge  Fanout
---------------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                                        clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/clock  datapathcell5       0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/z0
Path End       : \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/d1_load
Capture Clock  : \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/clock
Path slack     : 33464p

Capture Clock Arrival Time                                                                         0
+ Clock path delay                                                                                 0
+ Cycle adjust (FanController_PWM_CLOCK_25k_10b:R#1 vs. FanController_PWM_CLOCK_25k_10b:R#2)   41667
- Setup time                                                                                   -2170
--------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                 39497

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6032
-------------------------------------   ---- 
End-of-path arrival time (ps)           6032
 
Launch Clock Path
pin name                                                                     model name      delay     AT  edge  Fanout
---------------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                                        clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/clock  datapathcell5       0      0  RISE       1

Data path
pin name                                                                       model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/z0       datapathcell5    760    760  26272  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/z0i      datapathcell6      0    760  26272  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/z0_comb  datapathcell6   2740   3500  26272  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/d1_load  datapathcell6   2532   6032  33464  RISE       1

Capture Clock Path
pin name                                                                     model name      delay     AT  edge  Fanout
---------------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                                        clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/clock  datapathcell6       0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:Net_6149_3\/q
Path End       : \FanController:B_FanCtrl:StallStatus:StallError_LSB\/status_3
Capture Clock  : \FanController:B_FanCtrl:StallStatus:StallError_LSB\/clock
Path slack     : 33685p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_PWM_CLOCK_25k_10b:R#2)   41667
- Setup time                                                                                -500
----------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                             41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7481
-------------------------------------   ---- 
End-of-path arrival time (ps)           7481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:Net_6149_3\/clock_0                         macrocell35         0      0  RISE       1

Data path
pin name                                                       model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\FanController:Net_6149_3\/q                                   macrocell35   1250   1250  33685  RISE       1
\FanController:B_FanCtrl:StallStatus:StallError_LSB\/status_3  statuscell1   6231   7481  33685  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:StallStatus:StallError_LSB\/clock  statuscell1         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:drq\/clk_en
Capture Clock  : \FanController:drq\/clock_0
Path slack     : 33795p

Capture Clock Arrival Time                                                                      0
+ Clock path delay                                                                              0
+ Cycle adjust (FanController_PWM_CLOCK_25k_10b:R#48 vs. FanController_TACH_CLK_500K:R#2)   41667
- Setup time                                                                                -2100
-----------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                              39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5772
-------------------------------------   ---- 
End-of-path arrival time (ps)           5772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock           controlcell1        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell1   1210   1210  30658  RISE       1
\FanController:drq\/clk_en                            macrocell14    4562   5772  33795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:drq\/clock_0                                macrocell14         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:FanTach:end_of_measurement\/clk_en
Capture Clock  : \FanController:FanTach:end_of_measurement\/clock_0
Path slack     : 33795p

Capture Clock Arrival Time                                                                      0
+ Clock path delay                                                                              0
+ Cycle adjust (FanController_PWM_CLOCK_25k_10b:R#48 vs. FanController_TACH_CLK_500K:R#2)   41667
- Setup time                                                                                -2100
-----------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                              39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5772
-------------------------------------   ---- 
End-of-path arrival time (ps)           5772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock           controlcell1        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell1   1210   1210  30658  RISE       1
\FanController:FanTach:end_of_measurement\/clk_en     macrocell18    4562   5772  33795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:end_of_measurement\/clock_0         macrocell18         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:FanTach:pulse_tc\/clk_en
Capture Clock  : \FanController:FanTach:pulse_tc\/clock_0
Path slack     : 33795p

Capture Clock Arrival Time                                                                      0
+ Clock path delay                                                                              0
+ Cycle adjust (FanController_PWM_CLOCK_25k_10b:R#48 vs. FanController_TACH_CLK_500K:R#2)   41667
- Setup time                                                                                -2100
-----------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                              39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5772
-------------------------------------   ---- 
End-of-path arrival time (ps)           5772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock           controlcell1        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell1   1210   1210  30658  RISE       1
\FanController:FanTach:pulse_tc\/clk_en               macrocell19    4562   5772  33795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:pulse_tc\/clock_0                   macrocell19         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:FanTach:gf_dmp_state\/clk_en
Capture Clock  : \FanController:FanTach:gf_dmp_state\/clock_0
Path slack     : 33795p

Capture Clock Arrival Time                                                                      0
+ Clock path delay                                                                              0
+ Cycle adjust (FanController_PWM_CLOCK_25k_10b:R#48 vs. FanController_TACH_CLK_500K:R#2)   41667
- Setup time                                                                                -2100
-----------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                              39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5772
-------------------------------------   ---- 
End-of-path arrival time (ps)           5772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock           controlcell1        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell1   1210   1210  30658  RISE       1
\FanController:FanTach:gf_dmp_state\/clk_en           macrocell20    4562   5772  33795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:gf_dmp_state\/clock_0               macrocell20         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:FanTach:reg_enable\/clk_en
Capture Clock  : \FanController:FanTach:reg_enable\/clock_0
Path slack     : 33795p

Capture Clock Arrival Time                                                                      0
+ Clock path delay                                                                              0
+ Cycle adjust (FanController_PWM_CLOCK_25k_10b:R#48 vs. FanController_TACH_CLK_500K:R#2)   41667
- Setup time                                                                                -2100
-----------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                              39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5772
-------------------------------------   ---- 
End-of-path arrival time (ps)           5772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock           controlcell1        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell1   1210   1210  30658  RISE       1
\FanController:FanTach:reg_enable\/clk_en             macrocell21    4562   5772  33795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:reg_enable\/clock_0                 macrocell21         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:FanTach:tach_state_2\/clk_en
Capture Clock  : \FanController:FanTach:tach_state_2\/clock_0
Path slack     : 33795p

Capture Clock Arrival Time                                                                      0
+ Clock path delay                                                                              0
+ Cycle adjust (FanController_PWM_CLOCK_25k_10b:R#48 vs. FanController_TACH_CLK_500K:R#2)   41667
- Setup time                                                                                -2100
-----------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                              39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5772
-------------------------------------   ---- 
End-of-path arrival time (ps)           5772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock           controlcell1        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell1   1210   1210  30658  RISE       1
\FanController:FanTach:tach_state_2\/clk_en           macrocell25    4562   5772  33795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_2\/clock_0               macrocell25         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:FanTach:stall_det\/clk_en
Capture Clock  : \FanController:FanTach:stall_det\/clock_0
Path slack     : 33795p

Capture Clock Arrival Time                                                                      0
+ Clock path delay                                                                              0
+ Cycle adjust (FanController_PWM_CLOCK_25k_10b:R#48 vs. FanController_TACH_CLK_500K:R#2)   41667
- Setup time                                                                                -2100
-----------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                              39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5772
-------------------------------------   ---- 
End-of-path arrival time (ps)           5772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock           controlcell1        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell1   1210   1210  30658  RISE       1
\FanController:FanTach:stall_det\/clk_en              macrocell29    4562   5772  33795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:stall_det\/clock_0                  macrocell29         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:Net_6149_1\/clk_en
Capture Clock  : \FanController:Net_6149_1\/clock_0
Path slack     : 33795p

Capture Clock Arrival Time                                                                      0
+ Clock path delay                                                                              0
+ Cycle adjust (FanController_PWM_CLOCK_25k_10b:R#48 vs. FanController_TACH_CLK_500K:R#2)   41667
- Setup time                                                                                -2100
-----------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                              39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5772
-------------------------------------   ---- 
End-of-path arrival time (ps)           5772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock           controlcell1        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell1   1210   1210  30658  RISE       1
\FanController:Net_6149_1\/clk_en                     macrocell33    4562   5772  33795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:Net_6149_1\/clock_0                         macrocell33         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:Net_6149_1\/q
Path End       : \FanController:B_FanCtrl:StallStatus:StallError_LSB\/status_1
Capture Clock  : \FanController:B_FanCtrl:StallStatus:StallError_LSB\/clock
Path slack     : 33895p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_PWM_CLOCK_25k_10b:R#2)   41667
- Setup time                                                                                -500
----------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                             41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7272
-------------------------------------   ---- 
End-of-path arrival time (ps)           7272
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:Net_6149_1\/clock_0                         macrocell33         0      0  RISE       1

Data path
pin name                                                       model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\FanController:Net_6149_1\/q                                   macrocell33   1250   1250  32233  RISE       1
\FanController:B_FanCtrl:StallStatus:StallError_LSB\/status_1  statuscell1   6022   7272  33895  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:StallStatus:StallError_LSB\/clock  statuscell1         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:HwCtl:AlertMaskLSB\/control_1
Path End       : \FanController:Net_6149_1\/main_3
Capture Clock  : \FanController:Net_6149_1\/clock_0
Path slack     : 34072p

Capture Clock Arrival Time                                                                      0
+ Clock path delay                                                                              0
+ Cycle adjust (FanController_PWM_CLOCK_25k_10b:R#48 vs. FanController_TACH_CLK_500K:R#2)   41667
- Setup time                                                                                -3510
-----------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4085
-------------------------------------   ---- 
End-of-path arrival time (ps)           4085
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:HwCtl:AlertMaskLSB\/clock         controlcell2        0      0  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:HwCtl:AlertMaskLSB\/control_1  controlcell2   1210   1210  34072  RISE       1
\FanController:Net_6149_1\/main_3                       macrocell33    2875   4085  34072  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:Net_6149_1\/clock_0                         macrocell33         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:continuous_nrq\/q
Path End       : \FanController:B_FanCtrl:sync_nrq\/main_2
Capture Clock  : \FanController:B_FanCtrl:sync_nrq\/clock_0
Path slack     : 34107p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (CyBUS_CLK:R#1 vs. FanController_PWM_CLOCK_25k_10b:R#2)   41667
- Setup time                                                             -3510
----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4050
-------------------------------------   ---- 
End-of-path arrival time (ps)           4050
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:continuous_nrq\/clock_0            macrocell11         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:continuous_nrq\/q  macrocell11   1250   1250  33214  RISE       1
\FanController:B_FanCtrl:sync_nrq\/main_2   macrocell12   2800   4050  34107  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:sync_nrq\/clock_0                 macrocell12         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:Net_6149_3\/q
Path End       : \FanController:B_FanCtrl:stall_alrt\/main_3
Capture Clock  : \FanController:B_FanCtrl:stall_alrt\/clock_0
Path slack     : 34109p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_PWM_CLOCK_25k_10b:R#2)   41667
- Setup time                                                                               -3510
----------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4048
-------------------------------------   ---- 
End-of-path arrival time (ps)           4048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:Net_6149_3\/clock_0                         macrocell35         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\FanController:Net_6149_3\/q                 macrocell35   1250   1250  33685  RISE       1
\FanController:B_FanCtrl:stall_alrt\/main_3  macrocell41   2798   4048  34109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:stall_alrt\/clock_0               macrocell41         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:sync_nrq\/q
Path End       : \FanController:B_FanCtrl:sync_nrq\/main_1
Capture Clock  : \FanController:B_FanCtrl:sync_nrq\/clock_0
Path slack     : 34132p

Capture Clock Arrival Time                                                                         0
+ Clock path delay                                                                                 0
+ Cycle adjust (FanController_PWM_CLOCK_25k_10b:R#1 vs. FanController_PWM_CLOCK_25k_10b:R#2)   41667
- Setup time                                                                                   -3510
--------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4024
-------------------------------------   ---- 
End-of-path arrival time (ps)           4024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:sync_nrq\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:sync_nrq\/q       macrocell12   1250   1250  33206  RISE       1
\FanController:B_FanCtrl:sync_nrq\/main_1  macrocell12   2774   4024  34132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:sync_nrq\/clock_0                 macrocell12         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:sync_nrq\/q
Path End       : \FanController:B_FanCtrl:continuous_nrq\/main_1
Capture Clock  : \FanController:B_FanCtrl:continuous_nrq\/clock_0
Path slack     : 34133p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (FanController_PWM_CLOCK_25k_10b:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                                             -3510
----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4024
-------------------------------------   ---- 
End-of-path arrival time (ps)           4024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:sync_nrq\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:sync_nrq\/q             macrocell12   1250   1250  34133  RISE       1
\FanController:B_FanCtrl:continuous_nrq\/main_1  macrocell11   2774   4024  34133  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:continuous_nrq\/clock_0            macrocell11         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:continuous_nrq\/q
Path End       : \FanController:B_FanCtrl:continuous_nrq\/main_2
Capture Clock  : \FanController:B_FanCtrl:continuous_nrq\/clock_0
Path slack     : 34134p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4023
-------------------------------------   ---- 
End-of-path arrival time (ps)           4023
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:continuous_nrq\/clock_0            macrocell11         0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:continuous_nrq\/q       macrocell11   1250   1250  34134  RISE       1
\FanController:B_FanCtrl:continuous_nrq\/main_2  macrocell11   2773   4023  34134  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:continuous_nrq\/clock_0            macrocell11         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:Net_6149_0\/q
Path End       : \FanController:B_FanCtrl:StallStatus:StallError_LSB\/status_0
Capture Clock  : \FanController:B_FanCtrl:StallStatus:StallError_LSB\/clock
Path slack     : 34182p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_PWM_CLOCK_25k_10b:R#2)   41667
- Setup time                                                                                -500
----------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                             41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6985
-------------------------------------   ---- 
End-of-path arrival time (ps)           6985
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:Net_6149_0\/clock_0                         macrocell32         0      0  RISE       1

Data path
pin name                                                       model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\FanController:Net_6149_0\/q                                   macrocell32   1250   1250  31648  RISE       1
\FanController:B_FanCtrl:StallStatus:StallError_LSB\/status_0  statuscell1   5735   6985  34182  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:StallStatus:StallError_LSB\/clock  statuscell1         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:alert_reg\/q
Path End       : \FanController:B_FanCtrl:alert_reg\/main_2
Capture Clock  : \FanController:B_FanCtrl:alert_reg\/clock_0
Path slack     : 34612p

Capture Clock Arrival Time                                                                         0
+ Clock path delay                                                                                 0
+ Cycle adjust (FanController_PWM_CLOCK_25k_10b:R#1 vs. FanController_PWM_CLOCK_25k_10b:R#2)   41667
- Setup time                                                                                   -3510
--------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:alert_reg\/clock_0                macrocell40         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:alert_reg\/q       macrocell40   1250   1250  34612  RISE       1
\FanController:B_FanCtrl:alert_reg\/main_2  macrocell40   2295   3545  34612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:alert_reg\/clock_0                macrocell40         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:HwCtl:AlertMaskLSB\/control_0
Path End       : \FanController:Net_6149_0\/main_3
Capture Clock  : \FanController:Net_6149_0\/clock_0
Path slack     : 34648p

Capture Clock Arrival Time                                                                      0
+ Clock path delay                                                                              0
+ Cycle adjust (FanController_PWM_CLOCK_25k_10b:R#48 vs. FanController_TACH_CLK_500K:R#2)   41667
- Setup time                                                                                -3510
-----------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3508
-------------------------------------   ---- 
End-of-path arrival time (ps)           3508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:HwCtl:AlertMaskLSB\/clock         controlcell2        0      0  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:HwCtl:AlertMaskLSB\/control_0  controlcell2   1210   1210  34648  RISE       1
\FanController:Net_6149_0\/main_3                       macrocell32    2298   3508  34648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:Net_6149_0\/clock_0                         macrocell32         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:Net_6149_2\/q
Path End       : \FanController:B_FanCtrl:StallStatus:StallError_LSB\/status_2
Capture Clock  : \FanController:B_FanCtrl:StallStatus:StallError_LSB\/clock
Path slack     : 34846p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_PWM_CLOCK_25k_10b:R#2)   41667
- Setup time                                                                                -500
----------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                             41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6320
-------------------------------------   ---- 
End-of-path arrival time (ps)           6320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:Net_6149_2\/clock_0                         macrocell34         0      0  RISE       1

Data path
pin name                                                       model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\FanController:Net_6149_2\/q                                   macrocell34   1250   1250  33289  RISE       1
\FanController:B_FanCtrl:StallStatus:StallError_LSB\/status_2  statuscell1   5070   6320  34846  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:StallStatus:StallError_LSB\/clock  statuscell1         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1059926p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6190
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17217
-------------------------------------   ----- 
End-of-path arrival time (ps)           17217
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell57         0      0  RISE       1

Data path
pin name                                       model name      delay     AT    slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q                      macrocell57      1250   1250  1059926  RISE       1
\UART:BUART:counter_load_not\/main_3           macrocell4       8951  10201  1059926  RISE       1
\UART:BUART:counter_load_not\/q                macrocell4       3350  13551  1059926  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell10   3666  17217  1059926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell10      0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 1061514p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -5360
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16459
-------------------------------------   ----- 
End-of-path arrival time (ps)           16459
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell62         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q            macrocell62   1250   1250  1061514  RISE       1
\UART:BUART:rx_counter_load\/main_2  macrocell7    8929  10179  1061514  RISE       1
\UART:BUART:rx_counter_load\/q       macrocell7    3350  13529  1061514  RISE       1
\UART:BUART:sRX:RxBitCounter\/load   count7cell    2930  16459  1061514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_load_fifo\/q
Path End       : \UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART:BUART:sRX:RxSts\/clock
Path slack     : 1065519p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17315
-------------------------------------   ----- 
End-of-path arrival time (ps)           17315
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell61         0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_load_fifo\/q      macrocell61    1250   1250  1065519  RISE       1
\UART:BUART:rx_status_4\/main_0  macrocell9     7291   8541  1065519  RISE       1
\UART:BUART:rx_status_4\/q       macrocell9     3350  11891  1065519  RISE       1
\UART:BUART:sRX:RxSts\/status_4  statusicell3   5424  17315  1065519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxSts\/clock                               statusicell3        0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART:BUART:sTX:TxSts\/clock
Path slack     : 1066767p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16066
-------------------------------------   ----- 
End-of-path arrival time (ps)           16066
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell55         0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q        macrocell55    1250   1250  1062789  RISE       1
\UART:BUART:tx_status_0\/main_0  macrocell5     9166  10416  1066767  RISE       1
\UART:BUART:tx_status_0\/q       macrocell5     3350  13766  1066767  RISE       1
\UART:BUART:sTX:TxSts\/status_0  statusicell2   2300  16066  1066767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxSts\/clock                               statusicell2        0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1066913p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10410
-------------------------------------   ----- 
End-of-path arrival time (ps)           10410
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell55         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q                macrocell55     1250   1250  1062789  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell9   9160  10410  1066913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell9       0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_1\/main_3
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1068168p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11655
-------------------------------------   ----- 
End-of-path arrival time (ps)           11655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell57         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell57   1250   1250  1059926  RISE       1
\UART:BUART:tx_state_1\/main_3  macrocell55  10405  11655  1068168  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell55         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_bitclk\/main_0
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 1068276p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11547
-------------------------------------   ----- 
End-of-path arrival time (ps)           11547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell55         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q      macrocell55   1250   1250  1062789  RISE       1
\UART:BUART:tx_bitclk\/main_0  macrocell58  10297  11547  1068276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell58         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:txn\/main_1
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1068280p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11543
-------------------------------------   ----- 
End-of-path arrival time (ps)           11543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell55         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q  macrocell55   1250   1250  1062789  RISE       1
\UART:BUART:txn\/main_1    macrocell54  10293  11543  1068280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell54         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_2\/main_3
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1068331p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11492
-------------------------------------   ----- 
End-of-path arrival time (ps)           11492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell62         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell62   1250   1250  1061514  RISE       1
\UART:BUART:rx_state_2\/main_3  macrocell63  10242  11492  1068331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell63         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_status_3\/main_3
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1068331p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11492
-------------------------------------   ----- 
End-of-path arrival time (ps)           11492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell62         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q        macrocell62   1250   1250  1061514  RISE       1
\UART:BUART:rx_status_3\/main_3  macrocell68  10242  11492  1068331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell68         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1068336p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11487
-------------------------------------   ----- 
End-of-path arrival time (ps)           11487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell63         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q         macrocell63   1250   1250  1064063  RISE       1
\UART:BUART:rx_load_fifo\/main_4  macrocell61  10237  11487  1068336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell61         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_3\/main_0
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1068340p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11484
-------------------------------------   ----- 
End-of-path arrival time (ps)           11484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell59         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell59   1250   1250  1066949  RISE       1
\UART:BUART:rx_state_3\/main_0    macrocell62  10234  11484  1068340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell62         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1068348p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11475
-------------------------------------   ----- 
End-of-path arrival time (ps)           11475
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell63         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q               macrocell63   1250   1250  1064063  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_3  macrocell65  10225  11475  1068348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell65         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1068613p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11210
-------------------------------------   ----- 
End-of-path arrival time (ps)           11210
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell60         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q               macrocell60   1250   1250  1064521  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_1  macrocell65   9960  11210  1068613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell65         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_1\/main_1
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1068633p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11190
-------------------------------------   ----- 
End-of-path arrival time (ps)           11190
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell56         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell56   1250   1250  1060446  RISE       1
\UART:BUART:tx_state_1\/main_1  macrocell55   9940  11190  1068633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell55         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1069121p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8203
-------------------------------------   ---- 
End-of-path arrival time (ps)           8203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell60         0      0  RISE       1

Data path
pin name                                 model name      delay     AT    slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q                macrocell60      1250   1250  1064521  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell11   6953   8203  1069121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell11      0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_1\/main_5
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1069144p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10679
-------------------------------------   ----- 
End-of-path arrival time (ps)           10679
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell58         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell58   1250   1250  1069144  RISE       1
\UART:BUART:tx_state_1\/main_5  macrocell55   9429  10679  1069144  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell55         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1069158p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10665
-------------------------------------   ----- 
End-of-path arrival time (ps)           10665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell60         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q         macrocell60   1250   1250  1064521  RISE       1
\UART:BUART:rx_load_fifo\/main_1  macrocell61   9415  10665  1069158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell61         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1069176p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10648
-------------------------------------   ----- 
End-of-path arrival time (ps)           10648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell59         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell59   1250   1250  1066949  RISE       1
\UART:BUART:rx_load_fifo\/main_0  macrocell61   9398  10648  1069176  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell61         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1069180p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10644
-------------------------------------   ----- 
End-of-path arrival time (ps)           10644
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell59         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q        macrocell59   1250   1250  1066949  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_0  macrocell65   9394  10644  1069180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell65         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_bitclk\/main_3
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 1069357p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10466
-------------------------------------   ----- 
End-of-path arrival time (ps)           10466
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell57         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q      macrocell57   1250   1250  1059926  RISE       1
\UART:BUART:tx_bitclk\/main_3  macrocell58   9216  10466  1069357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell58         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_0\/main_0
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1069375p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10448
-------------------------------------   ----- 
End-of-path arrival time (ps)           10448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell55         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell55   1250   1250  1062789  RISE       1
\UART:BUART:tx_state_0\/main_0  macrocell56   9198  10448  1069375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell56         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_2\/main_0
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1069384p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10439
-------------------------------------   ----- 
End-of-path arrival time (ps)           10439
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell55         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell55   1250   1250  1062789  RISE       1
\UART:BUART:tx_state_2\/main_0  macrocell57   9189  10439  1069384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_3\/main_4
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1069400p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10424
-------------------------------------   ----- 
End-of-path arrival time (ps)           10424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell63         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell63   1250   1250  1064063  RISE       1
\UART:BUART:rx_state_3\/main_4  macrocell62   9174  10424  1069400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell62         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1069594p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10229
-------------------------------------   ----- 
End-of-path arrival time (ps)           10229
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1069594  RISE       1
\UART:BUART:rx_load_fifo\/main_7       macrocell61   8289  10229  1069594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell61         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1069763p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7560
-------------------------------------   ---- 
End-of-path arrival time (ps)           7560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell10      0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell10    190    190  1065471  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell9    7370   7560  1069763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell9       0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1069807p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10016
-------------------------------------   ----- 
End-of-path arrival time (ps)           10016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1069807  RISE       1
\UART:BUART:rx_load_fifo\/main_6       macrocell61   8076  10016  1069807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell61         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:txn\/main_4
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1069908p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9915
-------------------------------------   ---- 
End-of-path arrival time (ps)           9915
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell57         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q  macrocell57   1250   1250  1059926  RISE       1
\UART:BUART:txn\/main_4    macrocell54   8665   9915  1069908  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell54         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1070042p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7281
-------------------------------------   ---- 
End-of-path arrival time (ps)           7281
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell59         0      0  RISE       1

Data path
pin name                                 model name      delay     AT    slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q         macrocell59      1250   1250  1066949  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell11   6031   7281  1070042  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell11      0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_0\/main_3
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1070170p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9653
-------------------------------------   ---- 
End-of-path arrival time (ps)           9653
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell62         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell62   1250   1250  1061514  RISE       1
\UART:BUART:rx_state_0\/main_3  macrocell60   8403   9653  1070170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell60         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1070325p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9498
-------------------------------------   ---- 
End-of-path arrival time (ps)           9498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1070325  RISE       1
\UART:BUART:rx_load_fifo\/main_5       macrocell61   7558   9498  1070325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell61         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_3\/main_7
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1070485p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9338
-------------------------------------   ---- 
End-of-path arrival time (ps)           9338
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1069594  RISE       1
\UART:BUART:rx_state_3\/main_7         macrocell62   7398   9338  1070485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell62         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1070505p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9318
-------------------------------------   ---- 
End-of-path arrival time (ps)           9318
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell62         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q               macrocell62   1250   1250  1061514  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_2  macrocell65   8068   9318  1070505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell65         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_0\/main_4
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1070538p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9286
-------------------------------------   ---- 
End-of-path arrival time (ps)           9286
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell63         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell63   1250   1250  1064063  RISE       1
\UART:BUART:rx_state_0\/main_4  macrocell60   8036   9286  1070538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell60         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_3\/main_6
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1070696p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9127
-------------------------------------   ---- 
End-of-path arrival time (ps)           9127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1069807  RISE       1
\UART:BUART:rx_state_3\/main_6         macrocell62   7187   9127  1070696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell62         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_load_fifo\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1070773p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3130
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1080203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9431
-------------------------------------   ---- 
End-of-path arrival time (ps)           9431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell61         0      0  RISE       1

Data path
pin name                               model name      delay     AT    slack  edge  Fanout
-------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:rx_load_fifo\/q            macrocell61      1250   1250  1065519  RISE       1
\UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell11   8181   9431  1070773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell11      0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1070871p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6452
-------------------------------------   ---- 
End-of-path arrival time (ps)           6452
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell64         0      0  RISE       1

Data path
pin name                                 model name      delay     AT    slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q          macrocell64      1250   1250  1070871  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell11   5202   6452  1070871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell11      0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_3\/main_1
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1070942p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8881
-------------------------------------   ---- 
End-of-path arrival time (ps)           8881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell60         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell60   1250   1250  1064521  RISE       1
\UART:BUART:rx_state_3\/main_1  macrocell62   7631   8881  1070942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell62         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1071039p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8784
-------------------------------------   ---- 
End-of-path arrival time (ps)           8784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell62         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q         macrocell62   1250   1250  1061514  RISE       1
\UART:BUART:rx_load_fifo\/main_3  macrocell61   7534   8784  1071039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell61         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_2\/main_0
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1071091p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8732
-------------------------------------   ---- 
End-of-path arrival time (ps)           8732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell59         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell59   1250   1250  1066949  RISE       1
\UART:BUART:rx_state_2\/main_0    macrocell63   7482   8732  1071091  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell63         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_status_3\/main_0
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1071091p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8732
-------------------------------------   ---- 
End-of-path arrival time (ps)           8732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell59         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell59   1250   1250  1066949  RISE       1
\UART:BUART:rx_status_3\/main_0   macrocell68   7482   8732  1071091  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell68         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_3\/main_5
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1071215p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8609
-------------------------------------   ---- 
End-of-path arrival time (ps)           8609
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1070325  RISE       1
\UART:BUART:rx_state_3\/main_5         macrocell62   6669   8609  1071215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell62         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1071237p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8587
-------------------------------------   ---- 
End-of-path arrival time (ps)           8587
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell64         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q   macrocell64   1250   1250  1070871  RISE       1
\UART:BUART:rx_load_fifo\/main_2  macrocell61   7337   8587  1071237  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell61         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_bitclk\/main_2
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 1071330p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8494
-------------------------------------   ---- 
End-of-path arrival time (ps)           8494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell10      0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell10    190    190  1065471  RISE       1
\UART:BUART:tx_bitclk\/main_2                macrocell58      8304   8494  1071330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell58         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_2\/main_1
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1071614p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8209
-------------------------------------   ---- 
End-of-path arrival time (ps)           8209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell60         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell60   1250   1250  1064521  RISE       1
\UART:BUART:rx_state_2\/main_1  macrocell63   6959   8209  1071614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell63         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_status_3\/main_1
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1071614p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8209
-------------------------------------   ---- 
End-of-path arrival time (ps)           8209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell60         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q        macrocell60   1250   1250  1064521  RISE       1
\UART:BUART:rx_status_3\/main_1  macrocell68   6959   8209  1071614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell68         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_0\/main_7
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1071669p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8154
-------------------------------------   ---- 
End-of-path arrival time (ps)           8154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1069594  RISE       1
\UART:BUART:rx_state_0\/main_7         macrocell60   6214   8154  1071669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell60         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_0\/main_4
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1071772p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8051
-------------------------------------   ---- 
End-of-path arrival time (ps)           8051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell57         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell57   1250   1250  1059926  RISE       1
\UART:BUART:tx_state_0\/main_4  macrocell56   6801   8051  1071772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell56         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_2\/main_3
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1071782p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8041
-------------------------------------   ---- 
End-of-path arrival time (ps)           8041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell57         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell57   1250   1250  1059926  RISE       1
\UART:BUART:tx_state_2\/main_3  macrocell57   6791   8041  1071782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:txn\/main_5
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1071809p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8015
-------------------------------------   ---- 
End-of-path arrival time (ps)           8015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell10      0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell10    190    190  1071809  RISE       1
\UART:BUART:txn\/main_5                      macrocell54      7825   8015  1071809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell54         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_2\/main_4
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1071829p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7994
-------------------------------------   ---- 
End-of-path arrival time (ps)           7994
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell63         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell63   1250   1250  1064063  RISE       1
\UART:BUART:rx_state_2\/main_4  macrocell63   6744   7994  1071829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell63         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_status_3\/main_4
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1071829p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7994
-------------------------------------   ---- 
End-of-path arrival time (ps)           7994
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell63         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q        macrocell63   1250   1250  1064063  RISE       1
\UART:BUART:rx_status_3\/main_4  macrocell68   6744   7994  1071829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell68         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:rx_status_3\/main_5
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1071860p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7963
-------------------------------------   ---- 
End-of-path arrival time (ps)           7963
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell66         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_1\/q       macrocell66   1250   1250  1066830  RISE       1
\UART:BUART:rx_status_3\/main_5  macrocell68   6713   7963  1071860  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell68         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072005p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5318
-------------------------------------   ---- 
End-of-path arrival time (ps)           5318
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell56         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q                macrocell56     1250   1250  1060446  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell9   4068   5318  1072005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell9       0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_3\/main_2
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1072126p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7697
-------------------------------------   ---- 
End-of-path arrival time (ps)           7697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell64         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell64   1250   1250  1070871  RISE       1
\UART:BUART:rx_state_3\/main_2   macrocell62   6447   7697  1072126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell62         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_2\/main_7
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1072162p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7661
-------------------------------------   ---- 
End-of-path arrival time (ps)           7661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1069594  RISE       1
\UART:BUART:rx_state_2\/main_7         macrocell63   5721   7661  1072162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell63         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_0\/main_2
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1072247p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7577
-------------------------------------   ---- 
End-of-path arrival time (ps)           7577
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell10      0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell10    190    190  1065471  RISE       1
\UART:BUART:tx_state_0\/main_2               macrocell56      7387   7577  1072247  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell56         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART:BUART:txn\/main_3
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1072515p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7308
-------------------------------------   ---- 
End-of-path arrival time (ps)           7308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell9       0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell9   4370   4370  1072515  RISE       1
\UART:BUART:txn\/main_3                macrocell54     2938   7308  1072515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell54         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_2\/main_2
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1072563p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7261
-------------------------------------   ---- 
End-of-path arrival time (ps)           7261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell10      0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell10    190    190  1065471  RISE       1
\UART:BUART:tx_state_2\/main_2               macrocell57      7071   7261  1072563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_0\/main_1
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1072663p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7160
-------------------------------------   ---- 
End-of-path arrival time (ps)           7160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell60         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell60   1250   1250  1064521  RISE       1
\UART:BUART:rx_state_0\/main_1  macrocell60   5910   7160  1072663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell60         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:txn\/main_2
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1072674p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7150
-------------------------------------   ---- 
End-of-path arrival time (ps)           7150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell56         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q  macrocell56   1250   1250  1060446  RISE       1
\UART:BUART:txn\/main_2    macrocell54   5900   7150  1072674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell54         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_bitclk\/main_1
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 1072681p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7142
-------------------------------------   ---- 
End-of-path arrival time (ps)           7142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell56         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q      macrocell56   1250   1250  1060446  RISE       1
\UART:BUART:tx_bitclk\/main_1  macrocell58   5892   7142  1072681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell58         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:tx_state_0\/main_3
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1072700p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7123
-------------------------------------   ---- 
End-of-path arrival time (ps)           7123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell9       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell9   3580   3580  1069666  RISE       1
\UART:BUART:tx_state_0\/main_3                  macrocell56     3543   7123  1072700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell56         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:tx_state_2\/main_4
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1072727p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7096
-------------------------------------   ---- 
End-of-path arrival time (ps)           7096
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell10      0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell10    190    190  1071809  RISE       1
\UART:BUART:tx_state_2\/main_4               macrocell57      6906   7096  1072727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:pollcount_1\/main_2
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 1072811p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7013
-------------------------------------   ---- 
End-of-path arrival time (ps)           7013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell66         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_1\/q       macrocell66   1250   1250  1066830  RISE       1
\UART:BUART:pollcount_1\/main_2  macrocell66   5763   7013  1072811  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell66         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_3\/main_3
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1072821p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7002
-------------------------------------   ---- 
End-of-path arrival time (ps)           7002
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell62         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell62   1250   1250  1061514  RISE       1
\UART:BUART:rx_state_3\/main_3  macrocell62   5752   7002  1072821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell62         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_2\/main_2
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1072846p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6977
-------------------------------------   ---- 
End-of-path arrival time (ps)           6977
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell64         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell64   1250   1250  1070871  RISE       1
\UART:BUART:rx_state_2\/main_2   macrocell63   5727   6977  1072846  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell63         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_status_3\/main_2
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1072846p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6977
-------------------------------------   ---- 
End-of-path arrival time (ps)           6977
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell64         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell64   1250   1250  1070871  RISE       1
\UART:BUART:rx_status_3\/main_2  macrocell68   5727   6977  1072846  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell68         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_2\/main_5
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1072859p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6964
-------------------------------------   ---- 
End-of-path arrival time (ps)           6964
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1070325  RISE       1
\UART:BUART:rx_state_2\/main_5         macrocell63   5024   6964  1072859  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell63         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_2\/main_6
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1072935p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6888
-------------------------------------   ---- 
End-of-path arrival time (ps)           6888
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1069807  RISE       1
\UART:BUART:rx_state_2\/main_6         macrocell63   4948   6888  1072935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell63         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1073404p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6419
-------------------------------------   ---- 
End-of-path arrival time (ps)           6419
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1073404  RISE       1
\UART:BUART:rx_bitclk_enable\/main_0   macrocell64   4479   6419  1073404  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell64         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:pollcount_0\/main_0
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 1073510p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6313
-------------------------------------   ---- 
End-of-path arrival time (ps)           6313
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1073404  RISE       1
\UART:BUART:pollcount_0\/main_0        macrocell67   4373   6313  1073510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell67         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_0\/main_5
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1073741p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6083
-------------------------------------   ---- 
End-of-path arrival time (ps)           6083
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1070325  RISE       1
\UART:BUART:rx_state_0\/main_5         macrocell60   4143   6083  1073741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell60         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_2\/main_1
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1073793p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6031
-------------------------------------   ---- 
End-of-path arrival time (ps)           6031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell56         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell56   1250   1250  1060446  RISE       1
\UART:BUART:tx_state_2\/main_1  macrocell57   4781   6031  1073793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_0\/main_6
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1073814p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6010
-------------------------------------   ---- 
End-of-path arrival time (ps)           6010
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1069807  RISE       1
\UART:BUART:rx_state_0\/main_6         macrocell60   4070   6010  1073814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell60         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:pollcount_0\/main_1
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 1073881p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5943
-------------------------------------   ---- 
End-of-path arrival time (ps)           5943
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1073881  RISE       1
\UART:BUART:pollcount_0\/main_1        macrocell67   4003   5943  1073881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell67         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:pollcount_1\/main_0
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 1073974p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5850
-------------------------------------   ---- 
End-of-path arrival time (ps)           5850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1073404  RISE       1
\UART:BUART:pollcount_1\/main_0        macrocell66   3910   5850  1073974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell66         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:rx_state_0\/main_8
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1074192p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5632
-------------------------------------   ---- 
End-of-path arrival time (ps)           5632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell66         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_1\/q      macrocell66   1250   1250  1066830  RISE       1
\UART:BUART:rx_state_0\/main_8  macrocell60   4382   5632  1074192  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell60         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_2\/main_5
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1074240p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5584
-------------------------------------   ---- 
End-of-path arrival time (ps)           5584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell58         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell58   1250   1250  1069144  RISE       1
\UART:BUART:tx_state_2\/main_5  macrocell57   4334   5584  1074240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_0\/main_5
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1074260p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5563
-------------------------------------   ---- 
End-of-path arrival time (ps)           5563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell58         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell58   1250   1250  1069144  RISE       1
\UART:BUART:tx_state_0\/main_5  macrocell56   4313   5563  1074260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell56         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:tx_state_1\/main_4
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1074482p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5341
-------------------------------------   ---- 
End-of-path arrival time (ps)           5341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell10      0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell10    190    190  1071809  RISE       1
\UART:BUART:tx_state_1\/main_4               macrocell55      5151   5341  1074482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell55         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_0\/main_1
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1074514p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5309
-------------------------------------   ---- 
End-of-path arrival time (ps)           5309
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell56         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell56   1250   1250  1060446  RISE       1
\UART:BUART:tx_state_0\/main_1  macrocell56   4059   5309  1074514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell56         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:pollcount_1\/main_1
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 1074771p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5053
-------------------------------------   ---- 
End-of-path arrival time (ps)           5053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1073881  RISE       1
\UART:BUART:pollcount_1\/main_1        macrocell66   3113   5053  1074771  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell66         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074781p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5043
-------------------------------------   ---- 
End-of-path arrival time (ps)           5043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1073881  RISE       1
\UART:BUART:rx_bitclk_enable\/main_1   macrocell64   3103   5043  1074781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell64         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074962p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4861
-------------------------------------   ---- 
End-of-path arrival time (ps)           4861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  1074962  RISE       1
\UART:BUART:rx_bitclk_enable\/main_2   macrocell64   2921   4861  1074962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell64         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:pollcount_1\/main_4
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 1074979p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4844
-------------------------------------   ---- 
End-of-path arrival time (ps)           4844
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell67         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell67   1250   1250  1070483  RISE       1
\UART:BUART:pollcount_1\/main_4  macrocell66   3594   4844  1074979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell66         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:rx_state_0\/main_10
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1074981p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4843
-------------------------------------   ---- 
End-of-path arrival time (ps)           4843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell67         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell67   1250   1250  1070483  RISE       1
\UART:BUART:rx_state_0\/main_10  macrocell60   3593   4843  1074981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell60         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_0\/main_2
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1075109p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4715
-------------------------------------   ---- 
End-of-path arrival time (ps)           4715
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell64         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell64   1250   1250  1070871  RISE       1
\UART:BUART:rx_state_0\/main_2   macrocell60   3465   4715  1075109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell60         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:txn\/main_6
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1075315p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4509
-------------------------------------   ---- 
End-of-path arrival time (ps)           4509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell58         0      0  RISE       1

Data path
pin name                  model name   delay     AT    slack  edge  Fanout
------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q  macrocell58   1250   1250  1069144  RISE       1
\UART:BUART:txn\/main_6   macrocell54   3259   4509  1075315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell54         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_0\/main_0
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1075369p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4454
-------------------------------------   ---- 
End-of-path arrival time (ps)           4454
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell59         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell59   1250   1250  1066949  RISE       1
\UART:BUART:rx_state_0\/main_0    macrocell60   3204   4454  1075369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell60         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_1\/main_2
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1075977p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell10      0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell10    190    190  1065471  RISE       1
\UART:BUART:tx_state_1\/main_2               macrocell55      3656   3846  1075977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell55         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:rx_status_3\/main_7
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1076042p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3781
-------------------------------------   ---- 
End-of-path arrival time (ps)           3781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell67         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell67   1250   1250  1070483  RISE       1
\UART:BUART:rx_status_3\/main_7  macrocell68   2531   3781  1076042  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell68         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:pollcount_0\/main_3
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 1076045p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3778
-------------------------------------   ---- 
End-of-path arrival time (ps)           3778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell67         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell67   1250   1250  1070483  RISE       1
\UART:BUART:pollcount_0\/main_3  macrocell67   2528   3778  1076045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell67         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_1\/main_0
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1076272p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell55         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell55   1250   1250  1062789  RISE       1
\UART:BUART:tx_state_1\/main_0  macrocell55   2302   3552  1076272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell55         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:txn\/q
Path End       : \UART:BUART:txn\/main_0
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1076279p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell54         0      0  RISE       1

Data path
pin name                 model name   delay     AT    slack  edge  Fanout
-----------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:txn\/q       macrocell54   1250   1250  1076279  RISE       1
\UART:BUART:txn\/main_0  macrocell54   2295   3545  1076279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell54         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_last\/q
Path End       : \UART:BUART:rx_state_2\/main_9
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1076329p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3494
-------------------------------------   ---- 
End-of-path arrival time (ps)           3494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_last\/clock_0                               macrocell69         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_last\/q          macrocell69   1250   1250  1076329  RISE       1
\UART:BUART:rx_state_2\/main_9  macrocell63   2244   3494  1076329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell63         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_status_3\/q
Path End       : \UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART:BUART:sRX:RxSts\/clock
Path slack     : 1079309p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1082833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3524
-------------------------------------   ---- 
End-of-path arrival time (ps)           3524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell68         0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_status_3\/q       macrocell68    1250   1250  1079309  RISE       1
\UART:BUART:sRX:RxSts\/status_3  statusicell3   2274   3524  1079309  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxSts\/clock                               statusicell3        0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_1\/q
Path End       : \FanController:FanTach:tach_state_1\/main_5
Capture Clock  : \FanController:FanTach:tach_state_1\/clock_0
Path slack     : 1973572p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22918
-------------------------------------   ----- 
End-of-path arrival time (ps)           22918
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_1\/clock_0               macrocell26         0      0  RISE       1

Data path
pin name                                               model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_1\/q                 macrocell26     1250   1250  1973572  RISE       1
\FanController:FanTach:FanTachCounter:u0\/cs_addr_1    datapathcell3   7437   8687  1973572  RISE       1
\FanController:FanTach:FanTachCounter:u0\/co_msb       datapathcell3   5130  13817  1973572  RISE       1
\FanController:FanTach:FanTachCounter:u1\/ci           datapathcell4      0  13817  1973572  RISE       1
\FanController:FanTach:FanTachCounter:u1\/co_msb_comb  datapathcell4   4320  18137  1973572  RISE       1
\FanController:FanTach:tach_state_1\/main_5            macrocell26     4781  22918  1973572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_1\/clock_0               macrocell26         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_1\/q
Path End       : \FanController:FanTach:tach_state_0\/main_6
Capture Clock  : \FanController:FanTach:tach_state_0\/clock_0
Path slack     : 1974497p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21993
-------------------------------------   ----- 
End-of-path arrival time (ps)           21993
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_1\/clock_0               macrocell26         0      0  RISE       1

Data path
pin name                                               model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_1\/q                 macrocell26     1250   1250  1973572  RISE       1
\FanController:FanTach:FanTachCounter:u0\/cs_addr_1    datapathcell3   7437   8687  1973572  RISE       1
\FanController:FanTach:FanTachCounter:u0\/co_msb       datapathcell3   5130  13817  1973572  RISE       1
\FanController:FanTach:FanTachCounter:u1\/ci           datapathcell4      0  13817  1973572  RISE       1
\FanController:FanTach:FanTachCounter:u1\/co_msb_comb  datapathcell4   4320  18137  1973572  RISE       1
\FanController:FanTach:tach_state_0\/main_6            macrocell27     3856  21993  1974497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_0\/clock_0               macrocell27         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_1\/q
Path End       : \FanController:FanTach:tach_state_2\/main_4
Capture Clock  : \FanController:FanTach:tach_state_2\/clock_0
Path slack     : 1975425p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21065
-------------------------------------   ----- 
End-of-path arrival time (ps)           21065
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_1\/clock_0               macrocell26         0      0  RISE       1

Data path
pin name                                               model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_1\/q                 macrocell26     1250   1250  1973572  RISE       1
\FanController:FanTach:FanTachCounter:u0\/cs_addr_1    datapathcell3   7437   8687  1973572  RISE       1
\FanController:FanTach:FanTachCounter:u0\/co_msb       datapathcell3   5130  13817  1973572  RISE       1
\FanController:FanTach:FanTachCounter:u1\/ci           datapathcell4      0  13817  1973572  RISE       1
\FanController:FanTach:FanTachCounter:u1\/co_msb_comb  datapathcell4   4320  18137  1973572  RISE       1
\FanController:FanTach:tach_state_2\/main_4            macrocell25     2927  21065  1975425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_2\/clock_0               macrocell25         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_1\/q
Path End       : \FanController:FanTach:FanTachCounter:u1\/ci
Capture Clock  : \FanController:FanTach:FanTachCounter:u1\/clock
Path slack     : 1981953p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -4230
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13817
-------------------------------------   ----- 
End-of-path arrival time (ps)           13817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_1\/clock_0               macrocell26         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_1\/q               macrocell26     1250   1250  1973572  RISE       1
\FanController:FanTach:FanTachCounter:u0\/cs_addr_1  datapathcell3   7437   8687  1973572  RISE       1
\FanController:FanTach:FanTachCounter:u0\/co_msb     datapathcell3   5130  13817  1973572  RISE       1
\FanController:FanTach:FanTachCounter:u1\/ci         datapathcell4      0  13817  1981953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:FanTachCounter:u1\/clock            datapathcell4       0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_1\/q
Path End       : \FanController:FanTach:sync2_tach_cnt3\/main_3
Capture Clock  : \FanController:FanTach:sync2_tach_cnt3\/clock_0
Path slack     : 1983864p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12626
-------------------------------------   ----- 
End-of-path arrival time (ps)           12626
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_1\/clock_0               macrocell26         0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_1\/q          macrocell26   1250   1250  1973572  RISE       1
\FanController:FanTach:sync2_tach_cnt3\/main_3  macrocell28  11376  12626  1983864  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:sync2_tach_cnt3\/clock_0            macrocell28         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_1\/q
Path End       : \FanController:FanTach:tach_state_0\/main_3
Capture Clock  : \FanController:FanTach:tach_state_0\/clock_0
Path slack     : 1984415p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12075
-------------------------------------   ----- 
End-of-path arrival time (ps)           12075
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_1\/clock_0               macrocell26         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_1\/q       macrocell26   1250   1250  1973572  RISE       1
\FanController:FanTach:tach_state_0\/main_3  macrocell27  10825  12075  1984415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_0\/clock_0               macrocell27         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_1\/q
Path End       : \FanController:FanTach:FanTachCounter:u1\/cs_addr_1
Capture Clock  : \FanController:FanTach:FanTachCounter:u1\/clock
Path slack     : 1984589p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -6190
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1993810

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9221
-------------------------------------   ---- 
End-of-path arrival time (ps)           9221
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_1\/clock_0               macrocell26         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_1\/q               macrocell26     1250   1250  1973572  RISE       1
\FanController:FanTach:FanTachCounter:u1\/cs_addr_1  datapathcell4   7971   9221  1984589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:FanTachCounter:u1\/clock            datapathcell4       0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_0\/q
Path End       : \FanController:FanTach:FanTachCounter:u1\/cs_addr_0
Capture Clock  : \FanController:FanTach:FanTachCounter:u1\/clock
Path slack     : 1984654p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -6190
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1993810

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9156
-------------------------------------   ---- 
End-of-path arrival time (ps)           9156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_0\/clock_0               macrocell27         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_0\/q               macrocell27     1250   1250  1974181  RISE       1
\FanController:FanTach:FanTachCounter:u1\/cs_addr_0  datapathcell4   7906   9156  1984654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:FanTachCounter:u1\/clock            datapathcell4       0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_1\/q
Path End       : \FanController:FanTach:FanTachCounter:u0\/cs_addr_1
Capture Clock  : \FanController:FanTach:FanTachCounter:u0\/clock
Path slack     : 1985123p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -6190
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1993810

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8687
-------------------------------------   ---- 
End-of-path arrival time (ps)           8687
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_1\/clock_0               macrocell26         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_1\/q               macrocell26     1250   1250  1973572  RISE       1
\FanController:FanTach:FanTachCounter:u0\/cs_addr_1  datapathcell3   7437   8687  1985123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:FanTachCounter:u0\/clock            datapathcell3       0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_0\/q
Path End       : \FanController:FanTach:FanTachCounter:u0\/cs_addr_0
Capture Clock  : \FanController:FanTach:FanTachCounter:u0\/clock
Path slack     : 1985732p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -6190
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1993810

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8078
-------------------------------------   ---- 
End-of-path arrival time (ps)           8078
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_0\/clock_0               macrocell27         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_0\/q               macrocell27     1250   1250  1974181  RISE       1
\FanController:FanTach:FanTachCounter:u0\/cs_addr_0  datapathcell3   6828   8078  1985732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:FanTachCounter:u0\/clock            datapathcell3       0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_0\/q
Path End       : \FanController:drq\/main_1
Capture Clock  : \FanController:drq\/clock_0
Path slack     : 1985977p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10513
-------------------------------------   ----- 
End-of-path arrival time (ps)           10513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_0\/clock_0               macrocell27         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_0\/q  macrocell27   1250   1250  1974181  RISE       1
\FanController:drq\/main_1              macrocell14   9263  10513  1985977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:drq\/clock_0                                macrocell14         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_0\/q
Path End       : \FanController:FanTach:pulse_tc\/main_3
Capture Clock  : \FanController:FanTach:pulse_tc\/clock_0
Path slack     : 1985977p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10513
-------------------------------------   ----- 
End-of-path arrival time (ps)           10513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_0\/clock_0               macrocell27         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_0\/q   macrocell27   1250   1250  1974181  RISE       1
\FanController:FanTach:pulse_tc\/main_3  macrocell19   9263  10513  1985977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:pulse_tc\/clock_0                   macrocell19         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_1\/q
Path End       : \FanController:FanTach:pulse_tc\/main_2
Capture Clock  : \FanController:FanTach:pulse_tc\/clock_0
Path slack     : 1986313p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10177
-------------------------------------   ----- 
End-of-path arrival time (ps)           10177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_1\/clock_0               macrocell26         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_1\/q   macrocell26   1250   1250  1973572  RISE       1
\FanController:FanTach:pulse_tc\/main_2  macrocell19   8927  10177  1986313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:pulse_tc\/clock_0                   macrocell19         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_1\/q
Path End       : \FanController:Net_6505\/main_1
Capture Clock  : \FanController:Net_6505\/clock_0
Path slack     : 1986325p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10165
-------------------------------------   ----- 
End-of-path arrival time (ps)           10165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_1\/clock_0               macrocell26         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_1\/q  macrocell26   1250   1250  1973572  RISE       1
\FanController:Net_6505\/main_1         macrocell30   8915  10165  1986325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:Net_6505\/clock_0                           macrocell30         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_0\/q
Path End       : \FanController:Net_6505\/main_2
Capture Clock  : \FanController:Net_6505\/clock_0
Path slack     : 1986971p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9519
-------------------------------------   ---- 
End-of-path arrival time (ps)           9519
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_0\/clock_0               macrocell27         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_0\/q  macrocell27   1250   1250  1974181  RISE       1
\FanController:Net_6505\/main_2         macrocell30   8269   9519  1986971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:Net_6505\/clock_0                           macrocell30         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_1\/q
Path End       : \FanController:FanTach:next_fan\/main_2
Capture Clock  : \FanController:FanTach:next_fan\/clock_0
Path slack     : 1987236p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9254
-------------------------------------   ---- 
End-of-path arrival time (ps)           9254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_1\/clock_0               macrocell26         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_1\/q   macrocell26   1250   1250  1973572  RISE       1
\FanController:FanTach:next_fan\/main_2  macrocell16   8004   9254  1987236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:next_fan\/clock_0                   macrocell16         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_2\/q
Path End       : \FanController:FanTach:FanTachCounter:u0\/cs_addr_2
Capture Clock  : \FanController:FanTach:FanTachCounter:u0\/clock
Path slack     : 1987752p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -6190
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1993810

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6058
-------------------------------------   ---- 
End-of-path arrival time (ps)           6058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_2\/clock_0               macrocell25         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_2\/q               macrocell25     1250   1250  1976201  RISE       1
\FanController:FanTach:FanTachCounter:u0\/cs_addr_2  datapathcell3   4808   6058  1987752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:FanTachCounter:u0\/clock            datapathcell3       0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_0\/q
Path End       : \FanController:FanTach:next_fan\/main_3
Capture Clock  : \FanController:FanTach:next_fan\/clock_0
Path slack     : 1987848p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8642
-------------------------------------   ---- 
End-of-path arrival time (ps)           8642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_0\/clock_0               macrocell27         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_0\/q   macrocell27   1250   1250  1974181  RISE       1
\FanController:FanTach:next_fan\/main_3  macrocell16   7392   8642  1987848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:next_fan\/clock_0                   macrocell16         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:gf_dmp_state\/q
Path End       : \FanController:FanTach:GlitchFilterTimer:u0\/cs_addr_2
Capture Clock  : \FanController:FanTach:GlitchFilterTimer:u0\/clock
Path slack     : 1988022p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -6060
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5918
-------------------------------------   ---- 
End-of-path arrival time (ps)           5918
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:gf_dmp_state\/clock_0               macrocell20         0      0  RISE       1

Data path
pin name                                                model name     delay     AT    slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FanController:FanTach:gf_dmp_state\/q                  macrocell20     1250   1250  1988022  RISE       1
\FanController:FanTach:GlitchFilterTimer:u0\/cs_addr_2  datapathcell2   4668   5918  1988022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:GlitchFilterTimer:u0\/clock         datapathcell2       0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_2\/q
Path End       : \FanController:FanTach:FanTachCounter:u1\/cs_addr_2
Capture Clock  : \FanController:FanTach:FanTachCounter:u1\/clock
Path slack     : 1988162p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -6190
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1993810

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5648
-------------------------------------   ---- 
End-of-path arrival time (ps)           5648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_2\/clock_0               macrocell25         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_2\/q               macrocell25     1250   1250  1976201  RISE       1
\FanController:FanTach:FanTachCounter:u1\/cs_addr_2  datapathcell4   4398   5648  1988162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:FanTachCounter:u1\/clock            datapathcell4       0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:GlitchFilterTimer:u0\/z1_comb
Path End       : \FanController:FanTach:DmpgFactor:DmpgTimeCntr:u0\/cs_addr_2
Capture Clock  : \FanController:FanTach:DmpgFactor:DmpgTimeCntr:u0\/clock
Path slack     : 1988491p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -6060
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5449
-------------------------------------   ---- 
End-of-path arrival time (ps)           5449
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:GlitchFilterTimer:u0\/clock         datapathcell2       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT    slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FanController:FanTach:GlitchFilterTimer:u0\/z1_comb          datapathcell2   2220   2220  1988491  RISE       1
\FanController:FanTach:DmpgFactor:DmpgTimeCntr:u0\/cs_addr_2  datapathcell1   3229   5449  1988491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:DmpgFactor:DmpgTimeCntr:u0\/clock   datapathcell1       0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach\/q
Path End       : \FanController:FanTach:glitch_filter_ld\/main_0
Capture Clock  : \FanController:FanTach:glitch_filter_ld\/clock_0
Path slack     : 1988582p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7908
-------------------------------------   ---- 
End-of-path arrival time (ps)           7908
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach\/clock_0                       macrocell15         0      0  RISE       1

Data path
pin name                                         model name   delay     AT    slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach\/q                   macrocell15   1250   1250  1988582  RISE       1
\FanController:FanTach:glitch_filter_ld\/main_0  macrocell23   6658   7908  1988582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:glitch_filter_ld\/clock_0           macrocell23         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach\/q
Path End       : \FanController:FanTach:glitch_filter_state\/main_0
Capture Clock  : \FanController:FanTach:glitch_filter_state\/clock_0
Path slack     : 1988654p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7836
-------------------------------------   ---- 
End-of-path arrival time (ps)           7836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach\/clock_0                       macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT    slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach\/q                      macrocell15   1250   1250  1988582  RISE       1
\FanController:FanTach:glitch_filter_state\/main_0  macrocell22   6586   7836  1988654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:glitch_filter_state\/clock_0        macrocell22         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:P3_P5:FanCounter\/count_0
Path End       : \FanController:Net_6149_0\/main_1
Capture Clock  : \FanController:Net_6149_0\/clock_0
Path slack     : 1988805p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7685
-------------------------------------   ---- 
End-of-path arrival time (ps)           7685
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:P3_P5:FanCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT    slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:P3_P5:FanCounter\/count_0  count7cell    1940   1940  1988805  RISE       1
\FanController:Net_6149_0\/main_1                 macrocell32   5745   7685  1988805  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:Net_6149_0\/clock_0                         macrocell32         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:DmpgFactor:DmpgTimeCntr:u0\/z0_comb
Path End       : \FanController:FanTach:DmpgFactor:DmpgTimeCntr:u0\/cs_addr_0
Capture Clock  : \FanController:FanTach:DmpgFactor:DmpgTimeCntr:u0\/clock
Path slack     : 1988831p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -6060
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5109
-------------------------------------   ---- 
End-of-path arrival time (ps)           5109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:DmpgFactor:DmpgTimeCntr:u0\/clock   datapathcell1       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT    slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FanController:FanTach:DmpgFactor:DmpgTimeCntr:u0\/z0_comb    datapathcell1   2290   2290  1988831  RISE       1
\FanController:FanTach:DmpgFactor:DmpgTimeCntr:u0\/cs_addr_0  datapathcell1   2819   5109  1988831  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:DmpgFactor:DmpgTimeCntr:u0\/clock   datapathcell1       0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_2\/q
Path End       : \FanController:Net_6146\/main_0
Capture Clock  : \FanController:Net_6146\/clock_0
Path slack     : 1989159p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7331
-------------------------------------   ---- 
End-of-path arrival time (ps)           7331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_2\/clock_0               macrocell25         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_2\/q  macrocell25   1250   1250  1976201  RISE       1
\FanController:Net_6146\/main_0         macrocell31   6081   7331  1989159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:Net_6146\/clock_0                           macrocell31         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_0\/q
Path End       : \FanController:Net_6146\/main_2
Capture Clock  : \FanController:Net_6146\/clock_0
Path slack     : 1989321p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7169
-------------------------------------   ---- 
End-of-path arrival time (ps)           7169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_0\/clock_0               macrocell27         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_0\/q  macrocell27   1250   1250  1974181  RISE       1
\FanController:Net_6146\/main_2         macrocell31   5919   7169  1989321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:Net_6146\/clock_0                           macrocell31         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:GlitchFilterTimer:u0\/z1_comb
Path End       : \FanController:FanTach:GlitchFilterTimer:u0\/cs_addr_1
Capture Clock  : \FanController:FanTach:GlitchFilterTimer:u0\/clock
Path slack     : 1989406p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -6060
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4534
-------------------------------------   ---- 
End-of-path arrival time (ps)           4534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:GlitchFilterTimer:u0\/clock         datapathcell2       0      0  RISE       1

Data path
pin name                                                model name     delay     AT    slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FanController:FanTach:GlitchFilterTimer:u0\/z1_comb    datapathcell2   2220   2220  1988491  RISE       1
\FanController:FanTach:GlitchFilterTimer:u0\/cs_addr_1  datapathcell2   2314   4534  1989406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:GlitchFilterTimer:u0\/clock         datapathcell2       0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:P3_P5:FanCounter\/count_1
Path End       : \FanController:FanTach:end_of_measurement\/main_2
Capture Clock  : \FanController:FanTach:end_of_measurement\/clock_0
Path slack     : 1989803p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6687
-------------------------------------   ---- 
End-of-path arrival time (ps)           6687
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:P3_P5:FanCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                           model name   delay     AT    slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:P3_P5:FanCounter\/count_1   count7cell    1940   1940  1989803  RISE       1
\FanController:FanTach:end_of_measurement\/main_2  macrocell18   4747   6687  1989803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:end_of_measurement\/clock_0         macrocell18         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:P3_P5:FanCounter\/count_1
Path End       : \FanController:Net_6149_1\/main_0
Capture Clock  : \FanController:Net_6149_1\/clock_0
Path slack     : 1989803p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6687
-------------------------------------   ---- 
End-of-path arrival time (ps)           6687
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:P3_P5:FanCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT    slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:P3_P5:FanCounter\/count_1  count7cell    1940   1940  1989803  RISE       1
\FanController:Net_6149_1\/main_0                 macrocell33   4747   6687  1989803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:Net_6149_1\/clock_0                         macrocell33         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_2\/q
Path End       : \FanController:FanTach:next_fan\/main_1
Capture Clock  : \FanController:FanTach:next_fan\/clock_0
Path slack     : 1989863p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6627
-------------------------------------   ---- 
End-of-path arrival time (ps)           6627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_2\/clock_0               macrocell25         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_2\/q   macrocell25   1250   1250  1976201  RISE       1
\FanController:FanTach:next_fan\/main_1  macrocell16   5377   6627  1989863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:next_fan\/clock_0                   macrocell16         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:P3_P5:FanCounter\/count_1
Path End       : \FanController:Net_6149_0\/main_0
Capture Clock  : \FanController:Net_6149_0\/clock_0
Path slack     : 1989863p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6627
-------------------------------------   ---- 
End-of-path arrival time (ps)           6627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:P3_P5:FanCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT    slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:P3_P5:FanCounter\/count_1  count7cell    1940   1940  1989803  RISE       1
\FanController:Net_6149_0\/main_0                 macrocell32   4687   6627  1989863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:Net_6149_0\/clock_0                         macrocell32         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_2\/q
Path End       : \FanController:Net_6505\/main_0
Capture Clock  : \FanController:Net_6505\/clock_0
Path slack     : 1989943p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6547
-------------------------------------   ---- 
End-of-path arrival time (ps)           6547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_2\/clock_0               macrocell25         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_2\/q  macrocell25   1250   1250  1976201  RISE       1
\FanController:Net_6505\/main_0         macrocell30   5297   6547  1989943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:Net_6505\/clock_0                           macrocell30         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_2\/q
Path End       : \FanController:FanTach:sync2_tach_cnt3\/main_2
Capture Clock  : \FanController:FanTach:sync2_tach_cnt3\/clock_0
Path slack     : 1989993p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6497
-------------------------------------   ---- 
End-of-path arrival time (ps)           6497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_2\/clock_0               macrocell25         0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_2\/q          macrocell25   1250   1250  1976201  RISE       1
\FanController:FanTach:sync2_tach_cnt3\/main_2  macrocell28   5247   6497  1989993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:sync2_tach_cnt3\/clock_0            macrocell28         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_2\/q
Path End       : \FanController:FanTach:tach_state_1\/main_1
Capture Clock  : \FanController:FanTach:tach_state_1\/clock_0
Path slack     : 1990047p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6443
-------------------------------------   ---- 
End-of-path arrival time (ps)           6443
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_2\/clock_0               macrocell25         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_2\/q       macrocell25   1250   1250  1976201  RISE       1
\FanController:FanTach:tach_state_1\/main_1  macrocell26   5193   6443  1990047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_1\/clock_0               macrocell26         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:P3_P5:FanCounter\/count_0
Path End       : \FanController:FanTach:end_of_measurement\/main_3
Capture Clock  : \FanController:FanTach:end_of_measurement\/clock_0
Path slack     : 1990237p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6253
-------------------------------------   ---- 
End-of-path arrival time (ps)           6253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:P3_P5:FanCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                           model name   delay     AT    slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:P3_P5:FanCounter\/count_0   count7cell    1940   1940  1988805  RISE       1
\FanController:FanTach:end_of_measurement\/main_3  macrocell18   4313   6253  1990237  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:end_of_measurement\/clock_0         macrocell18         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:P3_P5:FanCounter\/count_0
Path End       : \FanController:Net_6149_1\/main_1
Capture Clock  : \FanController:Net_6149_1\/clock_0
Path slack     : 1990237p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6253
-------------------------------------   ---- 
End-of-path arrival time (ps)           6253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:P3_P5:FanCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT    slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:P3_P5:FanCounter\/count_0  count7cell    1940   1940  1988805  RISE       1
\FanController:Net_6149_1\/main_1                 macrocell33   4313   6253  1990237  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:Net_6149_1\/clock_0                         macrocell33         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:Net_235\/q
Path End       : \FanController:FanTach:DmpgFactor:DmpgTimeCntr:u0\/cs_addr_1
Capture Clock  : \FanController:FanTach:DmpgFactor:DmpgTimeCntr:u0\/clock
Path slack     : 1990366p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -6060
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3574
-------------------------------------   ---- 
End-of-path arrival time (ps)           3574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:Net_235\/clock_0                            macrocell17         0      0  RISE       1

Data path
pin name                                                      model name     delay     AT    slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FanController:Net_235\/q                                     macrocell17     1250   1250  1990366  RISE       1
\FanController:FanTach:DmpgFactor:DmpgTimeCntr:u0\/cs_addr_1  datapathcell1   2324   3574  1990366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:DmpgFactor:DmpgTimeCntr:u0\/clock   datapathcell1       0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:glitch_filter_ld\/q
Path End       : \FanController:FanTach:GlitchFilterTimer:u0\/cs_addr_0
Capture Clock  : \FanController:FanTach:GlitchFilterTimer:u0\/clock
Path slack     : 1990378p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -6060
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3562
-------------------------------------   ---- 
End-of-path arrival time (ps)           3562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:glitch_filter_ld\/clock_0           macrocell23         0      0  RISE       1

Data path
pin name                                                model name     delay     AT    slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FanController:FanTach:glitch_filter_ld\/q              macrocell23     1250   1250  1990378  RISE       1
\FanController:FanTach:GlitchFilterTimer:u0\/cs_addr_0  datapathcell2   2312   3562  1990378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:GlitchFilterTimer:u0\/clock         datapathcell2       0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:gf_dmp_state\/q
Path End       : \FanController:Net_235\/main_2
Capture Clock  : \FanController:Net_235\/clock_0
Path slack     : 1990512p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5978
-------------------------------------   ---- 
End-of-path arrival time (ps)           5978
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:gf_dmp_state\/clock_0               macrocell20         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:gf_dmp_state\/q  macrocell20   1250   1250  1988022  RISE       1
\FanController:Net_235\/main_2          macrocell17   4728   5978  1990512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:Net_235\/clock_0                            macrocell17         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_2\/q
Path End       : \FanController:FanTach:tach_state_0\/main_2
Capture Clock  : \FanController:FanTach:tach_state_0\/clock_0
Path slack     : 1990554p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5936
-------------------------------------   ---- 
End-of-path arrival time (ps)           5936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_2\/clock_0               macrocell25         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_2\/q       macrocell25   1250   1250  1976201  RISE       1
\FanController:FanTach:tach_state_0\/main_2  macrocell27   4686   5936  1990554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_0\/clock_0               macrocell27         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:P3_P5:FanCounter\/count_0
Path End       : \FanController:FanTach:tach\/main_3
Capture Clock  : \FanController:FanTach:tach\/clock_0
Path slack     : 1990563p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5927
-------------------------------------   ---- 
End-of-path arrival time (ps)           5927
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:P3_P5:FanCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT    slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:P3_P5:FanCounter\/count_0  count7cell    1940   1940  1988805  RISE       1
\FanController:FanTach:tach\/main_3               macrocell15   3987   5927  1990563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach\/clock_0                       macrocell15         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_1\/q
Path End       : \FanController:FanTach:tach_state_2\/main_2
Capture Clock  : \FanController:FanTach:tach_state_2\/clock_0
Path slack     : 1990628p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5862
-------------------------------------   ---- 
End-of-path arrival time (ps)           5862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_1\/clock_0               macrocell26         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_1\/q       macrocell26   1250   1250  1973572  RISE       1
\FanController:FanTach:tach_state_2\/main_2  macrocell25   4612   5862  1990628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_2\/clock_0               macrocell25         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_1\/q
Path End       : \FanController:FanTach:stall_det\/main_1
Capture Clock  : \FanController:FanTach:stall_det\/clock_0
Path slack     : 1990628p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5862
-------------------------------------   ---- 
End-of-path arrival time (ps)           5862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_1\/clock_0               macrocell26         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_1\/q    macrocell26   1250   1250  1973572  RISE       1
\FanController:FanTach:stall_det\/main_1  macrocell29   4612   5862  1990628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:stall_det\/clock_0                  macrocell29         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_1\/q
Path End       : \FanController:FanTach:tach_state_1\/main_2
Capture Clock  : \FanController:FanTach:tach_state_1\/clock_0
Path slack     : 1990717p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5773
-------------------------------------   ---- 
End-of-path arrival time (ps)           5773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_1\/clock_0               macrocell26         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_1\/q       macrocell26   1250   1250  1973572  RISE       1
\FanController:FanTach:tach_state_1\/main_2  macrocell26   4523   5773  1990717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_1\/clock_0               macrocell26         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_1\/q
Path End       : \FanController:Net_6146\/main_1
Capture Clock  : \FanController:Net_6146\/clock_0
Path slack     : 1990832p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5658
-------------------------------------   ---- 
End-of-path arrival time (ps)           5658
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_1\/clock_0               macrocell26         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_1\/q  macrocell26   1250   1250  1973572  RISE       1
\FanController:Net_6146\/main_1         macrocell31   4408   5658  1990832  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:Net_6146\/clock_0                           macrocell31         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_0\/q
Path End       : \FanController:FanTach:tach_state_1\/main_3
Capture Clock  : \FanController:FanTach:tach_state_1\/clock_0
Path slack     : 1990886p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5604
-------------------------------------   ---- 
End-of-path arrival time (ps)           5604
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_0\/clock_0               macrocell27         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_0\/q       macrocell27   1250   1250  1974181  RISE       1
\FanController:FanTach:tach_state_1\/main_3  macrocell26   4354   5604  1990886  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_1\/clock_0               macrocell26         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:next_fan\/q
Path End       : \FanController:FanTach:next_fan\/main_0
Capture Clock  : \FanController:FanTach:next_fan\/clock_0
Path slack     : 1991003p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5487
-------------------------------------   ---- 
End-of-path arrival time (ps)           5487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:next_fan\/clock_0                   macrocell16         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:next_fan\/q       macrocell16   1250   1250  1991003  RISE       1
\FanController:FanTach:next_fan\/main_0  macrocell16   4237   5487  1991003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:next_fan\/clock_0                   macrocell16         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:next_fan\/q
Path End       : \FanController:FanTach:P3_P5:FanCounter\/enable
Capture Clock  : \FanController:FanTach:P3_P5:FanCounter\/clock
Path slack     : 1991034p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -4060
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1995940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4906
-------------------------------------   ---- 
End-of-path arrival time (ps)           4906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:next_fan\/clock_0                   macrocell16         0      0  RISE       1

Data path
pin name                                         model name   delay     AT    slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:next_fan\/q               macrocell16   1250   1250  1991003  RISE       1
\FanController:FanTach:P3_P5:FanCounter\/enable  count7cell    3656   4906  1991034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:P3_P5:FanCounter\/clock             count7cell          0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:glitch_filter_state\/q
Path End       : \FanController:FanTach:filtered_rising_tach\/main_0
Capture Clock  : \FanController:FanTach:filtered_rising_tach\/clock_0
Path slack     : 1991034p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5456
-------------------------------------   ---- 
End-of-path arrival time (ps)           5456
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:glitch_filter_state\/clock_0        macrocell22         0      0  RISE       1

Data path
pin name                                             model name   delay     AT    slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:glitch_filter_state\/q        macrocell22   1250   1250  1991034  RISE       1
\FanController:FanTach:filtered_rising_tach\/main_0  macrocell24   4206   5456  1991034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:filtered_rising_tach\/clock_0       macrocell24         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:Net_6149_2\/q
Path End       : \FanController:Net_6149_2\/main_4
Capture Clock  : \FanController:Net_6149_2\/clock_0
Path slack     : 1991071p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5419
-------------------------------------   ---- 
End-of-path arrival time (ps)           5419
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:Net_6149_2\/clock_0                         macrocell34         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:Net_6149_2\/q       macrocell34   1250   1250  1991071  RISE       1
\FanController:Net_6149_2\/main_4  macrocell34   4169   5419  1991071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:Net_6149_2\/clock_0                         macrocell34         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:filtered_rising_tach\/q
Path End       : \FanController:FanTach:tach_state_1\/main_0
Capture Clock  : \FanController:FanTach:tach_state_1\/clock_0
Path slack     : 1991193p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5297
-------------------------------------   ---- 
End-of-path arrival time (ps)           5297
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:filtered_rising_tach\/clock_0       macrocell24         0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:filtered_rising_tach\/q  macrocell24   1250   1250  1991193  RISE       1
\FanController:FanTach:tach_state_1\/main_0     macrocell26   4047   5297  1991193  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_1\/clock_0               macrocell26         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:P3_P5:FanCounter\/count_2
Path End       : \FanController:FanTach:end_of_measurement\/main_1
Capture Clock  : \FanController:FanTach:end_of_measurement\/clock_0
Path slack     : 1991270p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5220
-------------------------------------   ---- 
End-of-path arrival time (ps)           5220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:P3_P5:FanCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                           model name   delay     AT    slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:P3_P5:FanCounter\/count_2   count7cell    1940   1940  1991270  RISE       1
\FanController:FanTach:end_of_measurement\/main_1  macrocell18   3280   5220  1991270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:end_of_measurement\/clock_0         macrocell18         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:GlitchFilterTimer:u0\/z0_comb
Path End       : \FanController:FanTach:glitch_filter_state\/main_2
Capture Clock  : \FanController:FanTach:glitch_filter_state\/clock_0
Path slack     : 1991292p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5198
-------------------------------------   ---- 
End-of-path arrival time (ps)           5198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:GlitchFilterTimer:u0\/clock         datapathcell2       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FanController:FanTach:GlitchFilterTimer:u0\/z0_comb  datapathcell2   2290   2290  1991292  RISE       1
\FanController:FanTach:glitch_filter_state\/main_2    macrocell22     2908   5198  1991292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:glitch_filter_state\/clock_0        macrocell22         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:P3_P5:FanCounter\/count_3
Path End       : \FanController:FanTach:end_of_measurement\/main_0
Capture Clock  : \FanController:FanTach:end_of_measurement\/clock_0
Path slack     : 1991293p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5197
-------------------------------------   ---- 
End-of-path arrival time (ps)           5197
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:P3_P5:FanCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                           model name   delay     AT    slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:P3_P5:FanCounter\/count_3   count7cell    1940   1940  1991293  RISE       1
\FanController:FanTach:end_of_measurement\/main_0  macrocell18   3257   5197  1991293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:end_of_measurement\/clock_0         macrocell18         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:GlitchFilterTimer:u0\/z0_comb
Path End       : \FanController:FanTach:filtered_rising_tach\/main_1
Capture Clock  : \FanController:FanTach:filtered_rising_tach\/clock_0
Path slack     : 1991298p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5192
-------------------------------------   ---- 
End-of-path arrival time (ps)           5192
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:GlitchFilterTimer:u0\/clock         datapathcell2       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FanController:FanTach:GlitchFilterTimer:u0\/z0_comb  datapathcell2   2290   2290  1991292  RISE       1
\FanController:FanTach:filtered_rising_tach\/main_1   macrocell24     2902   5192  1991298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:filtered_rising_tach\/clock_0       macrocell24         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:P3_P5:FanCounter\/count_2
Path End       : \FanController:FanTach:tach\/main_1
Capture Clock  : \FanController:FanTach:tach\/clock_0
Path slack     : 1991328p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5162
-------------------------------------   ---- 
End-of-path arrival time (ps)           5162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:P3_P5:FanCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT    slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:P3_P5:FanCounter\/count_2  count7cell    1940   1940  1991270  RISE       1
\FanController:FanTach:tach\/main_1               macrocell15   3222   5162  1991328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach\/clock_0                       macrocell15         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:P3_P5:FanCounter\/count_3
Path End       : \FanController:FanTach:tach\/main_0
Capture Clock  : \FanController:FanTach:tach\/clock_0
Path slack     : 1991347p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5143
-------------------------------------   ---- 
End-of-path arrival time (ps)           5143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:P3_P5:FanCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT    slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:P3_P5:FanCounter\/count_3  count7cell    1940   1940  1991293  RISE       1
\FanController:FanTach:tach\/main_0               macrocell15   3203   5143  1991347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach\/clock_0                       macrocell15         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:DmpgFactor:DmpgTimeCntr:u0\/z0_comb
Path End       : \FanController:Net_235\/main_0
Capture Clock  : \FanController:Net_235\/clock_0
Path slack     : 1991360p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5130
-------------------------------------   ---- 
End-of-path arrival time (ps)           5130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:DmpgFactor:DmpgTimeCntr:u0\/clock   datapathcell1       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT    slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FanController:FanTach:DmpgFactor:DmpgTimeCntr:u0\/z0_comb  datapathcell1   2290   2290  1988831  RISE       1
\FanController:Net_235\/main_0                              macrocell17     2840   5130  1991360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:Net_235\/clock_0                            macrocell17         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:P3_P5:FanCounter\/count_1
Path End       : \FanController:FanTach:tach\/main_2
Capture Clock  : \FanController:FanTach:tach\/clock_0
Path slack     : 1991363p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5127
-------------------------------------   ---- 
End-of-path arrival time (ps)           5127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:P3_P5:FanCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT    slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:P3_P5:FanCounter\/count_1  count7cell    1940   1940  1989803  RISE       1
\FanController:FanTach:tach\/main_2               macrocell15   3187   5127  1991363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach\/clock_0                       macrocell15         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:filtered_rising_tach\/q
Path End       : \FanController:FanTach:tach_state_2\/main_0
Capture Clock  : \FanController:FanTach:tach_state_2\/clock_0
Path slack     : 1991365p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5125
-------------------------------------   ---- 
End-of-path arrival time (ps)           5125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:filtered_rising_tach\/clock_0       macrocell24         0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:filtered_rising_tach\/q  macrocell24   1250   1250  1991193  RISE       1
\FanController:FanTach:tach_state_2\/main_0     macrocell25   3875   5125  1991365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_2\/clock_0               macrocell25         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_0\/q
Path End       : \FanController:FanTach:tach_state_2\/main_3
Capture Clock  : \FanController:FanTach:tach_state_2\/clock_0
Path slack     : 1991386p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5104
-------------------------------------   ---- 
End-of-path arrival time (ps)           5104
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_0\/clock_0               macrocell27         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_0\/q       macrocell27   1250   1250  1974181  RISE       1
\FanController:FanTach:tach_state_2\/main_3  macrocell25   3854   5104  1991386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_2\/clock_0               macrocell25         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_0\/q
Path End       : \FanController:FanTach:stall_det\/main_2
Capture Clock  : \FanController:FanTach:stall_det\/clock_0
Path slack     : 1991386p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5104
-------------------------------------   ---- 
End-of-path arrival time (ps)           5104
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_0\/clock_0               macrocell27         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_0\/q    macrocell27   1250   1250  1974181  RISE       1
\FanController:FanTach:stall_det\/main_2  macrocell29   3854   5104  1991386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:stall_det\/clock_0                  macrocell29         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:Net_235\/q
Path End       : \FanController:FanTach:reg_enable\/main_2
Capture Clock  : \FanController:FanTach:reg_enable\/clock_0
Path slack     : 1991396p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5094
-------------------------------------   ---- 
End-of-path arrival time (ps)           5094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:Net_235\/clock_0                            macrocell17         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:Net_235\/q                  macrocell17   1250   1250  1990366  RISE       1
\FanController:FanTach:reg_enable\/main_2  macrocell21   3844   5094  1991396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:reg_enable\/clock_0                 macrocell21         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:P3_P5:FanCounter\/count_0
Path End       : \FanController:Net_6149_2\/main_1
Capture Clock  : \FanController:Net_6149_2\/clock_0
Path slack     : 1991428p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5062
-------------------------------------   ---- 
End-of-path arrival time (ps)           5062
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:P3_P5:FanCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT    slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:P3_P5:FanCounter\/count_0  count7cell    1940   1940  1988805  RISE       1
\FanController:Net_6149_2\/main_1                 macrocell34   3122   5062  1991428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:Net_6149_2\/clock_0                         macrocell34         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:P3_P5:FanCounter\/count_0
Path End       : \FanController:Net_6149_3\/main_1
Capture Clock  : \FanController:Net_6149_3\/clock_0
Path slack     : 1991428p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5062
-------------------------------------   ---- 
End-of-path arrival time (ps)           5062
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:P3_P5:FanCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT    slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:P3_P5:FanCounter\/count_0  count7cell    1940   1940  1988805  RISE       1
\FanController:Net_6149_3\/main_1                 macrocell35   3122   5062  1991428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:Net_6149_3\/clock_0                         macrocell35         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:Net_6149_1\/q
Path End       : \FanController:Net_6149_1\/main_4
Capture Clock  : \FanController:Net_6149_1\/clock_0
Path slack     : 1991477p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5013
-------------------------------------   ---- 
End-of-path arrival time (ps)           5013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:Net_6149_1\/clock_0                         macrocell33         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:Net_6149_1\/q       macrocell33   1250   1250  1991477  RISE       1
\FanController:Net_6149_1\/main_4  macrocell33   3763   5013  1991477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:Net_6149_1\/clock_0                         macrocell33         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:sync2_tach_cnt3\/q
Path End       : \FanController:FanTach:tach_state_1\/main_4
Capture Clock  : \FanController:FanTach:tach_state_1\/clock_0
Path slack     : 1991717p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4773
-------------------------------------   ---- 
End-of-path arrival time (ps)           4773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:sync2_tach_cnt3\/clock_0            macrocell28         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:sync2_tach_cnt3\/q    macrocell28   1250   1250  1991717  RISE       1
\FanController:FanTach:tach_state_1\/main_4  macrocell26   3523   4773  1991717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_1\/clock_0               macrocell26         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:stall_det\/q
Path End       : \FanController:Net_6149_0\/main_2
Capture Clock  : \FanController:Net_6149_0\/clock_0
Path slack     : 1991718p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4772
-------------------------------------   ---- 
End-of-path arrival time (ps)           4772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:stall_det\/clock_0                  macrocell29         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:stall_det\/q  macrocell29   1250   1250  1991718  RISE       1
\FanController:Net_6149_0\/main_2    macrocell32   3522   4772  1991718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:Net_6149_0\/clock_0                         macrocell32         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:stall_det\/q
Path End       : \FanController:Net_6149_2\/main_2
Capture Clock  : \FanController:Net_6149_2\/clock_0
Path slack     : 1991731p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4759
-------------------------------------   ---- 
End-of-path arrival time (ps)           4759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:stall_det\/clock_0                  macrocell29         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:stall_det\/q  macrocell29   1250   1250  1991718  RISE       1
\FanController:Net_6149_2\/main_2    macrocell34   3509   4759  1991731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:Net_6149_2\/clock_0                         macrocell34         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:stall_det\/q
Path End       : \FanController:Net_6149_3\/main_2
Capture Clock  : \FanController:Net_6149_3\/clock_0
Path slack     : 1991731p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4759
-------------------------------------   ---- 
End-of-path arrival time (ps)           4759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:stall_det\/clock_0                  macrocell29         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:stall_det\/q  macrocell29   1250   1250  1991718  RISE       1
\FanController:Net_6149_3\/main_2    macrocell35   3509   4759  1991731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:Net_6149_3\/clock_0                         macrocell35         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:reg_enable\/q
Path End       : \FanController:FanTach:tach_state_0\/main_0
Capture Clock  : \FanController:FanTach:tach_state_0\/clock_0
Path slack     : 1991853p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4637
-------------------------------------   ---- 
End-of-path arrival time (ps)           4637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:reg_enable\/clock_0                 macrocell21         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:reg_enable\/q         macrocell21   1250   1250  1991853  RISE       1
\FanController:FanTach:tach_state_0\/main_0  macrocell27   3387   4637  1991853  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_0\/clock_0               macrocell27         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:reg_enable\/q
Path End       : \FanController:FanTach:sync2_tach_cnt3\/main_0
Capture Clock  : \FanController:FanTach:sync2_tach_cnt3\/clock_0
Path slack     : 1991867p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4623
-------------------------------------   ---- 
End-of-path arrival time (ps)           4623
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:reg_enable\/clock_0                 macrocell21         0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:reg_enable\/q            macrocell21   1250   1250  1991853  RISE       1
\FanController:FanTach:sync2_tach_cnt3\/main_0  macrocell28   3373   4623  1991867  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:sync2_tach_cnt3\/clock_0            macrocell28         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:glitch_filter_state\/q
Path End       : \FanController:FanTach:glitch_filter_ld\/main_1
Capture Clock  : \FanController:FanTach:glitch_filter_ld\/clock_0
Path slack     : 1991942p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4548
-------------------------------------   ---- 
End-of-path arrival time (ps)           4548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:glitch_filter_state\/clock_0        macrocell22         0      0  RISE       1

Data path
pin name                                         model name   delay     AT    slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:glitch_filter_state\/q    macrocell22   1250   1250  1991034  RISE       1
\FanController:FanTach:glitch_filter_ld\/main_1  macrocell23   3298   4548  1991942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:glitch_filter_ld\/clock_0           macrocell23         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:DmpgFactor:DmpgTimeCntr:u0\/z1_comb
Path End       : \FanController:Net_235\/main_1
Capture Clock  : \FanController:Net_235\/clock_0
Path slack     : 1991948p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4542
-------------------------------------   ---- 
End-of-path arrival time (ps)           4542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:DmpgFactor:DmpgTimeCntr:u0\/clock   datapathcell1       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT    slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FanController:FanTach:DmpgFactor:DmpgTimeCntr:u0\/z1_comb  datapathcell1   2220   2220  1991948  RISE       1
\FanController:Net_235\/main_1                              macrocell17     2322   4542  1991948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:Net_235\/clock_0                            macrocell17         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:filtered_rising_tach\/q
Path End       : \FanController:FanTach:sync2_tach_cnt3\/main_1
Capture Clock  : \FanController:FanTach:sync2_tach_cnt3\/clock_0
Path slack     : 1992110p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4380
-------------------------------------   ---- 
End-of-path arrival time (ps)           4380
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:filtered_rising_tach\/clock_0       macrocell24         0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:filtered_rising_tach\/q  macrocell24   1250   1250  1991193  RISE       1
\FanController:FanTach:sync2_tach_cnt3\/main_1  macrocell28   3130   4380  1992110  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:sync2_tach_cnt3\/clock_0            macrocell28         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:filtered_rising_tach\/q
Path End       : \FanController:FanTach:tach_state_0\/main_1
Capture Clock  : \FanController:FanTach:tach_state_0\/clock_0
Path slack     : 1992120p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4370
-------------------------------------   ---- 
End-of-path arrival time (ps)           4370
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:filtered_rising_tach\/clock_0       macrocell24         0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:filtered_rising_tach\/q  macrocell24   1250   1250  1991193  RISE       1
\FanController:FanTach:tach_state_0\/main_1     macrocell27   3120   4370  1992120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_0\/clock_0               macrocell27         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:P3_P5:FanCounter\/count_1
Path End       : \FanController:Net_6149_2\/main_0
Capture Clock  : \FanController:Net_6149_2\/clock_0
Path slack     : 1992226p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4264
-------------------------------------   ---- 
End-of-path arrival time (ps)           4264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:P3_P5:FanCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT    slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:P3_P5:FanCounter\/count_1  count7cell    1940   1940  1989803  RISE       1
\FanController:Net_6149_2\/main_0                 macrocell34   2324   4264  1992226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:Net_6149_2\/clock_0                         macrocell34         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:P3_P5:FanCounter\/count_1
Path End       : \FanController:Net_6149_3\/main_0
Capture Clock  : \FanController:Net_6149_3\/clock_0
Path slack     : 1992226p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4264
-------------------------------------   ---- 
End-of-path arrival time (ps)           4264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:P3_P5:FanCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT    slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:P3_P5:FanCounter\/count_1  count7cell    1940   1940  1989803  RISE       1
\FanController:Net_6149_3\/main_0                 macrocell35   2324   4264  1992226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:Net_6149_3\/clock_0                         macrocell35         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_0\/q
Path End       : \FanController:FanTach:sync2_tach_cnt3\/main_4
Capture Clock  : \FanController:FanTach:sync2_tach_cnt3\/clock_0
Path slack     : 1992300p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4190
-------------------------------------   ---- 
End-of-path arrival time (ps)           4190
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_0\/clock_0               macrocell27         0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_0\/q          macrocell27   1250   1250  1974181  RISE       1
\FanController:FanTach:sync2_tach_cnt3\/main_4  macrocell28   2940   4190  1992300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:sync2_tach_cnt3\/clock_0            macrocell28         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_0\/q
Path End       : \FanController:FanTach:tach_state_0\/main_4
Capture Clock  : \FanController:FanTach:tach_state_0\/clock_0
Path slack     : 1992301p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4189
-------------------------------------   ---- 
End-of-path arrival time (ps)           4189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_0\/clock_0               macrocell27         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_0\/q       macrocell27   1250   1250  1974181  RISE       1
\FanController:FanTach:tach_state_0\/main_4  macrocell27   2939   4189  1992301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_0\/clock_0               macrocell27         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_2\/q
Path End       : \FanController:FanTach:tach_state_2\/main_1
Capture Clock  : \FanController:FanTach:tach_state_2\/clock_0
Path slack     : 1992439p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4051
-------------------------------------   ---- 
End-of-path arrival time (ps)           4051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_2\/clock_0               macrocell25         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_2\/q       macrocell25   1250   1250  1976201  RISE       1
\FanController:FanTach:tach_state_2\/main_1  macrocell25   2801   4051  1992439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_2\/clock_0               macrocell25         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_2\/q
Path End       : \FanController:FanTach:stall_det\/main_0
Capture Clock  : \FanController:FanTach:stall_det\/clock_0
Path slack     : 1992439p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4051
-------------------------------------   ---- 
End-of-path arrival time (ps)           4051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_2\/clock_0               macrocell25         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_2\/q    macrocell25   1250   1250  1976201  RISE       1
\FanController:FanTach:stall_det\/main_0  macrocell29   2801   4051  1992439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:stall_det\/clock_0                  macrocell29         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_2\/q
Path End       : \FanController:drq\/main_0
Capture Clock  : \FanController:drq\/clock_0
Path slack     : 1992450p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_2\/clock_0               macrocell25         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_2\/q  macrocell25   1250   1250  1976201  RISE       1
\FanController:drq\/main_0              macrocell14   2790   4040  1992450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:drq\/clock_0                                macrocell14         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_2\/q
Path End       : \FanController:FanTach:pulse_tc\/main_1
Capture Clock  : \FanController:FanTach:pulse_tc\/clock_0
Path slack     : 1992450p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_2\/clock_0               macrocell25         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_2\/q   macrocell25   1250   1250  1976201  RISE       1
\FanController:FanTach:pulse_tc\/main_1  macrocell19   2790   4040  1992450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:pulse_tc\/clock_0                   macrocell19         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:Net_6149_3\/q
Path End       : \FanController:Net_6149_3\/main_4
Capture Clock  : \FanController:Net_6149_3\/clock_0
Path slack     : 1992461p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4029
-------------------------------------   ---- 
End-of-path arrival time (ps)           4029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:Net_6149_3\/clock_0                         macrocell35         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:Net_6149_3\/q       macrocell35   1250   1250  1992461  RISE       1
\FanController:Net_6149_3\/main_4  macrocell35   2779   4029  1992461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:Net_6149_3\/clock_0                         macrocell35         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:stall_det\/q
Path End       : \FanController:FanTach:stall_det\/main_3
Capture Clock  : \FanController:FanTach:stall_det\/clock_0
Path slack     : 1992633p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3857
-------------------------------------   ---- 
End-of-path arrival time (ps)           3857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:stall_det\/clock_0                  macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:stall_det\/q       macrocell29   1250   1250  1991718  RISE       1
\FanController:FanTach:stall_det\/main_3  macrocell29   2607   3857  1992633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:stall_det\/clock_0                  macrocell29         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:stall_det\/q
Path End       : \FanController:Net_6149_1\/main_2
Capture Clock  : \FanController:Net_6149_1\/clock_0
Path slack     : 1992635p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3855
-------------------------------------   ---- 
End-of-path arrival time (ps)           3855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:stall_det\/clock_0                  macrocell29         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:stall_det\/q  macrocell29   1250   1250  1991718  RISE       1
\FanController:Net_6149_1\/main_2    macrocell33   2605   3855  1992635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:Net_6149_1\/clock_0                         macrocell33         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:sync2_tach_cnt3\/q
Path End       : \FanController:FanTach:sync2_tach_cnt3\/main_5
Capture Clock  : \FanController:FanTach:sync2_tach_cnt3\/clock_0
Path slack     : 1992641p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3849
-------------------------------------   ---- 
End-of-path arrival time (ps)           3849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:sync2_tach_cnt3\/clock_0            macrocell28         0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:sync2_tach_cnt3\/q       macrocell28   1250   1250  1991717  RISE       1
\FanController:FanTach:sync2_tach_cnt3\/main_5  macrocell28   2599   3849  1992641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:sync2_tach_cnt3\/clock_0            macrocell28         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:sync2_tach_cnt3\/q
Path End       : \FanController:FanTach:tach_state_0\/main_5
Capture Clock  : \FanController:FanTach:tach_state_0\/clock_0
Path slack     : 1992643p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3847
-------------------------------------   ---- 
End-of-path arrival time (ps)           3847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:sync2_tach_cnt3\/clock_0            macrocell28         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:sync2_tach_cnt3\/q    macrocell28   1250   1250  1991717  RISE       1
\FanController:FanTach:tach_state_0\/main_5  macrocell27   2597   3847  1992643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_0\/clock_0               macrocell27         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:glitch_filter_state\/q
Path End       : \FanController:FanTach:glitch_filter_state\/main_1
Capture Clock  : \FanController:FanTach:glitch_filter_state\/clock_0
Path slack     : 1992721p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3769
-------------------------------------   ---- 
End-of-path arrival time (ps)           3769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:glitch_filter_state\/clock_0        macrocell22         0      0  RISE       1

Data path
pin name                                            model name   delay     AT    slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:glitch_filter_state\/q       macrocell22   1250   1250  1991034  RISE       1
\FanController:FanTach:glitch_filter_state\/main_1  macrocell22   2519   3769  1992721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:glitch_filter_state\/clock_0        macrocell22         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:Net_6149_0\/q
Path End       : \FanController:Net_6149_0\/main_4
Capture Clock  : \FanController:Net_6149_0\/clock_0
Path slack     : 1992923p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3567
-------------------------------------   ---- 
End-of-path arrival time (ps)           3567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:Net_6149_0\/clock_0                         macrocell32         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:Net_6149_0\/q       macrocell32   1250   1250  1992923  RISE       1
\FanController:Net_6149_0\/main_4  macrocell32   2317   3567  1992923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:Net_6149_0\/clock_0                         macrocell32         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:gf_dmp_state\/q
Path End       : \FanController:FanTach:gf_dmp_state\/main_1
Capture Clock  : \FanController:FanTach:gf_dmp_state\/clock_0
Path slack     : 1992941p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:gf_dmp_state\/clock_0               macrocell20         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:gf_dmp_state\/q       macrocell20   1250   1250  1988022  RISE       1
\FanController:FanTach:gf_dmp_state\/main_1  macrocell20   2299   3549  1992941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:gf_dmp_state\/clock_0               macrocell20         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:Net_6505\/q
Path End       : \FanController:Net_6505\/main_3
Capture Clock  : \FanController:Net_6505\/clock_0
Path slack     : 1992941p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:Net_6505\/clock_0                           macrocell30         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:Net_6505\/q       macrocell30   1250   1250  1992941  RISE       1
\FanController:Net_6505\/main_3  macrocell30   2299   3549  1992941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:Net_6505\/clock_0                           macrocell30         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:end_of_measurement\/q
Path End       : \FanController:FanTach:reg_enable\/main_1
Capture Clock  : \FanController:FanTach:reg_enable\/clock_0
Path slack     : 1992943p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:end_of_measurement\/clock_0         macrocell18         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:end_of_measurement\/q  macrocell18   1250   1250  1992943  RISE       1
\FanController:FanTach:reg_enable\/main_1     macrocell21   2297   3547  1992943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:reg_enable\/clock_0                 macrocell21         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:reg_enable\/q
Path End       : \FanController:FanTach:reg_enable\/main_3
Capture Clock  : \FanController:FanTach:reg_enable\/clock_0
Path slack     : 1992949p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:reg_enable\/clock_0                 macrocell21         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:reg_enable\/q       macrocell21   1250   1250  1991853  RISE       1
\FanController:FanTach:reg_enable\/main_3  macrocell21   2291   3541  1992949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:reg_enable\/clock_0                 macrocell21         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:pulse_tc\/q
Path End       : \FanController:FanTach:end_of_measurement\/main_4
Capture Clock  : \FanController:FanTach:end_of_measurement\/clock_0
Path slack     : 1992952p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3538
-------------------------------------   ---- 
End-of-path arrival time (ps)           3538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:pulse_tc\/clock_0                   macrocell19         0      0  RISE       1

Data path
pin name                                           model name   delay     AT    slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:pulse_tc\/q                 macrocell19   1250   1250  1992952  RISE       1
\FanController:FanTach:end_of_measurement\/main_4  macrocell18   2288   3538  1992952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:end_of_measurement\/clock_0         macrocell18         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:pulse_tc\/q
Path End       : \FanController:FanTach:pulse_tc\/main_0
Capture Clock  : \FanController:FanTach:pulse_tc\/clock_0
Path slack     : 1992952p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3538
-------------------------------------   ---- 
End-of-path arrival time (ps)           3538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:pulse_tc\/clock_0                   macrocell19         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:pulse_tc\/q       macrocell19   1250   1250  1992952  RISE       1
\FanController:FanTach:pulse_tc\/main_0  macrocell19   2288   3538  1992952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:pulse_tc\/clock_0                   macrocell19         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:Net_6146\/q
Path End       : \FanController:Net_6146\/main_3
Capture Clock  : \FanController:Net_6146\/clock_0
Path slack     : 1993015p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3475
-------------------------------------   ---- 
End-of-path arrival time (ps)           3475
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:Net_6146\/clock_0                           macrocell31         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:Net_6146\/q       macrocell31   1250   1250  1993015  RISE       1
\FanController:Net_6146\/main_3  macrocell31   2225   3475  1993015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:Net_6146\/clock_0                           macrocell31         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

