

================================================================
== Vitis HLS Report for 'conv2_Pipeline_BW'
================================================================
* Date:           Sat Nov  4 18:42:39 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.350 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      257|      257|  2.570 us|  2.570 us|  257|  257|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- BW      |      255|      255|         1|          1|          1|   255|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%phi_urem824 = alloca i32 1"   --->   Operation 4 'alloca' 'phi_urem824' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%phi_mul822 = alloca i32 1"   --->   Operation 5 'alloca' 'phi_mul822' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%w = alloca i32 1"   --->   Operation 6 'alloca' 'w' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%phi_mul837_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %phi_mul837"   --->   Operation 12 'read' 'phi_mul837_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %w"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 14 [1/1] (0.42ns)   --->   "%store_ln0 = store i17 0, i17 %phi_mul822"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 15 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %phi_urem824"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body8.i.i"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.35>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%w_4 = load i8 %w" [src/conv2.cpp:63->src/conv2.cpp:123->src/conv2.cpp:53]   --->   Operation 17 'load' 'w_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 18 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.76ns)   --->   "%icmp_ln63 = icmp_eq  i8 %w_4, i8 255" [src/conv2.cpp:63->src/conv2.cpp:123->src/conv2.cpp:53]   --->   Operation 19 'icmp' 'icmp_ln63' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.76ns)   --->   "%add_ln63 = add i8 %w_4, i8 1" [src/conv2.cpp:63->src/conv2.cpp:123->src/conv2.cpp:53]   --->   Operation 20 'add' 'add_ln63' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %icmp_ln63, void %for.body8.i.i.split, void %for.body8.1.i.i.preheader.exitStub" [src/conv2.cpp:63->src/conv2.cpp:123->src/conv2.cpp:53]   --->   Operation 21 'br' 'br_ln63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%phi_urem824_load_1 = load i8 %phi_urem824" [src/conv2.cpp:65->src/conv2.cpp:123->src/conv2.cpp:53]   --->   Operation 22 'load' 'phi_urem824_load_1' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%phi_mul822_load = load i17 %phi_mul822" [src/conv2.cpp:63->src/conv2.cpp:123->src/conv2.cpp:53]   --->   Operation 23 'load' 'phi_mul822_load' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%speclooptripcount_ln63 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255" [src/conv2.cpp:63->src/conv2.cpp:123->src/conv2.cpp:53]   --->   Operation 24 'speclooptripcount' 'speclooptripcount_ln63' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specloopname_ln63 = specloopname void @_ssdm_op_SpecLoopName, void @empty_35" [src/conv2.cpp:63->src/conv2.cpp:123->src/conv2.cpp:53]   --->   Operation 25 'specloopname' 'specloopname_ln63' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln65 = zext i8 %phi_urem824_load_1" [src/conv2.cpp:65->src/conv2.cpp:123->src/conv2.cpp:53]   --->   Operation 26 'zext' 'zext_ln65' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.78ns)   --->   "%add_ln65 = add i10 %phi_mul837_read, i10 %zext_ln65" [src/conv2.cpp:65->src/conv2.cpp:123->src/conv2.cpp:53]   --->   Operation 27 'add' 'add_ln65' <Predicate = (!icmp_ln63)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln65_3 = zext i10 %add_ln65" [src/conv2.cpp:65->src/conv2.cpp:123->src/conv2.cpp:53]   --->   Operation 28 'zext' 'zext_ln65_3' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_85 = getelementptr i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4, i64 0, i64 %zext_ln65_3" [src/conv2.cpp:65->src/conv2.cpp:123->src/conv2.cpp:53]   --->   Operation 29 'getelementptr' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_85' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_86 = getelementptr i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln65_3" [src/conv2.cpp:65->src/conv2.cpp:123->src/conv2.cpp:53]   --->   Operation 30 'getelementptr' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_86' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_87 = getelementptr i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln65_3" [src/conv2.cpp:65->src/conv2.cpp:123->src/conv2.cpp:53]   --->   Operation 31 'getelementptr' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_87' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_88 = getelementptr i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1, i64 0, i64 %zext_ln65_3" [src/conv2.cpp:65->src/conv2.cpp:123->src/conv2.cpp:53]   --->   Operation 32 'getelementptr' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_88' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_89 = getelementptr i32 %conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255, i64 0, i64 %zext_ln65_3" [src/conv2.cpp:65->src/conv2.cpp:123->src/conv2.cpp:53]   --->   Operation 33 'getelementptr' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_89' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.86ns)   --->   "%add_ln63_4 = add i17 %phi_mul822_load, i17 322" [src/conv2.cpp:63->src/conv2.cpp:123->src/conv2.cpp:53]   --->   Operation 34 'add' 'add_ln63_4' <Predicate = (!icmp_ln63)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i3 @_ssdm_op_PartSelect.i3.i17.i32.i32, i17 %phi_mul822_load, i32 14, i32 16" [src/conv2.cpp:63->src/conv2.cpp:123->src/conv2.cpp:53]   --->   Operation 35 'partselect' 'trunc_ln' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.73ns)   --->   "%switch_ln65 = switch i3 %trunc_ln, void %arrayidx1225.i.i.case.4, i3 0, void %arrayidx1225.i.i.case.0, i3 1, void %arrayidx1225.i.i.case.1, i3 2, void %arrayidx1225.i.i.case.2, i3 3, void %arrayidx1225.i.i.case.3" [src/conv2.cpp:65->src/conv2.cpp:123->src/conv2.cpp:53]   --->   Operation 36 'switch' 'switch_ln65' <Predicate = (!icmp_ln63)> <Delay = 0.73>
ST_2 : Operation 37 [1/1] (1.23ns)   --->   "%store_ln65 = store i32 0, i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_88" [src/conv2.cpp:65->src/conv2.cpp:123->src/conv2.cpp:53]   --->   Operation 37 'store' 'store_ln65' <Predicate = (!icmp_ln63 & trunc_ln == 3)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx1225.i.i.exit" [src/conv2.cpp:65->src/conv2.cpp:123->src/conv2.cpp:53]   --->   Operation 38 'br' 'br_ln65' <Predicate = (!icmp_ln63 & trunc_ln == 3)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.23ns)   --->   "%store_ln65 = store i32 0, i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_87" [src/conv2.cpp:65->src/conv2.cpp:123->src/conv2.cpp:53]   --->   Operation 39 'store' 'store_ln65' <Predicate = (!icmp_ln63 & trunc_ln == 2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx1225.i.i.exit" [src/conv2.cpp:65->src/conv2.cpp:123->src/conv2.cpp:53]   --->   Operation 40 'br' 'br_ln65' <Predicate = (!icmp_ln63 & trunc_ln == 2)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.23ns)   --->   "%store_ln65 = store i32 0, i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_86" [src/conv2.cpp:65->src/conv2.cpp:123->src/conv2.cpp:53]   --->   Operation 41 'store' 'store_ln65' <Predicate = (!icmp_ln63 & trunc_ln == 1)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx1225.i.i.exit" [src/conv2.cpp:65->src/conv2.cpp:123->src/conv2.cpp:53]   --->   Operation 42 'br' 'br_ln65' <Predicate = (!icmp_ln63 & trunc_ln == 1)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.23ns)   --->   "%store_ln65 = store i32 0, i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_85" [src/conv2.cpp:65->src/conv2.cpp:123->src/conv2.cpp:53]   --->   Operation 43 'store' 'store_ln65' <Predicate = (!icmp_ln63 & trunc_ln == 0)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx1225.i.i.exit" [src/conv2.cpp:65->src/conv2.cpp:123->src/conv2.cpp:53]   --->   Operation 44 'br' 'br_ln65' <Predicate = (!icmp_ln63 & trunc_ln == 0)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.23ns)   --->   "%store_ln65 = store i32 0, i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_89" [src/conv2.cpp:65->src/conv2.cpp:123->src/conv2.cpp:53]   --->   Operation 45 'store' 'store_ln65' <Predicate = (!icmp_ln63 & trunc_ln != 0 & trunc_ln != 1 & trunc_ln != 2 & trunc_ln != 3)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx1225.i.i.exit" [src/conv2.cpp:65->src/conv2.cpp:123->src/conv2.cpp:53]   --->   Operation 46 'br' 'br_ln65' <Predicate = (!icmp_ln63 & trunc_ln != 0 & trunc_ln != 1 & trunc_ln != 2 & trunc_ln != 3)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%phi_urem824_load = load i8 %phi_urem824" [src/conv2.cpp:63->src/conv2.cpp:123->src/conv2.cpp:53]   --->   Operation 47 'load' 'phi_urem824_load' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.76ns)   --->   "%add_ln63_5 = add i8 %phi_urem824_load, i8 1" [src/conv2.cpp:63->src/conv2.cpp:123->src/conv2.cpp:53]   --->   Operation 48 'add' 'add_ln63_5' <Predicate = (!icmp_ln63)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.76ns)   --->   "%icmp_ln63_2 = icmp_ult  i8 %add_ln63_5, i8 51" [src/conv2.cpp:63->src/conv2.cpp:123->src/conv2.cpp:53]   --->   Operation 49 'icmp' 'icmp_ln63_2' <Predicate = (!icmp_ln63)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.39ns)   --->   "%select_ln63 = select i1 %icmp_ln63_2, i8 %add_ln63_5, i8 0" [src/conv2.cpp:63->src/conv2.cpp:123->src/conv2.cpp:53]   --->   Operation 50 'select' 'select_ln63' <Predicate = (!icmp_ln63)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.42ns)   --->   "%store_ln63 = store i8 %add_ln63, i8 %w" [src/conv2.cpp:63->src/conv2.cpp:123->src/conv2.cpp:53]   --->   Operation 51 'store' 'store_ln63' <Predicate = (!icmp_ln63)> <Delay = 0.42>
ST_2 : Operation 52 [1/1] (0.42ns)   --->   "%store_ln63 = store i17 %add_ln63_4, i17 %phi_mul822" [src/conv2.cpp:63->src/conv2.cpp:123->src/conv2.cpp:53]   --->   Operation 52 'store' 'store_ln63' <Predicate = (!icmp_ln63)> <Delay = 0.42>
ST_2 : Operation 53 [1/1] (0.42ns)   --->   "%store_ln63 = store i8 %select_ln63, i8 %phi_urem824" [src/conv2.cpp:63->src/conv2.cpp:123->src/conv2.cpp:53]   --->   Operation 53 'store' 'store_ln63' <Predicate = (!icmp_ln63)> <Delay = 0.42>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln63 = br void %for.body8.i.i" [src/conv2.cpp:63->src/conv2.cpp:123->src/conv2.cpp:53]   --->   Operation 54 'br' 'br_ln63' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 55 'ret' 'ret_ln0' <Predicate = (icmp_ln63)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ phi_mul837]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
phi_urem824                                                     (alloca           ) [ 011]
phi_mul822                                                      (alloca           ) [ 011]
w                                                               (alloca           ) [ 011]
specmemcore_ln0                                                 (specmemcore      ) [ 000]
specmemcore_ln0                                                 (specmemcore      ) [ 000]
specmemcore_ln0                                                 (specmemcore      ) [ 000]
specmemcore_ln0                                                 (specmemcore      ) [ 000]
specmemcore_ln0                                                 (specmemcore      ) [ 000]
phi_mul837_read                                                 (read             ) [ 011]
store_ln0                                                       (store            ) [ 000]
store_ln0                                                       (store            ) [ 000]
store_ln0                                                       (store            ) [ 000]
br_ln0                                                          (br               ) [ 000]
w_4                                                             (load             ) [ 000]
specpipeline_ln0                                                (specpipeline     ) [ 000]
icmp_ln63                                                       (icmp             ) [ 011]
add_ln63                                                        (add              ) [ 000]
br_ln63                                                         (br               ) [ 000]
phi_urem824_load_1                                              (load             ) [ 000]
phi_mul822_load                                                 (load             ) [ 000]
speclooptripcount_ln63                                          (speclooptripcount) [ 000]
specloopname_ln63                                               (specloopname     ) [ 000]
zext_ln65                                                       (zext             ) [ 000]
add_ln65                                                        (add              ) [ 000]
zext_ln65_3                                                     (zext             ) [ 000]
conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_85 (getelementptr    ) [ 000]
conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_86 (getelementptr    ) [ 000]
conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_87 (getelementptr    ) [ 000]
conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_88 (getelementptr    ) [ 000]
conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_89 (getelementptr    ) [ 000]
add_ln63_4                                                      (add              ) [ 000]
trunc_ln                                                        (partselect       ) [ 011]
switch_ln65                                                     (switch           ) [ 000]
store_ln65                                                      (store            ) [ 000]
br_ln65                                                         (br               ) [ 000]
store_ln65                                                      (store            ) [ 000]
br_ln65                                                         (br               ) [ 000]
store_ln65                                                      (store            ) [ 000]
br_ln65                                                         (br               ) [ 000]
store_ln65                                                      (store            ) [ 000]
br_ln65                                                         (br               ) [ 000]
store_ln65                                                      (store            ) [ 000]
br_ln65                                                         (br               ) [ 000]
phi_urem824_load                                                (load             ) [ 000]
add_ln63_5                                                      (add              ) [ 000]
icmp_ln63_2                                                     (icmp             ) [ 000]
select_ln63                                                     (select           ) [ 000]
store_ln63                                                      (store            ) [ 000]
store_ln63                                                      (store            ) [ 000]
store_ln63                                                      (store            ) [ 000]
br_ln63                                                         (br               ) [ 000]
ret_ln0                                                         (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="phi_mul837">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phi_mul837"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_35"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i17.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="phi_urem824_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_urem824/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="phi_mul822_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_mul822/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="w_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="w/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="phi_mul837_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="10" slack="0"/>
<pin id="82" dir="0" index="1" bw="10" slack="0"/>
<pin id="83" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="phi_mul837_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_85_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="10" slack="0"/>
<pin id="90" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_85/2 "/>
</bind>
</comp>

<comp id="93" class="1004" name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_86_gep_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="32" slack="0"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="0" index="2" bw="10" slack="0"/>
<pin id="97" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_86/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_87_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="10" slack="0"/>
<pin id="104" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_87/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_88_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="10" slack="0"/>
<pin id="111" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_88/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_89_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="10" slack="0"/>
<pin id="118" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_89/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="store_ln65_access_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="10" slack="0"/>
<pin id="123" dir="0" index="1" bw="32" slack="0"/>
<pin id="124" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="125" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="store_ln65_access_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="10" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="132" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="store_ln65_access_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="10" slack="0"/>
<pin id="137" dir="0" index="1" bw="32" slack="0"/>
<pin id="138" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="store_ln65_access_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="10" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="store_ln65_access_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="10" slack="0"/>
<pin id="151" dir="0" index="1" bw="32" slack="0"/>
<pin id="152" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="store_ln0_store_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="0" index="1" bw="8" slack="0"/>
<pin id="159" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="store_ln0_store_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="0"/>
<pin id="163" dir="0" index="1" bw="17" slack="0"/>
<pin id="164" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="store_ln0_store_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="0" index="1" bw="8" slack="0"/>
<pin id="169" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="w_4_load_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="8" slack="1"/>
<pin id="173" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_4/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="icmp_ln63_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="8" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln63/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="add_ln63_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="8" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="phi_urem824_load_1_load_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="8" slack="1"/>
<pin id="188" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_urem824_load_1/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="phi_mul822_load_load_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="17" slack="1"/>
<pin id="191" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_mul822_load/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="zext_ln65_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="8" slack="0"/>
<pin id="194" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln65/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="add_ln65_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="10" slack="1"/>
<pin id="198" dir="0" index="1" bw="8" slack="0"/>
<pin id="199" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln65/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="zext_ln65_3_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="10" slack="0"/>
<pin id="203" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln65_3/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="add_ln63_4_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="17" slack="0"/>
<pin id="212" dir="0" index="1" bw="10" slack="0"/>
<pin id="213" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63_4/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="trunc_ln_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="3" slack="0"/>
<pin id="218" dir="0" index="1" bw="17" slack="0"/>
<pin id="219" dir="0" index="2" bw="5" slack="0"/>
<pin id="220" dir="0" index="3" bw="6" slack="0"/>
<pin id="221" dir="1" index="4" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="phi_urem824_load_load_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="8" slack="1"/>
<pin id="228" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_urem824_load/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="add_ln63_5_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="8" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63_5/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="icmp_ln63_2_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="8" slack="0"/>
<pin id="237" dir="0" index="1" bw="7" slack="0"/>
<pin id="238" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln63_2/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="select_ln63_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="0"/>
<pin id="243" dir="0" index="1" bw="8" slack="0"/>
<pin id="244" dir="0" index="2" bw="1" slack="0"/>
<pin id="245" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln63/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="store_ln63_store_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="8" slack="0"/>
<pin id="251" dir="0" index="1" bw="8" slack="1"/>
<pin id="252" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln63/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="store_ln63_store_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="17" slack="0"/>
<pin id="256" dir="0" index="1" bw="17" slack="1"/>
<pin id="257" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln63/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="store_ln63_store_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="8" slack="0"/>
<pin id="261" dir="0" index="1" bw="8" slack="1"/>
<pin id="262" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln63/2 "/>
</bind>
</comp>

<comp id="264" class="1005" name="phi_urem824_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="8" slack="0"/>
<pin id="266" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="phi_urem824 "/>
</bind>
</comp>

<comp id="272" class="1005" name="phi_mul822_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="17" slack="0"/>
<pin id="274" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="phi_mul822 "/>
</bind>
</comp>

<comp id="279" class="1005" name="w_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="8" slack="0"/>
<pin id="281" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="w "/>
</bind>
</comp>

<comp id="286" class="1005" name="phi_mul837_read_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="10" slack="1"/>
<pin id="288" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul837_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="12" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="12" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="12" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="84"><net_src comp="22" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="0" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="91"><net_src comp="2" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="48" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="98"><net_src comp="4" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="48" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="105"><net_src comp="6" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="48" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="112"><net_src comp="8" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="48" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="119"><net_src comp="10" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="48" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="126"><net_src comp="32" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="127"><net_src comp="107" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="133"><net_src comp="32" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="134"><net_src comp="100" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="140"><net_src comp="32" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="141"><net_src comp="93" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="147"><net_src comp="32" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="148"><net_src comp="86" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="154"><net_src comp="32" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="155"><net_src comp="114" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="160"><net_src comp="24" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="165"><net_src comp="26" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="170"><net_src comp="24" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="178"><net_src comp="171" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="36" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="171" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="38" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="195"><net_src comp="186" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="200"><net_src comp="192" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="204"><net_src comp="196" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="206"><net_src comp="201" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="207"><net_src comp="201" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="208"><net_src comp="201" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="209"><net_src comp="201" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="214"><net_src comp="189" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="50" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="222"><net_src comp="52" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="189" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="224"><net_src comp="54" pin="0"/><net_sink comp="216" pin=2"/></net>

<net id="225"><net_src comp="56" pin="0"/><net_sink comp="216" pin=3"/></net>

<net id="233"><net_src comp="226" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="38" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="239"><net_src comp="229" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="66" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="246"><net_src comp="235" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="229" pin="2"/><net_sink comp="241" pin=1"/></net>

<net id="248"><net_src comp="24" pin="0"/><net_sink comp="241" pin=2"/></net>

<net id="253"><net_src comp="180" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="258"><net_src comp="210" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="263"><net_src comp="241" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="267"><net_src comp="68" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="269"><net_src comp="264" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="270"><net_src comp="264" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="271"><net_src comp="264" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="275"><net_src comp="72" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="277"><net_src comp="272" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="278"><net_src comp="272" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="282"><net_src comp="76" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="284"><net_src comp="279" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="285"><net_src comp="279" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="289"><net_src comp="80" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="196" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4 | {2 }
	Port: conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3 | {2 }
	Port: conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2 | {2 }
	Port: conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1 | {2 }
	Port: conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255 | {2 }
 - Input state : 
	Port: conv2_Pipeline_BW : phi_mul837 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln63 : 1
		add_ln63 : 1
		br_ln63 : 2
		zext_ln65 : 1
		add_ln65 : 2
		zext_ln65_3 : 3
		conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_85 : 4
		conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_86 : 4
		conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_87 : 4
		conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_88 : 4
		conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_89 : 4
		add_ln63_4 : 1
		trunc_ln : 1
		switch_ln65 : 2
		store_ln65 : 5
		store_ln65 : 5
		store_ln65 : 5
		store_ln65 : 5
		store_ln65 : 5
		add_ln63_5 : 1
		icmp_ln63_2 : 2
		select_ln63 : 3
		store_ln63 : 2
		store_ln63 : 2
		store_ln63 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |       add_ln63_fu_180      |    0    |    15   |
|    add   |       add_ln65_fu_196      |    0    |    17   |
|          |      add_ln63_4_fu_210     |    0    |    24   |
|          |      add_ln63_5_fu_229     |    0    |    15   |
|----------|----------------------------|---------|---------|
|   icmp   |      icmp_ln63_fu_174      |    0    |    15   |
|          |     icmp_ln63_2_fu_235     |    0    |    15   |
|----------|----------------------------|---------|---------|
|  select  |     select_ln63_fu_241     |    0    |    8    |
|----------|----------------------------|---------|---------|
|   read   | phi_mul837_read_read_fu_80 |    0    |    0    |
|----------|----------------------------|---------|---------|
|   zext   |      zext_ln65_fu_192      |    0    |    0    |
|          |     zext_ln65_3_fu_201     |    0    |    0    |
|----------|----------------------------|---------|---------|
|partselect|       trunc_ln_fu_216      |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   109   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|   phi_mul822_reg_272  |   17   |
|phi_mul837_read_reg_286|   10   |
|  phi_urem824_reg_264  |    8   |
|       w_reg_279       |    8   |
+-----------------------+--------+
|         Total         |   43   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   109  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   43   |    -   |
+-----------+--------+--------+
|   Total   |   43   |   109  |
+-----------+--------+--------+
