
    // PXA300

    MFPR_REG_VALUE_SETTING(0x00B4,  MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_S06mA    |   0),    /*GPIO0   */    /* 0                  */
    MFPR_REG_VALUE_SETTING(0x00B8,  MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_S06mA    |   0),    /*GPIO1   */    /* 0                  */
    MFPR_REG_VALUE_SETTING(0x00BC,  MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_S06mA    |   0),    /*GPIO2   */    /* 0                  */
    MFPR_REG_VALUE_SETTING(0x027C,  MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F03mA    |   4),    /*GPIO3   */    /* MMC1_D0            */
    MFPR_REG_VALUE_SETTING(0x0280,  MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F03mA    |   4),    /*GPIO4   */    /* MMC1_D1            */
    MFPR_REG_VALUE_SETTING(0x0284,  MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F03mA    |   4),    /*GPIO5   */    /* MMC1_D2            */
    MFPR_REG_VALUE_SETTING(0x0288,  MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F03mA    |   4),    /*GPIO6   */    /* MMC1_D3            */
    MFPR_REG_VALUE_SETTING(0x028C,  MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F03mA    |   4),    /*GPIO7   */    /* MMC1_CLK           */
    MFPR_REG_VALUE_SETTING(0x0290,  MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F03mA    |   4),    /*GPIO8   */    /* MMC1_CMD           */
    MFPR_REG_VALUE_SETTING(0x0294,  MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F06mA    |   4),    /*GPIO9   */    /* MMC2_DAT0          */
    MFPR_REG_VALUE_SETTING(0x0298,  MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F03mA    |   4),    /*GPIO10  */    /* MMC2_DAT1          */
    MFPR_REG_VALUE_SETTING(0x029C,  MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F03mA    |   4),    /*GPIO11  */    /* MMC2_DAT2          */
    MFPR_REG_VALUE_SETTING(0x02A0,  MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F03mA    |   4),    /*GPIO12  */    /* MMC2_DAT3          */
    MFPR_REG_VALUE_SETTING(0x02A4,  MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F06mA    |   4),    /*GPIO13  */    /* MMC2_CLK           */
    MFPR_REG_VALUE_SETTING(0x02A8,  MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F06mA    |   4),    /*GPIO14  */    /* MMC2_CMD           */
    MFPR_REG_VALUE_SETTING(0x02AC,  MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |   MFPR_FUNC_D3_to_D0_AUTO_UNLOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_S06mA    |   0),    /*GPIO15  */    /* 0                  */
    MFPR_REG_VALUE_SETTING(0x02B0,  MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |   MFPR_FUNC_D3_to_D0_AUTO_UNLOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_S06mA    |   0),    /*GPIO16  */    /* 0                  */
    MFPR_REG_VALUE_SETTING(0x02B4,  MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |   MFPR_FUNC_D3_to_D0_AUTO_UNLOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F03mA    |   0),    /*GPIO17  */    /* LDO8_EN            */
    MFPR_REG_VALUE_SETTING(0x02B8,  MFPR_FUNC_PULL_EN_at_RUN    |     MFPR_FUNC_PULL_HI |   MFPR_FUNC_D3_to_D0_AUTO_UNLOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_FALL  |   MFPR_DRIVE_S06mA    |   0),    /*GPIO18  */    /* IRQ_N              */
    MFPR_REG_VALUE_SETTING(0x02BC,  MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |   MFPR_FUNC_D3_to_D0_AUTO_UNLOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F03mA    |   0),    /*GPIO19  */    /* CCM_FLASH          */
    MFPR_REG_VALUE_SETTING(0x02C0,  MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |   MFPR_FUNC_D3_to_D0_AUTO_UNLOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_S06mA    |   0),    /*GPIO20  */    /* AP_IO20            */
    MFPR_REG_VALUE_SETTING(0x02C4,  MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |   MFPR_FUNC_D3_to_D0_AUTO_UNLOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F01mA    |   1),    /*GPIO21  */    /* I2C_SCL            */
    MFPR_REG_VALUE_SETTING(0x02C8,  MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |   MFPR_FUNC_D3_to_D0_AUTO_UNLOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F01mA    |   1),    /*GPIO22  */    /* I2C_SDA            */
    MFPR_REG_VALUE_SETTING(0x02CC,  MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |   MFPR_FUNC_D3_to_D0_AUTO_UNLOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F03mA    |   0),    /*GPIO23  */    /* CAM_VGA_STANDBY    */
    MFPR_REG_VALUE_SETTING(0x02D0,  MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |   MFPR_FUNC_D3_to_D0_AUTO_UNLOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F03mA    |   0),    /*GPIO24  */    /* LCDBLK_CTL         */
    MFPR_REG_VALUE_SETTING(0x02D4,  MFPR_FUNC_PULL_DIS_at_RUN   |     MFPR_FUNC_PULL_HI |   MFPR_FUNC_D3_to_D0_AUTO_UNLOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F03mA    |   2),    /*GPIO25  */    /* I2S_CLK            */
    MFPR_REG_VALUE_SETTING(0x02D8,  MFPR_FUNC_PULL_DIS_at_RUN   |     MFPR_FUNC_PULL_HI |   MFPR_FUNC_D3_to_D0_AUTO_UNLOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F03mA    |   2),    /*GPIO26  */    /* I2S_FRM            */
    MFPR_REG_VALUE_SETTING(0x0400,  MFPR_FUNC_PULL_DIS_at_RUN   |     MFPR_FUNC_PULL_HI |   MFPR_FUNC_D3_to_D0_AUTO_UNLOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F03mA    |   2),    /*GPIO27  */    /* I2S_TXD            */
    MFPR_REG_VALUE_SETTING(0x0404,  MFPR_FUNC_PULL_DIS_at_RUN   |     MFPR_FUNC_PULL_LO |          MFPR_FUNC_D3_to_D0_LOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F03mA    |   2),    /*GPIO28  */    /* I2S_RXD            */
    MFPR_REG_VALUE_SETTING(0x0408,  MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |   MFPR_FUNC_D3_to_D0_AUTO_UNLOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F03mA    |   0),    /*GPIO29  */    /* UART_SWITCH        */
    MFPR_REG_VALUE_SETTING(0x040C,  MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F06mA    |   2),    /*GPIO30  */    /* UART1_RXD          */
    MFPR_REG_VALUE_SETTING(0x0410,  MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F06mA    |   2),    /*GPIO31  */    /* UART1_TXD          */
    MFPR_REG_VALUE_SETTING(0x0414,  MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F06mA    |   2),    /*GPIO32  */    /* UART1_CTS          */
    MFPR_REG_VALUE_SETTING(0x0418,   MFPR_FUNC_PULL_EN_at_RUN   |     MFPR_FUNC_PULL_HI |   MFPR_FUNC_D3_to_D0_AUTO_UNLOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F03mA    |   0),    /*GPIO33  */    /* IRQ_ANA            */
    MFPR_REG_VALUE_SETTING(0x041C,   MFPR_FUNC_PULL_EN_at_RUN   |     MFPR_FUNC_PULL_HI |   MFPR_FUNC_D3_to_D0_AUTO_UNLOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F03mA    |   0),    /*GPIO34  */    /* /FM2010_RST        */
    MFPR_REG_VALUE_SETTING(0x0420,   MFPR_FUNC_PULL_EN_at_RUN   |     MFPR_FUNC_PULL_HI |   MFPR_FUNC_D3_to_D0_AUTO_UNLOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F02mA    |   0),    /*GPIO35  */    /* UART1_RI           */
    MFPR_REG_VALUE_SETTING(0x0424,  MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F06mA    |   0),    /*GPIO36  */    /* RF_ATE             */
    MFPR_REG_VALUE_SETTING(0x0428,  MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F06mA    |   2),    /*GPIO37  */    /* UART1_RTS          */
    MFPR_REG_VALUE_SETTING(0x042C,  MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |   MFPR_FUNC_D3_to_D0_AUTO_UNLOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F03mA    |   0),    /*GPIO38  */    /* /SPK_SD            */
    MFPR_REG_VALUE_SETTING(0x0430,  MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F03mA    |   1),    /*GPIO39  */    /* CI_DATA00          */
    MFPR_REG_VALUE_SETTING(0x0434,  MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F03mA    |   1),    /*GPIO40  */    /* CI_DATA01          */
    MFPR_REG_VALUE_SETTING(0x0438,  MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F03mA    |   1),    /*GPIO41  */    /* CI_DATA02          */
    MFPR_REG_VALUE_SETTING(0x043C,  MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F03mA    |   1),    /*GPIO42  */    /* CI_DATA03          */
    MFPR_REG_VALUE_SETTING(0x0440,  MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F03mA    |   1),    /*GPIO43  */    /* CI_DATA04          */
    MFPR_REG_VALUE_SETTING(0x0444,  MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F03mA    |   1),    /*GPIO44  */    /* CI_DATA05          */
    MFPR_REG_VALUE_SETTING(0x0448,  MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F03mA    |   1),    /*GPIO45  */    /* CI_DATA06          */
    MFPR_REG_VALUE_SETTING(0x044C,  MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F03mA    |   0),    /*GPIO46  */    /* CI_DATA07          */
    MFPR_REG_VALUE_SETTING(0x0450,  MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_S06mA    |   0),    /*GPIO47  */    /* 0                  */
    MFPR_REG_VALUE_SETTING(0x0454,  MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_S06mA    |   0),    /*GPIO48  */    /* 0                  */
    MFPR_REG_VALUE_SETTING(0x0458,  MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F03mA    |   0),    /*GPIO49  */    /* CI_MCLK            */
    MFPR_REG_VALUE_SETTING(0x045C,  MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F03mA    |   0),    /*GPIO50  */    /* CI_PCLK            */
    MFPR_REG_VALUE_SETTING(0x0460,  MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F03mA    |   0),    /*GPIO51  */    /* CI_HSYNC           */
    MFPR_REG_VALUE_SETTING(0x0464,  MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F03mA    |   0),    /*GPIO52  */    /* CI_VSYNC           */
    MFPR_REG_VALUE_SETTING(0x0468,  MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_S06mA    |   0),    /*GPIO53  */    /* LCD_TYPE           */
    MFPR_REG_VALUE_SETTING(0x046C,  MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F02mA    |   1),    /*GPIO54  */    /* LCD_DATA00         */
    MFPR_REG_VALUE_SETTING(0x0470,  MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F02mA    |   1),    /*GPIO55  */    /* LCD_DATA01         */
    MFPR_REG_VALUE_SETTING(0x0474,  MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F02mA    |   1),    /*GPIO56  */    /* LCD_DATA02         */
    MFPR_REG_VALUE_SETTING(0x0478,  MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F02mA    |   1),    /*GPIO57  */    /* LCD_DATA03         */
    MFPR_REG_VALUE_SETTING(0x047C,  MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F02mA    |   1),    /*GPIO58  */    /* LCD_DATA04         */
    MFPR_REG_VALUE_SETTING(0x0480,  MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F02mA    |   1),    /*GPIO59  */    /* LCD_DATA05         */
    MFPR_REG_VALUE_SETTING(0x0484,  MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F02mA    |   1),    /*GPIO60  */    /* LCD_DATA06         */
    MFPR_REG_VALUE_SETTING(0x0488,  MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F02mA    |   1),    /*GPIO61  */    /* LCD_DATA07         */
    MFPR_REG_VALUE_SETTING(0x048C,  MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F02mA    |   1),    /*GPIO62  */    /* LCD_DATA08         */
    MFPR_REG_VALUE_SETTING(0x0490,  MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F02mA    |   1),    /*GPIO63  */    /* LCD_DATA09         */
    MFPR_REG_VALUE_SETTING(0x0494,  MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F02mA    |   1),    /*GPIO64  */    /* LCD_DATA10         */
    MFPR_REG_VALUE_SETTING(0x0498,  MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F02mA    |   1),    /*GPIO65  */    /* LCD_DATA11         */
    MFPR_REG_VALUE_SETTING(0x049C,  MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F02mA    |   1),    /*GPIO66  */    /* LCD_DATA12         */
    MFPR_REG_VALUE_SETTING(0x04A0,  MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F02mA    |   1),    /*GPIO67  */    /* LCD_DATA13         */
    MFPR_REG_VALUE_SETTING(0x04A4,  MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F02mA    |   1),    /*GPIO68  */    /* LCD_DATA14         */
    MFPR_REG_VALUE_SETTING(0x04A8,  MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F02mA    |   1),    /*GPIO69  */    /* LCD_DATA15         */
    MFPR_REG_VALUE_SETTING(0x04AC,  MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F02mA    |   1),    /*GPIO70  */    /* LCD_DATA16         */
    MFPR_REG_VALUE_SETTING(0x04B0,  MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F02mA    |   1),    /*GPIO71  */    /* LCD_DATA17         */
    MFPR_REG_VALUE_SETTING(0x04B4,  MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F02mA    |   1),    /*GPIO72  */    /* LCD_FCLK_RD        */
    MFPR_REG_VALUE_SETTING(0x04B8,  MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F02mA    |   1),    /*GPIO73  */    /* LCD_LCLK_RS        */
    MFPR_REG_VALUE_SETTING(0x04BC,  MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F02mA    |   1),    /*GPIO74  */    /* LCD_PCLK_WR        */
    MFPR_REG_VALUE_SETTING(0x04C0,  MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F02mA    |   0),    /*GPIO75  */    /* LCD_BIAS           */
    MFPR_REG_VALUE_SETTING(0x04C4,  MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |   MFPR_FUNC_D3_to_D0_AUTO_UNLOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F03mA    |   0),    /*GPIO76  */    /* /LCD_RESET         */
    MFPR_REG_VALUE_SETTING(0x04C8,  MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |   MFPR_FUNC_D3_to_D0_AUTO_UNLOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F03mA    |   0),    /*GPIO77  */    /* MTV_RESET          */
    MFPR_REG_VALUE_SETTING(0x04CC,  MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |   MFPR_FUNC_D3_to_D0_AUTO_UNLOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F03mA    |   0),    /*GPIO78  */    /* TV_POWERON1        */
    MFPR_REG_VALUE_SETTING(0x04D0,  MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_S06mA    |   0),    /*GPIO79  */    /* MTV_IRQ            */
    MFPR_REG_VALUE_SETTING(0x04D4,  MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |   MFPR_FUNC_D3_to_D0_AUTO_UNLOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F03mA    |   0),    /*GPIO80  */    /* BT_RESET_N         */
    MFPR_REG_VALUE_SETTING(0x04D8,  MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |   MFPR_FUNC_D3_to_D0_AUTO_UNLOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F03mA    |   0),    /*GPIO81  */    /* LCD_SCLK           */
    MFPR_REG_VALUE_SETTING(0X04DC,  MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |   MFPR_FUNC_D3_to_D0_AUTO_UNLOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F03mA    |   0),    /*GPIO82  */    /* CARDRTC_EN         */
    MFPR_REG_VALUE_SETTING(0X04E0,  MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_S06mA    |   0),    /*GPIO83  */    /* MTV_ANT_SW1        */
    MFPR_REG_VALUE_SETTING(0x04E4,  MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_S06mA    |   0),    /*GPIO84  */    /* LCD_SDO            */
    MFPR_REG_VALUE_SETTING(0x04E8,  MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |   MFPR_FUNC_D3_to_D0_AUTO_UNLOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F02mA    |   2),    /*GPIO85  */    /* SSP1_CLK           */
    MFPR_REG_VALUE_SETTING(0x04EC,  MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |   MFPR_FUNC_D3_to_D0_AUTO_UNLOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F02mA    |   2),    /*GPIO86  */    /* SSP1_FRM           */
    MFPR_REG_VALUE_SETTING(0x04F0,   MFPR_FUNC_PULL_EN_at_RUN   |     MFPR_FUNC_PULL_LO |   MFPR_FUNC_D3_to_D0_AUTO_UNLOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F02mA    |   0),    /*GPIO87  */    /* SSP1_TXD           */
    MFPR_REG_VALUE_SETTING(0x04F4,  MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |   MFPR_FUNC_D3_to_D0_AUTO_UNLOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F02mA    |   2),    /*GPIO88  */    /* SSP1_RXD           */
    MFPR_REG_VALUE_SETTING(0x04F8,  MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |   MFPR_FUNC_D3_to_D0_AUTO_UNLOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F03mA    |   0),    /*GPIO89  */    /* LCD_SDI            */
    MFPR_REG_VALUE_SETTING(0x04FC,  MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |   MFPR_FUNC_D3_to_D0_AUTO_UNLOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F03mA    |   0),    /*GPIO90  */    /* MTV_ANT_SW2        */
    MFPR_REG_VALUE_SETTING(0x0500,  MFPR_FUNC_PULL_DIS_at_RUN   |     MFPR_FUNC_PULL_LO |          MFPR_FUNC_D3_to_D0_LOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F06mA    |   1),    /*GPIO91  */    /* PCM_CLK_BB         */
    MFPR_REG_VALUE_SETTING(0x0504,  MFPR_FUNC_PULL_DIS_at_RUN   |     MFPR_FUNC_PULL_LO |          MFPR_FUNC_D3_to_D0_LOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F06mA    |   1),    /*GPIO92  */    /* PCM_FRM_BB         */
    MFPR_REG_VALUE_SETTING(0x0508,  MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_S06mA    |   0),    /*GPIO93  */    /* 0                  */
    MFPR_REG_VALUE_SETTING(0x050C,  MFPR_FUNC_PULL_DIS_at_RUN   |     MFPR_FUNC_PULL_LO |          MFPR_FUNC_D3_to_D0_LOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F06mA    |   1),    /*GPIO94  */    /* PCM_RXD_BB         */
    MFPR_REG_VALUE_SETTING(0x0510,  MFPR_FUNC_PULL_DIS_at_RUN   |     MFPR_FUNC_PULL_LO |          MFPR_FUNC_D3_to_D0_LOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F06mA    |   1),    /*GPIO95  */    /* SSP4_CLK           */
    MFPR_REG_VALUE_SETTING(0x0514,  MFPR_FUNC_PULL_DIS_at_RUN   |     MFPR_FUNC_PULL_LO |          MFPR_FUNC_D3_to_D0_LOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F06mA    |   1),    /*GPIO96  */    /* SSP4_CS            */
    MFPR_REG_VALUE_SETTING(0x0518,  MFPR_FUNC_PULL_DIS_at_RUN   |     MFPR_FUNC_PULL_LO |          MFPR_FUNC_D3_to_D0_LOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F06mA    |   1),    /*GPIO97  */    /* SSP4_SDO           */
    MFPR_REG_VALUE_SETTING(0x051C,  MFPR_FUNC_PULL_DIS_at_RUN   |     MFPR_FUNC_PULL_LO |          MFPR_FUNC_D3_to_D0_LOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F06mA    |   1),    /*GPIO98  */    /* SSP4_SDI           */
    MFPR_REG_VALUE_SETTING(0x0600,  MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |   MFPR_FUNC_D3_to_D0_AUTO_UNLOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F03mA    |   0),    /*GPIO99  */    /* TV_POWERON2        */
    MFPR_REG_VALUE_SETTING(0x0604,  MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_S06mA    |   0),    /*GPIO100 */    /* 0                  */
    MFPR_REG_VALUE_SETTING(0x0608,  MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_S06mA    |   0),    /*GPIO101 */    /* USB_OTG_P          */
    MFPR_REG_VALUE_SETTING(0x060C,  MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_S06mA    |   0),    /*GPIO102 */    /* USB_OTG_N          */
    MFPR_REG_VALUE_SETTING(0x0610,  MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |   MFPR_FUNC_D3_to_D0_AUTO_UNLOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F03mA    |   0),    /*GPIO103 */    /* CTL_RED            */
    MFPR_REG_VALUE_SETTING(0x0614,  MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_S06mA    |   0),    /*GPIO104 */    /* 0                  */
    MFPR_REG_VALUE_SETTING(0x0618,  MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |   MFPR_FUNC_D3_to_D0_AUTO_UNLOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F03mA    |   0),    /*GPIO105 */    /* CAM_RESET_N        */
    MFPR_REG_VALUE_SETTING(0x061C,  MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |   MFPR_FUNC_D3_to_D0_AUTO_UNLOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F03mA    |   0),    /*GPIO106 */    /* CCM_STANDBY        */
    MFPR_REG_VALUE_SETTING(0x0620,  MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |   MFPR_FUNC_D3_to_D0_AUTO_UNLOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F03mA    |   0),    /*GPIO107 */    /* TP_AP_ATE          */
    MFPR_REG_VALUE_SETTING(0x0624,   MFPR_FUNC_PULL_EN_at_RUN   |     MFPR_FUNC_PULL_HI |   MFPR_FUNC_D3_to_D0_AUTO_UNLOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F03mA    |   0),    /*GPIO108 */    /* /FM2010_PWD        */
    MFPR_REG_VALUE_SETTING(0x0628,  MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F02mA    |   1),    /*GPIO109 */    /* UART3_TXD          */
    MFPR_REG_VALUE_SETTING(0x062C,  MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F02mA    |   1),    /*GPIO110 */    /* UART3_RXD          */
    MFPR_REG_VALUE_SETTING(0x0630,  MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F02mA    |   1),    /*GPIO111 */    /* UART2_RTS          */
    MFPR_REG_VALUE_SETTING(0x0634,  MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F02mA    |   1),    /*GPIO112 */    /* UART2_RXD          */
    MFPR_REG_VALUE_SETTING(0x0638,  MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F02mA    |   1),    /*GPIO113 */    /* UART2_TXD          */
    MFPR_REG_VALUE_SETTING(0x063C,  MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F02mA    |   1),    /*GPIO114 */    /* UART2_CTS          */
    MFPR_REG_VALUE_SETTING(0x0640,  MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |   MFPR_FUNC_D3_to_D0_AUTO_UNLOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F02mA    |   1),    /*GPIO115 */    /* KEY_ROW0           */
    MFPR_REG_VALUE_SETTING(0x0644,  MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |   MFPR_FUNC_D3_to_D0_AUTO_UNLOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F02mA    |   1),    /*GPIO116 */    /* KEY_ROW1           */
    MFPR_REG_VALUE_SETTING(0x0648,  MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |   MFPR_FUNC_D3_to_D0_AUTO_UNLOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F02mA    |   1),    /*GPIO117 */    /* KEY_ROW2           */
    MFPR_REG_VALUE_SETTING(0x064C,  MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |   MFPR_FUNC_D3_to_D0_AUTO_UNLOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F02mA    |   1),    /*GPIO118 */    /* KEY_ROW3           */
    MFPR_REG_VALUE_SETTING(0x0650,  MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |   MFPR_FUNC_D3_to_D0_AUTO_UNLOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F02mA    |   1),    /*GPIO119 */    /* KEY_ROW4           */
    MFPR_REG_VALUE_SETTING(0x0654,  MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_S06mA    |   0),    /*GPIO120 */    /* BB_WAKE_AP         */
    MFPR_REG_VALUE_SETTING(0x0658,  MFPR_FUNC_PULL_DIS_at_RUN   |     MFPR_FUNC_PULL_LO |   MFPR_FUNC_D3_to_D0_AUTO_UNLOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F02mA    |   1),    /*GPIO121 */    /* KEY_COL0           */
    MFPR_REG_VALUE_SETTING(0x065C,  MFPR_FUNC_PULL_DIS_at_RUN   |     MFPR_FUNC_PULL_LO |   MFPR_FUNC_D3_to_D0_AUTO_UNLOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F02mA    |   1),    /*GPIO122 */    /* KEY_COL1           */
    MFPR_REG_VALUE_SETTING(0x0660,  MFPR_FUNC_PULL_DIS_at_RUN   |     MFPR_FUNC_PULL_LO |   MFPR_FUNC_D3_to_D0_AUTO_UNLOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F02mA    |   1),    /*GPIO123 */    /* KEY_COL2           */
    MFPR_REG_VALUE_SETTING(0x0664,  MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_S06mA    |   0),    /*GPIO124 */    /* BT_WAKE_AP         */
    MFPR_REG_VALUE_SETTING(0x0668,  MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |   MFPR_FUNC_D3_to_D0_AUTO_UNLOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F03mA    |   0),    /*GPIO125 */    /* AP_RST_BB          */
    MFPR_REG_VALUE_SETTING(0x066C,  MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F06mA    |   3),    /*GPIO126 */    /* CLK_POUT           */
    MFPR_REG_VALUE_SETTING(0x0670,   MFPR_FUNC_PULL_EN_at_RUN   |     MFPR_FUNC_PULL_LO |          MFPR_FUNC_D3_to_D0_LOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F04mA    |   0),    /*GPIO127 */    /* /LCD_CS            */

    MFPR_REG_VALUE_SETTING(0x0674,  MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |   MFPR_FUNC_D3_to_D0_AUTO_UNLOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F03mA    |   0),    /*GPIO0_2 */    /* CHG_CURRENT        */
    MFPR_REG_VALUE_SETTING(0x0678,  MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |   MFPR_FUNC_D3_to_D0_AUTO_UNLOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F03mA    |   0),    /*GPIO1_2 */    /* MTV_VCC33EN        */
    MFPR_REG_VALUE_SETTING(0x02DC,  MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |   MFPR_FUNC_D3_to_D0_AUTO_UNLOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F03mA    |   0),    /*GPIO2_2 */    /* 13M_EN             */
    MFPR_REG_VALUE_SETTING(0x02E0,  MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_S06mA    |   0),    /*GPIO3_2 */    /* 0                  */
    MFPR_REG_VALUE_SETTING(0x02E4,  MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |   MFPR_FUNC_D3_to_D0_AUTO_UNLOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F03mA    |   0),    /*GPIO4_2 */    /* BB_ON              */
    MFPR_REG_VALUE_SETTING(0x02E8,  MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |   MFPR_FUNC_D3_to_D0_AUTO_UNLOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F03mA    |   0),    /*GPIO5_2 */    /* FLIGHT_EN          */
    MFPR_REG_VALUE_SETTING(0x02EC,  MFPR_FUNC_PULL_EN_at_RUN    |   MFPR_FUNC_PULL_HI   |   MFPR_FUNC_D3_to_D0_AUTO_UNLOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F03mA    |   0),    /*GPIO6_2 */    /* /DOK               */

    MFPR_REG_VALUE_SETTING(0,0)        /* End Flag */


