/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [5:0] _01_;
  reg [9:0] _02_;
  reg [7:0] _03_;
  wire celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire [3:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [10:0] celloutsig_0_15z;
  wire [18:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  reg [14:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [16:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [3:0] celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire [5:0] celloutsig_0_30z;
  wire [13:0] celloutsig_0_33z;
  wire [2:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [18:0] celloutsig_0_3z;
  wire [8:0] celloutsig_0_40z;
  wire [3:0] celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire [7:0] celloutsig_0_53z;
  wire [2:0] celloutsig_0_5z;
  wire [3:0] celloutsig_0_65z;
  wire celloutsig_0_68z;
  wire [7:0] celloutsig_0_69z;
  wire [8:0] celloutsig_0_6z;
  reg [2:0] celloutsig_0_7z;
  wire celloutsig_0_9z;
  reg [9:0] celloutsig_1_12z;
  wire [7:0] celloutsig_1_14z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire [12:0] celloutsig_1_3z;
  wire [6:0] celloutsig_1_4z;
  wire [9:0] celloutsig_1_5z;
  wire [8:0] celloutsig_1_6z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~in_data[13];
  assign celloutsig_0_9z = ~celloutsig_0_3z[15];
  always_ff @(posedge clkin_data[96], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _02_ <= 10'h000;
    else _02_ <= { _01_[5], celloutsig_0_6z };
  always_ff @(posedge clkin_data[128], posedge clkin_data[64])
    if (clkin_data[64]) _03_ <= 8'h00;
    else _03_ <= in_data[150:143];
  reg [6:0] _08_;
  always_ff @(negedge clkin_data[96], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _08_ <= 7'h00;
    else _08_ <= { celloutsig_0_5z[2], celloutsig_0_7z, celloutsig_0_7z };
  assign { _00_, _01_ } = _08_;
  assign celloutsig_0_53z = { celloutsig_0_17z, celloutsig_0_30z, celloutsig_0_21z } / { 1'h1, celloutsig_0_40z[6], celloutsig_0_11z, celloutsig_0_25z, celloutsig_0_23z };
  assign celloutsig_0_65z = celloutsig_0_53z[3:0] / { 1'h1, celloutsig_0_5z };
  assign celloutsig_1_14z = celloutsig_1_6z[8:1] / { 1'h1, in_data[119:113] };
  assign celloutsig_0_17z = { celloutsig_0_3z[17:10], celloutsig_0_2z } == celloutsig_0_15z[8:0];
  assign celloutsig_1_18z = celloutsig_1_6z[7:0] === { celloutsig_1_14z[7:1], celloutsig_1_17z };
  assign celloutsig_0_18z = celloutsig_0_16z[5:2] <= { celloutsig_0_5z[1:0], celloutsig_0_13z, celloutsig_0_13z };
  assign celloutsig_0_22z = ! { celloutsig_0_3z[7], celloutsig_0_10z, celloutsig_0_18z, celloutsig_0_7z, celloutsig_0_13z, celloutsig_0_1z, celloutsig_0_6z };
  assign celloutsig_0_26z = { celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_25z, celloutsig_0_25z } || { celloutsig_0_20z[7:0], celloutsig_0_18z, celloutsig_0_18z, celloutsig_0_19z };
  assign celloutsig_0_35z = { celloutsig_0_30z[5], celloutsig_0_20z, celloutsig_0_0z } < { celloutsig_0_30z[4:0], celloutsig_0_33z };
  assign celloutsig_0_5z = { celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_2z } % { 1'h1, in_data[5:4] };
  assign celloutsig_0_6z = { in_data[10:8], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_0z } % { 1'h1, celloutsig_0_3z[17:10] };
  assign celloutsig_0_10z = _01_[3:1] % { 1'h1, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_30z = { celloutsig_0_17z, celloutsig_0_7z, celloutsig_0_24z, celloutsig_0_3z[15] } % { 1'h1, celloutsig_0_16z[9:6], celloutsig_0_25z };
  assign celloutsig_0_49z = celloutsig_0_20z[7:4] % { 1'h1, celloutsig_0_27z[1:0], celloutsig_0_1z };
  assign celloutsig_0_11z = { celloutsig_0_5z, celloutsig_0_2z } % { 1'h1, celloutsig_0_2z, celloutsig_0_9z, in_data[0] };
  assign celloutsig_0_33z = { celloutsig_0_16z[6:0], celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_26z, celloutsig_0_0z, celloutsig_0_3z[15] } % { 1'h1, celloutsig_0_16z[16:5], celloutsig_0_24z };
  assign celloutsig_0_16z = celloutsig_0_3z[15] ? { celloutsig_0_3z[17:16], 1'h1, celloutsig_0_3z[14:3], celloutsig_0_4z, celloutsig_0_5z } : in_data[40:22];
  assign celloutsig_0_34z = - in_data[44:42];
  assign celloutsig_1_19z = - celloutsig_1_4z[5:2];
  assign celloutsig_0_15z = - celloutsig_0_3z[18:8];
  assign celloutsig_0_2z = in_data[70] & celloutsig_0_0z;
  assign celloutsig_1_1z = | in_data[138:135];
  assign celloutsig_0_4z = ~^ { celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_1_17z = ~^ { celloutsig_1_12z[5:4], celloutsig_1_12z };
  assign celloutsig_0_21z = ~^ { in_data[60:50], celloutsig_0_7z, celloutsig_0_17z, celloutsig_0_0z, celloutsig_0_17z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_0_68z = ^ celloutsig_0_16z[12:2];
  assign celloutsig_0_1z = ^ { in_data[86:83], celloutsig_0_0z };
  assign celloutsig_0_13z = ^ { celloutsig_0_6z[6:2], celloutsig_0_11z };
  assign celloutsig_0_23z = ^ celloutsig_0_6z[6:2];
  assign celloutsig_1_2z = { in_data[159:158], celloutsig_1_1z } << { _03_[3:2], celloutsig_1_1z };
  assign celloutsig_1_3z = in_data[116:104] << { in_data[167:164], _03_, celloutsig_1_1z };
  assign celloutsig_1_4z = { celloutsig_1_2z[1], celloutsig_1_2z, celloutsig_1_2z } << { celloutsig_1_3z[11:6], celloutsig_1_1z };
  assign celloutsig_0_3z = { in_data[77:61], celloutsig_0_1z, celloutsig_0_2z } << in_data[55:37];
  assign celloutsig_0_69z = _02_[9:2] >> { celloutsig_0_65z[1], celloutsig_0_49z, celloutsig_0_10z };
  assign celloutsig_1_5z = { in_data[124:122], celloutsig_1_4z } >> { celloutsig_1_4z[2:1], _03_ };
  assign celloutsig_0_20z = { in_data[9], celloutsig_0_3z[15], celloutsig_0_19z } >> { in_data[21:8], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_18z };
  assign celloutsig_1_6z = celloutsig_1_5z[9:1] - celloutsig_1_5z[9:1];
  assign celloutsig_0_27z = { celloutsig_0_11z[0], celloutsig_0_9z, celloutsig_0_17z, celloutsig_0_24z } - { celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_24z };
  assign celloutsig_0_40z = { celloutsig_0_6z[5:3], celloutsig_0_30z } ^ { celloutsig_0_15z[4:2], celloutsig_0_34z, celloutsig_0_13z, celloutsig_0_22z, celloutsig_0_35z };
  assign celloutsig_0_12z = ~((celloutsig_0_10z[0] & celloutsig_0_0z) | celloutsig_0_5z[2]);
  assign celloutsig_0_24z = ~((celloutsig_0_17z & celloutsig_0_17z) | celloutsig_0_17z);
  assign celloutsig_0_25z = ~((celloutsig_0_3z[15] & celloutsig_0_10z[0]) | celloutsig_0_17z);
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_7z = 3'h0;
    else if (!clkin_data[0]) celloutsig_0_7z = in_data[29:27];
  always_latch
    if (clkin_data[64]) celloutsig_1_12z = 10'h000;
    else if (clkin_data[32]) celloutsig_1_12z = in_data[152:143];
  always_latch
    if (celloutsig_1_18z) celloutsig_0_19z = 15'h0000;
    else if (clkin_data[0]) celloutsig_0_19z = { celloutsig_0_10z[0], celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_3z[15], celloutsig_0_6z };
  assign { out_data[128], out_data[99:96], out_data[32], out_data[7:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_68z, celloutsig_0_69z };
endmodule
