
e
%s %s
410*	simulator2$
Vivado Simulator2default:default2
2013.32default:defaultZ43-3977
h
%s
*	simulator2T
@Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.2default:default
Ê
Running: %s
333*	simulator2ž
‰D:/Xilinx/Vivado/2013.3/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot test_fft_stage_behav --prj E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav/test_fft_stage.prj work.test_fft_stage work.glbl 2default:defaultZ43-3449
b
.Multi-threading is on. Using %s slave threads
406*	simulator2
22default:defaultZ43-3954
H
+Determining compilation order of HDL files
286*	simulatorZ43-3402
°
+Analyzing Verilog file "%s" into library %s165*xsimverific2K
7E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/sub.v2default:default2
work2default:defaultZ10-165
°
+Analyzing Verilog file "%s" into library %s165*xsimverific2K
7E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/add.v2default:default2
work2default:defaultZ10-165
º
+Analyzing Verilog file "%s" into library %s165*xsimverific2U
AE:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/flp32_add_sub.v2default:default2
work2default:defaultZ10-165
Å
+Analyzing Verilog file "%s" into library %s165*xsimverific2`
LE:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/flp32_complex_subtracter.v2default:default2
work2default:defaultZ10-165
À
+Analyzing Verilog file "%s" into library %s165*xsimverific2[
GE:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/flp32_complex_adder.v2default:default2
work2default:defaultZ10-165
¶
+Analyzing Verilog file "%s" into library %s165*xsimverific2Q
=E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/butterfly.v2default:default2
work2default:defaultZ10-165
·
+Analyzing Verilog file "%s" into library %s165*xsimverific2R
>E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/fft_stage4.v2default:default2
work2default:defaultZ10-165
Â
0event expressions must result in a singular type634*xsimverific2T
>E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/fft_stage4.v2default:default2
562default:default8@Z10-634
Ã
0event expressions must result in a singular type634*xsimverific2T
>E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/fft_stage4.v2default:default2
1072default:default8@Z10-634
Ã
0event expressions must result in a singular type634*xsimverific2T
>E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/fft_stage4.v2default:default2
1582default:default8@Z10-634
·
+Analyzing Verilog file "%s" into library %s165*xsimverific2R
>E:/Leo/DSPIC_final/DSPIC_final.srcs/sim_1/new/test_fft_stage.v2default:default2
work2default:defaultZ10-165
¨
+Analyzing Verilog file "%s" into library %s165*xsimverific2C
/D:/Xilinx/Vivado/2013.3/data/verilog/src/glbl.v2default:default2
work2default:defaultZ10-165
9
Starting static elaboration
342*	simulatorZ43-3458
£
Bactual bit length %s differs from formal bit length %s for port %s278*xsimverific2
12default:default2
322default:default2

out_i_real2default:default2T
>E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/fft_stage4.v2default:default2
232default:default8@Z10-278
:
Completed static elaboration
280*	simulatorZ43-3396
D
'Starting simulation data flow analysis
341*	simulatorZ43-3457
E
(Completed simulation data flow analysis
279*	simulatorZ43-3395
[
%Time Resolution for simulation is %s
344*	simulator2
1ps2default:defaultZ43-3460
O
Compiling module %s405*	simulator2
	work.add
2default:defaultZ43-3953
O
Compiling module %s405*	simulator2
	work.sub
2default:defaultZ43-3953
Y
Compiling module %s405*	simulator2'
work.flp32_add_sub
2default:defaultZ43-3953
_
Compiling module %s405*	simulator2-
work.flp32_complex_adder
2default:defaultZ43-3953
d
Compiling module %s405*	simulator22
work.flp32_complex_subtracter
2default:defaultZ43-3953
U
Compiling module %s405*	simulator2#
work.butterfly
2default:defaultZ43-3953
V
Compiling module %s405*	simulator2$
work.fft_stage4
2default:defaultZ43-3953
Z
Compiling module %s405*	simulator2(
work.test_fft_stage
2default:defaultZ43-3953
P
Compiling module %s405*	simulator2

work.glbl
2default:defaultZ43-3953
c
/Waiting for %s sub-compilation(s) to finish...
381*	simulator2
22default:defaultZ43-3497
d
Built simulation snapshot %s
278*	simulator2(
test_fft_stage_behav2default:defaultZ43-3394


End Record