# Design Explorer: Shortcut to "D:\KTU\SkaitmenineLogika\Trigeriai(Lab2)\asdas\asdas.aws" design added.
designverincludedir -clear
designverlibrarysim -PL -clear
designverlibrarysim -L -clear
designverlibrarysim -PL pmi_work
designverlibrarysim ovi_xp2
designverdefinemacro -clear
addfile D:/KTU/SkaitmenineLogika/Trigeriai(Lab2)/impl1/DviejuPakopuTrigeris.vhd
# Adding file D:\KTU\SkaitmenineLogika\Trigeriai(Lab2)\impl1\DviejuPakopuTrigeris.vhd ... Done
addfile D:/KTU/SkaitmenineLogika/Trigeriai(Lab2)/impl1/StatinisTrigeris.vhd
# Adding file D:\KTU\SkaitmenineLogika\Trigeriai(Lab2)\impl1\StatinisTrigeris.vhd ... Done
vlib D:/KTU/SkaitmenineLogika/Trigeriai(Lab2)/asdas/work
# Adding library O.K.
adel -all
# Library contents cleared.
vcom -dbg -work work D:/KTU/SkaitmenineLogika/Trigeriai(Lab2)/impl1/DviejuPakopuTrigeris.vhd
# File: D:\KTU\SkaitmenineLogika\Trigeriai(Lab2)\impl1\DviejuPakopuTrigeris.vhd
# Compile Entity "DVIEJUPAKOPUTRIGERIS"
# Compile Architecture "SCHEMATIC" of Entity "DVIEJUPAKOPUTRIGERIS"
# Compile success 0 Errors 0 Warnings  Analysis time :  63.0 [ms]
vcom -dbg -work work D:/KTU/SkaitmenineLogika/Trigeriai(Lab2)/impl1/StatinisTrigeris.vhd
# File: D:\KTU\SkaitmenineLogika\Trigeriai(Lab2)\impl1\StatinisTrigeris.vhd
# Compile Entity "STATINISTRIGERIS"
# Compile Architecture "SCHEMATIC" of Entity "STATINISTRIGERIS"
# Compile success 0 Errors 0 Warnings  Analysis time :  46.0 [ms]
entity DVIEJUPAKOPUTRIGERIS
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
vsim +access +r DVIEJUPAKOPUTRIGERIS -PL pmi_work -L ovi_xp2
# ELBREAD: Elaboration process.
# ELBREAD: Error: You do not have a valid license to simulate VHDL unit 'work.DVIEJUPAKOPUTRIGERIS'.
# Contact Aldec for ordering information - sales@aldec.com.
# ELBREAD: Error: Elaboration process completed with errors.
# Design: Error: Elaboration failed
# Error: VSIM: cannot select specified top-level
add wave *
# Error: Accelerated Waveform: Simulation database is not connected. Initialize simulation or load simulation database by opening waveform file (AWC, ASDB).
# Error: Simulation not initialized.
#     while executing
# "error "Simulation not initialized.""
#     (procedure "run" line 6)
#     invoked from within
# "run 1000ns"
#     (file "D:/KTU/SkaitmenineLogika/Trigeriai(Lab2)/asdas/asdas.ado" line 28)
#     invoked from within
# "source {D:/KTU/SkaitmenineLogika/Trigeriai(Lab2)/asdas/asdas.ado}"
#     invoked from within
# "interp eval $slave "source $source_file""
SetActiveLib -work
comp -include "D:\KTU\SkaitmenineLogika\Trigeriai(Lab2)\impl1\DviejuPakopuTrigeris.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: D:\KTU\SkaitmenineLogika\Trigeriai(Lab2)\asdas\..\impl1\DviejuPakopuTrigeris.vhd
# Compile Entity "DVIEJUPAKOPUTRIGERIS"
# Compile Architecture "SCHEMATIC" of Entity "DVIEJUPAKOPUTRIGERIS"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
comp -include "$dsn\src\TestBench\dviejupakoputrigeris_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: D:\KTU\SkaitmenineLogika\Trigeriai(Lab2)\asdas\src\TestBench\dviejupakoputrigeris_TB.vhd
# Compile Entity "dviejupakoputrigeris_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "dviejupakoputrigeris_tb"
# Compile Configuration "TESTBENCH_FOR_dviejupakoputrigeris"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
asim +access +r TESTBENCH_FOR_dviejupakoputrigeris 
# ELBREAD: Elaboration process.
# ELBREAD: Error: You do not have a valid license to simulate VHDL unit 'work.testbench_for_dviejupakoputrigeris'.
# Contact Aldec for ordering information - sales@aldec.com.
# ELBREAD: Error: Elaboration process completed with errors.
# Design: Error: Elaboration failed
# Error: VSIM: cannot select specified top-level
# Error: DO_001 in file D:\KTU\SkaitmenineLogika\Trigeriai(Lab2)\asdas\src\TestBench\dviejupakoputrigeris_TB_runtest.do line 4
# Error: Cannot run D:\KTU\SkaitmenineLogika\Trigeriai(Lab2)\asdas\src\TestBench\dviejupakoputrigeris_TB_runtest.do
SetActiveLib -work
comp -include "D:\KTU\SkaitmenineLogika\Trigeriai(Lab2)\impl1\DviejuPakopuTrigeris.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: D:\KTU\SkaitmenineLogika\Trigeriai(Lab2)\asdas\..\impl1\DviejuPakopuTrigeris.vhd
# Compile Entity "DVIEJUPAKOPUTRIGERIS"
# Compile Architecture "SCHEMATIC" of Entity "DVIEJUPAKOPUTRIGERIS"
# Compile success 0 Errors 0 Warnings  Analysis time :  46.0 [ms]
comp -include "$dsn\src\TestBench\dviejupakoputrigeris_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: D:\KTU\SkaitmenineLogika\Trigeriai(Lab2)\asdas\src\TestBench\dviejupakoputrigeris_TB.vhd
# Compile Entity "dviejupakoputrigeris_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "dviejupakoputrigeris_tb"
# Compile Configuration "TESTBENCH_FOR_dviejupakoputrigeris"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
asim +access +r TESTBENCH_FOR_dviejupakoputrigeris 
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7247 kB (elbread=1280 elab2=5817 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location D:\KTU\SkaitmenineLogika\Trigeriai(Lab2)\asdas\src\wave.asdb
#  9:28 PM, Sunday, June 4, 2017
#  Simulation has been initialized
wave 
wave -noreg CLK
wave -noreg x2
wave -noreg x3
wave -noreg x4
wave -noreg RESET
wave -noreg Q2
wave -noreg nQ2
wave -noreg Q1
wave -noreg D
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\dviejupakoputrigeris_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_dviejupakoputrigeris 
# 9 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'D:/KTU/SkaitmenineLogika/Trigeriai(Lab2)/asdas/src/wave.asdb'.
run @200ns
# KERNEL: stopped at time: 200 ns
# Waveform file 'untitled.awc' connected to 'D:/KTU/SkaitmenineLogika/Trigeriai(Lab2)/asdas/src/wave.asdb'.
