// Seed: 1721063900
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
endmodule
module module_1 (
    input wire id_0#(
        .id_20(1),
        .id_21(1'b0),
        .id_22(id_21)
    ),
    input tri1 id_1,
    output tri0 id_2,
    input wand id_3,
    input wor id_4,
    input tri1 id_5,
    input supply1 id_6,
    input uwire id_7,
    output supply1 id_8
    , id_23,
    input tri id_9,
    output wand id_10,
    input tri0 id_11,
    input supply0 id_12,
    input wire id_13,
    input wand id_14,
    output tri0 id_15,
    input wor id_16,
    input supply0 id_17,
    output supply1 id_18
);
  assign id_18 = 1;
  wire id_24;
  id_25(
      .id_0(id_9),
      .id_1(id_5),
      .id_2(~1'h0),
      .id_3(1),
      .id_4(id_16),
      .id_5(id_26),
      .id_6(id_22),
      .id_7(1),
      .id_8(id_2),
      .id_9(1'b0)
  );
  if (id_22) begin : LABEL_0
    assign id_2 = 1'b0;
    wire id_27;
    id_28(
        .id_0(), .id_1(1), .id_2(1), .id_3(1)
    );
  end else begin : LABEL_0
    wire id_29;
  end
  wire id_30;
  module_0 modCall_1 (
      id_27,
      id_22,
      id_29,
      id_29
  );
  id_31(
      .id_0(1'd0)
  );
endmodule
