// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module activation_accelerator_float_safe_softmax_Pipeline_find_max_blocks (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        max_val,
        x_1_address0,
        x_1_ce0,
        x_1_q0,
        x_1_address1,
        x_1_ce1,
        x_1_q1,
        x_2_address0,
        x_2_ce0,
        x_2_q0,
        x_2_address1,
        x_2_ce1,
        x_2_q1,
        x_3_address0,
        x_3_ce0,
        x_3_q0,
        x_3_address1,
        x_3_ce1,
        x_3_q1,
        x_0_address0,
        x_0_ce0,
        x_0_q0,
        x_0_address1,
        x_0_ce1,
        x_0_q1,
        max_val_1_out,
        max_val_1_out_ap_vld,
        grp_fu_753_p_din0,
        grp_fu_753_p_din1,
        grp_fu_753_p_opcode,
        grp_fu_753_p_dout0,
        grp_fu_753_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 8'd1;
parameter    ap_ST_fsm_pp0_stage1 = 8'd2;
parameter    ap_ST_fsm_pp0_stage2 = 8'd4;
parameter    ap_ST_fsm_pp0_stage3 = 8'd8;
parameter    ap_ST_fsm_pp0_stage4 = 8'd16;
parameter    ap_ST_fsm_pp0_stage5 = 8'd32;
parameter    ap_ST_fsm_pp0_stage6 = 8'd64;
parameter    ap_ST_fsm_pp0_stage7 = 8'd128;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] max_val;
output  [12:0] x_1_address0;
output   x_1_ce0;
input  [31:0] x_1_q0;
output  [12:0] x_1_address1;
output   x_1_ce1;
input  [31:0] x_1_q1;
output  [12:0] x_2_address0;
output   x_2_ce0;
input  [31:0] x_2_q0;
output  [12:0] x_2_address1;
output   x_2_ce1;
input  [31:0] x_2_q1;
output  [12:0] x_3_address0;
output   x_3_ce0;
input  [31:0] x_3_q0;
output  [12:0] x_3_address1;
output   x_3_ce1;
input  [31:0] x_3_q1;
output  [12:0] x_0_address0;
output   x_0_ce0;
input  [31:0] x_0_q0;
output  [12:0] x_0_address1;
output   x_0_ce1;
input  [31:0] x_0_q1;
output  [31:0] max_val_1_out;
output   max_val_1_out_ap_vld;
output  [31:0] grp_fu_753_p_din0;
output  [31:0] grp_fu_753_p_din1;
output  [4:0] grp_fu_753_p_opcode;
input  [0:0] grp_fu_753_p_dout0;
output   grp_fu_753_p_ce;

reg ap_idle;
reg x_1_ce0;
reg x_1_ce1;
reg x_2_ce0;
reg x_2_ce1;
reg x_3_ce0;
reg x_3_ce1;
reg x_0_ce0;
reg x_0_ce1;
reg max_val_1_out_ap_vld;

(* fsm_encoding = "none" *) reg   [7:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state10_pp0_stage1_iter1;
wire    ap_block_pp0_stage1_subdone;
reg   [0:0] tmp_reg_1201;
reg    ap_condition_exit_pp0_iter0_stage1;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_state8_pp0_stage7_iter0;
wire    ap_block_pp0_stage7_subdone;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state9_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
reg   [15:0] i_reg_1195;
wire   [0:0] tmp_fu_216_p3;
reg   [31:0] max_val_1_load_1_reg_1245;
wire    ap_block_pp0_stage1_11001;
wire   [31:0] max_val_3_fu_358_p4;
reg   [31:0] max_val_3_reg_1252;
wire   [31:0] max_val_5_fu_369_p4;
reg   [31:0] max_val_5_reg_1259;
wire   [31:0] max_val_7_fu_379_p4;
reg   [31:0] max_val_7_reg_1266;
wire   [31:0] max_val_9_fu_389_p4;
reg   [31:0] max_val_9_reg_1273;
wire   [31:0] max_val_12_fu_399_p4;
reg   [31:0] max_val_12_reg_1280;
wire   [31:0] max_val_2_fu_409_p4;
reg   [31:0] max_val_2_reg_1287;
wire   [31:0] max_val_11_fu_419_p4;
reg   [31:0] max_val_11_reg_1294;
wire   [31:0] max_val_16_fu_452_p3;
reg   [31:0] max_val_16_reg_1301;
wire   [31:0] max_val_4_fu_542_p3;
reg   [31:0] max_val_4_reg_1308;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_pp0_stage2_11001;
wire   [31:0] max_val_6_fu_631_p3;
reg   [31:0] max_val_6_reg_1315;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_pp0_stage3_11001;
wire   [31:0] max_val_8_fu_720_p3;
reg   [31:0] max_val_8_reg_1322;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state5_pp0_stage4_iter0;
wire    ap_block_pp0_stage4_11001;
wire   [31:0] max_val_10_fu_809_p3;
reg   [31:0] max_val_10_reg_1329;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_state6_pp0_stage5_iter0;
wire    ap_block_pp0_stage5_11001;
wire   [31:0] max_val_13_fu_898_p3;
reg   [31:0] max_val_13_reg_1336;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_state7_pp0_stage6_iter0;
wire    ap_block_pp0_stage6_11001;
wire   [31:0] max_val_14_fu_987_p3;
reg   [31:0] max_val_14_reg_1343;
wire    ap_block_pp0_stage7_11001;
wire   [31:0] max_val_15_fu_1076_p3;
reg   [31:0] max_val_15_reg_1350;
reg    ap_enable_reg_pp0_iter0_reg;
wire   [63:0] zext_ln254_fu_238_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln254_1_fu_261_p1;
wire   [63:0] zext_ln254_2_fu_272_p1;
wire   [63:0] zext_ln254_3_fu_293_p1;
wire   [63:0] zext_ln254_4_fu_314_p1;
wire   [63:0] zext_ln254_5_fu_335_p1;
reg   [31:0] max_val_1_fu_78;
wire   [31:0] max_val_17_fu_1165_p3;
reg   [31:0] ap_sig_allocacmp_max_val_1_load_1;
wire    ap_block_pp0_stage1;
wire    ap_loop_init;
reg   [15:0] idx_fu_82;
wire   [15:0] add_ln245_fu_340_p2;
reg   [15:0] ap_sig_allocacmp_i;
wire    ap_block_pp0_stage1_01001;
reg   [31:0] grp_fu_199_p0;
reg   [31:0] grp_fu_199_p1;
wire    ap_block_pp0_stage2;
wire    ap_block_pp0_stage3;
wire    ap_block_pp0_stage4;
wire    ap_block_pp0_stage5;
wire    ap_block_pp0_stage6;
wire    ap_block_pp0_stage7;
wire   [12:0] lshr_ln_fu_228_p4;
wire   [14:0] trunc_ln245_fu_224_p1;
wire   [14:0] add_ln252_fu_245_p2;
wire   [12:0] lshr_ln254_1_fu_251_p4;
wire   [12:0] add_ln254_fu_266_p2;
wire   [14:0] add_ln252_1_fu_277_p2;
wire   [12:0] lshr_ln254_2_fu_283_p4;
wire   [14:0] add_ln252_2_fu_298_p2;
wire   [12:0] lshr_ln254_3_fu_304_p4;
wire   [14:0] add_ln254_1_fu_319_p2;
wire   [12:0] lshr_ln254_4_fu_325_p4;
wire   [1:0] trunc_ln254_fu_355_p1;
wire   [15:0] add_ln252_3_fu_429_p2;
wire   [0:0] tmp_1_fu_434_p3;
wire   [31:0] tmp_7_fu_442_p4;
wire   [31:0] bitcast_ln259_fu_460_p1;
wire   [31:0] bitcast_ln259_1_fu_477_p1;
wire   [7:0] tmp_5_fu_463_p4;
wire   [22:0] trunc_ln259_fu_473_p1;
wire   [0:0] icmp_ln259_1_fu_500_p2;
wire   [0:0] icmp_ln259_fu_494_p2;
wire   [7:0] tmp_6_fu_480_p4;
wire   [22:0] trunc_ln259_1_fu_490_p1;
wire   [0:0] icmp_ln259_3_fu_518_p2;
wire   [0:0] icmp_ln259_2_fu_512_p2;
wire   [0:0] or_ln259_fu_506_p2;
wire   [0:0] or_ln259_1_fu_524_p2;
wire   [0:0] and_ln259_fu_530_p2;
wire   [0:0] and_ln259_1_fu_536_p2;
wire   [31:0] bitcast_ln259_2_fu_549_p1;
wire   [31:0] bitcast_ln259_3_fu_566_p1;
wire   [7:0] tmp_2_fu_552_p4;
wire   [22:0] trunc_ln259_2_fu_562_p1;
wire   [0:0] icmp_ln259_5_fu_589_p2;
wire   [0:0] icmp_ln259_4_fu_583_p2;
wire   [7:0] tmp_3_fu_569_p4;
wire   [22:0] trunc_ln259_3_fu_579_p1;
wire   [0:0] icmp_ln259_7_fu_607_p2;
wire   [0:0] icmp_ln259_6_fu_601_p2;
wire   [0:0] or_ln259_3_fu_613_p2;
wire   [0:0] or_ln259_2_fu_595_p2;
wire   [0:0] and_ln259_2_fu_619_p2;
wire   [0:0] and_ln259_3_fu_625_p2;
wire   [31:0] bitcast_ln259_4_fu_638_p1;
wire   [31:0] bitcast_ln259_5_fu_655_p1;
wire   [7:0] tmp_8_fu_641_p4;
wire   [22:0] trunc_ln259_4_fu_651_p1;
wire   [0:0] icmp_ln259_9_fu_678_p2;
wire   [0:0] icmp_ln259_8_fu_672_p2;
wire   [7:0] tmp_9_fu_658_p4;
wire   [22:0] trunc_ln259_5_fu_668_p1;
wire   [0:0] icmp_ln259_11_fu_696_p2;
wire   [0:0] icmp_ln259_10_fu_690_p2;
wire   [0:0] or_ln259_5_fu_702_p2;
wire   [0:0] or_ln259_4_fu_684_p2;
wire   [0:0] and_ln259_4_fu_708_p2;
wire   [0:0] and_ln259_5_fu_714_p2;
wire   [31:0] bitcast_ln259_6_fu_727_p1;
wire   [31:0] bitcast_ln259_7_fu_744_p1;
wire   [7:0] tmp_11_fu_730_p4;
wire   [22:0] trunc_ln259_6_fu_740_p1;
wire   [0:0] icmp_ln259_13_fu_767_p2;
wire   [0:0] icmp_ln259_12_fu_761_p2;
wire   [7:0] tmp_12_fu_747_p4;
wire   [22:0] trunc_ln259_7_fu_757_p1;
wire   [0:0] icmp_ln259_15_fu_785_p2;
wire   [0:0] icmp_ln259_14_fu_779_p2;
wire   [0:0] or_ln259_7_fu_791_p2;
wire   [0:0] or_ln259_6_fu_773_p2;
wire   [0:0] and_ln259_6_fu_797_p2;
wire   [0:0] and_ln259_7_fu_803_p2;
wire   [31:0] bitcast_ln259_8_fu_816_p1;
wire   [31:0] bitcast_ln259_9_fu_833_p1;
wire   [7:0] tmp_14_fu_819_p4;
wire   [22:0] trunc_ln259_8_fu_829_p1;
wire   [0:0] icmp_ln259_17_fu_856_p2;
wire   [0:0] icmp_ln259_16_fu_850_p2;
wire   [7:0] tmp_15_fu_836_p4;
wire   [22:0] trunc_ln259_9_fu_846_p1;
wire   [0:0] icmp_ln259_19_fu_874_p2;
wire   [0:0] icmp_ln259_18_fu_868_p2;
wire   [0:0] or_ln259_9_fu_880_p2;
wire   [0:0] or_ln259_8_fu_862_p2;
wire   [0:0] and_ln259_8_fu_886_p2;
wire   [0:0] and_ln259_9_fu_892_p2;
wire   [31:0] bitcast_ln259_10_fu_905_p1;
wire   [31:0] bitcast_ln259_11_fu_922_p1;
wire   [7:0] tmp_17_fu_908_p4;
wire   [22:0] trunc_ln259_10_fu_918_p1;
wire   [0:0] icmp_ln259_21_fu_945_p2;
wire   [0:0] icmp_ln259_20_fu_939_p2;
wire   [7:0] tmp_18_fu_925_p4;
wire   [22:0] trunc_ln259_11_fu_935_p1;
wire   [0:0] icmp_ln259_23_fu_963_p2;
wire   [0:0] icmp_ln259_22_fu_957_p2;
wire   [0:0] or_ln259_11_fu_969_p2;
wire   [0:0] or_ln259_10_fu_951_p2;
wire   [0:0] and_ln259_10_fu_975_p2;
wire   [0:0] and_ln259_11_fu_981_p2;
wire   [31:0] bitcast_ln259_12_fu_994_p1;
wire   [31:0] bitcast_ln259_13_fu_1011_p1;
wire   [7:0] tmp_20_fu_997_p4;
wire   [22:0] trunc_ln259_12_fu_1007_p1;
wire   [0:0] icmp_ln259_25_fu_1034_p2;
wire   [0:0] icmp_ln259_24_fu_1028_p2;
wire   [7:0] tmp_21_fu_1014_p4;
wire   [22:0] trunc_ln259_13_fu_1024_p1;
wire   [0:0] icmp_ln259_27_fu_1052_p2;
wire   [0:0] icmp_ln259_26_fu_1046_p2;
wire   [0:0] or_ln259_13_fu_1058_p2;
wire   [0:0] or_ln259_12_fu_1040_p2;
wire   [0:0] and_ln259_12_fu_1064_p2;
wire   [0:0] and_ln259_13_fu_1070_p2;
wire   [31:0] bitcast_ln259_14_fu_1083_p1;
wire   [31:0] bitcast_ln259_15_fu_1100_p1;
wire   [7:0] tmp_23_fu_1086_p4;
wire   [22:0] trunc_ln259_14_fu_1096_p1;
wire   [0:0] icmp_ln259_29_fu_1123_p2;
wire   [0:0] icmp_ln259_28_fu_1117_p2;
wire   [7:0] tmp_24_fu_1103_p4;
wire   [22:0] trunc_ln259_15_fu_1113_p1;
wire   [0:0] icmp_ln259_31_fu_1141_p2;
wire   [0:0] icmp_ln259_30_fu_1135_p2;
wire   [0:0] or_ln259_15_fu_1147_p2;
wire   [0:0] or_ln259_14_fu_1129_p2;
wire   [0:0] and_ln259_14_fu_1153_p2;
wire   [0:0] and_ln259_15_fu_1159_p2;
wire    ap_block_pp0_stage1_00001;
wire    ap_block_pp0_stage2_00001;
wire    ap_block_pp0_stage3_00001;
wire    ap_block_pp0_stage4_00001;
wire    ap_block_pp0_stage5_00001;
wire    ap_block_pp0_stage6_00001;
wire    ap_block_pp0_stage7_00001;
wire    ap_block_pp0_stage0_00001;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [7:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to1;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage4_subdone;
wire    ap_block_pp0_stage5_subdone;
wire    ap_block_pp0_stage6_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 8'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

activation_accelerator_mux_22_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_22_32_1_1_U145(
    .din0(32'd0),
    .din1(x_1_q1),
    .din2(trunc_ln254_fu_355_p1),
    .dout(max_val_3_fu_358_p4)
);

activation_accelerator_mux_22_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_22_32_1_1_U146(
    .din0(32'd0),
    .din1(x_2_q1),
    .din2(trunc_ln254_fu_355_p1),
    .dout(max_val_5_fu_369_p4)
);

activation_accelerator_mux_22_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_22_32_1_1_U147(
    .din0(32'd0),
    .din1(x_3_q1),
    .din2(trunc_ln254_fu_355_p1),
    .dout(max_val_7_fu_379_p4)
);

activation_accelerator_mux_22_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_22_32_1_1_U148(
    .din0(32'd0),
    .din1(x_0_q1),
    .din2(trunc_ln254_fu_355_p1),
    .dout(max_val_9_fu_389_p4)
);

activation_accelerator_mux_22_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_22_32_1_1_U149(
    .din0(32'd0),
    .din1(x_1_q0),
    .din2(trunc_ln254_fu_355_p1),
    .dout(max_val_12_fu_399_p4)
);

activation_accelerator_mux_22_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_22_32_1_1_U150(
    .din0(32'd0),
    .din1(x_2_q0),
    .din2(trunc_ln254_fu_355_p1),
    .dout(max_val_2_fu_409_p4)
);

activation_accelerator_mux_22_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_22_32_1_1_U151(
    .din0(32'd0),
    .din1(x_3_q0),
    .din2(trunc_ln254_fu_355_p1),
    .dout(max_val_11_fu_419_p4)
);

activation_accelerator_mux_22_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_22_32_1_1_U152(
    .din0(32'd0),
    .din1(x_0_q0),
    .din2(trunc_ln254_fu_355_p1),
    .dout(tmp_7_fu_442_p4)
);

activation_accelerator_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage1),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage1)) begin
            ap_enable_reg_pp0_iter0_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_fu_216_p3 == 1'd0))) begin
            idx_fu_82 <= add_ln245_fu_340_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            idx_fu_82 <= 16'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_val_1_fu_78 <= max_val;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        max_val_1_fu_78 <= max_val_17_fu_1165_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_reg_1195 <= ap_sig_allocacmp_i;
        max_val_15_reg_1350 <= max_val_15_fu_1076_p3;
        tmp_reg_1201 <= ap_sig_allocacmp_i[32'd15];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_1201 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        max_val_10_reg_1329 <= max_val_10_fu_809_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_1201 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        max_val_11_reg_1294 <= max_val_11_fu_419_p4;
        max_val_12_reg_1280 <= max_val_12_fu_399_p4;
        max_val_16_reg_1301 <= max_val_16_fu_452_p3;
        max_val_1_load_1_reg_1245 <= ap_sig_allocacmp_max_val_1_load_1;
        max_val_2_reg_1287 <= max_val_2_fu_409_p4;
        max_val_3_reg_1252 <= max_val_3_fu_358_p4;
        max_val_5_reg_1259 <= max_val_5_fu_369_p4;
        max_val_7_reg_1266 <= max_val_7_fu_379_p4;
        max_val_9_reg_1273 <= max_val_9_fu_389_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_1201 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        max_val_13_reg_1336 <= max_val_13_fu_898_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_1201 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        max_val_14_reg_1343 <= max_val_14_fu_987_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_1201 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        max_val_4_reg_1308 <= max_val_4_fu_542_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_1201 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        max_val_6_reg_1315 <= max_val_6_fu_631_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_1201 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        max_val_8_reg_1322 <= max_val_8_fu_720_p3;
    end
end

always @ (*) begin
    if (((tmp_reg_1201 == 1'd1) & (1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage7_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i = 16'd1;
    end else begin
        ap_sig_allocacmp_i = idx_fu_82;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_sig_allocacmp_max_val_1_load_1 = max_val_17_fu_1165_p3;
    end else begin
        ap_sig_allocacmp_max_val_1_load_1 = max_val_1_fu_78;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_199_p0 = max_val_16_reg_1301;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_199_p0 = max_val_11_reg_1294;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_199_p0 = max_val_2_reg_1287;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_199_p0 = max_val_12_reg_1280;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_199_p0 = max_val_9_reg_1273;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_199_p0 = max_val_7_reg_1266;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_199_p0 = max_val_5_reg_1259;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_199_p0 = max_val_3_fu_358_p4;
    end else begin
        grp_fu_199_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_199_p1 = max_val_15_fu_1076_p3;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_199_p1 = max_val_14_fu_987_p3;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_199_p1 = max_val_13_fu_898_p3;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_199_p1 = max_val_10_fu_809_p3;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_199_p1 = max_val_8_fu_720_p3;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_199_p1 = max_val_6_fu_631_p3;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_199_p1 = max_val_4_fu_542_p3;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_199_p1 = ap_sig_allocacmp_max_val_1_load_1;
    end else begin
        grp_fu_199_p1 = 'bx;
    end
end

always @ (*) begin
    if (((tmp_reg_1201 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        max_val_1_out_ap_vld = 1'b1;
    end else begin
        max_val_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_0_ce0 = 1'b1;
    end else begin
        x_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_0_ce1 = 1'b1;
    end else begin
        x_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_1_ce0 = 1'b1;
    end else begin
        x_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_1_ce1 = 1'b1;
    end else begin
        x_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_2_ce0 = 1'b1;
    end else begin
        x_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_2_ce1 = 1'b1;
    end else begin
        x_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_3_ce0 = 1'b1;
    end else begin
        x_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_3_ce1 = 1'b1;
    end else begin
        x_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_idle_pp0_1to1 == 1'b1) & (ap_start_int == 1'b0)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b1 == ap_condition_exit_pp0_iter0_stage1)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln245_fu_340_p2 = (ap_sig_allocacmp_i + 16'd8);

assign add_ln252_1_fu_277_p2 = (trunc_ln245_fu_224_p1 + 15'd5);

assign add_ln252_2_fu_298_p2 = (trunc_ln245_fu_224_p1 + 15'd6);

assign add_ln252_3_fu_429_p2 = (i_reg_1195 + 16'd7);

assign add_ln252_fu_245_p2 = (trunc_ln245_fu_224_p1 + 15'd3);

assign add_ln254_1_fu_319_p2 = (trunc_ln245_fu_224_p1 + 15'd7);

assign add_ln254_fu_266_p2 = (lshr_ln_fu_228_p4 + 13'd1);

assign and_ln259_10_fu_975_p2 = (or_ln259_11_fu_969_p2 & or_ln259_10_fu_951_p2);

assign and_ln259_11_fu_981_p2 = (grp_fu_753_p_dout0 & and_ln259_10_fu_975_p2);

assign and_ln259_12_fu_1064_p2 = (or_ln259_13_fu_1058_p2 & or_ln259_12_fu_1040_p2);

assign and_ln259_13_fu_1070_p2 = (grp_fu_753_p_dout0 & and_ln259_12_fu_1064_p2);

assign and_ln259_14_fu_1153_p2 = (or_ln259_15_fu_1147_p2 & or_ln259_14_fu_1129_p2);

assign and_ln259_15_fu_1159_p2 = (grp_fu_753_p_dout0 & and_ln259_14_fu_1153_p2);

assign and_ln259_1_fu_536_p2 = (grp_fu_753_p_dout0 & and_ln259_fu_530_p2);

assign and_ln259_2_fu_619_p2 = (or_ln259_3_fu_613_p2 & or_ln259_2_fu_595_p2);

assign and_ln259_3_fu_625_p2 = (grp_fu_753_p_dout0 & and_ln259_2_fu_619_p2);

assign and_ln259_4_fu_708_p2 = (or_ln259_5_fu_702_p2 & or_ln259_4_fu_684_p2);

assign and_ln259_5_fu_714_p2 = (grp_fu_753_p_dout0 & and_ln259_4_fu_708_p2);

assign and_ln259_6_fu_797_p2 = (or_ln259_7_fu_791_p2 & or_ln259_6_fu_773_p2);

assign and_ln259_7_fu_803_p2 = (grp_fu_753_p_dout0 & and_ln259_6_fu_797_p2);

assign and_ln259_8_fu_886_p2 = (or_ln259_9_fu_880_p2 & or_ln259_8_fu_862_p2);

assign and_ln259_9_fu_892_p2 = (grp_fu_753_p_dout0 & and_ln259_8_fu_886_p2);

assign and_ln259_fu_530_p2 = (or_ln259_fu_506_p2 & or_ln259_1_fu_524_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage1;

assign bitcast_ln259_10_fu_905_p1 = max_val_2_reg_1287;

assign bitcast_ln259_11_fu_922_p1 = max_val_13_reg_1336;

assign bitcast_ln259_12_fu_994_p1 = max_val_11_reg_1294;

assign bitcast_ln259_13_fu_1011_p1 = max_val_14_reg_1343;

assign bitcast_ln259_14_fu_1083_p1 = max_val_16_reg_1301;

assign bitcast_ln259_15_fu_1100_p1 = max_val_15_reg_1350;

assign bitcast_ln259_1_fu_477_p1 = max_val_1_load_1_reg_1245;

assign bitcast_ln259_2_fu_549_p1 = max_val_5_reg_1259;

assign bitcast_ln259_3_fu_566_p1 = max_val_4_reg_1308;

assign bitcast_ln259_4_fu_638_p1 = max_val_7_reg_1266;

assign bitcast_ln259_5_fu_655_p1 = max_val_6_reg_1315;

assign bitcast_ln259_6_fu_727_p1 = max_val_9_reg_1273;

assign bitcast_ln259_7_fu_744_p1 = max_val_8_reg_1322;

assign bitcast_ln259_8_fu_816_p1 = max_val_12_reg_1280;

assign bitcast_ln259_9_fu_833_p1 = max_val_10_reg_1329;

assign bitcast_ln259_fu_460_p1 = max_val_3_reg_1252;

assign grp_fu_753_p_ce = 1'b1;

assign grp_fu_753_p_din0 = grp_fu_199_p0;

assign grp_fu_753_p_din1 = grp_fu_199_p1;

assign grp_fu_753_p_opcode = 5'd2;

assign icmp_ln259_10_fu_690_p2 = ((tmp_9_fu_658_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln259_11_fu_696_p2 = ((trunc_ln259_5_fu_668_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln259_12_fu_761_p2 = ((tmp_11_fu_730_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln259_13_fu_767_p2 = ((trunc_ln259_6_fu_740_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln259_14_fu_779_p2 = ((tmp_12_fu_747_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln259_15_fu_785_p2 = ((trunc_ln259_7_fu_757_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln259_16_fu_850_p2 = ((tmp_14_fu_819_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln259_17_fu_856_p2 = ((trunc_ln259_8_fu_829_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln259_18_fu_868_p2 = ((tmp_15_fu_836_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln259_19_fu_874_p2 = ((trunc_ln259_9_fu_846_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln259_1_fu_500_p2 = ((trunc_ln259_fu_473_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln259_20_fu_939_p2 = ((tmp_17_fu_908_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln259_21_fu_945_p2 = ((trunc_ln259_10_fu_918_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln259_22_fu_957_p2 = ((tmp_18_fu_925_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln259_23_fu_963_p2 = ((trunc_ln259_11_fu_935_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln259_24_fu_1028_p2 = ((tmp_20_fu_997_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln259_25_fu_1034_p2 = ((trunc_ln259_12_fu_1007_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln259_26_fu_1046_p2 = ((tmp_21_fu_1014_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln259_27_fu_1052_p2 = ((trunc_ln259_13_fu_1024_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln259_28_fu_1117_p2 = ((tmp_23_fu_1086_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln259_29_fu_1123_p2 = ((trunc_ln259_14_fu_1096_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln259_2_fu_512_p2 = ((tmp_6_fu_480_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln259_30_fu_1135_p2 = ((tmp_24_fu_1103_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln259_31_fu_1141_p2 = ((trunc_ln259_15_fu_1113_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln259_3_fu_518_p2 = ((trunc_ln259_1_fu_490_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln259_4_fu_583_p2 = ((tmp_2_fu_552_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln259_5_fu_589_p2 = ((trunc_ln259_2_fu_562_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln259_6_fu_601_p2 = ((tmp_3_fu_569_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln259_7_fu_607_p2 = ((trunc_ln259_3_fu_579_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln259_8_fu_672_p2 = ((tmp_8_fu_641_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln259_9_fu_678_p2 = ((trunc_ln259_4_fu_651_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln259_fu_494_p2 = ((tmp_5_fu_463_p4 != 8'd255) ? 1'b1 : 1'b0);

assign lshr_ln254_1_fu_251_p4 = {{add_ln252_fu_245_p2[14:2]}};

assign lshr_ln254_2_fu_283_p4 = {{add_ln252_1_fu_277_p2[14:2]}};

assign lshr_ln254_3_fu_304_p4 = {{add_ln252_2_fu_298_p2[14:2]}};

assign lshr_ln254_4_fu_325_p4 = {{add_ln254_1_fu_319_p2[14:2]}};

assign lshr_ln_fu_228_p4 = {{ap_sig_allocacmp_i[14:2]}};

assign max_val_10_fu_809_p3 = ((and_ln259_7_fu_803_p2[0:0] == 1'b1) ? max_val_9_reg_1273 : max_val_8_reg_1322);

assign max_val_13_fu_898_p3 = ((and_ln259_9_fu_892_p2[0:0] == 1'b1) ? max_val_12_reg_1280 : max_val_10_reg_1329);

assign max_val_14_fu_987_p3 = ((and_ln259_11_fu_981_p2[0:0] == 1'b1) ? max_val_2_reg_1287 : max_val_13_reg_1336);

assign max_val_15_fu_1076_p3 = ((and_ln259_13_fu_1070_p2[0:0] == 1'b1) ? max_val_11_reg_1294 : max_val_14_reg_1343);

assign max_val_16_fu_452_p3 = ((tmp_1_fu_434_p3[0:0] == 1'b1) ? 32'd4286578687 : tmp_7_fu_442_p4);

assign max_val_17_fu_1165_p3 = ((and_ln259_15_fu_1159_p2[0:0] == 1'b1) ? max_val_16_reg_1301 : max_val_15_reg_1350);

assign max_val_1_out = max_val_1_fu_78;

assign max_val_4_fu_542_p3 = ((and_ln259_1_fu_536_p2[0:0] == 1'b1) ? max_val_3_reg_1252 : max_val_1_load_1_reg_1245);

assign max_val_6_fu_631_p3 = ((and_ln259_3_fu_625_p2[0:0] == 1'b1) ? max_val_5_reg_1259 : max_val_4_reg_1308);

assign max_val_8_fu_720_p3 = ((and_ln259_5_fu_714_p2[0:0] == 1'b1) ? max_val_7_reg_1266 : max_val_6_reg_1315);

assign or_ln259_10_fu_951_p2 = (icmp_ln259_21_fu_945_p2 | icmp_ln259_20_fu_939_p2);

assign or_ln259_11_fu_969_p2 = (icmp_ln259_23_fu_963_p2 | icmp_ln259_22_fu_957_p2);

assign or_ln259_12_fu_1040_p2 = (icmp_ln259_25_fu_1034_p2 | icmp_ln259_24_fu_1028_p2);

assign or_ln259_13_fu_1058_p2 = (icmp_ln259_27_fu_1052_p2 | icmp_ln259_26_fu_1046_p2);

assign or_ln259_14_fu_1129_p2 = (icmp_ln259_29_fu_1123_p2 | icmp_ln259_28_fu_1117_p2);

assign or_ln259_15_fu_1147_p2 = (icmp_ln259_31_fu_1141_p2 | icmp_ln259_30_fu_1135_p2);

assign or_ln259_1_fu_524_p2 = (icmp_ln259_3_fu_518_p2 | icmp_ln259_2_fu_512_p2);

assign or_ln259_2_fu_595_p2 = (icmp_ln259_5_fu_589_p2 | icmp_ln259_4_fu_583_p2);

assign or_ln259_3_fu_613_p2 = (icmp_ln259_7_fu_607_p2 | icmp_ln259_6_fu_601_p2);

assign or_ln259_4_fu_684_p2 = (icmp_ln259_9_fu_678_p2 | icmp_ln259_8_fu_672_p2);

assign or_ln259_5_fu_702_p2 = (icmp_ln259_11_fu_696_p2 | icmp_ln259_10_fu_690_p2);

assign or_ln259_6_fu_773_p2 = (icmp_ln259_13_fu_767_p2 | icmp_ln259_12_fu_761_p2);

assign or_ln259_7_fu_791_p2 = (icmp_ln259_15_fu_785_p2 | icmp_ln259_14_fu_779_p2);

assign or_ln259_8_fu_862_p2 = (icmp_ln259_17_fu_856_p2 | icmp_ln259_16_fu_850_p2);

assign or_ln259_9_fu_880_p2 = (icmp_ln259_19_fu_874_p2 | icmp_ln259_18_fu_868_p2);

assign or_ln259_fu_506_p2 = (icmp_ln259_fu_494_p2 | icmp_ln259_1_fu_500_p2);

assign tmp_11_fu_730_p4 = {{bitcast_ln259_6_fu_727_p1[30:23]}};

assign tmp_12_fu_747_p4 = {{bitcast_ln259_7_fu_744_p1[30:23]}};

assign tmp_14_fu_819_p4 = {{bitcast_ln259_8_fu_816_p1[30:23]}};

assign tmp_15_fu_836_p4 = {{bitcast_ln259_9_fu_833_p1[30:23]}};

assign tmp_17_fu_908_p4 = {{bitcast_ln259_10_fu_905_p1[30:23]}};

assign tmp_18_fu_925_p4 = {{bitcast_ln259_11_fu_922_p1[30:23]}};

assign tmp_1_fu_434_p3 = add_ln252_3_fu_429_p2[32'd15];

assign tmp_20_fu_997_p4 = {{bitcast_ln259_12_fu_994_p1[30:23]}};

assign tmp_21_fu_1014_p4 = {{bitcast_ln259_13_fu_1011_p1[30:23]}};

assign tmp_23_fu_1086_p4 = {{bitcast_ln259_14_fu_1083_p1[30:23]}};

assign tmp_24_fu_1103_p4 = {{bitcast_ln259_15_fu_1100_p1[30:23]}};

assign tmp_2_fu_552_p4 = {{bitcast_ln259_2_fu_549_p1[30:23]}};

assign tmp_3_fu_569_p4 = {{bitcast_ln259_3_fu_566_p1[30:23]}};

assign tmp_5_fu_463_p4 = {{bitcast_ln259_fu_460_p1[30:23]}};

assign tmp_6_fu_480_p4 = {{bitcast_ln259_1_fu_477_p1[30:23]}};

assign tmp_8_fu_641_p4 = {{bitcast_ln259_4_fu_638_p1[30:23]}};

assign tmp_9_fu_658_p4 = {{bitcast_ln259_5_fu_655_p1[30:23]}};

assign tmp_fu_216_p3 = ap_sig_allocacmp_i[32'd15];

assign trunc_ln245_fu_224_p1 = ap_sig_allocacmp_i[14:0];

assign trunc_ln254_fu_355_p1 = i_reg_1195[1:0];

assign trunc_ln259_10_fu_918_p1 = bitcast_ln259_10_fu_905_p1[22:0];

assign trunc_ln259_11_fu_935_p1 = bitcast_ln259_11_fu_922_p1[22:0];

assign trunc_ln259_12_fu_1007_p1 = bitcast_ln259_12_fu_994_p1[22:0];

assign trunc_ln259_13_fu_1024_p1 = bitcast_ln259_13_fu_1011_p1[22:0];

assign trunc_ln259_14_fu_1096_p1 = bitcast_ln259_14_fu_1083_p1[22:0];

assign trunc_ln259_15_fu_1113_p1 = bitcast_ln259_15_fu_1100_p1[22:0];

assign trunc_ln259_1_fu_490_p1 = bitcast_ln259_1_fu_477_p1[22:0];

assign trunc_ln259_2_fu_562_p1 = bitcast_ln259_2_fu_549_p1[22:0];

assign trunc_ln259_3_fu_579_p1 = bitcast_ln259_3_fu_566_p1[22:0];

assign trunc_ln259_4_fu_651_p1 = bitcast_ln259_4_fu_638_p1[22:0];

assign trunc_ln259_5_fu_668_p1 = bitcast_ln259_5_fu_655_p1[22:0];

assign trunc_ln259_6_fu_740_p1 = bitcast_ln259_6_fu_727_p1[22:0];

assign trunc_ln259_7_fu_757_p1 = bitcast_ln259_7_fu_744_p1[22:0];

assign trunc_ln259_8_fu_829_p1 = bitcast_ln259_8_fu_816_p1[22:0];

assign trunc_ln259_9_fu_846_p1 = bitcast_ln259_9_fu_833_p1[22:0];

assign trunc_ln259_fu_473_p1 = bitcast_ln259_fu_460_p1[22:0];

assign x_0_address0 = zext_ln254_5_fu_335_p1;

assign x_0_address1 = zext_ln254_1_fu_261_p1;

assign x_1_address0 = zext_ln254_2_fu_272_p1;

assign x_1_address1 = zext_ln254_fu_238_p1;

assign x_2_address0 = zext_ln254_3_fu_293_p1;

assign x_2_address1 = zext_ln254_fu_238_p1;

assign x_3_address0 = zext_ln254_4_fu_314_p1;

assign x_3_address1 = zext_ln254_fu_238_p1;

assign zext_ln254_1_fu_261_p1 = lshr_ln254_1_fu_251_p4;

assign zext_ln254_2_fu_272_p1 = add_ln254_fu_266_p2;

assign zext_ln254_3_fu_293_p1 = lshr_ln254_2_fu_283_p4;

assign zext_ln254_4_fu_314_p1 = lshr_ln254_3_fu_304_p4;

assign zext_ln254_5_fu_335_p1 = lshr_ln254_4_fu_325_p4;

assign zext_ln254_fu_238_p1 = lshr_ln_fu_228_p4;

endmodule //activation_accelerator_float_safe_softmax_Pipeline_find_max_blocks
