// -----------------------------------------------------------------------------
// Auto-Generated by:        __   _ __      _  __
//                          / /  (_) /____ | |/_/
//                         / /__/ / __/ -_)>  <
//                        /____/_/\__/\__/_/|_|
//                     Build your hardware, easily!
//                   https://github.com/enjoy-digital/litex
//
// Filename   : sipeed_tang_mega_138k_pro.v
// Device     : GW5AST-LV138FPG676AES
// LiteX sha1 : 59fc1caac
// Date       : 2024-10-27 19:55:14
//------------------------------------------------------------------------------

`timescale 1ns / 1ps

//------------------------------------------------------------------------------
// Module
//------------------------------------------------------------------------------

module sipeed_tang_mega_138k_pro (
    input  wire          clk50,
    output wire   [14:0] ddram_a,
    output wire    [2:0] ddram_ba,
    output wire          ddram_cas_n,
    output wire          ddram_cke,
    output wire          ddram_clk_n,
    output wire          ddram_clk_p,
    output wire          ddram_cs_n,
    output wire    [3:0] ddram_dm,
    inout  wire   [31:0] ddram_dq,
    inout  wire    [3:0] ddram_dqs_n,
    inout  wire    [3:0] ddram_dqs_p,
    output wire          ddram_odt,
    output wire          ddram_ras_n,
    output wire          ddram_reset_n,
    output wire          ddram_we_n,
    output wire          led_n0,
    output wire          led_n1,
    output wire          led_n2,
    output wire          led_n3,
    output wire          led_n4,
    output wire          led_n5,
    input  wire          rst,
    input  wire          serial_rx,
    output reg           serial_tx
);


//------------------------------------------------------------------------------
// Hierarchy
//------------------------------------------------------------------------------

/*
BaseSoC
└─── crg (_CRG)
│    └─── pll (GW5APLL)
│    │    └─── [PLL]
│    └─── [DHCE]
└─── bus (SoCBusHandler)
│    └─── _interconnect (InterconnectShared)
│    │    └─── arbiter (Arbiter)
│    │    │    └─── rr (RoundRobin)
│    │    └─── decoder (Decoder)
│    │    └─── timeout (Timeout)
│    │    │    └─── waittimer_0* (WaitTimer)
└─── csr (SoCCSRHandler)
└─── irq (SoCIRQHandler)
└─── ctrl (SoCController)
└─── cpu (VexRiscv)
│    └─── [VexRiscv]
└─── rom (SRAM)
└─── sram (SRAM)
└─── identifier (Identifier)
└─── uart_phy (RS232PHY)
│    └─── tx (RS232PHYTX)
│    │    └─── clk_phase_accum (RS232ClkPhaseAccum)
│    │    └─── fsm (FSM)
│    └─── rx (RS232PHYRX)
│    │    └─── clk_phase_accum (RS232ClkPhaseAccum)
│    │    └─── fsm (FSM)
└─── uart (UART)
│    └─── ev (EventManager)
│    │    └─── eventsourceprocess_0* (EventSourceProcess)
│    │    └─── eventsourceprocess_1* (EventSourceProcess)
│    └─── tx_fifo (SyncFIFO)
│    │    └─── fifo (SyncFIFOBuffered)
│    │    │    └─── fifo (SyncFIFO)
│    └─── rx_fifo (SyncFIFO)
│    │    └─── fifo (SyncFIFOBuffered)
│    │    │    └─── fifo (SyncFIFO)
└─── timer0 (Timer)
│    └─── ev (EventManager)
│    │    └─── eventsourceprocess_0* (EventSourceProcess)
└─── ddrphy (GW5DDRPHY)
│    └─── init (GW5DDRPHYInit)
│    │    └─── [DDRDLL]
│    └─── bitslip_0* (BitSlip)
│    └─── bitslip_1* (BitSlip)
│    └─── bitslip_2* (BitSlip)
│    └─── bitslip_3* (BitSlip)
│    └─── bitslip_4* (BitSlip)
│    └─── bitslip_5* (BitSlip)
│    └─── bitslip_6* (BitSlip)
│    └─── bitslip_7* (BitSlip)
│    └─── bitslip_8* (BitSlip)
│    └─── bitslip_9* (BitSlip)
│    └─── bitslip_10* (BitSlip)
│    └─── bitslip_11* (BitSlip)
│    └─── bitslip_12* (BitSlip)
│    └─── bitslip_13* (BitSlip)
│    └─── bitslip_14* (BitSlip)
│    └─── bitslip_15* (BitSlip)
│    └─── bitslip_16* (BitSlip)
│    └─── bitslip_17* (BitSlip)
│    └─── bitslip_18* (BitSlip)
│    └─── bitslip_19* (BitSlip)
│    └─── bitslip_20* (BitSlip)
│    └─── bitslip_21* (BitSlip)
│    └─── bitslip_22* (BitSlip)
│    └─── bitslip_23* (BitSlip)
│    └─── bitslip_24* (BitSlip)
│    └─── bitslip_25* (BitSlip)
│    └─── bitslip_26* (BitSlip)
│    └─── bitslip_27* (BitSlip)
│    └─── bitslip_28* (BitSlip)
│    └─── bitslip_29* (BitSlip)
│    └─── bitslip_30* (BitSlip)
│    └─── bitslip_31* (BitSlip)
│    └─── tappeddelayline_0* (TappedDelayLine)
│    └─── tappeddelayline_1* (TappedDelayLine)
│    └─── [IDES4_MEM]
│    └─── [IOBUF]
│    └─── [OSER4_MEM]
│    └─── [IDES4_MEM]
│    └─── [IOBUF]
│    └─── [DQS]
│    └─── [OSER4_MEM]
│    └─── [ELVDS_IOBUF]
│    └─── [OSER4_MEM]
│    └─── [OSER4_MEM]
│    └─── [IDES4_MEM]
│    └─── [IOBUF]
│    └─── [OSER4_MEM]
│    └─── [IDES4_MEM]
│    └─── [IOBUF]
│    └─── [OSER4_MEM]
│    └─── [IDES4_MEM]
│    └─── [IOBUF]
│    └─── [OSER4_MEM]
│    └─── [IDES4_MEM]
│    └─── [IOBUF]
│    └─── [OSER4_MEM]
│    └─── [IDES4_MEM]
│    └─── [IOBUF]
│    └─── [OSER4_MEM]
│    └─── [IDES4_MEM]
│    └─── [IOBUF]
│    └─── [OSER4_MEM]
│    └─── [IDES4_MEM]
│    └─── [IOBUF]
│    └─── [OSER4_MEM]
│    └─── [IDES4_MEM]
│    └─── [IOBUF]
│    └─── [OSER4_MEM]
│    └─── [IDES4_MEM]
│    └─── [IOBUF]
│    └─── [OSER4_MEM]
│    └─── [IDES4_MEM]
│    └─── [IOBUF]
│    └─── [OSER4_MEM]
│    └─── [IDES4_MEM]
│    └─── [IOBUF]
│    └─── [OSER4_MEM]
│    └─── [IDES4_MEM]
│    └─── [IOBUF]
│    └─── [OSER4_MEM]
│    └─── [IDES4_MEM]
│    └─── [IOBUF]
│    └─── [DQS]
│    └─── [OSER4_MEM]
│    └─── [ELVDS_IOBUF]
│    └─── [OSER4_MEM]
│    └─── [OSER4_MEM]
│    └─── [IDES4_MEM]
│    └─── [IOBUF]
│    └─── [OSER4_MEM]
│    └─── [IDES4_MEM]
│    └─── [IOBUF]
│    └─── [OSER4_MEM]
│    └─── [IDES4_MEM]
│    └─── [IOBUF]
│    └─── [OSER4_MEM]
│    └─── [IDES4_MEM]
│    └─── [IOBUF]
│    └─── [OSER4_MEM]
│    └─── [IDES4_MEM]
│    └─── [IOBUF]
│    └─── [OSER4_MEM]
│    └─── [IDES4_MEM]
│    └─── [IOBUF]
│    └─── [OSER4_MEM]
│    └─── [IDES4_MEM]
│    └─── [IOBUF]
│    └─── [OSER4_MEM]
│    └─── [IDES4_MEM]
│    └─── [IOBUF]
│    └─── [DQS]
│    └─── [OSER4_MEM]
│    └─── [ELVDS_IOBUF]
│    └─── [OSER4_MEM]
│    └─── [OSER4_MEM]
│    └─── [IDES4_MEM]
│    └─── [IOBUF]
│    └─── [OSER4_MEM]
│    └─── [IDES4_MEM]
│    └─── [IOBUF]
│    └─── [OSER4_MEM]
│    └─── [IDES4_MEM]
│    └─── [IOBUF]
│    └─── [OSER4_MEM]
│    └─── [IDES4_MEM]
│    └─── [IOBUF]
│    └─── [OSER4_MEM]
│    └─── [IDES4_MEM]
│    └─── [IOBUF]
│    └─── [OSER4_MEM]
│    └─── [IDES4_MEM]
│    └─── [IOBUF]
│    └─── [OSER4_MEM]
│    └─── [OSER4]
│    └─── [IODELAY]
│    └─── [ELVDS_OBUF]
│    └─── [OSER4]
│    └─── [IODELAY]
│    └─── [OSER4]
│    └─── [IODELAY]
│    └─── [OSER4]
│    └─── [IODELAY]
│    └─── [OSER4]
│    └─── [IODELAY]
│    └─── [OSER4]
│    └─── [IODELAY]
│    └─── [OSER4]
│    └─── [IODELAY]
│    └─── [OSER4]
│    └─── [IODELAY]
│    └─── [OSER4]
│    └─── [IODELAY]
│    └─── [OSER4]
│    └─── [IODELAY]
│    └─── [OSER4]
│    └─── [IODELAY]
│    └─── [OSER4]
│    └─── [IODELAY]
│    └─── [OSER4]
│    └─── [IODELAY]
│    └─── [OSER4]
│    └─── [IODELAY]
│    └─── [OSER4]
│    └─── [IODELAY]
│    └─── [OSER4]
│    └─── [IODELAY]
│    └─── [OSER4]
│    └─── [IODELAY]
│    └─── [OSER4]
│    └─── [IODELAY]
│    └─── [OSER4]
│    └─── [IODELAY]
│    └─── [OSER4]
│    └─── [IODELAY]
│    └─── [OSER4]
│    └─── [IODELAY]
│    └─── [OSER4]
│    └─── [IODELAY]
│    └─── [OSER4]
│    └─── [IODELAY]
│    └─── [OSER4]
│    └─── [IODELAY]
│    └─── [OSER4]
│    └─── [IODELAY]
│    └─── [OSER4]
│    └─── [IODELAY]
│    └─── [DQS]
│    └─── [ELVDS_IOBUF]
│    └─── [OSER4_MEM]
│    └─── [OSER4_MEM]
│    └─── [OSER4_MEM]
│    └─── [IDES4_MEM]
│    └─── [IOBUF]
│    └─── [OSER4_MEM]
│    └─── [IDES4_MEM]
│    └─── [IOBUF]
│    └─── [OSER4_MEM]
│    └─── [IDES4_MEM]
│    └─── [IOBUF]
└─── sdram (LiteDRAMCore)
│    └─── dfii (DFIInjector)
│    │    └─── pi0 (PhaseInjector)
│    │    └─── pi1 (PhaseInjector)
│    └─── controller (LiteDRAMController)
│    │    └─── refresher (Refresher)
│    │    │    └─── timer (RefreshTimer)
│    │    │    └─── postponer (RefreshPostponer)
│    │    │    └─── sequencer (RefreshSequencer)
│    │    │    │    └─── refreshexecuter_0* (RefreshExecuter)
│    │    │    └─── zqcs_timer (RefreshTimer)
│    │    │    └─── zqs_executer (ZQCSExecuter)
│    │    │    └─── fsm (FSM)
│    │    └─── bankmachine_0* (BankMachine)
│    │    │    └─── syncfifo_0* (SyncFIFO)
│    │    │    │    └─── fifo (SyncFIFO)
│    │    │    └─── buffer_0* (Buffer)
│    │    │    │    └─── pipe_valid (PipeValid)
│    │    │    │    └─── pipeline (Pipeline)
│    │    │    └─── twtpcon (tXXDController)
│    │    │    └─── trccon (tXXDController)
│    │    │    └─── trascon (tXXDController)
│    │    │    └─── fsm (FSM)
│    │    └─── bankmachine_1* (BankMachine)
│    │    │    └─── syncfifo_0* (SyncFIFO)
│    │    │    │    └─── fifo (SyncFIFO)
│    │    │    └─── buffer_0* (Buffer)
│    │    │    │    └─── pipe_valid (PipeValid)
│    │    │    │    └─── pipeline (Pipeline)
│    │    │    └─── twtpcon (tXXDController)
│    │    │    └─── trccon (tXXDController)
│    │    │    └─── trascon (tXXDController)
│    │    │    └─── fsm (FSM)
│    │    └─── bankmachine_2* (BankMachine)
│    │    │    └─── syncfifo_0* (SyncFIFO)
│    │    │    │    └─── fifo (SyncFIFO)
│    │    │    └─── buffer_0* (Buffer)
│    │    │    │    └─── pipe_valid (PipeValid)
│    │    │    │    └─── pipeline (Pipeline)
│    │    │    └─── twtpcon (tXXDController)
│    │    │    └─── trccon (tXXDController)
│    │    │    └─── trascon (tXXDController)
│    │    │    └─── fsm (FSM)
│    │    └─── bankmachine_3* (BankMachine)
│    │    │    └─── syncfifo_0* (SyncFIFO)
│    │    │    │    └─── fifo (SyncFIFO)
│    │    │    └─── buffer_0* (Buffer)
│    │    │    │    └─── pipe_valid (PipeValid)
│    │    │    │    └─── pipeline (Pipeline)
│    │    │    └─── twtpcon (tXXDController)
│    │    │    └─── trccon (tXXDController)
│    │    │    └─── trascon (tXXDController)
│    │    │    └─── fsm (FSM)
│    │    └─── bankmachine_4* (BankMachine)
│    │    │    └─── syncfifo_0* (SyncFIFO)
│    │    │    │    └─── fifo (SyncFIFO)
│    │    │    └─── buffer_0* (Buffer)
│    │    │    │    └─── pipe_valid (PipeValid)
│    │    │    │    └─── pipeline (Pipeline)
│    │    │    └─── twtpcon (tXXDController)
│    │    │    └─── trccon (tXXDController)
│    │    │    └─── trascon (tXXDController)
│    │    │    └─── fsm (FSM)
│    │    └─── bankmachine_5* (BankMachine)
│    │    │    └─── syncfifo_0* (SyncFIFO)
│    │    │    │    └─── fifo (SyncFIFO)
│    │    │    └─── buffer_0* (Buffer)
│    │    │    │    └─── pipe_valid (PipeValid)
│    │    │    │    └─── pipeline (Pipeline)
│    │    │    └─── twtpcon (tXXDController)
│    │    │    └─── trccon (tXXDController)
│    │    │    └─── trascon (tXXDController)
│    │    │    └─── fsm (FSM)
│    │    └─── bankmachine_6* (BankMachine)
│    │    │    └─── syncfifo_0* (SyncFIFO)
│    │    │    │    └─── fifo (SyncFIFO)
│    │    │    └─── buffer_0* (Buffer)
│    │    │    │    └─── pipe_valid (PipeValid)
│    │    │    │    └─── pipeline (Pipeline)
│    │    │    └─── twtpcon (tXXDController)
│    │    │    └─── trccon (tXXDController)
│    │    │    └─── trascon (tXXDController)
│    │    │    └─── fsm (FSM)
│    │    └─── bankmachine_7* (BankMachine)
│    │    │    └─── syncfifo_0* (SyncFIFO)
│    │    │    │    └─── fifo (SyncFIFO)
│    │    │    └─── buffer_0* (Buffer)
│    │    │    │    └─── pipe_valid (PipeValid)
│    │    │    │    └─── pipeline (Pipeline)
│    │    │    └─── twtpcon (tXXDController)
│    │    │    └─── trccon (tXXDController)
│    │    │    └─── trascon (tXXDController)
│    │    │    └─── fsm (FSM)
│    │    └─── multiplexer (Multiplexer)
│    │    │    └─── choose_cmd (_CommandChooser)
│    │    │    │    └─── roundrobin_0* (RoundRobin)
│    │    │    └─── choose_req (_CommandChooser)
│    │    │    │    └─── roundrobin_0* (RoundRobin)
│    │    │    └─── _steerer_0* (_Steerer)
│    │    │    └─── trrdcon (tXXDController)
│    │    │    └─── tfawcon (tFAWController)
│    │    │    └─── tccdcon (tXXDController)
│    │    │    └─── twtrcon (tXXDController)
│    │    │    └─── fsm (FSM)
│    └─── crossbar (LiteDRAMCrossbar)
│    │    └─── roundrobin_0* (RoundRobin)
│    │    └─── roundrobin_1* (RoundRobin)
│    │    └─── roundrobin_2* (RoundRobin)
│    │    └─── roundrobin_3* (RoundRobin)
│    │    └─── roundrobin_4* (RoundRobin)
│    │    └─── roundrobin_5* (RoundRobin)
│    │    └─── roundrobin_6* (RoundRobin)
│    │    └─── roundrobin_7* (RoundRobin)
└─── converter_0* (Converter)
│    └─── upconverter_0* (UpConverter)
└─── wishbone_bridge (LiteDRAMWishbone2Native)
│    └─── fsm (FSM)
└─── leds (LedChaser)
│    └─── waittimer_0* (WaitTimer)
└─── csr_bridge (Wishbone2CSR)
│    └─── fsm (FSM)
└─── csr_bankarray (CSRBankArray)
│    └─── csrbank_0* (CSRBank)
│    │    └─── csrstorage_0* (CSRStorage)
│    │    └─── csrstorage_1* (CSRStorage)
│    │    └─── csrstatus_0* (CSRStatus)
│    └─── csrbank_1* (CSRBank)
│    │    └─── csrstorage_0* (CSRStorage)
│    │    └─── csrstatus_0* (CSRStatus)
│    └─── sram_0* (SRAM)
│    └─── csrbank_2* (CSRBank)
│    │    └─── csrstorage_0* (CSRStorage)
│    └─── csrbank_3* (CSRBank)
│    │    └─── csrstorage_0* (CSRStorage)
│    │    └─── csrstorage_1* (CSRStorage)
│    │    └─── csrstorage_2* (CSRStorage)
│    │    └─── csrstorage_3* (CSRStorage)
│    │    └─── csrstorage_4* (CSRStorage)
│    │    └─── csrstatus_0* (CSRStatus)
│    │    └─── csrstorage_5* (CSRStorage)
│    │    └─── csrstorage_6* (CSRStorage)
│    │    └─── csrstorage_7* (CSRStorage)
│    │    └─── csrstorage_8* (CSRStorage)
│    │    └─── csrstatus_1* (CSRStatus)
│    └─── csrbank_4* (CSRBank)
│    │    └─── csrstorage_0* (CSRStorage)
│    │    └─── csrstorage_1* (CSRStorage)
│    │    └─── csrstorage_2* (CSRStorage)
│    │    └─── csrstorage_3* (CSRStorage)
│    │    └─── csrstatus_0* (CSRStatus)
│    │    └─── csrstatus_1* (CSRStatus)
│    │    └─── csrstatus_2* (CSRStatus)
│    │    └─── csrstorage_4* (CSRStorage)
│    └─── csrbank_5* (CSRBank)
│    │    └─── csrstatus_0* (CSRStatus)
│    │    └─── csrstatus_1* (CSRStatus)
│    │    └─── csrstatus_2* (CSRStatus)
│    │    └─── csrstatus_3* (CSRStatus)
│    │    └─── csrstorage_0* (CSRStorage)
│    │    └─── csrstatus_4* (CSRStatus)
│    │    └─── csrstatus_5* (CSRStatus)
└─── csr_interconnect (InterconnectShared)
└─── [DFFP]
└─── [DFFP]
└─── [DFFP]
└─── [DFFP]
* : Generated name.
[]: BlackBox.
*/

//------------------------------------------------------------------------------
// Signals
//------------------------------------------------------------------------------

reg     [2:0] builder_array_muxed0 = 3'd0;
reg    [14:0] builder_array_muxed1 = 15'd0;
reg           builder_array_muxed10 = 1'd0;
reg           builder_array_muxed11 = 1'd0;
reg           builder_array_muxed12 = 1'd0;
reg           builder_array_muxed13 = 1'd0;
reg           builder_array_muxed2 = 1'd0;
reg           builder_array_muxed3 = 1'd0;
reg           builder_array_muxed4 = 1'd0;
reg           builder_array_muxed5 = 1'd0;
reg           builder_array_muxed6 = 1'd0;
reg     [2:0] builder_array_muxed7 = 3'd0;
reg    [14:0] builder_array_muxed8 = 15'd0;
reg           builder_array_muxed9 = 1'd0;
reg     [2:0] builder_bankmachine0_next_state = 3'd0;
reg     [2:0] builder_bankmachine0_state = 3'd0;
reg     [2:0] builder_bankmachine1_next_state = 3'd0;
reg     [2:0] builder_bankmachine1_state = 3'd0;
reg     [2:0] builder_bankmachine2_next_state = 3'd0;
reg     [2:0] builder_bankmachine2_state = 3'd0;
reg     [2:0] builder_bankmachine3_next_state = 3'd0;
reg     [2:0] builder_bankmachine3_state = 3'd0;
reg     [2:0] builder_bankmachine4_next_state = 3'd0;
reg     [2:0] builder_bankmachine4_state = 3'd0;
reg     [2:0] builder_bankmachine5_next_state = 3'd0;
reg     [2:0] builder_bankmachine5_state = 3'd0;
reg     [2:0] builder_bankmachine6_next_state = 3'd0;
reg     [2:0] builder_bankmachine6_state = 3'd0;
reg     [2:0] builder_bankmachine7_next_state = 3'd0;
reg     [2:0] builder_bankmachine7_state = 3'd0;
reg    [19:0] builder_count = 20'd1000000;
wire    [5:0] builder_csr_bankarray_adr;
wire   [31:0] builder_csr_bankarray_csrbank0_bus_errors_r;
reg           builder_csr_bankarray_csrbank0_bus_errors_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank0_bus_errors_w;
reg           builder_csr_bankarray_csrbank0_bus_errors_we = 1'd0;
wire    [1:0] builder_csr_bankarray_csrbank0_reset0_r;
reg           builder_csr_bankarray_csrbank0_reset0_re = 1'd0;
wire    [1:0] builder_csr_bankarray_csrbank0_reset0_w;
reg           builder_csr_bankarray_csrbank0_reset0_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank0_scratch0_r;
reg           builder_csr_bankarray_csrbank0_scratch0_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank0_scratch0_w;
reg           builder_csr_bankarray_csrbank0_scratch0_we = 1'd0;
wire          builder_csr_bankarray_csrbank0_sel;
wire    [3:0] builder_csr_bankarray_csrbank1_burstdet_seen_r;
reg           builder_csr_bankarray_csrbank1_burstdet_seen_re = 1'd0;
wire    [3:0] builder_csr_bankarray_csrbank1_burstdet_seen_w;
reg           builder_csr_bankarray_csrbank1_burstdet_seen_we = 1'd0;
wire    [3:0] builder_csr_bankarray_csrbank1_dly_sel0_r;
reg           builder_csr_bankarray_csrbank1_dly_sel0_re = 1'd0;
wire    [3:0] builder_csr_bankarray_csrbank1_dly_sel0_w;
reg           builder_csr_bankarray_csrbank1_dly_sel0_we = 1'd0;
wire          builder_csr_bankarray_csrbank1_sel;
wire    [5:0] builder_csr_bankarray_csrbank2_out0_r;
reg           builder_csr_bankarray_csrbank2_out0_re = 1'd0;
wire    [5:0] builder_csr_bankarray_csrbank2_out0_w;
reg           builder_csr_bankarray_csrbank2_out0_we = 1'd0;
wire          builder_csr_bankarray_csrbank2_sel;
wire    [3:0] builder_csr_bankarray_csrbank3_dfii_control0_r;
reg           builder_csr_bankarray_csrbank3_dfii_control0_re = 1'd0;
wire    [3:0] builder_csr_bankarray_csrbank3_dfii_control0_w;
reg           builder_csr_bankarray_csrbank3_dfii_control0_we = 1'd0;
wire   [14:0] builder_csr_bankarray_csrbank3_dfii_pi0_address0_r;
reg           builder_csr_bankarray_csrbank3_dfii_pi0_address0_re = 1'd0;
wire   [14:0] builder_csr_bankarray_csrbank3_dfii_pi0_address0_w;
reg           builder_csr_bankarray_csrbank3_dfii_pi0_address0_we = 1'd0;
wire    [2:0] builder_csr_bankarray_csrbank3_dfii_pi0_baddress0_r;
reg           builder_csr_bankarray_csrbank3_dfii_pi0_baddress0_re = 1'd0;
wire    [2:0] builder_csr_bankarray_csrbank3_dfii_pi0_baddress0_w;
reg           builder_csr_bankarray_csrbank3_dfii_pi0_baddress0_we = 1'd0;
wire    [7:0] builder_csr_bankarray_csrbank3_dfii_pi0_command0_r;
reg           builder_csr_bankarray_csrbank3_dfii_pi0_command0_re = 1'd0;
wire    [7:0] builder_csr_bankarray_csrbank3_dfii_pi0_command0_w;
reg           builder_csr_bankarray_csrbank3_dfii_pi0_command0_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi0_rddata0_r;
reg           builder_csr_bankarray_csrbank3_dfii_pi0_rddata0_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi0_rddata0_w;
reg           builder_csr_bankarray_csrbank3_dfii_pi0_rddata0_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi0_rddata1_r;
reg           builder_csr_bankarray_csrbank3_dfii_pi0_rddata1_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi0_rddata1_w;
reg           builder_csr_bankarray_csrbank3_dfii_pi0_rddata1_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi0_rddata2_r;
reg           builder_csr_bankarray_csrbank3_dfii_pi0_rddata2_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi0_rddata2_w;
reg           builder_csr_bankarray_csrbank3_dfii_pi0_rddata2_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi0_rddata3_r;
reg           builder_csr_bankarray_csrbank3_dfii_pi0_rddata3_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi0_rddata3_w;
reg           builder_csr_bankarray_csrbank3_dfii_pi0_rddata3_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi0_wrdata0_r;
reg           builder_csr_bankarray_csrbank3_dfii_pi0_wrdata0_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi0_wrdata0_w;
reg           builder_csr_bankarray_csrbank3_dfii_pi0_wrdata0_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi0_wrdata1_r;
reg           builder_csr_bankarray_csrbank3_dfii_pi0_wrdata1_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi0_wrdata1_w;
reg           builder_csr_bankarray_csrbank3_dfii_pi0_wrdata1_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi0_wrdata2_r;
reg           builder_csr_bankarray_csrbank3_dfii_pi0_wrdata2_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi0_wrdata2_w;
reg           builder_csr_bankarray_csrbank3_dfii_pi0_wrdata2_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi0_wrdata3_r;
reg           builder_csr_bankarray_csrbank3_dfii_pi0_wrdata3_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi0_wrdata3_w;
reg           builder_csr_bankarray_csrbank3_dfii_pi0_wrdata3_we = 1'd0;
wire   [14:0] builder_csr_bankarray_csrbank3_dfii_pi1_address0_r;
reg           builder_csr_bankarray_csrbank3_dfii_pi1_address0_re = 1'd0;
wire   [14:0] builder_csr_bankarray_csrbank3_dfii_pi1_address0_w;
reg           builder_csr_bankarray_csrbank3_dfii_pi1_address0_we = 1'd0;
wire    [2:0] builder_csr_bankarray_csrbank3_dfii_pi1_baddress0_r;
reg           builder_csr_bankarray_csrbank3_dfii_pi1_baddress0_re = 1'd0;
wire    [2:0] builder_csr_bankarray_csrbank3_dfii_pi1_baddress0_w;
reg           builder_csr_bankarray_csrbank3_dfii_pi1_baddress0_we = 1'd0;
wire    [7:0] builder_csr_bankarray_csrbank3_dfii_pi1_command0_r;
reg           builder_csr_bankarray_csrbank3_dfii_pi1_command0_re = 1'd0;
wire    [7:0] builder_csr_bankarray_csrbank3_dfii_pi1_command0_w;
reg           builder_csr_bankarray_csrbank3_dfii_pi1_command0_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi1_rddata0_r;
reg           builder_csr_bankarray_csrbank3_dfii_pi1_rddata0_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi1_rddata0_w;
reg           builder_csr_bankarray_csrbank3_dfii_pi1_rddata0_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi1_rddata1_r;
reg           builder_csr_bankarray_csrbank3_dfii_pi1_rddata1_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi1_rddata1_w;
reg           builder_csr_bankarray_csrbank3_dfii_pi1_rddata1_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi1_rddata2_r;
reg           builder_csr_bankarray_csrbank3_dfii_pi1_rddata2_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi1_rddata2_w;
reg           builder_csr_bankarray_csrbank3_dfii_pi1_rddata2_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi1_rddata3_r;
reg           builder_csr_bankarray_csrbank3_dfii_pi1_rddata3_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi1_rddata3_w;
reg           builder_csr_bankarray_csrbank3_dfii_pi1_rddata3_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi1_wrdata0_r;
reg           builder_csr_bankarray_csrbank3_dfii_pi1_wrdata0_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi1_wrdata0_w;
reg           builder_csr_bankarray_csrbank3_dfii_pi1_wrdata0_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi1_wrdata1_r;
reg           builder_csr_bankarray_csrbank3_dfii_pi1_wrdata1_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi1_wrdata1_w;
reg           builder_csr_bankarray_csrbank3_dfii_pi1_wrdata1_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi1_wrdata2_r;
reg           builder_csr_bankarray_csrbank3_dfii_pi1_wrdata2_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi1_wrdata2_w;
reg           builder_csr_bankarray_csrbank3_dfii_pi1_wrdata2_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi1_wrdata3_r;
reg           builder_csr_bankarray_csrbank3_dfii_pi1_wrdata3_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi1_wrdata3_w;
reg           builder_csr_bankarray_csrbank3_dfii_pi1_wrdata3_we = 1'd0;
wire          builder_csr_bankarray_csrbank3_sel;
wire          builder_csr_bankarray_csrbank4_en0_r;
reg           builder_csr_bankarray_csrbank4_en0_re = 1'd0;
wire          builder_csr_bankarray_csrbank4_en0_w;
reg           builder_csr_bankarray_csrbank4_en0_we = 1'd0;
wire          builder_csr_bankarray_csrbank4_ev_enable0_r;
reg           builder_csr_bankarray_csrbank4_ev_enable0_re = 1'd0;
wire          builder_csr_bankarray_csrbank4_ev_enable0_w;
reg           builder_csr_bankarray_csrbank4_ev_enable0_we = 1'd0;
wire          builder_csr_bankarray_csrbank4_ev_pending_r;
reg           builder_csr_bankarray_csrbank4_ev_pending_re = 1'd0;
wire          builder_csr_bankarray_csrbank4_ev_pending_w;
reg           builder_csr_bankarray_csrbank4_ev_pending_we = 1'd0;
wire          builder_csr_bankarray_csrbank4_ev_status_r;
reg           builder_csr_bankarray_csrbank4_ev_status_re = 1'd0;
wire          builder_csr_bankarray_csrbank4_ev_status_w;
reg           builder_csr_bankarray_csrbank4_ev_status_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank4_load0_r;
reg           builder_csr_bankarray_csrbank4_load0_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank4_load0_w;
reg           builder_csr_bankarray_csrbank4_load0_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank4_reload0_r;
reg           builder_csr_bankarray_csrbank4_reload0_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank4_reload0_w;
reg           builder_csr_bankarray_csrbank4_reload0_we = 1'd0;
wire          builder_csr_bankarray_csrbank4_sel;
wire          builder_csr_bankarray_csrbank4_update_value0_r;
reg           builder_csr_bankarray_csrbank4_update_value0_re = 1'd0;
wire          builder_csr_bankarray_csrbank4_update_value0_w;
reg           builder_csr_bankarray_csrbank4_update_value0_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank4_value_r;
reg           builder_csr_bankarray_csrbank4_value_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank4_value_w;
reg           builder_csr_bankarray_csrbank4_value_we = 1'd0;
wire    [1:0] builder_csr_bankarray_csrbank5_ev_enable0_r;
reg           builder_csr_bankarray_csrbank5_ev_enable0_re = 1'd0;
wire    [1:0] builder_csr_bankarray_csrbank5_ev_enable0_w;
reg           builder_csr_bankarray_csrbank5_ev_enable0_we = 1'd0;
wire    [1:0] builder_csr_bankarray_csrbank5_ev_pending_r;
reg           builder_csr_bankarray_csrbank5_ev_pending_re = 1'd0;
wire    [1:0] builder_csr_bankarray_csrbank5_ev_pending_w;
reg           builder_csr_bankarray_csrbank5_ev_pending_we = 1'd0;
wire    [1:0] builder_csr_bankarray_csrbank5_ev_status_r;
reg           builder_csr_bankarray_csrbank5_ev_status_re = 1'd0;
wire    [1:0] builder_csr_bankarray_csrbank5_ev_status_w;
reg           builder_csr_bankarray_csrbank5_ev_status_we = 1'd0;
wire          builder_csr_bankarray_csrbank5_rxempty_r;
reg           builder_csr_bankarray_csrbank5_rxempty_re = 1'd0;
wire          builder_csr_bankarray_csrbank5_rxempty_w;
reg           builder_csr_bankarray_csrbank5_rxempty_we = 1'd0;
wire          builder_csr_bankarray_csrbank5_rxfull_r;
reg           builder_csr_bankarray_csrbank5_rxfull_re = 1'd0;
wire          builder_csr_bankarray_csrbank5_rxfull_w;
reg           builder_csr_bankarray_csrbank5_rxfull_we = 1'd0;
wire          builder_csr_bankarray_csrbank5_sel;
wire          builder_csr_bankarray_csrbank5_txempty_r;
reg           builder_csr_bankarray_csrbank5_txempty_re = 1'd0;
wire          builder_csr_bankarray_csrbank5_txempty_w;
reg           builder_csr_bankarray_csrbank5_txempty_we = 1'd0;
wire          builder_csr_bankarray_csrbank5_txfull_r;
reg           builder_csr_bankarray_csrbank5_txfull_re = 1'd0;
wire          builder_csr_bankarray_csrbank5_txfull_w;
reg           builder_csr_bankarray_csrbank5_txfull_we = 1'd0;
wire    [7:0] builder_csr_bankarray_dat_r;
wire   [13:0] builder_csr_bankarray_interface0_bank_bus_adr;
reg    [31:0] builder_csr_bankarray_interface0_bank_bus_dat_r = 32'd0;
wire   [31:0] builder_csr_bankarray_interface0_bank_bus_dat_w;
wire          builder_csr_bankarray_interface0_bank_bus_re;
wire          builder_csr_bankarray_interface0_bank_bus_we;
wire   [13:0] builder_csr_bankarray_interface1_bank_bus_adr;
reg    [31:0] builder_csr_bankarray_interface1_bank_bus_dat_r = 32'd0;
wire   [31:0] builder_csr_bankarray_interface1_bank_bus_dat_w;
wire          builder_csr_bankarray_interface1_bank_bus_re;
wire          builder_csr_bankarray_interface1_bank_bus_we;
wire   [13:0] builder_csr_bankarray_interface2_bank_bus_adr;
reg    [31:0] builder_csr_bankarray_interface2_bank_bus_dat_r = 32'd0;
wire   [31:0] builder_csr_bankarray_interface2_bank_bus_dat_w;
wire          builder_csr_bankarray_interface2_bank_bus_re;
wire          builder_csr_bankarray_interface2_bank_bus_we;
wire   [13:0] builder_csr_bankarray_interface3_bank_bus_adr;
reg    [31:0] builder_csr_bankarray_interface3_bank_bus_dat_r = 32'd0;
wire   [31:0] builder_csr_bankarray_interface3_bank_bus_dat_w;
wire          builder_csr_bankarray_interface3_bank_bus_re;
wire          builder_csr_bankarray_interface3_bank_bus_we;
wire   [13:0] builder_csr_bankarray_interface4_bank_bus_adr;
reg    [31:0] builder_csr_bankarray_interface4_bank_bus_dat_r = 32'd0;
wire   [31:0] builder_csr_bankarray_interface4_bank_bus_dat_w;
wire          builder_csr_bankarray_interface4_bank_bus_re;
wire          builder_csr_bankarray_interface4_bank_bus_we;
wire   [13:0] builder_csr_bankarray_interface5_bank_bus_adr;
reg    [31:0] builder_csr_bankarray_interface5_bank_bus_dat_r = 32'd0;
wire   [31:0] builder_csr_bankarray_interface5_bank_bus_dat_w;
wire          builder_csr_bankarray_interface5_bank_bus_re;
wire          builder_csr_bankarray_interface5_bank_bus_we;
wire          builder_csr_bankarray_sel;
reg           builder_csr_bankarray_sel_r = 1'd0;
wire   [13:0] builder_csr_bankarray_sram_bus_adr;
reg    [31:0] builder_csr_bankarray_sram_bus_dat_r = 32'd0;
wire   [31:0] builder_csr_bankarray_sram_bus_dat_w;
wire          builder_csr_bankarray_sram_bus_re;
wire          builder_csr_bankarray_sram_bus_we;
wire   [13:0] builder_csr_interconnect_adr;
wire   [31:0] builder_csr_interconnect_dat_r;
wire   [31:0] builder_csr_interconnect_dat_w;
wire          builder_csr_interconnect_re;
wire          builder_csr_interconnect_we;
wire          builder_done;
reg           builder_error = 1'd0;
reg           builder_grant = 1'd0;
wire          builder_gw5apll0;
wire          builder_gw5apll1;
wire          builder_gw5apll2;
wire          builder_gw5apll3;
wire          builder_gw5apll4;
wire          builder_gw5apll5;
reg           builder_interface0_ack = 1'd0;
wire   [29:0] builder_interface0_adr;
wire    [1:0] builder_interface0_bte;
wire    [2:0] builder_interface0_cti;
wire          builder_interface0_cyc;
reg    [31:0] builder_interface0_dat_r = 32'd0;
wire   [31:0] builder_interface0_dat_w;
reg           builder_interface0_err = 1'd0;
wire    [3:0] builder_interface0_sel;
wire          builder_interface0_stb;
wire          builder_interface0_we;
reg    [13:0] builder_interface1_adr = 14'd0;
reg    [13:0] builder_interface1_adr_wishbone2csr_next_value1 = 14'd0;
reg           builder_interface1_adr_wishbone2csr_next_value_ce1 = 1'd0;
wire   [31:0] builder_interface1_dat_r;
reg    [31:0] builder_interface1_dat_w = 32'd0;
reg    [31:0] builder_interface1_dat_w_wishbone2csr_next_value0 = 32'd0;
reg           builder_interface1_dat_w_wishbone2csr_next_value_ce0 = 1'd0;
reg           builder_interface1_re = 1'd0;
reg           builder_interface1_re_wishbone2csr_next_value2 = 1'd0;
reg           builder_interface1_re_wishbone2csr_next_value_ce2 = 1'd0;
reg           builder_interface1_we = 1'd0;
reg           builder_interface1_we_wishbone2csr_next_value3 = 1'd0;
reg           builder_interface1_we_wishbone2csr_next_value_ce3 = 1'd0;
reg     [1:0] builder_litedramwishbone2native_next_state = 2'd0;
reg     [1:0] builder_litedramwishbone2native_state = 2'd0;
reg           builder_locked0 = 1'd0;
reg           builder_locked1 = 1'd0;
reg           builder_locked2 = 1'd0;
reg           builder_locked3 = 1'd0;
reg           builder_locked4 = 1'd0;
reg           builder_locked5 = 1'd0;
reg           builder_locked6 = 1'd0;
reg           builder_locked7 = 1'd0;
reg     [3:0] builder_multiplexer_next_state = 4'd0;
reg     [3:0] builder_multiplexer_state = 4'd0;
reg           builder_multiregimpl0_regs0 = 1'd0;
reg           builder_multiregimpl0_regs1 = 1'd0;
reg           builder_multiregimpl1_regs0 = 1'd0;
reg           builder_multiregimpl1_regs1 = 1'd0;
reg           builder_new_master_rdata_valid0 = 1'd0;
reg           builder_new_master_rdata_valid1 = 1'd0;
reg           builder_new_master_rdata_valid10 = 1'd0;
reg           builder_new_master_rdata_valid11 = 1'd0;
reg           builder_new_master_rdata_valid12 = 1'd0;
reg           builder_new_master_rdata_valid13 = 1'd0;
reg           builder_new_master_rdata_valid2 = 1'd0;
reg           builder_new_master_rdata_valid3 = 1'd0;
reg           builder_new_master_rdata_valid4 = 1'd0;
reg           builder_new_master_rdata_valid5 = 1'd0;
reg           builder_new_master_rdata_valid6 = 1'd0;
reg           builder_new_master_rdata_valid7 = 1'd0;
reg           builder_new_master_rdata_valid8 = 1'd0;
reg           builder_new_master_rdata_valid9 = 1'd0;
reg           builder_new_master_wdata_ready0 = 1'd0;
reg           builder_new_master_wdata_ready1 = 1'd0;
reg           builder_new_master_wdata_ready2 = 1'd0;
reg           builder_new_master_wdata_ready3 = 1'd0;
reg     [1:0] builder_refresher_next_state = 2'd0;
reg     [1:0] builder_refresher_state = 2'd0;
wire    [1:0] builder_request;
reg    [29:0] builder_rhs_array_muxed0 = 30'd0;
reg    [31:0] builder_rhs_array_muxed1 = 32'd0;
reg     [2:0] builder_rhs_array_muxed10 = 3'd0;
reg           builder_rhs_array_muxed11 = 1'd0;
reg           builder_rhs_array_muxed12 = 1'd0;
reg           builder_rhs_array_muxed13 = 1'd0;
reg           builder_rhs_array_muxed14 = 1'd0;
reg    [14:0] builder_rhs_array_muxed15 = 15'd0;
reg     [2:0] builder_rhs_array_muxed16 = 3'd0;
reg           builder_rhs_array_muxed17 = 1'd0;
reg           builder_rhs_array_muxed18 = 1'd0;
reg           builder_rhs_array_muxed19 = 1'd0;
reg     [3:0] builder_rhs_array_muxed2 = 4'd0;
reg    [21:0] builder_rhs_array_muxed20 = 22'd0;
reg           builder_rhs_array_muxed21 = 1'd0;
reg           builder_rhs_array_muxed22 = 1'd0;
reg    [21:0] builder_rhs_array_muxed23 = 22'd0;
reg           builder_rhs_array_muxed24 = 1'd0;
reg           builder_rhs_array_muxed25 = 1'd0;
reg    [21:0] builder_rhs_array_muxed26 = 22'd0;
reg           builder_rhs_array_muxed27 = 1'd0;
reg           builder_rhs_array_muxed28 = 1'd0;
reg    [21:0] builder_rhs_array_muxed29 = 22'd0;
reg           builder_rhs_array_muxed3 = 1'd0;
reg           builder_rhs_array_muxed30 = 1'd0;
reg           builder_rhs_array_muxed31 = 1'd0;
reg    [21:0] builder_rhs_array_muxed32 = 22'd0;
reg           builder_rhs_array_muxed33 = 1'd0;
reg           builder_rhs_array_muxed34 = 1'd0;
reg    [21:0] builder_rhs_array_muxed35 = 22'd0;
reg           builder_rhs_array_muxed36 = 1'd0;
reg           builder_rhs_array_muxed37 = 1'd0;
reg    [21:0] builder_rhs_array_muxed38 = 22'd0;
reg           builder_rhs_array_muxed39 = 1'd0;
reg           builder_rhs_array_muxed4 = 1'd0;
reg           builder_rhs_array_muxed40 = 1'd0;
reg    [21:0] builder_rhs_array_muxed41 = 22'd0;
reg           builder_rhs_array_muxed42 = 1'd0;
reg           builder_rhs_array_muxed43 = 1'd0;
reg           builder_rhs_array_muxed5 = 1'd0;
reg     [2:0] builder_rhs_array_muxed6 = 3'd0;
reg     [1:0] builder_rhs_array_muxed7 = 2'd0;
reg           builder_rhs_array_muxed8 = 1'd0;
reg    [14:0] builder_rhs_array_muxed9 = 15'd0;
wire          builder_roundrobin0_ce;
wire          builder_roundrobin0_grant;
wire          builder_roundrobin0_request;
wire          builder_roundrobin1_ce;
wire          builder_roundrobin1_grant;
wire          builder_roundrobin1_request;
wire          builder_roundrobin2_ce;
wire          builder_roundrobin2_grant;
wire          builder_roundrobin2_request;
wire          builder_roundrobin3_ce;
wire          builder_roundrobin3_grant;
wire          builder_roundrobin3_request;
wire          builder_roundrobin4_ce;
wire          builder_roundrobin4_grant;
wire          builder_roundrobin4_request;
wire          builder_roundrobin5_ce;
wire          builder_roundrobin5_grant;
wire          builder_roundrobin5_request;
wire          builder_roundrobin6_ce;
wire          builder_roundrobin6_grant;
wire          builder_roundrobin6_request;
wire          builder_roundrobin7_ce;
wire          builder_roundrobin7_grant;
wire          builder_roundrobin7_request;
reg           builder_rs232phyrx_next_state = 1'd0;
reg           builder_rs232phyrx_state = 1'd0;
reg           builder_rs232phytx_next_state = 1'd0;
reg           builder_rs232phytx_state = 1'd0;
wire          builder_rst10;
wire          builder_rst11;
reg           builder_shared_ack = 1'd0;
wire   [29:0] builder_shared_adr;
wire    [1:0] builder_shared_bte;
wire    [2:0] builder_shared_cti;
wire          builder_shared_cyc;
reg    [31:0] builder_shared_dat_r = 32'd0;
wire   [31:0] builder_shared_dat_w;
wire          builder_shared_err;
wire    [3:0] builder_shared_sel;
wire          builder_shared_stb;
wire          builder_shared_we;
reg     [3:0] builder_slave_sel = 4'd0;
reg     [3:0] builder_slave_sel_r = 4'd0;
reg           builder_t_array_muxed0 = 1'd0;
reg           builder_t_array_muxed1 = 1'd0;
reg           builder_t_array_muxed2 = 1'd0;
reg           builder_t_array_muxed3 = 1'd0;
reg           builder_t_array_muxed4 = 1'd0;
reg           builder_t_array_muxed5 = 1'd0;
wire          builder_wait;
reg     [1:0] builder_wishbone2csr_next_state = 2'd0;
reg     [1:0] builder_wishbone2csr_state = 2'd0;
wire          init_clk;
wire          init_rst;
reg           main_basesoc_aborted = 1'd0;
reg           main_basesoc_aborted_litedramwishbone2native_next_value = 1'd0;
reg           main_basesoc_aborted_litedramwishbone2native_next_value_ce = 1'd0;
wire   [14:0] main_basesoc_basesoc_adr;
reg           main_basesoc_basesoc_adr_burst = 1'd0;
wire   [31:0] main_basesoc_basesoc_dat_r;
reg           main_basesoc_basesoc_ram_bus_ack = 1'd0;
wire   [29:0] main_basesoc_basesoc_ram_bus_adr;
wire    [1:0] main_basesoc_basesoc_ram_bus_bte;
wire    [2:0] main_basesoc_basesoc_ram_bus_cti;
wire          main_basesoc_basesoc_ram_bus_cyc;
wire   [31:0] main_basesoc_basesoc_ram_bus_dat_r;
wire   [31:0] main_basesoc_basesoc_ram_bus_dat_w;
reg           main_basesoc_basesoc_ram_bus_err = 1'd0;
wire    [3:0] main_basesoc_basesoc_ram_bus_sel;
wire          main_basesoc_basesoc_ram_bus_stb;
wire          main_basesoc_basesoc_ram_bus_we;
wire          main_basesoc_bus_error;
reg    [31:0] main_basesoc_bus_errors = 32'd0;
reg           main_basesoc_bus_errors_re = 1'd0;
wire   [31:0] main_basesoc_bus_errors_status;
wire          main_basesoc_bus_errors_we;
wire          main_basesoc_cpu_rst;
wire          main_basesoc_dbus_ack;
wire   [29:0] main_basesoc_dbus_adr;
wire    [1:0] main_basesoc_dbus_bte;
wire    [2:0] main_basesoc_dbus_cti;
wire          main_basesoc_dbus_cyc;
wire   [31:0] main_basesoc_dbus_dat_r;
wire   [31:0] main_basesoc_dbus_dat_w;
wire          main_basesoc_dbus_err;
wire    [3:0] main_basesoc_dbus_sel;
wire          main_basesoc_dbus_stb;
wire          main_basesoc_dbus_we;
wire          main_basesoc_ibus_ack;
wire   [29:0] main_basesoc_ibus_adr;
wire    [1:0] main_basesoc_ibus_bte;
wire    [2:0] main_basesoc_ibus_cti;
wire          main_basesoc_ibus_cyc;
wire   [31:0] main_basesoc_ibus_dat_r;
wire   [31:0] main_basesoc_ibus_dat_w;
wire          main_basesoc_ibus_err;
wire    [3:0] main_basesoc_ibus_sel;
wire          main_basesoc_ibus_stb;
wire          main_basesoc_ibus_we;
reg    [31:0] main_basesoc_interrupt = 32'd0;
reg           main_basesoc_is_ongoing = 1'd0;
reg           main_basesoc_litedram_wb_ack = 1'd0;
reg    [26:0] main_basesoc_litedram_wb_adr = 27'd0;
wire    [1:0] main_basesoc_litedram_wb_bte;
wire    [2:0] main_basesoc_litedram_wb_cti;
wire          main_basesoc_litedram_wb_cyc;
reg   [255:0] main_basesoc_litedram_wb_dat_r = 256'd0;
reg   [255:0] main_basesoc_litedram_wb_dat_w = 256'd0;
reg           main_basesoc_litedram_wb_err = 1'd0;
reg    [31:0] main_basesoc_litedram_wb_sel = 32'd0;
wire          main_basesoc_litedram_wb_stb;
wire          main_basesoc_litedram_wb_we;
wire          main_basesoc_port_cmd_last;
wire   [24:0] main_basesoc_port_cmd_payload_addr;
wire          main_basesoc_port_cmd_payload_we;
wire          main_basesoc_port_cmd_ready;
reg           main_basesoc_port_cmd_valid = 1'd0;
wire          main_basesoc_port_flush;
wire  [255:0] main_basesoc_port_rdata_payload_data;
wire          main_basesoc_port_rdata_ready;
wire          main_basesoc_port_rdata_valid;
wire  [255:0] main_basesoc_port_wdata_payload_data;
wire   [31:0] main_basesoc_port_wdata_payload_we;
wire          main_basesoc_port_wdata_ready;
reg           main_basesoc_port_wdata_valid = 1'd0;
wire   [10:0] main_basesoc_ram_adr;
reg           main_basesoc_ram_adr_burst = 1'd0;
reg           main_basesoc_ram_bus_ram_bus_ack = 1'd0;
wire   [29:0] main_basesoc_ram_bus_ram_bus_adr;
wire    [1:0] main_basesoc_ram_bus_ram_bus_bte;
wire    [2:0] main_basesoc_ram_bus_ram_bus_cti;
wire          main_basesoc_ram_bus_ram_bus_cyc;
wire   [31:0] main_basesoc_ram_bus_ram_bus_dat_r;
wire   [31:0] main_basesoc_ram_bus_ram_bus_dat_w;
reg           main_basesoc_ram_bus_ram_bus_err = 1'd0;
wire    [3:0] main_basesoc_ram_bus_ram_bus_sel;
wire          main_basesoc_ram_bus_ram_bus_stb;
wire          main_basesoc_ram_bus_ram_bus_we;
wire   [31:0] main_basesoc_ram_dat_r;
wire   [31:0] main_basesoc_ram_dat_w;
reg     [3:0] main_basesoc_ram_we = 4'd0;
wire          main_basesoc_reset;
reg           main_basesoc_reset_re = 1'd0;
reg     [1:0] main_basesoc_reset_storage = 2'd0;
reg     [3:0] main_basesoc_rx_count = 4'd0;
reg     [3:0] main_basesoc_rx_count_rs232phyrx_next_value0 = 4'd0;
reg           main_basesoc_rx_count_rs232phyrx_next_value_ce0 = 1'd0;
reg     [7:0] main_basesoc_rx_data = 8'd0;
reg     [7:0] main_basesoc_rx_data_rs232phyrx_next_value1 = 8'd0;
reg           main_basesoc_rx_data_rs232phyrx_next_value_ce1 = 1'd0;
reg           main_basesoc_rx_enable = 1'd0;
reg    [31:0] main_basesoc_rx_phase = 32'd0;
wire          main_basesoc_rx_rx;
reg           main_basesoc_rx_rx_d = 1'd0;
reg           main_basesoc_rx_source_first = 1'd0;
reg           main_basesoc_rx_source_last = 1'd0;
reg     [7:0] main_basesoc_rx_source_payload_data = 8'd0;
wire          main_basesoc_rx_source_ready;
reg           main_basesoc_rx_source_valid = 1'd0;
reg           main_basesoc_rx_tick = 1'd0;
reg           main_basesoc_scratch_re = 1'd0;
reg    [31:0] main_basesoc_scratch_storage = 32'd305419896;
reg           main_basesoc_sdram_bankmachine0_auto_precharge = 1'd0;
reg    [14:0] main_basesoc_sdram_bankmachine0_cmd_payload_a = 15'd0;
wire    [2:0] main_basesoc_sdram_bankmachine0_cmd_payload_ba;
reg           main_basesoc_sdram_bankmachine0_cmd_payload_cas = 1'd0;
reg           main_basesoc_sdram_bankmachine0_cmd_payload_is_cmd = 1'd0;
reg           main_basesoc_sdram_bankmachine0_cmd_payload_is_read = 1'd0;
reg           main_basesoc_sdram_bankmachine0_cmd_payload_is_write = 1'd0;
reg           main_basesoc_sdram_bankmachine0_cmd_payload_ras = 1'd0;
reg           main_basesoc_sdram_bankmachine0_cmd_payload_we = 1'd0;
reg           main_basesoc_sdram_bankmachine0_cmd_ready = 1'd0;
reg           main_basesoc_sdram_bankmachine0_cmd_valid = 1'd0;
reg     [2:0] main_basesoc_sdram_bankmachine0_consume = 3'd0;
wire          main_basesoc_sdram_bankmachine0_do_read;
wire          main_basesoc_sdram_bankmachine0_fifo_in_first;
wire          main_basesoc_sdram_bankmachine0_fifo_in_last;
wire   [21:0] main_basesoc_sdram_bankmachine0_fifo_in_payload_addr;
wire          main_basesoc_sdram_bankmachine0_fifo_in_payload_we;
wire          main_basesoc_sdram_bankmachine0_fifo_out_first;
wire          main_basesoc_sdram_bankmachine0_fifo_out_last;
wire   [21:0] main_basesoc_sdram_bankmachine0_fifo_out_payload_addr;
wire          main_basesoc_sdram_bankmachine0_fifo_out_payload_we;
reg     [3:0] main_basesoc_sdram_bankmachine0_level = 4'd0;
wire          main_basesoc_sdram_bankmachine0_pipe_valid_sink_first;
wire          main_basesoc_sdram_bankmachine0_pipe_valid_sink_last;
wire   [21:0] main_basesoc_sdram_bankmachine0_pipe_valid_sink_payload_addr;
wire          main_basesoc_sdram_bankmachine0_pipe_valid_sink_payload_we;
wire          main_basesoc_sdram_bankmachine0_pipe_valid_sink_ready;
wire          main_basesoc_sdram_bankmachine0_pipe_valid_sink_valid;
reg           main_basesoc_sdram_bankmachine0_pipe_valid_source_first = 1'd0;
reg           main_basesoc_sdram_bankmachine0_pipe_valid_source_last = 1'd0;
reg    [21:0] main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr = 22'd0;
reg           main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_we = 1'd0;
wire          main_basesoc_sdram_bankmachine0_pipe_valid_source_ready;
reg           main_basesoc_sdram_bankmachine0_pipe_valid_source_valid = 1'd0;
reg     [2:0] main_basesoc_sdram_bankmachine0_produce = 3'd0;
wire    [2:0] main_basesoc_sdram_bankmachine0_rdport_adr;
wire   [24:0] main_basesoc_sdram_bankmachine0_rdport_dat_r;
reg           main_basesoc_sdram_bankmachine0_refresh_gnt = 1'd0;
wire          main_basesoc_sdram_bankmachine0_refresh_req;
reg           main_basesoc_sdram_bankmachine0_replace = 1'd0;
wire   [21:0] main_basesoc_sdram_bankmachine0_req_addr;
wire          main_basesoc_sdram_bankmachine0_req_lock;
reg           main_basesoc_sdram_bankmachine0_req_rdata_valid = 1'd0;
wire          main_basesoc_sdram_bankmachine0_req_ready;
wire          main_basesoc_sdram_bankmachine0_req_valid;
reg           main_basesoc_sdram_bankmachine0_req_wdata_ready = 1'd0;
wire          main_basesoc_sdram_bankmachine0_req_we;
reg    [14:0] main_basesoc_sdram_bankmachine0_row = 15'd0;
reg           main_basesoc_sdram_bankmachine0_row_close = 1'd0;
reg           main_basesoc_sdram_bankmachine0_row_col_n_addr_sel = 1'd0;
wire          main_basesoc_sdram_bankmachine0_row_hit;
reg           main_basesoc_sdram_bankmachine0_row_open = 1'd0;
reg           main_basesoc_sdram_bankmachine0_row_opened = 1'd0;
reg           main_basesoc_sdram_bankmachine0_sink_first = 1'd0;
reg           main_basesoc_sdram_bankmachine0_sink_last = 1'd0;
wire   [21:0] main_basesoc_sdram_bankmachine0_sink_payload_addr;
wire          main_basesoc_sdram_bankmachine0_sink_payload_we;
wire          main_basesoc_sdram_bankmachine0_sink_ready;
wire          main_basesoc_sdram_bankmachine0_sink_sink_first;
wire          main_basesoc_sdram_bankmachine0_sink_sink_last;
wire   [21:0] main_basesoc_sdram_bankmachine0_sink_sink_payload_addr;
wire          main_basesoc_sdram_bankmachine0_sink_sink_payload_we;
wire          main_basesoc_sdram_bankmachine0_sink_sink_ready;
wire          main_basesoc_sdram_bankmachine0_sink_sink_valid;
wire          main_basesoc_sdram_bankmachine0_sink_valid;
wire          main_basesoc_sdram_bankmachine0_source_first;
wire          main_basesoc_sdram_bankmachine0_source_last;
wire   [21:0] main_basesoc_sdram_bankmachine0_source_payload_addr;
wire          main_basesoc_sdram_bankmachine0_source_payload_we;
wire          main_basesoc_sdram_bankmachine0_source_ready;
wire          main_basesoc_sdram_bankmachine0_source_source_first;
wire          main_basesoc_sdram_bankmachine0_source_source_last;
wire   [21:0] main_basesoc_sdram_bankmachine0_source_source_payload_addr;
wire          main_basesoc_sdram_bankmachine0_source_source_payload_we;
wire          main_basesoc_sdram_bankmachine0_source_source_ready;
wire          main_basesoc_sdram_bankmachine0_source_source_valid;
wire          main_basesoc_sdram_bankmachine0_source_valid;
wire   [24:0] main_basesoc_sdram_bankmachine0_syncfifo0_din;
wire   [24:0] main_basesoc_sdram_bankmachine0_syncfifo0_dout;
wire          main_basesoc_sdram_bankmachine0_syncfifo0_re;
wire          main_basesoc_sdram_bankmachine0_syncfifo0_readable;
wire          main_basesoc_sdram_bankmachine0_syncfifo0_we;
wire          main_basesoc_sdram_bankmachine0_syncfifo0_writable;
reg     [1:0] main_basesoc_sdram_bankmachine0_trascon_count = 2'd0;
reg           main_basesoc_sdram_bankmachine0_trascon_ready = 1'd0;
wire          main_basesoc_sdram_bankmachine0_trascon_valid;
reg     [1:0] main_basesoc_sdram_bankmachine0_trccon_count = 2'd0;
reg           main_basesoc_sdram_bankmachine0_trccon_ready = 1'd0;
wire          main_basesoc_sdram_bankmachine0_trccon_valid;
reg     [2:0] main_basesoc_sdram_bankmachine0_twtpcon_count = 3'd0;
reg           main_basesoc_sdram_bankmachine0_twtpcon_ready = 1'd0;
wire          main_basesoc_sdram_bankmachine0_twtpcon_valid;
reg     [2:0] main_basesoc_sdram_bankmachine0_wrport_adr = 3'd0;
wire   [24:0] main_basesoc_sdram_bankmachine0_wrport_dat_r;
wire   [24:0] main_basesoc_sdram_bankmachine0_wrport_dat_w;
wire          main_basesoc_sdram_bankmachine0_wrport_we;
reg           main_basesoc_sdram_bankmachine1_auto_precharge = 1'd0;
reg    [14:0] main_basesoc_sdram_bankmachine1_cmd_payload_a = 15'd0;
wire    [2:0] main_basesoc_sdram_bankmachine1_cmd_payload_ba;
reg           main_basesoc_sdram_bankmachine1_cmd_payload_cas = 1'd0;
reg           main_basesoc_sdram_bankmachine1_cmd_payload_is_cmd = 1'd0;
reg           main_basesoc_sdram_bankmachine1_cmd_payload_is_read = 1'd0;
reg           main_basesoc_sdram_bankmachine1_cmd_payload_is_write = 1'd0;
reg           main_basesoc_sdram_bankmachine1_cmd_payload_ras = 1'd0;
reg           main_basesoc_sdram_bankmachine1_cmd_payload_we = 1'd0;
reg           main_basesoc_sdram_bankmachine1_cmd_ready = 1'd0;
reg           main_basesoc_sdram_bankmachine1_cmd_valid = 1'd0;
reg     [2:0] main_basesoc_sdram_bankmachine1_consume = 3'd0;
wire          main_basesoc_sdram_bankmachine1_do_read;
wire          main_basesoc_sdram_bankmachine1_fifo_in_first;
wire          main_basesoc_sdram_bankmachine1_fifo_in_last;
wire   [21:0] main_basesoc_sdram_bankmachine1_fifo_in_payload_addr;
wire          main_basesoc_sdram_bankmachine1_fifo_in_payload_we;
wire          main_basesoc_sdram_bankmachine1_fifo_out_first;
wire          main_basesoc_sdram_bankmachine1_fifo_out_last;
wire   [21:0] main_basesoc_sdram_bankmachine1_fifo_out_payload_addr;
wire          main_basesoc_sdram_bankmachine1_fifo_out_payload_we;
reg     [3:0] main_basesoc_sdram_bankmachine1_level = 4'd0;
wire          main_basesoc_sdram_bankmachine1_pipe_valid_sink_first;
wire          main_basesoc_sdram_bankmachine1_pipe_valid_sink_last;
wire   [21:0] main_basesoc_sdram_bankmachine1_pipe_valid_sink_payload_addr;
wire          main_basesoc_sdram_bankmachine1_pipe_valid_sink_payload_we;
wire          main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready;
wire          main_basesoc_sdram_bankmachine1_pipe_valid_sink_valid;
reg           main_basesoc_sdram_bankmachine1_pipe_valid_source_first = 1'd0;
reg           main_basesoc_sdram_bankmachine1_pipe_valid_source_last = 1'd0;
reg    [21:0] main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr = 22'd0;
reg           main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_we = 1'd0;
wire          main_basesoc_sdram_bankmachine1_pipe_valid_source_ready;
reg           main_basesoc_sdram_bankmachine1_pipe_valid_source_valid = 1'd0;
reg     [2:0] main_basesoc_sdram_bankmachine1_produce = 3'd0;
wire    [2:0] main_basesoc_sdram_bankmachine1_rdport_adr;
wire   [24:0] main_basesoc_sdram_bankmachine1_rdport_dat_r;
reg           main_basesoc_sdram_bankmachine1_refresh_gnt = 1'd0;
wire          main_basesoc_sdram_bankmachine1_refresh_req;
reg           main_basesoc_sdram_bankmachine1_replace = 1'd0;
wire   [21:0] main_basesoc_sdram_bankmachine1_req_addr;
wire          main_basesoc_sdram_bankmachine1_req_lock;
reg           main_basesoc_sdram_bankmachine1_req_rdata_valid = 1'd0;
wire          main_basesoc_sdram_bankmachine1_req_ready;
wire          main_basesoc_sdram_bankmachine1_req_valid;
reg           main_basesoc_sdram_bankmachine1_req_wdata_ready = 1'd0;
wire          main_basesoc_sdram_bankmachine1_req_we;
reg    [14:0] main_basesoc_sdram_bankmachine1_row = 15'd0;
reg           main_basesoc_sdram_bankmachine1_row_close = 1'd0;
reg           main_basesoc_sdram_bankmachine1_row_col_n_addr_sel = 1'd0;
wire          main_basesoc_sdram_bankmachine1_row_hit;
reg           main_basesoc_sdram_bankmachine1_row_open = 1'd0;
reg           main_basesoc_sdram_bankmachine1_row_opened = 1'd0;
reg           main_basesoc_sdram_bankmachine1_sink_first = 1'd0;
reg           main_basesoc_sdram_bankmachine1_sink_last = 1'd0;
wire   [21:0] main_basesoc_sdram_bankmachine1_sink_payload_addr;
wire          main_basesoc_sdram_bankmachine1_sink_payload_we;
wire          main_basesoc_sdram_bankmachine1_sink_ready;
wire          main_basesoc_sdram_bankmachine1_sink_sink_first;
wire          main_basesoc_sdram_bankmachine1_sink_sink_last;
wire   [21:0] main_basesoc_sdram_bankmachine1_sink_sink_payload_addr;
wire          main_basesoc_sdram_bankmachine1_sink_sink_payload_we;
wire          main_basesoc_sdram_bankmachine1_sink_sink_ready;
wire          main_basesoc_sdram_bankmachine1_sink_sink_valid;
wire          main_basesoc_sdram_bankmachine1_sink_valid;
wire          main_basesoc_sdram_bankmachine1_source_first;
wire          main_basesoc_sdram_bankmachine1_source_last;
wire   [21:0] main_basesoc_sdram_bankmachine1_source_payload_addr;
wire          main_basesoc_sdram_bankmachine1_source_payload_we;
wire          main_basesoc_sdram_bankmachine1_source_ready;
wire          main_basesoc_sdram_bankmachine1_source_source_first;
wire          main_basesoc_sdram_bankmachine1_source_source_last;
wire   [21:0] main_basesoc_sdram_bankmachine1_source_source_payload_addr;
wire          main_basesoc_sdram_bankmachine1_source_source_payload_we;
wire          main_basesoc_sdram_bankmachine1_source_source_ready;
wire          main_basesoc_sdram_bankmachine1_source_source_valid;
wire          main_basesoc_sdram_bankmachine1_source_valid;
wire   [24:0] main_basesoc_sdram_bankmachine1_syncfifo1_din;
wire   [24:0] main_basesoc_sdram_bankmachine1_syncfifo1_dout;
wire          main_basesoc_sdram_bankmachine1_syncfifo1_re;
wire          main_basesoc_sdram_bankmachine1_syncfifo1_readable;
wire          main_basesoc_sdram_bankmachine1_syncfifo1_we;
wire          main_basesoc_sdram_bankmachine1_syncfifo1_writable;
reg     [1:0] main_basesoc_sdram_bankmachine1_trascon_count = 2'd0;
reg           main_basesoc_sdram_bankmachine1_trascon_ready = 1'd0;
wire          main_basesoc_sdram_bankmachine1_trascon_valid;
reg     [1:0] main_basesoc_sdram_bankmachine1_trccon_count = 2'd0;
reg           main_basesoc_sdram_bankmachine1_trccon_ready = 1'd0;
wire          main_basesoc_sdram_bankmachine1_trccon_valid;
reg     [2:0] main_basesoc_sdram_bankmachine1_twtpcon_count = 3'd0;
reg           main_basesoc_sdram_bankmachine1_twtpcon_ready = 1'd0;
wire          main_basesoc_sdram_bankmachine1_twtpcon_valid;
reg     [2:0] main_basesoc_sdram_bankmachine1_wrport_adr = 3'd0;
wire   [24:0] main_basesoc_sdram_bankmachine1_wrport_dat_r;
wire   [24:0] main_basesoc_sdram_bankmachine1_wrport_dat_w;
wire          main_basesoc_sdram_bankmachine1_wrport_we;
reg           main_basesoc_sdram_bankmachine2_auto_precharge = 1'd0;
reg    [14:0] main_basesoc_sdram_bankmachine2_cmd_payload_a = 15'd0;
wire    [2:0] main_basesoc_sdram_bankmachine2_cmd_payload_ba;
reg           main_basesoc_sdram_bankmachine2_cmd_payload_cas = 1'd0;
reg           main_basesoc_sdram_bankmachine2_cmd_payload_is_cmd = 1'd0;
reg           main_basesoc_sdram_bankmachine2_cmd_payload_is_read = 1'd0;
reg           main_basesoc_sdram_bankmachine2_cmd_payload_is_write = 1'd0;
reg           main_basesoc_sdram_bankmachine2_cmd_payload_ras = 1'd0;
reg           main_basesoc_sdram_bankmachine2_cmd_payload_we = 1'd0;
reg           main_basesoc_sdram_bankmachine2_cmd_ready = 1'd0;
reg           main_basesoc_sdram_bankmachine2_cmd_valid = 1'd0;
reg     [2:0] main_basesoc_sdram_bankmachine2_consume = 3'd0;
wire          main_basesoc_sdram_bankmachine2_do_read;
wire          main_basesoc_sdram_bankmachine2_fifo_in_first;
wire          main_basesoc_sdram_bankmachine2_fifo_in_last;
wire   [21:0] main_basesoc_sdram_bankmachine2_fifo_in_payload_addr;
wire          main_basesoc_sdram_bankmachine2_fifo_in_payload_we;
wire          main_basesoc_sdram_bankmachine2_fifo_out_first;
wire          main_basesoc_sdram_bankmachine2_fifo_out_last;
wire   [21:0] main_basesoc_sdram_bankmachine2_fifo_out_payload_addr;
wire          main_basesoc_sdram_bankmachine2_fifo_out_payload_we;
reg     [3:0] main_basesoc_sdram_bankmachine2_level = 4'd0;
wire          main_basesoc_sdram_bankmachine2_pipe_valid_sink_first;
wire          main_basesoc_sdram_bankmachine2_pipe_valid_sink_last;
wire   [21:0] main_basesoc_sdram_bankmachine2_pipe_valid_sink_payload_addr;
wire          main_basesoc_sdram_bankmachine2_pipe_valid_sink_payload_we;
wire          main_basesoc_sdram_bankmachine2_pipe_valid_sink_ready;
wire          main_basesoc_sdram_bankmachine2_pipe_valid_sink_valid;
reg           main_basesoc_sdram_bankmachine2_pipe_valid_source_first = 1'd0;
reg           main_basesoc_sdram_bankmachine2_pipe_valid_source_last = 1'd0;
reg    [21:0] main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr = 22'd0;
reg           main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_we = 1'd0;
wire          main_basesoc_sdram_bankmachine2_pipe_valid_source_ready;
reg           main_basesoc_sdram_bankmachine2_pipe_valid_source_valid = 1'd0;
reg     [2:0] main_basesoc_sdram_bankmachine2_produce = 3'd0;
wire    [2:0] main_basesoc_sdram_bankmachine2_rdport_adr;
wire   [24:0] main_basesoc_sdram_bankmachine2_rdport_dat_r;
reg           main_basesoc_sdram_bankmachine2_refresh_gnt = 1'd0;
wire          main_basesoc_sdram_bankmachine2_refresh_req;
reg           main_basesoc_sdram_bankmachine2_replace = 1'd0;
wire   [21:0] main_basesoc_sdram_bankmachine2_req_addr;
wire          main_basesoc_sdram_bankmachine2_req_lock;
reg           main_basesoc_sdram_bankmachine2_req_rdata_valid = 1'd0;
wire          main_basesoc_sdram_bankmachine2_req_ready;
wire          main_basesoc_sdram_bankmachine2_req_valid;
reg           main_basesoc_sdram_bankmachine2_req_wdata_ready = 1'd0;
wire          main_basesoc_sdram_bankmachine2_req_we;
reg    [14:0] main_basesoc_sdram_bankmachine2_row = 15'd0;
reg           main_basesoc_sdram_bankmachine2_row_close = 1'd0;
reg           main_basesoc_sdram_bankmachine2_row_col_n_addr_sel = 1'd0;
wire          main_basesoc_sdram_bankmachine2_row_hit;
reg           main_basesoc_sdram_bankmachine2_row_open = 1'd0;
reg           main_basesoc_sdram_bankmachine2_row_opened = 1'd0;
reg           main_basesoc_sdram_bankmachine2_sink_first = 1'd0;
reg           main_basesoc_sdram_bankmachine2_sink_last = 1'd0;
wire   [21:0] main_basesoc_sdram_bankmachine2_sink_payload_addr;
wire          main_basesoc_sdram_bankmachine2_sink_payload_we;
wire          main_basesoc_sdram_bankmachine2_sink_ready;
wire          main_basesoc_sdram_bankmachine2_sink_sink_first;
wire          main_basesoc_sdram_bankmachine2_sink_sink_last;
wire   [21:0] main_basesoc_sdram_bankmachine2_sink_sink_payload_addr;
wire          main_basesoc_sdram_bankmachine2_sink_sink_payload_we;
wire          main_basesoc_sdram_bankmachine2_sink_sink_ready;
wire          main_basesoc_sdram_bankmachine2_sink_sink_valid;
wire          main_basesoc_sdram_bankmachine2_sink_valid;
wire          main_basesoc_sdram_bankmachine2_source_first;
wire          main_basesoc_sdram_bankmachine2_source_last;
wire   [21:0] main_basesoc_sdram_bankmachine2_source_payload_addr;
wire          main_basesoc_sdram_bankmachine2_source_payload_we;
wire          main_basesoc_sdram_bankmachine2_source_ready;
wire          main_basesoc_sdram_bankmachine2_source_source_first;
wire          main_basesoc_sdram_bankmachine2_source_source_last;
wire   [21:0] main_basesoc_sdram_bankmachine2_source_source_payload_addr;
wire          main_basesoc_sdram_bankmachine2_source_source_payload_we;
wire          main_basesoc_sdram_bankmachine2_source_source_ready;
wire          main_basesoc_sdram_bankmachine2_source_source_valid;
wire          main_basesoc_sdram_bankmachine2_source_valid;
wire   [24:0] main_basesoc_sdram_bankmachine2_syncfifo2_din;
wire   [24:0] main_basesoc_sdram_bankmachine2_syncfifo2_dout;
wire          main_basesoc_sdram_bankmachine2_syncfifo2_re;
wire          main_basesoc_sdram_bankmachine2_syncfifo2_readable;
wire          main_basesoc_sdram_bankmachine2_syncfifo2_we;
wire          main_basesoc_sdram_bankmachine2_syncfifo2_writable;
reg     [1:0] main_basesoc_sdram_bankmachine2_trascon_count = 2'd0;
reg           main_basesoc_sdram_bankmachine2_trascon_ready = 1'd0;
wire          main_basesoc_sdram_bankmachine2_trascon_valid;
reg     [1:0] main_basesoc_sdram_bankmachine2_trccon_count = 2'd0;
reg           main_basesoc_sdram_bankmachine2_trccon_ready = 1'd0;
wire          main_basesoc_sdram_bankmachine2_trccon_valid;
reg     [2:0] main_basesoc_sdram_bankmachine2_twtpcon_count = 3'd0;
reg           main_basesoc_sdram_bankmachine2_twtpcon_ready = 1'd0;
wire          main_basesoc_sdram_bankmachine2_twtpcon_valid;
reg     [2:0] main_basesoc_sdram_bankmachine2_wrport_adr = 3'd0;
wire   [24:0] main_basesoc_sdram_bankmachine2_wrport_dat_r;
wire   [24:0] main_basesoc_sdram_bankmachine2_wrport_dat_w;
wire          main_basesoc_sdram_bankmachine2_wrport_we;
reg           main_basesoc_sdram_bankmachine3_auto_precharge = 1'd0;
reg    [14:0] main_basesoc_sdram_bankmachine3_cmd_payload_a = 15'd0;
wire    [2:0] main_basesoc_sdram_bankmachine3_cmd_payload_ba;
reg           main_basesoc_sdram_bankmachine3_cmd_payload_cas = 1'd0;
reg           main_basesoc_sdram_bankmachine3_cmd_payload_is_cmd = 1'd0;
reg           main_basesoc_sdram_bankmachine3_cmd_payload_is_read = 1'd0;
reg           main_basesoc_sdram_bankmachine3_cmd_payload_is_write = 1'd0;
reg           main_basesoc_sdram_bankmachine3_cmd_payload_ras = 1'd0;
reg           main_basesoc_sdram_bankmachine3_cmd_payload_we = 1'd0;
reg           main_basesoc_sdram_bankmachine3_cmd_ready = 1'd0;
reg           main_basesoc_sdram_bankmachine3_cmd_valid = 1'd0;
reg     [2:0] main_basesoc_sdram_bankmachine3_consume = 3'd0;
wire          main_basesoc_sdram_bankmachine3_do_read;
wire          main_basesoc_sdram_bankmachine3_fifo_in_first;
wire          main_basesoc_sdram_bankmachine3_fifo_in_last;
wire   [21:0] main_basesoc_sdram_bankmachine3_fifo_in_payload_addr;
wire          main_basesoc_sdram_bankmachine3_fifo_in_payload_we;
wire          main_basesoc_sdram_bankmachine3_fifo_out_first;
wire          main_basesoc_sdram_bankmachine3_fifo_out_last;
wire   [21:0] main_basesoc_sdram_bankmachine3_fifo_out_payload_addr;
wire          main_basesoc_sdram_bankmachine3_fifo_out_payload_we;
reg     [3:0] main_basesoc_sdram_bankmachine3_level = 4'd0;
wire          main_basesoc_sdram_bankmachine3_pipe_valid_sink_first;
wire          main_basesoc_sdram_bankmachine3_pipe_valid_sink_last;
wire   [21:0] main_basesoc_sdram_bankmachine3_pipe_valid_sink_payload_addr;
wire          main_basesoc_sdram_bankmachine3_pipe_valid_sink_payload_we;
wire          main_basesoc_sdram_bankmachine3_pipe_valid_sink_ready;
wire          main_basesoc_sdram_bankmachine3_pipe_valid_sink_valid;
reg           main_basesoc_sdram_bankmachine3_pipe_valid_source_first = 1'd0;
reg           main_basesoc_sdram_bankmachine3_pipe_valid_source_last = 1'd0;
reg    [21:0] main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr = 22'd0;
reg           main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_we = 1'd0;
wire          main_basesoc_sdram_bankmachine3_pipe_valid_source_ready;
reg           main_basesoc_sdram_bankmachine3_pipe_valid_source_valid = 1'd0;
reg     [2:0] main_basesoc_sdram_bankmachine3_produce = 3'd0;
wire    [2:0] main_basesoc_sdram_bankmachine3_rdport_adr;
wire   [24:0] main_basesoc_sdram_bankmachine3_rdport_dat_r;
reg           main_basesoc_sdram_bankmachine3_refresh_gnt = 1'd0;
wire          main_basesoc_sdram_bankmachine3_refresh_req;
reg           main_basesoc_sdram_bankmachine3_replace = 1'd0;
wire   [21:0] main_basesoc_sdram_bankmachine3_req_addr;
wire          main_basesoc_sdram_bankmachine3_req_lock;
reg           main_basesoc_sdram_bankmachine3_req_rdata_valid = 1'd0;
wire          main_basesoc_sdram_bankmachine3_req_ready;
wire          main_basesoc_sdram_bankmachine3_req_valid;
reg           main_basesoc_sdram_bankmachine3_req_wdata_ready = 1'd0;
wire          main_basesoc_sdram_bankmachine3_req_we;
reg    [14:0] main_basesoc_sdram_bankmachine3_row = 15'd0;
reg           main_basesoc_sdram_bankmachine3_row_close = 1'd0;
reg           main_basesoc_sdram_bankmachine3_row_col_n_addr_sel = 1'd0;
wire          main_basesoc_sdram_bankmachine3_row_hit;
reg           main_basesoc_sdram_bankmachine3_row_open = 1'd0;
reg           main_basesoc_sdram_bankmachine3_row_opened = 1'd0;
reg           main_basesoc_sdram_bankmachine3_sink_first = 1'd0;
reg           main_basesoc_sdram_bankmachine3_sink_last = 1'd0;
wire   [21:0] main_basesoc_sdram_bankmachine3_sink_payload_addr;
wire          main_basesoc_sdram_bankmachine3_sink_payload_we;
wire          main_basesoc_sdram_bankmachine3_sink_ready;
wire          main_basesoc_sdram_bankmachine3_sink_sink_first;
wire          main_basesoc_sdram_bankmachine3_sink_sink_last;
wire   [21:0] main_basesoc_sdram_bankmachine3_sink_sink_payload_addr;
wire          main_basesoc_sdram_bankmachine3_sink_sink_payload_we;
wire          main_basesoc_sdram_bankmachine3_sink_sink_ready;
wire          main_basesoc_sdram_bankmachine3_sink_sink_valid;
wire          main_basesoc_sdram_bankmachine3_sink_valid;
wire          main_basesoc_sdram_bankmachine3_source_first;
wire          main_basesoc_sdram_bankmachine3_source_last;
wire   [21:0] main_basesoc_sdram_bankmachine3_source_payload_addr;
wire          main_basesoc_sdram_bankmachine3_source_payload_we;
wire          main_basesoc_sdram_bankmachine3_source_ready;
wire          main_basesoc_sdram_bankmachine3_source_source_first;
wire          main_basesoc_sdram_bankmachine3_source_source_last;
wire   [21:0] main_basesoc_sdram_bankmachine3_source_source_payload_addr;
wire          main_basesoc_sdram_bankmachine3_source_source_payload_we;
wire          main_basesoc_sdram_bankmachine3_source_source_ready;
wire          main_basesoc_sdram_bankmachine3_source_source_valid;
wire          main_basesoc_sdram_bankmachine3_source_valid;
wire   [24:0] main_basesoc_sdram_bankmachine3_syncfifo3_din;
wire   [24:0] main_basesoc_sdram_bankmachine3_syncfifo3_dout;
wire          main_basesoc_sdram_bankmachine3_syncfifo3_re;
wire          main_basesoc_sdram_bankmachine3_syncfifo3_readable;
wire          main_basesoc_sdram_bankmachine3_syncfifo3_we;
wire          main_basesoc_sdram_bankmachine3_syncfifo3_writable;
reg     [1:0] main_basesoc_sdram_bankmachine3_trascon_count = 2'd0;
reg           main_basesoc_sdram_bankmachine3_trascon_ready = 1'd0;
wire          main_basesoc_sdram_bankmachine3_trascon_valid;
reg     [1:0] main_basesoc_sdram_bankmachine3_trccon_count = 2'd0;
reg           main_basesoc_sdram_bankmachine3_trccon_ready = 1'd0;
wire          main_basesoc_sdram_bankmachine3_trccon_valid;
reg     [2:0] main_basesoc_sdram_bankmachine3_twtpcon_count = 3'd0;
reg           main_basesoc_sdram_bankmachine3_twtpcon_ready = 1'd0;
wire          main_basesoc_sdram_bankmachine3_twtpcon_valid;
reg     [2:0] main_basesoc_sdram_bankmachine3_wrport_adr = 3'd0;
wire   [24:0] main_basesoc_sdram_bankmachine3_wrport_dat_r;
wire   [24:0] main_basesoc_sdram_bankmachine3_wrport_dat_w;
wire          main_basesoc_sdram_bankmachine3_wrport_we;
reg           main_basesoc_sdram_bankmachine4_auto_precharge = 1'd0;
reg    [14:0] main_basesoc_sdram_bankmachine4_cmd_payload_a = 15'd0;
wire    [2:0] main_basesoc_sdram_bankmachine4_cmd_payload_ba;
reg           main_basesoc_sdram_bankmachine4_cmd_payload_cas = 1'd0;
reg           main_basesoc_sdram_bankmachine4_cmd_payload_is_cmd = 1'd0;
reg           main_basesoc_sdram_bankmachine4_cmd_payload_is_read = 1'd0;
reg           main_basesoc_sdram_bankmachine4_cmd_payload_is_write = 1'd0;
reg           main_basesoc_sdram_bankmachine4_cmd_payload_ras = 1'd0;
reg           main_basesoc_sdram_bankmachine4_cmd_payload_we = 1'd0;
reg           main_basesoc_sdram_bankmachine4_cmd_ready = 1'd0;
reg           main_basesoc_sdram_bankmachine4_cmd_valid = 1'd0;
reg     [2:0] main_basesoc_sdram_bankmachine4_consume = 3'd0;
wire          main_basesoc_sdram_bankmachine4_do_read;
wire          main_basesoc_sdram_bankmachine4_fifo_in_first;
wire          main_basesoc_sdram_bankmachine4_fifo_in_last;
wire   [21:0] main_basesoc_sdram_bankmachine4_fifo_in_payload_addr;
wire          main_basesoc_sdram_bankmachine4_fifo_in_payload_we;
wire          main_basesoc_sdram_bankmachine4_fifo_out_first;
wire          main_basesoc_sdram_bankmachine4_fifo_out_last;
wire   [21:0] main_basesoc_sdram_bankmachine4_fifo_out_payload_addr;
wire          main_basesoc_sdram_bankmachine4_fifo_out_payload_we;
reg     [3:0] main_basesoc_sdram_bankmachine4_level = 4'd0;
wire          main_basesoc_sdram_bankmachine4_pipe_valid_sink_first;
wire          main_basesoc_sdram_bankmachine4_pipe_valid_sink_last;
wire   [21:0] main_basesoc_sdram_bankmachine4_pipe_valid_sink_payload_addr;
wire          main_basesoc_sdram_bankmachine4_pipe_valid_sink_payload_we;
wire          main_basesoc_sdram_bankmachine4_pipe_valid_sink_ready;
wire          main_basesoc_sdram_bankmachine4_pipe_valid_sink_valid;
reg           main_basesoc_sdram_bankmachine4_pipe_valid_source_first = 1'd0;
reg           main_basesoc_sdram_bankmachine4_pipe_valid_source_last = 1'd0;
reg    [21:0] main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr = 22'd0;
reg           main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_we = 1'd0;
wire          main_basesoc_sdram_bankmachine4_pipe_valid_source_ready;
reg           main_basesoc_sdram_bankmachine4_pipe_valid_source_valid = 1'd0;
reg     [2:0] main_basesoc_sdram_bankmachine4_produce = 3'd0;
wire    [2:0] main_basesoc_sdram_bankmachine4_rdport_adr;
wire   [24:0] main_basesoc_sdram_bankmachine4_rdport_dat_r;
reg           main_basesoc_sdram_bankmachine4_refresh_gnt = 1'd0;
wire          main_basesoc_sdram_bankmachine4_refresh_req;
reg           main_basesoc_sdram_bankmachine4_replace = 1'd0;
wire   [21:0] main_basesoc_sdram_bankmachine4_req_addr;
wire          main_basesoc_sdram_bankmachine4_req_lock;
reg           main_basesoc_sdram_bankmachine4_req_rdata_valid = 1'd0;
wire          main_basesoc_sdram_bankmachine4_req_ready;
wire          main_basesoc_sdram_bankmachine4_req_valid;
reg           main_basesoc_sdram_bankmachine4_req_wdata_ready = 1'd0;
wire          main_basesoc_sdram_bankmachine4_req_we;
reg    [14:0] main_basesoc_sdram_bankmachine4_row = 15'd0;
reg           main_basesoc_sdram_bankmachine4_row_close = 1'd0;
reg           main_basesoc_sdram_bankmachine4_row_col_n_addr_sel = 1'd0;
wire          main_basesoc_sdram_bankmachine4_row_hit;
reg           main_basesoc_sdram_bankmachine4_row_open = 1'd0;
reg           main_basesoc_sdram_bankmachine4_row_opened = 1'd0;
reg           main_basesoc_sdram_bankmachine4_sink_first = 1'd0;
reg           main_basesoc_sdram_bankmachine4_sink_last = 1'd0;
wire   [21:0] main_basesoc_sdram_bankmachine4_sink_payload_addr;
wire          main_basesoc_sdram_bankmachine4_sink_payload_we;
wire          main_basesoc_sdram_bankmachine4_sink_ready;
wire          main_basesoc_sdram_bankmachine4_sink_sink_first;
wire          main_basesoc_sdram_bankmachine4_sink_sink_last;
wire   [21:0] main_basesoc_sdram_bankmachine4_sink_sink_payload_addr;
wire          main_basesoc_sdram_bankmachine4_sink_sink_payload_we;
wire          main_basesoc_sdram_bankmachine4_sink_sink_ready;
wire          main_basesoc_sdram_bankmachine4_sink_sink_valid;
wire          main_basesoc_sdram_bankmachine4_sink_valid;
wire          main_basesoc_sdram_bankmachine4_source_first;
wire          main_basesoc_sdram_bankmachine4_source_last;
wire   [21:0] main_basesoc_sdram_bankmachine4_source_payload_addr;
wire          main_basesoc_sdram_bankmachine4_source_payload_we;
wire          main_basesoc_sdram_bankmachine4_source_ready;
wire          main_basesoc_sdram_bankmachine4_source_source_first;
wire          main_basesoc_sdram_bankmachine4_source_source_last;
wire   [21:0] main_basesoc_sdram_bankmachine4_source_source_payload_addr;
wire          main_basesoc_sdram_bankmachine4_source_source_payload_we;
wire          main_basesoc_sdram_bankmachine4_source_source_ready;
wire          main_basesoc_sdram_bankmachine4_source_source_valid;
wire          main_basesoc_sdram_bankmachine4_source_valid;
wire   [24:0] main_basesoc_sdram_bankmachine4_syncfifo4_din;
wire   [24:0] main_basesoc_sdram_bankmachine4_syncfifo4_dout;
wire          main_basesoc_sdram_bankmachine4_syncfifo4_re;
wire          main_basesoc_sdram_bankmachine4_syncfifo4_readable;
wire          main_basesoc_sdram_bankmachine4_syncfifo4_we;
wire          main_basesoc_sdram_bankmachine4_syncfifo4_writable;
reg     [1:0] main_basesoc_sdram_bankmachine4_trascon_count = 2'd0;
reg           main_basesoc_sdram_bankmachine4_trascon_ready = 1'd0;
wire          main_basesoc_sdram_bankmachine4_trascon_valid;
reg     [1:0] main_basesoc_sdram_bankmachine4_trccon_count = 2'd0;
reg           main_basesoc_sdram_bankmachine4_trccon_ready = 1'd0;
wire          main_basesoc_sdram_bankmachine4_trccon_valid;
reg     [2:0] main_basesoc_sdram_bankmachine4_twtpcon_count = 3'd0;
reg           main_basesoc_sdram_bankmachine4_twtpcon_ready = 1'd0;
wire          main_basesoc_sdram_bankmachine4_twtpcon_valid;
reg     [2:0] main_basesoc_sdram_bankmachine4_wrport_adr = 3'd0;
wire   [24:0] main_basesoc_sdram_bankmachine4_wrport_dat_r;
wire   [24:0] main_basesoc_sdram_bankmachine4_wrport_dat_w;
wire          main_basesoc_sdram_bankmachine4_wrport_we;
reg           main_basesoc_sdram_bankmachine5_auto_precharge = 1'd0;
reg    [14:0] main_basesoc_sdram_bankmachine5_cmd_payload_a = 15'd0;
wire    [2:0] main_basesoc_sdram_bankmachine5_cmd_payload_ba;
reg           main_basesoc_sdram_bankmachine5_cmd_payload_cas = 1'd0;
reg           main_basesoc_sdram_bankmachine5_cmd_payload_is_cmd = 1'd0;
reg           main_basesoc_sdram_bankmachine5_cmd_payload_is_read = 1'd0;
reg           main_basesoc_sdram_bankmachine5_cmd_payload_is_write = 1'd0;
reg           main_basesoc_sdram_bankmachine5_cmd_payload_ras = 1'd0;
reg           main_basesoc_sdram_bankmachine5_cmd_payload_we = 1'd0;
reg           main_basesoc_sdram_bankmachine5_cmd_ready = 1'd0;
reg           main_basesoc_sdram_bankmachine5_cmd_valid = 1'd0;
reg     [2:0] main_basesoc_sdram_bankmachine5_consume = 3'd0;
wire          main_basesoc_sdram_bankmachine5_do_read;
wire          main_basesoc_sdram_bankmachine5_fifo_in_first;
wire          main_basesoc_sdram_bankmachine5_fifo_in_last;
wire   [21:0] main_basesoc_sdram_bankmachine5_fifo_in_payload_addr;
wire          main_basesoc_sdram_bankmachine5_fifo_in_payload_we;
wire          main_basesoc_sdram_bankmachine5_fifo_out_first;
wire          main_basesoc_sdram_bankmachine5_fifo_out_last;
wire   [21:0] main_basesoc_sdram_bankmachine5_fifo_out_payload_addr;
wire          main_basesoc_sdram_bankmachine5_fifo_out_payload_we;
reg     [3:0] main_basesoc_sdram_bankmachine5_level = 4'd0;
wire          main_basesoc_sdram_bankmachine5_pipe_valid_sink_first;
wire          main_basesoc_sdram_bankmachine5_pipe_valid_sink_last;
wire   [21:0] main_basesoc_sdram_bankmachine5_pipe_valid_sink_payload_addr;
wire          main_basesoc_sdram_bankmachine5_pipe_valid_sink_payload_we;
wire          main_basesoc_sdram_bankmachine5_pipe_valid_sink_ready;
wire          main_basesoc_sdram_bankmachine5_pipe_valid_sink_valid;
reg           main_basesoc_sdram_bankmachine5_pipe_valid_source_first = 1'd0;
reg           main_basesoc_sdram_bankmachine5_pipe_valid_source_last = 1'd0;
reg    [21:0] main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr = 22'd0;
reg           main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_we = 1'd0;
wire          main_basesoc_sdram_bankmachine5_pipe_valid_source_ready;
reg           main_basesoc_sdram_bankmachine5_pipe_valid_source_valid = 1'd0;
reg     [2:0] main_basesoc_sdram_bankmachine5_produce = 3'd0;
wire    [2:0] main_basesoc_sdram_bankmachine5_rdport_adr;
wire   [24:0] main_basesoc_sdram_bankmachine5_rdport_dat_r;
reg           main_basesoc_sdram_bankmachine5_refresh_gnt = 1'd0;
wire          main_basesoc_sdram_bankmachine5_refresh_req;
reg           main_basesoc_sdram_bankmachine5_replace = 1'd0;
wire   [21:0] main_basesoc_sdram_bankmachine5_req_addr;
wire          main_basesoc_sdram_bankmachine5_req_lock;
reg           main_basesoc_sdram_bankmachine5_req_rdata_valid = 1'd0;
wire          main_basesoc_sdram_bankmachine5_req_ready;
wire          main_basesoc_sdram_bankmachine5_req_valid;
reg           main_basesoc_sdram_bankmachine5_req_wdata_ready = 1'd0;
wire          main_basesoc_sdram_bankmachine5_req_we;
reg    [14:0] main_basesoc_sdram_bankmachine5_row = 15'd0;
reg           main_basesoc_sdram_bankmachine5_row_close = 1'd0;
reg           main_basesoc_sdram_bankmachine5_row_col_n_addr_sel = 1'd0;
wire          main_basesoc_sdram_bankmachine5_row_hit;
reg           main_basesoc_sdram_bankmachine5_row_open = 1'd0;
reg           main_basesoc_sdram_bankmachine5_row_opened = 1'd0;
reg           main_basesoc_sdram_bankmachine5_sink_first = 1'd0;
reg           main_basesoc_sdram_bankmachine5_sink_last = 1'd0;
wire   [21:0] main_basesoc_sdram_bankmachine5_sink_payload_addr;
wire          main_basesoc_sdram_bankmachine5_sink_payload_we;
wire          main_basesoc_sdram_bankmachine5_sink_ready;
wire          main_basesoc_sdram_bankmachine5_sink_sink_first;
wire          main_basesoc_sdram_bankmachine5_sink_sink_last;
wire   [21:0] main_basesoc_sdram_bankmachine5_sink_sink_payload_addr;
wire          main_basesoc_sdram_bankmachine5_sink_sink_payload_we;
wire          main_basesoc_sdram_bankmachine5_sink_sink_ready;
wire          main_basesoc_sdram_bankmachine5_sink_sink_valid;
wire          main_basesoc_sdram_bankmachine5_sink_valid;
wire          main_basesoc_sdram_bankmachine5_source_first;
wire          main_basesoc_sdram_bankmachine5_source_last;
wire   [21:0] main_basesoc_sdram_bankmachine5_source_payload_addr;
wire          main_basesoc_sdram_bankmachine5_source_payload_we;
wire          main_basesoc_sdram_bankmachine5_source_ready;
wire          main_basesoc_sdram_bankmachine5_source_source_first;
wire          main_basesoc_sdram_bankmachine5_source_source_last;
wire   [21:0] main_basesoc_sdram_bankmachine5_source_source_payload_addr;
wire          main_basesoc_sdram_bankmachine5_source_source_payload_we;
wire          main_basesoc_sdram_bankmachine5_source_source_ready;
wire          main_basesoc_sdram_bankmachine5_source_source_valid;
wire          main_basesoc_sdram_bankmachine5_source_valid;
wire   [24:0] main_basesoc_sdram_bankmachine5_syncfifo5_din;
wire   [24:0] main_basesoc_sdram_bankmachine5_syncfifo5_dout;
wire          main_basesoc_sdram_bankmachine5_syncfifo5_re;
wire          main_basesoc_sdram_bankmachine5_syncfifo5_readable;
wire          main_basesoc_sdram_bankmachine5_syncfifo5_we;
wire          main_basesoc_sdram_bankmachine5_syncfifo5_writable;
reg     [1:0] main_basesoc_sdram_bankmachine5_trascon_count = 2'd0;
reg           main_basesoc_sdram_bankmachine5_trascon_ready = 1'd0;
wire          main_basesoc_sdram_bankmachine5_trascon_valid;
reg     [1:0] main_basesoc_sdram_bankmachine5_trccon_count = 2'd0;
reg           main_basesoc_sdram_bankmachine5_trccon_ready = 1'd0;
wire          main_basesoc_sdram_bankmachine5_trccon_valid;
reg     [2:0] main_basesoc_sdram_bankmachine5_twtpcon_count = 3'd0;
reg           main_basesoc_sdram_bankmachine5_twtpcon_ready = 1'd0;
wire          main_basesoc_sdram_bankmachine5_twtpcon_valid;
reg     [2:0] main_basesoc_sdram_bankmachine5_wrport_adr = 3'd0;
wire   [24:0] main_basesoc_sdram_bankmachine5_wrport_dat_r;
wire   [24:0] main_basesoc_sdram_bankmachine5_wrport_dat_w;
wire          main_basesoc_sdram_bankmachine5_wrport_we;
reg           main_basesoc_sdram_bankmachine6_auto_precharge = 1'd0;
reg    [14:0] main_basesoc_sdram_bankmachine6_cmd_payload_a = 15'd0;
wire    [2:0] main_basesoc_sdram_bankmachine6_cmd_payload_ba;
reg           main_basesoc_sdram_bankmachine6_cmd_payload_cas = 1'd0;
reg           main_basesoc_sdram_bankmachine6_cmd_payload_is_cmd = 1'd0;
reg           main_basesoc_sdram_bankmachine6_cmd_payload_is_read = 1'd0;
reg           main_basesoc_sdram_bankmachine6_cmd_payload_is_write = 1'd0;
reg           main_basesoc_sdram_bankmachine6_cmd_payload_ras = 1'd0;
reg           main_basesoc_sdram_bankmachine6_cmd_payload_we = 1'd0;
reg           main_basesoc_sdram_bankmachine6_cmd_ready = 1'd0;
reg           main_basesoc_sdram_bankmachine6_cmd_valid = 1'd0;
reg     [2:0] main_basesoc_sdram_bankmachine6_consume = 3'd0;
wire          main_basesoc_sdram_bankmachine6_do_read;
wire          main_basesoc_sdram_bankmachine6_fifo_in_first;
wire          main_basesoc_sdram_bankmachine6_fifo_in_last;
wire   [21:0] main_basesoc_sdram_bankmachine6_fifo_in_payload_addr;
wire          main_basesoc_sdram_bankmachine6_fifo_in_payload_we;
wire          main_basesoc_sdram_bankmachine6_fifo_out_first;
wire          main_basesoc_sdram_bankmachine6_fifo_out_last;
wire   [21:0] main_basesoc_sdram_bankmachine6_fifo_out_payload_addr;
wire          main_basesoc_sdram_bankmachine6_fifo_out_payload_we;
reg     [3:0] main_basesoc_sdram_bankmachine6_level = 4'd0;
wire          main_basesoc_sdram_bankmachine6_pipe_valid_sink_first;
wire          main_basesoc_sdram_bankmachine6_pipe_valid_sink_last;
wire   [21:0] main_basesoc_sdram_bankmachine6_pipe_valid_sink_payload_addr;
wire          main_basesoc_sdram_bankmachine6_pipe_valid_sink_payload_we;
wire          main_basesoc_sdram_bankmachine6_pipe_valid_sink_ready;
wire          main_basesoc_sdram_bankmachine6_pipe_valid_sink_valid;
reg           main_basesoc_sdram_bankmachine6_pipe_valid_source_first = 1'd0;
reg           main_basesoc_sdram_bankmachine6_pipe_valid_source_last = 1'd0;
reg    [21:0] main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr = 22'd0;
reg           main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_we = 1'd0;
wire          main_basesoc_sdram_bankmachine6_pipe_valid_source_ready;
reg           main_basesoc_sdram_bankmachine6_pipe_valid_source_valid = 1'd0;
reg     [2:0] main_basesoc_sdram_bankmachine6_produce = 3'd0;
wire    [2:0] main_basesoc_sdram_bankmachine6_rdport_adr;
wire   [24:0] main_basesoc_sdram_bankmachine6_rdport_dat_r;
reg           main_basesoc_sdram_bankmachine6_refresh_gnt = 1'd0;
wire          main_basesoc_sdram_bankmachine6_refresh_req;
reg           main_basesoc_sdram_bankmachine6_replace = 1'd0;
wire   [21:0] main_basesoc_sdram_bankmachine6_req_addr;
wire          main_basesoc_sdram_bankmachine6_req_lock;
reg           main_basesoc_sdram_bankmachine6_req_rdata_valid = 1'd0;
wire          main_basesoc_sdram_bankmachine6_req_ready;
wire          main_basesoc_sdram_bankmachine6_req_valid;
reg           main_basesoc_sdram_bankmachine6_req_wdata_ready = 1'd0;
wire          main_basesoc_sdram_bankmachine6_req_we;
reg    [14:0] main_basesoc_sdram_bankmachine6_row = 15'd0;
reg           main_basesoc_sdram_bankmachine6_row_close = 1'd0;
reg           main_basesoc_sdram_bankmachine6_row_col_n_addr_sel = 1'd0;
wire          main_basesoc_sdram_bankmachine6_row_hit;
reg           main_basesoc_sdram_bankmachine6_row_open = 1'd0;
reg           main_basesoc_sdram_bankmachine6_row_opened = 1'd0;
reg           main_basesoc_sdram_bankmachine6_sink_first = 1'd0;
reg           main_basesoc_sdram_bankmachine6_sink_last = 1'd0;
wire   [21:0] main_basesoc_sdram_bankmachine6_sink_payload_addr;
wire          main_basesoc_sdram_bankmachine6_sink_payload_we;
wire          main_basesoc_sdram_bankmachine6_sink_ready;
wire          main_basesoc_sdram_bankmachine6_sink_sink_first;
wire          main_basesoc_sdram_bankmachine6_sink_sink_last;
wire   [21:0] main_basesoc_sdram_bankmachine6_sink_sink_payload_addr;
wire          main_basesoc_sdram_bankmachine6_sink_sink_payload_we;
wire          main_basesoc_sdram_bankmachine6_sink_sink_ready;
wire          main_basesoc_sdram_bankmachine6_sink_sink_valid;
wire          main_basesoc_sdram_bankmachine6_sink_valid;
wire          main_basesoc_sdram_bankmachine6_source_first;
wire          main_basesoc_sdram_bankmachine6_source_last;
wire   [21:0] main_basesoc_sdram_bankmachine6_source_payload_addr;
wire          main_basesoc_sdram_bankmachine6_source_payload_we;
wire          main_basesoc_sdram_bankmachine6_source_ready;
wire          main_basesoc_sdram_bankmachine6_source_source_first;
wire          main_basesoc_sdram_bankmachine6_source_source_last;
wire   [21:0] main_basesoc_sdram_bankmachine6_source_source_payload_addr;
wire          main_basesoc_sdram_bankmachine6_source_source_payload_we;
wire          main_basesoc_sdram_bankmachine6_source_source_ready;
wire          main_basesoc_sdram_bankmachine6_source_source_valid;
wire          main_basesoc_sdram_bankmachine6_source_valid;
wire   [24:0] main_basesoc_sdram_bankmachine6_syncfifo6_din;
wire   [24:0] main_basesoc_sdram_bankmachine6_syncfifo6_dout;
wire          main_basesoc_sdram_bankmachine6_syncfifo6_re;
wire          main_basesoc_sdram_bankmachine6_syncfifo6_readable;
wire          main_basesoc_sdram_bankmachine6_syncfifo6_we;
wire          main_basesoc_sdram_bankmachine6_syncfifo6_writable;
reg     [1:0] main_basesoc_sdram_bankmachine6_trascon_count = 2'd0;
reg           main_basesoc_sdram_bankmachine6_trascon_ready = 1'd0;
wire          main_basesoc_sdram_bankmachine6_trascon_valid;
reg     [1:0] main_basesoc_sdram_bankmachine6_trccon_count = 2'd0;
reg           main_basesoc_sdram_bankmachine6_trccon_ready = 1'd0;
wire          main_basesoc_sdram_bankmachine6_trccon_valid;
reg     [2:0] main_basesoc_sdram_bankmachine6_twtpcon_count = 3'd0;
reg           main_basesoc_sdram_bankmachine6_twtpcon_ready = 1'd0;
wire          main_basesoc_sdram_bankmachine6_twtpcon_valid;
reg     [2:0] main_basesoc_sdram_bankmachine6_wrport_adr = 3'd0;
wire   [24:0] main_basesoc_sdram_bankmachine6_wrport_dat_r;
wire   [24:0] main_basesoc_sdram_bankmachine6_wrport_dat_w;
wire          main_basesoc_sdram_bankmachine6_wrport_we;
reg           main_basesoc_sdram_bankmachine7_auto_precharge = 1'd0;
reg    [14:0] main_basesoc_sdram_bankmachine7_cmd_payload_a = 15'd0;
wire    [2:0] main_basesoc_sdram_bankmachine7_cmd_payload_ba;
reg           main_basesoc_sdram_bankmachine7_cmd_payload_cas = 1'd0;
reg           main_basesoc_sdram_bankmachine7_cmd_payload_is_cmd = 1'd0;
reg           main_basesoc_sdram_bankmachine7_cmd_payload_is_read = 1'd0;
reg           main_basesoc_sdram_bankmachine7_cmd_payload_is_write = 1'd0;
reg           main_basesoc_sdram_bankmachine7_cmd_payload_ras = 1'd0;
reg           main_basesoc_sdram_bankmachine7_cmd_payload_we = 1'd0;
reg           main_basesoc_sdram_bankmachine7_cmd_ready = 1'd0;
reg           main_basesoc_sdram_bankmachine7_cmd_valid = 1'd0;
reg     [2:0] main_basesoc_sdram_bankmachine7_consume = 3'd0;
wire          main_basesoc_sdram_bankmachine7_do_read;
wire          main_basesoc_sdram_bankmachine7_fifo_in_first;
wire          main_basesoc_sdram_bankmachine7_fifo_in_last;
wire   [21:0] main_basesoc_sdram_bankmachine7_fifo_in_payload_addr;
wire          main_basesoc_sdram_bankmachine7_fifo_in_payload_we;
wire          main_basesoc_sdram_bankmachine7_fifo_out_first;
wire          main_basesoc_sdram_bankmachine7_fifo_out_last;
wire   [21:0] main_basesoc_sdram_bankmachine7_fifo_out_payload_addr;
wire          main_basesoc_sdram_bankmachine7_fifo_out_payload_we;
reg     [3:0] main_basesoc_sdram_bankmachine7_level = 4'd0;
wire          main_basesoc_sdram_bankmachine7_pipe_valid_sink_first;
wire          main_basesoc_sdram_bankmachine7_pipe_valid_sink_last;
wire   [21:0] main_basesoc_sdram_bankmachine7_pipe_valid_sink_payload_addr;
wire          main_basesoc_sdram_bankmachine7_pipe_valid_sink_payload_we;
wire          main_basesoc_sdram_bankmachine7_pipe_valid_sink_ready;
wire          main_basesoc_sdram_bankmachine7_pipe_valid_sink_valid;
reg           main_basesoc_sdram_bankmachine7_pipe_valid_source_first = 1'd0;
reg           main_basesoc_sdram_bankmachine7_pipe_valid_source_last = 1'd0;
reg    [21:0] main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr = 22'd0;
reg           main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_we = 1'd0;
wire          main_basesoc_sdram_bankmachine7_pipe_valid_source_ready;
reg           main_basesoc_sdram_bankmachine7_pipe_valid_source_valid = 1'd0;
reg     [2:0] main_basesoc_sdram_bankmachine7_produce = 3'd0;
wire    [2:0] main_basesoc_sdram_bankmachine7_rdport_adr;
wire   [24:0] main_basesoc_sdram_bankmachine7_rdport_dat_r;
reg           main_basesoc_sdram_bankmachine7_refresh_gnt = 1'd0;
wire          main_basesoc_sdram_bankmachine7_refresh_req;
reg           main_basesoc_sdram_bankmachine7_replace = 1'd0;
wire   [21:0] main_basesoc_sdram_bankmachine7_req_addr;
wire          main_basesoc_sdram_bankmachine7_req_lock;
reg           main_basesoc_sdram_bankmachine7_req_rdata_valid = 1'd0;
wire          main_basesoc_sdram_bankmachine7_req_ready;
wire          main_basesoc_sdram_bankmachine7_req_valid;
reg           main_basesoc_sdram_bankmachine7_req_wdata_ready = 1'd0;
wire          main_basesoc_sdram_bankmachine7_req_we;
reg    [14:0] main_basesoc_sdram_bankmachine7_row = 15'd0;
reg           main_basesoc_sdram_bankmachine7_row_close = 1'd0;
reg           main_basesoc_sdram_bankmachine7_row_col_n_addr_sel = 1'd0;
wire          main_basesoc_sdram_bankmachine7_row_hit;
reg           main_basesoc_sdram_bankmachine7_row_open = 1'd0;
reg           main_basesoc_sdram_bankmachine7_row_opened = 1'd0;
reg           main_basesoc_sdram_bankmachine7_sink_first = 1'd0;
reg           main_basesoc_sdram_bankmachine7_sink_last = 1'd0;
wire   [21:0] main_basesoc_sdram_bankmachine7_sink_payload_addr;
wire          main_basesoc_sdram_bankmachine7_sink_payload_we;
wire          main_basesoc_sdram_bankmachine7_sink_ready;
wire          main_basesoc_sdram_bankmachine7_sink_sink_first;
wire          main_basesoc_sdram_bankmachine7_sink_sink_last;
wire   [21:0] main_basesoc_sdram_bankmachine7_sink_sink_payload_addr;
wire          main_basesoc_sdram_bankmachine7_sink_sink_payload_we;
wire          main_basesoc_sdram_bankmachine7_sink_sink_ready;
wire          main_basesoc_sdram_bankmachine7_sink_sink_valid;
wire          main_basesoc_sdram_bankmachine7_sink_valid;
wire          main_basesoc_sdram_bankmachine7_source_first;
wire          main_basesoc_sdram_bankmachine7_source_last;
wire   [21:0] main_basesoc_sdram_bankmachine7_source_payload_addr;
wire          main_basesoc_sdram_bankmachine7_source_payload_we;
wire          main_basesoc_sdram_bankmachine7_source_ready;
wire          main_basesoc_sdram_bankmachine7_source_source_first;
wire          main_basesoc_sdram_bankmachine7_source_source_last;
wire   [21:0] main_basesoc_sdram_bankmachine7_source_source_payload_addr;
wire          main_basesoc_sdram_bankmachine7_source_source_payload_we;
wire          main_basesoc_sdram_bankmachine7_source_source_ready;
wire          main_basesoc_sdram_bankmachine7_source_source_valid;
wire          main_basesoc_sdram_bankmachine7_source_valid;
wire   [24:0] main_basesoc_sdram_bankmachine7_syncfifo7_din;
wire   [24:0] main_basesoc_sdram_bankmachine7_syncfifo7_dout;
wire          main_basesoc_sdram_bankmachine7_syncfifo7_re;
wire          main_basesoc_sdram_bankmachine7_syncfifo7_readable;
wire          main_basesoc_sdram_bankmachine7_syncfifo7_we;
wire          main_basesoc_sdram_bankmachine7_syncfifo7_writable;
reg     [1:0] main_basesoc_sdram_bankmachine7_trascon_count = 2'd0;
reg           main_basesoc_sdram_bankmachine7_trascon_ready = 1'd0;
wire          main_basesoc_sdram_bankmachine7_trascon_valid;
reg     [1:0] main_basesoc_sdram_bankmachine7_trccon_count = 2'd0;
reg           main_basesoc_sdram_bankmachine7_trccon_ready = 1'd0;
wire          main_basesoc_sdram_bankmachine7_trccon_valid;
reg     [2:0] main_basesoc_sdram_bankmachine7_twtpcon_count = 3'd0;
reg           main_basesoc_sdram_bankmachine7_twtpcon_ready = 1'd0;
wire          main_basesoc_sdram_bankmachine7_twtpcon_valid;
reg     [2:0] main_basesoc_sdram_bankmachine7_wrport_adr = 3'd0;
wire   [24:0] main_basesoc_sdram_bankmachine7_wrport_dat_r;
wire   [24:0] main_basesoc_sdram_bankmachine7_wrport_dat_w;
wire          main_basesoc_sdram_bankmachine7_wrport_we;
wire          main_basesoc_sdram_cas_allowed;
wire          main_basesoc_sdram_choose_cmd_ce;
wire   [14:0] main_basesoc_sdram_choose_cmd_cmd_payload_a;
wire    [2:0] main_basesoc_sdram_choose_cmd_cmd_payload_ba;
reg           main_basesoc_sdram_choose_cmd_cmd_payload_cas = 1'd0;
wire          main_basesoc_sdram_choose_cmd_cmd_payload_is_cmd;
wire          main_basesoc_sdram_choose_cmd_cmd_payload_is_read;
wire          main_basesoc_sdram_choose_cmd_cmd_payload_is_write;
reg           main_basesoc_sdram_choose_cmd_cmd_payload_ras = 1'd0;
reg           main_basesoc_sdram_choose_cmd_cmd_payload_we = 1'd0;
reg           main_basesoc_sdram_choose_cmd_cmd_ready = 1'd0;
wire          main_basesoc_sdram_choose_cmd_cmd_valid;
reg     [2:0] main_basesoc_sdram_choose_cmd_grant = 3'd0;
wire    [7:0] main_basesoc_sdram_choose_cmd_request;
reg     [7:0] main_basesoc_sdram_choose_cmd_valids = 8'd0;
reg           main_basesoc_sdram_choose_cmd_want_activates = 1'd0;
reg           main_basesoc_sdram_choose_cmd_want_cmds = 1'd0;
reg           main_basesoc_sdram_choose_cmd_want_reads = 1'd0;
reg           main_basesoc_sdram_choose_cmd_want_writes = 1'd0;
wire          main_basesoc_sdram_choose_req_ce;
wire   [14:0] main_basesoc_sdram_choose_req_cmd_payload_a;
wire    [2:0] main_basesoc_sdram_choose_req_cmd_payload_ba;
reg           main_basesoc_sdram_choose_req_cmd_payload_cas = 1'd0;
wire          main_basesoc_sdram_choose_req_cmd_payload_is_cmd;
wire          main_basesoc_sdram_choose_req_cmd_payload_is_read;
wire          main_basesoc_sdram_choose_req_cmd_payload_is_write;
reg           main_basesoc_sdram_choose_req_cmd_payload_ras = 1'd0;
reg           main_basesoc_sdram_choose_req_cmd_payload_we = 1'd0;
reg           main_basesoc_sdram_choose_req_cmd_ready = 1'd0;
wire          main_basesoc_sdram_choose_req_cmd_valid;
reg     [2:0] main_basesoc_sdram_choose_req_grant = 3'd0;
wire    [7:0] main_basesoc_sdram_choose_req_request;
reg     [7:0] main_basesoc_sdram_choose_req_valids = 8'd0;
reg           main_basesoc_sdram_choose_req_want_activates = 1'd0;
reg           main_basesoc_sdram_choose_req_want_cmds = 1'd0;
reg           main_basesoc_sdram_choose_req_want_reads = 1'd0;
reg           main_basesoc_sdram_choose_req_want_writes = 1'd0;
wire          main_basesoc_sdram_cke;
reg           main_basesoc_sdram_cmd_last = 1'd0;
reg    [14:0] main_basesoc_sdram_cmd_payload_a = 15'd0;
reg     [2:0] main_basesoc_sdram_cmd_payload_ba = 3'd0;
reg           main_basesoc_sdram_cmd_payload_cas = 1'd0;
reg           main_basesoc_sdram_cmd_payload_is_read = 1'd0;
reg           main_basesoc_sdram_cmd_payload_is_write = 1'd0;
reg           main_basesoc_sdram_cmd_payload_ras = 1'd0;
reg           main_basesoc_sdram_cmd_payload_we = 1'd0;
reg           main_basesoc_sdram_cmd_ready = 1'd0;
reg           main_basesoc_sdram_cmd_valid = 1'd0;
reg           main_basesoc_sdram_csr_dfi_p0_act_n = 1'd1;
wire   [14:0] main_basesoc_sdram_csr_dfi_p0_address;
wire    [2:0] main_basesoc_sdram_csr_dfi_p0_bank;
reg           main_basesoc_sdram_csr_dfi_p0_cas_n = 1'd1;
reg           main_basesoc_sdram_csr_dfi_p0_cke = 1'd0;
reg           main_basesoc_sdram_csr_dfi_p0_cs_n = 1'd1;
reg           main_basesoc_sdram_csr_dfi_p0_odt = 1'd0;
reg           main_basesoc_sdram_csr_dfi_p0_ras_n = 1'd1;
reg   [127:0] main_basesoc_sdram_csr_dfi_p0_rddata = 128'd0;
wire          main_basesoc_sdram_csr_dfi_p0_rddata_en;
reg           main_basesoc_sdram_csr_dfi_p0_rddata_valid = 1'd0;
wire          main_basesoc_sdram_csr_dfi_p0_reset_n;
reg           main_basesoc_sdram_csr_dfi_p0_we_n = 1'd1;
wire  [127:0] main_basesoc_sdram_csr_dfi_p0_wrdata;
wire          main_basesoc_sdram_csr_dfi_p0_wrdata_en;
wire   [15:0] main_basesoc_sdram_csr_dfi_p0_wrdata_mask;
reg           main_basesoc_sdram_csr_dfi_p1_act_n = 1'd1;
wire   [14:0] main_basesoc_sdram_csr_dfi_p1_address;
wire    [2:0] main_basesoc_sdram_csr_dfi_p1_bank;
reg           main_basesoc_sdram_csr_dfi_p1_cas_n = 1'd1;
reg           main_basesoc_sdram_csr_dfi_p1_cke = 1'd0;
reg           main_basesoc_sdram_csr_dfi_p1_cs_n = 1'd1;
reg           main_basesoc_sdram_csr_dfi_p1_odt = 1'd0;
reg           main_basesoc_sdram_csr_dfi_p1_ras_n = 1'd1;
reg   [127:0] main_basesoc_sdram_csr_dfi_p1_rddata = 128'd0;
wire          main_basesoc_sdram_csr_dfi_p1_rddata_en;
reg           main_basesoc_sdram_csr_dfi_p1_rddata_valid = 1'd0;
wire          main_basesoc_sdram_csr_dfi_p1_reset_n;
reg           main_basesoc_sdram_csr_dfi_p1_we_n = 1'd1;
wire  [127:0] main_basesoc_sdram_csr_dfi_p1_wrdata;
wire          main_basesoc_sdram_csr_dfi_p1_wrdata_en;
wire   [15:0] main_basesoc_sdram_csr_dfi_p1_wrdata_mask;
reg           main_basesoc_sdram_dfi_p0_act_n = 1'd1;
reg    [14:0] main_basesoc_sdram_dfi_p0_address = 15'd0;
reg     [2:0] main_basesoc_sdram_dfi_p0_bank = 3'd0;
reg           main_basesoc_sdram_dfi_p0_cas_n = 1'd1;
wire          main_basesoc_sdram_dfi_p0_cke;
reg           main_basesoc_sdram_dfi_p0_cs_n = 1'd1;
wire          main_basesoc_sdram_dfi_p0_odt;
reg           main_basesoc_sdram_dfi_p0_ras_n = 1'd1;
wire  [127:0] main_basesoc_sdram_dfi_p0_rddata;
reg           main_basesoc_sdram_dfi_p0_rddata_en = 1'd0;
wire          main_basesoc_sdram_dfi_p0_rddata_valid;
wire          main_basesoc_sdram_dfi_p0_reset_n;
reg           main_basesoc_sdram_dfi_p0_we_n = 1'd1;
wire  [127:0] main_basesoc_sdram_dfi_p0_wrdata;
reg           main_basesoc_sdram_dfi_p0_wrdata_en = 1'd0;
wire   [15:0] main_basesoc_sdram_dfi_p0_wrdata_mask;
reg           main_basesoc_sdram_dfi_p1_act_n = 1'd1;
reg    [14:0] main_basesoc_sdram_dfi_p1_address = 15'd0;
reg     [2:0] main_basesoc_sdram_dfi_p1_bank = 3'd0;
reg           main_basesoc_sdram_dfi_p1_cas_n = 1'd1;
wire          main_basesoc_sdram_dfi_p1_cke;
reg           main_basesoc_sdram_dfi_p1_cs_n = 1'd1;
wire          main_basesoc_sdram_dfi_p1_odt;
reg           main_basesoc_sdram_dfi_p1_ras_n = 1'd1;
wire  [127:0] main_basesoc_sdram_dfi_p1_rddata;
reg           main_basesoc_sdram_dfi_p1_rddata_en = 1'd0;
wire          main_basesoc_sdram_dfi_p1_rddata_valid;
wire          main_basesoc_sdram_dfi_p1_reset_n;
reg           main_basesoc_sdram_dfi_p1_we_n = 1'd1;
wire  [127:0] main_basesoc_sdram_dfi_p1_wrdata;
reg           main_basesoc_sdram_dfi_p1_wrdata_en = 1'd0;
wire   [15:0] main_basesoc_sdram_dfi_p1_wrdata_mask;
reg           main_basesoc_sdram_en0 = 1'd0;
reg           main_basesoc_sdram_en1 = 1'd0;
reg           main_basesoc_sdram_ext_dfi_p0_act_n = 1'd1;
reg    [14:0] main_basesoc_sdram_ext_dfi_p0_address = 15'd0;
reg     [2:0] main_basesoc_sdram_ext_dfi_p0_bank = 3'd0;
reg           main_basesoc_sdram_ext_dfi_p0_cas_n = 1'd1;
reg           main_basesoc_sdram_ext_dfi_p0_cke = 1'd0;
reg           main_basesoc_sdram_ext_dfi_p0_cs_n = 1'd1;
reg           main_basesoc_sdram_ext_dfi_p0_odt = 1'd0;
reg           main_basesoc_sdram_ext_dfi_p0_ras_n = 1'd1;
reg   [127:0] main_basesoc_sdram_ext_dfi_p0_rddata = 128'd0;
reg           main_basesoc_sdram_ext_dfi_p0_rddata_en = 1'd0;
reg           main_basesoc_sdram_ext_dfi_p0_rddata_valid = 1'd0;
reg           main_basesoc_sdram_ext_dfi_p0_reset_n = 1'd0;
reg           main_basesoc_sdram_ext_dfi_p0_we_n = 1'd1;
reg   [127:0] main_basesoc_sdram_ext_dfi_p0_wrdata = 128'd0;
reg           main_basesoc_sdram_ext_dfi_p0_wrdata_en = 1'd0;
reg    [15:0] main_basesoc_sdram_ext_dfi_p0_wrdata_mask = 16'd0;
reg           main_basesoc_sdram_ext_dfi_p1_act_n = 1'd1;
reg    [14:0] main_basesoc_sdram_ext_dfi_p1_address = 15'd0;
reg     [2:0] main_basesoc_sdram_ext_dfi_p1_bank = 3'd0;
reg           main_basesoc_sdram_ext_dfi_p1_cas_n = 1'd1;
reg           main_basesoc_sdram_ext_dfi_p1_cke = 1'd0;
reg           main_basesoc_sdram_ext_dfi_p1_cs_n = 1'd1;
reg           main_basesoc_sdram_ext_dfi_p1_odt = 1'd0;
reg           main_basesoc_sdram_ext_dfi_p1_ras_n = 1'd1;
reg   [127:0] main_basesoc_sdram_ext_dfi_p1_rddata = 128'd0;
reg           main_basesoc_sdram_ext_dfi_p1_rddata_en = 1'd0;
reg           main_basesoc_sdram_ext_dfi_p1_rddata_valid = 1'd0;
reg           main_basesoc_sdram_ext_dfi_p1_reset_n = 1'd0;
reg           main_basesoc_sdram_ext_dfi_p1_we_n = 1'd1;
reg   [127:0] main_basesoc_sdram_ext_dfi_p1_wrdata = 128'd0;
reg           main_basesoc_sdram_ext_dfi_p1_wrdata_en = 1'd0;
reg    [15:0] main_basesoc_sdram_ext_dfi_p1_wrdata_mask = 16'd0;
reg           main_basesoc_sdram_ext_dfi_sel = 1'd0;
wire          main_basesoc_sdram_go_to_refresh;
wire   [21:0] main_basesoc_sdram_interface_bank0_addr;
wire          main_basesoc_sdram_interface_bank0_lock;
wire          main_basesoc_sdram_interface_bank0_rdata_valid;
wire          main_basesoc_sdram_interface_bank0_ready;
wire          main_basesoc_sdram_interface_bank0_valid;
wire          main_basesoc_sdram_interface_bank0_wdata_ready;
wire          main_basesoc_sdram_interface_bank0_we;
wire   [21:0] main_basesoc_sdram_interface_bank1_addr;
wire          main_basesoc_sdram_interface_bank1_lock;
wire          main_basesoc_sdram_interface_bank1_rdata_valid;
wire          main_basesoc_sdram_interface_bank1_ready;
wire          main_basesoc_sdram_interface_bank1_valid;
wire          main_basesoc_sdram_interface_bank1_wdata_ready;
wire          main_basesoc_sdram_interface_bank1_we;
wire   [21:0] main_basesoc_sdram_interface_bank2_addr;
wire          main_basesoc_sdram_interface_bank2_lock;
wire          main_basesoc_sdram_interface_bank2_rdata_valid;
wire          main_basesoc_sdram_interface_bank2_ready;
wire          main_basesoc_sdram_interface_bank2_valid;
wire          main_basesoc_sdram_interface_bank2_wdata_ready;
wire          main_basesoc_sdram_interface_bank2_we;
wire   [21:0] main_basesoc_sdram_interface_bank3_addr;
wire          main_basesoc_sdram_interface_bank3_lock;
wire          main_basesoc_sdram_interface_bank3_rdata_valid;
wire          main_basesoc_sdram_interface_bank3_ready;
wire          main_basesoc_sdram_interface_bank3_valid;
wire          main_basesoc_sdram_interface_bank3_wdata_ready;
wire          main_basesoc_sdram_interface_bank3_we;
wire   [21:0] main_basesoc_sdram_interface_bank4_addr;
wire          main_basesoc_sdram_interface_bank4_lock;
wire          main_basesoc_sdram_interface_bank4_rdata_valid;
wire          main_basesoc_sdram_interface_bank4_ready;
wire          main_basesoc_sdram_interface_bank4_valid;
wire          main_basesoc_sdram_interface_bank4_wdata_ready;
wire          main_basesoc_sdram_interface_bank4_we;
wire   [21:0] main_basesoc_sdram_interface_bank5_addr;
wire          main_basesoc_sdram_interface_bank5_lock;
wire          main_basesoc_sdram_interface_bank5_rdata_valid;
wire          main_basesoc_sdram_interface_bank5_ready;
wire          main_basesoc_sdram_interface_bank5_valid;
wire          main_basesoc_sdram_interface_bank5_wdata_ready;
wire          main_basesoc_sdram_interface_bank5_we;
wire   [21:0] main_basesoc_sdram_interface_bank6_addr;
wire          main_basesoc_sdram_interface_bank6_lock;
wire          main_basesoc_sdram_interface_bank6_rdata_valid;
wire          main_basesoc_sdram_interface_bank6_ready;
wire          main_basesoc_sdram_interface_bank6_valid;
wire          main_basesoc_sdram_interface_bank6_wdata_ready;
wire          main_basesoc_sdram_interface_bank6_we;
wire   [21:0] main_basesoc_sdram_interface_bank7_addr;
wire          main_basesoc_sdram_interface_bank7_lock;
wire          main_basesoc_sdram_interface_bank7_rdata_valid;
wire          main_basesoc_sdram_interface_bank7_ready;
wire          main_basesoc_sdram_interface_bank7_valid;
wire          main_basesoc_sdram_interface_bank7_wdata_ready;
wire          main_basesoc_sdram_interface_bank7_we;
wire  [255:0] main_basesoc_sdram_interface_rdata;
reg   [255:0] main_basesoc_sdram_interface_wdata = 256'd0;
reg    [31:0] main_basesoc_sdram_interface_wdata_we = 32'd0;
reg           main_basesoc_sdram_master_p0_act_n = 1'd1;
reg    [14:0] main_basesoc_sdram_master_p0_address = 15'd0;
reg     [2:0] main_basesoc_sdram_master_p0_bank = 3'd0;
reg           main_basesoc_sdram_master_p0_cas_n = 1'd1;
reg           main_basesoc_sdram_master_p0_cke = 1'd0;
reg           main_basesoc_sdram_master_p0_cs_n = 1'd1;
reg           main_basesoc_sdram_master_p0_odt = 1'd0;
reg           main_basesoc_sdram_master_p0_ras_n = 1'd1;
wire  [127:0] main_basesoc_sdram_master_p0_rddata;
reg           main_basesoc_sdram_master_p0_rddata_en = 1'd0;
wire          main_basesoc_sdram_master_p0_rddata_valid;
reg           main_basesoc_sdram_master_p0_reset_n = 1'd0;
reg           main_basesoc_sdram_master_p0_we_n = 1'd1;
reg   [127:0] main_basesoc_sdram_master_p0_wrdata = 128'd0;
reg           main_basesoc_sdram_master_p0_wrdata_en = 1'd0;
reg    [15:0] main_basesoc_sdram_master_p0_wrdata_mask = 16'd0;
reg           main_basesoc_sdram_master_p1_act_n = 1'd1;
reg    [14:0] main_basesoc_sdram_master_p1_address = 15'd0;
reg     [2:0] main_basesoc_sdram_master_p1_bank = 3'd0;
reg           main_basesoc_sdram_master_p1_cas_n = 1'd1;
reg           main_basesoc_sdram_master_p1_cke = 1'd0;
reg           main_basesoc_sdram_master_p1_cs_n = 1'd1;
reg           main_basesoc_sdram_master_p1_odt = 1'd0;
reg           main_basesoc_sdram_master_p1_ras_n = 1'd1;
wire  [127:0] main_basesoc_sdram_master_p1_rddata;
reg           main_basesoc_sdram_master_p1_rddata_en = 1'd0;
wire          main_basesoc_sdram_master_p1_rddata_valid;
reg           main_basesoc_sdram_master_p1_reset_n = 1'd0;
reg           main_basesoc_sdram_master_p1_we_n = 1'd1;
reg   [127:0] main_basesoc_sdram_master_p1_wrdata = 128'd0;
reg           main_basesoc_sdram_master_p1_wrdata_en = 1'd0;
reg    [15:0] main_basesoc_sdram_master_p1_wrdata_mask = 16'd0;
wire          main_basesoc_sdram_max_time0;
wire          main_basesoc_sdram_max_time1;
reg    [14:0] main_basesoc_sdram_nop_a = 15'd0;
reg     [2:0] main_basesoc_sdram_nop_ba = 3'd0;
wire          main_basesoc_sdram_odt;
reg           main_basesoc_sdram_phaseinjector0_address_re = 1'd0;
reg    [14:0] main_basesoc_sdram_phaseinjector0_address_storage = 15'd0;
reg           main_basesoc_sdram_phaseinjector0_baddress_re = 1'd0;
reg     [2:0] main_basesoc_sdram_phaseinjector0_baddress_storage = 3'd0;
wire          main_basesoc_sdram_phaseinjector0_command_issue_r;
reg           main_basesoc_sdram_phaseinjector0_command_issue_re = 1'd0;
reg           main_basesoc_sdram_phaseinjector0_command_issue_w = 1'd0;
reg           main_basesoc_sdram_phaseinjector0_command_issue_we = 1'd0;
reg           main_basesoc_sdram_phaseinjector0_command_re = 1'd0;
reg     [7:0] main_basesoc_sdram_phaseinjector0_command_storage = 8'd0;
wire          main_basesoc_sdram_phaseinjector0_csrfield_cas;
wire          main_basesoc_sdram_phaseinjector0_csrfield_cs;
wire          main_basesoc_sdram_phaseinjector0_csrfield_cs_bottom;
wire          main_basesoc_sdram_phaseinjector0_csrfield_cs_top;
wire          main_basesoc_sdram_phaseinjector0_csrfield_ras;
wire          main_basesoc_sdram_phaseinjector0_csrfield_rden;
wire          main_basesoc_sdram_phaseinjector0_csrfield_we;
wire          main_basesoc_sdram_phaseinjector0_csrfield_wren;
reg           main_basesoc_sdram_phaseinjector0_rddata_re = 1'd0;
reg   [127:0] main_basesoc_sdram_phaseinjector0_rddata_status = 128'd0;
wire          main_basesoc_sdram_phaseinjector0_rddata_we;
reg           main_basesoc_sdram_phaseinjector0_wrdata_re = 1'd0;
reg   [127:0] main_basesoc_sdram_phaseinjector0_wrdata_storage = 128'd0;
reg           main_basesoc_sdram_phaseinjector1_address_re = 1'd0;
reg    [14:0] main_basesoc_sdram_phaseinjector1_address_storage = 15'd0;
reg           main_basesoc_sdram_phaseinjector1_baddress_re = 1'd0;
reg     [2:0] main_basesoc_sdram_phaseinjector1_baddress_storage = 3'd0;
wire          main_basesoc_sdram_phaseinjector1_command_issue_r;
reg           main_basesoc_sdram_phaseinjector1_command_issue_re = 1'd0;
reg           main_basesoc_sdram_phaseinjector1_command_issue_w = 1'd0;
reg           main_basesoc_sdram_phaseinjector1_command_issue_we = 1'd0;
reg           main_basesoc_sdram_phaseinjector1_command_re = 1'd0;
reg     [7:0] main_basesoc_sdram_phaseinjector1_command_storage = 8'd0;
wire          main_basesoc_sdram_phaseinjector1_csrfield_cas;
wire          main_basesoc_sdram_phaseinjector1_csrfield_cs;
wire          main_basesoc_sdram_phaseinjector1_csrfield_cs_bottom;
wire          main_basesoc_sdram_phaseinjector1_csrfield_cs_top;
wire          main_basesoc_sdram_phaseinjector1_csrfield_ras;
wire          main_basesoc_sdram_phaseinjector1_csrfield_rden;
wire          main_basesoc_sdram_phaseinjector1_csrfield_we;
wire          main_basesoc_sdram_phaseinjector1_csrfield_wren;
reg           main_basesoc_sdram_phaseinjector1_rddata_re = 1'd0;
reg   [127:0] main_basesoc_sdram_phaseinjector1_rddata_status = 128'd0;
wire          main_basesoc_sdram_phaseinjector1_rddata_we;
reg           main_basesoc_sdram_phaseinjector1_wrdata_re = 1'd0;
reg   [127:0] main_basesoc_sdram_phaseinjector1_wrdata_storage = 128'd0;
reg           main_basesoc_sdram_postponer_count = 1'd0;
wire          main_basesoc_sdram_postponer_req_i;
reg           main_basesoc_sdram_postponer_req_o = 1'd0;
wire          main_basesoc_sdram_ras_allowed;
reg           main_basesoc_sdram_re = 1'd0;
wire          main_basesoc_sdram_read_available;
wire          main_basesoc_sdram_reset_n;
wire          main_basesoc_sdram_sel;
reg           main_basesoc_sdram_sequencer_count = 1'd0;
reg     [6:0] main_basesoc_sdram_sequencer_counter = 7'd0;
wire          main_basesoc_sdram_sequencer_done0;
reg           main_basesoc_sdram_sequencer_done1 = 1'd0;
reg           main_basesoc_sdram_sequencer_start0 = 1'd0;
wire          main_basesoc_sdram_sequencer_start1;
wire          main_basesoc_sdram_slave_p0_act_n;
wire   [14:0] main_basesoc_sdram_slave_p0_address;
wire    [2:0] main_basesoc_sdram_slave_p0_bank;
wire          main_basesoc_sdram_slave_p0_cas_n;
wire          main_basesoc_sdram_slave_p0_cke;
wire          main_basesoc_sdram_slave_p0_cs_n;
wire          main_basesoc_sdram_slave_p0_odt;
wire          main_basesoc_sdram_slave_p0_ras_n;
reg   [127:0] main_basesoc_sdram_slave_p0_rddata = 128'd0;
wire          main_basesoc_sdram_slave_p0_rddata_en;
reg           main_basesoc_sdram_slave_p0_rddata_valid = 1'd0;
wire          main_basesoc_sdram_slave_p0_reset_n;
wire          main_basesoc_sdram_slave_p0_we_n;
wire  [127:0] main_basesoc_sdram_slave_p0_wrdata;
wire          main_basesoc_sdram_slave_p0_wrdata_en;
wire   [15:0] main_basesoc_sdram_slave_p0_wrdata_mask;
wire          main_basesoc_sdram_slave_p1_act_n;
wire   [14:0] main_basesoc_sdram_slave_p1_address;
wire    [2:0] main_basesoc_sdram_slave_p1_bank;
wire          main_basesoc_sdram_slave_p1_cas_n;
wire          main_basesoc_sdram_slave_p1_cke;
wire          main_basesoc_sdram_slave_p1_cs_n;
wire          main_basesoc_sdram_slave_p1_odt;
wire          main_basesoc_sdram_slave_p1_ras_n;
reg   [127:0] main_basesoc_sdram_slave_p1_rddata = 128'd0;
wire          main_basesoc_sdram_slave_p1_rddata_en;
reg           main_basesoc_sdram_slave_p1_rddata_valid = 1'd0;
wire          main_basesoc_sdram_slave_p1_reset_n;
wire          main_basesoc_sdram_slave_p1_we_n;
wire  [127:0] main_basesoc_sdram_slave_p1_wrdata;
wire          main_basesoc_sdram_slave_p1_wrdata_en;
wire   [15:0] main_basesoc_sdram_slave_p1_wrdata_mask;
reg           main_basesoc_sdram_steerer0 = 1'd1;
reg           main_basesoc_sdram_steerer1 = 1'd1;
reg           main_basesoc_sdram_steerer2 = 1'd1;
reg           main_basesoc_sdram_steerer3 = 1'd1;
reg     [1:0] main_basesoc_sdram_steerer_sel0 = 2'd0;
reg     [1:0] main_basesoc_sdram_steerer_sel1 = 2'd0;
reg     [3:0] main_basesoc_sdram_storage = 4'd1;
reg           main_basesoc_sdram_tccdcon_count = 1'd0;
reg           main_basesoc_sdram_tccdcon_ready = 1'd0;
wire          main_basesoc_sdram_tccdcon_valid;
wire    [1:0] main_basesoc_sdram_tfawcon_count;
reg           main_basesoc_sdram_tfawcon_ready = 1'd1;
wire          main_basesoc_sdram_tfawcon_valid;
reg     [2:0] main_basesoc_sdram_tfawcon_window = 3'd0;
reg     [4:0] main_basesoc_sdram_time0 = 5'd0;
reg     [3:0] main_basesoc_sdram_time1 = 4'd0;
wire    [8:0] main_basesoc_sdram_timer_count0;
reg     [8:0] main_basesoc_sdram_timer_count1 = 9'd390;
wire          main_basesoc_sdram_timer_done0;
wire          main_basesoc_sdram_timer_done1;
wire          main_basesoc_sdram_timer_wait;
reg           main_basesoc_sdram_trrdcon_count = 1'd0;
reg           main_basesoc_sdram_trrdcon_ready = 1'd0;
wire          main_basesoc_sdram_trrdcon_valid;
reg     [2:0] main_basesoc_sdram_twtrcon_count = 3'd0;
reg           main_basesoc_sdram_twtrcon_ready = 1'd0;
wire          main_basesoc_sdram_twtrcon_valid;
wire          main_basesoc_sdram_wants_refresh;
wire          main_basesoc_sdram_wants_zqcs;
wire          main_basesoc_sdram_write_available;
reg     [5:0] main_basesoc_sdram_zqcs_executer_counter = 6'd0;
reg           main_basesoc_sdram_zqcs_executer_done = 1'd0;
reg           main_basesoc_sdram_zqcs_executer_start = 1'd0;
wire   [25:0] main_basesoc_sdram_zqcs_timer_count0;
reg    [25:0] main_basesoc_sdram_zqcs_timer_count1 = 26'd49999999;
wire          main_basesoc_sdram_zqcs_timer_done0;
wire          main_basesoc_sdram_zqcs_timer_done1;
wire          main_basesoc_sdram_zqcs_timer_wait;
reg           main_basesoc_serial_tx_rs232phytx_next_value1 = 1'd0;
reg           main_basesoc_serial_tx_rs232phytx_next_value_ce1 = 1'd0;
reg           main_basesoc_soc_rst = 1'd0;
reg           main_basesoc_timer_en_re = 1'd0;
reg           main_basesoc_timer_en_storage = 1'd0;
reg           main_basesoc_timer_enable_re = 1'd0;
reg           main_basesoc_timer_enable_storage = 1'd0;
wire          main_basesoc_timer_irq;
reg           main_basesoc_timer_load_re = 1'd0;
reg    [31:0] main_basesoc_timer_load_storage = 32'd0;
reg           main_basesoc_timer_pending_r = 1'd0;
reg           main_basesoc_timer_pending_re = 1'd0;
reg           main_basesoc_timer_pending_status = 1'd0;
wire          main_basesoc_timer_pending_we;
reg           main_basesoc_timer_reload_re = 1'd0;
reg    [31:0] main_basesoc_timer_reload_storage = 32'd0;
reg           main_basesoc_timer_status_re = 1'd0;
reg           main_basesoc_timer_status_status = 1'd0;
wire          main_basesoc_timer_status_we;
reg           main_basesoc_timer_update_value_re = 1'd0;
reg           main_basesoc_timer_update_value_storage = 1'd0;
reg    [31:0] main_basesoc_timer_value = 32'd0;
reg           main_basesoc_timer_value_re = 1'd0;
reg    [31:0] main_basesoc_timer_value_status = 32'd0;
wire          main_basesoc_timer_value_we;
wire          main_basesoc_timer_zero0;
wire          main_basesoc_timer_zero1;
wire          main_basesoc_timer_zero2;
reg           main_basesoc_timer_zero_clear = 1'd0;
reg           main_basesoc_timer_zero_pending = 1'd0;
wire          main_basesoc_timer_zero_status;
wire          main_basesoc_timer_zero_trigger;
reg           main_basesoc_timer_zero_trigger_d = 1'd0;
reg     [3:0] main_basesoc_tx_count = 4'd0;
reg     [3:0] main_basesoc_tx_count_rs232phytx_next_value0 = 4'd0;
reg           main_basesoc_tx_count_rs232phytx_next_value_ce0 = 1'd0;
reg     [7:0] main_basesoc_tx_data = 8'd0;
reg     [7:0] main_basesoc_tx_data_rs232phytx_next_value2 = 8'd0;
reg           main_basesoc_tx_data_rs232phytx_next_value_ce2 = 1'd0;
reg           main_basesoc_tx_enable = 1'd0;
reg    [31:0] main_basesoc_tx_phase = 32'd0;
wire          main_basesoc_tx_sink_first;
wire          main_basesoc_tx_sink_last;
wire    [7:0] main_basesoc_tx_sink_payload_data;
reg           main_basesoc_tx_sink_ready = 1'd0;
wire          main_basesoc_tx_sink_valid;
reg           main_basesoc_tx_tick = 1'd0;
reg           main_basesoc_uart_enable_re = 1'd0;
reg     [1:0] main_basesoc_uart_enable_storage = 2'd0;
wire          main_basesoc_uart_irq;
reg     [1:0] main_basesoc_uart_pending_r = 2'd0;
reg           main_basesoc_uart_pending_re = 1'd0;
reg     [1:0] main_basesoc_uart_pending_status = 2'd0;
wire          main_basesoc_uart_pending_we;
wire          main_basesoc_uart_rx0;
wire          main_basesoc_uart_rx1;
wire          main_basesoc_uart_rx2;
reg           main_basesoc_uart_rx_clear = 1'd0;
reg     [3:0] main_basesoc_uart_rx_fifo_consume = 4'd0;
wire          main_basesoc_uart_rx_fifo_do_read;
wire          main_basesoc_uart_rx_fifo_fifo_in_first;
wire          main_basesoc_uart_rx_fifo_fifo_in_last;
wire    [7:0] main_basesoc_uart_rx_fifo_fifo_in_payload_data;
wire          main_basesoc_uart_rx_fifo_fifo_out_first;
wire          main_basesoc_uart_rx_fifo_fifo_out_last;
wire    [7:0] main_basesoc_uart_rx_fifo_fifo_out_payload_data;
reg     [4:0] main_basesoc_uart_rx_fifo_level0 = 5'd0;
wire    [4:0] main_basesoc_uart_rx_fifo_level1;
reg     [3:0] main_basesoc_uart_rx_fifo_produce = 4'd0;
wire    [3:0] main_basesoc_uart_rx_fifo_rdport_adr;
wire    [9:0] main_basesoc_uart_rx_fifo_rdport_dat_r;
wire          main_basesoc_uart_rx_fifo_rdport_re;
wire          main_basesoc_uart_rx_fifo_re;
reg           main_basesoc_uart_rx_fifo_readable = 1'd0;
reg           main_basesoc_uart_rx_fifo_replace = 1'd0;
wire          main_basesoc_uart_rx_fifo_sink_first;
wire          main_basesoc_uart_rx_fifo_sink_last;
wire    [7:0] main_basesoc_uart_rx_fifo_sink_payload_data;
wire          main_basesoc_uart_rx_fifo_sink_ready;
wire          main_basesoc_uart_rx_fifo_sink_valid;
wire          main_basesoc_uart_rx_fifo_source_first;
wire          main_basesoc_uart_rx_fifo_source_last;
wire    [7:0] main_basesoc_uart_rx_fifo_source_payload_data;
wire          main_basesoc_uart_rx_fifo_source_ready;
wire          main_basesoc_uart_rx_fifo_source_valid;
wire    [9:0] main_basesoc_uart_rx_fifo_syncfifo_din;
wire    [9:0] main_basesoc_uart_rx_fifo_syncfifo_dout;
wire          main_basesoc_uart_rx_fifo_syncfifo_re;
wire          main_basesoc_uart_rx_fifo_syncfifo_readable;
wire          main_basesoc_uart_rx_fifo_syncfifo_we;
wire          main_basesoc_uart_rx_fifo_syncfifo_writable;
reg     [3:0] main_basesoc_uart_rx_fifo_wrport_adr = 4'd0;
wire    [9:0] main_basesoc_uart_rx_fifo_wrport_dat_r;
wire    [9:0] main_basesoc_uart_rx_fifo_wrport_dat_w;
wire          main_basesoc_uart_rx_fifo_wrport_we;
reg           main_basesoc_uart_rx_pending = 1'd0;
wire          main_basesoc_uart_rx_status;
wire          main_basesoc_uart_rx_trigger;
reg           main_basesoc_uart_rx_trigger_d = 1'd0;
reg           main_basesoc_uart_rxempty_re = 1'd0;
wire          main_basesoc_uart_rxempty_status;
wire          main_basesoc_uart_rxempty_we;
reg           main_basesoc_uart_rxfull_re = 1'd0;
wire          main_basesoc_uart_rxfull_status;
wire          main_basesoc_uart_rxfull_we;
wire    [7:0] main_basesoc_uart_rxtx_r;
reg           main_basesoc_uart_rxtx_re = 1'd0;
wire    [7:0] main_basesoc_uart_rxtx_w;
reg           main_basesoc_uart_rxtx_we = 1'd0;
reg           main_basesoc_uart_status_re = 1'd0;
reg     [1:0] main_basesoc_uart_status_status = 2'd0;
wire          main_basesoc_uart_status_we;
wire          main_basesoc_uart_tx0;
wire          main_basesoc_uart_tx1;
wire          main_basesoc_uart_tx2;
reg           main_basesoc_uart_tx_clear = 1'd0;
reg     [3:0] main_basesoc_uart_tx_fifo_consume = 4'd0;
wire          main_basesoc_uart_tx_fifo_do_read;
wire          main_basesoc_uart_tx_fifo_fifo_in_first;
wire          main_basesoc_uart_tx_fifo_fifo_in_last;
wire    [7:0] main_basesoc_uart_tx_fifo_fifo_in_payload_data;
wire          main_basesoc_uart_tx_fifo_fifo_out_first;
wire          main_basesoc_uart_tx_fifo_fifo_out_last;
wire    [7:0] main_basesoc_uart_tx_fifo_fifo_out_payload_data;
reg     [4:0] main_basesoc_uart_tx_fifo_level0 = 5'd0;
wire    [4:0] main_basesoc_uart_tx_fifo_level1;
reg     [3:0] main_basesoc_uart_tx_fifo_produce = 4'd0;
wire    [3:0] main_basesoc_uart_tx_fifo_rdport_adr;
wire    [9:0] main_basesoc_uart_tx_fifo_rdport_dat_r;
wire          main_basesoc_uart_tx_fifo_rdport_re;
wire          main_basesoc_uart_tx_fifo_re;
reg           main_basesoc_uart_tx_fifo_readable = 1'd0;
reg           main_basesoc_uart_tx_fifo_replace = 1'd0;
reg           main_basesoc_uart_tx_fifo_sink_first = 1'd0;
reg           main_basesoc_uart_tx_fifo_sink_last = 1'd0;
wire    [7:0] main_basesoc_uart_tx_fifo_sink_payload_data;
wire          main_basesoc_uart_tx_fifo_sink_ready;
wire          main_basesoc_uart_tx_fifo_sink_valid;
wire          main_basesoc_uart_tx_fifo_source_first;
wire          main_basesoc_uart_tx_fifo_source_last;
wire    [7:0] main_basesoc_uart_tx_fifo_source_payload_data;
wire          main_basesoc_uart_tx_fifo_source_ready;
wire          main_basesoc_uart_tx_fifo_source_valid;
wire    [9:0] main_basesoc_uart_tx_fifo_syncfifo_din;
wire    [9:0] main_basesoc_uart_tx_fifo_syncfifo_dout;
wire          main_basesoc_uart_tx_fifo_syncfifo_re;
wire          main_basesoc_uart_tx_fifo_syncfifo_readable;
wire          main_basesoc_uart_tx_fifo_syncfifo_we;
wire          main_basesoc_uart_tx_fifo_syncfifo_writable;
reg     [3:0] main_basesoc_uart_tx_fifo_wrport_adr = 4'd0;
wire    [9:0] main_basesoc_uart_tx_fifo_wrport_dat_r;
wire    [9:0] main_basesoc_uart_tx_fifo_wrport_dat_w;
wire          main_basesoc_uart_tx_fifo_wrport_we;
reg           main_basesoc_uart_tx_pending = 1'd0;
wire          main_basesoc_uart_tx_status;
wire          main_basesoc_uart_tx_trigger;
reg           main_basesoc_uart_tx_trigger_d = 1'd0;
reg           main_basesoc_uart_txempty_re = 1'd0;
wire          main_basesoc_uart_txempty_status;
wire          main_basesoc_uart_txempty_we;
reg           main_basesoc_uart_txfull_re = 1'd0;
wire          main_basesoc_uart_txfull_status;
wire          main_basesoc_uart_txfull_we;
wire          main_basesoc_uart_uart_sink_first;
wire          main_basesoc_uart_uart_sink_last;
wire    [7:0] main_basesoc_uart_uart_sink_payload_data;
wire          main_basesoc_uart_uart_sink_ready;
wire          main_basesoc_uart_uart_sink_valid;
wire          main_basesoc_uart_uart_source_first;
wire          main_basesoc_uart_uart_source_last;
wire    [7:0] main_basesoc_uart_uart_source_payload_data;
wire          main_basesoc_uart_uart_source_ready;
wire          main_basesoc_uart_uart_source_valid;
reg    [31:0] main_basesoc_vexriscv = 32'd0;
wire          main_basesoc_wb_sdram_ack;
wire   [29:0] main_basesoc_wb_sdram_adr;
wire    [1:0] main_basesoc_wb_sdram_bte;
wire    [2:0] main_basesoc_wb_sdram_cti;
wire          main_basesoc_wb_sdram_cyc;
reg    [31:0] main_basesoc_wb_sdram_dat_r = 32'd0;
wire   [31:0] main_basesoc_wb_sdram_dat_w;
wire          main_basesoc_wb_sdram_err;
wire    [3:0] main_basesoc_wb_sdram_sel;
wire          main_basesoc_wb_sdram_stb;
wire          main_basesoc_wb_sdram_we;
reg     [5:0] main_chaser = 6'd0;
reg    [21:0] main_count = 22'd4166666;
wire          main_crg_clkin;
wire          main_crg_clkout0;
wire          main_crg_clkout1;
wire          main_crg_locked;
reg    [15:0] main_crg_por_count = 16'd65535;
wire          main_crg_por_done;
wire          main_crg_reset0;
wire          main_crg_reset1;
reg           main_crg_rst = 1'd0;
wire          main_crg_stop;
wire          main_done;
wire          main_gw5ddrphy0;
wire          main_gw5ddrphy1;
wire          main_gw5ddrphy10;
wire          main_gw5ddrphy11;
wire          main_gw5ddrphy12;
wire          main_gw5ddrphy13;
wire          main_gw5ddrphy14;
wire          main_gw5ddrphy15;
wire          main_gw5ddrphy16;
wire          main_gw5ddrphy17;
wire          main_gw5ddrphy18;
wire          main_gw5ddrphy19;
wire          main_gw5ddrphy2;
wire          main_gw5ddrphy20;
wire          main_gw5ddrphy21;
wire          main_gw5ddrphy22;
wire          main_gw5ddrphy23;
wire          main_gw5ddrphy24;
wire          main_gw5ddrphy25;
wire          main_gw5ddrphy26;
wire          main_gw5ddrphy27;
wire          main_gw5ddrphy28;
wire          main_gw5ddrphy29;
wire          main_gw5ddrphy3;
wire          main_gw5ddrphy30;
wire          main_gw5ddrphy31;
wire          main_gw5ddrphy32;
wire          main_gw5ddrphy33;
wire          main_gw5ddrphy34;
wire          main_gw5ddrphy35;
wire          main_gw5ddrphy36;
wire          main_gw5ddrphy37;
wire          main_gw5ddrphy38;
wire          main_gw5ddrphy39;
wire          main_gw5ddrphy4;
wire          main_gw5ddrphy40;
wire          main_gw5ddrphy41;
wire          main_gw5ddrphy42;
wire          main_gw5ddrphy43;
wire          main_gw5ddrphy44;
wire          main_gw5ddrphy45;
wire          main_gw5ddrphy46;
wire          main_gw5ddrphy47;
wire          main_gw5ddrphy48;
wire          main_gw5ddrphy49;
wire          main_gw5ddrphy5;
wire          main_gw5ddrphy50;
wire          main_gw5ddrphy51;
wire          main_gw5ddrphy52;
wire          main_gw5ddrphy53;
wire          main_gw5ddrphy54;
wire          main_gw5ddrphy55;
wire          main_gw5ddrphy56;
wire          main_gw5ddrphy57;
wire          main_gw5ddrphy58;
wire          main_gw5ddrphy59;
wire          main_gw5ddrphy6;
wire          main_gw5ddrphy60;
wire          main_gw5ddrphy61;
wire          main_gw5ddrphy62;
wire          main_gw5ddrphy63;
wire          main_gw5ddrphy7;
wire          main_gw5ddrphy8;
wire          main_gw5ddrphy9;
wire    [3:0] main_gw5ddrphy_bitslip0_i;
reg     [3:0] main_gw5ddrphy_bitslip0_o = 4'd0;
reg     [7:0] main_gw5ddrphy_bitslip0_r = 8'd0;
reg     [1:0] main_gw5ddrphy_bitslip0_value = 2'd0;
wire    [3:0] main_gw5ddrphy_bitslip10_i;
reg     [3:0] main_gw5ddrphy_bitslip10_o = 4'd0;
reg     [7:0] main_gw5ddrphy_bitslip10_r = 8'd0;
reg     [1:0] main_gw5ddrphy_bitslip10_value = 2'd0;
wire    [3:0] main_gw5ddrphy_bitslip11_i;
reg     [3:0] main_gw5ddrphy_bitslip11_o = 4'd0;
reg     [7:0] main_gw5ddrphy_bitslip11_r = 8'd0;
reg     [1:0] main_gw5ddrphy_bitslip11_value = 2'd0;
wire    [3:0] main_gw5ddrphy_bitslip12_i;
reg     [3:0] main_gw5ddrphy_bitslip12_o = 4'd0;
reg     [7:0] main_gw5ddrphy_bitslip12_r = 8'd0;
reg     [1:0] main_gw5ddrphy_bitslip12_value = 2'd0;
wire    [3:0] main_gw5ddrphy_bitslip13_i;
reg     [3:0] main_gw5ddrphy_bitslip13_o = 4'd0;
reg     [7:0] main_gw5ddrphy_bitslip13_r = 8'd0;
reg     [1:0] main_gw5ddrphy_bitslip13_value = 2'd0;
wire    [3:0] main_gw5ddrphy_bitslip14_i;
reg     [3:0] main_gw5ddrphy_bitslip14_o = 4'd0;
reg     [7:0] main_gw5ddrphy_bitslip14_r = 8'd0;
reg     [1:0] main_gw5ddrphy_bitslip14_value = 2'd0;
wire    [3:0] main_gw5ddrphy_bitslip15_i;
reg     [3:0] main_gw5ddrphy_bitslip15_o = 4'd0;
reg     [7:0] main_gw5ddrphy_bitslip15_r = 8'd0;
reg     [1:0] main_gw5ddrphy_bitslip15_value = 2'd0;
wire    [3:0] main_gw5ddrphy_bitslip16_i;
reg     [3:0] main_gw5ddrphy_bitslip16_o = 4'd0;
reg     [7:0] main_gw5ddrphy_bitslip16_r = 8'd0;
reg     [1:0] main_gw5ddrphy_bitslip16_value = 2'd0;
wire    [3:0] main_gw5ddrphy_bitslip17_i;
reg     [3:0] main_gw5ddrphy_bitslip17_o = 4'd0;
reg     [7:0] main_gw5ddrphy_bitslip17_r = 8'd0;
reg     [1:0] main_gw5ddrphy_bitslip17_value = 2'd0;
wire    [3:0] main_gw5ddrphy_bitslip18_i;
reg     [3:0] main_gw5ddrphy_bitslip18_o = 4'd0;
reg     [7:0] main_gw5ddrphy_bitslip18_r = 8'd0;
reg     [1:0] main_gw5ddrphy_bitslip18_value = 2'd0;
wire    [3:0] main_gw5ddrphy_bitslip19_i;
reg     [3:0] main_gw5ddrphy_bitslip19_o = 4'd0;
reg     [7:0] main_gw5ddrphy_bitslip19_r = 8'd0;
reg     [1:0] main_gw5ddrphy_bitslip19_value = 2'd0;
wire    [3:0] main_gw5ddrphy_bitslip1_i;
reg     [3:0] main_gw5ddrphy_bitslip1_o = 4'd0;
reg     [7:0] main_gw5ddrphy_bitslip1_r = 8'd0;
reg     [1:0] main_gw5ddrphy_bitslip1_value = 2'd0;
wire    [3:0] main_gw5ddrphy_bitslip20_i;
reg     [3:0] main_gw5ddrphy_bitslip20_o = 4'd0;
reg     [7:0] main_gw5ddrphy_bitslip20_r = 8'd0;
reg     [1:0] main_gw5ddrphy_bitslip20_value = 2'd0;
wire    [3:0] main_gw5ddrphy_bitslip21_i;
reg     [3:0] main_gw5ddrphy_bitslip21_o = 4'd0;
reg     [7:0] main_gw5ddrphy_bitslip21_r = 8'd0;
reg     [1:0] main_gw5ddrphy_bitslip21_value = 2'd0;
wire    [3:0] main_gw5ddrphy_bitslip22_i;
reg     [3:0] main_gw5ddrphy_bitslip22_o = 4'd0;
reg     [7:0] main_gw5ddrphy_bitslip22_r = 8'd0;
reg     [1:0] main_gw5ddrphy_bitslip22_value = 2'd0;
wire    [3:0] main_gw5ddrphy_bitslip23_i;
reg     [3:0] main_gw5ddrphy_bitslip23_o = 4'd0;
reg     [7:0] main_gw5ddrphy_bitslip23_r = 8'd0;
reg     [1:0] main_gw5ddrphy_bitslip23_value = 2'd0;
wire    [3:0] main_gw5ddrphy_bitslip24_i;
reg     [3:0] main_gw5ddrphy_bitslip24_o = 4'd0;
reg     [7:0] main_gw5ddrphy_bitslip24_r = 8'd0;
reg     [1:0] main_gw5ddrphy_bitslip24_value = 2'd0;
wire    [3:0] main_gw5ddrphy_bitslip25_i;
reg     [3:0] main_gw5ddrphy_bitslip25_o = 4'd0;
reg     [7:0] main_gw5ddrphy_bitslip25_r = 8'd0;
reg     [1:0] main_gw5ddrphy_bitslip25_value = 2'd0;
wire    [3:0] main_gw5ddrphy_bitslip26_i;
reg     [3:0] main_gw5ddrphy_bitslip26_o = 4'd0;
reg     [7:0] main_gw5ddrphy_bitslip26_r = 8'd0;
reg     [1:0] main_gw5ddrphy_bitslip26_value = 2'd0;
wire    [3:0] main_gw5ddrphy_bitslip27_i;
reg     [3:0] main_gw5ddrphy_bitslip27_o = 4'd0;
reg     [7:0] main_gw5ddrphy_bitslip27_r = 8'd0;
reg     [1:0] main_gw5ddrphy_bitslip27_value = 2'd0;
wire    [3:0] main_gw5ddrphy_bitslip28_i;
reg     [3:0] main_gw5ddrphy_bitslip28_o = 4'd0;
reg     [7:0] main_gw5ddrphy_bitslip28_r = 8'd0;
reg     [1:0] main_gw5ddrphy_bitslip28_value = 2'd0;
wire    [3:0] main_gw5ddrphy_bitslip29_i;
reg     [3:0] main_gw5ddrphy_bitslip29_o = 4'd0;
reg     [7:0] main_gw5ddrphy_bitslip29_r = 8'd0;
reg     [1:0] main_gw5ddrphy_bitslip29_value = 2'd0;
wire    [3:0] main_gw5ddrphy_bitslip2_i;
reg     [3:0] main_gw5ddrphy_bitslip2_o = 4'd0;
reg     [7:0] main_gw5ddrphy_bitslip2_r = 8'd0;
reg     [1:0] main_gw5ddrphy_bitslip2_value = 2'd0;
wire    [3:0] main_gw5ddrphy_bitslip30_i;
reg     [3:0] main_gw5ddrphy_bitslip30_o = 4'd0;
reg     [7:0] main_gw5ddrphy_bitslip30_r = 8'd0;
reg     [1:0] main_gw5ddrphy_bitslip30_value = 2'd0;
wire    [3:0] main_gw5ddrphy_bitslip31_i;
reg     [3:0] main_gw5ddrphy_bitslip31_o = 4'd0;
reg     [7:0] main_gw5ddrphy_bitslip31_r = 8'd0;
reg     [1:0] main_gw5ddrphy_bitslip31_value = 2'd0;
wire    [3:0] main_gw5ddrphy_bitslip3_i;
reg     [3:0] main_gw5ddrphy_bitslip3_o = 4'd0;
reg     [7:0] main_gw5ddrphy_bitslip3_r = 8'd0;
reg     [1:0] main_gw5ddrphy_bitslip3_value = 2'd0;
wire    [3:0] main_gw5ddrphy_bitslip4_i;
reg     [3:0] main_gw5ddrphy_bitslip4_o = 4'd0;
reg     [7:0] main_gw5ddrphy_bitslip4_r = 8'd0;
reg     [1:0] main_gw5ddrphy_bitslip4_value = 2'd0;
wire    [3:0] main_gw5ddrphy_bitslip5_i;
reg     [3:0] main_gw5ddrphy_bitslip5_o = 4'd0;
reg     [7:0] main_gw5ddrphy_bitslip5_r = 8'd0;
reg     [1:0] main_gw5ddrphy_bitslip5_value = 2'd0;
wire    [3:0] main_gw5ddrphy_bitslip6_i;
reg     [3:0] main_gw5ddrphy_bitslip6_o = 4'd0;
reg     [7:0] main_gw5ddrphy_bitslip6_r = 8'd0;
reg     [1:0] main_gw5ddrphy_bitslip6_value = 2'd0;
wire    [3:0] main_gw5ddrphy_bitslip7_i;
reg     [3:0] main_gw5ddrphy_bitslip7_o = 4'd0;
reg     [7:0] main_gw5ddrphy_bitslip7_r = 8'd0;
reg     [1:0] main_gw5ddrphy_bitslip7_value = 2'd0;
wire    [3:0] main_gw5ddrphy_bitslip8_i;
reg     [3:0] main_gw5ddrphy_bitslip8_o = 4'd0;
reg     [7:0] main_gw5ddrphy_bitslip8_r = 8'd0;
reg     [1:0] main_gw5ddrphy_bitslip8_value = 2'd0;
wire    [3:0] main_gw5ddrphy_bitslip9_i;
reg     [3:0] main_gw5ddrphy_bitslip9_o = 4'd0;
reg     [7:0] main_gw5ddrphy_bitslip9_r = 8'd0;
reg     [1:0] main_gw5ddrphy_bitslip9_value = 2'd0;
wire          main_gw5ddrphy_bl8_chunk;
wire          main_gw5ddrphy_burstdet0;
wire          main_gw5ddrphy_burstdet1;
wire          main_gw5ddrphy_burstdet2;
wire          main_gw5ddrphy_burstdet3;
wire          main_gw5ddrphy_burstdet_clr_r;
reg           main_gw5ddrphy_burstdet_clr_re = 1'd0;
reg           main_gw5ddrphy_burstdet_clr_w = 1'd0;
reg           main_gw5ddrphy_burstdet_clr_we = 1'd0;
reg           main_gw5ddrphy_burstdet_d0 = 1'd0;
reg           main_gw5ddrphy_burstdet_d1 = 1'd0;
reg           main_gw5ddrphy_burstdet_d2 = 1'd0;
reg           main_gw5ddrphy_burstdet_d3 = 1'd0;
reg           main_gw5ddrphy_burstdet_seen_re = 1'd0;
reg     [3:0] main_gw5ddrphy_burstdet_seen_status = 4'd0;
wire          main_gw5ddrphy_burstdet_seen_we;
reg     [6:0] main_gw5ddrphy_counter = 7'd0;
wire    [3:0] main_gw5ddrphy_datavalid;
wire    [7:0] main_gw5ddrphy_delay0;
wire    [7:0] main_gw5ddrphy_delay1;
wire          main_gw5ddrphy_dfi_p0_act_n;
wire   [14:0] main_gw5ddrphy_dfi_p0_address;
wire    [2:0] main_gw5ddrphy_dfi_p0_bank;
wire          main_gw5ddrphy_dfi_p0_cas_n;
wire          main_gw5ddrphy_dfi_p0_cke;
wire          main_gw5ddrphy_dfi_p0_cs_n;
wire          main_gw5ddrphy_dfi_p0_odt;
wire          main_gw5ddrphy_dfi_p0_ras_n;
reg   [127:0] main_gw5ddrphy_dfi_p0_rddata = 128'd0;
wire          main_gw5ddrphy_dfi_p0_rddata_en;
wire          main_gw5ddrphy_dfi_p0_rddata_valid;
wire          main_gw5ddrphy_dfi_p0_reset_n;
wire          main_gw5ddrphy_dfi_p0_we_n;
wire  [127:0] main_gw5ddrphy_dfi_p0_wrdata;
wire          main_gw5ddrphy_dfi_p0_wrdata_en;
wire   [15:0] main_gw5ddrphy_dfi_p0_wrdata_mask;
wire          main_gw5ddrphy_dfi_p1_act_n;
wire   [14:0] main_gw5ddrphy_dfi_p1_address;
wire    [2:0] main_gw5ddrphy_dfi_p1_bank;
wire          main_gw5ddrphy_dfi_p1_cas_n;
wire          main_gw5ddrphy_dfi_p1_cke;
wire          main_gw5ddrphy_dfi_p1_cs_n;
wire          main_gw5ddrphy_dfi_p1_odt;
wire          main_gw5ddrphy_dfi_p1_ras_n;
reg   [127:0] main_gw5ddrphy_dfi_p1_rddata = 128'd0;
wire          main_gw5ddrphy_dfi_p1_rddata_en;
wire          main_gw5ddrphy_dfi_p1_rddata_valid;
wire          main_gw5ddrphy_dfi_p1_reset_n;
wire          main_gw5ddrphy_dfi_p1_we_n;
wire  [127:0] main_gw5ddrphy_dfi_p1_wrdata;
wire          main_gw5ddrphy_dfi_p1_wrdata_en;
wire   [15:0] main_gw5ddrphy_dfi_p1_wrdata_mask;
reg           main_gw5ddrphy_dly_sel_re = 1'd0;
reg     [3:0] main_gw5ddrphy_dly_sel_storage = 4'd0;
reg     [7:0] main_gw5ddrphy_dm_o_data0 = 8'd0;
reg     [7:0] main_gw5ddrphy_dm_o_data1 = 8'd0;
reg     [7:0] main_gw5ddrphy_dm_o_data2 = 8'd0;
reg     [7:0] main_gw5ddrphy_dm_o_data3 = 8'd0;
reg     [7:0] main_gw5ddrphy_dm_o_data_d0 = 8'd0;
reg     [7:0] main_gw5ddrphy_dm_o_data_d1 = 8'd0;
reg     [7:0] main_gw5ddrphy_dm_o_data_d2 = 8'd0;
reg     [7:0] main_gw5ddrphy_dm_o_data_d3 = 8'd0;
reg     [3:0] main_gw5ddrphy_dm_o_data_muxed0 = 4'd0;
reg     [3:0] main_gw5ddrphy_dm_o_data_muxed1 = 4'd0;
reg     [3:0] main_gw5ddrphy_dm_o_data_muxed2 = 4'd0;
reg     [3:0] main_gw5ddrphy_dm_o_data_muxed3 = 4'd0;
wire          main_gw5ddrphy_dq_i0;
wire          main_gw5ddrphy_dq_i1;
wire          main_gw5ddrphy_dq_i10;
wire          main_gw5ddrphy_dq_i11;
wire          main_gw5ddrphy_dq_i12;
wire          main_gw5ddrphy_dq_i13;
wire          main_gw5ddrphy_dq_i14;
wire          main_gw5ddrphy_dq_i15;
wire          main_gw5ddrphy_dq_i16;
wire          main_gw5ddrphy_dq_i17;
wire          main_gw5ddrphy_dq_i18;
wire          main_gw5ddrphy_dq_i19;
wire          main_gw5ddrphy_dq_i2;
wire          main_gw5ddrphy_dq_i20;
wire          main_gw5ddrphy_dq_i21;
wire          main_gw5ddrphy_dq_i22;
wire          main_gw5ddrphy_dq_i23;
wire          main_gw5ddrphy_dq_i24;
wire          main_gw5ddrphy_dq_i25;
wire          main_gw5ddrphy_dq_i26;
wire          main_gw5ddrphy_dq_i27;
wire          main_gw5ddrphy_dq_i28;
wire          main_gw5ddrphy_dq_i29;
wire          main_gw5ddrphy_dq_i3;
wire          main_gw5ddrphy_dq_i30;
wire          main_gw5ddrphy_dq_i31;
wire          main_gw5ddrphy_dq_i4;
wire          main_gw5ddrphy_dq_i5;
wire          main_gw5ddrphy_dq_i6;
wire          main_gw5ddrphy_dq_i7;
wire          main_gw5ddrphy_dq_i8;
wire          main_gw5ddrphy_dq_i9;
reg     [3:0] main_gw5ddrphy_dq_i_bitslip_o_d0 = 4'd0;
reg     [3:0] main_gw5ddrphy_dq_i_bitslip_o_d1 = 4'd0;
reg     [3:0] main_gw5ddrphy_dq_i_bitslip_o_d10 = 4'd0;
reg     [3:0] main_gw5ddrphy_dq_i_bitslip_o_d11 = 4'd0;
reg     [3:0] main_gw5ddrphy_dq_i_bitslip_o_d12 = 4'd0;
reg     [3:0] main_gw5ddrphy_dq_i_bitslip_o_d13 = 4'd0;
reg     [3:0] main_gw5ddrphy_dq_i_bitslip_o_d14 = 4'd0;
reg     [3:0] main_gw5ddrphy_dq_i_bitslip_o_d15 = 4'd0;
reg     [3:0] main_gw5ddrphy_dq_i_bitslip_o_d16 = 4'd0;
reg     [3:0] main_gw5ddrphy_dq_i_bitslip_o_d17 = 4'd0;
reg     [3:0] main_gw5ddrphy_dq_i_bitslip_o_d18 = 4'd0;
reg     [3:0] main_gw5ddrphy_dq_i_bitslip_o_d19 = 4'd0;
reg     [3:0] main_gw5ddrphy_dq_i_bitslip_o_d2 = 4'd0;
reg     [3:0] main_gw5ddrphy_dq_i_bitslip_o_d20 = 4'd0;
reg     [3:0] main_gw5ddrphy_dq_i_bitslip_o_d21 = 4'd0;
reg     [3:0] main_gw5ddrphy_dq_i_bitslip_o_d22 = 4'd0;
reg     [3:0] main_gw5ddrphy_dq_i_bitslip_o_d23 = 4'd0;
reg     [3:0] main_gw5ddrphy_dq_i_bitslip_o_d24 = 4'd0;
reg     [3:0] main_gw5ddrphy_dq_i_bitslip_o_d25 = 4'd0;
reg     [3:0] main_gw5ddrphy_dq_i_bitslip_o_d26 = 4'd0;
reg     [3:0] main_gw5ddrphy_dq_i_bitslip_o_d27 = 4'd0;
reg     [3:0] main_gw5ddrphy_dq_i_bitslip_o_d28 = 4'd0;
reg     [3:0] main_gw5ddrphy_dq_i_bitslip_o_d29 = 4'd0;
reg     [3:0] main_gw5ddrphy_dq_i_bitslip_o_d3 = 4'd0;
reg     [3:0] main_gw5ddrphy_dq_i_bitslip_o_d30 = 4'd0;
reg     [3:0] main_gw5ddrphy_dq_i_bitslip_o_d31 = 4'd0;
reg     [3:0] main_gw5ddrphy_dq_i_bitslip_o_d4 = 4'd0;
reg     [3:0] main_gw5ddrphy_dq_i_bitslip_o_d5 = 4'd0;
reg     [3:0] main_gw5ddrphy_dq_i_bitslip_o_d6 = 4'd0;
reg     [3:0] main_gw5ddrphy_dq_i_bitslip_o_d7 = 4'd0;
reg     [3:0] main_gw5ddrphy_dq_i_bitslip_o_d8 = 4'd0;
reg     [3:0] main_gw5ddrphy_dq_i_bitslip_o_d9 = 4'd0;
wire    [7:0] main_gw5ddrphy_dq_i_data0;
wire    [7:0] main_gw5ddrphy_dq_i_data1;
wire    [7:0] main_gw5ddrphy_dq_i_data10;
wire    [7:0] main_gw5ddrphy_dq_i_data11;
wire    [7:0] main_gw5ddrphy_dq_i_data12;
wire    [7:0] main_gw5ddrphy_dq_i_data13;
wire    [7:0] main_gw5ddrphy_dq_i_data14;
wire    [7:0] main_gw5ddrphy_dq_i_data15;
wire    [7:0] main_gw5ddrphy_dq_i_data16;
wire    [7:0] main_gw5ddrphy_dq_i_data17;
wire    [7:0] main_gw5ddrphy_dq_i_data18;
wire    [7:0] main_gw5ddrphy_dq_i_data19;
wire    [7:0] main_gw5ddrphy_dq_i_data2;
wire    [7:0] main_gw5ddrphy_dq_i_data20;
wire    [7:0] main_gw5ddrphy_dq_i_data21;
wire    [7:0] main_gw5ddrphy_dq_i_data22;
wire    [7:0] main_gw5ddrphy_dq_i_data23;
wire    [7:0] main_gw5ddrphy_dq_i_data24;
wire    [7:0] main_gw5ddrphy_dq_i_data25;
wire    [7:0] main_gw5ddrphy_dq_i_data26;
wire    [7:0] main_gw5ddrphy_dq_i_data27;
wire    [7:0] main_gw5ddrphy_dq_i_data28;
wire    [7:0] main_gw5ddrphy_dq_i_data29;
wire    [7:0] main_gw5ddrphy_dq_i_data3;
wire    [7:0] main_gw5ddrphy_dq_i_data30;
wire    [7:0] main_gw5ddrphy_dq_i_data31;
wire    [7:0] main_gw5ddrphy_dq_i_data4;
wire    [7:0] main_gw5ddrphy_dq_i_data5;
wire    [7:0] main_gw5ddrphy_dq_i_data6;
wire    [7:0] main_gw5ddrphy_dq_i_data7;
wire    [7:0] main_gw5ddrphy_dq_i_data8;
wire    [7:0] main_gw5ddrphy_dq_i_data9;
wire          main_gw5ddrphy_dq_o0;
wire          main_gw5ddrphy_dq_o1;
wire          main_gw5ddrphy_dq_o10;
wire          main_gw5ddrphy_dq_o11;
wire          main_gw5ddrphy_dq_o12;
wire          main_gw5ddrphy_dq_o13;
wire          main_gw5ddrphy_dq_o14;
wire          main_gw5ddrphy_dq_o15;
wire          main_gw5ddrphy_dq_o16;
wire          main_gw5ddrphy_dq_o17;
wire          main_gw5ddrphy_dq_o18;
wire          main_gw5ddrphy_dq_o19;
wire          main_gw5ddrphy_dq_o2;
wire          main_gw5ddrphy_dq_o20;
wire          main_gw5ddrphy_dq_o21;
wire          main_gw5ddrphy_dq_o22;
wire          main_gw5ddrphy_dq_o23;
wire          main_gw5ddrphy_dq_o24;
wire          main_gw5ddrphy_dq_o25;
wire          main_gw5ddrphy_dq_o26;
wire          main_gw5ddrphy_dq_o27;
wire          main_gw5ddrphy_dq_o28;
wire          main_gw5ddrphy_dq_o29;
wire          main_gw5ddrphy_dq_o3;
wire          main_gw5ddrphy_dq_o30;
wire          main_gw5ddrphy_dq_o31;
wire          main_gw5ddrphy_dq_o4;
wire          main_gw5ddrphy_dq_o5;
wire          main_gw5ddrphy_dq_o6;
wire          main_gw5ddrphy_dq_o7;
wire          main_gw5ddrphy_dq_o8;
wire          main_gw5ddrphy_dq_o9;
reg     [7:0] main_gw5ddrphy_dq_o_data0 = 8'd0;
reg     [7:0] main_gw5ddrphy_dq_o_data1 = 8'd0;
reg     [7:0] main_gw5ddrphy_dq_o_data10 = 8'd0;
reg     [7:0] main_gw5ddrphy_dq_o_data11 = 8'd0;
reg     [7:0] main_gw5ddrphy_dq_o_data12 = 8'd0;
reg     [7:0] main_gw5ddrphy_dq_o_data13 = 8'd0;
reg     [7:0] main_gw5ddrphy_dq_o_data14 = 8'd0;
reg     [7:0] main_gw5ddrphy_dq_o_data15 = 8'd0;
reg     [7:0] main_gw5ddrphy_dq_o_data16 = 8'd0;
reg     [7:0] main_gw5ddrphy_dq_o_data17 = 8'd0;
reg     [7:0] main_gw5ddrphy_dq_o_data18 = 8'd0;
reg     [7:0] main_gw5ddrphy_dq_o_data19 = 8'd0;
reg     [7:0] main_gw5ddrphy_dq_o_data2 = 8'd0;
reg     [7:0] main_gw5ddrphy_dq_o_data20 = 8'd0;
reg     [7:0] main_gw5ddrphy_dq_o_data21 = 8'd0;
reg     [7:0] main_gw5ddrphy_dq_o_data22 = 8'd0;
reg     [7:0] main_gw5ddrphy_dq_o_data23 = 8'd0;
reg     [7:0] main_gw5ddrphy_dq_o_data24 = 8'd0;
reg     [7:0] main_gw5ddrphy_dq_o_data25 = 8'd0;
reg     [7:0] main_gw5ddrphy_dq_o_data26 = 8'd0;
reg     [7:0] main_gw5ddrphy_dq_o_data27 = 8'd0;
reg     [7:0] main_gw5ddrphy_dq_o_data28 = 8'd0;
reg     [7:0] main_gw5ddrphy_dq_o_data29 = 8'd0;
reg     [7:0] main_gw5ddrphy_dq_o_data3 = 8'd0;
reg     [7:0] main_gw5ddrphy_dq_o_data30 = 8'd0;
reg     [7:0] main_gw5ddrphy_dq_o_data31 = 8'd0;
reg     [7:0] main_gw5ddrphy_dq_o_data4 = 8'd0;
reg     [7:0] main_gw5ddrphy_dq_o_data5 = 8'd0;
reg     [7:0] main_gw5ddrphy_dq_o_data6 = 8'd0;
reg     [7:0] main_gw5ddrphy_dq_o_data7 = 8'd0;
reg     [7:0] main_gw5ddrphy_dq_o_data8 = 8'd0;
reg     [7:0] main_gw5ddrphy_dq_o_data9 = 8'd0;
reg     [7:0] main_gw5ddrphy_dq_o_data_d0 = 8'd0;
reg     [7:0] main_gw5ddrphy_dq_o_data_d1 = 8'd0;
reg     [7:0] main_gw5ddrphy_dq_o_data_d10 = 8'd0;
reg     [7:0] main_gw5ddrphy_dq_o_data_d11 = 8'd0;
reg     [7:0] main_gw5ddrphy_dq_o_data_d12 = 8'd0;
reg     [7:0] main_gw5ddrphy_dq_o_data_d13 = 8'd0;
reg     [7:0] main_gw5ddrphy_dq_o_data_d14 = 8'd0;
reg     [7:0] main_gw5ddrphy_dq_o_data_d15 = 8'd0;
reg     [7:0] main_gw5ddrphy_dq_o_data_d16 = 8'd0;
reg     [7:0] main_gw5ddrphy_dq_o_data_d17 = 8'd0;
reg     [7:0] main_gw5ddrphy_dq_o_data_d18 = 8'd0;
reg     [7:0] main_gw5ddrphy_dq_o_data_d19 = 8'd0;
reg     [7:0] main_gw5ddrphy_dq_o_data_d2 = 8'd0;
reg     [7:0] main_gw5ddrphy_dq_o_data_d20 = 8'd0;
reg     [7:0] main_gw5ddrphy_dq_o_data_d21 = 8'd0;
reg     [7:0] main_gw5ddrphy_dq_o_data_d22 = 8'd0;
reg     [7:0] main_gw5ddrphy_dq_o_data_d23 = 8'd0;
reg     [7:0] main_gw5ddrphy_dq_o_data_d24 = 8'd0;
reg     [7:0] main_gw5ddrphy_dq_o_data_d25 = 8'd0;
reg     [7:0] main_gw5ddrphy_dq_o_data_d26 = 8'd0;
reg     [7:0] main_gw5ddrphy_dq_o_data_d27 = 8'd0;
reg     [7:0] main_gw5ddrphy_dq_o_data_d28 = 8'd0;
reg     [7:0] main_gw5ddrphy_dq_o_data_d29 = 8'd0;
reg     [7:0] main_gw5ddrphy_dq_o_data_d3 = 8'd0;
reg     [7:0] main_gw5ddrphy_dq_o_data_d30 = 8'd0;
reg     [7:0] main_gw5ddrphy_dq_o_data_d31 = 8'd0;
reg     [7:0] main_gw5ddrphy_dq_o_data_d4 = 8'd0;
reg     [7:0] main_gw5ddrphy_dq_o_data_d5 = 8'd0;
reg     [7:0] main_gw5ddrphy_dq_o_data_d6 = 8'd0;
reg     [7:0] main_gw5ddrphy_dq_o_data_d7 = 8'd0;
reg     [7:0] main_gw5ddrphy_dq_o_data_d8 = 8'd0;
reg     [7:0] main_gw5ddrphy_dq_o_data_d9 = 8'd0;
reg     [3:0] main_gw5ddrphy_dq_o_data_muxed0 = 4'd0;
reg     [3:0] main_gw5ddrphy_dq_o_data_muxed1 = 4'd0;
reg     [3:0] main_gw5ddrphy_dq_o_data_muxed10 = 4'd0;
reg     [3:0] main_gw5ddrphy_dq_o_data_muxed11 = 4'd0;
reg     [3:0] main_gw5ddrphy_dq_o_data_muxed12 = 4'd0;
reg     [3:0] main_gw5ddrphy_dq_o_data_muxed13 = 4'd0;
reg     [3:0] main_gw5ddrphy_dq_o_data_muxed14 = 4'd0;
reg     [3:0] main_gw5ddrphy_dq_o_data_muxed15 = 4'd0;
reg     [3:0] main_gw5ddrphy_dq_o_data_muxed16 = 4'd0;
reg     [3:0] main_gw5ddrphy_dq_o_data_muxed17 = 4'd0;
reg     [3:0] main_gw5ddrphy_dq_o_data_muxed18 = 4'd0;
reg     [3:0] main_gw5ddrphy_dq_o_data_muxed19 = 4'd0;
reg     [3:0] main_gw5ddrphy_dq_o_data_muxed2 = 4'd0;
reg     [3:0] main_gw5ddrphy_dq_o_data_muxed20 = 4'd0;
reg     [3:0] main_gw5ddrphy_dq_o_data_muxed21 = 4'd0;
reg     [3:0] main_gw5ddrphy_dq_o_data_muxed22 = 4'd0;
reg     [3:0] main_gw5ddrphy_dq_o_data_muxed23 = 4'd0;
reg     [3:0] main_gw5ddrphy_dq_o_data_muxed24 = 4'd0;
reg     [3:0] main_gw5ddrphy_dq_o_data_muxed25 = 4'd0;
reg     [3:0] main_gw5ddrphy_dq_o_data_muxed26 = 4'd0;
reg     [3:0] main_gw5ddrphy_dq_o_data_muxed27 = 4'd0;
reg     [3:0] main_gw5ddrphy_dq_o_data_muxed28 = 4'd0;
reg     [3:0] main_gw5ddrphy_dq_o_data_muxed29 = 4'd0;
reg     [3:0] main_gw5ddrphy_dq_o_data_muxed3 = 4'd0;
reg     [3:0] main_gw5ddrphy_dq_o_data_muxed30 = 4'd0;
reg     [3:0] main_gw5ddrphy_dq_o_data_muxed31 = 4'd0;
reg     [3:0] main_gw5ddrphy_dq_o_data_muxed4 = 4'd0;
reg     [3:0] main_gw5ddrphy_dq_o_data_muxed5 = 4'd0;
reg     [3:0] main_gw5ddrphy_dq_o_data_muxed6 = 4'd0;
reg     [3:0] main_gw5ddrphy_dq_o_data_muxed7 = 4'd0;
reg     [3:0] main_gw5ddrphy_dq_o_data_muxed8 = 4'd0;
reg     [3:0] main_gw5ddrphy_dq_o_data_muxed9 = 4'd0;
wire          main_gw5ddrphy_dq_o_oen0;
wire          main_gw5ddrphy_dq_o_oen1;
wire          main_gw5ddrphy_dq_o_oen10;
wire          main_gw5ddrphy_dq_o_oen11;
wire          main_gw5ddrphy_dq_o_oen12;
wire          main_gw5ddrphy_dq_o_oen13;
wire          main_gw5ddrphy_dq_o_oen14;
wire          main_gw5ddrphy_dq_o_oen15;
wire          main_gw5ddrphy_dq_o_oen16;
wire          main_gw5ddrphy_dq_o_oen17;
wire          main_gw5ddrphy_dq_o_oen18;
wire          main_gw5ddrphy_dq_o_oen19;
wire          main_gw5ddrphy_dq_o_oen2;
wire          main_gw5ddrphy_dq_o_oen20;
wire          main_gw5ddrphy_dq_o_oen21;
wire          main_gw5ddrphy_dq_o_oen22;
wire          main_gw5ddrphy_dq_o_oen23;
wire          main_gw5ddrphy_dq_o_oen24;
wire          main_gw5ddrphy_dq_o_oen25;
wire          main_gw5ddrphy_dq_o_oen26;
wire          main_gw5ddrphy_dq_o_oen27;
wire          main_gw5ddrphy_dq_o_oen28;
wire          main_gw5ddrphy_dq_o_oen29;
wire          main_gw5ddrphy_dq_o_oen3;
wire          main_gw5ddrphy_dq_o_oen30;
wire          main_gw5ddrphy_dq_o_oen31;
wire          main_gw5ddrphy_dq_o_oen4;
wire          main_gw5ddrphy_dq_o_oen5;
wire          main_gw5ddrphy_dq_o_oen6;
wire          main_gw5ddrphy_dq_o_oen7;
wire          main_gw5ddrphy_dq_o_oen8;
wire          main_gw5ddrphy_dq_o_oen9;
wire          main_gw5ddrphy_dq_oe;
wire          main_gw5ddrphy_dqs_i0;
wire          main_gw5ddrphy_dqs_i1;
wire          main_gw5ddrphy_dqs_i2;
wire          main_gw5ddrphy_dqs_i3;
wire          main_gw5ddrphy_dqs_o0;
wire          main_gw5ddrphy_dqs_o1;
wire          main_gw5ddrphy_dqs_o2;
wire          main_gw5ddrphy_dqs_o3;
wire          main_gw5ddrphy_dqs_o_oen0;
wire          main_gw5ddrphy_dqs_o_oen1;
wire          main_gw5ddrphy_dqs_o_oen2;
wire          main_gw5ddrphy_dqs_o_oen3;
wire          main_gw5ddrphy_dqs_oe;
wire          main_gw5ddrphy_dqs_postamble;
wire          main_gw5ddrphy_dqs_preamble;
wire          main_gw5ddrphy_dqs_re;
wire          main_gw5ddrphy_dqsr900;
wire          main_gw5ddrphy_dqsr901;
wire          main_gw5ddrphy_dqsr902;
wire          main_gw5ddrphy_dqsr903;
wire          main_gw5ddrphy_dqsw0;
wire          main_gw5ddrphy_dqsw1;
wire          main_gw5ddrphy_dqsw2;
wire          main_gw5ddrphy_dqsw2700;
wire          main_gw5ddrphy_dqsw2701;
wire          main_gw5ddrphy_dqsw2702;
wire          main_gw5ddrphy_dqsw2703;
wire          main_gw5ddrphy_dqsw3;
reg           main_gw5ddrphy_freeze = 1'd0;
wire          main_gw5ddrphy_lock0;
wire          main_gw5ddrphy_lock1;
reg           main_gw5ddrphy_lock_d = 1'd0;
wire          main_gw5ddrphy_new_lock;
wire          main_gw5ddrphy_pad_clk;
wire          main_gw5ddrphy_pad_oddrx2f0;
wire          main_gw5ddrphy_pad_oddrx2f1;
wire          main_gw5ddrphy_pad_oddrx2f10;
wire          main_gw5ddrphy_pad_oddrx2f11;
wire          main_gw5ddrphy_pad_oddrx2f12;
wire          main_gw5ddrphy_pad_oddrx2f13;
wire          main_gw5ddrphy_pad_oddrx2f14;
wire          main_gw5ddrphy_pad_oddrx2f15;
wire          main_gw5ddrphy_pad_oddrx2f16;
wire          main_gw5ddrphy_pad_oddrx2f17;
wire          main_gw5ddrphy_pad_oddrx2f18;
wire          main_gw5ddrphy_pad_oddrx2f19;
wire          main_gw5ddrphy_pad_oddrx2f2;
wire          main_gw5ddrphy_pad_oddrx2f20;
wire          main_gw5ddrphy_pad_oddrx2f21;
wire          main_gw5ddrphy_pad_oddrx2f22;
wire          main_gw5ddrphy_pad_oddrx2f23;
wire          main_gw5ddrphy_pad_oddrx2f24;
wire          main_gw5ddrphy_pad_oddrx2f25;
wire          main_gw5ddrphy_pad_oddrx2f3;
wire          main_gw5ddrphy_pad_oddrx2f4;
wire          main_gw5ddrphy_pad_oddrx2f5;
wire          main_gw5ddrphy_pad_oddrx2f6;
wire          main_gw5ddrphy_pad_oddrx2f7;
wire          main_gw5ddrphy_pad_oddrx2f8;
wire          main_gw5ddrphy_pad_oddrx2f9;
wire          main_gw5ddrphy_pause0;
reg           main_gw5ddrphy_pause1 = 1'd0;
reg           main_gw5ddrphy_rddata_en_tappeddelayline0 = 1'd0;
reg           main_gw5ddrphy_rddata_en_tappeddelayline1 = 1'd0;
reg           main_gw5ddrphy_rddata_en_tappeddelayline10 = 1'd0;
reg           main_gw5ddrphy_rddata_en_tappeddelayline11 = 1'd0;
reg           main_gw5ddrphy_rddata_en_tappeddelayline12 = 1'd0;
reg           main_gw5ddrphy_rddata_en_tappeddelayline2 = 1'd0;
reg           main_gw5ddrphy_rddata_en_tappeddelayline3 = 1'd0;
reg           main_gw5ddrphy_rddata_en_tappeddelayline4 = 1'd0;
reg           main_gw5ddrphy_rddata_en_tappeddelayline5 = 1'd0;
reg           main_gw5ddrphy_rddata_en_tappeddelayline6 = 1'd0;
reg           main_gw5ddrphy_rddata_en_tappeddelayline7 = 1'd0;
reg           main_gw5ddrphy_rddata_en_tappeddelayline8 = 1'd0;
reg           main_gw5ddrphy_rddata_en_tappeddelayline9 = 1'd0;
reg     [2:0] main_gw5ddrphy_rdly0 = 3'd0;
reg     [2:0] main_gw5ddrphy_rdly1 = 3'd0;
reg     [2:0] main_gw5ddrphy_rdly2 = 3'd0;
reg     [2:0] main_gw5ddrphy_rdly3 = 3'd0;
wire          main_gw5ddrphy_rdly_dq_bitslip_r;
reg           main_gw5ddrphy_rdly_dq_bitslip_re = 1'd0;
wire          main_gw5ddrphy_rdly_dq_bitslip_rst_r;
reg           main_gw5ddrphy_rdly_dq_bitslip_rst_re = 1'd0;
reg           main_gw5ddrphy_rdly_dq_bitslip_rst_w = 1'd0;
reg           main_gw5ddrphy_rdly_dq_bitslip_rst_we = 1'd0;
reg           main_gw5ddrphy_rdly_dq_bitslip_w = 1'd0;
reg           main_gw5ddrphy_rdly_dq_bitslip_we = 1'd0;
wire          main_gw5ddrphy_rdly_dq_inc_r;
reg           main_gw5ddrphy_rdly_dq_inc_re = 1'd0;
reg           main_gw5ddrphy_rdly_dq_inc_w = 1'd0;
reg           main_gw5ddrphy_rdly_dq_inc_we = 1'd0;
wire          main_gw5ddrphy_rdly_dq_rst_r;
reg           main_gw5ddrphy_rdly_dq_rst_re = 1'd0;
reg           main_gw5ddrphy_rdly_dq_rst_w = 1'd0;
reg           main_gw5ddrphy_rdly_dq_rst_we = 1'd0;
wire    [2:0] main_gw5ddrphy_rdpntr0;
wire    [2:0] main_gw5ddrphy_rdpntr1;
wire    [2:0] main_gw5ddrphy_rdpntr2;
wire    [2:0] main_gw5ddrphy_rdpntr3;
wire          main_gw5ddrphy_reset0;
reg           main_gw5ddrphy_reset1 = 1'd0;
wire          main_gw5ddrphy_stop0;
reg           main_gw5ddrphy_stop1 = 1'd0;
reg           main_gw5ddrphy_update = 1'd0;
reg           main_gw5ddrphy_wrdata_en_tappeddelayline0 = 1'd0;
reg           main_gw5ddrphy_wrdata_en_tappeddelayline1 = 1'd0;
reg           main_gw5ddrphy_wrdata_en_tappeddelayline2 = 1'd0;
reg           main_gw5ddrphy_wrdata_en_tappeddelayline3 = 1'd0;
reg           main_gw5ddrphy_wrdata_en_tappeddelayline4 = 1'd0;
reg           main_gw5ddrphy_wrdata_en_tappeddelayline5 = 1'd0;
reg           main_gw5ddrphy_wrdata_en_tappeddelayline6 = 1'd0;
wire    [2:0] main_gw5ddrphy_wrpntr0;
wire    [2:0] main_gw5ddrphy_wrpntr1;
wire    [2:0] main_gw5ddrphy_wrpntr2;
wire    [2:0] main_gw5ddrphy_wrpntr3;
reg     [5:0] main_leds = 6'd0;
reg           main_mode = 1'd0;
reg           main_re = 1'd0;
reg     [5:0] main_storage = 6'd0;
wire          main_wait;
wire          por_clk;
reg           por_rst = 1'd0;
wire          sys2x_clk;
wire          sys2x_i_clk;
wire          sys2x_i_rst;
wire          sys_clk;
wire          sys_rst;

//------------------------------------------------------------------------------
// Combinatorial Logic
//------------------------------------------------------------------------------

assign main_basesoc_reset = (main_basesoc_soc_rst | main_basesoc_cpu_rst);
assign main_crg_stop = main_gw5ddrphy_stop0;
assign main_crg_reset0 = main_gw5ddrphy_reset0;
always @(*) begin
    main_crg_rst <= 1'd0;
    if (main_basesoc_soc_rst) begin
        main_crg_rst <= 1'd1;
    end
end
assign main_basesoc_bus_error = builder_error;
always @(*) begin
    main_basesoc_interrupt <= 32'd0;
    main_basesoc_interrupt[1] <= main_basesoc_timer_irq;
    main_basesoc_interrupt[0] <= main_basesoc_uart_irq;
end
assign por_clk = clk50;
assign main_crg_por_done = (main_crg_por_count == 1'd0);
assign main_crg_reset1 = ((~main_crg_por_done) | rst);
assign init_clk = clk50;
assign init_rst = main_crg_reset1;
assign main_crg_clkin = clk50;
assign sys_clk = main_crg_clkout0;
assign sys2x_i_clk = main_crg_clkout1;
assign builder_shared_adr = builder_rhs_array_muxed0;
assign builder_shared_dat_w = builder_rhs_array_muxed1;
assign builder_shared_sel = builder_rhs_array_muxed2;
assign builder_shared_cyc = builder_rhs_array_muxed3;
assign builder_shared_stb = builder_rhs_array_muxed4;
assign builder_shared_we = builder_rhs_array_muxed5;
assign builder_shared_cti = builder_rhs_array_muxed6;
assign builder_shared_bte = builder_rhs_array_muxed7;
assign main_basesoc_ibus_dat_r = builder_shared_dat_r;
assign main_basesoc_dbus_dat_r = builder_shared_dat_r;
assign main_basesoc_ibus_ack = (builder_shared_ack & (builder_grant == 1'd0));
assign main_basesoc_dbus_ack = (builder_shared_ack & (builder_grant == 1'd1));
assign main_basesoc_ibus_err = (builder_shared_err & (builder_grant == 1'd0));
assign main_basesoc_dbus_err = (builder_shared_err & (builder_grant == 1'd1));
assign builder_request = {main_basesoc_dbus_cyc, main_basesoc_ibus_cyc};
always @(*) begin
    builder_slave_sel <= 4'd0;
    builder_slave_sel[0] <= (builder_shared_adr[29:15] == 1'd0);
    builder_slave_sel[1] <= (builder_shared_adr[29:11] == 16'd32768);
    builder_slave_sel[2] <= (builder_shared_adr[29:28] == 1'd1);
    builder_slave_sel[3] <= (builder_shared_adr[29:14] == 16'd61440);
end
assign main_basesoc_basesoc_ram_bus_adr = builder_shared_adr;
assign main_basesoc_basesoc_ram_bus_dat_w = builder_shared_dat_w;
assign main_basesoc_basesoc_ram_bus_sel = builder_shared_sel;
assign main_basesoc_basesoc_ram_bus_stb = builder_shared_stb;
assign main_basesoc_basesoc_ram_bus_we = builder_shared_we;
assign main_basesoc_basesoc_ram_bus_cti = builder_shared_cti;
assign main_basesoc_basesoc_ram_bus_bte = builder_shared_bte;
assign main_basesoc_ram_bus_ram_bus_adr = builder_shared_adr;
assign main_basesoc_ram_bus_ram_bus_dat_w = builder_shared_dat_w;
assign main_basesoc_ram_bus_ram_bus_sel = builder_shared_sel;
assign main_basesoc_ram_bus_ram_bus_stb = builder_shared_stb;
assign main_basesoc_ram_bus_ram_bus_we = builder_shared_we;
assign main_basesoc_ram_bus_ram_bus_cti = builder_shared_cti;
assign main_basesoc_ram_bus_ram_bus_bte = builder_shared_bte;
assign main_basesoc_wb_sdram_adr = builder_shared_adr;
assign main_basesoc_wb_sdram_dat_w = builder_shared_dat_w;
assign main_basesoc_wb_sdram_sel = builder_shared_sel;
assign main_basesoc_wb_sdram_stb = builder_shared_stb;
assign main_basesoc_wb_sdram_we = builder_shared_we;
assign main_basesoc_wb_sdram_cti = builder_shared_cti;
assign main_basesoc_wb_sdram_bte = builder_shared_bte;
assign builder_interface0_adr = builder_shared_adr;
assign builder_interface0_dat_w = builder_shared_dat_w;
assign builder_interface0_sel = builder_shared_sel;
assign builder_interface0_stb = builder_shared_stb;
assign builder_interface0_we = builder_shared_we;
assign builder_interface0_cti = builder_shared_cti;
assign builder_interface0_bte = builder_shared_bte;
assign main_basesoc_basesoc_ram_bus_cyc = (builder_shared_cyc & builder_slave_sel[0]);
assign main_basesoc_ram_bus_ram_bus_cyc = (builder_shared_cyc & builder_slave_sel[1]);
assign main_basesoc_wb_sdram_cyc = (builder_shared_cyc & builder_slave_sel[2]);
assign builder_interface0_cyc = (builder_shared_cyc & builder_slave_sel[3]);
assign builder_shared_err = (((main_basesoc_basesoc_ram_bus_err | main_basesoc_ram_bus_ram_bus_err) | main_basesoc_wb_sdram_err) | builder_interface0_err);
assign builder_wait = ((builder_shared_stb & builder_shared_cyc) & (~builder_shared_ack));
always @(*) begin
    builder_error <= 1'd0;
    builder_shared_ack <= 1'd0;
    builder_shared_dat_r <= 32'd0;
    builder_shared_ack <= (((main_basesoc_basesoc_ram_bus_ack | main_basesoc_ram_bus_ram_bus_ack) | main_basesoc_wb_sdram_ack) | builder_interface0_ack);
    builder_shared_dat_r <= (((({32{builder_slave_sel_r[0]}} & main_basesoc_basesoc_ram_bus_dat_r) | ({32{builder_slave_sel_r[1]}} & main_basesoc_ram_bus_ram_bus_dat_r)) | ({32{builder_slave_sel_r[2]}} & main_basesoc_wb_sdram_dat_r)) | ({32{builder_slave_sel_r[3]}} & builder_interface0_dat_r));
    if (builder_done) begin
        builder_shared_dat_r <= 32'd4294967295;
        builder_shared_ack <= 1'd1;
        builder_error <= 1'd1;
    end
end
assign builder_done = (builder_count == 1'd0);
assign main_basesoc_bus_errors_status = main_basesoc_bus_errors;
assign main_basesoc_basesoc_adr = main_basesoc_basesoc_ram_bus_adr[14:0];
assign main_basesoc_basesoc_ram_bus_dat_r = main_basesoc_basesoc_dat_r;
always @(*) begin
    main_basesoc_ram_we <= 4'd0;
    main_basesoc_ram_we[0] <= (((main_basesoc_ram_bus_ram_bus_cyc & main_basesoc_ram_bus_ram_bus_stb) & main_basesoc_ram_bus_ram_bus_we) & main_basesoc_ram_bus_ram_bus_sel[0]);
    main_basesoc_ram_we[1] <= (((main_basesoc_ram_bus_ram_bus_cyc & main_basesoc_ram_bus_ram_bus_stb) & main_basesoc_ram_bus_ram_bus_we) & main_basesoc_ram_bus_ram_bus_sel[1]);
    main_basesoc_ram_we[2] <= (((main_basesoc_ram_bus_ram_bus_cyc & main_basesoc_ram_bus_ram_bus_stb) & main_basesoc_ram_bus_ram_bus_we) & main_basesoc_ram_bus_ram_bus_sel[2]);
    main_basesoc_ram_we[3] <= (((main_basesoc_ram_bus_ram_bus_cyc & main_basesoc_ram_bus_ram_bus_stb) & main_basesoc_ram_bus_ram_bus_we) & main_basesoc_ram_bus_ram_bus_sel[3]);
end
assign main_basesoc_ram_adr = main_basesoc_ram_bus_ram_bus_adr[10:0];
assign main_basesoc_ram_bus_ram_bus_dat_r = main_basesoc_ram_dat_r;
assign main_basesoc_ram_dat_w = main_basesoc_ram_bus_ram_bus_dat_w;
always @(*) begin
    builder_rs232phytx_next_state <= 1'd0;
    main_basesoc_serial_tx_rs232phytx_next_value1 <= 1'd0;
    main_basesoc_serial_tx_rs232phytx_next_value_ce1 <= 1'd0;
    main_basesoc_tx_count_rs232phytx_next_value0 <= 4'd0;
    main_basesoc_tx_count_rs232phytx_next_value_ce0 <= 1'd0;
    main_basesoc_tx_data_rs232phytx_next_value2 <= 8'd0;
    main_basesoc_tx_data_rs232phytx_next_value_ce2 <= 1'd0;
    main_basesoc_tx_enable <= 1'd0;
    main_basesoc_tx_sink_ready <= 1'd0;
    builder_rs232phytx_next_state <= builder_rs232phytx_state;
    case (builder_rs232phytx_state)
        1'd1: begin
            main_basesoc_tx_enable <= 1'd1;
            if (main_basesoc_tx_tick) begin
                main_basesoc_serial_tx_rs232phytx_next_value1 <= main_basesoc_tx_data;
                main_basesoc_serial_tx_rs232phytx_next_value_ce1 <= 1'd1;
                main_basesoc_tx_count_rs232phytx_next_value0 <= (main_basesoc_tx_count + 1'd1);
                main_basesoc_tx_count_rs232phytx_next_value_ce0 <= 1'd1;
                main_basesoc_tx_data_rs232phytx_next_value2 <= {1'd1, main_basesoc_tx_data[7:1]};
                main_basesoc_tx_data_rs232phytx_next_value_ce2 <= 1'd1;
                if ((main_basesoc_tx_count == 4'd9)) begin
                    main_basesoc_tx_sink_ready <= 1'd1;
                    builder_rs232phytx_next_state <= 1'd0;
                end
            end
        end
        default: begin
            main_basesoc_tx_count_rs232phytx_next_value0 <= 1'd0;
            main_basesoc_tx_count_rs232phytx_next_value_ce0 <= 1'd1;
            main_basesoc_serial_tx_rs232phytx_next_value1 <= 1'd1;
            main_basesoc_serial_tx_rs232phytx_next_value_ce1 <= 1'd1;
            if (main_basesoc_tx_sink_valid) begin
                main_basesoc_serial_tx_rs232phytx_next_value1 <= 1'd0;
                main_basesoc_serial_tx_rs232phytx_next_value_ce1 <= 1'd1;
                main_basesoc_tx_data_rs232phytx_next_value2 <= main_basesoc_tx_sink_payload_data;
                main_basesoc_tx_data_rs232phytx_next_value_ce2 <= 1'd1;
                builder_rs232phytx_next_state <= 1'd1;
            end
        end
    endcase
end
always @(*) begin
    builder_rs232phyrx_next_state <= 1'd0;
    main_basesoc_rx_count_rs232phyrx_next_value0 <= 4'd0;
    main_basesoc_rx_count_rs232phyrx_next_value_ce0 <= 1'd0;
    main_basesoc_rx_data_rs232phyrx_next_value1 <= 8'd0;
    main_basesoc_rx_data_rs232phyrx_next_value_ce1 <= 1'd0;
    main_basesoc_rx_enable <= 1'd0;
    main_basesoc_rx_source_payload_data <= 8'd0;
    main_basesoc_rx_source_valid <= 1'd0;
    builder_rs232phyrx_next_state <= builder_rs232phyrx_state;
    case (builder_rs232phyrx_state)
        1'd1: begin
            main_basesoc_rx_enable <= 1'd1;
            if (main_basesoc_rx_tick) begin
                main_basesoc_rx_count_rs232phyrx_next_value0 <= (main_basesoc_rx_count + 1'd1);
                main_basesoc_rx_count_rs232phyrx_next_value_ce0 <= 1'd1;
                main_basesoc_rx_data_rs232phyrx_next_value1 <= {main_basesoc_rx_rx, main_basesoc_rx_data[7:1]};
                main_basesoc_rx_data_rs232phyrx_next_value_ce1 <= 1'd1;
                if ((main_basesoc_rx_count == 4'd9)) begin
                    main_basesoc_rx_source_valid <= (main_basesoc_rx_rx == 1'd1);
                    main_basesoc_rx_source_payload_data <= main_basesoc_rx_data;
                    builder_rs232phyrx_next_state <= 1'd0;
                end
            end
        end
        default: begin
            main_basesoc_rx_count_rs232phyrx_next_value0 <= 1'd0;
            main_basesoc_rx_count_rs232phyrx_next_value_ce0 <= 1'd1;
            if (((main_basesoc_rx_rx == 1'd0) & (main_basesoc_rx_rx_d == 1'd1))) begin
                builder_rs232phyrx_next_state <= 1'd1;
            end
        end
    endcase
end
assign main_basesoc_uart_uart_sink_valid = main_basesoc_rx_source_valid;
assign main_basesoc_rx_source_ready = main_basesoc_uart_uart_sink_ready;
assign main_basesoc_uart_uart_sink_first = main_basesoc_rx_source_first;
assign main_basesoc_uart_uart_sink_last = main_basesoc_rx_source_last;
assign main_basesoc_uart_uart_sink_payload_data = main_basesoc_rx_source_payload_data;
assign main_basesoc_tx_sink_valid = main_basesoc_uart_uart_source_valid;
assign main_basesoc_uart_uart_source_ready = main_basesoc_tx_sink_ready;
assign main_basesoc_tx_sink_first = main_basesoc_uart_uart_source_first;
assign main_basesoc_tx_sink_last = main_basesoc_uart_uart_source_last;
assign main_basesoc_tx_sink_payload_data = main_basesoc_uart_uart_source_payload_data;
assign main_basesoc_uart_tx_fifo_sink_valid = main_basesoc_uart_rxtx_re;
assign main_basesoc_uart_tx_fifo_sink_payload_data = main_basesoc_uart_rxtx_r;
assign main_basesoc_uart_uart_source_valid = main_basesoc_uart_tx_fifo_source_valid;
assign main_basesoc_uart_tx_fifo_source_ready = main_basesoc_uart_uart_source_ready;
assign main_basesoc_uart_uart_source_first = main_basesoc_uart_tx_fifo_source_first;
assign main_basesoc_uart_uart_source_last = main_basesoc_uart_tx_fifo_source_last;
assign main_basesoc_uart_uart_source_payload_data = main_basesoc_uart_tx_fifo_source_payload_data;
assign main_basesoc_uart_txfull_status = (~main_basesoc_uart_tx_fifo_sink_ready);
assign main_basesoc_uart_txempty_status = (~main_basesoc_uart_tx_fifo_source_valid);
assign main_basesoc_uart_tx_trigger = main_basesoc_uart_tx_fifo_sink_ready;
assign main_basesoc_uart_rx_fifo_sink_valid = main_basesoc_uart_uart_sink_valid;
assign main_basesoc_uart_uart_sink_ready = main_basesoc_uart_rx_fifo_sink_ready;
assign main_basesoc_uart_rx_fifo_sink_first = main_basesoc_uart_uart_sink_first;
assign main_basesoc_uart_rx_fifo_sink_last = main_basesoc_uart_uart_sink_last;
assign main_basesoc_uart_rx_fifo_sink_payload_data = main_basesoc_uart_uart_sink_payload_data;
assign main_basesoc_uart_rxtx_w = main_basesoc_uart_rx_fifo_source_payload_data;
assign main_basesoc_uart_rx_fifo_source_ready = (main_basesoc_uart_rx_clear | (1'd0 & main_basesoc_uart_rxtx_we));
assign main_basesoc_uart_rxempty_status = (~main_basesoc_uart_rx_fifo_source_valid);
assign main_basesoc_uart_rxfull_status = (~main_basesoc_uart_rx_fifo_sink_ready);
assign main_basesoc_uart_rx_trigger = main_basesoc_uart_rx_fifo_source_valid;
assign main_basesoc_uart_tx0 = main_basesoc_uart_tx_status;
assign main_basesoc_uart_tx1 = main_basesoc_uart_tx_pending;
always @(*) begin
    main_basesoc_uart_tx_clear <= 1'd0;
    if ((main_basesoc_uart_pending_re & main_basesoc_uart_pending_r[0])) begin
        main_basesoc_uart_tx_clear <= 1'd1;
    end
end
assign main_basesoc_uart_rx0 = main_basesoc_uart_rx_status;
assign main_basesoc_uart_rx1 = main_basesoc_uart_rx_pending;
always @(*) begin
    main_basesoc_uart_rx_clear <= 1'd0;
    if ((main_basesoc_uart_pending_re & main_basesoc_uart_pending_r[1])) begin
        main_basesoc_uart_rx_clear <= 1'd1;
    end
end
assign main_basesoc_uart_irq = ((main_basesoc_uart_pending_status[0] & main_basesoc_uart_enable_storage[0]) | (main_basesoc_uart_pending_status[1] & main_basesoc_uart_enable_storage[1]));
assign main_basesoc_uart_tx_status = main_basesoc_uart_tx_trigger;
assign main_basesoc_uart_rx_status = main_basesoc_uart_rx_trigger;
assign main_basesoc_uart_tx_fifo_syncfifo_din = {main_basesoc_uart_tx_fifo_fifo_in_last, main_basesoc_uart_tx_fifo_fifo_in_first, main_basesoc_uart_tx_fifo_fifo_in_payload_data};
assign {main_basesoc_uart_tx_fifo_fifo_out_last, main_basesoc_uart_tx_fifo_fifo_out_first, main_basesoc_uart_tx_fifo_fifo_out_payload_data} = main_basesoc_uart_tx_fifo_syncfifo_dout;
assign main_basesoc_uart_tx_fifo_sink_ready = main_basesoc_uart_tx_fifo_syncfifo_writable;
assign main_basesoc_uart_tx_fifo_syncfifo_we = main_basesoc_uart_tx_fifo_sink_valid;
assign main_basesoc_uart_tx_fifo_fifo_in_first = main_basesoc_uart_tx_fifo_sink_first;
assign main_basesoc_uart_tx_fifo_fifo_in_last = main_basesoc_uart_tx_fifo_sink_last;
assign main_basesoc_uart_tx_fifo_fifo_in_payload_data = main_basesoc_uart_tx_fifo_sink_payload_data;
assign main_basesoc_uart_tx_fifo_source_valid = main_basesoc_uart_tx_fifo_readable;
assign main_basesoc_uart_tx_fifo_source_first = main_basesoc_uart_tx_fifo_fifo_out_first;
assign main_basesoc_uart_tx_fifo_source_last = main_basesoc_uart_tx_fifo_fifo_out_last;
assign main_basesoc_uart_tx_fifo_source_payload_data = main_basesoc_uart_tx_fifo_fifo_out_payload_data;
assign main_basesoc_uart_tx_fifo_re = main_basesoc_uart_tx_fifo_source_ready;
assign main_basesoc_uart_tx_fifo_syncfifo_re = (main_basesoc_uart_tx_fifo_syncfifo_readable & ((~main_basesoc_uart_tx_fifo_readable) | main_basesoc_uart_tx_fifo_re));
assign main_basesoc_uart_tx_fifo_level1 = (main_basesoc_uart_tx_fifo_level0 + main_basesoc_uart_tx_fifo_readable);
always @(*) begin
    main_basesoc_uart_tx_fifo_wrport_adr <= 4'd0;
    if (main_basesoc_uart_tx_fifo_replace) begin
        main_basesoc_uart_tx_fifo_wrport_adr <= (main_basesoc_uart_tx_fifo_produce - 1'd1);
    end else begin
        main_basesoc_uart_tx_fifo_wrport_adr <= main_basesoc_uart_tx_fifo_produce;
    end
end
assign main_basesoc_uart_tx_fifo_wrport_dat_w = main_basesoc_uart_tx_fifo_syncfifo_din;
assign main_basesoc_uart_tx_fifo_wrport_we = (main_basesoc_uart_tx_fifo_syncfifo_we & (main_basesoc_uart_tx_fifo_syncfifo_writable | main_basesoc_uart_tx_fifo_replace));
assign main_basesoc_uart_tx_fifo_do_read = (main_basesoc_uart_tx_fifo_syncfifo_readable & main_basesoc_uart_tx_fifo_syncfifo_re);
assign main_basesoc_uart_tx_fifo_rdport_adr = main_basesoc_uart_tx_fifo_consume;
assign main_basesoc_uart_tx_fifo_syncfifo_dout = main_basesoc_uart_tx_fifo_rdport_dat_r;
assign main_basesoc_uart_tx_fifo_rdport_re = main_basesoc_uart_tx_fifo_do_read;
assign main_basesoc_uart_tx_fifo_syncfifo_writable = (main_basesoc_uart_tx_fifo_level0 != 5'd16);
assign main_basesoc_uart_tx_fifo_syncfifo_readable = (main_basesoc_uart_tx_fifo_level0 != 1'd0);
assign main_basesoc_uart_rx_fifo_syncfifo_din = {main_basesoc_uart_rx_fifo_fifo_in_last, main_basesoc_uart_rx_fifo_fifo_in_first, main_basesoc_uart_rx_fifo_fifo_in_payload_data};
assign {main_basesoc_uart_rx_fifo_fifo_out_last, main_basesoc_uart_rx_fifo_fifo_out_first, main_basesoc_uart_rx_fifo_fifo_out_payload_data} = main_basesoc_uart_rx_fifo_syncfifo_dout;
assign main_basesoc_uart_rx_fifo_sink_ready = main_basesoc_uart_rx_fifo_syncfifo_writable;
assign main_basesoc_uart_rx_fifo_syncfifo_we = main_basesoc_uart_rx_fifo_sink_valid;
assign main_basesoc_uart_rx_fifo_fifo_in_first = main_basesoc_uart_rx_fifo_sink_first;
assign main_basesoc_uart_rx_fifo_fifo_in_last = main_basesoc_uart_rx_fifo_sink_last;
assign main_basesoc_uart_rx_fifo_fifo_in_payload_data = main_basesoc_uart_rx_fifo_sink_payload_data;
assign main_basesoc_uart_rx_fifo_source_valid = main_basesoc_uart_rx_fifo_readable;
assign main_basesoc_uart_rx_fifo_source_first = main_basesoc_uart_rx_fifo_fifo_out_first;
assign main_basesoc_uart_rx_fifo_source_last = main_basesoc_uart_rx_fifo_fifo_out_last;
assign main_basesoc_uart_rx_fifo_source_payload_data = main_basesoc_uart_rx_fifo_fifo_out_payload_data;
assign main_basesoc_uart_rx_fifo_re = main_basesoc_uart_rx_fifo_source_ready;
assign main_basesoc_uart_rx_fifo_syncfifo_re = (main_basesoc_uart_rx_fifo_syncfifo_readable & ((~main_basesoc_uart_rx_fifo_readable) | main_basesoc_uart_rx_fifo_re));
assign main_basesoc_uart_rx_fifo_level1 = (main_basesoc_uart_rx_fifo_level0 + main_basesoc_uart_rx_fifo_readable);
always @(*) begin
    main_basesoc_uart_rx_fifo_wrport_adr <= 4'd0;
    if (main_basesoc_uart_rx_fifo_replace) begin
        main_basesoc_uart_rx_fifo_wrport_adr <= (main_basesoc_uart_rx_fifo_produce - 1'd1);
    end else begin
        main_basesoc_uart_rx_fifo_wrport_adr <= main_basesoc_uart_rx_fifo_produce;
    end
end
assign main_basesoc_uart_rx_fifo_wrport_dat_w = main_basesoc_uart_rx_fifo_syncfifo_din;
assign main_basesoc_uart_rx_fifo_wrport_we = (main_basesoc_uart_rx_fifo_syncfifo_we & (main_basesoc_uart_rx_fifo_syncfifo_writable | main_basesoc_uart_rx_fifo_replace));
assign main_basesoc_uart_rx_fifo_do_read = (main_basesoc_uart_rx_fifo_syncfifo_readable & main_basesoc_uart_rx_fifo_syncfifo_re);
assign main_basesoc_uart_rx_fifo_rdport_adr = main_basesoc_uart_rx_fifo_consume;
assign main_basesoc_uart_rx_fifo_syncfifo_dout = main_basesoc_uart_rx_fifo_rdport_dat_r;
assign main_basesoc_uart_rx_fifo_rdport_re = main_basesoc_uart_rx_fifo_do_read;
assign main_basesoc_uart_rx_fifo_syncfifo_writable = (main_basesoc_uart_rx_fifo_level0 != 5'd16);
assign main_basesoc_uart_rx_fifo_syncfifo_readable = (main_basesoc_uart_rx_fifo_level0 != 1'd0);
assign main_basesoc_timer_zero_trigger = (main_basesoc_timer_value == 1'd0);
assign main_basesoc_timer_zero0 = main_basesoc_timer_zero_status;
assign main_basesoc_timer_zero1 = main_basesoc_timer_zero_pending;
always @(*) begin
    main_basesoc_timer_zero_clear <= 1'd0;
    if ((main_basesoc_timer_pending_re & main_basesoc_timer_pending_r)) begin
        main_basesoc_timer_zero_clear <= 1'd1;
    end
end
assign main_basesoc_timer_irq = (main_basesoc_timer_pending_status & main_basesoc_timer_enable_storage);
assign main_basesoc_timer_zero_status = main_basesoc_timer_zero_trigger;
always @(*) begin
    main_gw5ddrphy_dm_o_data0 <= 8'd0;
    main_gw5ddrphy_dm_o_data0[0] <= main_gw5ddrphy_dfi_p0_wrdata_mask[0];
    main_gw5ddrphy_dm_o_data0[1] <= main_gw5ddrphy_dfi_p0_wrdata_mask[4];
    main_gw5ddrphy_dm_o_data0[2] <= main_gw5ddrphy_dfi_p0_wrdata_mask[8];
    main_gw5ddrphy_dm_o_data0[3] <= main_gw5ddrphy_dfi_p0_wrdata_mask[12];
    main_gw5ddrphy_dm_o_data0[4] <= main_gw5ddrphy_dfi_p1_wrdata_mask[0];
    main_gw5ddrphy_dm_o_data0[5] <= main_gw5ddrphy_dfi_p1_wrdata_mask[4];
    main_gw5ddrphy_dm_o_data0[6] <= main_gw5ddrphy_dfi_p1_wrdata_mask[8];
    main_gw5ddrphy_dm_o_data0[7] <= main_gw5ddrphy_dfi_p1_wrdata_mask[12];
end
always @(*) begin
    main_gw5ddrphy_dq_o_data0 <= 8'd0;
    main_gw5ddrphy_dq_o_data0[0] <= main_gw5ddrphy_dfi_p0_wrdata[0];
    main_gw5ddrphy_dq_o_data0[1] <= main_gw5ddrphy_dfi_p0_wrdata[32];
    main_gw5ddrphy_dq_o_data0[2] <= main_gw5ddrphy_dfi_p0_wrdata[64];
    main_gw5ddrphy_dq_o_data0[3] <= main_gw5ddrphy_dfi_p0_wrdata[96];
    main_gw5ddrphy_dq_o_data0[4] <= main_gw5ddrphy_dfi_p1_wrdata[0];
    main_gw5ddrphy_dq_o_data0[5] <= main_gw5ddrphy_dfi_p1_wrdata[32];
    main_gw5ddrphy_dq_o_data0[6] <= main_gw5ddrphy_dfi_p1_wrdata[64];
    main_gw5ddrphy_dq_o_data0[7] <= main_gw5ddrphy_dfi_p1_wrdata[96];
end
assign main_gw5ddrphy_dq_i_data0 = {main_gw5ddrphy_bitslip0_o, main_gw5ddrphy_dq_i_bitslip_o_d0};
always @(*) begin
    main_gw5ddrphy_dq_o_data1 <= 8'd0;
    main_gw5ddrphy_dq_o_data1[0] <= main_gw5ddrphy_dfi_p0_wrdata[1];
    main_gw5ddrphy_dq_o_data1[1] <= main_gw5ddrphy_dfi_p0_wrdata[33];
    main_gw5ddrphy_dq_o_data1[2] <= main_gw5ddrphy_dfi_p0_wrdata[65];
    main_gw5ddrphy_dq_o_data1[3] <= main_gw5ddrphy_dfi_p0_wrdata[97];
    main_gw5ddrphy_dq_o_data1[4] <= main_gw5ddrphy_dfi_p1_wrdata[1];
    main_gw5ddrphy_dq_o_data1[5] <= main_gw5ddrphy_dfi_p1_wrdata[33];
    main_gw5ddrphy_dq_o_data1[6] <= main_gw5ddrphy_dfi_p1_wrdata[65];
    main_gw5ddrphy_dq_o_data1[7] <= main_gw5ddrphy_dfi_p1_wrdata[97];
end
assign main_gw5ddrphy_dq_i_data1 = {main_gw5ddrphy_bitslip1_o, main_gw5ddrphy_dq_i_bitslip_o_d1};
always @(*) begin
    main_gw5ddrphy_dq_o_data2 <= 8'd0;
    main_gw5ddrphy_dq_o_data2[0] <= main_gw5ddrphy_dfi_p0_wrdata[2];
    main_gw5ddrphy_dq_o_data2[1] <= main_gw5ddrphy_dfi_p0_wrdata[34];
    main_gw5ddrphy_dq_o_data2[2] <= main_gw5ddrphy_dfi_p0_wrdata[66];
    main_gw5ddrphy_dq_o_data2[3] <= main_gw5ddrphy_dfi_p0_wrdata[98];
    main_gw5ddrphy_dq_o_data2[4] <= main_gw5ddrphy_dfi_p1_wrdata[2];
    main_gw5ddrphy_dq_o_data2[5] <= main_gw5ddrphy_dfi_p1_wrdata[34];
    main_gw5ddrphy_dq_o_data2[6] <= main_gw5ddrphy_dfi_p1_wrdata[66];
    main_gw5ddrphy_dq_o_data2[7] <= main_gw5ddrphy_dfi_p1_wrdata[98];
end
assign main_gw5ddrphy_dq_i_data2 = {main_gw5ddrphy_bitslip2_o, main_gw5ddrphy_dq_i_bitslip_o_d2};
always @(*) begin
    main_gw5ddrphy_dq_o_data3 <= 8'd0;
    main_gw5ddrphy_dq_o_data3[0] <= main_gw5ddrphy_dfi_p0_wrdata[3];
    main_gw5ddrphy_dq_o_data3[1] <= main_gw5ddrphy_dfi_p0_wrdata[35];
    main_gw5ddrphy_dq_o_data3[2] <= main_gw5ddrphy_dfi_p0_wrdata[67];
    main_gw5ddrphy_dq_o_data3[3] <= main_gw5ddrphy_dfi_p0_wrdata[99];
    main_gw5ddrphy_dq_o_data3[4] <= main_gw5ddrphy_dfi_p1_wrdata[3];
    main_gw5ddrphy_dq_o_data3[5] <= main_gw5ddrphy_dfi_p1_wrdata[35];
    main_gw5ddrphy_dq_o_data3[6] <= main_gw5ddrphy_dfi_p1_wrdata[67];
    main_gw5ddrphy_dq_o_data3[7] <= main_gw5ddrphy_dfi_p1_wrdata[99];
end
assign main_gw5ddrphy_dq_i_data3 = {main_gw5ddrphy_bitslip3_o, main_gw5ddrphy_dq_i_bitslip_o_d3};
always @(*) begin
    main_gw5ddrphy_dq_o_data4 <= 8'd0;
    main_gw5ddrphy_dq_o_data4[0] <= main_gw5ddrphy_dfi_p0_wrdata[4];
    main_gw5ddrphy_dq_o_data4[1] <= main_gw5ddrphy_dfi_p0_wrdata[36];
    main_gw5ddrphy_dq_o_data4[2] <= main_gw5ddrphy_dfi_p0_wrdata[68];
    main_gw5ddrphy_dq_o_data4[3] <= main_gw5ddrphy_dfi_p0_wrdata[100];
    main_gw5ddrphy_dq_o_data4[4] <= main_gw5ddrphy_dfi_p1_wrdata[4];
    main_gw5ddrphy_dq_o_data4[5] <= main_gw5ddrphy_dfi_p1_wrdata[36];
    main_gw5ddrphy_dq_o_data4[6] <= main_gw5ddrphy_dfi_p1_wrdata[68];
    main_gw5ddrphy_dq_o_data4[7] <= main_gw5ddrphy_dfi_p1_wrdata[100];
end
assign main_gw5ddrphy_dq_i_data4 = {main_gw5ddrphy_bitslip4_o, main_gw5ddrphy_dq_i_bitslip_o_d4};
always @(*) begin
    main_gw5ddrphy_dq_o_data5 <= 8'd0;
    main_gw5ddrphy_dq_o_data5[0] <= main_gw5ddrphy_dfi_p0_wrdata[5];
    main_gw5ddrphy_dq_o_data5[1] <= main_gw5ddrphy_dfi_p0_wrdata[37];
    main_gw5ddrphy_dq_o_data5[2] <= main_gw5ddrphy_dfi_p0_wrdata[69];
    main_gw5ddrphy_dq_o_data5[3] <= main_gw5ddrphy_dfi_p0_wrdata[101];
    main_gw5ddrphy_dq_o_data5[4] <= main_gw5ddrphy_dfi_p1_wrdata[5];
    main_gw5ddrphy_dq_o_data5[5] <= main_gw5ddrphy_dfi_p1_wrdata[37];
    main_gw5ddrphy_dq_o_data5[6] <= main_gw5ddrphy_dfi_p1_wrdata[69];
    main_gw5ddrphy_dq_o_data5[7] <= main_gw5ddrphy_dfi_p1_wrdata[101];
end
assign main_gw5ddrphy_dq_i_data5 = {main_gw5ddrphy_bitslip5_o, main_gw5ddrphy_dq_i_bitslip_o_d5};
always @(*) begin
    main_gw5ddrphy_dq_o_data6 <= 8'd0;
    main_gw5ddrphy_dq_o_data6[0] <= main_gw5ddrphy_dfi_p0_wrdata[6];
    main_gw5ddrphy_dq_o_data6[1] <= main_gw5ddrphy_dfi_p0_wrdata[38];
    main_gw5ddrphy_dq_o_data6[2] <= main_gw5ddrphy_dfi_p0_wrdata[70];
    main_gw5ddrphy_dq_o_data6[3] <= main_gw5ddrphy_dfi_p0_wrdata[102];
    main_gw5ddrphy_dq_o_data6[4] <= main_gw5ddrphy_dfi_p1_wrdata[6];
    main_gw5ddrphy_dq_o_data6[5] <= main_gw5ddrphy_dfi_p1_wrdata[38];
    main_gw5ddrphy_dq_o_data6[6] <= main_gw5ddrphy_dfi_p1_wrdata[70];
    main_gw5ddrphy_dq_o_data6[7] <= main_gw5ddrphy_dfi_p1_wrdata[102];
end
assign main_gw5ddrphy_dq_i_data6 = {main_gw5ddrphy_bitslip6_o, main_gw5ddrphy_dq_i_bitslip_o_d6};
always @(*) begin
    main_gw5ddrphy_dq_o_data7 <= 8'd0;
    main_gw5ddrphy_dq_o_data7[0] <= main_gw5ddrphy_dfi_p0_wrdata[7];
    main_gw5ddrphy_dq_o_data7[1] <= main_gw5ddrphy_dfi_p0_wrdata[39];
    main_gw5ddrphy_dq_o_data7[2] <= main_gw5ddrphy_dfi_p0_wrdata[71];
    main_gw5ddrphy_dq_o_data7[3] <= main_gw5ddrphy_dfi_p0_wrdata[103];
    main_gw5ddrphy_dq_o_data7[4] <= main_gw5ddrphy_dfi_p1_wrdata[7];
    main_gw5ddrphy_dq_o_data7[5] <= main_gw5ddrphy_dfi_p1_wrdata[39];
    main_gw5ddrphy_dq_o_data7[6] <= main_gw5ddrphy_dfi_p1_wrdata[71];
    main_gw5ddrphy_dq_o_data7[7] <= main_gw5ddrphy_dfi_p1_wrdata[103];
end
assign main_gw5ddrphy_dq_i_data7 = {main_gw5ddrphy_bitslip7_o, main_gw5ddrphy_dq_i_bitslip_o_d7};
always @(*) begin
    main_gw5ddrphy_dm_o_data1 <= 8'd0;
    main_gw5ddrphy_dm_o_data1[0] <= main_gw5ddrphy_dfi_p0_wrdata_mask[1];
    main_gw5ddrphy_dm_o_data1[1] <= main_gw5ddrphy_dfi_p0_wrdata_mask[5];
    main_gw5ddrphy_dm_o_data1[2] <= main_gw5ddrphy_dfi_p0_wrdata_mask[9];
    main_gw5ddrphy_dm_o_data1[3] <= main_gw5ddrphy_dfi_p0_wrdata_mask[13];
    main_gw5ddrphy_dm_o_data1[4] <= main_gw5ddrphy_dfi_p1_wrdata_mask[1];
    main_gw5ddrphy_dm_o_data1[5] <= main_gw5ddrphy_dfi_p1_wrdata_mask[5];
    main_gw5ddrphy_dm_o_data1[6] <= main_gw5ddrphy_dfi_p1_wrdata_mask[9];
    main_gw5ddrphy_dm_o_data1[7] <= main_gw5ddrphy_dfi_p1_wrdata_mask[13];
end
always @(*) begin
    main_gw5ddrphy_dq_o_data8 <= 8'd0;
    main_gw5ddrphy_dq_o_data8[0] <= main_gw5ddrphy_dfi_p0_wrdata[8];
    main_gw5ddrphy_dq_o_data8[1] <= main_gw5ddrphy_dfi_p0_wrdata[40];
    main_gw5ddrphy_dq_o_data8[2] <= main_gw5ddrphy_dfi_p0_wrdata[72];
    main_gw5ddrphy_dq_o_data8[3] <= main_gw5ddrphy_dfi_p0_wrdata[104];
    main_gw5ddrphy_dq_o_data8[4] <= main_gw5ddrphy_dfi_p1_wrdata[8];
    main_gw5ddrphy_dq_o_data8[5] <= main_gw5ddrphy_dfi_p1_wrdata[40];
    main_gw5ddrphy_dq_o_data8[6] <= main_gw5ddrphy_dfi_p1_wrdata[72];
    main_gw5ddrphy_dq_o_data8[7] <= main_gw5ddrphy_dfi_p1_wrdata[104];
end
assign main_gw5ddrphy_dq_i_data8 = {main_gw5ddrphy_bitslip8_o, main_gw5ddrphy_dq_i_bitslip_o_d8};
always @(*) begin
    main_gw5ddrphy_dq_o_data9 <= 8'd0;
    main_gw5ddrphy_dq_o_data9[0] <= main_gw5ddrphy_dfi_p0_wrdata[9];
    main_gw5ddrphy_dq_o_data9[1] <= main_gw5ddrphy_dfi_p0_wrdata[41];
    main_gw5ddrphy_dq_o_data9[2] <= main_gw5ddrphy_dfi_p0_wrdata[73];
    main_gw5ddrphy_dq_o_data9[3] <= main_gw5ddrphy_dfi_p0_wrdata[105];
    main_gw5ddrphy_dq_o_data9[4] <= main_gw5ddrphy_dfi_p1_wrdata[9];
    main_gw5ddrphy_dq_o_data9[5] <= main_gw5ddrphy_dfi_p1_wrdata[41];
    main_gw5ddrphy_dq_o_data9[6] <= main_gw5ddrphy_dfi_p1_wrdata[73];
    main_gw5ddrphy_dq_o_data9[7] <= main_gw5ddrphy_dfi_p1_wrdata[105];
end
assign main_gw5ddrphy_dq_i_data9 = {main_gw5ddrphy_bitslip9_o, main_gw5ddrphy_dq_i_bitslip_o_d9};
always @(*) begin
    main_gw5ddrphy_dq_o_data10 <= 8'd0;
    main_gw5ddrphy_dq_o_data10[0] <= main_gw5ddrphy_dfi_p0_wrdata[10];
    main_gw5ddrphy_dq_o_data10[1] <= main_gw5ddrphy_dfi_p0_wrdata[42];
    main_gw5ddrphy_dq_o_data10[2] <= main_gw5ddrphy_dfi_p0_wrdata[74];
    main_gw5ddrphy_dq_o_data10[3] <= main_gw5ddrphy_dfi_p0_wrdata[106];
    main_gw5ddrphy_dq_o_data10[4] <= main_gw5ddrphy_dfi_p1_wrdata[10];
    main_gw5ddrphy_dq_o_data10[5] <= main_gw5ddrphy_dfi_p1_wrdata[42];
    main_gw5ddrphy_dq_o_data10[6] <= main_gw5ddrphy_dfi_p1_wrdata[74];
    main_gw5ddrphy_dq_o_data10[7] <= main_gw5ddrphy_dfi_p1_wrdata[106];
end
assign main_gw5ddrphy_dq_i_data10 = {main_gw5ddrphy_bitslip10_o, main_gw5ddrphy_dq_i_bitslip_o_d10};
always @(*) begin
    main_gw5ddrphy_dq_o_data11 <= 8'd0;
    main_gw5ddrphy_dq_o_data11[0] <= main_gw5ddrphy_dfi_p0_wrdata[11];
    main_gw5ddrphy_dq_o_data11[1] <= main_gw5ddrphy_dfi_p0_wrdata[43];
    main_gw5ddrphy_dq_o_data11[2] <= main_gw5ddrphy_dfi_p0_wrdata[75];
    main_gw5ddrphy_dq_o_data11[3] <= main_gw5ddrphy_dfi_p0_wrdata[107];
    main_gw5ddrphy_dq_o_data11[4] <= main_gw5ddrphy_dfi_p1_wrdata[11];
    main_gw5ddrphy_dq_o_data11[5] <= main_gw5ddrphy_dfi_p1_wrdata[43];
    main_gw5ddrphy_dq_o_data11[6] <= main_gw5ddrphy_dfi_p1_wrdata[75];
    main_gw5ddrphy_dq_o_data11[7] <= main_gw5ddrphy_dfi_p1_wrdata[107];
end
assign main_gw5ddrphy_dq_i_data11 = {main_gw5ddrphy_bitslip11_o, main_gw5ddrphy_dq_i_bitslip_o_d11};
always @(*) begin
    main_gw5ddrphy_dq_o_data12 <= 8'd0;
    main_gw5ddrphy_dq_o_data12[0] <= main_gw5ddrphy_dfi_p0_wrdata[12];
    main_gw5ddrphy_dq_o_data12[1] <= main_gw5ddrphy_dfi_p0_wrdata[44];
    main_gw5ddrphy_dq_o_data12[2] <= main_gw5ddrphy_dfi_p0_wrdata[76];
    main_gw5ddrphy_dq_o_data12[3] <= main_gw5ddrphy_dfi_p0_wrdata[108];
    main_gw5ddrphy_dq_o_data12[4] <= main_gw5ddrphy_dfi_p1_wrdata[12];
    main_gw5ddrphy_dq_o_data12[5] <= main_gw5ddrphy_dfi_p1_wrdata[44];
    main_gw5ddrphy_dq_o_data12[6] <= main_gw5ddrphy_dfi_p1_wrdata[76];
    main_gw5ddrphy_dq_o_data12[7] <= main_gw5ddrphy_dfi_p1_wrdata[108];
end
assign main_gw5ddrphy_dq_i_data12 = {main_gw5ddrphy_bitslip12_o, main_gw5ddrphy_dq_i_bitslip_o_d12};
always @(*) begin
    main_gw5ddrphy_dq_o_data13 <= 8'd0;
    main_gw5ddrphy_dq_o_data13[0] <= main_gw5ddrphy_dfi_p0_wrdata[13];
    main_gw5ddrphy_dq_o_data13[1] <= main_gw5ddrphy_dfi_p0_wrdata[45];
    main_gw5ddrphy_dq_o_data13[2] <= main_gw5ddrphy_dfi_p0_wrdata[77];
    main_gw5ddrphy_dq_o_data13[3] <= main_gw5ddrphy_dfi_p0_wrdata[109];
    main_gw5ddrphy_dq_o_data13[4] <= main_gw5ddrphy_dfi_p1_wrdata[13];
    main_gw5ddrphy_dq_o_data13[5] <= main_gw5ddrphy_dfi_p1_wrdata[45];
    main_gw5ddrphy_dq_o_data13[6] <= main_gw5ddrphy_dfi_p1_wrdata[77];
    main_gw5ddrphy_dq_o_data13[7] <= main_gw5ddrphy_dfi_p1_wrdata[109];
end
assign main_gw5ddrphy_dq_i_data13 = {main_gw5ddrphy_bitslip13_o, main_gw5ddrphy_dq_i_bitslip_o_d13};
always @(*) begin
    main_gw5ddrphy_dq_o_data14 <= 8'd0;
    main_gw5ddrphy_dq_o_data14[0] <= main_gw5ddrphy_dfi_p0_wrdata[14];
    main_gw5ddrphy_dq_o_data14[1] <= main_gw5ddrphy_dfi_p0_wrdata[46];
    main_gw5ddrphy_dq_o_data14[2] <= main_gw5ddrphy_dfi_p0_wrdata[78];
    main_gw5ddrphy_dq_o_data14[3] <= main_gw5ddrphy_dfi_p0_wrdata[110];
    main_gw5ddrphy_dq_o_data14[4] <= main_gw5ddrphy_dfi_p1_wrdata[14];
    main_gw5ddrphy_dq_o_data14[5] <= main_gw5ddrphy_dfi_p1_wrdata[46];
    main_gw5ddrphy_dq_o_data14[6] <= main_gw5ddrphy_dfi_p1_wrdata[78];
    main_gw5ddrphy_dq_o_data14[7] <= main_gw5ddrphy_dfi_p1_wrdata[110];
end
assign main_gw5ddrphy_dq_i_data14 = {main_gw5ddrphy_bitslip14_o, main_gw5ddrphy_dq_i_bitslip_o_d14};
always @(*) begin
    main_gw5ddrphy_dq_o_data15 <= 8'd0;
    main_gw5ddrphy_dq_o_data15[0] <= main_gw5ddrphy_dfi_p0_wrdata[15];
    main_gw5ddrphy_dq_o_data15[1] <= main_gw5ddrphy_dfi_p0_wrdata[47];
    main_gw5ddrphy_dq_o_data15[2] <= main_gw5ddrphy_dfi_p0_wrdata[79];
    main_gw5ddrphy_dq_o_data15[3] <= main_gw5ddrphy_dfi_p0_wrdata[111];
    main_gw5ddrphy_dq_o_data15[4] <= main_gw5ddrphy_dfi_p1_wrdata[15];
    main_gw5ddrphy_dq_o_data15[5] <= main_gw5ddrphy_dfi_p1_wrdata[47];
    main_gw5ddrphy_dq_o_data15[6] <= main_gw5ddrphy_dfi_p1_wrdata[79];
    main_gw5ddrphy_dq_o_data15[7] <= main_gw5ddrphy_dfi_p1_wrdata[111];
end
assign main_gw5ddrphy_dq_i_data15 = {main_gw5ddrphy_bitslip15_o, main_gw5ddrphy_dq_i_bitslip_o_d15};
always @(*) begin
    main_gw5ddrphy_dm_o_data2 <= 8'd0;
    main_gw5ddrphy_dm_o_data2[0] <= main_gw5ddrphy_dfi_p0_wrdata_mask[2];
    main_gw5ddrphy_dm_o_data2[1] <= main_gw5ddrphy_dfi_p0_wrdata_mask[6];
    main_gw5ddrphy_dm_o_data2[2] <= main_gw5ddrphy_dfi_p0_wrdata_mask[10];
    main_gw5ddrphy_dm_o_data2[3] <= main_gw5ddrphy_dfi_p0_wrdata_mask[14];
    main_gw5ddrphy_dm_o_data2[4] <= main_gw5ddrphy_dfi_p1_wrdata_mask[2];
    main_gw5ddrphy_dm_o_data2[5] <= main_gw5ddrphy_dfi_p1_wrdata_mask[6];
    main_gw5ddrphy_dm_o_data2[6] <= main_gw5ddrphy_dfi_p1_wrdata_mask[10];
    main_gw5ddrphy_dm_o_data2[7] <= main_gw5ddrphy_dfi_p1_wrdata_mask[14];
end
always @(*) begin
    main_gw5ddrphy_dq_o_data16 <= 8'd0;
    main_gw5ddrphy_dq_o_data16[0] <= main_gw5ddrphy_dfi_p0_wrdata[16];
    main_gw5ddrphy_dq_o_data16[1] <= main_gw5ddrphy_dfi_p0_wrdata[48];
    main_gw5ddrphy_dq_o_data16[2] <= main_gw5ddrphy_dfi_p0_wrdata[80];
    main_gw5ddrphy_dq_o_data16[3] <= main_gw5ddrphy_dfi_p0_wrdata[112];
    main_gw5ddrphy_dq_o_data16[4] <= main_gw5ddrphy_dfi_p1_wrdata[16];
    main_gw5ddrphy_dq_o_data16[5] <= main_gw5ddrphy_dfi_p1_wrdata[48];
    main_gw5ddrphy_dq_o_data16[6] <= main_gw5ddrphy_dfi_p1_wrdata[80];
    main_gw5ddrphy_dq_o_data16[7] <= main_gw5ddrphy_dfi_p1_wrdata[112];
end
assign main_gw5ddrphy_dq_i_data16 = {main_gw5ddrphy_bitslip16_o, main_gw5ddrphy_dq_i_bitslip_o_d16};
always @(*) begin
    main_gw5ddrphy_dq_o_data17 <= 8'd0;
    main_gw5ddrphy_dq_o_data17[0] <= main_gw5ddrphy_dfi_p0_wrdata[17];
    main_gw5ddrphy_dq_o_data17[1] <= main_gw5ddrphy_dfi_p0_wrdata[49];
    main_gw5ddrphy_dq_o_data17[2] <= main_gw5ddrphy_dfi_p0_wrdata[81];
    main_gw5ddrphy_dq_o_data17[3] <= main_gw5ddrphy_dfi_p0_wrdata[113];
    main_gw5ddrphy_dq_o_data17[4] <= main_gw5ddrphy_dfi_p1_wrdata[17];
    main_gw5ddrphy_dq_o_data17[5] <= main_gw5ddrphy_dfi_p1_wrdata[49];
    main_gw5ddrphy_dq_o_data17[6] <= main_gw5ddrphy_dfi_p1_wrdata[81];
    main_gw5ddrphy_dq_o_data17[7] <= main_gw5ddrphy_dfi_p1_wrdata[113];
end
assign main_gw5ddrphy_dq_i_data17 = {main_gw5ddrphy_bitslip17_o, main_gw5ddrphy_dq_i_bitslip_o_d17};
always @(*) begin
    main_gw5ddrphy_dq_o_data18 <= 8'd0;
    main_gw5ddrphy_dq_o_data18[0] <= main_gw5ddrphy_dfi_p0_wrdata[18];
    main_gw5ddrphy_dq_o_data18[1] <= main_gw5ddrphy_dfi_p0_wrdata[50];
    main_gw5ddrphy_dq_o_data18[2] <= main_gw5ddrphy_dfi_p0_wrdata[82];
    main_gw5ddrphy_dq_o_data18[3] <= main_gw5ddrphy_dfi_p0_wrdata[114];
    main_gw5ddrphy_dq_o_data18[4] <= main_gw5ddrphy_dfi_p1_wrdata[18];
    main_gw5ddrphy_dq_o_data18[5] <= main_gw5ddrphy_dfi_p1_wrdata[50];
    main_gw5ddrphy_dq_o_data18[6] <= main_gw5ddrphy_dfi_p1_wrdata[82];
    main_gw5ddrphy_dq_o_data18[7] <= main_gw5ddrphy_dfi_p1_wrdata[114];
end
assign main_gw5ddrphy_dq_i_data18 = {main_gw5ddrphy_bitslip18_o, main_gw5ddrphy_dq_i_bitslip_o_d18};
always @(*) begin
    main_gw5ddrphy_dq_o_data19 <= 8'd0;
    main_gw5ddrphy_dq_o_data19[0] <= main_gw5ddrphy_dfi_p0_wrdata[19];
    main_gw5ddrphy_dq_o_data19[1] <= main_gw5ddrphy_dfi_p0_wrdata[51];
    main_gw5ddrphy_dq_o_data19[2] <= main_gw5ddrphy_dfi_p0_wrdata[83];
    main_gw5ddrphy_dq_o_data19[3] <= main_gw5ddrphy_dfi_p0_wrdata[115];
    main_gw5ddrphy_dq_o_data19[4] <= main_gw5ddrphy_dfi_p1_wrdata[19];
    main_gw5ddrphy_dq_o_data19[5] <= main_gw5ddrphy_dfi_p1_wrdata[51];
    main_gw5ddrphy_dq_o_data19[6] <= main_gw5ddrphy_dfi_p1_wrdata[83];
    main_gw5ddrphy_dq_o_data19[7] <= main_gw5ddrphy_dfi_p1_wrdata[115];
end
assign main_gw5ddrphy_dq_i_data19 = {main_gw5ddrphy_bitslip19_o, main_gw5ddrphy_dq_i_bitslip_o_d19};
always @(*) begin
    main_gw5ddrphy_dq_o_data20 <= 8'd0;
    main_gw5ddrphy_dq_o_data20[0] <= main_gw5ddrphy_dfi_p0_wrdata[20];
    main_gw5ddrphy_dq_o_data20[1] <= main_gw5ddrphy_dfi_p0_wrdata[52];
    main_gw5ddrphy_dq_o_data20[2] <= main_gw5ddrphy_dfi_p0_wrdata[84];
    main_gw5ddrphy_dq_o_data20[3] <= main_gw5ddrphy_dfi_p0_wrdata[116];
    main_gw5ddrphy_dq_o_data20[4] <= main_gw5ddrphy_dfi_p1_wrdata[20];
    main_gw5ddrphy_dq_o_data20[5] <= main_gw5ddrphy_dfi_p1_wrdata[52];
    main_gw5ddrphy_dq_o_data20[6] <= main_gw5ddrphy_dfi_p1_wrdata[84];
    main_gw5ddrphy_dq_o_data20[7] <= main_gw5ddrphy_dfi_p1_wrdata[116];
end
assign main_gw5ddrphy_dq_i_data20 = {main_gw5ddrphy_bitslip20_o, main_gw5ddrphy_dq_i_bitslip_o_d20};
always @(*) begin
    main_gw5ddrphy_dq_o_data21 <= 8'd0;
    main_gw5ddrphy_dq_o_data21[0] <= main_gw5ddrphy_dfi_p0_wrdata[21];
    main_gw5ddrphy_dq_o_data21[1] <= main_gw5ddrphy_dfi_p0_wrdata[53];
    main_gw5ddrphy_dq_o_data21[2] <= main_gw5ddrphy_dfi_p0_wrdata[85];
    main_gw5ddrphy_dq_o_data21[3] <= main_gw5ddrphy_dfi_p0_wrdata[117];
    main_gw5ddrphy_dq_o_data21[4] <= main_gw5ddrphy_dfi_p1_wrdata[21];
    main_gw5ddrphy_dq_o_data21[5] <= main_gw5ddrphy_dfi_p1_wrdata[53];
    main_gw5ddrphy_dq_o_data21[6] <= main_gw5ddrphy_dfi_p1_wrdata[85];
    main_gw5ddrphy_dq_o_data21[7] <= main_gw5ddrphy_dfi_p1_wrdata[117];
end
assign main_gw5ddrphy_dq_i_data21 = {main_gw5ddrphy_bitslip21_o, main_gw5ddrphy_dq_i_bitslip_o_d21};
always @(*) begin
    main_gw5ddrphy_dq_o_data22 <= 8'd0;
    main_gw5ddrphy_dq_o_data22[0] <= main_gw5ddrphy_dfi_p0_wrdata[22];
    main_gw5ddrphy_dq_o_data22[1] <= main_gw5ddrphy_dfi_p0_wrdata[54];
    main_gw5ddrphy_dq_o_data22[2] <= main_gw5ddrphy_dfi_p0_wrdata[86];
    main_gw5ddrphy_dq_o_data22[3] <= main_gw5ddrphy_dfi_p0_wrdata[118];
    main_gw5ddrphy_dq_o_data22[4] <= main_gw5ddrphy_dfi_p1_wrdata[22];
    main_gw5ddrphy_dq_o_data22[5] <= main_gw5ddrphy_dfi_p1_wrdata[54];
    main_gw5ddrphy_dq_o_data22[6] <= main_gw5ddrphy_dfi_p1_wrdata[86];
    main_gw5ddrphy_dq_o_data22[7] <= main_gw5ddrphy_dfi_p1_wrdata[118];
end
assign main_gw5ddrphy_dq_i_data22 = {main_gw5ddrphy_bitslip22_o, main_gw5ddrphy_dq_i_bitslip_o_d22};
always @(*) begin
    main_gw5ddrphy_dq_o_data23 <= 8'd0;
    main_gw5ddrphy_dq_o_data23[0] <= main_gw5ddrphy_dfi_p0_wrdata[23];
    main_gw5ddrphy_dq_o_data23[1] <= main_gw5ddrphy_dfi_p0_wrdata[55];
    main_gw5ddrphy_dq_o_data23[2] <= main_gw5ddrphy_dfi_p0_wrdata[87];
    main_gw5ddrphy_dq_o_data23[3] <= main_gw5ddrphy_dfi_p0_wrdata[119];
    main_gw5ddrphy_dq_o_data23[4] <= main_gw5ddrphy_dfi_p1_wrdata[23];
    main_gw5ddrphy_dq_o_data23[5] <= main_gw5ddrphy_dfi_p1_wrdata[55];
    main_gw5ddrphy_dq_o_data23[6] <= main_gw5ddrphy_dfi_p1_wrdata[87];
    main_gw5ddrphy_dq_o_data23[7] <= main_gw5ddrphy_dfi_p1_wrdata[119];
end
assign main_gw5ddrphy_dq_i_data23 = {main_gw5ddrphy_bitslip23_o, main_gw5ddrphy_dq_i_bitslip_o_d23};
always @(*) begin
    main_gw5ddrphy_dm_o_data3 <= 8'd0;
    main_gw5ddrphy_dm_o_data3[0] <= main_gw5ddrphy_dfi_p0_wrdata_mask[3];
    main_gw5ddrphy_dm_o_data3[1] <= main_gw5ddrphy_dfi_p0_wrdata_mask[7];
    main_gw5ddrphy_dm_o_data3[2] <= main_gw5ddrphy_dfi_p0_wrdata_mask[11];
    main_gw5ddrphy_dm_o_data3[3] <= main_gw5ddrphy_dfi_p0_wrdata_mask[15];
    main_gw5ddrphy_dm_o_data3[4] <= main_gw5ddrphy_dfi_p1_wrdata_mask[3];
    main_gw5ddrphy_dm_o_data3[5] <= main_gw5ddrphy_dfi_p1_wrdata_mask[7];
    main_gw5ddrphy_dm_o_data3[6] <= main_gw5ddrphy_dfi_p1_wrdata_mask[11];
    main_gw5ddrphy_dm_o_data3[7] <= main_gw5ddrphy_dfi_p1_wrdata_mask[15];
end
always @(*) begin
    main_gw5ddrphy_dq_o_data24 <= 8'd0;
    main_gw5ddrphy_dq_o_data24[0] <= main_gw5ddrphy_dfi_p0_wrdata[24];
    main_gw5ddrphy_dq_o_data24[1] <= main_gw5ddrphy_dfi_p0_wrdata[56];
    main_gw5ddrphy_dq_o_data24[2] <= main_gw5ddrphy_dfi_p0_wrdata[88];
    main_gw5ddrphy_dq_o_data24[3] <= main_gw5ddrphy_dfi_p0_wrdata[120];
    main_gw5ddrphy_dq_o_data24[4] <= main_gw5ddrphy_dfi_p1_wrdata[24];
    main_gw5ddrphy_dq_o_data24[5] <= main_gw5ddrphy_dfi_p1_wrdata[56];
    main_gw5ddrphy_dq_o_data24[6] <= main_gw5ddrphy_dfi_p1_wrdata[88];
    main_gw5ddrphy_dq_o_data24[7] <= main_gw5ddrphy_dfi_p1_wrdata[120];
end
assign main_gw5ddrphy_dq_i_data24 = {main_gw5ddrphy_bitslip24_o, main_gw5ddrphy_dq_i_bitslip_o_d24};
always @(*) begin
    main_gw5ddrphy_dq_o_data25 <= 8'd0;
    main_gw5ddrphy_dq_o_data25[0] <= main_gw5ddrphy_dfi_p0_wrdata[25];
    main_gw5ddrphy_dq_o_data25[1] <= main_gw5ddrphy_dfi_p0_wrdata[57];
    main_gw5ddrphy_dq_o_data25[2] <= main_gw5ddrphy_dfi_p0_wrdata[89];
    main_gw5ddrphy_dq_o_data25[3] <= main_gw5ddrphy_dfi_p0_wrdata[121];
    main_gw5ddrphy_dq_o_data25[4] <= main_gw5ddrphy_dfi_p1_wrdata[25];
    main_gw5ddrphy_dq_o_data25[5] <= main_gw5ddrphy_dfi_p1_wrdata[57];
    main_gw5ddrphy_dq_o_data25[6] <= main_gw5ddrphy_dfi_p1_wrdata[89];
    main_gw5ddrphy_dq_o_data25[7] <= main_gw5ddrphy_dfi_p1_wrdata[121];
end
assign main_gw5ddrphy_dq_i_data25 = {main_gw5ddrphy_bitslip25_o, main_gw5ddrphy_dq_i_bitslip_o_d25};
always @(*) begin
    main_gw5ddrphy_dq_o_data26 <= 8'd0;
    main_gw5ddrphy_dq_o_data26[0] <= main_gw5ddrphy_dfi_p0_wrdata[26];
    main_gw5ddrphy_dq_o_data26[1] <= main_gw5ddrphy_dfi_p0_wrdata[58];
    main_gw5ddrphy_dq_o_data26[2] <= main_gw5ddrphy_dfi_p0_wrdata[90];
    main_gw5ddrphy_dq_o_data26[3] <= main_gw5ddrphy_dfi_p0_wrdata[122];
    main_gw5ddrphy_dq_o_data26[4] <= main_gw5ddrphy_dfi_p1_wrdata[26];
    main_gw5ddrphy_dq_o_data26[5] <= main_gw5ddrphy_dfi_p1_wrdata[58];
    main_gw5ddrphy_dq_o_data26[6] <= main_gw5ddrphy_dfi_p1_wrdata[90];
    main_gw5ddrphy_dq_o_data26[7] <= main_gw5ddrphy_dfi_p1_wrdata[122];
end
assign main_gw5ddrphy_dq_i_data26 = {main_gw5ddrphy_bitslip26_o, main_gw5ddrphy_dq_i_bitslip_o_d26};
always @(*) begin
    main_gw5ddrphy_dq_o_data27 <= 8'd0;
    main_gw5ddrphy_dq_o_data27[0] <= main_gw5ddrphy_dfi_p0_wrdata[27];
    main_gw5ddrphy_dq_o_data27[1] <= main_gw5ddrphy_dfi_p0_wrdata[59];
    main_gw5ddrphy_dq_o_data27[2] <= main_gw5ddrphy_dfi_p0_wrdata[91];
    main_gw5ddrphy_dq_o_data27[3] <= main_gw5ddrphy_dfi_p0_wrdata[123];
    main_gw5ddrphy_dq_o_data27[4] <= main_gw5ddrphy_dfi_p1_wrdata[27];
    main_gw5ddrphy_dq_o_data27[5] <= main_gw5ddrphy_dfi_p1_wrdata[59];
    main_gw5ddrphy_dq_o_data27[6] <= main_gw5ddrphy_dfi_p1_wrdata[91];
    main_gw5ddrphy_dq_o_data27[7] <= main_gw5ddrphy_dfi_p1_wrdata[123];
end
assign main_gw5ddrphy_dq_i_data27 = {main_gw5ddrphy_bitslip27_o, main_gw5ddrphy_dq_i_bitslip_o_d27};
always @(*) begin
    main_gw5ddrphy_dq_o_data28 <= 8'd0;
    main_gw5ddrphy_dq_o_data28[0] <= main_gw5ddrphy_dfi_p0_wrdata[28];
    main_gw5ddrphy_dq_o_data28[1] <= main_gw5ddrphy_dfi_p0_wrdata[60];
    main_gw5ddrphy_dq_o_data28[2] <= main_gw5ddrphy_dfi_p0_wrdata[92];
    main_gw5ddrphy_dq_o_data28[3] <= main_gw5ddrphy_dfi_p0_wrdata[124];
    main_gw5ddrphy_dq_o_data28[4] <= main_gw5ddrphy_dfi_p1_wrdata[28];
    main_gw5ddrphy_dq_o_data28[5] <= main_gw5ddrphy_dfi_p1_wrdata[60];
    main_gw5ddrphy_dq_o_data28[6] <= main_gw5ddrphy_dfi_p1_wrdata[92];
    main_gw5ddrphy_dq_o_data28[7] <= main_gw5ddrphy_dfi_p1_wrdata[124];
end
assign main_gw5ddrphy_dq_i_data28 = {main_gw5ddrphy_bitslip28_o, main_gw5ddrphy_dq_i_bitslip_o_d28};
always @(*) begin
    main_gw5ddrphy_dq_o_data29 <= 8'd0;
    main_gw5ddrphy_dq_o_data29[0] <= main_gw5ddrphy_dfi_p0_wrdata[29];
    main_gw5ddrphy_dq_o_data29[1] <= main_gw5ddrphy_dfi_p0_wrdata[61];
    main_gw5ddrphy_dq_o_data29[2] <= main_gw5ddrphy_dfi_p0_wrdata[93];
    main_gw5ddrphy_dq_o_data29[3] <= main_gw5ddrphy_dfi_p0_wrdata[125];
    main_gw5ddrphy_dq_o_data29[4] <= main_gw5ddrphy_dfi_p1_wrdata[29];
    main_gw5ddrphy_dq_o_data29[5] <= main_gw5ddrphy_dfi_p1_wrdata[61];
    main_gw5ddrphy_dq_o_data29[6] <= main_gw5ddrphy_dfi_p1_wrdata[93];
    main_gw5ddrphy_dq_o_data29[7] <= main_gw5ddrphy_dfi_p1_wrdata[125];
end
assign main_gw5ddrphy_dq_i_data29 = {main_gw5ddrphy_bitslip29_o, main_gw5ddrphy_dq_i_bitslip_o_d29};
always @(*) begin
    main_gw5ddrphy_dq_o_data30 <= 8'd0;
    main_gw5ddrphy_dq_o_data30[0] <= main_gw5ddrphy_dfi_p0_wrdata[30];
    main_gw5ddrphy_dq_o_data30[1] <= main_gw5ddrphy_dfi_p0_wrdata[62];
    main_gw5ddrphy_dq_o_data30[2] <= main_gw5ddrphy_dfi_p0_wrdata[94];
    main_gw5ddrphy_dq_o_data30[3] <= main_gw5ddrphy_dfi_p0_wrdata[126];
    main_gw5ddrphy_dq_o_data30[4] <= main_gw5ddrphy_dfi_p1_wrdata[30];
    main_gw5ddrphy_dq_o_data30[5] <= main_gw5ddrphy_dfi_p1_wrdata[62];
    main_gw5ddrphy_dq_o_data30[6] <= main_gw5ddrphy_dfi_p1_wrdata[94];
    main_gw5ddrphy_dq_o_data30[7] <= main_gw5ddrphy_dfi_p1_wrdata[126];
end
assign main_gw5ddrphy_dq_i_data30 = {main_gw5ddrphy_bitslip30_o, main_gw5ddrphy_dq_i_bitslip_o_d30};
always @(*) begin
    main_gw5ddrphy_dq_o_data31 <= 8'd0;
    main_gw5ddrphy_dq_o_data31[0] <= main_gw5ddrphy_dfi_p0_wrdata[31];
    main_gw5ddrphy_dq_o_data31[1] <= main_gw5ddrphy_dfi_p0_wrdata[63];
    main_gw5ddrphy_dq_o_data31[2] <= main_gw5ddrphy_dfi_p0_wrdata[95];
    main_gw5ddrphy_dq_o_data31[3] <= main_gw5ddrphy_dfi_p0_wrdata[127];
    main_gw5ddrphy_dq_o_data31[4] <= main_gw5ddrphy_dfi_p1_wrdata[31];
    main_gw5ddrphy_dq_o_data31[5] <= main_gw5ddrphy_dfi_p1_wrdata[63];
    main_gw5ddrphy_dq_o_data31[6] <= main_gw5ddrphy_dfi_p1_wrdata[95];
    main_gw5ddrphy_dq_o_data31[7] <= main_gw5ddrphy_dfi_p1_wrdata[127];
end
assign main_gw5ddrphy_dq_i_data31 = {main_gw5ddrphy_bitslip31_o, main_gw5ddrphy_dq_i_bitslip_o_d31};
always @(*) begin
    main_gw5ddrphy_dfi_p0_rddata <= 128'd0;
    main_gw5ddrphy_dfi_p0_rddata[0] <= main_gw5ddrphy_dq_i_data0[0];
    main_gw5ddrphy_dfi_p0_rddata[32] <= main_gw5ddrphy_dq_i_data0[1];
    main_gw5ddrphy_dfi_p0_rddata[64] <= main_gw5ddrphy_dq_i_data0[2];
    main_gw5ddrphy_dfi_p0_rddata[96] <= main_gw5ddrphy_dq_i_data0[3];
    main_gw5ddrphy_dfi_p0_rddata[1] <= main_gw5ddrphy_dq_i_data1[0];
    main_gw5ddrphy_dfi_p0_rddata[33] <= main_gw5ddrphy_dq_i_data1[1];
    main_gw5ddrphy_dfi_p0_rddata[65] <= main_gw5ddrphy_dq_i_data1[2];
    main_gw5ddrphy_dfi_p0_rddata[97] <= main_gw5ddrphy_dq_i_data1[3];
    main_gw5ddrphy_dfi_p0_rddata[2] <= main_gw5ddrphy_dq_i_data2[0];
    main_gw5ddrphy_dfi_p0_rddata[34] <= main_gw5ddrphy_dq_i_data2[1];
    main_gw5ddrphy_dfi_p0_rddata[66] <= main_gw5ddrphy_dq_i_data2[2];
    main_gw5ddrphy_dfi_p0_rddata[98] <= main_gw5ddrphy_dq_i_data2[3];
    main_gw5ddrphy_dfi_p0_rddata[3] <= main_gw5ddrphy_dq_i_data3[0];
    main_gw5ddrphy_dfi_p0_rddata[35] <= main_gw5ddrphy_dq_i_data3[1];
    main_gw5ddrphy_dfi_p0_rddata[67] <= main_gw5ddrphy_dq_i_data3[2];
    main_gw5ddrphy_dfi_p0_rddata[99] <= main_gw5ddrphy_dq_i_data3[3];
    main_gw5ddrphy_dfi_p0_rddata[4] <= main_gw5ddrphy_dq_i_data4[0];
    main_gw5ddrphy_dfi_p0_rddata[36] <= main_gw5ddrphy_dq_i_data4[1];
    main_gw5ddrphy_dfi_p0_rddata[68] <= main_gw5ddrphy_dq_i_data4[2];
    main_gw5ddrphy_dfi_p0_rddata[100] <= main_gw5ddrphy_dq_i_data4[3];
    main_gw5ddrphy_dfi_p0_rddata[5] <= main_gw5ddrphy_dq_i_data5[0];
    main_gw5ddrphy_dfi_p0_rddata[37] <= main_gw5ddrphy_dq_i_data5[1];
    main_gw5ddrphy_dfi_p0_rddata[69] <= main_gw5ddrphy_dq_i_data5[2];
    main_gw5ddrphy_dfi_p0_rddata[101] <= main_gw5ddrphy_dq_i_data5[3];
    main_gw5ddrphy_dfi_p0_rddata[6] <= main_gw5ddrphy_dq_i_data6[0];
    main_gw5ddrphy_dfi_p0_rddata[38] <= main_gw5ddrphy_dq_i_data6[1];
    main_gw5ddrphy_dfi_p0_rddata[70] <= main_gw5ddrphy_dq_i_data6[2];
    main_gw5ddrphy_dfi_p0_rddata[102] <= main_gw5ddrphy_dq_i_data6[3];
    main_gw5ddrphy_dfi_p0_rddata[7] <= main_gw5ddrphy_dq_i_data7[0];
    main_gw5ddrphy_dfi_p0_rddata[39] <= main_gw5ddrphy_dq_i_data7[1];
    main_gw5ddrphy_dfi_p0_rddata[71] <= main_gw5ddrphy_dq_i_data7[2];
    main_gw5ddrphy_dfi_p0_rddata[103] <= main_gw5ddrphy_dq_i_data7[3];
    main_gw5ddrphy_dfi_p0_rddata[8] <= main_gw5ddrphy_dq_i_data8[0];
    main_gw5ddrphy_dfi_p0_rddata[40] <= main_gw5ddrphy_dq_i_data8[1];
    main_gw5ddrphy_dfi_p0_rddata[72] <= main_gw5ddrphy_dq_i_data8[2];
    main_gw5ddrphy_dfi_p0_rddata[104] <= main_gw5ddrphy_dq_i_data8[3];
    main_gw5ddrphy_dfi_p0_rddata[9] <= main_gw5ddrphy_dq_i_data9[0];
    main_gw5ddrphy_dfi_p0_rddata[41] <= main_gw5ddrphy_dq_i_data9[1];
    main_gw5ddrphy_dfi_p0_rddata[73] <= main_gw5ddrphy_dq_i_data9[2];
    main_gw5ddrphy_dfi_p0_rddata[105] <= main_gw5ddrphy_dq_i_data9[3];
    main_gw5ddrphy_dfi_p0_rddata[10] <= main_gw5ddrphy_dq_i_data10[0];
    main_gw5ddrphy_dfi_p0_rddata[42] <= main_gw5ddrphy_dq_i_data10[1];
    main_gw5ddrphy_dfi_p0_rddata[74] <= main_gw5ddrphy_dq_i_data10[2];
    main_gw5ddrphy_dfi_p0_rddata[106] <= main_gw5ddrphy_dq_i_data10[3];
    main_gw5ddrphy_dfi_p0_rddata[11] <= main_gw5ddrphy_dq_i_data11[0];
    main_gw5ddrphy_dfi_p0_rddata[43] <= main_gw5ddrphy_dq_i_data11[1];
    main_gw5ddrphy_dfi_p0_rddata[75] <= main_gw5ddrphy_dq_i_data11[2];
    main_gw5ddrphy_dfi_p0_rddata[107] <= main_gw5ddrphy_dq_i_data11[3];
    main_gw5ddrphy_dfi_p0_rddata[12] <= main_gw5ddrphy_dq_i_data12[0];
    main_gw5ddrphy_dfi_p0_rddata[44] <= main_gw5ddrphy_dq_i_data12[1];
    main_gw5ddrphy_dfi_p0_rddata[76] <= main_gw5ddrphy_dq_i_data12[2];
    main_gw5ddrphy_dfi_p0_rddata[108] <= main_gw5ddrphy_dq_i_data12[3];
    main_gw5ddrphy_dfi_p0_rddata[13] <= main_gw5ddrphy_dq_i_data13[0];
    main_gw5ddrphy_dfi_p0_rddata[45] <= main_gw5ddrphy_dq_i_data13[1];
    main_gw5ddrphy_dfi_p0_rddata[77] <= main_gw5ddrphy_dq_i_data13[2];
    main_gw5ddrphy_dfi_p0_rddata[109] <= main_gw5ddrphy_dq_i_data13[3];
    main_gw5ddrphy_dfi_p0_rddata[14] <= main_gw5ddrphy_dq_i_data14[0];
    main_gw5ddrphy_dfi_p0_rddata[46] <= main_gw5ddrphy_dq_i_data14[1];
    main_gw5ddrphy_dfi_p0_rddata[78] <= main_gw5ddrphy_dq_i_data14[2];
    main_gw5ddrphy_dfi_p0_rddata[110] <= main_gw5ddrphy_dq_i_data14[3];
    main_gw5ddrphy_dfi_p0_rddata[15] <= main_gw5ddrphy_dq_i_data15[0];
    main_gw5ddrphy_dfi_p0_rddata[47] <= main_gw5ddrphy_dq_i_data15[1];
    main_gw5ddrphy_dfi_p0_rddata[79] <= main_gw5ddrphy_dq_i_data15[2];
    main_gw5ddrphy_dfi_p0_rddata[111] <= main_gw5ddrphy_dq_i_data15[3];
    main_gw5ddrphy_dfi_p0_rddata[16] <= main_gw5ddrphy_dq_i_data16[0];
    main_gw5ddrphy_dfi_p0_rddata[48] <= main_gw5ddrphy_dq_i_data16[1];
    main_gw5ddrphy_dfi_p0_rddata[80] <= main_gw5ddrphy_dq_i_data16[2];
    main_gw5ddrphy_dfi_p0_rddata[112] <= main_gw5ddrphy_dq_i_data16[3];
    main_gw5ddrphy_dfi_p0_rddata[17] <= main_gw5ddrphy_dq_i_data17[0];
    main_gw5ddrphy_dfi_p0_rddata[49] <= main_gw5ddrphy_dq_i_data17[1];
    main_gw5ddrphy_dfi_p0_rddata[81] <= main_gw5ddrphy_dq_i_data17[2];
    main_gw5ddrphy_dfi_p0_rddata[113] <= main_gw5ddrphy_dq_i_data17[3];
    main_gw5ddrphy_dfi_p0_rddata[18] <= main_gw5ddrphy_dq_i_data18[0];
    main_gw5ddrphy_dfi_p0_rddata[50] <= main_gw5ddrphy_dq_i_data18[1];
    main_gw5ddrphy_dfi_p0_rddata[82] <= main_gw5ddrphy_dq_i_data18[2];
    main_gw5ddrphy_dfi_p0_rddata[114] <= main_gw5ddrphy_dq_i_data18[3];
    main_gw5ddrphy_dfi_p0_rddata[19] <= main_gw5ddrphy_dq_i_data19[0];
    main_gw5ddrphy_dfi_p0_rddata[51] <= main_gw5ddrphy_dq_i_data19[1];
    main_gw5ddrphy_dfi_p0_rddata[83] <= main_gw5ddrphy_dq_i_data19[2];
    main_gw5ddrphy_dfi_p0_rddata[115] <= main_gw5ddrphy_dq_i_data19[3];
    main_gw5ddrphy_dfi_p0_rddata[20] <= main_gw5ddrphy_dq_i_data20[0];
    main_gw5ddrphy_dfi_p0_rddata[52] <= main_gw5ddrphy_dq_i_data20[1];
    main_gw5ddrphy_dfi_p0_rddata[84] <= main_gw5ddrphy_dq_i_data20[2];
    main_gw5ddrphy_dfi_p0_rddata[116] <= main_gw5ddrphy_dq_i_data20[3];
    main_gw5ddrphy_dfi_p0_rddata[21] <= main_gw5ddrphy_dq_i_data21[0];
    main_gw5ddrphy_dfi_p0_rddata[53] <= main_gw5ddrphy_dq_i_data21[1];
    main_gw5ddrphy_dfi_p0_rddata[85] <= main_gw5ddrphy_dq_i_data21[2];
    main_gw5ddrphy_dfi_p0_rddata[117] <= main_gw5ddrphy_dq_i_data21[3];
    main_gw5ddrphy_dfi_p0_rddata[22] <= main_gw5ddrphy_dq_i_data22[0];
    main_gw5ddrphy_dfi_p0_rddata[54] <= main_gw5ddrphy_dq_i_data22[1];
    main_gw5ddrphy_dfi_p0_rddata[86] <= main_gw5ddrphy_dq_i_data22[2];
    main_gw5ddrphy_dfi_p0_rddata[118] <= main_gw5ddrphy_dq_i_data22[3];
    main_gw5ddrphy_dfi_p0_rddata[23] <= main_gw5ddrphy_dq_i_data23[0];
    main_gw5ddrphy_dfi_p0_rddata[55] <= main_gw5ddrphy_dq_i_data23[1];
    main_gw5ddrphy_dfi_p0_rddata[87] <= main_gw5ddrphy_dq_i_data23[2];
    main_gw5ddrphy_dfi_p0_rddata[119] <= main_gw5ddrphy_dq_i_data23[3];
    main_gw5ddrphy_dfi_p0_rddata[24] <= main_gw5ddrphy_dq_i_data24[0];
    main_gw5ddrphy_dfi_p0_rddata[56] <= main_gw5ddrphy_dq_i_data24[1];
    main_gw5ddrphy_dfi_p0_rddata[88] <= main_gw5ddrphy_dq_i_data24[2];
    main_gw5ddrphy_dfi_p0_rddata[120] <= main_gw5ddrphy_dq_i_data24[3];
    main_gw5ddrphy_dfi_p0_rddata[25] <= main_gw5ddrphy_dq_i_data25[0];
    main_gw5ddrphy_dfi_p0_rddata[57] <= main_gw5ddrphy_dq_i_data25[1];
    main_gw5ddrphy_dfi_p0_rddata[89] <= main_gw5ddrphy_dq_i_data25[2];
    main_gw5ddrphy_dfi_p0_rddata[121] <= main_gw5ddrphy_dq_i_data25[3];
    main_gw5ddrphy_dfi_p0_rddata[26] <= main_gw5ddrphy_dq_i_data26[0];
    main_gw5ddrphy_dfi_p0_rddata[58] <= main_gw5ddrphy_dq_i_data26[1];
    main_gw5ddrphy_dfi_p0_rddata[90] <= main_gw5ddrphy_dq_i_data26[2];
    main_gw5ddrphy_dfi_p0_rddata[122] <= main_gw5ddrphy_dq_i_data26[3];
    main_gw5ddrphy_dfi_p0_rddata[27] <= main_gw5ddrphy_dq_i_data27[0];
    main_gw5ddrphy_dfi_p0_rddata[59] <= main_gw5ddrphy_dq_i_data27[1];
    main_gw5ddrphy_dfi_p0_rddata[91] <= main_gw5ddrphy_dq_i_data27[2];
    main_gw5ddrphy_dfi_p0_rddata[123] <= main_gw5ddrphy_dq_i_data27[3];
    main_gw5ddrphy_dfi_p0_rddata[28] <= main_gw5ddrphy_dq_i_data28[0];
    main_gw5ddrphy_dfi_p0_rddata[60] <= main_gw5ddrphy_dq_i_data28[1];
    main_gw5ddrphy_dfi_p0_rddata[92] <= main_gw5ddrphy_dq_i_data28[2];
    main_gw5ddrphy_dfi_p0_rddata[124] <= main_gw5ddrphy_dq_i_data28[3];
    main_gw5ddrphy_dfi_p0_rddata[29] <= main_gw5ddrphy_dq_i_data29[0];
    main_gw5ddrphy_dfi_p0_rddata[61] <= main_gw5ddrphy_dq_i_data29[1];
    main_gw5ddrphy_dfi_p0_rddata[93] <= main_gw5ddrphy_dq_i_data29[2];
    main_gw5ddrphy_dfi_p0_rddata[125] <= main_gw5ddrphy_dq_i_data29[3];
    main_gw5ddrphy_dfi_p0_rddata[30] <= main_gw5ddrphy_dq_i_data30[0];
    main_gw5ddrphy_dfi_p0_rddata[62] <= main_gw5ddrphy_dq_i_data30[1];
    main_gw5ddrphy_dfi_p0_rddata[94] <= main_gw5ddrphy_dq_i_data30[2];
    main_gw5ddrphy_dfi_p0_rddata[126] <= main_gw5ddrphy_dq_i_data30[3];
    main_gw5ddrphy_dfi_p0_rddata[31] <= main_gw5ddrphy_dq_i_data31[0];
    main_gw5ddrphy_dfi_p0_rddata[63] <= main_gw5ddrphy_dq_i_data31[1];
    main_gw5ddrphy_dfi_p0_rddata[95] <= main_gw5ddrphy_dq_i_data31[2];
    main_gw5ddrphy_dfi_p0_rddata[127] <= main_gw5ddrphy_dq_i_data31[3];
end
always @(*) begin
    main_gw5ddrphy_dfi_p1_rddata <= 128'd0;
    main_gw5ddrphy_dfi_p1_rddata[0] <= main_gw5ddrphy_dq_i_data0[4];
    main_gw5ddrphy_dfi_p1_rddata[32] <= main_gw5ddrphy_dq_i_data0[5];
    main_gw5ddrphy_dfi_p1_rddata[64] <= main_gw5ddrphy_dq_i_data0[6];
    main_gw5ddrphy_dfi_p1_rddata[96] <= main_gw5ddrphy_dq_i_data0[7];
    main_gw5ddrphy_dfi_p1_rddata[1] <= main_gw5ddrphy_dq_i_data1[4];
    main_gw5ddrphy_dfi_p1_rddata[33] <= main_gw5ddrphy_dq_i_data1[5];
    main_gw5ddrphy_dfi_p1_rddata[65] <= main_gw5ddrphy_dq_i_data1[6];
    main_gw5ddrphy_dfi_p1_rddata[97] <= main_gw5ddrphy_dq_i_data1[7];
    main_gw5ddrphy_dfi_p1_rddata[2] <= main_gw5ddrphy_dq_i_data2[4];
    main_gw5ddrphy_dfi_p1_rddata[34] <= main_gw5ddrphy_dq_i_data2[5];
    main_gw5ddrphy_dfi_p1_rddata[66] <= main_gw5ddrphy_dq_i_data2[6];
    main_gw5ddrphy_dfi_p1_rddata[98] <= main_gw5ddrphy_dq_i_data2[7];
    main_gw5ddrphy_dfi_p1_rddata[3] <= main_gw5ddrphy_dq_i_data3[4];
    main_gw5ddrphy_dfi_p1_rddata[35] <= main_gw5ddrphy_dq_i_data3[5];
    main_gw5ddrphy_dfi_p1_rddata[67] <= main_gw5ddrphy_dq_i_data3[6];
    main_gw5ddrphy_dfi_p1_rddata[99] <= main_gw5ddrphy_dq_i_data3[7];
    main_gw5ddrphy_dfi_p1_rddata[4] <= main_gw5ddrphy_dq_i_data4[4];
    main_gw5ddrphy_dfi_p1_rddata[36] <= main_gw5ddrphy_dq_i_data4[5];
    main_gw5ddrphy_dfi_p1_rddata[68] <= main_gw5ddrphy_dq_i_data4[6];
    main_gw5ddrphy_dfi_p1_rddata[100] <= main_gw5ddrphy_dq_i_data4[7];
    main_gw5ddrphy_dfi_p1_rddata[5] <= main_gw5ddrphy_dq_i_data5[4];
    main_gw5ddrphy_dfi_p1_rddata[37] <= main_gw5ddrphy_dq_i_data5[5];
    main_gw5ddrphy_dfi_p1_rddata[69] <= main_gw5ddrphy_dq_i_data5[6];
    main_gw5ddrphy_dfi_p1_rddata[101] <= main_gw5ddrphy_dq_i_data5[7];
    main_gw5ddrphy_dfi_p1_rddata[6] <= main_gw5ddrphy_dq_i_data6[4];
    main_gw5ddrphy_dfi_p1_rddata[38] <= main_gw5ddrphy_dq_i_data6[5];
    main_gw5ddrphy_dfi_p1_rddata[70] <= main_gw5ddrphy_dq_i_data6[6];
    main_gw5ddrphy_dfi_p1_rddata[102] <= main_gw5ddrphy_dq_i_data6[7];
    main_gw5ddrphy_dfi_p1_rddata[7] <= main_gw5ddrphy_dq_i_data7[4];
    main_gw5ddrphy_dfi_p1_rddata[39] <= main_gw5ddrphy_dq_i_data7[5];
    main_gw5ddrphy_dfi_p1_rddata[71] <= main_gw5ddrphy_dq_i_data7[6];
    main_gw5ddrphy_dfi_p1_rddata[103] <= main_gw5ddrphy_dq_i_data7[7];
    main_gw5ddrphy_dfi_p1_rddata[8] <= main_gw5ddrphy_dq_i_data8[4];
    main_gw5ddrphy_dfi_p1_rddata[40] <= main_gw5ddrphy_dq_i_data8[5];
    main_gw5ddrphy_dfi_p1_rddata[72] <= main_gw5ddrphy_dq_i_data8[6];
    main_gw5ddrphy_dfi_p1_rddata[104] <= main_gw5ddrphy_dq_i_data8[7];
    main_gw5ddrphy_dfi_p1_rddata[9] <= main_gw5ddrphy_dq_i_data9[4];
    main_gw5ddrphy_dfi_p1_rddata[41] <= main_gw5ddrphy_dq_i_data9[5];
    main_gw5ddrphy_dfi_p1_rddata[73] <= main_gw5ddrphy_dq_i_data9[6];
    main_gw5ddrphy_dfi_p1_rddata[105] <= main_gw5ddrphy_dq_i_data9[7];
    main_gw5ddrphy_dfi_p1_rddata[10] <= main_gw5ddrphy_dq_i_data10[4];
    main_gw5ddrphy_dfi_p1_rddata[42] <= main_gw5ddrphy_dq_i_data10[5];
    main_gw5ddrphy_dfi_p1_rddata[74] <= main_gw5ddrphy_dq_i_data10[6];
    main_gw5ddrphy_dfi_p1_rddata[106] <= main_gw5ddrphy_dq_i_data10[7];
    main_gw5ddrphy_dfi_p1_rddata[11] <= main_gw5ddrphy_dq_i_data11[4];
    main_gw5ddrphy_dfi_p1_rddata[43] <= main_gw5ddrphy_dq_i_data11[5];
    main_gw5ddrphy_dfi_p1_rddata[75] <= main_gw5ddrphy_dq_i_data11[6];
    main_gw5ddrphy_dfi_p1_rddata[107] <= main_gw5ddrphy_dq_i_data11[7];
    main_gw5ddrphy_dfi_p1_rddata[12] <= main_gw5ddrphy_dq_i_data12[4];
    main_gw5ddrphy_dfi_p1_rddata[44] <= main_gw5ddrphy_dq_i_data12[5];
    main_gw5ddrphy_dfi_p1_rddata[76] <= main_gw5ddrphy_dq_i_data12[6];
    main_gw5ddrphy_dfi_p1_rddata[108] <= main_gw5ddrphy_dq_i_data12[7];
    main_gw5ddrphy_dfi_p1_rddata[13] <= main_gw5ddrphy_dq_i_data13[4];
    main_gw5ddrphy_dfi_p1_rddata[45] <= main_gw5ddrphy_dq_i_data13[5];
    main_gw5ddrphy_dfi_p1_rddata[77] <= main_gw5ddrphy_dq_i_data13[6];
    main_gw5ddrphy_dfi_p1_rddata[109] <= main_gw5ddrphy_dq_i_data13[7];
    main_gw5ddrphy_dfi_p1_rddata[14] <= main_gw5ddrphy_dq_i_data14[4];
    main_gw5ddrphy_dfi_p1_rddata[46] <= main_gw5ddrphy_dq_i_data14[5];
    main_gw5ddrphy_dfi_p1_rddata[78] <= main_gw5ddrphy_dq_i_data14[6];
    main_gw5ddrphy_dfi_p1_rddata[110] <= main_gw5ddrphy_dq_i_data14[7];
    main_gw5ddrphy_dfi_p1_rddata[15] <= main_gw5ddrphy_dq_i_data15[4];
    main_gw5ddrphy_dfi_p1_rddata[47] <= main_gw5ddrphy_dq_i_data15[5];
    main_gw5ddrphy_dfi_p1_rddata[79] <= main_gw5ddrphy_dq_i_data15[6];
    main_gw5ddrphy_dfi_p1_rddata[111] <= main_gw5ddrphy_dq_i_data15[7];
    main_gw5ddrphy_dfi_p1_rddata[16] <= main_gw5ddrphy_dq_i_data16[4];
    main_gw5ddrphy_dfi_p1_rddata[48] <= main_gw5ddrphy_dq_i_data16[5];
    main_gw5ddrphy_dfi_p1_rddata[80] <= main_gw5ddrphy_dq_i_data16[6];
    main_gw5ddrphy_dfi_p1_rddata[112] <= main_gw5ddrphy_dq_i_data16[7];
    main_gw5ddrphy_dfi_p1_rddata[17] <= main_gw5ddrphy_dq_i_data17[4];
    main_gw5ddrphy_dfi_p1_rddata[49] <= main_gw5ddrphy_dq_i_data17[5];
    main_gw5ddrphy_dfi_p1_rddata[81] <= main_gw5ddrphy_dq_i_data17[6];
    main_gw5ddrphy_dfi_p1_rddata[113] <= main_gw5ddrphy_dq_i_data17[7];
    main_gw5ddrphy_dfi_p1_rddata[18] <= main_gw5ddrphy_dq_i_data18[4];
    main_gw5ddrphy_dfi_p1_rddata[50] <= main_gw5ddrphy_dq_i_data18[5];
    main_gw5ddrphy_dfi_p1_rddata[82] <= main_gw5ddrphy_dq_i_data18[6];
    main_gw5ddrphy_dfi_p1_rddata[114] <= main_gw5ddrphy_dq_i_data18[7];
    main_gw5ddrphy_dfi_p1_rddata[19] <= main_gw5ddrphy_dq_i_data19[4];
    main_gw5ddrphy_dfi_p1_rddata[51] <= main_gw5ddrphy_dq_i_data19[5];
    main_gw5ddrphy_dfi_p1_rddata[83] <= main_gw5ddrphy_dq_i_data19[6];
    main_gw5ddrphy_dfi_p1_rddata[115] <= main_gw5ddrphy_dq_i_data19[7];
    main_gw5ddrphy_dfi_p1_rddata[20] <= main_gw5ddrphy_dq_i_data20[4];
    main_gw5ddrphy_dfi_p1_rddata[52] <= main_gw5ddrphy_dq_i_data20[5];
    main_gw5ddrphy_dfi_p1_rddata[84] <= main_gw5ddrphy_dq_i_data20[6];
    main_gw5ddrphy_dfi_p1_rddata[116] <= main_gw5ddrphy_dq_i_data20[7];
    main_gw5ddrphy_dfi_p1_rddata[21] <= main_gw5ddrphy_dq_i_data21[4];
    main_gw5ddrphy_dfi_p1_rddata[53] <= main_gw5ddrphy_dq_i_data21[5];
    main_gw5ddrphy_dfi_p1_rddata[85] <= main_gw5ddrphy_dq_i_data21[6];
    main_gw5ddrphy_dfi_p1_rddata[117] <= main_gw5ddrphy_dq_i_data21[7];
    main_gw5ddrphy_dfi_p1_rddata[22] <= main_gw5ddrphy_dq_i_data22[4];
    main_gw5ddrphy_dfi_p1_rddata[54] <= main_gw5ddrphy_dq_i_data22[5];
    main_gw5ddrphy_dfi_p1_rddata[86] <= main_gw5ddrphy_dq_i_data22[6];
    main_gw5ddrphy_dfi_p1_rddata[118] <= main_gw5ddrphy_dq_i_data22[7];
    main_gw5ddrphy_dfi_p1_rddata[23] <= main_gw5ddrphy_dq_i_data23[4];
    main_gw5ddrphy_dfi_p1_rddata[55] <= main_gw5ddrphy_dq_i_data23[5];
    main_gw5ddrphy_dfi_p1_rddata[87] <= main_gw5ddrphy_dq_i_data23[6];
    main_gw5ddrphy_dfi_p1_rddata[119] <= main_gw5ddrphy_dq_i_data23[7];
    main_gw5ddrphy_dfi_p1_rddata[24] <= main_gw5ddrphy_dq_i_data24[4];
    main_gw5ddrphy_dfi_p1_rddata[56] <= main_gw5ddrphy_dq_i_data24[5];
    main_gw5ddrphy_dfi_p1_rddata[88] <= main_gw5ddrphy_dq_i_data24[6];
    main_gw5ddrphy_dfi_p1_rddata[120] <= main_gw5ddrphy_dq_i_data24[7];
    main_gw5ddrphy_dfi_p1_rddata[25] <= main_gw5ddrphy_dq_i_data25[4];
    main_gw5ddrphy_dfi_p1_rddata[57] <= main_gw5ddrphy_dq_i_data25[5];
    main_gw5ddrphy_dfi_p1_rddata[89] <= main_gw5ddrphy_dq_i_data25[6];
    main_gw5ddrphy_dfi_p1_rddata[121] <= main_gw5ddrphy_dq_i_data25[7];
    main_gw5ddrphy_dfi_p1_rddata[26] <= main_gw5ddrphy_dq_i_data26[4];
    main_gw5ddrphy_dfi_p1_rddata[58] <= main_gw5ddrphy_dq_i_data26[5];
    main_gw5ddrphy_dfi_p1_rddata[90] <= main_gw5ddrphy_dq_i_data26[6];
    main_gw5ddrphy_dfi_p1_rddata[122] <= main_gw5ddrphy_dq_i_data26[7];
    main_gw5ddrphy_dfi_p1_rddata[27] <= main_gw5ddrphy_dq_i_data27[4];
    main_gw5ddrphy_dfi_p1_rddata[59] <= main_gw5ddrphy_dq_i_data27[5];
    main_gw5ddrphy_dfi_p1_rddata[91] <= main_gw5ddrphy_dq_i_data27[6];
    main_gw5ddrphy_dfi_p1_rddata[123] <= main_gw5ddrphy_dq_i_data27[7];
    main_gw5ddrphy_dfi_p1_rddata[28] <= main_gw5ddrphy_dq_i_data28[4];
    main_gw5ddrphy_dfi_p1_rddata[60] <= main_gw5ddrphy_dq_i_data28[5];
    main_gw5ddrphy_dfi_p1_rddata[92] <= main_gw5ddrphy_dq_i_data28[6];
    main_gw5ddrphy_dfi_p1_rddata[124] <= main_gw5ddrphy_dq_i_data28[7];
    main_gw5ddrphy_dfi_p1_rddata[29] <= main_gw5ddrphy_dq_i_data29[4];
    main_gw5ddrphy_dfi_p1_rddata[61] <= main_gw5ddrphy_dq_i_data29[5];
    main_gw5ddrphy_dfi_p1_rddata[93] <= main_gw5ddrphy_dq_i_data29[6];
    main_gw5ddrphy_dfi_p1_rddata[125] <= main_gw5ddrphy_dq_i_data29[7];
    main_gw5ddrphy_dfi_p1_rddata[30] <= main_gw5ddrphy_dq_i_data30[4];
    main_gw5ddrphy_dfi_p1_rddata[62] <= main_gw5ddrphy_dq_i_data30[5];
    main_gw5ddrphy_dfi_p1_rddata[94] <= main_gw5ddrphy_dq_i_data30[6];
    main_gw5ddrphy_dfi_p1_rddata[126] <= main_gw5ddrphy_dq_i_data30[7];
    main_gw5ddrphy_dfi_p1_rddata[31] <= main_gw5ddrphy_dq_i_data31[4];
    main_gw5ddrphy_dfi_p1_rddata[63] <= main_gw5ddrphy_dq_i_data31[5];
    main_gw5ddrphy_dfi_p1_rddata[95] <= main_gw5ddrphy_dq_i_data31[6];
    main_gw5ddrphy_dfi_p1_rddata[127] <= main_gw5ddrphy_dq_i_data31[7];
end
assign main_gw5ddrphy_dfi_p0_rddata_valid = main_gw5ddrphy_rddata_en_tappeddelayline12;
assign main_gw5ddrphy_dfi_p1_rddata_valid = main_gw5ddrphy_rddata_en_tappeddelayline12;
assign main_gw5ddrphy_dqs_re = (main_gw5ddrphy_rddata_en_tappeddelayline3 | main_gw5ddrphy_rddata_en_tappeddelayline4);
assign main_gw5ddrphy_dq_oe = (main_gw5ddrphy_wrdata_en_tappeddelayline3 | main_gw5ddrphy_wrdata_en_tappeddelayline4);
assign main_gw5ddrphy_bl8_chunk = main_gw5ddrphy_wrdata_en_tappeddelayline3;
assign main_gw5ddrphy_dqs_oe = main_gw5ddrphy_dq_oe;
assign main_gw5ddrphy_dqs_preamble = (main_gw5ddrphy_wrdata_en_tappeddelayline2 & (~main_gw5ddrphy_wrdata_en_tappeddelayline3));
assign main_gw5ddrphy_dqs_postamble = (main_gw5ddrphy_wrdata_en_tappeddelayline5 & (~main_gw5ddrphy_wrdata_en_tappeddelayline4));
assign main_gw5ddrphy_new_lock = (main_gw5ddrphy_lock1 & (~main_gw5ddrphy_lock_d));
assign main_gw5ddrphy_pause0 = main_gw5ddrphy_pause1;
assign main_gw5ddrphy_stop0 = main_gw5ddrphy_stop1;
assign main_gw5ddrphy_delay0 = main_gw5ddrphy_delay1;
assign main_gw5ddrphy_reset0 = main_gw5ddrphy_reset1;
always @(*) begin
    main_gw5ddrphy_bitslip0_o <= 4'd0;
    case (main_gw5ddrphy_bitslip0_value)
        1'd0: begin
            main_gw5ddrphy_bitslip0_o <= main_gw5ddrphy_bitslip0_r[3:0];
        end
        1'd1: begin
            main_gw5ddrphy_bitslip0_o <= main_gw5ddrphy_bitslip0_r[4:1];
        end
        2'd2: begin
            main_gw5ddrphy_bitslip0_o <= main_gw5ddrphy_bitslip0_r[5:2];
        end
        2'd3: begin
            main_gw5ddrphy_bitslip0_o <= main_gw5ddrphy_bitslip0_r[6:3];
        end
    endcase
end
always @(*) begin
    main_gw5ddrphy_bitslip1_o <= 4'd0;
    case (main_gw5ddrphy_bitslip1_value)
        1'd0: begin
            main_gw5ddrphy_bitslip1_o <= main_gw5ddrphy_bitslip1_r[3:0];
        end
        1'd1: begin
            main_gw5ddrphy_bitslip1_o <= main_gw5ddrphy_bitslip1_r[4:1];
        end
        2'd2: begin
            main_gw5ddrphy_bitslip1_o <= main_gw5ddrphy_bitslip1_r[5:2];
        end
        2'd3: begin
            main_gw5ddrphy_bitslip1_o <= main_gw5ddrphy_bitslip1_r[6:3];
        end
    endcase
end
always @(*) begin
    main_gw5ddrphy_bitslip2_o <= 4'd0;
    case (main_gw5ddrphy_bitslip2_value)
        1'd0: begin
            main_gw5ddrphy_bitslip2_o <= main_gw5ddrphy_bitslip2_r[3:0];
        end
        1'd1: begin
            main_gw5ddrphy_bitslip2_o <= main_gw5ddrphy_bitslip2_r[4:1];
        end
        2'd2: begin
            main_gw5ddrphy_bitslip2_o <= main_gw5ddrphy_bitslip2_r[5:2];
        end
        2'd3: begin
            main_gw5ddrphy_bitslip2_o <= main_gw5ddrphy_bitslip2_r[6:3];
        end
    endcase
end
always @(*) begin
    main_gw5ddrphy_bitslip3_o <= 4'd0;
    case (main_gw5ddrphy_bitslip3_value)
        1'd0: begin
            main_gw5ddrphy_bitslip3_o <= main_gw5ddrphy_bitslip3_r[3:0];
        end
        1'd1: begin
            main_gw5ddrphy_bitslip3_o <= main_gw5ddrphy_bitslip3_r[4:1];
        end
        2'd2: begin
            main_gw5ddrphy_bitslip3_o <= main_gw5ddrphy_bitslip3_r[5:2];
        end
        2'd3: begin
            main_gw5ddrphy_bitslip3_o <= main_gw5ddrphy_bitslip3_r[6:3];
        end
    endcase
end
always @(*) begin
    main_gw5ddrphy_bitslip4_o <= 4'd0;
    case (main_gw5ddrphy_bitslip4_value)
        1'd0: begin
            main_gw5ddrphy_bitslip4_o <= main_gw5ddrphy_bitslip4_r[3:0];
        end
        1'd1: begin
            main_gw5ddrphy_bitslip4_o <= main_gw5ddrphy_bitslip4_r[4:1];
        end
        2'd2: begin
            main_gw5ddrphy_bitslip4_o <= main_gw5ddrphy_bitslip4_r[5:2];
        end
        2'd3: begin
            main_gw5ddrphy_bitslip4_o <= main_gw5ddrphy_bitslip4_r[6:3];
        end
    endcase
end
always @(*) begin
    main_gw5ddrphy_bitslip5_o <= 4'd0;
    case (main_gw5ddrphy_bitslip5_value)
        1'd0: begin
            main_gw5ddrphy_bitslip5_o <= main_gw5ddrphy_bitslip5_r[3:0];
        end
        1'd1: begin
            main_gw5ddrphy_bitslip5_o <= main_gw5ddrphy_bitslip5_r[4:1];
        end
        2'd2: begin
            main_gw5ddrphy_bitslip5_o <= main_gw5ddrphy_bitslip5_r[5:2];
        end
        2'd3: begin
            main_gw5ddrphy_bitslip5_o <= main_gw5ddrphy_bitslip5_r[6:3];
        end
    endcase
end
always @(*) begin
    main_gw5ddrphy_bitslip6_o <= 4'd0;
    case (main_gw5ddrphy_bitslip6_value)
        1'd0: begin
            main_gw5ddrphy_bitslip6_o <= main_gw5ddrphy_bitslip6_r[3:0];
        end
        1'd1: begin
            main_gw5ddrphy_bitslip6_o <= main_gw5ddrphy_bitslip6_r[4:1];
        end
        2'd2: begin
            main_gw5ddrphy_bitslip6_o <= main_gw5ddrphy_bitslip6_r[5:2];
        end
        2'd3: begin
            main_gw5ddrphy_bitslip6_o <= main_gw5ddrphy_bitslip6_r[6:3];
        end
    endcase
end
always @(*) begin
    main_gw5ddrphy_bitslip7_o <= 4'd0;
    case (main_gw5ddrphy_bitslip7_value)
        1'd0: begin
            main_gw5ddrphy_bitslip7_o <= main_gw5ddrphy_bitslip7_r[3:0];
        end
        1'd1: begin
            main_gw5ddrphy_bitslip7_o <= main_gw5ddrphy_bitslip7_r[4:1];
        end
        2'd2: begin
            main_gw5ddrphy_bitslip7_o <= main_gw5ddrphy_bitslip7_r[5:2];
        end
        2'd3: begin
            main_gw5ddrphy_bitslip7_o <= main_gw5ddrphy_bitslip7_r[6:3];
        end
    endcase
end
always @(*) begin
    main_gw5ddrphy_bitslip8_o <= 4'd0;
    case (main_gw5ddrphy_bitslip8_value)
        1'd0: begin
            main_gw5ddrphy_bitslip8_o <= main_gw5ddrphy_bitslip8_r[3:0];
        end
        1'd1: begin
            main_gw5ddrphy_bitslip8_o <= main_gw5ddrphy_bitslip8_r[4:1];
        end
        2'd2: begin
            main_gw5ddrphy_bitslip8_o <= main_gw5ddrphy_bitslip8_r[5:2];
        end
        2'd3: begin
            main_gw5ddrphy_bitslip8_o <= main_gw5ddrphy_bitslip8_r[6:3];
        end
    endcase
end
always @(*) begin
    main_gw5ddrphy_bitslip9_o <= 4'd0;
    case (main_gw5ddrphy_bitslip9_value)
        1'd0: begin
            main_gw5ddrphy_bitslip9_o <= main_gw5ddrphy_bitslip9_r[3:0];
        end
        1'd1: begin
            main_gw5ddrphy_bitslip9_o <= main_gw5ddrphy_bitslip9_r[4:1];
        end
        2'd2: begin
            main_gw5ddrphy_bitslip9_o <= main_gw5ddrphy_bitslip9_r[5:2];
        end
        2'd3: begin
            main_gw5ddrphy_bitslip9_o <= main_gw5ddrphy_bitslip9_r[6:3];
        end
    endcase
end
always @(*) begin
    main_gw5ddrphy_bitslip10_o <= 4'd0;
    case (main_gw5ddrphy_bitslip10_value)
        1'd0: begin
            main_gw5ddrphy_bitslip10_o <= main_gw5ddrphy_bitslip10_r[3:0];
        end
        1'd1: begin
            main_gw5ddrphy_bitslip10_o <= main_gw5ddrphy_bitslip10_r[4:1];
        end
        2'd2: begin
            main_gw5ddrphy_bitslip10_o <= main_gw5ddrphy_bitslip10_r[5:2];
        end
        2'd3: begin
            main_gw5ddrphy_bitslip10_o <= main_gw5ddrphy_bitslip10_r[6:3];
        end
    endcase
end
always @(*) begin
    main_gw5ddrphy_bitslip11_o <= 4'd0;
    case (main_gw5ddrphy_bitslip11_value)
        1'd0: begin
            main_gw5ddrphy_bitslip11_o <= main_gw5ddrphy_bitslip11_r[3:0];
        end
        1'd1: begin
            main_gw5ddrphy_bitslip11_o <= main_gw5ddrphy_bitslip11_r[4:1];
        end
        2'd2: begin
            main_gw5ddrphy_bitslip11_o <= main_gw5ddrphy_bitslip11_r[5:2];
        end
        2'd3: begin
            main_gw5ddrphy_bitslip11_o <= main_gw5ddrphy_bitslip11_r[6:3];
        end
    endcase
end
always @(*) begin
    main_gw5ddrphy_bitslip12_o <= 4'd0;
    case (main_gw5ddrphy_bitslip12_value)
        1'd0: begin
            main_gw5ddrphy_bitslip12_o <= main_gw5ddrphy_bitslip12_r[3:0];
        end
        1'd1: begin
            main_gw5ddrphy_bitslip12_o <= main_gw5ddrphy_bitslip12_r[4:1];
        end
        2'd2: begin
            main_gw5ddrphy_bitslip12_o <= main_gw5ddrphy_bitslip12_r[5:2];
        end
        2'd3: begin
            main_gw5ddrphy_bitslip12_o <= main_gw5ddrphy_bitslip12_r[6:3];
        end
    endcase
end
always @(*) begin
    main_gw5ddrphy_bitslip13_o <= 4'd0;
    case (main_gw5ddrphy_bitslip13_value)
        1'd0: begin
            main_gw5ddrphy_bitslip13_o <= main_gw5ddrphy_bitslip13_r[3:0];
        end
        1'd1: begin
            main_gw5ddrphy_bitslip13_o <= main_gw5ddrphy_bitslip13_r[4:1];
        end
        2'd2: begin
            main_gw5ddrphy_bitslip13_o <= main_gw5ddrphy_bitslip13_r[5:2];
        end
        2'd3: begin
            main_gw5ddrphy_bitslip13_o <= main_gw5ddrphy_bitslip13_r[6:3];
        end
    endcase
end
always @(*) begin
    main_gw5ddrphy_bitslip14_o <= 4'd0;
    case (main_gw5ddrphy_bitslip14_value)
        1'd0: begin
            main_gw5ddrphy_bitslip14_o <= main_gw5ddrphy_bitslip14_r[3:0];
        end
        1'd1: begin
            main_gw5ddrphy_bitslip14_o <= main_gw5ddrphy_bitslip14_r[4:1];
        end
        2'd2: begin
            main_gw5ddrphy_bitslip14_o <= main_gw5ddrphy_bitslip14_r[5:2];
        end
        2'd3: begin
            main_gw5ddrphy_bitslip14_o <= main_gw5ddrphy_bitslip14_r[6:3];
        end
    endcase
end
always @(*) begin
    main_gw5ddrphy_bitslip15_o <= 4'd0;
    case (main_gw5ddrphy_bitslip15_value)
        1'd0: begin
            main_gw5ddrphy_bitslip15_o <= main_gw5ddrphy_bitslip15_r[3:0];
        end
        1'd1: begin
            main_gw5ddrphy_bitslip15_o <= main_gw5ddrphy_bitslip15_r[4:1];
        end
        2'd2: begin
            main_gw5ddrphy_bitslip15_o <= main_gw5ddrphy_bitslip15_r[5:2];
        end
        2'd3: begin
            main_gw5ddrphy_bitslip15_o <= main_gw5ddrphy_bitslip15_r[6:3];
        end
    endcase
end
always @(*) begin
    main_gw5ddrphy_bitslip16_o <= 4'd0;
    case (main_gw5ddrphy_bitslip16_value)
        1'd0: begin
            main_gw5ddrphy_bitslip16_o <= main_gw5ddrphy_bitslip16_r[3:0];
        end
        1'd1: begin
            main_gw5ddrphy_bitslip16_o <= main_gw5ddrphy_bitslip16_r[4:1];
        end
        2'd2: begin
            main_gw5ddrphy_bitslip16_o <= main_gw5ddrphy_bitslip16_r[5:2];
        end
        2'd3: begin
            main_gw5ddrphy_bitslip16_o <= main_gw5ddrphy_bitslip16_r[6:3];
        end
    endcase
end
always @(*) begin
    main_gw5ddrphy_bitslip17_o <= 4'd0;
    case (main_gw5ddrphy_bitslip17_value)
        1'd0: begin
            main_gw5ddrphy_bitslip17_o <= main_gw5ddrphy_bitslip17_r[3:0];
        end
        1'd1: begin
            main_gw5ddrphy_bitslip17_o <= main_gw5ddrphy_bitslip17_r[4:1];
        end
        2'd2: begin
            main_gw5ddrphy_bitslip17_o <= main_gw5ddrphy_bitslip17_r[5:2];
        end
        2'd3: begin
            main_gw5ddrphy_bitslip17_o <= main_gw5ddrphy_bitslip17_r[6:3];
        end
    endcase
end
always @(*) begin
    main_gw5ddrphy_bitslip18_o <= 4'd0;
    case (main_gw5ddrphy_bitslip18_value)
        1'd0: begin
            main_gw5ddrphy_bitslip18_o <= main_gw5ddrphy_bitslip18_r[3:0];
        end
        1'd1: begin
            main_gw5ddrphy_bitslip18_o <= main_gw5ddrphy_bitslip18_r[4:1];
        end
        2'd2: begin
            main_gw5ddrphy_bitslip18_o <= main_gw5ddrphy_bitslip18_r[5:2];
        end
        2'd3: begin
            main_gw5ddrphy_bitslip18_o <= main_gw5ddrphy_bitslip18_r[6:3];
        end
    endcase
end
always @(*) begin
    main_gw5ddrphy_bitslip19_o <= 4'd0;
    case (main_gw5ddrphy_bitslip19_value)
        1'd0: begin
            main_gw5ddrphy_bitslip19_o <= main_gw5ddrphy_bitslip19_r[3:0];
        end
        1'd1: begin
            main_gw5ddrphy_bitslip19_o <= main_gw5ddrphy_bitslip19_r[4:1];
        end
        2'd2: begin
            main_gw5ddrphy_bitslip19_o <= main_gw5ddrphy_bitslip19_r[5:2];
        end
        2'd3: begin
            main_gw5ddrphy_bitslip19_o <= main_gw5ddrphy_bitslip19_r[6:3];
        end
    endcase
end
always @(*) begin
    main_gw5ddrphy_bitslip20_o <= 4'd0;
    case (main_gw5ddrphy_bitslip20_value)
        1'd0: begin
            main_gw5ddrphy_bitslip20_o <= main_gw5ddrphy_bitslip20_r[3:0];
        end
        1'd1: begin
            main_gw5ddrphy_bitslip20_o <= main_gw5ddrphy_bitslip20_r[4:1];
        end
        2'd2: begin
            main_gw5ddrphy_bitslip20_o <= main_gw5ddrphy_bitslip20_r[5:2];
        end
        2'd3: begin
            main_gw5ddrphy_bitslip20_o <= main_gw5ddrphy_bitslip20_r[6:3];
        end
    endcase
end
always @(*) begin
    main_gw5ddrphy_bitslip21_o <= 4'd0;
    case (main_gw5ddrphy_bitslip21_value)
        1'd0: begin
            main_gw5ddrphy_bitslip21_o <= main_gw5ddrphy_bitslip21_r[3:0];
        end
        1'd1: begin
            main_gw5ddrphy_bitslip21_o <= main_gw5ddrphy_bitslip21_r[4:1];
        end
        2'd2: begin
            main_gw5ddrphy_bitslip21_o <= main_gw5ddrphy_bitslip21_r[5:2];
        end
        2'd3: begin
            main_gw5ddrphy_bitslip21_o <= main_gw5ddrphy_bitslip21_r[6:3];
        end
    endcase
end
always @(*) begin
    main_gw5ddrphy_bitslip22_o <= 4'd0;
    case (main_gw5ddrphy_bitslip22_value)
        1'd0: begin
            main_gw5ddrphy_bitslip22_o <= main_gw5ddrphy_bitslip22_r[3:0];
        end
        1'd1: begin
            main_gw5ddrphy_bitslip22_o <= main_gw5ddrphy_bitslip22_r[4:1];
        end
        2'd2: begin
            main_gw5ddrphy_bitslip22_o <= main_gw5ddrphy_bitslip22_r[5:2];
        end
        2'd3: begin
            main_gw5ddrphy_bitslip22_o <= main_gw5ddrphy_bitslip22_r[6:3];
        end
    endcase
end
always @(*) begin
    main_gw5ddrphy_bitslip23_o <= 4'd0;
    case (main_gw5ddrphy_bitslip23_value)
        1'd0: begin
            main_gw5ddrphy_bitslip23_o <= main_gw5ddrphy_bitslip23_r[3:0];
        end
        1'd1: begin
            main_gw5ddrphy_bitslip23_o <= main_gw5ddrphy_bitslip23_r[4:1];
        end
        2'd2: begin
            main_gw5ddrphy_bitslip23_o <= main_gw5ddrphy_bitslip23_r[5:2];
        end
        2'd3: begin
            main_gw5ddrphy_bitslip23_o <= main_gw5ddrphy_bitslip23_r[6:3];
        end
    endcase
end
always @(*) begin
    main_gw5ddrphy_bitslip24_o <= 4'd0;
    case (main_gw5ddrphy_bitslip24_value)
        1'd0: begin
            main_gw5ddrphy_bitslip24_o <= main_gw5ddrphy_bitslip24_r[3:0];
        end
        1'd1: begin
            main_gw5ddrphy_bitslip24_o <= main_gw5ddrphy_bitslip24_r[4:1];
        end
        2'd2: begin
            main_gw5ddrphy_bitslip24_o <= main_gw5ddrphy_bitslip24_r[5:2];
        end
        2'd3: begin
            main_gw5ddrphy_bitslip24_o <= main_gw5ddrphy_bitslip24_r[6:3];
        end
    endcase
end
always @(*) begin
    main_gw5ddrphy_bitslip25_o <= 4'd0;
    case (main_gw5ddrphy_bitslip25_value)
        1'd0: begin
            main_gw5ddrphy_bitslip25_o <= main_gw5ddrphy_bitslip25_r[3:0];
        end
        1'd1: begin
            main_gw5ddrphy_bitslip25_o <= main_gw5ddrphy_bitslip25_r[4:1];
        end
        2'd2: begin
            main_gw5ddrphy_bitslip25_o <= main_gw5ddrphy_bitslip25_r[5:2];
        end
        2'd3: begin
            main_gw5ddrphy_bitslip25_o <= main_gw5ddrphy_bitslip25_r[6:3];
        end
    endcase
end
always @(*) begin
    main_gw5ddrphy_bitslip26_o <= 4'd0;
    case (main_gw5ddrphy_bitslip26_value)
        1'd0: begin
            main_gw5ddrphy_bitslip26_o <= main_gw5ddrphy_bitslip26_r[3:0];
        end
        1'd1: begin
            main_gw5ddrphy_bitslip26_o <= main_gw5ddrphy_bitslip26_r[4:1];
        end
        2'd2: begin
            main_gw5ddrphy_bitslip26_o <= main_gw5ddrphy_bitslip26_r[5:2];
        end
        2'd3: begin
            main_gw5ddrphy_bitslip26_o <= main_gw5ddrphy_bitslip26_r[6:3];
        end
    endcase
end
always @(*) begin
    main_gw5ddrphy_bitslip27_o <= 4'd0;
    case (main_gw5ddrphy_bitslip27_value)
        1'd0: begin
            main_gw5ddrphy_bitslip27_o <= main_gw5ddrphy_bitslip27_r[3:0];
        end
        1'd1: begin
            main_gw5ddrphy_bitslip27_o <= main_gw5ddrphy_bitslip27_r[4:1];
        end
        2'd2: begin
            main_gw5ddrphy_bitslip27_o <= main_gw5ddrphy_bitslip27_r[5:2];
        end
        2'd3: begin
            main_gw5ddrphy_bitslip27_o <= main_gw5ddrphy_bitslip27_r[6:3];
        end
    endcase
end
always @(*) begin
    main_gw5ddrphy_bitslip28_o <= 4'd0;
    case (main_gw5ddrphy_bitslip28_value)
        1'd0: begin
            main_gw5ddrphy_bitslip28_o <= main_gw5ddrphy_bitslip28_r[3:0];
        end
        1'd1: begin
            main_gw5ddrphy_bitslip28_o <= main_gw5ddrphy_bitslip28_r[4:1];
        end
        2'd2: begin
            main_gw5ddrphy_bitslip28_o <= main_gw5ddrphy_bitslip28_r[5:2];
        end
        2'd3: begin
            main_gw5ddrphy_bitslip28_o <= main_gw5ddrphy_bitslip28_r[6:3];
        end
    endcase
end
always @(*) begin
    main_gw5ddrphy_bitslip29_o <= 4'd0;
    case (main_gw5ddrphy_bitslip29_value)
        1'd0: begin
            main_gw5ddrphy_bitslip29_o <= main_gw5ddrphy_bitslip29_r[3:0];
        end
        1'd1: begin
            main_gw5ddrphy_bitslip29_o <= main_gw5ddrphy_bitslip29_r[4:1];
        end
        2'd2: begin
            main_gw5ddrphy_bitslip29_o <= main_gw5ddrphy_bitslip29_r[5:2];
        end
        2'd3: begin
            main_gw5ddrphy_bitslip29_o <= main_gw5ddrphy_bitslip29_r[6:3];
        end
    endcase
end
always @(*) begin
    main_gw5ddrphy_bitslip30_o <= 4'd0;
    case (main_gw5ddrphy_bitslip30_value)
        1'd0: begin
            main_gw5ddrphy_bitslip30_o <= main_gw5ddrphy_bitslip30_r[3:0];
        end
        1'd1: begin
            main_gw5ddrphy_bitslip30_o <= main_gw5ddrphy_bitslip30_r[4:1];
        end
        2'd2: begin
            main_gw5ddrphy_bitslip30_o <= main_gw5ddrphy_bitslip30_r[5:2];
        end
        2'd3: begin
            main_gw5ddrphy_bitslip30_o <= main_gw5ddrphy_bitslip30_r[6:3];
        end
    endcase
end
always @(*) begin
    main_gw5ddrphy_bitslip31_o <= 4'd0;
    case (main_gw5ddrphy_bitslip31_value)
        1'd0: begin
            main_gw5ddrphy_bitslip31_o <= main_gw5ddrphy_bitslip31_r[3:0];
        end
        1'd1: begin
            main_gw5ddrphy_bitslip31_o <= main_gw5ddrphy_bitslip31_r[4:1];
        end
        2'd2: begin
            main_gw5ddrphy_bitslip31_o <= main_gw5ddrphy_bitslip31_r[5:2];
        end
        2'd3: begin
            main_gw5ddrphy_bitslip31_o <= main_gw5ddrphy_bitslip31_r[6:3];
        end
    endcase
end
assign main_gw5ddrphy_dfi_p0_address = main_basesoc_sdram_master_p0_address;
assign main_gw5ddrphy_dfi_p0_bank = main_basesoc_sdram_master_p0_bank;
assign main_gw5ddrphy_dfi_p0_cas_n = main_basesoc_sdram_master_p0_cas_n;
assign main_gw5ddrphy_dfi_p0_cs_n = main_basesoc_sdram_master_p0_cs_n;
assign main_gw5ddrphy_dfi_p0_ras_n = main_basesoc_sdram_master_p0_ras_n;
assign main_gw5ddrphy_dfi_p0_we_n = main_basesoc_sdram_master_p0_we_n;
assign main_gw5ddrphy_dfi_p0_cke = main_basesoc_sdram_master_p0_cke;
assign main_gw5ddrphy_dfi_p0_odt = main_basesoc_sdram_master_p0_odt;
assign main_gw5ddrphy_dfi_p0_reset_n = main_basesoc_sdram_master_p0_reset_n;
assign main_gw5ddrphy_dfi_p0_act_n = main_basesoc_sdram_master_p0_act_n;
assign main_gw5ddrphy_dfi_p0_wrdata = main_basesoc_sdram_master_p0_wrdata;
assign main_gw5ddrphy_dfi_p0_wrdata_en = main_basesoc_sdram_master_p0_wrdata_en;
assign main_gw5ddrphy_dfi_p0_wrdata_mask = main_basesoc_sdram_master_p0_wrdata_mask;
assign main_gw5ddrphy_dfi_p0_rddata_en = main_basesoc_sdram_master_p0_rddata_en;
assign main_basesoc_sdram_master_p0_rddata = main_gw5ddrphy_dfi_p0_rddata;
assign main_basesoc_sdram_master_p0_rddata_valid = main_gw5ddrphy_dfi_p0_rddata_valid;
assign main_gw5ddrphy_dfi_p1_address = main_basesoc_sdram_master_p1_address;
assign main_gw5ddrphy_dfi_p1_bank = main_basesoc_sdram_master_p1_bank;
assign main_gw5ddrphy_dfi_p1_cas_n = main_basesoc_sdram_master_p1_cas_n;
assign main_gw5ddrphy_dfi_p1_cs_n = main_basesoc_sdram_master_p1_cs_n;
assign main_gw5ddrphy_dfi_p1_ras_n = main_basesoc_sdram_master_p1_ras_n;
assign main_gw5ddrphy_dfi_p1_we_n = main_basesoc_sdram_master_p1_we_n;
assign main_gw5ddrphy_dfi_p1_cke = main_basesoc_sdram_master_p1_cke;
assign main_gw5ddrphy_dfi_p1_odt = main_basesoc_sdram_master_p1_odt;
assign main_gw5ddrphy_dfi_p1_reset_n = main_basesoc_sdram_master_p1_reset_n;
assign main_gw5ddrphy_dfi_p1_act_n = main_basesoc_sdram_master_p1_act_n;
assign main_gw5ddrphy_dfi_p1_wrdata = main_basesoc_sdram_master_p1_wrdata;
assign main_gw5ddrphy_dfi_p1_wrdata_en = main_basesoc_sdram_master_p1_wrdata_en;
assign main_gw5ddrphy_dfi_p1_wrdata_mask = main_basesoc_sdram_master_p1_wrdata_mask;
assign main_gw5ddrphy_dfi_p1_rddata_en = main_basesoc_sdram_master_p1_rddata_en;
assign main_basesoc_sdram_master_p1_rddata = main_gw5ddrphy_dfi_p1_rddata;
assign main_basesoc_sdram_master_p1_rddata_valid = main_gw5ddrphy_dfi_p1_rddata_valid;
assign main_basesoc_sdram_slave_p0_address = main_basesoc_sdram_dfi_p0_address;
assign main_basesoc_sdram_slave_p0_bank = main_basesoc_sdram_dfi_p0_bank;
assign main_basesoc_sdram_slave_p0_cas_n = main_basesoc_sdram_dfi_p0_cas_n;
assign main_basesoc_sdram_slave_p0_cs_n = main_basesoc_sdram_dfi_p0_cs_n;
assign main_basesoc_sdram_slave_p0_ras_n = main_basesoc_sdram_dfi_p0_ras_n;
assign main_basesoc_sdram_slave_p0_we_n = main_basesoc_sdram_dfi_p0_we_n;
assign main_basesoc_sdram_slave_p0_cke = main_basesoc_sdram_dfi_p0_cke;
assign main_basesoc_sdram_slave_p0_odt = main_basesoc_sdram_dfi_p0_odt;
assign main_basesoc_sdram_slave_p0_reset_n = main_basesoc_sdram_dfi_p0_reset_n;
assign main_basesoc_sdram_slave_p0_act_n = main_basesoc_sdram_dfi_p0_act_n;
assign main_basesoc_sdram_slave_p0_wrdata = main_basesoc_sdram_dfi_p0_wrdata;
assign main_basesoc_sdram_slave_p0_wrdata_en = main_basesoc_sdram_dfi_p0_wrdata_en;
assign main_basesoc_sdram_slave_p0_wrdata_mask = main_basesoc_sdram_dfi_p0_wrdata_mask;
assign main_basesoc_sdram_slave_p0_rddata_en = main_basesoc_sdram_dfi_p0_rddata_en;
assign main_basesoc_sdram_dfi_p0_rddata = main_basesoc_sdram_slave_p0_rddata;
assign main_basesoc_sdram_dfi_p0_rddata_valid = main_basesoc_sdram_slave_p0_rddata_valid;
assign main_basesoc_sdram_slave_p1_address = main_basesoc_sdram_dfi_p1_address;
assign main_basesoc_sdram_slave_p1_bank = main_basesoc_sdram_dfi_p1_bank;
assign main_basesoc_sdram_slave_p1_cas_n = main_basesoc_sdram_dfi_p1_cas_n;
assign main_basesoc_sdram_slave_p1_cs_n = main_basesoc_sdram_dfi_p1_cs_n;
assign main_basesoc_sdram_slave_p1_ras_n = main_basesoc_sdram_dfi_p1_ras_n;
assign main_basesoc_sdram_slave_p1_we_n = main_basesoc_sdram_dfi_p1_we_n;
assign main_basesoc_sdram_slave_p1_cke = main_basesoc_sdram_dfi_p1_cke;
assign main_basesoc_sdram_slave_p1_odt = main_basesoc_sdram_dfi_p1_odt;
assign main_basesoc_sdram_slave_p1_reset_n = main_basesoc_sdram_dfi_p1_reset_n;
assign main_basesoc_sdram_slave_p1_act_n = main_basesoc_sdram_dfi_p1_act_n;
assign main_basesoc_sdram_slave_p1_wrdata = main_basesoc_sdram_dfi_p1_wrdata;
assign main_basesoc_sdram_slave_p1_wrdata_en = main_basesoc_sdram_dfi_p1_wrdata_en;
assign main_basesoc_sdram_slave_p1_wrdata_mask = main_basesoc_sdram_dfi_p1_wrdata_mask;
assign main_basesoc_sdram_slave_p1_rddata_en = main_basesoc_sdram_dfi_p1_rddata_en;
assign main_basesoc_sdram_dfi_p1_rddata = main_basesoc_sdram_slave_p1_rddata;
assign main_basesoc_sdram_dfi_p1_rddata_valid = main_basesoc_sdram_slave_p1_rddata_valid;
always @(*) begin
    main_basesoc_sdram_csr_dfi_p0_rddata <= 128'd0;
    main_basesoc_sdram_csr_dfi_p0_rddata_valid <= 1'd0;
    main_basesoc_sdram_csr_dfi_p1_rddata <= 128'd0;
    main_basesoc_sdram_csr_dfi_p1_rddata_valid <= 1'd0;
    main_basesoc_sdram_ext_dfi_p0_rddata <= 128'd0;
    main_basesoc_sdram_ext_dfi_p0_rddata_valid <= 1'd0;
    main_basesoc_sdram_ext_dfi_p1_rddata <= 128'd0;
    main_basesoc_sdram_ext_dfi_p1_rddata_valid <= 1'd0;
    main_basesoc_sdram_master_p0_act_n <= 1'd1;
    main_basesoc_sdram_master_p0_address <= 15'd0;
    main_basesoc_sdram_master_p0_bank <= 3'd0;
    main_basesoc_sdram_master_p0_cas_n <= 1'd1;
    main_basesoc_sdram_master_p0_cke <= 1'd0;
    main_basesoc_sdram_master_p0_cs_n <= 1'd1;
    main_basesoc_sdram_master_p0_odt <= 1'd0;
    main_basesoc_sdram_master_p0_ras_n <= 1'd1;
    main_basesoc_sdram_master_p0_rddata_en <= 1'd0;
    main_basesoc_sdram_master_p0_reset_n <= 1'd0;
    main_basesoc_sdram_master_p0_we_n <= 1'd1;
    main_basesoc_sdram_master_p0_wrdata <= 128'd0;
    main_basesoc_sdram_master_p0_wrdata_en <= 1'd0;
    main_basesoc_sdram_master_p0_wrdata_mask <= 16'd0;
    main_basesoc_sdram_master_p1_act_n <= 1'd1;
    main_basesoc_sdram_master_p1_address <= 15'd0;
    main_basesoc_sdram_master_p1_bank <= 3'd0;
    main_basesoc_sdram_master_p1_cas_n <= 1'd1;
    main_basesoc_sdram_master_p1_cke <= 1'd0;
    main_basesoc_sdram_master_p1_cs_n <= 1'd1;
    main_basesoc_sdram_master_p1_odt <= 1'd0;
    main_basesoc_sdram_master_p1_ras_n <= 1'd1;
    main_basesoc_sdram_master_p1_rddata_en <= 1'd0;
    main_basesoc_sdram_master_p1_reset_n <= 1'd0;
    main_basesoc_sdram_master_p1_we_n <= 1'd1;
    main_basesoc_sdram_master_p1_wrdata <= 128'd0;
    main_basesoc_sdram_master_p1_wrdata_en <= 1'd0;
    main_basesoc_sdram_master_p1_wrdata_mask <= 16'd0;
    main_basesoc_sdram_slave_p0_rddata <= 128'd0;
    main_basesoc_sdram_slave_p0_rddata_valid <= 1'd0;
    main_basesoc_sdram_slave_p1_rddata <= 128'd0;
    main_basesoc_sdram_slave_p1_rddata_valid <= 1'd0;
    if (main_basesoc_sdram_sel) begin
        if (main_basesoc_sdram_ext_dfi_sel) begin
            main_basesoc_sdram_master_p0_address <= main_basesoc_sdram_ext_dfi_p0_address;
            main_basesoc_sdram_master_p0_bank <= main_basesoc_sdram_ext_dfi_p0_bank;
            main_basesoc_sdram_master_p0_cas_n <= main_basesoc_sdram_ext_dfi_p0_cas_n;
            main_basesoc_sdram_master_p0_cs_n <= main_basesoc_sdram_ext_dfi_p0_cs_n;
            main_basesoc_sdram_master_p0_ras_n <= main_basesoc_sdram_ext_dfi_p0_ras_n;
            main_basesoc_sdram_master_p0_we_n <= main_basesoc_sdram_ext_dfi_p0_we_n;
            main_basesoc_sdram_master_p0_cke <= main_basesoc_sdram_ext_dfi_p0_cke;
            main_basesoc_sdram_master_p0_odt <= main_basesoc_sdram_ext_dfi_p0_odt;
            main_basesoc_sdram_master_p0_reset_n <= main_basesoc_sdram_ext_dfi_p0_reset_n;
            main_basesoc_sdram_master_p0_act_n <= main_basesoc_sdram_ext_dfi_p0_act_n;
            main_basesoc_sdram_master_p0_wrdata <= main_basesoc_sdram_ext_dfi_p0_wrdata;
            main_basesoc_sdram_master_p0_wrdata_en <= main_basesoc_sdram_ext_dfi_p0_wrdata_en;
            main_basesoc_sdram_master_p0_wrdata_mask <= main_basesoc_sdram_ext_dfi_p0_wrdata_mask;
            main_basesoc_sdram_master_p0_rddata_en <= main_basesoc_sdram_ext_dfi_p0_rddata_en;
            main_basesoc_sdram_ext_dfi_p0_rddata <= main_basesoc_sdram_master_p0_rddata;
            main_basesoc_sdram_ext_dfi_p0_rddata_valid <= main_basesoc_sdram_master_p0_rddata_valid;
            main_basesoc_sdram_master_p1_address <= main_basesoc_sdram_ext_dfi_p1_address;
            main_basesoc_sdram_master_p1_bank <= main_basesoc_sdram_ext_dfi_p1_bank;
            main_basesoc_sdram_master_p1_cas_n <= main_basesoc_sdram_ext_dfi_p1_cas_n;
            main_basesoc_sdram_master_p1_cs_n <= main_basesoc_sdram_ext_dfi_p1_cs_n;
            main_basesoc_sdram_master_p1_ras_n <= main_basesoc_sdram_ext_dfi_p1_ras_n;
            main_basesoc_sdram_master_p1_we_n <= main_basesoc_sdram_ext_dfi_p1_we_n;
            main_basesoc_sdram_master_p1_cke <= main_basesoc_sdram_ext_dfi_p1_cke;
            main_basesoc_sdram_master_p1_odt <= main_basesoc_sdram_ext_dfi_p1_odt;
            main_basesoc_sdram_master_p1_reset_n <= main_basesoc_sdram_ext_dfi_p1_reset_n;
            main_basesoc_sdram_master_p1_act_n <= main_basesoc_sdram_ext_dfi_p1_act_n;
            main_basesoc_sdram_master_p1_wrdata <= main_basesoc_sdram_ext_dfi_p1_wrdata;
            main_basesoc_sdram_master_p1_wrdata_en <= main_basesoc_sdram_ext_dfi_p1_wrdata_en;
            main_basesoc_sdram_master_p1_wrdata_mask <= main_basesoc_sdram_ext_dfi_p1_wrdata_mask;
            main_basesoc_sdram_master_p1_rddata_en <= main_basesoc_sdram_ext_dfi_p1_rddata_en;
            main_basesoc_sdram_ext_dfi_p1_rddata <= main_basesoc_sdram_master_p1_rddata;
            main_basesoc_sdram_ext_dfi_p1_rddata_valid <= main_basesoc_sdram_master_p1_rddata_valid;
        end else begin
            main_basesoc_sdram_master_p0_address <= main_basesoc_sdram_slave_p0_address;
            main_basesoc_sdram_master_p0_bank <= main_basesoc_sdram_slave_p0_bank;
            main_basesoc_sdram_master_p0_cas_n <= main_basesoc_sdram_slave_p0_cas_n;
            main_basesoc_sdram_master_p0_cs_n <= main_basesoc_sdram_slave_p0_cs_n;
            main_basesoc_sdram_master_p0_ras_n <= main_basesoc_sdram_slave_p0_ras_n;
            main_basesoc_sdram_master_p0_we_n <= main_basesoc_sdram_slave_p0_we_n;
            main_basesoc_sdram_master_p0_cke <= main_basesoc_sdram_slave_p0_cke;
            main_basesoc_sdram_master_p0_odt <= main_basesoc_sdram_slave_p0_odt;
            main_basesoc_sdram_master_p0_reset_n <= main_basesoc_sdram_slave_p0_reset_n;
            main_basesoc_sdram_master_p0_act_n <= main_basesoc_sdram_slave_p0_act_n;
            main_basesoc_sdram_master_p0_wrdata <= main_basesoc_sdram_slave_p0_wrdata;
            main_basesoc_sdram_master_p0_wrdata_en <= main_basesoc_sdram_slave_p0_wrdata_en;
            main_basesoc_sdram_master_p0_wrdata_mask <= main_basesoc_sdram_slave_p0_wrdata_mask;
            main_basesoc_sdram_master_p0_rddata_en <= main_basesoc_sdram_slave_p0_rddata_en;
            main_basesoc_sdram_slave_p0_rddata <= main_basesoc_sdram_master_p0_rddata;
            main_basesoc_sdram_slave_p0_rddata_valid <= main_basesoc_sdram_master_p0_rddata_valid;
            main_basesoc_sdram_master_p1_address <= main_basesoc_sdram_slave_p1_address;
            main_basesoc_sdram_master_p1_bank <= main_basesoc_sdram_slave_p1_bank;
            main_basesoc_sdram_master_p1_cas_n <= main_basesoc_sdram_slave_p1_cas_n;
            main_basesoc_sdram_master_p1_cs_n <= main_basesoc_sdram_slave_p1_cs_n;
            main_basesoc_sdram_master_p1_ras_n <= main_basesoc_sdram_slave_p1_ras_n;
            main_basesoc_sdram_master_p1_we_n <= main_basesoc_sdram_slave_p1_we_n;
            main_basesoc_sdram_master_p1_cke <= main_basesoc_sdram_slave_p1_cke;
            main_basesoc_sdram_master_p1_odt <= main_basesoc_sdram_slave_p1_odt;
            main_basesoc_sdram_master_p1_reset_n <= main_basesoc_sdram_slave_p1_reset_n;
            main_basesoc_sdram_master_p1_act_n <= main_basesoc_sdram_slave_p1_act_n;
            main_basesoc_sdram_master_p1_wrdata <= main_basesoc_sdram_slave_p1_wrdata;
            main_basesoc_sdram_master_p1_wrdata_en <= main_basesoc_sdram_slave_p1_wrdata_en;
            main_basesoc_sdram_master_p1_wrdata_mask <= main_basesoc_sdram_slave_p1_wrdata_mask;
            main_basesoc_sdram_master_p1_rddata_en <= main_basesoc_sdram_slave_p1_rddata_en;
            main_basesoc_sdram_slave_p1_rddata <= main_basesoc_sdram_master_p1_rddata;
            main_basesoc_sdram_slave_p1_rddata_valid <= main_basesoc_sdram_master_p1_rddata_valid;
            if (1'd0) begin
                main_basesoc_sdram_master_p0_cs_n <= {2{main_basesoc_sdram_slave_p0_cs_n}};
                main_basesoc_sdram_master_p1_cs_n <= {2{main_basesoc_sdram_slave_p1_cs_n}};
            end
        end
    end else begin
        main_basesoc_sdram_master_p0_address <= main_basesoc_sdram_csr_dfi_p0_address;
        main_basesoc_sdram_master_p0_bank <= main_basesoc_sdram_csr_dfi_p0_bank;
        main_basesoc_sdram_master_p0_cas_n <= main_basesoc_sdram_csr_dfi_p0_cas_n;
        main_basesoc_sdram_master_p0_cs_n <= main_basesoc_sdram_csr_dfi_p0_cs_n;
        main_basesoc_sdram_master_p0_ras_n <= main_basesoc_sdram_csr_dfi_p0_ras_n;
        main_basesoc_sdram_master_p0_we_n <= main_basesoc_sdram_csr_dfi_p0_we_n;
        main_basesoc_sdram_master_p0_cke <= main_basesoc_sdram_csr_dfi_p0_cke;
        main_basesoc_sdram_master_p0_odt <= main_basesoc_sdram_csr_dfi_p0_odt;
        main_basesoc_sdram_master_p0_reset_n <= main_basesoc_sdram_csr_dfi_p0_reset_n;
        main_basesoc_sdram_master_p0_act_n <= main_basesoc_sdram_csr_dfi_p0_act_n;
        main_basesoc_sdram_master_p0_wrdata <= main_basesoc_sdram_csr_dfi_p0_wrdata;
        main_basesoc_sdram_master_p0_wrdata_en <= main_basesoc_sdram_csr_dfi_p0_wrdata_en;
        main_basesoc_sdram_master_p0_wrdata_mask <= main_basesoc_sdram_csr_dfi_p0_wrdata_mask;
        main_basesoc_sdram_master_p0_rddata_en <= main_basesoc_sdram_csr_dfi_p0_rddata_en;
        main_basesoc_sdram_csr_dfi_p0_rddata <= main_basesoc_sdram_master_p0_rddata;
        main_basesoc_sdram_csr_dfi_p0_rddata_valid <= main_basesoc_sdram_master_p0_rddata_valid;
        main_basesoc_sdram_master_p1_address <= main_basesoc_sdram_csr_dfi_p1_address;
        main_basesoc_sdram_master_p1_bank <= main_basesoc_sdram_csr_dfi_p1_bank;
        main_basesoc_sdram_master_p1_cas_n <= main_basesoc_sdram_csr_dfi_p1_cas_n;
        main_basesoc_sdram_master_p1_cs_n <= main_basesoc_sdram_csr_dfi_p1_cs_n;
        main_basesoc_sdram_master_p1_ras_n <= main_basesoc_sdram_csr_dfi_p1_ras_n;
        main_basesoc_sdram_master_p1_we_n <= main_basesoc_sdram_csr_dfi_p1_we_n;
        main_basesoc_sdram_master_p1_cke <= main_basesoc_sdram_csr_dfi_p1_cke;
        main_basesoc_sdram_master_p1_odt <= main_basesoc_sdram_csr_dfi_p1_odt;
        main_basesoc_sdram_master_p1_reset_n <= main_basesoc_sdram_csr_dfi_p1_reset_n;
        main_basesoc_sdram_master_p1_act_n <= main_basesoc_sdram_csr_dfi_p1_act_n;
        main_basesoc_sdram_master_p1_wrdata <= main_basesoc_sdram_csr_dfi_p1_wrdata;
        main_basesoc_sdram_master_p1_wrdata_en <= main_basesoc_sdram_csr_dfi_p1_wrdata_en;
        main_basesoc_sdram_master_p1_wrdata_mask <= main_basesoc_sdram_csr_dfi_p1_wrdata_mask;
        main_basesoc_sdram_master_p1_rddata_en <= main_basesoc_sdram_csr_dfi_p1_rddata_en;
        main_basesoc_sdram_csr_dfi_p1_rddata <= main_basesoc_sdram_master_p1_rddata;
        main_basesoc_sdram_csr_dfi_p1_rddata_valid <= main_basesoc_sdram_master_p1_rddata_valid;
    end
end
always @(*) begin
    main_basesoc_sdram_csr_dfi_p0_cke <= 1'd0;
    main_basesoc_sdram_csr_dfi_p0_cke <= main_basesoc_sdram_cke;
end
always @(*) begin
    main_basesoc_sdram_csr_dfi_p1_cke <= 1'd0;
    main_basesoc_sdram_csr_dfi_p1_cke <= main_basesoc_sdram_cke;
end
always @(*) begin
    main_basesoc_sdram_csr_dfi_p0_odt <= 1'd0;
    main_basesoc_sdram_csr_dfi_p0_odt <= main_basesoc_sdram_odt;
end
always @(*) begin
    main_basesoc_sdram_csr_dfi_p1_odt <= 1'd0;
    main_basesoc_sdram_csr_dfi_p1_odt <= main_basesoc_sdram_odt;
end
assign main_basesoc_sdram_csr_dfi_p0_reset_n = main_basesoc_sdram_reset_n;
assign main_basesoc_sdram_csr_dfi_p1_reset_n = main_basesoc_sdram_reset_n;
always @(*) begin
    main_basesoc_sdram_csr_dfi_p0_cas_n <= 1'd1;
    main_basesoc_sdram_csr_dfi_p0_cs_n <= 1'd1;
    main_basesoc_sdram_csr_dfi_p0_ras_n <= 1'd1;
    main_basesoc_sdram_csr_dfi_p0_we_n <= 1'd1;
    if (main_basesoc_sdram_phaseinjector0_command_issue_re) begin
        if (main_basesoc_sdram_phaseinjector0_csrfield_cs_top) begin
            main_basesoc_sdram_csr_dfi_p0_cs_n <= 2'd2;
        end else begin
            if (main_basesoc_sdram_phaseinjector0_csrfield_cs_bottom) begin
                main_basesoc_sdram_csr_dfi_p0_cs_n <= 1'd1;
            end else begin
                main_basesoc_sdram_csr_dfi_p0_cs_n <= {1{(~main_basesoc_sdram_phaseinjector0_csrfield_cs)}};
            end
        end
        main_basesoc_sdram_csr_dfi_p0_we_n <= (~main_basesoc_sdram_phaseinjector0_csrfield_we);
        main_basesoc_sdram_csr_dfi_p0_cas_n <= (~main_basesoc_sdram_phaseinjector0_csrfield_cas);
        main_basesoc_sdram_csr_dfi_p0_ras_n <= (~main_basesoc_sdram_phaseinjector0_csrfield_ras);
    end else begin
        main_basesoc_sdram_csr_dfi_p0_cs_n <= {1{1'd1}};
        main_basesoc_sdram_csr_dfi_p0_we_n <= 1'd1;
        main_basesoc_sdram_csr_dfi_p0_cas_n <= 1'd1;
        main_basesoc_sdram_csr_dfi_p0_ras_n <= 1'd1;
    end
end
assign main_basesoc_sdram_csr_dfi_p0_address = main_basesoc_sdram_phaseinjector0_address_storage;
assign main_basesoc_sdram_csr_dfi_p0_bank = main_basesoc_sdram_phaseinjector0_baddress_storage;
assign main_basesoc_sdram_csr_dfi_p0_wrdata_en = (main_basesoc_sdram_phaseinjector0_command_issue_re & main_basesoc_sdram_phaseinjector0_csrfield_wren);
assign main_basesoc_sdram_csr_dfi_p0_rddata_en = (main_basesoc_sdram_phaseinjector0_command_issue_re & main_basesoc_sdram_phaseinjector0_csrfield_rden);
assign main_basesoc_sdram_csr_dfi_p0_wrdata = main_basesoc_sdram_phaseinjector0_wrdata_storage;
assign main_basesoc_sdram_csr_dfi_p0_wrdata_mask = 1'd0;
always @(*) begin
    main_basesoc_sdram_csr_dfi_p1_cas_n <= 1'd1;
    main_basesoc_sdram_csr_dfi_p1_cs_n <= 1'd1;
    main_basesoc_sdram_csr_dfi_p1_ras_n <= 1'd1;
    main_basesoc_sdram_csr_dfi_p1_we_n <= 1'd1;
    if (main_basesoc_sdram_phaseinjector1_command_issue_re) begin
        if (main_basesoc_sdram_phaseinjector1_csrfield_cs_top) begin
            main_basesoc_sdram_csr_dfi_p1_cs_n <= 2'd2;
        end else begin
            if (main_basesoc_sdram_phaseinjector1_csrfield_cs_bottom) begin
                main_basesoc_sdram_csr_dfi_p1_cs_n <= 1'd1;
            end else begin
                main_basesoc_sdram_csr_dfi_p1_cs_n <= {1{(~main_basesoc_sdram_phaseinjector1_csrfield_cs)}};
            end
        end
        main_basesoc_sdram_csr_dfi_p1_we_n <= (~main_basesoc_sdram_phaseinjector1_csrfield_we);
        main_basesoc_sdram_csr_dfi_p1_cas_n <= (~main_basesoc_sdram_phaseinjector1_csrfield_cas);
        main_basesoc_sdram_csr_dfi_p1_ras_n <= (~main_basesoc_sdram_phaseinjector1_csrfield_ras);
    end else begin
        main_basesoc_sdram_csr_dfi_p1_cs_n <= {1{1'd1}};
        main_basesoc_sdram_csr_dfi_p1_we_n <= 1'd1;
        main_basesoc_sdram_csr_dfi_p1_cas_n <= 1'd1;
        main_basesoc_sdram_csr_dfi_p1_ras_n <= 1'd1;
    end
end
assign main_basesoc_sdram_csr_dfi_p1_address = main_basesoc_sdram_phaseinjector1_address_storage;
assign main_basesoc_sdram_csr_dfi_p1_bank = main_basesoc_sdram_phaseinjector1_baddress_storage;
assign main_basesoc_sdram_csr_dfi_p1_wrdata_en = (main_basesoc_sdram_phaseinjector1_command_issue_re & main_basesoc_sdram_phaseinjector1_csrfield_wren);
assign main_basesoc_sdram_csr_dfi_p1_rddata_en = (main_basesoc_sdram_phaseinjector1_command_issue_re & main_basesoc_sdram_phaseinjector1_csrfield_rden);
assign main_basesoc_sdram_csr_dfi_p1_wrdata = main_basesoc_sdram_phaseinjector1_wrdata_storage;
assign main_basesoc_sdram_csr_dfi_p1_wrdata_mask = 1'd0;
assign main_basesoc_sdram_bankmachine0_req_valid = main_basesoc_sdram_interface_bank0_valid;
assign main_basesoc_sdram_interface_bank0_ready = main_basesoc_sdram_bankmachine0_req_ready;
assign main_basesoc_sdram_bankmachine0_req_we = main_basesoc_sdram_interface_bank0_we;
assign main_basesoc_sdram_bankmachine0_req_addr = main_basesoc_sdram_interface_bank0_addr;
assign main_basesoc_sdram_interface_bank0_lock = main_basesoc_sdram_bankmachine0_req_lock;
assign main_basesoc_sdram_interface_bank0_wdata_ready = main_basesoc_sdram_bankmachine0_req_wdata_ready;
assign main_basesoc_sdram_interface_bank0_rdata_valid = main_basesoc_sdram_bankmachine0_req_rdata_valid;
assign main_basesoc_sdram_bankmachine1_req_valid = main_basesoc_sdram_interface_bank1_valid;
assign main_basesoc_sdram_interface_bank1_ready = main_basesoc_sdram_bankmachine1_req_ready;
assign main_basesoc_sdram_bankmachine1_req_we = main_basesoc_sdram_interface_bank1_we;
assign main_basesoc_sdram_bankmachine1_req_addr = main_basesoc_sdram_interface_bank1_addr;
assign main_basesoc_sdram_interface_bank1_lock = main_basesoc_sdram_bankmachine1_req_lock;
assign main_basesoc_sdram_interface_bank1_wdata_ready = main_basesoc_sdram_bankmachine1_req_wdata_ready;
assign main_basesoc_sdram_interface_bank1_rdata_valid = main_basesoc_sdram_bankmachine1_req_rdata_valid;
assign main_basesoc_sdram_bankmachine2_req_valid = main_basesoc_sdram_interface_bank2_valid;
assign main_basesoc_sdram_interface_bank2_ready = main_basesoc_sdram_bankmachine2_req_ready;
assign main_basesoc_sdram_bankmachine2_req_we = main_basesoc_sdram_interface_bank2_we;
assign main_basesoc_sdram_bankmachine2_req_addr = main_basesoc_sdram_interface_bank2_addr;
assign main_basesoc_sdram_interface_bank2_lock = main_basesoc_sdram_bankmachine2_req_lock;
assign main_basesoc_sdram_interface_bank2_wdata_ready = main_basesoc_sdram_bankmachine2_req_wdata_ready;
assign main_basesoc_sdram_interface_bank2_rdata_valid = main_basesoc_sdram_bankmachine2_req_rdata_valid;
assign main_basesoc_sdram_bankmachine3_req_valid = main_basesoc_sdram_interface_bank3_valid;
assign main_basesoc_sdram_interface_bank3_ready = main_basesoc_sdram_bankmachine3_req_ready;
assign main_basesoc_sdram_bankmachine3_req_we = main_basesoc_sdram_interface_bank3_we;
assign main_basesoc_sdram_bankmachine3_req_addr = main_basesoc_sdram_interface_bank3_addr;
assign main_basesoc_sdram_interface_bank3_lock = main_basesoc_sdram_bankmachine3_req_lock;
assign main_basesoc_sdram_interface_bank3_wdata_ready = main_basesoc_sdram_bankmachine3_req_wdata_ready;
assign main_basesoc_sdram_interface_bank3_rdata_valid = main_basesoc_sdram_bankmachine3_req_rdata_valid;
assign main_basesoc_sdram_bankmachine4_req_valid = main_basesoc_sdram_interface_bank4_valid;
assign main_basesoc_sdram_interface_bank4_ready = main_basesoc_sdram_bankmachine4_req_ready;
assign main_basesoc_sdram_bankmachine4_req_we = main_basesoc_sdram_interface_bank4_we;
assign main_basesoc_sdram_bankmachine4_req_addr = main_basesoc_sdram_interface_bank4_addr;
assign main_basesoc_sdram_interface_bank4_lock = main_basesoc_sdram_bankmachine4_req_lock;
assign main_basesoc_sdram_interface_bank4_wdata_ready = main_basesoc_sdram_bankmachine4_req_wdata_ready;
assign main_basesoc_sdram_interface_bank4_rdata_valid = main_basesoc_sdram_bankmachine4_req_rdata_valid;
assign main_basesoc_sdram_bankmachine5_req_valid = main_basesoc_sdram_interface_bank5_valid;
assign main_basesoc_sdram_interface_bank5_ready = main_basesoc_sdram_bankmachine5_req_ready;
assign main_basesoc_sdram_bankmachine5_req_we = main_basesoc_sdram_interface_bank5_we;
assign main_basesoc_sdram_bankmachine5_req_addr = main_basesoc_sdram_interface_bank5_addr;
assign main_basesoc_sdram_interface_bank5_lock = main_basesoc_sdram_bankmachine5_req_lock;
assign main_basesoc_sdram_interface_bank5_wdata_ready = main_basesoc_sdram_bankmachine5_req_wdata_ready;
assign main_basesoc_sdram_interface_bank5_rdata_valid = main_basesoc_sdram_bankmachine5_req_rdata_valid;
assign main_basesoc_sdram_bankmachine6_req_valid = main_basesoc_sdram_interface_bank6_valid;
assign main_basesoc_sdram_interface_bank6_ready = main_basesoc_sdram_bankmachine6_req_ready;
assign main_basesoc_sdram_bankmachine6_req_we = main_basesoc_sdram_interface_bank6_we;
assign main_basesoc_sdram_bankmachine6_req_addr = main_basesoc_sdram_interface_bank6_addr;
assign main_basesoc_sdram_interface_bank6_lock = main_basesoc_sdram_bankmachine6_req_lock;
assign main_basesoc_sdram_interface_bank6_wdata_ready = main_basesoc_sdram_bankmachine6_req_wdata_ready;
assign main_basesoc_sdram_interface_bank6_rdata_valid = main_basesoc_sdram_bankmachine6_req_rdata_valid;
assign main_basesoc_sdram_bankmachine7_req_valid = main_basesoc_sdram_interface_bank7_valid;
assign main_basesoc_sdram_interface_bank7_ready = main_basesoc_sdram_bankmachine7_req_ready;
assign main_basesoc_sdram_bankmachine7_req_we = main_basesoc_sdram_interface_bank7_we;
assign main_basesoc_sdram_bankmachine7_req_addr = main_basesoc_sdram_interface_bank7_addr;
assign main_basesoc_sdram_interface_bank7_lock = main_basesoc_sdram_bankmachine7_req_lock;
assign main_basesoc_sdram_interface_bank7_wdata_ready = main_basesoc_sdram_bankmachine7_req_wdata_ready;
assign main_basesoc_sdram_interface_bank7_rdata_valid = main_basesoc_sdram_bankmachine7_req_rdata_valid;
assign main_basesoc_sdram_timer_wait = (~main_basesoc_sdram_timer_done0);
assign main_basesoc_sdram_postponer_req_i = main_basesoc_sdram_timer_done0;
assign main_basesoc_sdram_wants_refresh = main_basesoc_sdram_postponer_req_o;
assign main_basesoc_sdram_wants_zqcs = main_basesoc_sdram_zqcs_timer_done0;
assign main_basesoc_sdram_zqcs_timer_wait = (~main_basesoc_sdram_zqcs_executer_done);
assign main_basesoc_sdram_timer_done1 = (main_basesoc_sdram_timer_count1 == 1'd0);
assign main_basesoc_sdram_timer_done0 = main_basesoc_sdram_timer_done1;
assign main_basesoc_sdram_timer_count0 = main_basesoc_sdram_timer_count1;
assign main_basesoc_sdram_sequencer_start1 = (main_basesoc_sdram_sequencer_start0 | (main_basesoc_sdram_sequencer_count != 1'd0));
assign main_basesoc_sdram_sequencer_done0 = (main_basesoc_sdram_sequencer_done1 & (main_basesoc_sdram_sequencer_count == 1'd0));
assign main_basesoc_sdram_zqcs_timer_done1 = (main_basesoc_sdram_zqcs_timer_count1 == 1'd0);
assign main_basesoc_sdram_zqcs_timer_done0 = main_basesoc_sdram_zqcs_timer_done1;
assign main_basesoc_sdram_zqcs_timer_count0 = main_basesoc_sdram_zqcs_timer_count1;
always @(*) begin
    builder_refresher_next_state <= 2'd0;
    main_basesoc_sdram_cmd_last <= 1'd0;
    main_basesoc_sdram_cmd_valid <= 1'd0;
    main_basesoc_sdram_sequencer_start0 <= 1'd0;
    main_basesoc_sdram_zqcs_executer_start <= 1'd0;
    builder_refresher_next_state <= builder_refresher_state;
    case (builder_refresher_state)
        1'd1: begin
            main_basesoc_sdram_cmd_valid <= 1'd1;
            if (main_basesoc_sdram_cmd_ready) begin
                main_basesoc_sdram_sequencer_start0 <= 1'd1;
                builder_refresher_next_state <= 2'd2;
            end
        end
        2'd2: begin
            main_basesoc_sdram_cmd_valid <= 1'd1;
            if (main_basesoc_sdram_sequencer_done0) begin
                if (main_basesoc_sdram_wants_zqcs) begin
                    main_basesoc_sdram_zqcs_executer_start <= 1'd1;
                    builder_refresher_next_state <= 2'd3;
                end else begin
                    main_basesoc_sdram_cmd_valid <= 1'd0;
                    main_basesoc_sdram_cmd_last <= 1'd1;
                    builder_refresher_next_state <= 1'd0;
                end
            end
        end
        2'd3: begin
            main_basesoc_sdram_cmd_valid <= 1'd1;
            if (main_basesoc_sdram_zqcs_executer_done) begin
                main_basesoc_sdram_cmd_valid <= 1'd0;
                main_basesoc_sdram_cmd_last <= 1'd1;
                builder_refresher_next_state <= 1'd0;
            end
        end
        default: begin
            if (1'd1) begin
                if (main_basesoc_sdram_wants_refresh) begin
                    builder_refresher_next_state <= 1'd1;
                end
            end
        end
    endcase
end
assign main_basesoc_sdram_bankmachine0_sink_valid = main_basesoc_sdram_bankmachine0_req_valid;
assign main_basesoc_sdram_bankmachine0_req_ready = main_basesoc_sdram_bankmachine0_sink_ready;
assign main_basesoc_sdram_bankmachine0_sink_payload_we = main_basesoc_sdram_bankmachine0_req_we;
assign main_basesoc_sdram_bankmachine0_sink_payload_addr = main_basesoc_sdram_bankmachine0_req_addr;
assign main_basesoc_sdram_bankmachine0_sink_sink_valid = main_basesoc_sdram_bankmachine0_source_valid;
assign main_basesoc_sdram_bankmachine0_source_ready = main_basesoc_sdram_bankmachine0_sink_sink_ready;
assign main_basesoc_sdram_bankmachine0_sink_sink_first = main_basesoc_sdram_bankmachine0_source_first;
assign main_basesoc_sdram_bankmachine0_sink_sink_last = main_basesoc_sdram_bankmachine0_source_last;
assign main_basesoc_sdram_bankmachine0_sink_sink_payload_we = main_basesoc_sdram_bankmachine0_source_payload_we;
assign main_basesoc_sdram_bankmachine0_sink_sink_payload_addr = main_basesoc_sdram_bankmachine0_source_payload_addr;
assign main_basesoc_sdram_bankmachine0_source_source_ready = (main_basesoc_sdram_bankmachine0_req_wdata_ready | main_basesoc_sdram_bankmachine0_req_rdata_valid);
assign main_basesoc_sdram_bankmachine0_req_lock = (main_basesoc_sdram_bankmachine0_source_valid | main_basesoc_sdram_bankmachine0_source_source_valid);
assign main_basesoc_sdram_bankmachine0_row_hit = (main_basesoc_sdram_bankmachine0_row == main_basesoc_sdram_bankmachine0_source_source_payload_addr[21:7]);
assign main_basesoc_sdram_bankmachine0_cmd_payload_ba = 1'd0;
always @(*) begin
    main_basesoc_sdram_bankmachine0_cmd_payload_a <= 15'd0;
    if (main_basesoc_sdram_bankmachine0_row_col_n_addr_sel) begin
        main_basesoc_sdram_bankmachine0_cmd_payload_a <= main_basesoc_sdram_bankmachine0_source_source_payload_addr[21:7];
    end else begin
        main_basesoc_sdram_bankmachine0_cmd_payload_a <= ((main_basesoc_sdram_bankmachine0_auto_precharge <<< 4'd10) | {main_basesoc_sdram_bankmachine0_source_source_payload_addr[6:0], {3{1'd0}}});
    end
end
assign main_basesoc_sdram_bankmachine0_twtpcon_valid = ((main_basesoc_sdram_bankmachine0_cmd_valid & main_basesoc_sdram_bankmachine0_cmd_ready) & main_basesoc_sdram_bankmachine0_cmd_payload_is_write);
assign main_basesoc_sdram_bankmachine0_trccon_valid = ((main_basesoc_sdram_bankmachine0_cmd_valid & main_basesoc_sdram_bankmachine0_cmd_ready) & main_basesoc_sdram_bankmachine0_row_open);
assign main_basesoc_sdram_bankmachine0_trascon_valid = ((main_basesoc_sdram_bankmachine0_cmd_valid & main_basesoc_sdram_bankmachine0_cmd_ready) & main_basesoc_sdram_bankmachine0_row_open);
always @(*) begin
    main_basesoc_sdram_bankmachine0_auto_precharge <= 1'd0;
    if ((main_basesoc_sdram_bankmachine0_source_valid & main_basesoc_sdram_bankmachine0_source_source_valid)) begin
        if ((main_basesoc_sdram_bankmachine0_source_payload_addr[21:7] != main_basesoc_sdram_bankmachine0_source_source_payload_addr[21:7])) begin
            main_basesoc_sdram_bankmachine0_auto_precharge <= (main_basesoc_sdram_bankmachine0_row_close == 1'd0);
        end
    end
end
assign main_basesoc_sdram_bankmachine0_syncfifo0_din = {main_basesoc_sdram_bankmachine0_fifo_in_last, main_basesoc_sdram_bankmachine0_fifo_in_first, main_basesoc_sdram_bankmachine0_fifo_in_payload_addr, main_basesoc_sdram_bankmachine0_fifo_in_payload_we};
assign {main_basesoc_sdram_bankmachine0_fifo_out_last, main_basesoc_sdram_bankmachine0_fifo_out_first, main_basesoc_sdram_bankmachine0_fifo_out_payload_addr, main_basesoc_sdram_bankmachine0_fifo_out_payload_we} = main_basesoc_sdram_bankmachine0_syncfifo0_dout;
assign main_basesoc_sdram_bankmachine0_sink_ready = main_basesoc_sdram_bankmachine0_syncfifo0_writable;
assign main_basesoc_sdram_bankmachine0_syncfifo0_we = main_basesoc_sdram_bankmachine0_sink_valid;
assign main_basesoc_sdram_bankmachine0_fifo_in_first = main_basesoc_sdram_bankmachine0_sink_first;
assign main_basesoc_sdram_bankmachine0_fifo_in_last = main_basesoc_sdram_bankmachine0_sink_last;
assign main_basesoc_sdram_bankmachine0_fifo_in_payload_we = main_basesoc_sdram_bankmachine0_sink_payload_we;
assign main_basesoc_sdram_bankmachine0_fifo_in_payload_addr = main_basesoc_sdram_bankmachine0_sink_payload_addr;
assign main_basesoc_sdram_bankmachine0_source_valid = main_basesoc_sdram_bankmachine0_syncfifo0_readable;
assign main_basesoc_sdram_bankmachine0_source_first = main_basesoc_sdram_bankmachine0_fifo_out_first;
assign main_basesoc_sdram_bankmachine0_source_last = main_basesoc_sdram_bankmachine0_fifo_out_last;
assign main_basesoc_sdram_bankmachine0_source_payload_we = main_basesoc_sdram_bankmachine0_fifo_out_payload_we;
assign main_basesoc_sdram_bankmachine0_source_payload_addr = main_basesoc_sdram_bankmachine0_fifo_out_payload_addr;
assign main_basesoc_sdram_bankmachine0_syncfifo0_re = main_basesoc_sdram_bankmachine0_source_ready;
always @(*) begin
    main_basesoc_sdram_bankmachine0_wrport_adr <= 3'd0;
    if (main_basesoc_sdram_bankmachine0_replace) begin
        main_basesoc_sdram_bankmachine0_wrport_adr <= (main_basesoc_sdram_bankmachine0_produce - 1'd1);
    end else begin
        main_basesoc_sdram_bankmachine0_wrport_adr <= main_basesoc_sdram_bankmachine0_produce;
    end
end
assign main_basesoc_sdram_bankmachine0_wrport_dat_w = main_basesoc_sdram_bankmachine0_syncfifo0_din;
assign main_basesoc_sdram_bankmachine0_wrport_we = (main_basesoc_sdram_bankmachine0_syncfifo0_we & (main_basesoc_sdram_bankmachine0_syncfifo0_writable | main_basesoc_sdram_bankmachine0_replace));
assign main_basesoc_sdram_bankmachine0_do_read = (main_basesoc_sdram_bankmachine0_syncfifo0_readable & main_basesoc_sdram_bankmachine0_syncfifo0_re);
assign main_basesoc_sdram_bankmachine0_rdport_adr = main_basesoc_sdram_bankmachine0_consume;
assign main_basesoc_sdram_bankmachine0_syncfifo0_dout = main_basesoc_sdram_bankmachine0_rdport_dat_r;
assign main_basesoc_sdram_bankmachine0_syncfifo0_writable = (main_basesoc_sdram_bankmachine0_level != 4'd8);
assign main_basesoc_sdram_bankmachine0_syncfifo0_readable = (main_basesoc_sdram_bankmachine0_level != 1'd0);
assign main_basesoc_sdram_bankmachine0_pipe_valid_sink_ready = ((~main_basesoc_sdram_bankmachine0_pipe_valid_source_valid) | main_basesoc_sdram_bankmachine0_pipe_valid_source_ready);
assign main_basesoc_sdram_bankmachine0_pipe_valid_sink_valid = main_basesoc_sdram_bankmachine0_sink_sink_valid;
assign main_basesoc_sdram_bankmachine0_sink_sink_ready = main_basesoc_sdram_bankmachine0_pipe_valid_sink_ready;
assign main_basesoc_sdram_bankmachine0_pipe_valid_sink_first = main_basesoc_sdram_bankmachine0_sink_sink_first;
assign main_basesoc_sdram_bankmachine0_pipe_valid_sink_last = main_basesoc_sdram_bankmachine0_sink_sink_last;
assign main_basesoc_sdram_bankmachine0_pipe_valid_sink_payload_we = main_basesoc_sdram_bankmachine0_sink_sink_payload_we;
assign main_basesoc_sdram_bankmachine0_pipe_valid_sink_payload_addr = main_basesoc_sdram_bankmachine0_sink_sink_payload_addr;
assign main_basesoc_sdram_bankmachine0_source_source_valid = main_basesoc_sdram_bankmachine0_pipe_valid_source_valid;
assign main_basesoc_sdram_bankmachine0_pipe_valid_source_ready = main_basesoc_sdram_bankmachine0_source_source_ready;
assign main_basesoc_sdram_bankmachine0_source_source_first = main_basesoc_sdram_bankmachine0_pipe_valid_source_first;
assign main_basesoc_sdram_bankmachine0_source_source_last = main_basesoc_sdram_bankmachine0_pipe_valid_source_last;
assign main_basesoc_sdram_bankmachine0_source_source_payload_we = main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_we;
assign main_basesoc_sdram_bankmachine0_source_source_payload_addr = main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr;
always @(*) begin
    builder_bankmachine0_next_state <= 3'd0;
    main_basesoc_sdram_bankmachine0_cmd_payload_cas <= 1'd0;
    main_basesoc_sdram_bankmachine0_cmd_payload_is_cmd <= 1'd0;
    main_basesoc_sdram_bankmachine0_cmd_payload_is_read <= 1'd0;
    main_basesoc_sdram_bankmachine0_cmd_payload_is_write <= 1'd0;
    main_basesoc_sdram_bankmachine0_cmd_payload_ras <= 1'd0;
    main_basesoc_sdram_bankmachine0_cmd_payload_we <= 1'd0;
    main_basesoc_sdram_bankmachine0_cmd_valid <= 1'd0;
    main_basesoc_sdram_bankmachine0_refresh_gnt <= 1'd0;
    main_basesoc_sdram_bankmachine0_req_rdata_valid <= 1'd0;
    main_basesoc_sdram_bankmachine0_req_wdata_ready <= 1'd0;
    main_basesoc_sdram_bankmachine0_row_close <= 1'd0;
    main_basesoc_sdram_bankmachine0_row_col_n_addr_sel <= 1'd0;
    main_basesoc_sdram_bankmachine0_row_open <= 1'd0;
    builder_bankmachine0_next_state <= builder_bankmachine0_state;
    case (builder_bankmachine0_state)
        1'd1: begin
            if ((main_basesoc_sdram_bankmachine0_twtpcon_ready & main_basesoc_sdram_bankmachine0_trascon_ready)) begin
                main_basesoc_sdram_bankmachine0_cmd_valid <= 1'd1;
                if (main_basesoc_sdram_bankmachine0_cmd_ready) begin
                    builder_bankmachine0_next_state <= 3'd5;
                end
                main_basesoc_sdram_bankmachine0_cmd_payload_ras <= 1'd1;
                main_basesoc_sdram_bankmachine0_cmd_payload_we <= 1'd1;
                main_basesoc_sdram_bankmachine0_cmd_payload_is_cmd <= 1'd1;
            end
            main_basesoc_sdram_bankmachine0_row_close <= 1'd1;
        end
        2'd2: begin
            if ((main_basesoc_sdram_bankmachine0_twtpcon_ready & main_basesoc_sdram_bankmachine0_trascon_ready)) begin
                builder_bankmachine0_next_state <= 3'd5;
            end
            main_basesoc_sdram_bankmachine0_row_close <= 1'd1;
        end
        2'd3: begin
            if (main_basesoc_sdram_bankmachine0_trccon_ready) begin
                main_basesoc_sdram_bankmachine0_row_col_n_addr_sel <= 1'd1;
                main_basesoc_sdram_bankmachine0_row_open <= 1'd1;
                main_basesoc_sdram_bankmachine0_cmd_valid <= 1'd1;
                main_basesoc_sdram_bankmachine0_cmd_payload_is_cmd <= 1'd1;
                if (main_basesoc_sdram_bankmachine0_cmd_ready) begin
                    builder_bankmachine0_next_state <= 3'd6;
                end
                main_basesoc_sdram_bankmachine0_cmd_payload_ras <= 1'd1;
            end
        end
        3'd4: begin
            if (main_basesoc_sdram_bankmachine0_twtpcon_ready) begin
                main_basesoc_sdram_bankmachine0_refresh_gnt <= 1'd1;
            end
            main_basesoc_sdram_bankmachine0_row_close <= 1'd1;
            main_basesoc_sdram_bankmachine0_cmd_payload_is_cmd <= 1'd1;
            if ((~main_basesoc_sdram_bankmachine0_refresh_req)) begin
                builder_bankmachine0_next_state <= 1'd0;
            end
        end
        3'd5: begin
            builder_bankmachine0_next_state <= 2'd3;
        end
        3'd6: begin
            builder_bankmachine0_next_state <= 1'd0;
        end
        default: begin
            if (main_basesoc_sdram_bankmachine0_refresh_req) begin
                builder_bankmachine0_next_state <= 3'd4;
            end else begin
                if (main_basesoc_sdram_bankmachine0_source_source_valid) begin
                    if (main_basesoc_sdram_bankmachine0_row_opened) begin
                        if (main_basesoc_sdram_bankmachine0_row_hit) begin
                            main_basesoc_sdram_bankmachine0_cmd_valid <= 1'd1;
                            if (main_basesoc_sdram_bankmachine0_source_source_payload_we) begin
                                main_basesoc_sdram_bankmachine0_req_wdata_ready <= main_basesoc_sdram_bankmachine0_cmd_ready;
                                main_basesoc_sdram_bankmachine0_cmd_payload_is_write <= 1'd1;
                                main_basesoc_sdram_bankmachine0_cmd_payload_we <= 1'd1;
                            end else begin
                                main_basesoc_sdram_bankmachine0_req_rdata_valid <= main_basesoc_sdram_bankmachine0_cmd_ready;
                                main_basesoc_sdram_bankmachine0_cmd_payload_is_read <= 1'd1;
                            end
                            main_basesoc_sdram_bankmachine0_cmd_payload_cas <= 1'd1;
                            if ((main_basesoc_sdram_bankmachine0_cmd_ready & main_basesoc_sdram_bankmachine0_auto_precharge)) begin
                                builder_bankmachine0_next_state <= 2'd2;
                            end
                        end else begin
                            builder_bankmachine0_next_state <= 1'd1;
                        end
                    end else begin
                        builder_bankmachine0_next_state <= 2'd3;
                    end
                end
            end
        end
    endcase
end
assign main_basesoc_sdram_bankmachine1_sink_valid = main_basesoc_sdram_bankmachine1_req_valid;
assign main_basesoc_sdram_bankmachine1_req_ready = main_basesoc_sdram_bankmachine1_sink_ready;
assign main_basesoc_sdram_bankmachine1_sink_payload_we = main_basesoc_sdram_bankmachine1_req_we;
assign main_basesoc_sdram_bankmachine1_sink_payload_addr = main_basesoc_sdram_bankmachine1_req_addr;
assign main_basesoc_sdram_bankmachine1_sink_sink_valid = main_basesoc_sdram_bankmachine1_source_valid;
assign main_basesoc_sdram_bankmachine1_source_ready = main_basesoc_sdram_bankmachine1_sink_sink_ready;
assign main_basesoc_sdram_bankmachine1_sink_sink_first = main_basesoc_sdram_bankmachine1_source_first;
assign main_basesoc_sdram_bankmachine1_sink_sink_last = main_basesoc_sdram_bankmachine1_source_last;
assign main_basesoc_sdram_bankmachine1_sink_sink_payload_we = main_basesoc_sdram_bankmachine1_source_payload_we;
assign main_basesoc_sdram_bankmachine1_sink_sink_payload_addr = main_basesoc_sdram_bankmachine1_source_payload_addr;
assign main_basesoc_sdram_bankmachine1_source_source_ready = (main_basesoc_sdram_bankmachine1_req_wdata_ready | main_basesoc_sdram_bankmachine1_req_rdata_valid);
assign main_basesoc_sdram_bankmachine1_req_lock = (main_basesoc_sdram_bankmachine1_source_valid | main_basesoc_sdram_bankmachine1_source_source_valid);
assign main_basesoc_sdram_bankmachine1_row_hit = (main_basesoc_sdram_bankmachine1_row == main_basesoc_sdram_bankmachine1_source_source_payload_addr[21:7]);
assign main_basesoc_sdram_bankmachine1_cmd_payload_ba = 1'd1;
always @(*) begin
    main_basesoc_sdram_bankmachine1_cmd_payload_a <= 15'd0;
    if (main_basesoc_sdram_bankmachine1_row_col_n_addr_sel) begin
        main_basesoc_sdram_bankmachine1_cmd_payload_a <= main_basesoc_sdram_bankmachine1_source_source_payload_addr[21:7];
    end else begin
        main_basesoc_sdram_bankmachine1_cmd_payload_a <= ((main_basesoc_sdram_bankmachine1_auto_precharge <<< 4'd10) | {main_basesoc_sdram_bankmachine1_source_source_payload_addr[6:0], {3{1'd0}}});
    end
end
assign main_basesoc_sdram_bankmachine1_twtpcon_valid = ((main_basesoc_sdram_bankmachine1_cmd_valid & main_basesoc_sdram_bankmachine1_cmd_ready) & main_basesoc_sdram_bankmachine1_cmd_payload_is_write);
assign main_basesoc_sdram_bankmachine1_trccon_valid = ((main_basesoc_sdram_bankmachine1_cmd_valid & main_basesoc_sdram_bankmachine1_cmd_ready) & main_basesoc_sdram_bankmachine1_row_open);
assign main_basesoc_sdram_bankmachine1_trascon_valid = ((main_basesoc_sdram_bankmachine1_cmd_valid & main_basesoc_sdram_bankmachine1_cmd_ready) & main_basesoc_sdram_bankmachine1_row_open);
always @(*) begin
    main_basesoc_sdram_bankmachine1_auto_precharge <= 1'd0;
    if ((main_basesoc_sdram_bankmachine1_source_valid & main_basesoc_sdram_bankmachine1_source_source_valid)) begin
        if ((main_basesoc_sdram_bankmachine1_source_payload_addr[21:7] != main_basesoc_sdram_bankmachine1_source_source_payload_addr[21:7])) begin
            main_basesoc_sdram_bankmachine1_auto_precharge <= (main_basesoc_sdram_bankmachine1_row_close == 1'd0);
        end
    end
end
assign main_basesoc_sdram_bankmachine1_syncfifo1_din = {main_basesoc_sdram_bankmachine1_fifo_in_last, main_basesoc_sdram_bankmachine1_fifo_in_first, main_basesoc_sdram_bankmachine1_fifo_in_payload_addr, main_basesoc_sdram_bankmachine1_fifo_in_payload_we};
assign {main_basesoc_sdram_bankmachine1_fifo_out_last, main_basesoc_sdram_bankmachine1_fifo_out_first, main_basesoc_sdram_bankmachine1_fifo_out_payload_addr, main_basesoc_sdram_bankmachine1_fifo_out_payload_we} = main_basesoc_sdram_bankmachine1_syncfifo1_dout;
assign main_basesoc_sdram_bankmachine1_sink_ready = main_basesoc_sdram_bankmachine1_syncfifo1_writable;
assign main_basesoc_sdram_bankmachine1_syncfifo1_we = main_basesoc_sdram_bankmachine1_sink_valid;
assign main_basesoc_sdram_bankmachine1_fifo_in_first = main_basesoc_sdram_bankmachine1_sink_first;
assign main_basesoc_sdram_bankmachine1_fifo_in_last = main_basesoc_sdram_bankmachine1_sink_last;
assign main_basesoc_sdram_bankmachine1_fifo_in_payload_we = main_basesoc_sdram_bankmachine1_sink_payload_we;
assign main_basesoc_sdram_bankmachine1_fifo_in_payload_addr = main_basesoc_sdram_bankmachine1_sink_payload_addr;
assign main_basesoc_sdram_bankmachine1_source_valid = main_basesoc_sdram_bankmachine1_syncfifo1_readable;
assign main_basesoc_sdram_bankmachine1_source_first = main_basesoc_sdram_bankmachine1_fifo_out_first;
assign main_basesoc_sdram_bankmachine1_source_last = main_basesoc_sdram_bankmachine1_fifo_out_last;
assign main_basesoc_sdram_bankmachine1_source_payload_we = main_basesoc_sdram_bankmachine1_fifo_out_payload_we;
assign main_basesoc_sdram_bankmachine1_source_payload_addr = main_basesoc_sdram_bankmachine1_fifo_out_payload_addr;
assign main_basesoc_sdram_bankmachine1_syncfifo1_re = main_basesoc_sdram_bankmachine1_source_ready;
always @(*) begin
    main_basesoc_sdram_bankmachine1_wrport_adr <= 3'd0;
    if (main_basesoc_sdram_bankmachine1_replace) begin
        main_basesoc_sdram_bankmachine1_wrport_adr <= (main_basesoc_sdram_bankmachine1_produce - 1'd1);
    end else begin
        main_basesoc_sdram_bankmachine1_wrport_adr <= main_basesoc_sdram_bankmachine1_produce;
    end
end
assign main_basesoc_sdram_bankmachine1_wrport_dat_w = main_basesoc_sdram_bankmachine1_syncfifo1_din;
assign main_basesoc_sdram_bankmachine1_wrport_we = (main_basesoc_sdram_bankmachine1_syncfifo1_we & (main_basesoc_sdram_bankmachine1_syncfifo1_writable | main_basesoc_sdram_bankmachine1_replace));
assign main_basesoc_sdram_bankmachine1_do_read = (main_basesoc_sdram_bankmachine1_syncfifo1_readable & main_basesoc_sdram_bankmachine1_syncfifo1_re);
assign main_basesoc_sdram_bankmachine1_rdport_adr = main_basesoc_sdram_bankmachine1_consume;
assign main_basesoc_sdram_bankmachine1_syncfifo1_dout = main_basesoc_sdram_bankmachine1_rdport_dat_r;
assign main_basesoc_sdram_bankmachine1_syncfifo1_writable = (main_basesoc_sdram_bankmachine1_level != 4'd8);
assign main_basesoc_sdram_bankmachine1_syncfifo1_readable = (main_basesoc_sdram_bankmachine1_level != 1'd0);
assign main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready = ((~main_basesoc_sdram_bankmachine1_pipe_valid_source_valid) | main_basesoc_sdram_bankmachine1_pipe_valid_source_ready);
assign main_basesoc_sdram_bankmachine1_pipe_valid_sink_valid = main_basesoc_sdram_bankmachine1_sink_sink_valid;
assign main_basesoc_sdram_bankmachine1_sink_sink_ready = main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready;
assign main_basesoc_sdram_bankmachine1_pipe_valid_sink_first = main_basesoc_sdram_bankmachine1_sink_sink_first;
assign main_basesoc_sdram_bankmachine1_pipe_valid_sink_last = main_basesoc_sdram_bankmachine1_sink_sink_last;
assign main_basesoc_sdram_bankmachine1_pipe_valid_sink_payload_we = main_basesoc_sdram_bankmachine1_sink_sink_payload_we;
assign main_basesoc_sdram_bankmachine1_pipe_valid_sink_payload_addr = main_basesoc_sdram_bankmachine1_sink_sink_payload_addr;
assign main_basesoc_sdram_bankmachine1_source_source_valid = main_basesoc_sdram_bankmachine1_pipe_valid_source_valid;
assign main_basesoc_sdram_bankmachine1_pipe_valid_source_ready = main_basesoc_sdram_bankmachine1_source_source_ready;
assign main_basesoc_sdram_bankmachine1_source_source_first = main_basesoc_sdram_bankmachine1_pipe_valid_source_first;
assign main_basesoc_sdram_bankmachine1_source_source_last = main_basesoc_sdram_bankmachine1_pipe_valid_source_last;
assign main_basesoc_sdram_bankmachine1_source_source_payload_we = main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_we;
assign main_basesoc_sdram_bankmachine1_source_source_payload_addr = main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr;
always @(*) begin
    builder_bankmachine1_next_state <= 3'd0;
    main_basesoc_sdram_bankmachine1_cmd_payload_cas <= 1'd0;
    main_basesoc_sdram_bankmachine1_cmd_payload_is_cmd <= 1'd0;
    main_basesoc_sdram_bankmachine1_cmd_payload_is_read <= 1'd0;
    main_basesoc_sdram_bankmachine1_cmd_payload_is_write <= 1'd0;
    main_basesoc_sdram_bankmachine1_cmd_payload_ras <= 1'd0;
    main_basesoc_sdram_bankmachine1_cmd_payload_we <= 1'd0;
    main_basesoc_sdram_bankmachine1_cmd_valid <= 1'd0;
    main_basesoc_sdram_bankmachine1_refresh_gnt <= 1'd0;
    main_basesoc_sdram_bankmachine1_req_rdata_valid <= 1'd0;
    main_basesoc_sdram_bankmachine1_req_wdata_ready <= 1'd0;
    main_basesoc_sdram_bankmachine1_row_close <= 1'd0;
    main_basesoc_sdram_bankmachine1_row_col_n_addr_sel <= 1'd0;
    main_basesoc_sdram_bankmachine1_row_open <= 1'd0;
    builder_bankmachine1_next_state <= builder_bankmachine1_state;
    case (builder_bankmachine1_state)
        1'd1: begin
            if ((main_basesoc_sdram_bankmachine1_twtpcon_ready & main_basesoc_sdram_bankmachine1_trascon_ready)) begin
                main_basesoc_sdram_bankmachine1_cmd_valid <= 1'd1;
                if (main_basesoc_sdram_bankmachine1_cmd_ready) begin
                    builder_bankmachine1_next_state <= 3'd5;
                end
                main_basesoc_sdram_bankmachine1_cmd_payload_ras <= 1'd1;
                main_basesoc_sdram_bankmachine1_cmd_payload_we <= 1'd1;
                main_basesoc_sdram_bankmachine1_cmd_payload_is_cmd <= 1'd1;
            end
            main_basesoc_sdram_bankmachine1_row_close <= 1'd1;
        end
        2'd2: begin
            if ((main_basesoc_sdram_bankmachine1_twtpcon_ready & main_basesoc_sdram_bankmachine1_trascon_ready)) begin
                builder_bankmachine1_next_state <= 3'd5;
            end
            main_basesoc_sdram_bankmachine1_row_close <= 1'd1;
        end
        2'd3: begin
            if (main_basesoc_sdram_bankmachine1_trccon_ready) begin
                main_basesoc_sdram_bankmachine1_row_col_n_addr_sel <= 1'd1;
                main_basesoc_sdram_bankmachine1_row_open <= 1'd1;
                main_basesoc_sdram_bankmachine1_cmd_valid <= 1'd1;
                main_basesoc_sdram_bankmachine1_cmd_payload_is_cmd <= 1'd1;
                if (main_basesoc_sdram_bankmachine1_cmd_ready) begin
                    builder_bankmachine1_next_state <= 3'd6;
                end
                main_basesoc_sdram_bankmachine1_cmd_payload_ras <= 1'd1;
            end
        end
        3'd4: begin
            if (main_basesoc_sdram_bankmachine1_twtpcon_ready) begin
                main_basesoc_sdram_bankmachine1_refresh_gnt <= 1'd1;
            end
            main_basesoc_sdram_bankmachine1_row_close <= 1'd1;
            main_basesoc_sdram_bankmachine1_cmd_payload_is_cmd <= 1'd1;
            if ((~main_basesoc_sdram_bankmachine1_refresh_req)) begin
                builder_bankmachine1_next_state <= 1'd0;
            end
        end
        3'd5: begin
            builder_bankmachine1_next_state <= 2'd3;
        end
        3'd6: begin
            builder_bankmachine1_next_state <= 1'd0;
        end
        default: begin
            if (main_basesoc_sdram_bankmachine1_refresh_req) begin
                builder_bankmachine1_next_state <= 3'd4;
            end else begin
                if (main_basesoc_sdram_bankmachine1_source_source_valid) begin
                    if (main_basesoc_sdram_bankmachine1_row_opened) begin
                        if (main_basesoc_sdram_bankmachine1_row_hit) begin
                            main_basesoc_sdram_bankmachine1_cmd_valid <= 1'd1;
                            if (main_basesoc_sdram_bankmachine1_source_source_payload_we) begin
                                main_basesoc_sdram_bankmachine1_req_wdata_ready <= main_basesoc_sdram_bankmachine1_cmd_ready;
                                main_basesoc_sdram_bankmachine1_cmd_payload_is_write <= 1'd1;
                                main_basesoc_sdram_bankmachine1_cmd_payload_we <= 1'd1;
                            end else begin
                                main_basesoc_sdram_bankmachine1_req_rdata_valid <= main_basesoc_sdram_bankmachine1_cmd_ready;
                                main_basesoc_sdram_bankmachine1_cmd_payload_is_read <= 1'd1;
                            end
                            main_basesoc_sdram_bankmachine1_cmd_payload_cas <= 1'd1;
                            if ((main_basesoc_sdram_bankmachine1_cmd_ready & main_basesoc_sdram_bankmachine1_auto_precharge)) begin
                                builder_bankmachine1_next_state <= 2'd2;
                            end
                        end else begin
                            builder_bankmachine1_next_state <= 1'd1;
                        end
                    end else begin
                        builder_bankmachine1_next_state <= 2'd3;
                    end
                end
            end
        end
    endcase
end
assign main_basesoc_sdram_bankmachine2_sink_valid = main_basesoc_sdram_bankmachine2_req_valid;
assign main_basesoc_sdram_bankmachine2_req_ready = main_basesoc_sdram_bankmachine2_sink_ready;
assign main_basesoc_sdram_bankmachine2_sink_payload_we = main_basesoc_sdram_bankmachine2_req_we;
assign main_basesoc_sdram_bankmachine2_sink_payload_addr = main_basesoc_sdram_bankmachine2_req_addr;
assign main_basesoc_sdram_bankmachine2_sink_sink_valid = main_basesoc_sdram_bankmachine2_source_valid;
assign main_basesoc_sdram_bankmachine2_source_ready = main_basesoc_sdram_bankmachine2_sink_sink_ready;
assign main_basesoc_sdram_bankmachine2_sink_sink_first = main_basesoc_sdram_bankmachine2_source_first;
assign main_basesoc_sdram_bankmachine2_sink_sink_last = main_basesoc_sdram_bankmachine2_source_last;
assign main_basesoc_sdram_bankmachine2_sink_sink_payload_we = main_basesoc_sdram_bankmachine2_source_payload_we;
assign main_basesoc_sdram_bankmachine2_sink_sink_payload_addr = main_basesoc_sdram_bankmachine2_source_payload_addr;
assign main_basesoc_sdram_bankmachine2_source_source_ready = (main_basesoc_sdram_bankmachine2_req_wdata_ready | main_basesoc_sdram_bankmachine2_req_rdata_valid);
assign main_basesoc_sdram_bankmachine2_req_lock = (main_basesoc_sdram_bankmachine2_source_valid | main_basesoc_sdram_bankmachine2_source_source_valid);
assign main_basesoc_sdram_bankmachine2_row_hit = (main_basesoc_sdram_bankmachine2_row == main_basesoc_sdram_bankmachine2_source_source_payload_addr[21:7]);
assign main_basesoc_sdram_bankmachine2_cmd_payload_ba = 2'd2;
always @(*) begin
    main_basesoc_sdram_bankmachine2_cmd_payload_a <= 15'd0;
    if (main_basesoc_sdram_bankmachine2_row_col_n_addr_sel) begin
        main_basesoc_sdram_bankmachine2_cmd_payload_a <= main_basesoc_sdram_bankmachine2_source_source_payload_addr[21:7];
    end else begin
        main_basesoc_sdram_bankmachine2_cmd_payload_a <= ((main_basesoc_sdram_bankmachine2_auto_precharge <<< 4'd10) | {main_basesoc_sdram_bankmachine2_source_source_payload_addr[6:0], {3{1'd0}}});
    end
end
assign main_basesoc_sdram_bankmachine2_twtpcon_valid = ((main_basesoc_sdram_bankmachine2_cmd_valid & main_basesoc_sdram_bankmachine2_cmd_ready) & main_basesoc_sdram_bankmachine2_cmd_payload_is_write);
assign main_basesoc_sdram_bankmachine2_trccon_valid = ((main_basesoc_sdram_bankmachine2_cmd_valid & main_basesoc_sdram_bankmachine2_cmd_ready) & main_basesoc_sdram_bankmachine2_row_open);
assign main_basesoc_sdram_bankmachine2_trascon_valid = ((main_basesoc_sdram_bankmachine2_cmd_valid & main_basesoc_sdram_bankmachine2_cmd_ready) & main_basesoc_sdram_bankmachine2_row_open);
always @(*) begin
    main_basesoc_sdram_bankmachine2_auto_precharge <= 1'd0;
    if ((main_basesoc_sdram_bankmachine2_source_valid & main_basesoc_sdram_bankmachine2_source_source_valid)) begin
        if ((main_basesoc_sdram_bankmachine2_source_payload_addr[21:7] != main_basesoc_sdram_bankmachine2_source_source_payload_addr[21:7])) begin
            main_basesoc_sdram_bankmachine2_auto_precharge <= (main_basesoc_sdram_bankmachine2_row_close == 1'd0);
        end
    end
end
assign main_basesoc_sdram_bankmachine2_syncfifo2_din = {main_basesoc_sdram_bankmachine2_fifo_in_last, main_basesoc_sdram_bankmachine2_fifo_in_first, main_basesoc_sdram_bankmachine2_fifo_in_payload_addr, main_basesoc_sdram_bankmachine2_fifo_in_payload_we};
assign {main_basesoc_sdram_bankmachine2_fifo_out_last, main_basesoc_sdram_bankmachine2_fifo_out_first, main_basesoc_sdram_bankmachine2_fifo_out_payload_addr, main_basesoc_sdram_bankmachine2_fifo_out_payload_we} = main_basesoc_sdram_bankmachine2_syncfifo2_dout;
assign main_basesoc_sdram_bankmachine2_sink_ready = main_basesoc_sdram_bankmachine2_syncfifo2_writable;
assign main_basesoc_sdram_bankmachine2_syncfifo2_we = main_basesoc_sdram_bankmachine2_sink_valid;
assign main_basesoc_sdram_bankmachine2_fifo_in_first = main_basesoc_sdram_bankmachine2_sink_first;
assign main_basesoc_sdram_bankmachine2_fifo_in_last = main_basesoc_sdram_bankmachine2_sink_last;
assign main_basesoc_sdram_bankmachine2_fifo_in_payload_we = main_basesoc_sdram_bankmachine2_sink_payload_we;
assign main_basesoc_sdram_bankmachine2_fifo_in_payload_addr = main_basesoc_sdram_bankmachine2_sink_payload_addr;
assign main_basesoc_sdram_bankmachine2_source_valid = main_basesoc_sdram_bankmachine2_syncfifo2_readable;
assign main_basesoc_sdram_bankmachine2_source_first = main_basesoc_sdram_bankmachine2_fifo_out_first;
assign main_basesoc_sdram_bankmachine2_source_last = main_basesoc_sdram_bankmachine2_fifo_out_last;
assign main_basesoc_sdram_bankmachine2_source_payload_we = main_basesoc_sdram_bankmachine2_fifo_out_payload_we;
assign main_basesoc_sdram_bankmachine2_source_payload_addr = main_basesoc_sdram_bankmachine2_fifo_out_payload_addr;
assign main_basesoc_sdram_bankmachine2_syncfifo2_re = main_basesoc_sdram_bankmachine2_source_ready;
always @(*) begin
    main_basesoc_sdram_bankmachine2_wrport_adr <= 3'd0;
    if (main_basesoc_sdram_bankmachine2_replace) begin
        main_basesoc_sdram_bankmachine2_wrport_adr <= (main_basesoc_sdram_bankmachine2_produce - 1'd1);
    end else begin
        main_basesoc_sdram_bankmachine2_wrport_adr <= main_basesoc_sdram_bankmachine2_produce;
    end
end
assign main_basesoc_sdram_bankmachine2_wrport_dat_w = main_basesoc_sdram_bankmachine2_syncfifo2_din;
assign main_basesoc_sdram_bankmachine2_wrport_we = (main_basesoc_sdram_bankmachine2_syncfifo2_we & (main_basesoc_sdram_bankmachine2_syncfifo2_writable | main_basesoc_sdram_bankmachine2_replace));
assign main_basesoc_sdram_bankmachine2_do_read = (main_basesoc_sdram_bankmachine2_syncfifo2_readable & main_basesoc_sdram_bankmachine2_syncfifo2_re);
assign main_basesoc_sdram_bankmachine2_rdport_adr = main_basesoc_sdram_bankmachine2_consume;
assign main_basesoc_sdram_bankmachine2_syncfifo2_dout = main_basesoc_sdram_bankmachine2_rdport_dat_r;
assign main_basesoc_sdram_bankmachine2_syncfifo2_writable = (main_basesoc_sdram_bankmachine2_level != 4'd8);
assign main_basesoc_sdram_bankmachine2_syncfifo2_readable = (main_basesoc_sdram_bankmachine2_level != 1'd0);
assign main_basesoc_sdram_bankmachine2_pipe_valid_sink_ready = ((~main_basesoc_sdram_bankmachine2_pipe_valid_source_valid) | main_basesoc_sdram_bankmachine2_pipe_valid_source_ready);
assign main_basesoc_sdram_bankmachine2_pipe_valid_sink_valid = main_basesoc_sdram_bankmachine2_sink_sink_valid;
assign main_basesoc_sdram_bankmachine2_sink_sink_ready = main_basesoc_sdram_bankmachine2_pipe_valid_sink_ready;
assign main_basesoc_sdram_bankmachine2_pipe_valid_sink_first = main_basesoc_sdram_bankmachine2_sink_sink_first;
assign main_basesoc_sdram_bankmachine2_pipe_valid_sink_last = main_basesoc_sdram_bankmachine2_sink_sink_last;
assign main_basesoc_sdram_bankmachine2_pipe_valid_sink_payload_we = main_basesoc_sdram_bankmachine2_sink_sink_payload_we;
assign main_basesoc_sdram_bankmachine2_pipe_valid_sink_payload_addr = main_basesoc_sdram_bankmachine2_sink_sink_payload_addr;
assign main_basesoc_sdram_bankmachine2_source_source_valid = main_basesoc_sdram_bankmachine2_pipe_valid_source_valid;
assign main_basesoc_sdram_bankmachine2_pipe_valid_source_ready = main_basesoc_sdram_bankmachine2_source_source_ready;
assign main_basesoc_sdram_bankmachine2_source_source_first = main_basesoc_sdram_bankmachine2_pipe_valid_source_first;
assign main_basesoc_sdram_bankmachine2_source_source_last = main_basesoc_sdram_bankmachine2_pipe_valid_source_last;
assign main_basesoc_sdram_bankmachine2_source_source_payload_we = main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_we;
assign main_basesoc_sdram_bankmachine2_source_source_payload_addr = main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr;
always @(*) begin
    builder_bankmachine2_next_state <= 3'd0;
    main_basesoc_sdram_bankmachine2_cmd_payload_cas <= 1'd0;
    main_basesoc_sdram_bankmachine2_cmd_payload_is_cmd <= 1'd0;
    main_basesoc_sdram_bankmachine2_cmd_payload_is_read <= 1'd0;
    main_basesoc_sdram_bankmachine2_cmd_payload_is_write <= 1'd0;
    main_basesoc_sdram_bankmachine2_cmd_payload_ras <= 1'd0;
    main_basesoc_sdram_bankmachine2_cmd_payload_we <= 1'd0;
    main_basesoc_sdram_bankmachine2_cmd_valid <= 1'd0;
    main_basesoc_sdram_bankmachine2_refresh_gnt <= 1'd0;
    main_basesoc_sdram_bankmachine2_req_rdata_valid <= 1'd0;
    main_basesoc_sdram_bankmachine2_req_wdata_ready <= 1'd0;
    main_basesoc_sdram_bankmachine2_row_close <= 1'd0;
    main_basesoc_sdram_bankmachine2_row_col_n_addr_sel <= 1'd0;
    main_basesoc_sdram_bankmachine2_row_open <= 1'd0;
    builder_bankmachine2_next_state <= builder_bankmachine2_state;
    case (builder_bankmachine2_state)
        1'd1: begin
            if ((main_basesoc_sdram_bankmachine2_twtpcon_ready & main_basesoc_sdram_bankmachine2_trascon_ready)) begin
                main_basesoc_sdram_bankmachine2_cmd_valid <= 1'd1;
                if (main_basesoc_sdram_bankmachine2_cmd_ready) begin
                    builder_bankmachine2_next_state <= 3'd5;
                end
                main_basesoc_sdram_bankmachine2_cmd_payload_ras <= 1'd1;
                main_basesoc_sdram_bankmachine2_cmd_payload_we <= 1'd1;
                main_basesoc_sdram_bankmachine2_cmd_payload_is_cmd <= 1'd1;
            end
            main_basesoc_sdram_bankmachine2_row_close <= 1'd1;
        end
        2'd2: begin
            if ((main_basesoc_sdram_bankmachine2_twtpcon_ready & main_basesoc_sdram_bankmachine2_trascon_ready)) begin
                builder_bankmachine2_next_state <= 3'd5;
            end
            main_basesoc_sdram_bankmachine2_row_close <= 1'd1;
        end
        2'd3: begin
            if (main_basesoc_sdram_bankmachine2_trccon_ready) begin
                main_basesoc_sdram_bankmachine2_row_col_n_addr_sel <= 1'd1;
                main_basesoc_sdram_bankmachine2_row_open <= 1'd1;
                main_basesoc_sdram_bankmachine2_cmd_valid <= 1'd1;
                main_basesoc_sdram_bankmachine2_cmd_payload_is_cmd <= 1'd1;
                if (main_basesoc_sdram_bankmachine2_cmd_ready) begin
                    builder_bankmachine2_next_state <= 3'd6;
                end
                main_basesoc_sdram_bankmachine2_cmd_payload_ras <= 1'd1;
            end
        end
        3'd4: begin
            if (main_basesoc_sdram_bankmachine2_twtpcon_ready) begin
                main_basesoc_sdram_bankmachine2_refresh_gnt <= 1'd1;
            end
            main_basesoc_sdram_bankmachine2_row_close <= 1'd1;
            main_basesoc_sdram_bankmachine2_cmd_payload_is_cmd <= 1'd1;
            if ((~main_basesoc_sdram_bankmachine2_refresh_req)) begin
                builder_bankmachine2_next_state <= 1'd0;
            end
        end
        3'd5: begin
            builder_bankmachine2_next_state <= 2'd3;
        end
        3'd6: begin
            builder_bankmachine2_next_state <= 1'd0;
        end
        default: begin
            if (main_basesoc_sdram_bankmachine2_refresh_req) begin
                builder_bankmachine2_next_state <= 3'd4;
            end else begin
                if (main_basesoc_sdram_bankmachine2_source_source_valid) begin
                    if (main_basesoc_sdram_bankmachine2_row_opened) begin
                        if (main_basesoc_sdram_bankmachine2_row_hit) begin
                            main_basesoc_sdram_bankmachine2_cmd_valid <= 1'd1;
                            if (main_basesoc_sdram_bankmachine2_source_source_payload_we) begin
                                main_basesoc_sdram_bankmachine2_req_wdata_ready <= main_basesoc_sdram_bankmachine2_cmd_ready;
                                main_basesoc_sdram_bankmachine2_cmd_payload_is_write <= 1'd1;
                                main_basesoc_sdram_bankmachine2_cmd_payload_we <= 1'd1;
                            end else begin
                                main_basesoc_sdram_bankmachine2_req_rdata_valid <= main_basesoc_sdram_bankmachine2_cmd_ready;
                                main_basesoc_sdram_bankmachine2_cmd_payload_is_read <= 1'd1;
                            end
                            main_basesoc_sdram_bankmachine2_cmd_payload_cas <= 1'd1;
                            if ((main_basesoc_sdram_bankmachine2_cmd_ready & main_basesoc_sdram_bankmachine2_auto_precharge)) begin
                                builder_bankmachine2_next_state <= 2'd2;
                            end
                        end else begin
                            builder_bankmachine2_next_state <= 1'd1;
                        end
                    end else begin
                        builder_bankmachine2_next_state <= 2'd3;
                    end
                end
            end
        end
    endcase
end
assign main_basesoc_sdram_bankmachine3_sink_valid = main_basesoc_sdram_bankmachine3_req_valid;
assign main_basesoc_sdram_bankmachine3_req_ready = main_basesoc_sdram_bankmachine3_sink_ready;
assign main_basesoc_sdram_bankmachine3_sink_payload_we = main_basesoc_sdram_bankmachine3_req_we;
assign main_basesoc_sdram_bankmachine3_sink_payload_addr = main_basesoc_sdram_bankmachine3_req_addr;
assign main_basesoc_sdram_bankmachine3_sink_sink_valid = main_basesoc_sdram_bankmachine3_source_valid;
assign main_basesoc_sdram_bankmachine3_source_ready = main_basesoc_sdram_bankmachine3_sink_sink_ready;
assign main_basesoc_sdram_bankmachine3_sink_sink_first = main_basesoc_sdram_bankmachine3_source_first;
assign main_basesoc_sdram_bankmachine3_sink_sink_last = main_basesoc_sdram_bankmachine3_source_last;
assign main_basesoc_sdram_bankmachine3_sink_sink_payload_we = main_basesoc_sdram_bankmachine3_source_payload_we;
assign main_basesoc_sdram_bankmachine3_sink_sink_payload_addr = main_basesoc_sdram_bankmachine3_source_payload_addr;
assign main_basesoc_sdram_bankmachine3_source_source_ready = (main_basesoc_sdram_bankmachine3_req_wdata_ready | main_basesoc_sdram_bankmachine3_req_rdata_valid);
assign main_basesoc_sdram_bankmachine3_req_lock = (main_basesoc_sdram_bankmachine3_source_valid | main_basesoc_sdram_bankmachine3_source_source_valid);
assign main_basesoc_sdram_bankmachine3_row_hit = (main_basesoc_sdram_bankmachine3_row == main_basesoc_sdram_bankmachine3_source_source_payload_addr[21:7]);
assign main_basesoc_sdram_bankmachine3_cmd_payload_ba = 2'd3;
always @(*) begin
    main_basesoc_sdram_bankmachine3_cmd_payload_a <= 15'd0;
    if (main_basesoc_sdram_bankmachine3_row_col_n_addr_sel) begin
        main_basesoc_sdram_bankmachine3_cmd_payload_a <= main_basesoc_sdram_bankmachine3_source_source_payload_addr[21:7];
    end else begin
        main_basesoc_sdram_bankmachine3_cmd_payload_a <= ((main_basesoc_sdram_bankmachine3_auto_precharge <<< 4'd10) | {main_basesoc_sdram_bankmachine3_source_source_payload_addr[6:0], {3{1'd0}}});
    end
end
assign main_basesoc_sdram_bankmachine3_twtpcon_valid = ((main_basesoc_sdram_bankmachine3_cmd_valid & main_basesoc_sdram_bankmachine3_cmd_ready) & main_basesoc_sdram_bankmachine3_cmd_payload_is_write);
assign main_basesoc_sdram_bankmachine3_trccon_valid = ((main_basesoc_sdram_bankmachine3_cmd_valid & main_basesoc_sdram_bankmachine3_cmd_ready) & main_basesoc_sdram_bankmachine3_row_open);
assign main_basesoc_sdram_bankmachine3_trascon_valid = ((main_basesoc_sdram_bankmachine3_cmd_valid & main_basesoc_sdram_bankmachine3_cmd_ready) & main_basesoc_sdram_bankmachine3_row_open);
always @(*) begin
    main_basesoc_sdram_bankmachine3_auto_precharge <= 1'd0;
    if ((main_basesoc_sdram_bankmachine3_source_valid & main_basesoc_sdram_bankmachine3_source_source_valid)) begin
        if ((main_basesoc_sdram_bankmachine3_source_payload_addr[21:7] != main_basesoc_sdram_bankmachine3_source_source_payload_addr[21:7])) begin
            main_basesoc_sdram_bankmachine3_auto_precharge <= (main_basesoc_sdram_bankmachine3_row_close == 1'd0);
        end
    end
end
assign main_basesoc_sdram_bankmachine3_syncfifo3_din = {main_basesoc_sdram_bankmachine3_fifo_in_last, main_basesoc_sdram_bankmachine3_fifo_in_first, main_basesoc_sdram_bankmachine3_fifo_in_payload_addr, main_basesoc_sdram_bankmachine3_fifo_in_payload_we};
assign {main_basesoc_sdram_bankmachine3_fifo_out_last, main_basesoc_sdram_bankmachine3_fifo_out_first, main_basesoc_sdram_bankmachine3_fifo_out_payload_addr, main_basesoc_sdram_bankmachine3_fifo_out_payload_we} = main_basesoc_sdram_bankmachine3_syncfifo3_dout;
assign main_basesoc_sdram_bankmachine3_sink_ready = main_basesoc_sdram_bankmachine3_syncfifo3_writable;
assign main_basesoc_sdram_bankmachine3_syncfifo3_we = main_basesoc_sdram_bankmachine3_sink_valid;
assign main_basesoc_sdram_bankmachine3_fifo_in_first = main_basesoc_sdram_bankmachine3_sink_first;
assign main_basesoc_sdram_bankmachine3_fifo_in_last = main_basesoc_sdram_bankmachine3_sink_last;
assign main_basesoc_sdram_bankmachine3_fifo_in_payload_we = main_basesoc_sdram_bankmachine3_sink_payload_we;
assign main_basesoc_sdram_bankmachine3_fifo_in_payload_addr = main_basesoc_sdram_bankmachine3_sink_payload_addr;
assign main_basesoc_sdram_bankmachine3_source_valid = main_basesoc_sdram_bankmachine3_syncfifo3_readable;
assign main_basesoc_sdram_bankmachine3_source_first = main_basesoc_sdram_bankmachine3_fifo_out_first;
assign main_basesoc_sdram_bankmachine3_source_last = main_basesoc_sdram_bankmachine3_fifo_out_last;
assign main_basesoc_sdram_bankmachine3_source_payload_we = main_basesoc_sdram_bankmachine3_fifo_out_payload_we;
assign main_basesoc_sdram_bankmachine3_source_payload_addr = main_basesoc_sdram_bankmachine3_fifo_out_payload_addr;
assign main_basesoc_sdram_bankmachine3_syncfifo3_re = main_basesoc_sdram_bankmachine3_source_ready;
always @(*) begin
    main_basesoc_sdram_bankmachine3_wrport_adr <= 3'd0;
    if (main_basesoc_sdram_bankmachine3_replace) begin
        main_basesoc_sdram_bankmachine3_wrport_adr <= (main_basesoc_sdram_bankmachine3_produce - 1'd1);
    end else begin
        main_basesoc_sdram_bankmachine3_wrport_adr <= main_basesoc_sdram_bankmachine3_produce;
    end
end
assign main_basesoc_sdram_bankmachine3_wrport_dat_w = main_basesoc_sdram_bankmachine3_syncfifo3_din;
assign main_basesoc_sdram_bankmachine3_wrport_we = (main_basesoc_sdram_bankmachine3_syncfifo3_we & (main_basesoc_sdram_bankmachine3_syncfifo3_writable | main_basesoc_sdram_bankmachine3_replace));
assign main_basesoc_sdram_bankmachine3_do_read = (main_basesoc_sdram_bankmachine3_syncfifo3_readable & main_basesoc_sdram_bankmachine3_syncfifo3_re);
assign main_basesoc_sdram_bankmachine3_rdport_adr = main_basesoc_sdram_bankmachine3_consume;
assign main_basesoc_sdram_bankmachine3_syncfifo3_dout = main_basesoc_sdram_bankmachine3_rdport_dat_r;
assign main_basesoc_sdram_bankmachine3_syncfifo3_writable = (main_basesoc_sdram_bankmachine3_level != 4'd8);
assign main_basesoc_sdram_bankmachine3_syncfifo3_readable = (main_basesoc_sdram_bankmachine3_level != 1'd0);
assign main_basesoc_sdram_bankmachine3_pipe_valid_sink_ready = ((~main_basesoc_sdram_bankmachine3_pipe_valid_source_valid) | main_basesoc_sdram_bankmachine3_pipe_valid_source_ready);
assign main_basesoc_sdram_bankmachine3_pipe_valid_sink_valid = main_basesoc_sdram_bankmachine3_sink_sink_valid;
assign main_basesoc_sdram_bankmachine3_sink_sink_ready = main_basesoc_sdram_bankmachine3_pipe_valid_sink_ready;
assign main_basesoc_sdram_bankmachine3_pipe_valid_sink_first = main_basesoc_sdram_bankmachine3_sink_sink_first;
assign main_basesoc_sdram_bankmachine3_pipe_valid_sink_last = main_basesoc_sdram_bankmachine3_sink_sink_last;
assign main_basesoc_sdram_bankmachine3_pipe_valid_sink_payload_we = main_basesoc_sdram_bankmachine3_sink_sink_payload_we;
assign main_basesoc_sdram_bankmachine3_pipe_valid_sink_payload_addr = main_basesoc_sdram_bankmachine3_sink_sink_payload_addr;
assign main_basesoc_sdram_bankmachine3_source_source_valid = main_basesoc_sdram_bankmachine3_pipe_valid_source_valid;
assign main_basesoc_sdram_bankmachine3_pipe_valid_source_ready = main_basesoc_sdram_bankmachine3_source_source_ready;
assign main_basesoc_sdram_bankmachine3_source_source_first = main_basesoc_sdram_bankmachine3_pipe_valid_source_first;
assign main_basesoc_sdram_bankmachine3_source_source_last = main_basesoc_sdram_bankmachine3_pipe_valid_source_last;
assign main_basesoc_sdram_bankmachine3_source_source_payload_we = main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_we;
assign main_basesoc_sdram_bankmachine3_source_source_payload_addr = main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr;
always @(*) begin
    builder_bankmachine3_next_state <= 3'd0;
    main_basesoc_sdram_bankmachine3_cmd_payload_cas <= 1'd0;
    main_basesoc_sdram_bankmachine3_cmd_payload_is_cmd <= 1'd0;
    main_basesoc_sdram_bankmachine3_cmd_payload_is_read <= 1'd0;
    main_basesoc_sdram_bankmachine3_cmd_payload_is_write <= 1'd0;
    main_basesoc_sdram_bankmachine3_cmd_payload_ras <= 1'd0;
    main_basesoc_sdram_bankmachine3_cmd_payload_we <= 1'd0;
    main_basesoc_sdram_bankmachine3_cmd_valid <= 1'd0;
    main_basesoc_sdram_bankmachine3_refresh_gnt <= 1'd0;
    main_basesoc_sdram_bankmachine3_req_rdata_valid <= 1'd0;
    main_basesoc_sdram_bankmachine3_req_wdata_ready <= 1'd0;
    main_basesoc_sdram_bankmachine3_row_close <= 1'd0;
    main_basesoc_sdram_bankmachine3_row_col_n_addr_sel <= 1'd0;
    main_basesoc_sdram_bankmachine3_row_open <= 1'd0;
    builder_bankmachine3_next_state <= builder_bankmachine3_state;
    case (builder_bankmachine3_state)
        1'd1: begin
            if ((main_basesoc_sdram_bankmachine3_twtpcon_ready & main_basesoc_sdram_bankmachine3_trascon_ready)) begin
                main_basesoc_sdram_bankmachine3_cmd_valid <= 1'd1;
                if (main_basesoc_sdram_bankmachine3_cmd_ready) begin
                    builder_bankmachine3_next_state <= 3'd5;
                end
                main_basesoc_sdram_bankmachine3_cmd_payload_ras <= 1'd1;
                main_basesoc_sdram_bankmachine3_cmd_payload_we <= 1'd1;
                main_basesoc_sdram_bankmachine3_cmd_payload_is_cmd <= 1'd1;
            end
            main_basesoc_sdram_bankmachine3_row_close <= 1'd1;
        end
        2'd2: begin
            if ((main_basesoc_sdram_bankmachine3_twtpcon_ready & main_basesoc_sdram_bankmachine3_trascon_ready)) begin
                builder_bankmachine3_next_state <= 3'd5;
            end
            main_basesoc_sdram_bankmachine3_row_close <= 1'd1;
        end
        2'd3: begin
            if (main_basesoc_sdram_bankmachine3_trccon_ready) begin
                main_basesoc_sdram_bankmachine3_row_col_n_addr_sel <= 1'd1;
                main_basesoc_sdram_bankmachine3_row_open <= 1'd1;
                main_basesoc_sdram_bankmachine3_cmd_valid <= 1'd1;
                main_basesoc_sdram_bankmachine3_cmd_payload_is_cmd <= 1'd1;
                if (main_basesoc_sdram_bankmachine3_cmd_ready) begin
                    builder_bankmachine3_next_state <= 3'd6;
                end
                main_basesoc_sdram_bankmachine3_cmd_payload_ras <= 1'd1;
            end
        end
        3'd4: begin
            if (main_basesoc_sdram_bankmachine3_twtpcon_ready) begin
                main_basesoc_sdram_bankmachine3_refresh_gnt <= 1'd1;
            end
            main_basesoc_sdram_bankmachine3_row_close <= 1'd1;
            main_basesoc_sdram_bankmachine3_cmd_payload_is_cmd <= 1'd1;
            if ((~main_basesoc_sdram_bankmachine3_refresh_req)) begin
                builder_bankmachine3_next_state <= 1'd0;
            end
        end
        3'd5: begin
            builder_bankmachine3_next_state <= 2'd3;
        end
        3'd6: begin
            builder_bankmachine3_next_state <= 1'd0;
        end
        default: begin
            if (main_basesoc_sdram_bankmachine3_refresh_req) begin
                builder_bankmachine3_next_state <= 3'd4;
            end else begin
                if (main_basesoc_sdram_bankmachine3_source_source_valid) begin
                    if (main_basesoc_sdram_bankmachine3_row_opened) begin
                        if (main_basesoc_sdram_bankmachine3_row_hit) begin
                            main_basesoc_sdram_bankmachine3_cmd_valid <= 1'd1;
                            if (main_basesoc_sdram_bankmachine3_source_source_payload_we) begin
                                main_basesoc_sdram_bankmachine3_req_wdata_ready <= main_basesoc_sdram_bankmachine3_cmd_ready;
                                main_basesoc_sdram_bankmachine3_cmd_payload_is_write <= 1'd1;
                                main_basesoc_sdram_bankmachine3_cmd_payload_we <= 1'd1;
                            end else begin
                                main_basesoc_sdram_bankmachine3_req_rdata_valid <= main_basesoc_sdram_bankmachine3_cmd_ready;
                                main_basesoc_sdram_bankmachine3_cmd_payload_is_read <= 1'd1;
                            end
                            main_basesoc_sdram_bankmachine3_cmd_payload_cas <= 1'd1;
                            if ((main_basesoc_sdram_bankmachine3_cmd_ready & main_basesoc_sdram_bankmachine3_auto_precharge)) begin
                                builder_bankmachine3_next_state <= 2'd2;
                            end
                        end else begin
                            builder_bankmachine3_next_state <= 1'd1;
                        end
                    end else begin
                        builder_bankmachine3_next_state <= 2'd3;
                    end
                end
            end
        end
    endcase
end
assign main_basesoc_sdram_bankmachine4_sink_valid = main_basesoc_sdram_bankmachine4_req_valid;
assign main_basesoc_sdram_bankmachine4_req_ready = main_basesoc_sdram_bankmachine4_sink_ready;
assign main_basesoc_sdram_bankmachine4_sink_payload_we = main_basesoc_sdram_bankmachine4_req_we;
assign main_basesoc_sdram_bankmachine4_sink_payload_addr = main_basesoc_sdram_bankmachine4_req_addr;
assign main_basesoc_sdram_bankmachine4_sink_sink_valid = main_basesoc_sdram_bankmachine4_source_valid;
assign main_basesoc_sdram_bankmachine4_source_ready = main_basesoc_sdram_bankmachine4_sink_sink_ready;
assign main_basesoc_sdram_bankmachine4_sink_sink_first = main_basesoc_sdram_bankmachine4_source_first;
assign main_basesoc_sdram_bankmachine4_sink_sink_last = main_basesoc_sdram_bankmachine4_source_last;
assign main_basesoc_sdram_bankmachine4_sink_sink_payload_we = main_basesoc_sdram_bankmachine4_source_payload_we;
assign main_basesoc_sdram_bankmachine4_sink_sink_payload_addr = main_basesoc_sdram_bankmachine4_source_payload_addr;
assign main_basesoc_sdram_bankmachine4_source_source_ready = (main_basesoc_sdram_bankmachine4_req_wdata_ready | main_basesoc_sdram_bankmachine4_req_rdata_valid);
assign main_basesoc_sdram_bankmachine4_req_lock = (main_basesoc_sdram_bankmachine4_source_valid | main_basesoc_sdram_bankmachine4_source_source_valid);
assign main_basesoc_sdram_bankmachine4_row_hit = (main_basesoc_sdram_bankmachine4_row == main_basesoc_sdram_bankmachine4_source_source_payload_addr[21:7]);
assign main_basesoc_sdram_bankmachine4_cmd_payload_ba = 3'd4;
always @(*) begin
    main_basesoc_sdram_bankmachine4_cmd_payload_a <= 15'd0;
    if (main_basesoc_sdram_bankmachine4_row_col_n_addr_sel) begin
        main_basesoc_sdram_bankmachine4_cmd_payload_a <= main_basesoc_sdram_bankmachine4_source_source_payload_addr[21:7];
    end else begin
        main_basesoc_sdram_bankmachine4_cmd_payload_a <= ((main_basesoc_sdram_bankmachine4_auto_precharge <<< 4'd10) | {main_basesoc_sdram_bankmachine4_source_source_payload_addr[6:0], {3{1'd0}}});
    end
end
assign main_basesoc_sdram_bankmachine4_twtpcon_valid = ((main_basesoc_sdram_bankmachine4_cmd_valid & main_basesoc_sdram_bankmachine4_cmd_ready) & main_basesoc_sdram_bankmachine4_cmd_payload_is_write);
assign main_basesoc_sdram_bankmachine4_trccon_valid = ((main_basesoc_sdram_bankmachine4_cmd_valid & main_basesoc_sdram_bankmachine4_cmd_ready) & main_basesoc_sdram_bankmachine4_row_open);
assign main_basesoc_sdram_bankmachine4_trascon_valid = ((main_basesoc_sdram_bankmachine4_cmd_valid & main_basesoc_sdram_bankmachine4_cmd_ready) & main_basesoc_sdram_bankmachine4_row_open);
always @(*) begin
    main_basesoc_sdram_bankmachine4_auto_precharge <= 1'd0;
    if ((main_basesoc_sdram_bankmachine4_source_valid & main_basesoc_sdram_bankmachine4_source_source_valid)) begin
        if ((main_basesoc_sdram_bankmachine4_source_payload_addr[21:7] != main_basesoc_sdram_bankmachine4_source_source_payload_addr[21:7])) begin
            main_basesoc_sdram_bankmachine4_auto_precharge <= (main_basesoc_sdram_bankmachine4_row_close == 1'd0);
        end
    end
end
assign main_basesoc_sdram_bankmachine4_syncfifo4_din = {main_basesoc_sdram_bankmachine4_fifo_in_last, main_basesoc_sdram_bankmachine4_fifo_in_first, main_basesoc_sdram_bankmachine4_fifo_in_payload_addr, main_basesoc_sdram_bankmachine4_fifo_in_payload_we};
assign {main_basesoc_sdram_bankmachine4_fifo_out_last, main_basesoc_sdram_bankmachine4_fifo_out_first, main_basesoc_sdram_bankmachine4_fifo_out_payload_addr, main_basesoc_sdram_bankmachine4_fifo_out_payload_we} = main_basesoc_sdram_bankmachine4_syncfifo4_dout;
assign main_basesoc_sdram_bankmachine4_sink_ready = main_basesoc_sdram_bankmachine4_syncfifo4_writable;
assign main_basesoc_sdram_bankmachine4_syncfifo4_we = main_basesoc_sdram_bankmachine4_sink_valid;
assign main_basesoc_sdram_bankmachine4_fifo_in_first = main_basesoc_sdram_bankmachine4_sink_first;
assign main_basesoc_sdram_bankmachine4_fifo_in_last = main_basesoc_sdram_bankmachine4_sink_last;
assign main_basesoc_sdram_bankmachine4_fifo_in_payload_we = main_basesoc_sdram_bankmachine4_sink_payload_we;
assign main_basesoc_sdram_bankmachine4_fifo_in_payload_addr = main_basesoc_sdram_bankmachine4_sink_payload_addr;
assign main_basesoc_sdram_bankmachine4_source_valid = main_basesoc_sdram_bankmachine4_syncfifo4_readable;
assign main_basesoc_sdram_bankmachine4_source_first = main_basesoc_sdram_bankmachine4_fifo_out_first;
assign main_basesoc_sdram_bankmachine4_source_last = main_basesoc_sdram_bankmachine4_fifo_out_last;
assign main_basesoc_sdram_bankmachine4_source_payload_we = main_basesoc_sdram_bankmachine4_fifo_out_payload_we;
assign main_basesoc_sdram_bankmachine4_source_payload_addr = main_basesoc_sdram_bankmachine4_fifo_out_payload_addr;
assign main_basesoc_sdram_bankmachine4_syncfifo4_re = main_basesoc_sdram_bankmachine4_source_ready;
always @(*) begin
    main_basesoc_sdram_bankmachine4_wrport_adr <= 3'd0;
    if (main_basesoc_sdram_bankmachine4_replace) begin
        main_basesoc_sdram_bankmachine4_wrport_adr <= (main_basesoc_sdram_bankmachine4_produce - 1'd1);
    end else begin
        main_basesoc_sdram_bankmachine4_wrport_adr <= main_basesoc_sdram_bankmachine4_produce;
    end
end
assign main_basesoc_sdram_bankmachine4_wrport_dat_w = main_basesoc_sdram_bankmachine4_syncfifo4_din;
assign main_basesoc_sdram_bankmachine4_wrport_we = (main_basesoc_sdram_bankmachine4_syncfifo4_we & (main_basesoc_sdram_bankmachine4_syncfifo4_writable | main_basesoc_sdram_bankmachine4_replace));
assign main_basesoc_sdram_bankmachine4_do_read = (main_basesoc_sdram_bankmachine4_syncfifo4_readable & main_basesoc_sdram_bankmachine4_syncfifo4_re);
assign main_basesoc_sdram_bankmachine4_rdport_adr = main_basesoc_sdram_bankmachine4_consume;
assign main_basesoc_sdram_bankmachine4_syncfifo4_dout = main_basesoc_sdram_bankmachine4_rdport_dat_r;
assign main_basesoc_sdram_bankmachine4_syncfifo4_writable = (main_basesoc_sdram_bankmachine4_level != 4'd8);
assign main_basesoc_sdram_bankmachine4_syncfifo4_readable = (main_basesoc_sdram_bankmachine4_level != 1'd0);
assign main_basesoc_sdram_bankmachine4_pipe_valid_sink_ready = ((~main_basesoc_sdram_bankmachine4_pipe_valid_source_valid) | main_basesoc_sdram_bankmachine4_pipe_valid_source_ready);
assign main_basesoc_sdram_bankmachine4_pipe_valid_sink_valid = main_basesoc_sdram_bankmachine4_sink_sink_valid;
assign main_basesoc_sdram_bankmachine4_sink_sink_ready = main_basesoc_sdram_bankmachine4_pipe_valid_sink_ready;
assign main_basesoc_sdram_bankmachine4_pipe_valid_sink_first = main_basesoc_sdram_bankmachine4_sink_sink_first;
assign main_basesoc_sdram_bankmachine4_pipe_valid_sink_last = main_basesoc_sdram_bankmachine4_sink_sink_last;
assign main_basesoc_sdram_bankmachine4_pipe_valid_sink_payload_we = main_basesoc_sdram_bankmachine4_sink_sink_payload_we;
assign main_basesoc_sdram_bankmachine4_pipe_valid_sink_payload_addr = main_basesoc_sdram_bankmachine4_sink_sink_payload_addr;
assign main_basesoc_sdram_bankmachine4_source_source_valid = main_basesoc_sdram_bankmachine4_pipe_valid_source_valid;
assign main_basesoc_sdram_bankmachine4_pipe_valid_source_ready = main_basesoc_sdram_bankmachine4_source_source_ready;
assign main_basesoc_sdram_bankmachine4_source_source_first = main_basesoc_sdram_bankmachine4_pipe_valid_source_first;
assign main_basesoc_sdram_bankmachine4_source_source_last = main_basesoc_sdram_bankmachine4_pipe_valid_source_last;
assign main_basesoc_sdram_bankmachine4_source_source_payload_we = main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_we;
assign main_basesoc_sdram_bankmachine4_source_source_payload_addr = main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr;
always @(*) begin
    builder_bankmachine4_next_state <= 3'd0;
    main_basesoc_sdram_bankmachine4_cmd_payload_cas <= 1'd0;
    main_basesoc_sdram_bankmachine4_cmd_payload_is_cmd <= 1'd0;
    main_basesoc_sdram_bankmachine4_cmd_payload_is_read <= 1'd0;
    main_basesoc_sdram_bankmachine4_cmd_payload_is_write <= 1'd0;
    main_basesoc_sdram_bankmachine4_cmd_payload_ras <= 1'd0;
    main_basesoc_sdram_bankmachine4_cmd_payload_we <= 1'd0;
    main_basesoc_sdram_bankmachine4_cmd_valid <= 1'd0;
    main_basesoc_sdram_bankmachine4_refresh_gnt <= 1'd0;
    main_basesoc_sdram_bankmachine4_req_rdata_valid <= 1'd0;
    main_basesoc_sdram_bankmachine4_req_wdata_ready <= 1'd0;
    main_basesoc_sdram_bankmachine4_row_close <= 1'd0;
    main_basesoc_sdram_bankmachine4_row_col_n_addr_sel <= 1'd0;
    main_basesoc_sdram_bankmachine4_row_open <= 1'd0;
    builder_bankmachine4_next_state <= builder_bankmachine4_state;
    case (builder_bankmachine4_state)
        1'd1: begin
            if ((main_basesoc_sdram_bankmachine4_twtpcon_ready & main_basesoc_sdram_bankmachine4_trascon_ready)) begin
                main_basesoc_sdram_bankmachine4_cmd_valid <= 1'd1;
                if (main_basesoc_sdram_bankmachine4_cmd_ready) begin
                    builder_bankmachine4_next_state <= 3'd5;
                end
                main_basesoc_sdram_bankmachine4_cmd_payload_ras <= 1'd1;
                main_basesoc_sdram_bankmachine4_cmd_payload_we <= 1'd1;
                main_basesoc_sdram_bankmachine4_cmd_payload_is_cmd <= 1'd1;
            end
            main_basesoc_sdram_bankmachine4_row_close <= 1'd1;
        end
        2'd2: begin
            if ((main_basesoc_sdram_bankmachine4_twtpcon_ready & main_basesoc_sdram_bankmachine4_trascon_ready)) begin
                builder_bankmachine4_next_state <= 3'd5;
            end
            main_basesoc_sdram_bankmachine4_row_close <= 1'd1;
        end
        2'd3: begin
            if (main_basesoc_sdram_bankmachine4_trccon_ready) begin
                main_basesoc_sdram_bankmachine4_row_col_n_addr_sel <= 1'd1;
                main_basesoc_sdram_bankmachine4_row_open <= 1'd1;
                main_basesoc_sdram_bankmachine4_cmd_valid <= 1'd1;
                main_basesoc_sdram_bankmachine4_cmd_payload_is_cmd <= 1'd1;
                if (main_basesoc_sdram_bankmachine4_cmd_ready) begin
                    builder_bankmachine4_next_state <= 3'd6;
                end
                main_basesoc_sdram_bankmachine4_cmd_payload_ras <= 1'd1;
            end
        end
        3'd4: begin
            if (main_basesoc_sdram_bankmachine4_twtpcon_ready) begin
                main_basesoc_sdram_bankmachine4_refresh_gnt <= 1'd1;
            end
            main_basesoc_sdram_bankmachine4_row_close <= 1'd1;
            main_basesoc_sdram_bankmachine4_cmd_payload_is_cmd <= 1'd1;
            if ((~main_basesoc_sdram_bankmachine4_refresh_req)) begin
                builder_bankmachine4_next_state <= 1'd0;
            end
        end
        3'd5: begin
            builder_bankmachine4_next_state <= 2'd3;
        end
        3'd6: begin
            builder_bankmachine4_next_state <= 1'd0;
        end
        default: begin
            if (main_basesoc_sdram_bankmachine4_refresh_req) begin
                builder_bankmachine4_next_state <= 3'd4;
            end else begin
                if (main_basesoc_sdram_bankmachine4_source_source_valid) begin
                    if (main_basesoc_sdram_bankmachine4_row_opened) begin
                        if (main_basesoc_sdram_bankmachine4_row_hit) begin
                            main_basesoc_sdram_bankmachine4_cmd_valid <= 1'd1;
                            if (main_basesoc_sdram_bankmachine4_source_source_payload_we) begin
                                main_basesoc_sdram_bankmachine4_req_wdata_ready <= main_basesoc_sdram_bankmachine4_cmd_ready;
                                main_basesoc_sdram_bankmachine4_cmd_payload_is_write <= 1'd1;
                                main_basesoc_sdram_bankmachine4_cmd_payload_we <= 1'd1;
                            end else begin
                                main_basesoc_sdram_bankmachine4_req_rdata_valid <= main_basesoc_sdram_bankmachine4_cmd_ready;
                                main_basesoc_sdram_bankmachine4_cmd_payload_is_read <= 1'd1;
                            end
                            main_basesoc_sdram_bankmachine4_cmd_payload_cas <= 1'd1;
                            if ((main_basesoc_sdram_bankmachine4_cmd_ready & main_basesoc_sdram_bankmachine4_auto_precharge)) begin
                                builder_bankmachine4_next_state <= 2'd2;
                            end
                        end else begin
                            builder_bankmachine4_next_state <= 1'd1;
                        end
                    end else begin
                        builder_bankmachine4_next_state <= 2'd3;
                    end
                end
            end
        end
    endcase
end
assign main_basesoc_sdram_bankmachine5_sink_valid = main_basesoc_sdram_bankmachine5_req_valid;
assign main_basesoc_sdram_bankmachine5_req_ready = main_basesoc_sdram_bankmachine5_sink_ready;
assign main_basesoc_sdram_bankmachine5_sink_payload_we = main_basesoc_sdram_bankmachine5_req_we;
assign main_basesoc_sdram_bankmachine5_sink_payload_addr = main_basesoc_sdram_bankmachine5_req_addr;
assign main_basesoc_sdram_bankmachine5_sink_sink_valid = main_basesoc_sdram_bankmachine5_source_valid;
assign main_basesoc_sdram_bankmachine5_source_ready = main_basesoc_sdram_bankmachine5_sink_sink_ready;
assign main_basesoc_sdram_bankmachine5_sink_sink_first = main_basesoc_sdram_bankmachine5_source_first;
assign main_basesoc_sdram_bankmachine5_sink_sink_last = main_basesoc_sdram_bankmachine5_source_last;
assign main_basesoc_sdram_bankmachine5_sink_sink_payload_we = main_basesoc_sdram_bankmachine5_source_payload_we;
assign main_basesoc_sdram_bankmachine5_sink_sink_payload_addr = main_basesoc_sdram_bankmachine5_source_payload_addr;
assign main_basesoc_sdram_bankmachine5_source_source_ready = (main_basesoc_sdram_bankmachine5_req_wdata_ready | main_basesoc_sdram_bankmachine5_req_rdata_valid);
assign main_basesoc_sdram_bankmachine5_req_lock = (main_basesoc_sdram_bankmachine5_source_valid | main_basesoc_sdram_bankmachine5_source_source_valid);
assign main_basesoc_sdram_bankmachine5_row_hit = (main_basesoc_sdram_bankmachine5_row == main_basesoc_sdram_bankmachine5_source_source_payload_addr[21:7]);
assign main_basesoc_sdram_bankmachine5_cmd_payload_ba = 3'd5;
always @(*) begin
    main_basesoc_sdram_bankmachine5_cmd_payload_a <= 15'd0;
    if (main_basesoc_sdram_bankmachine5_row_col_n_addr_sel) begin
        main_basesoc_sdram_bankmachine5_cmd_payload_a <= main_basesoc_sdram_bankmachine5_source_source_payload_addr[21:7];
    end else begin
        main_basesoc_sdram_bankmachine5_cmd_payload_a <= ((main_basesoc_sdram_bankmachine5_auto_precharge <<< 4'd10) | {main_basesoc_sdram_bankmachine5_source_source_payload_addr[6:0], {3{1'd0}}});
    end
end
assign main_basesoc_sdram_bankmachine5_twtpcon_valid = ((main_basesoc_sdram_bankmachine5_cmd_valid & main_basesoc_sdram_bankmachine5_cmd_ready) & main_basesoc_sdram_bankmachine5_cmd_payload_is_write);
assign main_basesoc_sdram_bankmachine5_trccon_valid = ((main_basesoc_sdram_bankmachine5_cmd_valid & main_basesoc_sdram_bankmachine5_cmd_ready) & main_basesoc_sdram_bankmachine5_row_open);
assign main_basesoc_sdram_bankmachine5_trascon_valid = ((main_basesoc_sdram_bankmachine5_cmd_valid & main_basesoc_sdram_bankmachine5_cmd_ready) & main_basesoc_sdram_bankmachine5_row_open);
always @(*) begin
    main_basesoc_sdram_bankmachine5_auto_precharge <= 1'd0;
    if ((main_basesoc_sdram_bankmachine5_source_valid & main_basesoc_sdram_bankmachine5_source_source_valid)) begin
        if ((main_basesoc_sdram_bankmachine5_source_payload_addr[21:7] != main_basesoc_sdram_bankmachine5_source_source_payload_addr[21:7])) begin
            main_basesoc_sdram_bankmachine5_auto_precharge <= (main_basesoc_sdram_bankmachine5_row_close == 1'd0);
        end
    end
end
assign main_basesoc_sdram_bankmachine5_syncfifo5_din = {main_basesoc_sdram_bankmachine5_fifo_in_last, main_basesoc_sdram_bankmachine5_fifo_in_first, main_basesoc_sdram_bankmachine5_fifo_in_payload_addr, main_basesoc_sdram_bankmachine5_fifo_in_payload_we};
assign {main_basesoc_sdram_bankmachine5_fifo_out_last, main_basesoc_sdram_bankmachine5_fifo_out_first, main_basesoc_sdram_bankmachine5_fifo_out_payload_addr, main_basesoc_sdram_bankmachine5_fifo_out_payload_we} = main_basesoc_sdram_bankmachine5_syncfifo5_dout;
assign main_basesoc_sdram_bankmachine5_sink_ready = main_basesoc_sdram_bankmachine5_syncfifo5_writable;
assign main_basesoc_sdram_bankmachine5_syncfifo5_we = main_basesoc_sdram_bankmachine5_sink_valid;
assign main_basesoc_sdram_bankmachine5_fifo_in_first = main_basesoc_sdram_bankmachine5_sink_first;
assign main_basesoc_sdram_bankmachine5_fifo_in_last = main_basesoc_sdram_bankmachine5_sink_last;
assign main_basesoc_sdram_bankmachine5_fifo_in_payload_we = main_basesoc_sdram_bankmachine5_sink_payload_we;
assign main_basesoc_sdram_bankmachine5_fifo_in_payload_addr = main_basesoc_sdram_bankmachine5_sink_payload_addr;
assign main_basesoc_sdram_bankmachine5_source_valid = main_basesoc_sdram_bankmachine5_syncfifo5_readable;
assign main_basesoc_sdram_bankmachine5_source_first = main_basesoc_sdram_bankmachine5_fifo_out_first;
assign main_basesoc_sdram_bankmachine5_source_last = main_basesoc_sdram_bankmachine5_fifo_out_last;
assign main_basesoc_sdram_bankmachine5_source_payload_we = main_basesoc_sdram_bankmachine5_fifo_out_payload_we;
assign main_basesoc_sdram_bankmachine5_source_payload_addr = main_basesoc_sdram_bankmachine5_fifo_out_payload_addr;
assign main_basesoc_sdram_bankmachine5_syncfifo5_re = main_basesoc_sdram_bankmachine5_source_ready;
always @(*) begin
    main_basesoc_sdram_bankmachine5_wrport_adr <= 3'd0;
    if (main_basesoc_sdram_bankmachine5_replace) begin
        main_basesoc_sdram_bankmachine5_wrport_adr <= (main_basesoc_sdram_bankmachine5_produce - 1'd1);
    end else begin
        main_basesoc_sdram_bankmachine5_wrport_adr <= main_basesoc_sdram_bankmachine5_produce;
    end
end
assign main_basesoc_sdram_bankmachine5_wrport_dat_w = main_basesoc_sdram_bankmachine5_syncfifo5_din;
assign main_basesoc_sdram_bankmachine5_wrport_we = (main_basesoc_sdram_bankmachine5_syncfifo5_we & (main_basesoc_sdram_bankmachine5_syncfifo5_writable | main_basesoc_sdram_bankmachine5_replace));
assign main_basesoc_sdram_bankmachine5_do_read = (main_basesoc_sdram_bankmachine5_syncfifo5_readable & main_basesoc_sdram_bankmachine5_syncfifo5_re);
assign main_basesoc_sdram_bankmachine5_rdport_adr = main_basesoc_sdram_bankmachine5_consume;
assign main_basesoc_sdram_bankmachine5_syncfifo5_dout = main_basesoc_sdram_bankmachine5_rdport_dat_r;
assign main_basesoc_sdram_bankmachine5_syncfifo5_writable = (main_basesoc_sdram_bankmachine5_level != 4'd8);
assign main_basesoc_sdram_bankmachine5_syncfifo5_readable = (main_basesoc_sdram_bankmachine5_level != 1'd0);
assign main_basesoc_sdram_bankmachine5_pipe_valid_sink_ready = ((~main_basesoc_sdram_bankmachine5_pipe_valid_source_valid) | main_basesoc_sdram_bankmachine5_pipe_valid_source_ready);
assign main_basesoc_sdram_bankmachine5_pipe_valid_sink_valid = main_basesoc_sdram_bankmachine5_sink_sink_valid;
assign main_basesoc_sdram_bankmachine5_sink_sink_ready = main_basesoc_sdram_bankmachine5_pipe_valid_sink_ready;
assign main_basesoc_sdram_bankmachine5_pipe_valid_sink_first = main_basesoc_sdram_bankmachine5_sink_sink_first;
assign main_basesoc_sdram_bankmachine5_pipe_valid_sink_last = main_basesoc_sdram_bankmachine5_sink_sink_last;
assign main_basesoc_sdram_bankmachine5_pipe_valid_sink_payload_we = main_basesoc_sdram_bankmachine5_sink_sink_payload_we;
assign main_basesoc_sdram_bankmachine5_pipe_valid_sink_payload_addr = main_basesoc_sdram_bankmachine5_sink_sink_payload_addr;
assign main_basesoc_sdram_bankmachine5_source_source_valid = main_basesoc_sdram_bankmachine5_pipe_valid_source_valid;
assign main_basesoc_sdram_bankmachine5_pipe_valid_source_ready = main_basesoc_sdram_bankmachine5_source_source_ready;
assign main_basesoc_sdram_bankmachine5_source_source_first = main_basesoc_sdram_bankmachine5_pipe_valid_source_first;
assign main_basesoc_sdram_bankmachine5_source_source_last = main_basesoc_sdram_bankmachine5_pipe_valid_source_last;
assign main_basesoc_sdram_bankmachine5_source_source_payload_we = main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_we;
assign main_basesoc_sdram_bankmachine5_source_source_payload_addr = main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr;
always @(*) begin
    builder_bankmachine5_next_state <= 3'd0;
    main_basesoc_sdram_bankmachine5_cmd_payload_cas <= 1'd0;
    main_basesoc_sdram_bankmachine5_cmd_payload_is_cmd <= 1'd0;
    main_basesoc_sdram_bankmachine5_cmd_payload_is_read <= 1'd0;
    main_basesoc_sdram_bankmachine5_cmd_payload_is_write <= 1'd0;
    main_basesoc_sdram_bankmachine5_cmd_payload_ras <= 1'd0;
    main_basesoc_sdram_bankmachine5_cmd_payload_we <= 1'd0;
    main_basesoc_sdram_bankmachine5_cmd_valid <= 1'd0;
    main_basesoc_sdram_bankmachine5_refresh_gnt <= 1'd0;
    main_basesoc_sdram_bankmachine5_req_rdata_valid <= 1'd0;
    main_basesoc_sdram_bankmachine5_req_wdata_ready <= 1'd0;
    main_basesoc_sdram_bankmachine5_row_close <= 1'd0;
    main_basesoc_sdram_bankmachine5_row_col_n_addr_sel <= 1'd0;
    main_basesoc_sdram_bankmachine5_row_open <= 1'd0;
    builder_bankmachine5_next_state <= builder_bankmachine5_state;
    case (builder_bankmachine5_state)
        1'd1: begin
            if ((main_basesoc_sdram_bankmachine5_twtpcon_ready & main_basesoc_sdram_bankmachine5_trascon_ready)) begin
                main_basesoc_sdram_bankmachine5_cmd_valid <= 1'd1;
                if (main_basesoc_sdram_bankmachine5_cmd_ready) begin
                    builder_bankmachine5_next_state <= 3'd5;
                end
                main_basesoc_sdram_bankmachine5_cmd_payload_ras <= 1'd1;
                main_basesoc_sdram_bankmachine5_cmd_payload_we <= 1'd1;
                main_basesoc_sdram_bankmachine5_cmd_payload_is_cmd <= 1'd1;
            end
            main_basesoc_sdram_bankmachine5_row_close <= 1'd1;
        end
        2'd2: begin
            if ((main_basesoc_sdram_bankmachine5_twtpcon_ready & main_basesoc_sdram_bankmachine5_trascon_ready)) begin
                builder_bankmachine5_next_state <= 3'd5;
            end
            main_basesoc_sdram_bankmachine5_row_close <= 1'd1;
        end
        2'd3: begin
            if (main_basesoc_sdram_bankmachine5_trccon_ready) begin
                main_basesoc_sdram_bankmachine5_row_col_n_addr_sel <= 1'd1;
                main_basesoc_sdram_bankmachine5_row_open <= 1'd1;
                main_basesoc_sdram_bankmachine5_cmd_valid <= 1'd1;
                main_basesoc_sdram_bankmachine5_cmd_payload_is_cmd <= 1'd1;
                if (main_basesoc_sdram_bankmachine5_cmd_ready) begin
                    builder_bankmachine5_next_state <= 3'd6;
                end
                main_basesoc_sdram_bankmachine5_cmd_payload_ras <= 1'd1;
            end
        end
        3'd4: begin
            if (main_basesoc_sdram_bankmachine5_twtpcon_ready) begin
                main_basesoc_sdram_bankmachine5_refresh_gnt <= 1'd1;
            end
            main_basesoc_sdram_bankmachine5_row_close <= 1'd1;
            main_basesoc_sdram_bankmachine5_cmd_payload_is_cmd <= 1'd1;
            if ((~main_basesoc_sdram_bankmachine5_refresh_req)) begin
                builder_bankmachine5_next_state <= 1'd0;
            end
        end
        3'd5: begin
            builder_bankmachine5_next_state <= 2'd3;
        end
        3'd6: begin
            builder_bankmachine5_next_state <= 1'd0;
        end
        default: begin
            if (main_basesoc_sdram_bankmachine5_refresh_req) begin
                builder_bankmachine5_next_state <= 3'd4;
            end else begin
                if (main_basesoc_sdram_bankmachine5_source_source_valid) begin
                    if (main_basesoc_sdram_bankmachine5_row_opened) begin
                        if (main_basesoc_sdram_bankmachine5_row_hit) begin
                            main_basesoc_sdram_bankmachine5_cmd_valid <= 1'd1;
                            if (main_basesoc_sdram_bankmachine5_source_source_payload_we) begin
                                main_basesoc_sdram_bankmachine5_req_wdata_ready <= main_basesoc_sdram_bankmachine5_cmd_ready;
                                main_basesoc_sdram_bankmachine5_cmd_payload_is_write <= 1'd1;
                                main_basesoc_sdram_bankmachine5_cmd_payload_we <= 1'd1;
                            end else begin
                                main_basesoc_sdram_bankmachine5_req_rdata_valid <= main_basesoc_sdram_bankmachine5_cmd_ready;
                                main_basesoc_sdram_bankmachine5_cmd_payload_is_read <= 1'd1;
                            end
                            main_basesoc_sdram_bankmachine5_cmd_payload_cas <= 1'd1;
                            if ((main_basesoc_sdram_bankmachine5_cmd_ready & main_basesoc_sdram_bankmachine5_auto_precharge)) begin
                                builder_bankmachine5_next_state <= 2'd2;
                            end
                        end else begin
                            builder_bankmachine5_next_state <= 1'd1;
                        end
                    end else begin
                        builder_bankmachine5_next_state <= 2'd3;
                    end
                end
            end
        end
    endcase
end
assign main_basesoc_sdram_bankmachine6_sink_valid = main_basesoc_sdram_bankmachine6_req_valid;
assign main_basesoc_sdram_bankmachine6_req_ready = main_basesoc_sdram_bankmachine6_sink_ready;
assign main_basesoc_sdram_bankmachine6_sink_payload_we = main_basesoc_sdram_bankmachine6_req_we;
assign main_basesoc_sdram_bankmachine6_sink_payload_addr = main_basesoc_sdram_bankmachine6_req_addr;
assign main_basesoc_sdram_bankmachine6_sink_sink_valid = main_basesoc_sdram_bankmachine6_source_valid;
assign main_basesoc_sdram_bankmachine6_source_ready = main_basesoc_sdram_bankmachine6_sink_sink_ready;
assign main_basesoc_sdram_bankmachine6_sink_sink_first = main_basesoc_sdram_bankmachine6_source_first;
assign main_basesoc_sdram_bankmachine6_sink_sink_last = main_basesoc_sdram_bankmachine6_source_last;
assign main_basesoc_sdram_bankmachine6_sink_sink_payload_we = main_basesoc_sdram_bankmachine6_source_payload_we;
assign main_basesoc_sdram_bankmachine6_sink_sink_payload_addr = main_basesoc_sdram_bankmachine6_source_payload_addr;
assign main_basesoc_sdram_bankmachine6_source_source_ready = (main_basesoc_sdram_bankmachine6_req_wdata_ready | main_basesoc_sdram_bankmachine6_req_rdata_valid);
assign main_basesoc_sdram_bankmachine6_req_lock = (main_basesoc_sdram_bankmachine6_source_valid | main_basesoc_sdram_bankmachine6_source_source_valid);
assign main_basesoc_sdram_bankmachine6_row_hit = (main_basesoc_sdram_bankmachine6_row == main_basesoc_sdram_bankmachine6_source_source_payload_addr[21:7]);
assign main_basesoc_sdram_bankmachine6_cmd_payload_ba = 3'd6;
always @(*) begin
    main_basesoc_sdram_bankmachine6_cmd_payload_a <= 15'd0;
    if (main_basesoc_sdram_bankmachine6_row_col_n_addr_sel) begin
        main_basesoc_sdram_bankmachine6_cmd_payload_a <= main_basesoc_sdram_bankmachine6_source_source_payload_addr[21:7];
    end else begin
        main_basesoc_sdram_bankmachine6_cmd_payload_a <= ((main_basesoc_sdram_bankmachine6_auto_precharge <<< 4'd10) | {main_basesoc_sdram_bankmachine6_source_source_payload_addr[6:0], {3{1'd0}}});
    end
end
assign main_basesoc_sdram_bankmachine6_twtpcon_valid = ((main_basesoc_sdram_bankmachine6_cmd_valid & main_basesoc_sdram_bankmachine6_cmd_ready) & main_basesoc_sdram_bankmachine6_cmd_payload_is_write);
assign main_basesoc_sdram_bankmachine6_trccon_valid = ((main_basesoc_sdram_bankmachine6_cmd_valid & main_basesoc_sdram_bankmachine6_cmd_ready) & main_basesoc_sdram_bankmachine6_row_open);
assign main_basesoc_sdram_bankmachine6_trascon_valid = ((main_basesoc_sdram_bankmachine6_cmd_valid & main_basesoc_sdram_bankmachine6_cmd_ready) & main_basesoc_sdram_bankmachine6_row_open);
always @(*) begin
    main_basesoc_sdram_bankmachine6_auto_precharge <= 1'd0;
    if ((main_basesoc_sdram_bankmachine6_source_valid & main_basesoc_sdram_bankmachine6_source_source_valid)) begin
        if ((main_basesoc_sdram_bankmachine6_source_payload_addr[21:7] != main_basesoc_sdram_bankmachine6_source_source_payload_addr[21:7])) begin
            main_basesoc_sdram_bankmachine6_auto_precharge <= (main_basesoc_sdram_bankmachine6_row_close == 1'd0);
        end
    end
end
assign main_basesoc_sdram_bankmachine6_syncfifo6_din = {main_basesoc_sdram_bankmachine6_fifo_in_last, main_basesoc_sdram_bankmachine6_fifo_in_first, main_basesoc_sdram_bankmachine6_fifo_in_payload_addr, main_basesoc_sdram_bankmachine6_fifo_in_payload_we};
assign {main_basesoc_sdram_bankmachine6_fifo_out_last, main_basesoc_sdram_bankmachine6_fifo_out_first, main_basesoc_sdram_bankmachine6_fifo_out_payload_addr, main_basesoc_sdram_bankmachine6_fifo_out_payload_we} = main_basesoc_sdram_bankmachine6_syncfifo6_dout;
assign main_basesoc_sdram_bankmachine6_sink_ready = main_basesoc_sdram_bankmachine6_syncfifo6_writable;
assign main_basesoc_sdram_bankmachine6_syncfifo6_we = main_basesoc_sdram_bankmachine6_sink_valid;
assign main_basesoc_sdram_bankmachine6_fifo_in_first = main_basesoc_sdram_bankmachine6_sink_first;
assign main_basesoc_sdram_bankmachine6_fifo_in_last = main_basesoc_sdram_bankmachine6_sink_last;
assign main_basesoc_sdram_bankmachine6_fifo_in_payload_we = main_basesoc_sdram_bankmachine6_sink_payload_we;
assign main_basesoc_sdram_bankmachine6_fifo_in_payload_addr = main_basesoc_sdram_bankmachine6_sink_payload_addr;
assign main_basesoc_sdram_bankmachine6_source_valid = main_basesoc_sdram_bankmachine6_syncfifo6_readable;
assign main_basesoc_sdram_bankmachine6_source_first = main_basesoc_sdram_bankmachine6_fifo_out_first;
assign main_basesoc_sdram_bankmachine6_source_last = main_basesoc_sdram_bankmachine6_fifo_out_last;
assign main_basesoc_sdram_bankmachine6_source_payload_we = main_basesoc_sdram_bankmachine6_fifo_out_payload_we;
assign main_basesoc_sdram_bankmachine6_source_payload_addr = main_basesoc_sdram_bankmachine6_fifo_out_payload_addr;
assign main_basesoc_sdram_bankmachine6_syncfifo6_re = main_basesoc_sdram_bankmachine6_source_ready;
always @(*) begin
    main_basesoc_sdram_bankmachine6_wrport_adr <= 3'd0;
    if (main_basesoc_sdram_bankmachine6_replace) begin
        main_basesoc_sdram_bankmachine6_wrport_adr <= (main_basesoc_sdram_bankmachine6_produce - 1'd1);
    end else begin
        main_basesoc_sdram_bankmachine6_wrport_adr <= main_basesoc_sdram_bankmachine6_produce;
    end
end
assign main_basesoc_sdram_bankmachine6_wrport_dat_w = main_basesoc_sdram_bankmachine6_syncfifo6_din;
assign main_basesoc_sdram_bankmachine6_wrport_we = (main_basesoc_sdram_bankmachine6_syncfifo6_we & (main_basesoc_sdram_bankmachine6_syncfifo6_writable | main_basesoc_sdram_bankmachine6_replace));
assign main_basesoc_sdram_bankmachine6_do_read = (main_basesoc_sdram_bankmachine6_syncfifo6_readable & main_basesoc_sdram_bankmachine6_syncfifo6_re);
assign main_basesoc_sdram_bankmachine6_rdport_adr = main_basesoc_sdram_bankmachine6_consume;
assign main_basesoc_sdram_bankmachine6_syncfifo6_dout = main_basesoc_sdram_bankmachine6_rdport_dat_r;
assign main_basesoc_sdram_bankmachine6_syncfifo6_writable = (main_basesoc_sdram_bankmachine6_level != 4'd8);
assign main_basesoc_sdram_bankmachine6_syncfifo6_readable = (main_basesoc_sdram_bankmachine6_level != 1'd0);
assign main_basesoc_sdram_bankmachine6_pipe_valid_sink_ready = ((~main_basesoc_sdram_bankmachine6_pipe_valid_source_valid) | main_basesoc_sdram_bankmachine6_pipe_valid_source_ready);
assign main_basesoc_sdram_bankmachine6_pipe_valid_sink_valid = main_basesoc_sdram_bankmachine6_sink_sink_valid;
assign main_basesoc_sdram_bankmachine6_sink_sink_ready = main_basesoc_sdram_bankmachine6_pipe_valid_sink_ready;
assign main_basesoc_sdram_bankmachine6_pipe_valid_sink_first = main_basesoc_sdram_bankmachine6_sink_sink_first;
assign main_basesoc_sdram_bankmachine6_pipe_valid_sink_last = main_basesoc_sdram_bankmachine6_sink_sink_last;
assign main_basesoc_sdram_bankmachine6_pipe_valid_sink_payload_we = main_basesoc_sdram_bankmachine6_sink_sink_payload_we;
assign main_basesoc_sdram_bankmachine6_pipe_valid_sink_payload_addr = main_basesoc_sdram_bankmachine6_sink_sink_payload_addr;
assign main_basesoc_sdram_bankmachine6_source_source_valid = main_basesoc_sdram_bankmachine6_pipe_valid_source_valid;
assign main_basesoc_sdram_bankmachine6_pipe_valid_source_ready = main_basesoc_sdram_bankmachine6_source_source_ready;
assign main_basesoc_sdram_bankmachine6_source_source_first = main_basesoc_sdram_bankmachine6_pipe_valid_source_first;
assign main_basesoc_sdram_bankmachine6_source_source_last = main_basesoc_sdram_bankmachine6_pipe_valid_source_last;
assign main_basesoc_sdram_bankmachine6_source_source_payload_we = main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_we;
assign main_basesoc_sdram_bankmachine6_source_source_payload_addr = main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr;
always @(*) begin
    builder_bankmachine6_next_state <= 3'd0;
    main_basesoc_sdram_bankmachine6_cmd_payload_cas <= 1'd0;
    main_basesoc_sdram_bankmachine6_cmd_payload_is_cmd <= 1'd0;
    main_basesoc_sdram_bankmachine6_cmd_payload_is_read <= 1'd0;
    main_basesoc_sdram_bankmachine6_cmd_payload_is_write <= 1'd0;
    main_basesoc_sdram_bankmachine6_cmd_payload_ras <= 1'd0;
    main_basesoc_sdram_bankmachine6_cmd_payload_we <= 1'd0;
    main_basesoc_sdram_bankmachine6_cmd_valid <= 1'd0;
    main_basesoc_sdram_bankmachine6_refresh_gnt <= 1'd0;
    main_basesoc_sdram_bankmachine6_req_rdata_valid <= 1'd0;
    main_basesoc_sdram_bankmachine6_req_wdata_ready <= 1'd0;
    main_basesoc_sdram_bankmachine6_row_close <= 1'd0;
    main_basesoc_sdram_bankmachine6_row_col_n_addr_sel <= 1'd0;
    main_basesoc_sdram_bankmachine6_row_open <= 1'd0;
    builder_bankmachine6_next_state <= builder_bankmachine6_state;
    case (builder_bankmachine6_state)
        1'd1: begin
            if ((main_basesoc_sdram_bankmachine6_twtpcon_ready & main_basesoc_sdram_bankmachine6_trascon_ready)) begin
                main_basesoc_sdram_bankmachine6_cmd_valid <= 1'd1;
                if (main_basesoc_sdram_bankmachine6_cmd_ready) begin
                    builder_bankmachine6_next_state <= 3'd5;
                end
                main_basesoc_sdram_bankmachine6_cmd_payload_ras <= 1'd1;
                main_basesoc_sdram_bankmachine6_cmd_payload_we <= 1'd1;
                main_basesoc_sdram_bankmachine6_cmd_payload_is_cmd <= 1'd1;
            end
            main_basesoc_sdram_bankmachine6_row_close <= 1'd1;
        end
        2'd2: begin
            if ((main_basesoc_sdram_bankmachine6_twtpcon_ready & main_basesoc_sdram_bankmachine6_trascon_ready)) begin
                builder_bankmachine6_next_state <= 3'd5;
            end
            main_basesoc_sdram_bankmachine6_row_close <= 1'd1;
        end
        2'd3: begin
            if (main_basesoc_sdram_bankmachine6_trccon_ready) begin
                main_basesoc_sdram_bankmachine6_row_col_n_addr_sel <= 1'd1;
                main_basesoc_sdram_bankmachine6_row_open <= 1'd1;
                main_basesoc_sdram_bankmachine6_cmd_valid <= 1'd1;
                main_basesoc_sdram_bankmachine6_cmd_payload_is_cmd <= 1'd1;
                if (main_basesoc_sdram_bankmachine6_cmd_ready) begin
                    builder_bankmachine6_next_state <= 3'd6;
                end
                main_basesoc_sdram_bankmachine6_cmd_payload_ras <= 1'd1;
            end
        end
        3'd4: begin
            if (main_basesoc_sdram_bankmachine6_twtpcon_ready) begin
                main_basesoc_sdram_bankmachine6_refresh_gnt <= 1'd1;
            end
            main_basesoc_sdram_bankmachine6_row_close <= 1'd1;
            main_basesoc_sdram_bankmachine6_cmd_payload_is_cmd <= 1'd1;
            if ((~main_basesoc_sdram_bankmachine6_refresh_req)) begin
                builder_bankmachine6_next_state <= 1'd0;
            end
        end
        3'd5: begin
            builder_bankmachine6_next_state <= 2'd3;
        end
        3'd6: begin
            builder_bankmachine6_next_state <= 1'd0;
        end
        default: begin
            if (main_basesoc_sdram_bankmachine6_refresh_req) begin
                builder_bankmachine6_next_state <= 3'd4;
            end else begin
                if (main_basesoc_sdram_bankmachine6_source_source_valid) begin
                    if (main_basesoc_sdram_bankmachine6_row_opened) begin
                        if (main_basesoc_sdram_bankmachine6_row_hit) begin
                            main_basesoc_sdram_bankmachine6_cmd_valid <= 1'd1;
                            if (main_basesoc_sdram_bankmachine6_source_source_payload_we) begin
                                main_basesoc_sdram_bankmachine6_req_wdata_ready <= main_basesoc_sdram_bankmachine6_cmd_ready;
                                main_basesoc_sdram_bankmachine6_cmd_payload_is_write <= 1'd1;
                                main_basesoc_sdram_bankmachine6_cmd_payload_we <= 1'd1;
                            end else begin
                                main_basesoc_sdram_bankmachine6_req_rdata_valid <= main_basesoc_sdram_bankmachine6_cmd_ready;
                                main_basesoc_sdram_bankmachine6_cmd_payload_is_read <= 1'd1;
                            end
                            main_basesoc_sdram_bankmachine6_cmd_payload_cas <= 1'd1;
                            if ((main_basesoc_sdram_bankmachine6_cmd_ready & main_basesoc_sdram_bankmachine6_auto_precharge)) begin
                                builder_bankmachine6_next_state <= 2'd2;
                            end
                        end else begin
                            builder_bankmachine6_next_state <= 1'd1;
                        end
                    end else begin
                        builder_bankmachine6_next_state <= 2'd3;
                    end
                end
            end
        end
    endcase
end
assign main_basesoc_sdram_bankmachine7_sink_valid = main_basesoc_sdram_bankmachine7_req_valid;
assign main_basesoc_sdram_bankmachine7_req_ready = main_basesoc_sdram_bankmachine7_sink_ready;
assign main_basesoc_sdram_bankmachine7_sink_payload_we = main_basesoc_sdram_bankmachine7_req_we;
assign main_basesoc_sdram_bankmachine7_sink_payload_addr = main_basesoc_sdram_bankmachine7_req_addr;
assign main_basesoc_sdram_bankmachine7_sink_sink_valid = main_basesoc_sdram_bankmachine7_source_valid;
assign main_basesoc_sdram_bankmachine7_source_ready = main_basesoc_sdram_bankmachine7_sink_sink_ready;
assign main_basesoc_sdram_bankmachine7_sink_sink_first = main_basesoc_sdram_bankmachine7_source_first;
assign main_basesoc_sdram_bankmachine7_sink_sink_last = main_basesoc_sdram_bankmachine7_source_last;
assign main_basesoc_sdram_bankmachine7_sink_sink_payload_we = main_basesoc_sdram_bankmachine7_source_payload_we;
assign main_basesoc_sdram_bankmachine7_sink_sink_payload_addr = main_basesoc_sdram_bankmachine7_source_payload_addr;
assign main_basesoc_sdram_bankmachine7_source_source_ready = (main_basesoc_sdram_bankmachine7_req_wdata_ready | main_basesoc_sdram_bankmachine7_req_rdata_valid);
assign main_basesoc_sdram_bankmachine7_req_lock = (main_basesoc_sdram_bankmachine7_source_valid | main_basesoc_sdram_bankmachine7_source_source_valid);
assign main_basesoc_sdram_bankmachine7_row_hit = (main_basesoc_sdram_bankmachine7_row == main_basesoc_sdram_bankmachine7_source_source_payload_addr[21:7]);
assign main_basesoc_sdram_bankmachine7_cmd_payload_ba = 3'd7;
always @(*) begin
    main_basesoc_sdram_bankmachine7_cmd_payload_a <= 15'd0;
    if (main_basesoc_sdram_bankmachine7_row_col_n_addr_sel) begin
        main_basesoc_sdram_bankmachine7_cmd_payload_a <= main_basesoc_sdram_bankmachine7_source_source_payload_addr[21:7];
    end else begin
        main_basesoc_sdram_bankmachine7_cmd_payload_a <= ((main_basesoc_sdram_bankmachine7_auto_precharge <<< 4'd10) | {main_basesoc_sdram_bankmachine7_source_source_payload_addr[6:0], {3{1'd0}}});
    end
end
assign main_basesoc_sdram_bankmachine7_twtpcon_valid = ((main_basesoc_sdram_bankmachine7_cmd_valid & main_basesoc_sdram_bankmachine7_cmd_ready) & main_basesoc_sdram_bankmachine7_cmd_payload_is_write);
assign main_basesoc_sdram_bankmachine7_trccon_valid = ((main_basesoc_sdram_bankmachine7_cmd_valid & main_basesoc_sdram_bankmachine7_cmd_ready) & main_basesoc_sdram_bankmachine7_row_open);
assign main_basesoc_sdram_bankmachine7_trascon_valid = ((main_basesoc_sdram_bankmachine7_cmd_valid & main_basesoc_sdram_bankmachine7_cmd_ready) & main_basesoc_sdram_bankmachine7_row_open);
always @(*) begin
    main_basesoc_sdram_bankmachine7_auto_precharge <= 1'd0;
    if ((main_basesoc_sdram_bankmachine7_source_valid & main_basesoc_sdram_bankmachine7_source_source_valid)) begin
        if ((main_basesoc_sdram_bankmachine7_source_payload_addr[21:7] != main_basesoc_sdram_bankmachine7_source_source_payload_addr[21:7])) begin
            main_basesoc_sdram_bankmachine7_auto_precharge <= (main_basesoc_sdram_bankmachine7_row_close == 1'd0);
        end
    end
end
assign main_basesoc_sdram_bankmachine7_syncfifo7_din = {main_basesoc_sdram_bankmachine7_fifo_in_last, main_basesoc_sdram_bankmachine7_fifo_in_first, main_basesoc_sdram_bankmachine7_fifo_in_payload_addr, main_basesoc_sdram_bankmachine7_fifo_in_payload_we};
assign {main_basesoc_sdram_bankmachine7_fifo_out_last, main_basesoc_sdram_bankmachine7_fifo_out_first, main_basesoc_sdram_bankmachine7_fifo_out_payload_addr, main_basesoc_sdram_bankmachine7_fifo_out_payload_we} = main_basesoc_sdram_bankmachine7_syncfifo7_dout;
assign main_basesoc_sdram_bankmachine7_sink_ready = main_basesoc_sdram_bankmachine7_syncfifo7_writable;
assign main_basesoc_sdram_bankmachine7_syncfifo7_we = main_basesoc_sdram_bankmachine7_sink_valid;
assign main_basesoc_sdram_bankmachine7_fifo_in_first = main_basesoc_sdram_bankmachine7_sink_first;
assign main_basesoc_sdram_bankmachine7_fifo_in_last = main_basesoc_sdram_bankmachine7_sink_last;
assign main_basesoc_sdram_bankmachine7_fifo_in_payload_we = main_basesoc_sdram_bankmachine7_sink_payload_we;
assign main_basesoc_sdram_bankmachine7_fifo_in_payload_addr = main_basesoc_sdram_bankmachine7_sink_payload_addr;
assign main_basesoc_sdram_bankmachine7_source_valid = main_basesoc_sdram_bankmachine7_syncfifo7_readable;
assign main_basesoc_sdram_bankmachine7_source_first = main_basesoc_sdram_bankmachine7_fifo_out_first;
assign main_basesoc_sdram_bankmachine7_source_last = main_basesoc_sdram_bankmachine7_fifo_out_last;
assign main_basesoc_sdram_bankmachine7_source_payload_we = main_basesoc_sdram_bankmachine7_fifo_out_payload_we;
assign main_basesoc_sdram_bankmachine7_source_payload_addr = main_basesoc_sdram_bankmachine7_fifo_out_payload_addr;
assign main_basesoc_sdram_bankmachine7_syncfifo7_re = main_basesoc_sdram_bankmachine7_source_ready;
always @(*) begin
    main_basesoc_sdram_bankmachine7_wrport_adr <= 3'd0;
    if (main_basesoc_sdram_bankmachine7_replace) begin
        main_basesoc_sdram_bankmachine7_wrport_adr <= (main_basesoc_sdram_bankmachine7_produce - 1'd1);
    end else begin
        main_basesoc_sdram_bankmachine7_wrport_adr <= main_basesoc_sdram_bankmachine7_produce;
    end
end
assign main_basesoc_sdram_bankmachine7_wrport_dat_w = main_basesoc_sdram_bankmachine7_syncfifo7_din;
assign main_basesoc_sdram_bankmachine7_wrport_we = (main_basesoc_sdram_bankmachine7_syncfifo7_we & (main_basesoc_sdram_bankmachine7_syncfifo7_writable | main_basesoc_sdram_bankmachine7_replace));
assign main_basesoc_sdram_bankmachine7_do_read = (main_basesoc_sdram_bankmachine7_syncfifo7_readable & main_basesoc_sdram_bankmachine7_syncfifo7_re);
assign main_basesoc_sdram_bankmachine7_rdport_adr = main_basesoc_sdram_bankmachine7_consume;
assign main_basesoc_sdram_bankmachine7_syncfifo7_dout = main_basesoc_sdram_bankmachine7_rdport_dat_r;
assign main_basesoc_sdram_bankmachine7_syncfifo7_writable = (main_basesoc_sdram_bankmachine7_level != 4'd8);
assign main_basesoc_sdram_bankmachine7_syncfifo7_readable = (main_basesoc_sdram_bankmachine7_level != 1'd0);
assign main_basesoc_sdram_bankmachine7_pipe_valid_sink_ready = ((~main_basesoc_sdram_bankmachine7_pipe_valid_source_valid) | main_basesoc_sdram_bankmachine7_pipe_valid_source_ready);
assign main_basesoc_sdram_bankmachine7_pipe_valid_sink_valid = main_basesoc_sdram_bankmachine7_sink_sink_valid;
assign main_basesoc_sdram_bankmachine7_sink_sink_ready = main_basesoc_sdram_bankmachine7_pipe_valid_sink_ready;
assign main_basesoc_sdram_bankmachine7_pipe_valid_sink_first = main_basesoc_sdram_bankmachine7_sink_sink_first;
assign main_basesoc_sdram_bankmachine7_pipe_valid_sink_last = main_basesoc_sdram_bankmachine7_sink_sink_last;
assign main_basesoc_sdram_bankmachine7_pipe_valid_sink_payload_we = main_basesoc_sdram_bankmachine7_sink_sink_payload_we;
assign main_basesoc_sdram_bankmachine7_pipe_valid_sink_payload_addr = main_basesoc_sdram_bankmachine7_sink_sink_payload_addr;
assign main_basesoc_sdram_bankmachine7_source_source_valid = main_basesoc_sdram_bankmachine7_pipe_valid_source_valid;
assign main_basesoc_sdram_bankmachine7_pipe_valid_source_ready = main_basesoc_sdram_bankmachine7_source_source_ready;
assign main_basesoc_sdram_bankmachine7_source_source_first = main_basesoc_sdram_bankmachine7_pipe_valid_source_first;
assign main_basesoc_sdram_bankmachine7_source_source_last = main_basesoc_sdram_bankmachine7_pipe_valid_source_last;
assign main_basesoc_sdram_bankmachine7_source_source_payload_we = main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_we;
assign main_basesoc_sdram_bankmachine7_source_source_payload_addr = main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr;
always @(*) begin
    builder_bankmachine7_next_state <= 3'd0;
    main_basesoc_sdram_bankmachine7_cmd_payload_cas <= 1'd0;
    main_basesoc_sdram_bankmachine7_cmd_payload_is_cmd <= 1'd0;
    main_basesoc_sdram_bankmachine7_cmd_payload_is_read <= 1'd0;
    main_basesoc_sdram_bankmachine7_cmd_payload_is_write <= 1'd0;
    main_basesoc_sdram_bankmachine7_cmd_payload_ras <= 1'd0;
    main_basesoc_sdram_bankmachine7_cmd_payload_we <= 1'd0;
    main_basesoc_sdram_bankmachine7_cmd_valid <= 1'd0;
    main_basesoc_sdram_bankmachine7_refresh_gnt <= 1'd0;
    main_basesoc_sdram_bankmachine7_req_rdata_valid <= 1'd0;
    main_basesoc_sdram_bankmachine7_req_wdata_ready <= 1'd0;
    main_basesoc_sdram_bankmachine7_row_close <= 1'd0;
    main_basesoc_sdram_bankmachine7_row_col_n_addr_sel <= 1'd0;
    main_basesoc_sdram_bankmachine7_row_open <= 1'd0;
    builder_bankmachine7_next_state <= builder_bankmachine7_state;
    case (builder_bankmachine7_state)
        1'd1: begin
            if ((main_basesoc_sdram_bankmachine7_twtpcon_ready & main_basesoc_sdram_bankmachine7_trascon_ready)) begin
                main_basesoc_sdram_bankmachine7_cmd_valid <= 1'd1;
                if (main_basesoc_sdram_bankmachine7_cmd_ready) begin
                    builder_bankmachine7_next_state <= 3'd5;
                end
                main_basesoc_sdram_bankmachine7_cmd_payload_ras <= 1'd1;
                main_basesoc_sdram_bankmachine7_cmd_payload_we <= 1'd1;
                main_basesoc_sdram_bankmachine7_cmd_payload_is_cmd <= 1'd1;
            end
            main_basesoc_sdram_bankmachine7_row_close <= 1'd1;
        end
        2'd2: begin
            if ((main_basesoc_sdram_bankmachine7_twtpcon_ready & main_basesoc_sdram_bankmachine7_trascon_ready)) begin
                builder_bankmachine7_next_state <= 3'd5;
            end
            main_basesoc_sdram_bankmachine7_row_close <= 1'd1;
        end
        2'd3: begin
            if (main_basesoc_sdram_bankmachine7_trccon_ready) begin
                main_basesoc_sdram_bankmachine7_row_col_n_addr_sel <= 1'd1;
                main_basesoc_sdram_bankmachine7_row_open <= 1'd1;
                main_basesoc_sdram_bankmachine7_cmd_valid <= 1'd1;
                main_basesoc_sdram_bankmachine7_cmd_payload_is_cmd <= 1'd1;
                if (main_basesoc_sdram_bankmachine7_cmd_ready) begin
                    builder_bankmachine7_next_state <= 3'd6;
                end
                main_basesoc_sdram_bankmachine7_cmd_payload_ras <= 1'd1;
            end
        end
        3'd4: begin
            if (main_basesoc_sdram_bankmachine7_twtpcon_ready) begin
                main_basesoc_sdram_bankmachine7_refresh_gnt <= 1'd1;
            end
            main_basesoc_sdram_bankmachine7_row_close <= 1'd1;
            main_basesoc_sdram_bankmachine7_cmd_payload_is_cmd <= 1'd1;
            if ((~main_basesoc_sdram_bankmachine7_refresh_req)) begin
                builder_bankmachine7_next_state <= 1'd0;
            end
        end
        3'd5: begin
            builder_bankmachine7_next_state <= 2'd3;
        end
        3'd6: begin
            builder_bankmachine7_next_state <= 1'd0;
        end
        default: begin
            if (main_basesoc_sdram_bankmachine7_refresh_req) begin
                builder_bankmachine7_next_state <= 3'd4;
            end else begin
                if (main_basesoc_sdram_bankmachine7_source_source_valid) begin
                    if (main_basesoc_sdram_bankmachine7_row_opened) begin
                        if (main_basesoc_sdram_bankmachine7_row_hit) begin
                            main_basesoc_sdram_bankmachine7_cmd_valid <= 1'd1;
                            if (main_basesoc_sdram_bankmachine7_source_source_payload_we) begin
                                main_basesoc_sdram_bankmachine7_req_wdata_ready <= main_basesoc_sdram_bankmachine7_cmd_ready;
                                main_basesoc_sdram_bankmachine7_cmd_payload_is_write <= 1'd1;
                                main_basesoc_sdram_bankmachine7_cmd_payload_we <= 1'd1;
                            end else begin
                                main_basesoc_sdram_bankmachine7_req_rdata_valid <= main_basesoc_sdram_bankmachine7_cmd_ready;
                                main_basesoc_sdram_bankmachine7_cmd_payload_is_read <= 1'd1;
                            end
                            main_basesoc_sdram_bankmachine7_cmd_payload_cas <= 1'd1;
                            if ((main_basesoc_sdram_bankmachine7_cmd_ready & main_basesoc_sdram_bankmachine7_auto_precharge)) begin
                                builder_bankmachine7_next_state <= 2'd2;
                            end
                        end else begin
                            builder_bankmachine7_next_state <= 1'd1;
                        end
                    end else begin
                        builder_bankmachine7_next_state <= 2'd3;
                    end
                end
            end
        end
    endcase
end
assign main_basesoc_sdram_trrdcon_valid = ((main_basesoc_sdram_choose_cmd_cmd_valid & main_basesoc_sdram_choose_cmd_cmd_ready) & ((main_basesoc_sdram_choose_cmd_cmd_payload_ras & (~main_basesoc_sdram_choose_cmd_cmd_payload_cas)) & (~main_basesoc_sdram_choose_cmd_cmd_payload_we)));
assign main_basesoc_sdram_tfawcon_valid = ((main_basesoc_sdram_choose_cmd_cmd_valid & main_basesoc_sdram_choose_cmd_cmd_ready) & ((main_basesoc_sdram_choose_cmd_cmd_payload_ras & (~main_basesoc_sdram_choose_cmd_cmd_payload_cas)) & (~main_basesoc_sdram_choose_cmd_cmd_payload_we)));
assign main_basesoc_sdram_ras_allowed = (main_basesoc_sdram_trrdcon_ready & main_basesoc_sdram_tfawcon_ready);
assign main_basesoc_sdram_tccdcon_valid = ((main_basesoc_sdram_choose_req_cmd_valid & main_basesoc_sdram_choose_req_cmd_ready) & (main_basesoc_sdram_choose_req_cmd_payload_is_write | main_basesoc_sdram_choose_req_cmd_payload_is_read));
assign main_basesoc_sdram_cas_allowed = main_basesoc_sdram_tccdcon_ready;
assign main_basesoc_sdram_twtrcon_valid = ((main_basesoc_sdram_choose_req_cmd_valid & main_basesoc_sdram_choose_req_cmd_ready) & main_basesoc_sdram_choose_req_cmd_payload_is_write);
assign main_basesoc_sdram_read_available = ((((((((main_basesoc_sdram_bankmachine0_cmd_valid & main_basesoc_sdram_bankmachine0_cmd_payload_is_read) | (main_basesoc_sdram_bankmachine1_cmd_valid & main_basesoc_sdram_bankmachine1_cmd_payload_is_read)) | (main_basesoc_sdram_bankmachine2_cmd_valid & main_basesoc_sdram_bankmachine2_cmd_payload_is_read)) | (main_basesoc_sdram_bankmachine3_cmd_valid & main_basesoc_sdram_bankmachine3_cmd_payload_is_read)) | (main_basesoc_sdram_bankmachine4_cmd_valid & main_basesoc_sdram_bankmachine4_cmd_payload_is_read)) | (main_basesoc_sdram_bankmachine5_cmd_valid & main_basesoc_sdram_bankmachine5_cmd_payload_is_read)) | (main_basesoc_sdram_bankmachine6_cmd_valid & main_basesoc_sdram_bankmachine6_cmd_payload_is_read)) | (main_basesoc_sdram_bankmachine7_cmd_valid & main_basesoc_sdram_bankmachine7_cmd_payload_is_read));
assign main_basesoc_sdram_write_available = ((((((((main_basesoc_sdram_bankmachine0_cmd_valid & main_basesoc_sdram_bankmachine0_cmd_payload_is_write) | (main_basesoc_sdram_bankmachine1_cmd_valid & main_basesoc_sdram_bankmachine1_cmd_payload_is_write)) | (main_basesoc_sdram_bankmachine2_cmd_valid & main_basesoc_sdram_bankmachine2_cmd_payload_is_write)) | (main_basesoc_sdram_bankmachine3_cmd_valid & main_basesoc_sdram_bankmachine3_cmd_payload_is_write)) | (main_basesoc_sdram_bankmachine4_cmd_valid & main_basesoc_sdram_bankmachine4_cmd_payload_is_write)) | (main_basesoc_sdram_bankmachine5_cmd_valid & main_basesoc_sdram_bankmachine5_cmd_payload_is_write)) | (main_basesoc_sdram_bankmachine6_cmd_valid & main_basesoc_sdram_bankmachine6_cmd_payload_is_write)) | (main_basesoc_sdram_bankmachine7_cmd_valid & main_basesoc_sdram_bankmachine7_cmd_payload_is_write));
assign main_basesoc_sdram_max_time0 = (main_basesoc_sdram_time0 == 1'd0);
assign main_basesoc_sdram_max_time1 = (main_basesoc_sdram_time1 == 1'd0);
assign main_basesoc_sdram_bankmachine0_refresh_req = main_basesoc_sdram_cmd_valid;
assign main_basesoc_sdram_bankmachine1_refresh_req = main_basesoc_sdram_cmd_valid;
assign main_basesoc_sdram_bankmachine2_refresh_req = main_basesoc_sdram_cmd_valid;
assign main_basesoc_sdram_bankmachine3_refresh_req = main_basesoc_sdram_cmd_valid;
assign main_basesoc_sdram_bankmachine4_refresh_req = main_basesoc_sdram_cmd_valid;
assign main_basesoc_sdram_bankmachine5_refresh_req = main_basesoc_sdram_cmd_valid;
assign main_basesoc_sdram_bankmachine6_refresh_req = main_basesoc_sdram_cmd_valid;
assign main_basesoc_sdram_bankmachine7_refresh_req = main_basesoc_sdram_cmd_valid;
assign main_basesoc_sdram_go_to_refresh = (((((((main_basesoc_sdram_bankmachine0_refresh_gnt & main_basesoc_sdram_bankmachine1_refresh_gnt) & main_basesoc_sdram_bankmachine2_refresh_gnt) & main_basesoc_sdram_bankmachine3_refresh_gnt) & main_basesoc_sdram_bankmachine4_refresh_gnt) & main_basesoc_sdram_bankmachine5_refresh_gnt) & main_basesoc_sdram_bankmachine6_refresh_gnt) & main_basesoc_sdram_bankmachine7_refresh_gnt);
assign main_basesoc_sdram_interface_rdata = {main_basesoc_sdram_dfi_p1_rddata, main_basesoc_sdram_dfi_p0_rddata};
assign {main_basesoc_sdram_dfi_p1_wrdata, main_basesoc_sdram_dfi_p0_wrdata} = main_basesoc_sdram_interface_wdata;
assign {main_basesoc_sdram_dfi_p1_wrdata_mask, main_basesoc_sdram_dfi_p0_wrdata_mask} = (~main_basesoc_sdram_interface_wdata_we);
always @(*) begin
    main_basesoc_sdram_choose_cmd_valids <= 8'd0;
    main_basesoc_sdram_choose_cmd_valids[0] <= (main_basesoc_sdram_bankmachine0_cmd_valid & (((main_basesoc_sdram_bankmachine0_cmd_payload_is_cmd & main_basesoc_sdram_choose_cmd_want_cmds) & ((~((main_basesoc_sdram_bankmachine0_cmd_payload_ras & (~main_basesoc_sdram_bankmachine0_cmd_payload_cas)) & (~main_basesoc_sdram_bankmachine0_cmd_payload_we))) | main_basesoc_sdram_choose_cmd_want_activates)) | ((main_basesoc_sdram_bankmachine0_cmd_payload_is_read == main_basesoc_sdram_choose_cmd_want_reads) & (main_basesoc_sdram_bankmachine0_cmd_payload_is_write == main_basesoc_sdram_choose_cmd_want_writes))));
    main_basesoc_sdram_choose_cmd_valids[1] <= (main_basesoc_sdram_bankmachine1_cmd_valid & (((main_basesoc_sdram_bankmachine1_cmd_payload_is_cmd & main_basesoc_sdram_choose_cmd_want_cmds) & ((~((main_basesoc_sdram_bankmachine1_cmd_payload_ras & (~main_basesoc_sdram_bankmachine1_cmd_payload_cas)) & (~main_basesoc_sdram_bankmachine1_cmd_payload_we))) | main_basesoc_sdram_choose_cmd_want_activates)) | ((main_basesoc_sdram_bankmachine1_cmd_payload_is_read == main_basesoc_sdram_choose_cmd_want_reads) & (main_basesoc_sdram_bankmachine1_cmd_payload_is_write == main_basesoc_sdram_choose_cmd_want_writes))));
    main_basesoc_sdram_choose_cmd_valids[2] <= (main_basesoc_sdram_bankmachine2_cmd_valid & (((main_basesoc_sdram_bankmachine2_cmd_payload_is_cmd & main_basesoc_sdram_choose_cmd_want_cmds) & ((~((main_basesoc_sdram_bankmachine2_cmd_payload_ras & (~main_basesoc_sdram_bankmachine2_cmd_payload_cas)) & (~main_basesoc_sdram_bankmachine2_cmd_payload_we))) | main_basesoc_sdram_choose_cmd_want_activates)) | ((main_basesoc_sdram_bankmachine2_cmd_payload_is_read == main_basesoc_sdram_choose_cmd_want_reads) & (main_basesoc_sdram_bankmachine2_cmd_payload_is_write == main_basesoc_sdram_choose_cmd_want_writes))));
    main_basesoc_sdram_choose_cmd_valids[3] <= (main_basesoc_sdram_bankmachine3_cmd_valid & (((main_basesoc_sdram_bankmachine3_cmd_payload_is_cmd & main_basesoc_sdram_choose_cmd_want_cmds) & ((~((main_basesoc_sdram_bankmachine3_cmd_payload_ras & (~main_basesoc_sdram_bankmachine3_cmd_payload_cas)) & (~main_basesoc_sdram_bankmachine3_cmd_payload_we))) | main_basesoc_sdram_choose_cmd_want_activates)) | ((main_basesoc_sdram_bankmachine3_cmd_payload_is_read == main_basesoc_sdram_choose_cmd_want_reads) & (main_basesoc_sdram_bankmachine3_cmd_payload_is_write == main_basesoc_sdram_choose_cmd_want_writes))));
    main_basesoc_sdram_choose_cmd_valids[4] <= (main_basesoc_sdram_bankmachine4_cmd_valid & (((main_basesoc_sdram_bankmachine4_cmd_payload_is_cmd & main_basesoc_sdram_choose_cmd_want_cmds) & ((~((main_basesoc_sdram_bankmachine4_cmd_payload_ras & (~main_basesoc_sdram_bankmachine4_cmd_payload_cas)) & (~main_basesoc_sdram_bankmachine4_cmd_payload_we))) | main_basesoc_sdram_choose_cmd_want_activates)) | ((main_basesoc_sdram_bankmachine4_cmd_payload_is_read == main_basesoc_sdram_choose_cmd_want_reads) & (main_basesoc_sdram_bankmachine4_cmd_payload_is_write == main_basesoc_sdram_choose_cmd_want_writes))));
    main_basesoc_sdram_choose_cmd_valids[5] <= (main_basesoc_sdram_bankmachine5_cmd_valid & (((main_basesoc_sdram_bankmachine5_cmd_payload_is_cmd & main_basesoc_sdram_choose_cmd_want_cmds) & ((~((main_basesoc_sdram_bankmachine5_cmd_payload_ras & (~main_basesoc_sdram_bankmachine5_cmd_payload_cas)) & (~main_basesoc_sdram_bankmachine5_cmd_payload_we))) | main_basesoc_sdram_choose_cmd_want_activates)) | ((main_basesoc_sdram_bankmachine5_cmd_payload_is_read == main_basesoc_sdram_choose_cmd_want_reads) & (main_basesoc_sdram_bankmachine5_cmd_payload_is_write == main_basesoc_sdram_choose_cmd_want_writes))));
    main_basesoc_sdram_choose_cmd_valids[6] <= (main_basesoc_sdram_bankmachine6_cmd_valid & (((main_basesoc_sdram_bankmachine6_cmd_payload_is_cmd & main_basesoc_sdram_choose_cmd_want_cmds) & ((~((main_basesoc_sdram_bankmachine6_cmd_payload_ras & (~main_basesoc_sdram_bankmachine6_cmd_payload_cas)) & (~main_basesoc_sdram_bankmachine6_cmd_payload_we))) | main_basesoc_sdram_choose_cmd_want_activates)) | ((main_basesoc_sdram_bankmachine6_cmd_payload_is_read == main_basesoc_sdram_choose_cmd_want_reads) & (main_basesoc_sdram_bankmachine6_cmd_payload_is_write == main_basesoc_sdram_choose_cmd_want_writes))));
    main_basesoc_sdram_choose_cmd_valids[7] <= (main_basesoc_sdram_bankmachine7_cmd_valid & (((main_basesoc_sdram_bankmachine7_cmd_payload_is_cmd & main_basesoc_sdram_choose_cmd_want_cmds) & ((~((main_basesoc_sdram_bankmachine7_cmd_payload_ras & (~main_basesoc_sdram_bankmachine7_cmd_payload_cas)) & (~main_basesoc_sdram_bankmachine7_cmd_payload_we))) | main_basesoc_sdram_choose_cmd_want_activates)) | ((main_basesoc_sdram_bankmachine7_cmd_payload_is_read == main_basesoc_sdram_choose_cmd_want_reads) & (main_basesoc_sdram_bankmachine7_cmd_payload_is_write == main_basesoc_sdram_choose_cmd_want_writes))));
end
assign main_basesoc_sdram_choose_cmd_request = main_basesoc_sdram_choose_cmd_valids;
assign main_basesoc_sdram_choose_cmd_cmd_valid = builder_rhs_array_muxed8;
assign main_basesoc_sdram_choose_cmd_cmd_payload_a = builder_rhs_array_muxed9;
assign main_basesoc_sdram_choose_cmd_cmd_payload_ba = builder_rhs_array_muxed10;
assign main_basesoc_sdram_choose_cmd_cmd_payload_is_read = builder_rhs_array_muxed11;
assign main_basesoc_sdram_choose_cmd_cmd_payload_is_write = builder_rhs_array_muxed12;
assign main_basesoc_sdram_choose_cmd_cmd_payload_is_cmd = builder_rhs_array_muxed13;
always @(*) begin
    main_basesoc_sdram_choose_cmd_cmd_payload_cas <= 1'd0;
    if (main_basesoc_sdram_choose_cmd_cmd_valid) begin
        main_basesoc_sdram_choose_cmd_cmd_payload_cas <= builder_t_array_muxed0;
    end
end
always @(*) begin
    main_basesoc_sdram_choose_cmd_cmd_payload_ras <= 1'd0;
    if (main_basesoc_sdram_choose_cmd_cmd_valid) begin
        main_basesoc_sdram_choose_cmd_cmd_payload_ras <= builder_t_array_muxed1;
    end
end
always @(*) begin
    main_basesoc_sdram_choose_cmd_cmd_payload_we <= 1'd0;
    if (main_basesoc_sdram_choose_cmd_cmd_valid) begin
        main_basesoc_sdram_choose_cmd_cmd_payload_we <= builder_t_array_muxed2;
    end
end
assign main_basesoc_sdram_choose_cmd_ce = (main_basesoc_sdram_choose_cmd_cmd_ready | (~main_basesoc_sdram_choose_cmd_cmd_valid));
always @(*) begin
    main_basesoc_sdram_choose_req_valids <= 8'd0;
    main_basesoc_sdram_choose_req_valids[0] <= (main_basesoc_sdram_bankmachine0_cmd_valid & (((main_basesoc_sdram_bankmachine0_cmd_payload_is_cmd & main_basesoc_sdram_choose_req_want_cmds) & ((~((main_basesoc_sdram_bankmachine0_cmd_payload_ras & (~main_basesoc_sdram_bankmachine0_cmd_payload_cas)) & (~main_basesoc_sdram_bankmachine0_cmd_payload_we))) | main_basesoc_sdram_choose_req_want_activates)) | ((main_basesoc_sdram_bankmachine0_cmd_payload_is_read == main_basesoc_sdram_choose_req_want_reads) & (main_basesoc_sdram_bankmachine0_cmd_payload_is_write == main_basesoc_sdram_choose_req_want_writes))));
    main_basesoc_sdram_choose_req_valids[1] <= (main_basesoc_sdram_bankmachine1_cmd_valid & (((main_basesoc_sdram_bankmachine1_cmd_payload_is_cmd & main_basesoc_sdram_choose_req_want_cmds) & ((~((main_basesoc_sdram_bankmachine1_cmd_payload_ras & (~main_basesoc_sdram_bankmachine1_cmd_payload_cas)) & (~main_basesoc_sdram_bankmachine1_cmd_payload_we))) | main_basesoc_sdram_choose_req_want_activates)) | ((main_basesoc_sdram_bankmachine1_cmd_payload_is_read == main_basesoc_sdram_choose_req_want_reads) & (main_basesoc_sdram_bankmachine1_cmd_payload_is_write == main_basesoc_sdram_choose_req_want_writes))));
    main_basesoc_sdram_choose_req_valids[2] <= (main_basesoc_sdram_bankmachine2_cmd_valid & (((main_basesoc_sdram_bankmachine2_cmd_payload_is_cmd & main_basesoc_sdram_choose_req_want_cmds) & ((~((main_basesoc_sdram_bankmachine2_cmd_payload_ras & (~main_basesoc_sdram_bankmachine2_cmd_payload_cas)) & (~main_basesoc_sdram_bankmachine2_cmd_payload_we))) | main_basesoc_sdram_choose_req_want_activates)) | ((main_basesoc_sdram_bankmachine2_cmd_payload_is_read == main_basesoc_sdram_choose_req_want_reads) & (main_basesoc_sdram_bankmachine2_cmd_payload_is_write == main_basesoc_sdram_choose_req_want_writes))));
    main_basesoc_sdram_choose_req_valids[3] <= (main_basesoc_sdram_bankmachine3_cmd_valid & (((main_basesoc_sdram_bankmachine3_cmd_payload_is_cmd & main_basesoc_sdram_choose_req_want_cmds) & ((~((main_basesoc_sdram_bankmachine3_cmd_payload_ras & (~main_basesoc_sdram_bankmachine3_cmd_payload_cas)) & (~main_basesoc_sdram_bankmachine3_cmd_payload_we))) | main_basesoc_sdram_choose_req_want_activates)) | ((main_basesoc_sdram_bankmachine3_cmd_payload_is_read == main_basesoc_sdram_choose_req_want_reads) & (main_basesoc_sdram_bankmachine3_cmd_payload_is_write == main_basesoc_sdram_choose_req_want_writes))));
    main_basesoc_sdram_choose_req_valids[4] <= (main_basesoc_sdram_bankmachine4_cmd_valid & (((main_basesoc_sdram_bankmachine4_cmd_payload_is_cmd & main_basesoc_sdram_choose_req_want_cmds) & ((~((main_basesoc_sdram_bankmachine4_cmd_payload_ras & (~main_basesoc_sdram_bankmachine4_cmd_payload_cas)) & (~main_basesoc_sdram_bankmachine4_cmd_payload_we))) | main_basesoc_sdram_choose_req_want_activates)) | ((main_basesoc_sdram_bankmachine4_cmd_payload_is_read == main_basesoc_sdram_choose_req_want_reads) & (main_basesoc_sdram_bankmachine4_cmd_payload_is_write == main_basesoc_sdram_choose_req_want_writes))));
    main_basesoc_sdram_choose_req_valids[5] <= (main_basesoc_sdram_bankmachine5_cmd_valid & (((main_basesoc_sdram_bankmachine5_cmd_payload_is_cmd & main_basesoc_sdram_choose_req_want_cmds) & ((~((main_basesoc_sdram_bankmachine5_cmd_payload_ras & (~main_basesoc_sdram_bankmachine5_cmd_payload_cas)) & (~main_basesoc_sdram_bankmachine5_cmd_payload_we))) | main_basesoc_sdram_choose_req_want_activates)) | ((main_basesoc_sdram_bankmachine5_cmd_payload_is_read == main_basesoc_sdram_choose_req_want_reads) & (main_basesoc_sdram_bankmachine5_cmd_payload_is_write == main_basesoc_sdram_choose_req_want_writes))));
    main_basesoc_sdram_choose_req_valids[6] <= (main_basesoc_sdram_bankmachine6_cmd_valid & (((main_basesoc_sdram_bankmachine6_cmd_payload_is_cmd & main_basesoc_sdram_choose_req_want_cmds) & ((~((main_basesoc_sdram_bankmachine6_cmd_payload_ras & (~main_basesoc_sdram_bankmachine6_cmd_payload_cas)) & (~main_basesoc_sdram_bankmachine6_cmd_payload_we))) | main_basesoc_sdram_choose_req_want_activates)) | ((main_basesoc_sdram_bankmachine6_cmd_payload_is_read == main_basesoc_sdram_choose_req_want_reads) & (main_basesoc_sdram_bankmachine6_cmd_payload_is_write == main_basesoc_sdram_choose_req_want_writes))));
    main_basesoc_sdram_choose_req_valids[7] <= (main_basesoc_sdram_bankmachine7_cmd_valid & (((main_basesoc_sdram_bankmachine7_cmd_payload_is_cmd & main_basesoc_sdram_choose_req_want_cmds) & ((~((main_basesoc_sdram_bankmachine7_cmd_payload_ras & (~main_basesoc_sdram_bankmachine7_cmd_payload_cas)) & (~main_basesoc_sdram_bankmachine7_cmd_payload_we))) | main_basesoc_sdram_choose_req_want_activates)) | ((main_basesoc_sdram_bankmachine7_cmd_payload_is_read == main_basesoc_sdram_choose_req_want_reads) & (main_basesoc_sdram_bankmachine7_cmd_payload_is_write == main_basesoc_sdram_choose_req_want_writes))));
end
assign main_basesoc_sdram_choose_req_request = main_basesoc_sdram_choose_req_valids;
assign main_basesoc_sdram_choose_req_cmd_valid = builder_rhs_array_muxed14;
assign main_basesoc_sdram_choose_req_cmd_payload_a = builder_rhs_array_muxed15;
assign main_basesoc_sdram_choose_req_cmd_payload_ba = builder_rhs_array_muxed16;
assign main_basesoc_sdram_choose_req_cmd_payload_is_read = builder_rhs_array_muxed17;
assign main_basesoc_sdram_choose_req_cmd_payload_is_write = builder_rhs_array_muxed18;
assign main_basesoc_sdram_choose_req_cmd_payload_is_cmd = builder_rhs_array_muxed19;
always @(*) begin
    main_basesoc_sdram_choose_req_cmd_payload_cas <= 1'd0;
    if (main_basesoc_sdram_choose_req_cmd_valid) begin
        main_basesoc_sdram_choose_req_cmd_payload_cas <= builder_t_array_muxed3;
    end
end
always @(*) begin
    main_basesoc_sdram_choose_req_cmd_payload_ras <= 1'd0;
    if (main_basesoc_sdram_choose_req_cmd_valid) begin
        main_basesoc_sdram_choose_req_cmd_payload_ras <= builder_t_array_muxed4;
    end
end
always @(*) begin
    main_basesoc_sdram_choose_req_cmd_payload_we <= 1'd0;
    if (main_basesoc_sdram_choose_req_cmd_valid) begin
        main_basesoc_sdram_choose_req_cmd_payload_we <= builder_t_array_muxed5;
    end
end
always @(*) begin
    main_basesoc_sdram_bankmachine0_cmd_ready <= 1'd0;
    if (((main_basesoc_sdram_choose_cmd_cmd_valid & main_basesoc_sdram_choose_cmd_cmd_ready) & (main_basesoc_sdram_choose_cmd_grant == 1'd0))) begin
        main_basesoc_sdram_bankmachine0_cmd_ready <= 1'd1;
    end
    if (((main_basesoc_sdram_choose_req_cmd_valid & main_basesoc_sdram_choose_req_cmd_ready) & (main_basesoc_sdram_choose_req_grant == 1'd0))) begin
        main_basesoc_sdram_bankmachine0_cmd_ready <= 1'd1;
    end
end
always @(*) begin
    main_basesoc_sdram_bankmachine1_cmd_ready <= 1'd0;
    if (((main_basesoc_sdram_choose_cmd_cmd_valid & main_basesoc_sdram_choose_cmd_cmd_ready) & (main_basesoc_sdram_choose_cmd_grant == 1'd1))) begin
        main_basesoc_sdram_bankmachine1_cmd_ready <= 1'd1;
    end
    if (((main_basesoc_sdram_choose_req_cmd_valid & main_basesoc_sdram_choose_req_cmd_ready) & (main_basesoc_sdram_choose_req_grant == 1'd1))) begin
        main_basesoc_sdram_bankmachine1_cmd_ready <= 1'd1;
    end
end
always @(*) begin
    main_basesoc_sdram_bankmachine2_cmd_ready <= 1'd0;
    if (((main_basesoc_sdram_choose_cmd_cmd_valid & main_basesoc_sdram_choose_cmd_cmd_ready) & (main_basesoc_sdram_choose_cmd_grant == 2'd2))) begin
        main_basesoc_sdram_bankmachine2_cmd_ready <= 1'd1;
    end
    if (((main_basesoc_sdram_choose_req_cmd_valid & main_basesoc_sdram_choose_req_cmd_ready) & (main_basesoc_sdram_choose_req_grant == 2'd2))) begin
        main_basesoc_sdram_bankmachine2_cmd_ready <= 1'd1;
    end
end
always @(*) begin
    main_basesoc_sdram_bankmachine3_cmd_ready <= 1'd0;
    if (((main_basesoc_sdram_choose_cmd_cmd_valid & main_basesoc_sdram_choose_cmd_cmd_ready) & (main_basesoc_sdram_choose_cmd_grant == 2'd3))) begin
        main_basesoc_sdram_bankmachine3_cmd_ready <= 1'd1;
    end
    if (((main_basesoc_sdram_choose_req_cmd_valid & main_basesoc_sdram_choose_req_cmd_ready) & (main_basesoc_sdram_choose_req_grant == 2'd3))) begin
        main_basesoc_sdram_bankmachine3_cmd_ready <= 1'd1;
    end
end
always @(*) begin
    main_basesoc_sdram_bankmachine4_cmd_ready <= 1'd0;
    if (((main_basesoc_sdram_choose_cmd_cmd_valid & main_basesoc_sdram_choose_cmd_cmd_ready) & (main_basesoc_sdram_choose_cmd_grant == 3'd4))) begin
        main_basesoc_sdram_bankmachine4_cmd_ready <= 1'd1;
    end
    if (((main_basesoc_sdram_choose_req_cmd_valid & main_basesoc_sdram_choose_req_cmd_ready) & (main_basesoc_sdram_choose_req_grant == 3'd4))) begin
        main_basesoc_sdram_bankmachine4_cmd_ready <= 1'd1;
    end
end
always @(*) begin
    main_basesoc_sdram_bankmachine5_cmd_ready <= 1'd0;
    if (((main_basesoc_sdram_choose_cmd_cmd_valid & main_basesoc_sdram_choose_cmd_cmd_ready) & (main_basesoc_sdram_choose_cmd_grant == 3'd5))) begin
        main_basesoc_sdram_bankmachine5_cmd_ready <= 1'd1;
    end
    if (((main_basesoc_sdram_choose_req_cmd_valid & main_basesoc_sdram_choose_req_cmd_ready) & (main_basesoc_sdram_choose_req_grant == 3'd5))) begin
        main_basesoc_sdram_bankmachine5_cmd_ready <= 1'd1;
    end
end
always @(*) begin
    main_basesoc_sdram_bankmachine6_cmd_ready <= 1'd0;
    if (((main_basesoc_sdram_choose_cmd_cmd_valid & main_basesoc_sdram_choose_cmd_cmd_ready) & (main_basesoc_sdram_choose_cmd_grant == 3'd6))) begin
        main_basesoc_sdram_bankmachine6_cmd_ready <= 1'd1;
    end
    if (((main_basesoc_sdram_choose_req_cmd_valid & main_basesoc_sdram_choose_req_cmd_ready) & (main_basesoc_sdram_choose_req_grant == 3'd6))) begin
        main_basesoc_sdram_bankmachine6_cmd_ready <= 1'd1;
    end
end
always @(*) begin
    main_basesoc_sdram_bankmachine7_cmd_ready <= 1'd0;
    if (((main_basesoc_sdram_choose_cmd_cmd_valid & main_basesoc_sdram_choose_cmd_cmd_ready) & (main_basesoc_sdram_choose_cmd_grant == 3'd7))) begin
        main_basesoc_sdram_bankmachine7_cmd_ready <= 1'd1;
    end
    if (((main_basesoc_sdram_choose_req_cmd_valid & main_basesoc_sdram_choose_req_cmd_ready) & (main_basesoc_sdram_choose_req_grant == 3'd7))) begin
        main_basesoc_sdram_bankmachine7_cmd_ready <= 1'd1;
    end
end
assign main_basesoc_sdram_choose_req_ce = (main_basesoc_sdram_choose_req_cmd_ready | (~main_basesoc_sdram_choose_req_cmd_valid));
assign main_basesoc_sdram_dfi_p0_reset_n = 1'd1;
assign main_basesoc_sdram_dfi_p0_cke = {1{main_basesoc_sdram_steerer0}};
assign main_basesoc_sdram_dfi_p0_odt = {1{main_basesoc_sdram_steerer1}};
assign main_basesoc_sdram_dfi_p1_reset_n = 1'd1;
assign main_basesoc_sdram_dfi_p1_cke = {1{main_basesoc_sdram_steerer2}};
assign main_basesoc_sdram_dfi_p1_odt = {1{main_basesoc_sdram_steerer3}};
assign main_basesoc_sdram_tfawcon_count = ((main_basesoc_sdram_tfawcon_window[0] + main_basesoc_sdram_tfawcon_window[1]) + main_basesoc_sdram_tfawcon_window[2]);
always @(*) begin
    builder_multiplexer_next_state <= 4'd0;
    main_basesoc_sdram_choose_cmd_cmd_ready <= 1'd0;
    main_basesoc_sdram_choose_cmd_want_activates <= 1'd0;
    main_basesoc_sdram_choose_req_cmd_ready <= 1'd0;
    main_basesoc_sdram_choose_req_want_reads <= 1'd0;
    main_basesoc_sdram_choose_req_want_writes <= 1'd0;
    main_basesoc_sdram_cmd_ready <= 1'd0;
    main_basesoc_sdram_en0 <= 1'd0;
    main_basesoc_sdram_en1 <= 1'd0;
    main_basesoc_sdram_steerer_sel0 <= 2'd0;
    main_basesoc_sdram_steerer_sel1 <= 2'd0;
    builder_multiplexer_next_state <= builder_multiplexer_state;
    case (builder_multiplexer_state)
        1'd1: begin
            main_basesoc_sdram_en1 <= 1'd1;
            main_basesoc_sdram_choose_req_want_writes <= 1'd1;
            if (1'd0) begin
                main_basesoc_sdram_choose_req_cmd_ready <= (main_basesoc_sdram_cas_allowed & ((~((main_basesoc_sdram_choose_req_cmd_payload_ras & (~main_basesoc_sdram_choose_req_cmd_payload_cas)) & (~main_basesoc_sdram_choose_req_cmd_payload_we))) | main_basesoc_sdram_ras_allowed));
            end else begin
                main_basesoc_sdram_choose_cmd_want_activates <= main_basesoc_sdram_ras_allowed;
                main_basesoc_sdram_choose_cmd_cmd_ready <= ((~((main_basesoc_sdram_choose_cmd_cmd_payload_ras & (~main_basesoc_sdram_choose_cmd_cmd_payload_cas)) & (~main_basesoc_sdram_choose_cmd_cmd_payload_we))) | main_basesoc_sdram_ras_allowed);
                main_basesoc_sdram_choose_req_cmd_ready <= main_basesoc_sdram_cas_allowed;
            end
            main_basesoc_sdram_steerer_sel0 <= 1'd0;
            if (1'd0) begin
                main_basesoc_sdram_steerer_sel0 <= 2'd2;
            end
            if (1'd1) begin
                main_basesoc_sdram_steerer_sel0 <= 1'd1;
            end
            main_basesoc_sdram_steerer_sel1 <= 1'd0;
            if (1'd1) begin
                main_basesoc_sdram_steerer_sel1 <= 2'd2;
            end
            if (1'd0) begin
                main_basesoc_sdram_steerer_sel1 <= 1'd1;
            end
            if (main_basesoc_sdram_read_available) begin
                if (((~main_basesoc_sdram_write_available) | main_basesoc_sdram_max_time1)) begin
                    builder_multiplexer_next_state <= 2'd3;
                end
            end
            if (main_basesoc_sdram_go_to_refresh) begin
                builder_multiplexer_next_state <= 2'd2;
            end
        end
        2'd2: begin
            main_basesoc_sdram_steerer_sel0 <= 2'd3;
            main_basesoc_sdram_cmd_ready <= 1'd1;
            if (main_basesoc_sdram_cmd_last) begin
                builder_multiplexer_next_state <= 1'd0;
            end
        end
        2'd3: begin
            if (main_basesoc_sdram_twtrcon_ready) begin
                builder_multiplexer_next_state <= 1'd0;
            end
        end
        3'd4: begin
            builder_multiplexer_next_state <= 3'd5;
        end
        3'd5: begin
            builder_multiplexer_next_state <= 3'd6;
        end
        3'd6: begin
            builder_multiplexer_next_state <= 3'd7;
        end
        3'd7: begin
            builder_multiplexer_next_state <= 4'd8;
        end
        4'd8: begin
            builder_multiplexer_next_state <= 4'd9;
        end
        4'd9: begin
            builder_multiplexer_next_state <= 4'd10;
        end
        4'd10: begin
            builder_multiplexer_next_state <= 4'd11;
        end
        4'd11: begin
            builder_multiplexer_next_state <= 4'd12;
        end
        4'd12: begin
            builder_multiplexer_next_state <= 4'd13;
        end
        4'd13: begin
            builder_multiplexer_next_state <= 4'd14;
        end
        4'd14: begin
            builder_multiplexer_next_state <= 4'd15;
        end
        4'd15: begin
            builder_multiplexer_next_state <= 1'd1;
        end
        default: begin
            main_basesoc_sdram_en0 <= 1'd1;
            main_basesoc_sdram_choose_req_want_reads <= 1'd1;
            if (1'd0) begin
                main_basesoc_sdram_choose_req_cmd_ready <= (main_basesoc_sdram_cas_allowed & ((~((main_basesoc_sdram_choose_req_cmd_payload_ras & (~main_basesoc_sdram_choose_req_cmd_payload_cas)) & (~main_basesoc_sdram_choose_req_cmd_payload_we))) | main_basesoc_sdram_ras_allowed));
            end else begin
                main_basesoc_sdram_choose_cmd_want_activates <= main_basesoc_sdram_ras_allowed;
                main_basesoc_sdram_choose_cmd_cmd_ready <= ((~((main_basesoc_sdram_choose_cmd_cmd_payload_ras & (~main_basesoc_sdram_choose_cmd_cmd_payload_cas)) & (~main_basesoc_sdram_choose_cmd_cmd_payload_we))) | main_basesoc_sdram_ras_allowed);
                main_basesoc_sdram_choose_req_cmd_ready <= main_basesoc_sdram_cas_allowed;
            end
            main_basesoc_sdram_steerer_sel0 <= 1'd0;
            if (1'd1) begin
                main_basesoc_sdram_steerer_sel0 <= 2'd2;
            end
            if (1'd0) begin
                main_basesoc_sdram_steerer_sel0 <= 1'd1;
            end
            main_basesoc_sdram_steerer_sel1 <= 1'd0;
            if (1'd0) begin
                main_basesoc_sdram_steerer_sel1 <= 2'd2;
            end
            if (1'd1) begin
                main_basesoc_sdram_steerer_sel1 <= 1'd1;
            end
            if (main_basesoc_sdram_write_available) begin
                if (((~main_basesoc_sdram_read_available) | main_basesoc_sdram_max_time0)) begin
                    builder_multiplexer_next_state <= 3'd4;
                end
            end
            if (main_basesoc_sdram_go_to_refresh) begin
                builder_multiplexer_next_state <= 2'd2;
            end
        end
    endcase
end
assign builder_roundrobin0_request = {(((main_basesoc_port_cmd_payload_addr[9:7] == 1'd0) & (~(((((((builder_locked0 | (main_basesoc_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_basesoc_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_basesoc_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))) | (main_basesoc_sdram_interface_bank4_lock & (builder_roundrobin4_grant == 1'd0))) | (main_basesoc_sdram_interface_bank5_lock & (builder_roundrobin5_grant == 1'd0))) | (main_basesoc_sdram_interface_bank6_lock & (builder_roundrobin6_grant == 1'd0))) | (main_basesoc_sdram_interface_bank7_lock & (builder_roundrobin7_grant == 1'd0))))) & main_basesoc_port_cmd_valid)};
assign builder_roundrobin0_ce = ((~main_basesoc_sdram_interface_bank0_valid) & (~main_basesoc_sdram_interface_bank0_lock));
assign main_basesoc_sdram_interface_bank0_addr = builder_rhs_array_muxed20;
assign main_basesoc_sdram_interface_bank0_we = builder_rhs_array_muxed21;
assign main_basesoc_sdram_interface_bank0_valid = builder_rhs_array_muxed22;
assign builder_roundrobin1_request = {(((main_basesoc_port_cmd_payload_addr[9:7] == 1'd1) & (~(((((((builder_locked1 | (main_basesoc_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_basesoc_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_basesoc_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))) | (main_basesoc_sdram_interface_bank4_lock & (builder_roundrobin4_grant == 1'd0))) | (main_basesoc_sdram_interface_bank5_lock & (builder_roundrobin5_grant == 1'd0))) | (main_basesoc_sdram_interface_bank6_lock & (builder_roundrobin6_grant == 1'd0))) | (main_basesoc_sdram_interface_bank7_lock & (builder_roundrobin7_grant == 1'd0))))) & main_basesoc_port_cmd_valid)};
assign builder_roundrobin1_ce = ((~main_basesoc_sdram_interface_bank1_valid) & (~main_basesoc_sdram_interface_bank1_lock));
assign main_basesoc_sdram_interface_bank1_addr = builder_rhs_array_muxed23;
assign main_basesoc_sdram_interface_bank1_we = builder_rhs_array_muxed24;
assign main_basesoc_sdram_interface_bank1_valid = builder_rhs_array_muxed25;
assign builder_roundrobin2_request = {(((main_basesoc_port_cmd_payload_addr[9:7] == 2'd2) & (~(((((((builder_locked2 | (main_basesoc_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_basesoc_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_basesoc_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))) | (main_basesoc_sdram_interface_bank4_lock & (builder_roundrobin4_grant == 1'd0))) | (main_basesoc_sdram_interface_bank5_lock & (builder_roundrobin5_grant == 1'd0))) | (main_basesoc_sdram_interface_bank6_lock & (builder_roundrobin6_grant == 1'd0))) | (main_basesoc_sdram_interface_bank7_lock & (builder_roundrobin7_grant == 1'd0))))) & main_basesoc_port_cmd_valid)};
assign builder_roundrobin2_ce = ((~main_basesoc_sdram_interface_bank2_valid) & (~main_basesoc_sdram_interface_bank2_lock));
assign main_basesoc_sdram_interface_bank2_addr = builder_rhs_array_muxed26;
assign main_basesoc_sdram_interface_bank2_we = builder_rhs_array_muxed27;
assign main_basesoc_sdram_interface_bank2_valid = builder_rhs_array_muxed28;
assign builder_roundrobin3_request = {(((main_basesoc_port_cmd_payload_addr[9:7] == 2'd3) & (~(((((((builder_locked3 | (main_basesoc_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_basesoc_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_basesoc_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_basesoc_sdram_interface_bank4_lock & (builder_roundrobin4_grant == 1'd0))) | (main_basesoc_sdram_interface_bank5_lock & (builder_roundrobin5_grant == 1'd0))) | (main_basesoc_sdram_interface_bank6_lock & (builder_roundrobin6_grant == 1'd0))) | (main_basesoc_sdram_interface_bank7_lock & (builder_roundrobin7_grant == 1'd0))))) & main_basesoc_port_cmd_valid)};
assign builder_roundrobin3_ce = ((~main_basesoc_sdram_interface_bank3_valid) & (~main_basesoc_sdram_interface_bank3_lock));
assign main_basesoc_sdram_interface_bank3_addr = builder_rhs_array_muxed29;
assign main_basesoc_sdram_interface_bank3_we = builder_rhs_array_muxed30;
assign main_basesoc_sdram_interface_bank3_valid = builder_rhs_array_muxed31;
assign builder_roundrobin4_request = {(((main_basesoc_port_cmd_payload_addr[9:7] == 3'd4) & (~(((((((builder_locked4 | (main_basesoc_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_basesoc_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_basesoc_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_basesoc_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))) | (main_basesoc_sdram_interface_bank5_lock & (builder_roundrobin5_grant == 1'd0))) | (main_basesoc_sdram_interface_bank6_lock & (builder_roundrobin6_grant == 1'd0))) | (main_basesoc_sdram_interface_bank7_lock & (builder_roundrobin7_grant == 1'd0))))) & main_basesoc_port_cmd_valid)};
assign builder_roundrobin4_ce = ((~main_basesoc_sdram_interface_bank4_valid) & (~main_basesoc_sdram_interface_bank4_lock));
assign main_basesoc_sdram_interface_bank4_addr = builder_rhs_array_muxed32;
assign main_basesoc_sdram_interface_bank4_we = builder_rhs_array_muxed33;
assign main_basesoc_sdram_interface_bank4_valid = builder_rhs_array_muxed34;
assign builder_roundrobin5_request = {(((main_basesoc_port_cmd_payload_addr[9:7] == 3'd5) & (~(((((((builder_locked5 | (main_basesoc_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_basesoc_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_basesoc_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_basesoc_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))) | (main_basesoc_sdram_interface_bank4_lock & (builder_roundrobin4_grant == 1'd0))) | (main_basesoc_sdram_interface_bank6_lock & (builder_roundrobin6_grant == 1'd0))) | (main_basesoc_sdram_interface_bank7_lock & (builder_roundrobin7_grant == 1'd0))))) & main_basesoc_port_cmd_valid)};
assign builder_roundrobin5_ce = ((~main_basesoc_sdram_interface_bank5_valid) & (~main_basesoc_sdram_interface_bank5_lock));
assign main_basesoc_sdram_interface_bank5_addr = builder_rhs_array_muxed35;
assign main_basesoc_sdram_interface_bank5_we = builder_rhs_array_muxed36;
assign main_basesoc_sdram_interface_bank5_valid = builder_rhs_array_muxed37;
assign builder_roundrobin6_request = {(((main_basesoc_port_cmd_payload_addr[9:7] == 3'd6) & (~(((((((builder_locked6 | (main_basesoc_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_basesoc_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_basesoc_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_basesoc_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))) | (main_basesoc_sdram_interface_bank4_lock & (builder_roundrobin4_grant == 1'd0))) | (main_basesoc_sdram_interface_bank5_lock & (builder_roundrobin5_grant == 1'd0))) | (main_basesoc_sdram_interface_bank7_lock & (builder_roundrobin7_grant == 1'd0))))) & main_basesoc_port_cmd_valid)};
assign builder_roundrobin6_ce = ((~main_basesoc_sdram_interface_bank6_valid) & (~main_basesoc_sdram_interface_bank6_lock));
assign main_basesoc_sdram_interface_bank6_addr = builder_rhs_array_muxed38;
assign main_basesoc_sdram_interface_bank6_we = builder_rhs_array_muxed39;
assign main_basesoc_sdram_interface_bank6_valid = builder_rhs_array_muxed40;
assign builder_roundrobin7_request = {(((main_basesoc_port_cmd_payload_addr[9:7] == 3'd7) & (~(((((((builder_locked7 | (main_basesoc_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_basesoc_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_basesoc_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_basesoc_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))) | (main_basesoc_sdram_interface_bank4_lock & (builder_roundrobin4_grant == 1'd0))) | (main_basesoc_sdram_interface_bank5_lock & (builder_roundrobin5_grant == 1'd0))) | (main_basesoc_sdram_interface_bank6_lock & (builder_roundrobin6_grant == 1'd0))))) & main_basesoc_port_cmd_valid)};
assign builder_roundrobin7_ce = ((~main_basesoc_sdram_interface_bank7_valid) & (~main_basesoc_sdram_interface_bank7_lock));
assign main_basesoc_sdram_interface_bank7_addr = builder_rhs_array_muxed41;
assign main_basesoc_sdram_interface_bank7_we = builder_rhs_array_muxed42;
assign main_basesoc_sdram_interface_bank7_valid = builder_rhs_array_muxed43;
assign main_basesoc_port_cmd_ready = ((((((((1'd0 | (((builder_roundrobin0_grant == 1'd0) & ((main_basesoc_port_cmd_payload_addr[9:7] == 1'd0) & (~(((((((builder_locked0 | (main_basesoc_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_basesoc_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_basesoc_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))) | (main_basesoc_sdram_interface_bank4_lock & (builder_roundrobin4_grant == 1'd0))) | (main_basesoc_sdram_interface_bank5_lock & (builder_roundrobin5_grant == 1'd0))) | (main_basesoc_sdram_interface_bank6_lock & (builder_roundrobin6_grant == 1'd0))) | (main_basesoc_sdram_interface_bank7_lock & (builder_roundrobin7_grant == 1'd0)))))) & main_basesoc_sdram_interface_bank0_ready)) | (((builder_roundrobin1_grant == 1'd0) & ((main_basesoc_port_cmd_payload_addr[9:7] == 1'd1) & (~(((((((builder_locked1 | (main_basesoc_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_basesoc_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_basesoc_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))) | (main_basesoc_sdram_interface_bank4_lock & (builder_roundrobin4_grant == 1'd0))) | (main_basesoc_sdram_interface_bank5_lock & (builder_roundrobin5_grant == 1'd0))) | (main_basesoc_sdram_interface_bank6_lock & (builder_roundrobin6_grant == 1'd0))) | (main_basesoc_sdram_interface_bank7_lock & (builder_roundrobin7_grant == 1'd0)))))) & main_basesoc_sdram_interface_bank1_ready)) | (((builder_roundrobin2_grant == 1'd0) & ((main_basesoc_port_cmd_payload_addr[9:7] == 2'd2) & (~(((((((builder_locked2 | (main_basesoc_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_basesoc_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_basesoc_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))) | (main_basesoc_sdram_interface_bank4_lock & (builder_roundrobin4_grant == 1'd0))) | (main_basesoc_sdram_interface_bank5_lock & (builder_roundrobin5_grant == 1'd0))) | (main_basesoc_sdram_interface_bank6_lock & (builder_roundrobin6_grant == 1'd0))) | (main_basesoc_sdram_interface_bank7_lock & (builder_roundrobin7_grant == 1'd0)))))) & main_basesoc_sdram_interface_bank2_ready)) | (((builder_roundrobin3_grant == 1'd0) & ((main_basesoc_port_cmd_payload_addr[9:7] == 2'd3) & (~(((((((builder_locked3 | (main_basesoc_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_basesoc_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_basesoc_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_basesoc_sdram_interface_bank4_lock & (builder_roundrobin4_grant == 1'd0))) | (main_basesoc_sdram_interface_bank5_lock & (builder_roundrobin5_grant == 1'd0))) | (main_basesoc_sdram_interface_bank6_lock & (builder_roundrobin6_grant == 1'd0))) | (main_basesoc_sdram_interface_bank7_lock & (builder_roundrobin7_grant == 1'd0)))))) & main_basesoc_sdram_interface_bank3_ready)) | (((builder_roundrobin4_grant == 1'd0) & ((main_basesoc_port_cmd_payload_addr[9:7] == 3'd4) & (~(((((((builder_locked4 | (main_basesoc_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_basesoc_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_basesoc_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_basesoc_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))) | (main_basesoc_sdram_interface_bank5_lock & (builder_roundrobin5_grant == 1'd0))) | (main_basesoc_sdram_interface_bank6_lock & (builder_roundrobin6_grant == 1'd0))) | (main_basesoc_sdram_interface_bank7_lock & (builder_roundrobin7_grant == 1'd0)))))) & main_basesoc_sdram_interface_bank4_ready)) | (((builder_roundrobin5_grant == 1'd0) & ((main_basesoc_port_cmd_payload_addr[9:7] == 3'd5) & (~(((((((builder_locked5 | (main_basesoc_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_basesoc_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_basesoc_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_basesoc_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))) | (main_basesoc_sdram_interface_bank4_lock & (builder_roundrobin4_grant == 1'd0))) | (main_basesoc_sdram_interface_bank6_lock & (builder_roundrobin6_grant == 1'd0))) | (main_basesoc_sdram_interface_bank7_lock & (builder_roundrobin7_grant == 1'd0)))))) & main_basesoc_sdram_interface_bank5_ready)) | (((builder_roundrobin6_grant == 1'd0) & ((main_basesoc_port_cmd_payload_addr[9:7] == 3'd6) & (~(((((((builder_locked6 | (main_basesoc_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_basesoc_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_basesoc_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_basesoc_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))) | (main_basesoc_sdram_interface_bank4_lock & (builder_roundrobin4_grant == 1'd0))) | (main_basesoc_sdram_interface_bank5_lock & (builder_roundrobin5_grant == 1'd0))) | (main_basesoc_sdram_interface_bank7_lock & (builder_roundrobin7_grant == 1'd0)))))) & main_basesoc_sdram_interface_bank6_ready)) | (((builder_roundrobin7_grant == 1'd0) & ((main_basesoc_port_cmd_payload_addr[9:7] == 3'd7) & (~(((((((builder_locked7 | (main_basesoc_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_basesoc_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_basesoc_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_basesoc_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))) | (main_basesoc_sdram_interface_bank4_lock & (builder_roundrobin4_grant == 1'd0))) | (main_basesoc_sdram_interface_bank5_lock & (builder_roundrobin5_grant == 1'd0))) | (main_basesoc_sdram_interface_bank6_lock & (builder_roundrobin6_grant == 1'd0)))))) & main_basesoc_sdram_interface_bank7_ready));
assign main_basesoc_port_wdata_ready = builder_new_master_wdata_ready3;
assign main_basesoc_port_rdata_valid = builder_new_master_rdata_valid13;
always @(*) begin
    main_basesoc_sdram_interface_wdata <= 256'd0;
    main_basesoc_sdram_interface_wdata_we <= 32'd0;
    case ({builder_new_master_wdata_ready3})
        1'd1: begin
            main_basesoc_sdram_interface_wdata <= main_basesoc_port_wdata_payload_data;
            main_basesoc_sdram_interface_wdata_we <= main_basesoc_port_wdata_payload_we;
        end
        default: begin
            main_basesoc_sdram_interface_wdata <= 1'd0;
            main_basesoc_sdram_interface_wdata_we <= 1'd0;
        end
    endcase
end
assign main_basesoc_port_rdata_payload_data = main_basesoc_sdram_interface_rdata;
assign builder_roundrobin0_grant = 1'd0;
assign builder_roundrobin1_grant = 1'd0;
assign builder_roundrobin2_grant = 1'd0;
assign builder_roundrobin3_grant = 1'd0;
assign builder_roundrobin4_grant = 1'd0;
assign builder_roundrobin5_grant = 1'd0;
assign builder_roundrobin6_grant = 1'd0;
assign builder_roundrobin7_grant = 1'd0;
assign main_basesoc_litedram_wb_cyc = main_basesoc_wb_sdram_cyc;
assign main_basesoc_litedram_wb_stb = main_basesoc_wb_sdram_stb;
assign main_basesoc_wb_sdram_ack = main_basesoc_litedram_wb_ack;
assign main_basesoc_litedram_wb_we = main_basesoc_wb_sdram_we;
assign main_basesoc_litedram_wb_cti = main_basesoc_wb_sdram_cti;
assign main_basesoc_litedram_wb_bte = main_basesoc_wb_sdram_bte;
assign main_basesoc_wb_sdram_err = main_basesoc_litedram_wb_err;
always @(*) begin
    main_basesoc_litedram_wb_adr <= 27'd0;
    main_basesoc_litedram_wb_dat_w <= 256'd0;
    main_basesoc_litedram_wb_sel <= 32'd0;
    main_basesoc_wb_sdram_dat_r <= 32'd0;
    case (main_basesoc_wb_sdram_adr[2:0])
        1'd0: begin
            main_basesoc_litedram_wb_adr <= main_basesoc_wb_sdram_adr[29:3];
            main_basesoc_litedram_wb_sel[3:0] <= main_basesoc_wb_sdram_sel;
            main_basesoc_litedram_wb_dat_w[31:0] <= main_basesoc_wb_sdram_dat_w;
            main_basesoc_wb_sdram_dat_r <= main_basesoc_litedram_wb_dat_r[31:0];
        end
        1'd1: begin
            main_basesoc_litedram_wb_adr <= main_basesoc_wb_sdram_adr[29:3];
            main_basesoc_litedram_wb_sel[7:4] <= main_basesoc_wb_sdram_sel;
            main_basesoc_litedram_wb_dat_w[63:32] <= main_basesoc_wb_sdram_dat_w;
            main_basesoc_wb_sdram_dat_r <= main_basesoc_litedram_wb_dat_r[63:32];
        end
        2'd2: begin
            main_basesoc_litedram_wb_adr <= main_basesoc_wb_sdram_adr[29:3];
            main_basesoc_litedram_wb_sel[11:8] <= main_basesoc_wb_sdram_sel;
            main_basesoc_litedram_wb_dat_w[95:64] <= main_basesoc_wb_sdram_dat_w;
            main_basesoc_wb_sdram_dat_r <= main_basesoc_litedram_wb_dat_r[95:64];
        end
        2'd3: begin
            main_basesoc_litedram_wb_adr <= main_basesoc_wb_sdram_adr[29:3];
            main_basesoc_litedram_wb_sel[15:12] <= main_basesoc_wb_sdram_sel;
            main_basesoc_litedram_wb_dat_w[127:96] <= main_basesoc_wb_sdram_dat_w;
            main_basesoc_wb_sdram_dat_r <= main_basesoc_litedram_wb_dat_r[127:96];
        end
        3'd4: begin
            main_basesoc_litedram_wb_adr <= main_basesoc_wb_sdram_adr[29:3];
            main_basesoc_litedram_wb_sel[19:16] <= main_basesoc_wb_sdram_sel;
            main_basesoc_litedram_wb_dat_w[159:128] <= main_basesoc_wb_sdram_dat_w;
            main_basesoc_wb_sdram_dat_r <= main_basesoc_litedram_wb_dat_r[159:128];
        end
        3'd5: begin
            main_basesoc_litedram_wb_adr <= main_basesoc_wb_sdram_adr[29:3];
            main_basesoc_litedram_wb_sel[23:20] <= main_basesoc_wb_sdram_sel;
            main_basesoc_litedram_wb_dat_w[191:160] <= main_basesoc_wb_sdram_dat_w;
            main_basesoc_wb_sdram_dat_r <= main_basesoc_litedram_wb_dat_r[191:160];
        end
        3'd6: begin
            main_basesoc_litedram_wb_adr <= main_basesoc_wb_sdram_adr[29:3];
            main_basesoc_litedram_wb_sel[27:24] <= main_basesoc_wb_sdram_sel;
            main_basesoc_litedram_wb_dat_w[223:192] <= main_basesoc_wb_sdram_dat_w;
            main_basesoc_wb_sdram_dat_r <= main_basesoc_litedram_wb_dat_r[223:192];
        end
        3'd7: begin
            main_basesoc_litedram_wb_adr <= main_basesoc_wb_sdram_adr[29:3];
            main_basesoc_litedram_wb_sel[31:28] <= main_basesoc_wb_sdram_sel;
            main_basesoc_litedram_wb_dat_w[255:224] <= main_basesoc_wb_sdram_dat_w;
            main_basesoc_wb_sdram_dat_r <= main_basesoc_litedram_wb_dat_r[255:224];
        end
    endcase
end
assign main_basesoc_port_cmd_payload_addr = (main_basesoc_litedram_wb_adr - 26'd33554432);
assign main_basesoc_port_cmd_payload_we = main_basesoc_litedram_wb_we;
assign main_basesoc_port_cmd_last = (~main_basesoc_litedram_wb_we);
assign main_basesoc_port_flush = (~main_basesoc_litedram_wb_cyc);
always @(*) begin
    main_basesoc_port_wdata_valid <= 1'd0;
    main_basesoc_port_wdata_valid <= (main_basesoc_litedram_wb_stb & main_basesoc_litedram_wb_we);
    if (1'd1) begin
        if ((~main_basesoc_is_ongoing)) begin
            main_basesoc_port_wdata_valid <= 1'd0;
        end
    end
end
assign main_basesoc_port_wdata_payload_data = main_basesoc_litedram_wb_dat_w;
assign main_basesoc_port_wdata_payload_we = main_basesoc_litedram_wb_sel;
assign main_basesoc_port_rdata_ready = 1'd1;
always @(*) begin
    builder_litedramwishbone2native_next_state <= 2'd0;
    main_basesoc_aborted_litedramwishbone2native_next_value <= 1'd0;
    main_basesoc_aborted_litedramwishbone2native_next_value_ce <= 1'd0;
    main_basesoc_is_ongoing <= 1'd0;
    main_basesoc_litedram_wb_ack <= 1'd0;
    main_basesoc_litedram_wb_dat_r <= 256'd0;
    main_basesoc_port_cmd_valid <= 1'd0;
    builder_litedramwishbone2native_next_state <= builder_litedramwishbone2native_state;
    case (builder_litedramwishbone2native_state)
        1'd1: begin
            main_basesoc_is_ongoing <= 1'd1;
            main_basesoc_aborted_litedramwishbone2native_next_value <= ((~main_basesoc_litedram_wb_cyc) | main_basesoc_aborted);
            main_basesoc_aborted_litedramwishbone2native_next_value_ce <= 1'd1;
            if ((main_basesoc_port_wdata_valid & main_basesoc_port_wdata_ready)) begin
                main_basesoc_litedram_wb_ack <= (main_basesoc_litedram_wb_cyc & (~main_basesoc_aborted));
                builder_litedramwishbone2native_next_state <= 1'd0;
            end
        end
        2'd2: begin
            main_basesoc_aborted_litedramwishbone2native_next_value <= ((~main_basesoc_litedram_wb_cyc) | main_basesoc_aborted);
            main_basesoc_aborted_litedramwishbone2native_next_value_ce <= 1'd1;
            if (main_basesoc_port_rdata_valid) begin
                main_basesoc_litedram_wb_ack <= (main_basesoc_litedram_wb_cyc & (~main_basesoc_aborted));
                main_basesoc_litedram_wb_dat_r <= main_basesoc_port_rdata_payload_data;
                builder_litedramwishbone2native_next_state <= 1'd0;
            end
        end
        default: begin
            main_basesoc_port_cmd_valid <= (main_basesoc_litedram_wb_cyc & main_basesoc_litedram_wb_stb);
            if (((main_basesoc_port_cmd_valid & main_basesoc_port_cmd_ready) & main_basesoc_litedram_wb_we)) begin
                builder_litedramwishbone2native_next_state <= 1'd1;
            end
            if (((main_basesoc_port_cmd_valid & main_basesoc_port_cmd_ready) & (~main_basesoc_litedram_wb_we))) begin
                builder_litedramwishbone2native_next_state <= 2'd2;
            end
            main_basesoc_aborted_litedramwishbone2native_next_value <= 1'd0;
            main_basesoc_aborted_litedramwishbone2native_next_value_ce <= 1'd1;
        end
    endcase
end
assign main_wait = (~main_done);
always @(*) begin
    main_leds <= 6'd0;
    if ((main_mode == 1'd1)) begin
        main_leds <= main_storage;
    end else begin
        main_leds <= main_chaser;
    end
end
assign {led_n5, led_n4, led_n3, led_n2, led_n1, led_n0} = (main_leds ^ 1'd0);
assign main_done = (main_count == 1'd0);
always @(*) begin
    builder_interface0_ack <= 1'd0;
    builder_interface0_dat_r <= 32'd0;
    builder_interface1_adr_wishbone2csr_next_value1 <= 14'd0;
    builder_interface1_adr_wishbone2csr_next_value_ce1 <= 1'd0;
    builder_interface1_dat_w_wishbone2csr_next_value0 <= 32'd0;
    builder_interface1_dat_w_wishbone2csr_next_value_ce0 <= 1'd0;
    builder_interface1_re_wishbone2csr_next_value2 <= 1'd0;
    builder_interface1_re_wishbone2csr_next_value_ce2 <= 1'd0;
    builder_interface1_we_wishbone2csr_next_value3 <= 1'd0;
    builder_interface1_we_wishbone2csr_next_value_ce3 <= 1'd0;
    builder_wishbone2csr_next_state <= 2'd0;
    builder_wishbone2csr_next_state <= builder_wishbone2csr_state;
    case (builder_wishbone2csr_state)
        1'd1: begin
            builder_interface1_adr_wishbone2csr_next_value1 <= 1'd0;
            builder_interface1_adr_wishbone2csr_next_value_ce1 <= 1'd1;
            builder_interface1_re_wishbone2csr_next_value2 <= 1'd0;
            builder_interface1_re_wishbone2csr_next_value_ce2 <= 1'd1;
            builder_interface1_we_wishbone2csr_next_value3 <= 1'd0;
            builder_interface1_we_wishbone2csr_next_value_ce3 <= 1'd1;
            builder_wishbone2csr_next_state <= 2'd2;
        end
        2'd2: begin
            builder_interface0_ack <= 1'd1;
            builder_interface0_dat_r <= builder_interface1_dat_r;
            builder_wishbone2csr_next_state <= 1'd0;
        end
        default: begin
            builder_interface1_dat_w_wishbone2csr_next_value0 <= builder_interface0_dat_w;
            builder_interface1_dat_w_wishbone2csr_next_value_ce0 <= 1'd1;
            if ((builder_interface0_cyc & builder_interface0_stb)) begin
                builder_interface1_adr_wishbone2csr_next_value1 <= builder_interface0_adr[29:0];
                builder_interface1_adr_wishbone2csr_next_value_ce1 <= 1'd1;
                builder_interface1_re_wishbone2csr_next_value2 <= ((~builder_interface0_we) & (builder_interface0_sel != 1'd0));
                builder_interface1_re_wishbone2csr_next_value_ce2 <= 1'd1;
                builder_interface1_we_wishbone2csr_next_value3 <= (builder_interface0_we & (builder_interface0_sel != 1'd0));
                builder_interface1_we_wishbone2csr_next_value_ce3 <= 1'd1;
                builder_wishbone2csr_next_state <= 1'd1;
            end
        end
    endcase
end
assign builder_csr_bankarray_csrbank0_sel = (builder_csr_bankarray_interface0_bank_bus_adr[13:9] == 1'd0);
assign builder_csr_bankarray_csrbank0_reset0_r = builder_csr_bankarray_interface0_bank_bus_dat_w[1:0];
always @(*) begin
    builder_csr_bankarray_csrbank0_reset0_re <= 1'd0;
    builder_csr_bankarray_csrbank0_reset0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank0_sel & (builder_csr_bankarray_interface0_bank_bus_adr[8:0] == 1'd0))) begin
        builder_csr_bankarray_csrbank0_reset0_re <= builder_csr_bankarray_interface0_bank_bus_we;
        builder_csr_bankarray_csrbank0_reset0_we <= builder_csr_bankarray_interface0_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank0_scratch0_r = builder_csr_bankarray_interface0_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csr_bankarray_csrbank0_scratch0_re <= 1'd0;
    builder_csr_bankarray_csrbank0_scratch0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank0_sel & (builder_csr_bankarray_interface0_bank_bus_adr[8:0] == 1'd1))) begin
        builder_csr_bankarray_csrbank0_scratch0_re <= builder_csr_bankarray_interface0_bank_bus_we;
        builder_csr_bankarray_csrbank0_scratch0_we <= builder_csr_bankarray_interface0_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank0_bus_errors_r = builder_csr_bankarray_interface0_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csr_bankarray_csrbank0_bus_errors_re <= 1'd0;
    builder_csr_bankarray_csrbank0_bus_errors_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank0_sel & (builder_csr_bankarray_interface0_bank_bus_adr[8:0] == 2'd2))) begin
        builder_csr_bankarray_csrbank0_bus_errors_re <= builder_csr_bankarray_interface0_bank_bus_we;
        builder_csr_bankarray_csrbank0_bus_errors_we <= builder_csr_bankarray_interface0_bank_bus_re;
    end
end
always @(*) begin
    main_basesoc_soc_rst <= 1'd0;
    if (main_basesoc_reset_re) begin
        main_basesoc_soc_rst <= main_basesoc_reset_storage[0];
    end
end
assign main_basesoc_cpu_rst = main_basesoc_reset_storage[1];
assign builder_csr_bankarray_csrbank0_reset0_w = main_basesoc_reset_storage[1:0];
assign builder_csr_bankarray_csrbank0_scratch0_w = main_basesoc_scratch_storage[31:0];
assign builder_csr_bankarray_csrbank0_bus_errors_w = main_basesoc_bus_errors_status[31:0];
assign main_basesoc_bus_errors_we = builder_csr_bankarray_csrbank0_bus_errors_we;
assign builder_csr_bankarray_csrbank1_sel = (builder_csr_bankarray_interface1_bank_bus_adr[13:9] == 1'd1);
assign builder_csr_bankarray_csrbank1_dly_sel0_r = builder_csr_bankarray_interface1_bank_bus_dat_w[3:0];
always @(*) begin
    builder_csr_bankarray_csrbank1_dly_sel0_re <= 1'd0;
    builder_csr_bankarray_csrbank1_dly_sel0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank1_sel & (builder_csr_bankarray_interface1_bank_bus_adr[8:0] == 1'd0))) begin
        builder_csr_bankarray_csrbank1_dly_sel0_re <= builder_csr_bankarray_interface1_bank_bus_we;
        builder_csr_bankarray_csrbank1_dly_sel0_we <= builder_csr_bankarray_interface1_bank_bus_re;
    end
end
assign main_gw5ddrphy_rdly_dq_rst_r = builder_csr_bankarray_interface1_bank_bus_dat_w[0];
always @(*) begin
    main_gw5ddrphy_rdly_dq_rst_re <= 1'd0;
    main_gw5ddrphy_rdly_dq_rst_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank1_sel & (builder_csr_bankarray_interface1_bank_bus_adr[8:0] == 1'd1))) begin
        main_gw5ddrphy_rdly_dq_rst_re <= builder_csr_bankarray_interface1_bank_bus_we;
        main_gw5ddrphy_rdly_dq_rst_we <= builder_csr_bankarray_interface1_bank_bus_re;
    end
end
assign main_gw5ddrphy_rdly_dq_inc_r = builder_csr_bankarray_interface1_bank_bus_dat_w[0];
always @(*) begin
    main_gw5ddrphy_rdly_dq_inc_re <= 1'd0;
    main_gw5ddrphy_rdly_dq_inc_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank1_sel & (builder_csr_bankarray_interface1_bank_bus_adr[8:0] == 2'd2))) begin
        main_gw5ddrphy_rdly_dq_inc_re <= builder_csr_bankarray_interface1_bank_bus_we;
        main_gw5ddrphy_rdly_dq_inc_we <= builder_csr_bankarray_interface1_bank_bus_re;
    end
end
assign main_gw5ddrphy_rdly_dq_bitslip_rst_r = builder_csr_bankarray_interface1_bank_bus_dat_w[0];
always @(*) begin
    main_gw5ddrphy_rdly_dq_bitslip_rst_re <= 1'd0;
    main_gw5ddrphy_rdly_dq_bitslip_rst_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank1_sel & (builder_csr_bankarray_interface1_bank_bus_adr[8:0] == 2'd3))) begin
        main_gw5ddrphy_rdly_dq_bitslip_rst_re <= builder_csr_bankarray_interface1_bank_bus_we;
        main_gw5ddrphy_rdly_dq_bitslip_rst_we <= builder_csr_bankarray_interface1_bank_bus_re;
    end
end
assign main_gw5ddrphy_rdly_dq_bitslip_r = builder_csr_bankarray_interface1_bank_bus_dat_w[0];
always @(*) begin
    main_gw5ddrphy_rdly_dq_bitslip_re <= 1'd0;
    main_gw5ddrphy_rdly_dq_bitslip_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank1_sel & (builder_csr_bankarray_interface1_bank_bus_adr[8:0] == 3'd4))) begin
        main_gw5ddrphy_rdly_dq_bitslip_re <= builder_csr_bankarray_interface1_bank_bus_we;
        main_gw5ddrphy_rdly_dq_bitslip_we <= builder_csr_bankarray_interface1_bank_bus_re;
    end
end
assign main_gw5ddrphy_burstdet_clr_r = builder_csr_bankarray_interface1_bank_bus_dat_w[0];
always @(*) begin
    main_gw5ddrphy_burstdet_clr_re <= 1'd0;
    main_gw5ddrphy_burstdet_clr_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank1_sel & (builder_csr_bankarray_interface1_bank_bus_adr[8:0] == 3'd5))) begin
        main_gw5ddrphy_burstdet_clr_re <= builder_csr_bankarray_interface1_bank_bus_we;
        main_gw5ddrphy_burstdet_clr_we <= builder_csr_bankarray_interface1_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank1_burstdet_seen_r = builder_csr_bankarray_interface1_bank_bus_dat_w[3:0];
always @(*) begin
    builder_csr_bankarray_csrbank1_burstdet_seen_re <= 1'd0;
    builder_csr_bankarray_csrbank1_burstdet_seen_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank1_sel & (builder_csr_bankarray_interface1_bank_bus_adr[8:0] == 3'd6))) begin
        builder_csr_bankarray_csrbank1_burstdet_seen_re <= builder_csr_bankarray_interface1_bank_bus_we;
        builder_csr_bankarray_csrbank1_burstdet_seen_we <= builder_csr_bankarray_interface1_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank1_dly_sel0_w = main_gw5ddrphy_dly_sel_storage[3:0];
assign builder_csr_bankarray_csrbank1_burstdet_seen_w = main_gw5ddrphy_burstdet_seen_status[3:0];
assign main_gw5ddrphy_burstdet_seen_we = builder_csr_bankarray_csrbank1_burstdet_seen_we;
assign builder_csr_bankarray_sel = (builder_csr_bankarray_sram_bus_adr[13:9] == 2'd2);
always @(*) begin
    builder_csr_bankarray_sram_bus_dat_r <= 32'd0;
    if (builder_csr_bankarray_sel_r) begin
        builder_csr_bankarray_sram_bus_dat_r <= builder_csr_bankarray_dat_r;
    end
end
assign builder_csr_bankarray_adr = builder_csr_bankarray_sram_bus_adr[5:0];
assign builder_csr_bankarray_csrbank2_sel = (builder_csr_bankarray_interface2_bank_bus_adr[13:9] == 2'd3);
assign builder_csr_bankarray_csrbank2_out0_r = builder_csr_bankarray_interface2_bank_bus_dat_w[5:0];
always @(*) begin
    builder_csr_bankarray_csrbank2_out0_re <= 1'd0;
    builder_csr_bankarray_csrbank2_out0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank2_sel & (builder_csr_bankarray_interface2_bank_bus_adr[8:0] == 1'd0))) begin
        builder_csr_bankarray_csrbank2_out0_re <= builder_csr_bankarray_interface2_bank_bus_we;
        builder_csr_bankarray_csrbank2_out0_we <= builder_csr_bankarray_interface2_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank2_out0_w = main_storage[5:0];
assign builder_csr_bankarray_csrbank3_sel = (builder_csr_bankarray_interface3_bank_bus_adr[13:9] == 3'd4);
assign builder_csr_bankarray_csrbank3_dfii_control0_r = builder_csr_bankarray_interface3_bank_bus_dat_w[3:0];
always @(*) begin
    builder_csr_bankarray_csrbank3_dfii_control0_re <= 1'd0;
    builder_csr_bankarray_csrbank3_dfii_control0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 1'd0))) begin
        builder_csr_bankarray_csrbank3_dfii_control0_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_dfii_control0_we <= builder_csr_bankarray_interface3_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank3_dfii_pi0_command0_r = builder_csr_bankarray_interface3_bank_bus_dat_w[7:0];
always @(*) begin
    builder_csr_bankarray_csrbank3_dfii_pi0_command0_re <= 1'd0;
    builder_csr_bankarray_csrbank3_dfii_pi0_command0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 1'd1))) begin
        builder_csr_bankarray_csrbank3_dfii_pi0_command0_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_dfii_pi0_command0_we <= builder_csr_bankarray_interface3_bank_bus_re;
    end
end
assign main_basesoc_sdram_phaseinjector0_command_issue_r = builder_csr_bankarray_interface3_bank_bus_dat_w[0];
always @(*) begin
    main_basesoc_sdram_phaseinjector0_command_issue_re <= 1'd0;
    main_basesoc_sdram_phaseinjector0_command_issue_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 2'd2))) begin
        main_basesoc_sdram_phaseinjector0_command_issue_re <= builder_csr_bankarray_interface3_bank_bus_we;
        main_basesoc_sdram_phaseinjector0_command_issue_we <= builder_csr_bankarray_interface3_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank3_dfii_pi0_address0_r = builder_csr_bankarray_interface3_bank_bus_dat_w[14:0];
always @(*) begin
    builder_csr_bankarray_csrbank3_dfii_pi0_address0_re <= 1'd0;
    builder_csr_bankarray_csrbank3_dfii_pi0_address0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 2'd3))) begin
        builder_csr_bankarray_csrbank3_dfii_pi0_address0_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_dfii_pi0_address0_we <= builder_csr_bankarray_interface3_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank3_dfii_pi0_baddress0_r = builder_csr_bankarray_interface3_bank_bus_dat_w[2:0];
always @(*) begin
    builder_csr_bankarray_csrbank3_dfii_pi0_baddress0_re <= 1'd0;
    builder_csr_bankarray_csrbank3_dfii_pi0_baddress0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 3'd4))) begin
        builder_csr_bankarray_csrbank3_dfii_pi0_baddress0_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_dfii_pi0_baddress0_we <= builder_csr_bankarray_interface3_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank3_dfii_pi0_wrdata3_r = builder_csr_bankarray_interface3_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csr_bankarray_csrbank3_dfii_pi0_wrdata3_re <= 1'd0;
    builder_csr_bankarray_csrbank3_dfii_pi0_wrdata3_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 3'd5))) begin
        builder_csr_bankarray_csrbank3_dfii_pi0_wrdata3_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_dfii_pi0_wrdata3_we <= builder_csr_bankarray_interface3_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank3_dfii_pi0_wrdata2_r = builder_csr_bankarray_interface3_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csr_bankarray_csrbank3_dfii_pi0_wrdata2_re <= 1'd0;
    builder_csr_bankarray_csrbank3_dfii_pi0_wrdata2_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 3'd6))) begin
        builder_csr_bankarray_csrbank3_dfii_pi0_wrdata2_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_dfii_pi0_wrdata2_we <= builder_csr_bankarray_interface3_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank3_dfii_pi0_wrdata1_r = builder_csr_bankarray_interface3_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csr_bankarray_csrbank3_dfii_pi0_wrdata1_re <= 1'd0;
    builder_csr_bankarray_csrbank3_dfii_pi0_wrdata1_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 3'd7))) begin
        builder_csr_bankarray_csrbank3_dfii_pi0_wrdata1_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_dfii_pi0_wrdata1_we <= builder_csr_bankarray_interface3_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank3_dfii_pi0_wrdata0_r = builder_csr_bankarray_interface3_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csr_bankarray_csrbank3_dfii_pi0_wrdata0_re <= 1'd0;
    builder_csr_bankarray_csrbank3_dfii_pi0_wrdata0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 4'd8))) begin
        builder_csr_bankarray_csrbank3_dfii_pi0_wrdata0_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_dfii_pi0_wrdata0_we <= builder_csr_bankarray_interface3_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank3_dfii_pi0_rddata3_r = builder_csr_bankarray_interface3_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csr_bankarray_csrbank3_dfii_pi0_rddata3_re <= 1'd0;
    builder_csr_bankarray_csrbank3_dfii_pi0_rddata3_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 4'd9))) begin
        builder_csr_bankarray_csrbank3_dfii_pi0_rddata3_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_dfii_pi0_rddata3_we <= builder_csr_bankarray_interface3_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank3_dfii_pi0_rddata2_r = builder_csr_bankarray_interface3_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csr_bankarray_csrbank3_dfii_pi0_rddata2_re <= 1'd0;
    builder_csr_bankarray_csrbank3_dfii_pi0_rddata2_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 4'd10))) begin
        builder_csr_bankarray_csrbank3_dfii_pi0_rddata2_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_dfii_pi0_rddata2_we <= builder_csr_bankarray_interface3_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank3_dfii_pi0_rddata1_r = builder_csr_bankarray_interface3_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csr_bankarray_csrbank3_dfii_pi0_rddata1_re <= 1'd0;
    builder_csr_bankarray_csrbank3_dfii_pi0_rddata1_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 4'd11))) begin
        builder_csr_bankarray_csrbank3_dfii_pi0_rddata1_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_dfii_pi0_rddata1_we <= builder_csr_bankarray_interface3_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank3_dfii_pi0_rddata0_r = builder_csr_bankarray_interface3_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csr_bankarray_csrbank3_dfii_pi0_rddata0_re <= 1'd0;
    builder_csr_bankarray_csrbank3_dfii_pi0_rddata0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 4'd12))) begin
        builder_csr_bankarray_csrbank3_dfii_pi0_rddata0_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_dfii_pi0_rddata0_we <= builder_csr_bankarray_interface3_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank3_dfii_pi1_command0_r = builder_csr_bankarray_interface3_bank_bus_dat_w[7:0];
always @(*) begin
    builder_csr_bankarray_csrbank3_dfii_pi1_command0_re <= 1'd0;
    builder_csr_bankarray_csrbank3_dfii_pi1_command0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 4'd13))) begin
        builder_csr_bankarray_csrbank3_dfii_pi1_command0_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_dfii_pi1_command0_we <= builder_csr_bankarray_interface3_bank_bus_re;
    end
end
assign main_basesoc_sdram_phaseinjector1_command_issue_r = builder_csr_bankarray_interface3_bank_bus_dat_w[0];
always @(*) begin
    main_basesoc_sdram_phaseinjector1_command_issue_re <= 1'd0;
    main_basesoc_sdram_phaseinjector1_command_issue_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 4'd14))) begin
        main_basesoc_sdram_phaseinjector1_command_issue_re <= builder_csr_bankarray_interface3_bank_bus_we;
        main_basesoc_sdram_phaseinjector1_command_issue_we <= builder_csr_bankarray_interface3_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank3_dfii_pi1_address0_r = builder_csr_bankarray_interface3_bank_bus_dat_w[14:0];
always @(*) begin
    builder_csr_bankarray_csrbank3_dfii_pi1_address0_re <= 1'd0;
    builder_csr_bankarray_csrbank3_dfii_pi1_address0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 4'd15))) begin
        builder_csr_bankarray_csrbank3_dfii_pi1_address0_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_dfii_pi1_address0_we <= builder_csr_bankarray_interface3_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank3_dfii_pi1_baddress0_r = builder_csr_bankarray_interface3_bank_bus_dat_w[2:0];
always @(*) begin
    builder_csr_bankarray_csrbank3_dfii_pi1_baddress0_re <= 1'd0;
    builder_csr_bankarray_csrbank3_dfii_pi1_baddress0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 5'd16))) begin
        builder_csr_bankarray_csrbank3_dfii_pi1_baddress0_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_dfii_pi1_baddress0_we <= builder_csr_bankarray_interface3_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank3_dfii_pi1_wrdata3_r = builder_csr_bankarray_interface3_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csr_bankarray_csrbank3_dfii_pi1_wrdata3_re <= 1'd0;
    builder_csr_bankarray_csrbank3_dfii_pi1_wrdata3_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 5'd17))) begin
        builder_csr_bankarray_csrbank3_dfii_pi1_wrdata3_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_dfii_pi1_wrdata3_we <= builder_csr_bankarray_interface3_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank3_dfii_pi1_wrdata2_r = builder_csr_bankarray_interface3_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csr_bankarray_csrbank3_dfii_pi1_wrdata2_re <= 1'd0;
    builder_csr_bankarray_csrbank3_dfii_pi1_wrdata2_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 5'd18))) begin
        builder_csr_bankarray_csrbank3_dfii_pi1_wrdata2_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_dfii_pi1_wrdata2_we <= builder_csr_bankarray_interface3_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank3_dfii_pi1_wrdata1_r = builder_csr_bankarray_interface3_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csr_bankarray_csrbank3_dfii_pi1_wrdata1_re <= 1'd0;
    builder_csr_bankarray_csrbank3_dfii_pi1_wrdata1_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 5'd19))) begin
        builder_csr_bankarray_csrbank3_dfii_pi1_wrdata1_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_dfii_pi1_wrdata1_we <= builder_csr_bankarray_interface3_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank3_dfii_pi1_wrdata0_r = builder_csr_bankarray_interface3_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csr_bankarray_csrbank3_dfii_pi1_wrdata0_re <= 1'd0;
    builder_csr_bankarray_csrbank3_dfii_pi1_wrdata0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 5'd20))) begin
        builder_csr_bankarray_csrbank3_dfii_pi1_wrdata0_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_dfii_pi1_wrdata0_we <= builder_csr_bankarray_interface3_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank3_dfii_pi1_rddata3_r = builder_csr_bankarray_interface3_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csr_bankarray_csrbank3_dfii_pi1_rddata3_re <= 1'd0;
    builder_csr_bankarray_csrbank3_dfii_pi1_rddata3_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 5'd21))) begin
        builder_csr_bankarray_csrbank3_dfii_pi1_rddata3_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_dfii_pi1_rddata3_we <= builder_csr_bankarray_interface3_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank3_dfii_pi1_rddata2_r = builder_csr_bankarray_interface3_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csr_bankarray_csrbank3_dfii_pi1_rddata2_re <= 1'd0;
    builder_csr_bankarray_csrbank3_dfii_pi1_rddata2_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 5'd22))) begin
        builder_csr_bankarray_csrbank3_dfii_pi1_rddata2_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_dfii_pi1_rddata2_we <= builder_csr_bankarray_interface3_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank3_dfii_pi1_rddata1_r = builder_csr_bankarray_interface3_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csr_bankarray_csrbank3_dfii_pi1_rddata1_re <= 1'd0;
    builder_csr_bankarray_csrbank3_dfii_pi1_rddata1_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 5'd23))) begin
        builder_csr_bankarray_csrbank3_dfii_pi1_rddata1_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_dfii_pi1_rddata1_we <= builder_csr_bankarray_interface3_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank3_dfii_pi1_rddata0_r = builder_csr_bankarray_interface3_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csr_bankarray_csrbank3_dfii_pi1_rddata0_re <= 1'd0;
    builder_csr_bankarray_csrbank3_dfii_pi1_rddata0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 5'd24))) begin
        builder_csr_bankarray_csrbank3_dfii_pi1_rddata0_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_dfii_pi1_rddata0_we <= builder_csr_bankarray_interface3_bank_bus_re;
    end
end
assign main_basesoc_sdram_sel = main_basesoc_sdram_storage[0];
assign main_basesoc_sdram_cke = main_basesoc_sdram_storage[1];
assign main_basesoc_sdram_odt = main_basesoc_sdram_storage[2];
assign main_basesoc_sdram_reset_n = main_basesoc_sdram_storage[3];
assign builder_csr_bankarray_csrbank3_dfii_control0_w = main_basesoc_sdram_storage[3:0];
assign main_basesoc_sdram_phaseinjector0_csrfield_cs = main_basesoc_sdram_phaseinjector0_command_storage[0];
assign main_basesoc_sdram_phaseinjector0_csrfield_we = main_basesoc_sdram_phaseinjector0_command_storage[1];
assign main_basesoc_sdram_phaseinjector0_csrfield_cas = main_basesoc_sdram_phaseinjector0_command_storage[2];
assign main_basesoc_sdram_phaseinjector0_csrfield_ras = main_basesoc_sdram_phaseinjector0_command_storage[3];
assign main_basesoc_sdram_phaseinjector0_csrfield_wren = main_basesoc_sdram_phaseinjector0_command_storage[4];
assign main_basesoc_sdram_phaseinjector0_csrfield_rden = main_basesoc_sdram_phaseinjector0_command_storage[5];
assign main_basesoc_sdram_phaseinjector0_csrfield_cs_top = main_basesoc_sdram_phaseinjector0_command_storage[6];
assign main_basesoc_sdram_phaseinjector0_csrfield_cs_bottom = main_basesoc_sdram_phaseinjector0_command_storage[7];
assign builder_csr_bankarray_csrbank3_dfii_pi0_command0_w = main_basesoc_sdram_phaseinjector0_command_storage[7:0];
assign builder_csr_bankarray_csrbank3_dfii_pi0_address0_w = main_basesoc_sdram_phaseinjector0_address_storage[14:0];
assign builder_csr_bankarray_csrbank3_dfii_pi0_baddress0_w = main_basesoc_sdram_phaseinjector0_baddress_storage[2:0];
assign builder_csr_bankarray_csrbank3_dfii_pi0_wrdata3_w = main_basesoc_sdram_phaseinjector0_wrdata_storage[127:96];
assign builder_csr_bankarray_csrbank3_dfii_pi0_wrdata2_w = main_basesoc_sdram_phaseinjector0_wrdata_storage[95:64];
assign builder_csr_bankarray_csrbank3_dfii_pi0_wrdata1_w = main_basesoc_sdram_phaseinjector0_wrdata_storage[63:32];
assign builder_csr_bankarray_csrbank3_dfii_pi0_wrdata0_w = main_basesoc_sdram_phaseinjector0_wrdata_storage[31:0];
assign builder_csr_bankarray_csrbank3_dfii_pi0_rddata3_w = main_basesoc_sdram_phaseinjector0_rddata_status[127:96];
assign builder_csr_bankarray_csrbank3_dfii_pi0_rddata2_w = main_basesoc_sdram_phaseinjector0_rddata_status[95:64];
assign builder_csr_bankarray_csrbank3_dfii_pi0_rddata1_w = main_basesoc_sdram_phaseinjector0_rddata_status[63:32];
assign builder_csr_bankarray_csrbank3_dfii_pi0_rddata0_w = main_basesoc_sdram_phaseinjector0_rddata_status[31:0];
assign main_basesoc_sdram_phaseinjector0_rddata_we = builder_csr_bankarray_csrbank3_dfii_pi0_rddata0_we;
assign main_basesoc_sdram_phaseinjector1_csrfield_cs = main_basesoc_sdram_phaseinjector1_command_storage[0];
assign main_basesoc_sdram_phaseinjector1_csrfield_we = main_basesoc_sdram_phaseinjector1_command_storage[1];
assign main_basesoc_sdram_phaseinjector1_csrfield_cas = main_basesoc_sdram_phaseinjector1_command_storage[2];
assign main_basesoc_sdram_phaseinjector1_csrfield_ras = main_basesoc_sdram_phaseinjector1_command_storage[3];
assign main_basesoc_sdram_phaseinjector1_csrfield_wren = main_basesoc_sdram_phaseinjector1_command_storage[4];
assign main_basesoc_sdram_phaseinjector1_csrfield_rden = main_basesoc_sdram_phaseinjector1_command_storage[5];
assign main_basesoc_sdram_phaseinjector1_csrfield_cs_top = main_basesoc_sdram_phaseinjector1_command_storage[6];
assign main_basesoc_sdram_phaseinjector1_csrfield_cs_bottom = main_basesoc_sdram_phaseinjector1_command_storage[7];
assign builder_csr_bankarray_csrbank3_dfii_pi1_command0_w = main_basesoc_sdram_phaseinjector1_command_storage[7:0];
assign builder_csr_bankarray_csrbank3_dfii_pi1_address0_w = main_basesoc_sdram_phaseinjector1_address_storage[14:0];
assign builder_csr_bankarray_csrbank3_dfii_pi1_baddress0_w = main_basesoc_sdram_phaseinjector1_baddress_storage[2:0];
assign builder_csr_bankarray_csrbank3_dfii_pi1_wrdata3_w = main_basesoc_sdram_phaseinjector1_wrdata_storage[127:96];
assign builder_csr_bankarray_csrbank3_dfii_pi1_wrdata2_w = main_basesoc_sdram_phaseinjector1_wrdata_storage[95:64];
assign builder_csr_bankarray_csrbank3_dfii_pi1_wrdata1_w = main_basesoc_sdram_phaseinjector1_wrdata_storage[63:32];
assign builder_csr_bankarray_csrbank3_dfii_pi1_wrdata0_w = main_basesoc_sdram_phaseinjector1_wrdata_storage[31:0];
assign builder_csr_bankarray_csrbank3_dfii_pi1_rddata3_w = main_basesoc_sdram_phaseinjector1_rddata_status[127:96];
assign builder_csr_bankarray_csrbank3_dfii_pi1_rddata2_w = main_basesoc_sdram_phaseinjector1_rddata_status[95:64];
assign builder_csr_bankarray_csrbank3_dfii_pi1_rddata1_w = main_basesoc_sdram_phaseinjector1_rddata_status[63:32];
assign builder_csr_bankarray_csrbank3_dfii_pi1_rddata0_w = main_basesoc_sdram_phaseinjector1_rddata_status[31:0];
assign main_basesoc_sdram_phaseinjector1_rddata_we = builder_csr_bankarray_csrbank3_dfii_pi1_rddata0_we;
assign builder_csr_bankarray_csrbank4_sel = (builder_csr_bankarray_interface4_bank_bus_adr[13:9] == 3'd5);
assign builder_csr_bankarray_csrbank4_load0_r = builder_csr_bankarray_interface4_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csr_bankarray_csrbank4_load0_re <= 1'd0;
    builder_csr_bankarray_csrbank4_load0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank4_sel & (builder_csr_bankarray_interface4_bank_bus_adr[8:0] == 1'd0))) begin
        builder_csr_bankarray_csrbank4_load0_re <= builder_csr_bankarray_interface4_bank_bus_we;
        builder_csr_bankarray_csrbank4_load0_we <= builder_csr_bankarray_interface4_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank4_reload0_r = builder_csr_bankarray_interface4_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csr_bankarray_csrbank4_reload0_re <= 1'd0;
    builder_csr_bankarray_csrbank4_reload0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank4_sel & (builder_csr_bankarray_interface4_bank_bus_adr[8:0] == 1'd1))) begin
        builder_csr_bankarray_csrbank4_reload0_re <= builder_csr_bankarray_interface4_bank_bus_we;
        builder_csr_bankarray_csrbank4_reload0_we <= builder_csr_bankarray_interface4_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank4_en0_r = builder_csr_bankarray_interface4_bank_bus_dat_w[0];
always @(*) begin
    builder_csr_bankarray_csrbank4_en0_re <= 1'd0;
    builder_csr_bankarray_csrbank4_en0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank4_sel & (builder_csr_bankarray_interface4_bank_bus_adr[8:0] == 2'd2))) begin
        builder_csr_bankarray_csrbank4_en0_re <= builder_csr_bankarray_interface4_bank_bus_we;
        builder_csr_bankarray_csrbank4_en0_we <= builder_csr_bankarray_interface4_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank4_update_value0_r = builder_csr_bankarray_interface4_bank_bus_dat_w[0];
always @(*) begin
    builder_csr_bankarray_csrbank4_update_value0_re <= 1'd0;
    builder_csr_bankarray_csrbank4_update_value0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank4_sel & (builder_csr_bankarray_interface4_bank_bus_adr[8:0] == 2'd3))) begin
        builder_csr_bankarray_csrbank4_update_value0_re <= builder_csr_bankarray_interface4_bank_bus_we;
        builder_csr_bankarray_csrbank4_update_value0_we <= builder_csr_bankarray_interface4_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank4_value_r = builder_csr_bankarray_interface4_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csr_bankarray_csrbank4_value_re <= 1'd0;
    builder_csr_bankarray_csrbank4_value_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank4_sel & (builder_csr_bankarray_interface4_bank_bus_adr[8:0] == 3'd4))) begin
        builder_csr_bankarray_csrbank4_value_re <= builder_csr_bankarray_interface4_bank_bus_we;
        builder_csr_bankarray_csrbank4_value_we <= builder_csr_bankarray_interface4_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank4_ev_status_r = builder_csr_bankarray_interface4_bank_bus_dat_w[0];
always @(*) begin
    builder_csr_bankarray_csrbank4_ev_status_re <= 1'd0;
    builder_csr_bankarray_csrbank4_ev_status_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank4_sel & (builder_csr_bankarray_interface4_bank_bus_adr[8:0] == 3'd5))) begin
        builder_csr_bankarray_csrbank4_ev_status_re <= builder_csr_bankarray_interface4_bank_bus_we;
        builder_csr_bankarray_csrbank4_ev_status_we <= builder_csr_bankarray_interface4_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank4_ev_pending_r = builder_csr_bankarray_interface4_bank_bus_dat_w[0];
always @(*) begin
    builder_csr_bankarray_csrbank4_ev_pending_re <= 1'd0;
    builder_csr_bankarray_csrbank4_ev_pending_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank4_sel & (builder_csr_bankarray_interface4_bank_bus_adr[8:0] == 3'd6))) begin
        builder_csr_bankarray_csrbank4_ev_pending_re <= builder_csr_bankarray_interface4_bank_bus_we;
        builder_csr_bankarray_csrbank4_ev_pending_we <= builder_csr_bankarray_interface4_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank4_ev_enable0_r = builder_csr_bankarray_interface4_bank_bus_dat_w[0];
always @(*) begin
    builder_csr_bankarray_csrbank4_ev_enable0_re <= 1'd0;
    builder_csr_bankarray_csrbank4_ev_enable0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank4_sel & (builder_csr_bankarray_interface4_bank_bus_adr[8:0] == 3'd7))) begin
        builder_csr_bankarray_csrbank4_ev_enable0_re <= builder_csr_bankarray_interface4_bank_bus_we;
        builder_csr_bankarray_csrbank4_ev_enable0_we <= builder_csr_bankarray_interface4_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank4_load0_w = main_basesoc_timer_load_storage[31:0];
assign builder_csr_bankarray_csrbank4_reload0_w = main_basesoc_timer_reload_storage[31:0];
assign builder_csr_bankarray_csrbank4_en0_w = main_basesoc_timer_en_storage;
assign builder_csr_bankarray_csrbank4_update_value0_w = main_basesoc_timer_update_value_storage;
assign builder_csr_bankarray_csrbank4_value_w = main_basesoc_timer_value_status[31:0];
assign main_basesoc_timer_value_we = builder_csr_bankarray_csrbank4_value_we;
always @(*) begin
    main_basesoc_timer_status_status <= 1'd0;
    main_basesoc_timer_status_status <= main_basesoc_timer_zero0;
end
assign builder_csr_bankarray_csrbank4_ev_status_w = main_basesoc_timer_status_status;
assign main_basesoc_timer_status_we = builder_csr_bankarray_csrbank4_ev_status_we;
always @(*) begin
    main_basesoc_timer_pending_status <= 1'd0;
    main_basesoc_timer_pending_status <= main_basesoc_timer_zero1;
end
assign builder_csr_bankarray_csrbank4_ev_pending_w = main_basesoc_timer_pending_status;
assign main_basesoc_timer_pending_we = builder_csr_bankarray_csrbank4_ev_pending_we;
assign main_basesoc_timer_zero2 = main_basesoc_timer_enable_storage;
assign builder_csr_bankarray_csrbank4_ev_enable0_w = main_basesoc_timer_enable_storage;
assign builder_csr_bankarray_csrbank5_sel = (builder_csr_bankarray_interface5_bank_bus_adr[13:9] == 3'd6);
assign main_basesoc_uart_rxtx_r = builder_csr_bankarray_interface5_bank_bus_dat_w[7:0];
always @(*) begin
    main_basesoc_uart_rxtx_re <= 1'd0;
    main_basesoc_uart_rxtx_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank5_sel & (builder_csr_bankarray_interface5_bank_bus_adr[8:0] == 1'd0))) begin
        main_basesoc_uart_rxtx_re <= builder_csr_bankarray_interface5_bank_bus_we;
        main_basesoc_uart_rxtx_we <= builder_csr_bankarray_interface5_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank5_txfull_r = builder_csr_bankarray_interface5_bank_bus_dat_w[0];
always @(*) begin
    builder_csr_bankarray_csrbank5_txfull_re <= 1'd0;
    builder_csr_bankarray_csrbank5_txfull_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank5_sel & (builder_csr_bankarray_interface5_bank_bus_adr[8:0] == 1'd1))) begin
        builder_csr_bankarray_csrbank5_txfull_re <= builder_csr_bankarray_interface5_bank_bus_we;
        builder_csr_bankarray_csrbank5_txfull_we <= builder_csr_bankarray_interface5_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank5_rxempty_r = builder_csr_bankarray_interface5_bank_bus_dat_w[0];
always @(*) begin
    builder_csr_bankarray_csrbank5_rxempty_re <= 1'd0;
    builder_csr_bankarray_csrbank5_rxempty_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank5_sel & (builder_csr_bankarray_interface5_bank_bus_adr[8:0] == 2'd2))) begin
        builder_csr_bankarray_csrbank5_rxempty_re <= builder_csr_bankarray_interface5_bank_bus_we;
        builder_csr_bankarray_csrbank5_rxempty_we <= builder_csr_bankarray_interface5_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank5_ev_status_r = builder_csr_bankarray_interface5_bank_bus_dat_w[1:0];
always @(*) begin
    builder_csr_bankarray_csrbank5_ev_status_re <= 1'd0;
    builder_csr_bankarray_csrbank5_ev_status_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank5_sel & (builder_csr_bankarray_interface5_bank_bus_adr[8:0] == 2'd3))) begin
        builder_csr_bankarray_csrbank5_ev_status_re <= builder_csr_bankarray_interface5_bank_bus_we;
        builder_csr_bankarray_csrbank5_ev_status_we <= builder_csr_bankarray_interface5_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank5_ev_pending_r = builder_csr_bankarray_interface5_bank_bus_dat_w[1:0];
always @(*) begin
    builder_csr_bankarray_csrbank5_ev_pending_re <= 1'd0;
    builder_csr_bankarray_csrbank5_ev_pending_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank5_sel & (builder_csr_bankarray_interface5_bank_bus_adr[8:0] == 3'd4))) begin
        builder_csr_bankarray_csrbank5_ev_pending_re <= builder_csr_bankarray_interface5_bank_bus_we;
        builder_csr_bankarray_csrbank5_ev_pending_we <= builder_csr_bankarray_interface5_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank5_ev_enable0_r = builder_csr_bankarray_interface5_bank_bus_dat_w[1:0];
always @(*) begin
    builder_csr_bankarray_csrbank5_ev_enable0_re <= 1'd0;
    builder_csr_bankarray_csrbank5_ev_enable0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank5_sel & (builder_csr_bankarray_interface5_bank_bus_adr[8:0] == 3'd5))) begin
        builder_csr_bankarray_csrbank5_ev_enable0_re <= builder_csr_bankarray_interface5_bank_bus_we;
        builder_csr_bankarray_csrbank5_ev_enable0_we <= builder_csr_bankarray_interface5_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank5_txempty_r = builder_csr_bankarray_interface5_bank_bus_dat_w[0];
always @(*) begin
    builder_csr_bankarray_csrbank5_txempty_re <= 1'd0;
    builder_csr_bankarray_csrbank5_txempty_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank5_sel & (builder_csr_bankarray_interface5_bank_bus_adr[8:0] == 3'd6))) begin
        builder_csr_bankarray_csrbank5_txempty_re <= builder_csr_bankarray_interface5_bank_bus_we;
        builder_csr_bankarray_csrbank5_txempty_we <= builder_csr_bankarray_interface5_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank5_rxfull_r = builder_csr_bankarray_interface5_bank_bus_dat_w[0];
always @(*) begin
    builder_csr_bankarray_csrbank5_rxfull_re <= 1'd0;
    builder_csr_bankarray_csrbank5_rxfull_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank5_sel & (builder_csr_bankarray_interface5_bank_bus_adr[8:0] == 3'd7))) begin
        builder_csr_bankarray_csrbank5_rxfull_re <= builder_csr_bankarray_interface5_bank_bus_we;
        builder_csr_bankarray_csrbank5_rxfull_we <= builder_csr_bankarray_interface5_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank5_txfull_w = main_basesoc_uart_txfull_status;
assign main_basesoc_uart_txfull_we = builder_csr_bankarray_csrbank5_txfull_we;
assign builder_csr_bankarray_csrbank5_rxempty_w = main_basesoc_uart_rxempty_status;
assign main_basesoc_uart_rxempty_we = builder_csr_bankarray_csrbank5_rxempty_we;
always @(*) begin
    main_basesoc_uart_status_status <= 2'd0;
    main_basesoc_uart_status_status[0] <= main_basesoc_uart_tx0;
    main_basesoc_uart_status_status[1] <= main_basesoc_uart_rx0;
end
assign builder_csr_bankarray_csrbank5_ev_status_w = main_basesoc_uart_status_status[1:0];
assign main_basesoc_uart_status_we = builder_csr_bankarray_csrbank5_ev_status_we;
always @(*) begin
    main_basesoc_uart_pending_status <= 2'd0;
    main_basesoc_uart_pending_status[0] <= main_basesoc_uart_tx1;
    main_basesoc_uart_pending_status[1] <= main_basesoc_uart_rx1;
end
assign builder_csr_bankarray_csrbank5_ev_pending_w = main_basesoc_uart_pending_status[1:0];
assign main_basesoc_uart_pending_we = builder_csr_bankarray_csrbank5_ev_pending_we;
assign main_basesoc_uart_tx2 = main_basesoc_uart_enable_storage[0];
assign main_basesoc_uart_rx2 = main_basesoc_uart_enable_storage[1];
assign builder_csr_bankarray_csrbank5_ev_enable0_w = main_basesoc_uart_enable_storage[1:0];
assign builder_csr_bankarray_csrbank5_txempty_w = main_basesoc_uart_txempty_status;
assign main_basesoc_uart_txempty_we = builder_csr_bankarray_csrbank5_txempty_we;
assign builder_csr_bankarray_csrbank5_rxfull_w = main_basesoc_uart_rxfull_status;
assign main_basesoc_uart_rxfull_we = builder_csr_bankarray_csrbank5_rxfull_we;
assign builder_csr_interconnect_adr = builder_interface1_adr;
assign builder_csr_interconnect_re = builder_interface1_re;
assign builder_csr_interconnect_we = builder_interface1_we;
assign builder_csr_interconnect_dat_w = builder_interface1_dat_w;
assign builder_interface1_dat_r = builder_csr_interconnect_dat_r;
assign builder_csr_bankarray_interface0_bank_bus_adr = builder_csr_interconnect_adr;
assign builder_csr_bankarray_interface1_bank_bus_adr = builder_csr_interconnect_adr;
assign builder_csr_bankarray_interface2_bank_bus_adr = builder_csr_interconnect_adr;
assign builder_csr_bankarray_interface3_bank_bus_adr = builder_csr_interconnect_adr;
assign builder_csr_bankarray_interface4_bank_bus_adr = builder_csr_interconnect_adr;
assign builder_csr_bankarray_interface5_bank_bus_adr = builder_csr_interconnect_adr;
assign builder_csr_bankarray_sram_bus_adr = builder_csr_interconnect_adr;
assign builder_csr_bankarray_interface0_bank_bus_re = builder_csr_interconnect_re;
assign builder_csr_bankarray_interface1_bank_bus_re = builder_csr_interconnect_re;
assign builder_csr_bankarray_interface2_bank_bus_re = builder_csr_interconnect_re;
assign builder_csr_bankarray_interface3_bank_bus_re = builder_csr_interconnect_re;
assign builder_csr_bankarray_interface4_bank_bus_re = builder_csr_interconnect_re;
assign builder_csr_bankarray_interface5_bank_bus_re = builder_csr_interconnect_re;
assign builder_csr_bankarray_sram_bus_re = builder_csr_interconnect_re;
assign builder_csr_bankarray_interface0_bank_bus_we = builder_csr_interconnect_we;
assign builder_csr_bankarray_interface1_bank_bus_we = builder_csr_interconnect_we;
assign builder_csr_bankarray_interface2_bank_bus_we = builder_csr_interconnect_we;
assign builder_csr_bankarray_interface3_bank_bus_we = builder_csr_interconnect_we;
assign builder_csr_bankarray_interface4_bank_bus_we = builder_csr_interconnect_we;
assign builder_csr_bankarray_interface5_bank_bus_we = builder_csr_interconnect_we;
assign builder_csr_bankarray_sram_bus_we = builder_csr_interconnect_we;
assign builder_csr_bankarray_interface0_bank_bus_dat_w = builder_csr_interconnect_dat_w;
assign builder_csr_bankarray_interface1_bank_bus_dat_w = builder_csr_interconnect_dat_w;
assign builder_csr_bankarray_interface2_bank_bus_dat_w = builder_csr_interconnect_dat_w;
assign builder_csr_bankarray_interface3_bank_bus_dat_w = builder_csr_interconnect_dat_w;
assign builder_csr_bankarray_interface4_bank_bus_dat_w = builder_csr_interconnect_dat_w;
assign builder_csr_bankarray_interface5_bank_bus_dat_w = builder_csr_interconnect_dat_w;
assign builder_csr_bankarray_sram_bus_dat_w = builder_csr_interconnect_dat_w;
assign builder_csr_interconnect_dat_r = ((((((builder_csr_bankarray_interface0_bank_bus_dat_r | builder_csr_bankarray_interface1_bank_bus_dat_r) | builder_csr_bankarray_interface2_bank_bus_dat_r) | builder_csr_bankarray_interface3_bank_bus_dat_r) | builder_csr_bankarray_interface4_bank_bus_dat_r) | builder_csr_bankarray_interface5_bank_bus_dat_r) | builder_csr_bankarray_sram_bus_dat_r);
always @(*) begin
    builder_rhs_array_muxed0 <= 30'd0;
    case (builder_grant)
        1'd0: begin
            builder_rhs_array_muxed0 <= main_basesoc_ibus_adr;
        end
        default: begin
            builder_rhs_array_muxed0 <= main_basesoc_dbus_adr;
        end
    endcase
end
always @(*) begin
    builder_rhs_array_muxed1 <= 32'd0;
    case (builder_grant)
        1'd0: begin
            builder_rhs_array_muxed1 <= main_basesoc_ibus_dat_w;
        end
        default: begin
            builder_rhs_array_muxed1 <= main_basesoc_dbus_dat_w;
        end
    endcase
end
always @(*) begin
    builder_rhs_array_muxed2 <= 4'd0;
    case (builder_grant)
        1'd0: begin
            builder_rhs_array_muxed2 <= main_basesoc_ibus_sel;
        end
        default: begin
            builder_rhs_array_muxed2 <= main_basesoc_dbus_sel;
        end
    endcase
end
always @(*) begin
    builder_rhs_array_muxed3 <= 1'd0;
    case (builder_grant)
        1'd0: begin
            builder_rhs_array_muxed3 <= main_basesoc_ibus_cyc;
        end
        default: begin
            builder_rhs_array_muxed3 <= main_basesoc_dbus_cyc;
        end
    endcase
end
always @(*) begin
    builder_rhs_array_muxed4 <= 1'd0;
    case (builder_grant)
        1'd0: begin
            builder_rhs_array_muxed4 <= main_basesoc_ibus_stb;
        end
        default: begin
            builder_rhs_array_muxed4 <= main_basesoc_dbus_stb;
        end
    endcase
end
always @(*) begin
    builder_rhs_array_muxed5 <= 1'd0;
    case (builder_grant)
        1'd0: begin
            builder_rhs_array_muxed5 <= main_basesoc_ibus_we;
        end
        default: begin
            builder_rhs_array_muxed5 <= main_basesoc_dbus_we;
        end
    endcase
end
always @(*) begin
    builder_rhs_array_muxed6 <= 3'd0;
    case (builder_grant)
        1'd0: begin
            builder_rhs_array_muxed6 <= main_basesoc_ibus_cti;
        end
        default: begin
            builder_rhs_array_muxed6 <= main_basesoc_dbus_cti;
        end
    endcase
end
always @(*) begin
    builder_rhs_array_muxed7 <= 2'd0;
    case (builder_grant)
        1'd0: begin
            builder_rhs_array_muxed7 <= main_basesoc_ibus_bte;
        end
        default: begin
            builder_rhs_array_muxed7 <= main_basesoc_dbus_bte;
        end
    endcase
end
always @(*) begin
    builder_rhs_array_muxed8 <= 1'd0;
    case (main_basesoc_sdram_choose_cmd_grant)
        1'd0: begin
            builder_rhs_array_muxed8 <= main_basesoc_sdram_choose_cmd_valids[0];
        end
        1'd1: begin
            builder_rhs_array_muxed8 <= main_basesoc_sdram_choose_cmd_valids[1];
        end
        2'd2: begin
            builder_rhs_array_muxed8 <= main_basesoc_sdram_choose_cmd_valids[2];
        end
        2'd3: begin
            builder_rhs_array_muxed8 <= main_basesoc_sdram_choose_cmd_valids[3];
        end
        3'd4: begin
            builder_rhs_array_muxed8 <= main_basesoc_sdram_choose_cmd_valids[4];
        end
        3'd5: begin
            builder_rhs_array_muxed8 <= main_basesoc_sdram_choose_cmd_valids[5];
        end
        3'd6: begin
            builder_rhs_array_muxed8 <= main_basesoc_sdram_choose_cmd_valids[6];
        end
        default: begin
            builder_rhs_array_muxed8 <= main_basesoc_sdram_choose_cmd_valids[7];
        end
    endcase
end
always @(*) begin
    builder_rhs_array_muxed9 <= 15'd0;
    case (main_basesoc_sdram_choose_cmd_grant)
        1'd0: begin
            builder_rhs_array_muxed9 <= main_basesoc_sdram_bankmachine0_cmd_payload_a;
        end
        1'd1: begin
            builder_rhs_array_muxed9 <= main_basesoc_sdram_bankmachine1_cmd_payload_a;
        end
        2'd2: begin
            builder_rhs_array_muxed9 <= main_basesoc_sdram_bankmachine2_cmd_payload_a;
        end
        2'd3: begin
            builder_rhs_array_muxed9 <= main_basesoc_sdram_bankmachine3_cmd_payload_a;
        end
        3'd4: begin
            builder_rhs_array_muxed9 <= main_basesoc_sdram_bankmachine4_cmd_payload_a;
        end
        3'd5: begin
            builder_rhs_array_muxed9 <= main_basesoc_sdram_bankmachine5_cmd_payload_a;
        end
        3'd6: begin
            builder_rhs_array_muxed9 <= main_basesoc_sdram_bankmachine6_cmd_payload_a;
        end
        default: begin
            builder_rhs_array_muxed9 <= main_basesoc_sdram_bankmachine7_cmd_payload_a;
        end
    endcase
end
always @(*) begin
    builder_rhs_array_muxed10 <= 3'd0;
    case (main_basesoc_sdram_choose_cmd_grant)
        1'd0: begin
            builder_rhs_array_muxed10 <= main_basesoc_sdram_bankmachine0_cmd_payload_ba;
        end
        1'd1: begin
            builder_rhs_array_muxed10 <= main_basesoc_sdram_bankmachine1_cmd_payload_ba;
        end
        2'd2: begin
            builder_rhs_array_muxed10 <= main_basesoc_sdram_bankmachine2_cmd_payload_ba;
        end
        2'd3: begin
            builder_rhs_array_muxed10 <= main_basesoc_sdram_bankmachine3_cmd_payload_ba;
        end
        3'd4: begin
            builder_rhs_array_muxed10 <= main_basesoc_sdram_bankmachine4_cmd_payload_ba;
        end
        3'd5: begin
            builder_rhs_array_muxed10 <= main_basesoc_sdram_bankmachine5_cmd_payload_ba;
        end
        3'd6: begin
            builder_rhs_array_muxed10 <= main_basesoc_sdram_bankmachine6_cmd_payload_ba;
        end
        default: begin
            builder_rhs_array_muxed10 <= main_basesoc_sdram_bankmachine7_cmd_payload_ba;
        end
    endcase
end
always @(*) begin
    builder_rhs_array_muxed11 <= 1'd0;
    case (main_basesoc_sdram_choose_cmd_grant)
        1'd0: begin
            builder_rhs_array_muxed11 <= main_basesoc_sdram_bankmachine0_cmd_payload_is_read;
        end
        1'd1: begin
            builder_rhs_array_muxed11 <= main_basesoc_sdram_bankmachine1_cmd_payload_is_read;
        end
        2'd2: begin
            builder_rhs_array_muxed11 <= main_basesoc_sdram_bankmachine2_cmd_payload_is_read;
        end
        2'd3: begin
            builder_rhs_array_muxed11 <= main_basesoc_sdram_bankmachine3_cmd_payload_is_read;
        end
        3'd4: begin
            builder_rhs_array_muxed11 <= main_basesoc_sdram_bankmachine4_cmd_payload_is_read;
        end
        3'd5: begin
            builder_rhs_array_muxed11 <= main_basesoc_sdram_bankmachine5_cmd_payload_is_read;
        end
        3'd6: begin
            builder_rhs_array_muxed11 <= main_basesoc_sdram_bankmachine6_cmd_payload_is_read;
        end
        default: begin
            builder_rhs_array_muxed11 <= main_basesoc_sdram_bankmachine7_cmd_payload_is_read;
        end
    endcase
end
always @(*) begin
    builder_rhs_array_muxed12 <= 1'd0;
    case (main_basesoc_sdram_choose_cmd_grant)
        1'd0: begin
            builder_rhs_array_muxed12 <= main_basesoc_sdram_bankmachine0_cmd_payload_is_write;
        end
        1'd1: begin
            builder_rhs_array_muxed12 <= main_basesoc_sdram_bankmachine1_cmd_payload_is_write;
        end
        2'd2: begin
            builder_rhs_array_muxed12 <= main_basesoc_sdram_bankmachine2_cmd_payload_is_write;
        end
        2'd3: begin
            builder_rhs_array_muxed12 <= main_basesoc_sdram_bankmachine3_cmd_payload_is_write;
        end
        3'd4: begin
            builder_rhs_array_muxed12 <= main_basesoc_sdram_bankmachine4_cmd_payload_is_write;
        end
        3'd5: begin
            builder_rhs_array_muxed12 <= main_basesoc_sdram_bankmachine5_cmd_payload_is_write;
        end
        3'd6: begin
            builder_rhs_array_muxed12 <= main_basesoc_sdram_bankmachine6_cmd_payload_is_write;
        end
        default: begin
            builder_rhs_array_muxed12 <= main_basesoc_sdram_bankmachine7_cmd_payload_is_write;
        end
    endcase
end
always @(*) begin
    builder_rhs_array_muxed13 <= 1'd0;
    case (main_basesoc_sdram_choose_cmd_grant)
        1'd0: begin
            builder_rhs_array_muxed13 <= main_basesoc_sdram_bankmachine0_cmd_payload_is_cmd;
        end
        1'd1: begin
            builder_rhs_array_muxed13 <= main_basesoc_sdram_bankmachine1_cmd_payload_is_cmd;
        end
        2'd2: begin
            builder_rhs_array_muxed13 <= main_basesoc_sdram_bankmachine2_cmd_payload_is_cmd;
        end
        2'd3: begin
            builder_rhs_array_muxed13 <= main_basesoc_sdram_bankmachine3_cmd_payload_is_cmd;
        end
        3'd4: begin
            builder_rhs_array_muxed13 <= main_basesoc_sdram_bankmachine4_cmd_payload_is_cmd;
        end
        3'd5: begin
            builder_rhs_array_muxed13 <= main_basesoc_sdram_bankmachine5_cmd_payload_is_cmd;
        end
        3'd6: begin
            builder_rhs_array_muxed13 <= main_basesoc_sdram_bankmachine6_cmd_payload_is_cmd;
        end
        default: begin
            builder_rhs_array_muxed13 <= main_basesoc_sdram_bankmachine7_cmd_payload_is_cmd;
        end
    endcase
end
always @(*) begin
    builder_t_array_muxed0 <= 1'd0;
    case (main_basesoc_sdram_choose_cmd_grant)
        1'd0: begin
            builder_t_array_muxed0 <= main_basesoc_sdram_bankmachine0_cmd_payload_cas;
        end
        1'd1: begin
            builder_t_array_muxed0 <= main_basesoc_sdram_bankmachine1_cmd_payload_cas;
        end
        2'd2: begin
            builder_t_array_muxed0 <= main_basesoc_sdram_bankmachine2_cmd_payload_cas;
        end
        2'd3: begin
            builder_t_array_muxed0 <= main_basesoc_sdram_bankmachine3_cmd_payload_cas;
        end
        3'd4: begin
            builder_t_array_muxed0 <= main_basesoc_sdram_bankmachine4_cmd_payload_cas;
        end
        3'd5: begin
            builder_t_array_muxed0 <= main_basesoc_sdram_bankmachine5_cmd_payload_cas;
        end
        3'd6: begin
            builder_t_array_muxed0 <= main_basesoc_sdram_bankmachine6_cmd_payload_cas;
        end
        default: begin
            builder_t_array_muxed0 <= main_basesoc_sdram_bankmachine7_cmd_payload_cas;
        end
    endcase
end
always @(*) begin
    builder_t_array_muxed1 <= 1'd0;
    case (main_basesoc_sdram_choose_cmd_grant)
        1'd0: begin
            builder_t_array_muxed1 <= main_basesoc_sdram_bankmachine0_cmd_payload_ras;
        end
        1'd1: begin
            builder_t_array_muxed1 <= main_basesoc_sdram_bankmachine1_cmd_payload_ras;
        end
        2'd2: begin
            builder_t_array_muxed1 <= main_basesoc_sdram_bankmachine2_cmd_payload_ras;
        end
        2'd3: begin
            builder_t_array_muxed1 <= main_basesoc_sdram_bankmachine3_cmd_payload_ras;
        end
        3'd4: begin
            builder_t_array_muxed1 <= main_basesoc_sdram_bankmachine4_cmd_payload_ras;
        end
        3'd5: begin
            builder_t_array_muxed1 <= main_basesoc_sdram_bankmachine5_cmd_payload_ras;
        end
        3'd6: begin
            builder_t_array_muxed1 <= main_basesoc_sdram_bankmachine6_cmd_payload_ras;
        end
        default: begin
            builder_t_array_muxed1 <= main_basesoc_sdram_bankmachine7_cmd_payload_ras;
        end
    endcase
end
always @(*) begin
    builder_t_array_muxed2 <= 1'd0;
    case (main_basesoc_sdram_choose_cmd_grant)
        1'd0: begin
            builder_t_array_muxed2 <= main_basesoc_sdram_bankmachine0_cmd_payload_we;
        end
        1'd1: begin
            builder_t_array_muxed2 <= main_basesoc_sdram_bankmachine1_cmd_payload_we;
        end
        2'd2: begin
            builder_t_array_muxed2 <= main_basesoc_sdram_bankmachine2_cmd_payload_we;
        end
        2'd3: begin
            builder_t_array_muxed2 <= main_basesoc_sdram_bankmachine3_cmd_payload_we;
        end
        3'd4: begin
            builder_t_array_muxed2 <= main_basesoc_sdram_bankmachine4_cmd_payload_we;
        end
        3'd5: begin
            builder_t_array_muxed2 <= main_basesoc_sdram_bankmachine5_cmd_payload_we;
        end
        3'd6: begin
            builder_t_array_muxed2 <= main_basesoc_sdram_bankmachine6_cmd_payload_we;
        end
        default: begin
            builder_t_array_muxed2 <= main_basesoc_sdram_bankmachine7_cmd_payload_we;
        end
    endcase
end
always @(*) begin
    builder_rhs_array_muxed14 <= 1'd0;
    case (main_basesoc_sdram_choose_req_grant)
        1'd0: begin
            builder_rhs_array_muxed14 <= main_basesoc_sdram_choose_req_valids[0];
        end
        1'd1: begin
            builder_rhs_array_muxed14 <= main_basesoc_sdram_choose_req_valids[1];
        end
        2'd2: begin
            builder_rhs_array_muxed14 <= main_basesoc_sdram_choose_req_valids[2];
        end
        2'd3: begin
            builder_rhs_array_muxed14 <= main_basesoc_sdram_choose_req_valids[3];
        end
        3'd4: begin
            builder_rhs_array_muxed14 <= main_basesoc_sdram_choose_req_valids[4];
        end
        3'd5: begin
            builder_rhs_array_muxed14 <= main_basesoc_sdram_choose_req_valids[5];
        end
        3'd6: begin
            builder_rhs_array_muxed14 <= main_basesoc_sdram_choose_req_valids[6];
        end
        default: begin
            builder_rhs_array_muxed14 <= main_basesoc_sdram_choose_req_valids[7];
        end
    endcase
end
always @(*) begin
    builder_rhs_array_muxed15 <= 15'd0;
    case (main_basesoc_sdram_choose_req_grant)
        1'd0: begin
            builder_rhs_array_muxed15 <= main_basesoc_sdram_bankmachine0_cmd_payload_a;
        end
        1'd1: begin
            builder_rhs_array_muxed15 <= main_basesoc_sdram_bankmachine1_cmd_payload_a;
        end
        2'd2: begin
            builder_rhs_array_muxed15 <= main_basesoc_sdram_bankmachine2_cmd_payload_a;
        end
        2'd3: begin
            builder_rhs_array_muxed15 <= main_basesoc_sdram_bankmachine3_cmd_payload_a;
        end
        3'd4: begin
            builder_rhs_array_muxed15 <= main_basesoc_sdram_bankmachine4_cmd_payload_a;
        end
        3'd5: begin
            builder_rhs_array_muxed15 <= main_basesoc_sdram_bankmachine5_cmd_payload_a;
        end
        3'd6: begin
            builder_rhs_array_muxed15 <= main_basesoc_sdram_bankmachine6_cmd_payload_a;
        end
        default: begin
            builder_rhs_array_muxed15 <= main_basesoc_sdram_bankmachine7_cmd_payload_a;
        end
    endcase
end
always @(*) begin
    builder_rhs_array_muxed16 <= 3'd0;
    case (main_basesoc_sdram_choose_req_grant)
        1'd0: begin
            builder_rhs_array_muxed16 <= main_basesoc_sdram_bankmachine0_cmd_payload_ba;
        end
        1'd1: begin
            builder_rhs_array_muxed16 <= main_basesoc_sdram_bankmachine1_cmd_payload_ba;
        end
        2'd2: begin
            builder_rhs_array_muxed16 <= main_basesoc_sdram_bankmachine2_cmd_payload_ba;
        end
        2'd3: begin
            builder_rhs_array_muxed16 <= main_basesoc_sdram_bankmachine3_cmd_payload_ba;
        end
        3'd4: begin
            builder_rhs_array_muxed16 <= main_basesoc_sdram_bankmachine4_cmd_payload_ba;
        end
        3'd5: begin
            builder_rhs_array_muxed16 <= main_basesoc_sdram_bankmachine5_cmd_payload_ba;
        end
        3'd6: begin
            builder_rhs_array_muxed16 <= main_basesoc_sdram_bankmachine6_cmd_payload_ba;
        end
        default: begin
            builder_rhs_array_muxed16 <= main_basesoc_sdram_bankmachine7_cmd_payload_ba;
        end
    endcase
end
always @(*) begin
    builder_rhs_array_muxed17 <= 1'd0;
    case (main_basesoc_sdram_choose_req_grant)
        1'd0: begin
            builder_rhs_array_muxed17 <= main_basesoc_sdram_bankmachine0_cmd_payload_is_read;
        end
        1'd1: begin
            builder_rhs_array_muxed17 <= main_basesoc_sdram_bankmachine1_cmd_payload_is_read;
        end
        2'd2: begin
            builder_rhs_array_muxed17 <= main_basesoc_sdram_bankmachine2_cmd_payload_is_read;
        end
        2'd3: begin
            builder_rhs_array_muxed17 <= main_basesoc_sdram_bankmachine3_cmd_payload_is_read;
        end
        3'd4: begin
            builder_rhs_array_muxed17 <= main_basesoc_sdram_bankmachine4_cmd_payload_is_read;
        end
        3'd5: begin
            builder_rhs_array_muxed17 <= main_basesoc_sdram_bankmachine5_cmd_payload_is_read;
        end
        3'd6: begin
            builder_rhs_array_muxed17 <= main_basesoc_sdram_bankmachine6_cmd_payload_is_read;
        end
        default: begin
            builder_rhs_array_muxed17 <= main_basesoc_sdram_bankmachine7_cmd_payload_is_read;
        end
    endcase
end
always @(*) begin
    builder_rhs_array_muxed18 <= 1'd0;
    case (main_basesoc_sdram_choose_req_grant)
        1'd0: begin
            builder_rhs_array_muxed18 <= main_basesoc_sdram_bankmachine0_cmd_payload_is_write;
        end
        1'd1: begin
            builder_rhs_array_muxed18 <= main_basesoc_sdram_bankmachine1_cmd_payload_is_write;
        end
        2'd2: begin
            builder_rhs_array_muxed18 <= main_basesoc_sdram_bankmachine2_cmd_payload_is_write;
        end
        2'd3: begin
            builder_rhs_array_muxed18 <= main_basesoc_sdram_bankmachine3_cmd_payload_is_write;
        end
        3'd4: begin
            builder_rhs_array_muxed18 <= main_basesoc_sdram_bankmachine4_cmd_payload_is_write;
        end
        3'd5: begin
            builder_rhs_array_muxed18 <= main_basesoc_sdram_bankmachine5_cmd_payload_is_write;
        end
        3'd6: begin
            builder_rhs_array_muxed18 <= main_basesoc_sdram_bankmachine6_cmd_payload_is_write;
        end
        default: begin
            builder_rhs_array_muxed18 <= main_basesoc_sdram_bankmachine7_cmd_payload_is_write;
        end
    endcase
end
always @(*) begin
    builder_rhs_array_muxed19 <= 1'd0;
    case (main_basesoc_sdram_choose_req_grant)
        1'd0: begin
            builder_rhs_array_muxed19 <= main_basesoc_sdram_bankmachine0_cmd_payload_is_cmd;
        end
        1'd1: begin
            builder_rhs_array_muxed19 <= main_basesoc_sdram_bankmachine1_cmd_payload_is_cmd;
        end
        2'd2: begin
            builder_rhs_array_muxed19 <= main_basesoc_sdram_bankmachine2_cmd_payload_is_cmd;
        end
        2'd3: begin
            builder_rhs_array_muxed19 <= main_basesoc_sdram_bankmachine3_cmd_payload_is_cmd;
        end
        3'd4: begin
            builder_rhs_array_muxed19 <= main_basesoc_sdram_bankmachine4_cmd_payload_is_cmd;
        end
        3'd5: begin
            builder_rhs_array_muxed19 <= main_basesoc_sdram_bankmachine5_cmd_payload_is_cmd;
        end
        3'd6: begin
            builder_rhs_array_muxed19 <= main_basesoc_sdram_bankmachine6_cmd_payload_is_cmd;
        end
        default: begin
            builder_rhs_array_muxed19 <= main_basesoc_sdram_bankmachine7_cmd_payload_is_cmd;
        end
    endcase
end
always @(*) begin
    builder_t_array_muxed3 <= 1'd0;
    case (main_basesoc_sdram_choose_req_grant)
        1'd0: begin
            builder_t_array_muxed3 <= main_basesoc_sdram_bankmachine0_cmd_payload_cas;
        end
        1'd1: begin
            builder_t_array_muxed3 <= main_basesoc_sdram_bankmachine1_cmd_payload_cas;
        end
        2'd2: begin
            builder_t_array_muxed3 <= main_basesoc_sdram_bankmachine2_cmd_payload_cas;
        end
        2'd3: begin
            builder_t_array_muxed3 <= main_basesoc_sdram_bankmachine3_cmd_payload_cas;
        end
        3'd4: begin
            builder_t_array_muxed3 <= main_basesoc_sdram_bankmachine4_cmd_payload_cas;
        end
        3'd5: begin
            builder_t_array_muxed3 <= main_basesoc_sdram_bankmachine5_cmd_payload_cas;
        end
        3'd6: begin
            builder_t_array_muxed3 <= main_basesoc_sdram_bankmachine6_cmd_payload_cas;
        end
        default: begin
            builder_t_array_muxed3 <= main_basesoc_sdram_bankmachine7_cmd_payload_cas;
        end
    endcase
end
always @(*) begin
    builder_t_array_muxed4 <= 1'd0;
    case (main_basesoc_sdram_choose_req_grant)
        1'd0: begin
            builder_t_array_muxed4 <= main_basesoc_sdram_bankmachine0_cmd_payload_ras;
        end
        1'd1: begin
            builder_t_array_muxed4 <= main_basesoc_sdram_bankmachine1_cmd_payload_ras;
        end
        2'd2: begin
            builder_t_array_muxed4 <= main_basesoc_sdram_bankmachine2_cmd_payload_ras;
        end
        2'd3: begin
            builder_t_array_muxed4 <= main_basesoc_sdram_bankmachine3_cmd_payload_ras;
        end
        3'd4: begin
            builder_t_array_muxed4 <= main_basesoc_sdram_bankmachine4_cmd_payload_ras;
        end
        3'd5: begin
            builder_t_array_muxed4 <= main_basesoc_sdram_bankmachine5_cmd_payload_ras;
        end
        3'd6: begin
            builder_t_array_muxed4 <= main_basesoc_sdram_bankmachine6_cmd_payload_ras;
        end
        default: begin
            builder_t_array_muxed4 <= main_basesoc_sdram_bankmachine7_cmd_payload_ras;
        end
    endcase
end
always @(*) begin
    builder_t_array_muxed5 <= 1'd0;
    case (main_basesoc_sdram_choose_req_grant)
        1'd0: begin
            builder_t_array_muxed5 <= main_basesoc_sdram_bankmachine0_cmd_payload_we;
        end
        1'd1: begin
            builder_t_array_muxed5 <= main_basesoc_sdram_bankmachine1_cmd_payload_we;
        end
        2'd2: begin
            builder_t_array_muxed5 <= main_basesoc_sdram_bankmachine2_cmd_payload_we;
        end
        2'd3: begin
            builder_t_array_muxed5 <= main_basesoc_sdram_bankmachine3_cmd_payload_we;
        end
        3'd4: begin
            builder_t_array_muxed5 <= main_basesoc_sdram_bankmachine4_cmd_payload_we;
        end
        3'd5: begin
            builder_t_array_muxed5 <= main_basesoc_sdram_bankmachine5_cmd_payload_we;
        end
        3'd6: begin
            builder_t_array_muxed5 <= main_basesoc_sdram_bankmachine6_cmd_payload_we;
        end
        default: begin
            builder_t_array_muxed5 <= main_basesoc_sdram_bankmachine7_cmd_payload_we;
        end
    endcase
end
always @(*) begin
    builder_rhs_array_muxed20 <= 22'd0;
    case (builder_roundrobin0_grant)
        default: begin
            builder_rhs_array_muxed20 <= {main_basesoc_port_cmd_payload_addr[24:10], main_basesoc_port_cmd_payload_addr[6:0]};
        end
    endcase
end
always @(*) begin
    builder_rhs_array_muxed21 <= 1'd0;
    case (builder_roundrobin0_grant)
        default: begin
            builder_rhs_array_muxed21 <= main_basesoc_port_cmd_payload_we;
        end
    endcase
end
always @(*) begin
    builder_rhs_array_muxed22 <= 1'd0;
    case (builder_roundrobin0_grant)
        default: begin
            builder_rhs_array_muxed22 <= (((main_basesoc_port_cmd_payload_addr[9:7] == 1'd0) & (~(((((((builder_locked0 | (main_basesoc_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_basesoc_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_basesoc_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))) | (main_basesoc_sdram_interface_bank4_lock & (builder_roundrobin4_grant == 1'd0))) | (main_basesoc_sdram_interface_bank5_lock & (builder_roundrobin5_grant == 1'd0))) | (main_basesoc_sdram_interface_bank6_lock & (builder_roundrobin6_grant == 1'd0))) | (main_basesoc_sdram_interface_bank7_lock & (builder_roundrobin7_grant == 1'd0))))) & main_basesoc_port_cmd_valid);
        end
    endcase
end
always @(*) begin
    builder_rhs_array_muxed23 <= 22'd0;
    case (builder_roundrobin1_grant)
        default: begin
            builder_rhs_array_muxed23 <= {main_basesoc_port_cmd_payload_addr[24:10], main_basesoc_port_cmd_payload_addr[6:0]};
        end
    endcase
end
always @(*) begin
    builder_rhs_array_muxed24 <= 1'd0;
    case (builder_roundrobin1_grant)
        default: begin
            builder_rhs_array_muxed24 <= main_basesoc_port_cmd_payload_we;
        end
    endcase
end
always @(*) begin
    builder_rhs_array_muxed25 <= 1'd0;
    case (builder_roundrobin1_grant)
        default: begin
            builder_rhs_array_muxed25 <= (((main_basesoc_port_cmd_payload_addr[9:7] == 1'd1) & (~(((((((builder_locked1 | (main_basesoc_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_basesoc_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_basesoc_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))) | (main_basesoc_sdram_interface_bank4_lock & (builder_roundrobin4_grant == 1'd0))) | (main_basesoc_sdram_interface_bank5_lock & (builder_roundrobin5_grant == 1'd0))) | (main_basesoc_sdram_interface_bank6_lock & (builder_roundrobin6_grant == 1'd0))) | (main_basesoc_sdram_interface_bank7_lock & (builder_roundrobin7_grant == 1'd0))))) & main_basesoc_port_cmd_valid);
        end
    endcase
end
always @(*) begin
    builder_rhs_array_muxed26 <= 22'd0;
    case (builder_roundrobin2_grant)
        default: begin
            builder_rhs_array_muxed26 <= {main_basesoc_port_cmd_payload_addr[24:10], main_basesoc_port_cmd_payload_addr[6:0]};
        end
    endcase
end
always @(*) begin
    builder_rhs_array_muxed27 <= 1'd0;
    case (builder_roundrobin2_grant)
        default: begin
            builder_rhs_array_muxed27 <= main_basesoc_port_cmd_payload_we;
        end
    endcase
end
always @(*) begin
    builder_rhs_array_muxed28 <= 1'd0;
    case (builder_roundrobin2_grant)
        default: begin
            builder_rhs_array_muxed28 <= (((main_basesoc_port_cmd_payload_addr[9:7] == 2'd2) & (~(((((((builder_locked2 | (main_basesoc_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_basesoc_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_basesoc_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))) | (main_basesoc_sdram_interface_bank4_lock & (builder_roundrobin4_grant == 1'd0))) | (main_basesoc_sdram_interface_bank5_lock & (builder_roundrobin5_grant == 1'd0))) | (main_basesoc_sdram_interface_bank6_lock & (builder_roundrobin6_grant == 1'd0))) | (main_basesoc_sdram_interface_bank7_lock & (builder_roundrobin7_grant == 1'd0))))) & main_basesoc_port_cmd_valid);
        end
    endcase
end
always @(*) begin
    builder_rhs_array_muxed29 <= 22'd0;
    case (builder_roundrobin3_grant)
        default: begin
            builder_rhs_array_muxed29 <= {main_basesoc_port_cmd_payload_addr[24:10], main_basesoc_port_cmd_payload_addr[6:0]};
        end
    endcase
end
always @(*) begin
    builder_rhs_array_muxed30 <= 1'd0;
    case (builder_roundrobin3_grant)
        default: begin
            builder_rhs_array_muxed30 <= main_basesoc_port_cmd_payload_we;
        end
    endcase
end
always @(*) begin
    builder_rhs_array_muxed31 <= 1'd0;
    case (builder_roundrobin3_grant)
        default: begin
            builder_rhs_array_muxed31 <= (((main_basesoc_port_cmd_payload_addr[9:7] == 2'd3) & (~(((((((builder_locked3 | (main_basesoc_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_basesoc_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_basesoc_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_basesoc_sdram_interface_bank4_lock & (builder_roundrobin4_grant == 1'd0))) | (main_basesoc_sdram_interface_bank5_lock & (builder_roundrobin5_grant == 1'd0))) | (main_basesoc_sdram_interface_bank6_lock & (builder_roundrobin6_grant == 1'd0))) | (main_basesoc_sdram_interface_bank7_lock & (builder_roundrobin7_grant == 1'd0))))) & main_basesoc_port_cmd_valid);
        end
    endcase
end
always @(*) begin
    builder_rhs_array_muxed32 <= 22'd0;
    case (builder_roundrobin4_grant)
        default: begin
            builder_rhs_array_muxed32 <= {main_basesoc_port_cmd_payload_addr[24:10], main_basesoc_port_cmd_payload_addr[6:0]};
        end
    endcase
end
always @(*) begin
    builder_rhs_array_muxed33 <= 1'd0;
    case (builder_roundrobin4_grant)
        default: begin
            builder_rhs_array_muxed33 <= main_basesoc_port_cmd_payload_we;
        end
    endcase
end
always @(*) begin
    builder_rhs_array_muxed34 <= 1'd0;
    case (builder_roundrobin4_grant)
        default: begin
            builder_rhs_array_muxed34 <= (((main_basesoc_port_cmd_payload_addr[9:7] == 3'd4) & (~(((((((builder_locked4 | (main_basesoc_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_basesoc_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_basesoc_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_basesoc_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))) | (main_basesoc_sdram_interface_bank5_lock & (builder_roundrobin5_grant == 1'd0))) | (main_basesoc_sdram_interface_bank6_lock & (builder_roundrobin6_grant == 1'd0))) | (main_basesoc_sdram_interface_bank7_lock & (builder_roundrobin7_grant == 1'd0))))) & main_basesoc_port_cmd_valid);
        end
    endcase
end
always @(*) begin
    builder_rhs_array_muxed35 <= 22'd0;
    case (builder_roundrobin5_grant)
        default: begin
            builder_rhs_array_muxed35 <= {main_basesoc_port_cmd_payload_addr[24:10], main_basesoc_port_cmd_payload_addr[6:0]};
        end
    endcase
end
always @(*) begin
    builder_rhs_array_muxed36 <= 1'd0;
    case (builder_roundrobin5_grant)
        default: begin
            builder_rhs_array_muxed36 <= main_basesoc_port_cmd_payload_we;
        end
    endcase
end
always @(*) begin
    builder_rhs_array_muxed37 <= 1'd0;
    case (builder_roundrobin5_grant)
        default: begin
            builder_rhs_array_muxed37 <= (((main_basesoc_port_cmd_payload_addr[9:7] == 3'd5) & (~(((((((builder_locked5 | (main_basesoc_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_basesoc_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_basesoc_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_basesoc_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))) | (main_basesoc_sdram_interface_bank4_lock & (builder_roundrobin4_grant == 1'd0))) | (main_basesoc_sdram_interface_bank6_lock & (builder_roundrobin6_grant == 1'd0))) | (main_basesoc_sdram_interface_bank7_lock & (builder_roundrobin7_grant == 1'd0))))) & main_basesoc_port_cmd_valid);
        end
    endcase
end
always @(*) begin
    builder_rhs_array_muxed38 <= 22'd0;
    case (builder_roundrobin6_grant)
        default: begin
            builder_rhs_array_muxed38 <= {main_basesoc_port_cmd_payload_addr[24:10], main_basesoc_port_cmd_payload_addr[6:0]};
        end
    endcase
end
always @(*) begin
    builder_rhs_array_muxed39 <= 1'd0;
    case (builder_roundrobin6_grant)
        default: begin
            builder_rhs_array_muxed39 <= main_basesoc_port_cmd_payload_we;
        end
    endcase
end
always @(*) begin
    builder_rhs_array_muxed40 <= 1'd0;
    case (builder_roundrobin6_grant)
        default: begin
            builder_rhs_array_muxed40 <= (((main_basesoc_port_cmd_payload_addr[9:7] == 3'd6) & (~(((((((builder_locked6 | (main_basesoc_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_basesoc_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_basesoc_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_basesoc_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))) | (main_basesoc_sdram_interface_bank4_lock & (builder_roundrobin4_grant == 1'd0))) | (main_basesoc_sdram_interface_bank5_lock & (builder_roundrobin5_grant == 1'd0))) | (main_basesoc_sdram_interface_bank7_lock & (builder_roundrobin7_grant == 1'd0))))) & main_basesoc_port_cmd_valid);
        end
    endcase
end
always @(*) begin
    builder_rhs_array_muxed41 <= 22'd0;
    case (builder_roundrobin7_grant)
        default: begin
            builder_rhs_array_muxed41 <= {main_basesoc_port_cmd_payload_addr[24:10], main_basesoc_port_cmd_payload_addr[6:0]};
        end
    endcase
end
always @(*) begin
    builder_rhs_array_muxed42 <= 1'd0;
    case (builder_roundrobin7_grant)
        default: begin
            builder_rhs_array_muxed42 <= main_basesoc_port_cmd_payload_we;
        end
    endcase
end
always @(*) begin
    builder_rhs_array_muxed43 <= 1'd0;
    case (builder_roundrobin7_grant)
        default: begin
            builder_rhs_array_muxed43 <= (((main_basesoc_port_cmd_payload_addr[9:7] == 3'd7) & (~(((((((builder_locked7 | (main_basesoc_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_basesoc_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_basesoc_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_basesoc_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))) | (main_basesoc_sdram_interface_bank4_lock & (builder_roundrobin4_grant == 1'd0))) | (main_basesoc_sdram_interface_bank5_lock & (builder_roundrobin5_grant == 1'd0))) | (main_basesoc_sdram_interface_bank6_lock & (builder_roundrobin6_grant == 1'd0))))) & main_basesoc_port_cmd_valid);
        end
    endcase
end
always @(*) begin
    builder_array_muxed0 <= 3'd0;
    case (main_basesoc_sdram_steerer_sel0)
        1'd0: begin
            builder_array_muxed0 <= main_basesoc_sdram_nop_ba[2:0];
        end
        1'd1: begin
            builder_array_muxed0 <= main_basesoc_sdram_choose_cmd_cmd_payload_ba[2:0];
        end
        2'd2: begin
            builder_array_muxed0 <= main_basesoc_sdram_choose_req_cmd_payload_ba[2:0];
        end
        default: begin
            builder_array_muxed0 <= main_basesoc_sdram_cmd_payload_ba[2:0];
        end
    endcase
end
always @(*) begin
    builder_array_muxed1 <= 15'd0;
    case (main_basesoc_sdram_steerer_sel0)
        1'd0: begin
            builder_array_muxed1 <= main_basesoc_sdram_nop_a;
        end
        1'd1: begin
            builder_array_muxed1 <= main_basesoc_sdram_choose_cmd_cmd_payload_a;
        end
        2'd2: begin
            builder_array_muxed1 <= main_basesoc_sdram_choose_req_cmd_payload_a;
        end
        default: begin
            builder_array_muxed1 <= main_basesoc_sdram_cmd_payload_a;
        end
    endcase
end
always @(*) begin
    builder_array_muxed2 <= 1'd0;
    case (main_basesoc_sdram_steerer_sel0)
        1'd0: begin
            builder_array_muxed2 <= 1'd0;
        end
        1'd1: begin
            builder_array_muxed2 <= ((main_basesoc_sdram_choose_cmd_cmd_valid & main_basesoc_sdram_choose_cmd_cmd_ready) & main_basesoc_sdram_choose_cmd_cmd_payload_cas);
        end
        2'd2: begin
            builder_array_muxed2 <= ((main_basesoc_sdram_choose_req_cmd_valid & main_basesoc_sdram_choose_req_cmd_ready) & main_basesoc_sdram_choose_req_cmd_payload_cas);
        end
        default: begin
            builder_array_muxed2 <= ((main_basesoc_sdram_cmd_valid & main_basesoc_sdram_cmd_ready) & main_basesoc_sdram_cmd_payload_cas);
        end
    endcase
end
always @(*) begin
    builder_array_muxed3 <= 1'd0;
    case (main_basesoc_sdram_steerer_sel0)
        1'd0: begin
            builder_array_muxed3 <= 1'd0;
        end
        1'd1: begin
            builder_array_muxed3 <= ((main_basesoc_sdram_choose_cmd_cmd_valid & main_basesoc_sdram_choose_cmd_cmd_ready) & main_basesoc_sdram_choose_cmd_cmd_payload_ras);
        end
        2'd2: begin
            builder_array_muxed3 <= ((main_basesoc_sdram_choose_req_cmd_valid & main_basesoc_sdram_choose_req_cmd_ready) & main_basesoc_sdram_choose_req_cmd_payload_ras);
        end
        default: begin
            builder_array_muxed3 <= ((main_basesoc_sdram_cmd_valid & main_basesoc_sdram_cmd_ready) & main_basesoc_sdram_cmd_payload_ras);
        end
    endcase
end
always @(*) begin
    builder_array_muxed4 <= 1'd0;
    case (main_basesoc_sdram_steerer_sel0)
        1'd0: begin
            builder_array_muxed4 <= 1'd0;
        end
        1'd1: begin
            builder_array_muxed4 <= ((main_basesoc_sdram_choose_cmd_cmd_valid & main_basesoc_sdram_choose_cmd_cmd_ready) & main_basesoc_sdram_choose_cmd_cmd_payload_we);
        end
        2'd2: begin
            builder_array_muxed4 <= ((main_basesoc_sdram_choose_req_cmd_valid & main_basesoc_sdram_choose_req_cmd_ready) & main_basesoc_sdram_choose_req_cmd_payload_we);
        end
        default: begin
            builder_array_muxed4 <= ((main_basesoc_sdram_cmd_valid & main_basesoc_sdram_cmd_ready) & main_basesoc_sdram_cmd_payload_we);
        end
    endcase
end
always @(*) begin
    builder_array_muxed5 <= 1'd0;
    case (main_basesoc_sdram_steerer_sel0)
        1'd0: begin
            builder_array_muxed5 <= 1'd0;
        end
        1'd1: begin
            builder_array_muxed5 <= ((main_basesoc_sdram_choose_cmd_cmd_valid & main_basesoc_sdram_choose_cmd_cmd_ready) & main_basesoc_sdram_choose_cmd_cmd_payload_is_read);
        end
        2'd2: begin
            builder_array_muxed5 <= ((main_basesoc_sdram_choose_req_cmd_valid & main_basesoc_sdram_choose_req_cmd_ready) & main_basesoc_sdram_choose_req_cmd_payload_is_read);
        end
        default: begin
            builder_array_muxed5 <= ((main_basesoc_sdram_cmd_valid & main_basesoc_sdram_cmd_ready) & main_basesoc_sdram_cmd_payload_is_read);
        end
    endcase
end
always @(*) begin
    builder_array_muxed6 <= 1'd0;
    case (main_basesoc_sdram_steerer_sel0)
        1'd0: begin
            builder_array_muxed6 <= 1'd0;
        end
        1'd1: begin
            builder_array_muxed6 <= ((main_basesoc_sdram_choose_cmd_cmd_valid & main_basesoc_sdram_choose_cmd_cmd_ready) & main_basesoc_sdram_choose_cmd_cmd_payload_is_write);
        end
        2'd2: begin
            builder_array_muxed6 <= ((main_basesoc_sdram_choose_req_cmd_valid & main_basesoc_sdram_choose_req_cmd_ready) & main_basesoc_sdram_choose_req_cmd_payload_is_write);
        end
        default: begin
            builder_array_muxed6 <= ((main_basesoc_sdram_cmd_valid & main_basesoc_sdram_cmd_ready) & main_basesoc_sdram_cmd_payload_is_write);
        end
    endcase
end
always @(*) begin
    builder_array_muxed7 <= 3'd0;
    case (main_basesoc_sdram_steerer_sel1)
        1'd0: begin
            builder_array_muxed7 <= main_basesoc_sdram_nop_ba[2:0];
        end
        1'd1: begin
            builder_array_muxed7 <= main_basesoc_sdram_choose_cmd_cmd_payload_ba[2:0];
        end
        2'd2: begin
            builder_array_muxed7 <= main_basesoc_sdram_choose_req_cmd_payload_ba[2:0];
        end
        default: begin
            builder_array_muxed7 <= main_basesoc_sdram_cmd_payload_ba[2:0];
        end
    endcase
end
always @(*) begin
    builder_array_muxed8 <= 15'd0;
    case (main_basesoc_sdram_steerer_sel1)
        1'd0: begin
            builder_array_muxed8 <= main_basesoc_sdram_nop_a;
        end
        1'd1: begin
            builder_array_muxed8 <= main_basesoc_sdram_choose_cmd_cmd_payload_a;
        end
        2'd2: begin
            builder_array_muxed8 <= main_basesoc_sdram_choose_req_cmd_payload_a;
        end
        default: begin
            builder_array_muxed8 <= main_basesoc_sdram_cmd_payload_a;
        end
    endcase
end
always @(*) begin
    builder_array_muxed9 <= 1'd0;
    case (main_basesoc_sdram_steerer_sel1)
        1'd0: begin
            builder_array_muxed9 <= 1'd0;
        end
        1'd1: begin
            builder_array_muxed9 <= ((main_basesoc_sdram_choose_cmd_cmd_valid & main_basesoc_sdram_choose_cmd_cmd_ready) & main_basesoc_sdram_choose_cmd_cmd_payload_cas);
        end
        2'd2: begin
            builder_array_muxed9 <= ((main_basesoc_sdram_choose_req_cmd_valid & main_basesoc_sdram_choose_req_cmd_ready) & main_basesoc_sdram_choose_req_cmd_payload_cas);
        end
        default: begin
            builder_array_muxed9 <= ((main_basesoc_sdram_cmd_valid & main_basesoc_sdram_cmd_ready) & main_basesoc_sdram_cmd_payload_cas);
        end
    endcase
end
always @(*) begin
    builder_array_muxed10 <= 1'd0;
    case (main_basesoc_sdram_steerer_sel1)
        1'd0: begin
            builder_array_muxed10 <= 1'd0;
        end
        1'd1: begin
            builder_array_muxed10 <= ((main_basesoc_sdram_choose_cmd_cmd_valid & main_basesoc_sdram_choose_cmd_cmd_ready) & main_basesoc_sdram_choose_cmd_cmd_payload_ras);
        end
        2'd2: begin
            builder_array_muxed10 <= ((main_basesoc_sdram_choose_req_cmd_valid & main_basesoc_sdram_choose_req_cmd_ready) & main_basesoc_sdram_choose_req_cmd_payload_ras);
        end
        default: begin
            builder_array_muxed10 <= ((main_basesoc_sdram_cmd_valid & main_basesoc_sdram_cmd_ready) & main_basesoc_sdram_cmd_payload_ras);
        end
    endcase
end
always @(*) begin
    builder_array_muxed11 <= 1'd0;
    case (main_basesoc_sdram_steerer_sel1)
        1'd0: begin
            builder_array_muxed11 <= 1'd0;
        end
        1'd1: begin
            builder_array_muxed11 <= ((main_basesoc_sdram_choose_cmd_cmd_valid & main_basesoc_sdram_choose_cmd_cmd_ready) & main_basesoc_sdram_choose_cmd_cmd_payload_we);
        end
        2'd2: begin
            builder_array_muxed11 <= ((main_basesoc_sdram_choose_req_cmd_valid & main_basesoc_sdram_choose_req_cmd_ready) & main_basesoc_sdram_choose_req_cmd_payload_we);
        end
        default: begin
            builder_array_muxed11 <= ((main_basesoc_sdram_cmd_valid & main_basesoc_sdram_cmd_ready) & main_basesoc_sdram_cmd_payload_we);
        end
    endcase
end
always @(*) begin
    builder_array_muxed12 <= 1'd0;
    case (main_basesoc_sdram_steerer_sel1)
        1'd0: begin
            builder_array_muxed12 <= 1'd0;
        end
        1'd1: begin
            builder_array_muxed12 <= ((main_basesoc_sdram_choose_cmd_cmd_valid & main_basesoc_sdram_choose_cmd_cmd_ready) & main_basesoc_sdram_choose_cmd_cmd_payload_is_read);
        end
        2'd2: begin
            builder_array_muxed12 <= ((main_basesoc_sdram_choose_req_cmd_valid & main_basesoc_sdram_choose_req_cmd_ready) & main_basesoc_sdram_choose_req_cmd_payload_is_read);
        end
        default: begin
            builder_array_muxed12 <= ((main_basesoc_sdram_cmd_valid & main_basesoc_sdram_cmd_ready) & main_basesoc_sdram_cmd_payload_is_read);
        end
    endcase
end
always @(*) begin
    builder_array_muxed13 <= 1'd0;
    case (main_basesoc_sdram_steerer_sel1)
        1'd0: begin
            builder_array_muxed13 <= 1'd0;
        end
        1'd1: begin
            builder_array_muxed13 <= ((main_basesoc_sdram_choose_cmd_cmd_valid & main_basesoc_sdram_choose_cmd_cmd_ready) & main_basesoc_sdram_choose_cmd_cmd_payload_is_write);
        end
        2'd2: begin
            builder_array_muxed13 <= ((main_basesoc_sdram_choose_req_cmd_valid & main_basesoc_sdram_choose_req_cmd_ready) & main_basesoc_sdram_choose_req_cmd_payload_is_write);
        end
        default: begin
            builder_array_muxed13 <= ((main_basesoc_sdram_cmd_valid & main_basesoc_sdram_cmd_ready) & main_basesoc_sdram_cmd_payload_is_write);
        end
    endcase
end
assign main_basesoc_rx_rx = builder_multiregimpl0_regs1;
assign main_gw5ddrphy_lock1 = builder_multiregimpl1_regs1;


//------------------------------------------------------------------------------
// Synchronous Logic
//------------------------------------------------------------------------------

always @(posedge init_clk) begin
    main_gw5ddrphy_lock_d <= main_gw5ddrphy_lock1;
    if ((main_gw5ddrphy_counter == 4'd8)) begin
        main_gw5ddrphy_freeze <= 1'd1;
    end
    if ((main_gw5ddrphy_counter == 5'd16)) begin
        main_gw5ddrphy_stop1 <= 1'd1;
    end
    if ((main_gw5ddrphy_counter == 5'd24)) begin
        main_gw5ddrphy_reset1 <= 1'd1;
    end
    if ((main_gw5ddrphy_counter == 6'd32)) begin
        main_gw5ddrphy_reset1 <= 1'd0;
    end
    if ((main_gw5ddrphy_counter == 6'd40)) begin
        main_gw5ddrphy_stop1 <= 1'd0;
    end
    if ((main_gw5ddrphy_counter == 6'd48)) begin
        main_gw5ddrphy_freeze <= 1'd0;
    end
    if ((main_gw5ddrphy_counter == 6'd56)) begin
        main_gw5ddrphy_pause1 <= 1'd1;
    end
    if ((main_gw5ddrphy_counter == 7'd64)) begin
        main_gw5ddrphy_update <= 1'd1;
    end
    if ((main_gw5ddrphy_counter == 7'd72)) begin
        main_gw5ddrphy_update <= 1'd0;
    end
    if ((main_gw5ddrphy_counter == 7'd80)) begin
        main_gw5ddrphy_pause1 <= 1'd0;
    end
    if ((main_gw5ddrphy_counter == 7'd80)) begin
        main_gw5ddrphy_counter <= 1'd0;
    end else begin
        if ((main_gw5ddrphy_counter != 1'd0)) begin
            main_gw5ddrphy_counter <= (main_gw5ddrphy_counter + 1'd1);
        end else begin
            if (main_gw5ddrphy_new_lock) begin
                main_gw5ddrphy_counter <= 1'd1;
            end
        end
    end
    if (init_rst) begin
        main_gw5ddrphy_update <= 1'd0;
        main_gw5ddrphy_stop1 <= 1'd0;
        main_gw5ddrphy_freeze <= 1'd0;
        main_gw5ddrphy_pause1 <= 1'd0;
        main_gw5ddrphy_reset1 <= 1'd0;
        main_gw5ddrphy_lock_d <= 1'd0;
        main_gw5ddrphy_counter <= 7'd0;
    end
    builder_multiregimpl1_regs0 <= main_gw5ddrphy_lock0;
    builder_multiregimpl1_regs1 <= builder_multiregimpl1_regs0;
end

always @(posedge por_clk) begin
    if ((~main_crg_por_done)) begin
        main_crg_por_count <= (main_crg_por_count - 1'd1);
    end
    if (por_rst) begin
        main_crg_por_count <= 16'd65535;
    end
end

always @(posedge sys_clk) begin
    case (builder_grant)
        1'd0: begin
            if ((~builder_request[0])) begin
                if (builder_request[1]) begin
                    builder_grant <= 1'd1;
                end
            end
        end
        1'd1: begin
            if ((~builder_request[1])) begin
                if (builder_request[0]) begin
                    builder_grant <= 1'd0;
                end
            end
        end
    endcase
    builder_slave_sel_r <= builder_slave_sel;
    if (builder_wait) begin
        if ((~builder_done)) begin
            builder_count <= (builder_count - 1'd1);
        end
    end else begin
        builder_count <= 20'd1000000;
    end
    if ((main_basesoc_bus_errors != 32'd4294967295)) begin
        if (main_basesoc_bus_error) begin
            main_basesoc_bus_errors <= (main_basesoc_bus_errors + 1'd1);
        end
    end
    main_basesoc_basesoc_ram_bus_ack <= 1'd0;
    if (((main_basesoc_basesoc_ram_bus_cyc & main_basesoc_basesoc_ram_bus_stb) & ((~main_basesoc_basesoc_ram_bus_ack) | main_basesoc_basesoc_adr_burst))) begin
        main_basesoc_basesoc_ram_bus_ack <= 1'd1;
    end
    main_basesoc_ram_bus_ram_bus_ack <= 1'd0;
    if (((main_basesoc_ram_bus_ram_bus_cyc & main_basesoc_ram_bus_ram_bus_stb) & ((~main_basesoc_ram_bus_ram_bus_ack) | main_basesoc_ram_adr_burst))) begin
        main_basesoc_ram_bus_ram_bus_ack <= 1'd1;
    end
    {main_basesoc_tx_tick, main_basesoc_tx_phase} <= 24'd9895604;
    if (main_basesoc_tx_enable) begin
        {main_basesoc_tx_tick, main_basesoc_tx_phase} <= (main_basesoc_tx_phase + 24'd9895604);
    end
    builder_rs232phytx_state <= builder_rs232phytx_next_state;
    if (main_basesoc_tx_count_rs232phytx_next_value_ce0) begin
        main_basesoc_tx_count <= main_basesoc_tx_count_rs232phytx_next_value0;
    end
    if (main_basesoc_serial_tx_rs232phytx_next_value_ce1) begin
        serial_tx <= main_basesoc_serial_tx_rs232phytx_next_value1;
    end
    if (main_basesoc_tx_data_rs232phytx_next_value_ce2) begin
        main_basesoc_tx_data <= main_basesoc_tx_data_rs232phytx_next_value2;
    end
    main_basesoc_rx_rx_d <= main_basesoc_rx_rx;
    {main_basesoc_rx_tick, main_basesoc_rx_phase} <= 32'd2147483648;
    if (main_basesoc_rx_enable) begin
        {main_basesoc_rx_tick, main_basesoc_rx_phase} <= (main_basesoc_rx_phase + 24'd9895604);
    end
    builder_rs232phyrx_state <= builder_rs232phyrx_next_state;
    if (main_basesoc_rx_count_rs232phyrx_next_value_ce0) begin
        main_basesoc_rx_count <= main_basesoc_rx_count_rs232phyrx_next_value0;
    end
    if (main_basesoc_rx_data_rs232phyrx_next_value_ce1) begin
        main_basesoc_rx_data <= main_basesoc_rx_data_rs232phyrx_next_value1;
    end
    if (main_basesoc_uart_tx_clear) begin
        main_basesoc_uart_tx_pending <= 1'd0;
    end
    main_basesoc_uart_tx_trigger_d <= main_basesoc_uart_tx_trigger;
    if ((main_basesoc_uart_tx_trigger & (~main_basesoc_uart_tx_trigger_d))) begin
        main_basesoc_uart_tx_pending <= 1'd1;
    end
    if (main_basesoc_uart_rx_clear) begin
        main_basesoc_uart_rx_pending <= 1'd0;
    end
    main_basesoc_uart_rx_trigger_d <= main_basesoc_uart_rx_trigger;
    if ((main_basesoc_uart_rx_trigger & (~main_basesoc_uart_rx_trigger_d))) begin
        main_basesoc_uart_rx_pending <= 1'd1;
    end
    if (main_basesoc_uart_tx_fifo_syncfifo_re) begin
        main_basesoc_uart_tx_fifo_readable <= 1'd1;
    end else begin
        if (main_basesoc_uart_tx_fifo_re) begin
            main_basesoc_uart_tx_fifo_readable <= 1'd0;
        end
    end
    if (((main_basesoc_uart_tx_fifo_syncfifo_we & main_basesoc_uart_tx_fifo_syncfifo_writable) & (~main_basesoc_uart_tx_fifo_replace))) begin
        main_basesoc_uart_tx_fifo_produce <= (main_basesoc_uart_tx_fifo_produce + 1'd1);
    end
    if (main_basesoc_uart_tx_fifo_do_read) begin
        main_basesoc_uart_tx_fifo_consume <= (main_basesoc_uart_tx_fifo_consume + 1'd1);
    end
    if (((main_basesoc_uart_tx_fifo_syncfifo_we & main_basesoc_uart_tx_fifo_syncfifo_writable) & (~main_basesoc_uart_tx_fifo_replace))) begin
        if ((~main_basesoc_uart_tx_fifo_do_read)) begin
            main_basesoc_uart_tx_fifo_level0 <= (main_basesoc_uart_tx_fifo_level0 + 1'd1);
        end
    end else begin
        if (main_basesoc_uart_tx_fifo_do_read) begin
            main_basesoc_uart_tx_fifo_level0 <= (main_basesoc_uart_tx_fifo_level0 - 1'd1);
        end
    end
    if (main_basesoc_uart_rx_fifo_syncfifo_re) begin
        main_basesoc_uart_rx_fifo_readable <= 1'd1;
    end else begin
        if (main_basesoc_uart_rx_fifo_re) begin
            main_basesoc_uart_rx_fifo_readable <= 1'd0;
        end
    end
    if (((main_basesoc_uart_rx_fifo_syncfifo_we & main_basesoc_uart_rx_fifo_syncfifo_writable) & (~main_basesoc_uart_rx_fifo_replace))) begin
        main_basesoc_uart_rx_fifo_produce <= (main_basesoc_uart_rx_fifo_produce + 1'd1);
    end
    if (main_basesoc_uart_rx_fifo_do_read) begin
        main_basesoc_uart_rx_fifo_consume <= (main_basesoc_uart_rx_fifo_consume + 1'd1);
    end
    if (((main_basesoc_uart_rx_fifo_syncfifo_we & main_basesoc_uart_rx_fifo_syncfifo_writable) & (~main_basesoc_uart_rx_fifo_replace))) begin
        if ((~main_basesoc_uart_rx_fifo_do_read)) begin
            main_basesoc_uart_rx_fifo_level0 <= (main_basesoc_uart_rx_fifo_level0 + 1'd1);
        end
    end else begin
        if (main_basesoc_uart_rx_fifo_do_read) begin
            main_basesoc_uart_rx_fifo_level0 <= (main_basesoc_uart_rx_fifo_level0 - 1'd1);
        end
    end
    if (main_basesoc_timer_en_storage) begin
        if ((main_basesoc_timer_value == 1'd0)) begin
            main_basesoc_timer_value <= main_basesoc_timer_reload_storage;
        end else begin
            main_basesoc_timer_value <= (main_basesoc_timer_value - 1'd1);
        end
    end else begin
        main_basesoc_timer_value <= main_basesoc_timer_load_storage;
    end
    if (main_basesoc_timer_update_value_re) begin
        main_basesoc_timer_value_status <= main_basesoc_timer_value;
    end
    if (main_basesoc_timer_zero_clear) begin
        main_basesoc_timer_zero_pending <= 1'd0;
    end
    main_basesoc_timer_zero_trigger_d <= main_basesoc_timer_zero_trigger;
    if ((main_basesoc_timer_zero_trigger & (~main_basesoc_timer_zero_trigger_d))) begin
        main_basesoc_timer_zero_pending <= 1'd1;
    end
    if ((main_gw5ddrphy_dly_sel_storage[0] & main_gw5ddrphy_rdly_dq_rst_re)) begin
        main_gw5ddrphy_rdly0 <= 1'd0;
    end
    if ((main_gw5ddrphy_dly_sel_storage[0] & main_gw5ddrphy_rdly_dq_inc_re)) begin
        main_gw5ddrphy_rdly0 <= (main_gw5ddrphy_rdly0 + 1'd1);
    end
    main_gw5ddrphy_burstdet_d0 <= main_gw5ddrphy_burstdet0;
    if (main_gw5ddrphy_burstdet_clr_re) begin
        main_gw5ddrphy_burstdet_seen_status[0] <= 1'd0;
    end
    if ((main_gw5ddrphy_burstdet0 & (~main_gw5ddrphy_burstdet_d0))) begin
        main_gw5ddrphy_burstdet_seen_status[0] <= 1'd1;
    end
    main_gw5ddrphy_dm_o_data_d0 <= main_gw5ddrphy_dm_o_data0;
    case (main_gw5ddrphy_bl8_chunk)
        1'd0: begin
            main_gw5ddrphy_dm_o_data_muxed0 <= main_gw5ddrphy_dm_o_data0[3:0];
        end
        1'd1: begin
            main_gw5ddrphy_dm_o_data_muxed0 <= main_gw5ddrphy_dm_o_data_d0[7:4];
        end
    endcase
    main_gw5ddrphy_dq_o_data_d0 <= main_gw5ddrphy_dq_o_data0;
    case (main_gw5ddrphy_bl8_chunk)
        1'd0: begin
            main_gw5ddrphy_dq_o_data_muxed0 <= main_gw5ddrphy_dq_o_data0[3:0];
        end
        1'd1: begin
            main_gw5ddrphy_dq_o_data_muxed0 <= main_gw5ddrphy_dq_o_data_d0[7:4];
        end
    endcase
    main_gw5ddrphy_dq_i_bitslip_o_d0 <= main_gw5ddrphy_bitslip0_o;
    main_gw5ddrphy_dq_o_data_d1 <= main_gw5ddrphy_dq_o_data1;
    case (main_gw5ddrphy_bl8_chunk)
        1'd0: begin
            main_gw5ddrphy_dq_o_data_muxed1 <= main_gw5ddrphy_dq_o_data1[3:0];
        end
        1'd1: begin
            main_gw5ddrphy_dq_o_data_muxed1 <= main_gw5ddrphy_dq_o_data_d1[7:4];
        end
    endcase
    main_gw5ddrphy_dq_i_bitslip_o_d1 <= main_gw5ddrphy_bitslip1_o;
    main_gw5ddrphy_dq_o_data_d2 <= main_gw5ddrphy_dq_o_data2;
    case (main_gw5ddrphy_bl8_chunk)
        1'd0: begin
            main_gw5ddrphy_dq_o_data_muxed2 <= main_gw5ddrphy_dq_o_data2[3:0];
        end
        1'd1: begin
            main_gw5ddrphy_dq_o_data_muxed2 <= main_gw5ddrphy_dq_o_data_d2[7:4];
        end
    endcase
    main_gw5ddrphy_dq_i_bitslip_o_d2 <= main_gw5ddrphy_bitslip2_o;
    main_gw5ddrphy_dq_o_data_d3 <= main_gw5ddrphy_dq_o_data3;
    case (main_gw5ddrphy_bl8_chunk)
        1'd0: begin
            main_gw5ddrphy_dq_o_data_muxed3 <= main_gw5ddrphy_dq_o_data3[3:0];
        end
        1'd1: begin
            main_gw5ddrphy_dq_o_data_muxed3 <= main_gw5ddrphy_dq_o_data_d3[7:4];
        end
    endcase
    main_gw5ddrphy_dq_i_bitslip_o_d3 <= main_gw5ddrphy_bitslip3_o;
    main_gw5ddrphy_dq_o_data_d4 <= main_gw5ddrphy_dq_o_data4;
    case (main_gw5ddrphy_bl8_chunk)
        1'd0: begin
            main_gw5ddrphy_dq_o_data_muxed4 <= main_gw5ddrphy_dq_o_data4[3:0];
        end
        1'd1: begin
            main_gw5ddrphy_dq_o_data_muxed4 <= main_gw5ddrphy_dq_o_data_d4[7:4];
        end
    endcase
    main_gw5ddrphy_dq_i_bitslip_o_d4 <= main_gw5ddrphy_bitslip4_o;
    main_gw5ddrphy_dq_o_data_d5 <= main_gw5ddrphy_dq_o_data5;
    case (main_gw5ddrphy_bl8_chunk)
        1'd0: begin
            main_gw5ddrphy_dq_o_data_muxed5 <= main_gw5ddrphy_dq_o_data5[3:0];
        end
        1'd1: begin
            main_gw5ddrphy_dq_o_data_muxed5 <= main_gw5ddrphy_dq_o_data_d5[7:4];
        end
    endcase
    main_gw5ddrphy_dq_i_bitslip_o_d5 <= main_gw5ddrphy_bitslip5_o;
    main_gw5ddrphy_dq_o_data_d6 <= main_gw5ddrphy_dq_o_data6;
    case (main_gw5ddrphy_bl8_chunk)
        1'd0: begin
            main_gw5ddrphy_dq_o_data_muxed6 <= main_gw5ddrphy_dq_o_data6[3:0];
        end
        1'd1: begin
            main_gw5ddrphy_dq_o_data_muxed6 <= main_gw5ddrphy_dq_o_data_d6[7:4];
        end
    endcase
    main_gw5ddrphy_dq_i_bitslip_o_d6 <= main_gw5ddrphy_bitslip6_o;
    main_gw5ddrphy_dq_o_data_d7 <= main_gw5ddrphy_dq_o_data7;
    case (main_gw5ddrphy_bl8_chunk)
        1'd0: begin
            main_gw5ddrphy_dq_o_data_muxed7 <= main_gw5ddrphy_dq_o_data7[3:0];
        end
        1'd1: begin
            main_gw5ddrphy_dq_o_data_muxed7 <= main_gw5ddrphy_dq_o_data_d7[7:4];
        end
    endcase
    main_gw5ddrphy_dq_i_bitslip_o_d7 <= main_gw5ddrphy_bitslip7_o;
    if ((main_gw5ddrphy_dly_sel_storage[1] & main_gw5ddrphy_rdly_dq_rst_re)) begin
        main_gw5ddrphy_rdly1 <= 1'd0;
    end
    if ((main_gw5ddrphy_dly_sel_storage[1] & main_gw5ddrphy_rdly_dq_inc_re)) begin
        main_gw5ddrphy_rdly1 <= (main_gw5ddrphy_rdly1 + 1'd1);
    end
    main_gw5ddrphy_burstdet_d1 <= main_gw5ddrphy_burstdet1;
    if (main_gw5ddrphy_burstdet_clr_re) begin
        main_gw5ddrphy_burstdet_seen_status[1] <= 1'd0;
    end
    if ((main_gw5ddrphy_burstdet1 & (~main_gw5ddrphy_burstdet_d1))) begin
        main_gw5ddrphy_burstdet_seen_status[1] <= 1'd1;
    end
    main_gw5ddrphy_dm_o_data_d1 <= main_gw5ddrphy_dm_o_data1;
    case (main_gw5ddrphy_bl8_chunk)
        1'd0: begin
            main_gw5ddrphy_dm_o_data_muxed1 <= main_gw5ddrphy_dm_o_data1[3:0];
        end
        1'd1: begin
            main_gw5ddrphy_dm_o_data_muxed1 <= main_gw5ddrphy_dm_o_data_d1[7:4];
        end
    endcase
    main_gw5ddrphy_dq_o_data_d8 <= main_gw5ddrphy_dq_o_data8;
    case (main_gw5ddrphy_bl8_chunk)
        1'd0: begin
            main_gw5ddrphy_dq_o_data_muxed8 <= main_gw5ddrphy_dq_o_data8[3:0];
        end
        1'd1: begin
            main_gw5ddrphy_dq_o_data_muxed8 <= main_gw5ddrphy_dq_o_data_d8[7:4];
        end
    endcase
    main_gw5ddrphy_dq_i_bitslip_o_d8 <= main_gw5ddrphy_bitslip8_o;
    main_gw5ddrphy_dq_o_data_d9 <= main_gw5ddrphy_dq_o_data9;
    case (main_gw5ddrphy_bl8_chunk)
        1'd0: begin
            main_gw5ddrphy_dq_o_data_muxed9 <= main_gw5ddrphy_dq_o_data9[3:0];
        end
        1'd1: begin
            main_gw5ddrphy_dq_o_data_muxed9 <= main_gw5ddrphy_dq_o_data_d9[7:4];
        end
    endcase
    main_gw5ddrphy_dq_i_bitslip_o_d9 <= main_gw5ddrphy_bitslip9_o;
    main_gw5ddrphy_dq_o_data_d10 <= main_gw5ddrphy_dq_o_data10;
    case (main_gw5ddrphy_bl8_chunk)
        1'd0: begin
            main_gw5ddrphy_dq_o_data_muxed10 <= main_gw5ddrphy_dq_o_data10[3:0];
        end
        1'd1: begin
            main_gw5ddrphy_dq_o_data_muxed10 <= main_gw5ddrphy_dq_o_data_d10[7:4];
        end
    endcase
    main_gw5ddrphy_dq_i_bitslip_o_d10 <= main_gw5ddrphy_bitslip10_o;
    main_gw5ddrphy_dq_o_data_d11 <= main_gw5ddrphy_dq_o_data11;
    case (main_gw5ddrphy_bl8_chunk)
        1'd0: begin
            main_gw5ddrphy_dq_o_data_muxed11 <= main_gw5ddrphy_dq_o_data11[3:0];
        end
        1'd1: begin
            main_gw5ddrphy_dq_o_data_muxed11 <= main_gw5ddrphy_dq_o_data_d11[7:4];
        end
    endcase
    main_gw5ddrphy_dq_i_bitslip_o_d11 <= main_gw5ddrphy_bitslip11_o;
    main_gw5ddrphy_dq_o_data_d12 <= main_gw5ddrphy_dq_o_data12;
    case (main_gw5ddrphy_bl8_chunk)
        1'd0: begin
            main_gw5ddrphy_dq_o_data_muxed12 <= main_gw5ddrphy_dq_o_data12[3:0];
        end
        1'd1: begin
            main_gw5ddrphy_dq_o_data_muxed12 <= main_gw5ddrphy_dq_o_data_d12[7:4];
        end
    endcase
    main_gw5ddrphy_dq_i_bitslip_o_d12 <= main_gw5ddrphy_bitslip12_o;
    main_gw5ddrphy_dq_o_data_d13 <= main_gw5ddrphy_dq_o_data13;
    case (main_gw5ddrphy_bl8_chunk)
        1'd0: begin
            main_gw5ddrphy_dq_o_data_muxed13 <= main_gw5ddrphy_dq_o_data13[3:0];
        end
        1'd1: begin
            main_gw5ddrphy_dq_o_data_muxed13 <= main_gw5ddrphy_dq_o_data_d13[7:4];
        end
    endcase
    main_gw5ddrphy_dq_i_bitslip_o_d13 <= main_gw5ddrphy_bitslip13_o;
    main_gw5ddrphy_dq_o_data_d14 <= main_gw5ddrphy_dq_o_data14;
    case (main_gw5ddrphy_bl8_chunk)
        1'd0: begin
            main_gw5ddrphy_dq_o_data_muxed14 <= main_gw5ddrphy_dq_o_data14[3:0];
        end
        1'd1: begin
            main_gw5ddrphy_dq_o_data_muxed14 <= main_gw5ddrphy_dq_o_data_d14[7:4];
        end
    endcase
    main_gw5ddrphy_dq_i_bitslip_o_d14 <= main_gw5ddrphy_bitslip14_o;
    main_gw5ddrphy_dq_o_data_d15 <= main_gw5ddrphy_dq_o_data15;
    case (main_gw5ddrphy_bl8_chunk)
        1'd0: begin
            main_gw5ddrphy_dq_o_data_muxed15 <= main_gw5ddrphy_dq_o_data15[3:0];
        end
        1'd1: begin
            main_gw5ddrphy_dq_o_data_muxed15 <= main_gw5ddrphy_dq_o_data_d15[7:4];
        end
    endcase
    main_gw5ddrphy_dq_i_bitslip_o_d15 <= main_gw5ddrphy_bitslip15_o;
    if ((main_gw5ddrphy_dly_sel_storage[2] & main_gw5ddrphy_rdly_dq_rst_re)) begin
        main_gw5ddrphy_rdly2 <= 1'd0;
    end
    if ((main_gw5ddrphy_dly_sel_storage[2] & main_gw5ddrphy_rdly_dq_inc_re)) begin
        main_gw5ddrphy_rdly2 <= (main_gw5ddrphy_rdly2 + 1'd1);
    end
    main_gw5ddrphy_burstdet_d2 <= main_gw5ddrphy_burstdet2;
    if (main_gw5ddrphy_burstdet_clr_re) begin
        main_gw5ddrphy_burstdet_seen_status[2] <= 1'd0;
    end
    if ((main_gw5ddrphy_burstdet2 & (~main_gw5ddrphy_burstdet_d2))) begin
        main_gw5ddrphy_burstdet_seen_status[2] <= 1'd1;
    end
    main_gw5ddrphy_dm_o_data_d2 <= main_gw5ddrphy_dm_o_data2;
    case (main_gw5ddrphy_bl8_chunk)
        1'd0: begin
            main_gw5ddrphy_dm_o_data_muxed2 <= main_gw5ddrphy_dm_o_data2[3:0];
        end
        1'd1: begin
            main_gw5ddrphy_dm_o_data_muxed2 <= main_gw5ddrphy_dm_o_data_d2[7:4];
        end
    endcase
    main_gw5ddrphy_dq_o_data_d16 <= main_gw5ddrphy_dq_o_data16;
    case (main_gw5ddrphy_bl8_chunk)
        1'd0: begin
            main_gw5ddrphy_dq_o_data_muxed16 <= main_gw5ddrphy_dq_o_data16[3:0];
        end
        1'd1: begin
            main_gw5ddrphy_dq_o_data_muxed16 <= main_gw5ddrphy_dq_o_data_d16[7:4];
        end
    endcase
    main_gw5ddrphy_dq_i_bitslip_o_d16 <= main_gw5ddrphy_bitslip16_o;
    main_gw5ddrphy_dq_o_data_d17 <= main_gw5ddrphy_dq_o_data17;
    case (main_gw5ddrphy_bl8_chunk)
        1'd0: begin
            main_gw5ddrphy_dq_o_data_muxed17 <= main_gw5ddrphy_dq_o_data17[3:0];
        end
        1'd1: begin
            main_gw5ddrphy_dq_o_data_muxed17 <= main_gw5ddrphy_dq_o_data_d17[7:4];
        end
    endcase
    main_gw5ddrphy_dq_i_bitslip_o_d17 <= main_gw5ddrphy_bitslip17_o;
    main_gw5ddrphy_dq_o_data_d18 <= main_gw5ddrphy_dq_o_data18;
    case (main_gw5ddrphy_bl8_chunk)
        1'd0: begin
            main_gw5ddrphy_dq_o_data_muxed18 <= main_gw5ddrphy_dq_o_data18[3:0];
        end
        1'd1: begin
            main_gw5ddrphy_dq_o_data_muxed18 <= main_gw5ddrphy_dq_o_data_d18[7:4];
        end
    endcase
    main_gw5ddrphy_dq_i_bitslip_o_d18 <= main_gw5ddrphy_bitslip18_o;
    main_gw5ddrphy_dq_o_data_d19 <= main_gw5ddrphy_dq_o_data19;
    case (main_gw5ddrphy_bl8_chunk)
        1'd0: begin
            main_gw5ddrphy_dq_o_data_muxed19 <= main_gw5ddrphy_dq_o_data19[3:0];
        end
        1'd1: begin
            main_gw5ddrphy_dq_o_data_muxed19 <= main_gw5ddrphy_dq_o_data_d19[7:4];
        end
    endcase
    main_gw5ddrphy_dq_i_bitslip_o_d19 <= main_gw5ddrphy_bitslip19_o;
    main_gw5ddrphy_dq_o_data_d20 <= main_gw5ddrphy_dq_o_data20;
    case (main_gw5ddrphy_bl8_chunk)
        1'd0: begin
            main_gw5ddrphy_dq_o_data_muxed20 <= main_gw5ddrphy_dq_o_data20[3:0];
        end
        1'd1: begin
            main_gw5ddrphy_dq_o_data_muxed20 <= main_gw5ddrphy_dq_o_data_d20[7:4];
        end
    endcase
    main_gw5ddrphy_dq_i_bitslip_o_d20 <= main_gw5ddrphy_bitslip20_o;
    main_gw5ddrphy_dq_o_data_d21 <= main_gw5ddrphy_dq_o_data21;
    case (main_gw5ddrphy_bl8_chunk)
        1'd0: begin
            main_gw5ddrphy_dq_o_data_muxed21 <= main_gw5ddrphy_dq_o_data21[3:0];
        end
        1'd1: begin
            main_gw5ddrphy_dq_o_data_muxed21 <= main_gw5ddrphy_dq_o_data_d21[7:4];
        end
    endcase
    main_gw5ddrphy_dq_i_bitslip_o_d21 <= main_gw5ddrphy_bitslip21_o;
    main_gw5ddrphy_dq_o_data_d22 <= main_gw5ddrphy_dq_o_data22;
    case (main_gw5ddrphy_bl8_chunk)
        1'd0: begin
            main_gw5ddrphy_dq_o_data_muxed22 <= main_gw5ddrphy_dq_o_data22[3:0];
        end
        1'd1: begin
            main_gw5ddrphy_dq_o_data_muxed22 <= main_gw5ddrphy_dq_o_data_d22[7:4];
        end
    endcase
    main_gw5ddrphy_dq_i_bitslip_o_d22 <= main_gw5ddrphy_bitslip22_o;
    main_gw5ddrphy_dq_o_data_d23 <= main_gw5ddrphy_dq_o_data23;
    case (main_gw5ddrphy_bl8_chunk)
        1'd0: begin
            main_gw5ddrphy_dq_o_data_muxed23 <= main_gw5ddrphy_dq_o_data23[3:0];
        end
        1'd1: begin
            main_gw5ddrphy_dq_o_data_muxed23 <= main_gw5ddrphy_dq_o_data_d23[7:4];
        end
    endcase
    main_gw5ddrphy_dq_i_bitslip_o_d23 <= main_gw5ddrphy_bitslip23_o;
    if ((main_gw5ddrphy_dly_sel_storage[3] & main_gw5ddrphy_rdly_dq_rst_re)) begin
        main_gw5ddrphy_rdly3 <= 1'd0;
    end
    if ((main_gw5ddrphy_dly_sel_storage[3] & main_gw5ddrphy_rdly_dq_inc_re)) begin
        main_gw5ddrphy_rdly3 <= (main_gw5ddrphy_rdly3 + 1'd1);
    end
    main_gw5ddrphy_burstdet_d3 <= main_gw5ddrphy_burstdet3;
    if (main_gw5ddrphy_burstdet_clr_re) begin
        main_gw5ddrphy_burstdet_seen_status[3] <= 1'd0;
    end
    if ((main_gw5ddrphy_burstdet3 & (~main_gw5ddrphy_burstdet_d3))) begin
        main_gw5ddrphy_burstdet_seen_status[3] <= 1'd1;
    end
    main_gw5ddrphy_dm_o_data_d3 <= main_gw5ddrphy_dm_o_data3;
    case (main_gw5ddrphy_bl8_chunk)
        1'd0: begin
            main_gw5ddrphy_dm_o_data_muxed3 <= main_gw5ddrphy_dm_o_data3[3:0];
        end
        1'd1: begin
            main_gw5ddrphy_dm_o_data_muxed3 <= main_gw5ddrphy_dm_o_data_d3[7:4];
        end
    endcase
    main_gw5ddrphy_dq_o_data_d24 <= main_gw5ddrphy_dq_o_data24;
    case (main_gw5ddrphy_bl8_chunk)
        1'd0: begin
            main_gw5ddrphy_dq_o_data_muxed24 <= main_gw5ddrphy_dq_o_data24[3:0];
        end
        1'd1: begin
            main_gw5ddrphy_dq_o_data_muxed24 <= main_gw5ddrphy_dq_o_data_d24[7:4];
        end
    endcase
    main_gw5ddrphy_dq_i_bitslip_o_d24 <= main_gw5ddrphy_bitslip24_o;
    main_gw5ddrphy_dq_o_data_d25 <= main_gw5ddrphy_dq_o_data25;
    case (main_gw5ddrphy_bl8_chunk)
        1'd0: begin
            main_gw5ddrphy_dq_o_data_muxed25 <= main_gw5ddrphy_dq_o_data25[3:0];
        end
        1'd1: begin
            main_gw5ddrphy_dq_o_data_muxed25 <= main_gw5ddrphy_dq_o_data_d25[7:4];
        end
    endcase
    main_gw5ddrphy_dq_i_bitslip_o_d25 <= main_gw5ddrphy_bitslip25_o;
    main_gw5ddrphy_dq_o_data_d26 <= main_gw5ddrphy_dq_o_data26;
    case (main_gw5ddrphy_bl8_chunk)
        1'd0: begin
            main_gw5ddrphy_dq_o_data_muxed26 <= main_gw5ddrphy_dq_o_data26[3:0];
        end
        1'd1: begin
            main_gw5ddrphy_dq_o_data_muxed26 <= main_gw5ddrphy_dq_o_data_d26[7:4];
        end
    endcase
    main_gw5ddrphy_dq_i_bitslip_o_d26 <= main_gw5ddrphy_bitslip26_o;
    main_gw5ddrphy_dq_o_data_d27 <= main_gw5ddrphy_dq_o_data27;
    case (main_gw5ddrphy_bl8_chunk)
        1'd0: begin
            main_gw5ddrphy_dq_o_data_muxed27 <= main_gw5ddrphy_dq_o_data27[3:0];
        end
        1'd1: begin
            main_gw5ddrphy_dq_o_data_muxed27 <= main_gw5ddrphy_dq_o_data_d27[7:4];
        end
    endcase
    main_gw5ddrphy_dq_i_bitslip_o_d27 <= main_gw5ddrphy_bitslip27_o;
    main_gw5ddrphy_dq_o_data_d28 <= main_gw5ddrphy_dq_o_data28;
    case (main_gw5ddrphy_bl8_chunk)
        1'd0: begin
            main_gw5ddrphy_dq_o_data_muxed28 <= main_gw5ddrphy_dq_o_data28[3:0];
        end
        1'd1: begin
            main_gw5ddrphy_dq_o_data_muxed28 <= main_gw5ddrphy_dq_o_data_d28[7:4];
        end
    endcase
    main_gw5ddrphy_dq_i_bitslip_o_d28 <= main_gw5ddrphy_bitslip28_o;
    main_gw5ddrphy_dq_o_data_d29 <= main_gw5ddrphy_dq_o_data29;
    case (main_gw5ddrphy_bl8_chunk)
        1'd0: begin
            main_gw5ddrphy_dq_o_data_muxed29 <= main_gw5ddrphy_dq_o_data29[3:0];
        end
        1'd1: begin
            main_gw5ddrphy_dq_o_data_muxed29 <= main_gw5ddrphy_dq_o_data_d29[7:4];
        end
    endcase
    main_gw5ddrphy_dq_i_bitslip_o_d29 <= main_gw5ddrphy_bitslip29_o;
    main_gw5ddrphy_dq_o_data_d30 <= main_gw5ddrphy_dq_o_data30;
    case (main_gw5ddrphy_bl8_chunk)
        1'd0: begin
            main_gw5ddrphy_dq_o_data_muxed30 <= main_gw5ddrphy_dq_o_data30[3:0];
        end
        1'd1: begin
            main_gw5ddrphy_dq_o_data_muxed30 <= main_gw5ddrphy_dq_o_data_d30[7:4];
        end
    endcase
    main_gw5ddrphy_dq_i_bitslip_o_d30 <= main_gw5ddrphy_bitslip30_o;
    main_gw5ddrphy_dq_o_data_d31 <= main_gw5ddrphy_dq_o_data31;
    case (main_gw5ddrphy_bl8_chunk)
        1'd0: begin
            main_gw5ddrphy_dq_o_data_muxed31 <= main_gw5ddrphy_dq_o_data31[3:0];
        end
        1'd1: begin
            main_gw5ddrphy_dq_o_data_muxed31 <= main_gw5ddrphy_dq_o_data_d31[7:4];
        end
    endcase
    main_gw5ddrphy_dq_i_bitslip_o_d31 <= main_gw5ddrphy_bitslip31_o;
    if ((main_gw5ddrphy_dly_sel_storage[0] & main_gw5ddrphy_rdly_dq_bitslip_re)) begin
        main_gw5ddrphy_bitslip0_value <= (main_gw5ddrphy_bitslip0_value + 1'd1);
    end
    if ((main_gw5ddrphy_dly_sel_storage[0] & main_gw5ddrphy_rdly_dq_bitslip_rst_re)) begin
        main_gw5ddrphy_bitslip0_value <= 1'd0;
    end
    main_gw5ddrphy_bitslip0_r <= {main_gw5ddrphy_bitslip0_i, main_gw5ddrphy_bitslip0_r[7:4]};
    if ((main_gw5ddrphy_dly_sel_storage[0] & main_gw5ddrphy_rdly_dq_bitslip_re)) begin
        main_gw5ddrphy_bitslip1_value <= (main_gw5ddrphy_bitslip1_value + 1'd1);
    end
    if ((main_gw5ddrphy_dly_sel_storage[0] & main_gw5ddrphy_rdly_dq_bitslip_rst_re)) begin
        main_gw5ddrphy_bitslip1_value <= 1'd0;
    end
    main_gw5ddrphy_bitslip1_r <= {main_gw5ddrphy_bitslip1_i, main_gw5ddrphy_bitslip1_r[7:4]};
    if ((main_gw5ddrphy_dly_sel_storage[0] & main_gw5ddrphy_rdly_dq_bitslip_re)) begin
        main_gw5ddrphy_bitslip2_value <= (main_gw5ddrphy_bitslip2_value + 1'd1);
    end
    if ((main_gw5ddrphy_dly_sel_storage[0] & main_gw5ddrphy_rdly_dq_bitslip_rst_re)) begin
        main_gw5ddrphy_bitslip2_value <= 1'd0;
    end
    main_gw5ddrphy_bitslip2_r <= {main_gw5ddrphy_bitslip2_i, main_gw5ddrphy_bitslip2_r[7:4]};
    if ((main_gw5ddrphy_dly_sel_storage[0] & main_gw5ddrphy_rdly_dq_bitslip_re)) begin
        main_gw5ddrphy_bitslip3_value <= (main_gw5ddrphy_bitslip3_value + 1'd1);
    end
    if ((main_gw5ddrphy_dly_sel_storage[0] & main_gw5ddrphy_rdly_dq_bitslip_rst_re)) begin
        main_gw5ddrphy_bitslip3_value <= 1'd0;
    end
    main_gw5ddrphy_bitslip3_r <= {main_gw5ddrphy_bitslip3_i, main_gw5ddrphy_bitslip3_r[7:4]};
    if ((main_gw5ddrphy_dly_sel_storage[0] & main_gw5ddrphy_rdly_dq_bitslip_re)) begin
        main_gw5ddrphy_bitslip4_value <= (main_gw5ddrphy_bitslip4_value + 1'd1);
    end
    if ((main_gw5ddrphy_dly_sel_storage[0] & main_gw5ddrphy_rdly_dq_bitslip_rst_re)) begin
        main_gw5ddrphy_bitslip4_value <= 1'd0;
    end
    main_gw5ddrphy_bitslip4_r <= {main_gw5ddrphy_bitslip4_i, main_gw5ddrphy_bitslip4_r[7:4]};
    if ((main_gw5ddrphy_dly_sel_storage[0] & main_gw5ddrphy_rdly_dq_bitslip_re)) begin
        main_gw5ddrphy_bitslip5_value <= (main_gw5ddrphy_bitslip5_value + 1'd1);
    end
    if ((main_gw5ddrphy_dly_sel_storage[0] & main_gw5ddrphy_rdly_dq_bitslip_rst_re)) begin
        main_gw5ddrphy_bitslip5_value <= 1'd0;
    end
    main_gw5ddrphy_bitslip5_r <= {main_gw5ddrphy_bitslip5_i, main_gw5ddrphy_bitslip5_r[7:4]};
    if ((main_gw5ddrphy_dly_sel_storage[0] & main_gw5ddrphy_rdly_dq_bitslip_re)) begin
        main_gw5ddrphy_bitslip6_value <= (main_gw5ddrphy_bitslip6_value + 1'd1);
    end
    if ((main_gw5ddrphy_dly_sel_storage[0] & main_gw5ddrphy_rdly_dq_bitslip_rst_re)) begin
        main_gw5ddrphy_bitslip6_value <= 1'd0;
    end
    main_gw5ddrphy_bitslip6_r <= {main_gw5ddrphy_bitslip6_i, main_gw5ddrphy_bitslip6_r[7:4]};
    if ((main_gw5ddrphy_dly_sel_storage[0] & main_gw5ddrphy_rdly_dq_bitslip_re)) begin
        main_gw5ddrphy_bitslip7_value <= (main_gw5ddrphy_bitslip7_value + 1'd1);
    end
    if ((main_gw5ddrphy_dly_sel_storage[0] & main_gw5ddrphy_rdly_dq_bitslip_rst_re)) begin
        main_gw5ddrphy_bitslip7_value <= 1'd0;
    end
    main_gw5ddrphy_bitslip7_r <= {main_gw5ddrphy_bitslip7_i, main_gw5ddrphy_bitslip7_r[7:4]};
    if ((main_gw5ddrphy_dly_sel_storage[1] & main_gw5ddrphy_rdly_dq_bitslip_re)) begin
        main_gw5ddrphy_bitslip8_value <= (main_gw5ddrphy_bitslip8_value + 1'd1);
    end
    if ((main_gw5ddrphy_dly_sel_storage[1] & main_gw5ddrphy_rdly_dq_bitslip_rst_re)) begin
        main_gw5ddrphy_bitslip8_value <= 1'd0;
    end
    main_gw5ddrphy_bitslip8_r <= {main_gw5ddrphy_bitslip8_i, main_gw5ddrphy_bitslip8_r[7:4]};
    if ((main_gw5ddrphy_dly_sel_storage[1] & main_gw5ddrphy_rdly_dq_bitslip_re)) begin
        main_gw5ddrphy_bitslip9_value <= (main_gw5ddrphy_bitslip9_value + 1'd1);
    end
    if ((main_gw5ddrphy_dly_sel_storage[1] & main_gw5ddrphy_rdly_dq_bitslip_rst_re)) begin
        main_gw5ddrphy_bitslip9_value <= 1'd0;
    end
    main_gw5ddrphy_bitslip9_r <= {main_gw5ddrphy_bitslip9_i, main_gw5ddrphy_bitslip9_r[7:4]};
    if ((main_gw5ddrphy_dly_sel_storage[1] & main_gw5ddrphy_rdly_dq_bitslip_re)) begin
        main_gw5ddrphy_bitslip10_value <= (main_gw5ddrphy_bitslip10_value + 1'd1);
    end
    if ((main_gw5ddrphy_dly_sel_storage[1] & main_gw5ddrphy_rdly_dq_bitslip_rst_re)) begin
        main_gw5ddrphy_bitslip10_value <= 1'd0;
    end
    main_gw5ddrphy_bitslip10_r <= {main_gw5ddrphy_bitslip10_i, main_gw5ddrphy_bitslip10_r[7:4]};
    if ((main_gw5ddrphy_dly_sel_storage[1] & main_gw5ddrphy_rdly_dq_bitslip_re)) begin
        main_gw5ddrphy_bitslip11_value <= (main_gw5ddrphy_bitslip11_value + 1'd1);
    end
    if ((main_gw5ddrphy_dly_sel_storage[1] & main_gw5ddrphy_rdly_dq_bitslip_rst_re)) begin
        main_gw5ddrphy_bitslip11_value <= 1'd0;
    end
    main_gw5ddrphy_bitslip11_r <= {main_gw5ddrphy_bitslip11_i, main_gw5ddrphy_bitslip11_r[7:4]};
    if ((main_gw5ddrphy_dly_sel_storage[1] & main_gw5ddrphy_rdly_dq_bitslip_re)) begin
        main_gw5ddrphy_bitslip12_value <= (main_gw5ddrphy_bitslip12_value + 1'd1);
    end
    if ((main_gw5ddrphy_dly_sel_storage[1] & main_gw5ddrphy_rdly_dq_bitslip_rst_re)) begin
        main_gw5ddrphy_bitslip12_value <= 1'd0;
    end
    main_gw5ddrphy_bitslip12_r <= {main_gw5ddrphy_bitslip12_i, main_gw5ddrphy_bitslip12_r[7:4]};
    if ((main_gw5ddrphy_dly_sel_storage[1] & main_gw5ddrphy_rdly_dq_bitslip_re)) begin
        main_gw5ddrphy_bitslip13_value <= (main_gw5ddrphy_bitslip13_value + 1'd1);
    end
    if ((main_gw5ddrphy_dly_sel_storage[1] & main_gw5ddrphy_rdly_dq_bitslip_rst_re)) begin
        main_gw5ddrphy_bitslip13_value <= 1'd0;
    end
    main_gw5ddrphy_bitslip13_r <= {main_gw5ddrphy_bitslip13_i, main_gw5ddrphy_bitslip13_r[7:4]};
    if ((main_gw5ddrphy_dly_sel_storage[1] & main_gw5ddrphy_rdly_dq_bitslip_re)) begin
        main_gw5ddrphy_bitslip14_value <= (main_gw5ddrphy_bitslip14_value + 1'd1);
    end
    if ((main_gw5ddrphy_dly_sel_storage[1] & main_gw5ddrphy_rdly_dq_bitslip_rst_re)) begin
        main_gw5ddrphy_bitslip14_value <= 1'd0;
    end
    main_gw5ddrphy_bitslip14_r <= {main_gw5ddrphy_bitslip14_i, main_gw5ddrphy_bitslip14_r[7:4]};
    if ((main_gw5ddrphy_dly_sel_storage[1] & main_gw5ddrphy_rdly_dq_bitslip_re)) begin
        main_gw5ddrphy_bitslip15_value <= (main_gw5ddrphy_bitslip15_value + 1'd1);
    end
    if ((main_gw5ddrphy_dly_sel_storage[1] & main_gw5ddrphy_rdly_dq_bitslip_rst_re)) begin
        main_gw5ddrphy_bitslip15_value <= 1'd0;
    end
    main_gw5ddrphy_bitslip15_r <= {main_gw5ddrphy_bitslip15_i, main_gw5ddrphy_bitslip15_r[7:4]};
    if ((main_gw5ddrphy_dly_sel_storage[2] & main_gw5ddrphy_rdly_dq_bitslip_re)) begin
        main_gw5ddrphy_bitslip16_value <= (main_gw5ddrphy_bitslip16_value + 1'd1);
    end
    if ((main_gw5ddrphy_dly_sel_storage[2] & main_gw5ddrphy_rdly_dq_bitslip_rst_re)) begin
        main_gw5ddrphy_bitslip16_value <= 1'd0;
    end
    main_gw5ddrphy_bitslip16_r <= {main_gw5ddrphy_bitslip16_i, main_gw5ddrphy_bitslip16_r[7:4]};
    if ((main_gw5ddrphy_dly_sel_storage[2] & main_gw5ddrphy_rdly_dq_bitslip_re)) begin
        main_gw5ddrphy_bitslip17_value <= (main_gw5ddrphy_bitslip17_value + 1'd1);
    end
    if ((main_gw5ddrphy_dly_sel_storage[2] & main_gw5ddrphy_rdly_dq_bitslip_rst_re)) begin
        main_gw5ddrphy_bitslip17_value <= 1'd0;
    end
    main_gw5ddrphy_bitslip17_r <= {main_gw5ddrphy_bitslip17_i, main_gw5ddrphy_bitslip17_r[7:4]};
    if ((main_gw5ddrphy_dly_sel_storage[2] & main_gw5ddrphy_rdly_dq_bitslip_re)) begin
        main_gw5ddrphy_bitslip18_value <= (main_gw5ddrphy_bitslip18_value + 1'd1);
    end
    if ((main_gw5ddrphy_dly_sel_storage[2] & main_gw5ddrphy_rdly_dq_bitslip_rst_re)) begin
        main_gw5ddrphy_bitslip18_value <= 1'd0;
    end
    main_gw5ddrphy_bitslip18_r <= {main_gw5ddrphy_bitslip18_i, main_gw5ddrphy_bitslip18_r[7:4]};
    if ((main_gw5ddrphy_dly_sel_storage[2] & main_gw5ddrphy_rdly_dq_bitslip_re)) begin
        main_gw5ddrphy_bitslip19_value <= (main_gw5ddrphy_bitslip19_value + 1'd1);
    end
    if ((main_gw5ddrphy_dly_sel_storage[2] & main_gw5ddrphy_rdly_dq_bitslip_rst_re)) begin
        main_gw5ddrphy_bitslip19_value <= 1'd0;
    end
    main_gw5ddrphy_bitslip19_r <= {main_gw5ddrphy_bitslip19_i, main_gw5ddrphy_bitslip19_r[7:4]};
    if ((main_gw5ddrphy_dly_sel_storage[2] & main_gw5ddrphy_rdly_dq_bitslip_re)) begin
        main_gw5ddrphy_bitslip20_value <= (main_gw5ddrphy_bitslip20_value + 1'd1);
    end
    if ((main_gw5ddrphy_dly_sel_storage[2] & main_gw5ddrphy_rdly_dq_bitslip_rst_re)) begin
        main_gw5ddrphy_bitslip20_value <= 1'd0;
    end
    main_gw5ddrphy_bitslip20_r <= {main_gw5ddrphy_bitslip20_i, main_gw5ddrphy_bitslip20_r[7:4]};
    if ((main_gw5ddrphy_dly_sel_storage[2] & main_gw5ddrphy_rdly_dq_bitslip_re)) begin
        main_gw5ddrphy_bitslip21_value <= (main_gw5ddrphy_bitslip21_value + 1'd1);
    end
    if ((main_gw5ddrphy_dly_sel_storage[2] & main_gw5ddrphy_rdly_dq_bitslip_rst_re)) begin
        main_gw5ddrphy_bitslip21_value <= 1'd0;
    end
    main_gw5ddrphy_bitslip21_r <= {main_gw5ddrphy_bitslip21_i, main_gw5ddrphy_bitslip21_r[7:4]};
    if ((main_gw5ddrphy_dly_sel_storage[2] & main_gw5ddrphy_rdly_dq_bitslip_re)) begin
        main_gw5ddrphy_bitslip22_value <= (main_gw5ddrphy_bitslip22_value + 1'd1);
    end
    if ((main_gw5ddrphy_dly_sel_storage[2] & main_gw5ddrphy_rdly_dq_bitslip_rst_re)) begin
        main_gw5ddrphy_bitslip22_value <= 1'd0;
    end
    main_gw5ddrphy_bitslip22_r <= {main_gw5ddrphy_bitslip22_i, main_gw5ddrphy_bitslip22_r[7:4]};
    if ((main_gw5ddrphy_dly_sel_storage[2] & main_gw5ddrphy_rdly_dq_bitslip_re)) begin
        main_gw5ddrphy_bitslip23_value <= (main_gw5ddrphy_bitslip23_value + 1'd1);
    end
    if ((main_gw5ddrphy_dly_sel_storage[2] & main_gw5ddrphy_rdly_dq_bitslip_rst_re)) begin
        main_gw5ddrphy_bitslip23_value <= 1'd0;
    end
    main_gw5ddrphy_bitslip23_r <= {main_gw5ddrphy_bitslip23_i, main_gw5ddrphy_bitslip23_r[7:4]};
    if ((main_gw5ddrphy_dly_sel_storage[3] & main_gw5ddrphy_rdly_dq_bitslip_re)) begin
        main_gw5ddrphy_bitslip24_value <= (main_gw5ddrphy_bitslip24_value + 1'd1);
    end
    if ((main_gw5ddrphy_dly_sel_storage[3] & main_gw5ddrphy_rdly_dq_bitslip_rst_re)) begin
        main_gw5ddrphy_bitslip24_value <= 1'd0;
    end
    main_gw5ddrphy_bitslip24_r <= {main_gw5ddrphy_bitslip24_i, main_gw5ddrphy_bitslip24_r[7:4]};
    if ((main_gw5ddrphy_dly_sel_storage[3] & main_gw5ddrphy_rdly_dq_bitslip_re)) begin
        main_gw5ddrphy_bitslip25_value <= (main_gw5ddrphy_bitslip25_value + 1'd1);
    end
    if ((main_gw5ddrphy_dly_sel_storage[3] & main_gw5ddrphy_rdly_dq_bitslip_rst_re)) begin
        main_gw5ddrphy_bitslip25_value <= 1'd0;
    end
    main_gw5ddrphy_bitslip25_r <= {main_gw5ddrphy_bitslip25_i, main_gw5ddrphy_bitslip25_r[7:4]};
    if ((main_gw5ddrphy_dly_sel_storage[3] & main_gw5ddrphy_rdly_dq_bitslip_re)) begin
        main_gw5ddrphy_bitslip26_value <= (main_gw5ddrphy_bitslip26_value + 1'd1);
    end
    if ((main_gw5ddrphy_dly_sel_storage[3] & main_gw5ddrphy_rdly_dq_bitslip_rst_re)) begin
        main_gw5ddrphy_bitslip26_value <= 1'd0;
    end
    main_gw5ddrphy_bitslip26_r <= {main_gw5ddrphy_bitslip26_i, main_gw5ddrphy_bitslip26_r[7:4]};
    if ((main_gw5ddrphy_dly_sel_storage[3] & main_gw5ddrphy_rdly_dq_bitslip_re)) begin
        main_gw5ddrphy_bitslip27_value <= (main_gw5ddrphy_bitslip27_value + 1'd1);
    end
    if ((main_gw5ddrphy_dly_sel_storage[3] & main_gw5ddrphy_rdly_dq_bitslip_rst_re)) begin
        main_gw5ddrphy_bitslip27_value <= 1'd0;
    end
    main_gw5ddrphy_bitslip27_r <= {main_gw5ddrphy_bitslip27_i, main_gw5ddrphy_bitslip27_r[7:4]};
    if ((main_gw5ddrphy_dly_sel_storage[3] & main_gw5ddrphy_rdly_dq_bitslip_re)) begin
        main_gw5ddrphy_bitslip28_value <= (main_gw5ddrphy_bitslip28_value + 1'd1);
    end
    if ((main_gw5ddrphy_dly_sel_storage[3] & main_gw5ddrphy_rdly_dq_bitslip_rst_re)) begin
        main_gw5ddrphy_bitslip28_value <= 1'd0;
    end
    main_gw5ddrphy_bitslip28_r <= {main_gw5ddrphy_bitslip28_i, main_gw5ddrphy_bitslip28_r[7:4]};
    if ((main_gw5ddrphy_dly_sel_storage[3] & main_gw5ddrphy_rdly_dq_bitslip_re)) begin
        main_gw5ddrphy_bitslip29_value <= (main_gw5ddrphy_bitslip29_value + 1'd1);
    end
    if ((main_gw5ddrphy_dly_sel_storage[3] & main_gw5ddrphy_rdly_dq_bitslip_rst_re)) begin
        main_gw5ddrphy_bitslip29_value <= 1'd0;
    end
    main_gw5ddrphy_bitslip29_r <= {main_gw5ddrphy_bitslip29_i, main_gw5ddrphy_bitslip29_r[7:4]};
    if ((main_gw5ddrphy_dly_sel_storage[3] & main_gw5ddrphy_rdly_dq_bitslip_re)) begin
        main_gw5ddrphy_bitslip30_value <= (main_gw5ddrphy_bitslip30_value + 1'd1);
    end
    if ((main_gw5ddrphy_dly_sel_storage[3] & main_gw5ddrphy_rdly_dq_bitslip_rst_re)) begin
        main_gw5ddrphy_bitslip30_value <= 1'd0;
    end
    main_gw5ddrphy_bitslip30_r <= {main_gw5ddrphy_bitslip30_i, main_gw5ddrphy_bitslip30_r[7:4]};
    if ((main_gw5ddrphy_dly_sel_storage[3] & main_gw5ddrphy_rdly_dq_bitslip_re)) begin
        main_gw5ddrphy_bitslip31_value <= (main_gw5ddrphy_bitslip31_value + 1'd1);
    end
    if ((main_gw5ddrphy_dly_sel_storage[3] & main_gw5ddrphy_rdly_dq_bitslip_rst_re)) begin
        main_gw5ddrphy_bitslip31_value <= 1'd0;
    end
    main_gw5ddrphy_bitslip31_r <= {main_gw5ddrphy_bitslip31_i, main_gw5ddrphy_bitslip31_r[7:4]};
    main_gw5ddrphy_rddata_en_tappeddelayline0 <= (main_gw5ddrphy_dfi_p0_rddata_en | main_gw5ddrphy_dfi_p1_rddata_en);
    main_gw5ddrphy_rddata_en_tappeddelayline1 <= main_gw5ddrphy_rddata_en_tappeddelayline0;
    main_gw5ddrphy_rddata_en_tappeddelayline2 <= main_gw5ddrphy_rddata_en_tappeddelayline1;
    main_gw5ddrphy_rddata_en_tappeddelayline3 <= main_gw5ddrphy_rddata_en_tappeddelayline2;
    main_gw5ddrphy_rddata_en_tappeddelayline4 <= main_gw5ddrphy_rddata_en_tappeddelayline3;
    main_gw5ddrphy_rddata_en_tappeddelayline5 <= main_gw5ddrphy_rddata_en_tappeddelayline4;
    main_gw5ddrphy_rddata_en_tappeddelayline6 <= main_gw5ddrphy_rddata_en_tappeddelayline5;
    main_gw5ddrphy_rddata_en_tappeddelayline7 <= main_gw5ddrphy_rddata_en_tappeddelayline6;
    main_gw5ddrphy_rddata_en_tappeddelayline8 <= main_gw5ddrphy_rddata_en_tappeddelayline7;
    main_gw5ddrphy_rddata_en_tappeddelayline9 <= main_gw5ddrphy_rddata_en_tappeddelayline8;
    main_gw5ddrphy_rddata_en_tappeddelayline10 <= main_gw5ddrphy_rddata_en_tappeddelayline9;
    main_gw5ddrphy_rddata_en_tappeddelayline11 <= main_gw5ddrphy_rddata_en_tappeddelayline10;
    main_gw5ddrphy_rddata_en_tappeddelayline12 <= main_gw5ddrphy_rddata_en_tappeddelayline11;
    main_gw5ddrphy_wrdata_en_tappeddelayline0 <= (main_gw5ddrphy_dfi_p0_wrdata_en | main_gw5ddrphy_dfi_p1_wrdata_en);
    main_gw5ddrphy_wrdata_en_tappeddelayline1 <= main_gw5ddrphy_wrdata_en_tappeddelayline0;
    main_gw5ddrphy_wrdata_en_tappeddelayline2 <= main_gw5ddrphy_wrdata_en_tappeddelayline1;
    main_gw5ddrphy_wrdata_en_tappeddelayline3 <= main_gw5ddrphy_wrdata_en_tappeddelayline2;
    main_gw5ddrphy_wrdata_en_tappeddelayline4 <= main_gw5ddrphy_wrdata_en_tappeddelayline3;
    main_gw5ddrphy_wrdata_en_tappeddelayline5 <= main_gw5ddrphy_wrdata_en_tappeddelayline4;
    main_gw5ddrphy_wrdata_en_tappeddelayline6 <= main_gw5ddrphy_wrdata_en_tappeddelayline5;
    if (main_basesoc_sdram_csr_dfi_p0_rddata_valid) begin
        main_basesoc_sdram_phaseinjector0_rddata_status <= main_basesoc_sdram_csr_dfi_p0_rddata;
    end
    if (main_basesoc_sdram_csr_dfi_p1_rddata_valid) begin
        main_basesoc_sdram_phaseinjector1_rddata_status <= main_basesoc_sdram_csr_dfi_p1_rddata;
    end
    if ((main_basesoc_sdram_timer_wait & (~main_basesoc_sdram_timer_done0))) begin
        main_basesoc_sdram_timer_count1 <= (main_basesoc_sdram_timer_count1 - 1'd1);
    end else begin
        main_basesoc_sdram_timer_count1 <= 9'd390;
    end
    main_basesoc_sdram_postponer_req_o <= 1'd0;
    if (main_basesoc_sdram_postponer_req_i) begin
        main_basesoc_sdram_postponer_count <= (main_basesoc_sdram_postponer_count - 1'd1);
        if ((main_basesoc_sdram_postponer_count == 1'd0)) begin
            main_basesoc_sdram_postponer_count <= 1'd0;
            main_basesoc_sdram_postponer_req_o <= 1'd1;
        end
    end
    if (main_basesoc_sdram_sequencer_start0) begin
        main_basesoc_sdram_sequencer_count <= 1'd0;
    end else begin
        if (main_basesoc_sdram_sequencer_done1) begin
            if ((main_basesoc_sdram_sequencer_count != 1'd0)) begin
                main_basesoc_sdram_sequencer_count <= (main_basesoc_sdram_sequencer_count - 1'd1);
            end
        end
    end
    main_basesoc_sdram_cmd_payload_a <= 1'd0;
    main_basesoc_sdram_cmd_payload_ba <= 1'd0;
    main_basesoc_sdram_cmd_payload_cas <= 1'd0;
    main_basesoc_sdram_cmd_payload_ras <= 1'd0;
    main_basesoc_sdram_cmd_payload_we <= 1'd0;
    main_basesoc_sdram_sequencer_done1 <= 1'd0;
    if ((main_basesoc_sdram_sequencer_start1 & (main_basesoc_sdram_sequencer_counter == 1'd0))) begin
        main_basesoc_sdram_cmd_payload_a <= 11'd1024;
        main_basesoc_sdram_cmd_payload_ba <= 1'd0;
        main_basesoc_sdram_cmd_payload_cas <= 1'd0;
        main_basesoc_sdram_cmd_payload_ras <= 1'd1;
        main_basesoc_sdram_cmd_payload_we <= 1'd1;
    end
    if ((main_basesoc_sdram_sequencer_counter == 2'd2)) begin
        main_basesoc_sdram_cmd_payload_a <= 11'd1024;
        main_basesoc_sdram_cmd_payload_ba <= 1'd0;
        main_basesoc_sdram_cmd_payload_cas <= 1'd1;
        main_basesoc_sdram_cmd_payload_ras <= 1'd1;
        main_basesoc_sdram_cmd_payload_we <= 1'd0;
    end
    if ((main_basesoc_sdram_sequencer_counter == 7'd106)) begin
        main_basesoc_sdram_cmd_payload_a <= 1'd0;
        main_basesoc_sdram_cmd_payload_ba <= 1'd0;
        main_basesoc_sdram_cmd_payload_cas <= 1'd0;
        main_basesoc_sdram_cmd_payload_ras <= 1'd0;
        main_basesoc_sdram_cmd_payload_we <= 1'd0;
        main_basesoc_sdram_sequencer_done1 <= 1'd1;
    end
    if ((main_basesoc_sdram_sequencer_counter == 7'd106)) begin
        main_basesoc_sdram_sequencer_counter <= 1'd0;
    end else begin
        if ((main_basesoc_sdram_sequencer_counter != 1'd0)) begin
            main_basesoc_sdram_sequencer_counter <= (main_basesoc_sdram_sequencer_counter + 1'd1);
        end else begin
            if (main_basesoc_sdram_sequencer_start1) begin
                main_basesoc_sdram_sequencer_counter <= 1'd1;
            end
        end
    end
    if ((main_basesoc_sdram_zqcs_timer_wait & (~main_basesoc_sdram_zqcs_timer_done0))) begin
        main_basesoc_sdram_zqcs_timer_count1 <= (main_basesoc_sdram_zqcs_timer_count1 - 1'd1);
    end else begin
        main_basesoc_sdram_zqcs_timer_count1 <= 26'd49999999;
    end
    main_basesoc_sdram_zqcs_executer_done <= 1'd0;
    if ((main_basesoc_sdram_zqcs_executer_start & (main_basesoc_sdram_zqcs_executer_counter == 1'd0))) begin
        main_basesoc_sdram_cmd_payload_a <= 11'd1024;
        main_basesoc_sdram_cmd_payload_ba <= 1'd0;
        main_basesoc_sdram_cmd_payload_cas <= 1'd0;
        main_basesoc_sdram_cmd_payload_ras <= 1'd1;
        main_basesoc_sdram_cmd_payload_we <= 1'd1;
    end
    if ((main_basesoc_sdram_zqcs_executer_counter == 2'd2)) begin
        main_basesoc_sdram_cmd_payload_a <= 1'd0;
        main_basesoc_sdram_cmd_payload_ba <= 1'd0;
        main_basesoc_sdram_cmd_payload_cas <= 1'd0;
        main_basesoc_sdram_cmd_payload_ras <= 1'd0;
        main_basesoc_sdram_cmd_payload_we <= 1'd1;
    end
    if ((main_basesoc_sdram_zqcs_executer_counter == 6'd34)) begin
        main_basesoc_sdram_cmd_payload_a <= 1'd0;
        main_basesoc_sdram_cmd_payload_ba <= 1'd0;
        main_basesoc_sdram_cmd_payload_cas <= 1'd0;
        main_basesoc_sdram_cmd_payload_ras <= 1'd0;
        main_basesoc_sdram_cmd_payload_we <= 1'd0;
        main_basesoc_sdram_zqcs_executer_done <= 1'd1;
    end
    if ((main_basesoc_sdram_zqcs_executer_counter == 6'd34)) begin
        main_basesoc_sdram_zqcs_executer_counter <= 1'd0;
    end else begin
        if ((main_basesoc_sdram_zqcs_executer_counter != 1'd0)) begin
            main_basesoc_sdram_zqcs_executer_counter <= (main_basesoc_sdram_zqcs_executer_counter + 1'd1);
        end else begin
            if (main_basesoc_sdram_zqcs_executer_start) begin
                main_basesoc_sdram_zqcs_executer_counter <= 1'd1;
            end
        end
    end
    builder_refresher_state <= builder_refresher_next_state;
    if (main_basesoc_sdram_bankmachine0_row_close) begin
        main_basesoc_sdram_bankmachine0_row_opened <= 1'd0;
    end else begin
        if (main_basesoc_sdram_bankmachine0_row_open) begin
            main_basesoc_sdram_bankmachine0_row_opened <= 1'd1;
            main_basesoc_sdram_bankmachine0_row <= main_basesoc_sdram_bankmachine0_source_source_payload_addr[21:7];
        end
    end
    if (((main_basesoc_sdram_bankmachine0_syncfifo0_we & main_basesoc_sdram_bankmachine0_syncfifo0_writable) & (~main_basesoc_sdram_bankmachine0_replace))) begin
        main_basesoc_sdram_bankmachine0_produce <= (main_basesoc_sdram_bankmachine0_produce + 1'd1);
    end
    if (main_basesoc_sdram_bankmachine0_do_read) begin
        main_basesoc_sdram_bankmachine0_consume <= (main_basesoc_sdram_bankmachine0_consume + 1'd1);
    end
    if (((main_basesoc_sdram_bankmachine0_syncfifo0_we & main_basesoc_sdram_bankmachine0_syncfifo0_writable) & (~main_basesoc_sdram_bankmachine0_replace))) begin
        if ((~main_basesoc_sdram_bankmachine0_do_read)) begin
            main_basesoc_sdram_bankmachine0_level <= (main_basesoc_sdram_bankmachine0_level + 1'd1);
        end
    end else begin
        if (main_basesoc_sdram_bankmachine0_do_read) begin
            main_basesoc_sdram_bankmachine0_level <= (main_basesoc_sdram_bankmachine0_level - 1'd1);
        end
    end
    if (((~main_basesoc_sdram_bankmachine0_pipe_valid_source_valid) | main_basesoc_sdram_bankmachine0_pipe_valid_source_ready)) begin
        main_basesoc_sdram_bankmachine0_pipe_valid_source_valid <= main_basesoc_sdram_bankmachine0_pipe_valid_sink_valid;
        main_basesoc_sdram_bankmachine0_pipe_valid_source_first <= main_basesoc_sdram_bankmachine0_pipe_valid_sink_first;
        main_basesoc_sdram_bankmachine0_pipe_valid_source_last <= main_basesoc_sdram_bankmachine0_pipe_valid_sink_last;
        main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_we <= main_basesoc_sdram_bankmachine0_pipe_valid_sink_payload_we;
        main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr <= main_basesoc_sdram_bankmachine0_pipe_valid_sink_payload_addr;
    end
    if (main_basesoc_sdram_bankmachine0_twtpcon_valid) begin
        main_basesoc_sdram_bankmachine0_twtpcon_count <= 3'd6;
        if (1'd0) begin
            main_basesoc_sdram_bankmachine0_twtpcon_ready <= 1'd1;
        end else begin
            main_basesoc_sdram_bankmachine0_twtpcon_ready <= 1'd0;
        end
    end else begin
        if ((~main_basesoc_sdram_bankmachine0_twtpcon_ready)) begin
            main_basesoc_sdram_bankmachine0_twtpcon_count <= (main_basesoc_sdram_bankmachine0_twtpcon_count - 1'd1);
            if ((main_basesoc_sdram_bankmachine0_twtpcon_count == 1'd1)) begin
                main_basesoc_sdram_bankmachine0_twtpcon_ready <= 1'd1;
            end
        end
    end
    if (main_basesoc_sdram_bankmachine0_trccon_valid) begin
        main_basesoc_sdram_bankmachine0_trccon_count <= 2'd2;
        if (1'd0) begin
            main_basesoc_sdram_bankmachine0_trccon_ready <= 1'd1;
        end else begin
            main_basesoc_sdram_bankmachine0_trccon_ready <= 1'd0;
        end
    end else begin
        if ((~main_basesoc_sdram_bankmachine0_trccon_ready)) begin
            main_basesoc_sdram_bankmachine0_trccon_count <= (main_basesoc_sdram_bankmachine0_trccon_count - 1'd1);
            if ((main_basesoc_sdram_bankmachine0_trccon_count == 1'd1)) begin
                main_basesoc_sdram_bankmachine0_trccon_ready <= 1'd1;
            end
        end
    end
    if (main_basesoc_sdram_bankmachine0_trascon_valid) begin
        main_basesoc_sdram_bankmachine0_trascon_count <= 2'd2;
        if (1'd0) begin
            main_basesoc_sdram_bankmachine0_trascon_ready <= 1'd1;
        end else begin
            main_basesoc_sdram_bankmachine0_trascon_ready <= 1'd0;
        end
    end else begin
        if ((~main_basesoc_sdram_bankmachine0_trascon_ready)) begin
            main_basesoc_sdram_bankmachine0_trascon_count <= (main_basesoc_sdram_bankmachine0_trascon_count - 1'd1);
            if ((main_basesoc_sdram_bankmachine0_trascon_count == 1'd1)) begin
                main_basesoc_sdram_bankmachine0_trascon_ready <= 1'd1;
            end
        end
    end
    builder_bankmachine0_state <= builder_bankmachine0_next_state;
    if (main_basesoc_sdram_bankmachine1_row_close) begin
        main_basesoc_sdram_bankmachine1_row_opened <= 1'd0;
    end else begin
        if (main_basesoc_sdram_bankmachine1_row_open) begin
            main_basesoc_sdram_bankmachine1_row_opened <= 1'd1;
            main_basesoc_sdram_bankmachine1_row <= main_basesoc_sdram_bankmachine1_source_source_payload_addr[21:7];
        end
    end
    if (((main_basesoc_sdram_bankmachine1_syncfifo1_we & main_basesoc_sdram_bankmachine1_syncfifo1_writable) & (~main_basesoc_sdram_bankmachine1_replace))) begin
        main_basesoc_sdram_bankmachine1_produce <= (main_basesoc_sdram_bankmachine1_produce + 1'd1);
    end
    if (main_basesoc_sdram_bankmachine1_do_read) begin
        main_basesoc_sdram_bankmachine1_consume <= (main_basesoc_sdram_bankmachine1_consume + 1'd1);
    end
    if (((main_basesoc_sdram_bankmachine1_syncfifo1_we & main_basesoc_sdram_bankmachine1_syncfifo1_writable) & (~main_basesoc_sdram_bankmachine1_replace))) begin
        if ((~main_basesoc_sdram_bankmachine1_do_read)) begin
            main_basesoc_sdram_bankmachine1_level <= (main_basesoc_sdram_bankmachine1_level + 1'd1);
        end
    end else begin
        if (main_basesoc_sdram_bankmachine1_do_read) begin
            main_basesoc_sdram_bankmachine1_level <= (main_basesoc_sdram_bankmachine1_level - 1'd1);
        end
    end
    if (((~main_basesoc_sdram_bankmachine1_pipe_valid_source_valid) | main_basesoc_sdram_bankmachine1_pipe_valid_source_ready)) begin
        main_basesoc_sdram_bankmachine1_pipe_valid_source_valid <= main_basesoc_sdram_bankmachine1_pipe_valid_sink_valid;
        main_basesoc_sdram_bankmachine1_pipe_valid_source_first <= main_basesoc_sdram_bankmachine1_pipe_valid_sink_first;
        main_basesoc_sdram_bankmachine1_pipe_valid_source_last <= main_basesoc_sdram_bankmachine1_pipe_valid_sink_last;
        main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_we <= main_basesoc_sdram_bankmachine1_pipe_valid_sink_payload_we;
        main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr <= main_basesoc_sdram_bankmachine1_pipe_valid_sink_payload_addr;
    end
    if (main_basesoc_sdram_bankmachine1_twtpcon_valid) begin
        main_basesoc_sdram_bankmachine1_twtpcon_count <= 3'd6;
        if (1'd0) begin
            main_basesoc_sdram_bankmachine1_twtpcon_ready <= 1'd1;
        end else begin
            main_basesoc_sdram_bankmachine1_twtpcon_ready <= 1'd0;
        end
    end else begin
        if ((~main_basesoc_sdram_bankmachine1_twtpcon_ready)) begin
            main_basesoc_sdram_bankmachine1_twtpcon_count <= (main_basesoc_sdram_bankmachine1_twtpcon_count - 1'd1);
            if ((main_basesoc_sdram_bankmachine1_twtpcon_count == 1'd1)) begin
                main_basesoc_sdram_bankmachine1_twtpcon_ready <= 1'd1;
            end
        end
    end
    if (main_basesoc_sdram_bankmachine1_trccon_valid) begin
        main_basesoc_sdram_bankmachine1_trccon_count <= 2'd2;
        if (1'd0) begin
            main_basesoc_sdram_bankmachine1_trccon_ready <= 1'd1;
        end else begin
            main_basesoc_sdram_bankmachine1_trccon_ready <= 1'd0;
        end
    end else begin
        if ((~main_basesoc_sdram_bankmachine1_trccon_ready)) begin
            main_basesoc_sdram_bankmachine1_trccon_count <= (main_basesoc_sdram_bankmachine1_trccon_count - 1'd1);
            if ((main_basesoc_sdram_bankmachine1_trccon_count == 1'd1)) begin
                main_basesoc_sdram_bankmachine1_trccon_ready <= 1'd1;
            end
        end
    end
    if (main_basesoc_sdram_bankmachine1_trascon_valid) begin
        main_basesoc_sdram_bankmachine1_trascon_count <= 2'd2;
        if (1'd0) begin
            main_basesoc_sdram_bankmachine1_trascon_ready <= 1'd1;
        end else begin
            main_basesoc_sdram_bankmachine1_trascon_ready <= 1'd0;
        end
    end else begin
        if ((~main_basesoc_sdram_bankmachine1_trascon_ready)) begin
            main_basesoc_sdram_bankmachine1_trascon_count <= (main_basesoc_sdram_bankmachine1_trascon_count - 1'd1);
            if ((main_basesoc_sdram_bankmachine1_trascon_count == 1'd1)) begin
                main_basesoc_sdram_bankmachine1_trascon_ready <= 1'd1;
            end
        end
    end
    builder_bankmachine1_state <= builder_bankmachine1_next_state;
    if (main_basesoc_sdram_bankmachine2_row_close) begin
        main_basesoc_sdram_bankmachine2_row_opened <= 1'd0;
    end else begin
        if (main_basesoc_sdram_bankmachine2_row_open) begin
            main_basesoc_sdram_bankmachine2_row_opened <= 1'd1;
            main_basesoc_sdram_bankmachine2_row <= main_basesoc_sdram_bankmachine2_source_source_payload_addr[21:7];
        end
    end
    if (((main_basesoc_sdram_bankmachine2_syncfifo2_we & main_basesoc_sdram_bankmachine2_syncfifo2_writable) & (~main_basesoc_sdram_bankmachine2_replace))) begin
        main_basesoc_sdram_bankmachine2_produce <= (main_basesoc_sdram_bankmachine2_produce + 1'd1);
    end
    if (main_basesoc_sdram_bankmachine2_do_read) begin
        main_basesoc_sdram_bankmachine2_consume <= (main_basesoc_sdram_bankmachine2_consume + 1'd1);
    end
    if (((main_basesoc_sdram_bankmachine2_syncfifo2_we & main_basesoc_sdram_bankmachine2_syncfifo2_writable) & (~main_basesoc_sdram_bankmachine2_replace))) begin
        if ((~main_basesoc_sdram_bankmachine2_do_read)) begin
            main_basesoc_sdram_bankmachine2_level <= (main_basesoc_sdram_bankmachine2_level + 1'd1);
        end
    end else begin
        if (main_basesoc_sdram_bankmachine2_do_read) begin
            main_basesoc_sdram_bankmachine2_level <= (main_basesoc_sdram_bankmachine2_level - 1'd1);
        end
    end
    if (((~main_basesoc_sdram_bankmachine2_pipe_valid_source_valid) | main_basesoc_sdram_bankmachine2_pipe_valid_source_ready)) begin
        main_basesoc_sdram_bankmachine2_pipe_valid_source_valid <= main_basesoc_sdram_bankmachine2_pipe_valid_sink_valid;
        main_basesoc_sdram_bankmachine2_pipe_valid_source_first <= main_basesoc_sdram_bankmachine2_pipe_valid_sink_first;
        main_basesoc_sdram_bankmachine2_pipe_valid_source_last <= main_basesoc_sdram_bankmachine2_pipe_valid_sink_last;
        main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_we <= main_basesoc_sdram_bankmachine2_pipe_valid_sink_payload_we;
        main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr <= main_basesoc_sdram_bankmachine2_pipe_valid_sink_payload_addr;
    end
    if (main_basesoc_sdram_bankmachine2_twtpcon_valid) begin
        main_basesoc_sdram_bankmachine2_twtpcon_count <= 3'd6;
        if (1'd0) begin
            main_basesoc_sdram_bankmachine2_twtpcon_ready <= 1'd1;
        end else begin
            main_basesoc_sdram_bankmachine2_twtpcon_ready <= 1'd0;
        end
    end else begin
        if ((~main_basesoc_sdram_bankmachine2_twtpcon_ready)) begin
            main_basesoc_sdram_bankmachine2_twtpcon_count <= (main_basesoc_sdram_bankmachine2_twtpcon_count - 1'd1);
            if ((main_basesoc_sdram_bankmachine2_twtpcon_count == 1'd1)) begin
                main_basesoc_sdram_bankmachine2_twtpcon_ready <= 1'd1;
            end
        end
    end
    if (main_basesoc_sdram_bankmachine2_trccon_valid) begin
        main_basesoc_sdram_bankmachine2_trccon_count <= 2'd2;
        if (1'd0) begin
            main_basesoc_sdram_bankmachine2_trccon_ready <= 1'd1;
        end else begin
            main_basesoc_sdram_bankmachine2_trccon_ready <= 1'd0;
        end
    end else begin
        if ((~main_basesoc_sdram_bankmachine2_trccon_ready)) begin
            main_basesoc_sdram_bankmachine2_trccon_count <= (main_basesoc_sdram_bankmachine2_trccon_count - 1'd1);
            if ((main_basesoc_sdram_bankmachine2_trccon_count == 1'd1)) begin
                main_basesoc_sdram_bankmachine2_trccon_ready <= 1'd1;
            end
        end
    end
    if (main_basesoc_sdram_bankmachine2_trascon_valid) begin
        main_basesoc_sdram_bankmachine2_trascon_count <= 2'd2;
        if (1'd0) begin
            main_basesoc_sdram_bankmachine2_trascon_ready <= 1'd1;
        end else begin
            main_basesoc_sdram_bankmachine2_trascon_ready <= 1'd0;
        end
    end else begin
        if ((~main_basesoc_sdram_bankmachine2_trascon_ready)) begin
            main_basesoc_sdram_bankmachine2_trascon_count <= (main_basesoc_sdram_bankmachine2_trascon_count - 1'd1);
            if ((main_basesoc_sdram_bankmachine2_trascon_count == 1'd1)) begin
                main_basesoc_sdram_bankmachine2_trascon_ready <= 1'd1;
            end
        end
    end
    builder_bankmachine2_state <= builder_bankmachine2_next_state;
    if (main_basesoc_sdram_bankmachine3_row_close) begin
        main_basesoc_sdram_bankmachine3_row_opened <= 1'd0;
    end else begin
        if (main_basesoc_sdram_bankmachine3_row_open) begin
            main_basesoc_sdram_bankmachine3_row_opened <= 1'd1;
            main_basesoc_sdram_bankmachine3_row <= main_basesoc_sdram_bankmachine3_source_source_payload_addr[21:7];
        end
    end
    if (((main_basesoc_sdram_bankmachine3_syncfifo3_we & main_basesoc_sdram_bankmachine3_syncfifo3_writable) & (~main_basesoc_sdram_bankmachine3_replace))) begin
        main_basesoc_sdram_bankmachine3_produce <= (main_basesoc_sdram_bankmachine3_produce + 1'd1);
    end
    if (main_basesoc_sdram_bankmachine3_do_read) begin
        main_basesoc_sdram_bankmachine3_consume <= (main_basesoc_sdram_bankmachine3_consume + 1'd1);
    end
    if (((main_basesoc_sdram_bankmachine3_syncfifo3_we & main_basesoc_sdram_bankmachine3_syncfifo3_writable) & (~main_basesoc_sdram_bankmachine3_replace))) begin
        if ((~main_basesoc_sdram_bankmachine3_do_read)) begin
            main_basesoc_sdram_bankmachine3_level <= (main_basesoc_sdram_bankmachine3_level + 1'd1);
        end
    end else begin
        if (main_basesoc_sdram_bankmachine3_do_read) begin
            main_basesoc_sdram_bankmachine3_level <= (main_basesoc_sdram_bankmachine3_level - 1'd1);
        end
    end
    if (((~main_basesoc_sdram_bankmachine3_pipe_valid_source_valid) | main_basesoc_sdram_bankmachine3_pipe_valid_source_ready)) begin
        main_basesoc_sdram_bankmachine3_pipe_valid_source_valid <= main_basesoc_sdram_bankmachine3_pipe_valid_sink_valid;
        main_basesoc_sdram_bankmachine3_pipe_valid_source_first <= main_basesoc_sdram_bankmachine3_pipe_valid_sink_first;
        main_basesoc_sdram_bankmachine3_pipe_valid_source_last <= main_basesoc_sdram_bankmachine3_pipe_valid_sink_last;
        main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_we <= main_basesoc_sdram_bankmachine3_pipe_valid_sink_payload_we;
        main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr <= main_basesoc_sdram_bankmachine3_pipe_valid_sink_payload_addr;
    end
    if (main_basesoc_sdram_bankmachine3_twtpcon_valid) begin
        main_basesoc_sdram_bankmachine3_twtpcon_count <= 3'd6;
        if (1'd0) begin
            main_basesoc_sdram_bankmachine3_twtpcon_ready <= 1'd1;
        end else begin
            main_basesoc_sdram_bankmachine3_twtpcon_ready <= 1'd0;
        end
    end else begin
        if ((~main_basesoc_sdram_bankmachine3_twtpcon_ready)) begin
            main_basesoc_sdram_bankmachine3_twtpcon_count <= (main_basesoc_sdram_bankmachine3_twtpcon_count - 1'd1);
            if ((main_basesoc_sdram_bankmachine3_twtpcon_count == 1'd1)) begin
                main_basesoc_sdram_bankmachine3_twtpcon_ready <= 1'd1;
            end
        end
    end
    if (main_basesoc_sdram_bankmachine3_trccon_valid) begin
        main_basesoc_sdram_bankmachine3_trccon_count <= 2'd2;
        if (1'd0) begin
            main_basesoc_sdram_bankmachine3_trccon_ready <= 1'd1;
        end else begin
            main_basesoc_sdram_bankmachine3_trccon_ready <= 1'd0;
        end
    end else begin
        if ((~main_basesoc_sdram_bankmachine3_trccon_ready)) begin
            main_basesoc_sdram_bankmachine3_trccon_count <= (main_basesoc_sdram_bankmachine3_trccon_count - 1'd1);
            if ((main_basesoc_sdram_bankmachine3_trccon_count == 1'd1)) begin
                main_basesoc_sdram_bankmachine3_trccon_ready <= 1'd1;
            end
        end
    end
    if (main_basesoc_sdram_bankmachine3_trascon_valid) begin
        main_basesoc_sdram_bankmachine3_trascon_count <= 2'd2;
        if (1'd0) begin
            main_basesoc_sdram_bankmachine3_trascon_ready <= 1'd1;
        end else begin
            main_basesoc_sdram_bankmachine3_trascon_ready <= 1'd0;
        end
    end else begin
        if ((~main_basesoc_sdram_bankmachine3_trascon_ready)) begin
            main_basesoc_sdram_bankmachine3_trascon_count <= (main_basesoc_sdram_bankmachine3_trascon_count - 1'd1);
            if ((main_basesoc_sdram_bankmachine3_trascon_count == 1'd1)) begin
                main_basesoc_sdram_bankmachine3_trascon_ready <= 1'd1;
            end
        end
    end
    builder_bankmachine3_state <= builder_bankmachine3_next_state;
    if (main_basesoc_sdram_bankmachine4_row_close) begin
        main_basesoc_sdram_bankmachine4_row_opened <= 1'd0;
    end else begin
        if (main_basesoc_sdram_bankmachine4_row_open) begin
            main_basesoc_sdram_bankmachine4_row_opened <= 1'd1;
            main_basesoc_sdram_bankmachine4_row <= main_basesoc_sdram_bankmachine4_source_source_payload_addr[21:7];
        end
    end
    if (((main_basesoc_sdram_bankmachine4_syncfifo4_we & main_basesoc_sdram_bankmachine4_syncfifo4_writable) & (~main_basesoc_sdram_bankmachine4_replace))) begin
        main_basesoc_sdram_bankmachine4_produce <= (main_basesoc_sdram_bankmachine4_produce + 1'd1);
    end
    if (main_basesoc_sdram_bankmachine4_do_read) begin
        main_basesoc_sdram_bankmachine4_consume <= (main_basesoc_sdram_bankmachine4_consume + 1'd1);
    end
    if (((main_basesoc_sdram_bankmachine4_syncfifo4_we & main_basesoc_sdram_bankmachine4_syncfifo4_writable) & (~main_basesoc_sdram_bankmachine4_replace))) begin
        if ((~main_basesoc_sdram_bankmachine4_do_read)) begin
            main_basesoc_sdram_bankmachine4_level <= (main_basesoc_sdram_bankmachine4_level + 1'd1);
        end
    end else begin
        if (main_basesoc_sdram_bankmachine4_do_read) begin
            main_basesoc_sdram_bankmachine4_level <= (main_basesoc_sdram_bankmachine4_level - 1'd1);
        end
    end
    if (((~main_basesoc_sdram_bankmachine4_pipe_valid_source_valid) | main_basesoc_sdram_bankmachine4_pipe_valid_source_ready)) begin
        main_basesoc_sdram_bankmachine4_pipe_valid_source_valid <= main_basesoc_sdram_bankmachine4_pipe_valid_sink_valid;
        main_basesoc_sdram_bankmachine4_pipe_valid_source_first <= main_basesoc_sdram_bankmachine4_pipe_valid_sink_first;
        main_basesoc_sdram_bankmachine4_pipe_valid_source_last <= main_basesoc_sdram_bankmachine4_pipe_valid_sink_last;
        main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_we <= main_basesoc_sdram_bankmachine4_pipe_valid_sink_payload_we;
        main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr <= main_basesoc_sdram_bankmachine4_pipe_valid_sink_payload_addr;
    end
    if (main_basesoc_sdram_bankmachine4_twtpcon_valid) begin
        main_basesoc_sdram_bankmachine4_twtpcon_count <= 3'd6;
        if (1'd0) begin
            main_basesoc_sdram_bankmachine4_twtpcon_ready <= 1'd1;
        end else begin
            main_basesoc_sdram_bankmachine4_twtpcon_ready <= 1'd0;
        end
    end else begin
        if ((~main_basesoc_sdram_bankmachine4_twtpcon_ready)) begin
            main_basesoc_sdram_bankmachine4_twtpcon_count <= (main_basesoc_sdram_bankmachine4_twtpcon_count - 1'd1);
            if ((main_basesoc_sdram_bankmachine4_twtpcon_count == 1'd1)) begin
                main_basesoc_sdram_bankmachine4_twtpcon_ready <= 1'd1;
            end
        end
    end
    if (main_basesoc_sdram_bankmachine4_trccon_valid) begin
        main_basesoc_sdram_bankmachine4_trccon_count <= 2'd2;
        if (1'd0) begin
            main_basesoc_sdram_bankmachine4_trccon_ready <= 1'd1;
        end else begin
            main_basesoc_sdram_bankmachine4_trccon_ready <= 1'd0;
        end
    end else begin
        if ((~main_basesoc_sdram_bankmachine4_trccon_ready)) begin
            main_basesoc_sdram_bankmachine4_trccon_count <= (main_basesoc_sdram_bankmachine4_trccon_count - 1'd1);
            if ((main_basesoc_sdram_bankmachine4_trccon_count == 1'd1)) begin
                main_basesoc_sdram_bankmachine4_trccon_ready <= 1'd1;
            end
        end
    end
    if (main_basesoc_sdram_bankmachine4_trascon_valid) begin
        main_basesoc_sdram_bankmachine4_trascon_count <= 2'd2;
        if (1'd0) begin
            main_basesoc_sdram_bankmachine4_trascon_ready <= 1'd1;
        end else begin
            main_basesoc_sdram_bankmachine4_trascon_ready <= 1'd0;
        end
    end else begin
        if ((~main_basesoc_sdram_bankmachine4_trascon_ready)) begin
            main_basesoc_sdram_bankmachine4_trascon_count <= (main_basesoc_sdram_bankmachine4_trascon_count - 1'd1);
            if ((main_basesoc_sdram_bankmachine4_trascon_count == 1'd1)) begin
                main_basesoc_sdram_bankmachine4_trascon_ready <= 1'd1;
            end
        end
    end
    builder_bankmachine4_state <= builder_bankmachine4_next_state;
    if (main_basesoc_sdram_bankmachine5_row_close) begin
        main_basesoc_sdram_bankmachine5_row_opened <= 1'd0;
    end else begin
        if (main_basesoc_sdram_bankmachine5_row_open) begin
            main_basesoc_sdram_bankmachine5_row_opened <= 1'd1;
            main_basesoc_sdram_bankmachine5_row <= main_basesoc_sdram_bankmachine5_source_source_payload_addr[21:7];
        end
    end
    if (((main_basesoc_sdram_bankmachine5_syncfifo5_we & main_basesoc_sdram_bankmachine5_syncfifo5_writable) & (~main_basesoc_sdram_bankmachine5_replace))) begin
        main_basesoc_sdram_bankmachine5_produce <= (main_basesoc_sdram_bankmachine5_produce + 1'd1);
    end
    if (main_basesoc_sdram_bankmachine5_do_read) begin
        main_basesoc_sdram_bankmachine5_consume <= (main_basesoc_sdram_bankmachine5_consume + 1'd1);
    end
    if (((main_basesoc_sdram_bankmachine5_syncfifo5_we & main_basesoc_sdram_bankmachine5_syncfifo5_writable) & (~main_basesoc_sdram_bankmachine5_replace))) begin
        if ((~main_basesoc_sdram_bankmachine5_do_read)) begin
            main_basesoc_sdram_bankmachine5_level <= (main_basesoc_sdram_bankmachine5_level + 1'd1);
        end
    end else begin
        if (main_basesoc_sdram_bankmachine5_do_read) begin
            main_basesoc_sdram_bankmachine5_level <= (main_basesoc_sdram_bankmachine5_level - 1'd1);
        end
    end
    if (((~main_basesoc_sdram_bankmachine5_pipe_valid_source_valid) | main_basesoc_sdram_bankmachine5_pipe_valid_source_ready)) begin
        main_basesoc_sdram_bankmachine5_pipe_valid_source_valid <= main_basesoc_sdram_bankmachine5_pipe_valid_sink_valid;
        main_basesoc_sdram_bankmachine5_pipe_valid_source_first <= main_basesoc_sdram_bankmachine5_pipe_valid_sink_first;
        main_basesoc_sdram_bankmachine5_pipe_valid_source_last <= main_basesoc_sdram_bankmachine5_pipe_valid_sink_last;
        main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_we <= main_basesoc_sdram_bankmachine5_pipe_valid_sink_payload_we;
        main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr <= main_basesoc_sdram_bankmachine5_pipe_valid_sink_payload_addr;
    end
    if (main_basesoc_sdram_bankmachine5_twtpcon_valid) begin
        main_basesoc_sdram_bankmachine5_twtpcon_count <= 3'd6;
        if (1'd0) begin
            main_basesoc_sdram_bankmachine5_twtpcon_ready <= 1'd1;
        end else begin
            main_basesoc_sdram_bankmachine5_twtpcon_ready <= 1'd0;
        end
    end else begin
        if ((~main_basesoc_sdram_bankmachine5_twtpcon_ready)) begin
            main_basesoc_sdram_bankmachine5_twtpcon_count <= (main_basesoc_sdram_bankmachine5_twtpcon_count - 1'd1);
            if ((main_basesoc_sdram_bankmachine5_twtpcon_count == 1'd1)) begin
                main_basesoc_sdram_bankmachine5_twtpcon_ready <= 1'd1;
            end
        end
    end
    if (main_basesoc_sdram_bankmachine5_trccon_valid) begin
        main_basesoc_sdram_bankmachine5_trccon_count <= 2'd2;
        if (1'd0) begin
            main_basesoc_sdram_bankmachine5_trccon_ready <= 1'd1;
        end else begin
            main_basesoc_sdram_bankmachine5_trccon_ready <= 1'd0;
        end
    end else begin
        if ((~main_basesoc_sdram_bankmachine5_trccon_ready)) begin
            main_basesoc_sdram_bankmachine5_trccon_count <= (main_basesoc_sdram_bankmachine5_trccon_count - 1'd1);
            if ((main_basesoc_sdram_bankmachine5_trccon_count == 1'd1)) begin
                main_basesoc_sdram_bankmachine5_trccon_ready <= 1'd1;
            end
        end
    end
    if (main_basesoc_sdram_bankmachine5_trascon_valid) begin
        main_basesoc_sdram_bankmachine5_trascon_count <= 2'd2;
        if (1'd0) begin
            main_basesoc_sdram_bankmachine5_trascon_ready <= 1'd1;
        end else begin
            main_basesoc_sdram_bankmachine5_trascon_ready <= 1'd0;
        end
    end else begin
        if ((~main_basesoc_sdram_bankmachine5_trascon_ready)) begin
            main_basesoc_sdram_bankmachine5_trascon_count <= (main_basesoc_sdram_bankmachine5_trascon_count - 1'd1);
            if ((main_basesoc_sdram_bankmachine5_trascon_count == 1'd1)) begin
                main_basesoc_sdram_bankmachine5_trascon_ready <= 1'd1;
            end
        end
    end
    builder_bankmachine5_state <= builder_bankmachine5_next_state;
    if (main_basesoc_sdram_bankmachine6_row_close) begin
        main_basesoc_sdram_bankmachine6_row_opened <= 1'd0;
    end else begin
        if (main_basesoc_sdram_bankmachine6_row_open) begin
            main_basesoc_sdram_bankmachine6_row_opened <= 1'd1;
            main_basesoc_sdram_bankmachine6_row <= main_basesoc_sdram_bankmachine6_source_source_payload_addr[21:7];
        end
    end
    if (((main_basesoc_sdram_bankmachine6_syncfifo6_we & main_basesoc_sdram_bankmachine6_syncfifo6_writable) & (~main_basesoc_sdram_bankmachine6_replace))) begin
        main_basesoc_sdram_bankmachine6_produce <= (main_basesoc_sdram_bankmachine6_produce + 1'd1);
    end
    if (main_basesoc_sdram_bankmachine6_do_read) begin
        main_basesoc_sdram_bankmachine6_consume <= (main_basesoc_sdram_bankmachine6_consume + 1'd1);
    end
    if (((main_basesoc_sdram_bankmachine6_syncfifo6_we & main_basesoc_sdram_bankmachine6_syncfifo6_writable) & (~main_basesoc_sdram_bankmachine6_replace))) begin
        if ((~main_basesoc_sdram_bankmachine6_do_read)) begin
            main_basesoc_sdram_bankmachine6_level <= (main_basesoc_sdram_bankmachine6_level + 1'd1);
        end
    end else begin
        if (main_basesoc_sdram_bankmachine6_do_read) begin
            main_basesoc_sdram_bankmachine6_level <= (main_basesoc_sdram_bankmachine6_level - 1'd1);
        end
    end
    if (((~main_basesoc_sdram_bankmachine6_pipe_valid_source_valid) | main_basesoc_sdram_bankmachine6_pipe_valid_source_ready)) begin
        main_basesoc_sdram_bankmachine6_pipe_valid_source_valid <= main_basesoc_sdram_bankmachine6_pipe_valid_sink_valid;
        main_basesoc_sdram_bankmachine6_pipe_valid_source_first <= main_basesoc_sdram_bankmachine6_pipe_valid_sink_first;
        main_basesoc_sdram_bankmachine6_pipe_valid_source_last <= main_basesoc_sdram_bankmachine6_pipe_valid_sink_last;
        main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_we <= main_basesoc_sdram_bankmachine6_pipe_valid_sink_payload_we;
        main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr <= main_basesoc_sdram_bankmachine6_pipe_valid_sink_payload_addr;
    end
    if (main_basesoc_sdram_bankmachine6_twtpcon_valid) begin
        main_basesoc_sdram_bankmachine6_twtpcon_count <= 3'd6;
        if (1'd0) begin
            main_basesoc_sdram_bankmachine6_twtpcon_ready <= 1'd1;
        end else begin
            main_basesoc_sdram_bankmachine6_twtpcon_ready <= 1'd0;
        end
    end else begin
        if ((~main_basesoc_sdram_bankmachine6_twtpcon_ready)) begin
            main_basesoc_sdram_bankmachine6_twtpcon_count <= (main_basesoc_sdram_bankmachine6_twtpcon_count - 1'd1);
            if ((main_basesoc_sdram_bankmachine6_twtpcon_count == 1'd1)) begin
                main_basesoc_sdram_bankmachine6_twtpcon_ready <= 1'd1;
            end
        end
    end
    if (main_basesoc_sdram_bankmachine6_trccon_valid) begin
        main_basesoc_sdram_bankmachine6_trccon_count <= 2'd2;
        if (1'd0) begin
            main_basesoc_sdram_bankmachine6_trccon_ready <= 1'd1;
        end else begin
            main_basesoc_sdram_bankmachine6_trccon_ready <= 1'd0;
        end
    end else begin
        if ((~main_basesoc_sdram_bankmachine6_trccon_ready)) begin
            main_basesoc_sdram_bankmachine6_trccon_count <= (main_basesoc_sdram_bankmachine6_trccon_count - 1'd1);
            if ((main_basesoc_sdram_bankmachine6_trccon_count == 1'd1)) begin
                main_basesoc_sdram_bankmachine6_trccon_ready <= 1'd1;
            end
        end
    end
    if (main_basesoc_sdram_bankmachine6_trascon_valid) begin
        main_basesoc_sdram_bankmachine6_trascon_count <= 2'd2;
        if (1'd0) begin
            main_basesoc_sdram_bankmachine6_trascon_ready <= 1'd1;
        end else begin
            main_basesoc_sdram_bankmachine6_trascon_ready <= 1'd0;
        end
    end else begin
        if ((~main_basesoc_sdram_bankmachine6_trascon_ready)) begin
            main_basesoc_sdram_bankmachine6_trascon_count <= (main_basesoc_sdram_bankmachine6_trascon_count - 1'd1);
            if ((main_basesoc_sdram_bankmachine6_trascon_count == 1'd1)) begin
                main_basesoc_sdram_bankmachine6_trascon_ready <= 1'd1;
            end
        end
    end
    builder_bankmachine6_state <= builder_bankmachine6_next_state;
    if (main_basesoc_sdram_bankmachine7_row_close) begin
        main_basesoc_sdram_bankmachine7_row_opened <= 1'd0;
    end else begin
        if (main_basesoc_sdram_bankmachine7_row_open) begin
            main_basesoc_sdram_bankmachine7_row_opened <= 1'd1;
            main_basesoc_sdram_bankmachine7_row <= main_basesoc_sdram_bankmachine7_source_source_payload_addr[21:7];
        end
    end
    if (((main_basesoc_sdram_bankmachine7_syncfifo7_we & main_basesoc_sdram_bankmachine7_syncfifo7_writable) & (~main_basesoc_sdram_bankmachine7_replace))) begin
        main_basesoc_sdram_bankmachine7_produce <= (main_basesoc_sdram_bankmachine7_produce + 1'd1);
    end
    if (main_basesoc_sdram_bankmachine7_do_read) begin
        main_basesoc_sdram_bankmachine7_consume <= (main_basesoc_sdram_bankmachine7_consume + 1'd1);
    end
    if (((main_basesoc_sdram_bankmachine7_syncfifo7_we & main_basesoc_sdram_bankmachine7_syncfifo7_writable) & (~main_basesoc_sdram_bankmachine7_replace))) begin
        if ((~main_basesoc_sdram_bankmachine7_do_read)) begin
            main_basesoc_sdram_bankmachine7_level <= (main_basesoc_sdram_bankmachine7_level + 1'd1);
        end
    end else begin
        if (main_basesoc_sdram_bankmachine7_do_read) begin
            main_basesoc_sdram_bankmachine7_level <= (main_basesoc_sdram_bankmachine7_level - 1'd1);
        end
    end
    if (((~main_basesoc_sdram_bankmachine7_pipe_valid_source_valid) | main_basesoc_sdram_bankmachine7_pipe_valid_source_ready)) begin
        main_basesoc_sdram_bankmachine7_pipe_valid_source_valid <= main_basesoc_sdram_bankmachine7_pipe_valid_sink_valid;
        main_basesoc_sdram_bankmachine7_pipe_valid_source_first <= main_basesoc_sdram_bankmachine7_pipe_valid_sink_first;
        main_basesoc_sdram_bankmachine7_pipe_valid_source_last <= main_basesoc_sdram_bankmachine7_pipe_valid_sink_last;
        main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_we <= main_basesoc_sdram_bankmachine7_pipe_valid_sink_payload_we;
        main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr <= main_basesoc_sdram_bankmachine7_pipe_valid_sink_payload_addr;
    end
    if (main_basesoc_sdram_bankmachine7_twtpcon_valid) begin
        main_basesoc_sdram_bankmachine7_twtpcon_count <= 3'd6;
        if (1'd0) begin
            main_basesoc_sdram_bankmachine7_twtpcon_ready <= 1'd1;
        end else begin
            main_basesoc_sdram_bankmachine7_twtpcon_ready <= 1'd0;
        end
    end else begin
        if ((~main_basesoc_sdram_bankmachine7_twtpcon_ready)) begin
            main_basesoc_sdram_bankmachine7_twtpcon_count <= (main_basesoc_sdram_bankmachine7_twtpcon_count - 1'd1);
            if ((main_basesoc_sdram_bankmachine7_twtpcon_count == 1'd1)) begin
                main_basesoc_sdram_bankmachine7_twtpcon_ready <= 1'd1;
            end
        end
    end
    if (main_basesoc_sdram_bankmachine7_trccon_valid) begin
        main_basesoc_sdram_bankmachine7_trccon_count <= 2'd2;
        if (1'd0) begin
            main_basesoc_sdram_bankmachine7_trccon_ready <= 1'd1;
        end else begin
            main_basesoc_sdram_bankmachine7_trccon_ready <= 1'd0;
        end
    end else begin
        if ((~main_basesoc_sdram_bankmachine7_trccon_ready)) begin
            main_basesoc_sdram_bankmachine7_trccon_count <= (main_basesoc_sdram_bankmachine7_trccon_count - 1'd1);
            if ((main_basesoc_sdram_bankmachine7_trccon_count == 1'd1)) begin
                main_basesoc_sdram_bankmachine7_trccon_ready <= 1'd1;
            end
        end
    end
    if (main_basesoc_sdram_bankmachine7_trascon_valid) begin
        main_basesoc_sdram_bankmachine7_trascon_count <= 2'd2;
        if (1'd0) begin
            main_basesoc_sdram_bankmachine7_trascon_ready <= 1'd1;
        end else begin
            main_basesoc_sdram_bankmachine7_trascon_ready <= 1'd0;
        end
    end else begin
        if ((~main_basesoc_sdram_bankmachine7_trascon_ready)) begin
            main_basesoc_sdram_bankmachine7_trascon_count <= (main_basesoc_sdram_bankmachine7_trascon_count - 1'd1);
            if ((main_basesoc_sdram_bankmachine7_trascon_count == 1'd1)) begin
                main_basesoc_sdram_bankmachine7_trascon_ready <= 1'd1;
            end
        end
    end
    builder_bankmachine7_state <= builder_bankmachine7_next_state;
    if ((~main_basesoc_sdram_en0)) begin
        main_basesoc_sdram_time0 <= 5'd31;
    end else begin
        if ((~main_basesoc_sdram_max_time0)) begin
            main_basesoc_sdram_time0 <= (main_basesoc_sdram_time0 - 1'd1);
        end
    end
    if ((~main_basesoc_sdram_en1)) begin
        main_basesoc_sdram_time1 <= 4'd15;
    end else begin
        if ((~main_basesoc_sdram_max_time1)) begin
            main_basesoc_sdram_time1 <= (main_basesoc_sdram_time1 - 1'd1);
        end
    end
    if (main_basesoc_sdram_choose_cmd_ce) begin
        case (main_basesoc_sdram_choose_cmd_grant)
            1'd0: begin
                if (main_basesoc_sdram_choose_cmd_request[1]) begin
                    main_basesoc_sdram_choose_cmd_grant <= 1'd1;
                end else begin
                    if (main_basesoc_sdram_choose_cmd_request[2]) begin
                        main_basesoc_sdram_choose_cmd_grant <= 2'd2;
                    end else begin
                        if (main_basesoc_sdram_choose_cmd_request[3]) begin
                            main_basesoc_sdram_choose_cmd_grant <= 2'd3;
                        end else begin
                            if (main_basesoc_sdram_choose_cmd_request[4]) begin
                                main_basesoc_sdram_choose_cmd_grant <= 3'd4;
                            end else begin
                                if (main_basesoc_sdram_choose_cmd_request[5]) begin
                                    main_basesoc_sdram_choose_cmd_grant <= 3'd5;
                                end else begin
                                    if (main_basesoc_sdram_choose_cmd_request[6]) begin
                                        main_basesoc_sdram_choose_cmd_grant <= 3'd6;
                                    end else begin
                                        if (main_basesoc_sdram_choose_cmd_request[7]) begin
                                            main_basesoc_sdram_choose_cmd_grant <= 3'd7;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            1'd1: begin
                if (main_basesoc_sdram_choose_cmd_request[2]) begin
                    main_basesoc_sdram_choose_cmd_grant <= 2'd2;
                end else begin
                    if (main_basesoc_sdram_choose_cmd_request[3]) begin
                        main_basesoc_sdram_choose_cmd_grant <= 2'd3;
                    end else begin
                        if (main_basesoc_sdram_choose_cmd_request[4]) begin
                            main_basesoc_sdram_choose_cmd_grant <= 3'd4;
                        end else begin
                            if (main_basesoc_sdram_choose_cmd_request[5]) begin
                                main_basesoc_sdram_choose_cmd_grant <= 3'd5;
                            end else begin
                                if (main_basesoc_sdram_choose_cmd_request[6]) begin
                                    main_basesoc_sdram_choose_cmd_grant <= 3'd6;
                                end else begin
                                    if (main_basesoc_sdram_choose_cmd_request[7]) begin
                                        main_basesoc_sdram_choose_cmd_grant <= 3'd7;
                                    end else begin
                                        if (main_basesoc_sdram_choose_cmd_request[0]) begin
                                            main_basesoc_sdram_choose_cmd_grant <= 1'd0;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            2'd2: begin
                if (main_basesoc_sdram_choose_cmd_request[3]) begin
                    main_basesoc_sdram_choose_cmd_grant <= 2'd3;
                end else begin
                    if (main_basesoc_sdram_choose_cmd_request[4]) begin
                        main_basesoc_sdram_choose_cmd_grant <= 3'd4;
                    end else begin
                        if (main_basesoc_sdram_choose_cmd_request[5]) begin
                            main_basesoc_sdram_choose_cmd_grant <= 3'd5;
                        end else begin
                            if (main_basesoc_sdram_choose_cmd_request[6]) begin
                                main_basesoc_sdram_choose_cmd_grant <= 3'd6;
                            end else begin
                                if (main_basesoc_sdram_choose_cmd_request[7]) begin
                                    main_basesoc_sdram_choose_cmd_grant <= 3'd7;
                                end else begin
                                    if (main_basesoc_sdram_choose_cmd_request[0]) begin
                                        main_basesoc_sdram_choose_cmd_grant <= 1'd0;
                                    end else begin
                                        if (main_basesoc_sdram_choose_cmd_request[1]) begin
                                            main_basesoc_sdram_choose_cmd_grant <= 1'd1;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            2'd3: begin
                if (main_basesoc_sdram_choose_cmd_request[4]) begin
                    main_basesoc_sdram_choose_cmd_grant <= 3'd4;
                end else begin
                    if (main_basesoc_sdram_choose_cmd_request[5]) begin
                        main_basesoc_sdram_choose_cmd_grant <= 3'd5;
                    end else begin
                        if (main_basesoc_sdram_choose_cmd_request[6]) begin
                            main_basesoc_sdram_choose_cmd_grant <= 3'd6;
                        end else begin
                            if (main_basesoc_sdram_choose_cmd_request[7]) begin
                                main_basesoc_sdram_choose_cmd_grant <= 3'd7;
                            end else begin
                                if (main_basesoc_sdram_choose_cmd_request[0]) begin
                                    main_basesoc_sdram_choose_cmd_grant <= 1'd0;
                                end else begin
                                    if (main_basesoc_sdram_choose_cmd_request[1]) begin
                                        main_basesoc_sdram_choose_cmd_grant <= 1'd1;
                                    end else begin
                                        if (main_basesoc_sdram_choose_cmd_request[2]) begin
                                            main_basesoc_sdram_choose_cmd_grant <= 2'd2;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            3'd4: begin
                if (main_basesoc_sdram_choose_cmd_request[5]) begin
                    main_basesoc_sdram_choose_cmd_grant <= 3'd5;
                end else begin
                    if (main_basesoc_sdram_choose_cmd_request[6]) begin
                        main_basesoc_sdram_choose_cmd_grant <= 3'd6;
                    end else begin
                        if (main_basesoc_sdram_choose_cmd_request[7]) begin
                            main_basesoc_sdram_choose_cmd_grant <= 3'd7;
                        end else begin
                            if (main_basesoc_sdram_choose_cmd_request[0]) begin
                                main_basesoc_sdram_choose_cmd_grant <= 1'd0;
                            end else begin
                                if (main_basesoc_sdram_choose_cmd_request[1]) begin
                                    main_basesoc_sdram_choose_cmd_grant <= 1'd1;
                                end else begin
                                    if (main_basesoc_sdram_choose_cmd_request[2]) begin
                                        main_basesoc_sdram_choose_cmd_grant <= 2'd2;
                                    end else begin
                                        if (main_basesoc_sdram_choose_cmd_request[3]) begin
                                            main_basesoc_sdram_choose_cmd_grant <= 2'd3;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            3'd5: begin
                if (main_basesoc_sdram_choose_cmd_request[6]) begin
                    main_basesoc_sdram_choose_cmd_grant <= 3'd6;
                end else begin
                    if (main_basesoc_sdram_choose_cmd_request[7]) begin
                        main_basesoc_sdram_choose_cmd_grant <= 3'd7;
                    end else begin
                        if (main_basesoc_sdram_choose_cmd_request[0]) begin
                            main_basesoc_sdram_choose_cmd_grant <= 1'd0;
                        end else begin
                            if (main_basesoc_sdram_choose_cmd_request[1]) begin
                                main_basesoc_sdram_choose_cmd_grant <= 1'd1;
                            end else begin
                                if (main_basesoc_sdram_choose_cmd_request[2]) begin
                                    main_basesoc_sdram_choose_cmd_grant <= 2'd2;
                                end else begin
                                    if (main_basesoc_sdram_choose_cmd_request[3]) begin
                                        main_basesoc_sdram_choose_cmd_grant <= 2'd3;
                                    end else begin
                                        if (main_basesoc_sdram_choose_cmd_request[4]) begin
                                            main_basesoc_sdram_choose_cmd_grant <= 3'd4;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            3'd6: begin
                if (main_basesoc_sdram_choose_cmd_request[7]) begin
                    main_basesoc_sdram_choose_cmd_grant <= 3'd7;
                end else begin
                    if (main_basesoc_sdram_choose_cmd_request[0]) begin
                        main_basesoc_sdram_choose_cmd_grant <= 1'd0;
                    end else begin
                        if (main_basesoc_sdram_choose_cmd_request[1]) begin
                            main_basesoc_sdram_choose_cmd_grant <= 1'd1;
                        end else begin
                            if (main_basesoc_sdram_choose_cmd_request[2]) begin
                                main_basesoc_sdram_choose_cmd_grant <= 2'd2;
                            end else begin
                                if (main_basesoc_sdram_choose_cmd_request[3]) begin
                                    main_basesoc_sdram_choose_cmd_grant <= 2'd3;
                                end else begin
                                    if (main_basesoc_sdram_choose_cmd_request[4]) begin
                                        main_basesoc_sdram_choose_cmd_grant <= 3'd4;
                                    end else begin
                                        if (main_basesoc_sdram_choose_cmd_request[5]) begin
                                            main_basesoc_sdram_choose_cmd_grant <= 3'd5;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            3'd7: begin
                if (main_basesoc_sdram_choose_cmd_request[0]) begin
                    main_basesoc_sdram_choose_cmd_grant <= 1'd0;
                end else begin
                    if (main_basesoc_sdram_choose_cmd_request[1]) begin
                        main_basesoc_sdram_choose_cmd_grant <= 1'd1;
                    end else begin
                        if (main_basesoc_sdram_choose_cmd_request[2]) begin
                            main_basesoc_sdram_choose_cmd_grant <= 2'd2;
                        end else begin
                            if (main_basesoc_sdram_choose_cmd_request[3]) begin
                                main_basesoc_sdram_choose_cmd_grant <= 2'd3;
                            end else begin
                                if (main_basesoc_sdram_choose_cmd_request[4]) begin
                                    main_basesoc_sdram_choose_cmd_grant <= 3'd4;
                                end else begin
                                    if (main_basesoc_sdram_choose_cmd_request[5]) begin
                                        main_basesoc_sdram_choose_cmd_grant <= 3'd5;
                                    end else begin
                                        if (main_basesoc_sdram_choose_cmd_request[6]) begin
                                            main_basesoc_sdram_choose_cmd_grant <= 3'd6;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
        endcase
    end
    if (main_basesoc_sdram_choose_req_ce) begin
        case (main_basesoc_sdram_choose_req_grant)
            1'd0: begin
                if (main_basesoc_sdram_choose_req_request[1]) begin
                    main_basesoc_sdram_choose_req_grant <= 1'd1;
                end else begin
                    if (main_basesoc_sdram_choose_req_request[2]) begin
                        main_basesoc_sdram_choose_req_grant <= 2'd2;
                    end else begin
                        if (main_basesoc_sdram_choose_req_request[3]) begin
                            main_basesoc_sdram_choose_req_grant <= 2'd3;
                        end else begin
                            if (main_basesoc_sdram_choose_req_request[4]) begin
                                main_basesoc_sdram_choose_req_grant <= 3'd4;
                            end else begin
                                if (main_basesoc_sdram_choose_req_request[5]) begin
                                    main_basesoc_sdram_choose_req_grant <= 3'd5;
                                end else begin
                                    if (main_basesoc_sdram_choose_req_request[6]) begin
                                        main_basesoc_sdram_choose_req_grant <= 3'd6;
                                    end else begin
                                        if (main_basesoc_sdram_choose_req_request[7]) begin
                                            main_basesoc_sdram_choose_req_grant <= 3'd7;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            1'd1: begin
                if (main_basesoc_sdram_choose_req_request[2]) begin
                    main_basesoc_sdram_choose_req_grant <= 2'd2;
                end else begin
                    if (main_basesoc_sdram_choose_req_request[3]) begin
                        main_basesoc_sdram_choose_req_grant <= 2'd3;
                    end else begin
                        if (main_basesoc_sdram_choose_req_request[4]) begin
                            main_basesoc_sdram_choose_req_grant <= 3'd4;
                        end else begin
                            if (main_basesoc_sdram_choose_req_request[5]) begin
                                main_basesoc_sdram_choose_req_grant <= 3'd5;
                            end else begin
                                if (main_basesoc_sdram_choose_req_request[6]) begin
                                    main_basesoc_sdram_choose_req_grant <= 3'd6;
                                end else begin
                                    if (main_basesoc_sdram_choose_req_request[7]) begin
                                        main_basesoc_sdram_choose_req_grant <= 3'd7;
                                    end else begin
                                        if (main_basesoc_sdram_choose_req_request[0]) begin
                                            main_basesoc_sdram_choose_req_grant <= 1'd0;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            2'd2: begin
                if (main_basesoc_sdram_choose_req_request[3]) begin
                    main_basesoc_sdram_choose_req_grant <= 2'd3;
                end else begin
                    if (main_basesoc_sdram_choose_req_request[4]) begin
                        main_basesoc_sdram_choose_req_grant <= 3'd4;
                    end else begin
                        if (main_basesoc_sdram_choose_req_request[5]) begin
                            main_basesoc_sdram_choose_req_grant <= 3'd5;
                        end else begin
                            if (main_basesoc_sdram_choose_req_request[6]) begin
                                main_basesoc_sdram_choose_req_grant <= 3'd6;
                            end else begin
                                if (main_basesoc_sdram_choose_req_request[7]) begin
                                    main_basesoc_sdram_choose_req_grant <= 3'd7;
                                end else begin
                                    if (main_basesoc_sdram_choose_req_request[0]) begin
                                        main_basesoc_sdram_choose_req_grant <= 1'd0;
                                    end else begin
                                        if (main_basesoc_sdram_choose_req_request[1]) begin
                                            main_basesoc_sdram_choose_req_grant <= 1'd1;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            2'd3: begin
                if (main_basesoc_sdram_choose_req_request[4]) begin
                    main_basesoc_sdram_choose_req_grant <= 3'd4;
                end else begin
                    if (main_basesoc_sdram_choose_req_request[5]) begin
                        main_basesoc_sdram_choose_req_grant <= 3'd5;
                    end else begin
                        if (main_basesoc_sdram_choose_req_request[6]) begin
                            main_basesoc_sdram_choose_req_grant <= 3'd6;
                        end else begin
                            if (main_basesoc_sdram_choose_req_request[7]) begin
                                main_basesoc_sdram_choose_req_grant <= 3'd7;
                            end else begin
                                if (main_basesoc_sdram_choose_req_request[0]) begin
                                    main_basesoc_sdram_choose_req_grant <= 1'd0;
                                end else begin
                                    if (main_basesoc_sdram_choose_req_request[1]) begin
                                        main_basesoc_sdram_choose_req_grant <= 1'd1;
                                    end else begin
                                        if (main_basesoc_sdram_choose_req_request[2]) begin
                                            main_basesoc_sdram_choose_req_grant <= 2'd2;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            3'd4: begin
                if (main_basesoc_sdram_choose_req_request[5]) begin
                    main_basesoc_sdram_choose_req_grant <= 3'd5;
                end else begin
                    if (main_basesoc_sdram_choose_req_request[6]) begin
                        main_basesoc_sdram_choose_req_grant <= 3'd6;
                    end else begin
                        if (main_basesoc_sdram_choose_req_request[7]) begin
                            main_basesoc_sdram_choose_req_grant <= 3'd7;
                        end else begin
                            if (main_basesoc_sdram_choose_req_request[0]) begin
                                main_basesoc_sdram_choose_req_grant <= 1'd0;
                            end else begin
                                if (main_basesoc_sdram_choose_req_request[1]) begin
                                    main_basesoc_sdram_choose_req_grant <= 1'd1;
                                end else begin
                                    if (main_basesoc_sdram_choose_req_request[2]) begin
                                        main_basesoc_sdram_choose_req_grant <= 2'd2;
                                    end else begin
                                        if (main_basesoc_sdram_choose_req_request[3]) begin
                                            main_basesoc_sdram_choose_req_grant <= 2'd3;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            3'd5: begin
                if (main_basesoc_sdram_choose_req_request[6]) begin
                    main_basesoc_sdram_choose_req_grant <= 3'd6;
                end else begin
                    if (main_basesoc_sdram_choose_req_request[7]) begin
                        main_basesoc_sdram_choose_req_grant <= 3'd7;
                    end else begin
                        if (main_basesoc_sdram_choose_req_request[0]) begin
                            main_basesoc_sdram_choose_req_grant <= 1'd0;
                        end else begin
                            if (main_basesoc_sdram_choose_req_request[1]) begin
                                main_basesoc_sdram_choose_req_grant <= 1'd1;
                            end else begin
                                if (main_basesoc_sdram_choose_req_request[2]) begin
                                    main_basesoc_sdram_choose_req_grant <= 2'd2;
                                end else begin
                                    if (main_basesoc_sdram_choose_req_request[3]) begin
                                        main_basesoc_sdram_choose_req_grant <= 2'd3;
                                    end else begin
                                        if (main_basesoc_sdram_choose_req_request[4]) begin
                                            main_basesoc_sdram_choose_req_grant <= 3'd4;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            3'd6: begin
                if (main_basesoc_sdram_choose_req_request[7]) begin
                    main_basesoc_sdram_choose_req_grant <= 3'd7;
                end else begin
                    if (main_basesoc_sdram_choose_req_request[0]) begin
                        main_basesoc_sdram_choose_req_grant <= 1'd0;
                    end else begin
                        if (main_basesoc_sdram_choose_req_request[1]) begin
                            main_basesoc_sdram_choose_req_grant <= 1'd1;
                        end else begin
                            if (main_basesoc_sdram_choose_req_request[2]) begin
                                main_basesoc_sdram_choose_req_grant <= 2'd2;
                            end else begin
                                if (main_basesoc_sdram_choose_req_request[3]) begin
                                    main_basesoc_sdram_choose_req_grant <= 2'd3;
                                end else begin
                                    if (main_basesoc_sdram_choose_req_request[4]) begin
                                        main_basesoc_sdram_choose_req_grant <= 3'd4;
                                    end else begin
                                        if (main_basesoc_sdram_choose_req_request[5]) begin
                                            main_basesoc_sdram_choose_req_grant <= 3'd5;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            3'd7: begin
                if (main_basesoc_sdram_choose_req_request[0]) begin
                    main_basesoc_sdram_choose_req_grant <= 1'd0;
                end else begin
                    if (main_basesoc_sdram_choose_req_request[1]) begin
                        main_basesoc_sdram_choose_req_grant <= 1'd1;
                    end else begin
                        if (main_basesoc_sdram_choose_req_request[2]) begin
                            main_basesoc_sdram_choose_req_grant <= 2'd2;
                        end else begin
                            if (main_basesoc_sdram_choose_req_request[3]) begin
                                main_basesoc_sdram_choose_req_grant <= 2'd3;
                            end else begin
                                if (main_basesoc_sdram_choose_req_request[4]) begin
                                    main_basesoc_sdram_choose_req_grant <= 3'd4;
                                end else begin
                                    if (main_basesoc_sdram_choose_req_request[5]) begin
                                        main_basesoc_sdram_choose_req_grant <= 3'd5;
                                    end else begin
                                        if (main_basesoc_sdram_choose_req_request[6]) begin
                                            main_basesoc_sdram_choose_req_grant <= 3'd6;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
        endcase
    end
    main_basesoc_sdram_dfi_p0_cs_n <= 1'd0;
    main_basesoc_sdram_dfi_p0_bank <= builder_array_muxed0;
    main_basesoc_sdram_dfi_p0_address <= builder_array_muxed1;
    main_basesoc_sdram_dfi_p0_cas_n <= (~builder_array_muxed2);
    main_basesoc_sdram_dfi_p0_ras_n <= (~builder_array_muxed3);
    main_basesoc_sdram_dfi_p0_we_n <= (~builder_array_muxed4);
    main_basesoc_sdram_dfi_p0_rddata_en <= builder_array_muxed5;
    main_basesoc_sdram_dfi_p0_wrdata_en <= builder_array_muxed6;
    main_basesoc_sdram_dfi_p1_cs_n <= 1'd0;
    main_basesoc_sdram_dfi_p1_bank <= builder_array_muxed7;
    main_basesoc_sdram_dfi_p1_address <= builder_array_muxed8;
    main_basesoc_sdram_dfi_p1_cas_n <= (~builder_array_muxed9);
    main_basesoc_sdram_dfi_p1_ras_n <= (~builder_array_muxed10);
    main_basesoc_sdram_dfi_p1_we_n <= (~builder_array_muxed11);
    main_basesoc_sdram_dfi_p1_rddata_en <= builder_array_muxed12;
    main_basesoc_sdram_dfi_p1_wrdata_en <= builder_array_muxed13;
    if (main_basesoc_sdram_trrdcon_valid) begin
        main_basesoc_sdram_trrdcon_count <= 1'd1;
        if (1'd0) begin
            main_basesoc_sdram_trrdcon_ready <= 1'd1;
        end else begin
            main_basesoc_sdram_trrdcon_ready <= 1'd0;
        end
    end else begin
        if ((~main_basesoc_sdram_trrdcon_ready)) begin
            main_basesoc_sdram_trrdcon_count <= (main_basesoc_sdram_trrdcon_count - 1'd1);
            if ((main_basesoc_sdram_trrdcon_count == 1'd1)) begin
                main_basesoc_sdram_trrdcon_ready <= 1'd1;
            end
        end
    end
    main_basesoc_sdram_tfawcon_window <= {main_basesoc_sdram_tfawcon_window, main_basesoc_sdram_tfawcon_valid};
    if ((main_basesoc_sdram_tfawcon_count < 3'd4)) begin
        if ((main_basesoc_sdram_tfawcon_count == 2'd3)) begin
            main_basesoc_sdram_tfawcon_ready <= (~main_basesoc_sdram_tfawcon_valid);
        end else begin
            main_basesoc_sdram_tfawcon_ready <= 1'd1;
        end
    end
    if (main_basesoc_sdram_tccdcon_valid) begin
        main_basesoc_sdram_tccdcon_count <= 1'd1;
        if (1'd0) begin
            main_basesoc_sdram_tccdcon_ready <= 1'd1;
        end else begin
            main_basesoc_sdram_tccdcon_ready <= 1'd0;
        end
    end else begin
        if ((~main_basesoc_sdram_tccdcon_ready)) begin
            main_basesoc_sdram_tccdcon_count <= (main_basesoc_sdram_tccdcon_count - 1'd1);
            if ((main_basesoc_sdram_tccdcon_count == 1'd1)) begin
                main_basesoc_sdram_tccdcon_ready <= 1'd1;
            end
        end
    end
    if (main_basesoc_sdram_twtrcon_valid) begin
        main_basesoc_sdram_twtrcon_count <= 3'd6;
        if (1'd0) begin
            main_basesoc_sdram_twtrcon_ready <= 1'd1;
        end else begin
            main_basesoc_sdram_twtrcon_ready <= 1'd0;
        end
    end else begin
        if ((~main_basesoc_sdram_twtrcon_ready)) begin
            main_basesoc_sdram_twtrcon_count <= (main_basesoc_sdram_twtrcon_count - 1'd1);
            if ((main_basesoc_sdram_twtrcon_count == 1'd1)) begin
                main_basesoc_sdram_twtrcon_ready <= 1'd1;
            end
        end
    end
    builder_multiplexer_state <= builder_multiplexer_next_state;
    builder_new_master_wdata_ready0 <= ((((((((1'd0 | ((builder_roundrobin0_grant == 1'd0) & main_basesoc_sdram_interface_bank0_wdata_ready)) | ((builder_roundrobin1_grant == 1'd0) & main_basesoc_sdram_interface_bank1_wdata_ready)) | ((builder_roundrobin2_grant == 1'd0) & main_basesoc_sdram_interface_bank2_wdata_ready)) | ((builder_roundrobin3_grant == 1'd0) & main_basesoc_sdram_interface_bank3_wdata_ready)) | ((builder_roundrobin4_grant == 1'd0) & main_basesoc_sdram_interface_bank4_wdata_ready)) | ((builder_roundrobin5_grant == 1'd0) & main_basesoc_sdram_interface_bank5_wdata_ready)) | ((builder_roundrobin6_grant == 1'd0) & main_basesoc_sdram_interface_bank6_wdata_ready)) | ((builder_roundrobin7_grant == 1'd0) & main_basesoc_sdram_interface_bank7_wdata_ready));
    builder_new_master_wdata_ready1 <= builder_new_master_wdata_ready0;
    builder_new_master_wdata_ready2 <= builder_new_master_wdata_ready1;
    builder_new_master_wdata_ready3 <= builder_new_master_wdata_ready2;
    builder_new_master_rdata_valid0 <= ((((((((1'd0 | ((builder_roundrobin0_grant == 1'd0) & main_basesoc_sdram_interface_bank0_rdata_valid)) | ((builder_roundrobin1_grant == 1'd0) & main_basesoc_sdram_interface_bank1_rdata_valid)) | ((builder_roundrobin2_grant == 1'd0) & main_basesoc_sdram_interface_bank2_rdata_valid)) | ((builder_roundrobin3_grant == 1'd0) & main_basesoc_sdram_interface_bank3_rdata_valid)) | ((builder_roundrobin4_grant == 1'd0) & main_basesoc_sdram_interface_bank4_rdata_valid)) | ((builder_roundrobin5_grant == 1'd0) & main_basesoc_sdram_interface_bank5_rdata_valid)) | ((builder_roundrobin6_grant == 1'd0) & main_basesoc_sdram_interface_bank6_rdata_valid)) | ((builder_roundrobin7_grant == 1'd0) & main_basesoc_sdram_interface_bank7_rdata_valid));
    builder_new_master_rdata_valid1 <= builder_new_master_rdata_valid0;
    builder_new_master_rdata_valid2 <= builder_new_master_rdata_valid1;
    builder_new_master_rdata_valid3 <= builder_new_master_rdata_valid2;
    builder_new_master_rdata_valid4 <= builder_new_master_rdata_valid3;
    builder_new_master_rdata_valid5 <= builder_new_master_rdata_valid4;
    builder_new_master_rdata_valid6 <= builder_new_master_rdata_valid5;
    builder_new_master_rdata_valid7 <= builder_new_master_rdata_valid6;
    builder_new_master_rdata_valid8 <= builder_new_master_rdata_valid7;
    builder_new_master_rdata_valid9 <= builder_new_master_rdata_valid8;
    builder_new_master_rdata_valid10 <= builder_new_master_rdata_valid9;
    builder_new_master_rdata_valid11 <= builder_new_master_rdata_valid10;
    builder_new_master_rdata_valid12 <= builder_new_master_rdata_valid11;
    builder_new_master_rdata_valid13 <= builder_new_master_rdata_valid12;
    builder_litedramwishbone2native_state <= builder_litedramwishbone2native_next_state;
    if (main_basesoc_aborted_litedramwishbone2native_next_value_ce) begin
        main_basesoc_aborted <= main_basesoc_aborted_litedramwishbone2native_next_value;
    end
    if (main_done) begin
        main_chaser <= {main_chaser, (~main_chaser[5])};
    end
    if (main_re) begin
        main_mode <= 1'd1;
    end
    if (main_wait) begin
        if ((~main_done)) begin
            main_count <= (main_count - 1'd1);
        end
    end else begin
        main_count <= 22'd4166666;
    end
    builder_wishbone2csr_state <= builder_wishbone2csr_next_state;
    if (builder_interface1_dat_w_wishbone2csr_next_value_ce0) begin
        builder_interface1_dat_w <= builder_interface1_dat_w_wishbone2csr_next_value0;
    end
    if (builder_interface1_adr_wishbone2csr_next_value_ce1) begin
        builder_interface1_adr <= builder_interface1_adr_wishbone2csr_next_value1;
    end
    if (builder_interface1_re_wishbone2csr_next_value_ce2) begin
        builder_interface1_re <= builder_interface1_re_wishbone2csr_next_value2;
    end
    if (builder_interface1_we_wishbone2csr_next_value_ce3) begin
        builder_interface1_we <= builder_interface1_we_wishbone2csr_next_value3;
    end
    builder_csr_bankarray_interface0_bank_bus_dat_r <= 1'd0;
    if (builder_csr_bankarray_csrbank0_sel) begin
        case (builder_csr_bankarray_interface0_bank_bus_adr[8:0])
            1'd0: begin
                builder_csr_bankarray_interface0_bank_bus_dat_r <= builder_csr_bankarray_csrbank0_reset0_w;
            end
            1'd1: begin
                builder_csr_bankarray_interface0_bank_bus_dat_r <= builder_csr_bankarray_csrbank0_scratch0_w;
            end
            2'd2: begin
                builder_csr_bankarray_interface0_bank_bus_dat_r <= builder_csr_bankarray_csrbank0_bus_errors_w;
            end
        endcase
    end
    if (builder_csr_bankarray_csrbank0_reset0_re) begin
        main_basesoc_reset_storage[1:0] <= builder_csr_bankarray_csrbank0_reset0_r;
    end
    main_basesoc_reset_re <= builder_csr_bankarray_csrbank0_reset0_re;
    if (builder_csr_bankarray_csrbank0_scratch0_re) begin
        main_basesoc_scratch_storage[31:0] <= builder_csr_bankarray_csrbank0_scratch0_r;
    end
    main_basesoc_scratch_re <= builder_csr_bankarray_csrbank0_scratch0_re;
    main_basesoc_bus_errors_re <= builder_csr_bankarray_csrbank0_bus_errors_re;
    builder_csr_bankarray_interface1_bank_bus_dat_r <= 1'd0;
    if (builder_csr_bankarray_csrbank1_sel) begin
        case (builder_csr_bankarray_interface1_bank_bus_adr[8:0])
            1'd0: begin
                builder_csr_bankarray_interface1_bank_bus_dat_r <= builder_csr_bankarray_csrbank1_dly_sel0_w;
            end
            1'd1: begin
                builder_csr_bankarray_interface1_bank_bus_dat_r <= main_gw5ddrphy_rdly_dq_rst_w;
            end
            2'd2: begin
                builder_csr_bankarray_interface1_bank_bus_dat_r <= main_gw5ddrphy_rdly_dq_inc_w;
            end
            2'd3: begin
                builder_csr_bankarray_interface1_bank_bus_dat_r <= main_gw5ddrphy_rdly_dq_bitslip_rst_w;
            end
            3'd4: begin
                builder_csr_bankarray_interface1_bank_bus_dat_r <= main_gw5ddrphy_rdly_dq_bitslip_w;
            end
            3'd5: begin
                builder_csr_bankarray_interface1_bank_bus_dat_r <= main_gw5ddrphy_burstdet_clr_w;
            end
            3'd6: begin
                builder_csr_bankarray_interface1_bank_bus_dat_r <= builder_csr_bankarray_csrbank1_burstdet_seen_w;
            end
        endcase
    end
    if (builder_csr_bankarray_csrbank1_dly_sel0_re) begin
        main_gw5ddrphy_dly_sel_storage[3:0] <= builder_csr_bankarray_csrbank1_dly_sel0_r;
    end
    main_gw5ddrphy_dly_sel_re <= builder_csr_bankarray_csrbank1_dly_sel0_re;
    main_gw5ddrphy_burstdet_seen_re <= builder_csr_bankarray_csrbank1_burstdet_seen_re;
    builder_csr_bankarray_sel_r <= builder_csr_bankarray_sel;
    builder_csr_bankarray_interface2_bank_bus_dat_r <= 1'd0;
    if (builder_csr_bankarray_csrbank2_sel) begin
        case (builder_csr_bankarray_interface2_bank_bus_adr[8:0])
            1'd0: begin
                builder_csr_bankarray_interface2_bank_bus_dat_r <= builder_csr_bankarray_csrbank2_out0_w;
            end
        endcase
    end
    if (builder_csr_bankarray_csrbank2_out0_re) begin
        main_storage[5:0] <= builder_csr_bankarray_csrbank2_out0_r;
    end
    main_re <= builder_csr_bankarray_csrbank2_out0_re;
    builder_csr_bankarray_interface3_bank_bus_dat_r <= 1'd0;
    if (builder_csr_bankarray_csrbank3_sel) begin
        case (builder_csr_bankarray_interface3_bank_bus_adr[8:0])
            1'd0: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_dfii_control0_w;
            end
            1'd1: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_dfii_pi0_command0_w;
            end
            2'd2: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= main_basesoc_sdram_phaseinjector0_command_issue_w;
            end
            2'd3: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_dfii_pi0_address0_w;
            end
            3'd4: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_dfii_pi0_baddress0_w;
            end
            3'd5: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_dfii_pi0_wrdata3_w;
            end
            3'd6: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_dfii_pi0_wrdata2_w;
            end
            3'd7: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_dfii_pi0_wrdata1_w;
            end
            4'd8: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_dfii_pi0_wrdata0_w;
            end
            4'd9: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_dfii_pi0_rddata3_w;
            end
            4'd10: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_dfii_pi0_rddata2_w;
            end
            4'd11: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_dfii_pi0_rddata1_w;
            end
            4'd12: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_dfii_pi0_rddata0_w;
            end
            4'd13: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_dfii_pi1_command0_w;
            end
            4'd14: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= main_basesoc_sdram_phaseinjector1_command_issue_w;
            end
            4'd15: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_dfii_pi1_address0_w;
            end
            5'd16: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_dfii_pi1_baddress0_w;
            end
            5'd17: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_dfii_pi1_wrdata3_w;
            end
            5'd18: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_dfii_pi1_wrdata2_w;
            end
            5'd19: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_dfii_pi1_wrdata1_w;
            end
            5'd20: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_dfii_pi1_wrdata0_w;
            end
            5'd21: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_dfii_pi1_rddata3_w;
            end
            5'd22: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_dfii_pi1_rddata2_w;
            end
            5'd23: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_dfii_pi1_rddata1_w;
            end
            5'd24: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_dfii_pi1_rddata0_w;
            end
        endcase
    end
    if (builder_csr_bankarray_csrbank3_dfii_control0_re) begin
        main_basesoc_sdram_storage[3:0] <= builder_csr_bankarray_csrbank3_dfii_control0_r;
    end
    main_basesoc_sdram_re <= builder_csr_bankarray_csrbank3_dfii_control0_re;
    if (builder_csr_bankarray_csrbank3_dfii_pi0_command0_re) begin
        main_basesoc_sdram_phaseinjector0_command_storage[7:0] <= builder_csr_bankarray_csrbank3_dfii_pi0_command0_r;
    end
    main_basesoc_sdram_phaseinjector0_command_re <= builder_csr_bankarray_csrbank3_dfii_pi0_command0_re;
    if (builder_csr_bankarray_csrbank3_dfii_pi0_address0_re) begin
        main_basesoc_sdram_phaseinjector0_address_storage[14:0] <= builder_csr_bankarray_csrbank3_dfii_pi0_address0_r;
    end
    main_basesoc_sdram_phaseinjector0_address_re <= builder_csr_bankarray_csrbank3_dfii_pi0_address0_re;
    if (builder_csr_bankarray_csrbank3_dfii_pi0_baddress0_re) begin
        main_basesoc_sdram_phaseinjector0_baddress_storage[2:0] <= builder_csr_bankarray_csrbank3_dfii_pi0_baddress0_r;
    end
    main_basesoc_sdram_phaseinjector0_baddress_re <= builder_csr_bankarray_csrbank3_dfii_pi0_baddress0_re;
    if (builder_csr_bankarray_csrbank3_dfii_pi0_wrdata3_re) begin
        main_basesoc_sdram_phaseinjector0_wrdata_storage[127:96] <= builder_csr_bankarray_csrbank3_dfii_pi0_wrdata3_r;
    end
    if (builder_csr_bankarray_csrbank3_dfii_pi0_wrdata2_re) begin
        main_basesoc_sdram_phaseinjector0_wrdata_storage[95:64] <= builder_csr_bankarray_csrbank3_dfii_pi0_wrdata2_r;
    end
    if (builder_csr_bankarray_csrbank3_dfii_pi0_wrdata1_re) begin
        main_basesoc_sdram_phaseinjector0_wrdata_storage[63:32] <= builder_csr_bankarray_csrbank3_dfii_pi0_wrdata1_r;
    end
    if (builder_csr_bankarray_csrbank3_dfii_pi0_wrdata0_re) begin
        main_basesoc_sdram_phaseinjector0_wrdata_storage[31:0] <= builder_csr_bankarray_csrbank3_dfii_pi0_wrdata0_r;
    end
    main_basesoc_sdram_phaseinjector0_wrdata_re <= builder_csr_bankarray_csrbank3_dfii_pi0_wrdata0_re;
    main_basesoc_sdram_phaseinjector0_rddata_re <= builder_csr_bankarray_csrbank3_dfii_pi0_rddata0_re;
    if (builder_csr_bankarray_csrbank3_dfii_pi1_command0_re) begin
        main_basesoc_sdram_phaseinjector1_command_storage[7:0] <= builder_csr_bankarray_csrbank3_dfii_pi1_command0_r;
    end
    main_basesoc_sdram_phaseinjector1_command_re <= builder_csr_bankarray_csrbank3_dfii_pi1_command0_re;
    if (builder_csr_bankarray_csrbank3_dfii_pi1_address0_re) begin
        main_basesoc_sdram_phaseinjector1_address_storage[14:0] <= builder_csr_bankarray_csrbank3_dfii_pi1_address0_r;
    end
    main_basesoc_sdram_phaseinjector1_address_re <= builder_csr_bankarray_csrbank3_dfii_pi1_address0_re;
    if (builder_csr_bankarray_csrbank3_dfii_pi1_baddress0_re) begin
        main_basesoc_sdram_phaseinjector1_baddress_storage[2:0] <= builder_csr_bankarray_csrbank3_dfii_pi1_baddress0_r;
    end
    main_basesoc_sdram_phaseinjector1_baddress_re <= builder_csr_bankarray_csrbank3_dfii_pi1_baddress0_re;
    if (builder_csr_bankarray_csrbank3_dfii_pi1_wrdata3_re) begin
        main_basesoc_sdram_phaseinjector1_wrdata_storage[127:96] <= builder_csr_bankarray_csrbank3_dfii_pi1_wrdata3_r;
    end
    if (builder_csr_bankarray_csrbank3_dfii_pi1_wrdata2_re) begin
        main_basesoc_sdram_phaseinjector1_wrdata_storage[95:64] <= builder_csr_bankarray_csrbank3_dfii_pi1_wrdata2_r;
    end
    if (builder_csr_bankarray_csrbank3_dfii_pi1_wrdata1_re) begin
        main_basesoc_sdram_phaseinjector1_wrdata_storage[63:32] <= builder_csr_bankarray_csrbank3_dfii_pi1_wrdata1_r;
    end
    if (builder_csr_bankarray_csrbank3_dfii_pi1_wrdata0_re) begin
        main_basesoc_sdram_phaseinjector1_wrdata_storage[31:0] <= builder_csr_bankarray_csrbank3_dfii_pi1_wrdata0_r;
    end
    main_basesoc_sdram_phaseinjector1_wrdata_re <= builder_csr_bankarray_csrbank3_dfii_pi1_wrdata0_re;
    main_basesoc_sdram_phaseinjector1_rddata_re <= builder_csr_bankarray_csrbank3_dfii_pi1_rddata0_re;
    builder_csr_bankarray_interface4_bank_bus_dat_r <= 1'd0;
    if (builder_csr_bankarray_csrbank4_sel) begin
        case (builder_csr_bankarray_interface4_bank_bus_adr[8:0])
            1'd0: begin
                builder_csr_bankarray_interface4_bank_bus_dat_r <= builder_csr_bankarray_csrbank4_load0_w;
            end
            1'd1: begin
                builder_csr_bankarray_interface4_bank_bus_dat_r <= builder_csr_bankarray_csrbank4_reload0_w;
            end
            2'd2: begin
                builder_csr_bankarray_interface4_bank_bus_dat_r <= builder_csr_bankarray_csrbank4_en0_w;
            end
            2'd3: begin
                builder_csr_bankarray_interface4_bank_bus_dat_r <= builder_csr_bankarray_csrbank4_update_value0_w;
            end
            3'd4: begin
                builder_csr_bankarray_interface4_bank_bus_dat_r <= builder_csr_bankarray_csrbank4_value_w;
            end
            3'd5: begin
                builder_csr_bankarray_interface4_bank_bus_dat_r <= builder_csr_bankarray_csrbank4_ev_status_w;
            end
            3'd6: begin
                builder_csr_bankarray_interface4_bank_bus_dat_r <= builder_csr_bankarray_csrbank4_ev_pending_w;
            end
            3'd7: begin
                builder_csr_bankarray_interface4_bank_bus_dat_r <= builder_csr_bankarray_csrbank4_ev_enable0_w;
            end
        endcase
    end
    if (builder_csr_bankarray_csrbank4_load0_re) begin
        main_basesoc_timer_load_storage[31:0] <= builder_csr_bankarray_csrbank4_load0_r;
    end
    main_basesoc_timer_load_re <= builder_csr_bankarray_csrbank4_load0_re;
    if (builder_csr_bankarray_csrbank4_reload0_re) begin
        main_basesoc_timer_reload_storage[31:0] <= builder_csr_bankarray_csrbank4_reload0_r;
    end
    main_basesoc_timer_reload_re <= builder_csr_bankarray_csrbank4_reload0_re;
    if (builder_csr_bankarray_csrbank4_en0_re) begin
        main_basesoc_timer_en_storage <= builder_csr_bankarray_csrbank4_en0_r;
    end
    main_basesoc_timer_en_re <= builder_csr_bankarray_csrbank4_en0_re;
    if (builder_csr_bankarray_csrbank4_update_value0_re) begin
        main_basesoc_timer_update_value_storage <= builder_csr_bankarray_csrbank4_update_value0_r;
    end
    main_basesoc_timer_update_value_re <= builder_csr_bankarray_csrbank4_update_value0_re;
    main_basesoc_timer_value_re <= builder_csr_bankarray_csrbank4_value_re;
    main_basesoc_timer_status_re <= builder_csr_bankarray_csrbank4_ev_status_re;
    if (builder_csr_bankarray_csrbank4_ev_pending_re) begin
        main_basesoc_timer_pending_r <= builder_csr_bankarray_csrbank4_ev_pending_r;
    end
    main_basesoc_timer_pending_re <= builder_csr_bankarray_csrbank4_ev_pending_re;
    if (builder_csr_bankarray_csrbank4_ev_enable0_re) begin
        main_basesoc_timer_enable_storage <= builder_csr_bankarray_csrbank4_ev_enable0_r;
    end
    main_basesoc_timer_enable_re <= builder_csr_bankarray_csrbank4_ev_enable0_re;
    builder_csr_bankarray_interface5_bank_bus_dat_r <= 1'd0;
    if (builder_csr_bankarray_csrbank5_sel) begin
        case (builder_csr_bankarray_interface5_bank_bus_adr[8:0])
            1'd0: begin
                builder_csr_bankarray_interface5_bank_bus_dat_r <= main_basesoc_uart_rxtx_w;
            end
            1'd1: begin
                builder_csr_bankarray_interface5_bank_bus_dat_r <= builder_csr_bankarray_csrbank5_txfull_w;
            end
            2'd2: begin
                builder_csr_bankarray_interface5_bank_bus_dat_r <= builder_csr_bankarray_csrbank5_rxempty_w;
            end
            2'd3: begin
                builder_csr_bankarray_interface5_bank_bus_dat_r <= builder_csr_bankarray_csrbank5_ev_status_w;
            end
            3'd4: begin
                builder_csr_bankarray_interface5_bank_bus_dat_r <= builder_csr_bankarray_csrbank5_ev_pending_w;
            end
            3'd5: begin
                builder_csr_bankarray_interface5_bank_bus_dat_r <= builder_csr_bankarray_csrbank5_ev_enable0_w;
            end
            3'd6: begin
                builder_csr_bankarray_interface5_bank_bus_dat_r <= builder_csr_bankarray_csrbank5_txempty_w;
            end
            3'd7: begin
                builder_csr_bankarray_interface5_bank_bus_dat_r <= builder_csr_bankarray_csrbank5_rxfull_w;
            end
        endcase
    end
    main_basesoc_uart_txfull_re <= builder_csr_bankarray_csrbank5_txfull_re;
    main_basesoc_uart_rxempty_re <= builder_csr_bankarray_csrbank5_rxempty_re;
    main_basesoc_uart_status_re <= builder_csr_bankarray_csrbank5_ev_status_re;
    if (builder_csr_bankarray_csrbank5_ev_pending_re) begin
        main_basesoc_uart_pending_r[1:0] <= builder_csr_bankarray_csrbank5_ev_pending_r;
    end
    main_basesoc_uart_pending_re <= builder_csr_bankarray_csrbank5_ev_pending_re;
    if (builder_csr_bankarray_csrbank5_ev_enable0_re) begin
        main_basesoc_uart_enable_storage[1:0] <= builder_csr_bankarray_csrbank5_ev_enable0_r;
    end
    main_basesoc_uart_enable_re <= builder_csr_bankarray_csrbank5_ev_enable0_re;
    main_basesoc_uart_txempty_re <= builder_csr_bankarray_csrbank5_txempty_re;
    main_basesoc_uart_rxfull_re <= builder_csr_bankarray_csrbank5_rxfull_re;
    if (sys_rst) begin
        main_basesoc_reset_storage <= 2'd0;
        main_basesoc_reset_re <= 1'd0;
        main_basesoc_scratch_storage <= 32'd305419896;
        main_basesoc_scratch_re <= 1'd0;
        main_basesoc_bus_errors_re <= 1'd0;
        main_basesoc_bus_errors <= 32'd0;
        main_basesoc_basesoc_ram_bus_ack <= 1'd0;
        main_basesoc_ram_bus_ram_bus_ack <= 1'd0;
        serial_tx <= 1'd1;
        main_basesoc_tx_tick <= 1'd0;
        main_basesoc_rx_tick <= 1'd0;
        main_basesoc_rx_rx_d <= 1'd0;
        main_basesoc_uart_txfull_re <= 1'd0;
        main_basesoc_uart_rxempty_re <= 1'd0;
        main_basesoc_uart_tx_pending <= 1'd0;
        main_basesoc_uart_tx_trigger_d <= 1'd0;
        main_basesoc_uart_rx_pending <= 1'd0;
        main_basesoc_uart_rx_trigger_d <= 1'd0;
        main_basesoc_uart_status_re <= 1'd0;
        main_basesoc_uart_pending_re <= 1'd0;
        main_basesoc_uart_pending_r <= 2'd0;
        main_basesoc_uart_enable_storage <= 2'd0;
        main_basesoc_uart_enable_re <= 1'd0;
        main_basesoc_uart_txempty_re <= 1'd0;
        main_basesoc_uart_rxfull_re <= 1'd0;
        main_basesoc_uart_tx_fifo_readable <= 1'd0;
        main_basesoc_uart_tx_fifo_level0 <= 5'd0;
        main_basesoc_uart_tx_fifo_produce <= 4'd0;
        main_basesoc_uart_tx_fifo_consume <= 4'd0;
        main_basesoc_uart_rx_fifo_readable <= 1'd0;
        main_basesoc_uart_rx_fifo_level0 <= 5'd0;
        main_basesoc_uart_rx_fifo_produce <= 4'd0;
        main_basesoc_uart_rx_fifo_consume <= 4'd0;
        main_basesoc_timer_load_storage <= 32'd0;
        main_basesoc_timer_load_re <= 1'd0;
        main_basesoc_timer_reload_storage <= 32'd0;
        main_basesoc_timer_reload_re <= 1'd0;
        main_basesoc_timer_en_storage <= 1'd0;
        main_basesoc_timer_en_re <= 1'd0;
        main_basesoc_timer_update_value_storage <= 1'd0;
        main_basesoc_timer_update_value_re <= 1'd0;
        main_basesoc_timer_value_status <= 32'd0;
        main_basesoc_timer_value_re <= 1'd0;
        main_basesoc_timer_zero_pending <= 1'd0;
        main_basesoc_timer_zero_trigger_d <= 1'd0;
        main_basesoc_timer_status_re <= 1'd0;
        main_basesoc_timer_pending_re <= 1'd0;
        main_basesoc_timer_pending_r <= 1'd0;
        main_basesoc_timer_enable_storage <= 1'd0;
        main_basesoc_timer_enable_re <= 1'd0;
        main_basesoc_timer_value <= 32'd0;
        main_gw5ddrphy_dly_sel_storage <= 4'd0;
        main_gw5ddrphy_dly_sel_re <= 1'd0;
        main_gw5ddrphy_burstdet_seen_status <= 4'd0;
        main_gw5ddrphy_burstdet_seen_re <= 1'd0;
        main_gw5ddrphy_rdly0 <= 3'd0;
        main_gw5ddrphy_burstdet_d0 <= 1'd0;
        main_gw5ddrphy_dm_o_data_d0 <= 8'd0;
        main_gw5ddrphy_dm_o_data_muxed0 <= 4'd0;
        main_gw5ddrphy_dq_o_data_d0 <= 8'd0;
        main_gw5ddrphy_dq_o_data_muxed0 <= 4'd0;
        main_gw5ddrphy_bitslip0_value <= 2'd0;
        main_gw5ddrphy_dq_i_bitslip_o_d0 <= 4'd0;
        main_gw5ddrphy_dq_o_data_d1 <= 8'd0;
        main_gw5ddrphy_dq_o_data_muxed1 <= 4'd0;
        main_gw5ddrphy_bitslip1_value <= 2'd0;
        main_gw5ddrphy_dq_i_bitslip_o_d1 <= 4'd0;
        main_gw5ddrphy_dq_o_data_d2 <= 8'd0;
        main_gw5ddrphy_dq_o_data_muxed2 <= 4'd0;
        main_gw5ddrphy_bitslip2_value <= 2'd0;
        main_gw5ddrphy_dq_i_bitslip_o_d2 <= 4'd0;
        main_gw5ddrphy_dq_o_data_d3 <= 8'd0;
        main_gw5ddrphy_dq_o_data_muxed3 <= 4'd0;
        main_gw5ddrphy_bitslip3_value <= 2'd0;
        main_gw5ddrphy_dq_i_bitslip_o_d3 <= 4'd0;
        main_gw5ddrphy_dq_o_data_d4 <= 8'd0;
        main_gw5ddrphy_dq_o_data_muxed4 <= 4'd0;
        main_gw5ddrphy_bitslip4_value <= 2'd0;
        main_gw5ddrphy_dq_i_bitslip_o_d4 <= 4'd0;
        main_gw5ddrphy_dq_o_data_d5 <= 8'd0;
        main_gw5ddrphy_dq_o_data_muxed5 <= 4'd0;
        main_gw5ddrphy_bitslip5_value <= 2'd0;
        main_gw5ddrphy_dq_i_bitslip_o_d5 <= 4'd0;
        main_gw5ddrphy_dq_o_data_d6 <= 8'd0;
        main_gw5ddrphy_dq_o_data_muxed6 <= 4'd0;
        main_gw5ddrphy_bitslip6_value <= 2'd0;
        main_gw5ddrphy_dq_i_bitslip_o_d6 <= 4'd0;
        main_gw5ddrphy_dq_o_data_d7 <= 8'd0;
        main_gw5ddrphy_dq_o_data_muxed7 <= 4'd0;
        main_gw5ddrphy_bitslip7_value <= 2'd0;
        main_gw5ddrphy_dq_i_bitslip_o_d7 <= 4'd0;
        main_gw5ddrphy_rdly1 <= 3'd0;
        main_gw5ddrphy_burstdet_d1 <= 1'd0;
        main_gw5ddrphy_dm_o_data_d1 <= 8'd0;
        main_gw5ddrphy_dm_o_data_muxed1 <= 4'd0;
        main_gw5ddrphy_dq_o_data_d8 <= 8'd0;
        main_gw5ddrphy_dq_o_data_muxed8 <= 4'd0;
        main_gw5ddrphy_bitslip8_value <= 2'd0;
        main_gw5ddrphy_dq_i_bitslip_o_d8 <= 4'd0;
        main_gw5ddrphy_dq_o_data_d9 <= 8'd0;
        main_gw5ddrphy_dq_o_data_muxed9 <= 4'd0;
        main_gw5ddrphy_bitslip9_value <= 2'd0;
        main_gw5ddrphy_dq_i_bitslip_o_d9 <= 4'd0;
        main_gw5ddrphy_dq_o_data_d10 <= 8'd0;
        main_gw5ddrphy_dq_o_data_muxed10 <= 4'd0;
        main_gw5ddrphy_bitslip10_value <= 2'd0;
        main_gw5ddrphy_dq_i_bitslip_o_d10 <= 4'd0;
        main_gw5ddrphy_dq_o_data_d11 <= 8'd0;
        main_gw5ddrphy_dq_o_data_muxed11 <= 4'd0;
        main_gw5ddrphy_bitslip11_value <= 2'd0;
        main_gw5ddrphy_dq_i_bitslip_o_d11 <= 4'd0;
        main_gw5ddrphy_dq_o_data_d12 <= 8'd0;
        main_gw5ddrphy_dq_o_data_muxed12 <= 4'd0;
        main_gw5ddrphy_bitslip12_value <= 2'd0;
        main_gw5ddrphy_dq_i_bitslip_o_d12 <= 4'd0;
        main_gw5ddrphy_dq_o_data_d13 <= 8'd0;
        main_gw5ddrphy_dq_o_data_muxed13 <= 4'd0;
        main_gw5ddrphy_bitslip13_value <= 2'd0;
        main_gw5ddrphy_dq_i_bitslip_o_d13 <= 4'd0;
        main_gw5ddrphy_dq_o_data_d14 <= 8'd0;
        main_gw5ddrphy_dq_o_data_muxed14 <= 4'd0;
        main_gw5ddrphy_bitslip14_value <= 2'd0;
        main_gw5ddrphy_dq_i_bitslip_o_d14 <= 4'd0;
        main_gw5ddrphy_dq_o_data_d15 <= 8'd0;
        main_gw5ddrphy_dq_o_data_muxed15 <= 4'd0;
        main_gw5ddrphy_bitslip15_value <= 2'd0;
        main_gw5ddrphy_dq_i_bitslip_o_d15 <= 4'd0;
        main_gw5ddrphy_rdly2 <= 3'd0;
        main_gw5ddrphy_burstdet_d2 <= 1'd0;
        main_gw5ddrphy_dm_o_data_d2 <= 8'd0;
        main_gw5ddrphy_dm_o_data_muxed2 <= 4'd0;
        main_gw5ddrphy_dq_o_data_d16 <= 8'd0;
        main_gw5ddrphy_dq_o_data_muxed16 <= 4'd0;
        main_gw5ddrphy_bitslip16_value <= 2'd0;
        main_gw5ddrphy_dq_i_bitslip_o_d16 <= 4'd0;
        main_gw5ddrphy_dq_o_data_d17 <= 8'd0;
        main_gw5ddrphy_dq_o_data_muxed17 <= 4'd0;
        main_gw5ddrphy_bitslip17_value <= 2'd0;
        main_gw5ddrphy_dq_i_bitslip_o_d17 <= 4'd0;
        main_gw5ddrphy_dq_o_data_d18 <= 8'd0;
        main_gw5ddrphy_dq_o_data_muxed18 <= 4'd0;
        main_gw5ddrphy_bitslip18_value <= 2'd0;
        main_gw5ddrphy_dq_i_bitslip_o_d18 <= 4'd0;
        main_gw5ddrphy_dq_o_data_d19 <= 8'd0;
        main_gw5ddrphy_dq_o_data_muxed19 <= 4'd0;
        main_gw5ddrphy_bitslip19_value <= 2'd0;
        main_gw5ddrphy_dq_i_bitslip_o_d19 <= 4'd0;
        main_gw5ddrphy_dq_o_data_d20 <= 8'd0;
        main_gw5ddrphy_dq_o_data_muxed20 <= 4'd0;
        main_gw5ddrphy_bitslip20_value <= 2'd0;
        main_gw5ddrphy_dq_i_bitslip_o_d20 <= 4'd0;
        main_gw5ddrphy_dq_o_data_d21 <= 8'd0;
        main_gw5ddrphy_dq_o_data_muxed21 <= 4'd0;
        main_gw5ddrphy_bitslip21_value <= 2'd0;
        main_gw5ddrphy_dq_i_bitslip_o_d21 <= 4'd0;
        main_gw5ddrphy_dq_o_data_d22 <= 8'd0;
        main_gw5ddrphy_dq_o_data_muxed22 <= 4'd0;
        main_gw5ddrphy_bitslip22_value <= 2'd0;
        main_gw5ddrphy_dq_i_bitslip_o_d22 <= 4'd0;
        main_gw5ddrphy_dq_o_data_d23 <= 8'd0;
        main_gw5ddrphy_dq_o_data_muxed23 <= 4'd0;
        main_gw5ddrphy_bitslip23_value <= 2'd0;
        main_gw5ddrphy_dq_i_bitslip_o_d23 <= 4'd0;
        main_gw5ddrphy_rdly3 <= 3'd0;
        main_gw5ddrphy_burstdet_d3 <= 1'd0;
        main_gw5ddrphy_dm_o_data_d3 <= 8'd0;
        main_gw5ddrphy_dm_o_data_muxed3 <= 4'd0;
        main_gw5ddrphy_dq_o_data_d24 <= 8'd0;
        main_gw5ddrphy_dq_o_data_muxed24 <= 4'd0;
        main_gw5ddrphy_bitslip24_value <= 2'd0;
        main_gw5ddrphy_dq_i_bitslip_o_d24 <= 4'd0;
        main_gw5ddrphy_dq_o_data_d25 <= 8'd0;
        main_gw5ddrphy_dq_o_data_muxed25 <= 4'd0;
        main_gw5ddrphy_bitslip25_value <= 2'd0;
        main_gw5ddrphy_dq_i_bitslip_o_d25 <= 4'd0;
        main_gw5ddrphy_dq_o_data_d26 <= 8'd0;
        main_gw5ddrphy_dq_o_data_muxed26 <= 4'd0;
        main_gw5ddrphy_bitslip26_value <= 2'd0;
        main_gw5ddrphy_dq_i_bitslip_o_d26 <= 4'd0;
        main_gw5ddrphy_dq_o_data_d27 <= 8'd0;
        main_gw5ddrphy_dq_o_data_muxed27 <= 4'd0;
        main_gw5ddrphy_bitslip27_value <= 2'd0;
        main_gw5ddrphy_dq_i_bitslip_o_d27 <= 4'd0;
        main_gw5ddrphy_dq_o_data_d28 <= 8'd0;
        main_gw5ddrphy_dq_o_data_muxed28 <= 4'd0;
        main_gw5ddrphy_bitslip28_value <= 2'd0;
        main_gw5ddrphy_dq_i_bitslip_o_d28 <= 4'd0;
        main_gw5ddrphy_dq_o_data_d29 <= 8'd0;
        main_gw5ddrphy_dq_o_data_muxed29 <= 4'd0;
        main_gw5ddrphy_bitslip29_value <= 2'd0;
        main_gw5ddrphy_dq_i_bitslip_o_d29 <= 4'd0;
        main_gw5ddrphy_dq_o_data_d30 <= 8'd0;
        main_gw5ddrphy_dq_o_data_muxed30 <= 4'd0;
        main_gw5ddrphy_bitslip30_value <= 2'd0;
        main_gw5ddrphy_dq_i_bitslip_o_d30 <= 4'd0;
        main_gw5ddrphy_dq_o_data_d31 <= 8'd0;
        main_gw5ddrphy_dq_o_data_muxed31 <= 4'd0;
        main_gw5ddrphy_bitslip31_value <= 2'd0;
        main_gw5ddrphy_dq_i_bitslip_o_d31 <= 4'd0;
        main_gw5ddrphy_rddata_en_tappeddelayline0 <= 1'd0;
        main_gw5ddrphy_rddata_en_tappeddelayline1 <= 1'd0;
        main_gw5ddrphy_rddata_en_tappeddelayline2 <= 1'd0;
        main_gw5ddrphy_rddata_en_tappeddelayline3 <= 1'd0;
        main_gw5ddrphy_rddata_en_tappeddelayline4 <= 1'd0;
        main_gw5ddrphy_rddata_en_tappeddelayline5 <= 1'd0;
        main_gw5ddrphy_rddata_en_tappeddelayline6 <= 1'd0;
        main_gw5ddrphy_rddata_en_tappeddelayline7 <= 1'd0;
        main_gw5ddrphy_rddata_en_tappeddelayline8 <= 1'd0;
        main_gw5ddrphy_rddata_en_tappeddelayline9 <= 1'd0;
        main_gw5ddrphy_rddata_en_tappeddelayline10 <= 1'd0;
        main_gw5ddrphy_rddata_en_tappeddelayline11 <= 1'd0;
        main_gw5ddrphy_rddata_en_tappeddelayline12 <= 1'd0;
        main_gw5ddrphy_wrdata_en_tappeddelayline0 <= 1'd0;
        main_gw5ddrphy_wrdata_en_tappeddelayline1 <= 1'd0;
        main_gw5ddrphy_wrdata_en_tappeddelayline2 <= 1'd0;
        main_gw5ddrphy_wrdata_en_tappeddelayline3 <= 1'd0;
        main_gw5ddrphy_wrdata_en_tappeddelayline4 <= 1'd0;
        main_gw5ddrphy_wrdata_en_tappeddelayline5 <= 1'd0;
        main_gw5ddrphy_wrdata_en_tappeddelayline6 <= 1'd0;
        main_basesoc_sdram_storage <= 4'd1;
        main_basesoc_sdram_re <= 1'd0;
        main_basesoc_sdram_phaseinjector0_command_storage <= 8'd0;
        main_basesoc_sdram_phaseinjector0_command_re <= 1'd0;
        main_basesoc_sdram_phaseinjector0_address_re <= 1'd0;
        main_basesoc_sdram_phaseinjector0_baddress_re <= 1'd0;
        main_basesoc_sdram_phaseinjector0_wrdata_re <= 1'd0;
        main_basesoc_sdram_phaseinjector0_rddata_status <= 128'd0;
        main_basesoc_sdram_phaseinjector0_rddata_re <= 1'd0;
        main_basesoc_sdram_phaseinjector1_command_storage <= 8'd0;
        main_basesoc_sdram_phaseinjector1_command_re <= 1'd0;
        main_basesoc_sdram_phaseinjector1_address_re <= 1'd0;
        main_basesoc_sdram_phaseinjector1_baddress_re <= 1'd0;
        main_basesoc_sdram_phaseinjector1_wrdata_re <= 1'd0;
        main_basesoc_sdram_phaseinjector1_rddata_status <= 128'd0;
        main_basesoc_sdram_phaseinjector1_rddata_re <= 1'd0;
        main_basesoc_sdram_dfi_p0_address <= 15'd0;
        main_basesoc_sdram_dfi_p0_bank <= 3'd0;
        main_basesoc_sdram_dfi_p0_cas_n <= 1'd1;
        main_basesoc_sdram_dfi_p0_cs_n <= 1'd1;
        main_basesoc_sdram_dfi_p0_ras_n <= 1'd1;
        main_basesoc_sdram_dfi_p0_we_n <= 1'd1;
        main_basesoc_sdram_dfi_p0_wrdata_en <= 1'd0;
        main_basesoc_sdram_dfi_p0_rddata_en <= 1'd0;
        main_basesoc_sdram_dfi_p1_address <= 15'd0;
        main_basesoc_sdram_dfi_p1_bank <= 3'd0;
        main_basesoc_sdram_dfi_p1_cas_n <= 1'd1;
        main_basesoc_sdram_dfi_p1_cs_n <= 1'd1;
        main_basesoc_sdram_dfi_p1_ras_n <= 1'd1;
        main_basesoc_sdram_dfi_p1_we_n <= 1'd1;
        main_basesoc_sdram_dfi_p1_wrdata_en <= 1'd0;
        main_basesoc_sdram_dfi_p1_rddata_en <= 1'd0;
        main_basesoc_sdram_cmd_payload_a <= 15'd0;
        main_basesoc_sdram_cmd_payload_ba <= 3'd0;
        main_basesoc_sdram_cmd_payload_cas <= 1'd0;
        main_basesoc_sdram_cmd_payload_ras <= 1'd0;
        main_basesoc_sdram_cmd_payload_we <= 1'd0;
        main_basesoc_sdram_timer_count1 <= 9'd390;
        main_basesoc_sdram_postponer_req_o <= 1'd0;
        main_basesoc_sdram_postponer_count <= 1'd0;
        main_basesoc_sdram_sequencer_done1 <= 1'd0;
        main_basesoc_sdram_sequencer_counter <= 7'd0;
        main_basesoc_sdram_sequencer_count <= 1'd0;
        main_basesoc_sdram_zqcs_timer_count1 <= 26'd49999999;
        main_basesoc_sdram_zqcs_executer_done <= 1'd0;
        main_basesoc_sdram_zqcs_executer_counter <= 6'd0;
        main_basesoc_sdram_bankmachine0_level <= 4'd0;
        main_basesoc_sdram_bankmachine0_produce <= 3'd0;
        main_basesoc_sdram_bankmachine0_consume <= 3'd0;
        main_basesoc_sdram_bankmachine0_pipe_valid_source_valid <= 1'd0;
        main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_we <= 1'd0;
        main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr <= 22'd0;
        main_basesoc_sdram_bankmachine0_row <= 15'd0;
        main_basesoc_sdram_bankmachine0_row_opened <= 1'd0;
        main_basesoc_sdram_bankmachine0_twtpcon_ready <= 1'd0;
        main_basesoc_sdram_bankmachine0_twtpcon_count <= 3'd0;
        main_basesoc_sdram_bankmachine0_trccon_ready <= 1'd0;
        main_basesoc_sdram_bankmachine0_trccon_count <= 2'd0;
        main_basesoc_sdram_bankmachine0_trascon_ready <= 1'd0;
        main_basesoc_sdram_bankmachine0_trascon_count <= 2'd0;
        main_basesoc_sdram_bankmachine1_level <= 4'd0;
        main_basesoc_sdram_bankmachine1_produce <= 3'd0;
        main_basesoc_sdram_bankmachine1_consume <= 3'd0;
        main_basesoc_sdram_bankmachine1_pipe_valid_source_valid <= 1'd0;
        main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_we <= 1'd0;
        main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr <= 22'd0;
        main_basesoc_sdram_bankmachine1_row <= 15'd0;
        main_basesoc_sdram_bankmachine1_row_opened <= 1'd0;
        main_basesoc_sdram_bankmachine1_twtpcon_ready <= 1'd0;
        main_basesoc_sdram_bankmachine1_twtpcon_count <= 3'd0;
        main_basesoc_sdram_bankmachine1_trccon_ready <= 1'd0;
        main_basesoc_sdram_bankmachine1_trccon_count <= 2'd0;
        main_basesoc_sdram_bankmachine1_trascon_ready <= 1'd0;
        main_basesoc_sdram_bankmachine1_trascon_count <= 2'd0;
        main_basesoc_sdram_bankmachine2_level <= 4'd0;
        main_basesoc_sdram_bankmachine2_produce <= 3'd0;
        main_basesoc_sdram_bankmachine2_consume <= 3'd0;
        main_basesoc_sdram_bankmachine2_pipe_valid_source_valid <= 1'd0;
        main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_we <= 1'd0;
        main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr <= 22'd0;
        main_basesoc_sdram_bankmachine2_row <= 15'd0;
        main_basesoc_sdram_bankmachine2_row_opened <= 1'd0;
        main_basesoc_sdram_bankmachine2_twtpcon_ready <= 1'd0;
        main_basesoc_sdram_bankmachine2_twtpcon_count <= 3'd0;
        main_basesoc_sdram_bankmachine2_trccon_ready <= 1'd0;
        main_basesoc_sdram_bankmachine2_trccon_count <= 2'd0;
        main_basesoc_sdram_bankmachine2_trascon_ready <= 1'd0;
        main_basesoc_sdram_bankmachine2_trascon_count <= 2'd0;
        main_basesoc_sdram_bankmachine3_level <= 4'd0;
        main_basesoc_sdram_bankmachine3_produce <= 3'd0;
        main_basesoc_sdram_bankmachine3_consume <= 3'd0;
        main_basesoc_sdram_bankmachine3_pipe_valid_source_valid <= 1'd0;
        main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_we <= 1'd0;
        main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr <= 22'd0;
        main_basesoc_sdram_bankmachine3_row <= 15'd0;
        main_basesoc_sdram_bankmachine3_row_opened <= 1'd0;
        main_basesoc_sdram_bankmachine3_twtpcon_ready <= 1'd0;
        main_basesoc_sdram_bankmachine3_twtpcon_count <= 3'd0;
        main_basesoc_sdram_bankmachine3_trccon_ready <= 1'd0;
        main_basesoc_sdram_bankmachine3_trccon_count <= 2'd0;
        main_basesoc_sdram_bankmachine3_trascon_ready <= 1'd0;
        main_basesoc_sdram_bankmachine3_trascon_count <= 2'd0;
        main_basesoc_sdram_bankmachine4_level <= 4'd0;
        main_basesoc_sdram_bankmachine4_produce <= 3'd0;
        main_basesoc_sdram_bankmachine4_consume <= 3'd0;
        main_basesoc_sdram_bankmachine4_pipe_valid_source_valid <= 1'd0;
        main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_we <= 1'd0;
        main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr <= 22'd0;
        main_basesoc_sdram_bankmachine4_row <= 15'd0;
        main_basesoc_sdram_bankmachine4_row_opened <= 1'd0;
        main_basesoc_sdram_bankmachine4_twtpcon_ready <= 1'd0;
        main_basesoc_sdram_bankmachine4_twtpcon_count <= 3'd0;
        main_basesoc_sdram_bankmachine4_trccon_ready <= 1'd0;
        main_basesoc_sdram_bankmachine4_trccon_count <= 2'd0;
        main_basesoc_sdram_bankmachine4_trascon_ready <= 1'd0;
        main_basesoc_sdram_bankmachine4_trascon_count <= 2'd0;
        main_basesoc_sdram_bankmachine5_level <= 4'd0;
        main_basesoc_sdram_bankmachine5_produce <= 3'd0;
        main_basesoc_sdram_bankmachine5_consume <= 3'd0;
        main_basesoc_sdram_bankmachine5_pipe_valid_source_valid <= 1'd0;
        main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_we <= 1'd0;
        main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr <= 22'd0;
        main_basesoc_sdram_bankmachine5_row <= 15'd0;
        main_basesoc_sdram_bankmachine5_row_opened <= 1'd0;
        main_basesoc_sdram_bankmachine5_twtpcon_ready <= 1'd0;
        main_basesoc_sdram_bankmachine5_twtpcon_count <= 3'd0;
        main_basesoc_sdram_bankmachine5_trccon_ready <= 1'd0;
        main_basesoc_sdram_bankmachine5_trccon_count <= 2'd0;
        main_basesoc_sdram_bankmachine5_trascon_ready <= 1'd0;
        main_basesoc_sdram_bankmachine5_trascon_count <= 2'd0;
        main_basesoc_sdram_bankmachine6_level <= 4'd0;
        main_basesoc_sdram_bankmachine6_produce <= 3'd0;
        main_basesoc_sdram_bankmachine6_consume <= 3'd0;
        main_basesoc_sdram_bankmachine6_pipe_valid_source_valid <= 1'd0;
        main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_we <= 1'd0;
        main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr <= 22'd0;
        main_basesoc_sdram_bankmachine6_row <= 15'd0;
        main_basesoc_sdram_bankmachine6_row_opened <= 1'd0;
        main_basesoc_sdram_bankmachine6_twtpcon_ready <= 1'd0;
        main_basesoc_sdram_bankmachine6_twtpcon_count <= 3'd0;
        main_basesoc_sdram_bankmachine6_trccon_ready <= 1'd0;
        main_basesoc_sdram_bankmachine6_trccon_count <= 2'd0;
        main_basesoc_sdram_bankmachine6_trascon_ready <= 1'd0;
        main_basesoc_sdram_bankmachine6_trascon_count <= 2'd0;
        main_basesoc_sdram_bankmachine7_level <= 4'd0;
        main_basesoc_sdram_bankmachine7_produce <= 3'd0;
        main_basesoc_sdram_bankmachine7_consume <= 3'd0;
        main_basesoc_sdram_bankmachine7_pipe_valid_source_valid <= 1'd0;
        main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_we <= 1'd0;
        main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr <= 22'd0;
        main_basesoc_sdram_bankmachine7_row <= 15'd0;
        main_basesoc_sdram_bankmachine7_row_opened <= 1'd0;
        main_basesoc_sdram_bankmachine7_twtpcon_ready <= 1'd0;
        main_basesoc_sdram_bankmachine7_twtpcon_count <= 3'd0;
        main_basesoc_sdram_bankmachine7_trccon_ready <= 1'd0;
        main_basesoc_sdram_bankmachine7_trccon_count <= 2'd0;
        main_basesoc_sdram_bankmachine7_trascon_ready <= 1'd0;
        main_basesoc_sdram_bankmachine7_trascon_count <= 2'd0;
        main_basesoc_sdram_choose_cmd_grant <= 3'd0;
        main_basesoc_sdram_choose_req_grant <= 3'd0;
        main_basesoc_sdram_trrdcon_ready <= 1'd0;
        main_basesoc_sdram_trrdcon_count <= 1'd0;
        main_basesoc_sdram_tfawcon_ready <= 1'd1;
        main_basesoc_sdram_tfawcon_window <= 3'd0;
        main_basesoc_sdram_tccdcon_ready <= 1'd0;
        main_basesoc_sdram_tccdcon_count <= 1'd0;
        main_basesoc_sdram_twtrcon_ready <= 1'd0;
        main_basesoc_sdram_twtrcon_count <= 3'd0;
        main_basesoc_sdram_time0 <= 5'd0;
        main_basesoc_sdram_time1 <= 4'd0;
        main_basesoc_aborted <= 1'd0;
        main_storage <= 6'd0;
        main_re <= 1'd0;
        main_chaser <= 6'd0;
        main_mode <= 1'd0;
        main_count <= 22'd4166666;
        builder_interface1_re <= 1'd0;
        builder_interface1_we <= 1'd0;
        builder_grant <= 1'd0;
        builder_slave_sel_r <= 4'd0;
        builder_count <= 20'd1000000;
        builder_csr_bankarray_sel_r <= 1'd0;
        builder_rs232phytx_state <= 1'd0;
        builder_rs232phyrx_state <= 1'd0;
        builder_refresher_state <= 2'd0;
        builder_bankmachine0_state <= 3'd0;
        builder_bankmachine1_state <= 3'd0;
        builder_bankmachine2_state <= 3'd0;
        builder_bankmachine3_state <= 3'd0;
        builder_bankmachine4_state <= 3'd0;
        builder_bankmachine5_state <= 3'd0;
        builder_bankmachine6_state <= 3'd0;
        builder_bankmachine7_state <= 3'd0;
        builder_multiplexer_state <= 4'd0;
        builder_new_master_wdata_ready0 <= 1'd0;
        builder_new_master_wdata_ready1 <= 1'd0;
        builder_new_master_wdata_ready2 <= 1'd0;
        builder_new_master_wdata_ready3 <= 1'd0;
        builder_new_master_rdata_valid0 <= 1'd0;
        builder_new_master_rdata_valid1 <= 1'd0;
        builder_new_master_rdata_valid2 <= 1'd0;
        builder_new_master_rdata_valid3 <= 1'd0;
        builder_new_master_rdata_valid4 <= 1'd0;
        builder_new_master_rdata_valid5 <= 1'd0;
        builder_new_master_rdata_valid6 <= 1'd0;
        builder_new_master_rdata_valid7 <= 1'd0;
        builder_new_master_rdata_valid8 <= 1'd0;
        builder_new_master_rdata_valid9 <= 1'd0;
        builder_new_master_rdata_valid10 <= 1'd0;
        builder_new_master_rdata_valid11 <= 1'd0;
        builder_new_master_rdata_valid12 <= 1'd0;
        builder_new_master_rdata_valid13 <= 1'd0;
        builder_litedramwishbone2native_state <= 2'd0;
        builder_wishbone2csr_state <= 2'd0;
    end
    builder_multiregimpl0_regs0 <= serial_rx;
    builder_multiregimpl0_regs1 <= builder_multiregimpl0_regs0;
end


//------------------------------------------------------------------------------
// Specialized Logic
//------------------------------------------------------------------------------

//------------------------------------------------------------------------------
// Instance DHCE of DHCE Module.
//------------------------------------------------------------------------------
DHCE DHCE(
	// Inputs.
	.CEN    (main_crg_stop),
	.CLKIN  (sys2x_i_clk),

	// Outputs.
	.CLKOUT (sys2x_clk)
);

//------------------------------------------------------------------------------
// Memory rom: 6947-words x 32-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: ---- | 
reg [31:0] rom[0:6946];
initial begin
	$readmemh("sipeed_tang_mega_138k_pro_rom.init", rom);
end
reg [31:0] rom_dat0;
always @(posedge sys_clk) begin
	rom_dat0 <= rom[main_basesoc_basesoc_adr];
end
assign main_basesoc_basesoc_dat_r = rom_dat0;


//------------------------------------------------------------------------------
// Memory sram: 2048-words x 32-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [31:0] sram[0:2047];
initial begin
	$readmemh("sipeed_tang_mega_138k_pro_sram.init", sram);
end
reg [10:0] sram_adr0;
always @(posedge sys_clk) begin
	if (main_basesoc_ram_we[0])
		sram[main_basesoc_ram_adr][7:0] <= main_basesoc_ram_dat_w[7:0];
	if (main_basesoc_ram_we[1])
		sram[main_basesoc_ram_adr][15:8] <= main_basesoc_ram_dat_w[15:8];
	if (main_basesoc_ram_we[2])
		sram[main_basesoc_ram_adr][23:16] <= main_basesoc_ram_dat_w[23:16];
	if (main_basesoc_ram_we[3])
		sram[main_basesoc_ram_adr][31:24] <= main_basesoc_ram_dat_w[31:24];
	sram_adr0 <= main_basesoc_ram_adr;
end
assign main_basesoc_ram_dat_r = sram[sram_adr0];


//------------------------------------------------------------------------------
// Memory mem: 52-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: ---- | 
reg [7:0] mem[0:51];
initial begin
	$readmemh("sipeed_tang_mega_138k_pro_mem.init", mem);
end
reg [5:0] mem_adr0;
always @(posedge sys_clk) begin
	mem_adr0 <= builder_csr_bankarray_adr;
end
assign builder_csr_bankarray_dat_r = mem[mem_adr0];


//------------------------------------------------------------------------------
// Memory storage: 16-words x 10-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 10 
// Port 1 | Read: Sync  | Write: ---- | 
reg [9:0] storage[0:15];
reg [9:0] storage_dat0;
reg [9:0] storage_dat1;
always @(posedge sys_clk) begin
	if (main_basesoc_uart_tx_fifo_wrport_we)
		storage[main_basesoc_uart_tx_fifo_wrport_adr] <= main_basesoc_uart_tx_fifo_wrport_dat_w;
	storage_dat0 <= storage[main_basesoc_uart_tx_fifo_wrport_adr];
end
always @(posedge sys_clk) begin
	if (main_basesoc_uart_tx_fifo_rdport_re)
		storage_dat1 <= storage[main_basesoc_uart_tx_fifo_rdport_adr];
end
assign main_basesoc_uart_tx_fifo_wrport_dat_r = storage_dat0;
assign main_basesoc_uart_tx_fifo_rdport_dat_r = storage_dat1;


//------------------------------------------------------------------------------
// Memory storage_1: 16-words x 10-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 10 
// Port 1 | Read: Sync  | Write: ---- | 
reg [9:0] storage_1[0:15];
reg [9:0] storage_1_dat0;
reg [9:0] storage_1_dat1;
always @(posedge sys_clk) begin
	if (main_basesoc_uart_rx_fifo_wrport_we)
		storage_1[main_basesoc_uart_rx_fifo_wrport_adr] <= main_basesoc_uart_rx_fifo_wrport_dat_w;
	storage_1_dat0 <= storage_1[main_basesoc_uart_rx_fifo_wrport_adr];
end
always @(posedge sys_clk) begin
	if (main_basesoc_uart_rx_fifo_rdport_re)
		storage_1_dat1 <= storage_1[main_basesoc_uart_rx_fifo_rdport_adr];
end
assign main_basesoc_uart_rx_fifo_wrport_dat_r = storage_1_dat0;
assign main_basesoc_uart_rx_fifo_rdport_dat_r = storage_1_dat1;


//------------------------------------------------------------------------------
// Instance DDRDLL of DDRDLL Module.
//------------------------------------------------------------------------------
DDRDLL #(
	// Parameters.
	.SCAL_EN ("false")
) DDRDLL (
	// Inputs.
	.CLKIN    (sys2x_clk),
	.RESET    (init_rst),
	.STOP     (main_gw5ddrphy_freeze),
	.UPDNCNTL ((~main_gw5ddrphy_update)),

	// Outputs.
	.LOCK     (main_gw5ddrphy_lock0),
	.STEP     (main_gw5ddrphy_delay1)
);

//------------------------------------------------------------------------------
// Instance OSER4 of OSER4 Module.
//------------------------------------------------------------------------------
OSER4 #(
	// Parameters.
	.TXCLK_POL (1'd0)
) OSER4 (
	// Inputs.
	.D0    (1'd0),
	.D1    (1'd1),
	.D2    (1'd0),
	.D3    (1'd1),
	.FCLK  (sys2x_clk),
	.PCLK  (sys_clk),
	.RESET (sys_rst),
	.TX0   (1'd0),
	.TX1   (1'd0),

	// Outputs.
	.Q0    (main_gw5ddrphy_pad_oddrx2f0),
	.Q1    (main_gw5ddrphy0)
);

//------------------------------------------------------------------------------
// Instance IODELAY of IODELAY Module.
//------------------------------------------------------------------------------
IODELAY #(
	// Parameters.
	.ADAPT_EN     ("FALSE"),
	.C_STATIC_DLY (1'd0),
	.DYN_DLY_EN   ("FALSE")
) IODELAY (
	// Inputs.
	.DI      (main_gw5ddrphy_pad_oddrx2f0),
	.DLYSTEP (8'd0),
	.SDTAP   (1'd0),
	.VALUE   (1'd0),

	// Outputs.
	.DF      (main_gw5ddrphy1),
	.DO      (main_gw5ddrphy_pad_clk)
);

//------------------------------------------------------------------------------
// Instance ELVDS_OBUF of ELVDS_OBUF Module.
//------------------------------------------------------------------------------
ELVDS_OBUF ELVDS_OBUF(
	// Inputs.
	.I  (main_gw5ddrphy_pad_clk),

	// Outputs.
	.O  (ddram_clk_p),
	.OB (ddram_clk_n)
);

//------------------------------------------------------------------------------
// Instance OSER4_1 of OSER4 Module.
//------------------------------------------------------------------------------
OSER4 #(
	// Parameters.
	.TXCLK_POL (1'd0)
) OSER4_1 (
	// Inputs.
	.D0    (main_gw5ddrphy_dfi_p0_reset_n),
	.D1    (main_gw5ddrphy_dfi_p0_reset_n),
	.D2    (main_gw5ddrphy_dfi_p1_reset_n),
	.D3    (main_gw5ddrphy_dfi_p1_reset_n),
	.FCLK  (sys2x_clk),
	.PCLK  (sys_clk),
	.RESET (sys_rst),
	.TX0   (1'd0),
	.TX1   (1'd0),

	// Outputs.
	.Q0    (main_gw5ddrphy_pad_oddrx2f1),
	.Q1    (main_gw5ddrphy2)
);

//------------------------------------------------------------------------------
// Instance IODELAY_1 of IODELAY Module.
//------------------------------------------------------------------------------
IODELAY #(
	// Parameters.
	.ADAPT_EN     ("FALSE"),
	.C_STATIC_DLY (1'd0),
	.DYN_DLY_EN   ("FALSE")
) IODELAY_1 (
	// Inputs.
	.DI      (main_gw5ddrphy_pad_oddrx2f1),
	.DLYSTEP (8'd0),
	.SDTAP   (1'd0),
	.VALUE   (1'd0),

	// Outputs.
	.DF      (main_gw5ddrphy3),
	.DO      (ddram_reset_n)
);

//------------------------------------------------------------------------------
// Instance OSER4_2 of OSER4 Module.
//------------------------------------------------------------------------------
OSER4 #(
	// Parameters.
	.TXCLK_POL (1'd0)
) OSER4_2 (
	// Inputs.
	.D0    (main_gw5ddrphy_dfi_p0_cs_n),
	.D1    (main_gw5ddrphy_dfi_p0_cs_n),
	.D2    (main_gw5ddrphy_dfi_p1_cs_n),
	.D3    (main_gw5ddrphy_dfi_p1_cs_n),
	.FCLK  (sys2x_clk),
	.PCLK  (sys_clk),
	.RESET (sys_rst),
	.TX0   (1'd0),
	.TX1   (1'd0),

	// Outputs.
	.Q0    (main_gw5ddrphy_pad_oddrx2f2),
	.Q1    (main_gw5ddrphy4)
);

//------------------------------------------------------------------------------
// Instance IODELAY_2 of IODELAY Module.
//------------------------------------------------------------------------------
IODELAY #(
	// Parameters.
	.ADAPT_EN     ("FALSE"),
	.C_STATIC_DLY (1'd0),
	.DYN_DLY_EN   ("FALSE")
) IODELAY_2 (
	// Inputs.
	.DI      (main_gw5ddrphy_pad_oddrx2f2),
	.DLYSTEP (8'd0),
	.SDTAP   (1'd0),
	.VALUE   (1'd0),

	// Outputs.
	.DF      (main_gw5ddrphy5),
	.DO      (ddram_cs_n)
);

//------------------------------------------------------------------------------
// Instance OSER4_3 of OSER4 Module.
//------------------------------------------------------------------------------
OSER4 #(
	// Parameters.
	.TXCLK_POL (1'd0)
) OSER4_3 (
	// Inputs.
	.D0    (main_gw5ddrphy_dfi_p0_address[0]),
	.D1    (main_gw5ddrphy_dfi_p0_address[0]),
	.D2    (main_gw5ddrphy_dfi_p1_address[0]),
	.D3    (main_gw5ddrphy_dfi_p1_address[0]),
	.FCLK  (sys2x_clk),
	.PCLK  (sys_clk),
	.RESET (sys_rst),
	.TX0   (1'd0),
	.TX1   (1'd0),

	// Outputs.
	.Q0    (main_gw5ddrphy_pad_oddrx2f3),
	.Q1    (main_gw5ddrphy6)
);

//------------------------------------------------------------------------------
// Instance IODELAY_3 of IODELAY Module.
//------------------------------------------------------------------------------
IODELAY #(
	// Parameters.
	.ADAPT_EN     ("FALSE"),
	.C_STATIC_DLY (1'd0),
	.DYN_DLY_EN   ("FALSE")
) IODELAY_3 (
	// Inputs.
	.DI      (main_gw5ddrphy_pad_oddrx2f3),
	.DLYSTEP (8'd0),
	.SDTAP   (1'd0),
	.VALUE   (1'd0),

	// Outputs.
	.DF      (main_gw5ddrphy7),
	.DO      (ddram_a[0])
);

//------------------------------------------------------------------------------
// Instance OSER4_4 of OSER4 Module.
//------------------------------------------------------------------------------
OSER4 #(
	// Parameters.
	.TXCLK_POL (1'd0)
) OSER4_4 (
	// Inputs.
	.D0    (main_gw5ddrphy_dfi_p0_address[1]),
	.D1    (main_gw5ddrphy_dfi_p0_address[1]),
	.D2    (main_gw5ddrphy_dfi_p1_address[1]),
	.D3    (main_gw5ddrphy_dfi_p1_address[1]),
	.FCLK  (sys2x_clk),
	.PCLK  (sys_clk),
	.RESET (sys_rst),
	.TX0   (1'd0),
	.TX1   (1'd0),

	// Outputs.
	.Q0    (main_gw5ddrphy_pad_oddrx2f4),
	.Q1    (main_gw5ddrphy8)
);

//------------------------------------------------------------------------------
// Instance IODELAY_4 of IODELAY Module.
//------------------------------------------------------------------------------
IODELAY #(
	// Parameters.
	.ADAPT_EN     ("FALSE"),
	.C_STATIC_DLY (1'd0),
	.DYN_DLY_EN   ("FALSE")
) IODELAY_4 (
	// Inputs.
	.DI      (main_gw5ddrphy_pad_oddrx2f4),
	.DLYSTEP (8'd0),
	.SDTAP   (1'd0),
	.VALUE   (1'd0),

	// Outputs.
	.DF      (main_gw5ddrphy9),
	.DO      (ddram_a[1])
);

//------------------------------------------------------------------------------
// Instance OSER4_5 of OSER4 Module.
//------------------------------------------------------------------------------
OSER4 #(
	// Parameters.
	.TXCLK_POL (1'd0)
) OSER4_5 (
	// Inputs.
	.D0    (main_gw5ddrphy_dfi_p0_address[2]),
	.D1    (main_gw5ddrphy_dfi_p0_address[2]),
	.D2    (main_gw5ddrphy_dfi_p1_address[2]),
	.D3    (main_gw5ddrphy_dfi_p1_address[2]),
	.FCLK  (sys2x_clk),
	.PCLK  (sys_clk),
	.RESET (sys_rst),
	.TX0   (1'd0),
	.TX1   (1'd0),

	// Outputs.
	.Q0    (main_gw5ddrphy_pad_oddrx2f5),
	.Q1    (main_gw5ddrphy10)
);

//------------------------------------------------------------------------------
// Instance IODELAY_5 of IODELAY Module.
//------------------------------------------------------------------------------
IODELAY #(
	// Parameters.
	.ADAPT_EN     ("FALSE"),
	.C_STATIC_DLY (1'd0),
	.DYN_DLY_EN   ("FALSE")
) IODELAY_5 (
	// Inputs.
	.DI      (main_gw5ddrphy_pad_oddrx2f5),
	.DLYSTEP (8'd0),
	.SDTAP   (1'd0),
	.VALUE   (1'd0),

	// Outputs.
	.DF      (main_gw5ddrphy11),
	.DO      (ddram_a[2])
);

//------------------------------------------------------------------------------
// Instance OSER4_6 of OSER4 Module.
//------------------------------------------------------------------------------
OSER4 #(
	// Parameters.
	.TXCLK_POL (1'd0)
) OSER4_6 (
	// Inputs.
	.D0    (main_gw5ddrphy_dfi_p0_address[3]),
	.D1    (main_gw5ddrphy_dfi_p0_address[3]),
	.D2    (main_gw5ddrphy_dfi_p1_address[3]),
	.D3    (main_gw5ddrphy_dfi_p1_address[3]),
	.FCLK  (sys2x_clk),
	.PCLK  (sys_clk),
	.RESET (sys_rst),
	.TX0   (1'd0),
	.TX1   (1'd0),

	// Outputs.
	.Q0    (main_gw5ddrphy_pad_oddrx2f6),
	.Q1    (main_gw5ddrphy12)
);

//------------------------------------------------------------------------------
// Instance IODELAY_6 of IODELAY Module.
//------------------------------------------------------------------------------
IODELAY #(
	// Parameters.
	.ADAPT_EN     ("FALSE"),
	.C_STATIC_DLY (1'd0),
	.DYN_DLY_EN   ("FALSE")
) IODELAY_6 (
	// Inputs.
	.DI      (main_gw5ddrphy_pad_oddrx2f6),
	.DLYSTEP (8'd0),
	.SDTAP   (1'd0),
	.VALUE   (1'd0),

	// Outputs.
	.DF      (main_gw5ddrphy13),
	.DO      (ddram_a[3])
);

//------------------------------------------------------------------------------
// Instance OSER4_7 of OSER4 Module.
//------------------------------------------------------------------------------
OSER4 #(
	// Parameters.
	.TXCLK_POL (1'd0)
) OSER4_7 (
	// Inputs.
	.D0    (main_gw5ddrphy_dfi_p0_address[4]),
	.D1    (main_gw5ddrphy_dfi_p0_address[4]),
	.D2    (main_gw5ddrphy_dfi_p1_address[4]),
	.D3    (main_gw5ddrphy_dfi_p1_address[4]),
	.FCLK  (sys2x_clk),
	.PCLK  (sys_clk),
	.RESET (sys_rst),
	.TX0   (1'd0),
	.TX1   (1'd0),

	// Outputs.
	.Q0    (main_gw5ddrphy_pad_oddrx2f7),
	.Q1    (main_gw5ddrphy14)
);

//------------------------------------------------------------------------------
// Instance IODELAY_7 of IODELAY Module.
//------------------------------------------------------------------------------
IODELAY #(
	// Parameters.
	.ADAPT_EN     ("FALSE"),
	.C_STATIC_DLY (1'd0),
	.DYN_DLY_EN   ("FALSE")
) IODELAY_7 (
	// Inputs.
	.DI      (main_gw5ddrphy_pad_oddrx2f7),
	.DLYSTEP (8'd0),
	.SDTAP   (1'd0),
	.VALUE   (1'd0),

	// Outputs.
	.DF      (main_gw5ddrphy15),
	.DO      (ddram_a[4])
);

//------------------------------------------------------------------------------
// Instance OSER4_8 of OSER4 Module.
//------------------------------------------------------------------------------
OSER4 #(
	// Parameters.
	.TXCLK_POL (1'd0)
) OSER4_8 (
	// Inputs.
	.D0    (main_gw5ddrphy_dfi_p0_address[5]),
	.D1    (main_gw5ddrphy_dfi_p0_address[5]),
	.D2    (main_gw5ddrphy_dfi_p1_address[5]),
	.D3    (main_gw5ddrphy_dfi_p1_address[5]),
	.FCLK  (sys2x_clk),
	.PCLK  (sys_clk),
	.RESET (sys_rst),
	.TX0   (1'd0),
	.TX1   (1'd0),

	// Outputs.
	.Q0    (main_gw5ddrphy_pad_oddrx2f8),
	.Q1    (main_gw5ddrphy16)
);

//------------------------------------------------------------------------------
// Instance IODELAY_8 of IODELAY Module.
//------------------------------------------------------------------------------
IODELAY #(
	// Parameters.
	.ADAPT_EN     ("FALSE"),
	.C_STATIC_DLY (1'd0),
	.DYN_DLY_EN   ("FALSE")
) IODELAY_8 (
	// Inputs.
	.DI      (main_gw5ddrphy_pad_oddrx2f8),
	.DLYSTEP (8'd0),
	.SDTAP   (1'd0),
	.VALUE   (1'd0),

	// Outputs.
	.DF      (main_gw5ddrphy17),
	.DO      (ddram_a[5])
);

//------------------------------------------------------------------------------
// Instance OSER4_9 of OSER4 Module.
//------------------------------------------------------------------------------
OSER4 #(
	// Parameters.
	.TXCLK_POL (1'd0)
) OSER4_9 (
	// Inputs.
	.D0    (main_gw5ddrphy_dfi_p0_address[6]),
	.D1    (main_gw5ddrphy_dfi_p0_address[6]),
	.D2    (main_gw5ddrphy_dfi_p1_address[6]),
	.D3    (main_gw5ddrphy_dfi_p1_address[6]),
	.FCLK  (sys2x_clk),
	.PCLK  (sys_clk),
	.RESET (sys_rst),
	.TX0   (1'd0),
	.TX1   (1'd0),

	// Outputs.
	.Q0    (main_gw5ddrphy_pad_oddrx2f9),
	.Q1    (main_gw5ddrphy18)
);

//------------------------------------------------------------------------------
// Instance IODELAY_9 of IODELAY Module.
//------------------------------------------------------------------------------
IODELAY #(
	// Parameters.
	.ADAPT_EN     ("FALSE"),
	.C_STATIC_DLY (1'd0),
	.DYN_DLY_EN   ("FALSE")
) IODELAY_9 (
	// Inputs.
	.DI      (main_gw5ddrphy_pad_oddrx2f9),
	.DLYSTEP (8'd0),
	.SDTAP   (1'd0),
	.VALUE   (1'd0),

	// Outputs.
	.DF      (main_gw5ddrphy19),
	.DO      (ddram_a[6])
);

//------------------------------------------------------------------------------
// Instance OSER4_10 of OSER4 Module.
//------------------------------------------------------------------------------
OSER4 #(
	// Parameters.
	.TXCLK_POL (1'd0)
) OSER4_10 (
	// Inputs.
	.D0    (main_gw5ddrphy_dfi_p0_address[7]),
	.D1    (main_gw5ddrphy_dfi_p0_address[7]),
	.D2    (main_gw5ddrphy_dfi_p1_address[7]),
	.D3    (main_gw5ddrphy_dfi_p1_address[7]),
	.FCLK  (sys2x_clk),
	.PCLK  (sys_clk),
	.RESET (sys_rst),
	.TX0   (1'd0),
	.TX1   (1'd0),

	// Outputs.
	.Q0    (main_gw5ddrphy_pad_oddrx2f10),
	.Q1    (main_gw5ddrphy20)
);

//------------------------------------------------------------------------------
// Instance IODELAY_10 of IODELAY Module.
//------------------------------------------------------------------------------
IODELAY #(
	// Parameters.
	.ADAPT_EN     ("FALSE"),
	.C_STATIC_DLY (1'd0),
	.DYN_DLY_EN   ("FALSE")
) IODELAY_10 (
	// Inputs.
	.DI      (main_gw5ddrphy_pad_oddrx2f10),
	.DLYSTEP (8'd0),
	.SDTAP   (1'd0),
	.VALUE   (1'd0),

	// Outputs.
	.DF      (main_gw5ddrphy21),
	.DO      (ddram_a[7])
);

//------------------------------------------------------------------------------
// Instance OSER4_11 of OSER4 Module.
//------------------------------------------------------------------------------
OSER4 #(
	// Parameters.
	.TXCLK_POL (1'd0)
) OSER4_11 (
	// Inputs.
	.D0    (main_gw5ddrphy_dfi_p0_address[8]),
	.D1    (main_gw5ddrphy_dfi_p0_address[8]),
	.D2    (main_gw5ddrphy_dfi_p1_address[8]),
	.D3    (main_gw5ddrphy_dfi_p1_address[8]),
	.FCLK  (sys2x_clk),
	.PCLK  (sys_clk),
	.RESET (sys_rst),
	.TX0   (1'd0),
	.TX1   (1'd0),

	// Outputs.
	.Q0    (main_gw5ddrphy_pad_oddrx2f11),
	.Q1    (main_gw5ddrphy22)
);

//------------------------------------------------------------------------------
// Instance IODELAY_11 of IODELAY Module.
//------------------------------------------------------------------------------
IODELAY #(
	// Parameters.
	.ADAPT_EN     ("FALSE"),
	.C_STATIC_DLY (1'd0),
	.DYN_DLY_EN   ("FALSE")
) IODELAY_11 (
	// Inputs.
	.DI      (main_gw5ddrphy_pad_oddrx2f11),
	.DLYSTEP (8'd0),
	.SDTAP   (1'd0),
	.VALUE   (1'd0),

	// Outputs.
	.DF      (main_gw5ddrphy23),
	.DO      (ddram_a[8])
);

//------------------------------------------------------------------------------
// Instance OSER4_12 of OSER4 Module.
//------------------------------------------------------------------------------
OSER4 #(
	// Parameters.
	.TXCLK_POL (1'd0)
) OSER4_12 (
	// Inputs.
	.D0    (main_gw5ddrphy_dfi_p0_address[9]),
	.D1    (main_gw5ddrphy_dfi_p0_address[9]),
	.D2    (main_gw5ddrphy_dfi_p1_address[9]),
	.D3    (main_gw5ddrphy_dfi_p1_address[9]),
	.FCLK  (sys2x_clk),
	.PCLK  (sys_clk),
	.RESET (sys_rst),
	.TX0   (1'd0),
	.TX1   (1'd0),

	// Outputs.
	.Q0    (main_gw5ddrphy_pad_oddrx2f12),
	.Q1    (main_gw5ddrphy24)
);

//------------------------------------------------------------------------------
// Instance IODELAY_12 of IODELAY Module.
//------------------------------------------------------------------------------
IODELAY #(
	// Parameters.
	.ADAPT_EN     ("FALSE"),
	.C_STATIC_DLY (1'd0),
	.DYN_DLY_EN   ("FALSE")
) IODELAY_12 (
	// Inputs.
	.DI      (main_gw5ddrphy_pad_oddrx2f12),
	.DLYSTEP (8'd0),
	.SDTAP   (1'd0),
	.VALUE   (1'd0),

	// Outputs.
	.DF      (main_gw5ddrphy25),
	.DO      (ddram_a[9])
);

//------------------------------------------------------------------------------
// Instance OSER4_13 of OSER4 Module.
//------------------------------------------------------------------------------
OSER4 #(
	// Parameters.
	.TXCLK_POL (1'd0)
) OSER4_13 (
	// Inputs.
	.D0    (main_gw5ddrphy_dfi_p0_address[10]),
	.D1    (main_gw5ddrphy_dfi_p0_address[10]),
	.D2    (main_gw5ddrphy_dfi_p1_address[10]),
	.D3    (main_gw5ddrphy_dfi_p1_address[10]),
	.FCLK  (sys2x_clk),
	.PCLK  (sys_clk),
	.RESET (sys_rst),
	.TX0   (1'd0),
	.TX1   (1'd0),

	// Outputs.
	.Q0    (main_gw5ddrphy_pad_oddrx2f13),
	.Q1    (main_gw5ddrphy26)
);

//------------------------------------------------------------------------------
// Instance IODELAY_13 of IODELAY Module.
//------------------------------------------------------------------------------
IODELAY #(
	// Parameters.
	.ADAPT_EN     ("FALSE"),
	.C_STATIC_DLY (1'd0),
	.DYN_DLY_EN   ("FALSE")
) IODELAY_13 (
	// Inputs.
	.DI      (main_gw5ddrphy_pad_oddrx2f13),
	.DLYSTEP (8'd0),
	.SDTAP   (1'd0),
	.VALUE   (1'd0),

	// Outputs.
	.DF      (main_gw5ddrphy27),
	.DO      (ddram_a[10])
);

//------------------------------------------------------------------------------
// Instance OSER4_14 of OSER4 Module.
//------------------------------------------------------------------------------
OSER4 #(
	// Parameters.
	.TXCLK_POL (1'd0)
) OSER4_14 (
	// Inputs.
	.D0    (main_gw5ddrphy_dfi_p0_address[11]),
	.D1    (main_gw5ddrphy_dfi_p0_address[11]),
	.D2    (main_gw5ddrphy_dfi_p1_address[11]),
	.D3    (main_gw5ddrphy_dfi_p1_address[11]),
	.FCLK  (sys2x_clk),
	.PCLK  (sys_clk),
	.RESET (sys_rst),
	.TX0   (1'd0),
	.TX1   (1'd0),

	// Outputs.
	.Q0    (main_gw5ddrphy_pad_oddrx2f14),
	.Q1    (main_gw5ddrphy28)
);

//------------------------------------------------------------------------------
// Instance IODELAY_14 of IODELAY Module.
//------------------------------------------------------------------------------
IODELAY #(
	// Parameters.
	.ADAPT_EN     ("FALSE"),
	.C_STATIC_DLY (1'd0),
	.DYN_DLY_EN   ("FALSE")
) IODELAY_14 (
	// Inputs.
	.DI      (main_gw5ddrphy_pad_oddrx2f14),
	.DLYSTEP (8'd0),
	.SDTAP   (1'd0),
	.VALUE   (1'd0),

	// Outputs.
	.DF      (main_gw5ddrphy29),
	.DO      (ddram_a[11])
);

//------------------------------------------------------------------------------
// Instance OSER4_15 of OSER4 Module.
//------------------------------------------------------------------------------
OSER4 #(
	// Parameters.
	.TXCLK_POL (1'd0)
) OSER4_15 (
	// Inputs.
	.D0    (main_gw5ddrphy_dfi_p0_address[12]),
	.D1    (main_gw5ddrphy_dfi_p0_address[12]),
	.D2    (main_gw5ddrphy_dfi_p1_address[12]),
	.D3    (main_gw5ddrphy_dfi_p1_address[12]),
	.FCLK  (sys2x_clk),
	.PCLK  (sys_clk),
	.RESET (sys_rst),
	.TX0   (1'd0),
	.TX1   (1'd0),

	// Outputs.
	.Q0    (main_gw5ddrphy_pad_oddrx2f15),
	.Q1    (main_gw5ddrphy30)
);

//------------------------------------------------------------------------------
// Instance IODELAY_15 of IODELAY Module.
//------------------------------------------------------------------------------
IODELAY #(
	// Parameters.
	.ADAPT_EN     ("FALSE"),
	.C_STATIC_DLY (1'd0),
	.DYN_DLY_EN   ("FALSE")
) IODELAY_15 (
	// Inputs.
	.DI      (main_gw5ddrphy_pad_oddrx2f15),
	.DLYSTEP (8'd0),
	.SDTAP   (1'd0),
	.VALUE   (1'd0),

	// Outputs.
	.DF      (main_gw5ddrphy31),
	.DO      (ddram_a[12])
);

//------------------------------------------------------------------------------
// Instance OSER4_16 of OSER4 Module.
//------------------------------------------------------------------------------
OSER4 #(
	// Parameters.
	.TXCLK_POL (1'd0)
) OSER4_16 (
	// Inputs.
	.D0    (main_gw5ddrphy_dfi_p0_address[13]),
	.D1    (main_gw5ddrphy_dfi_p0_address[13]),
	.D2    (main_gw5ddrphy_dfi_p1_address[13]),
	.D3    (main_gw5ddrphy_dfi_p1_address[13]),
	.FCLK  (sys2x_clk),
	.PCLK  (sys_clk),
	.RESET (sys_rst),
	.TX0   (1'd0),
	.TX1   (1'd0),

	// Outputs.
	.Q0    (main_gw5ddrphy_pad_oddrx2f16),
	.Q1    (main_gw5ddrphy32)
);

//------------------------------------------------------------------------------
// Instance IODELAY_16 of IODELAY Module.
//------------------------------------------------------------------------------
IODELAY #(
	// Parameters.
	.ADAPT_EN     ("FALSE"),
	.C_STATIC_DLY (1'd0),
	.DYN_DLY_EN   ("FALSE")
) IODELAY_16 (
	// Inputs.
	.DI      (main_gw5ddrphy_pad_oddrx2f16),
	.DLYSTEP (8'd0),
	.SDTAP   (1'd0),
	.VALUE   (1'd0),

	// Outputs.
	.DF      (main_gw5ddrphy33),
	.DO      (ddram_a[13])
);

//------------------------------------------------------------------------------
// Instance OSER4_17 of OSER4 Module.
//------------------------------------------------------------------------------
OSER4 #(
	// Parameters.
	.TXCLK_POL (1'd0)
) OSER4_17 (
	// Inputs.
	.D0    (main_gw5ddrphy_dfi_p0_address[14]),
	.D1    (main_gw5ddrphy_dfi_p0_address[14]),
	.D2    (main_gw5ddrphy_dfi_p1_address[14]),
	.D3    (main_gw5ddrphy_dfi_p1_address[14]),
	.FCLK  (sys2x_clk),
	.PCLK  (sys_clk),
	.RESET (sys_rst),
	.TX0   (1'd0),
	.TX1   (1'd0),

	// Outputs.
	.Q0    (main_gw5ddrphy_pad_oddrx2f17),
	.Q1    (main_gw5ddrphy34)
);

//------------------------------------------------------------------------------
// Instance IODELAY_17 of IODELAY Module.
//------------------------------------------------------------------------------
IODELAY #(
	// Parameters.
	.ADAPT_EN     ("FALSE"),
	.C_STATIC_DLY (1'd0),
	.DYN_DLY_EN   ("FALSE")
) IODELAY_17 (
	// Inputs.
	.DI      (main_gw5ddrphy_pad_oddrx2f17),
	.DLYSTEP (8'd0),
	.SDTAP   (1'd0),
	.VALUE   (1'd0),

	// Outputs.
	.DF      (main_gw5ddrphy35),
	.DO      (ddram_a[14])
);

//------------------------------------------------------------------------------
// Instance OSER4_18 of OSER4 Module.
//------------------------------------------------------------------------------
OSER4 #(
	// Parameters.
	.TXCLK_POL (1'd0)
) OSER4_18 (
	// Inputs.
	.D0    (main_gw5ddrphy_dfi_p0_bank[0]),
	.D1    (main_gw5ddrphy_dfi_p0_bank[0]),
	.D2    (main_gw5ddrphy_dfi_p1_bank[0]),
	.D3    (main_gw5ddrphy_dfi_p1_bank[0]),
	.FCLK  (sys2x_clk),
	.PCLK  (sys_clk),
	.RESET (sys_rst),
	.TX0   (1'd0),
	.TX1   (1'd0),

	// Outputs.
	.Q0    (main_gw5ddrphy_pad_oddrx2f18),
	.Q1    (main_gw5ddrphy36)
);

//------------------------------------------------------------------------------
// Instance IODELAY_18 of IODELAY Module.
//------------------------------------------------------------------------------
IODELAY #(
	// Parameters.
	.ADAPT_EN     ("FALSE"),
	.C_STATIC_DLY (1'd0),
	.DYN_DLY_EN   ("FALSE")
) IODELAY_18 (
	// Inputs.
	.DI      (main_gw5ddrphy_pad_oddrx2f18),
	.DLYSTEP (8'd0),
	.SDTAP   (1'd0),
	.VALUE   (1'd0),

	// Outputs.
	.DF      (main_gw5ddrphy37),
	.DO      (ddram_ba[0])
);

//------------------------------------------------------------------------------
// Instance OSER4_19 of OSER4 Module.
//------------------------------------------------------------------------------
OSER4 #(
	// Parameters.
	.TXCLK_POL (1'd0)
) OSER4_19 (
	// Inputs.
	.D0    (main_gw5ddrphy_dfi_p0_bank[1]),
	.D1    (main_gw5ddrphy_dfi_p0_bank[1]),
	.D2    (main_gw5ddrphy_dfi_p1_bank[1]),
	.D3    (main_gw5ddrphy_dfi_p1_bank[1]),
	.FCLK  (sys2x_clk),
	.PCLK  (sys_clk),
	.RESET (sys_rst),
	.TX0   (1'd0),
	.TX1   (1'd0),

	// Outputs.
	.Q0    (main_gw5ddrphy_pad_oddrx2f19),
	.Q1    (main_gw5ddrphy38)
);

//------------------------------------------------------------------------------
// Instance IODELAY_19 of IODELAY Module.
//------------------------------------------------------------------------------
IODELAY #(
	// Parameters.
	.ADAPT_EN     ("FALSE"),
	.C_STATIC_DLY (1'd0),
	.DYN_DLY_EN   ("FALSE")
) IODELAY_19 (
	// Inputs.
	.DI      (main_gw5ddrphy_pad_oddrx2f19),
	.DLYSTEP (8'd0),
	.SDTAP   (1'd0),
	.VALUE   (1'd0),

	// Outputs.
	.DF      (main_gw5ddrphy39),
	.DO      (ddram_ba[1])
);

//------------------------------------------------------------------------------
// Instance OSER4_20 of OSER4 Module.
//------------------------------------------------------------------------------
OSER4 #(
	// Parameters.
	.TXCLK_POL (1'd0)
) OSER4_20 (
	// Inputs.
	.D0    (main_gw5ddrphy_dfi_p0_bank[2]),
	.D1    (main_gw5ddrphy_dfi_p0_bank[2]),
	.D2    (main_gw5ddrphy_dfi_p1_bank[2]),
	.D3    (main_gw5ddrphy_dfi_p1_bank[2]),
	.FCLK  (sys2x_clk),
	.PCLK  (sys_clk),
	.RESET (sys_rst),
	.TX0   (1'd0),
	.TX1   (1'd0),

	// Outputs.
	.Q0    (main_gw5ddrphy_pad_oddrx2f20),
	.Q1    (main_gw5ddrphy40)
);

//------------------------------------------------------------------------------
// Instance IODELAY_20 of IODELAY Module.
//------------------------------------------------------------------------------
IODELAY #(
	// Parameters.
	.ADAPT_EN     ("FALSE"),
	.C_STATIC_DLY (1'd0),
	.DYN_DLY_EN   ("FALSE")
) IODELAY_20 (
	// Inputs.
	.DI      (main_gw5ddrphy_pad_oddrx2f20),
	.DLYSTEP (8'd0),
	.SDTAP   (1'd0),
	.VALUE   (1'd0),

	// Outputs.
	.DF      (main_gw5ddrphy41),
	.DO      (ddram_ba[2])
);

//------------------------------------------------------------------------------
// Instance OSER4_21 of OSER4 Module.
//------------------------------------------------------------------------------
OSER4 #(
	// Parameters.
	.TXCLK_POL (1'd0)
) OSER4_21 (
	// Inputs.
	.D0    (main_gw5ddrphy_dfi_p0_ras_n),
	.D1    (main_gw5ddrphy_dfi_p0_ras_n),
	.D2    (main_gw5ddrphy_dfi_p1_ras_n),
	.D3    (main_gw5ddrphy_dfi_p1_ras_n),
	.FCLK  (sys2x_clk),
	.PCLK  (sys_clk),
	.RESET (sys_rst),
	.TX0   (1'd0),
	.TX1   (1'd0),

	// Outputs.
	.Q0    (main_gw5ddrphy_pad_oddrx2f21),
	.Q1    (main_gw5ddrphy42)
);

//------------------------------------------------------------------------------
// Instance IODELAY_21 of IODELAY Module.
//------------------------------------------------------------------------------
IODELAY #(
	// Parameters.
	.ADAPT_EN     ("FALSE"),
	.C_STATIC_DLY (1'd0),
	.DYN_DLY_EN   ("FALSE")
) IODELAY_21 (
	// Inputs.
	.DI      (main_gw5ddrphy_pad_oddrx2f21),
	.DLYSTEP (8'd0),
	.SDTAP   (1'd0),
	.VALUE   (1'd0),

	// Outputs.
	.DF      (main_gw5ddrphy43),
	.DO      (ddram_ras_n)
);

//------------------------------------------------------------------------------
// Instance OSER4_22 of OSER4 Module.
//------------------------------------------------------------------------------
OSER4 #(
	// Parameters.
	.TXCLK_POL (1'd0)
) OSER4_22 (
	// Inputs.
	.D0    (main_gw5ddrphy_dfi_p0_cas_n),
	.D1    (main_gw5ddrphy_dfi_p0_cas_n),
	.D2    (main_gw5ddrphy_dfi_p1_cas_n),
	.D3    (main_gw5ddrphy_dfi_p1_cas_n),
	.FCLK  (sys2x_clk),
	.PCLK  (sys_clk),
	.RESET (sys_rst),
	.TX0   (1'd0),
	.TX1   (1'd0),

	// Outputs.
	.Q0    (main_gw5ddrphy_pad_oddrx2f22),
	.Q1    (main_gw5ddrphy44)
);

//------------------------------------------------------------------------------
// Instance IODELAY_22 of IODELAY Module.
//------------------------------------------------------------------------------
IODELAY #(
	// Parameters.
	.ADAPT_EN     ("FALSE"),
	.C_STATIC_DLY (1'd0),
	.DYN_DLY_EN   ("FALSE")
) IODELAY_22 (
	// Inputs.
	.DI      (main_gw5ddrphy_pad_oddrx2f22),
	.DLYSTEP (8'd0),
	.SDTAP   (1'd0),
	.VALUE   (1'd0),

	// Outputs.
	.DF      (main_gw5ddrphy45),
	.DO      (ddram_cas_n)
);

//------------------------------------------------------------------------------
// Instance OSER4_23 of OSER4 Module.
//------------------------------------------------------------------------------
OSER4 #(
	// Parameters.
	.TXCLK_POL (1'd0)
) OSER4_23 (
	// Inputs.
	.D0    (main_gw5ddrphy_dfi_p0_we_n),
	.D1    (main_gw5ddrphy_dfi_p0_we_n),
	.D2    (main_gw5ddrphy_dfi_p1_we_n),
	.D3    (main_gw5ddrphy_dfi_p1_we_n),
	.FCLK  (sys2x_clk),
	.PCLK  (sys_clk),
	.RESET (sys_rst),
	.TX0   (1'd0),
	.TX1   (1'd0),

	// Outputs.
	.Q0    (main_gw5ddrphy_pad_oddrx2f23),
	.Q1    (main_gw5ddrphy46)
);

//------------------------------------------------------------------------------
// Instance IODELAY_23 of IODELAY Module.
//------------------------------------------------------------------------------
IODELAY #(
	// Parameters.
	.ADAPT_EN     ("FALSE"),
	.C_STATIC_DLY (1'd0),
	.DYN_DLY_EN   ("FALSE")
) IODELAY_23 (
	// Inputs.
	.DI      (main_gw5ddrphy_pad_oddrx2f23),
	.DLYSTEP (8'd0),
	.SDTAP   (1'd0),
	.VALUE   (1'd0),

	// Outputs.
	.DF      (main_gw5ddrphy47),
	.DO      (ddram_we_n)
);

//------------------------------------------------------------------------------
// Instance OSER4_24 of OSER4 Module.
//------------------------------------------------------------------------------
OSER4 #(
	// Parameters.
	.TXCLK_POL (1'd0)
) OSER4_24 (
	// Inputs.
	.D0    (main_gw5ddrphy_dfi_p0_cke),
	.D1    (main_gw5ddrphy_dfi_p0_cke),
	.D2    (main_gw5ddrphy_dfi_p1_cke),
	.D3    (main_gw5ddrphy_dfi_p1_cke),
	.FCLK  (sys2x_clk),
	.PCLK  (sys_clk),
	.RESET (sys_rst),
	.TX0   (1'd0),
	.TX1   (1'd0),

	// Outputs.
	.Q0    (main_gw5ddrphy_pad_oddrx2f24),
	.Q1    (main_gw5ddrphy48)
);

//------------------------------------------------------------------------------
// Instance IODELAY_24 of IODELAY Module.
//------------------------------------------------------------------------------
IODELAY #(
	// Parameters.
	.ADAPT_EN     ("FALSE"),
	.C_STATIC_DLY (1'd0),
	.DYN_DLY_EN   ("FALSE")
) IODELAY_24 (
	// Inputs.
	.DI      (main_gw5ddrphy_pad_oddrx2f24),
	.DLYSTEP (8'd0),
	.SDTAP   (1'd0),
	.VALUE   (1'd0),

	// Outputs.
	.DF      (main_gw5ddrphy49),
	.DO      (ddram_cke)
);

//------------------------------------------------------------------------------
// Instance OSER4_25 of OSER4 Module.
//------------------------------------------------------------------------------
OSER4 #(
	// Parameters.
	.TXCLK_POL (1'd0)
) OSER4_25 (
	// Inputs.
	.D0    (main_gw5ddrphy_dfi_p0_odt),
	.D1    (main_gw5ddrphy_dfi_p0_odt),
	.D2    (main_gw5ddrphy_dfi_p1_odt),
	.D3    (main_gw5ddrphy_dfi_p1_odt),
	.FCLK  (sys2x_clk),
	.PCLK  (sys_clk),
	.RESET (sys_rst),
	.TX0   (1'd0),
	.TX1   (1'd0),

	// Outputs.
	.Q0    (main_gw5ddrphy_pad_oddrx2f25),
	.Q1    (main_gw5ddrphy50)
);

//------------------------------------------------------------------------------
// Instance IODELAY_25 of IODELAY Module.
//------------------------------------------------------------------------------
IODELAY #(
	// Parameters.
	.ADAPT_EN     ("FALSE"),
	.C_STATIC_DLY (1'd0),
	.DYN_DLY_EN   ("FALSE")
) IODELAY_25 (
	// Inputs.
	.DI      (main_gw5ddrphy_pad_oddrx2f25),
	.DLYSTEP (8'd0),
	.SDTAP   (1'd0),
	.VALUE   (1'd0),

	// Outputs.
	.DF      (main_gw5ddrphy51),
	.DO      (ddram_odt)
);

//------------------------------------------------------------------------------
// Instance DQS of DQS Module.
//------------------------------------------------------------------------------
DQS #(
	// Parameters.
	.DQS_MODE ("X2_DDR3")
) DQS (
	// Inputs.
	.DLLSTEP (main_gw5ddrphy_delay0),
	.DQSIN   (main_gw5ddrphy_dqs_i0),
	.FCLK    (sys2x_clk),
	.HOLD    ((main_gw5ddrphy_pause0 | main_gw5ddrphy_dly_sel_storage[0])),
	.PCLK    (sys_clk),
	.RCLKSEL (main_gw5ddrphy_rdly0),
	.RDIR    (1'd1),
	.READ    ({4{main_gw5ddrphy_dqs_re}}),
	.RESET   (sys_rst),
	.RLOADN  (1'd0),
	.RMOVE   (1'd0),
	.WDIR    (1'd1),
	.WLOADN  (1'd0),
	.WMOVE   (1'd0),
	.WSTEP   (8'd0),

	// Outputs.
	.DQSR90  (main_gw5ddrphy_dqsr900),
	.DQSW0   (main_gw5ddrphy_dqsw0),
	.DQSW270 (main_gw5ddrphy_dqsw2700),
	.RBURST  (main_gw5ddrphy_burstdet0),
	.RFLAG   (main_gw5ddrphy52),
	.RPOINT  (main_gw5ddrphy_rdpntr0),
	.RVALID  (main_gw5ddrphy_datavalid[0]),
	.WFLAG   (main_gw5ddrphy53),
	.WPOINT  (main_gw5ddrphy_wrpntr0)
);

//------------------------------------------------------------------------------
// Instance OSER4_MEM of OSER4_MEM Module.
//------------------------------------------------------------------------------
OSER4_MEM #(
	// Parameters.
	.TCLK_SOURCE ("DQSW"),
	.TXCLK_POL   (1'd1)
) OSER4_MEM (
	// Inputs.
	.D0    (1'd0),
	.D1    (1'd1),
	.D2    (1'd0),
	.D3    (1'd1),
	.FCLK  (sys2x_clk),
	.PCLK  (sys_clk),
	.RESET (sys_rst),
	.TCLK  (main_gw5ddrphy_dqsw0),
	.TX0   ((~(main_gw5ddrphy_dqs_oe | main_gw5ddrphy_dqs_postamble))),
	.TX1   ((~(main_gw5ddrphy_dqs_oe | main_gw5ddrphy_dqs_preamble))),

	// Outputs.
	.Q0    (main_gw5ddrphy_dqs_o0),
	.Q1    (main_gw5ddrphy_dqs_o_oen0)
);

//------------------------------------------------------------------------------
// Instance ELVDS_IOBUF of ELVDS_IOBUF Module.
//------------------------------------------------------------------------------
ELVDS_IOBUF ELVDS_IOBUF(
	// Inputs.
	.I   (main_gw5ddrphy_dqs_o0),
	.OEN (main_gw5ddrphy_dqs_o_oen0),

	// Outputs.
	.O   (main_gw5ddrphy_dqs_i0),

	// InOuts.
	.IO  (ddram_dqs_p[0]),
	.IOB (ddram_dqs_n[0])
);

//------------------------------------------------------------------------------
// Instance OSER4_MEM_1 of OSER4_MEM Module.
//------------------------------------------------------------------------------
OSER4_MEM #(
	// Parameters.
	.TCLK_SOURCE ("DQSW270"),
	.TXCLK_POL   (1'd0)
) OSER4_MEM_1 (
	// Inputs.
	.D0    (main_gw5ddrphy_dm_o_data_muxed0[0]),
	.D1    (main_gw5ddrphy_dm_o_data_muxed0[1]),
	.D2    (main_gw5ddrphy_dm_o_data_muxed0[2]),
	.D3    (main_gw5ddrphy_dm_o_data_muxed0[3]),
	.FCLK  (sys2x_clk),
	.PCLK  (sys_clk),
	.RESET (sys_rst),
	.TCLK  (main_gw5ddrphy_dqsw2700),
	.TX0   (1'd0),
	.TX1   (1'd0),

	// Outputs.
	.Q0    (ddram_dm[0]),
	.Q1    (main_gw5ddrphy54)
);

//------------------------------------------------------------------------------
// Instance OSER4_MEM_2 of OSER4_MEM Module.
//------------------------------------------------------------------------------
OSER4_MEM #(
	// Parameters.
	.TCLK_SOURCE ("DQSW270"),
	.TXCLK_POL   (1'd0)
) OSER4_MEM_2 (
	// Inputs.
	.D0    (main_gw5ddrphy_dq_o_data_muxed0[0]),
	.D1    (main_gw5ddrphy_dq_o_data_muxed0[1]),
	.D2    (main_gw5ddrphy_dq_o_data_muxed0[2]),
	.D3    (main_gw5ddrphy_dq_o_data_muxed0[3]),
	.FCLK  (sys2x_clk),
	.PCLK  (sys_clk),
	.RESET (sys_rst),
	.TCLK  (main_gw5ddrphy_dqsw2700),
	.TX0   ((~main_gw5ddrphy_dq_oe)),
	.TX1   ((~main_gw5ddrphy_dq_oe)),

	// Outputs.
	.Q0    (main_gw5ddrphy_dq_o0),
	.Q1    (main_gw5ddrphy_dq_o_oen0)
);

//------------------------------------------------------------------------------
// Instance IDES4_MEM of IDES4_MEM Module.
//------------------------------------------------------------------------------
IDES4_MEM IDES4_MEM(
	// Inputs.
	.CALIB (1'd0),
	.D     (main_gw5ddrphy_dq_i0),
	.FCLK  (sys2x_clk),
	.ICLK  (main_gw5ddrphy_dqsr900),
	.PCLK  (sys_clk),
	.RADDR (main_gw5ddrphy_rdpntr0),
	.RESET (sys_rst),
	.WADDR (main_gw5ddrphy_wrpntr0),

	// Outputs.
	.Q0    (main_gw5ddrphy_bitslip0_i[0]),
	.Q1    (main_gw5ddrphy_bitslip0_i[1]),
	.Q2    (main_gw5ddrphy_bitslip0_i[2]),
	.Q3    (main_gw5ddrphy_bitslip0_i[3])
);

//------------------------------------------------------------------------------
// Instance IOBUF of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF(
	// Inputs.
	.I   (main_gw5ddrphy_dq_o0),
	.OEN (main_gw5ddrphy_dq_o_oen0),

	// Outputs.
	.O   (main_gw5ddrphy_dq_i0),

	// InOuts.
	.IO  (ddram_dq[0])
);

//------------------------------------------------------------------------------
// Instance OSER4_MEM_3 of OSER4_MEM Module.
//------------------------------------------------------------------------------
OSER4_MEM #(
	// Parameters.
	.TCLK_SOURCE ("DQSW270"),
	.TXCLK_POL   (1'd0)
) OSER4_MEM_3 (
	// Inputs.
	.D0    (main_gw5ddrphy_dq_o_data_muxed1[0]),
	.D1    (main_gw5ddrphy_dq_o_data_muxed1[1]),
	.D2    (main_gw5ddrphy_dq_o_data_muxed1[2]),
	.D3    (main_gw5ddrphy_dq_o_data_muxed1[3]),
	.FCLK  (sys2x_clk),
	.PCLK  (sys_clk),
	.RESET (sys_rst),
	.TCLK  (main_gw5ddrphy_dqsw2700),
	.TX0   ((~main_gw5ddrphy_dq_oe)),
	.TX1   ((~main_gw5ddrphy_dq_oe)),

	// Outputs.
	.Q0    (main_gw5ddrphy_dq_o1),
	.Q1    (main_gw5ddrphy_dq_o_oen1)
);

//------------------------------------------------------------------------------
// Instance IDES4_MEM_1 of IDES4_MEM Module.
//------------------------------------------------------------------------------
IDES4_MEM IDES4_MEM_1(
	// Inputs.
	.CALIB (1'd0),
	.D     (main_gw5ddrphy_dq_i1),
	.FCLK  (sys2x_clk),
	.ICLK  (main_gw5ddrphy_dqsr900),
	.PCLK  (sys_clk),
	.RADDR (main_gw5ddrphy_rdpntr0),
	.RESET (sys_rst),
	.WADDR (main_gw5ddrphy_wrpntr0),

	// Outputs.
	.Q0    (main_gw5ddrphy_bitslip1_i[0]),
	.Q1    (main_gw5ddrphy_bitslip1_i[1]),
	.Q2    (main_gw5ddrphy_bitslip1_i[2]),
	.Q3    (main_gw5ddrphy_bitslip1_i[3])
);

//------------------------------------------------------------------------------
// Instance IOBUF_1 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_1(
	// Inputs.
	.I   (main_gw5ddrphy_dq_o1),
	.OEN (main_gw5ddrphy_dq_o_oen1),

	// Outputs.
	.O   (main_gw5ddrphy_dq_i1),

	// InOuts.
	.IO  (ddram_dq[1])
);

//------------------------------------------------------------------------------
// Instance OSER4_MEM_4 of OSER4_MEM Module.
//------------------------------------------------------------------------------
OSER4_MEM #(
	// Parameters.
	.TCLK_SOURCE ("DQSW270"),
	.TXCLK_POL   (1'd0)
) OSER4_MEM_4 (
	// Inputs.
	.D0    (main_gw5ddrphy_dq_o_data_muxed2[0]),
	.D1    (main_gw5ddrphy_dq_o_data_muxed2[1]),
	.D2    (main_gw5ddrphy_dq_o_data_muxed2[2]),
	.D3    (main_gw5ddrphy_dq_o_data_muxed2[3]),
	.FCLK  (sys2x_clk),
	.PCLK  (sys_clk),
	.RESET (sys_rst),
	.TCLK  (main_gw5ddrphy_dqsw2700),
	.TX0   ((~main_gw5ddrphy_dq_oe)),
	.TX1   ((~main_gw5ddrphy_dq_oe)),

	// Outputs.
	.Q0    (main_gw5ddrphy_dq_o2),
	.Q1    (main_gw5ddrphy_dq_o_oen2)
);

//------------------------------------------------------------------------------
// Instance IDES4_MEM_2 of IDES4_MEM Module.
//------------------------------------------------------------------------------
IDES4_MEM IDES4_MEM_2(
	// Inputs.
	.CALIB (1'd0),
	.D     (main_gw5ddrphy_dq_i2),
	.FCLK  (sys2x_clk),
	.ICLK  (main_gw5ddrphy_dqsr900),
	.PCLK  (sys_clk),
	.RADDR (main_gw5ddrphy_rdpntr0),
	.RESET (sys_rst),
	.WADDR (main_gw5ddrphy_wrpntr0),

	// Outputs.
	.Q0    (main_gw5ddrphy_bitslip2_i[0]),
	.Q1    (main_gw5ddrphy_bitslip2_i[1]),
	.Q2    (main_gw5ddrphy_bitslip2_i[2]),
	.Q3    (main_gw5ddrphy_bitslip2_i[3])
);

//------------------------------------------------------------------------------
// Instance IOBUF_2 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_2(
	// Inputs.
	.I   (main_gw5ddrphy_dq_o2),
	.OEN (main_gw5ddrphy_dq_o_oen2),

	// Outputs.
	.O   (main_gw5ddrphy_dq_i2),

	// InOuts.
	.IO  (ddram_dq[2])
);

//------------------------------------------------------------------------------
// Instance OSER4_MEM_5 of OSER4_MEM Module.
//------------------------------------------------------------------------------
OSER4_MEM #(
	// Parameters.
	.TCLK_SOURCE ("DQSW270"),
	.TXCLK_POL   (1'd0)
) OSER4_MEM_5 (
	// Inputs.
	.D0    (main_gw5ddrphy_dq_o_data_muxed3[0]),
	.D1    (main_gw5ddrphy_dq_o_data_muxed3[1]),
	.D2    (main_gw5ddrphy_dq_o_data_muxed3[2]),
	.D3    (main_gw5ddrphy_dq_o_data_muxed3[3]),
	.FCLK  (sys2x_clk),
	.PCLK  (sys_clk),
	.RESET (sys_rst),
	.TCLK  (main_gw5ddrphy_dqsw2700),
	.TX0   ((~main_gw5ddrphy_dq_oe)),
	.TX1   ((~main_gw5ddrphy_dq_oe)),

	// Outputs.
	.Q0    (main_gw5ddrphy_dq_o3),
	.Q1    (main_gw5ddrphy_dq_o_oen3)
);

//------------------------------------------------------------------------------
// Instance IDES4_MEM_3 of IDES4_MEM Module.
//------------------------------------------------------------------------------
IDES4_MEM IDES4_MEM_3(
	// Inputs.
	.CALIB (1'd0),
	.D     (main_gw5ddrphy_dq_i3),
	.FCLK  (sys2x_clk),
	.ICLK  (main_gw5ddrphy_dqsr900),
	.PCLK  (sys_clk),
	.RADDR (main_gw5ddrphy_rdpntr0),
	.RESET (sys_rst),
	.WADDR (main_gw5ddrphy_wrpntr0),

	// Outputs.
	.Q0    (main_gw5ddrphy_bitslip3_i[0]),
	.Q1    (main_gw5ddrphy_bitslip3_i[1]),
	.Q2    (main_gw5ddrphy_bitslip3_i[2]),
	.Q3    (main_gw5ddrphy_bitslip3_i[3])
);

//------------------------------------------------------------------------------
// Instance IOBUF_3 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_3(
	// Inputs.
	.I   (main_gw5ddrphy_dq_o3),
	.OEN (main_gw5ddrphy_dq_o_oen3),

	// Outputs.
	.O   (main_gw5ddrphy_dq_i3),

	// InOuts.
	.IO  (ddram_dq[3])
);

//------------------------------------------------------------------------------
// Instance OSER4_MEM_6 of OSER4_MEM Module.
//------------------------------------------------------------------------------
OSER4_MEM #(
	// Parameters.
	.TCLK_SOURCE ("DQSW270"),
	.TXCLK_POL   (1'd0)
) OSER4_MEM_6 (
	// Inputs.
	.D0    (main_gw5ddrphy_dq_o_data_muxed4[0]),
	.D1    (main_gw5ddrphy_dq_o_data_muxed4[1]),
	.D2    (main_gw5ddrphy_dq_o_data_muxed4[2]),
	.D3    (main_gw5ddrphy_dq_o_data_muxed4[3]),
	.FCLK  (sys2x_clk),
	.PCLK  (sys_clk),
	.RESET (sys_rst),
	.TCLK  (main_gw5ddrphy_dqsw2700),
	.TX0   ((~main_gw5ddrphy_dq_oe)),
	.TX1   ((~main_gw5ddrphy_dq_oe)),

	// Outputs.
	.Q0    (main_gw5ddrphy_dq_o4),
	.Q1    (main_gw5ddrphy_dq_o_oen4)
);

//------------------------------------------------------------------------------
// Instance IDES4_MEM_4 of IDES4_MEM Module.
//------------------------------------------------------------------------------
IDES4_MEM IDES4_MEM_4(
	// Inputs.
	.CALIB (1'd0),
	.D     (main_gw5ddrphy_dq_i4),
	.FCLK  (sys2x_clk),
	.ICLK  (main_gw5ddrphy_dqsr900),
	.PCLK  (sys_clk),
	.RADDR (main_gw5ddrphy_rdpntr0),
	.RESET (sys_rst),
	.WADDR (main_gw5ddrphy_wrpntr0),

	// Outputs.
	.Q0    (main_gw5ddrphy_bitslip4_i[0]),
	.Q1    (main_gw5ddrphy_bitslip4_i[1]),
	.Q2    (main_gw5ddrphy_bitslip4_i[2]),
	.Q3    (main_gw5ddrphy_bitslip4_i[3])
);

//------------------------------------------------------------------------------
// Instance IOBUF_4 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_4(
	// Inputs.
	.I   (main_gw5ddrphy_dq_o4),
	.OEN (main_gw5ddrphy_dq_o_oen4),

	// Outputs.
	.O   (main_gw5ddrphy_dq_i4),

	// InOuts.
	.IO  (ddram_dq[4])
);

//------------------------------------------------------------------------------
// Instance OSER4_MEM_7 of OSER4_MEM Module.
//------------------------------------------------------------------------------
OSER4_MEM #(
	// Parameters.
	.TCLK_SOURCE ("DQSW270"),
	.TXCLK_POL   (1'd0)
) OSER4_MEM_7 (
	// Inputs.
	.D0    (main_gw5ddrphy_dq_o_data_muxed5[0]),
	.D1    (main_gw5ddrphy_dq_o_data_muxed5[1]),
	.D2    (main_gw5ddrphy_dq_o_data_muxed5[2]),
	.D3    (main_gw5ddrphy_dq_o_data_muxed5[3]),
	.FCLK  (sys2x_clk),
	.PCLK  (sys_clk),
	.RESET (sys_rst),
	.TCLK  (main_gw5ddrphy_dqsw2700),
	.TX0   ((~main_gw5ddrphy_dq_oe)),
	.TX1   ((~main_gw5ddrphy_dq_oe)),

	// Outputs.
	.Q0    (main_gw5ddrphy_dq_o5),
	.Q1    (main_gw5ddrphy_dq_o_oen5)
);

//------------------------------------------------------------------------------
// Instance IDES4_MEM_5 of IDES4_MEM Module.
//------------------------------------------------------------------------------
IDES4_MEM IDES4_MEM_5(
	// Inputs.
	.CALIB (1'd0),
	.D     (main_gw5ddrphy_dq_i5),
	.FCLK  (sys2x_clk),
	.ICLK  (main_gw5ddrphy_dqsr900),
	.PCLK  (sys_clk),
	.RADDR (main_gw5ddrphy_rdpntr0),
	.RESET (sys_rst),
	.WADDR (main_gw5ddrphy_wrpntr0),

	// Outputs.
	.Q0    (main_gw5ddrphy_bitslip5_i[0]),
	.Q1    (main_gw5ddrphy_bitslip5_i[1]),
	.Q2    (main_gw5ddrphy_bitslip5_i[2]),
	.Q3    (main_gw5ddrphy_bitslip5_i[3])
);

//------------------------------------------------------------------------------
// Instance IOBUF_5 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_5(
	// Inputs.
	.I   (main_gw5ddrphy_dq_o5),
	.OEN (main_gw5ddrphy_dq_o_oen5),

	// Outputs.
	.O   (main_gw5ddrphy_dq_i5),

	// InOuts.
	.IO  (ddram_dq[5])
);

//------------------------------------------------------------------------------
// Instance OSER4_MEM_8 of OSER4_MEM Module.
//------------------------------------------------------------------------------
OSER4_MEM #(
	// Parameters.
	.TCLK_SOURCE ("DQSW270"),
	.TXCLK_POL   (1'd0)
) OSER4_MEM_8 (
	// Inputs.
	.D0    (main_gw5ddrphy_dq_o_data_muxed6[0]),
	.D1    (main_gw5ddrphy_dq_o_data_muxed6[1]),
	.D2    (main_gw5ddrphy_dq_o_data_muxed6[2]),
	.D3    (main_gw5ddrphy_dq_o_data_muxed6[3]),
	.FCLK  (sys2x_clk),
	.PCLK  (sys_clk),
	.RESET (sys_rst),
	.TCLK  (main_gw5ddrphy_dqsw2700),
	.TX0   ((~main_gw5ddrphy_dq_oe)),
	.TX1   ((~main_gw5ddrphy_dq_oe)),

	// Outputs.
	.Q0    (main_gw5ddrphy_dq_o6),
	.Q1    (main_gw5ddrphy_dq_o_oen6)
);

//------------------------------------------------------------------------------
// Instance IDES4_MEM_6 of IDES4_MEM Module.
//------------------------------------------------------------------------------
IDES4_MEM IDES4_MEM_6(
	// Inputs.
	.CALIB (1'd0),
	.D     (main_gw5ddrphy_dq_i6),
	.FCLK  (sys2x_clk),
	.ICLK  (main_gw5ddrphy_dqsr900),
	.PCLK  (sys_clk),
	.RADDR (main_gw5ddrphy_rdpntr0),
	.RESET (sys_rst),
	.WADDR (main_gw5ddrphy_wrpntr0),

	// Outputs.
	.Q0    (main_gw5ddrphy_bitslip6_i[0]),
	.Q1    (main_gw5ddrphy_bitslip6_i[1]),
	.Q2    (main_gw5ddrphy_bitslip6_i[2]),
	.Q3    (main_gw5ddrphy_bitslip6_i[3])
);

//------------------------------------------------------------------------------
// Instance IOBUF_6 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_6(
	// Inputs.
	.I   (main_gw5ddrphy_dq_o6),
	.OEN (main_gw5ddrphy_dq_o_oen6),

	// Outputs.
	.O   (main_gw5ddrphy_dq_i6),

	// InOuts.
	.IO  (ddram_dq[6])
);

//------------------------------------------------------------------------------
// Instance OSER4_MEM_9 of OSER4_MEM Module.
//------------------------------------------------------------------------------
OSER4_MEM #(
	// Parameters.
	.TCLK_SOURCE ("DQSW270"),
	.TXCLK_POL   (1'd0)
) OSER4_MEM_9 (
	// Inputs.
	.D0    (main_gw5ddrphy_dq_o_data_muxed7[0]),
	.D1    (main_gw5ddrphy_dq_o_data_muxed7[1]),
	.D2    (main_gw5ddrphy_dq_o_data_muxed7[2]),
	.D3    (main_gw5ddrphy_dq_o_data_muxed7[3]),
	.FCLK  (sys2x_clk),
	.PCLK  (sys_clk),
	.RESET (sys_rst),
	.TCLK  (main_gw5ddrphy_dqsw2700),
	.TX0   ((~main_gw5ddrphy_dq_oe)),
	.TX1   ((~main_gw5ddrphy_dq_oe)),

	// Outputs.
	.Q0    (main_gw5ddrphy_dq_o7),
	.Q1    (main_gw5ddrphy_dq_o_oen7)
);

//------------------------------------------------------------------------------
// Instance IDES4_MEM_7 of IDES4_MEM Module.
//------------------------------------------------------------------------------
IDES4_MEM IDES4_MEM_7(
	// Inputs.
	.CALIB (1'd0),
	.D     (main_gw5ddrphy_dq_i7),
	.FCLK  (sys2x_clk),
	.ICLK  (main_gw5ddrphy_dqsr900),
	.PCLK  (sys_clk),
	.RADDR (main_gw5ddrphy_rdpntr0),
	.RESET (sys_rst),
	.WADDR (main_gw5ddrphy_wrpntr0),

	// Outputs.
	.Q0    (main_gw5ddrphy_bitslip7_i[0]),
	.Q1    (main_gw5ddrphy_bitslip7_i[1]),
	.Q2    (main_gw5ddrphy_bitslip7_i[2]),
	.Q3    (main_gw5ddrphy_bitslip7_i[3])
);

//------------------------------------------------------------------------------
// Instance IOBUF_7 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_7(
	// Inputs.
	.I   (main_gw5ddrphy_dq_o7),
	.OEN (main_gw5ddrphy_dq_o_oen7),

	// Outputs.
	.O   (main_gw5ddrphy_dq_i7),

	// InOuts.
	.IO  (ddram_dq[7])
);

//------------------------------------------------------------------------------
// Instance DQS_1 of DQS Module.
//------------------------------------------------------------------------------
DQS #(
	// Parameters.
	.DQS_MODE ("X2_DDR3")
) DQS_1 (
	// Inputs.
	.DLLSTEP (main_gw5ddrphy_delay0),
	.DQSIN   (main_gw5ddrphy_dqs_i1),
	.FCLK    (sys2x_clk),
	.HOLD    ((main_gw5ddrphy_pause0 | main_gw5ddrphy_dly_sel_storage[1])),
	.PCLK    (sys_clk),
	.RCLKSEL (main_gw5ddrphy_rdly1),
	.RDIR    (1'd1),
	.READ    ({4{main_gw5ddrphy_dqs_re}}),
	.RESET   (sys_rst),
	.RLOADN  (1'd0),
	.RMOVE   (1'd0),
	.WDIR    (1'd1),
	.WLOADN  (1'd0),
	.WMOVE   (1'd0),
	.WSTEP   (8'd0),

	// Outputs.
	.DQSR90  (main_gw5ddrphy_dqsr901),
	.DQSW0   (main_gw5ddrphy_dqsw1),
	.DQSW270 (main_gw5ddrphy_dqsw2701),
	.RBURST  (main_gw5ddrphy_burstdet1),
	.RFLAG   (main_gw5ddrphy55),
	.RPOINT  (main_gw5ddrphy_rdpntr1),
	.RVALID  (main_gw5ddrphy_datavalid[1]),
	.WFLAG   (main_gw5ddrphy56),
	.WPOINT  (main_gw5ddrphy_wrpntr1)
);

//------------------------------------------------------------------------------
// Instance OSER4_MEM_10 of OSER4_MEM Module.
//------------------------------------------------------------------------------
OSER4_MEM #(
	// Parameters.
	.TCLK_SOURCE ("DQSW"),
	.TXCLK_POL   (1'd1)
) OSER4_MEM_10 (
	// Inputs.
	.D0    (1'd0),
	.D1    (1'd1),
	.D2    (1'd0),
	.D3    (1'd1),
	.FCLK  (sys2x_clk),
	.PCLK  (sys_clk),
	.RESET (sys_rst),
	.TCLK  (main_gw5ddrphy_dqsw1),
	.TX0   ((~(main_gw5ddrphy_dqs_oe | main_gw5ddrphy_dqs_postamble))),
	.TX1   ((~(main_gw5ddrphy_dqs_oe | main_gw5ddrphy_dqs_preamble))),

	// Outputs.
	.Q0    (main_gw5ddrphy_dqs_o1),
	.Q1    (main_gw5ddrphy_dqs_o_oen1)
);

//------------------------------------------------------------------------------
// Instance ELVDS_IOBUF_1 of ELVDS_IOBUF Module.
//------------------------------------------------------------------------------
ELVDS_IOBUF ELVDS_IOBUF_1(
	// Inputs.
	.I   (main_gw5ddrphy_dqs_o1),
	.OEN (main_gw5ddrphy_dqs_o_oen1),

	// Outputs.
	.O   (main_gw5ddrphy_dqs_i1),

	// InOuts.
	.IO  (ddram_dqs_p[1]),
	.IOB (ddram_dqs_n[1])
);

//------------------------------------------------------------------------------
// Instance OSER4_MEM_11 of OSER4_MEM Module.
//------------------------------------------------------------------------------
OSER4_MEM #(
	// Parameters.
	.TCLK_SOURCE ("DQSW270"),
	.TXCLK_POL   (1'd0)
) OSER4_MEM_11 (
	// Inputs.
	.D0    (main_gw5ddrphy_dm_o_data_muxed1[0]),
	.D1    (main_gw5ddrphy_dm_o_data_muxed1[1]),
	.D2    (main_gw5ddrphy_dm_o_data_muxed1[2]),
	.D3    (main_gw5ddrphy_dm_o_data_muxed1[3]),
	.FCLK  (sys2x_clk),
	.PCLK  (sys_clk),
	.RESET (sys_rst),
	.TCLK  (main_gw5ddrphy_dqsw2701),
	.TX0   (1'd0),
	.TX1   (1'd0),

	// Outputs.
	.Q0    (ddram_dm[1]),
	.Q1    (main_gw5ddrphy57)
);

//------------------------------------------------------------------------------
// Instance OSER4_MEM_12 of OSER4_MEM Module.
//------------------------------------------------------------------------------
OSER4_MEM #(
	// Parameters.
	.TCLK_SOURCE ("DQSW270"),
	.TXCLK_POL   (1'd0)
) OSER4_MEM_12 (
	// Inputs.
	.D0    (main_gw5ddrphy_dq_o_data_muxed8[0]),
	.D1    (main_gw5ddrphy_dq_o_data_muxed8[1]),
	.D2    (main_gw5ddrphy_dq_o_data_muxed8[2]),
	.D3    (main_gw5ddrphy_dq_o_data_muxed8[3]),
	.FCLK  (sys2x_clk),
	.PCLK  (sys_clk),
	.RESET (sys_rst),
	.TCLK  (main_gw5ddrphy_dqsw2701),
	.TX0   ((~main_gw5ddrphy_dq_oe)),
	.TX1   ((~main_gw5ddrphy_dq_oe)),

	// Outputs.
	.Q0    (main_gw5ddrphy_dq_o8),
	.Q1    (main_gw5ddrphy_dq_o_oen8)
);

//------------------------------------------------------------------------------
// Instance IDES4_MEM_8 of IDES4_MEM Module.
//------------------------------------------------------------------------------
IDES4_MEM IDES4_MEM_8(
	// Inputs.
	.CALIB (1'd0),
	.D     (main_gw5ddrphy_dq_i8),
	.FCLK  (sys2x_clk),
	.ICLK  (main_gw5ddrphy_dqsr901),
	.PCLK  (sys_clk),
	.RADDR (main_gw5ddrphy_rdpntr1),
	.RESET (sys_rst),
	.WADDR (main_gw5ddrphy_wrpntr1),

	// Outputs.
	.Q0    (main_gw5ddrphy_bitslip8_i[0]),
	.Q1    (main_gw5ddrphy_bitslip8_i[1]),
	.Q2    (main_gw5ddrphy_bitslip8_i[2]),
	.Q3    (main_gw5ddrphy_bitslip8_i[3])
);

//------------------------------------------------------------------------------
// Instance IOBUF_8 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_8(
	// Inputs.
	.I   (main_gw5ddrphy_dq_o8),
	.OEN (main_gw5ddrphy_dq_o_oen8),

	// Outputs.
	.O   (main_gw5ddrphy_dq_i8),

	// InOuts.
	.IO  (ddram_dq[8])
);

//------------------------------------------------------------------------------
// Instance OSER4_MEM_13 of OSER4_MEM Module.
//------------------------------------------------------------------------------
OSER4_MEM #(
	// Parameters.
	.TCLK_SOURCE ("DQSW270"),
	.TXCLK_POL   (1'd0)
) OSER4_MEM_13 (
	// Inputs.
	.D0    (main_gw5ddrphy_dq_o_data_muxed9[0]),
	.D1    (main_gw5ddrphy_dq_o_data_muxed9[1]),
	.D2    (main_gw5ddrphy_dq_o_data_muxed9[2]),
	.D3    (main_gw5ddrphy_dq_o_data_muxed9[3]),
	.FCLK  (sys2x_clk),
	.PCLK  (sys_clk),
	.RESET (sys_rst),
	.TCLK  (main_gw5ddrphy_dqsw2701),
	.TX0   ((~main_gw5ddrphy_dq_oe)),
	.TX1   ((~main_gw5ddrphy_dq_oe)),

	// Outputs.
	.Q0    (main_gw5ddrphy_dq_o9),
	.Q1    (main_gw5ddrphy_dq_o_oen9)
);

//------------------------------------------------------------------------------
// Instance IDES4_MEM_9 of IDES4_MEM Module.
//------------------------------------------------------------------------------
IDES4_MEM IDES4_MEM_9(
	// Inputs.
	.CALIB (1'd0),
	.D     (main_gw5ddrphy_dq_i9),
	.FCLK  (sys2x_clk),
	.ICLK  (main_gw5ddrphy_dqsr901),
	.PCLK  (sys_clk),
	.RADDR (main_gw5ddrphy_rdpntr1),
	.RESET (sys_rst),
	.WADDR (main_gw5ddrphy_wrpntr1),

	// Outputs.
	.Q0    (main_gw5ddrphy_bitslip9_i[0]),
	.Q1    (main_gw5ddrphy_bitslip9_i[1]),
	.Q2    (main_gw5ddrphy_bitslip9_i[2]),
	.Q3    (main_gw5ddrphy_bitslip9_i[3])
);

//------------------------------------------------------------------------------
// Instance IOBUF_9 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_9(
	// Inputs.
	.I   (main_gw5ddrphy_dq_o9),
	.OEN (main_gw5ddrphy_dq_o_oen9),

	// Outputs.
	.O   (main_gw5ddrphy_dq_i9),

	// InOuts.
	.IO  (ddram_dq[9])
);

//------------------------------------------------------------------------------
// Instance OSER4_MEM_14 of OSER4_MEM Module.
//------------------------------------------------------------------------------
OSER4_MEM #(
	// Parameters.
	.TCLK_SOURCE ("DQSW270"),
	.TXCLK_POL   (1'd0)
) OSER4_MEM_14 (
	// Inputs.
	.D0    (main_gw5ddrphy_dq_o_data_muxed10[0]),
	.D1    (main_gw5ddrphy_dq_o_data_muxed10[1]),
	.D2    (main_gw5ddrphy_dq_o_data_muxed10[2]),
	.D3    (main_gw5ddrphy_dq_o_data_muxed10[3]),
	.FCLK  (sys2x_clk),
	.PCLK  (sys_clk),
	.RESET (sys_rst),
	.TCLK  (main_gw5ddrphy_dqsw2701),
	.TX0   ((~main_gw5ddrphy_dq_oe)),
	.TX1   ((~main_gw5ddrphy_dq_oe)),

	// Outputs.
	.Q0    (main_gw5ddrphy_dq_o10),
	.Q1    (main_gw5ddrphy_dq_o_oen10)
);

//------------------------------------------------------------------------------
// Instance IDES4_MEM_10 of IDES4_MEM Module.
//------------------------------------------------------------------------------
IDES4_MEM IDES4_MEM_10(
	// Inputs.
	.CALIB (1'd0),
	.D     (main_gw5ddrphy_dq_i10),
	.FCLK  (sys2x_clk),
	.ICLK  (main_gw5ddrphy_dqsr901),
	.PCLK  (sys_clk),
	.RADDR (main_gw5ddrphy_rdpntr1),
	.RESET (sys_rst),
	.WADDR (main_gw5ddrphy_wrpntr1),

	// Outputs.
	.Q0    (main_gw5ddrphy_bitslip10_i[0]),
	.Q1    (main_gw5ddrphy_bitslip10_i[1]),
	.Q2    (main_gw5ddrphy_bitslip10_i[2]),
	.Q3    (main_gw5ddrphy_bitslip10_i[3])
);

//------------------------------------------------------------------------------
// Instance IOBUF_10 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_10(
	// Inputs.
	.I   (main_gw5ddrphy_dq_o10),
	.OEN (main_gw5ddrphy_dq_o_oen10),

	// Outputs.
	.O   (main_gw5ddrphy_dq_i10),

	// InOuts.
	.IO  (ddram_dq[10])
);

//------------------------------------------------------------------------------
// Instance OSER4_MEM_15 of OSER4_MEM Module.
//------------------------------------------------------------------------------
OSER4_MEM #(
	// Parameters.
	.TCLK_SOURCE ("DQSW270"),
	.TXCLK_POL   (1'd0)
) OSER4_MEM_15 (
	// Inputs.
	.D0    (main_gw5ddrphy_dq_o_data_muxed11[0]),
	.D1    (main_gw5ddrphy_dq_o_data_muxed11[1]),
	.D2    (main_gw5ddrphy_dq_o_data_muxed11[2]),
	.D3    (main_gw5ddrphy_dq_o_data_muxed11[3]),
	.FCLK  (sys2x_clk),
	.PCLK  (sys_clk),
	.RESET (sys_rst),
	.TCLK  (main_gw5ddrphy_dqsw2701),
	.TX0   ((~main_gw5ddrphy_dq_oe)),
	.TX1   ((~main_gw5ddrphy_dq_oe)),

	// Outputs.
	.Q0    (main_gw5ddrphy_dq_o11),
	.Q1    (main_gw5ddrphy_dq_o_oen11)
);

//------------------------------------------------------------------------------
// Instance IDES4_MEM_11 of IDES4_MEM Module.
//------------------------------------------------------------------------------
IDES4_MEM IDES4_MEM_11(
	// Inputs.
	.CALIB (1'd0),
	.D     (main_gw5ddrphy_dq_i11),
	.FCLK  (sys2x_clk),
	.ICLK  (main_gw5ddrphy_dqsr901),
	.PCLK  (sys_clk),
	.RADDR (main_gw5ddrphy_rdpntr1),
	.RESET (sys_rst),
	.WADDR (main_gw5ddrphy_wrpntr1),

	// Outputs.
	.Q0    (main_gw5ddrphy_bitslip11_i[0]),
	.Q1    (main_gw5ddrphy_bitslip11_i[1]),
	.Q2    (main_gw5ddrphy_bitslip11_i[2]),
	.Q3    (main_gw5ddrphy_bitslip11_i[3])
);

//------------------------------------------------------------------------------
// Instance IOBUF_11 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_11(
	// Inputs.
	.I   (main_gw5ddrphy_dq_o11),
	.OEN (main_gw5ddrphy_dq_o_oen11),

	// Outputs.
	.O   (main_gw5ddrphy_dq_i11),

	// InOuts.
	.IO  (ddram_dq[11])
);

//------------------------------------------------------------------------------
// Instance OSER4_MEM_16 of OSER4_MEM Module.
//------------------------------------------------------------------------------
OSER4_MEM #(
	// Parameters.
	.TCLK_SOURCE ("DQSW270"),
	.TXCLK_POL   (1'd0)
) OSER4_MEM_16 (
	// Inputs.
	.D0    (main_gw5ddrphy_dq_o_data_muxed12[0]),
	.D1    (main_gw5ddrphy_dq_o_data_muxed12[1]),
	.D2    (main_gw5ddrphy_dq_o_data_muxed12[2]),
	.D3    (main_gw5ddrphy_dq_o_data_muxed12[3]),
	.FCLK  (sys2x_clk),
	.PCLK  (sys_clk),
	.RESET (sys_rst),
	.TCLK  (main_gw5ddrphy_dqsw2701),
	.TX0   ((~main_gw5ddrphy_dq_oe)),
	.TX1   ((~main_gw5ddrphy_dq_oe)),

	// Outputs.
	.Q0    (main_gw5ddrphy_dq_o12),
	.Q1    (main_gw5ddrphy_dq_o_oen12)
);

//------------------------------------------------------------------------------
// Instance IDES4_MEM_12 of IDES4_MEM Module.
//------------------------------------------------------------------------------
IDES4_MEM IDES4_MEM_12(
	// Inputs.
	.CALIB (1'd0),
	.D     (main_gw5ddrphy_dq_i12),
	.FCLK  (sys2x_clk),
	.ICLK  (main_gw5ddrphy_dqsr901),
	.PCLK  (sys_clk),
	.RADDR (main_gw5ddrphy_rdpntr1),
	.RESET (sys_rst),
	.WADDR (main_gw5ddrphy_wrpntr1),

	// Outputs.
	.Q0    (main_gw5ddrphy_bitslip12_i[0]),
	.Q1    (main_gw5ddrphy_bitslip12_i[1]),
	.Q2    (main_gw5ddrphy_bitslip12_i[2]),
	.Q3    (main_gw5ddrphy_bitslip12_i[3])
);

//------------------------------------------------------------------------------
// Instance IOBUF_12 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_12(
	// Inputs.
	.I   (main_gw5ddrphy_dq_o12),
	.OEN (main_gw5ddrphy_dq_o_oen12),

	// Outputs.
	.O   (main_gw5ddrphy_dq_i12),

	// InOuts.
	.IO  (ddram_dq[12])
);

//------------------------------------------------------------------------------
// Instance OSER4_MEM_17 of OSER4_MEM Module.
//------------------------------------------------------------------------------
OSER4_MEM #(
	// Parameters.
	.TCLK_SOURCE ("DQSW270"),
	.TXCLK_POL   (1'd0)
) OSER4_MEM_17 (
	// Inputs.
	.D0    (main_gw5ddrphy_dq_o_data_muxed13[0]),
	.D1    (main_gw5ddrphy_dq_o_data_muxed13[1]),
	.D2    (main_gw5ddrphy_dq_o_data_muxed13[2]),
	.D3    (main_gw5ddrphy_dq_o_data_muxed13[3]),
	.FCLK  (sys2x_clk),
	.PCLK  (sys_clk),
	.RESET (sys_rst),
	.TCLK  (main_gw5ddrphy_dqsw2701),
	.TX0   ((~main_gw5ddrphy_dq_oe)),
	.TX1   ((~main_gw5ddrphy_dq_oe)),

	// Outputs.
	.Q0    (main_gw5ddrphy_dq_o13),
	.Q1    (main_gw5ddrphy_dq_o_oen13)
);

//------------------------------------------------------------------------------
// Instance IDES4_MEM_13 of IDES4_MEM Module.
//------------------------------------------------------------------------------
IDES4_MEM IDES4_MEM_13(
	// Inputs.
	.CALIB (1'd0),
	.D     (main_gw5ddrphy_dq_i13),
	.FCLK  (sys2x_clk),
	.ICLK  (main_gw5ddrphy_dqsr901),
	.PCLK  (sys_clk),
	.RADDR (main_gw5ddrphy_rdpntr1),
	.RESET (sys_rst),
	.WADDR (main_gw5ddrphy_wrpntr1),

	// Outputs.
	.Q0    (main_gw5ddrphy_bitslip13_i[0]),
	.Q1    (main_gw5ddrphy_bitslip13_i[1]),
	.Q2    (main_gw5ddrphy_bitslip13_i[2]),
	.Q3    (main_gw5ddrphy_bitslip13_i[3])
);

//------------------------------------------------------------------------------
// Instance IOBUF_13 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_13(
	// Inputs.
	.I   (main_gw5ddrphy_dq_o13),
	.OEN (main_gw5ddrphy_dq_o_oen13),

	// Outputs.
	.O   (main_gw5ddrphy_dq_i13),

	// InOuts.
	.IO  (ddram_dq[13])
);

//------------------------------------------------------------------------------
// Instance OSER4_MEM_18 of OSER4_MEM Module.
//------------------------------------------------------------------------------
OSER4_MEM #(
	// Parameters.
	.TCLK_SOURCE ("DQSW270"),
	.TXCLK_POL   (1'd0)
) OSER4_MEM_18 (
	// Inputs.
	.D0    (main_gw5ddrphy_dq_o_data_muxed14[0]),
	.D1    (main_gw5ddrphy_dq_o_data_muxed14[1]),
	.D2    (main_gw5ddrphy_dq_o_data_muxed14[2]),
	.D3    (main_gw5ddrphy_dq_o_data_muxed14[3]),
	.FCLK  (sys2x_clk),
	.PCLK  (sys_clk),
	.RESET (sys_rst),
	.TCLK  (main_gw5ddrphy_dqsw2701),
	.TX0   ((~main_gw5ddrphy_dq_oe)),
	.TX1   ((~main_gw5ddrphy_dq_oe)),

	// Outputs.
	.Q0    (main_gw5ddrphy_dq_o14),
	.Q1    (main_gw5ddrphy_dq_o_oen14)
);

//------------------------------------------------------------------------------
// Instance IDES4_MEM_14 of IDES4_MEM Module.
//------------------------------------------------------------------------------
IDES4_MEM IDES4_MEM_14(
	// Inputs.
	.CALIB (1'd0),
	.D     (main_gw5ddrphy_dq_i14),
	.FCLK  (sys2x_clk),
	.ICLK  (main_gw5ddrphy_dqsr901),
	.PCLK  (sys_clk),
	.RADDR (main_gw5ddrphy_rdpntr1),
	.RESET (sys_rst),
	.WADDR (main_gw5ddrphy_wrpntr1),

	// Outputs.
	.Q0    (main_gw5ddrphy_bitslip14_i[0]),
	.Q1    (main_gw5ddrphy_bitslip14_i[1]),
	.Q2    (main_gw5ddrphy_bitslip14_i[2]),
	.Q3    (main_gw5ddrphy_bitslip14_i[3])
);

//------------------------------------------------------------------------------
// Instance IOBUF_14 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_14(
	// Inputs.
	.I   (main_gw5ddrphy_dq_o14),
	.OEN (main_gw5ddrphy_dq_o_oen14),

	// Outputs.
	.O   (main_gw5ddrphy_dq_i14),

	// InOuts.
	.IO  (ddram_dq[14])
);

//------------------------------------------------------------------------------
// Instance OSER4_MEM_19 of OSER4_MEM Module.
//------------------------------------------------------------------------------
OSER4_MEM #(
	// Parameters.
	.TCLK_SOURCE ("DQSW270"),
	.TXCLK_POL   (1'd0)
) OSER4_MEM_19 (
	// Inputs.
	.D0    (main_gw5ddrphy_dq_o_data_muxed15[0]),
	.D1    (main_gw5ddrphy_dq_o_data_muxed15[1]),
	.D2    (main_gw5ddrphy_dq_o_data_muxed15[2]),
	.D3    (main_gw5ddrphy_dq_o_data_muxed15[3]),
	.FCLK  (sys2x_clk),
	.PCLK  (sys_clk),
	.RESET (sys_rst),
	.TCLK  (main_gw5ddrphy_dqsw2701),
	.TX0   ((~main_gw5ddrphy_dq_oe)),
	.TX1   ((~main_gw5ddrphy_dq_oe)),

	// Outputs.
	.Q0    (main_gw5ddrphy_dq_o15),
	.Q1    (main_gw5ddrphy_dq_o_oen15)
);

//------------------------------------------------------------------------------
// Instance IDES4_MEM_15 of IDES4_MEM Module.
//------------------------------------------------------------------------------
IDES4_MEM IDES4_MEM_15(
	// Inputs.
	.CALIB (1'd0),
	.D     (main_gw5ddrphy_dq_i15),
	.FCLK  (sys2x_clk),
	.ICLK  (main_gw5ddrphy_dqsr901),
	.PCLK  (sys_clk),
	.RADDR (main_gw5ddrphy_rdpntr1),
	.RESET (sys_rst),
	.WADDR (main_gw5ddrphy_wrpntr1),

	// Outputs.
	.Q0    (main_gw5ddrphy_bitslip15_i[0]),
	.Q1    (main_gw5ddrphy_bitslip15_i[1]),
	.Q2    (main_gw5ddrphy_bitslip15_i[2]),
	.Q3    (main_gw5ddrphy_bitslip15_i[3])
);

//------------------------------------------------------------------------------
// Instance IOBUF_15 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_15(
	// Inputs.
	.I   (main_gw5ddrphy_dq_o15),
	.OEN (main_gw5ddrphy_dq_o_oen15),

	// Outputs.
	.O   (main_gw5ddrphy_dq_i15),

	// InOuts.
	.IO  (ddram_dq[15])
);

//------------------------------------------------------------------------------
// Instance DQS_2 of DQS Module.
//------------------------------------------------------------------------------
DQS #(
	// Parameters.
	.DQS_MODE ("X2_DDR3")
) DQS_2 (
	// Inputs.
	.DLLSTEP (main_gw5ddrphy_delay0),
	.DQSIN   (main_gw5ddrphy_dqs_i2),
	.FCLK    (sys2x_clk),
	.HOLD    ((main_gw5ddrphy_pause0 | main_gw5ddrphy_dly_sel_storage[2])),
	.PCLK    (sys_clk),
	.RCLKSEL (main_gw5ddrphy_rdly2),
	.RDIR    (1'd1),
	.READ    ({4{main_gw5ddrphy_dqs_re}}),
	.RESET   (sys_rst),
	.RLOADN  (1'd0),
	.RMOVE   (1'd0),
	.WDIR    (1'd1),
	.WLOADN  (1'd0),
	.WMOVE   (1'd0),
	.WSTEP   (8'd0),

	// Outputs.
	.DQSR90  (main_gw5ddrphy_dqsr902),
	.DQSW0   (main_gw5ddrphy_dqsw2),
	.DQSW270 (main_gw5ddrphy_dqsw2702),
	.RBURST  (main_gw5ddrphy_burstdet2),
	.RFLAG   (main_gw5ddrphy58),
	.RPOINT  (main_gw5ddrphy_rdpntr2),
	.RVALID  (main_gw5ddrphy_datavalid[2]),
	.WFLAG   (main_gw5ddrphy59),
	.WPOINT  (main_gw5ddrphy_wrpntr2)
);

//------------------------------------------------------------------------------
// Instance OSER4_MEM_20 of OSER4_MEM Module.
//------------------------------------------------------------------------------
OSER4_MEM #(
	// Parameters.
	.TCLK_SOURCE ("DQSW"),
	.TXCLK_POL   (1'd1)
) OSER4_MEM_20 (
	// Inputs.
	.D0    (1'd0),
	.D1    (1'd1),
	.D2    (1'd0),
	.D3    (1'd1),
	.FCLK  (sys2x_clk),
	.PCLK  (sys_clk),
	.RESET (sys_rst),
	.TCLK  (main_gw5ddrphy_dqsw2),
	.TX0   ((~(main_gw5ddrphy_dqs_oe | main_gw5ddrphy_dqs_postamble))),
	.TX1   ((~(main_gw5ddrphy_dqs_oe | main_gw5ddrphy_dqs_preamble))),

	// Outputs.
	.Q0    (main_gw5ddrphy_dqs_o2),
	.Q1    (main_gw5ddrphy_dqs_o_oen2)
);

//------------------------------------------------------------------------------
// Instance ELVDS_IOBUF_2 of ELVDS_IOBUF Module.
//------------------------------------------------------------------------------
ELVDS_IOBUF ELVDS_IOBUF_2(
	// Inputs.
	.I   (main_gw5ddrphy_dqs_o2),
	.OEN (main_gw5ddrphy_dqs_o_oen2),

	// Outputs.
	.O   (main_gw5ddrphy_dqs_i2),

	// InOuts.
	.IO  (ddram_dqs_p[2]),
	.IOB (ddram_dqs_n[2])
);

//------------------------------------------------------------------------------
// Instance OSER4_MEM_21 of OSER4_MEM Module.
//------------------------------------------------------------------------------
OSER4_MEM #(
	// Parameters.
	.TCLK_SOURCE ("DQSW270"),
	.TXCLK_POL   (1'd0)
) OSER4_MEM_21 (
	// Inputs.
	.D0    (main_gw5ddrphy_dm_o_data_muxed2[0]),
	.D1    (main_gw5ddrphy_dm_o_data_muxed2[1]),
	.D2    (main_gw5ddrphy_dm_o_data_muxed2[2]),
	.D3    (main_gw5ddrphy_dm_o_data_muxed2[3]),
	.FCLK  (sys2x_clk),
	.PCLK  (sys_clk),
	.RESET (sys_rst),
	.TCLK  (main_gw5ddrphy_dqsw2702),
	.TX0   (1'd0),
	.TX1   (1'd0),

	// Outputs.
	.Q0    (ddram_dm[2]),
	.Q1    (main_gw5ddrphy60)
);

//------------------------------------------------------------------------------
// Instance OSER4_MEM_22 of OSER4_MEM Module.
//------------------------------------------------------------------------------
OSER4_MEM #(
	// Parameters.
	.TCLK_SOURCE ("DQSW270"),
	.TXCLK_POL   (1'd0)
) OSER4_MEM_22 (
	// Inputs.
	.D0    (main_gw5ddrphy_dq_o_data_muxed16[0]),
	.D1    (main_gw5ddrphy_dq_o_data_muxed16[1]),
	.D2    (main_gw5ddrphy_dq_o_data_muxed16[2]),
	.D3    (main_gw5ddrphy_dq_o_data_muxed16[3]),
	.FCLK  (sys2x_clk),
	.PCLK  (sys_clk),
	.RESET (sys_rst),
	.TCLK  (main_gw5ddrphy_dqsw2702),
	.TX0   ((~main_gw5ddrphy_dq_oe)),
	.TX1   ((~main_gw5ddrphy_dq_oe)),

	// Outputs.
	.Q0    (main_gw5ddrphy_dq_o16),
	.Q1    (main_gw5ddrphy_dq_o_oen16)
);

//------------------------------------------------------------------------------
// Instance IDES4_MEM_16 of IDES4_MEM Module.
//------------------------------------------------------------------------------
IDES4_MEM IDES4_MEM_16(
	// Inputs.
	.CALIB (1'd0),
	.D     (main_gw5ddrphy_dq_i16),
	.FCLK  (sys2x_clk),
	.ICLK  (main_gw5ddrphy_dqsr902),
	.PCLK  (sys_clk),
	.RADDR (main_gw5ddrphy_rdpntr2),
	.RESET (sys_rst),
	.WADDR (main_gw5ddrphy_wrpntr2),

	// Outputs.
	.Q0    (main_gw5ddrphy_bitslip16_i[0]),
	.Q1    (main_gw5ddrphy_bitslip16_i[1]),
	.Q2    (main_gw5ddrphy_bitslip16_i[2]),
	.Q3    (main_gw5ddrphy_bitslip16_i[3])
);

//------------------------------------------------------------------------------
// Instance IOBUF_16 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_16(
	// Inputs.
	.I   (main_gw5ddrphy_dq_o16),
	.OEN (main_gw5ddrphy_dq_o_oen16),

	// Outputs.
	.O   (main_gw5ddrphy_dq_i16),

	// InOuts.
	.IO  (ddram_dq[16])
);

//------------------------------------------------------------------------------
// Instance OSER4_MEM_23 of OSER4_MEM Module.
//------------------------------------------------------------------------------
OSER4_MEM #(
	// Parameters.
	.TCLK_SOURCE ("DQSW270"),
	.TXCLK_POL   (1'd0)
) OSER4_MEM_23 (
	// Inputs.
	.D0    (main_gw5ddrphy_dq_o_data_muxed17[0]),
	.D1    (main_gw5ddrphy_dq_o_data_muxed17[1]),
	.D2    (main_gw5ddrphy_dq_o_data_muxed17[2]),
	.D3    (main_gw5ddrphy_dq_o_data_muxed17[3]),
	.FCLK  (sys2x_clk),
	.PCLK  (sys_clk),
	.RESET (sys_rst),
	.TCLK  (main_gw5ddrphy_dqsw2702),
	.TX0   ((~main_gw5ddrphy_dq_oe)),
	.TX1   ((~main_gw5ddrphy_dq_oe)),

	// Outputs.
	.Q0    (main_gw5ddrphy_dq_o17),
	.Q1    (main_gw5ddrphy_dq_o_oen17)
);

//------------------------------------------------------------------------------
// Instance IDES4_MEM_17 of IDES4_MEM Module.
//------------------------------------------------------------------------------
IDES4_MEM IDES4_MEM_17(
	// Inputs.
	.CALIB (1'd0),
	.D     (main_gw5ddrphy_dq_i17),
	.FCLK  (sys2x_clk),
	.ICLK  (main_gw5ddrphy_dqsr902),
	.PCLK  (sys_clk),
	.RADDR (main_gw5ddrphy_rdpntr2),
	.RESET (sys_rst),
	.WADDR (main_gw5ddrphy_wrpntr2),

	// Outputs.
	.Q0    (main_gw5ddrphy_bitslip17_i[0]),
	.Q1    (main_gw5ddrphy_bitslip17_i[1]),
	.Q2    (main_gw5ddrphy_bitslip17_i[2]),
	.Q3    (main_gw5ddrphy_bitslip17_i[3])
);

//------------------------------------------------------------------------------
// Instance IOBUF_17 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_17(
	// Inputs.
	.I   (main_gw5ddrphy_dq_o17),
	.OEN (main_gw5ddrphy_dq_o_oen17),

	// Outputs.
	.O   (main_gw5ddrphy_dq_i17),

	// InOuts.
	.IO  (ddram_dq[17])
);

//------------------------------------------------------------------------------
// Instance OSER4_MEM_24 of OSER4_MEM Module.
//------------------------------------------------------------------------------
OSER4_MEM #(
	// Parameters.
	.TCLK_SOURCE ("DQSW270"),
	.TXCLK_POL   (1'd0)
) OSER4_MEM_24 (
	// Inputs.
	.D0    (main_gw5ddrphy_dq_o_data_muxed18[0]),
	.D1    (main_gw5ddrphy_dq_o_data_muxed18[1]),
	.D2    (main_gw5ddrphy_dq_o_data_muxed18[2]),
	.D3    (main_gw5ddrphy_dq_o_data_muxed18[3]),
	.FCLK  (sys2x_clk),
	.PCLK  (sys_clk),
	.RESET (sys_rst),
	.TCLK  (main_gw5ddrphy_dqsw2702),
	.TX0   ((~main_gw5ddrphy_dq_oe)),
	.TX1   ((~main_gw5ddrphy_dq_oe)),

	// Outputs.
	.Q0    (main_gw5ddrphy_dq_o18),
	.Q1    (main_gw5ddrphy_dq_o_oen18)
);

//------------------------------------------------------------------------------
// Instance IDES4_MEM_18 of IDES4_MEM Module.
//------------------------------------------------------------------------------
IDES4_MEM IDES4_MEM_18(
	// Inputs.
	.CALIB (1'd0),
	.D     (main_gw5ddrphy_dq_i18),
	.FCLK  (sys2x_clk),
	.ICLK  (main_gw5ddrphy_dqsr902),
	.PCLK  (sys_clk),
	.RADDR (main_gw5ddrphy_rdpntr2),
	.RESET (sys_rst),
	.WADDR (main_gw5ddrphy_wrpntr2),

	// Outputs.
	.Q0    (main_gw5ddrphy_bitslip18_i[0]),
	.Q1    (main_gw5ddrphy_bitslip18_i[1]),
	.Q2    (main_gw5ddrphy_bitslip18_i[2]),
	.Q3    (main_gw5ddrphy_bitslip18_i[3])
);

//------------------------------------------------------------------------------
// Instance IOBUF_18 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_18(
	// Inputs.
	.I   (main_gw5ddrphy_dq_o18),
	.OEN (main_gw5ddrphy_dq_o_oen18),

	// Outputs.
	.O   (main_gw5ddrphy_dq_i18),

	// InOuts.
	.IO  (ddram_dq[18])
);

//------------------------------------------------------------------------------
// Instance OSER4_MEM_25 of OSER4_MEM Module.
//------------------------------------------------------------------------------
OSER4_MEM #(
	// Parameters.
	.TCLK_SOURCE ("DQSW270"),
	.TXCLK_POL   (1'd0)
) OSER4_MEM_25 (
	// Inputs.
	.D0    (main_gw5ddrphy_dq_o_data_muxed19[0]),
	.D1    (main_gw5ddrphy_dq_o_data_muxed19[1]),
	.D2    (main_gw5ddrphy_dq_o_data_muxed19[2]),
	.D3    (main_gw5ddrphy_dq_o_data_muxed19[3]),
	.FCLK  (sys2x_clk),
	.PCLK  (sys_clk),
	.RESET (sys_rst),
	.TCLK  (main_gw5ddrphy_dqsw2702),
	.TX0   ((~main_gw5ddrphy_dq_oe)),
	.TX1   ((~main_gw5ddrphy_dq_oe)),

	// Outputs.
	.Q0    (main_gw5ddrphy_dq_o19),
	.Q1    (main_gw5ddrphy_dq_o_oen19)
);

//------------------------------------------------------------------------------
// Instance IDES4_MEM_19 of IDES4_MEM Module.
//------------------------------------------------------------------------------
IDES4_MEM IDES4_MEM_19(
	// Inputs.
	.CALIB (1'd0),
	.D     (main_gw5ddrphy_dq_i19),
	.FCLK  (sys2x_clk),
	.ICLK  (main_gw5ddrphy_dqsr902),
	.PCLK  (sys_clk),
	.RADDR (main_gw5ddrphy_rdpntr2),
	.RESET (sys_rst),
	.WADDR (main_gw5ddrphy_wrpntr2),

	// Outputs.
	.Q0    (main_gw5ddrphy_bitslip19_i[0]),
	.Q1    (main_gw5ddrphy_bitslip19_i[1]),
	.Q2    (main_gw5ddrphy_bitslip19_i[2]),
	.Q3    (main_gw5ddrphy_bitslip19_i[3])
);

//------------------------------------------------------------------------------
// Instance IOBUF_19 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_19(
	// Inputs.
	.I   (main_gw5ddrphy_dq_o19),
	.OEN (main_gw5ddrphy_dq_o_oen19),

	// Outputs.
	.O   (main_gw5ddrphy_dq_i19),

	// InOuts.
	.IO  (ddram_dq[19])
);

//------------------------------------------------------------------------------
// Instance OSER4_MEM_26 of OSER4_MEM Module.
//------------------------------------------------------------------------------
OSER4_MEM #(
	// Parameters.
	.TCLK_SOURCE ("DQSW270"),
	.TXCLK_POL   (1'd0)
) OSER4_MEM_26 (
	// Inputs.
	.D0    (main_gw5ddrphy_dq_o_data_muxed20[0]),
	.D1    (main_gw5ddrphy_dq_o_data_muxed20[1]),
	.D2    (main_gw5ddrphy_dq_o_data_muxed20[2]),
	.D3    (main_gw5ddrphy_dq_o_data_muxed20[3]),
	.FCLK  (sys2x_clk),
	.PCLK  (sys_clk),
	.RESET (sys_rst),
	.TCLK  (main_gw5ddrphy_dqsw2702),
	.TX0   ((~main_gw5ddrphy_dq_oe)),
	.TX1   ((~main_gw5ddrphy_dq_oe)),

	// Outputs.
	.Q0    (main_gw5ddrphy_dq_o20),
	.Q1    (main_gw5ddrphy_dq_o_oen20)
);

//------------------------------------------------------------------------------
// Instance IDES4_MEM_20 of IDES4_MEM Module.
//------------------------------------------------------------------------------
IDES4_MEM IDES4_MEM_20(
	// Inputs.
	.CALIB (1'd0),
	.D     (main_gw5ddrphy_dq_i20),
	.FCLK  (sys2x_clk),
	.ICLK  (main_gw5ddrphy_dqsr902),
	.PCLK  (sys_clk),
	.RADDR (main_gw5ddrphy_rdpntr2),
	.RESET (sys_rst),
	.WADDR (main_gw5ddrphy_wrpntr2),

	// Outputs.
	.Q0    (main_gw5ddrphy_bitslip20_i[0]),
	.Q1    (main_gw5ddrphy_bitslip20_i[1]),
	.Q2    (main_gw5ddrphy_bitslip20_i[2]),
	.Q3    (main_gw5ddrphy_bitslip20_i[3])
);

//------------------------------------------------------------------------------
// Instance IOBUF_20 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_20(
	// Inputs.
	.I   (main_gw5ddrphy_dq_o20),
	.OEN (main_gw5ddrphy_dq_o_oen20),

	// Outputs.
	.O   (main_gw5ddrphy_dq_i20),

	// InOuts.
	.IO  (ddram_dq[20])
);

//------------------------------------------------------------------------------
// Instance OSER4_MEM_27 of OSER4_MEM Module.
//------------------------------------------------------------------------------
OSER4_MEM #(
	// Parameters.
	.TCLK_SOURCE ("DQSW270"),
	.TXCLK_POL   (1'd0)
) OSER4_MEM_27 (
	// Inputs.
	.D0    (main_gw5ddrphy_dq_o_data_muxed21[0]),
	.D1    (main_gw5ddrphy_dq_o_data_muxed21[1]),
	.D2    (main_gw5ddrphy_dq_o_data_muxed21[2]),
	.D3    (main_gw5ddrphy_dq_o_data_muxed21[3]),
	.FCLK  (sys2x_clk),
	.PCLK  (sys_clk),
	.RESET (sys_rst),
	.TCLK  (main_gw5ddrphy_dqsw2702),
	.TX0   ((~main_gw5ddrphy_dq_oe)),
	.TX1   ((~main_gw5ddrphy_dq_oe)),

	// Outputs.
	.Q0    (main_gw5ddrphy_dq_o21),
	.Q1    (main_gw5ddrphy_dq_o_oen21)
);

//------------------------------------------------------------------------------
// Instance IDES4_MEM_21 of IDES4_MEM Module.
//------------------------------------------------------------------------------
IDES4_MEM IDES4_MEM_21(
	// Inputs.
	.CALIB (1'd0),
	.D     (main_gw5ddrphy_dq_i21),
	.FCLK  (sys2x_clk),
	.ICLK  (main_gw5ddrphy_dqsr902),
	.PCLK  (sys_clk),
	.RADDR (main_gw5ddrphy_rdpntr2),
	.RESET (sys_rst),
	.WADDR (main_gw5ddrphy_wrpntr2),

	// Outputs.
	.Q0    (main_gw5ddrphy_bitslip21_i[0]),
	.Q1    (main_gw5ddrphy_bitslip21_i[1]),
	.Q2    (main_gw5ddrphy_bitslip21_i[2]),
	.Q3    (main_gw5ddrphy_bitslip21_i[3])
);

//------------------------------------------------------------------------------
// Instance IOBUF_21 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_21(
	// Inputs.
	.I   (main_gw5ddrphy_dq_o21),
	.OEN (main_gw5ddrphy_dq_o_oen21),

	// Outputs.
	.O   (main_gw5ddrphy_dq_i21),

	// InOuts.
	.IO  (ddram_dq[21])
);

//------------------------------------------------------------------------------
// Instance OSER4_MEM_28 of OSER4_MEM Module.
//------------------------------------------------------------------------------
OSER4_MEM #(
	// Parameters.
	.TCLK_SOURCE ("DQSW270"),
	.TXCLK_POL   (1'd0)
) OSER4_MEM_28 (
	// Inputs.
	.D0    (main_gw5ddrphy_dq_o_data_muxed22[0]),
	.D1    (main_gw5ddrphy_dq_o_data_muxed22[1]),
	.D2    (main_gw5ddrphy_dq_o_data_muxed22[2]),
	.D3    (main_gw5ddrphy_dq_o_data_muxed22[3]),
	.FCLK  (sys2x_clk),
	.PCLK  (sys_clk),
	.RESET (sys_rst),
	.TCLK  (main_gw5ddrphy_dqsw2702),
	.TX0   ((~main_gw5ddrphy_dq_oe)),
	.TX1   ((~main_gw5ddrphy_dq_oe)),

	// Outputs.
	.Q0    (main_gw5ddrphy_dq_o22),
	.Q1    (main_gw5ddrphy_dq_o_oen22)
);

//------------------------------------------------------------------------------
// Instance IDES4_MEM_22 of IDES4_MEM Module.
//------------------------------------------------------------------------------
IDES4_MEM IDES4_MEM_22(
	// Inputs.
	.CALIB (1'd0),
	.D     (main_gw5ddrphy_dq_i22),
	.FCLK  (sys2x_clk),
	.ICLK  (main_gw5ddrphy_dqsr902),
	.PCLK  (sys_clk),
	.RADDR (main_gw5ddrphy_rdpntr2),
	.RESET (sys_rst),
	.WADDR (main_gw5ddrphy_wrpntr2),

	// Outputs.
	.Q0    (main_gw5ddrphy_bitslip22_i[0]),
	.Q1    (main_gw5ddrphy_bitslip22_i[1]),
	.Q2    (main_gw5ddrphy_bitslip22_i[2]),
	.Q3    (main_gw5ddrphy_bitslip22_i[3])
);

//------------------------------------------------------------------------------
// Instance IOBUF_22 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_22(
	// Inputs.
	.I   (main_gw5ddrphy_dq_o22),
	.OEN (main_gw5ddrphy_dq_o_oen22),

	// Outputs.
	.O   (main_gw5ddrphy_dq_i22),

	// InOuts.
	.IO  (ddram_dq[22])
);

//------------------------------------------------------------------------------
// Instance OSER4_MEM_29 of OSER4_MEM Module.
//------------------------------------------------------------------------------
OSER4_MEM #(
	// Parameters.
	.TCLK_SOURCE ("DQSW270"),
	.TXCLK_POL   (1'd0)
) OSER4_MEM_29 (
	// Inputs.
	.D0    (main_gw5ddrphy_dq_o_data_muxed23[0]),
	.D1    (main_gw5ddrphy_dq_o_data_muxed23[1]),
	.D2    (main_gw5ddrphy_dq_o_data_muxed23[2]),
	.D3    (main_gw5ddrphy_dq_o_data_muxed23[3]),
	.FCLK  (sys2x_clk),
	.PCLK  (sys_clk),
	.RESET (sys_rst),
	.TCLK  (main_gw5ddrphy_dqsw2702),
	.TX0   ((~main_gw5ddrphy_dq_oe)),
	.TX1   ((~main_gw5ddrphy_dq_oe)),

	// Outputs.
	.Q0    (main_gw5ddrphy_dq_o23),
	.Q1    (main_gw5ddrphy_dq_o_oen23)
);

//------------------------------------------------------------------------------
// Instance IDES4_MEM_23 of IDES4_MEM Module.
//------------------------------------------------------------------------------
IDES4_MEM IDES4_MEM_23(
	// Inputs.
	.CALIB (1'd0),
	.D     (main_gw5ddrphy_dq_i23),
	.FCLK  (sys2x_clk),
	.ICLK  (main_gw5ddrphy_dqsr902),
	.PCLK  (sys_clk),
	.RADDR (main_gw5ddrphy_rdpntr2),
	.RESET (sys_rst),
	.WADDR (main_gw5ddrphy_wrpntr2),

	// Outputs.
	.Q0    (main_gw5ddrphy_bitslip23_i[0]),
	.Q1    (main_gw5ddrphy_bitslip23_i[1]),
	.Q2    (main_gw5ddrphy_bitslip23_i[2]),
	.Q3    (main_gw5ddrphy_bitslip23_i[3])
);

//------------------------------------------------------------------------------
// Instance IOBUF_23 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_23(
	// Inputs.
	.I   (main_gw5ddrphy_dq_o23),
	.OEN (main_gw5ddrphy_dq_o_oen23),

	// Outputs.
	.O   (main_gw5ddrphy_dq_i23),

	// InOuts.
	.IO  (ddram_dq[23])
);

//------------------------------------------------------------------------------
// Instance DQS_3 of DQS Module.
//------------------------------------------------------------------------------
DQS #(
	// Parameters.
	.DQS_MODE ("X2_DDR3")
) DQS_3 (
	// Inputs.
	.DLLSTEP (main_gw5ddrphy_delay0),
	.DQSIN   (main_gw5ddrphy_dqs_i3),
	.FCLK    (sys2x_clk),
	.HOLD    ((main_gw5ddrphy_pause0 | main_gw5ddrphy_dly_sel_storage[3])),
	.PCLK    (sys_clk),
	.RCLKSEL (main_gw5ddrphy_rdly3),
	.RDIR    (1'd1),
	.READ    ({4{main_gw5ddrphy_dqs_re}}),
	.RESET   (sys_rst),
	.RLOADN  (1'd0),
	.RMOVE   (1'd0),
	.WDIR    (1'd1),
	.WLOADN  (1'd0),
	.WMOVE   (1'd0),
	.WSTEP   (8'd0),

	// Outputs.
	.DQSR90  (main_gw5ddrphy_dqsr903),
	.DQSW0   (main_gw5ddrphy_dqsw3),
	.DQSW270 (main_gw5ddrphy_dqsw2703),
	.RBURST  (main_gw5ddrphy_burstdet3),
	.RFLAG   (main_gw5ddrphy61),
	.RPOINT  (main_gw5ddrphy_rdpntr3),
	.RVALID  (main_gw5ddrphy_datavalid[3]),
	.WFLAG   (main_gw5ddrphy62),
	.WPOINT  (main_gw5ddrphy_wrpntr3)
);

//------------------------------------------------------------------------------
// Instance OSER4_MEM_30 of OSER4_MEM Module.
//------------------------------------------------------------------------------
OSER4_MEM #(
	// Parameters.
	.TCLK_SOURCE ("DQSW"),
	.TXCLK_POL   (1'd1)
) OSER4_MEM_30 (
	// Inputs.
	.D0    (1'd0),
	.D1    (1'd1),
	.D2    (1'd0),
	.D3    (1'd1),
	.FCLK  (sys2x_clk),
	.PCLK  (sys_clk),
	.RESET (sys_rst),
	.TCLK  (main_gw5ddrphy_dqsw3),
	.TX0   ((~(main_gw5ddrphy_dqs_oe | main_gw5ddrphy_dqs_postamble))),
	.TX1   ((~(main_gw5ddrphy_dqs_oe | main_gw5ddrphy_dqs_preamble))),

	// Outputs.
	.Q0    (main_gw5ddrphy_dqs_o3),
	.Q1    (main_gw5ddrphy_dqs_o_oen3)
);

//------------------------------------------------------------------------------
// Instance ELVDS_IOBUF_3 of ELVDS_IOBUF Module.
//------------------------------------------------------------------------------
ELVDS_IOBUF ELVDS_IOBUF_3(
	// Inputs.
	.I   (main_gw5ddrphy_dqs_o3),
	.OEN (main_gw5ddrphy_dqs_o_oen3),

	// Outputs.
	.O   (main_gw5ddrphy_dqs_i3),

	// InOuts.
	.IO  (ddram_dqs_p[3]),
	.IOB (ddram_dqs_n[3])
);

//------------------------------------------------------------------------------
// Instance OSER4_MEM_31 of OSER4_MEM Module.
//------------------------------------------------------------------------------
OSER4_MEM #(
	// Parameters.
	.TCLK_SOURCE ("DQSW270"),
	.TXCLK_POL   (1'd0)
) OSER4_MEM_31 (
	// Inputs.
	.D0    (main_gw5ddrphy_dm_o_data_muxed3[0]),
	.D1    (main_gw5ddrphy_dm_o_data_muxed3[1]),
	.D2    (main_gw5ddrphy_dm_o_data_muxed3[2]),
	.D3    (main_gw5ddrphy_dm_o_data_muxed3[3]),
	.FCLK  (sys2x_clk),
	.PCLK  (sys_clk),
	.RESET (sys_rst),
	.TCLK  (main_gw5ddrphy_dqsw2703),
	.TX0   (1'd0),
	.TX1   (1'd0),

	// Outputs.
	.Q0    (ddram_dm[3]),
	.Q1    (main_gw5ddrphy63)
);

//------------------------------------------------------------------------------
// Instance OSER4_MEM_32 of OSER4_MEM Module.
//------------------------------------------------------------------------------
OSER4_MEM #(
	// Parameters.
	.TCLK_SOURCE ("DQSW270"),
	.TXCLK_POL   (1'd0)
) OSER4_MEM_32 (
	// Inputs.
	.D0    (main_gw5ddrphy_dq_o_data_muxed24[0]),
	.D1    (main_gw5ddrphy_dq_o_data_muxed24[1]),
	.D2    (main_gw5ddrphy_dq_o_data_muxed24[2]),
	.D3    (main_gw5ddrphy_dq_o_data_muxed24[3]),
	.FCLK  (sys2x_clk),
	.PCLK  (sys_clk),
	.RESET (sys_rst),
	.TCLK  (main_gw5ddrphy_dqsw2703),
	.TX0   ((~main_gw5ddrphy_dq_oe)),
	.TX1   ((~main_gw5ddrphy_dq_oe)),

	// Outputs.
	.Q0    (main_gw5ddrphy_dq_o24),
	.Q1    (main_gw5ddrphy_dq_o_oen24)
);

//------------------------------------------------------------------------------
// Instance IDES4_MEM_24 of IDES4_MEM Module.
//------------------------------------------------------------------------------
IDES4_MEM IDES4_MEM_24(
	// Inputs.
	.CALIB (1'd0),
	.D     (main_gw5ddrphy_dq_i24),
	.FCLK  (sys2x_clk),
	.ICLK  (main_gw5ddrphy_dqsr903),
	.PCLK  (sys_clk),
	.RADDR (main_gw5ddrphy_rdpntr3),
	.RESET (sys_rst),
	.WADDR (main_gw5ddrphy_wrpntr3),

	// Outputs.
	.Q0    (main_gw5ddrphy_bitslip24_i[0]),
	.Q1    (main_gw5ddrphy_bitslip24_i[1]),
	.Q2    (main_gw5ddrphy_bitslip24_i[2]),
	.Q3    (main_gw5ddrphy_bitslip24_i[3])
);

//------------------------------------------------------------------------------
// Instance IOBUF_24 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_24(
	// Inputs.
	.I   (main_gw5ddrphy_dq_o24),
	.OEN (main_gw5ddrphy_dq_o_oen24),

	// Outputs.
	.O   (main_gw5ddrphy_dq_i24),

	// InOuts.
	.IO  (ddram_dq[24])
);

//------------------------------------------------------------------------------
// Instance OSER4_MEM_33 of OSER4_MEM Module.
//------------------------------------------------------------------------------
OSER4_MEM #(
	// Parameters.
	.TCLK_SOURCE ("DQSW270"),
	.TXCLK_POL   (1'd0)
) OSER4_MEM_33 (
	// Inputs.
	.D0    (main_gw5ddrphy_dq_o_data_muxed25[0]),
	.D1    (main_gw5ddrphy_dq_o_data_muxed25[1]),
	.D2    (main_gw5ddrphy_dq_o_data_muxed25[2]),
	.D3    (main_gw5ddrphy_dq_o_data_muxed25[3]),
	.FCLK  (sys2x_clk),
	.PCLK  (sys_clk),
	.RESET (sys_rst),
	.TCLK  (main_gw5ddrphy_dqsw2703),
	.TX0   ((~main_gw5ddrphy_dq_oe)),
	.TX1   ((~main_gw5ddrphy_dq_oe)),

	// Outputs.
	.Q0    (main_gw5ddrphy_dq_o25),
	.Q1    (main_gw5ddrphy_dq_o_oen25)
);

//------------------------------------------------------------------------------
// Instance IDES4_MEM_25 of IDES4_MEM Module.
//------------------------------------------------------------------------------
IDES4_MEM IDES4_MEM_25(
	// Inputs.
	.CALIB (1'd0),
	.D     (main_gw5ddrphy_dq_i25),
	.FCLK  (sys2x_clk),
	.ICLK  (main_gw5ddrphy_dqsr903),
	.PCLK  (sys_clk),
	.RADDR (main_gw5ddrphy_rdpntr3),
	.RESET (sys_rst),
	.WADDR (main_gw5ddrphy_wrpntr3),

	// Outputs.
	.Q0    (main_gw5ddrphy_bitslip25_i[0]),
	.Q1    (main_gw5ddrphy_bitslip25_i[1]),
	.Q2    (main_gw5ddrphy_bitslip25_i[2]),
	.Q3    (main_gw5ddrphy_bitslip25_i[3])
);

//------------------------------------------------------------------------------
// Instance IOBUF_25 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_25(
	// Inputs.
	.I   (main_gw5ddrphy_dq_o25),
	.OEN (main_gw5ddrphy_dq_o_oen25),

	// Outputs.
	.O   (main_gw5ddrphy_dq_i25),

	// InOuts.
	.IO  (ddram_dq[25])
);

//------------------------------------------------------------------------------
// Instance OSER4_MEM_34 of OSER4_MEM Module.
//------------------------------------------------------------------------------
OSER4_MEM #(
	// Parameters.
	.TCLK_SOURCE ("DQSW270"),
	.TXCLK_POL   (1'd0)
) OSER4_MEM_34 (
	// Inputs.
	.D0    (main_gw5ddrphy_dq_o_data_muxed26[0]),
	.D1    (main_gw5ddrphy_dq_o_data_muxed26[1]),
	.D2    (main_gw5ddrphy_dq_o_data_muxed26[2]),
	.D3    (main_gw5ddrphy_dq_o_data_muxed26[3]),
	.FCLK  (sys2x_clk),
	.PCLK  (sys_clk),
	.RESET (sys_rst),
	.TCLK  (main_gw5ddrphy_dqsw2703),
	.TX0   ((~main_gw5ddrphy_dq_oe)),
	.TX1   ((~main_gw5ddrphy_dq_oe)),

	// Outputs.
	.Q0    (main_gw5ddrphy_dq_o26),
	.Q1    (main_gw5ddrphy_dq_o_oen26)
);

//------------------------------------------------------------------------------
// Instance IDES4_MEM_26 of IDES4_MEM Module.
//------------------------------------------------------------------------------
IDES4_MEM IDES4_MEM_26(
	// Inputs.
	.CALIB (1'd0),
	.D     (main_gw5ddrphy_dq_i26),
	.FCLK  (sys2x_clk),
	.ICLK  (main_gw5ddrphy_dqsr903),
	.PCLK  (sys_clk),
	.RADDR (main_gw5ddrphy_rdpntr3),
	.RESET (sys_rst),
	.WADDR (main_gw5ddrphy_wrpntr3),

	// Outputs.
	.Q0    (main_gw5ddrphy_bitslip26_i[0]),
	.Q1    (main_gw5ddrphy_bitslip26_i[1]),
	.Q2    (main_gw5ddrphy_bitslip26_i[2]),
	.Q3    (main_gw5ddrphy_bitslip26_i[3])
);

//------------------------------------------------------------------------------
// Instance IOBUF_26 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_26(
	// Inputs.
	.I   (main_gw5ddrphy_dq_o26),
	.OEN (main_gw5ddrphy_dq_o_oen26),

	// Outputs.
	.O   (main_gw5ddrphy_dq_i26),

	// InOuts.
	.IO  (ddram_dq[26])
);

//------------------------------------------------------------------------------
// Instance OSER4_MEM_35 of OSER4_MEM Module.
//------------------------------------------------------------------------------
OSER4_MEM #(
	// Parameters.
	.TCLK_SOURCE ("DQSW270"),
	.TXCLK_POL   (1'd0)
) OSER4_MEM_35 (
	// Inputs.
	.D0    (main_gw5ddrphy_dq_o_data_muxed27[0]),
	.D1    (main_gw5ddrphy_dq_o_data_muxed27[1]),
	.D2    (main_gw5ddrphy_dq_o_data_muxed27[2]),
	.D3    (main_gw5ddrphy_dq_o_data_muxed27[3]),
	.FCLK  (sys2x_clk),
	.PCLK  (sys_clk),
	.RESET (sys_rst),
	.TCLK  (main_gw5ddrphy_dqsw2703),
	.TX0   ((~main_gw5ddrphy_dq_oe)),
	.TX1   ((~main_gw5ddrphy_dq_oe)),

	// Outputs.
	.Q0    (main_gw5ddrphy_dq_o27),
	.Q1    (main_gw5ddrphy_dq_o_oen27)
);

//------------------------------------------------------------------------------
// Instance IDES4_MEM_27 of IDES4_MEM Module.
//------------------------------------------------------------------------------
IDES4_MEM IDES4_MEM_27(
	// Inputs.
	.CALIB (1'd0),
	.D     (main_gw5ddrphy_dq_i27),
	.FCLK  (sys2x_clk),
	.ICLK  (main_gw5ddrphy_dqsr903),
	.PCLK  (sys_clk),
	.RADDR (main_gw5ddrphy_rdpntr3),
	.RESET (sys_rst),
	.WADDR (main_gw5ddrphy_wrpntr3),

	// Outputs.
	.Q0    (main_gw5ddrphy_bitslip27_i[0]),
	.Q1    (main_gw5ddrphy_bitslip27_i[1]),
	.Q2    (main_gw5ddrphy_bitslip27_i[2]),
	.Q3    (main_gw5ddrphy_bitslip27_i[3])
);

//------------------------------------------------------------------------------
// Instance IOBUF_27 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_27(
	// Inputs.
	.I   (main_gw5ddrphy_dq_o27),
	.OEN (main_gw5ddrphy_dq_o_oen27),

	// Outputs.
	.O   (main_gw5ddrphy_dq_i27),

	// InOuts.
	.IO  (ddram_dq[27])
);

//------------------------------------------------------------------------------
// Instance OSER4_MEM_36 of OSER4_MEM Module.
//------------------------------------------------------------------------------
OSER4_MEM #(
	// Parameters.
	.TCLK_SOURCE ("DQSW270"),
	.TXCLK_POL   (1'd0)
) OSER4_MEM_36 (
	// Inputs.
	.D0    (main_gw5ddrphy_dq_o_data_muxed28[0]),
	.D1    (main_gw5ddrphy_dq_o_data_muxed28[1]),
	.D2    (main_gw5ddrphy_dq_o_data_muxed28[2]),
	.D3    (main_gw5ddrphy_dq_o_data_muxed28[3]),
	.FCLK  (sys2x_clk),
	.PCLK  (sys_clk),
	.RESET (sys_rst),
	.TCLK  (main_gw5ddrphy_dqsw2703),
	.TX0   ((~main_gw5ddrphy_dq_oe)),
	.TX1   ((~main_gw5ddrphy_dq_oe)),

	// Outputs.
	.Q0    (main_gw5ddrphy_dq_o28),
	.Q1    (main_gw5ddrphy_dq_o_oen28)
);

//------------------------------------------------------------------------------
// Instance IDES4_MEM_28 of IDES4_MEM Module.
//------------------------------------------------------------------------------
IDES4_MEM IDES4_MEM_28(
	// Inputs.
	.CALIB (1'd0),
	.D     (main_gw5ddrphy_dq_i28),
	.FCLK  (sys2x_clk),
	.ICLK  (main_gw5ddrphy_dqsr903),
	.PCLK  (sys_clk),
	.RADDR (main_gw5ddrphy_rdpntr3),
	.RESET (sys_rst),
	.WADDR (main_gw5ddrphy_wrpntr3),

	// Outputs.
	.Q0    (main_gw5ddrphy_bitslip28_i[0]),
	.Q1    (main_gw5ddrphy_bitslip28_i[1]),
	.Q2    (main_gw5ddrphy_bitslip28_i[2]),
	.Q3    (main_gw5ddrphy_bitslip28_i[3])
);

//------------------------------------------------------------------------------
// Instance IOBUF_28 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_28(
	// Inputs.
	.I   (main_gw5ddrphy_dq_o28),
	.OEN (main_gw5ddrphy_dq_o_oen28),

	// Outputs.
	.O   (main_gw5ddrphy_dq_i28),

	// InOuts.
	.IO  (ddram_dq[28])
);

//------------------------------------------------------------------------------
// Instance OSER4_MEM_37 of OSER4_MEM Module.
//------------------------------------------------------------------------------
OSER4_MEM #(
	// Parameters.
	.TCLK_SOURCE ("DQSW270"),
	.TXCLK_POL   (1'd0)
) OSER4_MEM_37 (
	// Inputs.
	.D0    (main_gw5ddrphy_dq_o_data_muxed29[0]),
	.D1    (main_gw5ddrphy_dq_o_data_muxed29[1]),
	.D2    (main_gw5ddrphy_dq_o_data_muxed29[2]),
	.D3    (main_gw5ddrphy_dq_o_data_muxed29[3]),
	.FCLK  (sys2x_clk),
	.PCLK  (sys_clk),
	.RESET (sys_rst),
	.TCLK  (main_gw5ddrphy_dqsw2703),
	.TX0   ((~main_gw5ddrphy_dq_oe)),
	.TX1   ((~main_gw5ddrphy_dq_oe)),

	// Outputs.
	.Q0    (main_gw5ddrphy_dq_o29),
	.Q1    (main_gw5ddrphy_dq_o_oen29)
);

//------------------------------------------------------------------------------
// Instance IDES4_MEM_29 of IDES4_MEM Module.
//------------------------------------------------------------------------------
IDES4_MEM IDES4_MEM_29(
	// Inputs.
	.CALIB (1'd0),
	.D     (main_gw5ddrphy_dq_i29),
	.FCLK  (sys2x_clk),
	.ICLK  (main_gw5ddrphy_dqsr903),
	.PCLK  (sys_clk),
	.RADDR (main_gw5ddrphy_rdpntr3),
	.RESET (sys_rst),
	.WADDR (main_gw5ddrphy_wrpntr3),

	// Outputs.
	.Q0    (main_gw5ddrphy_bitslip29_i[0]),
	.Q1    (main_gw5ddrphy_bitslip29_i[1]),
	.Q2    (main_gw5ddrphy_bitslip29_i[2]),
	.Q3    (main_gw5ddrphy_bitslip29_i[3])
);

//------------------------------------------------------------------------------
// Instance IOBUF_29 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_29(
	// Inputs.
	.I   (main_gw5ddrphy_dq_o29),
	.OEN (main_gw5ddrphy_dq_o_oen29),

	// Outputs.
	.O   (main_gw5ddrphy_dq_i29),

	// InOuts.
	.IO  (ddram_dq[29])
);

//------------------------------------------------------------------------------
// Instance OSER4_MEM_38 of OSER4_MEM Module.
//------------------------------------------------------------------------------
OSER4_MEM #(
	// Parameters.
	.TCLK_SOURCE ("DQSW270"),
	.TXCLK_POL   (1'd0)
) OSER4_MEM_38 (
	// Inputs.
	.D0    (main_gw5ddrphy_dq_o_data_muxed30[0]),
	.D1    (main_gw5ddrphy_dq_o_data_muxed30[1]),
	.D2    (main_gw5ddrphy_dq_o_data_muxed30[2]),
	.D3    (main_gw5ddrphy_dq_o_data_muxed30[3]),
	.FCLK  (sys2x_clk),
	.PCLK  (sys_clk),
	.RESET (sys_rst),
	.TCLK  (main_gw5ddrphy_dqsw2703),
	.TX0   ((~main_gw5ddrphy_dq_oe)),
	.TX1   ((~main_gw5ddrphy_dq_oe)),

	// Outputs.
	.Q0    (main_gw5ddrphy_dq_o30),
	.Q1    (main_gw5ddrphy_dq_o_oen30)
);

//------------------------------------------------------------------------------
// Instance IDES4_MEM_30 of IDES4_MEM Module.
//------------------------------------------------------------------------------
IDES4_MEM IDES4_MEM_30(
	// Inputs.
	.CALIB (1'd0),
	.D     (main_gw5ddrphy_dq_i30),
	.FCLK  (sys2x_clk),
	.ICLK  (main_gw5ddrphy_dqsr903),
	.PCLK  (sys_clk),
	.RADDR (main_gw5ddrphy_rdpntr3),
	.RESET (sys_rst),
	.WADDR (main_gw5ddrphy_wrpntr3),

	// Outputs.
	.Q0    (main_gw5ddrphy_bitslip30_i[0]),
	.Q1    (main_gw5ddrphy_bitslip30_i[1]),
	.Q2    (main_gw5ddrphy_bitslip30_i[2]),
	.Q3    (main_gw5ddrphy_bitslip30_i[3])
);

//------------------------------------------------------------------------------
// Instance IOBUF_30 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_30(
	// Inputs.
	.I   (main_gw5ddrphy_dq_o30),
	.OEN (main_gw5ddrphy_dq_o_oen30),

	// Outputs.
	.O   (main_gw5ddrphy_dq_i30),

	// InOuts.
	.IO  (ddram_dq[30])
);

//------------------------------------------------------------------------------
// Instance OSER4_MEM_39 of OSER4_MEM Module.
//------------------------------------------------------------------------------
OSER4_MEM #(
	// Parameters.
	.TCLK_SOURCE ("DQSW270"),
	.TXCLK_POL   (1'd0)
) OSER4_MEM_39 (
	// Inputs.
	.D0    (main_gw5ddrphy_dq_o_data_muxed31[0]),
	.D1    (main_gw5ddrphy_dq_o_data_muxed31[1]),
	.D2    (main_gw5ddrphy_dq_o_data_muxed31[2]),
	.D3    (main_gw5ddrphy_dq_o_data_muxed31[3]),
	.FCLK  (sys2x_clk),
	.PCLK  (sys_clk),
	.RESET (sys_rst),
	.TCLK  (main_gw5ddrphy_dqsw2703),
	.TX0   ((~main_gw5ddrphy_dq_oe)),
	.TX1   ((~main_gw5ddrphy_dq_oe)),

	// Outputs.
	.Q0    (main_gw5ddrphy_dq_o31),
	.Q1    (main_gw5ddrphy_dq_o_oen31)
);

//------------------------------------------------------------------------------
// Instance IDES4_MEM_31 of IDES4_MEM Module.
//------------------------------------------------------------------------------
IDES4_MEM IDES4_MEM_31(
	// Inputs.
	.CALIB (1'd0),
	.D     (main_gw5ddrphy_dq_i31),
	.FCLK  (sys2x_clk),
	.ICLK  (main_gw5ddrphy_dqsr903),
	.PCLK  (sys_clk),
	.RADDR (main_gw5ddrphy_rdpntr3),
	.RESET (sys_rst),
	.WADDR (main_gw5ddrphy_wrpntr3),

	// Outputs.
	.Q0    (main_gw5ddrphy_bitslip31_i[0]),
	.Q1    (main_gw5ddrphy_bitslip31_i[1]),
	.Q2    (main_gw5ddrphy_bitslip31_i[2]),
	.Q3    (main_gw5ddrphy_bitslip31_i[3])
);

//------------------------------------------------------------------------------
// Instance IOBUF_31 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_31(
	// Inputs.
	.I   (main_gw5ddrphy_dq_o31),
	.OEN (main_gw5ddrphy_dq_o_oen31),

	// Outputs.
	.O   (main_gw5ddrphy_dq_i31),

	// InOuts.
	.IO  (ddram_dq[31])
);

//------------------------------------------------------------------------------
// Memory storage_2: 8-words x 25-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 25 
// Port 1 | Read: Async | Write: ---- | 
reg [24:0] storage_2[0:7];
reg [24:0] storage_2_dat0;
always @(posedge sys_clk) begin
	if (main_basesoc_sdram_bankmachine0_wrport_we)
		storage_2[main_basesoc_sdram_bankmachine0_wrport_adr] <= main_basesoc_sdram_bankmachine0_wrport_dat_w;
	storage_2_dat0 <= storage_2[main_basesoc_sdram_bankmachine0_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign main_basesoc_sdram_bankmachine0_wrport_dat_r = storage_2_dat0;
assign main_basesoc_sdram_bankmachine0_rdport_dat_r = storage_2[main_basesoc_sdram_bankmachine0_rdport_adr];


//------------------------------------------------------------------------------
// Memory storage_3: 8-words x 25-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 25 
// Port 1 | Read: Async | Write: ---- | 
reg [24:0] storage_3[0:7];
reg [24:0] storage_3_dat0;
always @(posedge sys_clk) begin
	if (main_basesoc_sdram_bankmachine1_wrport_we)
		storage_3[main_basesoc_sdram_bankmachine1_wrport_adr] <= main_basesoc_sdram_bankmachine1_wrport_dat_w;
	storage_3_dat0 <= storage_3[main_basesoc_sdram_bankmachine1_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign main_basesoc_sdram_bankmachine1_wrport_dat_r = storage_3_dat0;
assign main_basesoc_sdram_bankmachine1_rdport_dat_r = storage_3[main_basesoc_sdram_bankmachine1_rdport_adr];


//------------------------------------------------------------------------------
// Memory storage_4: 8-words x 25-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 25 
// Port 1 | Read: Async | Write: ---- | 
reg [24:0] storage_4[0:7];
reg [24:0] storage_4_dat0;
always @(posedge sys_clk) begin
	if (main_basesoc_sdram_bankmachine2_wrport_we)
		storage_4[main_basesoc_sdram_bankmachine2_wrport_adr] <= main_basesoc_sdram_bankmachine2_wrport_dat_w;
	storage_4_dat0 <= storage_4[main_basesoc_sdram_bankmachine2_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign main_basesoc_sdram_bankmachine2_wrport_dat_r = storage_4_dat0;
assign main_basesoc_sdram_bankmachine2_rdport_dat_r = storage_4[main_basesoc_sdram_bankmachine2_rdport_adr];


//------------------------------------------------------------------------------
// Memory storage_5: 8-words x 25-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 25 
// Port 1 | Read: Async | Write: ---- | 
reg [24:0] storage_5[0:7];
reg [24:0] storage_5_dat0;
always @(posedge sys_clk) begin
	if (main_basesoc_sdram_bankmachine3_wrport_we)
		storage_5[main_basesoc_sdram_bankmachine3_wrport_adr] <= main_basesoc_sdram_bankmachine3_wrport_dat_w;
	storage_5_dat0 <= storage_5[main_basesoc_sdram_bankmachine3_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign main_basesoc_sdram_bankmachine3_wrport_dat_r = storage_5_dat0;
assign main_basesoc_sdram_bankmachine3_rdport_dat_r = storage_5[main_basesoc_sdram_bankmachine3_rdport_adr];


//------------------------------------------------------------------------------
// Memory storage_6: 8-words x 25-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 25 
// Port 1 | Read: Async | Write: ---- | 
reg [24:0] storage_6[0:7];
reg [24:0] storage_6_dat0;
always @(posedge sys_clk) begin
	if (main_basesoc_sdram_bankmachine4_wrport_we)
		storage_6[main_basesoc_sdram_bankmachine4_wrport_adr] <= main_basesoc_sdram_bankmachine4_wrport_dat_w;
	storage_6_dat0 <= storage_6[main_basesoc_sdram_bankmachine4_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign main_basesoc_sdram_bankmachine4_wrport_dat_r = storage_6_dat0;
assign main_basesoc_sdram_bankmachine4_rdport_dat_r = storage_6[main_basesoc_sdram_bankmachine4_rdport_adr];


//------------------------------------------------------------------------------
// Memory storage_7: 8-words x 25-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 25 
// Port 1 | Read: Async | Write: ---- | 
reg [24:0] storage_7[0:7];
reg [24:0] storage_7_dat0;
always @(posedge sys_clk) begin
	if (main_basesoc_sdram_bankmachine5_wrport_we)
		storage_7[main_basesoc_sdram_bankmachine5_wrport_adr] <= main_basesoc_sdram_bankmachine5_wrport_dat_w;
	storage_7_dat0 <= storage_7[main_basesoc_sdram_bankmachine5_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign main_basesoc_sdram_bankmachine5_wrport_dat_r = storage_7_dat0;
assign main_basesoc_sdram_bankmachine5_rdport_dat_r = storage_7[main_basesoc_sdram_bankmachine5_rdport_adr];


//------------------------------------------------------------------------------
// Memory storage_8: 8-words x 25-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 25 
// Port 1 | Read: Async | Write: ---- | 
reg [24:0] storage_8[0:7];
reg [24:0] storage_8_dat0;
always @(posedge sys_clk) begin
	if (main_basesoc_sdram_bankmachine6_wrport_we)
		storage_8[main_basesoc_sdram_bankmachine6_wrport_adr] <= main_basesoc_sdram_bankmachine6_wrport_dat_w;
	storage_8_dat0 <= storage_8[main_basesoc_sdram_bankmachine6_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign main_basesoc_sdram_bankmachine6_wrport_dat_r = storage_8_dat0;
assign main_basesoc_sdram_bankmachine6_rdport_dat_r = storage_8[main_basesoc_sdram_bankmachine6_rdport_adr];


//------------------------------------------------------------------------------
// Memory storage_9: 8-words x 25-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 25 
// Port 1 | Read: Async | Write: ---- | 
reg [24:0] storage_9[0:7];
reg [24:0] storage_9_dat0;
always @(posedge sys_clk) begin
	if (main_basesoc_sdram_bankmachine7_wrport_we)
		storage_9[main_basesoc_sdram_bankmachine7_wrport_adr] <= main_basesoc_sdram_bankmachine7_wrport_dat_w;
	storage_9_dat0 <= storage_9[main_basesoc_sdram_bankmachine7_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign main_basesoc_sdram_bankmachine7_wrport_dat_r = storage_9_dat0;
assign main_basesoc_sdram_bankmachine7_rdport_dat_r = storage_9[main_basesoc_sdram_bankmachine7_rdport_adr];


//------------------------------------------------------------------------------
// Instance PLL of PLL Module.
//------------------------------------------------------------------------------
PLL #(
	// Parameters.
	.CLK0_IN_SEL       (1'd0),
	.CLK0_OUT_SEL      (1'd0),
	.CLK1_IN_SEL       (1'd0),
	.CLK1_OUT_SEL      (1'd0),
	.CLK2_IN_SEL       (1'd0),
	.CLK2_OUT_SEL      (1'd0),
	.CLK3_IN_SEL       (1'd0),
	.CLK3_OUT_SEL      (1'd0),
	.CLK4_IN_SEL       (1'd0),
	.CLK4_OUT_SEL      (1'd0),
	.CLK5_IN_SEL       (1'd0),
	.CLK5_OUT_SEL      (1'd0),
	.CLKFB_SEL         ("INTERNAL"),
	.CLKOUT0_DT_DIR    (1'd1),
	.CLKOUT0_DT_STEP   (1'd0),
	.CLKOUT0_EN        ("TRUE"),
	.CLKOUT0_PE_COARSE (1'd0),
	.CLKOUT0_PE_FINE   (1'd0),
	.CLKOUT1_DT_DIR    (1'd1),
	.CLKOUT1_DT_STEP   (1'd0),
	.CLKOUT1_EN        ("TRUE"),
	.CLKOUT1_PE_COARSE (1'd0),
	.CLKOUT1_PE_FINE   (1'd0),
	.CLKOUT2_DT_DIR    (1'd1),
	.CLKOUT2_DT_STEP   (1'd0),
	.CLKOUT2_EN        ("FALSE"),
	.CLKOUT2_PE_COARSE (1'd0),
	.CLKOUT2_PE_FINE   (1'd0),
	.CLKOUT3_DT_DIR    (1'd1),
	.CLKOUT3_DT_STEP   (1'd0),
	.CLKOUT3_EN        ("FALSE"),
	.CLKOUT3_PE_COARSE (1'd0),
	.CLKOUT3_PE_FINE   (1'd0),
	.CLKOUT4_EN        ("FALSE"),
	.CLKOUT4_PE_COARSE (1'd0),
	.CLKOUT4_PE_FINE   (1'd0),
	.CLKOUT5_EN        ("FALSE"),
	.CLKOUT5_PE_COARSE (1'd0),
	.CLKOUT5_PE_FINE   (1'd0),
	.CLKOUT6_EN        ("FALSE"),
	.CLKOUT6_PE_COARSE (1'd0),
	.CLKOUT6_PE_FINE   (1'd0),
	.DE0_EN            ("FALSE"),
	.DE1_EN            ("FALSE"),
	.DE2_EN            ("FALSE"),
	.DE3_EN            ("FALSE"),
	.DE4_EN            ("FALSE"),
	.DE5_EN            ("FALSE"),
	.DE6_EN            ("FALSE"),
	.DYN_DPA_EN        ("FALSE"),
	.DYN_DT0_SEL       ("FALSE"),
	.DYN_DT1_SEL       ("FALSE"),
	.DYN_DT2_SEL       ("FALSE"),
	.DYN_DT3_SEL       ("FALSE"),
	.DYN_FBDIV_SEL     ("FALSE"),
	.DYN_ICP_SEL       ("FALSE"),
	.DYN_IDIV_SEL      ("FALSE"),
	.DYN_LPF_SEL       ("FALSE"),
	.DYN_ODIV0_SEL     ("FALSE"),
	.DYN_ODIV1_SEL     ("FALSE"),
	.DYN_ODIV2_SEL     ("FALSE"),
	.DYN_ODIV3_SEL     ("FALSE"),
	.DYN_ODIV4_SEL     ("FALSE"),
	.DYN_ODIV5_SEL     ("FALSE"),
	.DYN_ODIV6_SEL     ("FALSE"),
	.DYN_PE0_SEL       ("FALSE"),
	.DYN_PE1_SEL       ("FALSE"),
	.DYN_PE2_SEL       ("FALSE"),
	.DYN_PE3_SEL       ("FALSE"),
	.DYN_PE4_SEL       ("FALSE"),
	.DYN_PE5_SEL       ("FALSE"),
	.DYN_PE6_SEL       ("FALSE"),
	.FBDIV_SEL         (1'd1),
	.FCLKIN            ("50.0"),
	.IDIV_SEL          (1'd1),
	.MDIV_FRAC_SEL     (1'd0),
	.MDIV_SEL          (5'd16),
	.ODIV0_FRAC_SEL    (1'd0),
	.ODIV0_SEL         (5'd16),
	.ODIV1_SEL         (4'd8),
	.ODIV2_SEL         (4'd8),
	.ODIV3_SEL         (4'd8),
	.ODIV4_SEL         (4'd8),
	.ODIV5_SEL         (4'd8),
	.ODIV6_SEL         (4'd8),
	.RESET_I_EN        ("FALSE"),
	.RESET_O_EN        ("FALSE"),
	.SSC_EN            ("FALSE")
) PLL (
	// Inputs.
	.CLKFB         (1'd0),
	.CLKIN         (main_crg_clkin),
	.DT0           (4'd0),
	.DT1           (4'd0),
	.DT2           (4'd0),
	.DT3           (4'd0),
	.ENCLK0        (1'd1),
	.ENCLK1        (1'd1),
	.ENCLK2        (1'd1),
	.ENCLK3        (1'd1),
	.ENCLK4        (1'd1),
	.ENCLK5        (1'd1),
	.ENCLK6        (1'd1),
	.FBDSEL        (6'd0),
	.ICPSEL        (6'd0),
	.IDSEL         (6'd0),
	.LPFCAP        (2'd0),
	.LPFRES        (3'd0),
	.MDSEL         (7'd0),
	.MDSEL_FRAC    (3'd0),
	.ODSEL0        (7'd0),
	.ODSEL0_FRAC   (3'd0),
	.ODSEL1        (7'd0),
	.ODSEL2        (7'd0),
	.ODSEL3        (7'd0),
	.ODSEL4        (7'd0),
	.ODSEL5        (7'd0),
	.ODSEL6        (7'd0),
	.PLLPWD        (1'd0),
	.PSDIR         (1'd0),
	.PSPULSE       (1'd0),
	.PSSEL         (3'd0),
	.RESET         (main_crg_reset1),
	.RESET_I       (1'd0),
	.RESET_O       (1'd0),
	.SSCMDSEL      (7'd0),
	.SSCMDSEL_FRAC (3'd0),
	.SSCON         (1'd0),
	.SSCPOL        (1'd0),

	// Outputs.
	.CLKFBOUT      (builder_gw5apll5),
	.CLKOUT0       (main_crg_clkout0),
	.CLKOUT1       (main_crg_clkout1),
	.CLKOUT2       (builder_gw5apll0),
	.CLKOUT3       (builder_gw5apll1),
	.CLKOUT4       (builder_gw5apll2),
	.CLKOUT5       (builder_gw5apll3),
	.CLKOUT6       (builder_gw5apll4),
	.LOCK          (main_crg_locked)
);

//------------------------------------------------------------------------------
// Instance VexRiscv of VexRiscv Module.
//------------------------------------------------------------------------------
VexRiscv VexRiscv(
	// Inputs.
	.clk                    (sys_clk),
	.dBusWishbone_ACK       (main_basesoc_dbus_ack),
	.dBusWishbone_DAT_MISO  (main_basesoc_dbus_dat_r),
	.dBusWishbone_ERR       (main_basesoc_dbus_err),
	.externalInterruptArray (main_basesoc_interrupt),
	.externalResetVector    (main_basesoc_vexriscv),
	.iBusWishbone_ACK       (main_basesoc_ibus_ack),
	.iBusWishbone_DAT_MISO  (main_basesoc_ibus_dat_r),
	.iBusWishbone_ERR       (main_basesoc_ibus_err),
	.reset                  ((sys_rst | main_basesoc_reset)),
	.softwareInterrupt      (1'd0),
	.timerInterrupt         (1'd0),

	// Outputs.
	.dBusWishbone_ADR       (main_basesoc_dbus_adr),
	.dBusWishbone_BTE       (main_basesoc_dbus_bte),
	.dBusWishbone_CTI       (main_basesoc_dbus_cti),
	.dBusWishbone_CYC       (main_basesoc_dbus_cyc),
	.dBusWishbone_DAT_MOSI  (main_basesoc_dbus_dat_w),
	.dBusWishbone_SEL       (main_basesoc_dbus_sel),
	.dBusWishbone_STB       (main_basesoc_dbus_stb),
	.dBusWishbone_WE        (main_basesoc_dbus_we),
	.iBusWishbone_ADR       (main_basesoc_ibus_adr),
	.iBusWishbone_BTE       (main_basesoc_ibus_bte),
	.iBusWishbone_CTI       (main_basesoc_ibus_cti),
	.iBusWishbone_CYC       (main_basesoc_ibus_cyc),
	.iBusWishbone_DAT_MOSI  (main_basesoc_ibus_dat_w),
	.iBusWishbone_SEL       (main_basesoc_ibus_sel),
	.iBusWishbone_STB       (main_basesoc_ibus_stb),
	.iBusWishbone_WE        (main_basesoc_ibus_we)
);

//------------------------------------------------------------------------------
// Instance DFFP of DFFP Module.
//------------------------------------------------------------------------------
DFFP DFFP(
	// Inputs.
	.CLK    (sys2x_i_clk),
	.D      (1'd0),
	.PRESET ((~main_crg_locked)),

	// Outputs.
	.Q      (builder_rst10)
);

//------------------------------------------------------------------------------
// Instance DFFP_1 of DFFP Module.
//------------------------------------------------------------------------------
DFFP DFFP_1(
	// Inputs.
	.CLK    (sys2x_i_clk),
	.D      (builder_rst10),
	.PRESET ((~main_crg_locked)),

	// Outputs.
	.Q      (sys2x_i_rst)
);

//------------------------------------------------------------------------------
// Instance DFFP_2 of DFFP Module.
//------------------------------------------------------------------------------
DFFP DFFP_2(
	// Inputs.
	.CLK    (sys_clk),
	.D      (1'd0),
	.PRESET (((~main_crg_locked) | main_crg_reset0)),

	// Outputs.
	.Q      (builder_rst11)
);

//------------------------------------------------------------------------------
// Instance DFFP_3 of DFFP Module.
//------------------------------------------------------------------------------
DFFP DFFP_3(
	// Inputs.
	.CLK    (sys_clk),
	.D      (builder_rst11),
	.PRESET (((~main_crg_locked) | main_crg_reset0)),

	// Outputs.
	.Q      (sys_rst)
);

endmodule

// -----------------------------------------------------------------------------
//  Auto-Generated by LiteX on 2024-10-27 19:55:14.
//------------------------------------------------------------------------------
