ARM GAS  /tmp/ccyLNgNF.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f4xx_hal_timebase_tim.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_InitTick,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_InitTick
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	HAL_InitTick:
  27              	.LVL0:
  28              	.LFB130:
  29              		.file 1 "../Core/Src/stm32f4xx_hal_timebase_tim.c"
   1:../Core/Src/stm32f4xx_hal_timebase_tim.c **** /* USER CODE BEGIN Header */
   2:../Core/Src/stm32f4xx_hal_timebase_tim.c **** /**
   3:../Core/Src/stm32f4xx_hal_timebase_tim.c ****  ******************************************************************************
   4:../Core/Src/stm32f4xx_hal_timebase_tim.c ****  * @file    stm32f4xx_hal_timebase_TIM.c
   5:../Core/Src/stm32f4xx_hal_timebase_tim.c ****  * @brief   HAL time base based on the hardware TIM.
   6:../Core/Src/stm32f4xx_hal_timebase_tim.c ****  ******************************************************************************
   7:../Core/Src/stm32f4xx_hal_timebase_tim.c ****  * @attention
   8:../Core/Src/stm32f4xx_hal_timebase_tim.c ****  *
   9:../Core/Src/stm32f4xx_hal_timebase_tim.c ****  * Copyright (c) 2022 STMicroelectronics.
  10:../Core/Src/stm32f4xx_hal_timebase_tim.c ****  * All rights reserved.
  11:../Core/Src/stm32f4xx_hal_timebase_tim.c ****  *
  12:../Core/Src/stm32f4xx_hal_timebase_tim.c ****  * This software is licensed under terms that can be found in the LICENSE file
  13:../Core/Src/stm32f4xx_hal_timebase_tim.c ****  * in the root directory of this software component.
  14:../Core/Src/stm32f4xx_hal_timebase_tim.c ****  * If no LICENSE file comes with this software, it is provided AS-IS.
  15:../Core/Src/stm32f4xx_hal_timebase_tim.c ****  *
  16:../Core/Src/stm32f4xx_hal_timebase_tim.c ****  ******************************************************************************
  17:../Core/Src/stm32f4xx_hal_timebase_tim.c ****  */
  18:../Core/Src/stm32f4xx_hal_timebase_tim.c **** /* USER CODE END Header */
  19:../Core/Src/stm32f4xx_hal_timebase_tim.c **** 
  20:../Core/Src/stm32f4xx_hal_timebase_tim.c **** /* Includes ------------------------------------------------------------------*/
  21:../Core/Src/stm32f4xx_hal_timebase_tim.c **** #include "stm32f4xx_hal.h"
  22:../Core/Src/stm32f4xx_hal_timebase_tim.c **** #include "stm32f4xx_hal_tim.h"
  23:../Core/Src/stm32f4xx_hal_timebase_tim.c **** 
  24:../Core/Src/stm32f4xx_hal_timebase_tim.c **** /* Private typedef -----------------------------------------------------------*/
  25:../Core/Src/stm32f4xx_hal_timebase_tim.c **** /* Private define ------------------------------------------------------------*/
  26:../Core/Src/stm32f4xx_hal_timebase_tim.c **** /* Private macro -------------------------------------------------------------*/
  27:../Core/Src/stm32f4xx_hal_timebase_tim.c **** /* Private variables ---------------------------------------------------------*/
  28:../Core/Src/stm32f4xx_hal_timebase_tim.c **** TIM_HandleTypeDef        htim6;
  29:../Core/Src/stm32f4xx_hal_timebase_tim.c **** /* Private function prototypes -----------------------------------------------*/
ARM GAS  /tmp/ccyLNgNF.s 			page 2


  30:../Core/Src/stm32f4xx_hal_timebase_tim.c **** /* Private functions ---------------------------------------------------------*/
  31:../Core/Src/stm32f4xx_hal_timebase_tim.c **** 
  32:../Core/Src/stm32f4xx_hal_timebase_tim.c **** /**
  33:../Core/Src/stm32f4xx_hal_timebase_tim.c ****   * @brief  This function configures the TIM6 as a time base source.
  34:../Core/Src/stm32f4xx_hal_timebase_tim.c ****   *         The time source is configured  to have 1ms time base with a dedicated
  35:../Core/Src/stm32f4xx_hal_timebase_tim.c ****   *         Tick interrupt priority.
  36:../Core/Src/stm32f4xx_hal_timebase_tim.c ****   * @note   This function is called  automatically at the beginning of program after
  37:../Core/Src/stm32f4xx_hal_timebase_tim.c ****   *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  38:../Core/Src/stm32f4xx_hal_timebase_tim.c ****   * @param  TickPriority: Tick interrupt priority.
  39:../Core/Src/stm32f4xx_hal_timebase_tim.c ****   * @retval HAL status
  40:../Core/Src/stm32f4xx_hal_timebase_tim.c ****   */
  41:../Core/Src/stm32f4xx_hal_timebase_tim.c **** HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
  42:../Core/Src/stm32f4xx_hal_timebase_tim.c **** {
  30              		.loc 1 42 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 32
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		.loc 1 42 1 is_stmt 0 view .LVU1
  35 0000 10B5     		push	{r4, lr}
  36              	.LCFI0:
  37              		.cfi_def_cfa_offset 8
  38              		.cfi_offset 4, -8
  39              		.cfi_offset 14, -4
  40 0002 88B0     		sub	sp, sp, #32
  41              	.LCFI1:
  42              		.cfi_def_cfa_offset 40
  43 0004 0146     		mov	r1, r0
  43:../Core/Src/stm32f4xx_hal_timebase_tim.c ****   RCC_ClkInitTypeDef    clkconfig;
  44              		.loc 1 43 3 is_stmt 1 view .LVU2
  44:../Core/Src/stm32f4xx_hal_timebase_tim.c ****   uint32_t              uwTimclock = 0;
  45              		.loc 1 44 3 view .LVU3
  46              	.LVL1:
  45:../Core/Src/stm32f4xx_hal_timebase_tim.c ****   uint32_t              uwPrescalerValue = 0;
  47              		.loc 1 45 3 view .LVU4
  46:../Core/Src/stm32f4xx_hal_timebase_tim.c ****   uint32_t              pFLatency;
  48              		.loc 1 46 3 view .LVU5
  47:../Core/Src/stm32f4xx_hal_timebase_tim.c ****   /*Configure the TIM6 IRQ priority */
  48:../Core/Src/stm32f4xx_hal_timebase_tim.c ****   HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
  49              		.loc 1 48 3 view .LVU6
  50 0006 0022     		movs	r2, #0
  51 0008 3620     		movs	r0, #54
  52              	.LVL2:
  53              		.loc 1 48 3 is_stmt 0 view .LVU7
  54 000a FFF7FEFF 		bl	HAL_NVIC_SetPriority
  55              	.LVL3:
  49:../Core/Src/stm32f4xx_hal_timebase_tim.c **** 
  50:../Core/Src/stm32f4xx_hal_timebase_tim.c ****   /* Enable the TIM6 global Interrupt */
  51:../Core/Src/stm32f4xx_hal_timebase_tim.c ****   HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
  56              		.loc 1 51 3 is_stmt 1 view .LVU8
  57 000e 3620     		movs	r0, #54
  58 0010 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
  59              	.LVL4:
  52:../Core/Src/stm32f4xx_hal_timebase_tim.c **** 
  53:../Core/Src/stm32f4xx_hal_timebase_tim.c ****   /* Enable TIM6 clock */
  54:../Core/Src/stm32f4xx_hal_timebase_tim.c ****   __HAL_RCC_TIM6_CLK_ENABLE();
  60              		.loc 1 54 3 view .LVU9
  61              	.LBB2:
ARM GAS  /tmp/ccyLNgNF.s 			page 3


  62              		.loc 1 54 3 view .LVU10
  63 0014 0024     		movs	r4, #0
  64 0016 0194     		str	r4, [sp, #4]
  65              		.loc 1 54 3 view .LVU11
  66 0018 144B     		ldr	r3, .L6
  67 001a 1A6C     		ldr	r2, [r3, #64]
  68 001c 42F01002 		orr	r2, r2, #16
  69 0020 1A64     		str	r2, [r3, #64]
  70              		.loc 1 54 3 view .LVU12
  71 0022 1B6C     		ldr	r3, [r3, #64]
  72 0024 03F01003 		and	r3, r3, #16
  73 0028 0193     		str	r3, [sp, #4]
  74              		.loc 1 54 3 view .LVU13
  75 002a 019B     		ldr	r3, [sp, #4]
  76              	.LBE2:
  77              		.loc 1 54 3 view .LVU14
  55:../Core/Src/stm32f4xx_hal_timebase_tim.c **** 
  56:../Core/Src/stm32f4xx_hal_timebase_tim.c ****   /* Get clock configuration */
  57:../Core/Src/stm32f4xx_hal_timebase_tim.c ****   HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
  78              		.loc 1 57 3 view .LVU15
  79 002c 02A9     		add	r1, sp, #8
  80 002e 03A8     		add	r0, sp, #12
  81 0030 FFF7FEFF 		bl	HAL_RCC_GetClockConfig
  82              	.LVL5:
  58:../Core/Src/stm32f4xx_hal_timebase_tim.c **** 
  59:../Core/Src/stm32f4xx_hal_timebase_tim.c ****   /* Compute TIM6 clock */
  60:../Core/Src/stm32f4xx_hal_timebase_tim.c ****   uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
  83              		.loc 1 60 3 view .LVU16
  84              		.loc 1 60 18 is_stmt 0 view .LVU17
  85 0034 FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
  86              	.LVL6:
  87              		.loc 1 60 14 view .LVU18
  88 0038 4300     		lsls	r3, r0, #1
  89              	.LVL7:
  61:../Core/Src/stm32f4xx_hal_timebase_tim.c ****   /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  62:../Core/Src/stm32f4xx_hal_timebase_tim.c ****   uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
  90              		.loc 1 62 3 is_stmt 1 view .LVU19
  91              		.loc 1 62 46 is_stmt 0 view .LVU20
  92 003a 0D4A     		ldr	r2, .L6+4
  93 003c A2FB0323 		umull	r2, r3, r2, r3
  94              	.LVL8:
  95              		.loc 1 62 46 view .LVU21
  96 0040 9B0C     		lsrs	r3, r3, #18
  97              		.loc 1 62 20 view .LVU22
  98 0042 013B     		subs	r3, r3, #1
  99              	.LVL9:
  63:../Core/Src/stm32f4xx_hal_timebase_tim.c **** 
  64:../Core/Src/stm32f4xx_hal_timebase_tim.c ****   /* Initialize TIM6 */
  65:../Core/Src/stm32f4xx_hal_timebase_tim.c ****   htim6.Instance = TIM6;
 100              		.loc 1 65 3 is_stmt 1 view .LVU23
 101              		.loc 1 65 18 is_stmt 0 view .LVU24
 102 0044 0B48     		ldr	r0, .L6+8
 103              	.LVL10:
 104              		.loc 1 65 18 view .LVU25
 105 0046 0C4A     		ldr	r2, .L6+12
 106 0048 0260     		str	r2, [r0]
  66:../Core/Src/stm32f4xx_hal_timebase_tim.c **** 
ARM GAS  /tmp/ccyLNgNF.s 			page 4


  67:../Core/Src/stm32f4xx_hal_timebase_tim.c ****   /* Initialize TIMx peripheral as follow:
  68:../Core/Src/stm32f4xx_hal_timebase_tim.c ****   + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  69:../Core/Src/stm32f4xx_hal_timebase_tim.c ****   + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  70:../Core/Src/stm32f4xx_hal_timebase_tim.c ****   + ClockDivision = 0
  71:../Core/Src/stm32f4xx_hal_timebase_tim.c ****   + Counter direction = Up
  72:../Core/Src/stm32f4xx_hal_timebase_tim.c ****   */
  73:../Core/Src/stm32f4xx_hal_timebase_tim.c ****   htim6.Init.Period = (1000000U / 1000U) - 1U;
 107              		.loc 1 73 3 is_stmt 1 view .LVU26
 108              		.loc 1 73 21 is_stmt 0 view .LVU27
 109 004a 40F2E732 		movw	r2, #999
 110 004e C260     		str	r2, [r0, #12]
  74:../Core/Src/stm32f4xx_hal_timebase_tim.c ****   htim6.Init.Prescaler = uwPrescalerValue;
 111              		.loc 1 74 3 is_stmt 1 view .LVU28
 112              		.loc 1 74 24 is_stmt 0 view .LVU29
 113 0050 4360     		str	r3, [r0, #4]
  75:../Core/Src/stm32f4xx_hal_timebase_tim.c ****   htim6.Init.ClockDivision = 0;
 114              		.loc 1 75 3 is_stmt 1 view .LVU30
 115              		.loc 1 75 28 is_stmt 0 view .LVU31
 116 0052 0461     		str	r4, [r0, #16]
  76:../Core/Src/stm32f4xx_hal_timebase_tim.c ****   htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 117              		.loc 1 76 3 is_stmt 1 view .LVU32
 118              		.loc 1 76 26 is_stmt 0 view .LVU33
 119 0054 8460     		str	r4, [r0, #8]
  77:../Core/Src/stm32f4xx_hal_timebase_tim.c **** 
  78:../Core/Src/stm32f4xx_hal_timebase_tim.c ****   if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 120              		.loc 1 78 3 is_stmt 1 view .LVU34
 121              		.loc 1 78 6 is_stmt 0 view .LVU35
 122 0056 FFF7FEFF 		bl	HAL_TIM_Base_Init
 123              	.LVL11:
 124              		.loc 1 78 5 view .LVU36
 125 005a 10B1     		cbz	r0, .L5
  79:../Core/Src/stm32f4xx_hal_timebase_tim.c ****   {
  80:../Core/Src/stm32f4xx_hal_timebase_tim.c ****     /* Start the TIM time Base generation in interrupt mode */
  81:../Core/Src/stm32f4xx_hal_timebase_tim.c ****     return HAL_TIM_Base_Start_IT(&htim6);
  82:../Core/Src/stm32f4xx_hal_timebase_tim.c ****   }
  83:../Core/Src/stm32f4xx_hal_timebase_tim.c **** 
  84:../Core/Src/stm32f4xx_hal_timebase_tim.c ****   /* Return function status */
  85:../Core/Src/stm32f4xx_hal_timebase_tim.c ****   return HAL_ERROR;
 126              		.loc 1 85 10 view .LVU37
 127 005c 0120     		movs	r0, #1
 128              	.L2:
  86:../Core/Src/stm32f4xx_hal_timebase_tim.c **** }
 129              		.loc 1 86 1 view .LVU38
 130 005e 08B0     		add	sp, sp, #32
 131              	.LCFI2:
 132              		.cfi_remember_state
 133              		.cfi_def_cfa_offset 8
 134              		@ sp needed
 135 0060 10BD     		pop	{r4, pc}
 136              	.L5:
 137              	.LCFI3:
 138              		.cfi_restore_state
  81:../Core/Src/stm32f4xx_hal_timebase_tim.c ****   }
 139              		.loc 1 81 5 is_stmt 1 view .LVU39
  81:../Core/Src/stm32f4xx_hal_timebase_tim.c ****   }
 140              		.loc 1 81 12 is_stmt 0 view .LVU40
 141 0062 0448     		ldr	r0, .L6+8
ARM GAS  /tmp/ccyLNgNF.s 			page 5


 142 0064 FFF7FEFF 		bl	HAL_TIM_Base_Start_IT
 143              	.LVL12:
 144 0068 F9E7     		b	.L2
 145              	.L7:
 146 006a 00BF     		.align	2
 147              	.L6:
 148 006c 00380240 		.word	1073887232
 149 0070 83DE1B43 		.word	1125899907
 150 0074 00000000 		.word	.LANCHOR0
 151 0078 00100040 		.word	1073745920
 152              		.cfi_endproc
 153              	.LFE130:
 155              		.section	.text.HAL_SuspendTick,"ax",%progbits
 156              		.align	1
 157              		.global	HAL_SuspendTick
 158              		.syntax unified
 159              		.thumb
 160              		.thumb_func
 161              		.fpu fpv4-sp-d16
 163              	HAL_SuspendTick:
 164              	.LFB131:
  87:../Core/Src/stm32f4xx_hal_timebase_tim.c **** 
  88:../Core/Src/stm32f4xx_hal_timebase_tim.c **** /**
  89:../Core/Src/stm32f4xx_hal_timebase_tim.c ****   * @brief  Suspend Tick increment.
  90:../Core/Src/stm32f4xx_hal_timebase_tim.c ****   * @note   Disable the tick increment by disabling TIM6 update interrupt.
  91:../Core/Src/stm32f4xx_hal_timebase_tim.c ****   * @param  None
  92:../Core/Src/stm32f4xx_hal_timebase_tim.c ****   * @retval None
  93:../Core/Src/stm32f4xx_hal_timebase_tim.c ****   */
  94:../Core/Src/stm32f4xx_hal_timebase_tim.c **** void HAL_SuspendTick(void)
  95:../Core/Src/stm32f4xx_hal_timebase_tim.c **** {
 165              		.loc 1 95 1 is_stmt 1 view -0
 166              		.cfi_startproc
 167              		@ args = 0, pretend = 0, frame = 0
 168              		@ frame_needed = 0, uses_anonymous_args = 0
 169              		@ link register save eliminated.
  96:../Core/Src/stm32f4xx_hal_timebase_tim.c ****   /* Disable TIM6 update Interrupt */
  97:../Core/Src/stm32f4xx_hal_timebase_tim.c ****   __HAL_TIM_DISABLE_IT(&htim6, TIM_IT_UPDATE);
 170              		.loc 1 97 3 view .LVU42
 171 0000 034B     		ldr	r3, .L9
 172 0002 1A68     		ldr	r2, [r3]
 173 0004 D368     		ldr	r3, [r2, #12]
 174 0006 23F00103 		bic	r3, r3, #1
 175 000a D360     		str	r3, [r2, #12]
  98:../Core/Src/stm32f4xx_hal_timebase_tim.c **** }
 176              		.loc 1 98 1 is_stmt 0 view .LVU43
 177 000c 7047     		bx	lr
 178              	.L10:
 179 000e 00BF     		.align	2
 180              	.L9:
 181 0010 00000000 		.word	.LANCHOR0
 182              		.cfi_endproc
 183              	.LFE131:
 185              		.section	.text.HAL_ResumeTick,"ax",%progbits
 186              		.align	1
 187              		.global	HAL_ResumeTick
 188              		.syntax unified
 189              		.thumb
ARM GAS  /tmp/ccyLNgNF.s 			page 6


 190              		.thumb_func
 191              		.fpu fpv4-sp-d16
 193              	HAL_ResumeTick:
 194              	.LFB132:
  99:../Core/Src/stm32f4xx_hal_timebase_tim.c **** 
 100:../Core/Src/stm32f4xx_hal_timebase_tim.c **** /**
 101:../Core/Src/stm32f4xx_hal_timebase_tim.c ****   * @brief  Resume Tick increment.
 102:../Core/Src/stm32f4xx_hal_timebase_tim.c ****   * @note   Enable the tick increment by Enabling TIM6 update interrupt.
 103:../Core/Src/stm32f4xx_hal_timebase_tim.c ****   * @param  None
 104:../Core/Src/stm32f4xx_hal_timebase_tim.c ****   * @retval None
 105:../Core/Src/stm32f4xx_hal_timebase_tim.c ****   */
 106:../Core/Src/stm32f4xx_hal_timebase_tim.c **** void HAL_ResumeTick(void)
 107:../Core/Src/stm32f4xx_hal_timebase_tim.c **** {
 195              		.loc 1 107 1 is_stmt 1 view -0
 196              		.cfi_startproc
 197              		@ args = 0, pretend = 0, frame = 0
 198              		@ frame_needed = 0, uses_anonymous_args = 0
 199              		@ link register save eliminated.
 108:../Core/Src/stm32f4xx_hal_timebase_tim.c ****   /* Enable TIM6 Update interrupt */
 109:../Core/Src/stm32f4xx_hal_timebase_tim.c ****   __HAL_TIM_ENABLE_IT(&htim6, TIM_IT_UPDATE);
 200              		.loc 1 109 3 view .LVU45
 201 0000 034B     		ldr	r3, .L12
 202 0002 1A68     		ldr	r2, [r3]
 203 0004 D368     		ldr	r3, [r2, #12]
 204 0006 43F00103 		orr	r3, r3, #1
 205 000a D360     		str	r3, [r2, #12]
 110:../Core/Src/stm32f4xx_hal_timebase_tim.c **** }
 206              		.loc 1 110 1 is_stmt 0 view .LVU46
 207 000c 7047     		bx	lr
 208              	.L13:
 209 000e 00BF     		.align	2
 210              	.L12:
 211 0010 00000000 		.word	.LANCHOR0
 212              		.cfi_endproc
 213              	.LFE132:
 215              		.global	htim6
 216              		.section	.bss.htim6,"aw",%nobits
 217              		.align	2
 218              		.set	.LANCHOR0,. + 0
 221              	htim6:
 222 0000 00000000 		.space	72
 222      00000000 
 222      00000000 
 222      00000000 
 222      00000000 
 223              		.text
 224              	.Letext0:
 225              		.file 2 "../Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f429xx.h"
 226              		.file 3 "/usr/arm-none-eabi/include/machine/_default_types.h"
 227              		.file 4 "/usr/arm-none-eabi/include/sys/_stdint.h"
 228              		.file 5 "../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 229              		.file 6 "../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 230              		.file 7 "../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 231              		.file 8 "../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 232              		.file 9 "../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
ARM GAS  /tmp/ccyLNgNF.s 			page 7


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_hal_timebase_tim.c
     /tmp/ccyLNgNF.s:18     .text.HAL_InitTick:0000000000000000 $t
     /tmp/ccyLNgNF.s:26     .text.HAL_InitTick:0000000000000000 HAL_InitTick
     /tmp/ccyLNgNF.s:148    .text.HAL_InitTick:000000000000006c $d
     /tmp/ccyLNgNF.s:156    .text.HAL_SuspendTick:0000000000000000 $t
     /tmp/ccyLNgNF.s:163    .text.HAL_SuspendTick:0000000000000000 HAL_SuspendTick
     /tmp/ccyLNgNF.s:181    .text.HAL_SuspendTick:0000000000000010 $d
     /tmp/ccyLNgNF.s:186    .text.HAL_ResumeTick:0000000000000000 $t
     /tmp/ccyLNgNF.s:193    .text.HAL_ResumeTick:0000000000000000 HAL_ResumeTick
     /tmp/ccyLNgNF.s:211    .text.HAL_ResumeTick:0000000000000010 $d
     /tmp/ccyLNgNF.s:221    .bss.htim6:0000000000000000 htim6
     /tmp/ccyLNgNF.s:217    .bss.htim6:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_RCC_GetClockConfig
HAL_RCC_GetPCLK1Freq
HAL_TIM_Base_Init
HAL_TIM_Base_Start_IT
