Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon May 25 19:02:35 2020
| Host         : Renan-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file PWM_multi_portas_timing_summary_routed.rpt -pb PWM_multi_portas_timing_summary_routed.pb -rpx PWM_multi_portas_timing_summary_routed.rpx -warn_on_violation
| Design       : PWM_multi_portas
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     17.585        0.000                      0                   14        0.173        0.000                      0                   14        9.500        0.000                       0                     8  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        17.585        0.000                      0                   14        0.173        0.000                      0                   14        9.500        0.000                       0                     8  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       17.585ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.585ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.439ns  (logic 1.065ns (43.666%)  route 1.374ns (56.334%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.138ns = ( 25.138 - 20.000 ) 
    Source Clock Delay      (SCD):    5.596ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.834     5.596    CLK_IBUF_BUFG
    SLICE_X1Y42          FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDRE (Prop_fdre_C_Q)         0.419     6.015 r  counter_reg[3]/Q
                         net (fo=14, routed)          0.895     6.911    counter_reg__0[3]
    SLICE_X0Y42          LUT5 (Prop_lut5_I4_O)        0.318     7.229 r  counter[6]_i_3/O
                         net (fo=1, routed)           0.478     7.707    counter[6]_i_3_n_0
    SLICE_X0Y42          LUT3 (Prop_lut3_I0_O)        0.328     8.035 r  counter[6]_i_2/O
                         net (fo=1, routed)           0.000     8.035    p_0_in[6]
    SLICE_X0Y42          FDRE                                         r  counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.655    25.138    CLK_IBUF_BUFG
    SLICE_X0Y42          FDRE                                         r  counter_reg[6]/C
                         clock pessimism              0.436    25.574    
                         clock uncertainty           -0.035    25.539    
    SLICE_X0Y42          FDRE (Setup_fdre_C_D)        0.081    25.620    counter_reg[6]
  -------------------------------------------------------------------
                         required time                         25.620    
                         arrival time                          -8.035    
  -------------------------------------------------------------------
                         slack                                 17.585    

Slack (MET) :             17.686ns  (required time - arrival time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.755ns  (logic 0.642ns (36.579%)  route 1.113ns (63.421%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.138ns = ( 25.138 - 20.000 ) 
    Source Clock Delay      (SCD):    5.596ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.834     5.596    CLK_IBUF_BUFG
    SLICE_X0Y42          FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.518     6.114 r  counter_reg[4]/Q
                         net (fo=14, routed)          0.717     6.831    counter_reg__0[4]
    SLICE_X1Y42          LUT5 (Prop_lut5_I3_O)        0.124     6.955 r  counter[6]_i_1/O
                         net (fo=7, routed)           0.397     7.352    clear
    SLICE_X0Y42          FDRE                                         r  counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.655    25.138    CLK_IBUF_BUFG
    SLICE_X0Y42          FDRE                                         r  counter_reg[4]/C
                         clock pessimism              0.458    25.596    
                         clock uncertainty           -0.035    25.561    
    SLICE_X0Y42          FDRE (Setup_fdre_C_R)       -0.524    25.037    counter_reg[4]
  -------------------------------------------------------------------
                         required time                         25.037    
                         arrival time                          -7.352    
  -------------------------------------------------------------------
                         slack                                 17.686    

Slack (MET) :             17.686ns  (required time - arrival time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.755ns  (logic 0.642ns (36.579%)  route 1.113ns (63.421%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.138ns = ( 25.138 - 20.000 ) 
    Source Clock Delay      (SCD):    5.596ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.834     5.596    CLK_IBUF_BUFG
    SLICE_X0Y42          FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.518     6.114 r  counter_reg[4]/Q
                         net (fo=14, routed)          0.717     6.831    counter_reg__0[4]
    SLICE_X1Y42          LUT5 (Prop_lut5_I3_O)        0.124     6.955 r  counter[6]_i_1/O
                         net (fo=7, routed)           0.397     7.352    clear
    SLICE_X0Y42          FDRE                                         r  counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.655    25.138    CLK_IBUF_BUFG
    SLICE_X0Y42          FDRE                                         r  counter_reg[6]/C
                         clock pessimism              0.458    25.596    
                         clock uncertainty           -0.035    25.561    
    SLICE_X0Y42          FDRE (Setup_fdre_C_R)       -0.524    25.037    counter_reg[6]
  -------------------------------------------------------------------
                         required time                         25.037    
                         arrival time                          -7.352    
  -------------------------------------------------------------------
                         slack                                 17.686    

Slack (MET) :             17.759ns  (required time - arrival time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.755ns  (logic 0.642ns (36.579%)  route 1.113ns (63.421%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.138ns = ( 25.138 - 20.000 ) 
    Source Clock Delay      (SCD):    5.596ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.834     5.596    CLK_IBUF_BUFG
    SLICE_X0Y42          FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.518     6.114 r  counter_reg[4]/Q
                         net (fo=14, routed)          0.717     6.831    counter_reg__0[4]
    SLICE_X1Y42          LUT5 (Prop_lut5_I3_O)        0.124     6.955 r  counter[6]_i_1/O
                         net (fo=7, routed)           0.397     7.352    clear
    SLICE_X1Y42          FDRE                                         r  counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.655    25.138    CLK_IBUF_BUFG
    SLICE_X1Y42          FDRE                                         r  counter_reg[0]/C
                         clock pessimism              0.436    25.574    
                         clock uncertainty           -0.035    25.539    
    SLICE_X1Y42          FDRE (Setup_fdre_C_R)       -0.429    25.110    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         25.110    
                         arrival time                          -7.352    
  -------------------------------------------------------------------
                         slack                                 17.759    

Slack (MET) :             17.759ns  (required time - arrival time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.755ns  (logic 0.642ns (36.579%)  route 1.113ns (63.421%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.138ns = ( 25.138 - 20.000 ) 
    Source Clock Delay      (SCD):    5.596ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.834     5.596    CLK_IBUF_BUFG
    SLICE_X0Y42          FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.518     6.114 r  counter_reg[4]/Q
                         net (fo=14, routed)          0.717     6.831    counter_reg__0[4]
    SLICE_X1Y42          LUT5 (Prop_lut5_I3_O)        0.124     6.955 r  counter[6]_i_1/O
                         net (fo=7, routed)           0.397     7.352    clear
    SLICE_X1Y42          FDRE                                         r  counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.655    25.138    CLK_IBUF_BUFG
    SLICE_X1Y42          FDRE                                         r  counter_reg[1]/C
                         clock pessimism              0.436    25.574    
                         clock uncertainty           -0.035    25.539    
    SLICE_X1Y42          FDRE (Setup_fdre_C_R)       -0.429    25.110    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         25.110    
                         arrival time                          -7.352    
  -------------------------------------------------------------------
                         slack                                 17.759    

Slack (MET) :             17.759ns  (required time - arrival time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.755ns  (logic 0.642ns (36.579%)  route 1.113ns (63.421%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.138ns = ( 25.138 - 20.000 ) 
    Source Clock Delay      (SCD):    5.596ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.834     5.596    CLK_IBUF_BUFG
    SLICE_X0Y42          FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.518     6.114 r  counter_reg[4]/Q
                         net (fo=14, routed)          0.717     6.831    counter_reg__0[4]
    SLICE_X1Y42          LUT5 (Prop_lut5_I3_O)        0.124     6.955 r  counter[6]_i_1/O
                         net (fo=7, routed)           0.397     7.352    clear
    SLICE_X1Y42          FDRE                                         r  counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.655    25.138    CLK_IBUF_BUFG
    SLICE_X1Y42          FDRE                                         r  counter_reg[2]/C
                         clock pessimism              0.436    25.574    
                         clock uncertainty           -0.035    25.539    
    SLICE_X1Y42          FDRE (Setup_fdre_C_R)       -0.429    25.110    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         25.110    
                         arrival time                          -7.352    
  -------------------------------------------------------------------
                         slack                                 17.759    

Slack (MET) :             17.759ns  (required time - arrival time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.755ns  (logic 0.642ns (36.579%)  route 1.113ns (63.421%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.138ns = ( 25.138 - 20.000 ) 
    Source Clock Delay      (SCD):    5.596ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.834     5.596    CLK_IBUF_BUFG
    SLICE_X0Y42          FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.518     6.114 r  counter_reg[4]/Q
                         net (fo=14, routed)          0.717     6.831    counter_reg__0[4]
    SLICE_X1Y42          LUT5 (Prop_lut5_I3_O)        0.124     6.955 r  counter[6]_i_1/O
                         net (fo=7, routed)           0.397     7.352    clear
    SLICE_X1Y42          FDRE                                         r  counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.655    25.138    CLK_IBUF_BUFG
    SLICE_X1Y42          FDRE                                         r  counter_reg[3]/C
                         clock pessimism              0.436    25.574    
                         clock uncertainty           -0.035    25.539    
    SLICE_X1Y42          FDRE (Setup_fdre_C_R)       -0.429    25.110    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         25.110    
                         arrival time                          -7.352    
  -------------------------------------------------------------------
                         slack                                 17.759    

Slack (MET) :             17.759ns  (required time - arrival time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.755ns  (logic 0.642ns (36.579%)  route 1.113ns (63.421%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.138ns = ( 25.138 - 20.000 ) 
    Source Clock Delay      (SCD):    5.596ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.834     5.596    CLK_IBUF_BUFG
    SLICE_X0Y42          FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.518     6.114 r  counter_reg[4]/Q
                         net (fo=14, routed)          0.717     6.831    counter_reg__0[4]
    SLICE_X1Y42          LUT5 (Prop_lut5_I3_O)        0.124     6.955 r  counter[6]_i_1/O
                         net (fo=7, routed)           0.397     7.352    clear
    SLICE_X1Y42          FDRE                                         r  counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.655    25.138    CLK_IBUF_BUFG
    SLICE_X1Y42          FDRE                                         r  counter_reg[5]/C
                         clock pessimism              0.436    25.574    
                         clock uncertainty           -0.035    25.539    
    SLICE_X1Y42          FDRE (Setup_fdre_C_R)       -0.429    25.110    counter_reg[5]
  -------------------------------------------------------------------
                         required time                         25.110    
                         arrival time                          -7.352    
  -------------------------------------------------------------------
                         slack                                 17.759    

Slack (MET) :             18.363ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.677ns  (logic 0.746ns (44.496%)  route 0.931ns (55.504%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.138ns = ( 25.138 - 20.000 ) 
    Source Clock Delay      (SCD):    5.596ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.834     5.596    CLK_IBUF_BUFG
    SLICE_X1Y42          FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDRE (Prop_fdre_C_Q)         0.419     6.015 r  counter_reg[1]/Q
                         net (fo=11, routed)          0.931     6.946    counter_reg__0[1]
    SLICE_X1Y42          LUT2 (Prop_lut2_I1_O)        0.327     7.273 r  counter[1]_i_1/O
                         net (fo=1, routed)           0.000     7.273    p_0_in[1]
    SLICE_X1Y42          FDRE                                         r  counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.655    25.138    CLK_IBUF_BUFG
    SLICE_X1Y42          FDRE                                         r  counter_reg[1]/C
                         clock pessimism              0.458    25.596    
                         clock uncertainty           -0.035    25.561    
    SLICE_X1Y42          FDRE (Setup_fdre_C_D)        0.075    25.636    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         25.636    
                         arrival time                          -7.273    
  -------------------------------------------------------------------
                         slack                                 18.363    

Slack (MET) :             18.409ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.610ns  (logic 0.715ns (44.396%)  route 0.895ns (55.604%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.138ns = ( 25.138 - 20.000 ) 
    Source Clock Delay      (SCD):    5.596ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.834     5.596    CLK_IBUF_BUFG
    SLICE_X1Y42          FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDRE (Prop_fdre_C_Q)         0.419     6.015 r  counter_reg[3]/Q
                         net (fo=14, routed)          0.895     6.911    counter_reg__0[3]
    SLICE_X0Y42          LUT5 (Prop_lut5_I3_O)        0.296     7.207 r  counter[4]_i_1/O
                         net (fo=1, routed)           0.000     7.207    p_0_in[4]
    SLICE_X0Y42          FDRE                                         r  counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.655    25.138    CLK_IBUF_BUFG
    SLICE_X0Y42          FDRE                                         r  counter_reg[4]/C
                         clock pessimism              0.436    25.574    
                         clock uncertainty           -0.035    25.539    
    SLICE_X0Y42          FDRE (Setup_fdre_C_D)        0.077    25.616    counter_reg[4]
  -------------------------------------------------------------------
                         required time                         25.616    
                         arrival time                          -7.207    
  -------------------------------------------------------------------
                         slack                                 18.409    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.743%)  route 0.120ns (39.257%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.622     1.569    CLK_IBUF_BUFG
    SLICE_X1Y42          FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDRE (Prop_fdre_C_Q)         0.141     1.710 r  counter_reg[0]/Q
                         net (fo=7, routed)           0.120     1.830    counter_reg_n_0_[0]
    SLICE_X0Y42          LUT5 (Prop_lut5_I1_O)        0.045     1.875 r  counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.875    p_0_in[4]
    SLICE_X0Y42          FDRE                                         r  counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.892     2.086    CLK_IBUF_BUFG
    SLICE_X0Y42          FDRE                                         r  counter_reg[4]/C
                         clock pessimism             -0.504     1.582    
    SLICE_X0Y42          FDRE (Hold_fdre_C_D)         0.120     1.702    counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.588%)  route 0.143ns (43.412%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.622     1.569    CLK_IBUF_BUFG
    SLICE_X1Y42          FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDRE (Prop_fdre_C_Q)         0.141     1.710 r  counter_reg[0]/Q
                         net (fo=7, routed)           0.143     1.853    counter_reg_n_0_[0]
    SLICE_X1Y42          LUT6 (Prop_lut6_I2_O)        0.045     1.898 r  counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.898    p_0_in[5]
    SLICE_X1Y42          FDRE                                         r  counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.892     2.086    CLK_IBUF_BUFG
    SLICE_X1Y42          FDRE                                         r  counter_reg[5]/C
                         clock pessimism             -0.517     1.569    
    SLICE_X1Y42          FDRE (Hold_fdre_C_D)         0.092     1.661    counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.183ns (49.166%)  route 0.189ns (50.834%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.622     1.569    CLK_IBUF_BUFG
    SLICE_X1Y42          FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDRE (Prop_fdre_C_Q)         0.141     1.710 r  counter_reg[0]/Q
                         net (fo=7, routed)           0.189     1.899    counter_reg_n_0_[0]
    SLICE_X1Y42          LUT2 (Prop_lut2_I0_O)        0.042     1.941 r  counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.941    p_0_in[1]
    SLICE_X1Y42          FDRE                                         r  counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.892     2.086    CLK_IBUF_BUFG
    SLICE_X1Y42          FDRE                                         r  counter_reg[1]/C
                         clock pessimism             -0.517     1.569    
    SLICE_X1Y42          FDRE (Hold_fdre_C_D)         0.107     1.676    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.184ns (49.039%)  route 0.191ns (50.961%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.622     1.569    CLK_IBUF_BUFG
    SLICE_X1Y42          FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDRE (Prop_fdre_C_Q)         0.141     1.710 r  counter_reg[0]/Q
                         net (fo=7, routed)           0.191     1.901    counter_reg_n_0_[0]
    SLICE_X1Y42          LUT4 (Prop_lut4_I1_O)        0.043     1.944 r  counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.944    p_0_in[3]
    SLICE_X1Y42          FDRE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.892     2.086    CLK_IBUF_BUFG
    SLICE_X1Y42          FDRE                                         r  counter_reg[3]/C
                         clock pessimism             -0.517     1.569    
    SLICE_X1Y42          FDRE (Hold_fdre_C_D)         0.107     1.676    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.572%)  route 0.189ns (50.428%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.622     1.569    CLK_IBUF_BUFG
    SLICE_X1Y42          FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDRE (Prop_fdre_C_Q)         0.141     1.710 f  counter_reg[0]/Q
                         net (fo=7, routed)           0.189     1.899    counter_reg_n_0_[0]
    SLICE_X1Y42          LUT1 (Prop_lut1_I0_O)        0.045     1.944 r  counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.944    p_0_in[0]
    SLICE_X1Y42          FDRE                                         r  counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.892     2.086    CLK_IBUF_BUFG
    SLICE_X1Y42          FDRE                                         r  counter_reg[0]/C
                         clock pessimism             -0.517     1.569    
    SLICE_X1Y42          FDRE (Hold_fdre_C_D)         0.091     1.660    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.309%)  route 0.191ns (50.691%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.622     1.569    CLK_IBUF_BUFG
    SLICE_X1Y42          FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDRE (Prop_fdre_C_Q)         0.141     1.710 r  counter_reg[0]/Q
                         net (fo=7, routed)           0.191     1.901    counter_reg_n_0_[0]
    SLICE_X1Y42          LUT3 (Prop_lut3_I0_O)        0.045     1.946 r  counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.946    p_0_in[2]
    SLICE_X1Y42          FDRE                                         r  counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.892     2.086    CLK_IBUF_BUFG
    SLICE_X1Y42          FDRE                                         r  counter_reg[2]/C
                         clock pessimism             -0.517     1.569    
    SLICE_X1Y42          FDRE (Hold_fdre_C_D)         0.092     1.661    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.209ns (45.020%)  route 0.255ns (54.980%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.622     1.569    CLK_IBUF_BUFG
    SLICE_X0Y42          FDRE                                         r  counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.164     1.733 r  counter_reg[6]/Q
                         net (fo=12, routed)          0.255     1.988    counter_reg__0[6]
    SLICE_X0Y42          LUT3 (Prop_lut3_I2_O)        0.045     2.033 r  counter[6]_i_2/O
                         net (fo=1, routed)           0.000     2.033    p_0_in[6]
    SLICE_X0Y42          FDRE                                         r  counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.892     2.086    CLK_IBUF_BUFG
    SLICE_X0Y42          FDRE                                         r  counter_reg[6]/C
                         clock pessimism             -0.517     1.569    
    SLICE_X0Y42          FDRE (Hold_fdre_C_D)         0.121     1.690    counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.209ns (49.314%)  route 0.215ns (50.686%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.622     1.569    CLK_IBUF_BUFG
    SLICE_X0Y42          FDRE                                         r  counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.164     1.733 r  counter_reg[6]/Q
                         net (fo=12, routed)          0.086     1.819    counter_reg__0[6]
    SLICE_X1Y42          LUT5 (Prop_lut5_I1_O)        0.045     1.864 r  counter[6]_i_1/O
                         net (fo=7, routed)           0.129     1.993    clear
    SLICE_X0Y42          FDRE                                         r  counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.892     2.086    CLK_IBUF_BUFG
    SLICE_X0Y42          FDRE                                         r  counter_reg[4]/C
                         clock pessimism             -0.517     1.569    
    SLICE_X0Y42          FDRE (Hold_fdre_C_R)         0.009     1.578    counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.209ns (49.314%)  route 0.215ns (50.686%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.622     1.569    CLK_IBUF_BUFG
    SLICE_X0Y42          FDRE                                         r  counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.164     1.733 r  counter_reg[6]/Q
                         net (fo=12, routed)          0.086     1.819    counter_reg__0[6]
    SLICE_X1Y42          LUT5 (Prop_lut5_I1_O)        0.045     1.864 r  counter[6]_i_1/O
                         net (fo=7, routed)           0.129     1.993    clear
    SLICE_X0Y42          FDRE                                         r  counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.892     2.086    CLK_IBUF_BUFG
    SLICE_X0Y42          FDRE                                         r  counter_reg[6]/C
                         clock pessimism             -0.517     1.569    
    SLICE_X0Y42          FDRE (Hold_fdre_C_R)         0.009     1.578    counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.209ns (49.314%)  route 0.215ns (50.686%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.622     1.569    CLK_IBUF_BUFG
    SLICE_X0Y42          FDRE                                         r  counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.164     1.733 r  counter_reg[6]/Q
                         net (fo=12, routed)          0.086     1.819    counter_reg__0[6]
    SLICE_X1Y42          LUT5 (Prop_lut5_I1_O)        0.045     1.864 r  counter[6]_i_1/O
                         net (fo=7, routed)           0.129     1.993    clear
    SLICE_X1Y42          FDRE                                         r  counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.892     2.086    CLK_IBUF_BUFG
    SLICE_X1Y42          FDRE                                         r  counter_reg[0]/C
                         clock pessimism             -0.504     1.582    
    SLICE_X1Y42          FDRE (Hold_fdre_C_R)        -0.018     1.564    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.429    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X1Y42    counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X1Y42    counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X1Y42    counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X1Y42    counter_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X0Y42    counter_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X1Y42    counter_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X0Y42    counter_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y42    counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y42    counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y42    counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y42    counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y42    counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y42    counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y42    counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y42    counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y42    counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y42    counter_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y42    counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y42    counter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y42    counter_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y42    counter_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y42    counter_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y42    counter_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y42    counter_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y42    counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y42    counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y42    counter_reg[2]/C



