Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Mar 19 18:17:48 2018
| Host         : ALINX000008-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_methodology -file uart_test_methodology_drc_routed.rpt -pb uart_test_methodology_drc_routed.pb -rpx uart_test_methodology_drc_routed.rpx
| Design       : uart_test
| Device       : xc7a35tfgg484-1
| Speed File   : -1
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 3
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 3          |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on rst_n relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on uart_rx relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on uart_tx relative to clock(s) sys_clk
Related violations: <none>


