Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Apr  9 11:04:47 2025
| Host         : jrm-HP-Spectre-x360-2-in-1-Laptop-14-eu0xxx running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file pwm_generator_wrapper_timing_summary_routed.rpt -pb pwm_generator_wrapper_timing_summary_routed.pb -rpx pwm_generator_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : pwm_generator_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                                       Violations  
---------  --------  ----------------------------------------------------------------  ----------  
CKLD-2     Warning   Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           
TIMING-18  Warning   Missing input or output delay                                     2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.207        0.000                      0                   20        0.207        0.000                      0                   20        3.500        0.000                       0                    10  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.207        0.000                      0                   20        0.207        0.000                      0                   20        3.500        0.000                       0                    10  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.207ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.207ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.207ns  (required time - arrival time)
  Source:                 pwm_generator_i/twentyone_counter_0/U0/cnt_temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_generator_i/twentyone_counter_0/U0/cnt_temp_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.124ns  (logic 1.002ns (32.074%)  route 2.122ns (67.926%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.293ns = ( 10.293 - 8.000 ) 
    Source Clock Delay      (SCD):    2.525ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.074     2.525    pwm_generator_i/twentyone_counter_0/U0/clk
    SLICE_X112Y121       FDRE                                         r  pwm_generator_i/twentyone_counter_0/U0/cnt_temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y121       FDRE (Prop_fdre_C_Q)         0.518     3.043 f  pwm_generator_i/twentyone_counter_0/U0/cnt_temp_reg[0]/Q
                         net (fo=7, routed)           0.841     3.884    pwm_generator_i/clear_comparator_1/U0/a[0]
    SLICE_X112Y122       LUT3 (Prop_lut3_I0_O)        0.153     4.037 r  pwm_generator_i/clear_comparator_1/U0/c_INST_0_i_1/O
                         net (fo=1, routed)           0.692     4.729    pwm_generator_i/clear_comparator_1/U0/c_INST_0_i_1_n_0
    SLICE_X112Y122       LUT3 (Prop_lut3_I1_O)        0.331     5.060 r  pwm_generator_i/clear_comparator_1/U0/c_INST_0/O
                         net (fo=5, routed)           0.589     5.649    pwm_generator_i/twentyone_counter_0/U0/clr
    SLICE_X112Y122       FDRE                                         r  pwm_generator_i/twentyone_counter_0/U0/cnt_temp_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.913    10.293    pwm_generator_i/twentyone_counter_0/U0/clk
    SLICE_X112Y122       FDRE                                         r  pwm_generator_i/twentyone_counter_0/U0/cnt_temp_reg[1]/C
                         clock pessimism              0.122    10.416    
                         clock uncertainty           -0.035    10.380    
    SLICE_X112Y122       FDRE (Setup_fdre_C_R)       -0.524     9.856    pwm_generator_i/twentyone_counter_0/U0/cnt_temp_reg[1]
  -------------------------------------------------------------------
                         required time                          9.856    
                         arrival time                          -5.649    
  -------------------------------------------------------------------
                         slack                                  4.207    

Slack (MET) :             4.207ns  (required time - arrival time)
  Source:                 pwm_generator_i/twentyone_counter_0/U0/cnt_temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_generator_i/twentyone_counter_0/U0/cnt_temp_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.124ns  (logic 1.002ns (32.074%)  route 2.122ns (67.926%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.293ns = ( 10.293 - 8.000 ) 
    Source Clock Delay      (SCD):    2.525ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.074     2.525    pwm_generator_i/twentyone_counter_0/U0/clk
    SLICE_X112Y121       FDRE                                         r  pwm_generator_i/twentyone_counter_0/U0/cnt_temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y121       FDRE (Prop_fdre_C_Q)         0.518     3.043 f  pwm_generator_i/twentyone_counter_0/U0/cnt_temp_reg[0]/Q
                         net (fo=7, routed)           0.841     3.884    pwm_generator_i/clear_comparator_1/U0/a[0]
    SLICE_X112Y122       LUT3 (Prop_lut3_I0_O)        0.153     4.037 r  pwm_generator_i/clear_comparator_1/U0/c_INST_0_i_1/O
                         net (fo=1, routed)           0.692     4.729    pwm_generator_i/clear_comparator_1/U0/c_INST_0_i_1_n_0
    SLICE_X112Y122       LUT3 (Prop_lut3_I1_O)        0.331     5.060 r  pwm_generator_i/clear_comparator_1/U0/c_INST_0/O
                         net (fo=5, routed)           0.589     5.649    pwm_generator_i/twentyone_counter_0/U0/clr
    SLICE_X112Y122       FDRE                                         r  pwm_generator_i/twentyone_counter_0/U0/cnt_temp_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.913    10.293    pwm_generator_i/twentyone_counter_0/U0/clk
    SLICE_X112Y122       FDRE                                         r  pwm_generator_i/twentyone_counter_0/U0/cnt_temp_reg[2]/C
                         clock pessimism              0.122    10.416    
                         clock uncertainty           -0.035    10.380    
    SLICE_X112Y122       FDRE (Setup_fdre_C_R)       -0.524     9.856    pwm_generator_i/twentyone_counter_0/U0/cnt_temp_reg[2]
  -------------------------------------------------------------------
                         required time                          9.856    
                         arrival time                          -5.649    
  -------------------------------------------------------------------
                         slack                                  4.207    

Slack (MET) :             4.207ns  (required time - arrival time)
  Source:                 pwm_generator_i/twentyone_counter_0/U0/cnt_temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_generator_i/twentyone_counter_0/U0/cnt_temp_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.124ns  (logic 1.002ns (32.074%)  route 2.122ns (67.926%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.293ns = ( 10.293 - 8.000 ) 
    Source Clock Delay      (SCD):    2.525ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.074     2.525    pwm_generator_i/twentyone_counter_0/U0/clk
    SLICE_X112Y121       FDRE                                         r  pwm_generator_i/twentyone_counter_0/U0/cnt_temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y121       FDRE (Prop_fdre_C_Q)         0.518     3.043 f  pwm_generator_i/twentyone_counter_0/U0/cnt_temp_reg[0]/Q
                         net (fo=7, routed)           0.841     3.884    pwm_generator_i/clear_comparator_1/U0/a[0]
    SLICE_X112Y122       LUT3 (Prop_lut3_I0_O)        0.153     4.037 r  pwm_generator_i/clear_comparator_1/U0/c_INST_0_i_1/O
                         net (fo=1, routed)           0.692     4.729    pwm_generator_i/clear_comparator_1/U0/c_INST_0_i_1_n_0
    SLICE_X112Y122       LUT3 (Prop_lut3_I1_O)        0.331     5.060 r  pwm_generator_i/clear_comparator_1/U0/c_INST_0/O
                         net (fo=5, routed)           0.589     5.649    pwm_generator_i/twentyone_counter_0/U0/clr
    SLICE_X112Y122       FDRE                                         r  pwm_generator_i/twentyone_counter_0/U0/cnt_temp_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.913    10.293    pwm_generator_i/twentyone_counter_0/U0/clk
    SLICE_X112Y122       FDRE                                         r  pwm_generator_i/twentyone_counter_0/U0/cnt_temp_reg[3]/C
                         clock pessimism              0.122    10.416    
                         clock uncertainty           -0.035    10.380    
    SLICE_X112Y122       FDRE (Setup_fdre_C_R)       -0.524     9.856    pwm_generator_i/twentyone_counter_0/U0/cnt_temp_reg[3]
  -------------------------------------------------------------------
                         required time                          9.856    
                         arrival time                          -5.649    
  -------------------------------------------------------------------
                         slack                                  4.207    

Slack (MET) :             4.207ns  (required time - arrival time)
  Source:                 pwm_generator_i/twentyone_counter_0/U0/cnt_temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_generator_i/twentyone_counter_0/U0/cnt_temp_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.124ns  (logic 1.002ns (32.074%)  route 2.122ns (67.926%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.293ns = ( 10.293 - 8.000 ) 
    Source Clock Delay      (SCD):    2.525ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.074     2.525    pwm_generator_i/twentyone_counter_0/U0/clk
    SLICE_X112Y121       FDRE                                         r  pwm_generator_i/twentyone_counter_0/U0/cnt_temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y121       FDRE (Prop_fdre_C_Q)         0.518     3.043 f  pwm_generator_i/twentyone_counter_0/U0/cnt_temp_reg[0]/Q
                         net (fo=7, routed)           0.841     3.884    pwm_generator_i/clear_comparator_1/U0/a[0]
    SLICE_X112Y122       LUT3 (Prop_lut3_I0_O)        0.153     4.037 r  pwm_generator_i/clear_comparator_1/U0/c_INST_0_i_1/O
                         net (fo=1, routed)           0.692     4.729    pwm_generator_i/clear_comparator_1/U0/c_INST_0_i_1_n_0
    SLICE_X112Y122       LUT3 (Prop_lut3_I1_O)        0.331     5.060 r  pwm_generator_i/clear_comparator_1/U0/c_INST_0/O
                         net (fo=5, routed)           0.589     5.649    pwm_generator_i/twentyone_counter_0/U0/clr
    SLICE_X112Y122       FDRE                                         r  pwm_generator_i/twentyone_counter_0/U0/cnt_temp_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.913    10.293    pwm_generator_i/twentyone_counter_0/U0/clk
    SLICE_X112Y122       FDRE                                         r  pwm_generator_i/twentyone_counter_0/U0/cnt_temp_reg[4]/C
                         clock pessimism              0.122    10.416    
                         clock uncertainty           -0.035    10.380    
    SLICE_X112Y122       FDRE (Setup_fdre_C_R)       -0.524     9.856    pwm_generator_i/twentyone_counter_0/U0/cnt_temp_reg[4]
  -------------------------------------------------------------------
                         required time                          9.856    
                         arrival time                          -5.649    
  -------------------------------------------------------------------
                         slack                                  4.207    

Slack (MET) :             4.315ns  (required time - arrival time)
  Source:                 pwm_generator_i/twentyone_counter_0/U0/cnt_temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_generator_i/twentyone_counter_0/U0/cnt_temp_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.052ns  (logic 1.002ns (32.833%)  route 2.050ns (67.167%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.309ns = ( 10.309 - 8.000 ) 
    Source Clock Delay      (SCD):    2.506ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.055     2.506    pwm_generator_i/twentyone_counter_0/U0/clk
    SLICE_X112Y122       FDRE                                         r  pwm_generator_i/twentyone_counter_0/U0/cnt_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDRE (Prop_fdre_C_Q)         0.518     3.024 f  pwm_generator_i/twentyone_counter_0/U0/cnt_temp_reg[1]/Q
                         net (fo=6, routed)           0.818     3.842    pwm_generator_i/clear_comparator_1/U0/a[1]
    SLICE_X112Y122       LUT3 (Prop_lut3_I2_O)        0.153     3.995 r  pwm_generator_i/clear_comparator_1/U0/c_INST_0_i_1/O
                         net (fo=1, routed)           0.692     4.687    pwm_generator_i/clear_comparator_1/U0/c_INST_0_i_1_n_0
    SLICE_X112Y122       LUT3 (Prop_lut3_I1_O)        0.331     5.018 r  pwm_generator_i/clear_comparator_1/U0/c_INST_0/O
                         net (fo=5, routed)           0.539     5.557    pwm_generator_i/twentyone_counter_0/U0/clr
    SLICE_X112Y121       FDRE                                         r  pwm_generator_i/twentyone_counter_0/U0/cnt_temp_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.929    10.309    pwm_generator_i/twentyone_counter_0/U0/clk
    SLICE_X112Y121       FDRE                                         r  pwm_generator_i/twentyone_counter_0/U0/cnt_temp_reg[0]/C
                         clock pessimism              0.122    10.432    
                         clock uncertainty           -0.035    10.396    
    SLICE_X112Y121       FDRE (Setup_fdre_C_R)       -0.524     9.872    pwm_generator_i/twentyone_counter_0/U0/cnt_temp_reg[0]
  -------------------------------------------------------------------
                         required time                          9.872    
                         arrival time                          -5.557    
  -------------------------------------------------------------------
                         slack                                  4.315    

Slack (MET) :             4.671ns  (required time - arrival time)
  Source:                 pwm_generator_i/twentyone_counter_1/U0/cnt_temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_generator_i/twentyone_counter_1/U0/cnt_temp_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.769ns  (logic 0.999ns (36.075%)  route 1.770ns (63.925%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.206ns = ( 10.206 - 8.000 ) 
    Source Clock Delay      (SCD):    2.398ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.948     2.398    pwm_generator_i/twentyone_counter_1/U0/clk
    SLICE_X112Y123       FDRE                                         r  pwm_generator_i/twentyone_counter_1/U0/cnt_temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y123       FDRE (Prop_fdre_C_Q)         0.518     2.916 f  pwm_generator_i/twentyone_counter_1/U0/cnt_temp_reg[0]/Q
                         net (fo=7, routed)           0.699     3.616    pwm_generator_i/clear_comparator_2/U0/a[0]
    SLICE_X113Y123       LUT3 (Prop_lut3_I0_O)        0.154     3.770 r  pwm_generator_i/clear_comparator_2/U0/c_INST_0_i_1/O
                         net (fo=1, routed)           0.674     4.444    pwm_generator_i/clear_comparator_2/U0/c_INST_0_i_1_n_0
    SLICE_X113Y123       LUT3 (Prop_lut3_I1_O)        0.327     4.771 r  pwm_generator_i/clear_comparator_2/U0/c_INST_0/O
                         net (fo=5, routed)           0.397     5.168    pwm_generator_i/twentyone_counter_1/U0/clr
    SLICE_X112Y123       FDRE                                         r  pwm_generator_i/twentyone_counter_1/U0/cnt_temp_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.826    10.206    pwm_generator_i/twentyone_counter_1/U0/clk
    SLICE_X112Y123       FDRE                                         r  pwm_generator_i/twentyone_counter_1/U0/cnt_temp_reg[0]/C
                         clock pessimism              0.192    10.398    
                         clock uncertainty           -0.035    10.363    
    SLICE_X112Y123       FDRE (Setup_fdre_C_R)       -0.524     9.839    pwm_generator_i/twentyone_counter_1/U0/cnt_temp_reg[0]
  -------------------------------------------------------------------
                         required time                          9.839    
                         arrival time                          -5.168    
  -------------------------------------------------------------------
                         slack                                  4.671    

Slack (MET) :             4.744ns  (required time - arrival time)
  Source:                 pwm_generator_i/twentyone_counter_1/U0/cnt_temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_generator_i/twentyone_counter_1/U0/cnt_temp_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.769ns  (logic 0.999ns (36.075%)  route 1.770ns (63.925%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.206ns = ( 10.206 - 8.000 ) 
    Source Clock Delay      (SCD):    2.398ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.948     2.398    pwm_generator_i/twentyone_counter_1/U0/clk
    SLICE_X112Y123       FDRE                                         r  pwm_generator_i/twentyone_counter_1/U0/cnt_temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y123       FDRE (Prop_fdre_C_Q)         0.518     2.916 f  pwm_generator_i/twentyone_counter_1/U0/cnt_temp_reg[0]/Q
                         net (fo=7, routed)           0.699     3.616    pwm_generator_i/clear_comparator_2/U0/a[0]
    SLICE_X113Y123       LUT3 (Prop_lut3_I0_O)        0.154     3.770 r  pwm_generator_i/clear_comparator_2/U0/c_INST_0_i_1/O
                         net (fo=1, routed)           0.674     4.444    pwm_generator_i/clear_comparator_2/U0/c_INST_0_i_1_n_0
    SLICE_X113Y123       LUT3 (Prop_lut3_I1_O)        0.327     4.771 r  pwm_generator_i/clear_comparator_2/U0/c_INST_0/O
                         net (fo=5, routed)           0.397     5.168    pwm_generator_i/twentyone_counter_1/U0/clr
    SLICE_X113Y123       FDRE                                         r  pwm_generator_i/twentyone_counter_1/U0/cnt_temp_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.826    10.206    pwm_generator_i/twentyone_counter_1/U0/clk
    SLICE_X113Y123       FDRE                                         r  pwm_generator_i/twentyone_counter_1/U0/cnt_temp_reg[1]/C
                         clock pessimism              0.170    10.376    
                         clock uncertainty           -0.035    10.341    
    SLICE_X113Y123       FDRE (Setup_fdre_C_R)       -0.429     9.912    pwm_generator_i/twentyone_counter_1/U0/cnt_temp_reg[1]
  -------------------------------------------------------------------
                         required time                          9.912    
                         arrival time                          -5.168    
  -------------------------------------------------------------------
                         slack                                  4.744    

Slack (MET) :             4.744ns  (required time - arrival time)
  Source:                 pwm_generator_i/twentyone_counter_1/U0/cnt_temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_generator_i/twentyone_counter_1/U0/cnt_temp_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.769ns  (logic 0.999ns (36.075%)  route 1.770ns (63.925%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.206ns = ( 10.206 - 8.000 ) 
    Source Clock Delay      (SCD):    2.398ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.948     2.398    pwm_generator_i/twentyone_counter_1/U0/clk
    SLICE_X112Y123       FDRE                                         r  pwm_generator_i/twentyone_counter_1/U0/cnt_temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y123       FDRE (Prop_fdre_C_Q)         0.518     2.916 f  pwm_generator_i/twentyone_counter_1/U0/cnt_temp_reg[0]/Q
                         net (fo=7, routed)           0.699     3.616    pwm_generator_i/clear_comparator_2/U0/a[0]
    SLICE_X113Y123       LUT3 (Prop_lut3_I0_O)        0.154     3.770 r  pwm_generator_i/clear_comparator_2/U0/c_INST_0_i_1/O
                         net (fo=1, routed)           0.674     4.444    pwm_generator_i/clear_comparator_2/U0/c_INST_0_i_1_n_0
    SLICE_X113Y123       LUT3 (Prop_lut3_I1_O)        0.327     4.771 r  pwm_generator_i/clear_comparator_2/U0/c_INST_0/O
                         net (fo=5, routed)           0.397     5.168    pwm_generator_i/twentyone_counter_1/U0/clr
    SLICE_X113Y123       FDRE                                         r  pwm_generator_i/twentyone_counter_1/U0/cnt_temp_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.826    10.206    pwm_generator_i/twentyone_counter_1/U0/clk
    SLICE_X113Y123       FDRE                                         r  pwm_generator_i/twentyone_counter_1/U0/cnt_temp_reg[2]/C
                         clock pessimism              0.170    10.376    
                         clock uncertainty           -0.035    10.341    
    SLICE_X113Y123       FDRE (Setup_fdre_C_R)       -0.429     9.912    pwm_generator_i/twentyone_counter_1/U0/cnt_temp_reg[2]
  -------------------------------------------------------------------
                         required time                          9.912    
                         arrival time                          -5.168    
  -------------------------------------------------------------------
                         slack                                  4.744    

Slack (MET) :             4.744ns  (required time - arrival time)
  Source:                 pwm_generator_i/twentyone_counter_1/U0/cnt_temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_generator_i/twentyone_counter_1/U0/cnt_temp_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.769ns  (logic 0.999ns (36.075%)  route 1.770ns (63.925%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.206ns = ( 10.206 - 8.000 ) 
    Source Clock Delay      (SCD):    2.398ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.948     2.398    pwm_generator_i/twentyone_counter_1/U0/clk
    SLICE_X112Y123       FDRE                                         r  pwm_generator_i/twentyone_counter_1/U0/cnt_temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y123       FDRE (Prop_fdre_C_Q)         0.518     2.916 f  pwm_generator_i/twentyone_counter_1/U0/cnt_temp_reg[0]/Q
                         net (fo=7, routed)           0.699     3.616    pwm_generator_i/clear_comparator_2/U0/a[0]
    SLICE_X113Y123       LUT3 (Prop_lut3_I0_O)        0.154     3.770 r  pwm_generator_i/clear_comparator_2/U0/c_INST_0_i_1/O
                         net (fo=1, routed)           0.674     4.444    pwm_generator_i/clear_comparator_2/U0/c_INST_0_i_1_n_0
    SLICE_X113Y123       LUT3 (Prop_lut3_I1_O)        0.327     4.771 r  pwm_generator_i/clear_comparator_2/U0/c_INST_0/O
                         net (fo=5, routed)           0.397     5.168    pwm_generator_i/twentyone_counter_1/U0/clr
    SLICE_X113Y123       FDRE                                         r  pwm_generator_i/twentyone_counter_1/U0/cnt_temp_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.826    10.206    pwm_generator_i/twentyone_counter_1/U0/clk
    SLICE_X113Y123       FDRE                                         r  pwm_generator_i/twentyone_counter_1/U0/cnt_temp_reg[3]/C
                         clock pessimism              0.170    10.376    
                         clock uncertainty           -0.035    10.341    
    SLICE_X113Y123       FDRE (Setup_fdre_C_R)       -0.429     9.912    pwm_generator_i/twentyone_counter_1/U0/cnt_temp_reg[3]
  -------------------------------------------------------------------
                         required time                          9.912    
                         arrival time                          -5.168    
  -------------------------------------------------------------------
                         slack                                  4.744    

Slack (MET) :             4.744ns  (required time - arrival time)
  Source:                 pwm_generator_i/twentyone_counter_1/U0/cnt_temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_generator_i/twentyone_counter_1/U0/cnt_temp_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.769ns  (logic 0.999ns (36.075%)  route 1.770ns (63.925%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.206ns = ( 10.206 - 8.000 ) 
    Source Clock Delay      (SCD):    2.398ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.948     2.398    pwm_generator_i/twentyone_counter_1/U0/clk
    SLICE_X112Y123       FDRE                                         r  pwm_generator_i/twentyone_counter_1/U0/cnt_temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y123       FDRE (Prop_fdre_C_Q)         0.518     2.916 f  pwm_generator_i/twentyone_counter_1/U0/cnt_temp_reg[0]/Q
                         net (fo=7, routed)           0.699     3.616    pwm_generator_i/clear_comparator_2/U0/a[0]
    SLICE_X113Y123       LUT3 (Prop_lut3_I0_O)        0.154     3.770 r  pwm_generator_i/clear_comparator_2/U0/c_INST_0_i_1/O
                         net (fo=1, routed)           0.674     4.444    pwm_generator_i/clear_comparator_2/U0/c_INST_0_i_1_n_0
    SLICE_X113Y123       LUT3 (Prop_lut3_I1_O)        0.327     4.771 r  pwm_generator_i/clear_comparator_2/U0/c_INST_0/O
                         net (fo=5, routed)           0.397     5.168    pwm_generator_i/twentyone_counter_1/U0/clr
    SLICE_X113Y123       FDRE                                         r  pwm_generator_i/twentyone_counter_1/U0/cnt_temp_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.826    10.206    pwm_generator_i/twentyone_counter_1/U0/clk
    SLICE_X113Y123       FDRE                                         r  pwm_generator_i/twentyone_counter_1/U0/cnt_temp_reg[4]/C
                         clock pessimism              0.170    10.376    
                         clock uncertainty           -0.035    10.341    
    SLICE_X113Y123       FDRE (Setup_fdre_C_R)       -0.429     9.912    pwm_generator_i/twentyone_counter_1/U0/cnt_temp_reg[4]
  -------------------------------------------------------------------
                         required time                          9.912    
                         arrival time                          -5.168    
  -------------------------------------------------------------------
                         slack                                  4.744    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 pwm_generator_i/twentyone_counter_1/U0/cnt_temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_generator_i/twentyone_counter_1/U0/cnt_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.212ns (64.749%)  route 0.115ns (35.251%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.888ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.417     0.635    pwm_generator_i/twentyone_counter_1/U0/clk
    SLICE_X112Y123       FDRE                                         r  pwm_generator_i/twentyone_counter_1/U0/cnt_temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y123       FDRE (Prop_fdre_C_Q)         0.164     0.799 r  pwm_generator_i/twentyone_counter_1/U0/cnt_temp_reg[0]/Q
                         net (fo=7, routed)           0.115     0.915    pwm_generator_i/twentyone_counter_1/U0/cnt[0]
    SLICE_X113Y123       LUT3 (Prop_lut3_I0_O)        0.048     0.963 r  pwm_generator_i/twentyone_counter_1/U0/cnt_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     0.963    pwm_generator_i/twentyone_counter_1/U0/plusOp[2]
    SLICE_X113Y123       FDRE                                         r  pwm_generator_i/twentyone_counter_1/U0/cnt_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.482     0.888    pwm_generator_i/twentyone_counter_1/U0/clk
    SLICE_X113Y123       FDRE                                         r  pwm_generator_i/twentyone_counter_1/U0/cnt_temp_reg[2]/C
                         clock pessimism             -0.240     0.648    
    SLICE_X113Y123       FDRE (Hold_fdre_C_D)         0.107     0.755    pwm_generator_i/twentyone_counter_1/U0/cnt_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.755    
                         arrival time                           0.963    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 pwm_generator_i/twentyone_counter_1/U0/cnt_temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_generator_i/twentyone_counter_1/U0/cnt_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.213ns (64.660%)  route 0.116ns (35.340%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.888ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.417     0.635    pwm_generator_i/twentyone_counter_1/U0/clk
    SLICE_X112Y123       FDRE                                         r  pwm_generator_i/twentyone_counter_1/U0/cnt_temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y123       FDRE (Prop_fdre_C_Q)         0.164     0.799 r  pwm_generator_i/twentyone_counter_1/U0/cnt_temp_reg[0]/Q
                         net (fo=7, routed)           0.116     0.916    pwm_generator_i/twentyone_counter_1/U0/cnt[0]
    SLICE_X113Y123       LUT5 (Prop_lut5_I1_O)        0.049     0.965 r  pwm_generator_i/twentyone_counter_1/U0/cnt_temp[4]_i_2/O
                         net (fo=1, routed)           0.000     0.965    pwm_generator_i/twentyone_counter_1/U0/plusOp[4]
    SLICE_X113Y123       FDRE                                         r  pwm_generator_i/twentyone_counter_1/U0/cnt_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.482     0.888    pwm_generator_i/twentyone_counter_1/U0/clk
    SLICE_X113Y123       FDRE                                         r  pwm_generator_i/twentyone_counter_1/U0/cnt_temp_reg[4]/C
                         clock pessimism             -0.240     0.648    
    SLICE_X113Y123       FDRE (Hold_fdre_C_D)         0.107     0.755    pwm_generator_i/twentyone_counter_1/U0/cnt_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.755    
                         arrival time                           0.965    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 pwm_generator_i/twentyone_counter_1/U0/cnt_temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_generator_i/twentyone_counter_1/U0/cnt_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.226%)  route 0.116ns (35.774%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.888ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.417     0.635    pwm_generator_i/twentyone_counter_1/U0/clk
    SLICE_X112Y123       FDRE                                         r  pwm_generator_i/twentyone_counter_1/U0/cnt_temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y123       FDRE (Prop_fdre_C_Q)         0.164     0.799 r  pwm_generator_i/twentyone_counter_1/U0/cnt_temp_reg[0]/Q
                         net (fo=7, routed)           0.116     0.916    pwm_generator_i/twentyone_counter_1/U0/cnt[0]
    SLICE_X113Y123       LUT4 (Prop_lut4_I1_O)        0.045     0.961 r  pwm_generator_i/twentyone_counter_1/U0/cnt_temp[3]_i_1/O
                         net (fo=1, routed)           0.000     0.961    pwm_generator_i/twentyone_counter_1/U0/plusOp[3]
    SLICE_X113Y123       FDRE                                         r  pwm_generator_i/twentyone_counter_1/U0/cnt_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.482     0.888    pwm_generator_i/twentyone_counter_1/U0/clk
    SLICE_X113Y123       FDRE                                         r  pwm_generator_i/twentyone_counter_1/U0/cnt_temp_reg[3]/C
                         clock pessimism             -0.240     0.648    
    SLICE_X113Y123       FDRE (Hold_fdre_C_D)         0.092     0.740    pwm_generator_i/twentyone_counter_1/U0/cnt_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.740    
                         arrival time                           0.961    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 pwm_generator_i/twentyone_counter_1/U0/cnt_temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_generator_i/twentyone_counter_1/U0/cnt_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.209ns (64.424%)  route 0.115ns (35.577%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.888ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.417     0.635    pwm_generator_i/twentyone_counter_1/U0/clk
    SLICE_X112Y123       FDRE                                         r  pwm_generator_i/twentyone_counter_1/U0/cnt_temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y123       FDRE (Prop_fdre_C_Q)         0.164     0.799 r  pwm_generator_i/twentyone_counter_1/U0/cnt_temp_reg[0]/Q
                         net (fo=7, routed)           0.115     0.915    pwm_generator_i/twentyone_counter_1/U0/cnt[0]
    SLICE_X113Y123       LUT2 (Prop_lut2_I0_O)        0.045     0.960 r  pwm_generator_i/twentyone_counter_1/U0/cnt_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     0.960    pwm_generator_i/twentyone_counter_1/U0/plusOp[1]
    SLICE_X113Y123       FDRE                                         r  pwm_generator_i/twentyone_counter_1/U0/cnt_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.482     0.888    pwm_generator_i/twentyone_counter_1/U0/clk
    SLICE_X113Y123       FDRE                                         r  pwm_generator_i/twentyone_counter_1/U0/cnt_temp_reg[1]/C
                         clock pessimism             -0.240     0.648    
    SLICE_X113Y123       FDRE (Hold_fdre_C_D)         0.091     0.739    pwm_generator_i/twentyone_counter_1/U0/cnt_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.739    
                         arrival time                           0.960    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 pwm_generator_i/twentyone_counter_0/U0/cnt_temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_generator_i/twentyone_counter_0/U0/cnt_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.212ns (55.182%)  route 0.172ns (44.818%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.898ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.459     0.678    pwm_generator_i/twentyone_counter_0/U0/clk
    SLICE_X112Y121       FDRE                                         r  pwm_generator_i/twentyone_counter_0/U0/cnt_temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y121       FDRE (Prop_fdre_C_Q)         0.164     0.842 r  pwm_generator_i/twentyone_counter_0/U0/cnt_temp_reg[0]/Q
                         net (fo=7, routed)           0.172     1.014    pwm_generator_i/twentyone_counter_0/U0/cnt[0]
    SLICE_X112Y122       LUT3 (Prop_lut3_I0_O)        0.048     1.062 r  pwm_generator_i/twentyone_counter_0/U0/cnt_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     1.062    pwm_generator_i/twentyone_counter_0/U0/plusOp[2]
    SLICE_X112Y122       FDRE                                         r  pwm_generator_i/twentyone_counter_0/U0/cnt_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.492     0.898    pwm_generator_i/twentyone_counter_0/U0/clk
    SLICE_X112Y122       FDRE                                         r  pwm_generator_i/twentyone_counter_0/U0/cnt_temp_reg[2]/C
                         clock pessimism             -0.219     0.680    
    SLICE_X112Y122       FDRE (Hold_fdre_C_D)         0.131     0.811    pwm_generator_i/twentyone_counter_0/U0/cnt_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.811    
                         arrival time                           1.062    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 pwm_generator_i/twentyone_counter_0/U0/cnt_temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_generator_i/twentyone_counter_0/U0/cnt_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.209ns (54.829%)  route 0.172ns (45.171%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.898ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.459     0.678    pwm_generator_i/twentyone_counter_0/U0/clk
    SLICE_X112Y121       FDRE                                         r  pwm_generator_i/twentyone_counter_0/U0/cnt_temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y121       FDRE (Prop_fdre_C_Q)         0.164     0.842 r  pwm_generator_i/twentyone_counter_0/U0/cnt_temp_reg[0]/Q
                         net (fo=7, routed)           0.172     1.014    pwm_generator_i/twentyone_counter_0/U0/cnt[0]
    SLICE_X112Y122       LUT2 (Prop_lut2_I0_O)        0.045     1.059 r  pwm_generator_i/twentyone_counter_0/U0/cnt_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     1.059    pwm_generator_i/twentyone_counter_0/U0/plusOp[1]
    SLICE_X112Y122       FDRE                                         r  pwm_generator_i/twentyone_counter_0/U0/cnt_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.492     0.898    pwm_generator_i/twentyone_counter_0/U0/clk
    SLICE_X112Y122       FDRE                                         r  pwm_generator_i/twentyone_counter_0/U0/cnt_temp_reg[1]/C
                         clock pessimism             -0.219     0.680    
    SLICE_X112Y122       FDRE (Hold_fdre_C_D)         0.120     0.800    pwm_generator_i/twentyone_counter_0/U0/cnt_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.800    
                         arrival time                           1.059    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 pwm_generator_i/twentyone_counter_0/U0/cnt_temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_generator_i/twentyone_counter_0/U0/cnt_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.898ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.422     0.641    pwm_generator_i/twentyone_counter_0/U0/clk
    SLICE_X112Y122       FDRE                                         r  pwm_generator_i/twentyone_counter_0/U0/cnt_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDRE (Prop_fdre_C_Q)         0.164     0.805 r  pwm_generator_i/twentyone_counter_0/U0/cnt_temp_reg[1]/Q
                         net (fo=6, routed)           0.186     0.991    pwm_generator_i/twentyone_counter_0/U0/cnt[1]
    SLICE_X112Y122       LUT5 (Prop_lut5_I2_O)        0.043     1.034 r  pwm_generator_i/twentyone_counter_0/U0/cnt_temp[4]_i_2/O
                         net (fo=1, routed)           0.000     1.034    pwm_generator_i/twentyone_counter_0/U0/plusOp[4]
    SLICE_X112Y122       FDRE                                         r  pwm_generator_i/twentyone_counter_0/U0/cnt_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.492     0.898    pwm_generator_i/twentyone_counter_0/U0/clk
    SLICE_X112Y122       FDRE                                         r  pwm_generator_i/twentyone_counter_0/U0/cnt_temp_reg[4]/C
                         clock pessimism             -0.258     0.641    
    SLICE_X112Y122       FDRE (Hold_fdre_C_D)         0.131     0.772    pwm_generator_i/twentyone_counter_0/U0/cnt_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.772    
                         arrival time                           1.034    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 pwm_generator_i/twentyone_counter_0/U0/cnt_temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_generator_i/twentyone_counter_0/U0/cnt_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.940ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.459     0.678    pwm_generator_i/twentyone_counter_0/U0/clk
    SLICE_X112Y121       FDRE                                         r  pwm_generator_i/twentyone_counter_0/U0/cnt_temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y121       FDRE (Prop_fdre_C_Q)         0.164     0.842 f  pwm_generator_i/twentyone_counter_0/U0/cnt_temp_reg[0]/Q
                         net (fo=7, routed)           0.175     1.017    pwm_generator_i/twentyone_counter_0/U0/cnt[0]
    SLICE_X112Y121       LUT1 (Prop_lut1_I0_O)        0.045     1.062 r  pwm_generator_i/twentyone_counter_0/U0/cnt_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     1.062    pwm_generator_i/twentyone_counter_0/U0/plusOp[0]
    SLICE_X112Y121       FDRE                                         r  pwm_generator_i/twentyone_counter_0/U0/cnt_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.534     0.940    pwm_generator_i/twentyone_counter_0/U0/clk
    SLICE_X112Y121       FDRE                                         r  pwm_generator_i/twentyone_counter_0/U0/cnt_temp_reg[0]/C
                         clock pessimism             -0.263     0.678    
    SLICE_X112Y121       FDRE (Hold_fdre_C_D)         0.120     0.798    pwm_generator_i/twentyone_counter_0/U0/cnt_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.798    
                         arrival time                           1.062    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 pwm_generator_i/twentyone_counter_0/U0/cnt_temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_generator_i/twentyone_counter_0/U0/cnt_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.898ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.422     0.641    pwm_generator_i/twentyone_counter_0/U0/clk
    SLICE_X112Y122       FDRE                                         r  pwm_generator_i/twentyone_counter_0/U0/cnt_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDRE (Prop_fdre_C_Q)         0.164     0.805 r  pwm_generator_i/twentyone_counter_0/U0/cnt_temp_reg[1]/Q
                         net (fo=6, routed)           0.186     0.991    pwm_generator_i/twentyone_counter_0/U0/cnt[1]
    SLICE_X112Y122       LUT4 (Prop_lut4_I0_O)        0.045     1.036 r  pwm_generator_i/twentyone_counter_0/U0/cnt_temp[3]_i_1/O
                         net (fo=1, routed)           0.000     1.036    pwm_generator_i/twentyone_counter_0/U0/plusOp[3]
    SLICE_X112Y122       FDRE                                         r  pwm_generator_i/twentyone_counter_0/U0/cnt_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.492     0.898    pwm_generator_i/twentyone_counter_0/U0/clk
    SLICE_X112Y122       FDRE                                         r  pwm_generator_i/twentyone_counter_0/U0/cnt_temp_reg[3]/C
                         clock pessimism             -0.258     0.641    
    SLICE_X112Y122       FDRE (Hold_fdre_C_D)         0.121     0.762    pwm_generator_i/twentyone_counter_0/U0/cnt_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.762    
                         arrival time                           1.036    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 pwm_generator_i/twentyone_counter_1/U0/cnt_temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_generator_i/twentyone_counter_1/U0/cnt_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.209ns (51.552%)  route 0.196ns (48.448%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.888ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.417     0.635    pwm_generator_i/twentyone_counter_1/U0/clk
    SLICE_X112Y123       FDRE                                         r  pwm_generator_i/twentyone_counter_1/U0/cnt_temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y123       FDRE (Prop_fdre_C_Q)         0.164     0.799 f  pwm_generator_i/twentyone_counter_1/U0/cnt_temp_reg[0]/Q
                         net (fo=7, routed)           0.196     0.996    pwm_generator_i/twentyone_counter_1/U0/cnt[0]
    SLICE_X112Y123       LUT1 (Prop_lut1_I0_O)        0.045     1.041 r  pwm_generator_i/twentyone_counter_1/U0/cnt_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     1.041    pwm_generator_i/twentyone_counter_1/U0/plusOp[0]
    SLICE_X112Y123       FDRE                                         r  pwm_generator_i/twentyone_counter_1/U0/cnt_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.482     0.888    pwm_generator_i/twentyone_counter_1/U0/clk
    SLICE_X112Y123       FDRE                                         r  pwm_generator_i/twentyone_counter_1/U0/cnt_temp_reg[0]/C
                         clock pessimism             -0.253     0.635    
    SLICE_X112Y123       FDRE (Hold_fdre_C_D)         0.120     0.755    pwm_generator_i/twentyone_counter_1/U0/cnt_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.755    
                         arrival time                           1.041    
  -------------------------------------------------------------------
                         slack                                  0.285    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y121  pwm_generator_i/twentyone_counter_0/U0/cnt_temp_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y122  pwm_generator_i/twentyone_counter_0/U0/cnt_temp_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y122  pwm_generator_i/twentyone_counter_0/U0/cnt_temp_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y122  pwm_generator_i/twentyone_counter_0/U0/cnt_temp_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y122  pwm_generator_i/twentyone_counter_0/U0/cnt_temp_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y123  pwm_generator_i/twentyone_counter_1/U0/cnt_temp_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y123  pwm_generator_i/twentyone_counter_1/U0/cnt_temp_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y123  pwm_generator_i/twentyone_counter_1/U0/cnt_temp_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y123  pwm_generator_i/twentyone_counter_1/U0/cnt_temp_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y123  pwm_generator_i/twentyone_counter_1/U0/cnt_temp_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y121  pwm_generator_i/twentyone_counter_0/U0/cnt_temp_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y121  pwm_generator_i/twentyone_counter_0/U0/cnt_temp_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y122  pwm_generator_i/twentyone_counter_0/U0/cnt_temp_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y122  pwm_generator_i/twentyone_counter_0/U0/cnt_temp_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y122  pwm_generator_i/twentyone_counter_0/U0/cnt_temp_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y122  pwm_generator_i/twentyone_counter_0/U0/cnt_temp_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y122  pwm_generator_i/twentyone_counter_0/U0/cnt_temp_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y122  pwm_generator_i/twentyone_counter_0/U0/cnt_temp_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y122  pwm_generator_i/twentyone_counter_0/U0/cnt_temp_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y122  pwm_generator_i/twentyone_counter_0/U0/cnt_temp_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y121  pwm_generator_i/twentyone_counter_0/U0/cnt_temp_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y121  pwm_generator_i/twentyone_counter_0/U0/cnt_temp_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y122  pwm_generator_i/twentyone_counter_0/U0/cnt_temp_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y122  pwm_generator_i/twentyone_counter_0/U0/cnt_temp_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y122  pwm_generator_i/twentyone_counter_0/U0/cnt_temp_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y122  pwm_generator_i/twentyone_counter_0/U0/cnt_temp_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y122  pwm_generator_i/twentyone_counter_0/U0/cnt_temp_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y122  pwm_generator_i/twentyone_counter_0/U0/cnt_temp_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y122  pwm_generator_i/twentyone_counter_0/U0/cnt_temp_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y122  pwm_generator_i/twentyone_counter_0/U0/cnt_temp_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw_0[0]
                            (input port)
  Destination:            led_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.443ns  (logic 5.576ns (53.397%)  route 4.867ns (46.603%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  sw_0[0] (IN)
                         net (fo=0)                   0.000     0.000    sw_0[0]
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  sw_0_IBUF[0]_inst/O
                         net (fo=1, routed)           1.656     3.198    pwm_generator_i/comparator_3/U0/a[0]
    SLICE_X112Y122       LUT4 (Prop_lut4_I0_O)        0.124     3.322 r  pwm_generator_i/comparator_3/U0/c_INST_0_i_1/O
                         net (fo=1, routed)           0.466     3.788    pwm_generator_i/comparator_3/U0/c_INST_0_i_1_n_0
    SLICE_X112Y122       LUT3 (Prop_lut3_I0_O)        0.149     3.937 r  pwm_generator_i/comparator_3/U0/c_INST_0/O
                         net (fo=1, routed)           2.745     6.682    led_0_OBUF
    R14                  OBUF (Prop_obuf_I_O)         3.761    10.443 r  led_0_OBUF_inst/O
                         net (fo=0)                   0.000    10.443    led_0
    R14                                                               r  led_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_1[0]
                            (input port)
  Destination:            led_1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.989ns  (logic 5.448ns (54.538%)  route 4.541ns (45.462%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  sw_1[0] (IN)
                         net (fo=0)                   0.000     0.000    sw_1[0]
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  sw_1_IBUF[0]_inst/O
                         net (fo=1, routed)           1.797     3.329    pwm_generator_i/comparator_4/U0/a[4]
    SLICE_X113Y123       LUT4 (Prop_lut4_I3_O)        0.150     3.479 r  pwm_generator_i/comparator_4/U0/c_INST_0/O
                         net (fo=1, routed)           2.745     6.224    led_1_OBUF
    P14                  OBUF (Prop_obuf_I_O)         3.765     9.989 r  led_1_OBUF_inst/O
                         net (fo=0)                   0.000     9.989    led_1
    P14                                                               r  led_1 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw_1[0]
                            (input port)
  Destination:            led_1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.164ns  (logic 1.668ns (52.710%)  route 1.496ns (47.290%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  sw_1[0] (IN)
                         net (fo=0)                   0.000     0.000    sw_1[0]
    M19                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  sw_1_IBUF[0]_inst/O
                         net (fo=1, routed)           0.704     1.004    pwm_generator_i/comparator_4/U0/a[4]
    SLICE_X113Y123       LUT4 (Prop_lut4_I3_O)        0.043     1.047 r  pwm_generator_i/comparator_4/U0/c_INST_0/O
                         net (fo=1, routed)           0.793     1.839    led_1_OBUF
    P14                  OBUF (Prop_obuf_I_O)         1.325     3.164 r  led_1_OBUF_inst/O
                         net (fo=0)                   0.000     3.164    led_1
    P14                                                               r  led_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_0[0]
                            (input port)
  Destination:            led_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.268ns  (logic 1.707ns (52.242%)  route 1.561ns (47.758%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  sw_0[0] (IN)
                         net (fo=0)                   0.000     0.000    sw_0[0]
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  sw_0_IBUF[0]_inst/O
                         net (fo=1, routed)           0.646     0.955    pwm_generator_i/comparator_3/U0/a[0]
    SLICE_X112Y122       LUT4 (Prop_lut4_I0_O)        0.045     1.000 r  pwm_generator_i/comparator_3/U0/c_INST_0_i_1/O
                         net (fo=1, routed)           0.122     1.122    pwm_generator_i/comparator_3/U0/c_INST_0_i_1_n_0
    SLICE_X112Y122       LUT3 (Prop_lut3_I0_O)        0.048     1.170 r  pwm_generator_i/comparator_3/U0/c_INST_0/O
                         net (fo=1, routed)           0.793     1.963    led_0_OBUF
    R14                  OBUF (Prop_obuf_I_O)         1.305     3.268 r  led_0_OBUF_inst/O
                         net (fo=0)                   0.000     3.268    led_0
    R14                                                               r  led_0 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pwm_generator_i/twentyone_counter_0/U0/cnt_temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.604ns  (logic 4.552ns (52.904%)  route 4.052ns (47.096%))
  Logic Levels:           3  (LUT3=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.074     2.525    pwm_generator_i/twentyone_counter_0/U0/clk
    SLICE_X112Y121       FDRE                                         r  pwm_generator_i/twentyone_counter_0/U0/cnt_temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y121       FDRE (Prop_fdre_C_Q)         0.518     3.043 f  pwm_generator_i/twentyone_counter_0/U0/cnt_temp_reg[0]/Q
                         net (fo=7, routed)           0.841     3.884    pwm_generator_i/comparator_3/U0/b[0]
    SLICE_X112Y122       LUT4 (Prop_lut4_I1_O)        0.124     4.008 r  pwm_generator_i/comparator_3/U0/c_INST_0_i_1/O
                         net (fo=1, routed)           0.466     4.474    pwm_generator_i/comparator_3/U0/c_INST_0_i_1_n_0
    SLICE_X112Y122       LUT3 (Prop_lut3_I0_O)        0.149     4.623 r  pwm_generator_i/comparator_3/U0/c_INST_0/O
                         net (fo=1, routed)           2.745     7.368    led_0_OBUF
    R14                  OBUF (Prop_obuf_I_O)         3.761    11.129 r  led_0_OBUF_inst/O
                         net (fo=0)                   0.000    11.129    led_0
    R14                                                               r  led_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_generator_i/twentyone_counter_1/U0/cnt_temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.434ns  (logic 4.556ns (54.025%)  route 3.877ns (45.975%))
  Logic Levels:           3  (LUT3=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.948     2.398    pwm_generator_i/twentyone_counter_1/U0/clk
    SLICE_X112Y123       FDRE                                         r  pwm_generator_i/twentyone_counter_1/U0/cnt_temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y123       FDRE (Prop_fdre_C_Q)         0.518     2.916 f  pwm_generator_i/twentyone_counter_1/U0/cnt_temp_reg[0]/Q
                         net (fo=7, routed)           0.699     3.616    pwm_generator_i/comparator_4/U0/b[0]
    SLICE_X113Y123       LUT3 (Prop_lut3_I0_O)        0.124     3.740 r  pwm_generator_i/comparator_4/U0/c_INST_0_i_1/O
                         net (fo=1, routed)           0.433     4.173    pwm_generator_i/comparator_4/U0/c_INST_0_i_1_n_0
    SLICE_X113Y123       LUT4 (Prop_lut4_I0_O)        0.149     4.322 r  pwm_generator_i/comparator_4/U0/c_INST_0/O
                         net (fo=1, routed)           2.745     7.067    led_1_OBUF
    P14                  OBUF (Prop_obuf_I_O)         3.765    10.832 r  led_1_OBUF_inst/O
                         net (fo=0)                   0.000    10.832    led_1
    P14                                                               r  led_1 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pwm_generator_i/twentyone_counter_1/U0/cnt_temp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.448ns  (logic 1.555ns (63.527%)  route 0.893ns (36.473%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.417     0.635    pwm_generator_i/twentyone_counter_1/U0/clk
    SLICE_X113Y123       FDRE                                         r  pwm_generator_i/twentyone_counter_1/U0/cnt_temp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDRE (Prop_fdre_C_Q)         0.128     0.763 f  pwm_generator_i/twentyone_counter_1/U0/cnt_temp_reg[4]/Q
                         net (fo=3, routed)           0.100     0.864    pwm_generator_i/comparator_4/U0/b[4]
    SLICE_X113Y123       LUT4 (Prop_lut4_I2_O)        0.102     0.966 r  pwm_generator_i/comparator_4/U0/c_INST_0/O
                         net (fo=1, routed)           0.793     1.758    led_1_OBUF
    P14                  OBUF (Prop_obuf_I_O)         1.325     3.083 r  led_1_OBUF_inst/O
                         net (fo=0)                   0.000     3.083    led_1
    P14                                                               r  led_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_generator_i/twentyone_counter_0/U0/cnt_temp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.447ns  (logic 1.556ns (63.570%)  route 0.892ns (36.430%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.422     0.641    pwm_generator_i/twentyone_counter_0/U0/clk
    SLICE_X112Y122       FDRE                                         r  pwm_generator_i/twentyone_counter_0/U0/cnt_temp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDRE (Prop_fdre_C_Q)         0.148     0.789 f  pwm_generator_i/twentyone_counter_0/U0/cnt_temp_reg[4]/Q
                         net (fo=3, routed)           0.099     0.887    pwm_generator_i/comparator_3/U0/b[4]
    SLICE_X112Y122       LUT3 (Prop_lut3_I2_O)        0.103     0.990 r  pwm_generator_i/comparator_3/U0/c_INST_0/O
                         net (fo=1, routed)           0.793     1.783    led_0_OBUF
    R14                  OBUF (Prop_obuf_I_O)         1.305     3.088 r  led_0_OBUF_inst/O
                         net (fo=0)                   0.000     3.088    led_0
    R14                                                               r  led_0 (OUT)
  -------------------------------------------------------------------    -------------------





