verilog work "DFF_Reg_16bits.vf"
verilog work "DFF_Reg_16bits_tb.v"
verilog work "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
