.device LFE5U-45F

.comment Part: LFE5U-45F-6CABGA381
.sysconfig COMPRESS_CONFIG ON
.sysconfig CONFIG_IOVOLTAGE 3.3
.sysconfig MCCLK_FREQ 62

.tile CIB_R10C3:PVT_COUNT2
unknown: F2B0
unknown: F3B0
unknown: F5B0
unknown: F11B0
unknown: F13B0

.tile CIB_R10C58:CIB_EBR
arc: N1_V02N0301 H02W0301
arc: S1_V02S0301 N1_V02S0201

.tile CIB_R10C59:CIB_EBR
arc: W1_H02W0301 V06N0003

.tile CIB_R10C62:CIB_EBR
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0601 S1_V02N0601

.tile CIB_R10C63:CIB_EBR
arc: W1_H02W0101 V02N0101

.tile CIB_R10C64:CIB_EBR
arc: N1_V02N0001 H02W0001
arc: N1_V02N0201 V01N0001
arc: N1_V02N0401 V01N0001
arc: N1_V02N0601 V01N0001
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 V02N0301

.tile CIB_R10C65:CIB_EBR
arc: E1_H02E0501 V06N0303
arc: N1_V02N0001 V01N0001
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0301 S1_V02N0201
arc: W1_H02W0001 V06N0003

.tile CIB_R10C66:CIB_EBR
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0501 H02E0501

.tile CIB_R10C67:CIB_EBR
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 S1_V02N0401

.tile CIB_R10C68:CIB_EBR
arc: E1_H02E0001 S1_V02N0001
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 V01N0101
arc: N1_V02N0601 S1_V02N0301

.tile CIB_R10C69:CIB_EBR
arc: E1_H02E0701 S1_V02N0701
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 V01N0101
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0201 V01N0001
arc: S1_V02S0601 V01N0001

.tile CIB_R10C70:CIB_EBR
arc: E1_H02E0601 V01N0001
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0601 S1_V02N0301
arc: S1_V02S0101 V01N0101

.tile CIB_R10C71:CIB_EBR
arc: E1_H02E0201 S1_V02N0201
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 W1_H02E0701
arc: S1_V02S0101 V01N0101
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0701 S3_V06N0203

.tile CIB_R10C72:CIB_EBR
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0601 S1_V02N0601
arc: S1_V02S0201 N1_V01S0000

.tile CIB_R10C73:CIB_EBR
arc: N1_V02N0001 S1_V02N0001

.tile CIB_R10C74:CIB_EBR
arc: W1_H02W0101 S1_V02N0101

.tile CIB_R11C1:CIB_LR
arc: E3_H06E0303 S3_V06N0303
arc: N3_V06N0303 S3_V06N0203

.tile CIB_R11C89:CIB_LR
arc: H00R0000 W1_H02E0601
arc: H01W0100 JQ5
arc: JA0 H00R0000
arc: JB0 V00B0000
arc: V00B0000 H02E0601
arc: W1_H02W0501 JF5
arc: W3_H06W0303 S3_V06N0303

.tile CIB_R13C1:CIB_LR
arc: S3_V06S0203 N3_V06S0103

.tile CIB_R13C89:CIB_LR
arc: W3_H06W0303 S3_V06N0303

.tile CIB_R14C1:CIB_LR
arc: S3_V06S0303 H06W0303

.tile CIB_R14C89:CIB_LR
arc: H00R0100 H02E0701
arc: JA0 W1_H02E0701
arc: JA3 V02N0701
arc: JB0 H00R0100
arc: V01S0100 N3_V06S0303
arc: W1_H02W0501 JF5
arc: W3_H06W0303 S3_V06N0303
enum: CIB.JB3MUX 0

.tile CIB_R15C1:CIB_LR
arc: S3_V06S0303 H06W0303

.tile CIB_R15C89:CIB_LR
arc: N1_V02N0701 N1_V01S0100

.tile CIB_R17C1:CIB_LR
arc: E3_H06E0303 S3_V06N0303
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303

.tile CIB_R17C89:CIB_LR
arc: H01W0100 JQ5
arc: JA0 V02N0701
arc: JB0 H02E0101
arc: N3_V06N0303 JQ5
arc: W3_H06W0303 JF5

.tile CIB_R18C89:CIB_LR
arc: N1_V02N0701 H06E0203
arc: S1_V02S0501 H02E0501

.tile CIB_R19C1:CIB_LR
arc: S3_V06S0203 N3_V06S0203

.tile CIB_R19C89:CIB_LR
arc: N3_V06N0303 JQ5
arc: W3_H06W0303 JQ5

.tile CIB_R1C1:CIB_LR_S
arc: S3_V06S0003 E3_H06W0003

.tile CIB_R1C38:CIB
arc: E1_H02E0201 JQ0
arc: E3_H06E0003 JQ0
arc: JA0 H02W0701
enum: CIB.JB0MUX 0

.tile CIB_R1C39:CIB
arc: W1_H02W0701 S1_V02N0701

.tile CIB_R1C40:CIB
arc: E3_H06E0103 W1_H02E0201

.tile CIB_R1C41:CIB
arc: S1_V02S0301 H06E0003

.tile CIB_R1C46:CIB
arc: E1_H02E0201 W3_H06E0103

.tile CIB_R1C48:CIB
arc: E1_H02E0701 V01N0101
arc: JD7 W1_H02E0201

.tile CIB_R1C49:CIB
arc: H00L0000 S1_V02N0201
arc: JA0 H02E0701
arc: JC0 H00L0000
arc: JCLK0 G_HPBX0100
arc: JLSR0 V00B0100
arc: V00B0100 V02N0101
enum: CIB.JB0MUX 0

.tile CIB_R1C51:CIB
arc: E1_H02E0701 V02N0701
arc: E3_H06E0003 JQ0
arc: H00L0000 V02N0001
arc: JA0 H00L0000
arc: JB0 V01N0001

.tile CIB_R1C52:CIB
arc: E1_H02E0701 V06N0203
arc: E3_H06E0003 JQ0
arc: JA0 H02E0701
arc: JB0 V02N0301

.tile CIB_R1C53:CIB
arc: E3_H06E0003 JQ0
arc: JA0 H02E0701
arc: JB0 V01N0001

.tile CIB_R1C54:CIB
arc: E3_H06E0003 JQ0
arc: JA0 H02W0701
arc: JB0 V02N0101

.tile CIB_R1C55:CIB
arc: W1_H02W0701 V02N0701

.tile CIB_R1C56:CIB
arc: H00L0000 V02N0201
arc: H00L0100 V02N0301
arc: JA0 H00L0100
arc: JC0 H00L0000
arc: JCLK0 G_HPBX0100
arc: JLSR0 E1_H02W0301
enum: CIB.JB0MUX 0

.tile CIB_R1C57:CIB
arc: E1_H02E0501 V01N0101
arc: S3_V06S0003 W3_H06E0003

.tile CIB_R1C58:CIB
arc: E3_H06E0003 JQ0
arc: JA0 H02E0501
arc: JB0 V01N0001
arc: S3_V06S0003 W3_H06E0003
arc: W1_H02W0301 V02N0301

.tile CIB_R1C59:CIB
arc: H00L0100 V02N0301
arc: JA0 H00L0100
arc: S3_V06S0003 W3_H06E0003
enum: CIB.JB0MUX 0

.tile CIB_R1C60:CIB
arc: S3_V06S0003 W3_H06E0003

.tile CIB_R1C64:CIB
arc: E3_H06E0103 W3_H06E0003

.tile CIB_R1C68:CIB
arc: S3_V06S0103 E1_H01W0100

.tile CIB_R1C69:CIB
arc: H01W0100 JQ0
arc: JA0 V02N0501
arc: JB0 V01N0001

.tile CIB_R1C70:CIB
arc: S3_V06S0103 W3_H06E0103

.tile CIB_R1C72:CIB
arc: E1_H02E0601 V01N0001
arc: S3_V06S0003 E3_H06W0003

.tile CIB_R1C73:CIB
arc: E1_H02E0501 S1_V02N0501

.tile CIB_R1C74:CIB
arc: H00L0000 S1_V02N0001
arc: JA0 H00L0000
arc: JC0 W1_H02E0601
arc: JCLK0 G_HPBX0100
arc: JLSR0 H02E0501
enum: CIB.JB0MUX 0

.tile CIB_R1C75:CIB
arc: S3_V06S0303 E1_H01W0100

.tile CIB_R1C76:CIB
arc: H01W0100 JQ0
arc: JA0 V02N0501
arc: JB0 V01N0001

.tile CIB_R1C77:CIB
arc: JA0 S1_V02N0501
enum: CIB.JB0MUX 0

.tile CIB_R1C78:CIB
arc: E1_H02E0601 V01N0001
arc: H00L0000 V02N0001
arc: JA0 H00L0000
arc: JB0 V00T0000
arc: V00T0000 V02N0601
arc: W3_H06W0003 JQ0

.tile CIB_R1C7:CIB
arc: W3_H06W0003 JQ0

.tile CIB_R1C80:CIB
arc: H00R0000 V02N0401
arc: JA0 H00R0000
arc: JC0 W1_H02E0601
arc: JCLK0 G_HPBX0100
arc: JLSR0 V00T0000
arc: V00T0000 V02N0601
enum: CIB.JB0MUX 0

.tile CIB_R20C1:CIB_LR
arc: S3_V06S0303 N3_V06S0303

.tile CIB_R20C89:CIB_LR
arc: JA0 N1_V02S0501
arc: JB0 V00T0000
arc: N3_V06N0303 JF5
arc: V00T0000 H02E0001
arc: W3_H06W0303 JQ5

.tile CIB_R21C1:CIB_LR
arc: S1_V02S0501 E1_H02W0501
arc: S3_V06S0303 N3_V06S0303

.tile CIB_R23C1:CIB_LR
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0701 E1_H02W0701

.tile CIB_R24C1:CIB_LR
arc: S1_V02S0701 E1_H02W0701

.tile CIB_R25C1:CIB_LR
arc: JA0 N1_V02S0501
arc: JA3 N1_V02S0701
arc: S3_V06S0203 N3_V06S0203
enum: CIB.JB0MUX 0
enum: CIB.JB3MUX 0

.tile CIB_R26C1:CIB_LR
arc: JA0 V02N0501
arc: JA3 N1_V02S0701
arc: S1_V02S0701 E1_H02W0701
arc: V01S0100 N3_V06S0303
enum: CIB.JB0MUX 0
enum: CIB.JB3MUX 0

.tile CIB_R26C89:CIB_LR
enum: CIB.JB3MUX 0
enum: CIB.JB0MUX 0

.tile CIB_R27C1:CIB_LR
arc: N1_V02N0501 N1_V01S0100
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0501 N3_V06S0303

.tile CIB_R28C1:CIB_LR
arc: JA0 V02S0501
arc: JA3 N1_V02S0701
enum: CIB.JB0MUX 0
enum: CIB.JB3MUX 0

.tile CIB_R28C89:CIB_LR
enum: CIB.JB0MUX 0
enum: CIB.JB3MUX 0

.tile CIB_R29C1:CIB_LR
arc: JA3 V00T0000
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0303 JQ5
arc: S1_V02S0601 N1_V02S0301
arc: V00T0000 E1_H02W0201
enum: CIB.JB3MUX 0

.tile CIB_R29C89:CIB_LR
enum: CIB.JB0MUX 0
enum: CIB.JB3MUX 0

.tile CIB_R2C1:CIB_LR
arc: S1_V02S0601 E3_H06W0303
arc: S1_V02S0701 E3_H06W0203

.tile CIB_R30C1:CIB_LR
arc: S1_V02S0301 E1_H02W0301

.tile CIB_R31C1:CIB_LR
arc: JA3 V00T0000
arc: S3_V06S0303 N3_V06S0203
arc: V00T0000 N1_V02S0601
enum: CIB.JB3MUX 0

.tile CIB_R31C89:CIB_LR
enum: CIB.JB3MUX 0

.tile CIB_R32C1:CIB_LR
arc: S1_V02S0601 N1_V02S0301

.tile CIB_R32C89:CIB_LR
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0303 S3_V06N0303
enum: CIB.JB3MUX 0
enum: CIB.JB0MUX 0

.tile CIB_R34C1:CIB_LR_S
arc: JA3 V00T0000
arc: V00T0000 N1_V02S0601
enum: CIB.JB3MUX 0

.tile CIB_R34C89:CIB_LR_S
enum: CIB.JB3MUX 0
enum: CIB.JB0MUX 0

.tile CIB_R35C1:CIB_LR
arc: N3_V06N0303 JF5

.tile CIB_R35C89:CIB_LR
arc: W3_H06W0303 S3_V06N0303
enum: CIB.JB0MUX 0
enum: CIB.JB3MUX 0

.tile CIB_R37C1:CIB_LR
arc: S3_V06S0003 N3_V06S0303

.tile CIB_R37C89:CIB_LR
enum: CIB.JB3MUX 0
enum: CIB.JB0MUX 0

.tile CIB_R38C89:CIB_LR
arc: H00L0000 W1_H02E0201
arc: H00R0100 H02E0701
arc: JA0 H00L0000
arc: JB0 H00R0100
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0303 JF5
arc: W3_H06W0303 JQ5

.tile CIB_R39C89:CIB_LR
arc: S1_V02S0501 H02E0501

.tile CIB_R41C89:CIB_LR
arc: JA0 W1_H02E0701
arc: JA3 N1_V02S0501
arc: JB0 V00B0000
arc: N3_V06N0303 JF5
arc: V00B0000 H02E0601
arc: W3_H06W0303 JQ5
enum: CIB.JB3MUX 0

.tile CIB_R43C1:CIB_LR
arc: S3_V06S0003 N3_V06S0003

.tile CIB_R44C89:CIB_LR
arc: H00R0000 H02E0601
arc: H00R0100 H02E0501
arc: JA0 H00R0000
arc: JA3 V00T0000
arc: JB0 H00R0100
arc: N3_V06N0303 JF5
arc: V00T0000 W1_H02E0001
enum: CIB.JB3MUX 0

.tile CIB_R49C1:CIB_LR
arc: S3_V06S0003 N3_V06S0003

.tile CIB_R4C1:CIB_PLL0
arc: H00R0000 N1_V02S0601
arc: H00R0100 N1_V02S0701
arc: JA3 V00T0000
arc: JA4 V00T0100
arc: JB1 H00R0100
arc: JB3 H00R0000
arc: JB4 V02N0701
arc: JC2 H00R0100
arc: JC3 N1_V02S0601
arc: JCLK0 S1_V02N0701
arc: JD2 V00T0100
arc: JLSR0 V00T0100
arc: S1_V02S0001 JF0
arc: V00T0000 N1_V02S0601
arc: V00T0100 N1_V02S0701
arc: PLLCSOUT_PLLREFCS CLK0_PLLREFCS

.tile CIB_R55C1:CIB_LR
arc: S3_V06S0103 N3_V06S0003

.tile CIB_R59C89:CIB_LR
enum: CIB.JB3MUX 0
enum: CIB.JB0MUX 0

.tile CIB_R5C1:CIB_PLL1
arc: JCLK0 V00B0000
arc: N1_V02N0701 H02W0701
arc: V00B0000 V02S0001
arc: V01S0100 S3_V06N0303
enum: CIB.JA3MUX 0
enum: CIB.JB3MUX 0

.tile CIB_R5C89:CIB_PLL1
enum: CIB.JA3MUX 0
enum: CIB.JB3MUX 0

.tile CIB_R61C1:CIB_LR
arc: V01S0000 N3_V06S0103

.tile CIB_R61C89:CIB_LR
enum: CIB.JB0MUX 0

.tile CIB_R62C1:CIB_LR
arc: S1_V02S0401 N1_V01S0000

.tile CIB_R62C89:CIB_LR
arc: W3_H06W0303 S3_V06N0303
enum: CIB.JB3MUX 0
enum: CIB.JB0MUX 0

.tile CIB_R64C1:CIB_LR
arc: JA3 V00T0000
arc: V00T0000 N1_V02S0401
enum: CIB.JB3MUX 0

.tile CIB_R64C89:CIB_LR
enum: CIB.JB0MUX 0

.tile CIB_R65C89:CIB_LR
enum: CIB.JB0MUX 0

.tile CIB_R67C89:CIB_LR
enum: CIB.JB0MUX 0

.tile CIB_R68C89:CIB_LR
arc: H01W0100 JQ5
arc: JA0 H02E0701
arc: JA3 V00T0000
arc: JB0 H02E0301
arc: N3_V06N0303 JF5
arc: V00T0000 W1_H02E0001
enum: CIB.JB3MUX 0

.tile CIB_R6C1:CIB_LR
arc: N1_V02N0701 N1_V01S0100

.tile CIB_R70C3:CIB_PLL3
enum: CIB.JA3MUX 0
enum: CIB.JB3MUX 0

.tile CIB_R70C42:VCIB_DCU0
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C43:VCIB_DCUA
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C44:VCIB_DCUB
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C45:VCIB_DCUC
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C46:VCIB_DCUD
enum: CIB.JA1MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C47:VCIB_DCUF
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C48:VCIB_DCU3
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C49:VCIB_DCU2
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C50:VCIB_DCUG
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C51:VCIB_DCUH
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C52:VCIB_DCUI
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C53:VCIB_DCU1
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0

.tile CIB_R70C69:VCIB_DCU0
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C6:CIB_EFB0
enum: CIB.JB3MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C70:VCIB_DCUA
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C71:VCIB_DCUB
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C72:VCIB_DCUC
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C73:VCIB_DCUD
enum: CIB.JA1MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C74:VCIB_DCUF
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C75:VCIB_DCU3
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C76:VCIB_DCU2
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C77:VCIB_DCUG
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C78:VCIB_DCUH
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C79:VCIB_DCUI
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C7:CIB_EFB1
enum: CIB.JA3MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD5MUX 0

.tile CIB_R70C80:VCIB_DCU1
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0

.tile CIB_R70C87:CIB_PLL3
enum: CIB.JA3MUX 0
enum: CIB.JB3MUX 0

.tile CIB_R7C1:CIB_LR
arc: S3_V06S0103 N3_V06S0003

.tile CIB_R8C89:CIB_LR
arc: S3_V06S0303 W3_H06E0303

.tile MIB_R0C11:PIOT0
enum: PIOA.BASE_TYPE INPUT_LVCMOS33
enum: PIOA.HYSTERESIS ON
enum: PIOA.PULLMODE UP
enum: PIOA.DRIVE 4

.tile MIB_R0C12:PIOT1
enum: PIOB.BASE_TYPE INPUT_LVCMOS33
enum: PIOB.HYSTERESIS ON
enum: PIOB.PULLMODE UP
enum: PIOB.DRIVE 4

.tile MIB_R0C15:PIOT0
enum: PIOA.BASE_TYPE INPUT_LVCMOS33
enum: PIOA.HYSTERESIS ON
enum: PIOA.PULLMODE UP
enum: PIOA.DRIVE 4

.tile MIB_R0C16:PIOT1
enum: PIOB.BASE_TYPE INPUT_LVCMOS33
enum: PIOB.HYSTERESIS ON
enum: PIOB.PULLMODE UP
enum: PIOB.DRIVE 4

.tile MIB_R0C18:PIOT0
enum: PIOA.BASE_TYPE INPUT_LVCMOS33
enum: PIOA.HYSTERESIS ON
enum: PIOA.PULLMODE UP
enum: PIOA.DRIVE 4

.tile MIB_R0C19:PIOT1
enum: PIOB.BASE_TYPE INPUT_LVCMOS33
enum: PIOB.HYSTERESIS ON
enum: PIOB.PULLMODE UP
enum: PIOB.DRIVE 4

.tile MIB_R0C31:PIOT0
enum: PIOA.BASE_TYPE INPUT_LVCMOS33
enum: PIOA.HYSTERESIS ON
enum: PIOA.PULLMODE UP
enum: PIOA.DRIVE 4

.tile MIB_R0C32:PIOT1
enum: PIOB.BASE_TYPE INPUT_LVCMOS33
enum: PIOB.HYSTERESIS ON
enum: PIOB.PULLMODE UP
enum: PIOB.DRIVE 4

.tile MIB_R0C33:PIOT0
enum: PIOA.BASE_TYPE INPUT_LVCMOS33
enum: PIOA.HYSTERESIS ON
enum: PIOA.PULLMODE UP
enum: PIOA.DRIVE 4

.tile MIB_R0C34:PIOT1
enum: PIOB.BASE_TYPE INPUT_LVCMOS33
enum: PIOB.HYSTERESIS ON
enum: PIOB.PULLMODE UP
enum: PIOB.DRIVE 4

.tile MIB_R0C36:PIOT0
enum: PIOA.BASE_TYPE INPUT_LVCMOS33
enum: PIOA.HYSTERESIS ON
enum: PIOA.PULLMODE UP
enum: PIOA.DRIVE 4

.tile MIB_R0C37:PIOT1
enum: PIOB.BASE_TYPE INPUT_LVCMOS33
enum: PIOB.HYSTERESIS ON
enum: PIOB.PULLMODE UP
enum: PIOB.DRIVE 4

.tile MIB_R0C38:PIOT0
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33
enum: PIOA.HYSTERESIS ON
enum: PIOA.PULLMODE UP
enum: PIOA.DRIVE 4

.tile MIB_R0C39:PIOT1
enum: PIOB.BASE_TYPE INPUT_LVCMOS33
enum: PIOB.HYSTERESIS ON
enum: PIOB.PULLMODE UP
enum: PIOB.DRIVE 4

.tile MIB_R0C3:BANKREF0
enum: BANK.VCCIO 3V3

.tile MIB_R0C40:TMID_0
arc: G_TDCC0CLKI G_JTRQPCLKCIB1
arc: G_TDCC2CLKI G_JULCPLL0CLKOP
arc: G_TDCC3CLKI G_JULCPLL0CLKOS

.tile MIB_R0C49:PIOT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33D
enum: PIOA.DRIVE 4

.tile MIB_R0C4:PIOT0
enum: PIOA.BASE_TYPE INPUT_LVCMOS33
enum: PIOA.HYSTERESIS ON
enum: PIOA.PULLMODE UP
enum: PIOA.DRIVE 4

.tile MIB_R0C50:PIOT1
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33D
enum: PIOB.DRIVE 4

.tile MIB_R0C51:PIOT0
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33
enum: PIOA.HYSTERESIS ON
enum: PIOA.PULLMODE UP
enum: PIOA.DRIVE 4

.tile MIB_R0C52:PIOT1
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOB.HYSTERESIS ON
enum: PIOB.PULLMODE UP
enum: PIOB.DRIVE 4

.tile MIB_R0C53:PIOT0
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33
enum: PIOA.HYSTERESIS ON
enum: PIOA.PULLMODE UP
enum: PIOA.DRIVE 4

.tile MIB_R0C54:PIOT1
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOB.HYSTERESIS ON
enum: PIOB.PULLMODE UP
enum: PIOB.DRIVE 4

.tile MIB_R0C56:PIOT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33D
enum: PIOA.DRIVE 4

.tile MIB_R0C57:PIOT1
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33D
enum: PIOB.DRIVE 4

.tile MIB_R0C58:PIOT0
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33
enum: PIOA.HYSTERESIS ON
enum: PIOA.PULLMODE UP
enum: PIOA.DRIVE 4

.tile MIB_R0C59:PIOT1
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOB.HYSTERESIS ON
enum: PIOB.PULLMODE UP
enum: PIOB.DRIVE 4

.tile MIB_R0C5:PIOT1
enum: PIOB.BASE_TYPE INPUT_LVCMOS33
enum: PIOB.HYSTERESIS ON
enum: PIOB.PULLMODE UP
enum: PIOB.DRIVE 4

.tile MIB_R0C69:PIOT0
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33
enum: PIOA.HYSTERESIS ON
enum: PIOA.PULLMODE UP
enum: PIOA.DRIVE 4

.tile MIB_R0C70:PIOT1
enum: PIOB.BASE_TYPE INPUT_LVCMOS33
enum: PIOB.HYSTERESIS ON
enum: PIOB.PULLMODE UP
enum: PIOB.DRIVE 4

.tile MIB_R0C74:PIOT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33D
enum: PIOA.DRIVE 4

.tile MIB_R0C75:PIOT1
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33D
enum: PIOB.DRIVE 4

.tile MIB_R0C76:PIOT0
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33
enum: PIOA.HYSTERESIS ON
enum: PIOA.PULLMODE UP
enum: PIOA.DRIVE 4

.tile MIB_R0C77:PIOT1
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOB.HYSTERESIS ON
enum: PIOB.PULLMODE UP
enum: PIOB.DRIVE 4

.tile MIB_R0C78:PIOT0
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33
enum: PIOA.HYSTERESIS ON
enum: PIOA.PULLMODE UP
enum: PIOA.DRIVE 4

.tile MIB_R0C79:PIOT1
enum: PIOB.BASE_TYPE INPUT_LVCMOS33
enum: PIOB.HYSTERESIS ON
enum: PIOB.PULLMODE UP
enum: PIOB.DRIVE 4

.tile MIB_R0C7:PIOT1
enum: PIOB.BASE_TYPE INPUT_LVCMOS33
enum: PIOB.HYSTERESIS ON
enum: PIOB.PULLMODE UP
enum: PIOB.DRIVE 4

.tile MIB_R0C80:PIOT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33D
enum: PIOA.DRIVE 4

.tile MIB_R0C81:PIOT1
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33D
enum: PIOB.DRIVE 4

.tile MIB_R0C87:BANKREF1
enum: BANK.VCCIO 3V3

.tile MIB_R10C0:BANKREF7
enum: BANK.VCCIO 3V3

.tile MIB_R10C40:CMUX_UL_0
arc: G_DCS0CLK0 G_VPFN0000
arc: G_ULPCLK0 G_VPFS0300
arc: G_ULPCLK1 G_VPFS0200
arc: G_ULPCLK2 G_VPFS0000

.tile MIB_R10C41:CMUX_UR_0
arc: G_DCS0CLK1 G_VPFN0000
arc: G_URPCLK0 G_VPFS0300
arc: G_URPCLK1 G_VPFS0200
arc: G_URPCLK2 G_VPFS0000

.tile MIB_R10C50:EBR_SPINE_UR0
arc: G_VPTX0000 G_HPRX0000
arc: G_VPTX0100 G_HPRX0100
arc: G_VPTX0200 G_HPRX0200

.tile MIB_R10C77:EBR_SPINE_UR1
arc: G_VPTX0000 G_HPRX0000
arc: G_VPTX0100 G_HPRX0100
arc: G_VPTX0200 G_HPRX0200

.tile MIB_R10C90:BANKREF2
enum: BANK.VCCIO 3V3

.tile MIB_R11C0:PICL0
enum: PIOB.BASE_TYPE INPUT_LVCMOS33
enum: PIOA.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R11C90:PICR0
arc: JDIA JPADDIA_PIO
arc: JDIB JPADDIB_PIO
enum: PIOB.BASE_TYPE INPUT_LVCMOS33
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33

.tile MIB_R12C0:PICL1
enum: PIOB.BASE_TYPE INPUT_LVCMOS33
enum: PIOB.HYSTERESIS ON
enum: PIOB.PULLMODE UP
enum: PIOB.DRIVE 4
enum: PIOA.BASE_TYPE INPUT_LVCMOS33
enum: PIOA.HYSTERESIS ON
enum: PIOA.PULLMODE UP
enum: PIOA.DRIVE 4

.tile MIB_R12C90:PICR1
enum: PIOB.BASE_TYPE INPUT_LVCMOS33
enum: PIOB.HYSTERESIS ON
enum: PIOB.PULLMODE UP
enum: PIOB.DRIVE 4
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33
enum: PIOA.HYSTERESIS ON
enum: PIOA.PULLMODE UP
enum: PIOA.DRIVE 4

.tile MIB_R14C0:PICL0
enum: PIOB.BASE_TYPE INPUT_LVCMOS33
enum: PIOA.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R14C90:PICR0
arc: JDIA JPADDIA_PIO
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33

.tile MIB_R15C0:PICL1_DQS0
enum: PIOB.BASE_TYPE INPUT_LVCMOS33
enum: PIOB.HYSTERESIS ON
enum: PIOB.PULLMODE UP
enum: PIOB.DRIVE 4
enum: PIOA.BASE_TYPE INPUT_LVCMOS33
enum: PIOA.HYSTERESIS ON
enum: PIOA.PULLMODE UP
enum: PIOA.DRIVE 4

.tile MIB_R15C90:PICR1_DQS0
enum: PIOC.BASE_TYPE INPUT_LVCMOS33
enum: PIOC.HYSTERESIS ON
enum: PIOC.PULLMODE NONE
enum: PIOC.DRIVE 4
enum: PIOD.BASE_TYPE INPUT_LVCMOS33
enum: PIOD.HYSTERESIS ON
enum: PIOD.PULLMODE NONE
enum: PIOD.DRIVE 4
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOB.HYSTERESIS ON
enum: PIOB.PULLMODE UP
enum: PIOB.DRIVE 4
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33
enum: PIOA.HYSTERESIS ON
enum: PIOA.PULLMODE UP
enum: PIOA.DRIVE 4

.tile MIB_R16C90:PICR2_DQS1
enum: PIOC.BASE_TYPE INPUT_LVCMOS33
enum: PIOD.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R17C90:PICR0_DQS2
arc: JDIA JPADDIA_PIO
arc: JDIB JPADDIB_PIO
enum: PIOB.BASE_TYPE INPUT_LVCMOS33
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33

.tile MIB_R18C90:PICR1_DQS3
enum: PIOB.BASE_TYPE INPUT_LVCMOS33
enum: PIOB.HYSTERESIS ON
enum: PIOB.PULLMODE UP
enum: PIOB.DRIVE 4
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33
enum: PIOA.HYSTERESIS ON
enum: PIOA.PULLMODE UP
enum: PIOA.DRIVE 4
enum: PIOD.BASE_TYPE INPUT_LVCMOS33
enum: PIOD.HYSTERESIS ON
enum: PIOD.PULLMODE DOWN
enum: PIOD.DRIVE 4

.tile MIB_R19C90:PICR2
enum: PIOD.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R1C11:PICT0
enum: PIOA.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R1C12:PICT1
enum: PIOB.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R1C15:PICT0
enum: PIOA.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R1C16:PICT1
enum: PIOB.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R1C18:PICT0
enum: PIOA.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R1C19:PICT1
enum: PIOB.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R1C31:PICT0
enum: PIOA.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R1C32:PICT1
enum: PIOB.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R1C33:PICT0
enum: PIOA.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R1C34:PICT1
enum: PIOB.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R1C36:PICT0
enum: PIOA.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R1C37:PICT1
enum: PIOB.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R1C38:PICT0
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33

.tile MIB_R1C39:PICT1
enum: PIOB.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R1C49:PICT0
word: IOLOGICA.DELAY.DEL_VALUE 0000000
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33D
enum: PIOA.DATAMUX_ODDR IOLDO
enum: IOLOGICA.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICA.DELAY.OUTDEL DISABLED
enum: IOLOGICA.LSRMUX LSR
enum: IOLOGICA.LSROMUX LSRMUX
enum: IOLOGICA.LSRIMUX 0
enum: IOLOGICA.CLKOMUX CLK
enum: IOLOGICA.CLKIMUX CLK
enum: IOLOGICA.GSR DISABLED
enum: IOLOGICA.MODE IDDRX1_ODDRX1

.tile MIB_R1C4:PICT0
enum: PIOA.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R1C50:PICT1
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33D

.tile MIB_R1C51:PICT0
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33

.tile MIB_R1C52:PICT1
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33

.tile MIB_R1C53:PICT0
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33

.tile MIB_R1C54:PICT1
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33

.tile MIB_R1C56:PICT0
word: IOLOGICA.DELAY.DEL_VALUE 0000000
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33D
enum: PIOA.DATAMUX_ODDR IOLDO
enum: IOLOGICA.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICA.DELAY.OUTDEL DISABLED
enum: IOLOGICA.LSRMUX LSR
enum: IOLOGICA.LSROMUX LSRMUX
enum: IOLOGICA.LSRIMUX 0
enum: IOLOGICA.CLKOMUX CLK
enum: IOLOGICA.CLKIMUX CLK
enum: IOLOGICA.GSR DISABLED
enum: IOLOGICA.MODE IDDRX1_ODDRX1

.tile MIB_R1C57:PICT1
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33D

.tile MIB_R1C58:PICT0
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33

.tile MIB_R1C59:PICT1
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33

.tile MIB_R1C5:PICT1
enum: PIOB.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R1C69:PICT0
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33

.tile MIB_R1C70:PICT1
enum: PIOB.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R1C74:PICT0
word: IOLOGICA.DELAY.DEL_VALUE 0000000
enum: IOLOGICA.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICA.DELAY.OUTDEL DISABLED
enum: IOLOGICA.LSRMUX LSR
enum: IOLOGICA.LSROMUX LSRMUX
enum: IOLOGICA.LSRIMUX 0
enum: IOLOGICA.CLKOMUX CLK
enum: IOLOGICA.CLKIMUX CLK
enum: IOLOGICA.GSR DISABLED
enum: IOLOGICA.MODE IDDRX1_ODDRX1
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33D
enum: PIOA.DATAMUX_ODDR IOLDO

.tile MIB_R1C75:PICT1
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33D

.tile MIB_R1C76:PICT0
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33

.tile MIB_R1C77:PICT1
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33

.tile MIB_R1C78:PICT0
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33

.tile MIB_R1C79:PICT1
enum: PIOB.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R1C7:PICT1
enum: PIOB.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R1C80:PICT0
word: IOLOGICA.DELAY.DEL_VALUE 0000000
enum: IOLOGICA.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICA.DELAY.OUTDEL DISABLED
enum: IOLOGICA.LSRMUX LSR
enum: IOLOGICA.LSROMUX LSRMUX
enum: IOLOGICA.LSRIMUX 0
enum: IOLOGICA.CLKOMUX CLK
enum: IOLOGICA.CLKIMUX CLK
enum: IOLOGICA.GSR DISABLED
enum: IOLOGICA.MODE IDDRX1_ODDRX1
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33D
enum: PIOA.DATAMUX_ODDR IOLDO

.tile MIB_R1C81:PICT1
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33D

.tile MIB_R20C0:PICL0
enum: PIOB.BASE_TYPE INPUT_LVCMOS33
enum: PIOA.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R20C90:PICR0
arc: JDIA JPADDIA_PIO
arc: JDIB JPADDIB_PIO
enum: PIOB.BASE_TYPE INPUT_LVCMOS33
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33

.tile MIB_R21C0:PICL1
enum: PIOB.BASE_TYPE INPUT_LVCMOS33
enum: PIOB.HYSTERESIS ON
enum: PIOB.PULLMODE UP
enum: PIOB.DRIVE 4
enum: PIOA.BASE_TYPE INPUT_LVCMOS33
enum: PIOA.HYSTERESIS ON
enum: PIOA.PULLMODE UP
enum: PIOA.DRIVE 4

.tile MIB_R21C90:PICR1
enum: PIOC.BASE_TYPE INPUT_LVCMOS33
enum: PIOC.HYSTERESIS ON
enum: PIOC.PULLMODE NONE
enum: PIOC.DRIVE 4
enum: PIOB.BASE_TYPE INPUT_LVCMOS33
enum: PIOB.HYSTERESIS ON
enum: PIOB.PULLMODE UP
enum: PIOB.DRIVE 4
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33
enum: PIOA.HYSTERESIS ON
enum: PIOA.PULLMODE UP
enum: PIOA.DRIVE 4
enum: PIOD.BASE_TYPE INPUT_LVCMOS33
enum: PIOD.HYSTERESIS ON
enum: PIOD.PULLMODE NONE
enum: PIOD.DRIVE 4

.tile MIB_R22C90:MIB_CIB_LR_A
enum: PIOC.BASE_TYPE INPUT_LVCMOS33
enum: PIOD.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R23C0:PICL0
enum: PIOB.BASE_TYPE INPUT_LVCMOS33
enum: PIOA.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R23C90:PICR0
enum: PIOB.BASE_TYPE INPUT_LVCMOS33
enum: PIOA.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R24C0:PICL1
enum: PIOB.BASE_TYPE INPUT_LVCMOS33
enum: PIOB.HYSTERESIS ON
enum: PIOB.PULLMODE UP
enum: PIOB.DRIVE 4
enum: PIOA.BASE_TYPE INPUT_LVCMOS33
enum: PIOA.HYSTERESIS ON
enum: PIOA.PULLMODE UP
enum: PIOA.DRIVE 4
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOC.PULLMODE NONE
enum: PIOC.DRIVE 4
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOD.PULLMODE NONE
enum: PIOD.DRIVE 4

.tile MIB_R24C90:PICR1
enum: PIOD.BASE_TYPE INPUT_LVCMOS33
enum: PIOD.HYSTERESIS ON
enum: PIOD.PULLMODE NONE
enum: PIOD.DRIVE 4
enum: PIOC.BASE_TYPE INPUT_LVCMOS33
enum: PIOC.HYSTERESIS ON
enum: PIOC.PULLMODE NONE
enum: PIOC.DRIVE 4
enum: PIOB.BASE_TYPE INPUT_LVCMOS33
enum: PIOB.HYSTERESIS ON
enum: PIOB.PULLMODE NONE
enum: PIOB.DRIVE 4
enum: PIOA.BASE_TYPE INPUT_LVCMOS33
enum: PIOA.HYSTERESIS ON
enum: PIOA.PULLMODE NONE
enum: PIOA.DRIVE 4

.tile MIB_R25C0:PICL2
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R25C90:PICR2
enum: PIOD.BASE_TYPE INPUT_LVCMOS33
enum: PIOC.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R26C0:PICL0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R26C90:PICR0
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R27C0:PICL1_DQS0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.PULLMODE NONE
enum: PIOA.DRIVE 4
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.PULLMODE NONE
enum: PIOB.DRIVE 4
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOC.PULLMODE NONE
enum: PIOC.DRIVE 4
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOD.PULLMODE NONE
enum: PIOD.DRIVE 4

.tile MIB_R27C90:PICR1_DQS0
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.PULLMODE NONE
enum: PIOB.DRIVE 4
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.PULLMODE NONE
enum: PIOA.DRIVE 4
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOC.PULLMODE NONE
enum: PIOC.DRIVE 4
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOD.PULLMODE NONE
enum: PIOD.DRIVE 4

.tile MIB_R28C0:PICL2_DQS1
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R28C90:PICR2_DQS1
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R29C0:PICL0_DQS2
arc: JDIB JPADDIB_PIO
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOA.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R29C90:PICR0_DQS2
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R30C0:PICL1_DQS3
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOB.HYSTERESIS ON
enum: PIOB.PULLMODE UP
enum: PIOB.DRIVE 4
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOD.PULLMODE NONE
enum: PIOD.DRIVE 4
enum: PIOA.BASE_TYPE INPUT_LVCMOS33
enum: PIOA.HYSTERESIS ON
enum: PIOA.PULLMODE UP
enum: PIOA.DRIVE 4

.tile MIB_R30C90:PICR1_DQS3
enum: PIOC.BASE_TYPE INPUT_LVCMOS33
enum: PIOC.HYSTERESIS ON
enum: PIOC.PULLMODE NONE
enum: PIOC.DRIVE 4
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.PULLMODE NONE
enum: PIOA.DRIVE 4
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOD.PULLMODE NONE
enum: PIOD.DRIVE 4
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.PULLMODE NONE
enum: PIOB.DRIVE 4

.tile MIB_R31C0:PICL2
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R31C90:PICR2
enum: PIOC.BASE_TYPE INPUT_LVCMOS33
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R32C0:PICL0
enum: PIOB.BASE_TYPE INPUT_LVCMOS33
enum: PIOA.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R32C90:PICR0
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R33C0:PICL1
enum: PIOB.BASE_TYPE INPUT_LVCMOS33
enum: PIOB.HYSTERESIS ON
enum: PIOB.PULLMODE NONE
enum: PIOA.BASE_TYPE INPUT_LVCMOS33
enum: PIOA.HYSTERESIS ON
enum: PIOA.PULLMODE UP
enum: PIOA.DRIVE 4
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOD.PULLMODE NONE
enum: PIOD.DRIVE 4

.tile MIB_R33C90:PICR1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.PULLMODE NONE
enum: PIOB.DRIVE 4
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOD.PULLMODE NONE
enum: PIOD.DRIVE 4
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.PULLMODE NONE
enum: PIOA.DRIVE 4
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOC.PULLMODE NONE
enum: PIOC.DRIVE 4

.tile MIB_R34C0:MIB_CIB_LR
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R34C90:MIB_CIB_LR_A
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R35C0:PICL0
arc: JDIA JPADDIA_PIO
enum: PIOA.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R35C90:PICR0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R36C0:PICL1
enum: PIOA.BASE_TYPE INPUT_LVCMOS33
enum: PIOA.HYSTERESIS ON
enum: PIOA.PULLMODE NONE

.tile MIB_R36C90:PICR1
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.PULLMODE NONE
enum: PIOA.DRIVE 4
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.PULLMODE NONE
enum: PIOB.DRIVE 4
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOD.PULLMODE NONE
enum: PIOD.DRIVE 4
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOC.PULLMODE NONE
enum: PIOC.DRIVE 4

.tile MIB_R37C90:PICR2
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R38C90:PICR0
arc: JDIA JPADDIA_PIO
arc: JDIB JPADDIB_PIO
enum: PIOB.BASE_TYPE INPUT_LVCMOS33
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33

.tile MIB_R39C90:PICR1_DQS0
enum: PIOD.BASE_TYPE INPUT_LVCMOS33
enum: PIOD.HYSTERESIS ON
enum: PIOD.PULLMODE NONE
enum: PIOD.DRIVE 4
enum: PIOC.BASE_TYPE INPUT_LVCMOS33
enum: PIOC.HYSTERESIS ON
enum: PIOC.PULLMODE NONE
enum: PIOC.DRIVE 4
enum: PIOB.BASE_TYPE INPUT_LVCMOS33
enum: PIOB.HYSTERESIS ON
enum: PIOB.PULLMODE UP
enum: PIOB.DRIVE 4
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33
enum: PIOA.HYSTERESIS ON
enum: PIOA.PULLMODE UP
enum: PIOA.DRIVE 4

.tile MIB_R40C90:PICR2_DQS1
enum: PIOD.BASE_TYPE INPUT_LVCMOS33
enum: PIOC.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R41C90:PICR0_DQS2
arc: JDIA JPADDIA_PIO
arc: JDIB JPADDIB_PIO
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33

.tile MIB_R42C90:PICR1_DQS3
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOB.HYSTERESIS ON
enum: PIOB.PULLMODE UP
enum: PIOB.DRIVE 4
enum: PIOC.BASE_TYPE INPUT_LVCMOS33
enum: PIOC.HYSTERESIS ON
enum: PIOC.PULLMODE NONE
enum: PIOC.DRIVE 4
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33
enum: PIOA.HYSTERESIS ON
enum: PIOA.PULLMODE UP
enum: PIOA.DRIVE 4

.tile MIB_R43C90:PICR2
enum: PIOC.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R44C90:PICR0
arc: JDIA JPADDIA_PIO
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33

.tile MIB_R45C90:PICR1
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOB.HYSTERESIS ON
enum: PIOB.PULLMODE UP
enum: PIOB.DRIVE 4
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33
enum: PIOA.HYSTERESIS ON
enum: PIOA.PULLMODE UP
enum: PIOA.DRIVE 4

.tile MIB_R4C0:PLL0_UL
arc: E1_CLKFB E1_JCLKFB3
arc: E1_REFCLK0 E1_JREFCLK0_0

.tile MIB_R58C40:CMUX_LL_0
arc: G_DCS1CLK0 G_VPFN0000
arc: G_LLPCLK0 G_VPFS0300
arc: G_LLPCLK1 G_VPFS0200
arc: G_LLPCLK2 G_VPFS0000

.tile MIB_R58C41:CMUX_LR_0
arc: G_DCS1CLK1 G_VPFN0000
arc: G_LRPCLK0 G_VPFS0300
arc: G_LRPCLK1 G_VPFS0200
arc: G_LRPCLK2 G_VPFS0000

.tile MIB_R59C90:PICR0
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R60C90:PICR1
enum: PIOD.BASE_TYPE INPUT_LVCMOS33
enum: PIOD.HYSTERESIS ON
enum: PIOD.PULLMODE NONE
enum: PIOD.DRIVE 4
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.PULLMODE NONE
enum: PIOB.DRIVE 4
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOC.PULLMODE NONE
enum: PIOC.DRIVE 4
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.PULLMODE NONE
enum: PIOA.DRIVE 4

.tile MIB_R61C90:PICR2
enum: PIOD.BASE_TYPE INPUT_LVCMOS33
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R62C90:PICR0
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R63C0:PICL1_DQS0
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOD.PULLMODE UP
enum: PIOD.DRIVE 4

.tile MIB_R63C90:PICR1_DQS0
enum: PIOD.BASE_TYPE INPUT_LVCMOS33
enum: PIOD.HYSTERESIS ON
enum: PIOD.PULLMODE NONE
enum: PIOD.DRIVE 4
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.PULLMODE NONE
enum: PIOB.DRIVE 4
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOC.PULLMODE NONE
enum: PIOC.DRIVE 4
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.PULLMODE NONE
enum: PIOA.DRIVE 4

.tile MIB_R64C0:PICL2_DQS1
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R64C90:PICR2_DQS1
enum: PIOD.BASE_TYPE INPUT_LVCMOS33
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R65C90:PICR0_DQS2
enum: PIOB.BASE_TYPE INPUT_LVCMOS33
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R66C90:PICR1_DQS3
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOC.PULLMODE NONE
enum: PIOC.DRIVE 4
enum: PIOD.BASE_TYPE INPUT_LVCMOS33
enum: PIOD.HYSTERESIS ON
enum: PIOD.PULLMODE NONE
enum: PIOD.DRIVE 4
enum: PIOB.BASE_TYPE INPUT_LVCMOS33
enum: PIOB.HYSTERESIS ON
enum: PIOB.PULLMODE DOWN
enum: PIOB.DRIVE 4
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.PULLMODE NONE
enum: PIOA.DRIVE 4

.tile MIB_R67C90:PICR2
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOD.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R68C90:PICR0
arc: JDIA JPADDIA_PIO
arc: JDIB JPADDIB_PIO
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33

.tile MIB_R69C90:PICR1
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOB.HYSTERESIS ON
enum: PIOB.PULLMODE UP
enum: PIOB.DRIVE 4
enum: PIOD.BASE_TYPE INPUT_LVCMOS33
enum: PIOD.HYSTERESIS ON
enum: PIOD.PULLMODE NONE
enum: PIOD.DRIVE 4
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33
enum: PIOA.HYSTERESIS ON
enum: PIOA.PULLMODE UP
enum: PIOA.DRIVE 4

.tile MIB_R70C90:MIB_CIB_LR_A
enum: PIOD.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R71C1:BANKREF6
enum: BANK.VCCIO 3V3

.tile MIB_R71C3:BANKREF8
enum: BANK.VCCIO 3V3

.tile MIB_R71C4:EFB0_PICB0
enum: PIOA.BASE_TYPE INPUT_LVCMOS33
enum: PIOA.BASE_TYPE INPUT_LVCMOS33
enum: PIOA.HYSTERESIS ON
enum: PIOA.PULLMODE DOWN
enum: PIOA.DRIVE 4
enum: SYSCONFIG.SLAVE_PARALLEL_PORT DISABLE
enum: SYSCONFIG.SLAVE_SPI_PORT DISABLE
unknown: F54B1
unknown: F56B1
unknown: F82B1
unknown: F94B1

.tile MIB_R71C5:EFB1_PICB1
enum: PIOB.BASE_TYPE INPUT_LVCMOS33
enum: PIOB.BASE_TYPE INPUT_LVCMOS33
enum: PIOB.HYSTERESIS ON
enum: PIOB.PULLMODE DOWN
enum: PIOB.DRIVE 4
enum: SYSCONFIG.MASTER_SPI_PORT ENABLE

.tile MIB_R71C6:EFB2_PICB0
enum: PIOA.BASE_TYPE INPUT_LVCMOS33
enum: PIOA.BASE_TYPE INPUT_LVCMOS33
enum: PIOA.HYSTERESIS ON
enum: PIOA.PULLMODE DOWN
enum: PIOA.DRIVE 4
enum: SYSCONFIG.SLAVE_SPI_PORT DISABLE

.tile MIB_R71C7:EFB3_PICB1
enum: PIOB.BASE_TYPE INPUT_LVCMOS33
enum: PIOB.BASE_TYPE INPUT_LVCMOS33
enum: PIOB.HYSTERESIS ON
enum: PIOB.PULLMODE DOWN
enum: PIOB.DRIVE 4

.tile MIB_R71C89:BANKREF3
enum: BANK.VCCIO 3V3

.tile R11C13:PLC2
arc: E3_H06E0303 W3_H06E0303

.tile R11C19:PLC2
arc: E3_H06E0303 W3_H06E0303

.tile R11C25:PLC2
arc: E3_H06E0003 W3_H06E0303

.tile R11C31:PLC2
arc: E3_H06E0103 W3_H06E0003

.tile R11C37:PLC2
arc: E3_H06E0103 W3_H06E0103

.tile R11C43:PLC2
arc: E3_H06E0103 W3_H06E0103

.tile R11C49:PLC2
arc: E3_H06E0103 W3_H06E0103

.tile R11C53:PLC2
arc: E3_H06E0103 V06S0103

.tile R11C55:PLC2
arc: E3_H06E0203 W3_H06E0103

.tile R11C58:PLC2
arc: H00R0100 H02W0501
arc: S1_V02S0101 H06W0103
arc: V00B0000 S1_V02N0001
arc: A2 V00B0000
arc: A5 Q5
arc: A7 Q7
arc: B0 V02S0301
arc: B3 V01N0001
arc: B4 H00R0000
arc: B6 V01S0000
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0200
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q4
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: S1_V02S0501 Q7
arc: S1_V02S0701 Q5
arc: V01S0000 Q6
arc: V01S0100 Q4
word: SLICED.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1010101010100000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 0110011001101100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEA.K0.INIT 0000000000001100
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R11C59:PLC2
arc: E1_H02E0501 E1_H01W0100
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 V06S0303
arc: H00R0100 E1_H02W0501
arc: S1_V02S0401 H06W0203
arc: W1_H02W0501 E1_H02W0501
arc: A4 V00B0000
arc: A5 Q5
arc: A6 H00R0000
arc: A7 Q7
arc: B0 V00T0000
arc: B1 Q1
arc: B2 H00L0000
arc: B3 Q3
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0200
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H00R0000 Q6
arc: LSR0 E1_H02W0301
arc: LSR1 E1_H02W0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: S1_V02S0001 Q0
arc: S1_V02S0101 Q3
arc: S1_V02S0201 Q2
arc: S1_V02S0301 Q1
arc: S1_V02S0501 Q5
arc: S1_V02S0701 Q7
arc: V00B0000 Q4
arc: V00T0000 Q0
arc: V01S0000 Q6
arc: V01S0100 Q4
word: SLICED.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1010101010100000
word: SLICEC.K1.INIT 1010101010100000
word: SLICEC.K0.INIT 1010101010100000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEA.K0.INIT 1100110011000000
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R11C60:PLC2
arc: H00R0100 H02W0501
arc: N1_V02N0601 E1_H02W0601
arc: V00B0000 E1_H02W0401
arc: W1_H02W0501 E1_H02W0401
arc: A5 Q5
arc: A6 H02E0501
arc: A7 Q7
arc: B0 V00T0000
arc: B1 Q1
arc: B2 H00L0000
arc: B3 Q3
arc: B4 H00R0000
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CE3 S1_V02N0601
arc: CLK0 G_HPBX0200
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H00R0000 Q4
arc: H01W0100 Q6
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: S1_V02S0001 Q2
arc: S1_V02S0101 Q3
arc: S1_V02S0201 Q0
arc: S1_V02S0301 Q1
arc: S1_V02S0501 Q7
arc: S1_V02S0701 Q5
arc: V00T0000 Q0
arc: V01S0000 Q4
arc: V01S0100 Q6
word: SLICED.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1010101010100000
word: SLICEC.K1.INIT 1010101010100000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEA.K0.INIT 1100110011000000
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R11C61:PLC2
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0203 W3_H06E0203
arc: H00R0100 S1_V02N0501
arc: N1_V02N0301 E1_H01W0100
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0501 S1_V02N0501
arc: W3_H06W0103 E1_H01W0100
arc: A4 V00B0000
arc: A5 Q5
arc: A6 H00R0000
arc: A7 Q7
arc: B0 V00T0000
arc: B1 Q1
arc: B2 H00L0000
arc: B3 Q3
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0200
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H00R0000 Q6
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: S1_V02S0001 Q2
arc: S1_V02S0101 Q3
arc: S1_V02S0201 Q0
arc: S1_V02S0301 Q1
arc: S1_V02S0501 Q7
arc: S1_V02S0701 Q5
arc: V00B0000 Q4
arc: V00T0000 Q0
arc: V01S0000 Q6
arc: V01S0100 Q4
word: SLICED.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1010101010100000
word: SLICEC.K1.INIT 1010101010100000
word: SLICEC.K0.INIT 1010101010100000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEA.K0.INIT 1100110011000000
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R11C62:PLC2
arc: E1_H02E0701 V06S0203
arc: H00R0100 H02E0501
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0601 E1_H01W0000
arc: A4 H02E0501
arc: B0 V00T0000
arc: B1 Q1
arc: CE0 H00R0100
arc: CLK0 G_HPBX0200
arc: D4 E1_H01W0100
arc: E1_H01E0101 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: H01W0100 F4
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V02N0401 F4
arc: S1_V02S0001 Q0
arc: S1_V02S0101 Q1
arc: V00B0000 F4
arc: V00T0000 Q0
arc: W1_H02W0401 F4
arc: W1_H02W0601 F4
arc: W3_H06W0203 F4
word: SLICEB.K1.INIT 0000000000001110
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEA.K0.INIT 1100110011000000
word: SLICEC.K0.INIT 0000000010101010
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1

.tile R11C63:PLC2
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0701 W1_H02E0701
arc: H00R0100 H02E0701
arc: N1_V02N0301 H01E0101
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0303 E1_H01W0100
arc: V00B0000 V02N0001
arc: W1_H02W0501 H01E0101
arc: A3 V00B0000
arc: CLK0 G_HPBX0200
arc: D3 H02W0001
arc: E1_H02E0101 Q1
arc: E1_H02E0301 Q1
arc: F3 F3_SLICE
arc: H01W0000 F3
arc: H01W0100 F3
arc: LSR0 E1_H02W0501
arc: M1 H00R0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V02N0101 F3
arc: S3_V06S0103 Q1
arc: W1_H02W0101 F3
word: SLICEB.K1.INIT 0000000001010101
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R11C64:PLC2
arc: E1_H02E0001 V01N0001
arc: N1_V02N0301 H02W0301
arc: S1_V02S0401 E1_H01W0000
arc: S3_V06S0103 E3_H06W0103
arc: W1_H02W0001 E1_H02W0001
arc: A0 H02E0701
arc: A2 F7
arc: A4 E1_H01W0000
arc: B2 H02W0301
arc: B4 H02E0101
arc: B5 H02E0101
arc: B7 H02E0301
arc: C2 F4
arc: C4 S1_V02N0201
arc: C5 V01N0101
arc: C7 V01N0101
arc: D0 S1_V02N0001
arc: D2 H02E0201
arc: D4 V01N0001
arc: D5 E1_H01W0100
arc: D7 E1_H01W0100
arc: E1_H01E0001 F7
arc: E1_H01E0101 F0
arc: E1_H02E0201 F0
arc: E1_H02E0501 F5
arc: E1_H02E0601 F4
arc: E1_H02E0701 F7
arc: E3_H06E0203 F7
arc: E3_H06E0303 F5
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: H01W0100 F4
arc: N1_V01N0001 F5
arc: N1_V02N0001 F2
arc: N1_V02N0201 F0
arc: N1_V02N0701 F7
arc: N3_V06N0303 F5
arc: S1_V02S0701 F5
arc: S3_V06S0203 F7
arc: V01S0100 F7
word: SLICEB.K0.INIT 0000010100001101
word: SLICED.K1.INIT 0000001100000000
word: SLICEA.K0.INIT 0000000010101010
word: SLICEC.K1.INIT 0000110000000000
word: SLICEC.K0.INIT 0000000000010000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R11C65:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 H01E0001
arc: E1_H02E0401 H01E0001
arc: E1_H02E0501 W3_H06E0303
arc: H00R0100 H02E0501
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0501 H02E0501
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 W3_H06E0103
arc: V00B0100 H02E0501
arc: V00T0000 N1_V02S0601
arc: V00T0100 S1_V02N0501
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0501 S1_V02N0501
arc: A1 E1_H01E0001
arc: A4 H02E0701
arc: A5 H02E0701
arc: B1 V01N0001
arc: B3 Q3
arc: B5 H01E0101
arc: C1 H02E0601
arc: C3 E1_H02W0401
arc: C4 V00B0100
arc: C5 V02N0001
arc: CLK0 G_HPBX0200
arc: D1 H02W0201
arc: D3 H02E0001
arc: D4 H02E0201
arc: D5 H00R0100
arc: E1_H01E0001 F3
arc: E1_H02E0301 F1
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: H00R0000 F4
arc: H01W0000 Q3
arc: H01W0100 Q3
arc: LSR0 V00T0100
arc: M3 H00R0000
arc: M4 V00T0000
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: N1_V01N0001 F3
arc: S3_V06S0003 Q3
arc: V01S0000 Q3
word: SLICEA.K1.INIT 0000011100000100
word: SLICEC.K0.INIT 1111111111111010
word: SLICEC.K1.INIT 1111111011101110
word: SLICEB.K1.INIT 0000111100000011
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1

.tile R11C66:PLC2
arc: E1_H02E0101 V01N0101
arc: H00L0100 H02E0301
arc: H00R0000 N1_V02S0401
arc: H00R0100 W1_H02E0501
arc: N1_V02N0501 W1_H02E0501
arc: S1_V02S0501 W1_H02E0501
arc: V00B0000 E1_H02W0601
arc: V00B0100 E1_H02W0701
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0201 E1_H02W0201
arc: A0 W1_H02E0501
arc: A1 W1_H02E0701
arc: A4 W1_H02E0501
arc: A5 W1_H02E0501
arc: B1 H00R0100
arc: C0 H02E0401
arc: C1 S1_V02N0401
arc: C5 S1_V02N0001
arc: D0 V02N0001
arc: D1 V02N0001
arc: D4 H02E0001
arc: D5 H02E0201
arc: E1_H01E0001 F3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 E1_H02W0601
arc: M1 H00L0100
arc: M2 E1_H02W0601
arc: M3 H00R0000
arc: M4 V00B0000
arc: M5 H00L0100
arc: M6 V00B0100
arc: S1_V02S0101 F3
arc: V01S0100 F3
word: SLICEA.K0.INIT 0000010100001111
word: SLICEA.K1.INIT 0001001101011111
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000001010101
word: SLICEC.K1.INIT 0000010101010101
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R11C67:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0601 V01N0001
arc: E1_H02E0701 N1_V02S0701
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 E1_H02W0601
arc: S1_V02S0201 H01E0001
arc: S1_V02S0701 H06E0203
arc: V00B0000 S1_V02N0201
arc: W1_H02W0401 W3_H06E0203
arc: A2 V00B0000
arc: B0 W1_H02E0101
arc: B3 V01N0001
arc: B4 H02E0101
arc: B5 S1_V02N0701
arc: B6 V02N0501
arc: B7 V02N0701
arc: F3 F3_SLICE
arc: V01S0100 F3
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0101010101010000
word: SLICEB.K1.INIT 0011001100110000
word: SLICEC.K0.INIT 0011001100110000
word: SLICEC.K1.INIT 1001100110011010
word: SLICED.K0.INIT 0011001100110000
word: SLICED.K1.INIT 0011001100110000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R11C68:PLC2
arc: E1_H02E0101 V01N0101
arc: H00R0000 E1_H02W0401
arc: H00R0100 E1_H02W0501
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 E1_H01W0000
arc: S1_V02S0401 E1_H02W0401
arc: V00B0100 H02E0701
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 E1_H02W0601
arc: A2 V01N0101
arc: B2 W1_H02E0101
arc: C2 H02E0601
arc: CE0 H00R0100
arc: CE3 H00R0000
arc: CLK0 G_HPBX0200
arc: D2 S1_V02N0001
arc: E1_H01E0001 F2
arc: E1_H01E0101 F0
arc: E1_H02E0001 F2
arc: E1_H02E0201 F0
arc: E3_H06E0003 F0
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: H01W0000 Q7
arc: H01W0100 F2
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M0 V00B0100
arc: M7 H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q0
arc: N1_V02N0001 F0
arc: N1_V02N0201 F0
arc: W1_H02W0201 F0
word: SLICEB.K0.INIT 0000100000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET SET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R11C69:PLC2
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0201 V01N0001
arc: E1_H02E0301 V02N0301
arc: E1_H02E0501 H01E0101
arc: E1_H02E0701 V02N0701
arc: H00L0000 H02W0001
arc: H00R0000 S1_V02N0401
arc: H00R0100 H02W0701
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0401 V01N0001
arc: N1_V02N0601 E1_H01W0000
arc: S1_V02S0001 H01E0001
arc: S1_V02S0301 H01E0101
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0701 H01E0101
arc: V00B0000 W1_H02E0601
arc: V00T0000 W1_H02E0001
arc: V00T0100 H02W0301
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 E1_H01W0000
arc: A3 V00B0000
arc: A6 V02N0101
arc: B3 E1_H02W0101
arc: B4 H02E0101
arc: B6 V02N0501
arc: C3 F4
arc: C6 V02N0201
arc: CE0 H00L0000
arc: CE1 V02S0201
arc: CE2 V02S0601
arc: CLK0 G_HPBX0200
arc: D3 S1_V02N0001
arc: D4 V02N0401
arc: D6 H00R0100
arc: E1_H01E0101 F4
arc: E1_H02E0001 F2
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: H01W0000 F2
arc: H01W0100 Q1
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: M1 W1_H02E0001
arc: M2 V00T0100
arc: M3 H00R0000
arc: M4 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: N1_V01N0001 F2
arc: N1_V01N0101 Q4
arc: N1_V02N0101 Q3
arc: S1_V02S0201 F2
arc: S1_V02S0601 F6
arc: V01S0100 F2
word: SLICED.K0.INIT 0001001101011111
word: SLICEC.K0.INIT 1100110000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000010000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R11C70:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0101 V02S0101
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 E1_H01W0000
arc: H00L0000 N1_V02S0201
arc: V00B0000 V02N0001
arc: V00T0000 V02N0401
arc: V00T0100 H02W0301
arc: W3_H06W0103 E3_H06W0103
arc: A3 S1_V02N0501
arc: A5 V00T0000
arc: A6 V02N0101
arc: B0 H02W0101
arc: B4 H02E0301
arc: B5 H01E0101
arc: B6 E1_H02W0301
arc: B7 F3
arc: C0 H00L0100
arc: C3 F6
arc: C4 E1_H01E0101
arc: C5 E1_H01E0101
arc: C6 H02W0601
arc: C7 E1_H01E0101
arc: CE0 H00R0000
arc: CE1 H02E0101
arc: CE2 H02E0101
arc: CE3 H00R0100
arc: CLK0 G_HPBX0200
arc: D0 H02E0201
arc: D4 H00L0100
arc: D5 H00L0100
arc: D6 W1_H02E0201
arc: D7 W1_H02E0001
arc: E1_H01E0001 F7
arc: E1_H02E0001 F0
arc: E1_H02E0201 F0
arc: E1_H02E0501 F7
arc: E1_H02E0601 F4
arc: E1_H02E0701 F5
arc: F0 F0_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F3
arc: H00R0000 F4
arc: H00R0100 F5
arc: H01W0000 F0
arc: H01W0100 F7
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M1 H02W0001
arc: M2 V00T0100
arc: M4 V00B0000
arc: M5 H00L0000
arc: M6 V00B0000
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F0
arc: N1_V01N0101 F5
arc: N1_V02N0201 F0
arc: N1_V02N0401 F4
arc: N1_V02N0501 F7
arc: N1_V02N0601 F4
arc: N1_V02N0701 F7
arc: N3_V06N0303 F5
arc: S1_V02S0001 Q2
arc: S1_V02S0201 F0
arc: S1_V02S0401 Q6
arc: S1_V02S0501 F5
arc: S1_V02S0601 F4
arc: S1_V02S0701 Q7
arc: V01S0000 Q1
arc: V01S0100 Q4
arc: W1_H02W0001 F0
arc: W1_H02W0301 F3
arc: W1_H02W0401 F4
arc: W1_H02W0501 F7
arc: W1_H02W0601 F6
arc: W1_H02W0701 Q5
word: SLICED.K0.INIT 0100000000000000
word: SLICEC.K1.INIT 1000000000000000
word: SLICEA.K0.INIT 1100000000000000
word: SLICEC.K0.INIT 1100000000000000
word: SLICEB.K1.INIT 0101000001010000
word: SLICED.K1.INIT 1100000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET SET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET SET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET SET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET SET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET SET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R11C71:PLC2
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0501 S1_V02N0501
arc: H00L0000 H02E0001
arc: H00L0100 V02N0301
arc: H00R0000 V02S0401
arc: H00R0100 H02E0501
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0201 H01E0001
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 H02E0701
arc: S1_V02S0201 H02E0201
arc: S1_V02S0301 H06E0003
arc: V00B0100 W1_H02E0701
arc: V00T0000 S1_V02N0601
arc: V00T0100 V02S0701
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 H01E0101
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 E3_H06W0303
arc: W3_H06W0003 E3_H06W0303
arc: A0 V02N0701
arc: A1 W1_H02E0501
arc: A2 V02N0501
arc: B0 H02E0301
arc: B1 H01W0100
arc: B2 V02S0101
arc: C1 V02N0601
arc: C2 N1_V01N0001
arc: CE0 H00L0000
arc: CE1 H02E0101
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0200
arc: D0 V02N0001
arc: D1 E1_H02W0001
arc: D2 V02N0001
arc: E1_H01E0001 F0
arc: E1_H01E0101 Q4
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: H01W0000 Q1
arc: H01W0100 Q3
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M0 V00B0100
arc: M1 H00L0100
arc: M2 V00T0100
arc: M3 H00L0100
arc: M4 H02W0401
arc: M5 H00L0100
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q7
arc: N1_V01N0101 Q2
arc: S1_V02S0001 F2
arc: V01S0000 Q5
arc: V01S0100 Q3
word: SLICEA.K0.INIT 0100010011001100
word: SLICEA.K1.INIT 0000001000001010
word: SLICEB.K0.INIT 0001001101011111
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET SET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET SET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET SET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET SET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R11C72:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: H00L0000 W1_H02E0201
arc: H00L0100 E1_H02W0101
arc: H00R0100 W1_H02E0701
arc: N1_V02N0501 H02E0501
arc: N1_V02N0701 W1_H02E0701
arc: S1_V02S0001 H01E0001
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 V01N0101
arc: V00B0100 V02N0301
arc: V00T0100 E1_H02W0101
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 E1_H02W0101
arc: A0 F5
arc: A1 H00R0000
arc: A2 E1_H01E0001
arc: A5 N1_V01N0101
arc: B0 V00T0000
arc: B1 V02N0101
arc: B2 V02N0101
arc: B5 V02N0501
arc: C0 N1_V01N0001
arc: C1 W1_H02E0401
arc: C2 V02N0401
arc: C5 V02S0201
arc: CE0 V02N0201
arc: CE1 H00L0000
arc: CE2 H02E0101
arc: CE3 H00R0100
arc: CLK0 G_HPBX0200
arc: D0 V02N0001
arc: D1 V02N0001
arc: D2 H01E0101
arc: D5 H02W0001
arc: E1_H01E0001 Q5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: H00R0000 Q4
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M2 V00T0100
arc: M4 V00B0100
arc: M5 H00L0100
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F2
arc: N1_V01N0101 Q7
arc: V00T0000 Q2
arc: V01S0000 Q0
arc: V01S0100 F1
word: SLICEA.K1.INIT 0000011101110111
word: SLICEB.K0.INIT 0000011101110111
word: SLICEC.K1.INIT 0001010100111111
word: SLICEA.K0.INIT 1101111101011111
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET SET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R11C73:PLC2
arc: V00B0100 V02N0101
arc: V00T0000 H02E0001
arc: W1_H02W0001 V02N0001
arc: CLK0 G_HPBX0200
arc: E3_H06E0003 Q0
arc: LSR1 V00B0100
arc: M0 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R11C74:PLC2
arc: W1_H02W0101 V02N0101
arc: W1_H02W0301 E1_H02W0201

.tile R11C76:PLC2
arc: S3_V06S0103 E3_H06W0103
arc: W1_H02W0201 E3_H06W0103
arc: W3_H06W0103 E3_H06W0103

.tile R11C77:PLC2
arc: N1_V02N0501 S3_V06N0303
arc: W3_H06W0303 E3_H06W0303

.tile R11C78:PLC2
arc: N1_V02N0601 H06W0303

.tile R11C79:PLC2
arc: E3_H06E0003 W3_H06E0003

.tile R11C7:PLC2
arc: E3_H06E0303 W3_H06E0303

.tile R11C81:PLC2
arc: W3_H06W0303 E3_H06W0303

.tile R11C82:PLC2
arc: W3_H06W0103 E3_H06W0103

.tile R11C83:PLC2
arc: W3_H06W0303 E3_H06W0303

.tile R11C85:PLC2
arc: E1_H02E0301 W3_H06E0003

.tile R11C87:PLC2
arc: E1_H02E0601 W1_H02E0301
arc: W3_H06W0303 E1_H02W0501

.tile R11C88:PLC2
arc: W3_H06W0103 E1_H01W0100
arc: D6 V02N0401
arc: E1_H02E0601 F6
arc: F6 F6_SLICE
word: SLICED.K0.INIT 0000000011111111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1

.tile R12C58:PLC2
arc: H00L0000 H02W0001
arc: V00B0100 V02S0101
arc: A4 N1_V01S0100
arc: B0 S1_V02N0301
arc: B2 V01N0001
arc: B3 Q3
arc: B5 V02S0701
arc: B6 N1_V01S0000
arc: B7 V02S0501
arc: CE1 H00L0000
arc: CLK0 G_HPBX0200
arc: F3 F3_SLICE
arc: LSR0 V00B0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: N1_V01N0001 Q3
word: SLICED.K1.INIT 0011001100110000
word: SLICED.K0.INIT 0011001100110000
word: SLICEC.K1.INIT 0011001100110000
word: SLICEC.K0.INIT 0101010101010000
word: SLICEB.K1.INIT 0011001100110000
word: SLICEB.K0.INIT 0011001100110000
word: SLICEA.K1.INIT 1111111111111111
word: SLICEA.K0.INIT 0000000000001100
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R12C59:PLC2
arc: H00L0000 V02S0201
arc: V00B0000 V02S0001
arc: W1_H02W0001 E1_H02W0501
arc: A4 N1_V01S0100
arc: B0 V00B0000
arc: B1 V02S0301
arc: B2 H00L0000
arc: B3 V02S0101
arc: B5 V02S0501
arc: B6 N1_V01S0000
arc: B7 V02S0701
word: SLICED.K1.INIT 0011001100110000
word: SLICED.K0.INIT 1001100110011010
word: SLICEC.K1.INIT 0011001100110000
word: SLICEC.K0.INIT 0101010101010000
word: SLICEB.K1.INIT 0011001100110000
word: SLICEB.K0.INIT 0011001100110000
word: SLICEA.K1.INIT 0011001100110000
word: SLICEA.K0.INIT 0011001100110000
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1

.tile R12C60:PLC2
arc: H00L0000 V02S0001
arc: V00B0000 V02S0201
arc: A6 N1_V01S0100
arc: B0 V00B0000
arc: B1 V02S0301
arc: B2 H00L0000
arc: B3 V02S0101
arc: B4 N1_V01S0000
arc: B5 V02S0701
arc: B7 V02S0501
word: SLICED.K1.INIT 0011001100110000
word: SLICED.K0.INIT 0101010101010000
word: SLICEC.K1.INIT 0011001100110000
word: SLICEC.K0.INIT 0011001100110000
word: SLICEB.K1.INIT 0011001100110000
word: SLICEB.K0.INIT 0011001100110000
word: SLICEA.K1.INIT 0011001100110000
word: SLICEA.K0.INIT 0011001100110000
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1

.tile R12C61:PLC2
arc: E1_H02E0301 E3_H06W0003
arc: H00L0000 V02S0001
arc: V00B0000 V02S0201
arc: W1_H02W0501 V02N0501
arc: A4 N1_V01S0100
arc: B0 V00B0000
arc: B1 V02S0301
arc: B2 H00L0000
arc: B3 V02S0101
arc: B5 V02S0701
arc: B6 N1_V01S0000
arc: B7 V02S0501
word: SLICED.K1.INIT 0011001100110000
word: SLICED.K0.INIT 0011001100110000
word: SLICEC.K1.INIT 0011001100110000
word: SLICEC.K0.INIT 0101010101010000
word: SLICEB.K1.INIT 0011001100110000
word: SLICEB.K0.INIT 0011001100110000
word: SLICEA.K1.INIT 0011001100110000
word: SLICEA.K0.INIT 0011001100110000
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1

.tile R12C62:PLC2
arc: V00B0000 V02S0001
arc: V00B0100 E1_H02W0701
arc: A6 E1_H02W0501
arc: B0 V00B0000
arc: B1 V02S0101
arc: B6 H02E0301
arc: C6 V00B0100
arc: D6 F2
arc: E1_H02E0001 F2
arc: F2 F2_SLICE
arc: F6 F6_SLICE
arc: N1_V02N0401 F6
arc: N1_V02N0601 F6
arc: S3_V06S0103 F2
word: SLICEB.K1.INIT 0000000000001110
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0011001100110000
word: SLICEA.K0.INIT 0011001100110000
word: SLICED.K0.INIT 1000101011001111
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R12C63:PLC2
arc: N1_V02N0001 E1_H02W0001

.tile R12C64:PLC2
arc: E1_H02E0301 N1_V01S0100
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0301 E1_H01W0100
arc: W1_H02W0501 E1_H01W0100
arc: W1_H02W0701 V02S0701
arc: A6 H02W0701
arc: B6 H02W0101
arc: C6 S1_V02N0201
arc: CLK0 G_HPBX0200
arc: D6 W1_H02E0001
arc: E1_H02E0601 Q6
arc: F6 F6_SLICE
arc: LSR0 E1_H02W0301
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q6
arc: N1_V01N0101 Q6
arc: S1_V02S0401 Q6
arc: V01S0000 Q6
word: SLICED.K0.INIT 1111001000100010
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R12C65:PLC2
arc: E1_H02E0201 V02S0201
arc: N1_V02N0001 E1_H02W0001
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0701 V06S0203
arc: B2 V02S0101
arc: C2 H02E0601
arc: CLK0 G_HPBX0200
arc: D2 N1_V01S0000
arc: E3_H06E0103 F2
arc: F2 F2_SLICE
arc: H01W0100 F2
arc: LSR1 H02E0301
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: N1_V01N0001 F2
arc: N1_V02N0201 F2
arc: N3_V06N0103 F2
arc: S3_V06S0103 F2
arc: V01S0100 Q2
arc: W1_H02W0001 F2
word: SLICEB.K0.INIT 1111111100111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R12C66:PLC2
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0301 V02N0301
arc: H00L0000 H02E0201
arc: H00L0100 V02S0101
arc: N1_V02N0001 H02W0001
arc: S1_V02S0601 W1_H02E0601
arc: V00B0000 S1_V02N0201
arc: V00B0100 V02N0301
arc: V00T0000 E1_H02W0001
arc: W1_H02W0301 V02N0301
arc: A0 H00L0000
arc: A5 E1_H01W0000
arc: A7 V02N0101
arc: B2 V01N0001
arc: B3 E1_H01W0100
arc: B4 H00R0000
arc: B6 V00T0000
arc: CE2 H00L0100
arc: CLK0 G_HPBX0200
arc: E1_H02E0401 Q4
arc: E1_H02E0601 Q4
arc: E3_H06E0203 Q4
arc: H00R0000 Q4
arc: LSR0 V00B0100
arc: M4 V00B0000
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR0
arc: N1_V01N0101 Q4
arc: V01S0000 Q4
word: SLICED.K1.INIT 0101010101010000
word: SLICED.K0.INIT 0011001100110000
word: SLICEC.K1.INIT 0101010101010000
word: SLICEC.K0.INIT 0011001100110000
word: SLICEB.K1.INIT 0011001100110000
word: SLICEB.K0.INIT 0011001100110000
word: SLICEA.K1.INIT 1111111111111111
word: SLICEA.K0.INIT 0000000000001010
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R12C67:PLC2
arc: E1_H02E0501 V01N0101
arc: E1_H02E0701 V02S0701
arc: H00R0100 V02S0701
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0701 V01N0101
arc: S1_V02S0501 E1_H01W0100
arc: A2 S1_V02N0501
arc: A3 V02S0701
arc: B2 S1_V02N0301
arc: B3 S1_V02N0101
arc: C2 H00R0100
arc: C3 N1_V01S0100
arc: C7 V00T0100
arc: CE1 H02E0101
arc: CLK0 G_HPBX0200
arc: D2 H02W0201
arc: D3 S1_V02N0001
arc: D7 F0
arc: E1_H02E0001 F0
arc: E1_H02E0101 Q3
arc: E1_H02E0201 Q2
arc: E1_H02E0301 Q3
arc: E3_H06E0003 F0
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q2
arc: H01W0100 Q3
arc: LSR0 H02E0301
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: N1_V01N0001 Q3
arc: N1_V02N0001 F0
arc: N3_V06N0003 F0
arc: S1_V02S0101 Q3
arc: S1_V02S0701 F7
arc: V00T0100 Q3
arc: V01S0000 F0
arc: V01S0100 Q2
arc: W1_H02W0001 F0
arc: W3_H06W0003 F0
word: SLICEA.K1.INIT 0000000000001110
word: SLICEA.K0.INIT 0000000000000000
word: SLICEB.K0.INIT 1111100010001000
word: SLICED.K1.INIT 1111111111110000
word: SLICEB.K1.INIT 1110110010100000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R12C68:PLC2
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 W1_H02E0601
arc: H00R0000 V02S0401
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 E1_H01W0000
arc: N3_V06N0103 H06E0103
arc: S1_V02S0201 H06E0103
arc: S1_V02S0401 W1_H02E0401
arc: V00B0100 V02N0301
arc: V00T0100 E1_H02W0301
arc: W1_H02W0201 V01N0001
arc: A0 H02E0701
arc: A2 F5
arc: A5 H02E0501
arc: B0 S1_V02N0101
arc: B2 H02E0301
arc: C0 V02N0401
arc: C2 W1_H02E0601
arc: C5 V00T0000
arc: CE0 W1_H02E0101
arc: CE3 H00R0000
arc: CLK0 G_HPBX0200
arc: D0 E1_H02W0001
arc: D2 V02N0201
arc: D5 H02E0201
arc: E1_H01E0001 F2
arc: E1_H02E0001 F2
arc: E1_H02E0701 F5
arc: E3_H06E0103 F2
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: H01W0100 Q0
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: M6 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F2
arc: N1_V01N0101 F5
arc: N1_V02N0001 F2
arc: S1_V02S0001 Q0
arc: V00T0000 Q0
arc: V01S0000 F2
arc: V01S0100 Q6
arc: W1_H02W0001 Q0
word: SLICEC.K1.INIT 0000000000000101
word: SLICEA.K0.INIT 1110110010100000
word: SLICEB.K0.INIT 0000001000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET SET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R12C69:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 N1_V01S0100
arc: H00L0000 H02W0201
arc: H00L0100 V02N0301
arc: H00R0000 V02S0401
arc: H00R0100 H02E0701
arc: N1_V02N0001 H02E0001
arc: N1_V02N0401 H06E0203
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0601 H01E0001
arc: V00B0000 V02N0201
arc: V00B0100 H02E0701
arc: V00T0000 W1_H02E0001
arc: V00T0100 E1_H02W0101
arc: A1 H02E0501
arc: A3 H02E0701
arc: A5 H02W0701
arc: A6 V02N0301
arc: A7 V02N0301
arc: B1 W1_H02E0101
arc: B2 W1_H02E0101
arc: B6 W1_H02E0101
arc: B7 W1_H02E0101
arc: C1 H00L0100
arc: C3 H02E0401
arc: C4 V02S0001
arc: C5 V00T0000
arc: C6 H02E0601
arc: C7 H02E0401
arc: CE0 V02S0201
arc: CE1 H00R0000
arc: CE2 N1_V02S0601
arc: CLK0 G_HPBX0200
arc: D0 W1_H02E0001
arc: D1 W1_H02E0001
arc: D2 V02N0001
arc: D3 F2
arc: D4 F0
arc: D5 F0
arc: D6 H00R0100
arc: D7 H00R0100
arc: E1_H01E0001 F2
arc: E1_H01E0101 F4
arc: E1_H02E0301 F3
arc: E1_H02E0401 F6
arc: E1_H02E0501 F7
arc: E1_H02E0601 F4
arc: E3_H06E0003 F3
arc: E3_H06E0203 F7
arc: E3_H06E0303 F6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F3
arc: H01W0100 F7
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M0 V00B0100
arc: M1 H00L0000
arc: M2 V00B0000
arc: M5 E1_H02W0001
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: N1_V01N0001 F6
arc: N1_V02N0101 F3
arc: N1_V02N0201 Q2
arc: N1_V02N0301 F3
arc: N1_V02N0501 F7
arc: N1_V02N0701 F7
arc: N3_V06N0003 F3
arc: N3_V06N0303 F6
arc: S1_V02S0101 Q1
arc: S1_V02S0301 F3
arc: S1_V02S0401 F4
arc: S1_V02S0501 F5
arc: S1_V02S0701 Q5
arc: V01S0000 F6
arc: V01S0100 F4
arc: W1_H02W0101 F3
arc: W1_H02W0201 F0
arc: W1_H02W0401 F6
word: SLICEA.K0.INIT 0000000011111111
word: SLICEA.K1.INIT 0000000010001001
word: SLICEB.K0.INIT 1100110000000000
word: SLICEB.K1.INIT 0000101000000000
word: SLICED.K0.INIT 0001000000000000
word: SLICEC.K1.INIT 0000000001011111
word: SLICED.K1.INIT 0000010000000000
word: SLICEC.K0.INIT 0000000000001111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET SET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET SET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R12C70:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0301 V02N0301
arc: E1_H02E0501 V02S0501
arc: H00L0000 V02N0001
arc: H00R0000 V02S0601
arc: H00R0100 H02W0501
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 H01E0101
arc: S1_V02S0001 H06E0003
arc: V00B0000 V02S0001
arc: V00B0100 V02N0301
arc: V00T0000 V02S0401
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0201 V06N0103
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0701 V02S0701
arc: A2 V00T0000
arc: A4 H02E0501
arc: A5 V00T0100
arc: B2 W1_H02E0301
arc: B4 N1_V01S0000
arc: B5 H02E0301
arc: C2 N1_V01S0100
arc: C4 H02E0401
arc: C5 E1_H01E0101
arc: CE0 V02S0201
arc: CE1 H00R0000
arc: CE2 H02E0101
arc: CE3 V02S0601
arc: CLK0 G_HPBX0200
arc: D2 H02E0001
arc: D4 V00B0000
arc: D5 W1_H02E0001
arc: E1_H01E0101 Q4
arc: E1_H02E0401 Q6
arc: E1_H02E0701 F5
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H01W0000 F2
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: M0 H02W0601
arc: M1 H00R0100
arc: M3 H00L0000
arc: M4 H02W0401
arc: M6 H02W0401
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: S1_V02S0201 Q0
arc: V00T0100 Q1
arc: V01S0000 F4
arc: V01S0100 Q3
word: SLICEB.K0.INIT 0001010100111111
word: SLICEC.K0.INIT 0001010100111111
word: SLICEC.K1.INIT 0000011101110111
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET SET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET SET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET SET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET SET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R12C71:PLC2
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0501 W1_H02E0501
arc: H00L0000 H02E0201
arc: H00R0000 V02N0401
arc: H00R0100 H02E0501
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0301 H02W0301
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 N1_V01S0000
arc: N1_V02N0701 N1_V01S0100
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0301 W1_H02E0301
arc: V00B0000 H02E0401
arc: V00B0100 V02N0301
arc: V00T0000 V02N0401
arc: W1_H02W0001 H01E0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 H01E0001
arc: A1 H02E0701
arc: A4 N1_V01N0101
arc: B1 V00B0000
arc: B4 E1_H02W0301
arc: C1 W1_H02E0401
arc: C4 V00T0100
arc: CE0 H00R0100
arc: CE1 V02S0201
arc: CE2 H00L0000
arc: CE3 W1_H02E0101
arc: CLK0 G_HPBX0200
arc: D1 V02S0001
arc: D4 H02E0001
arc: E1_H02E0401 Q6
arc: E1_H02E0701 Q5
arc: F0 F5A_SLICE
arc: F4 F4_SLICE
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M0 W1_H02E0601
arc: M1 H00R0000
arc: M2 V00T0000
arc: M5 V01S0000
arc: M6 V00B0100
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q7
arc: S1_V02S0001 Q2
arc: V00T0100 Q1
arc: V01S0000 F0
arc: V01S0100 F4
word: SLICEC.K0.INIT 0001010100111111
word: SLICEA.K0.INIT 1111111111111111
word: SLICEA.K1.INIT 1101010111111111
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET SET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET SET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET SET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET SET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R12C72:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0601 N1_V01S0000
arc: H00L0000 V02N0001
arc: H00R0100 V02S0501
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 H06E0303
arc: S1_V02S0201 H02E0201
arc: S1_V02S0301 H06E0003
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0301 E3_H06W0003
arc: A0 V02S0701
arc: A5 H02E0501
arc: B0 V02N0301
arc: B5 V00B0100
arc: C0 N1_V01S0100
arc: C5 H02E0401
arc: CE0 H02E0101
arc: CE1 V02S0201
arc: CE2 H00R0100
arc: CE3 V02S0601
arc: CLK0 G_HPBX0200
arc: D0 V02S0001
arc: D5 E1_H02W0201
arc: E1_H02E0001 Q0
arc: F0 F0_SLICE
arc: F5 F5_SLICE
arc: LSR0 E1_H02W0301
arc: LSR1 E1_H02W0301
arc: M3 H00L0000
arc: M5 H00L0000
arc: M7 H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q7
arc: S1_V02S0501 F5
arc: V00B0100 Q5
arc: V01S0100 Q3
word: SLICEC.K1.INIT 0000011101110111
word: SLICEA.K0.INIT 1000111111111111
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET SET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET SET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET SET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R12C73:PLC2
arc: H00R0100 W1_H02E0701
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0101 W1_H02E0101
arc: S1_V02S0101 W1_H02E0101
arc: V00T0100 W1_H02E0101
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0201 H01E0001
arc: W1_H02W0301 W3_H06E0003
arc: CLK0 G_HPBX0200
arc: E3_H06E0103 Q1
arc: LSR1 V00T0100
arc: M1 H02E0001
arc: M2 H02E0601
arc: M3 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: S3_V06S0003 Q3
arc: V01S0000 Q2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R12C74:PLC2
arc: V00B0100 V02N0101
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0301 V02N0301
arc: CLK0 G_HPBX0200
arc: LSR0 V00B0100
arc: M1 H02W0001
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V02N0101 Q1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R12C75:PLC2
arc: W1_H02W0001 S1_V02N0001

.tile R12C76:PLC2
arc: V00B0100 V02N0301
arc: CLK0 G_HPBX0200
arc: LSR0 V00B0100
arc: M3 H02W0201
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: W3_H06W0003 Q3
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R12C77:PLC2
arc: E1_H02E0301 V02N0301
arc: E1_H02E0601 S1_V02N0601
arc: W1_H02W0201 S1_V02N0201

.tile R12C78:PLC2
arc: CLK0 G_HPBX0200
arc: LSR1 H02E0301
arc: M0 H02E0601
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: W3_H06W0003 Q0
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R12C79:PLC2
arc: E3_H06E0203 W3_H06E0103

.tile R12C85:PLC2
arc: E3_H06E0303 W3_H06E0203

.tile R12C88:PLC2
arc: N1_V02N0401 S1_V02N0101
arc: S3_V06S0303 H06E0303

.tile R13C58:PLC2
arc: V00B0000 H02W0401
arc: CE0 E1_H02W0101
arc: CLK0 G_HPBX0200
arc: D0 Q0
arc: F0 F0_SLICE
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 Q0
arc: N1_V02N0001 Q0
word: SLICEA.K0.INIT 0000000011111111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1

.tile R13C59:PLC2
arc: N3_V06N0003 S3_V06N0003
arc: W1_H02W0401 N1_V02S0401

.tile R13C60:PLC2
arc: N1_V02N0601 S1_V02N0301
arc: W1_H02W0101 S1_V02N0101

.tile R13C61:PLC2
arc: N1_V02N0501 S1_V02N0501

.tile R13C62:PLC2
arc: N3_V06N0003 S3_V06N0003

.tile R13C63:PLC2
arc: N1_V02N0201 N3_V06S0103
arc: S1_V02S0601 E1_H01W0000

.tile R13C64:PLC2
arc: B0 V02S0301
arc: B1 V02N0101
arc: C1 N1_V02S0401
arc: CE0 H00L0100
arc: CLK0 G_HPBX0200
arc: D0 V02S0001
arc: D1 N1_V01S0000
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: H00L0100 F1
arc: H01W0000 Q0
arc: LSR0 H02W0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V02N0001 Q0
arc: N1_V02N0201 Q0
arc: S3_V06S0003 Q0
word: SLICEA.K1.INIT 1111111100001100
word: SLICEA.K0.INIT 0000000000110011
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1

.tile R13C65:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0301 E3_H06W0003
arc: E3_H06E0103 N1_V01S0100
arc: N1_V02N0501 S3_V06N0303
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0303 S3_V06N0303
arc: V01S0100 S3_V06N0303
arc: W1_H02W0301 E3_H06W0003

.tile R13C66:PLC2
arc: E1_H02E0601 N1_V01S0000
arc: H00L0100 N1_V02S0101
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 E1_H01W0000
arc: S1_V02S0401 E1_H02W0401
arc: A0 N1_V02S0501
arc: B0 V00T0000
arc: CE0 H00L0100
arc: CLK0 G_HPBX0200
arc: D0 V02N0001
arc: E1_H02E0001 Q0
arc: E1_H02E0201 Q0
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: LSR1 H02E0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 Q0
arc: V00T0000 Q0
arc: V01S0100 Q0
word: SLICEA.K0.INIT 1011101110101010
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1

.tile R13C67:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0501 N1_V01S0100
arc: N1_V02N0201 H02E0201
arc: N1_V02N0701 N1_V01S0100
arc: S1_V02S0601 H02E0601
arc: V00T0100 V02N0701
arc: A0 N1_V02S0701
arc: A4 V02S0101
arc: A6 N1_V01S0100
arc: B0 V02N0301
arc: B6 V02S0501
arc: C0 E1_H01W0000
arc: C1 N1_V01S0100
arc: C4 H02E0601
arc: C6 V00T0000
arc: CE0 N1_V02S0201
arc: CLK0 G_HPBX0200
arc: D0 V00T0100
arc: D1 N1_V01S0000
arc: D4 H02E0201
arc: D6 V00B0000
arc: E1_H01E0101 Q0
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: H01W0000 F6
arc: H01W0100 Q0
arc: LSR0 W1_H02E0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0101 Q0
arc: V00B0000 F4
arc: V00T0000 Q0
arc: V01S0000 F1
arc: V01S0100 Q0
word: SLICED.K0.INIT 0000001000000000
word: SLICEC.K0.INIT 0000000000000101
word: SLICEA.K0.INIT 1110110010100000
word: SLICEA.K1.INIT 1111111111110000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1

.tile R13C68:PLC2
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0601 N1_V01S0000
arc: H00R0000 V02S0401
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 H06W0003
arc: V00B0000 V02S0001
arc: V00T0000 W1_H02E0001
arc: A2 V00T0000
arc: A5 H02E0501
arc: B0 V02N0301
arc: B3 H02E0101
arc: B4 H00R0000
arc: B6 V00B0000
arc: B7 H01E0101
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: N1_V01N0001 F5
arc: N1_V02N0401 F6
arc: W1_H02W0401 F4
word: SLICED.K1.INIT 1100110011000000
word: SLICED.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1010101010100000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 0110011001101100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEA.K0.INIT 0000000000001100
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1

.tile R13C69:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0101 V02S0101
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0601 N1_V01S0000
arc: E3_H06E0003 N1_V01S0000
arc: H00L0000 H02W0201
arc: H00L0100 V02S0301
arc: H00R0000 V02S0401
arc: H00R0100 V02S0701
arc: N1_V02N0001 H06E0003
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 N3_V06S0203
arc: V00T0100 V02S0501
arc: A2 H02W0501
arc: A3 H02E0501
arc: A4 N1_V02S0301
arc: A5 N1_V02S0301
arc: A7 N1_V02S0301
arc: B2 N1_V02S0301
arc: B3 H00R0100
arc: B5 H00L0000
arc: B6 N1_V02S0701
arc: C2 N1_V02S0601
arc: C3 V02S0601
arc: C5 V02S0001
arc: CE0 V02N0201
arc: CE1 V02N0201
arc: CLK0 G_HPBX0200
arc: D2 V00T0100
arc: D3 N1_V01S0000
arc: D5 H00L0100
arc: E1_H01E0101 F3
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: LSR0 E1_H02W0301
arc: LSR1 E1_H02W0301
arc: M0 V00B0100
arc: M4 E1_H01E0101
arc: M5 H00R0000
arc: M6 N1_V01N0101
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: N1_V01N0101 F3
arc: S1_V02S0001 Q0
arc: S1_V02S0201 Q2
arc: V00B0100 F5
word: SLICEA.K1.INIT 0000000000001110
word: SLICEA.K0.INIT 0000000000000000
word: SLICED.K0.INIT 1100110011001100
word: SLICED.K1.INIT 1010101010101010
word: SLICEC.K0.INIT 1010101010101010
word: SLICEB.K1.INIT 0001010100111111
word: SLICEC.K1.INIT 1000101000001010
word: SLICEB.K0.INIT 0100110011001100
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R13C70:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0701 N1_V01S0100
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0301 H02W0301
arc: N1_V02N0501 H06E0303
arc: V00B0100 S1_V02N0301
arc: W1_H02W0201 V02S0201
arc: A5 V00B0000
arc: B5 H02E0101
arc: C5 W1_H02E0601
arc: CE3 N1_V02S0601
arc: CLK0 G_HPBX0200
arc: D5 H02E0001
arc: F5 F5_SLICE
arc: LSR0 H02W0301
arc: M6 V00B0100
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
arc: V00B0000 Q6
arc: W1_H02W0501 F5
word: SLICEC.K1.INIT 0001010100111111
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET SET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R13C71:PLC2
arc: E1_H02E0301 E3_H06W0003
arc: E3_H06E0103 W3_H06E0103
arc: H00L0000 V02S0201
arc: H00L0100 H02W0301
arc: H00R0100 H02E0501
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 S3_V06N0303
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0303 S3_V06N0303
arc: V00B0000 V02S0001
arc: V00T0100 W1_H02E0301
arc: W1_H02W0301 E3_H06W0003
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: A1 H02E0701
arc: A3 V00B0000
arc: B0 N1_V02S0301
arc: B1 N1_V02S0301
arc: B3 V02S0301
arc: C0 N1_V01N0001
arc: C1 N1_V01N0001
arc: C3 N1_V01S0100
arc: CE1 H00R0100
arc: CE3 H00L0000
arc: CLK0 G_HPBX0200
arc: D0 H02E0001
arc: D1 H02E0001
arc: D3 H02E0201
arc: E1_H01E0101 F0
arc: E1_H02E0601 Q6
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: LSR0 E1_H02W0301
arc: LSR1 E1_H02W0301
arc: M0 W1_H02E0601
arc: M2 V00T0100
arc: M3 H00L0100
arc: M6 V00T0000
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q3
arc: V00T0000 F2
word: SLICEA.K0.INIT 0000110011001100
word: SLICEA.K1.INIT 0000010001000100
word: SLICEB.K0.INIT 1111111111111111
word: SLICEB.K1.INIT 1000111111111111
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET SET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET SET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R13C72:PLC2
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0301 H06E0003
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0301 E3_H06W0003
arc: A0 V02S0501
arc: B0 V02S0301
arc: C0 N1_V01S0100
arc: CE0 V02S0201
arc: CLK0 G_HPBX0200
arc: D0 H01E0101
arc: E1_H02E0201 Q0
arc: F0 F0_SLICE
arc: LSR1 H02E0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
word: SLICEA.K0.INIT 1101010111111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R13C73:PLC2
arc: E3_H06E0203 N1_V01S0000
arc: H00R0000 W1_H02E0601
arc: V00B0100 V02S0101
arc: V00T0000 H02E0201
arc: W1_H02W0301 E1_H02W0301
arc: CLK0 G_HPBX0200
arc: E3_H06E0103 Q1
arc: E3_H06E0303 Q6
arc: LSR1 V00B0100
arc: M1 H00R0000
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR3 LSR1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R13C74:PLC2
arc: N1_V02N0101 H06W0103
arc: N1_V02N0301 H06W0003

.tile R13C75:PLC2
arc: W1_H02W0301 E1_H02W0301

.tile R13C76:PLC2
arc: N1_V02N0301 H02W0301

.tile R13C77:PLC2
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0601 V01N0001
arc: N1_V02N0301 E3_H06W0003
arc: N3_V06N0103 W3_H06E0103
arc: N3_V06N0303 S3_V06N0303
arc: W1_H02W0301 E3_H06W0003
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0003

.tile R13C78:PLC2
arc: CLK0 G_HPBX0200
arc: LSR1 H02E0301
arc: M0 H02E0601
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: W3_H06W0003 Q0
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R13C79:PLC2
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303

.tile R13C83:PLC2
arc: W3_H06W0003 E3_H06W0303

.tile R13C85:PLC2
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303

.tile R13C87:PLC2
arc: S1_V02S0701 W1_H02E0701

.tile R13C88:PLC2
arc: S3_V06S0103 H06E0103
arc: S3_V06S0303 H06E0303

.tile R14C10:PLC2
arc: W3_H06W0303 E3_H06W0303

.tile R14C15:PLC2
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0303 E3_H06W0203

.tile R14C16:PLC2
arc: W3_H06W0303 E3_H06W0303

.tile R14C21:PLC2
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303

.tile R14C22:PLC2
arc: W3_H06W0303 E3_H06W0203

.tile R14C27:PLC2
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0303

.tile R14C28:PLC2
arc: W3_H06W0203 E3_H06W0203

.tile R14C33:PLC2
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 E3_H06W0303

.tile R14C34:PLC2
arc: W3_H06W0203 E3_H06W0203

.tile R14C39:PLC2
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0303 E3_H06W0303

.tile R14C3:PLC2
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 E3_H06W0103

.tile R14C40:PLC2
arc: W3_H06W0203 E3_H06W0203

.tile R14C45:PLC2
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0303 E3_H06W0203

.tile R14C46:PLC2
arc: W3_H06W0203 E3_H06W0103

.tile R14C4:PLC2
arc: W3_H06W0303 E3_H06W0303

.tile R14C51:PLC2
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0303

.tile R14C52:PLC2
arc: N3_V06N0303 S3_V06N0303
arc: W3_H06W0103 E3_H06W0003

.tile R14C53:PLC2
arc: V01S0000 N3_V06S0103

.tile R14C54:PLC2
arc: S1_V02S0001 H02W0001

.tile R14C55:PLC2
arc: W1_H02W0001 N3_V06S0003

.tile R14C57:PLC2
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0303 E3_H06W0203

.tile R14C58:PLC2
arc: N1_V02N0301 N3_V06S0003
arc: N3_V06N0103 S3_V06N0103
arc: W3_H06W0003 E3_H06W0003

.tile R14C63:PLC2
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 V06S0103
arc: S1_V02S0101 H02W0101
arc: V00B0100 H02W0701
arc: B4 E1_H02W0301
arc: C0 E1_H01W0000
arc: C4 H02W0401
arc: CE0 S1_V02N0201
arc: CLK0 G_HPBX0200
arc: D0 V00B0100
arc: D4 V02N0401
arc: E3_H06E0003 F0
arc: F0 F0_SLICE
arc: F4 F4_SLICE
arc: LSR1 E1_H02W0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: S1_V02S0001 F0
arc: S3_V06S0003 F0
arc: W3_H06W0003 Q0
arc: W3_H06W0203 F4
word: SLICEA.K0.INIT 1111111111110000
word: SLICEC.K0.INIT 0000000000000011
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1

.tile R14C64:PLC2
arc: E3_H06E0203 V06S0203
arc: N1_V02N0101 H02E0101
arc: W1_H02W0101 V06S0103
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0701 V06S0203
arc: B0 H02W0301
arc: C0 N1_V02S0401
arc: CE0 V02N0201
arc: CLK0 G_HPBX0200
arc: D0 H02E0201
arc: E3_H06E0003 F0
arc: F0 F0_SLICE
arc: H01W0000 F0
arc: LSR1 H02W0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V02N0201 F0
arc: S3_V06S0003 F0
arc: W3_H06W0003 Q0
word: SLICEA.K0.INIT 0011000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R14C65:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0301 W1_H02E0201
arc: W1_H02W0301 V06S0003
arc: W1_H02W0501 N1_V01S0100

.tile R14C66:PLC2
arc: E1_H02E0101 N1_V01S0100
arc: H00R0000 N1_V02S0601
arc: N1_V02N0001 H06E0003
arc: A0 H00R0000
arc: A1 H00R0000
arc: B0 H02E0301
arc: B1 H02E0301
arc: C0 V02S0401
arc: C1 V02S0401
arc: D0 H02E0001
arc: D1 H02E0001
arc: F0 F5A_SLICE
arc: M0 E1_H02W0601
arc: N1_V02N0201 F0
word: SLICEA.K0.INIT 0101010000000000
word: SLICEA.K1.INIT 0101010010001000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R14C67:PLC2
arc: E1_H02E0301 N3_V06S0003
arc: H00R0000 V02S0601
arc: N1_V02N0001 H06E0003
arc: N1_V02N0301 H06E0003
arc: A3 N1_V02S0701
arc: A7 N1_V01S0100
arc: B0 H02W0101
arc: B2 H02E0101
arc: B4 H00R0000
arc: B5 N1_V01S0000
arc: B6 N1_V02S0501
arc: E1_H01E0001 F4
arc: E1_H01E0101 F6
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V02N0101 F3
arc: N1_V02N0501 F5
arc: N1_V02N0701 F7
word: SLICED.K1.INIT 0101010101011010
word: SLICED.K0.INIT 0011001100111100
word: SLICEC.K1.INIT 0011001100111100
word: SLICEC.K0.INIT 0011001100111100
word: SLICEB.K1.INIT 0101010101011010
word: SLICEB.K0.INIT 1001100110011100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEA.K0.INIT 0000000000001100
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1

.tile R14C68:PLC2
arc: E1_H02E0201 N1_V02S0201
arc: N1_V02N0101 H01E0101
arc: N1_V02N0301 H02E0301
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0601 H01E0001
word: SLICEA.K1.INIT 0000000000001110
word: SLICEA.K0.INIT 0000000000000000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1

.tile R14C69:PLC2
arc: H00L0000 V02S0001
arc: N1_V02N0201 H02E0201
arc: V00B0000 V02S0201
arc: V00T0000 H02E0201
arc: CLK0 G_HPBX0200
arc: E3_H06E0003 Q0
arc: E3_H06E0203 Q7
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M0 V00B0000
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR3 LSR0
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R14C70:PLC2
arc: E3_H06E0303 W3_H06E0203
arc: N1_V02N0001 W3_H06E0003
arc: N3_V06N0303 S3_V06N0203

.tile R14C71:PLC2
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 S1_V02N0401

.tile R14C72:PLC2
arc: N1_V02N0101 H06W0103

.tile R14C75:PLC2
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: H00L0000 V02N0001
arc: N1_V02N0001 E3_H06W0003
arc: S1_V02S0701 E1_H01W0100
arc: V00T0100 H02W0101
arc: A0 E1_H01E0001
arc: A4 V00T0000
arc: A5 V02N0101
arc: A7 H00R0000
arc: B1 Q1
arc: B4 V00B0100
arc: B5 V01S0000
arc: B7 V00B0100
arc: C0 H00R0100
arc: C1 H00R0100
arc: C4 Q4
arc: C5 V01N0101
arc: C7 H02W0601
arc: CLK0 G_HPBX0200
arc: D0 H00R0000
arc: D1 H00R0000
arc: D4 H00L0100
arc: D5 V01N0001
arc: D7 H00L0100
arc: E1_H01E0001 Q1
arc: E1_H01E0101 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q1
arc: H00R0000 Q4
arc: H00R0100 Q5
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: M0 V00T0100
arc: M1 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR1
arc: S1_V02S0001 Q0
arc: S1_V02S0101 Q1
arc: S1_V02S0201 Q0
arc: S1_V02S0301 Q1
arc: S1_V02S0501 Q5
arc: S1_V02S0601 Q4
arc: S3_V06S0203 F7
arc: V00B0100 Q5
arc: V00T0000 Q0
arc: V01S0000 F0
arc: V01S0100 Q4
arc: W3_H06W0103 F1
word: SLICEA.K0.INIT 0000000000001010
word: SLICEC.K0.INIT 0000000010111100
word: SLICEC.K1.INIT 1111101011111110
word: SLICED.K1.INIT 1010111101111111
word: SLICEA.K1.INIT 1100111111110011
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1

.tile R14C76:PLC2
arc: H01W0100 W3_H06E0303
arc: N3_V06N0003 S3_V06N0303
arc: S1_V02S0501 H01E0101
arc: S1_V02S0601 W3_H06E0303
arc: W1_H02W0101 V06S0103
arc: W1_H02W0601 W3_H06E0303

.tile R14C77:PLC2
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0601 E3_H06W0303
arc: W1_H02W0501 V02N0501

.tile R14C79:PLC2
arc: N3_V06N0003 S3_V06N0303

.tile R14C81:PLC2
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0303 W3_H06E0203
arc: W3_H06W0003 E3_H06W0303

.tile R14C83:PLC2
arc: W3_H06W0303 E3_H06W0303

.tile R14C87:PLC2
arc: E1_H02E0701 V02S0701
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0303 W3_H06E0303
arc: W3_H06W0303 E1_H02W0501

.tile R14C88:PLC2
arc: N1_V02N0101 S3_V06N0103
arc: V01S0000 S3_V06N0103
arc: D7 V02N0401
arc: E1_H02E0701 F7
arc: F7 F7_SLICE
word: SLICED.K1.INIT 0000000011111111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1

.tile R14C9:PLC2
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003

.tile R15C12:PLC2
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203

.tile R15C15:PLC2
arc: W3_H06W0003 E3_H06W0003

.tile R15C18:PLC2
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103

.tile R15C21:PLC2
arc: W3_H06W0003 E3_H06W0003

.tile R15C24:PLC2
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003

.tile R15C27:PLC2
arc: W3_H06W0003 E3_H06W0003

.tile R15C30:PLC2
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0303 E3_H06W0203

.tile R15C33:PLC2
arc: W3_H06W0003 E3_H06W0003

.tile R15C36:PLC2
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203

.tile R15C39:PLC2
arc: W3_H06W0003 E3_H06W0303

.tile R15C3:PLC2
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0303 H06W0303

.tile R15C42:PLC2
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203

.tile R15C45:PLC2
arc: W3_H06W0303 E3_H06W0203

.tile R15C48:PLC2
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203

.tile R15C4:PLC2
arc: W3_H06W0303 E1_H02W0501

.tile R15C51:PLC2
arc: W3_H06W0203 E3_H06W0203

.tile R15C53:PLC2
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0601 N1_V01S0000

.tile R15C54:PLC2
arc: H00L0000 V02S0001
arc: H00R0100 H02W0701
arc: CE0 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0200
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M0 H02E0601
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR3 LSR1
arc: W3_H06W0003 Q0
arc: W3_H06W0203 Q7
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R15C55:PLC2
arc: W1_H02W0701 E1_H02W0701

.tile R15C57:PLC2
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0203 E3_H06W0103

.tile R15C60:PLC2
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0301 E1_H01W0100

.tile R15C61:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: H01W0100 E3_H06W0303
arc: N1_V02N0501 E3_H06W0303

.tile R15C62:PLC2
arc: E1_H02E0201 V06S0103

.tile R15C63:PLC2
arc: N1_V02N0401 S1_V02N0101
arc: V00T0100 W1_H02E0101
arc: A7 V00T0100
arc: B1 V02S0101
arc: B7 E1_H02W0101
arc: C1 N1_V02S0601
arc: C4 E1_H01E0101
arc: C7 S1_V02N0001
arc: CE0 H00R0100
arc: CLK0 G_HPBX0200
arc: D1 V02S0001
arc: D4 S1_V02N0601
arc: D7 H02E0201
arc: E1_H01E0001 F4
arc: E1_H01E0101 F7
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: LSR1 E1_H02W0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: S1_V02S0701 F7
arc: V01S0000 F4
arc: W3_H06W0103 Q1
arc: W3_H06W0203 F4
word: SLICEC.K0.INIT 0000000011110000
word: SLICEA.K1.INIT 0000000011000000
word: SLICED.K1.INIT 1100100011111011
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R15C64:PLC2
arc: N1_V02N0201 H01E0001

.tile R15C65:PLC2
arc: W1_H02W0101 V06S0103
arc: W1_H02W0501 S1_V02N0501

.tile R15C67:PLC2
arc: W3_H06W0303 E3_H06W0303

.tile R15C69:PLC2
arc: N1_V02N0201 E1_H01W0000

.tile R15C6:PLC2
arc: W1_H02W0501 E3_H06W0303
arc: W3_H06W0303 E3_H06W0203

.tile R15C70:PLC2
arc: H00R0100 H02W0701
arc: V00B0000 H02W0601
arc: CLK0 G_HPBX0200
arc: H01W0000 Q1
arc: LSR0 V00B0000
arc: M1 H00R0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V02N0301 Q1
arc: N3_V06N0103 Q1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R15C71:PLC2
arc: N1_V02N0401 S1_V02N0101
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 S1_V02N0701

.tile R15C73:PLC2
arc: W3_H06W0303 E3_H06W0203

.tile R15C75:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0601 N1_V01S0000
arc: H00L0100 V02S0101
arc: H00R0000 V02S0601
arc: V00B0100 V02S0301
arc: V00T0100 V02S0501
arc: A0 V02S0501
arc: A1 V02S0501
arc: A2 V02S0501
arc: A3 H00L0100
arc: A5 N1_V01S0100
arc: A6 V02S0101
arc: B0 V02S0301
arc: B1 V02S0301
arc: B2 V02S0101
arc: B3 H00R0000
arc: B4 V02S0701
arc: B5 V02S0501
arc: B6 V00T0000
arc: C0 N1_V01S0100
arc: C1 N1_V01S0100
arc: C2 V02S0601
arc: C3 F4
arc: C4 V00T0100
arc: C5 V00B0100
arc: C6 V00T0100
arc: CE1 H02W0101
arc: CLK0 G_HPBX0200
arc: D0 V02S0201
arc: D1 V02S0201
arc: D2 Q2
arc: D3 V02S0001
arc: D4 H01W0000
arc: D5 E1_H01W0100
arc: D6 V02S0601
arc: E1_H01E0101 F6
arc: E1_H02E0701 F5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q7
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: M0 E1_H02W0601
arc: M7 H02W0201
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q2
arc: N1_V01N0101 F5
arc: N1_V02N0001 F0
arc: N1_V02N0101 F3
arc: V00T0000 Q2
word: SLICEA.K0.INIT 0000110000101100
word: SLICEA.K1.INIT 0000010000100100
word: SLICEC.K0.INIT 0000110000000000
word: SLICEB.K1.INIT 0101010000010000
word: SLICEC.K1.INIT 0000000001000000
word: SLICEB.K0.INIT 0010000011111111
word: SLICED.K0.INIT 0101000000001000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R15C76:PLC2
arc: W1_H02W0101 H01E0101
arc: W1_H02W0201 S1_V02N0201
arc: A5 H02E0701
arc: B1 V00T0000
arc: B6 V02S0501
arc: C0 H02E0601
arc: C1 H00L0100
arc: C2 H00L0100
arc: CE0 H00R0100
arc: CLK0 G_HPBX0200
arc: D0 Q0
arc: D1 H02E0001
arc: D2 V01S0100
arc: D5 H02E0001
arc: D6 V02S0601
arc: E1_H01E0001 F2
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H00L0100 Q1
arc: H00R0100 F5
arc: H01W0100 F2
arc: LSR0 H02W0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: V00T0000 Q0
arc: V01S0100 Q0
word: SLICEB.K0.INIT 0000000000001111
word: SLICEA.K0.INIT 0000000000001111
word: SLICEA.K1.INIT 1111111111000011
word: SLICEC.K1.INIT 1111111110101010
word: SLICED.K0.INIT 1100110011111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1

.tile R15C77:PLC2
arc: N1_V02N0501 S1_V02N0501
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 H01E0001

.tile R15C79:PLC2
arc: C7 S1_V02N0201
arc: D7 H02W0001
arc: F7 F7_SLICE
arc: W3_H06W0203 F7
word: SLICED.K1.INIT 1111111100001111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1

.tile R15C80:PLC2
arc: W1_H02W0001 S1_V02N0001

.tile R15C82:PLC2
arc: E3_H06E0303 W3_H06E0303

.tile R15C88:PLC2
arc: N1_V02N0401 N1_V01S0000
arc: S3_V06S0303 W3_H06E0303

.tile R15C9:PLC2
arc: W3_H06W0003 E3_H06W0003

.tile R16C63:PLC2
arc: N1_V02N0201 N1_V01S0000

.tile R16C71:PLC2
arc: N1_V02N0401 E3_H06W0203
arc: N3_V06N0203 E3_H06W0203

.tile R16C77:PLC2
arc: H00L0100 V02N0301
arc: V00T0100 V02N0501
arc: CLK0 G_HPBX0200
arc: LSR1 V00T0100
arc: M7 H00L0100
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
arc: W3_H06W0203 Q7
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R17C13:PLC2
arc: E3_H06E0303 W3_H06E0303

.tile R17C15:PLC2
arc: W3_H06W0103 E3_H06W0103

.tile R17C19:PLC2
arc: E3_H06E0003 W3_H06E0303

.tile R17C21:PLC2
arc: W3_H06W0103 E3_H06W0003

.tile R17C25:PLC2
arc: E3_H06E0103 W3_H06E0003

.tile R17C27:PLC2
arc: W3_H06W0003 E3_H06W0303

.tile R17C31:PLC2
arc: E3_H06E0203 W3_H06E0103

.tile R17C33:PLC2
arc: W3_H06W0303 E3_H06W0203

.tile R17C37:PLC2
arc: E3_H06E0303 W3_H06E0203

.tile R17C39:PLC2
arc: W3_H06W0203 E3_H06W0203

.tile R17C3:PLC2
arc: S3_V06S0203 E3_H06W0203

.tile R17C43:PLC2
arc: E3_H06E0303 W3_H06E0303

.tile R17C45:PLC2
arc: W3_H06W0203 E3_H06W0103

.tile R17C49:PLC2
arc: E3_H06E0003 W3_H06E0303

.tile R17C51:PLC2
arc: W3_H06W0103 E3_H06W0003

.tile R17C53:PLC2
arc: N1_V02N0301 S1_V02N0201

.tile R17C55:PLC2
arc: E3_H06E0103 W3_H06E0003

.tile R17C57:PLC2
arc: W3_H06W0003 E3_H06W0003

.tile R17C61:PLC2
arc: N1_V02N0101 W3_H06E0103

.tile R17C63:PLC2
arc: H00R0100 N1_V02S0701
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0601 N3_V06S0303
arc: S1_V02S0201 N1_V02S0701
arc: B0 E1_H01W0100
arc: C0 V02N0601
arc: CE0 H00R0100
arc: CLK0 G_HPBX0200
arc: D0 V02N0001
arc: F0 F0_SLICE
arc: LSR0 E1_H02W0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: W3_H06W0003 Q0
word: SLICEA.K0.INIT 0000000011000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R17C64:PLC2
arc: E1_H02E0301 V06S0003
arc: H01W0100 E3_H06W0303

.tile R17C65:PLC2
arc: N1_V02N0501 S1_V02N0501
arc: W1_H02W0501 S1_V02N0501

.tile R17C66:PLC2
arc: E1_H02E0101 V01N0101
arc: E1_H02E0401 V01N0001
arc: E1_H02E0501 E1_H01W0100
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 V01N0101
arc: V00B0100 V02N0101
arc: C0 E1_H01W0000
arc: CLK0 G_HPBX0200
arc: D0 V02N0201
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N3_V06N0003 F0
word: SLICEA.K0.INIT 0000111111111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R17C67:PLC2
arc: A0 H02E0701
arc: A1 H00L0000
arc: A2 E1_H01E0001
arc: A6 H00L0000
arc: B1 V00B0000
arc: B2 H02E0101
arc: C0 H00L0000
arc: C1 H02E0401
arc: C2 N1_V01N0001
arc: C4 E1_H01E0101
arc: C6 F4
arc: CLK0 G_HPBX0200
arc: D0 V01S0100
arc: D1 V02N0001
arc: D2 H00R0000
arc: D4 V00B0000
arc: E1_H01E0001 F4
arc: E1_H01E0101 Q2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: H00L0000 Q2
arc: H00R0000 Q6
arc: H01W0000 F4
arc: H01W0100 F6
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M0 H02E0601
arc: M6 V00T0000
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q2
arc: V00B0000 Q6
arc: V00T0000 F0
arc: V01S0100 Q6
word: SLICED.K0.INIT 0000101000001010
word: SLICEC.K0.INIT 0000000011110000
word: SLICEA.K0.INIT 0000010100000000
word: SLICEA.K1.INIT 0001010100000100
word: SLICEB.K0.INIT 1000110010001000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R17C68:PLC2
arc: N3_V06N0303 S1_V02N0501

.tile R17C70:PLC2
arc: W3_H06W0303 E3_H06W0203

.tile R17C71:PLC2
arc: H00R0000 V02N0601
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 S3_V06N0203
arc: V00T0000 S1_V02N0601
arc: CLK0 G_HPBX0200
arc: LSR1 V00T0000
arc: M3 H00R0000
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: N1_V02N0101 Q3
arc: N3_V06N0003 Q3
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R17C72:PLC2
arc: E3_H06E0003 W3_H06E0003

.tile R17C76:PLC2
arc: N1_V02N0201 E3_H06W0103
arc: W3_H06W0203 E3_H06W0103

.tile R17C77:PLC2
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0501 S1_V02N0501
arc: N3_V06N0303 S1_V02N0501

.tile R17C78:PLC2
arc: E3_H06E0003 W3_H06E0003

.tile R17C79:PLC2
arc: N1_V02N0201 H06W0103

.tile R17C7:PLC2
arc: E3_H06E0303 W3_H06E0303

.tile R17C80:PLC2
arc: N1_V02N0001 S3_V06N0003

.tile R17C82:PLC2
arc: W3_H06W0103 E3_H06W0103

.tile R17C83:PLC2
arc: W3_H06W0003 E3_H06W0303

.tile R17C84:PLC2
arc: E3_H06E0003 W3_H06E0003

.tile R17C87:PLC2
arc: S3_V06S0003 H06E0003

.tile R17C88:PLC2
arc: W3_H06W0103 E1_H01W0100
arc: D3 V02N0201
arc: E1_H02E0101 F3
arc: F3 F3_SLICE
word: SLICEB.K1.INIT 0000000011111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1

.tile R17C9:PLC2
arc: W3_H06W0203 E3_H06W0103

.tile R18C15:PLC2
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203

.tile R18C21:PLC2
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103

.tile R18C27:PLC2
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003

.tile R18C33:PLC2
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0303 E3_H06W0303

.tile R18C39:PLC2
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0303 E3_H06W0203

.tile R18C3:PLC2
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 E3_H06W0303

.tile R18C45:PLC2
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203

.tile R18C51:PLC2
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103

.tile R18C57:PLC2
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103

.tile R18C63:PLC2
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0601 H02W0601
arc: B0 E1_H02W0101
arc: B1 E1_H02W0301
arc: C0 H02W0601
arc: C1 H02W0601
arc: CE0 V02S0201
arc: CLK0 G_HPBX0200
arc: D0 S1_V02N0001
arc: D1 S1_V02N0001
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: LSR0 E1_H02W0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: W3_H06W0003 Q0
arc: W3_H06W0103 Q1
word: SLICEA.K0.INIT 0000000011000000
word: SLICEA.K1.INIT 0000000011000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R18C64:PLC2
arc: W1_H02W0601 V01N0001

.tile R18C65:PLC2
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0301 S1_V02N0301
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0501 V02N0501

.tile R18C66:PLC2
arc: N1_V02N0101 H02E0101
arc: V00T0100 H02E0301
arc: CLK0 G_HPBX0200
arc: LSR1 E1_H02W0501
arc: M0 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 Q0
arc: N1_V01N0101 Q0
arc: N1_V02N0201 Q0
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R18C67:PLC2
arc: V00T0000 H02W0001
arc: CLK0 G_HPBX0200
arc: LSR0 H02W0501
arc: M2 V00T0000
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: N1_V02N0001 Q2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R18C68:PLC2
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0501 V02N0501

.tile R18C71:PLC2
arc: N1_V02N0601 S1_V02N0601

.tile R18C73:PLC2
arc: E3_H06E0003 N3_V06S0003

.tile R18C79:PLC2
arc: E3_H06E0003 W3_H06E0003

.tile R18C85:PLC2
arc: E1_H01E0001 W3_H06E0003

.tile R18C86:PLC2
arc: E3_H06E0203 H01E0001

.tile R18C88:PLC2
arc: E1_H02E0501 N3_V06S0303
arc: N1_V02N0201 S1_V02N0201

.tile R18C9:PLC2
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0303

.tile R19C53:PLC2
arc: N1_V02N0201 E3_H06W0103

.tile R19C59:PLC2
arc: N3_V06N0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0003

.tile R19C62:PLC2
arc: N3_V06N0003 H06W0003

.tile R19C64:PLC2
arc: N1_V01N0001 N3_V06S0003

.tile R19C65:PLC2
arc: N1_V02N0501 E3_H06W0303
arc: N3_V06N0303 E3_H06W0303
arc: W3_H06W0003 E3_H06W0303

.tile R19C68:PLC2
arc: N1_V02N0501 H06W0303

.tile R19C71:PLC2
arc: N1_V02N0601 E3_H06W0303
arc: N3_V06N0303 E3_H06W0303
arc: W3_H06W0303 E3_H06W0303

.tile R19C77:PLC2
arc: N1_V02N0501 E3_H06W0303
arc: N3_V06N0303 E3_H06W0303
arc: W3_H06W0303 E3_H06W0303

.tile R19C83:PLC2
arc: W3_H06W0303 E3_H06W0303

.tile R19C88:PLC2
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303

.tile R20C3:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103

.tile R20C52:PLC2
arc: N3_V06N0303 S3_V06N0303

.tile R20C58:PLC2
arc: N3_V06N0103 S3_V06N0003

.tile R20C63:PLC2
arc: N1_V02N0001 N3_V06S0003

.tile R20C65:PLC2
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0301 E3_H06W0003

.tile R20C68:PLC2
arc: N1_V02N0001 S3_V06N0003

.tile R20C70:PLC2
arc: N3_V06N0203 S3_V06N0203

.tile R20C71:PLC2
arc: N1_V02N0601 S3_V06N0303
arc: W3_H06W0003 E3_H06W0003

.tile R20C75:PLC2
arc: E3_H06E0203 N3_V06S0203

.tile R20C76:PLC2
arc: N3_V06N0303 S3_V06N0203

.tile R20C77:PLC2
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: W3_H06W0003 E3_H06W0003

.tile R20C79:PLC2
arc: N3_V06N0303 S3_V06N0303

.tile R20C81:PLC2
arc: E3_H06E0303 W3_H06E0203

.tile R20C83:PLC2
arc: W3_H06W0003 E3_H06W0303

.tile R20C87:PLC2
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 W3_H06E0303

.tile R20C88:PLC2
arc: N1_V02N0201 S3_V06N0103
arc: N3_V06N0103 S3_V06N0103
arc: V01S0000 S3_V06N0103
arc: D0 V02N0201
arc: E1_H02E0001 F0
arc: F0 F0_SLICE
word: SLICEA.K0.INIT 0000000011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1

.tile R21C3:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: W1_H02W0501 N3_V06S0303

.tile R21C88:PLC2
arc: N1_V02N0201 N1_V01S0000
arc: S3_V06S0303 N3_V06S0303

.tile R23C3:PLC2
arc: S3_V06S0203 N3_V06S0203
arc: W1_H02W0701 V06S0203

.tile R23C71:PLC2
arc: N3_V06N0203 S3_V06N0103

.tile R23C80:PLC2
arc: N3_V06N0003 S3_V06N0003

.tile R23C87:PLC2
arc: S3_V06S0003 N3_V06S0003

.tile R24C3:PLC2
arc: S3_V06S0003 N3_V06S0303
arc: W1_H02W0701 N3_V06S0203

.tile R25C88:PLC2
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303

.tile R26C3:PLC2
arc: S3_V06S0103 N3_V06S0003
arc: W1_H02W0701 V06S0203

.tile R26C52:PLC2
arc: N3_V06N0303 S3_V06N0303

.tile R26C58:PLC2
arc: N3_V06N0003 S3_V06N0003

.tile R26C65:PLC2
arc: N3_V06N0103 S3_V06N0003

.tile R26C68:PLC2
arc: N3_V06N0003 S3_V06N0003

.tile R26C70:PLC2
arc: N3_V06N0203 S3_V06N0203

.tile R26C71:PLC2
arc: N3_V06N0303 S3_V06N0203

.tile R26C76:PLC2
arc: N3_V06N0203 S3_V06N0203

.tile R26C77:PLC2
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003

.tile R26C79:PLC2
arc: N3_V06N0303 S3_V06N0203

.tile R26C87:PLC2
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303

.tile R26C88:PLC2
arc: N3_V06N0103 S3_V06N0103

.tile R27C3:PLC2
arc: W1_H02W0301 N3_V06S0003

.tile R27C88:PLC2
arc: S3_V06S0303 N3_V06S0303

.tile R29C3:PLC2
arc: W1_H02W0201 V06S0103

.tile R29C71:PLC2
arc: N3_V06N0103 S3_V06N0003

.tile R29C80:PLC2
arc: N3_V06N0003 S3_V06N0003

.tile R29C87:PLC2
arc: S3_V06S0103 N3_V06S0003

.tile R2C11:PLC2
arc: W3_H06W0203 E3_H06W0203

.tile R2C13:PLC2
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203

.tile R2C17:PLC2
arc: W3_H06W0203 E3_H06W0203

.tile R2C19:PLC2
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203

.tile R2C23:PLC2
arc: W3_H06W0203 E3_H06W0103

.tile R2C25:PLC2
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0203 E3_H06W0203

.tile R2C29:PLC2
arc: W3_H06W0103 E3_H06W0003

.tile R2C2:PLC2
arc: S3_V06S0203 H06W0203

.tile R2C31:PLC2
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203

.tile R2C35:PLC2
arc: W3_H06W0003 E3_H06W0003

.tile R2C37:PLC2
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203

.tile R2C41:PLC2
arc: H00L0100 V02S0301
arc: CE0 H00L0100
arc: CE1 H00L0100
arc: CLK0 G_HPBX0000
arc: E3_H06E0003 Q3
arc: F0 F0_SLICE
arc: H00L0000 Q0
arc: M3 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: S3_V06S0003 F0
arc: W3_H06W0003 F0
word: SLICEA.K0.INIT 1111111111111111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1

.tile R2C43:PLC2
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103

.tile R2C46:PLC2
arc: H00R0100 V02N0501
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0401 H06W0203
arc: S1_V02S0601 H06W0303
arc: V00B0000 V02N0201
arc: CLK0 G_HPBX0000
arc: E1_H02E0001 Q2
arc: E1_H02E0201 Q2
arc: E1_H02E0501 Q5
arc: M2 V00B0000
arc: M5 H00R0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: S1_V02S0001 Q2
arc: V01S0000 Q2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R2C47:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0003
arc: H00R0100 H02E0501
arc: CLK0 G_HPBX0100
arc: E1_H02E0701 Q5
arc: LSR1 E1_H02W0501
arc: M5 H00R0100
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R2C48:PLC2
arc: H00L0000 E1_H02W0001
arc: A0 H02E0701
arc: B0 E1_H01W0100
arc: B1 E1_H01W0100
arc: B2 E1_H01W0100
arc: C1 N1_V01N0001
arc: C2 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 W1_H02E0201
arc: D1 W1_H02E0201
arc: D2 W1_H02E0001
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0001 Q0
arc: N1_V01N0101 Q2
arc: W1_H02W0101 Q1
word: SLICEA.K1.INIT 1111001111000000
word: SLICEA.K0.INIT 1011101110001000
word: SLICEB.K0.INIT 1111001111000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R2C49:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0601 E3_H06W0303
arc: H01W0100 E3_H06W0303
arc: N1_V02N0101 E3_H06W0103
arc: S1_V02S0001 W1_H02E0001
arc: W1_H02W0501 E3_H06W0303
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0203
arc: A0 E1_H02W0701
arc: B0 H01W0100
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0201
arc: E1_H01E0001 Q0
arc: F0 F0_SLICE
arc: MUXCLK0 CLK0
word: SLICEA.K0.INIT 1011101110001000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R2C50:PLC2
arc: S1_V02S0001 H06E0003
arc: S1_V02S0201 H06E0103
arc: A0 E1_H02W0701
arc: A1 H01E0001
arc: A2 H00L0100
arc: C0 H02E0401
arc: C1 H02E0401
arc: C2 H02E0601
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0201
arc: D1 H02E0001
arc: D2 S1_V02N0001
arc: E1_H01E0001 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: H00L0100 Q1
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: W1_H02W0001 Q2
word: SLICEB.K0.INIT 1010111110100000
word: SLICEA.K1.INIT 1010111110100000
word: SLICEA.K0.INIT 1010111110100000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R2C51:PLC2
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0701 E3_H06W0203
arc: W1_H02W0701 E1_H02W0701
arc: A0 H01E0001
arc: B1 V00T0000
arc: C0 W1_H02E0401
arc: C1 W1_H02E0401
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0001
arc: D1 S1_V02N0201
arc: D4 H02W0001
arc: D5 H02W0001
arc: E1_H01E0101 F4
arc: E1_H02E0301 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: MUXCLK0 CLK0
arc: N1_V01N0001 F5
arc: V00T0000 Q0
word: SLICEA.K1.INIT 1100111111000000
word: SLICEC.K0.INIT 0000000011111111
word: SLICEC.K1.INIT 0000000011111111
word: SLICEA.K0.INIT 1010111110100000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R2C52:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: N1_V02N0301 H01E0101
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 E1_H01W0000
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0701 E1_H01W0100
arc: B1 H02E0301
arc: B2 E1_H02W0301
arc: C1 H02W0401
arc: C2 H02W0401
arc: CLK0 G_HPBX0100
arc: D1 V02N0201
arc: D2 V02N0001
arc: E1_H02E0201 Q2
arc: E1_H02E0301 Q1
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
word: SLICEA.K1.INIT 1100111111000000
word: SLICEB.K0.INIT 1100111111000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R2C53:PLC2
arc: E1_H02E0201 V01N0001
arc: H00L0000 V02N0001
arc: H00R0100 V02N0501
arc: H01W0000 W3_H06E0103
arc: V00B0000 E1_H02W0401
arc: V00B0100 E1_H02W0701
arc: V00T0000 S1_V02N0401
arc: W1_H02W0401 E1_H02W0401
arc: CLK0 G_HPBX0100
arc: D0 H02E0001
arc: D2 H02E0001
arc: E1_H01E0101 F0
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: H01W0100 Q2
arc: LSR0 V00B0000
arc: LSR1 V00B0100
arc: M2 V00T0000
arc: M5 H00L0000
arc: M7 H00R0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F2
arc: V01S0100 Q5
arc: W1_H02W0701 Q7
word: SLICEA.K0.INIT 0000000011111111
word: SLICEB.K0.INIT 0000000011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R2C54:PLC2
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 W1_H02E0301
arc: N1_V02N0101 H01E0101
arc: S1_V02S0401 H02W0401
arc: V00B0100 H02W0701
arc: B0 V01N0001
arc: B1 V00T0000
arc: C0 V02N0401
arc: C1 H02W0401
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 H02E0201
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: MUXCLK0 CLK0
arc: V00T0000 Q0
arc: W1_H02W0301 Q1
word: SLICEA.K0.INIT 1100110011110000
word: SLICEA.K1.INIT 1100111111000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R2C55:PLC2
arc: N1_V02N0701 H06W0203
arc: S3_V06S0003 E3_H06W0003
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0203

.tile R2C56:PLC2
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 W1_H02E0301

.tile R2C57:PLC2
arc: N1_V01N0101 S3_V06N0203
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103

.tile R2C58:PLC2
arc: N1_V02N0301 H06W0003
arc: S3_V06S0103 H06W0103
arc: V01S0000 S3_V06N0103
arc: W3_H06W0203 E3_H06W0103
arc: D6 V02N0601
arc: F6 F6_SLICE
arc: N1_V01N0001 F6
word: SLICED.K0.INIT 0000000011111111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1

.tile R2C59:PLC2
arc: N1_V02N0301 H06W0003

.tile R2C5:PLC2
arc: W3_H06W0203 E3_H06W0203

.tile R2C60:PLC2
arc: E1_H02E0201 E3_H06W0103
arc: A2 H00L0100
arc: A3 V00T0000
arc: B2 H01W0100
arc: B3 Q3
arc: C0 H00L0100
arc: C2 N1_V01N0001
arc: C3 H00L0000
arc: CE0 V02N0201
arc: CLK0 G_HPBX0000
arc: D0 Q0
arc: D1 V00T0100
arc: D2 Q2
arc: D3 V00T0100
arc: E3_H06E0103 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: H00L0000 Q0
arc: H00L0100 Q1
arc: H01W0100 Q3
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: N1_V01N0001 Q0
arc: V00T0000 Q2
arc: V00T0100 Q1
arc: V01S0000 Q2
word: SLICEA.K0.INIT 0000111111110000
word: SLICEB.K0.INIT 0001001100110011
word: SLICEB.K1.INIT 1001001100110011
word: SLICEA.K1.INIT 0000000011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R2C61:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: S3_V06S0003 E3_H06W0003
arc: W1_H02W0301 V02N0301
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0003
arc: C4 E1_H01E0101
arc: D4 H02E0201
arc: E3_H06E0203 F4
arc: F4 F4_SLICE
arc: W3_H06W0203 F4
word: SLICEC.K0.INIT 1111111100001111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1

.tile R2C62:PLC2
arc: W3_H06W0003 S3_V06N0003

.tile R2C63:PLC2
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0103 S3_V06N0103

.tile R2C64:PLC2
arc: W3_H06W0103 S3_V06N0103

.tile R2C65:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0301 V01N0101
arc: E1_H02E0401 V01N0001

.tile R2C66:PLC2
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0103
arc: W3_H06W0103 E3_H06W0103
arc: A0 V02N0701
arc: A5 V02N0301
arc: B0 H02E0301
arc: B2 V02N0101
arc: B5 H02E0301
arc: C0 V02N0401
arc: C2 V02N0601
arc: C5 S1_V02N0001
arc: D0 H02E0001
arc: D2 V02N0001
arc: D5 F2
arc: E1_H01E0101 F0
arc: E1_H02E0201 F2
arc: E1_H02E0701 F5
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: S1_V02S0701 F5
word: SLICEB.K0.INIT 1100000000000000
word: SLICEA.K0.INIT 0001000000000000
word: SLICEC.K1.INIT 1000000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R2C67:PLC2
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 H02E0201
arc: W3_H06W0203 E3_H06W0203
arc: A4 H02E0701
arc: A7 H00L0000
arc: B4 W1_H02E0101
arc: B7 H01E0101
arc: C4 W1_H02E0401
arc: C7 V01N0101
arc: CE0 H00R0000
arc: CLK0 G_HPBX0000
arc: D4 V01N0001
arc: D7 V02N0601
arc: E1_H01E0001 F0
arc: E1_H02E0001 Q0
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F4
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: S3_V06S0003 F0
arc: V00B0100 F7
arc: V01S0100 F0
arc: W3_H06W0003 F0
word: SLICEA.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000010000000
word: SLICEC.K0.INIT 1111110111111111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R2C68:PLC2
arc: E3_H06E0203 H01E0001
arc: S1_V02S0001 H01E0001

.tile R2C69:PLC2
arc: E1_H02E0101 W1_H02E0001
arc: N1_V02N0501 S1_V02N0501
arc: S1_V02S0101 H06E0103
arc: D2 H02W0001
arc: F2 F2_SLICE
arc: N1_V01N0001 F2
word: SLICEB.K0.INIT 0000000011111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1

.tile R2C70:PLC2
arc: S1_V02S0301 H06E0003
arc: S1_V02S0601 H06E0303
arc: W1_H02W0001 S3_V06N0003
arc: B1 H02E0101
arc: C1 E1_H02W0401
arc: CLK0 G_HPBX0000
arc: D1 V02N0001
arc: E1_H02E0301 Q1
arc: F1 F1_SLICE
arc: MUXCLK0 CLK0
word: SLICEA.K1.INIT 1100110011110000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1

.tile R2C71:PLC2
arc: H00L0100 H02E0301
arc: CLK0 G_HPBX0000
arc: E1_H02E0501 Q7
arc: E3_H06E0203 Q7
arc: M7 H00L0100
arc: MUXCLK3 CLK0
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R2C72:PLC2
arc: S1_V02S0101 E1_H01W0100
arc: V00B0000 E1_H02W0401
arc: W1_H02W0401 W3_H06E0203
arc: A0 H02E0501
arc: A1 H02E0501
arc: B0 E1_H01W0100
arc: B1 E1_H01W0100
arc: C1 E1_H01W0000
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: E1_H02E0001 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: M2 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0001 Q0
arc: V00T0100 Q1
arc: W3_H06W0103 Q2
word: SLICEA.K1.INIT 1110001011100010
word: SLICEA.K0.INIT 1110111000100010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R2C73:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0003 S3_V06N0003
arc: E3_H06E0303 S3_V06N0303
arc: H01W0100 W3_H06E0303
arc: S1_V02S0501 W3_H06E0303
arc: S1_V02S0601 W3_H06E0303
arc: A0 W1_H02E0501
arc: B0 H01W0100
arc: C0 E1_H01W0000
arc: CLK0 G_HPBX0100
arc: E1_H02E0501 Q7
arc: F0 F0_SLICE
arc: H01W0000 Q0
arc: M7 E1_H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: W3_H06W0203 Q7
word: SLICEA.K0.INIT 1110001011100010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.D0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET SET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R2C74:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E3_H06E0303 W3_H06E0203
arc: S1_V02S0401 H06E0203
arc: V00B0100 H02E0501
arc: W1_H02W0401 E1_H02W0101
arc: A0 H02E0701
arc: C0 H02E0601
arc: CLK0 G_HPBX0100
arc: D0 H02E0001
arc: E1_H02E0601 Q4
arc: F0 F0_SLICE
arc: H01W0000 Q0
arc: M4 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
word: SLICEA.K0.INIT 1010111110100000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET SET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R2C75:PLC2
arc: H00R0000 H02E0601
arc: W1_H02W0201 E1_H01W0000
arc: CLK0 G_HPBX0100
arc: E1_H02E0301 Q1
arc: E3_H06E0103 Q1
arc: M1 H00R0000
arc: MUXCLK0 CLK0
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET SET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R2C76:PLC2
arc: E1_H02E0101 W1_H02E0001
arc: H00R0100 H02W0701
arc: N1_V02N0501 H06E0303
arc: V00T0100 H02E0301
arc: V01S0000 S3_V06N0103
arc: CLK0 G_HPBX0100
arc: D4 V02N0601
arc: F4 F4_SLICE
arc: H00R0000 Q4
arc: H01W0000 Q1
arc: M1 H00R0000
arc: M3 H00R0100
arc: M4 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 F4
arc: W1_H02W0101 Q3
word: SLICEC.K0.INIT 0000000011111111
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1

.tile R2C77:PLC2
arc: CLK0 G_HPBX0100
arc: M7 E1_H01W0000
arc: MUXCLK3 CLK0
arc: W1_H02W0701 Q7
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R2C78:PLC2
arc: N1_V02N0001 H02W0001
arc: V00T0100 W1_H02E0101
arc: CLK0 G_HPBX0100
arc: D4 H02W0201
arc: F4 F4_SLICE
arc: H01W0000 Q1
arc: M0 V00T0100
arc: M1 V01S0100
arc: MUXCLK0 CLK0
arc: N1_V01N0001 Q1
arc: N1_V02N0601 F4
arc: V01S0100 Q0
word: SLICEC.K0.INIT 0000000011111111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET SET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R2C79:PLC2
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0201 S3_V06N0103

.tile R2C7:PLC2
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203

.tile R2C80:PLC2
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0601 W3_H06E0303

.tile R2C81:PLC2
arc: H01W0000 W3_H06E0103

.tile R30C3:PLC2
arc: W1_H02W0301 N3_V06S0003

.tile R31C88:PLC2
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303

.tile R32C52:PLC2
arc: N3_V06N0303 S3_V06N0303

.tile R32C58:PLC2
arc: N3_V06N0003 S3_V06N0003

.tile R32C65:PLC2
arc: N3_V06N0003 S3_V06N0003

.tile R32C68:PLC2
arc: N3_V06N0003 S3_V06N0003

.tile R32C70:PLC2
arc: N3_V06N0203 S3_V06N0203

.tile R32C71:PLC2
arc: N3_V06N0203 E3_H06W0203

.tile R32C76:PLC2
arc: N3_V06N0203 S3_V06N0103

.tile R32C77:PLC2
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0303 S3_V06N0203
arc: W3_H06W0203 E3_H06W0103

.tile R32C79:PLC2
arc: N3_V06N0203 S3_V06N0103

.tile R32C83:PLC2
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003

.tile R32C87:PLC2
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303

.tile R32C88:PLC2
arc: N3_V06N0103 S3_V06N0103

.tile R33C88:PLC2
arc: S3_V06S0303 N3_V06S0303

.tile R35C71:PLC2
arc: N3_V06N0003 E3_H06W0003

.tile R35C77:PLC2
arc: W3_H06W0003 E3_H06W0303

.tile R35C80:PLC2
arc: N3_V06N0003 S3_V06N0303

.tile R35C83:PLC2
arc: W3_H06W0303 E3_H06W0303

.tile R35C87:PLC2
arc: S3_V06S0203 N3_V06S0103

.tile R37C88:PLC2
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303

.tile R38C52:PLC2
arc: N3_V06N0303 S3_V06N0303

.tile R38C58:PLC2
arc: N3_V06N0003 S3_V06N0303

.tile R38C65:PLC2
arc: N3_V06N0003 E3_H06W0003

.tile R38C68:PLC2
arc: N3_V06N0003 H06W0003

.tile R38C70:PLC2
arc: N3_V06N0203 S3_V06N0103

.tile R38C71:PLC2
arc: W3_H06W0003 E3_H06W0303

.tile R38C76:PLC2
arc: N3_V06N0103 S3_V06N0103

.tile R38C77:PLC2
arc: N3_V06N0203 S3_V06N0203
arc: W3_H06W0303 E3_H06W0303

.tile R38C79:PLC2
arc: N3_V06N0103 S3_V06N0103

.tile R38C83:PLC2
arc: W3_H06W0303 E3_H06W0303

.tile R38C87:PLC2
arc: E1_H02E0201 N3_V06S0103
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 N3_V06S0203

.tile R38C88:PLC2
arc: N3_V06N0103 S3_V06N0103
arc: V01S0000 S3_V06N0103
arc: D5 V02N0401
arc: E1_H02E0701 F5
arc: F5 F5_SLICE
word: SLICEC.K1.INIT 0000000011111111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1

.tile R39C88:PLC2
arc: E1_H02E0501 N3_V06S0303
arc: N1_V02N0401 N1_V01S0000

.tile R3C39:PLC2
arc: N1_V02N0701 E3_H06W0203

.tile R3C45:PLC2
arc: W3_H06W0203 E3_H06W0203

.tile R3C46:PLC2
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0501 E1_H01W0100
arc: B0 V02S0101
arc: B1 V00T0000
arc: C0 V02S0401
arc: C1 V02S0601
arc: CLK0 G_HPBX0100
arc: D0 V02S0001
arc: D1 N1_V01S0000
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: MUXCLK0 CLK0
arc: V00T0000 Q0
word: SLICEA.K1.INIT 1100111111000000
word: SLICEA.K0.INIT 1100111111000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R3C47:PLC2
arc: H00L0000 H02W0001
arc: H00L0100 H02W0101
arc: V00B0100 V02N0301
arc: A0 H00L0000
arc: B0 E1_H01W0100
arc: B2 E1_H01W0100
arc: C0 E1_H01W0000
arc: CLK0 G_HPBX0000
arc: D0 E1_H02W0001
arc: D1 E1_H02W0201
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: H01W0000 Q7
arc: H01W0100 Q2
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M0 V00B0100
arc: M7 H00L0100
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR0
arc: V00T0000 F0
word: SLICEA.K0.INIT 1111111100000001
word: SLICEA.K1.INIT 1111111100000000
word: SLICEB.K0.INIT 0011001100110011
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R3C48:PLC2
arc: S1_V02S0201 H02W0201
arc: V00T0100 H02W0101
arc: A0 H00L0100
arc: A1 H00L0000
arc: B0 V01N0001
arc: B1 Q1
arc: B2 V01N0001
arc: C0 H00L0000
arc: C1 N1_V01N0001
arc: CE1 H00L0100
arc: CLK0 G_HPBX0000
arc: D0 Q0
arc: D1 V02N0201
arc: D2 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: H00L0000 Q2
arc: H00L0100 Q1
arc: H01W0000 Q2
arc: H01W0100 Q1
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: N1_V01N0001 Q0
arc: S1_V02S0301 Q1
arc: W1_H02W0001 Q0
arc: W1_H02W0101 Q1
word: SLICEA.K0.INIT 0000001011111101
word: SLICEA.K1.INIT 0000111101001111
word: SLICEB.K0.INIT 1100110000110011
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R3C49:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0301 E3_H06W0003
arc: N1_V02N0201 H06E0103
arc: V00T0100 H02W0301
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 E3_H06W0103
arc: A0 E1_H01E0001
arc: A1 E1_H01E0001
arc: B0 E1_H01W0100
arc: B1 E1_H01W0100
arc: C0 E1_H01W0000
arc: C1 E1_H01W0000
arc: CLK0 G_HPBX0000
arc: D0 V02S0001
arc: D1 V02S0001
arc: E1_H01E0001 Q2
arc: E1_H02E0201 Q2
arc: F0 F5A_SLICE
arc: LSR1 H02W0501
arc: M0 V00T0100
arc: M2 V00T0000
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: V00T0000 F0
word: SLICEA.K0.INIT 0101100101010101
word: SLICEA.K1.INIT 0101010110010101
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R3C50:PLC2
arc: E1_H02E0201 V02S0201
arc: W1_H02W0501 H01E0101
arc: A0 H00L0000
arc: A2 H01E0001
arc: A3 H01E0001
arc: A7 H00L0000
arc: B0 H00R0100
arc: B1 Q1
arc: B2 H00L0000
arc: B3 H00R0100
arc: B7 V00B0100
arc: C0 H00L0100
arc: C2 H00R0100
arc: C3 H00L0000
arc: C7 V00T0100
arc: CE0 H02W0101
arc: CLK0 G_HPBX0000
arc: D0 V02S0201
arc: D1 V00B0100
arc: D2 V02S0001
arc: D3 V02S0001
arc: D7 H02E0201
arc: E1_H01E0101 F7
arc: E1_H02E0501 Q5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H00L0100 Q1
arc: H00R0100 Q5
arc: H01W0000 Q0
arc: H01W0100 Q5
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M2 V00T0100
arc: M5 V01S0000
arc: M6 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: S1_V02S0601 Q6
arc: V00B0100 Q5
arc: V00T0100 Q1
arc: V01S0000 F2
arc: W1_H02W0301 Q1
word: SLICEA.K0.INIT 1010011001101010
word: SLICEA.K1.INIT 0011001111001100
word: SLICED.K1.INIT 0000000000000001
word: SLICEB.K0.INIT 0111010101010101
word: SLICEB.K1.INIT 0101010100010101
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET SET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R3C51:PLC2
arc: H00R0100 H02E0501
arc: W1_H02W0101 H01E0101
arc: W3_H06W0203 E3_H06W0203
arc: A0 H02E0501
arc: CLK0 G_HPBX0000
arc: D0 H02E0201
arc: E1_H02E0001 Q0
arc: E1_H02E0301 Q3
arc: F0 F0_SLICE
arc: LSR0 W1_H02E0301
arc: LSR1 W1_H02E0301
arc: M3 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
word: SLICEA.K0.INIT 0101010110101010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R3C52:PLC2
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0201 E1_H01W0000
arc: V00B0100 V02S0101
arc: CLK0 G_HPBX0000
arc: D1 V02S0201
arc: E1_H02E0201 Q0
arc: F1 F1_SLICE
arc: LSR0 H02W0301
arc: M0 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: V01S0000 Q1
word: SLICEA.K1.INIT 0000000011111111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET SET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R3C53:PLC2
arc: E1_H02E0101 N1_V01S0100
arc: V00T0000 W1_H02E0001
arc: V00T0100 W1_H02E0301
arc: W1_H02W0301 E1_H02W0301
arc: CLK0 G_HPBX0000
arc: E1_H01E0101 Q4
arc: E1_H02E0401 Q4
arc: H01W0000 Q4
arc: M0 V00T0000
arc: M4 V00T0100
arc: M7 H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q4
arc: N1_V02N0001 Q0
arc: N1_V02N0501 Q7
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R3C54:PLC2
arc: N1_V02N0401 H02E0401
arc: B0 H02E0101
arc: C0 V02S0401
arc: CLK0 G_HPBX0100
arc: D0 H01E0101
arc: F0 F0_SLICE
arc: MUXCLK0 CLK0
arc: N1_V01N0001 Q0
word: SLICEA.K0.INIT 1100111111000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R3C55:PLC2
arc: W1_H02W0301 E3_H06W0003
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103

.tile R3C57:PLC2
arc: W3_H06W0203 E3_H06W0203

.tile R3C58:PLC2
arc: N1_V02N0601 N1_V01S0000

.tile R3C60:PLC2
arc: N1_V02N0201 N1_V01S0000

.tile R3C61:PLC2
arc: N1_V02N0301 E3_H06W0003
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0003

.tile R3C62:PLC2
arc: E1_H02E0301 E3_H06W0003

.tile R3C63:PLC2
arc: V00T0100 H02E0301
arc: CLK0 G_HPBX0000
arc: M4 V00T0100
arc: MUXCLK2 CLK0
arc: W3_H06W0203 Q4
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R3C65:PLC2
arc: E1_H02E0501 V01N0101
arc: V00B0000 V02N0201
arc: A0 E1_H02W0501
arc: A5 Q5
arc: A7 Q7
arc: B2 V01N0001
arc: B3 Q3
arc: B4 H00R0000
arc: B6 V01S0000
arc: CLK0 G_HPBX0000
arc: E1_H01E0101 Q3
arc: E1_H02E0301 Q3
arc: E1_H02E0401 Q6
arc: E1_H02E0601 Q4
arc: E1_H02E0701 Q5
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q4
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q4
arc: N1_V01N0101 Q7
arc: V01S0000 Q6
arc: V01S0100 Q6
word: SLICED.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1010101010100000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 0110011001101010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEA.K0.INIT 0000000000001010
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R3C66:PLC2
arc: E1_H02E0701 V02S0701
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 H02E0401
arc: N1_V02N0701 H01E0101
arc: S1_V02S0501 H02W0501
arc: V00B0000 V02N0201
arc: B0 V00T0000
arc: B1 Q1
arc: B2 H00L0000
arc: B3 Q3
arc: B4 H00R0000
arc: CLK0 G_HPBX0000
arc: E1_H02E0201 Q0
arc: E1_H02E0301 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: H00L0000 Q2
arc: H00R0000 Q4
arc: LSR0 H02E0501
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: N1_V02N0001 Q2
arc: N1_V02N0101 Q3
arc: N1_V02N0601 Q4
arc: V00T0000 Q0
word: SLICED.K1.INIT 0000000000001110
word: SLICED.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEA.K0.INIT 1100110011000000
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R3C67:PLC2
arc: E1_H02E0201 W1_H02E0701
arc: E3_H06E0303 N1_V01S0100
arc: H00L0100 H02W0101
arc: N1_V02N0601 W1_H02E0601
arc: V00B0000 W1_H02E0401
arc: W1_H02W0501 N1_V01S0100
arc: A0 F5
arc: A4 W1_H02E0701
arc: A5 F7
arc: A7 H02E0701
arc: B4 H02E0301
arc: C5 F4
arc: C7 W1_H02E0601
arc: CLK0 G_HPBX0000
arc: D0 V02N0001
arc: D4 H02E0201
arc: D7 V00B0000
arc: E1_H02E0101 Q3
arc: E1_H02E0501 F7
arc: E1_H02E0701 F5
arc: E3_H06E0003 Q3
arc: F0 F0_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: M3 H00L0100
arc: MUXCLK1 CLK0
arc: N1_V01N0001 F4
arc: N1_V01N0101 F4
arc: S1_V02S0001 F0
arc: S1_V02S0501 F5
arc: S1_V02S0701 F5
arc: V01S0100 F0
arc: W3_H06W0003 Q3
word: SLICEA.K0.INIT 0000000001010101
word: SLICEC.K0.INIT 0000000001000100
word: SLICEC.K1.INIT 0101111101011111
word: SLICED.K1.INIT 1010000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1

.tile R3C68:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 V01N0101
arc: H00L0100 S1_V02N0301
arc: H00R0100 H02E0701
arc: V00T0000 H02E0201
arc: A6 H02E0501
arc: B6 W1_H02E0301
arc: C6 V00T0000
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CLK0 G_HPBX0000
arc: D6 W1_H02E0201
arc: F6 F6_SLICE
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: M1 E1_H02W0001
arc: M3 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: V00B0000 F6
arc: W1_H02W0101 Q1
arc: W3_H06W0003 Q3
word: SLICED.K0.INIT 0010000000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET SET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R3C69:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0401 W1_H02E0101
arc: S1_V02S0101 W1_H02E0101
arc: V00T0000 V02N0601
arc: CE0 H02E0101
arc: CLK0 G_HPBX0000
arc: E1_H01E0001 Q1
arc: LSR0 V00T0000
arc: M1 H02E0001
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET SET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R3C70:PLC2
arc: E1_H02E0601 V02S0601
arc: N1_V02N0001 H06E0003
arc: S1_V02S0001 H06E0003
arc: V00B0100 V02S0301
arc: W1_H02W0001 H01E0001
arc: B0 H02E0101
arc: C0 H02E0401
arc: CLK0 G_HPBX0000
arc: D0 V00B0100
arc: E1_H02E0501 Q7
arc: F0 F0_SLICE
arc: H00L0000 Q0
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
word: SLICEA.K0.INIT 0000110011111100
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1

.tile R3C71:PLC2
arc: A0 H02E0501
arc: B0 E1_H01W0100
arc: C0 H02E0601
arc: CLK0 G_HPBX0100
arc: E1_H02E0001 Q0
arc: F0 F0_SLICE
arc: MUXCLK0 CLK0
word: SLICEA.K0.INIT 1100101011001010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.D0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R3C72:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: V00B0100 V02S0101
arc: A0 W1_H02E0501
arc: C0 E1_H01W0000
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: F0 F0_SLICE
arc: H01W0100 Q0
arc: MUXCLK0 CLK0
word: SLICEA.K0.INIT 1111000010101010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R3C73:PLC2
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0601 V02S0601
arc: N1_V02N0501 W3_H06E0303
arc: A0 V01N0101
arc: C0 V02S0601
arc: CLK0 G_HPBX0100
arc: D0 H02E0001
arc: F0 F0_SLICE
arc: H01W0000 Q0
arc: MUXCLK0 CLK0
word: SLICEA.K0.INIT 1010111110100000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R3C74:PLC2
arc: H00R0000 V02S0401
arc: B0 H02E0101
arc: C0 H02E0601
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: F0 F0_SLICE
arc: MUXCLK0 CLK0
arc: N1_V02N0001 Q0
word: SLICEA.K0.INIT 1100111111000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R3C76:PLC2
arc: N1_V02N0601 N1_V01S0000

.tile R3C77:PLC2
arc: N1_V02N0501 S1_V02N0401

.tile R41C80:PLC2
arc: N3_V06N0303 H06W0303

.tile R41C83:PLC2
arc: W3_H06W0303 E3_H06W0303

.tile R41C87:PLC2
arc: E1_H02E0701 V06S0203
arc: S3_V06S0303 N3_V06S0203

.tile R41C88:PLC2
arc: D6 V02N0601
arc: E1_H02E0601 F6
arc: F6 F6_SLICE
word: SLICED.K0.INIT 0000000011111111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1

.tile R42C88:PLC2
arc: N1_V02N0601 S1_V02N0301

.tile R43C88:PLC2
arc: S3_V06S0003 N3_V06S0303
arc: V01S0000 N3_V06S0103

.tile R44C52:PLC2
arc: N3_V06N0303 S3_V06N0303

.tile R44C58:PLC2
arc: N3_V06N0303 S3_V06N0203

.tile R44C70:PLC2
arc: N3_V06N0103 S3_V06N0103

.tile R44C76:PLC2
arc: N3_V06N0103 S3_V06N0003

.tile R44C77:PLC2
arc: N3_V06N0203 S3_V06N0203

.tile R44C79:PLC2
arc: N3_V06N0103 S3_V06N0103

.tile R44C87:PLC2
arc: E1_H02E0001 N3_V06S0003

.tile R44C88:PLC2
arc: E1_H02E0601 N1_V01S0000
arc: N1_V02N0301 S3_V06N0003
arc: N3_V06N0103 S3_V06N0003
arc: V01S0000 S3_V06N0103
arc: B7 V01S0000
arc: E1_H02E0501 F7
arc: F7 F7_SLICE
word: SLICED.K1.INIT 0011001100110011
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R47C87:PLC2
arc: S3_V06S0303 N3_V06S0303

.tile R49C88:PLC2
arc: S3_V06S0103 N3_V06S0003

.tile R4C47:PLC2
arc: N1_V02N0301 E1_H01W0100

.tile R4C48:PLC2
arc: H00L0100 V02S0301
arc: V00B0000 V02S0201
arc: V00B0100 V02S0301
arc: CE0 H00L0100
arc: CLK0 G_HPBX0000
arc: D0 Q0
arc: E1_H02E0601 Q4
arc: F0 F0_SLICE
arc: H01W0100 Q0
arc: LSR0 V00B0000
arc: M4 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR0
arc: N1_V01N0001 Q0
arc: N1_V02N0201 Q0
word: SLICEA.K0.INIT 0000000011111111
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET SET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R4C49:PLC2
arc: CLK0 G_HPBX0000
arc: E1_H02E0001 Q2
arc: M2 H02E0601
arc: MUXCLK1 CLK0
arc: N1_V02N0001 Q2
arc: N1_V02N0201 Q2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R4C50:PLC2
arc: N1_V02N0001 H02E0001
arc: V00T0000 V02S0601
arc: CLK0 G_HPBX0000
arc: E1_H02E0001 Q2
arc: E1_H02E0201 Q2
arc: M2 V00T0000
arc: MUXCLK1 CLK0
arc: N1_V02N0201 Q2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R4C51:PLC2
arc: N1_V02N0001 H02E0001
arc: N1_V02N0201 H02E0201

.tile R4C52:PLC2
arc: E1_H02E0401 N1_V01S0000
arc: N3_V06N0203 S1_V02N0701

.tile R4C53:PLC2
arc: CLK0 G_HPBX0000
arc: M6 H02E0401
arc: MUXCLK3 CLK0
arc: N1_V02N0401 Q6
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R4C65:PLC2
arc: N1_V02N0101 N1_V01S0100
arc: A2 E1_H02W0501
arc: CLK0 G_HPBX0000
arc: D0 Q0
arc: E1_H01E0001 F2
arc: E1_H02E0001 Q0
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: LSR1 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 Q0
arc: N1_V01N0101 F2
arc: N1_V02N0001 Q0
arc: N1_V02N0201 F2
arc: V00T0000 F2
word: SLICEB.K0.INIT 0101010101010101
word: SLICEA.K0.INIT 0000000011111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R4C66:PLC2
arc: H00R0100 H02W0501
arc: N1_V02N0001 H02E0001
arc: N1_V02N0201 H01E0001
arc: V00T0000 E1_H02W0201
arc: A0 V02S0501
arc: A2 V00T0000
arc: A4 V00B0000
arc: A5 Q5
arc: A6 H00R0000
arc: A7 Q7
arc: B3 Q3
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0000
arc: E1_H02E0301 Q3
arc: E1_H02E0401 Q6
arc: E1_H02E0501 Q7
arc: E1_H02E0601 Q4
arc: E1_H02E0701 Q5
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q6
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: V00B0000 Q4
word: SLICED.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1010101010100000
word: SLICEC.K1.INIT 1010101010100000
word: SLICEC.K0.INIT 1010101010100000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 0110011001101100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEA.K0.INIT 0000000000001010
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R4C67:PLC2
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0501 V02S0501
arc: H00R0100 V02S0701
arc: N1_V02N0001 E1_H01W0000
arc: V00B0000 V02S0001
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0501 V02S0501
arc: B0 V00T0000
arc: B1 Q1
arc: B2 H00L0000
arc: B3 Q3
arc: B4 H00R0000
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CLK0 G_HPBX0000
arc: E1_H01E0101 Q1
arc: E1_H02E0001 Q0
arc: E1_H02E0101 Q3
arc: E1_H02E0201 Q2
arc: E1_H02E0401 Q4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: H00L0000 Q2
arc: H00R0000 Q4
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: V00T0000 Q0
word: SLICED.K1.INIT 0000000000001110
word: SLICED.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEA.K0.INIT 1100110011000000
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R4C68:PLC2
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0701 W1_H02E0601
arc: H00R0100 H02E0501
arc: A2 F7
arc: A3 W1_H02E0701
arc: A6 W1_H02E0501
arc: A7 W1_H02E0501
arc: B2 W1_H02E0301
arc: B4 H02E0101
arc: B6 H01E0101
arc: B7 H01E0101
arc: C2 W1_H02E0601
arc: C3 F4
arc: C4 H02E0401
arc: C6 W1_H02E0401
arc: C7 W1_H02E0401
arc: CE0 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 Q0
arc: D2 V00T0100
arc: D3 V01S0100
arc: D4 H02E0201
arc: D6 H02E0001
arc: D7 H02E0001
arc: E1_H01E0001 F3
arc: E1_H01E0101 F7
arc: E1_H02E0001 Q0
arc: E1_H02E0401 F4
arc: E1_H02E0601 F6
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F2
arc: LSR1 H02E0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0101 F2
arc: S1_V02S0201 F2
arc: V00T0100 F3
arc: V01S0100 Q0
arc: W1_H02W0201 Q0
word: SLICEC.K0.INIT 0000000000110000
word: SLICEA.K0.INIT 0000000011111111
word: SLICED.K0.INIT 0000000000100000
word: SLICED.K1.INIT 0000000100000000
word: SLICEB.K1.INIT 0101000000000000
word: SLICEB.K0.INIT 0111111111111111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R4C69:PLC2
arc: H00L0100 V02S0101
arc: H00R0000 H02E0401
arc: H00R0100 H02E0701
arc: N1_V02N0501 S1_V02N0501
arc: V00B0000 H02E0601
arc: V00B0100 N1_V02S0101
arc: V00T0000 H02E0001
arc: A0 V02N0701
arc: A1 H01E0001
arc: A3 F7
arc: A4 H02E0701
arc: A7 H02E0701
arc: B0 H02W0301
arc: B1 H02E0301
arc: B4 H02E0301
arc: B7 H02E0301
arc: C0 H00L0100
arc: C1 H00R0100
arc: C3 H02E0601
arc: C4 H01E0001
arc: C7 V00T0000
arc: CLK0 G_HPBX0000
arc: D0 V00B0100
arc: D1 H01E0101
arc: D3 H00R0000
arc: D4 V00B0000
arc: D7 H02E0201
arc: E1_H02E0001 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: MUXCLK0 CLK0
arc: N1_V02N0601 F4
arc: S1_V02S0101 F1
arc: S1_V02S0301 F3
arc: V01S0100 F4
word: SLICEA.K0.INIT 1001111110010000
word: SLICEC.K0.INIT 1000000000000000
word: SLICED.K1.INIT 0000001000000000
word: SLICEB.K1.INIT 1010000000000000
word: SLICEA.K1.INIT 1111110111111111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R4C70:PLC2
arc: W1_H02W0301 N1_V02S0301
arc: B0 N1_V02S0301
arc: C5 V02S0001
arc: CLK0 G_HPBX0000
arc: E1_H02E0001 Q0
arc: F0 F0_SLICE
arc: F5 F5_SLICE
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: V00B0100 F5
word: SLICEC.K1.INIT 0000111100001111
word: SLICEA.K0.INIT 0011001100110011
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R4C71:PLC2
arc: E1_H02E0001 W1_H02E0001

.tile R4C72:PLC2
arc: CLK0 G_HPBX0000
arc: E1_H02E0301 Q1
arc: E1_H02E0701 Q5
arc: M1 H02E0001
arc: M5 W1_H02E0001
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R4C73:PLC2
arc: H00L0100 H02E0301
arc: V00B0100 H02E0701
arc: V00T0100 N1_V02S0501
arc: CLK0 G_HPBX0100
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M5 H00L0100
arc: M6 V00B0100
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q6
arc: N1_V02N0701 Q5
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R50C52:PLC2
arc: N3_V06N0303 S3_V06N0203

.tile R50C58:PLC2
arc: N3_V06N0203 S3_V06N0203

.tile R50C70:PLC2
arc: N3_V06N0103 S3_V06N0103

.tile R50C76:PLC2
arc: N3_V06N0003 S3_V06N0003

.tile R50C77:PLC2
arc: N3_V06N0203 S3_V06N0103

.tile R50C79:PLC2
arc: N3_V06N0103 S3_V06N0103

.tile R50C88:PLC2
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0003

.tile R53C87:PLC2
arc: S3_V06S0303 N3_V06S0303

.tile R55C88:PLC2
arc: S3_V06S0203 N3_V06S0103

.tile R56C52:PLC2
arc: N3_V06N0203 S3_V06N0103

.tile R56C58:PLC2
arc: N3_V06N0203 S3_V06N0203

.tile R56C70:PLC2
arc: N3_V06N0103 S3_V06N0103

.tile R56C76:PLC2
arc: N3_V06N0003 S3_V06N0003

.tile R56C77:PLC2
arc: N3_V06N0103 S3_V06N0003

.tile R56C79:PLC2
arc: N3_V06N0103 S3_V06N0003

.tile R56C88:PLC2
arc: N3_V06N0003 S3_V06N0303

.tile R59C87:PLC2
arc: S3_V06S0003 N3_V06S0303

.tile R5C2:PLC2
arc: W1_H02W0701 V06S0203

.tile R5C41:PLC2
arc: E3_H06E0003 V06S0003

.tile R5C47:PLC2
arc: E3_H06E0003 W3_H06E0003

.tile R5C53:PLC2
arc: E3_H06E0003 W3_H06E0003

.tile R5C59:PLC2
arc: E3_H06E0103 W3_H06E0003

.tile R5C64:PLC2
arc: S1_V02S0601 S3_V06N0303

.tile R5C65:PLC2
arc: E1_H02E0201 W3_H06E0103

.tile R5C67:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0201 W1_H02E0201

.tile R5C68:PLC2
arc: CE1 V02S0201
arc: CLK0 G_HPBX0000
arc: LSR0 H02W0501
arc: M3 H02E0201
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: N1_V02N0301 Q3
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R5C69:PLC2
arc: H00L0100 V02S0101
arc: V00B0100 V02S0301
arc: W1_H02W0501 N1_V01S0100
arc: CE2 H00L0100
arc: CLK0 G_HPBX0000
arc: LSR0 V00B0100
arc: M5 W1_H02E0001
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR0
arc: N1_V02N0701 Q5
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET SET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R5C70:PLC2
arc: S1_V02S0601 S3_V06N0303

.tile R5C77:PLC2
arc: N1_V02N0401 S1_V02N0101

.tile R61C88:PLC2
arc: S3_V06S0203 N3_V06S0203

.tile R62C52:PLC2
arc: N3_V06N0103 S3_V06N0103

.tile R62C58:PLC2
arc: N3_V06N0203 S3_V06N0103

.tile R62C70:PLC2
arc: N3_V06N0103 S3_V06N0003

.tile R62C76:PLC2
arc: N3_V06N0003 S3_V06N0303

.tile R62C77:PLC2
arc: N3_V06N0003 E3_H06W0003

.tile R62C79:PLC2
arc: N3_V06N0003 S3_V06N0303

.tile R62C83:PLC2
arc: W3_H06W0003 E3_H06W0303

.tile R62C88:PLC2
arc: N3_V06N0303 S3_V06N0203

.tile R65C87:PLC2
arc: S3_V06S0003 N3_V06S0003

.tile R67C88:PLC2
arc: S1_V02S0701 N3_V06S0203

.tile R68C52:PLC2
arc: N3_V06N0103 E3_H06W0103

.tile R68C58:PLC2
arc: N3_V06N0103 E3_H06W0103
arc: W3_H06W0103 E3_H06W0103

.tile R68C64:PLC2
arc: W3_H06W0103 E3_H06W0003

.tile R68C70:PLC2
arc: N3_V06N0003 E3_H06W0003
arc: W3_H06W0003 E3_H06W0003

.tile R68C76:PLC2
arc: N3_V06N0303 E3_H06W0303
arc: W3_H06W0003 E3_H06W0303

.tile R68C79:PLC2
arc: N3_V06N0303 H06W0303

.tile R68C82:PLC2
arc: W3_H06W0303 E3_H06W0203

.tile R68C87:PLC2
arc: E1_H02E0001 V06S0003

.tile R68C88:PLC2
arc: E1_H02E0701 V02S0701
arc: C1 F4
arc: D4 E1_H01W0100
arc: E1_H02E0301 F1
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: N3_V06N0203 F4
arc: W3_H06W0203 F4
word: SLICEC.K0.INIT 0000000011111111
word: SLICEA.K1.INIT 0000111100001111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.D1MUX 1

.tile R6C52:PLC2
arc: N1_V02N0701 E3_H06W0203

.tile R6C58:PLC2
arc: W3_H06W0203 E3_H06W0203

.tile R6C64:PLC2
arc: V00B0100 V02N0101
arc: V00T0100 H02W0101
arc: CLK0 G_HPBX0200
arc: LSR0 V00T0100
arc: M4 V00B0100
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR0
arc: W3_H06W0203 Q4
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R6C65:PLC2
arc: E3_H06E0103 S3_V06N0103
arc: S1_V02S0601 V01N0001
arc: W1_H02W0101 S3_V06N0103

.tile R6C67:PLC2
arc: E1_H02E0301 S3_V06N0003

.tile R6C68:PLC2
arc: S1_V02S0101 S3_V06N0103

.tile R6C69:PLC2
arc: H00L0000 V02N0001
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 V01N0001
arc: S1_V02S0601 S3_V06N0303
arc: V00T0100 E1_H02W0101
arc: V01S0100 S3_V06N0303
arc: CLK0 G_HPBX0200
arc: LSR1 V00T0100
arc: M5 H00L0000
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR1
arc: N1_V02N0501 Q5
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R6C71:PLC2
arc: W1_H02W0101 W3_H06E0103

.tile R6C72:PLC2
arc: S1_V02S0401 V01N0001

.tile R7C57:PLC2
arc: S1_V02S0301 N3_V06S0003

.tile R7C58:PLC2
arc: S1_V02S0001 N3_V06S0003

.tile R7C59:PLC2
arc: E1_H02E0301 N3_V06S0003
arc: H00R0000 S1_V02N0401
arc: S1_V02S0001 S3_V06N0003
arc: V00B0000 V02N0201
arc: V00T0000 S1_V02N0601
arc: A4 V00T0000
arc: A6 H00R0000
arc: B0 V00B0000
arc: B2 V02N0101
arc: B3 Q3
arc: B5 S1_V02N0501
arc: B7 S1_V02N0701
arc: CE1 E1_H02W0101
arc: CLK0 G_HPBX0200
arc: F3 F3_SLICE
arc: LSR0 H02W0501
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: S1_V02S0301 Q3
word: SLICED.K1.INIT 0011001100110000
word: SLICED.K0.INIT 0101010101010000
word: SLICEC.K1.INIT 0011001100110000
word: SLICEC.K0.INIT 0101010101010000
word: SLICEB.K1.INIT 0011001100110000
word: SLICEB.K0.INIT 0011001100110000
word: SLICEA.K1.INIT 1111111111111111
word: SLICEA.K0.INIT 0000000000001100
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R7C60:PLC2
arc: H00L0000 S1_V02N0201
arc: H00R0000 S1_V02N0401
arc: S1_V02S0001 N3_V06S0003
arc: V00B0000 S1_V02N0001
arc: V00T0000 S1_V02N0601
arc: W1_H02W0501 E1_H02W0401
arc: B0 V00B0000
arc: B1 S1_V02N0101
arc: B2 H00L0000
arc: B3 S1_V02N0301
arc: B4 H00R0000
arc: B5 S1_V02N0501
arc: B6 V00T0000
arc: B7 S1_V02N0701
word: SLICED.K1.INIT 0011001100110000
word: SLICED.K0.INIT 1001100110011010
word: SLICEC.K1.INIT 0011001100110000
word: SLICEC.K0.INIT 0011001100110000
word: SLICEB.K1.INIT 0011001100110000
word: SLICEB.K0.INIT 0011001100110000
word: SLICEA.K1.INIT 0011001100110000
word: SLICEA.K0.INIT 0011001100110000
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1

.tile R7C61:PLC2
arc: H00L0000 S1_V02N0001
arc: H00R0000 S1_V02N0601
arc: S1_V02S0301 W1_H02E0301
arc: V00B0000 S1_V02N0201
arc: V00T0000 S1_V02N0401
arc: W1_H02W0101 E1_H02W0101
arc: B0 V00B0000
arc: B1 S1_V02N0301
arc: B2 H00L0000
arc: B3 S1_V02N0101
arc: B4 H00R0000
arc: B5 S1_V02N0701
arc: B6 V00T0000
arc: B7 S1_V02N0501
word: SLICED.K1.INIT 0011001100110000
word: SLICED.K0.INIT 0011001100110000
word: SLICEC.K1.INIT 0011001100110000
word: SLICEC.K0.INIT 0011001100110000
word: SLICEB.K1.INIT 0011001100110000
word: SLICEB.K0.INIT 0011001100110000
word: SLICEA.K1.INIT 0011001100110000
word: SLICEA.K0.INIT 0011001100110000
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1

.tile R7C62:PLC2
arc: H00L0000 S1_V02N0201
arc: H00R0000 S1_V02N0601
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0301 S3_V06N0003
arc: V00B0000 S1_V02N0001
arc: W1_H02W0401 S1_V02N0401
arc: A0 H00L0000
arc: A2 V00B0000
arc: A6 V02N0301
arc: B1 S1_V02N0301
arc: B3 S1_V02N0101
arc: B4 H00R0000
arc: B5 S1_V02N0501
arc: B7 S1_V02N0701
word: SLICED.K1.INIT 0011001100110000
word: SLICED.K0.INIT 0101010101010000
word: SLICEC.K1.INIT 0011001100110000
word: SLICEC.K0.INIT 0011001100110000
word: SLICEB.K1.INIT 0011001100110000
word: SLICEB.K0.INIT 0101010101010000
word: SLICEA.K1.INIT 0011001100110000
word: SLICEA.K0.INIT 0101010101010000
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1

.tile R7C63:PLC2
arc: E1_H02E0101 E3_H06W0103
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0301 E1_H01W0100
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0501 E1_H02W0501
arc: V00B0000 S1_V02N0001
arc: W1_H02W0101 S1_V02N0101
arc: B0 V00B0000
arc: B1 S1_V02N0301
arc: F2 F2_SLICE
arc: H01W0000 F2
arc: S3_V06S0103 F2
word: SLICEB.K1.INIT 0000000000001110
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0011001100110000
word: SLICEA.K0.INIT 0011001100110000
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1

.tile R7C64:PLC2
arc: H00R0000 V02N0601
arc: N1_V02N0101 H02E0101
arc: V00B0100 V02N0101
arc: V00T0000 N1_V02S0601
arc: A5 E1_H01W0000
arc: B5 V01S0000
arc: C0 N1_V02S0601
arc: C1 N1_V02S0601
arc: C2 N1_V02S0601
arc: C3 N1_V02S0601
arc: C4 V00T0000
arc: C5 V00T0100
arc: C7 V01N0101
arc: CE0 S1_V02N0201
arc: CE1 S1_V02N0201
arc: CE2 S1_V02N0601
arc: CE3 S1_V02N0601
arc: CLK0 G_HPBX0200
arc: D0 V02N0201
arc: D1 V00B0100
arc: D2 H00R0000
arc: D3 V02N0001
arc: D4 V01N0001
arc: D5 E1_H01W0100
arc: D7 N1_V02S0601
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q7
arc: H01W0100 Q2
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: S1_V02S0101 Q3
arc: S1_V02S0201 Q0
arc: S1_V02S0301 Q1
arc: S1_V02S0501 F5
arc: S1_V02S0601 Q4
arc: S1_V02S0701 Q7
arc: V00T0100 Q1
arc: V01S0000 Q0
arc: V01S0100 Q2
word: SLICEC.K1.INIT 0000000000000001
word: SLICEA.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 1111000000000000
word: SLICEB.K0.INIT 1111000000000000
word: SLICED.K1.INIT 1111000000000000
word: SLICEB.K1.INIT 1111000000000000
word: SLICEC.K0.INIT 1111000000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1

.tile R7C65:PLC2
arc: E1_H02E0501 S3_V06N0303
arc: H00R0100 V02N0701
arc: N1_V01N0001 S3_V06N0003
arc: S1_V02S0701 E1_H01W0100
arc: V00B0100 V02N0301
arc: V00T0000 V02S0601
arc: W1_H02W0301 S3_V06N0003
arc: A0 V02N0501
arc: A1 V02N0501
arc: A2 V02N0501
arc: A3 V02N0501
arc: B0 V01N0001
arc: B4 V02N0501
arc: B5 V02N0501
arc: B6 V02N0501
arc: CE0 V02N0201
arc: CE1 V02N0201
arc: CE2 V02N0601
arc: CE3 V02N0601
arc: CLK0 G_HPBX0200
arc: D1 V02N0001
arc: D2 V00B0100
arc: D3 S1_V02N0201
arc: D4 V00B0000
arc: D5 V02N0401
arc: D6 H00R0100
arc: E1_H01E0001 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q5
arc: H01W0100 Q6
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: S1_V02S0001 Q2
arc: S1_V02S0101 Q3
arc: S1_V02S0201 Q0
arc: S1_V02S0301 Q1
arc: V00B0000 Q4
arc: V01S0000 Q0
arc: V01S0100 Q6
arc: W1_H02W0401 Q4
arc: W1_H02W0501 Q5
word: SLICEC.K1.INIT 1100110000000000
word: SLICED.K0.INIT 1100110000000000
word: SLICEB.K0.INIT 1010101000000000
word: SLICEB.K1.INIT 1010101000000000
word: SLICEA.K0.INIT 1000100010001000
word: SLICEA.K1.INIT 1010101000000000
word: SLICEC.K0.INIT 0011001111111111
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1

.tile R7C66:PLC2
arc: H00R0100 S1_V02N0701
arc: V00B0100 V02N0301
arc: A1 H01E0001
arc: A2 V02N0501
arc: B1 E1_H01W0100
arc: C1 E1_H01W0000
arc: C2 V02N0601
arc: CE1 H00R0100
arc: CLK0 G_HPBX0200
arc: D1 S1_V02N0201
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: H01W0100 Q2
arc: LSR0 H02E0501
arc: M0 V00B0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: S1_V02S0001 Q2
arc: S1_V02S0201 F0
word: SLICEB.K0.INIT 1010000010100000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000001
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R7C67:PLC2
arc: H00R0100 S1_V02N0701
arc: A1 S1_V02N0501
arc: B0 V02N0101
arc: CE0 H00R0100
arc: CLK0 G_HPBX0200
arc: D0 S1_V02N0001
arc: D1 V02N0201
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: H01W0000 Q0
arc: H01W0100 Q1
arc: LSR1 H02W0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: S1_V02S0001 Q0
arc: S1_V02S0301 Q1
word: SLICEA.K0.INIT 1100110000000000
word: SLICEA.K1.INIT 1010101000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1

.tile R7C68:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0501 V01N0101
arc: W1_H02W0501 S1_V02N0501

.tile R7C69:PLC2
arc: H00L0000 H02W0201
arc: S1_V02S0501 E1_H02W0501
arc: A0 V02N0701
arc: A2 H02E0501
arc: A3 V01N0101
arc: B0 S1_V02N0301
arc: B2 V01N0001
arc: B3 V02S0301
arc: C0 S1_V02N0401
arc: C2 H00L0100
arc: C3 N1_V01S0100
arc: CE0 H02E0101
arc: CE1 H02E0101
arc: CLK0 G_HPBX0200
arc: D0 V02S0001
arc: D2 V02S0001
arc: D3 E1_H02W0001
arc: E1_H02E0501 Q5
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: H00L0100 F3
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: M5 H00L0000
arc: M7 H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q5
arc: N1_V02N0001 Q0
arc: S1_V02S0701 Q7
arc: S3_V06S0203 Q7
arc: V01S0000 Q7
arc: V01S0100 Q5
arc: W3_H06W0103 Q2
word: SLICEB.K1.INIT 0001001101011111
word: SLICEB.K0.INIT 1011111100111111
word: SLICEA.K0.INIT 1011111100111111
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R7C70:PLC2
arc: S1_V02S0501 H02E0501
arc: S1_V02S0601 N1_V02S0601
arc: W1_H02W0201 N3_V06S0103

.tile R7C71:PLC2
arc: E1_H02E0501 S3_V06N0303
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0601 S3_V06N0303
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0501 S3_V06N0303

.tile R7C72:PLC2
arc: H00R0000 V02S0401
arc: N1_V01N0001 N3_V06S0003
arc: CLK0 G_HPBX0200
arc: LSR1 H02E0501
arc: M5 H00R0000
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR1
arc: V01S0000 Q5
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R7C75:PLC2
arc: S1_V02S0501 N3_V06S0303

.tile R7C77:PLC2
arc: N1_V02N0101 S3_V06N0103
arc: S1_V02S0501 S3_V06N0303

.tile R8C41:PLC2
arc: E3_H06E0003 N3_V06S0003

.tile R8C47:PLC2
arc: E3_H06E0103 W3_H06E0003

.tile R8C52:PLC2
arc: N3_V06N0003 S3_V06N0303

.tile R8C53:PLC2
arc: E3_H06E0103 W3_H06E0103
arc: S3_V06S0103 W3_H06E0103

.tile R8C55:PLC2
arc: S3_V06S0003 N3_V06S0003

.tile R8C57:PLC2
arc: E1_H02E0301 V02S0301
arc: N3_V06N0203 E3_H06W0203

.tile R8C58:PLC2
arc: N3_V06N0103 S3_V06N0103
arc: S1_V02S0201 N3_V06S0103
arc: S3_V06S0003 E1_H01W0000

.tile R8C59:PLC2
arc: E3_H06E0103 W3_H06E0103
arc: H00L0100 W1_H02E0301
arc: H01W0000 W3_H06E0103
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 W3_H06E0103
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0301 E1_H02W0301
arc: V00B0000 V02S0001
arc: CLK0 G_HPBX0200
arc: E3_H06E0203 Q7
arc: E3_H06E0303 Q5
arc: LSR1 V00B0000
arc: M5 H02W0001
arc: M7 H00L0100
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: S3_V06S0303 Q5
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R8C60:PLC2
arc: V00B0000 E1_H02W0401
arc: W1_H02W0001 V02S0001
arc: CE0 E1_H02W0101
arc: CLK0 G_HPBX0200
arc: D0 Q0
arc: F0 F0_SLICE
arc: H01W0100 Q0
arc: LSR0 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
word: SLICEA.K0.INIT 0000000011111111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1

.tile R8C61:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: V00B0100 V02S0301
arc: W1_H02W0301 N3_V06S0003
arc: CLK0 G_HPBX0200
arc: E3_H06E0303 Q6
arc: LSR0 H02W0301
arc: M6 V00B0100
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R8C62:PLC2
arc: E1_H02E0301 E3_H06W0003
arc: N1_V02N0301 V01N0101
arc: V00B0000 S1_V02N0201
arc: V00B0100 E1_H02W0701
arc: V00T0000 H02E0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 V02N0401
arc: A0 E1_H02W0701
arc: A4 V00B0000
arc: B0 S1_V02N0301
arc: B4 E1_H02W0301
arc: B5 E1_H02W0301
arc: C4 E1_H01E0101
arc: C5 E1_H01E0101
arc: CLK0 G_HPBX0200
arc: D0 V02S0001
arc: D4 S1_V02N0601
arc: D5 S1_V02N0401
arc: E1_H01E0101 F0
arc: F0 F0_SLICE
arc: F4 F5C_SLICE
arc: LSR0 V00B0100
arc: M0 V00T0000
arc: M4 E1_H02W0401
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N3_V06N0003 Q0
arc: S3_V06S0203 F4
word: SLICEA.K0.INIT 0000000010001000
word: SLICEC.K0.INIT 1111111011111111
word: SLICEC.K1.INIT 1111110011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R8C63:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: H00L0000 E1_H02W0201
arc: H00L0100 H02E0301
arc: H00R0000 V02S0401
arc: H00R0100 V02N0501
arc: V00B0000 V02N0201
arc: V00T0000 V02N0401
arc: A0 H00L0000
arc: A4 V00T0000
arc: A5 V00B0000
arc: B2 H00R0000
arc: B3 H02W0101
arc: B6 V02S0501
arc: B7 E1_H02W0101
arc: CLK0 G_HPBX0200
arc: E1_H01E0101 F3
arc: E1_H02E0401 F6
arc: E1_H02E0701 F7
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR1 E1_H02W0301
arc: M1 H00R0100
arc: M3 H00L0100
arc: M7 H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR1
arc: N3_V06N0003 Q3
arc: N3_V06N0103 Q1
arc: S1_V02S0701 F5
arc: V01S0000 F4
arc: W3_H06W0203 Q7
word: SLICED.K1.INIT 0011001100111100
word: SLICED.K0.INIT 0011001100111100
word: SLICEC.K1.INIT 0101010101011010
word: SLICEC.K0.INIT 0101010101011010
word: SLICEB.K1.INIT 0011001100111100
word: SLICEB.K0.INIT 1001100110011100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEA.K0.INIT 0000000000001010
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R8C64:PLC2
arc: E1_H02E0501 V06N0303
arc: E1_H02E0601 V06N0303
arc: H00L0000 V02S0201
arc: H00R0000 V02S0601
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0501 H01E0101
arc: V00B0000 V02N0001
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 H01E0001
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 V02N0401
arc: W1_H02W0701 V02N0701
arc: A0 H00L0000
arc: A4 N1_V01S0100
arc: A6 H00R0000
arc: B1 V02S0301
arc: B2 V02S0101
arc: B3 V01N0001
arc: B5 V02S0701
arc: B7 V02N0501
arc: CLK0 G_HPBX0200
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 H02W0301
arc: M2 V00B0000
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: N1_V01N0001 F6
arc: N1_V01N0101 F5
arc: N1_V02N0001 F2
arc: N1_V02N0101 F1
arc: N1_V02N0201 F0
arc: N1_V02N0601 F4
arc: N3_V06N0103 Q2
arc: V01S0000 F7
arc: V01S0100 F3
word: SLICED.K0.INIT 0101010101011010
word: SLICEC.K1.INIT 0011001100111100
word: SLICEC.K0.INIT 0101010101011010
word: SLICEB.K1.INIT 0011001100111100
word: SLICEB.K0.INIT 0011001100111100
word: SLICEA.K1.INIT 0011001100111100
word: SLICEA.K0.INIT 0101010101011010
word: SLICED.K1.INIT 0011001100111100
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R8C65:PLC2
arc: E1_H02E0101 V01N0101
arc: E1_H02E0301 V02S0301
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 V02S0001
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0201 V01N0001
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 W1_H02E0701
arc: S1_V02S0101 E1_H01W0100
arc: V00B0000 V02N0001
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0301 S1_V02N0301
arc: A4 V02S0101
arc: B0 V00B0000
arc: B1 V02N0301
arc: B2 S1_V02N0101
arc: B3 H00L0000
arc: B5 N1_V01S0000
arc: B6 V02N0701
arc: B7 V02S0701
arc: E1_H01E0001 F6
arc: E1_H02E0501 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F1
arc: H01W0100 F0
arc: N1_V01N0001 F5
arc: N1_V02N0301 F3
arc: S1_V02S0201 F2
arc: V01S0000 F4
word: SLICEC.K0.INIT 0101010101011010
word: SLICEC.K1.INIT 0011001100111100
word: SLICED.K0.INIT 0011001100111100
word: SLICED.K1.INIT 0011001100111100
word: SLICEA.K0.INIT 0011001100111100
word: SLICEA.K1.INIT 0011001100111100
word: SLICEB.K0.INIT 0011001100111100
word: SLICEB.K1.INIT 0011001100111100
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R8C66:PLC2
arc: H00R0000 V02N0601
arc: N1_V02N0301 V01N0101
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 W1_H02E0601
arc: S1_V02S0001 H01E0001
arc: V00B0000 V02N0201
arc: B0 V02N0101
arc: B1 V01N0001
arc: B2 S1_V02N0101
arc: B3 V02N0301
arc: B4 H00R0000
arc: B5 H02E0101
arc: B6 H02E0301
arc: B7 V00B0000
arc: E1_H01E0001 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: H01W0100 F0
arc: S1_V02S0101 F3
arc: S1_V02S0201 F2
arc: S1_V02S0501 F5
arc: S1_V02S0601 F4
arc: V01S0000 F1
word: SLICEA.K0.INIT 0011001100111100
word: SLICEA.K1.INIT 0011001100111100
word: SLICEB.K0.INIT 0011001100111100
word: SLICEB.K1.INIT 0011001100111100
word: SLICEC.K0.INIT 0011001100111100
word: SLICEC.K1.INIT 0011001100111100
word: SLICED.K0.INIT 0011001100111100
word: SLICED.K1.INIT 0011001100111100
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R8C67:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 W3_H06E0303
arc: E3_H06E0003 W3_H06E0303
arc: S1_V02S0601 H01E0001
arc: S3_V06S0003 N3_V06S0003
arc: V00B0000 V02S0001
arc: B0 V02S0301
arc: B1 V00B0000
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: N1_V02N0101 F1
arc: N1_V02N0201 F0
word: SLICEA.K0.INIT 0011001100111100
word: SLICEA.K1.INIT 0011001100111100
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000001110
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R8C68:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: H00L0000 S1_V02N0001
arc: H00R0100 H02E0501
arc: S1_V02S0501 H06E0303
arc: S3_V06S0103 H06E0103
arc: V00B0000 H02E0601
arc: V00T0000 H02W0001
arc: A0 H02W0501
arc: A7 H00L0000
arc: B0 H02W0301
arc: B7 V00B0100
arc: C0 E1_H01W0000
arc: C7 E1_H02W0601
arc: CE0 S1_V02N0201
arc: CE1 V02N0201
arc: CE3 V02N0601
arc: CLK0 G_HPBX0200
arc: D0 V01S0100
arc: D7 S1_V02N0601
arc: E1_H02E0401 Q6
arc: F0 F0_SLICE
arc: F7 F7_SLICE
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M3 H00R0100
arc: M6 V00B0000
arc: M7 H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q3
arc: V00B0100 Q7
arc: V01S0100 F7
arc: W3_H06W0003 Q0
word: SLICED.K1.INIT 0000011101110111
word: SLICEA.K0.INIT 1000111111111111
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R8C69:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 W1_H02E0601
arc: H00L0000 W1_H02E0201
arc: H00L0100 E1_H02W0301
arc: H00R0000 H02W0401
arc: H00R0100 H02W0501
arc: N1_V02N0701 V01N0101
arc: S1_V02S0001 N1_V01S0000
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0401 N1_V01S0000
arc: V00T0000 N1_V02S0401
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0301 S1_V02N0301
arc: A0 E1_H01E0001
arc: A3 S1_V02N0701
arc: A4 V00B0000
arc: B0 V01N0001
arc: B3 E1_H01W0100
arc: B4 W1_H02E0101
arc: C0 S1_V02N0401
arc: C3 H02E0401
arc: C4 V00T0100
arc: CE0 H02E0101
arc: CE1 H00R0000
arc: CE2 V02N0601
arc: CE3 H00R0100
arc: CLK0 G_HPBX0200
arc: D0 E1_H02W0001
arc: D3 S1_V02N0001
arc: D4 N1_V02S0601
arc: E1_H01E0001 Q4
arc: F0 F0_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: H01W0000 F4
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: M2 W1_H02E0601
arc: M3 W1_H02E0201
arc: M4 V00T0000
arc: M5 H00L0000
arc: M6 E1_H02W0401
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F3
arc: N1_V01N0101 Q2
arc: V00B0000 Q6
arc: V00T0100 Q3
arc: V01S0100 Q7
arc: W1_H02W0501 Q5
arc: W3_H06W0003 Q0
word: SLICEB.K1.INIT 0000011101110111
word: SLICEC.K0.INIT 0000011101110111
word: SLICEA.K0.INIT 1011001111111111
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R8C70:PLC2
arc: H00L0000 V02N0001
arc: H00R0000 H02E0601
arc: H00R0100 V02S0501
arc: N3_V06N0003 S3_V06N0303
arc: S1_V02S0001 H06E0003
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 V06N0303
arc: A4 N1_V01N0101
arc: B4 V02N0501
arc: C4 V01N0101
arc: CE0 S1_V02N0201
arc: CE1 V02N0201
arc: CE2 V02S0601
arc: CE3 H00L0000
arc: CLK0 G_HPBX0200
arc: D4 H02E0001
arc: E1_H01E0001 F4
arc: E1_H01E0101 Q1
arc: F4 F4_SLICE
arc: H01W0100 Q3
arc: LSR0 H02E0501
arc: LSR1 H02W0501
arc: M1 E1_H02W0001
arc: M3 H00R0000
arc: M5 H00R0100
arc: M6 H02W0401
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q5
arc: W1_H02W0601 Q6
word: SLICEC.K0.INIT 0001010100111111
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R8C71:PLC2
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0701 N1_V01S0100
arc: E3_H06E0203 W3_H06E0103
arc: H00L0000 E1_H02W0201
arc: H00R0100 V02N0701
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0201 E1_H02W0201
arc: V00T0000 V02S0601
arc: W1_H02W0001 H01E0001
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0501 N1_V01S0100
arc: A0 F7
arc: A7 V02N0101
arc: B0 W1_H02E0301
arc: B7 V00B0100
arc: C0 V02N0401
arc: C7 H02W0601
arc: CE0 S1_V02N0201
arc: CE1 V02N0201
arc: CE2 S1_V02N0601
arc: CE3 H00R0100
arc: CLK0 G_HPBX0200
arc: D0 H01E0101
arc: D7 E1_H02W0001
arc: E1_H02E0001 Q0
arc: E1_H02E0101 Q3
arc: E1_H02E0501 Q5
arc: F0 F0_SLICE
arc: F7 F7_SLICE
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M3 E1_H02W0201
arc: M5 H00L0000
arc: M7 H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: V00B0100 Q7
word: SLICED.K1.INIT 0001001101011111
word: SLICEA.K0.INIT 1101111101011111
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R8C72:PLC2
arc: H00L0000 S1_V02N0001
arc: S1_V02S0201 N1_V01S0000
arc: V00B0100 H02E0701
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0601 S1_V02N0601
arc: A0 H02E0501
arc: A2 V00B0000
arc: B0 V02N0101
arc: B2 H02E0101
arc: C0 H00L0000
arc: C2 S1_V02N0601
arc: CE0 S1_V02N0201
arc: CE2 V02N0601
arc: CLK0 G_HPBX0200
arc: D0 F2
arc: D2 H02W0001
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: H01W0000 Q0
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: M4 E1_H02W0401
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR1
arc: V00B0000 Q4
word: SLICEB.K0.INIT 0001001101011111
word: SLICEA.K0.INIT 1011001111111111
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R8C73:PLC2
arc: V00T0000 W1_H02E0001
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0201 E1_H02W0701
arc: CLK0 G_HPBX0200
arc: LSR0 W1_H02E0301
arc: LSR1 W1_H02E0301
arc: M0 V00T0000
arc: M6 W1_H02E0401
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR3 LSR1
arc: N3_V06N0003 Q0
arc: N3_V06N0303 Q6
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R8C74:PLC2
arc: W1_H02W0401 E1_H01W0000

.tile R8C75:PLC2
arc: H00R0100 V02S0501
arc: CLK0 G_HPBX0200
arc: H01W0000 Q7
arc: LSR1 E1_H02W0501
arc: M7 H00R0100
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
arc: W1_H02W0701 Q7
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R8C76:PLC2
arc: N3_V06N0103 S3_V06N0003

.tile R8C77:PLC2
arc: E3_H06E0203 W3_H06E0203
arc: W1_H02W0501 V02N0501

.tile R8C79:PLC2
arc: N3_V06N0103 S3_V06N0003

.tile R8C83:PLC2
arc: E3_H06E0303 W3_H06E0203

.tile R9C58:PLC2
arc: H00L0000 N1_V02S0001
arc: V00B0100 V02N0301
arc: CLK0 G_HPBX0200
arc: E3_H06E0103 Q1
arc: LSR1 V00B0100
arc: M1 H00L0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R9C59:PLC2
arc: A4 V00B0000
arc: A5 Q5
arc: A6 H00R0000
arc: A7 Q7
arc: B0 V02S0301
arc: B2 V02S0101
arc: B3 N1_V02S0301
arc: CE2 E1_H02W0101
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0200
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q6
arc: LSR0 E1_H02W0301
arc: LSR1 E1_H02W0301
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V02N0401 Q6
arc: N1_V02N0501 Q5
arc: N1_V02N0601 Q4
arc: N1_V02N0701 Q7
arc: V00B0000 Q4
word: SLICED.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1010101010100000
word: SLICEC.K1.INIT 1010101010100000
word: SLICEC.K0.INIT 1010101010100000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 0110011001101010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEA.K0.INIT 0000000000001100
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R9C60:PLC2
arc: V00T0000 S1_V02N0601
arc: A2 E1_H01E0001
arc: A4 V00B0000
arc: A5 Q5
arc: A6 H00R0000
arc: A7 Q7
arc: B0 H01W0100
arc: B1 Q1
arc: B3 Q3
arc: CE0 E1_H02W0101
arc: CE1 E1_H02W0101
arc: CE2 E1_H02W0101
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0200
arc: E1_H01E0001 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q6
arc: H01W0100 Q0
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V02N0001 Q0
arc: N1_V02N0101 Q1
arc: N1_V02N0201 Q2
arc: N1_V02N0301 Q3
arc: N1_V02N0401 Q4
arc: N1_V02N0501 Q5
arc: N1_V02N0601 Q6
arc: N1_V02N0701 Q7
arc: V00B0000 Q4
word: SLICED.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1010101010100000
word: SLICEC.K1.INIT 1010101010100000
word: SLICEC.K0.INIT 1010101010100000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1010101010100000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEA.K0.INIT 1100110011000000
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R9C61:PLC2
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0301 S1_V02N0301
arc: A4 V00B0000
arc: A5 Q5
arc: A6 H00R0000
arc: A7 Q7
arc: B0 V00T0000
arc: B1 Q1
arc: B2 H00L0000
arc: B3 Q3
arc: CE0 E1_H02W0101
arc: CE1 E1_H02W0101
arc: CE2 E1_H02W0101
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0200
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H00R0000 Q6
arc: LSR0 E1_H02W0301
arc: LSR1 E1_H02W0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V02N0001 Q2
arc: N1_V02N0101 Q3
arc: N1_V02N0201 Q0
arc: N1_V02N0301 Q1
arc: N1_V02N0401 Q6
arc: N1_V02N0501 Q7
arc: N1_V02N0601 Q4
arc: N1_V02N0701 Q5
arc: V00B0000 Q4
arc: V00T0000 Q0
word: SLICED.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1010101010100000
word: SLICEC.K1.INIT 1010101010100000
word: SLICEC.K0.INIT 1010101010100000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEA.K0.INIT 1100110011000000
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R9C62:PLC2
arc: N1_V02N0401 S1_V02N0401
arc: V00T0000 S1_V02N0401
arc: W1_H02W0101 S1_V02N0101
arc: A2 E1_H01E0001
arc: A4 V00B0000
arc: A5 Q5
arc: A6 H00R0000
arc: A7 Q7
arc: B0 H01W0100
arc: B1 Q1
arc: B3 Q3
arc: CE0 S1_V02N0201
arc: CE1 S1_V02N0201
arc: CE2 S1_V02N0601
arc: CE3 S1_V02N0601
arc: CLK0 G_HPBX0200
arc: E1_H01E0001 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q6
arc: H01W0100 Q0
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q6
arc: N1_V02N0001 Q2
arc: N1_V02N0101 Q3
arc: N1_V02N0201 Q0
arc: N1_V02N0301 Q1
arc: N1_V02N0501 Q5
arc: N1_V02N0601 Q4
arc: N1_V02N0701 Q7
arc: V00B0000 Q4
word: SLICED.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1010101010100000
word: SLICEC.K1.INIT 1010101010100000
word: SLICEC.K0.INIT 1010101010100000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1010101010100000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEA.K0.INIT 1100110011000000
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R9C63:PLC2
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0701 V02S0701
arc: H00L0100 S1_V02N0101
arc: H00R0100 H02W0501
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 H06W0303
arc: V00B0100 S1_V02N0301
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0301 S1_V02N0301
arc: A4 H02W0701
arc: A5 E1_H01W0000
arc: A6 F5
arc: A7 N1_V02S0301
arc: B0 V00T0000
arc: B1 Q1
arc: B4 H02W0301
arc: B5 E1_H02W0101
arc: B6 V01S0000
arc: B7 H02W0101
arc: C4 H02W0601
arc: C5 H02W0401
arc: C6 F4
arc: C7 N1_V02S0201
arc: CE0 H00L0100
arc: CLK0 G_HPBX0200
arc: D4 H02W0201
arc: D5 N1_V02S0401
arc: D6 H00R0100
arc: D7 E1_H01W0100
arc: E1_H02E0401 F6
arc: E1_H02E0601 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V02N0001 Q0
arc: N1_V02N0301 Q1
arc: V00T0000 Q0
arc: V01S0000 F7
word: SLICEB.K1.INIT 0000000000001110
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEA.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 0000000000000001
word: SLICED.K1.INIT 0000000000000001
word: SLICEC.K0.INIT 0000000000000001
word: SLICED.K0.INIT 1000000000000000
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R9C64:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0601 V02N0601
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0103
arc: H00R0100 H02W0501
arc: N1_V02N0001 H06W0003
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 H02W0401
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 S1_V02N0701
arc: V00B0000 V02N0001
arc: V00B0100 V02S0101
arc: V00T0000 H02W0001
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 N1_V02S0601
arc: A3 V02S0501
arc: A4 H02E0701
arc: B5 N1_V01S0000
arc: C0 V02N0601
arc: C1 V02N0601
arc: C2 N1_V01S0100
arc: C3 V02N0601
arc: C6 V02N0201
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0200
arc: D0 V00B0100
arc: D1 V02S0001
arc: D2 V02N0201
arc: D4 V02N0401
arc: D5 V02N0401
arc: D6 H02E0201
arc: E1_H01E0001 Q0
arc: E1_H01E0101 Q3
arc: E1_H02E0301 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q4
arc: H01W0100 Q2
arc: LSR0 V00T0000
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q2
arc: N1_V01N0101 Q3
arc: N1_V02N0501 Q5
arc: W1_H02W0201 Q0
arc: W1_H02W0301 Q1
arc: W1_H02W0401 Q6
arc: W1_H02W0701 Q5
word: SLICEC.K0.INIT 1010101000000000
word: SLICEC.K1.INIT 1100110000000000
word: SLICEA.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 1111000000000000
word: SLICEB.K0.INIT 1111000000000000
word: SLICED.K0.INIT 1111000000000000
word: SLICEB.K1.INIT 1010111110101111
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.D1MUX 1

.tile R9C65:PLC2
arc: E1_H02E0301 V02N0301
arc: H00L0000 N1_V02S0001
arc: H00L0100 N1_V02S0101
arc: N1_V02N0001 H01E0001
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 H02E0301
arc: N1_V02N0701 E1_H01W0100
arc: V00B0000 S1_V02N0001
arc: V00B0100 V02S0101
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 H01E0101
arc: A1 H00L0100
arc: A4 H02W0501
arc: A5 F7
arc: A7 H02W0701
arc: B1 V00T0000
arc: B4 S1_V02N0501
arc: B6 V01S0000
arc: B7 S1_V02N0501
arc: C1 H00L0000
arc: C2 H02E0601
arc: C3 H02E0601
arc: C5 V02N0001
arc: C6 W1_H02E0401
arc: C7 W1_H02E0601
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CLK0 G_HPBX0200
arc: D1 N1_V02S0201
arc: D2 V02S0201
arc: D3 V00B0100
arc: D5 H02E0001
arc: D6 H02W0201
arc: D7 H02W0201
arc: E1_H01E0001 F6
arc: E1_H01E0101 F0
arc: E1_H02E0101 Q3
arc: E1_H02E0501 F5
arc: E1_H02E0601 Q4
arc: E1_H02E0701 F5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F5
arc: H01W0000 F5
arc: LSR1 V00B0000
arc: M0 E1_H02W0601
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: N1_V01N0001 F5
arc: N1_V01N0101 Q4
arc: S1_V02S0601 F6
arc: S3_V06S0203 F7
arc: V00T0000 Q2
arc: V01S0000 F0
arc: V01S0100 Q2
arc: W1_H02W0401 F6
arc: W1_H02W0501 F5
word: SLICEC.K1.INIT 0000010100000000
word: SLICEB.K0.INIT 1111000000000000
word: SLICED.K1.INIT 1000000000000000
word: SLICEB.K1.INIT 1111000000000000
word: SLICEC.K0.INIT 1000100010001000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000001
word: SLICED.K0.INIT 1100000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1

.tile R9C66:PLC2
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 W1_H02E0201
arc: H00R0100 H02E0501
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0701 H02E0701
arc: S1_V02S0401 H01E0001
arc: V00B0100 V02S0101
arc: V00T0100 V02N0501
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0501 V02S0501
arc: W1_H02W0701 H01E0101
arc: W3_H06W0303 E1_H01W0100
arc: A2 S1_V02N0501
arc: A3 S1_V02N0501
arc: A5 V00T0000
arc: A7 H00L0000
arc: B5 V01S0000
arc: B7 H02E0101
arc: C0 W1_H02E0601
arc: C1 W1_H02E0601
arc: C4 W1_H02E0601
arc: C5 H02E0601
arc: C7 N1_V02S0001
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CLK0 G_HPBX0200
arc: D0 N1_V01S0000
arc: D1 V02S0001
arc: D2 V02S0201
arc: D3 V00B0100
arc: D4 V02S0601
arc: D5 V00B0000
arc: D7 H00L0100
arc: E1_H01E0001 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H00L0100 Q1
arc: H01W0100 Q1
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: N1_V01N0001 Q0
arc: N1_V01N0101 F5
arc: N1_V02N0301 Q3
arc: N1_V02N0601 Q4
arc: V00B0000 Q4
arc: V00T0000 Q2
arc: V01S0000 Q3
arc: V01S0100 Q2
word: SLICEC.K1.INIT 0000000000000001
word: SLICED.K1.INIT 0000000000000001
word: SLICEA.K1.INIT 1111000000000000
word: SLICEA.K0.INIT 1111000000000000
word: SLICEB.K0.INIT 1010101000000000
word: SLICEB.K1.INIT 1010101000000000
word: SLICEC.K0.INIT 1111000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1

.tile R9C67:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 V02N0101
arc: H00L0000 H02W0201
arc: H00L0100 W1_H02E0301
arc: H00R0100 W1_H02E0701
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0701 W1_H02E0701
arc: S1_V02S0201 H06E0103
arc: S1_V02S0701 H06E0203
arc: V00T0000 E1_H02W0001
arc: W1_H02W0601 H01E0001
arc: W3_H06W0003 E1_H01W0000
arc: A1 F5
arc: A2 S1_V02N0501
arc: A5 N1_V01N0101
arc: B1 S1_V02N0301
arc: B5 V02N0501
arc: C1 H00L0000
arc: C2 V02S0601
arc: C5 S1_V02N0201
arc: CE1 H00R0100
arc: CE2 H00L0100
arc: CE3 S1_V02N0601
arc: CLK0 G_HPBX0200
arc: D0 H02W0201
arc: D1 V02N0201
arc: D5 V02N0401
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: H01W0000 Q2
arc: H01W0100 Q5
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M0 E1_H02W0601
arc: M5 V01S0000
arc: M7 H02E0201
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q7
arc: V01S0000 F0
word: SLICEC.K1.INIT 0001010100111111
word: SLICEA.K0.INIT 1111111100000000
word: SLICEA.K1.INIT 1111000011010000
word: SLICEB.K0.INIT 1010000010100000
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET SET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET SET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R9C68:PLC2
arc: H00L0000 V02N0201
arc: H00L0100 W1_H02E0301
arc: H00R0000 E1_H02W0601
arc: H00R0100 V02S0501
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 S1_V02N0601
arc: V00B0000 H02W0401
arc: V00B0100 V02N0301
arc: V00T0000 H02W0001
arc: W1_H02W0201 S1_V02N0201
arc: A1 H02W0501
arc: A5 Q5
arc: A6 E1_H01W0000
arc: B1 S1_V02N0301
arc: B4 V01S0000
arc: B5 V02N0501
arc: C1 V02N0401
arc: C4 F6
arc: C5 F6
arc: CE1 H00R0000
arc: CE2 S1_V02N0601
arc: CE3 H00L0000
arc: CLK0 G_HPBX0200
arc: D0 S1_V02N0001
arc: D1 S1_V02N0001
arc: D2 S1_V02N0201
arc: D3 S1_V02N0201
arc: D4 S1_V02N0401
arc: D5 S1_V02N0401
arc: D6 H02E0001
arc: E1_H01E0001 F4
arc: E1_H02E0101 Q3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q6
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M0 V00B0000
arc: M1 E1_H02W0001
arc: M2 V00B0000
arc: M3 H00R0100
arc: M4 V00B0100
arc: M5 H00L0100
arc: M6 V00T0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: V00T0100 F1
arc: V01S0000 Q5
word: SLICEC.K0.INIT 0000001100001111
word: SLICEC.K1.INIT 0000000100000011
word: SLICEA.K0.INIT 1111111100000000
word: SLICEB.K0.INIT 1111111100000000
word: SLICEB.K1.INIT 1111111100000000
word: SLICED.K0.INIT 1010101000000000
word: SLICEA.K1.INIT 1101010100000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET SET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET SET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R9C69:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 V06N0303
arc: E1_H02E0701 N1_V02S0701
arc: H00L0000 E1_H02W0201
arc: H00R0000 H02W0401
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0601 S1_V02N0601
arc: V00B0000 V02N0201
arc: V00B0100 V02S0101
arc: V00T0000 V02S0401
arc: V00T0100 H02E0101
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0601 H01E0001
arc: A1 E1_H01E0001
arc: A4 V00T0100
arc: A5 N1_V01S0100
arc: A6 S1_V02N0101
arc: B1 V02N0101
arc: B4 V02N0501
arc: B5 W1_H02E0101
arc: B6 H02W0301
arc: C1 E1_H01W0000
arc: C4 V02N0001
arc: C5 V02N0201
arc: C6 V02N0001
arc: CE0 H02W0101
arc: CE1 S1_V02N0201
arc: CE2 H00L0000
arc: CE3 V02N0601
arc: CLK0 G_HPBX0200
arc: D1 V02N0201
arc: D4 S1_V02N0401
arc: D5 H00R0100
arc: D6 V00B0000
arc: E1_H01E0001 Q6
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H00R0100 Q5
arc: H01W0000 Q1
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: M1 H00R0000
arc: M2 V00T0000
arc: M5 E1_H02W0001
arc: M6 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F1
arc: N1_V01N0101 Q2
arc: N1_V02N0401 F6
arc: W1_H02W0401 F4
arc: W1_H02W0501 F5
word: SLICEC.K0.INIT 0001010100111111
word: SLICEC.K1.INIT 0000011101110111
word: SLICEA.K1.INIT 0000011101110111
word: SLICED.K0.INIT 0001001101011111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET SET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R9C70:PLC2
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0601 S1_V02N0601
arc: H00L0000 V02S0001
arc: H00L0100 V02N0101
arc: H00R0000 S1_V02N0401
arc: H00R0100 S1_V02N0701
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 H02E0501
arc: S1_V02S0201 S3_V06N0103
arc: V00B0100 H02E0701
arc: V00T0100 N1_V02S0501
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0601 S1_V02N0601
arc: A7 V02N0301
arc: B7 V01S0000
arc: C7 H02E0401
arc: CE0 H00R0100
arc: CE1 H00R0000
arc: CE2 S1_V02N0601
arc: CE3 H00L0100
arc: CLK0 G_HPBX0200
arc: D7 V02N0601
arc: E1_H01E0001 Q7
arc: E1_H02E0101 Q3
arc: F7 F7_SLICE
arc: H01W0000 Q0
arc: H01W0100 F7
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M0 V00T0100
arc: M1 H02E0001
arc: M3 E1_H02W0201
arc: M4 V00T0100
arc: M5 H02E0001
arc: M6 V00B0100
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q4
arc: V01S0000 Q5
arc: V01S0100 Q6
arc: W1_H02W0301 Q1
word: SLICED.K1.INIT 0001010100111111
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R9C71:PLC2
arc: E1_H02E0301 N1_V02S0301
arc: H00L0000 S1_V02N0001
arc: H00R0000 H02E0401
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0701 S1_V02N0701
arc: V00B0000 V02S0201
arc: V00B0100 N1_V02S0301
arc: V00T0000 H02W0201
arc: W1_H02W0001 V02S0001
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0501 S1_V02N0501
arc: A3 V02N0701
arc: A5 N1_V01N0101
arc: A6 V00T0100
arc: B3 H01W0100
arc: B5 V02N0701
arc: B6 V02N0701
arc: C3 V02N0401
arc: C5 E1_H01E0101
arc: C6 Q6
arc: CE0 S1_V02N0201
arc: CE1 H00L0000
arc: CE2 H00L0000
arc: CE3 S1_V02N0601
arc: CLK0 G_HPBX0200
arc: D3 V01S0100
arc: D5 V02N0401
arc: D6 V02N0401
arc: E1_H01E0101 Q4
arc: E1_H02E0101 F3
arc: E1_H02E0501 F5
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0100 Q0
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: M0 V00B0000
arc: M1 H00R0000
arc: M2 V00B0000
arc: M3 H02W0201
arc: M4 H02E0401
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q1
arc: N1_V02N0401 F6
arc: V00T0100 Q3
arc: V01S0100 Q2
word: SLICEB.K1.INIT 0000011101110111
word: SLICED.K0.INIT 0001010100111111
word: SLICEC.K1.INIT 0000011101110111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R9C72:PLC2
arc: H00L0000 W1_H02E0201
arc: H00L0100 V02N0101
arc: H00R0000 W1_H02E0601
arc: H00R0100 S1_V02N0701
arc: N1_V02N0101 H02E0101
arc: N1_V02N0601 W1_H02E0601
arc: V00T0100 S1_V02N0501
arc: W1_H02W0201 V02S0201
arc: A0 H02E0501
arc: A2 V00B0000
arc: B0 V02N0301
arc: B2 H01W0100
arc: C0 N1_V01N0001
arc: C2 V02N0601
arc: CE0 V02N0201
arc: CE1 H00R0100
arc: CE2 H00R0000
arc: CE3 H00L0000
arc: CLK0 G_HPBX0200
arc: D0 V02N0001
arc: D2 H02W0001
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: H01W0100 Q3
arc: LSR0 V00T0100
arc: LSR1 H02E0301
arc: M3 E1_H02W0201
arc: M4 W1_H02E0401
arc: M5 H00L0100
arc: M6 W1_H02E0401
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F2
arc: S1_V02S0001 Q0
arc: V00B0000 Q4
arc: V01S0000 Q5
arc: V01S0100 Q6
word: SLICEB.K0.INIT 0001001101011111
word: SLICEA.K0.INIT 1101111101011111
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R9C73:PLC2
arc: W1_H02W0001 V02N0001

.tile R9C74:PLC2
arc: W1_H02W0201 E1_H02W0701

.tile R9C76:PLC2
arc: H00R0000 E1_H02W0601
arc: CLK0 G_HPBX0200
arc: LSR0 H02W0501
arc: M7 H00R0000
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
arc: W1_H02W0701 Q7
arc: W3_H06W0203 Q7
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R9C77:PLC2
arc: N1_V02N0501 S1_V02N0501
arc: W1_H02W0501 N1_V02S0501

.tile R9C78:PLC2
arc: W1_H02W0601 S1_V02N0601

.tile TAP_R11C51:TAP_DRIVE
arc: R_HPBX0200 G_VPTX0200

.tile TAP_R11C78:TAP_DRIVE
arc: L_HPBX0200 G_VPTX0200

.tile TAP_R12C51:TAP_DRIVE
arc: R_HPBX0200 G_VPTX0200

.tile TAP_R12C78:TAP_DRIVE
arc: L_HPBX0200 G_VPTX0200
arc: R_HPBX0200 G_VPTX0200

.tile TAP_R13C51:TAP_DRIVE
arc: R_HPBX0200 G_VPTX0200

.tile TAP_R13C78:TAP_DRIVE
arc: L_HPBX0200 G_VPTX0200
arc: R_HPBX0200 G_VPTX0200

.tile TAP_R14C51:TAP_DRIVE
arc: R_HPBX0200 G_VPTX0200

.tile TAP_R14C78:TAP_DRIVE
arc: L_HPBX0200 G_VPTX0200

.tile TAP_R15C51:TAP_DRIVE
arc: R_HPBX0200 G_VPTX0200

.tile TAP_R15C78:TAP_DRIVE
arc: L_HPBX0200 G_VPTX0200

.tile TAP_R16C78:TAP_DRIVE
arc: L_HPBX0200 G_VPTX0200

.tile TAP_R17C51:TAP_DRIVE
arc: R_HPBX0200 G_VPTX0200

.tile TAP_R17C78:TAP_DRIVE
arc: L_HPBX0200 G_VPTX0200

.tile TAP_R18C51:TAP_DRIVE
arc: R_HPBX0200 G_VPTX0200

.tile TAP_R18C78:TAP_DRIVE
arc: L_HPBX0200 G_VPTX0200

.tile TAP_R1C51:TAP_DRIVE_CIB
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R1C78:TAP_DRIVE_CIB
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R2C51:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0000 G_VPTX0000
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R2C78:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R3C51:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0000 G_VPTX0000
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R3C78:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: L_HPBX0100 G_VPTX0100

.tile TAP_R4C51:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R4C78:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: L_HPBX0100 G_VPTX0100

.tile TAP_R5C78:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000

.tile TAP_R6C78:TAP_DRIVE
arc: L_HPBX0200 G_VPTX0200

.tile TAP_R7C51:TAP_DRIVE
arc: R_HPBX0200 G_VPTX0200

.tile TAP_R7C78:TAP_DRIVE
arc: L_HPBX0200 G_VPTX0200

.tile TAP_R8C51:TAP_DRIVE
arc: R_HPBX0200 G_VPTX0200

.tile TAP_R8C78:TAP_DRIVE
arc: L_HPBX0200 G_VPTX0200

.tile TAP_R9C51:TAP_DRIVE
arc: R_HPBX0200 G_VPTX0200

.tile TAP_R9C78:TAP_DRIVE
arc: L_HPBX0200 G_VPTX0200

.tile_group MIB_R4C0:PLL0_UL MIB_R5C0:PLL1_UL
word: CLKI_DIV 0000000
word: CLKFB_DIV 0001100
word: CLKOP_DIV 0000001
word: CLKOP_CPHASE 0000001
word: CLKOP_FPHASE 000
word: CLKOS_DIV 0001001
word: CLKOS_CPHASE 0001001
word: CLKOS_FPHASE 000
word: CLKOS2_DIV 1100011
word: CLKOS2_CPHASE 1100011
word: CLKOS2_FPHASE 000
word: CLKOS3_DIV 0000000
word: CLKOS3_CPHASE 0000000
word: CLKOS3_FPHASE 000
word: PLL_LOCK_MODE 000
word: KVCO 000
word: LPF_CAPACITOR 00
word: LPF_RESISTOR 0001000
word: ICP_CURRENT 01100
word: FREQ_LOCK_ACCURACY 00
word: MFG_GMC_GAIN 000
word: MFG_GMC_TEST 1110
word: MFG1_TEST 000
word: MFG2_TEST 000
word: MFG_FORCE_VFILTER 0
word: MFG_ICP_TEST 0
word: MFG_EN_UP 0
word: MFG_FLOAT_ICP 0
word: MFG_GMC_PRESET 0
word: MFG_LF_PRESET 0
word: MFG_GMC_RESET 0
word: MFG_LF_RESET 0
word: MFG_LF_RESGRND 0
word: MFG_GMCREF_SEL 10
word: MFG_ENABLE_FILTEROPAMP 1
enum: MODE EHXPLLL
enum: CLKOP_ENABLE ENABLED
enum: CLKOS_ENABLE ENABLED
enum: CLKOS2_ENABLE ENABLED
enum: CLKOS3_ENABLE DISABLED
enum: FEEDBK_PATH CLKOP
enum: CLKOP_TRIM_POL RISING
enum: CLKOP_TRIM_DELAY 0
enum: CLKOS_TRIM_POL RISING
enum: CLKOS_TRIM_DELAY 0
enum: OUTDIVIDER_MUXA DIVA
enum: OUTDIVIDER_MUXB DIVB
enum: OUTDIVIDER_MUXC DIVC
enum: OUTDIVIDER_MUXD DIVD
enum: STDBY_ENABLE DISABLED
enum: REFIN_RESET DISABLED
enum: SYNC_ENABLE DISABLED
enum: INT_LOCK_STICKY ENABLED
enum: DPHASE_SOURCE DISABLED
enum: PLLRST_ENA DISABLED
enum: INTFB_WAKE DISABLED

