Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx2022/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot nds_bram6_tb_behav xil_defaultlib.nds_bram6_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 10 for port 'drawX' [c:/users/aaro/Documents/GitHub/ece385/ip_repo_asz/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv:25]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 10 for port 'drawY' [c:/users/aaro/Documents/GitHub/ece385/ip_repo_asz/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv:26]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'wea' [c:/users/aaro/desktop/385/nds_capture_385/nds_capture/nds_capture.srcs/sources_1/new/nds_bram6.sv:56]
WARNING: [VRFC 10-3091] actual bit length 24 differs from formal bit length 18 for port 'dinb' [c:/users/aaro/desktop/385/nds_capture_385/nds_capture/nds_capture.srcs/sources_1/new/nds_bram6.sv:59]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'web' [c:/users/aaro/desktop/385/nds_capture_385/nds_capture/nds_capture.srcs/sources_1/new/nds_bram6.sv:62]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.nds_bram6
Compiling module xil_defaultlib.nds_bram6_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot nds_bram6_tb_behav
