Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Oct 18 23:05:58 2025
| Host         : DESKTOP-HPA0FNB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file cpu_wrapper_timing_summary_routed.rpt -pb cpu_wrapper_timing_summary_routed.pb -rpx cpu_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : cpu_wrapper
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.668        0.000                      0                30578        0.059        0.000                      0                30578        9.146        0.000                       0                 11439  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          4.668        0.000                      0                23281        0.059        0.000                      0                23281        9.146        0.000                       0                 11439  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               4.863        0.000                      0                 7297        0.923        0.000                      0                 7297  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.668ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.668ns  (required time - arrival time)
  Source:                 cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_shake_top/data_buf_reg[405]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.513ns  (logic 0.538ns (3.707%)  route 13.975ns (96.293%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.285ns = ( 22.285 - 20.000 ) 
    Source Clock Delay      (SCD):    2.559ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11439, routed)       1.480     2.559    cpu_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X20Y39         FDRE                                         r  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y39         FDRE (Prop_fdre_C_Q)         0.433     2.992 f  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=144, routed)         0.560     3.552    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/s00_axi_aresetn
    SLICE_X26Y41         LUT1 (Prop_lut1_I0_O)        0.105     3.657 r  cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/axi_awready_i_1/O
                         net (fo=8773, routed)       13.415    17.072    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_shake_top/data_buf_reg[0]_0
    SLICE_X88Y20         FDRE                                         r  cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_shake_top/data_buf_reg[405]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11439, routed)       1.303    22.285    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_shake_top/s00_axi_aclk
    SLICE_X88Y20         FDRE                                         r  cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_shake_top/data_buf_reg[405]/C
                         clock pessimism              0.109    22.394    
                         clock uncertainty           -0.302    22.092    
    SLICE_X88Y20         FDRE (Setup_fdre_C_R)       -0.352    21.740    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_shake_top/data_buf_reg[405]
  -------------------------------------------------------------------
                         required time                         21.740    
                         arrival time                         -17.072    
  -------------------------------------------------------------------
                         slack                                  4.668    

Slack (MET) :             4.668ns  (required time - arrival time)
  Source:                 cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_shake_top/data_buf_reg[469]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.513ns  (logic 0.538ns (3.707%)  route 13.975ns (96.293%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.285ns = ( 22.285 - 20.000 ) 
    Source Clock Delay      (SCD):    2.559ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11439, routed)       1.480     2.559    cpu_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X20Y39         FDRE                                         r  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y39         FDRE (Prop_fdre_C_Q)         0.433     2.992 f  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=144, routed)         0.560     3.552    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/s00_axi_aresetn
    SLICE_X26Y41         LUT1 (Prop_lut1_I0_O)        0.105     3.657 r  cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/axi_awready_i_1/O
                         net (fo=8773, routed)       13.415    17.072    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_shake_top/data_buf_reg[0]_0
    SLICE_X88Y20         FDRE                                         r  cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_shake_top/data_buf_reg[469]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11439, routed)       1.303    22.285    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_shake_top/s00_axi_aclk
    SLICE_X88Y20         FDRE                                         r  cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_shake_top/data_buf_reg[469]/C
                         clock pessimism              0.109    22.394    
                         clock uncertainty           -0.302    22.092    
    SLICE_X88Y20         FDRE (Setup_fdre_C_R)       -0.352    21.740    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_shake_top/data_buf_reg[469]
  -------------------------------------------------------------------
                         required time                         21.740    
                         arrival time                         -17.072    
  -------------------------------------------------------------------
                         slack                                  4.668    

Slack (MET) :             4.668ns  (required time - arrival time)
  Source:                 cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_shake_top/data_buf_reg[533]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.513ns  (logic 0.538ns (3.707%)  route 13.975ns (96.293%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.285ns = ( 22.285 - 20.000 ) 
    Source Clock Delay      (SCD):    2.559ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11439, routed)       1.480     2.559    cpu_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X20Y39         FDRE                                         r  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y39         FDRE (Prop_fdre_C_Q)         0.433     2.992 f  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=144, routed)         0.560     3.552    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/s00_axi_aresetn
    SLICE_X26Y41         LUT1 (Prop_lut1_I0_O)        0.105     3.657 r  cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/axi_awready_i_1/O
                         net (fo=8773, routed)       13.415    17.072    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_shake_top/data_buf_reg[0]_0
    SLICE_X88Y20         FDRE                                         r  cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_shake_top/data_buf_reg[533]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11439, routed)       1.303    22.285    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_shake_top/s00_axi_aclk
    SLICE_X88Y20         FDRE                                         r  cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_shake_top/data_buf_reg[533]/C
                         clock pessimism              0.109    22.394    
                         clock uncertainty           -0.302    22.092    
    SLICE_X88Y20         FDRE (Setup_fdre_C_R)       -0.352    21.740    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_shake_top/data_buf_reg[533]
  -------------------------------------------------------------------
                         required time                         21.740    
                         arrival time                         -17.072    
  -------------------------------------------------------------------
                         slack                                  4.668    

Slack (MET) :             4.668ns  (required time - arrival time)
  Source:                 cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_shake_top/data_buf_reg[597]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.513ns  (logic 0.538ns (3.707%)  route 13.975ns (96.293%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.285ns = ( 22.285 - 20.000 ) 
    Source Clock Delay      (SCD):    2.559ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11439, routed)       1.480     2.559    cpu_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X20Y39         FDRE                                         r  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y39         FDRE (Prop_fdre_C_Q)         0.433     2.992 f  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=144, routed)         0.560     3.552    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/s00_axi_aresetn
    SLICE_X26Y41         LUT1 (Prop_lut1_I0_O)        0.105     3.657 r  cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/axi_awready_i_1/O
                         net (fo=8773, routed)       13.415    17.072    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_shake_top/data_buf_reg[0]_0
    SLICE_X88Y20         FDRE                                         r  cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_shake_top/data_buf_reg[597]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11439, routed)       1.303    22.285    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_shake_top/s00_axi_aclk
    SLICE_X88Y20         FDRE                                         r  cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_shake_top/data_buf_reg[597]/C
                         clock pessimism              0.109    22.394    
                         clock uncertainty           -0.302    22.092    
    SLICE_X88Y20         FDRE (Setup_fdre_C_R)       -0.352    21.740    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_shake_top/data_buf_reg[597]
  -------------------------------------------------------------------
                         required time                         21.740    
                         arrival time                         -17.072    
  -------------------------------------------------------------------
                         slack                                  4.668    

Slack (MET) :             4.704ns  (required time - arrival time)
  Source:                 cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_shake_top/data_buf_reg[213]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.405ns  (logic 0.538ns (3.735%)  route 13.867ns (96.265%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.285ns = ( 22.285 - 20.000 ) 
    Source Clock Delay      (SCD):    2.559ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11439, routed)       1.480     2.559    cpu_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X20Y39         FDRE                                         r  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y39         FDRE (Prop_fdre_C_Q)         0.433     2.992 f  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=144, routed)         0.560     3.552    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/s00_axi_aresetn
    SLICE_X26Y41         LUT1 (Prop_lut1_I0_O)        0.105     3.657 r  cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/axi_awready_i_1/O
                         net (fo=8773, routed)       13.308    16.964    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_shake_top/data_buf_reg[0]_0
    SLICE_X86Y20         FDRE                                         r  cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_shake_top/data_buf_reg[213]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11439, routed)       1.303    22.285    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_shake_top/s00_axi_aclk
    SLICE_X86Y20         FDRE                                         r  cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_shake_top/data_buf_reg[213]/C
                         clock pessimism              0.109    22.394    
                         clock uncertainty           -0.302    22.092    
    SLICE_X86Y20         FDRE (Setup_fdre_C_R)       -0.423    21.669    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_shake_top/data_buf_reg[213]
  -------------------------------------------------------------------
                         required time                         21.669    
                         arrival time                         -16.964    
  -------------------------------------------------------------------
                         slack                                  4.704    

Slack (MET) :             4.704ns  (required time - arrival time)
  Source:                 cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_shake_top/data_buf_reg[245]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.405ns  (logic 0.538ns (3.735%)  route 13.867ns (96.265%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.285ns = ( 22.285 - 20.000 ) 
    Source Clock Delay      (SCD):    2.559ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11439, routed)       1.480     2.559    cpu_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X20Y39         FDRE                                         r  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y39         FDRE (Prop_fdre_C_Q)         0.433     2.992 f  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=144, routed)         0.560     3.552    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/s00_axi_aresetn
    SLICE_X26Y41         LUT1 (Prop_lut1_I0_O)        0.105     3.657 r  cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/axi_awready_i_1/O
                         net (fo=8773, routed)       13.308    16.964    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_shake_top/data_buf_reg[0]_0
    SLICE_X86Y20         FDRE                                         r  cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_shake_top/data_buf_reg[245]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11439, routed)       1.303    22.285    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_shake_top/s00_axi_aclk
    SLICE_X86Y20         FDRE                                         r  cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_shake_top/data_buf_reg[245]/C
                         clock pessimism              0.109    22.394    
                         clock uncertainty           -0.302    22.092    
    SLICE_X86Y20         FDRE (Setup_fdre_C_R)       -0.423    21.669    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_shake_top/data_buf_reg[245]
  -------------------------------------------------------------------
                         required time                         21.669    
                         arrival time                         -16.964    
  -------------------------------------------------------------------
                         slack                                  4.704    

Slack (MET) :             4.704ns  (required time - arrival time)
  Source:                 cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_shake_top/data_buf_reg[277]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.405ns  (logic 0.538ns (3.735%)  route 13.867ns (96.265%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.285ns = ( 22.285 - 20.000 ) 
    Source Clock Delay      (SCD):    2.559ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11439, routed)       1.480     2.559    cpu_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X20Y39         FDRE                                         r  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y39         FDRE (Prop_fdre_C_Q)         0.433     2.992 f  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=144, routed)         0.560     3.552    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/s00_axi_aresetn
    SLICE_X26Y41         LUT1 (Prop_lut1_I0_O)        0.105     3.657 r  cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/axi_awready_i_1/O
                         net (fo=8773, routed)       13.308    16.964    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_shake_top/data_buf_reg[0]_0
    SLICE_X86Y20         FDRE                                         r  cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_shake_top/data_buf_reg[277]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11439, routed)       1.303    22.285    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_shake_top/s00_axi_aclk
    SLICE_X86Y20         FDRE                                         r  cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_shake_top/data_buf_reg[277]/C
                         clock pessimism              0.109    22.394    
                         clock uncertainty           -0.302    22.092    
    SLICE_X86Y20         FDRE (Setup_fdre_C_R)       -0.423    21.669    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_shake_top/data_buf_reg[277]
  -------------------------------------------------------------------
                         required time                         21.669    
                         arrival time                         -16.964    
  -------------------------------------------------------------------
                         slack                                  4.704    

Slack (MET) :             4.704ns  (required time - arrival time)
  Source:                 cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_shake_top/data_buf_reg[341]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.405ns  (logic 0.538ns (3.735%)  route 13.867ns (96.265%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.285ns = ( 22.285 - 20.000 ) 
    Source Clock Delay      (SCD):    2.559ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11439, routed)       1.480     2.559    cpu_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X20Y39         FDRE                                         r  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y39         FDRE (Prop_fdre_C_Q)         0.433     2.992 f  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=144, routed)         0.560     3.552    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/s00_axi_aresetn
    SLICE_X26Y41         LUT1 (Prop_lut1_I0_O)        0.105     3.657 r  cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/axi_awready_i_1/O
                         net (fo=8773, routed)       13.308    16.964    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_shake_top/data_buf_reg[0]_0
    SLICE_X86Y20         FDRE                                         r  cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_shake_top/data_buf_reg[341]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11439, routed)       1.303    22.285    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_shake_top/s00_axi_aclk
    SLICE_X86Y20         FDRE                                         r  cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_shake_top/data_buf_reg[341]/C
                         clock pessimism              0.109    22.394    
                         clock uncertainty           -0.302    22.092    
    SLICE_X86Y20         FDRE (Setup_fdre_C_R)       -0.423    21.669    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_shake_top/data_buf_reg[341]
  -------------------------------------------------------------------
                         required time                         21.669    
                         arrival time                         -16.964    
  -------------------------------------------------------------------
                         slack                                  4.704    

Slack (MET) :             4.724ns  (required time - arrival time)
  Source:                 cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/result_regs_reg[16][20]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.432ns  (logic 0.538ns (3.728%)  route 13.894ns (96.272%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.331ns = ( 22.331 - 20.000 ) 
    Source Clock Delay      (SCD):    2.559ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11439, routed)       1.480     2.559    cpu_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X20Y39         FDRE                                         r  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y39         FDRE (Prop_fdre_C_Q)         0.433     2.992 f  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=144, routed)         0.560     3.552    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/s00_axi_aresetn
    SLICE_X26Y41         LUT1 (Prop_lut1_I0_O)        0.105     3.657 r  cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/axi_awready_i_1/O
                         net (fo=8773, routed)       13.334    16.991    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top_n_0
    SLICE_X92Y24         FDRE                                         r  cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/result_regs_reg[16][20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11439, routed)       1.349    22.331    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X92Y24         FDRE                                         r  cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/result_regs_reg[16][20]/C
                         clock pessimism              0.109    22.440    
                         clock uncertainty           -0.302    22.138    
    SLICE_X92Y24         FDRE (Setup_fdre_C_R)       -0.423    21.715    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/result_regs_reg[16][20]
  -------------------------------------------------------------------
                         required time                         21.715    
                         arrival time                         -16.991    
  -------------------------------------------------------------------
                         slack                                  4.724    

Slack (MET) :             4.724ns  (required time - arrival time)
  Source:                 cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/result_regs_reg[17][20]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.432ns  (logic 0.538ns (3.728%)  route 13.894ns (96.272%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.331ns = ( 22.331 - 20.000 ) 
    Source Clock Delay      (SCD):    2.559ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11439, routed)       1.480     2.559    cpu_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X20Y39         FDRE                                         r  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y39         FDRE (Prop_fdre_C_Q)         0.433     2.992 f  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=144, routed)         0.560     3.552    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/s00_axi_aresetn
    SLICE_X26Y41         LUT1 (Prop_lut1_I0_O)        0.105     3.657 r  cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/axi_awready_i_1/O
                         net (fo=8773, routed)       13.334    16.991    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top_n_0
    SLICE_X92Y24         FDRE                                         r  cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/result_regs_reg[17][20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11439, routed)       1.349    22.331    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X92Y24         FDRE                                         r  cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/result_regs_reg[17][20]/C
                         clock pessimism              0.109    22.440    
                         clock uncertainty           -0.302    22.138    
    SLICE_X92Y24         FDRE (Setup_fdre_C_R)       -0.423    21.715    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/result_regs_reg[17][20]
  -------------------------------------------------------------------
                         required time                         21.715    
                         arrival time                         -16.991    
  -------------------------------------------------------------------
                         slack                                  4.724    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/hadder_reg[6][6]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/h_reg[6][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.251ns (55.476%)  route 0.201ns (44.524%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11439, routed)       0.561     0.896    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/s00_axi_aclk
    SLICE_X48Y44         FDCE                                         r  cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/hadder_reg[6][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y44         FDCE (Prop_fdce_C_Q)         0.141     1.038 r  cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/hadder_reg[6][6]/Q
                         net (fo=1, routed)           0.201     1.239    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/hadder_reg[6]_14[6]
    SLICE_X50Y44         LUT3 (Prop_lut3_I1_O)        0.045     1.284 r  cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/h[6][7]_i_7/O
                         net (fo=1, routed)           0.000     1.284    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/h[6][7]_i_7_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.349 r  cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/h_reg[6][7]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.349    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/h_reg[6][7]_i_1_n_5
    SLICE_X50Y44         FDCE                                         r  cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/h_reg[6][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11439, routed)       0.825     1.191    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/s00_axi_aclk
    SLICE_X50Y44         FDCE                                         r  cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/h_reg[6][6]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X50Y44         FDCE (Hold_fdce_C_D)         0.134     1.290    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/h_reg[6][6]
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.349    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/hsave_reg[6][24]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/hadder_reg[6][24]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.226ns (54.132%)  route 0.191ns (45.868%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11439, routed)       0.559     0.895    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/s00_axi_aclk
    SLICE_X53Y49         FDCE                                         r  cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/hsave_reg[6][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDCE (Prop_fdce_C_Q)         0.128     1.023 r  cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/hsave_reg[6][24]/Q
                         net (fo=1, routed)           0.191     1.214    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/hsave_reg[6]_13[24]
    SLICE_X49Y49         LUT2 (Prop_lut2_I1_O)        0.098     1.312 r  cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/hadder[6][24]_i_1/O
                         net (fo=1, routed)           0.000     1.312    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/hadder[6][24]_i_1_n_0
    SLICE_X49Y49         FDCE                                         r  cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/hadder_reg[6][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11439, routed)       0.830     1.196    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/s00_axi_aclk
    SLICE_X49Y49         FDCE                                         r  cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/hadder_reg[6][24]/C
                         clock pessimism             -0.035     1.161    
    SLICE_X49Y49         FDCE (Hold_fdce_C_D)         0.092     1.253    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/hadder_reg[6][24]
  -------------------------------------------------------------------
                         required time                         -1.253    
                         arrival time                           1.312    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.231%)  route 0.171ns (54.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11439, routed)       0.659     0.995    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X29Y100        FDRE                                         r  cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[59]/Q
                         net (fo=1, routed)           0.171     1.307    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[29]
    SLICE_X28Y99         FDRE                                         r  cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11439, routed)       0.845     1.211    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y99         FDRE                                         r  cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X28Y99         FDRE (Hold_fdre_C_D)         0.071     1.247    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/w_reg[1][43]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/w_reg[4][43]_srl3_inst_shake_sha2_ip_v1_0_S00_AXI_inst_u_shake_sha2_top_u_sha2_top_u_sha512_w_reg_c_1/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.576%)  route 0.117ns (45.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11439, routed)       0.565     0.901    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/s00_axi_aclk
    SLICE_X59Y76         FDCE                                         r  cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/w_reg[1][43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y76         FDCE (Prop_fdce_C_Q)         0.141     1.042 r  cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/w_reg[1][43]/Q
                         net (fo=7, routed)           0.117     1.159    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/w_reg[1]_4[43]
    SLICE_X58Y76         SRL16E                                       r  cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/w_reg[4][43]_srl3_inst_shake_sha2_ip_v1_0_S00_AXI_inst_u_shake_sha2_top_u_sha2_top_u_sha512_w_reg_c_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11439, routed)       0.832     1.198    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/s00_axi_aclk
    SLICE_X58Y76         SRL16E                                       r  cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/w_reg[4][43]_srl3_inst_shake_sha2_ip_v1_0_S00_AXI_inst_u_shake_sha2_top_u_sha2_top_u_sha512_w_reg_c_1/CLK
                         clock pessimism             -0.284     0.914    
    SLICE_X58Y76         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.097    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/w_reg[4][43]_srl3_inst_shake_sha2_ip_v1_0_S00_AXI_inst_u_shake_sha2_top_u_sha2_top_u_sha512_w_reg_c_1
  -------------------------------------------------------------------
                         required time                         -1.097    
                         arrival time                           1.159    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/hadder_reg[6][24]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/h_reg[6][24]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.256ns (56.054%)  route 0.201ns (43.946%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11439, routed)       0.562     0.898    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/s00_axi_aclk
    SLICE_X49Y49         FDCE                                         r  cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/hadder_reg[6][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDCE (Prop_fdce_C_Q)         0.141     1.039 r  cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/hadder_reg[6][24]/Q
                         net (fo=1, routed)           0.201     1.239    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/hadder_reg[6]_14[24]
    SLICE_X50Y49         LUT3 (Prop_lut3_I1_O)        0.045     1.284 r  cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/h[6][27]_i_9/O
                         net (fo=1, routed)           0.000     1.284    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/h[6][27]_i_9_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.354 r  cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/h_reg[6][27]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.354    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/h_reg[6][27]_i_1_n_7
    SLICE_X50Y49         FDCE                                         r  cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/h_reg[6][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11439, routed)       0.826     1.192    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/s00_axi_aclk
    SLICE_X50Y49         FDCE                                         r  cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/h_reg[6][24]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X50Y49         FDCE (Hold_fdce_C_D)         0.134     1.291    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/h_reg[6][24]
  -------------------------------------------------------------------
                         required time                         -1.291    
                         arrival time                           1.354    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/hadder_reg[6][32]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/h_reg[6][32]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.256ns (55.839%)  route 0.202ns (44.161%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11439, routed)       0.556     0.892    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/s00_axi_aclk
    SLICE_X48Y51         FDCE                                         r  cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/hadder_reg[6][32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y51         FDCE (Prop_fdce_C_Q)         0.141     1.033 r  cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/hadder_reg[6][32]/Q
                         net (fo=1, routed)           0.202     1.235    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/hadder_reg[6]_14[32]
    SLICE_X50Y51         LUT3 (Prop_lut3_I1_O)        0.045     1.280 r  cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/h[6][35]_i_9/O
                         net (fo=1, routed)           0.000     1.280    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/h[6][35]_i_9_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.350 r  cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/h_reg[6][35]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.350    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/h_reg[6][35]_i_1_n_7
    SLICE_X50Y51         FDCE                                         r  cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/h_reg[6][32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11439, routed)       0.821     1.187    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/s00_axi_aclk
    SLICE_X50Y51         FDCE                                         r  cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/h_reg[6][32]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X50Y51         FDCE (Hold_fdce_C_D)         0.134     1.286    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/h_reg[6][32]
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.350    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.894%)  route 0.180ns (56.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11439, routed)       0.659     0.995    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y100        FDRE                                         r  cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[52]/Q
                         net (fo=1, routed)           0.180     1.316    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[22]
    SLICE_X28Y99         FDRE                                         r  cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11439, routed)       0.845     1.211    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y99         FDRE                                         r  cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X28Y99         FDRE (Hold_fdre_C_D)         0.070     1.246    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/hadder_reg[7][45]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/h_reg[7][45]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.291ns (66.639%)  route 0.146ns (33.361%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11439, routed)       0.555     0.891    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/s00_axi_aclk
    SLICE_X48Y54         FDCE                                         r  cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/hadder_reg[7][45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y54         FDCE (Prop_fdce_C_Q)         0.128     1.019 r  cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/hadder_reg[7][45]/Q
                         net (fo=1, routed)           0.146     1.164    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/hadder_reg[7]_12[45]
    SLICE_X51Y54         LUT3 (Prop_lut3_I2_O)        0.098     1.262 r  cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/h[7][47]_i_8/O
                         net (fo=1, routed)           0.000     1.262    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/h[7][47]_i_8_n_0
    SLICE_X51Y54         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.327 r  cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/h_reg[7][47]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.327    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/h_reg[7][47]_i_1_n_6
    SLICE_X51Y54         FDCE                                         r  cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/h_reg[7][45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11439, routed)       0.820     1.186    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/s00_axi_aclk
    SLICE_X51Y54         FDCE                                         r  cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/h_reg[7][45]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X51Y54         FDCE (Hold_fdce_C_D)         0.105     1.256    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/h_reg[7][45]
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.258%)  route 0.185ns (56.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11439, routed)       0.659     0.995    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y100        FDRE                                         r  cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[55]/Q
                         net (fo=1, routed)           0.185     1.321    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[25]
    SLICE_X28Y99         FDRE                                         r  cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11439, routed)       0.845     1.211    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y99         FDRE                                         r  cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X28Y99         FDRE (Hold_fdre_C_D)         0.072     1.248    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.321    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/hsave_reg[6][54]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/hadder_reg[6][54]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.227ns (52.398%)  route 0.206ns (47.602%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11439, routed)       0.552     0.888    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/s00_axi_aclk
    SLICE_X53Y55         FDCE                                         r  cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/hsave_reg[6][54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y55         FDCE (Prop_fdce_C_Q)         0.128     1.016 r  cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/hsave_reg[6][54]/Q
                         net (fo=1, routed)           0.206     1.222    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/hsave_reg[6]_13[54]
    SLICE_X48Y56         LUT2 (Prop_lut2_I1_O)        0.099     1.321 r  cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/hadder[6][54]_i_1/O
                         net (fo=1, routed)           0.000     1.321    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/hadder[6][54]_i_1_n_0
    SLICE_X48Y56         FDCE                                         r  cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/hadder_reg[6][54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11439, routed)       0.824     1.190    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/s00_axi_aclk
    SLICE_X48Y56         FDCE                                         r  cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/hadder_reg[6][54]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X48Y56         FDCE (Hold_fdce_C_D)         0.092     1.247    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/hadder_reg[6][54]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.321    
  -------------------------------------------------------------------
                         slack                                  0.074    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            1.592         20.000      18.408     BUFGCTRL_X0Y16  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X81Y32    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/result_regs_reg[39][6]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X81Y30    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/result_regs_reg[39][7]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X76Y31    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/result_regs_reg[39][8]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X77Y32    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/result_regs_reg[39][9]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X32Y15    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/result_regs_reg[3][0]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X34Y11    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/result_regs_reg[3][10]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X65Y3     cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/result_regs_reg[3][11]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X65Y3     cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/result_regs_reg[3][12]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X34Y11    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/result_regs_reg[3][13]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X30Y82    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X34Y81    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X34Y81    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X30Y80    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X34Y80    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X30Y82    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X30Y81    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X30Y80    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X30Y80    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X30Y80    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X30Y82    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X30Y82    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X34Y81    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X34Y81    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X30Y80    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X30Y80    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X34Y80    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X34Y80    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X30Y82    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X30Y82    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.863ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.923ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.863ns  (required time - arrival time)
  Source:                 cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha256/w_reg[1][20]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.334ns  (logic 0.538ns (3.753%)  route 13.796ns (96.247%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.281ns = ( 22.281 - 20.000 ) 
    Source Clock Delay      (SCD):    2.559ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11439, routed)       1.480     2.559    cpu_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X20Y39         FDRE                                         r  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y39         FDRE (Prop_fdre_C_Q)         0.433     2.992 r  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=144, routed)         0.560     3.552    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/s00_axi_aresetn
    SLICE_X26Y41         LUT1 (Prop_lut1_I0_O)        0.105     3.657 f  cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/axi_awready_i_1/O
                         net (fo=8773, routed)       13.237    16.893    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha256/cnt_reg[6]_0
    SLICE_X88Y26         FDCE                                         f  cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha256/w_reg[1][20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11439, routed)       1.299    22.281    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha256/s00_axi_aclk
    SLICE_X88Y26         FDCE                                         r  cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha256/w_reg[1][20]/C
                         clock pessimism              0.109    22.390    
                         clock uncertainty           -0.302    22.088    
    SLICE_X88Y26         FDCE (Recov_fdce_C_CLR)     -0.331    21.757    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha256/w_reg[1][20]
  -------------------------------------------------------------------
                         required time                         21.757    
                         arrival time                         -16.893    
  -------------------------------------------------------------------
                         slack                                  4.863    

Slack (MET) :             4.863ns  (required time - arrival time)
  Source:                 cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha256/wk_reg[16]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.334ns  (logic 0.538ns (3.753%)  route 13.796ns (96.247%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.281ns = ( 22.281 - 20.000 ) 
    Source Clock Delay      (SCD):    2.559ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11439, routed)       1.480     2.559    cpu_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X20Y39         FDRE                                         r  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y39         FDRE (Prop_fdre_C_Q)         0.433     2.992 r  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=144, routed)         0.560     3.552    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/s00_axi_aresetn
    SLICE_X26Y41         LUT1 (Prop_lut1_I0_O)        0.105     3.657 f  cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/axi_awready_i_1/O
                         net (fo=8773, routed)       13.237    16.893    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha256/cnt_reg[6]_0
    SLICE_X88Y26         FDCE                                         f  cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha256/wk_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11439, routed)       1.299    22.281    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha256/s00_axi_aclk
    SLICE_X88Y26         FDCE                                         r  cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha256/wk_reg[16]/C
                         clock pessimism              0.109    22.390    
                         clock uncertainty           -0.302    22.088    
    SLICE_X88Y26         FDCE (Recov_fdce_C_CLR)     -0.331    21.757    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha256/wk_reg[16]
  -------------------------------------------------------------------
                         required time                         21.757    
                         arrival time                         -16.893    
  -------------------------------------------------------------------
                         slack                                  4.863    

Slack (MET) :             4.863ns  (required time - arrival time)
  Source:                 cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha256/wk_reg[17]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.334ns  (logic 0.538ns (3.753%)  route 13.796ns (96.247%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.281ns = ( 22.281 - 20.000 ) 
    Source Clock Delay      (SCD):    2.559ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11439, routed)       1.480     2.559    cpu_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X20Y39         FDRE                                         r  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y39         FDRE (Prop_fdre_C_Q)         0.433     2.992 r  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=144, routed)         0.560     3.552    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/s00_axi_aresetn
    SLICE_X26Y41         LUT1 (Prop_lut1_I0_O)        0.105     3.657 f  cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/axi_awready_i_1/O
                         net (fo=8773, routed)       13.237    16.893    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha256/cnt_reg[6]_0
    SLICE_X88Y26         FDCE                                         f  cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha256/wk_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11439, routed)       1.299    22.281    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha256/s00_axi_aclk
    SLICE_X88Y26         FDCE                                         r  cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha256/wk_reg[17]/C
                         clock pessimism              0.109    22.390    
                         clock uncertainty           -0.302    22.088    
    SLICE_X88Y26         FDCE (Recov_fdce_C_CLR)     -0.331    21.757    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha256/wk_reg[17]
  -------------------------------------------------------------------
                         required time                         21.757    
                         arrival time                         -16.893    
  -------------------------------------------------------------------
                         slack                                  4.863    

Slack (MET) :             4.863ns  (required time - arrival time)
  Source:                 cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha256/wk_reg[18]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.334ns  (logic 0.538ns (3.753%)  route 13.796ns (96.247%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.281ns = ( 22.281 - 20.000 ) 
    Source Clock Delay      (SCD):    2.559ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11439, routed)       1.480     2.559    cpu_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X20Y39         FDRE                                         r  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y39         FDRE (Prop_fdre_C_Q)         0.433     2.992 r  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=144, routed)         0.560     3.552    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/s00_axi_aresetn
    SLICE_X26Y41         LUT1 (Prop_lut1_I0_O)        0.105     3.657 f  cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/axi_awready_i_1/O
                         net (fo=8773, routed)       13.237    16.893    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha256/cnt_reg[6]_0
    SLICE_X88Y26         FDCE                                         f  cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha256/wk_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11439, routed)       1.299    22.281    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha256/s00_axi_aclk
    SLICE_X88Y26         FDCE                                         r  cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha256/wk_reg[18]/C
                         clock pessimism              0.109    22.390    
                         clock uncertainty           -0.302    22.088    
    SLICE_X88Y26         FDCE (Recov_fdce_C_CLR)     -0.331    21.757    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha256/wk_reg[18]
  -------------------------------------------------------------------
                         required time                         21.757    
                         arrival time                         -16.893    
  -------------------------------------------------------------------
                         slack                                  4.863    

Slack (MET) :             4.863ns  (required time - arrival time)
  Source:                 cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha256/wk_reg[19]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.334ns  (logic 0.538ns (3.753%)  route 13.796ns (96.247%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.281ns = ( 22.281 - 20.000 ) 
    Source Clock Delay      (SCD):    2.559ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11439, routed)       1.480     2.559    cpu_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X20Y39         FDRE                                         r  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y39         FDRE (Prop_fdre_C_Q)         0.433     2.992 r  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=144, routed)         0.560     3.552    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/s00_axi_aresetn
    SLICE_X26Y41         LUT1 (Prop_lut1_I0_O)        0.105     3.657 f  cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/axi_awready_i_1/O
                         net (fo=8773, routed)       13.237    16.893    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha256/cnt_reg[6]_0
    SLICE_X88Y26         FDCE                                         f  cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha256/wk_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11439, routed)       1.299    22.281    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha256/s00_axi_aclk
    SLICE_X88Y26         FDCE                                         r  cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha256/wk_reg[19]/C
                         clock pessimism              0.109    22.390    
                         clock uncertainty           -0.302    22.088    
    SLICE_X88Y26         FDCE (Recov_fdce_C_CLR)     -0.331    21.757    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha256/wk_reg[19]
  -------------------------------------------------------------------
                         required time                         21.757    
                         arrival time                         -16.893    
  -------------------------------------------------------------------
                         slack                                  4.863    

Slack (MET) :             4.907ns  (required time - arrival time)
  Source:                 cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha256/w_reg[1][0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.293ns  (logic 0.538ns (3.764%)  route 13.755ns (96.236%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.283ns = ( 22.283 - 20.000 ) 
    Source Clock Delay      (SCD):    2.559ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11439, routed)       1.480     2.559    cpu_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X20Y39         FDRE                                         r  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y39         FDRE (Prop_fdre_C_Q)         0.433     2.992 r  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=144, routed)         0.560     3.552    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/s00_axi_aresetn
    SLICE_X26Y41         LUT1 (Prop_lut1_I0_O)        0.105     3.657 f  cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/axi_awready_i_1/O
                         net (fo=8773, routed)       13.195    16.852    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha256/cnt_reg[6]_0
    SLICE_X88Y22         FDCE                                         f  cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha256/w_reg[1][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11439, routed)       1.301    22.283    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha256/s00_axi_aclk
    SLICE_X88Y22         FDCE                                         r  cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha256/w_reg[1][0]/C
                         clock pessimism              0.109    22.392    
                         clock uncertainty           -0.302    22.090    
    SLICE_X88Y22         FDCE (Recov_fdce_C_CLR)     -0.331    21.759    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha256/w_reg[1][0]
  -------------------------------------------------------------------
                         required time                         21.759    
                         arrival time                         -16.852    
  -------------------------------------------------------------------
                         slack                                  4.907    

Slack (MET) :             4.907ns  (required time - arrival time)
  Source:                 cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha256/w_reg[1][1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.293ns  (logic 0.538ns (3.764%)  route 13.755ns (96.236%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.283ns = ( 22.283 - 20.000 ) 
    Source Clock Delay      (SCD):    2.559ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11439, routed)       1.480     2.559    cpu_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X20Y39         FDRE                                         r  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y39         FDRE (Prop_fdre_C_Q)         0.433     2.992 r  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=144, routed)         0.560     3.552    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/s00_axi_aresetn
    SLICE_X26Y41         LUT1 (Prop_lut1_I0_O)        0.105     3.657 f  cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/axi_awready_i_1/O
                         net (fo=8773, routed)       13.195    16.852    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha256/cnt_reg[6]_0
    SLICE_X88Y22         FDCE                                         f  cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha256/w_reg[1][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11439, routed)       1.301    22.283    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha256/s00_axi_aclk
    SLICE_X88Y22         FDCE                                         r  cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha256/w_reg[1][1]/C
                         clock pessimism              0.109    22.392    
                         clock uncertainty           -0.302    22.090    
    SLICE_X88Y22         FDCE (Recov_fdce_C_CLR)     -0.331    21.759    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha256/w_reg[1][1]
  -------------------------------------------------------------------
                         required time                         21.759    
                         arrival time                         -16.852    
  -------------------------------------------------------------------
                         slack                                  4.907    

Slack (MET) :             4.907ns  (required time - arrival time)
  Source:                 cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha256/w_reg[1][2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.293ns  (logic 0.538ns (3.764%)  route 13.755ns (96.236%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.283ns = ( 22.283 - 20.000 ) 
    Source Clock Delay      (SCD):    2.559ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11439, routed)       1.480     2.559    cpu_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X20Y39         FDRE                                         r  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y39         FDRE (Prop_fdre_C_Q)         0.433     2.992 r  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=144, routed)         0.560     3.552    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/s00_axi_aresetn
    SLICE_X26Y41         LUT1 (Prop_lut1_I0_O)        0.105     3.657 f  cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/axi_awready_i_1/O
                         net (fo=8773, routed)       13.195    16.852    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha256/cnt_reg[6]_0
    SLICE_X88Y22         FDCE                                         f  cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha256/w_reg[1][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11439, routed)       1.301    22.283    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha256/s00_axi_aclk
    SLICE_X88Y22         FDCE                                         r  cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha256/w_reg[1][2]/C
                         clock pessimism              0.109    22.392    
                         clock uncertainty           -0.302    22.090    
    SLICE_X88Y22         FDCE (Recov_fdce_C_CLR)     -0.331    21.759    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha256/w_reg[1][2]
  -------------------------------------------------------------------
                         required time                         21.759    
                         arrival time                         -16.852    
  -------------------------------------------------------------------
                         slack                                  4.907    

Slack (MET) :             4.907ns  (required time - arrival time)
  Source:                 cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha256/w_reg[1][3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.293ns  (logic 0.538ns (3.764%)  route 13.755ns (96.236%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.283ns = ( 22.283 - 20.000 ) 
    Source Clock Delay      (SCD):    2.559ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11439, routed)       1.480     2.559    cpu_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X20Y39         FDRE                                         r  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y39         FDRE (Prop_fdre_C_Q)         0.433     2.992 r  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=144, routed)         0.560     3.552    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/s00_axi_aresetn
    SLICE_X26Y41         LUT1 (Prop_lut1_I0_O)        0.105     3.657 f  cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/axi_awready_i_1/O
                         net (fo=8773, routed)       13.195    16.852    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha256/cnt_reg[6]_0
    SLICE_X88Y22         FDCE                                         f  cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha256/w_reg[1][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11439, routed)       1.301    22.283    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha256/s00_axi_aclk
    SLICE_X88Y22         FDCE                                         r  cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha256/w_reg[1][3]/C
                         clock pessimism              0.109    22.392    
                         clock uncertainty           -0.302    22.090    
    SLICE_X88Y22         FDCE (Recov_fdce_C_CLR)     -0.331    21.759    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha256/w_reg[1][3]
  -------------------------------------------------------------------
                         required time                         21.759    
                         arrival time                         -16.852    
  -------------------------------------------------------------------
                         slack                                  4.907    

Slack (MET) :             4.907ns  (required time - arrival time)
  Source:                 cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha256/wk_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.293ns  (logic 0.538ns (3.764%)  route 13.755ns (96.236%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.283ns = ( 22.283 - 20.000 ) 
    Source Clock Delay      (SCD):    2.559ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11439, routed)       1.480     2.559    cpu_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X20Y39         FDRE                                         r  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y39         FDRE (Prop_fdre_C_Q)         0.433     2.992 r  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=144, routed)         0.560     3.552    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/s00_axi_aresetn
    SLICE_X26Y41         LUT1 (Prop_lut1_I0_O)        0.105     3.657 f  cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/axi_awready_i_1/O
                         net (fo=8773, routed)       13.195    16.852    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha256/cnt_reg[6]_0
    SLICE_X88Y22         FDCE                                         f  cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha256/wk_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11439, routed)       1.301    22.283    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha256/s00_axi_aclk
    SLICE_X88Y22         FDCE                                         r  cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha256/wk_reg[0]/C
                         clock pessimism              0.109    22.392    
                         clock uncertainty           -0.302    22.090    
    SLICE_X88Y22         FDCE (Recov_fdce_C_CLR)     -0.331    21.759    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha256/wk_reg[0]
  -------------------------------------------------------------------
                         required time                         21.759    
                         arrival time                         -16.852    
  -------------------------------------------------------------------
                         slack                                  4.907    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.923ns  (arrival time - required time)
  Source:                 cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha256/cnt_reg[23]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.081ns  (logic 0.209ns (19.337%)  route 0.872ns (80.663%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11439, routed)       0.593     0.929    cpu_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X20Y39         FDRE                                         r  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y39         FDRE (Prop_fdre_C_Q)         0.164     1.093 r  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=144, routed)         0.299     1.391    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/s00_axi_aresetn
    SLICE_X26Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.436 f  cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/axi_awready_i_1/O
                         net (fo=8773, routed)        0.573     2.009    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha256/cnt_reg[6]_0
    SLICE_X29Y61         FDCE                                         f  cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha256/cnt_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11439, routed)       0.842     1.208    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha256/s00_axi_aclk
    SLICE_X29Y61         FDCE                                         r  cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha256/cnt_reg[23]/C
                         clock pessimism             -0.030     1.178    
    SLICE_X29Y61         FDCE (Remov_fdce_C_CLR)     -0.092     1.086    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha256/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.086    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.923    

Slack (MET) :             0.923ns  (arrival time - required time)
  Source:                 cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha256/cnt_reg[29]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.081ns  (logic 0.209ns (19.337%)  route 0.872ns (80.663%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11439, routed)       0.593     0.929    cpu_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X20Y39         FDRE                                         r  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y39         FDRE (Prop_fdre_C_Q)         0.164     1.093 r  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=144, routed)         0.299     1.391    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/s00_axi_aresetn
    SLICE_X26Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.436 f  cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/axi_awready_i_1/O
                         net (fo=8773, routed)        0.573     2.009    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha256/cnt_reg[6]_0
    SLICE_X29Y61         FDCE                                         f  cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha256/cnt_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11439, routed)       0.842     1.208    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha256/s00_axi_aclk
    SLICE_X29Y61         FDCE                                         r  cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha256/cnt_reg[29]/C
                         clock pessimism             -0.030     1.178    
    SLICE_X29Y61         FDCE (Remov_fdce_C_CLR)     -0.092     1.086    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha256/cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.086    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.923    

Slack (MET) :             0.923ns  (arrival time - required time)
  Source:                 cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha256/cnt_reg[33]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.081ns  (logic 0.209ns (19.337%)  route 0.872ns (80.663%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11439, routed)       0.593     0.929    cpu_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X20Y39         FDRE                                         r  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y39         FDRE (Prop_fdre_C_Q)         0.164     1.093 r  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=144, routed)         0.299     1.391    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/s00_axi_aresetn
    SLICE_X26Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.436 f  cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/axi_awready_i_1/O
                         net (fo=8773, routed)        0.573     2.009    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha256/cnt_reg[6]_0
    SLICE_X29Y61         FDCE                                         f  cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha256/cnt_reg[33]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11439, routed)       0.842     1.208    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha256/s00_axi_aclk
    SLICE_X29Y61         FDCE                                         r  cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha256/cnt_reg[33]/C
                         clock pessimism             -0.030     1.178    
    SLICE_X29Y61         FDCE (Remov_fdce_C_CLR)     -0.092     1.086    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha256/cnt_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.086    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.923    

Slack (MET) :             0.923ns  (arrival time - required time)
  Source:                 cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha256/cnt_reg[55]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.081ns  (logic 0.209ns (19.337%)  route 0.872ns (80.663%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11439, routed)       0.593     0.929    cpu_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X20Y39         FDRE                                         r  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y39         FDRE (Prop_fdre_C_Q)         0.164     1.093 r  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=144, routed)         0.299     1.391    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/s00_axi_aresetn
    SLICE_X26Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.436 f  cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/axi_awready_i_1/O
                         net (fo=8773, routed)        0.573     2.009    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha256/cnt_reg[6]_0
    SLICE_X29Y61         FDCE                                         f  cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha256/cnt_reg[55]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11439, routed)       0.842     1.208    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha256/s00_axi_aclk
    SLICE_X29Y61         FDCE                                         r  cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha256/cnt_reg[55]/C
                         clock pessimism             -0.030     1.178    
    SLICE_X29Y61         FDCE (Remov_fdce_C_CLR)     -0.092     1.086    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha256/cnt_reg[55]
  -------------------------------------------------------------------
                         required time                         -1.086    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.923    

Slack (MET) :             0.993ns  (arrival time - required time)
  Source:                 cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha256/ilen_reg[34]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.149ns  (logic 0.209ns (18.198%)  route 0.940ns (81.802%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11439, routed)       0.593     0.929    cpu_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X20Y39         FDRE                                         r  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y39         FDRE (Prop_fdre_C_Q)         0.164     1.093 r  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=144, routed)         0.299     1.391    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/s00_axi_aresetn
    SLICE_X26Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.436 f  cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/axi_awready_i_1/O
                         net (fo=8773, routed)        0.641     2.077    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha256/cnt_reg[6]_0
    SLICE_X29Y62         FDCE                                         f  cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha256/ilen_reg[34]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11439, routed)       0.840     1.206    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha256/s00_axi_aclk
    SLICE_X29Y62         FDCE                                         r  cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha256/ilen_reg[34]/C
                         clock pessimism             -0.030     1.176    
    SLICE_X29Y62         FDCE (Remov_fdce_C_CLR)     -0.092     1.084    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha256/ilen_reg[34]
  -------------------------------------------------------------------
                         required time                         -1.084    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.993    

Slack (MET) :             0.993ns  (arrival time - required time)
  Source:                 cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha256/ilen_reg[37]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.149ns  (logic 0.209ns (18.198%)  route 0.940ns (81.802%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11439, routed)       0.593     0.929    cpu_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X20Y39         FDRE                                         r  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y39         FDRE (Prop_fdre_C_Q)         0.164     1.093 r  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=144, routed)         0.299     1.391    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/s00_axi_aresetn
    SLICE_X26Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.436 f  cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/axi_awready_i_1/O
                         net (fo=8773, routed)        0.641     2.077    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha256/cnt_reg[6]_0
    SLICE_X29Y62         FDCE                                         f  cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha256/ilen_reg[37]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11439, routed)       0.840     1.206    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha256/s00_axi_aclk
    SLICE_X29Y62         FDCE                                         r  cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha256/ilen_reg[37]/C
                         clock pessimism             -0.030     1.176    
    SLICE_X29Y62         FDCE (Remov_fdce_C_CLR)     -0.092     1.084    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha256/ilen_reg[37]
  -------------------------------------------------------------------
                         required time                         -1.084    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.993    

Slack (MET) :             0.993ns  (arrival time - required time)
  Source:                 cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha256/ilen_reg[49]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.149ns  (logic 0.209ns (18.198%)  route 0.940ns (81.802%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11439, routed)       0.593     0.929    cpu_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X20Y39         FDRE                                         r  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y39         FDRE (Prop_fdre_C_Q)         0.164     1.093 r  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=144, routed)         0.299     1.391    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/s00_axi_aresetn
    SLICE_X26Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.436 f  cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/axi_awready_i_1/O
                         net (fo=8773, routed)        0.641     2.077    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha256/cnt_reg[6]_0
    SLICE_X29Y62         FDCE                                         f  cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha256/ilen_reg[49]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11439, routed)       0.840     1.206    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha256/s00_axi_aclk
    SLICE_X29Y62         FDCE                                         r  cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha256/ilen_reg[49]/C
                         clock pessimism             -0.030     1.176    
    SLICE_X29Y62         FDCE (Remov_fdce_C_CLR)     -0.092     1.084    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha256/ilen_reg[49]
  -------------------------------------------------------------------
                         required time                         -1.084    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.993    

Slack (MET) :             0.993ns  (arrival time - required time)
  Source:                 cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha256/ilen_reg[51]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.149ns  (logic 0.209ns (18.198%)  route 0.940ns (81.802%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11439, routed)       0.593     0.929    cpu_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X20Y39         FDRE                                         r  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y39         FDRE (Prop_fdre_C_Q)         0.164     1.093 r  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=144, routed)         0.299     1.391    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/s00_axi_aresetn
    SLICE_X26Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.436 f  cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/axi_awready_i_1/O
                         net (fo=8773, routed)        0.641     2.077    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha256/cnt_reg[6]_0
    SLICE_X29Y62         FDCE                                         f  cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha256/ilen_reg[51]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11439, routed)       0.840     1.206    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha256/s00_axi_aclk
    SLICE_X29Y62         FDCE                                         r  cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha256/ilen_reg[51]/C
                         clock pessimism             -0.030     1.176    
    SLICE_X29Y62         FDCE (Remov_fdce_C_CLR)     -0.092     1.084    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha256/ilen_reg[51]
  -------------------------------------------------------------------
                         required time                         -1.084    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.993    

Slack (MET) :             0.993ns  (arrival time - required time)
  Source:                 cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha256/ilen_reg[52]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.149ns  (logic 0.209ns (18.198%)  route 0.940ns (81.802%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11439, routed)       0.593     0.929    cpu_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X20Y39         FDRE                                         r  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y39         FDRE (Prop_fdre_C_Q)         0.164     1.093 r  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=144, routed)         0.299     1.391    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/s00_axi_aresetn
    SLICE_X26Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.436 f  cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/axi_awready_i_1/O
                         net (fo=8773, routed)        0.641     2.077    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha256/cnt_reg[6]_0
    SLICE_X29Y62         FDCE                                         f  cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha256/ilen_reg[52]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11439, routed)       0.840     1.206    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha256/s00_axi_aclk
    SLICE_X29Y62         FDCE                                         r  cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha256/ilen_reg[52]/C
                         clock pessimism             -0.030     1.176    
    SLICE_X29Y62         FDCE (Remov_fdce_C_CLR)     -0.092     1.084    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha256/ilen_reg[52]
  -------------------------------------------------------------------
                         required time                         -1.084    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.993    

Slack (MET) :             0.993ns  (arrival time - required time)
  Source:                 cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha256/ilen_reg[9]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.149ns  (logic 0.209ns (18.198%)  route 0.940ns (81.802%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11439, routed)       0.593     0.929    cpu_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X20Y39         FDRE                                         r  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y39         FDRE (Prop_fdre_C_Q)         0.164     1.093 r  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=144, routed)         0.299     1.391    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/s00_axi_aresetn
    SLICE_X26Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.436 f  cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/axi_awready_i_1/O
                         net (fo=8773, routed)        0.641     2.077    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha256/cnt_reg[6]_0
    SLICE_X29Y62         FDCE                                         f  cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha256/ilen_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11439, routed)       0.840     1.206    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha256/s00_axi_aclk
    SLICE_X29Y62         FDCE                                         r  cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha256/ilen_reg[9]/C
                         clock pessimism             -0.030     1.176    
    SLICE_X29Y62         FDCE (Remov_fdce_C_CLR)     -0.092     1.084    cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha256/ilen_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.084    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.993    





