// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "11/27/2022 16:46:42"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module task2 (
	clk,
	rst_n,
	start_pc,
	out);
input 	clk;
input 	rst_n;
input 	[7:0] start_pc;
output 	[15:0] out;

// Design Ports Information
// out[0]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[1]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[2]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[3]	=>  Location: PIN_AE29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[4]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[5]	=>  Location: PIN_AC29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[6]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[7]	=>  Location: PIN_AA28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[8]	=>  Location: PIN_AA30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[9]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[10]	=>  Location: PIN_AH30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[11]	=>  Location: PIN_AB30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[12]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[13]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[14]	=>  Location: PIN_AD29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[15]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst_n	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// start_pc[0]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// start_pc[1]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// start_pc[2]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// start_pc[3]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// start_pc[4]	=>  Location: PIN_W24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// start_pc[5]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// start_pc[6]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// start_pc[7]	=>  Location: PIN_AF29,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \rst_n~input_o ;
wire \Controller|WideOr18~0_combout ;
wire \Controller|WideOr13~0_combout ;
wire \Controller|WideOr13~1_combout ;
wire \Add0~1_sumout ;
wire \start_pc[0]~input_o ;
wire \Controller|Equal27~4_combout ;
wire \Controller|load_pc~0_combout ;
wire \Add0~2 ;
wire \Add0~5_sumout ;
wire \start_pc[1]~input_o ;
wire \Add0~6 ;
wire \Add0~9_sumout ;
wire \start_pc[2]~input_o ;
wire \Add0~10 ;
wire \Add0~13_sumout ;
wire \start_pc[3]~input_o ;
wire \Add0~14 ;
wire \Add0~17_sumout ;
wire \start_pc[4]~input_o ;
wire \Controller|Equal27~0_combout ;
wire \InstructionReg|out[3]~DUPLICATE_q ;
wire \Controller|WideOr12~0_combout ;
wire \Add0~18 ;
wire \Add0~21_sumout ;
wire \start_pc[5]~input_o ;
wire \Controller|WideOr16~0_combout ;
wire \Add0~22 ;
wire \Add0~25_sumout ;
wire \start_pc[6]~input_o ;
wire \Add0~26 ;
wire \Add0~29_sumout ;
wire \start_pc[7]~input_o ;
wire \Datapath|regB|out[9]~DUPLICATE_q ;
wire \Controller|WideOr19~0_combout ;
wire \Controller|WideOr19~1_combout ;
wire \Controller|WideOr15~0_combout ;
wire \Datapath|val_A[15]~1_combout ;
wire \Datapath|shifter1|Mux0~0_combout ;
wire \Datapath|Mux8~0_combout ;
wire \Datapath|regfile1|m~87feeder_combout ;
wire \Ram|m_rtl_0|auto_generated|ram_block1a9 ;
wire \InstructionReg|out[9]~feeder_combout ;
wire \Controller|WideOr11~0_combout ;
wire \Controller|WideOr10~0_combout ;
wire \Idecoder|Mux1~0_combout ;
wire \Ram|m_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \Ram|m_rtl_0|auto_generated|ram_block1a8 ;
wire \InstructionReg|out[8]~feeder_combout ;
wire \Idecoder|Mux2~0_combout ;
wire \Controller|WideOr14~0_combout ;
wire \Datapath|regfile1|m~256_combout ;
wire \Datapath|regfile1|m~87_q ;
wire \Datapath|regfile1|m~263_combout ;
wire \Datapath|regfile1|m~39_q ;
wire \Datapath|regfile1|m~260_combout ;
wire \Datapath|regfile1|m~23_q ;
wire \Datapath|regfile1|m~261_combout ;
wire \Datapath|regfile1|m~55_q ;
wire \Datapath|regfile1|m~7feeder_combout ;
wire \Datapath|regfile1|m~262_combout ;
wire \Datapath|regfile1|m~7_q ;
wire \Datapath|regfile1|m~220_combout ;
wire \Datapath|regfile1|m~103feeder_combout ;
wire \Datapath|regfile1|m~259_combout ;
wire \Datapath|regfile1|m~103_q ;
wire \Datapath|regfile1|m~119feeder_combout ;
wire \Datapath|regfile1|m~257_combout ;
wire \Datapath|regfile1|m~119_q ;
wire \Datapath|regfile1|m~258_combout ;
wire \Datapath|regfile1|m~71_q ;
wire \Datapath|regfile1|m~156_combout ;
wire \Datapath|val_B[6]~7_combout ;
wire \Datapath|regB|out[2]~DUPLICATE_q ;
wire \InstructionReg|out[2]~DUPLICATE_q ;
wire \Datapath|val_B[1]~1_combout ;
wire \Datapath|val_B[1]~0_combout ;
wire \Datapath|val_B[2]~3_combout ;
wire \Datapath|regB|out[1]~DUPLICATE_q ;
wire \Datapath|Mux15~0_combout ;
wire \Datapath|regfile1|m~112feeder_combout ;
wire \Datapath|regfile1|m~112_q ;
wire \Datapath|regfile1|m~96_q ;
wire \Datapath|regfile1|m~80_q ;
wire \Datapath|regfile1|m~16_q ;
wire \Datapath|regfile1|m~48_q ;
wire \Datapath|regfile1|m~32_q ;
wire \Datapath|regfile1|m~0_q ;
wire \Datapath|regfile1|m~192_combout ;
wire \Datapath|regfile1|m~64_q ;
wire \Datapath|regfile1|m~128_combout ;
wire \Datapath|val_B[1]~2_combout ;
wire \InstructionReg|out[0]~DUPLICATE_q ;
wire \Datapath|val_A[0]~0_combout ;
wire \Datapath|shifter1|Mux15~0_combout ;
wire \Datapath|ALU1|Add0~66_cout ;
wire \Datapath|ALU1|Add0~2 ;
wire \Datapath|ALU1|Add0~6 ;
wire \Datapath|ALU1|Add0~10 ;
wire \Datapath|ALU1|Add0~14 ;
wire \Datapath|ALU1|Add0~18 ;
wire \Datapath|ALU1|Add0~22 ;
wire \Datapath|ALU1|Add0~26 ;
wire \Datapath|ALU1|Add0~30 ;
wire \Datapath|ALU1|Add0~34 ;
wire \Datapath|ALU1|Add0~38 ;
wire \Datapath|ALU1|Add0~42 ;
wire \Datapath|ALU1|Add0~46 ;
wire \Datapath|ALU1|Add0~50 ;
wire \Datapath|ALU1|Add0~54 ;
wire \Datapath|ALU1|Add0~58 ;
wire \Datapath|ALU1|Add0~61_sumout ;
wire \Datapath|regC|out[15]~feeder_combout ;
wire \Datapath|ALU1|Mux0~0_combout ;
wire \Ram|m_rtl_0|auto_generated|ram_block1a12 ;
wire \Controller|WideOr17~0_combout ;
wire \Datapath|Mux0~0_combout ;
wire \Datapath|regfile1|m~127_q ;
wire \Datapath|regfile1|m~31_q ;
wire \Datapath|regfile1|m~63_q ;
wire \Datapath|regfile1|m~47_q ;
wire \Datapath|regfile1|m~15feeder_combout ;
wire \Datapath|regfile1|m~15_q ;
wire \Datapath|regfile1|m~252_combout ;
wire \Datapath|regfile1|m~111_q ;
wire \Datapath|regfile1|m~95feeder_combout ;
wire \Datapath|regfile1|m~95_q ;
wire \Datapath|regfile1|m~79feeder_combout ;
wire \Datapath|regfile1|m~79_q ;
wire \Datapath|regfile1|m~188_combout ;
wire \Datapath|val_B[14]~15_combout ;
wire \Datapath|ALU1|Add0~57_sumout ;
wire \Datapath|regC|out[14]~feeder_combout ;
wire \Datapath|ALU1|Mux1~0_combout ;
wire \Datapath|Mux1~0_combout ;
wire \Datapath|regfile1|m~126_q ;
wire \Datapath|regfile1|m~110feeder_combout ;
wire \Datapath|regfile1|m~110_q ;
wire \Datapath|regfile1|m~94_q ;
wire \Datapath|regfile1|m~30_q ;
wire \Datapath|regfile1|m~62feeder_combout ;
wire \Datapath|regfile1|m~62_q ;
wire \Datapath|regfile1|m~46_q ;
wire \Datapath|regfile1|m~14_q ;
wire \Datapath|regfile1|m~248_combout ;
wire \Datapath|regfile1|m~78feeder_combout ;
wire \Datapath|regfile1|m~78_q ;
wire \Datapath|regfile1|m~184_combout ;
wire \Datapath|val_B[13]~14_combout ;
wire \Datapath|ALU1|Add0~53_sumout ;
wire \Datapath|regC|out[13]~feeder_combout ;
wire \Datapath|ALU1|Mux2~0_combout ;
wire \Datapath|Mux2~0_combout ;
wire \Datapath|regfile1|m~125feeder_combout ;
wire \Datapath|regfile1|m~125_q ;
wire \Datapath|regfile1|m~109_q ;
wire \Datapath|regfile1|m~61_q ;
wire \Datapath|regfile1|m~29feeder_combout ;
wire \Datapath|regfile1|m~29_q ;
wire \Datapath|regfile1|m~45_q ;
wire \Datapath|regfile1|m~13_q ;
wire \Datapath|regfile1|m~244_combout ;
wire \Datapath|regfile1|m~93_q ;
wire \Datapath|regfile1|m~77_q ;
wire \Datapath|regfile1|m~180_combout ;
wire \Datapath|val_B[12]~13_combout ;
wire \Datapath|ALU1|Add0~49_sumout ;
wire \Datapath|regC|out[12]~feeder_combout ;
wire \Datapath|ALU1|Mux3~0_combout ;
wire \Ram|m_rtl_0|auto_generated|ram_block1a10 ;
wire \Idecoder|Mux0~0_combout ;
wire \Datapath|Mux3~0_combout ;
wire \Datapath|regfile1|m~124feeder_combout ;
wire \Datapath|regfile1|m~124_q ;
wire \Datapath|regfile1|m~108feeder_combout ;
wire \Datapath|regfile1|m~108_q ;
wire \Datapath|regfile1|m~28_q ;
wire \Datapath|regfile1|m~60_q ;
wire \Datapath|regfile1|m~44_q ;
wire \Datapath|regfile1|m~12feeder_combout ;
wire \Datapath|regfile1|m~12_q ;
wire \Datapath|regfile1|m~240_combout ;
wire \Datapath|regfile1|m~92_q ;
wire \Datapath|regfile1|m~76feeder_combout ;
wire \Datapath|regfile1|m~76_q ;
wire \Datapath|regfile1|m~176_combout ;
wire \Datapath|val_B[11]~12_combout ;
wire \Datapath|ALU1|Add0~45_sumout ;
wire \Datapath|regC|out[11]~feeder_combout ;
wire \Datapath|ALU1|Mux4~0_combout ;
wire \Datapath|Mux4~0_combout ;
wire \Datapath|regfile1|m~27feeder_combout ;
wire \Datapath|regfile1|m~27_q ;
wire \Datapath|regfile1|m~59_q ;
wire \Datapath|regfile1|m~43_q ;
wire \Datapath|regfile1|m~11feeder_combout ;
wire \Datapath|regfile1|m~11_q ;
wire \Datapath|regfile1|m~236_combout ;
wire \Datapath|regfile1|m~123_q ;
wire \Datapath|regfile1|m~107_q ;
wire \Datapath|regfile1|m~91feeder_combout ;
wire \Datapath|regfile1|m~91_q ;
wire \Datapath|regfile1|m~75feeder_combout ;
wire \Datapath|regfile1|m~75_q ;
wire \Datapath|regfile1|m~172_combout ;
wire \Datapath|val_B[10]~11_combout ;
wire \Datapath|ALU1|Add0~41_sumout ;
wire \Datapath|ALU1|Mux5~0_combout ;
wire \Datapath|Mux5~0_combout ;
wire \Datapath|regfile1|m~90feeder_combout ;
wire \Datapath|regfile1|m~90_q ;
wire \Datapath|regfile1|m~106feeder_combout ;
wire \Datapath|regfile1|m~106_q ;
wire \Datapath|regfile1|m~58_q ;
wire \Datapath|regfile1|m~42_q ;
wire \Datapath|regfile1|m~26_q ;
wire \Datapath|regfile1|m~10feeder_combout ;
wire \Datapath|regfile1|m~10_q ;
wire \Datapath|regfile1|m~232_combout ;
wire \Datapath|regfile1|m~122feeder_combout ;
wire \Datapath|regfile1|m~122_q ;
wire \Datapath|regfile1|m~74feeder_combout ;
wire \Datapath|regfile1|m~74_q ;
wire \Datapath|regfile1|m~168_combout ;
wire \Datapath|val_B[9]~10_combout ;
wire \Datapath|ALU1|Add0~37_sumout ;
wire \Datapath|regC|out[9]~feeder_combout ;
wire \Datapath|ALU1|Mux6~0_combout ;
wire \Datapath|Mux6~0_combout ;
wire \Datapath|regfile1|m~89_q ;
wire \Datapath|regfile1|m~121feeder_combout ;
wire \Datapath|regfile1|m~121_q ;
wire \Datapath|regfile1|m~105feeder_combout ;
wire \Datapath|regfile1|m~105_q ;
wire \Datapath|regfile1|m~25_q ;
wire \Datapath|regfile1|m~57_q ;
wire \Datapath|regfile1|m~41_q ;
wire \Datapath|regfile1|m~9feeder_combout ;
wire \Datapath|regfile1|m~9_q ;
wire \Datapath|regfile1|m~228_combout ;
wire \Datapath|regfile1|m~73feeder_combout ;
wire \Datapath|regfile1|m~73_q ;
wire \Datapath|regfile1|m~164_combout ;
wire \Datapath|val_B[8]~9_combout ;
wire \Datapath|ALU1|Add0~33_sumout ;
wire \Datapath|regC|out[8]~feeder_combout ;
wire \Datapath|ALU1|Mux7~0_combout ;
wire \Ram|m_rtl_0|auto_generated|ram_block1a1 ;
wire \InstructionReg|out[1]~feeder_combout ;
wire \InstructionReg|out[1]~DUPLICATE_q ;
wire \Datapath|Mux14~0_combout ;
wire \Datapath|regfile1|m~81feeder_combout ;
wire \Datapath|regfile1|m~81_q ;
wire \Datapath|regfile1|m~97_q ;
wire \Datapath|regfile1|m~113feeder_combout ;
wire \Datapath|regfile1|m~113_q ;
wire \Datapath|regfile1|m~49_q ;
wire \Datapath|regfile1|m~33_q ;
wire \Datapath|regfile1|m~17_q ;
wire \Datapath|regfile1|m~1_q ;
wire \Datapath|regfile1|m~196_combout ;
wire \Datapath|regfile1|m~65_q ;
wire \Datapath|regfile1|m~132_combout ;
wire \Datapath|ALU1|Add0~5_sumout ;
wire \Datapath|regC|out[1]~feeder_combout ;
wire \Datapath|ALU1|Mux14~0_combout ;
wire \Ram|m_rtl_0|auto_generated|ram_block1a7 ;
wire \Datapath|Mux7~0_combout ;
wire \Datapath|regfile1|m~88feeder_combout ;
wire \Datapath|regfile1|m~88_q ;
wire \Datapath|regfile1|m~24feeder_combout ;
wire \Datapath|regfile1|m~24_q ;
wire \Datapath|regfile1|m~40_q ;
wire \Datapath|regfile1|m~56_q ;
wire \Datapath|regfile1|m~8_q ;
wire \Datapath|regfile1|m~224_combout ;
wire \Datapath|regfile1|m~104feeder_combout ;
wire \Datapath|regfile1|m~104_q ;
wire \Datapath|regfile1|m~120feeder_combout ;
wire \Datapath|regfile1|m~120_q ;
wire \Datapath|regfile1|m~72_q ;
wire \Datapath|regfile1|m~160_combout ;
wire \Datapath|val_B[7]~8_combout ;
wire \Datapath|ALU1|Add0~29_sumout ;
wire \Datapath|regC|out[7]~feeder_combout ;
wire \Datapath|ALU1|Mux8~0_combout ;
wire \Controller|Equal27~3_combout ;
wire \ram_addr[7]~7_combout ;
wire \Ram|m_rtl_0|auto_generated|ram_block1a6 ;
wire \InstructionReg|out[6]~feeder_combout ;
wire \Datapath|Mux9~0_combout ;
wire \Datapath|regfile1|m~86_q ;
wire \Datapath|regfile1|m~118_q ;
wire \Datapath|regfile1|m~102_q ;
wire \Datapath|regfile1|m~22_q ;
wire \Datapath|regfile1|m~38_q ;
wire \Datapath|regfile1|m~54_q ;
wire \Datapath|regfile1|m~6_q ;
wire \Datapath|regfile1|m~216_combout ;
wire \Datapath|regfile1|m~70feeder_combout ;
wire \Datapath|regfile1|m~70_q ;
wire \Datapath|regfile1|m~152_combout ;
wire \Datapath|ALU1|Add0~25_sumout ;
wire \Datapath|regC|out[6]~feeder_combout ;
wire \Datapath|ALU1|Mux9~0_combout ;
wire \ram_addr[6]~6_combout ;
wire \Ram|m_rtl_0|auto_generated|ram_block1a5 ;
wire \Datapath|Mux10~0_combout ;
wire \Datapath|regfile1|m~21feeder_combout ;
wire \Datapath|regfile1|m~21_q ;
wire \Datapath|regfile1|m~53_q ;
wire \Datapath|regfile1|m~37_q ;
wire \Datapath|regfile1|m~5feeder_combout ;
wire \Datapath|regfile1|m~5_q ;
wire \Datapath|regfile1|m~212_combout ;
wire \Datapath|regfile1|m~101feeder_combout ;
wire \Datapath|regfile1|m~101_q ;
wire \Datapath|regfile1|m~85feeder_combout ;
wire \Datapath|regfile1|m~85_q ;
wire \Datapath|regfile1|m~117feeder_combout ;
wire \Datapath|regfile1|m~117_q ;
wire \Datapath|regfile1|m~69feeder_combout ;
wire \Datapath|regfile1|m~69_q ;
wire \Datapath|regfile1|m~148_combout ;
wire \Datapath|val_B[5]~6_combout ;
wire \Datapath|ALU1|Add0~21_sumout ;
wire \Datapath|regC|out[5]~feeder_combout ;
wire \Datapath|ALU1|Mux10~0_combout ;
wire \ram_addr[5]~5_combout ;
wire \Ram|m_rtl_0|auto_generated|ram_block1a4 ;
wire \Datapath|Mux11~0_combout ;
wire \Datapath|regfile1|m~84feeder_combout ;
wire \Datapath|regfile1|m~84_q ;
wire \Datapath|regfile1|m~52_q ;
wire \Datapath|regfile1|m~36_q ;
wire \Datapath|regfile1|m~20feeder_combout ;
wire \Datapath|regfile1|m~20_q ;
wire \Datapath|regfile1|m~4feeder_combout ;
wire \Datapath|regfile1|m~4_q ;
wire \Datapath|regfile1|m~208_combout ;
wire \Datapath|regfile1|m~100_q ;
wire \Datapath|regfile1|m~116feeder_combout ;
wire \Datapath|regfile1|m~116_q ;
wire \Datapath|regfile1|m~68_q ;
wire \Datapath|regfile1|m~144_combout ;
wire \Datapath|regB|out[4]~DUPLICATE_q ;
wire \Datapath|val_B[4]~5_combout ;
wire \Datapath|ALU1|Add0~17_sumout ;
wire \Datapath|regC|out[4]~feeder_combout ;
wire \Datapath|ALU1|Mux11~0_combout ;
wire \ram_addr[4]~4_combout ;
wire \Ram|m_rtl_0|auto_generated|ram_block1a3 ;
wire \Datapath|Mux12~0_combout ;
wire \Datapath|regfile1|m~115_q ;
wire \Datapath|regfile1|m~99feeder_combout ;
wire \Datapath|regfile1|m~99_q ;
wire \Datapath|regfile1|m~83_q ;
wire \Datapath|regfile1|m~19_q ;
wire \Datapath|regfile1|m~35_q ;
wire \Datapath|regfile1|m~51_q ;
wire \Datapath|regfile1|m~3_q ;
wire \Datapath|regfile1|m~204_combout ;
wire \Datapath|regfile1|m~67_q ;
wire \Datapath|regfile1|m~140_combout ;
wire \Datapath|val_B[3]~4_combout ;
wire \Datapath|ALU1|Add0~13_sumout ;
wire \Datapath|regC|out[3]~feeder_combout ;
wire \Datapath|ALU1|Mux12~0_combout ;
wire \ram_addr[3]~3_combout ;
wire \Ram|m_rtl_0|auto_generated|ram_block1a2 ;
wire \InstructionReg|out[2]~feeder_combout ;
wire \Datapath|Mux13~0_combout ;
wire \Datapath|regfile1|m~82feeder_combout ;
wire \Datapath|regfile1|m~82_q ;
wire \Datapath|regfile1|m~98_q ;
wire \Datapath|regfile1|m~18_q ;
wire \Datapath|regfile1|m~34_q ;
wire \Datapath|regfile1|m~50_q ;
wire \Datapath|regfile1|m~2_q ;
wire \Datapath|regfile1|m~200_combout ;
wire \Datapath|regfile1|m~114_q ;
wire \Datapath|regfile1|m~66_q ;
wire \Datapath|regfile1|m~136_combout ;
wire \Datapath|ALU1|Add0~9_sumout ;
wire \Datapath|regC|out[2]~feeder_combout ;
wire \Datapath|ALU1|Mux13~0_combout ;
wire \ram_addr[2]~2_combout ;
wire \Ram|m_rtl_0|auto_generated|ram_block1a15 ;
wire \InstructionReg|out[15]~DUPLICATE_q ;
wire \InstructionReg|out[13]~DUPLICATE_q ;
wire \Controller|WideNor32~2_combout ;
wire \Controller|Selector0~4_combout ;
wire \Controller|WideNor32~0_combout ;
wire \Controller|WideNor32~1_combout ;
wire \Controller|WideNor32~3_combout ;
wire \Controller|Selector0~0_combout ;
wire \Controller|state~6_combout ;
wire \ram_addr[1]~1_combout ;
wire \Ram|m_rtl_0|auto_generated|ram_block1a14 ;
wire \Controller|Equal0~0_combout ;
wire \Controller|Selector0~1_combout ;
wire \Controller|Selector3~0_combout ;
wire \Controller|Equal2~0_combout ;
wire \Controller|state~3_combout ;
wire \Controller|state~4_combout ;
wire \Controller|WideOr20~0_combout ;
wire \ram_addr[0]~0_combout ;
wire \Ram|m_rtl_0|auto_generated|ram_block1a13 ;
wire \Controller|WideNor32~4_combout ;
wire \Controller|Selector0~2_combout ;
wire \Controller|Selector2~2_combout ;
wire \Controller|Equal27~1_combout ;
wire \Controller|Equal0~2_combout ;
wire \Controller|Selector0~3_combout ;
wire \Controller|Selector2~3_combout ;
wire \Controller|state~5_combout ;
wire \Controller|Selector1~2_combout ;
wire \Controller|Selector2~0_combout ;
wire \Controller|Selector1~1_combout ;
wire \Controller|Selector1~0_combout ;
wire \Controller|state~0_combout ;
wire \Controller|Equal0~1_combout ;
wire \Controller|Equal1~0_combout ;
wire \Controller|state~1_combout ;
wire \Controller|Selector2~1_combout ;
wire \Controller|state~2_combout ;
wire \Controller|Equal27~2_combout ;
wire \Ram|m_rtl_0|auto_generated|ram_block1a11 ;
wire \Datapath|ALU1|Add0~1_sumout ;
wire \Datapath|regC|out[0]~feeder_combout ;
wire \Datapath|ALU1|Mux15~0_combout ;
wire [5:0] \Controller|state ;
wire [15:0] \Datapath|regC|out ;
wire [7:0] \DataAddressRegister|out ;
wire [7:0] \ProgramCounter|out ;
wire [15:0] \InstructionReg|out ;
wire [15:0] \Datapath|regA|out ;
wire [15:0] \Datapath|regB|out ;

wire [39:0] \Ram|m_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \Ram|m_rtl_0|auto_generated|ram_block1a0~portbdataout  = \Ram|m_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \Ram|m_rtl_0|auto_generated|ram_block1a1  = \Ram|m_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \Ram|m_rtl_0|auto_generated|ram_block1a2  = \Ram|m_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \Ram|m_rtl_0|auto_generated|ram_block1a3  = \Ram|m_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \Ram|m_rtl_0|auto_generated|ram_block1a4  = \Ram|m_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \Ram|m_rtl_0|auto_generated|ram_block1a5  = \Ram|m_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \Ram|m_rtl_0|auto_generated|ram_block1a6  = \Ram|m_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \Ram|m_rtl_0|auto_generated|ram_block1a7  = \Ram|m_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \Ram|m_rtl_0|auto_generated|ram_block1a8  = \Ram|m_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \Ram|m_rtl_0|auto_generated|ram_block1a9  = \Ram|m_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \Ram|m_rtl_0|auto_generated|ram_block1a10  = \Ram|m_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \Ram|m_rtl_0|auto_generated|ram_block1a11  = \Ram|m_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \Ram|m_rtl_0|auto_generated|ram_block1a12  = \Ram|m_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \Ram|m_rtl_0|auto_generated|ram_block1a13  = \Ram|m_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \Ram|m_rtl_0|auto_generated|ram_block1a14  = \Ram|m_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \Ram|m_rtl_0|auto_generated|ram_block1a15  = \Ram|m_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];

// Location: IOOBUF_X89_Y25_N5
cyclonev_io_obuf \out[0]~output (
	.i(\Datapath|regC|out [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[0]),
	.obar());
// synopsys translate_off
defparam \out[0]~output .bus_hold = "false";
defparam \out[0]~output .open_drain_output = "false";
defparam \out[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N62
cyclonev_io_obuf \out[1]~output (
	.i(\Datapath|regC|out [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[1]),
	.obar());
// synopsys translate_off
defparam \out[1]~output .bus_hold = "false";
defparam \out[1]~output .open_drain_output = "false";
defparam \out[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N79
cyclonev_io_obuf \out[2]~output (
	.i(\Datapath|regC|out [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[2]),
	.obar());
// synopsys translate_off
defparam \out[2]~output .bus_hold = "false";
defparam \out[2]~output .open_drain_output = "false";
defparam \out[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N39
cyclonev_io_obuf \out[3]~output (
	.i(\Datapath|regC|out [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[3]),
	.obar());
// synopsys translate_off
defparam \out[3]~output .bus_hold = "false";
defparam \out[3]~output .open_drain_output = "false";
defparam \out[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N22
cyclonev_io_obuf \out[4]~output (
	.i(\Datapath|regC|out [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[4]),
	.obar());
// synopsys translate_off
defparam \out[4]~output .bus_hold = "false";
defparam \out[4]~output .open_drain_output = "false";
defparam \out[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N96
cyclonev_io_obuf \out[5]~output (
	.i(\Datapath|regC|out [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[5]),
	.obar());
// synopsys translate_off
defparam \out[5]~output .bus_hold = "false";
defparam \out[5]~output .open_drain_output = "false";
defparam \out[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N22
cyclonev_io_obuf \out[6]~output (
	.i(\Datapath|regC|out [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[6]),
	.obar());
// synopsys translate_off
defparam \out[6]~output .bus_hold = "false";
defparam \out[6]~output .open_drain_output = "false";
defparam \out[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N56
cyclonev_io_obuf \out[7]~output (
	.i(\Datapath|regC|out [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[7]),
	.obar());
// synopsys translate_off
defparam \out[7]~output .bus_hold = "false";
defparam \out[7]~output .open_drain_output = "false";
defparam \out[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N22
cyclonev_io_obuf \out[8]~output (
	.i(\Datapath|regC|out [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[8]),
	.obar());
// synopsys translate_off
defparam \out[8]~output .bus_hold = "false";
defparam \out[8]~output .open_drain_output = "false";
defparam \out[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N5
cyclonev_io_obuf \out[9]~output (
	.i(\Datapath|regC|out [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[9]),
	.obar());
// synopsys translate_off
defparam \out[9]~output .bus_hold = "false";
defparam \out[9]~output .open_drain_output = "false";
defparam \out[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N39
cyclonev_io_obuf \out[10]~output (
	.i(\Datapath|regC|out [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[10]),
	.obar());
// synopsys translate_off
defparam \out[10]~output .bus_hold = "false";
defparam \out[10]~output .open_drain_output = "false";
defparam \out[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N5
cyclonev_io_obuf \out[11]~output (
	.i(\Datapath|regC|out [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[11]),
	.obar());
// synopsys translate_off
defparam \out[11]~output .bus_hold = "false";
defparam \out[11]~output .open_drain_output = "false";
defparam \out[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N5
cyclonev_io_obuf \out[12]~output (
	.i(\Datapath|regC|out [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[12]),
	.obar());
// synopsys translate_off
defparam \out[12]~output .bus_hold = "false";
defparam \out[12]~output .open_drain_output = "false";
defparam \out[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N56
cyclonev_io_obuf \out[13]~output (
	.i(\Datapath|regC|out [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[13]),
	.obar());
// synopsys translate_off
defparam \out[13]~output .bus_hold = "false";
defparam \out[13]~output .open_drain_output = "false";
defparam \out[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N56
cyclonev_io_obuf \out[14]~output (
	.i(\Datapath|regC|out [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[14]),
	.obar());
// synopsys translate_off
defparam \out[14]~output .bus_hold = "false";
defparam \out[14]~output .open_drain_output = "false";
defparam \out[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N45
cyclonev_io_obuf \out[15]~output (
	.i(\Datapath|regC|out [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[15]),
	.obar());
// synopsys translate_off
defparam \out[15]~output .bus_hold = "false";
defparam \out[15]~output .open_drain_output = "false";
defparam \out[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N21
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G10
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X89_Y21_N38
cyclonev_io_ibuf \rst_n~input (
	.i(rst_n),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\rst_n~input_o ));
// synopsys translate_off
defparam \rst_n~input .bus_hold = "false";
defparam \rst_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X81_Y21_N42
cyclonev_lcell_comb \Controller|WideOr18~0 (
// Equation(s):
// \Controller|WideOr18~0_combout  = ( \Controller|state [1] & ( \Controller|state [2] & ( (!\Controller|state [3]) # ((!\Controller|state [4] & \Controller|state [0])) ) ) ) # ( !\Controller|state [1] & ( \Controller|state [2] & ( (!\Controller|state [3] & 
// ((!\Controller|state [4]) # (\Controller|state [0]))) ) ) ) # ( \Controller|state [1] & ( !\Controller|state [2] & ( (\Controller|state [4] & (\Controller|state [3] & \Controller|state [0])) ) ) ) # ( !\Controller|state [1] & ( !\Controller|state [2] & ( 
// \Controller|state [4] ) ) )

	.dataa(!\Controller|state [4]),
	.datab(gnd),
	.datac(!\Controller|state [3]),
	.datad(!\Controller|state [0]),
	.datae(!\Controller|state [1]),
	.dataf(!\Controller|state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|WideOr18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|WideOr18~0 .extended_lut = "off";
defparam \Controller|WideOr18~0 .lut_mask = 64'h55550005A0F0F0FA;
defparam \Controller|WideOr18~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y19_N24
cyclonev_lcell_comb \Controller|WideOr13~0 (
// Equation(s):
// \Controller|WideOr13~0_combout  = ( \Controller|state [1] & ( (!\Controller|state [2] & (\Controller|state [3] & \Controller|state [0])) ) ) # ( !\Controller|state [1] & ( (!\Controller|state [2] & \Controller|state [3]) ) )

	.dataa(gnd),
	.datab(!\Controller|state [2]),
	.datac(!\Controller|state [3]),
	.datad(!\Controller|state [0]),
	.datae(gnd),
	.dataf(!\Controller|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|WideOr13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|WideOr13~0 .extended_lut = "off";
defparam \Controller|WideOr13~0 .lut_mask = 64'h0C0C0C0C000C000C;
defparam \Controller|WideOr13~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y19_N57
cyclonev_lcell_comb \Controller|WideOr13~1 (
// Equation(s):
// \Controller|WideOr13~1_combout  = ( \Controller|state [4] & ( \Controller|WideOr13~0_combout  ) )

	.dataa(!\Controller|WideOr13~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Controller|state [4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|WideOr13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|WideOr13~1 .extended_lut = "off";
defparam \Controller|WideOr13~1 .lut_mask = 64'h0000555500005555;
defparam \Controller|WideOr13~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y19_N0
cyclonev_lcell_comb \Add0~1 (
// Equation(s):
// \Add0~1_sumout  = SUM(( \ProgramCounter|out [0] ) + ( VCC ) + ( !VCC ))
// \Add0~2  = CARRY(( \ProgramCounter|out [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ProgramCounter|out [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~1_sumout ),
	.cout(\Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \Add0~1 .extended_lut = "off";
defparam \Add0~1 .lut_mask = 64'h00000000000000FF;
defparam \Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y15_N4
cyclonev_io_ibuf \start_pc[0]~input (
	.i(start_pc[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\start_pc[0]~input_o ));
// synopsys translate_off
defparam \start_pc[0]~input .bus_hold = "false";
defparam \start_pc[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X81_Y19_N0
cyclonev_lcell_comb \Controller|Equal27~4 (
// Equation(s):
// \Controller|Equal27~4_combout  = ( \Controller|state [0] & ( !\Controller|state [1] & ( (!\Controller|state [3] & (!\Controller|state [4] & !\Controller|state [2])) ) ) )

	.dataa(!\Controller|state [3]),
	.datab(!\Controller|state [4]),
	.datac(!\Controller|state [2]),
	.datad(gnd),
	.datae(!\Controller|state [0]),
	.dataf(!\Controller|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|Equal27~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|Equal27~4 .extended_lut = "off";
defparam \Controller|Equal27~4 .lut_mask = 64'h0000808000000000;
defparam \Controller|Equal27~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y19_N33
cyclonev_lcell_comb \Controller|load_pc~0 (
// Equation(s):
// \Controller|load_pc~0_combout  = ( \Controller|state [0] & ( !\Controller|state [2] & ( (!\Controller|state [3] & (!\Controller|state [4] & !\Controller|state [1])) ) ) ) # ( !\Controller|state [0] & ( !\Controller|state [2] & ( (\Controller|state [3] & 
// (\Controller|state [4] & \Controller|state [1])) ) ) )

	.dataa(!\Controller|state [3]),
	.datab(!\Controller|state [4]),
	.datac(gnd),
	.datad(!\Controller|state [1]),
	.datae(!\Controller|state [0]),
	.dataf(!\Controller|state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|load_pc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|load_pc~0 .extended_lut = "off";
defparam \Controller|load_pc~0 .lut_mask = 64'h0011880000000000;
defparam \Controller|load_pc~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y19_N2
dffeas \ProgramCounter|out[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~1_sumout ),
	.asdata(\start_pc[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Controller|Equal27~4_combout ),
	.ena(\Controller|load_pc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ProgramCounter|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ProgramCounter|out[0] .is_wysiwyg = "true";
defparam \ProgramCounter|out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y19_N3
cyclonev_lcell_comb \Add0~5 (
// Equation(s):
// \Add0~5_sumout  = SUM(( \ProgramCounter|out [1] ) + ( GND ) + ( \Add0~2  ))
// \Add0~6  = CARRY(( \ProgramCounter|out [1] ) + ( GND ) + ( \Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ProgramCounter|out [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~5_sumout ),
	.cout(\Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Add0~5 .extended_lut = "off";
defparam \Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y13_N38
cyclonev_io_ibuf \start_pc[1]~input (
	.i(start_pc[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\start_pc[1]~input_o ));
// synopsys translate_off
defparam \start_pc[1]~input .bus_hold = "false";
defparam \start_pc[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X83_Y19_N5
dffeas \ProgramCounter|out[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~5_sumout ),
	.asdata(\start_pc[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Controller|Equal27~4_combout ),
	.ena(\Controller|load_pc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ProgramCounter|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ProgramCounter|out[1] .is_wysiwyg = "true";
defparam \ProgramCounter|out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y19_N6
cyclonev_lcell_comb \Add0~9 (
// Equation(s):
// \Add0~9_sumout  = SUM(( \ProgramCounter|out [2] ) + ( GND ) + ( \Add0~6  ))
// \Add0~10  = CARRY(( \ProgramCounter|out [2] ) + ( GND ) + ( \Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ProgramCounter|out [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~9_sumout ),
	.cout(\Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Add0~9 .extended_lut = "off";
defparam \Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y16_N21
cyclonev_io_ibuf \start_pc[2]~input (
	.i(start_pc[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\start_pc[2]~input_o ));
// synopsys translate_off
defparam \start_pc[2]~input .bus_hold = "false";
defparam \start_pc[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X83_Y19_N8
dffeas \ProgramCounter|out[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~9_sumout ),
	.asdata(\start_pc[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Controller|Equal27~4_combout ),
	.ena(\Controller|load_pc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ProgramCounter|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ProgramCounter|out[2] .is_wysiwyg = "true";
defparam \ProgramCounter|out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y19_N9
cyclonev_lcell_comb \Add0~13 (
// Equation(s):
// \Add0~13_sumout  = SUM(( \ProgramCounter|out [3] ) + ( GND ) + ( \Add0~10  ))
// \Add0~14  = CARRY(( \ProgramCounter|out [3] ) + ( GND ) + ( \Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ProgramCounter|out [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~13_sumout ),
	.cout(\Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Add0~13 .extended_lut = "off";
defparam \Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y13_N4
cyclonev_io_ibuf \start_pc[3]~input (
	.i(start_pc[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\start_pc[3]~input_o ));
// synopsys translate_off
defparam \start_pc[3]~input .bus_hold = "false";
defparam \start_pc[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X83_Y19_N11
dffeas \ProgramCounter|out[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~13_sumout ),
	.asdata(\start_pc[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Controller|Equal27~4_combout ),
	.ena(\Controller|load_pc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ProgramCounter|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ProgramCounter|out[3] .is_wysiwyg = "true";
defparam \ProgramCounter|out[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y19_N12
cyclonev_lcell_comb \Add0~17 (
// Equation(s):
// \Add0~17_sumout  = SUM(( \ProgramCounter|out [4] ) + ( GND ) + ( \Add0~14  ))
// \Add0~18  = CARRY(( \ProgramCounter|out [4] ) + ( GND ) + ( \Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ProgramCounter|out [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~17_sumout ),
	.cout(\Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Add0~17 .extended_lut = "off";
defparam \Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y15_N21
cyclonev_io_ibuf \start_pc[4]~input (
	.i(start_pc[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\start_pc[4]~input_o ));
// synopsys translate_off
defparam \start_pc[4]~input .bus_hold = "false";
defparam \start_pc[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X83_Y19_N14
dffeas \ProgramCounter|out[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~17_sumout ),
	.asdata(\start_pc[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Controller|Equal27~4_combout ),
	.ena(\Controller|load_pc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ProgramCounter|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ProgramCounter|out[4] .is_wysiwyg = "true";
defparam \ProgramCounter|out[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y19_N21
cyclonev_lcell_comb \Controller|Equal27~0 (
// Equation(s):
// \Controller|Equal27~0_combout  = ( \Controller|state [1] & ( (!\Controller|state [2] & (\Controller|state [0] & (!\Controller|state [4] & !\Controller|state [3]))) ) )

	.dataa(!\Controller|state [2]),
	.datab(!\Controller|state [0]),
	.datac(!\Controller|state [4]),
	.datad(!\Controller|state [3]),
	.datae(gnd),
	.dataf(!\Controller|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|Equal27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|Equal27~0 .extended_lut = "off";
defparam \Controller|Equal27~0 .lut_mask = 64'h0000000020002000;
defparam \Controller|Equal27~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y21_N14
dffeas \InstructionReg|out[3]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Ram|m_rtl_0|auto_generated|ram_block1a3 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|Equal27~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstructionReg|out[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \InstructionReg|out[3]~DUPLICATE .is_wysiwyg = "true";
defparam \InstructionReg|out[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y19_N9
cyclonev_lcell_comb \Controller|WideOr12~0 (
// Equation(s):
// \Controller|WideOr12~0_combout  = ( \Controller|state [4] & ( (\Controller|state [3] & (!\Controller|state [2] & ((!\Controller|state [1]) # (\Controller|state [0])))) ) ) # ( !\Controller|state [4] & ( (!\Controller|state [1] & (!\Controller|state [3] & 
// (\Controller|state [2] & !\Controller|state [0]))) ) )

	.dataa(!\Controller|state [1]),
	.datab(!\Controller|state [3]),
	.datac(!\Controller|state [2]),
	.datad(!\Controller|state [0]),
	.datae(gnd),
	.dataf(!\Controller|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|WideOr12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|WideOr12~0 .extended_lut = "off";
defparam \Controller|WideOr12~0 .lut_mask = 64'h0800080020302030;
defparam \Controller|WideOr12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y19_N15
cyclonev_lcell_comb \Add0~21 (
// Equation(s):
// \Add0~21_sumout  = SUM(( \ProgramCounter|out [5] ) + ( GND ) + ( \Add0~18  ))
// \Add0~22  = CARRY(( \ProgramCounter|out [5] ) + ( GND ) + ( \Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ProgramCounter|out [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~21_sumout ),
	.cout(\Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Add0~21 .extended_lut = "off";
defparam \Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y15_N55
cyclonev_io_ibuf \start_pc[5]~input (
	.i(start_pc[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\start_pc[5]~input_o ));
// synopsys translate_off
defparam \start_pc[5]~input .bus_hold = "false";
defparam \start_pc[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X83_Y19_N17
dffeas \ProgramCounter|out[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~21_sumout ),
	.asdata(\start_pc[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Controller|Equal27~4_combout ),
	.ena(\Controller|load_pc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ProgramCounter|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ProgramCounter|out[5] .is_wysiwyg = "true";
defparam \ProgramCounter|out[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y21_N48
cyclonev_lcell_comb \Controller|WideOr16~0 (
// Equation(s):
// \Controller|WideOr16~0_combout  = ( \Controller|state [3] & ( \Controller|state [2] & ( (\Controller|state [0] & !\Controller|state [4]) ) ) ) # ( !\Controller|state [3] & ( \Controller|state [2] & ( (!\Controller|state [1] & \Controller|state [0]) ) ) ) 
// # ( \Controller|state [3] & ( !\Controller|state [2] & ( (!\Controller|state [1] & (\Controller|state [0] & !\Controller|state [4])) ) ) )

	.dataa(!\Controller|state [1]),
	.datab(!\Controller|state [0]),
	.datac(!\Controller|state [4]),
	.datad(gnd),
	.datae(!\Controller|state [3]),
	.dataf(!\Controller|state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|WideOr16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|WideOr16~0 .extended_lut = "off";
defparam \Controller|WideOr16~0 .lut_mask = 64'h0000202022223030;
defparam \Controller|WideOr16~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y21_N19
dffeas \Datapath|regB|out[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|regfile1|m~144_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|WideOr16~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regB|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regB|out[4] .is_wysiwyg = "true";
defparam \Datapath|regB|out[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y19_N18
cyclonev_lcell_comb \Add0~25 (
// Equation(s):
// \Add0~25_sumout  = SUM(( \ProgramCounter|out [6] ) + ( GND ) + ( \Add0~22  ))
// \Add0~26  = CARRY(( \ProgramCounter|out [6] ) + ( GND ) + ( \Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ProgramCounter|out [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~25_sumout ),
	.cout(\Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \Add0~25 .extended_lut = "off";
defparam \Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y13_N55
cyclonev_io_ibuf \start_pc[6]~input (
	.i(start_pc[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\start_pc[6]~input_o ));
// synopsys translate_off
defparam \start_pc[6]~input .bus_hold = "false";
defparam \start_pc[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X83_Y19_N20
dffeas \ProgramCounter|out[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~25_sumout ),
	.asdata(\start_pc[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Controller|Equal27~4_combout ),
	.ena(\Controller|load_pc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ProgramCounter|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ProgramCounter|out[6] .is_wysiwyg = "true";
defparam \ProgramCounter|out[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y19_N21
cyclonev_lcell_comb \Add0~29 (
// Equation(s):
// \Add0~29_sumout  = SUM(( \ProgramCounter|out [7] ) + ( GND ) + ( \Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ProgramCounter|out [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~29 .extended_lut = "off";
defparam \Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y15_N38
cyclonev_io_ibuf \start_pc[7]~input (
	.i(start_pc[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\start_pc[7]~input_o ));
// synopsys translate_off
defparam \start_pc[7]~input .bus_hold = "false";
defparam \start_pc[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X83_Y19_N23
dffeas \ProgramCounter|out[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~29_sumout ),
	.asdata(\start_pc[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Controller|Equal27~4_combout ),
	.ena(\Controller|load_pc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ProgramCounter|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ProgramCounter|out[7] .is_wysiwyg = "true";
defparam \ProgramCounter|out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y21_N55
dffeas \Datapath|regB|out[9]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|regfile1|m~164_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|WideOr16~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regB|out[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regB|out[9]~DUPLICATE .is_wysiwyg = "true";
defparam \Datapath|regB|out[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y21_N21
cyclonev_lcell_comb \Controller|WideOr19~0 (
// Equation(s):
// \Controller|WideOr19~0_combout  = ( \Controller|state [0] & ( (!\Controller|state [2] & (\Controller|state [1] & \Controller|state [4])) ) ) # ( !\Controller|state [0] & ( (!\Controller|state [2] & (\Controller|state [1] & \Controller|state [4])) # 
// (\Controller|state [2] & (!\Controller|state [1])) ) )

	.dataa(!\Controller|state [2]),
	.datab(gnd),
	.datac(!\Controller|state [1]),
	.datad(!\Controller|state [4]),
	.datae(gnd),
	.dataf(!\Controller|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|WideOr19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|WideOr19~0 .extended_lut = "off";
defparam \Controller|WideOr19~0 .lut_mask = 64'h505A505A000A000A;
defparam \Controller|WideOr19~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y21_N33
cyclonev_lcell_comb \Controller|WideOr19~1 (
// Equation(s):
// \Controller|WideOr19~1_combout  = ( \Controller|WideOr19~0_combout  & ( !\Controller|state [3] ) )

	.dataa(!\Controller|state [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Controller|WideOr19~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|WideOr19~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|WideOr19~1 .extended_lut = "off";
defparam \Controller|WideOr19~1 .lut_mask = 64'h00000000AAAAAAAA;
defparam \Controller|WideOr19~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y21_N30
cyclonev_lcell_comb \Controller|WideOr15~0 (
// Equation(s):
// \Controller|WideOr15~0_combout  = ( \Controller|state [3] & ( \Controller|state [2] & ( (!\Controller|state [1] & (!\Controller|state [0] & !\Controller|state [4])) ) ) ) # ( \Controller|state [3] & ( !\Controller|state [2] & ( (!\Controller|state [1] & 
// (!\Controller|state [0] & !\Controller|state [4])) ) ) ) # ( !\Controller|state [3] & ( !\Controller|state [2] & ( (\Controller|state [1] & (!\Controller|state [0] & \Controller|state [4])) ) ) )

	.dataa(!\Controller|state [1]),
	.datab(!\Controller|state [0]),
	.datac(!\Controller|state [4]),
	.datad(gnd),
	.datae(!\Controller|state [3]),
	.dataf(!\Controller|state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|WideOr15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|WideOr15~0 .extended_lut = "off";
defparam \Controller|WideOr15~0 .lut_mask = 64'h0404808000008080;
defparam \Controller|WideOr15~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y19_N2
dffeas \Datapath|regA|out[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regfile1|m~176_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|WideOr15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regA|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regA|out[12] .is_wysiwyg = "true";
defparam \Datapath|regA|out[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y21_N2
dffeas \Datapath|regA|out[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regfile1|m~184_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|WideOr15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regA|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regA|out[14] .is_wysiwyg = "true";
defparam \Datapath|regA|out[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y19_N40
dffeas \Datapath|regA|out[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regfile1|m~188_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|WideOr15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regA|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regA|out[15] .is_wysiwyg = "true";
defparam \Datapath|regA|out[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y22_N27
cyclonev_lcell_comb \Datapath|val_A[15]~1 (
// Equation(s):
// \Datapath|val_A[15]~1_combout  = ( !\Controller|WideOr18~0_combout  & ( \Datapath|regA|out [15] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Controller|WideOr18~0_combout ),
	.dataf(!\Datapath|regA|out [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|val_A[15]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|val_A[15]~1 .extended_lut = "off";
defparam \Datapath|val_A[15]~1 .lut_mask = 64'h00000000FFFF0000;
defparam \Datapath|val_A[15]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y21_N30
cyclonev_lcell_comb \Datapath|shifter1|Mux0~0 (
// Equation(s):
// \Datapath|shifter1|Mux0~0_combout  = ( \Datapath|regB|out [15] & ( (!\InstructionReg|out [4] & ((!\InstructionReg|out[3]~DUPLICATE_q ) # (\Datapath|regB|out [14]))) # (\InstructionReg|out [4] & (\InstructionReg|out[3]~DUPLICATE_q )) ) ) # ( 
// !\Datapath|regB|out [15] & ( (!\InstructionReg|out [4] & (\InstructionReg|out[3]~DUPLICATE_q  & \Datapath|regB|out [14])) ) )

	.dataa(!\InstructionReg|out [4]),
	.datab(!\InstructionReg|out[3]~DUPLICATE_q ),
	.datac(!\Datapath|regB|out [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|regB|out [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|shifter1|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|shifter1|Mux0~0 .extended_lut = "off";
defparam \Datapath|shifter1|Mux0~0 .lut_mask = 64'h020202029B9B9B9B;
defparam \Datapath|shifter1|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y19_N35
dffeas \Datapath|regA|out[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regfile1|m~180_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|WideOr15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regA|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regA|out[13] .is_wysiwyg = "true";
defparam \Datapath|regA|out[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y21_N56
dffeas \Datapath|regA|out[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regfile1|m~172_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|WideOr15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regA|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regA|out[11] .is_wysiwyg = "true";
defparam \Datapath|regA|out[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y20_N14
dffeas \Datapath|regA|out[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regfile1|m~168_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|WideOr15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regA|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regA|out[10] .is_wysiwyg = "true";
defparam \Datapath|regA|out[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y22_N20
dffeas \Datapath|regA|out[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regfile1|m~164_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|WideOr15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regA|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regA|out[9] .is_wysiwyg = "true";
defparam \Datapath|regA|out[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y21_N38
dffeas \Datapath|regA|out[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regfile1|m~160_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|WideOr15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regA|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regA|out[8] .is_wysiwyg = "true";
defparam \Datapath|regA|out[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y19_N42
cyclonev_lcell_comb \Datapath|Mux8~0 (
// Equation(s):
// \Datapath|Mux8~0_combout  = ( \Ram|m_rtl_0|auto_generated|ram_block1a7  & ( \InstructionReg|out [7] & ( ((!\Controller|WideOr13~1_combout  & ((\Datapath|regC|out [7]))) # (\Controller|WideOr13~1_combout  & (\ProgramCounter|out [7]))) # 
// (\Controller|WideOr12~0_combout ) ) ) ) # ( !\Ram|m_rtl_0|auto_generated|ram_block1a7  & ( \InstructionReg|out [7] & ( (!\Controller|WideOr12~0_combout  & ((!\Controller|WideOr13~1_combout  & ((\Datapath|regC|out [7]))) # (\Controller|WideOr13~1_combout  
// & (\ProgramCounter|out [7])))) # (\Controller|WideOr12~0_combout  & (((!\Controller|WideOr13~1_combout )))) ) ) ) # ( \Ram|m_rtl_0|auto_generated|ram_block1a7  & ( !\InstructionReg|out [7] & ( (!\Controller|WideOr12~0_combout  & 
// ((!\Controller|WideOr13~1_combout  & ((\Datapath|regC|out [7]))) # (\Controller|WideOr13~1_combout  & (\ProgramCounter|out [7])))) # (\Controller|WideOr12~0_combout  & (((\Controller|WideOr13~1_combout )))) ) ) ) # ( 
// !\Ram|m_rtl_0|auto_generated|ram_block1a7  & ( !\InstructionReg|out [7] & ( (!\Controller|WideOr12~0_combout  & ((!\Controller|WideOr13~1_combout  & ((\Datapath|regC|out [7]))) # (\Controller|WideOr13~1_combout  & (\ProgramCounter|out [7])))) ) ) )

	.dataa(!\ProgramCounter|out [7]),
	.datab(!\Datapath|regC|out [7]),
	.datac(!\Controller|WideOr12~0_combout ),
	.datad(!\Controller|WideOr13~1_combout ),
	.datae(!\Ram|m_rtl_0|auto_generated|ram_block1a7 ),
	.dataf(!\InstructionReg|out [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|Mux8~0 .extended_lut = "off";
defparam \Datapath|Mux8~0 .lut_mask = 64'h3050305F3F503F5F;
defparam \Datapath|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y21_N24
cyclonev_lcell_comb \Datapath|regfile1|m~87feeder (
// Equation(s):
// \Datapath|regfile1|m~87feeder_combout  = ( \Datapath|Mux8~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regfile1|m~87feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regfile1|m~87feeder .extended_lut = "off";
defparam \Datapath|regfile1|m~87feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath|regfile1|m~87feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y21_N5
dffeas \InstructionReg|out[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\InstructionReg|out[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|Equal27~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstructionReg|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \InstructionReg|out[1] .is_wysiwyg = "true";
defparam \InstructionReg|out[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X76_Y19_N0
cyclonev_ram_block \Ram|m_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\Controller|Equal27~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\Datapath|regC|out [15],\Datapath|regC|out [14],\Datapath|regC|out [13],\Datapath|regC|out [12],\Datapath|regC|out [11],\Datapath|regC|out [10],\Datapath|regC|out [9],\Datapath|regC|out [8],\Datapath|regC|out [7],
\Datapath|regC|out [6],\Datapath|regC|out [5],\Datapath|regC|out [4],\Datapath|regC|out [3],\Datapath|regC|out [2],\Datapath|regC|out [1],\Datapath|regC|out [0]}),
	.portaaddr({\ram_addr[7]~7_combout ,\ram_addr[6]~6_combout ,\ram_addr[5]~5_combout ,\ram_addr[4]~4_combout ,\ram_addr[3]~3_combout ,\ram_addr[2]~2_combout ,\ram_addr[1]~1_combout ,\ram_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\ram_addr[7]~7_combout ,\ram_addr[6]~6_combout ,\ram_addr[5]~5_combout ,\ram_addr[4]~4_combout ,\ram_addr[3]~3_combout ,\ram_addr[2]~2_combout ,\ram_addr[1]~1_combout ,\ram_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Ram|m_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Ram|m_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \Ram|m_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \Ram|m_rtl_0|auto_generated|ram_block1a0 .init_file = "db/task2.ram0_ram_1d0cf.hdl.mif";
defparam \Ram|m_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \Ram|m_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "ram:Ram|altsyncram:m_rtl_0|altsyncram_00r1:auto_generated|ALTSYNCRAM";
defparam \Ram|m_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \Ram|m_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \Ram|m_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \Ram|m_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \Ram|m_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \Ram|m_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \Ram|m_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \Ram|m_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \Ram|m_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \Ram|m_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \Ram|m_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \Ram|m_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \Ram|m_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \Ram|m_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Ram|m_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \Ram|m_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \Ram|m_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \Ram|m_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \Ram|m_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \Ram|m_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \Ram|m_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \Ram|m_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \Ram|m_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 255;
defparam \Ram|m_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 256;
defparam \Ram|m_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 16;
defparam \Ram|m_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Ram|m_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \Ram|m_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \Ram|m_rtl_0|auto_generated|ram_block1a0 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|m_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|m_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000216000000";
defparam \Ram|m_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "0159000000FE9E00000000FA00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|m_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E000000000C063000000676D000000C042000000674C000000C021000000672B000000C000000000670A000000D75A000000E000000000C0A5000000B4A5000000C0C6000000A6C4000000C0E7000000A6E7000000C0E7000000D7C7000000D674000000D5D3000000C084000000D454000000D3DF000000D20C000000C021000000D1F5000000D00A";
// synopsys translate_on

// Location: MLABCELL_X78_Y21_N0
cyclonev_lcell_comb \InstructionReg|out[9]~feeder (
// Equation(s):
// \InstructionReg|out[9]~feeder_combout  = ( \Ram|m_rtl_0|auto_generated|ram_block1a9  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|m_rtl_0|auto_generated|ram_block1a9 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionReg|out[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionReg|out[9]~feeder .extended_lut = "off";
defparam \InstructionReg|out[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \InstructionReg|out[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y21_N2
dffeas \InstructionReg|out[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\InstructionReg|out[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|Equal27~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstructionReg|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \InstructionReg|out[9] .is_wysiwyg = "true";
defparam \InstructionReg|out[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y21_N42
cyclonev_lcell_comb \Controller|WideOr11~0 (
// Equation(s):
// \Controller|WideOr11~0_combout  = ( \Controller|state [0] & ( (!\Controller|state [2] & ((!\Controller|state [1] & ((\Controller|state [4]))) # (\Controller|state [1] & (\Controller|state [3])))) # (\Controller|state [2] & (!\Controller|state [3] & 
// (!\Controller|state [1] $ (!\Controller|state [4])))) ) ) # ( !\Controller|state [0] & ( (\Controller|state [3] & ((!\Controller|state [1] & (!\Controller|state [2] & \Controller|state [4])) # (\Controller|state [1] & ((!\Controller|state [4]))))) ) )

	.dataa(!\Controller|state [3]),
	.datab(!\Controller|state [1]),
	.datac(!\Controller|state [2]),
	.datad(!\Controller|state [4]),
	.datae(gnd),
	.dataf(!\Controller|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|WideOr11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|WideOr11~0 .extended_lut = "off";
defparam \Controller|WideOr11~0 .lut_mask = 64'h1140114012D812D8;
defparam \Controller|WideOr11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y21_N30
cyclonev_lcell_comb \Controller|WideOr10~0 (
// Equation(s):
// \Controller|WideOr10~0_combout  = ( \Controller|state [0] & ( (!\Controller|state [3] & (\Controller|state [1] & \Controller|state [4])) ) ) # ( !\Controller|state [0] & ( (!\Controller|state [3] & ((!\Controller|state [1] & (\Controller|state [2])) # 
// (\Controller|state [1] & ((\Controller|state [4]))))) # (\Controller|state [3] & (!\Controller|state [1] & ((!\Controller|state [4])))) ) )

	.dataa(!\Controller|state [3]),
	.datab(!\Controller|state [1]),
	.datac(!\Controller|state [2]),
	.datad(!\Controller|state [4]),
	.datae(gnd),
	.dataf(!\Controller|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|WideOr10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|WideOr10~0 .extended_lut = "off";
defparam \Controller|WideOr10~0 .lut_mask = 64'h4C2A4C2A00220022;
defparam \Controller|WideOr10~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y21_N54
cyclonev_lcell_comb \Idecoder|Mux1~0 (
// Equation(s):
// \Idecoder|Mux1~0_combout  = ( \Controller|WideOr10~0_combout  & ( (\InstructionReg|out [9] & !\Controller|WideOr11~0_combout ) ) ) # ( !\Controller|WideOr10~0_combout  & ( (!\Controller|WideOr11~0_combout  & (\InstructionReg|out [1])) # 
// (\Controller|WideOr11~0_combout  & ((\InstructionReg|out [6]))) ) )

	.dataa(!\InstructionReg|out [1]),
	.datab(!\InstructionReg|out [6]),
	.datac(!\InstructionReg|out [9]),
	.datad(!\Controller|WideOr11~0_combout ),
	.datae(gnd),
	.dataf(!\Controller|WideOr10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Idecoder|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Idecoder|Mux1~0 .extended_lut = "off";
defparam \Idecoder|Mux1~0 .lut_mask = 64'h553355330F000F00;
defparam \Idecoder|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y21_N14
dffeas \InstructionReg|out[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Ram|m_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|Equal27~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstructionReg|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \InstructionReg|out[0] .is_wysiwyg = "true";
defparam \InstructionReg|out[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y21_N45
cyclonev_lcell_comb \InstructionReg|out[8]~feeder (
// Equation(s):
// \InstructionReg|out[8]~feeder_combout  = ( \Ram|m_rtl_0|auto_generated|ram_block1a8  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|m_rtl_0|auto_generated|ram_block1a8 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionReg|out[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionReg|out[8]~feeder .extended_lut = "off";
defparam \InstructionReg|out[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \InstructionReg|out[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y21_N47
dffeas \InstructionReg|out[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\InstructionReg|out[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|Equal27~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstructionReg|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \InstructionReg|out[8] .is_wysiwyg = "true";
defparam \InstructionReg|out[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y21_N12
cyclonev_lcell_comb \Idecoder|Mux2~0 (
// Equation(s):
// \Idecoder|Mux2~0_combout  = ( \Controller|WideOr11~0_combout  & ( (\InstructionReg|out [5] & !\Controller|WideOr10~0_combout ) ) ) # ( !\Controller|WideOr11~0_combout  & ( (!\Controller|WideOr10~0_combout  & (\InstructionReg|out [0])) # 
// (\Controller|WideOr10~0_combout  & ((\InstructionReg|out [8]))) ) )

	.dataa(!\InstructionReg|out [5]),
	.datab(!\InstructionReg|out [0]),
	.datac(!\Controller|WideOr10~0_combout ),
	.datad(!\InstructionReg|out [8]),
	.datae(!\Controller|WideOr11~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Idecoder|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Idecoder|Mux2~0 .extended_lut = "off";
defparam \Idecoder|Mux2~0 .lut_mask = 64'h303F5050303F5050;
defparam \Idecoder|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y20_N9
cyclonev_lcell_comb \Controller|WideOr14~0 (
// Equation(s):
// \Controller|WideOr14~0_combout  = ( \Controller|state [0] & ( \Controller|state [3] & ( (!\Controller|state [2] & \Controller|state [1]) ) ) ) # ( \Controller|state [0] & ( !\Controller|state [3] & ( (!\Controller|state [4] & (\Controller|state [2] & 
// \Controller|state [1])) # (\Controller|state [4] & (!\Controller|state [2] & !\Controller|state [1])) ) ) ) # ( !\Controller|state [0] & ( !\Controller|state [3] & ( (!\Controller|state [4] & (\Controller|state [2] & !\Controller|state [1])) ) ) )

	.dataa(gnd),
	.datab(!\Controller|state [4]),
	.datac(!\Controller|state [2]),
	.datad(!\Controller|state [1]),
	.datae(!\Controller|state [0]),
	.dataf(!\Controller|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|WideOr14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|WideOr14~0 .extended_lut = "off";
defparam \Controller|WideOr14~0 .lut_mask = 64'h0C00300C000000F0;
defparam \Controller|WideOr14~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y20_N51
cyclonev_lcell_comb \Datapath|regfile1|m~256 (
// Equation(s):
// \Datapath|regfile1|m~256_combout  = ( \Idecoder|Mux0~0_combout  & ( (!\Idecoder|Mux1~0_combout  & (\Idecoder|Mux2~0_combout  & \Controller|WideOr14~0_combout )) ) )

	.dataa(!\Idecoder|Mux1~0_combout ),
	.datab(!\Idecoder|Mux2~0_combout ),
	.datac(!\Controller|WideOr14~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Idecoder|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regfile1|m~256_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regfile1|m~256 .extended_lut = "off";
defparam \Datapath|regfile1|m~256 .lut_mask = 64'h0000000002020202;
defparam \Datapath|regfile1|m~256 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y21_N26
dffeas \Datapath|regfile1|m~87 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regfile1|m~87feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regfile1|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regfile1|m~87_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regfile1|m~87 .is_wysiwyg = "true";
defparam \Datapath|regfile1|m~87 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y20_N39
cyclonev_lcell_comb \Datapath|regfile1|m~263 (
// Equation(s):
// \Datapath|regfile1|m~263_combout  = ( !\Idecoder|Mux0~0_combout  & ( (\Idecoder|Mux1~0_combout  & (\Controller|WideOr14~0_combout  & !\Idecoder|Mux2~0_combout )) ) )

	.dataa(!\Idecoder|Mux1~0_combout ),
	.datab(!\Controller|WideOr14~0_combout ),
	.datac(!\Idecoder|Mux2~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Idecoder|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regfile1|m~263_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regfile1|m~263 .extended_lut = "off";
defparam \Datapath|regfile1|m~263 .lut_mask = 64'h1010101000000000;
defparam \Datapath|regfile1|m~263 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y19_N43
dffeas \Datapath|regfile1|m~39 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|Mux8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regfile1|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regfile1|m~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regfile1|m~39 .is_wysiwyg = "true";
defparam \Datapath|regfile1|m~39 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y20_N42
cyclonev_lcell_comb \Datapath|regfile1|m~260 (
// Equation(s):
// \Datapath|regfile1|m~260_combout  = ( \Controller|WideOr14~0_combout  & ( (!\Idecoder|Mux1~0_combout  & (!\Idecoder|Mux0~0_combout  & \Idecoder|Mux2~0_combout )) ) )

	.dataa(gnd),
	.datab(!\Idecoder|Mux1~0_combout ),
	.datac(!\Idecoder|Mux0~0_combout ),
	.datad(!\Idecoder|Mux2~0_combout ),
	.datae(gnd),
	.dataf(!\Controller|WideOr14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regfile1|m~260_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regfile1|m~260 .extended_lut = "off";
defparam \Datapath|regfile1|m~260 .lut_mask = 64'h0000000000C000C0;
defparam \Datapath|regfile1|m~260 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y19_N34
dffeas \Datapath|regfile1|m~23 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regfile1|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regfile1|m~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regfile1|m~23 .is_wysiwyg = "true";
defparam \Datapath|regfile1|m~23 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y20_N21
cyclonev_lcell_comb \Datapath|regfile1|m~261 (
// Equation(s):
// \Datapath|regfile1|m~261_combout  = ( !\Idecoder|Mux0~0_combout  & ( \Idecoder|Mux1~0_combout  & ( (\Idecoder|Mux2~0_combout  & \Controller|WideOr14~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\Idecoder|Mux2~0_combout ),
	.datac(!\Controller|WideOr14~0_combout ),
	.datad(gnd),
	.datae(!\Idecoder|Mux0~0_combout ),
	.dataf(!\Idecoder|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regfile1|m~261_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regfile1|m~261 .extended_lut = "off";
defparam \Datapath|regfile1|m~261 .lut_mask = 64'h0000000003030000;
defparam \Datapath|regfile1|m~261 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y21_N14
dffeas \Datapath|regfile1|m~55 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regfile1|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regfile1|m~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regfile1|m~55 .is_wysiwyg = "true";
defparam \Datapath|regfile1|m~55 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y19_N9
cyclonev_lcell_comb \Datapath|regfile1|m~7feeder (
// Equation(s):
// \Datapath|regfile1|m~7feeder_combout  = ( \Datapath|Mux8~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regfile1|m~7feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regfile1|m~7feeder .extended_lut = "off";
defparam \Datapath|regfile1|m~7feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath|regfile1|m~7feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y20_N0
cyclonev_lcell_comb \Datapath|regfile1|m~262 (
// Equation(s):
// \Datapath|regfile1|m~262_combout  = ( !\Idecoder|Mux0~0_combout  & ( (!\Idecoder|Mux2~0_combout  & (!\Idecoder|Mux1~0_combout  & \Controller|WideOr14~0_combout )) ) )

	.dataa(gnd),
	.datab(!\Idecoder|Mux2~0_combout ),
	.datac(!\Idecoder|Mux1~0_combout ),
	.datad(!\Controller|WideOr14~0_combout ),
	.datae(gnd),
	.dataf(!\Idecoder|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regfile1|m~262_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regfile1|m~262 .extended_lut = "off";
defparam \Datapath|regfile1|m~262 .lut_mask = 64'h00C000C000000000;
defparam \Datapath|regfile1|m~262 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y19_N10
dffeas \Datapath|regfile1|m~7 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regfile1|m~7feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regfile1|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regfile1|m~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regfile1|m~7 .is_wysiwyg = "true";
defparam \Datapath|regfile1|m~7 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y21_N12
cyclonev_lcell_comb \Datapath|regfile1|m~220 (
// Equation(s):
// \Datapath|regfile1|m~220_combout  = ( !\Idecoder|Mux1~0_combout  & ( (!\Idecoder|Mux0~0_combout  & ((!\Idecoder|Mux2~0_combout  & (\Datapath|regfile1|m~7_q )) # (\Idecoder|Mux2~0_combout  & (((\Datapath|regfile1|m~23_q )))))) # (\Idecoder|Mux0~0_combout  
// & (\Idecoder|Mux2~0_combout )) ) ) # ( \Idecoder|Mux1~0_combout  & ( (!\Idecoder|Mux0~0_combout  & ((!\Idecoder|Mux2~0_combout  & (\Datapath|regfile1|m~39_q )) # (\Idecoder|Mux2~0_combout  & (((\Datapath|regfile1|m~55_q )))))) # (\Idecoder|Mux0~0_combout  
// & (\Idecoder|Mux2~0_combout )) ) )

	.dataa(!\Idecoder|Mux0~0_combout ),
	.datab(!\Idecoder|Mux2~0_combout ),
	.datac(!\Datapath|regfile1|m~39_q ),
	.datad(!\Datapath|regfile1|m~23_q ),
	.datae(!\Idecoder|Mux1~0_combout ),
	.dataf(!\Datapath|regfile1|m~55_q ),
	.datag(!\Datapath|regfile1|m~7_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regfile1|m~220_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regfile1|m~220 .extended_lut = "on";
defparam \Datapath|regfile1|m~220 .lut_mask = 64'h193B1919193B3B3B;
defparam \Datapath|regfile1|m~220 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y20_N57
cyclonev_lcell_comb \Datapath|regfile1|m~103feeder (
// Equation(s):
// \Datapath|regfile1|m~103feeder_combout  = ( \Datapath|Mux8~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regfile1|m~103feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regfile1|m~103feeder .extended_lut = "off";
defparam \Datapath|regfile1|m~103feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath|regfile1|m~103feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y20_N24
cyclonev_lcell_comb \Datapath|regfile1|m~259 (
// Equation(s):
// \Datapath|regfile1|m~259_combout  = ( \Idecoder|Mux0~0_combout  & ( (!\Idecoder|Mux2~0_combout  & (\Controller|WideOr14~0_combout  & \Idecoder|Mux1~0_combout )) ) )

	.dataa(gnd),
	.datab(!\Idecoder|Mux2~0_combout ),
	.datac(!\Controller|WideOr14~0_combout ),
	.datad(!\Idecoder|Mux1~0_combout ),
	.datae(gnd),
	.dataf(!\Idecoder|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regfile1|m~259_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regfile1|m~259 .extended_lut = "off";
defparam \Datapath|regfile1|m~259 .lut_mask = 64'h00000000000C000C;
defparam \Datapath|regfile1|m~259 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y20_N59
dffeas \Datapath|regfile1|m~103 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regfile1|m~103feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regfile1|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regfile1|m~103_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regfile1|m~103 .is_wysiwyg = "true";
defparam \Datapath|regfile1|m~103 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y20_N6
cyclonev_lcell_comb \Datapath|regfile1|m~119feeder (
// Equation(s):
// \Datapath|regfile1|m~119feeder_combout  = ( \Datapath|Mux8~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regfile1|m~119feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regfile1|m~119feeder .extended_lut = "off";
defparam \Datapath|regfile1|m~119feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath|regfile1|m~119feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y20_N0
cyclonev_lcell_comb \Datapath|regfile1|m~257 (
// Equation(s):
// \Datapath|regfile1|m~257_combout  = (\Idecoder|Mux0~0_combout  & (\Idecoder|Mux1~0_combout  & (\Controller|WideOr14~0_combout  & \Idecoder|Mux2~0_combout )))

	.dataa(!\Idecoder|Mux0~0_combout ),
	.datab(!\Idecoder|Mux1~0_combout ),
	.datac(!\Controller|WideOr14~0_combout ),
	.datad(!\Idecoder|Mux2~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regfile1|m~257_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regfile1|m~257 .extended_lut = "off";
defparam \Datapath|regfile1|m~257 .lut_mask = 64'h0001000100010001;
defparam \Datapath|regfile1|m~257 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y20_N8
dffeas \Datapath|regfile1|m~119 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regfile1|m~119feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regfile1|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regfile1|m~119_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regfile1|m~119 .is_wysiwyg = "true";
defparam \Datapath|regfile1|m~119 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y20_N45
cyclonev_lcell_comb \Datapath|regfile1|m~258 (
// Equation(s):
// \Datapath|regfile1|m~258_combout  = ( \Idecoder|Mux0~0_combout  & ( (\Controller|WideOr14~0_combout  & (!\Idecoder|Mux2~0_combout  & !\Idecoder|Mux1~0_combout )) ) )

	.dataa(!\Controller|WideOr14~0_combout ),
	.datab(!\Idecoder|Mux2~0_combout ),
	.datac(!\Idecoder|Mux1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Idecoder|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regfile1|m~258_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regfile1|m~258 .extended_lut = "off";
defparam \Datapath|regfile1|m~258 .lut_mask = 64'h0000000040404040;
defparam \Datapath|regfile1|m~258 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y19_N29
dffeas \Datapath|regfile1|m~71 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regfile1|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regfile1|m~71_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regfile1|m~71 .is_wysiwyg = "true";
defparam \Datapath|regfile1|m~71 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y21_N6
cyclonev_lcell_comb \Datapath|regfile1|m~156 (
// Equation(s):
// \Datapath|regfile1|m~156_combout  = ( !\Idecoder|Mux1~0_combout  & ( (!\Datapath|regfile1|m~220_combout  & (((\Datapath|regfile1|m~71_q  & ((\Idecoder|Mux0~0_combout )))))) # (\Datapath|regfile1|m~220_combout  & ((((!\Idecoder|Mux0~0_combout ))) # 
// (\Datapath|regfile1|m~87_q ))) ) ) # ( \Idecoder|Mux1~0_combout  & ( ((!\Datapath|regfile1|m~220_combout  & (\Datapath|regfile1|m~103_q  & ((\Idecoder|Mux0~0_combout )))) # (\Datapath|regfile1|m~220_combout  & (((!\Idecoder|Mux0~0_combout ) # 
// (\Datapath|regfile1|m~119_q ))))) ) )

	.dataa(!\Datapath|regfile1|m~87_q ),
	.datab(!\Datapath|regfile1|m~220_combout ),
	.datac(!\Datapath|regfile1|m~103_q ),
	.datad(!\Datapath|regfile1|m~119_q ),
	.datae(!\Idecoder|Mux1~0_combout ),
	.dataf(!\Idecoder|Mux0~0_combout ),
	.datag(!\Datapath|regfile1|m~71_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regfile1|m~156_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regfile1|m~156 .extended_lut = "on";
defparam \Datapath|regfile1|m~156 .lut_mask = 64'h333333331D1D0C3F;
defparam \Datapath|regfile1|m~156 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y21_N8
dffeas \Datapath|regA|out[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regfile1|m~156_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|WideOr15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regA|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regA|out[7] .is_wysiwyg = "true";
defparam \Datapath|regA|out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y21_N44
dffeas \Datapath|regB|out[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|regfile1|m~156_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|WideOr16~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regB|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regB|out[7] .is_wysiwyg = "true";
defparam \Datapath|regB|out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y21_N32
dffeas \Datapath|regB|out[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|regfile1|m~152_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|WideOr16~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regB|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regB|out[6] .is_wysiwyg = "true";
defparam \Datapath|regB|out[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y21_N3
cyclonev_lcell_comb \Datapath|val_B[6]~7 (
// Equation(s):
// \Datapath|val_B[6]~7_combout  = ( \Controller|WideOr19~1_combout  & ( \InstructionReg|out[3]~DUPLICATE_q  & ( \InstructionReg|out [4] ) ) ) # ( !\Controller|WideOr19~1_combout  & ( \InstructionReg|out[3]~DUPLICATE_q  & ( (!\InstructionReg|out [4] & 
// ((\Datapath|regB|out [5]))) # (\InstructionReg|out [4] & (\Datapath|regB|out [7])) ) ) ) # ( \Controller|WideOr19~1_combout  & ( !\InstructionReg|out[3]~DUPLICATE_q  & ( \InstructionReg|out [4] ) ) ) # ( !\Controller|WideOr19~1_combout  & ( 
// !\InstructionReg|out[3]~DUPLICATE_q  & ( (!\InstructionReg|out [4] & ((\Datapath|regB|out [6]))) # (\InstructionReg|out [4] & (\Datapath|regB|out [7])) ) ) )

	.dataa(!\InstructionReg|out [4]),
	.datab(!\Datapath|regB|out [7]),
	.datac(!\Datapath|regB|out [5]),
	.datad(!\Datapath|regB|out [6]),
	.datae(!\Controller|WideOr19~1_combout ),
	.dataf(!\InstructionReg|out[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|val_B[6]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|val_B[6]~7 .extended_lut = "off";
defparam \Datapath|val_B[6]~7 .lut_mask = 64'h11BB55551B1B5555;
defparam \Datapath|val_B[6]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y20_N56
dffeas \Datapath|regA|out[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regfile1|m~148_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|WideOr15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regA|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regA|out[5] .is_wysiwyg = "true";
defparam \Datapath|regA|out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y21_N2
dffeas \Datapath|regA|out[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regfile1|m~144_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|WideOr15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regA|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regA|out[4] .is_wysiwyg = "true";
defparam \Datapath|regA|out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y22_N26
dffeas \Datapath|regA|out[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regfile1|m~140_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|WideOr15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regA|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regA|out[3] .is_wysiwyg = "true";
defparam \Datapath|regA|out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y21_N2
dffeas \Datapath|regB|out[2]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|regfile1|m~136_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|WideOr16~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regB|out[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regB|out[2]~DUPLICATE .is_wysiwyg = "true";
defparam \Datapath|regB|out[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y21_N26
dffeas \Datapath|regB|out[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|regfile1|m~132_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|WideOr16~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regB|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regB|out[1] .is_wysiwyg = "true";
defparam \Datapath|regB|out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y21_N43
dffeas \InstructionReg|out[2]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\InstructionReg|out[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|Equal27~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstructionReg|out[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \InstructionReg|out[2]~DUPLICATE .is_wysiwyg = "true";
defparam \InstructionReg|out[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y21_N45
cyclonev_lcell_comb \Datapath|val_B[1]~1 (
// Equation(s):
// \Datapath|val_B[1]~1_combout  = ( !\InstructionReg|out [4] & ( (!\Controller|WideOr19~0_combout ) # (\Controller|state [3]) ) )

	.dataa(!\Controller|state [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Controller|WideOr19~0_combout ),
	.datae(gnd),
	.dataf(!\InstructionReg|out [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|val_B[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|val_B[1]~1 .extended_lut = "off";
defparam \Datapath|val_B[1]~1 .lut_mask = 64'hFF55FF5500000000;
defparam \Datapath|val_B[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y21_N18
cyclonev_lcell_comb \Datapath|val_B[1]~0 (
// Equation(s):
// \Datapath|val_B[1]~0_combout  = ( \Controller|WideOr19~0_combout  & ( (!\Controller|state [3]) # ((!\InstructionReg|out[3]~DUPLICATE_q  & !\InstructionReg|out [4])) ) ) # ( !\Controller|WideOr19~0_combout  & ( (!\InstructionReg|out[3]~DUPLICATE_q  & 
// !\InstructionReg|out [4]) ) )

	.dataa(gnd),
	.datab(!\InstructionReg|out[3]~DUPLICATE_q ),
	.datac(!\Controller|state [3]),
	.datad(!\InstructionReg|out [4]),
	.datae(gnd),
	.dataf(!\Controller|WideOr19~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|val_B[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|val_B[1]~0 .extended_lut = "off";
defparam \Datapath|val_B[1]~0 .lut_mask = 64'hCC00CC00FCF0FCF0;
defparam \Datapath|val_B[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y21_N3
cyclonev_lcell_comb \Datapath|val_B[2]~3 (
// Equation(s):
// \Datapath|val_B[2]~3_combout  = ( \Datapath|val_B[1]~1_combout  & ( \Datapath|val_B[1]~0_combout  & ( \Datapath|regB|out[2]~DUPLICATE_q  ) ) ) # ( !\Datapath|val_B[1]~1_combout  & ( \Datapath|val_B[1]~0_combout  & ( \InstructionReg|out[2]~DUPLICATE_q  ) ) 
// ) # ( \Datapath|val_B[1]~1_combout  & ( !\Datapath|val_B[1]~0_combout  & ( \Datapath|regB|out [1] ) ) ) # ( !\Datapath|val_B[1]~1_combout  & ( !\Datapath|val_B[1]~0_combout  & ( \Datapath|regB|out [3] ) ) )

	.dataa(!\Datapath|regB|out[2]~DUPLICATE_q ),
	.datab(!\Datapath|regB|out [1]),
	.datac(!\InstructionReg|out[2]~DUPLICATE_q ),
	.datad(!\Datapath|regB|out [3]),
	.datae(!\Datapath|val_B[1]~1_combout ),
	.dataf(!\Datapath|val_B[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|val_B[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|val_B[2]~3 .extended_lut = "off";
defparam \Datapath|val_B[2]~3 .lut_mask = 64'h00FF33330F0F5555;
defparam \Datapath|val_B[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y21_N25
dffeas \Datapath|regB|out[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|regfile1|m~132_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|WideOr16~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regB|out[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regB|out[1]~DUPLICATE .is_wysiwyg = "true";
defparam \Datapath|regB|out[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y19_N6
cyclonev_lcell_comb \Datapath|Mux15~0 (
// Equation(s):
// \Datapath|Mux15~0_combout  = ( \Controller|WideOr13~1_combout  & ( \Ram|m_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (\ProgramCounter|out [0]) # (\Controller|WideOr12~0_combout ) ) ) ) # ( !\Controller|WideOr13~1_combout  & ( 
// \Ram|m_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (!\Controller|WideOr12~0_combout  & ((\Datapath|regC|out [0]))) # (\Controller|WideOr12~0_combout  & (\InstructionReg|out [0])) ) ) ) # ( \Controller|WideOr13~1_combout  & ( 
// !\Ram|m_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (!\Controller|WideOr12~0_combout  & \ProgramCounter|out [0]) ) ) ) # ( !\Controller|WideOr13~1_combout  & ( !\Ram|m_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( 
// (!\Controller|WideOr12~0_combout  & ((\Datapath|regC|out [0]))) # (\Controller|WideOr12~0_combout  & (\InstructionReg|out [0])) ) ) )

	.dataa(!\Controller|WideOr12~0_combout ),
	.datab(!\ProgramCounter|out [0]),
	.datac(!\InstructionReg|out [0]),
	.datad(!\Datapath|regC|out [0]),
	.datae(!\Controller|WideOr13~1_combout ),
	.dataf(!\Ram|m_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|Mux15~0 .extended_lut = "off";
defparam \Datapath|Mux15~0 .lut_mask = 64'h05AF222205AF7777;
defparam \Datapath|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y20_N18
cyclonev_lcell_comb \Datapath|regfile1|m~112feeder (
// Equation(s):
// \Datapath|regfile1|m~112feeder_combout  = ( \Datapath|Mux15~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regfile1|m~112feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regfile1|m~112feeder .extended_lut = "off";
defparam \Datapath|regfile1|m~112feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath|regfile1|m~112feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y20_N19
dffeas \Datapath|regfile1|m~112 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regfile1|m~112feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regfile1|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regfile1|m~112_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regfile1|m~112 .is_wysiwyg = "true";
defparam \Datapath|regfile1|m~112 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y20_N52
dffeas \Datapath|regfile1|m~96 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regfile1|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regfile1|m~96_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regfile1|m~96 .is_wysiwyg = "true";
defparam \Datapath|regfile1|m~96 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y21_N13
dffeas \Datapath|regfile1|m~80 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regfile1|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regfile1|m~80_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regfile1|m~80 .is_wysiwyg = "true";
defparam \Datapath|regfile1|m~80 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y20_N43
dffeas \Datapath|regfile1|m~16 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regfile1|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regfile1|m~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regfile1|m~16 .is_wysiwyg = "true";
defparam \Datapath|regfile1|m~16 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y21_N32
dffeas \Datapath|regfile1|m~48 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regfile1|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regfile1|m~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regfile1|m~48 .is_wysiwyg = "true";
defparam \Datapath|regfile1|m~48 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y19_N8
dffeas \Datapath|regfile1|m~32 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|Mux15~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regfile1|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regfile1|m~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regfile1|m~32 .is_wysiwyg = "true";
defparam \Datapath|regfile1|m~32 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y20_N49
dffeas \Datapath|regfile1|m~0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regfile1|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regfile1|m~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regfile1|m~0 .is_wysiwyg = "true";
defparam \Datapath|regfile1|m~0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y21_N30
cyclonev_lcell_comb \Datapath|regfile1|m~192 (
// Equation(s):
// \Datapath|regfile1|m~192_combout  = ( !\Idecoder|Mux1~0_combout  & ( ((!\Idecoder|Mux0~0_combout  & ((!\Idecoder|Mux2~0_combout  & ((\Datapath|regfile1|m~0_q ))) # (\Idecoder|Mux2~0_combout  & (\Datapath|regfile1|m~16_q )))) # (\Idecoder|Mux0~0_combout  & 
// (((\Idecoder|Mux2~0_combout ))))) ) ) # ( \Idecoder|Mux1~0_combout  & ( ((!\Idecoder|Mux0~0_combout  & ((!\Idecoder|Mux2~0_combout  & ((\Datapath|regfile1|m~32_q ))) # (\Idecoder|Mux2~0_combout  & (\Datapath|regfile1|m~48_q )))) # 
// (\Idecoder|Mux0~0_combout  & (((\Idecoder|Mux2~0_combout ))))) ) )

	.dataa(!\Datapath|regfile1|m~16_q ),
	.datab(!\Datapath|regfile1|m~48_q ),
	.datac(!\Datapath|regfile1|m~32_q ),
	.datad(!\Idecoder|Mux0~0_combout ),
	.datae(!\Idecoder|Mux1~0_combout ),
	.dataf(!\Idecoder|Mux2~0_combout ),
	.datag(!\Datapath|regfile1|m~0_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regfile1|m~192_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regfile1|m~192 .extended_lut = "on";
defparam \Datapath|regfile1|m~192 .lut_mask = 64'h0F000F0055FF33FF;
defparam \Datapath|regfile1|m~192 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y20_N32
dffeas \Datapath|regfile1|m~64 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regfile1|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regfile1|m~64_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regfile1|m~64 .is_wysiwyg = "true";
defparam \Datapath|regfile1|m~64 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y21_N15
cyclonev_lcell_comb \Datapath|regfile1|m~128 (
// Equation(s):
// \Datapath|regfile1|m~128_combout  = ( !\Idecoder|Mux1~0_combout  & ( ((!\Idecoder|Mux0~0_combout  & (((\Datapath|regfile1|m~192_combout )))) # (\Idecoder|Mux0~0_combout  & ((!\Datapath|regfile1|m~192_combout  & (\Datapath|regfile1|m~64_q )) # 
// (\Datapath|regfile1|m~192_combout  & ((\Datapath|regfile1|m~80_q )))))) ) ) # ( \Idecoder|Mux1~0_combout  & ( (!\Idecoder|Mux0~0_combout  & ((((\Datapath|regfile1|m~192_combout ))))) # (\Idecoder|Mux0~0_combout  & (((!\Datapath|regfile1|m~192_combout  & 
// ((\Datapath|regfile1|m~96_q ))) # (\Datapath|regfile1|m~192_combout  & (\Datapath|regfile1|m~112_q ))))) ) )

	.dataa(!\Datapath|regfile1|m~112_q ),
	.datab(!\Idecoder|Mux0~0_combout ),
	.datac(!\Datapath|regfile1|m~96_q ),
	.datad(!\Datapath|regfile1|m~80_q ),
	.datae(!\Idecoder|Mux1~0_combout ),
	.dataf(!\Datapath|regfile1|m~192_combout ),
	.datag(!\Datapath|regfile1|m~64_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regfile1|m~128_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regfile1|m~128 .extended_lut = "on";
defparam \Datapath|regfile1|m~128 .lut_mask = 64'h03030303CCFFDDDD;
defparam \Datapath|regfile1|m~128 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y21_N56
dffeas \Datapath|regB|out[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|regfile1|m~128_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|WideOr16~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regB|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regB|out[0] .is_wysiwyg = "true";
defparam \Datapath|regB|out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y21_N15
cyclonev_lcell_comb \Datapath|val_B[1]~2 (
// Equation(s):
// \Datapath|val_B[1]~2_combout  = ( \Datapath|val_B[1]~1_combout  & ( \Datapath|val_B[1]~0_combout  & ( \Datapath|regB|out[1]~DUPLICATE_q  ) ) ) # ( !\Datapath|val_B[1]~1_combout  & ( \Datapath|val_B[1]~0_combout  & ( \InstructionReg|out[1]~DUPLICATE_q  ) ) 
// ) # ( \Datapath|val_B[1]~1_combout  & ( !\Datapath|val_B[1]~0_combout  & ( \Datapath|regB|out [0] ) ) ) # ( !\Datapath|val_B[1]~1_combout  & ( !\Datapath|val_B[1]~0_combout  & ( \Datapath|regB|out[2]~DUPLICATE_q  ) ) )

	.dataa(!\Datapath|regB|out[1]~DUPLICATE_q ),
	.datab(!\InstructionReg|out[1]~DUPLICATE_q ),
	.datac(!\Datapath|regB|out [0]),
	.datad(!\Datapath|regB|out[2]~DUPLICATE_q ),
	.datae(!\Datapath|val_B[1]~1_combout ),
	.dataf(!\Datapath|val_B[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|val_B[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|val_B[1]~2 .extended_lut = "off";
defparam \Datapath|val_B[1]~2 .lut_mask = 64'h00FF0F0F33335555;
defparam \Datapath|val_B[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y21_N13
dffeas \InstructionReg|out[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Ram|m_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|Equal27~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstructionReg|out[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \InstructionReg|out[0]~DUPLICATE .is_wysiwyg = "true";
defparam \InstructionReg|out[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y21_N26
dffeas \Datapath|regA|out[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|regfile1|m~128_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|WideOr15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regA|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regA|out[0] .is_wysiwyg = "true";
defparam \Datapath|regA|out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y21_N54
cyclonev_lcell_comb \Datapath|val_A[0]~0 (
// Equation(s):
// \Datapath|val_A[0]~0_combout  = ( !\Controller|WideOr18~0_combout  & ( \Datapath|regA|out [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath|regA|out [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Controller|WideOr18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|val_A[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|val_A[0]~0 .extended_lut = "off";
defparam \Datapath|val_A[0]~0 .lut_mask = 64'h0F0F0F0F00000000;
defparam \Datapath|val_A[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y21_N33
cyclonev_lcell_comb \Datapath|shifter1|Mux15~0 (
// Equation(s):
// \Datapath|shifter1|Mux15~0_combout  = ( \Datapath|regB|out [1] & ( ((!\InstructionReg|out[3]~DUPLICATE_q  & \Datapath|regB|out [0])) # (\InstructionReg|out [4]) ) ) # ( !\Datapath|regB|out [1] & ( (!\InstructionReg|out [4] & 
// (!\InstructionReg|out[3]~DUPLICATE_q  & \Datapath|regB|out [0])) ) )

	.dataa(!\InstructionReg|out [4]),
	.datab(!\InstructionReg|out[3]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\Datapath|regB|out [0]),
	.datae(gnd),
	.dataf(!\Datapath|regB|out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|shifter1|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|shifter1|Mux15~0 .extended_lut = "off";
defparam \Datapath|shifter1|Mux15~0 .lut_mask = 64'h0088008855DD55DD;
defparam \Datapath|shifter1|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y22_N0
cyclonev_lcell_comb \Datapath|ALU1|Add0~66 (
// Equation(s):
// \Datapath|ALU1|Add0~66_cout  = CARRY(( \InstructionReg|out [11] ) + ( VCC ) + ( !VCC ))

	.dataa(!\InstructionReg|out [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Datapath|ALU1|Add0~66_cout ),
	.shareout());
// synopsys translate_off
defparam \Datapath|ALU1|Add0~66 .extended_lut = "off";
defparam \Datapath|ALU1|Add0~66 .lut_mask = 64'h0000000000005555;
defparam \Datapath|ALU1|Add0~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y22_N3
cyclonev_lcell_comb \Datapath|ALU1|Add0~1 (
// Equation(s):
// \Datapath|ALU1|Add0~1_sumout  = SUM(( \Datapath|val_A[0]~0_combout  ) + ( !\InstructionReg|out [11] $ (((!\Controller|WideOr19~1_combout  & ((!\Datapath|shifter1|Mux15~0_combout ))) # (\Controller|WideOr19~1_combout  & (!\InstructionReg|out[0]~DUPLICATE_q 
// )))) ) + ( \Datapath|ALU1|Add0~66_cout  ))
// \Datapath|ALU1|Add0~2  = CARRY(( \Datapath|val_A[0]~0_combout  ) + ( !\InstructionReg|out [11] $ (((!\Controller|WideOr19~1_combout  & ((!\Datapath|shifter1|Mux15~0_combout ))) # (\Controller|WideOr19~1_combout  & (!\InstructionReg|out[0]~DUPLICATE_q )))) 
// ) + ( \Datapath|ALU1|Add0~66_cout  ))

	.dataa(!\InstructionReg|out [11]),
	.datab(!\InstructionReg|out[0]~DUPLICATE_q ),
	.datac(!\Controller|WideOr19~1_combout ),
	.datad(!\Datapath|val_A[0]~0_combout ),
	.datae(gnd),
	.dataf(!\Datapath|shifter1|Mux15~0_combout ),
	.datag(gnd),
	.cin(\Datapath|ALU1|Add0~66_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath|ALU1|Add0~1_sumout ),
	.cout(\Datapath|ALU1|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \Datapath|ALU1|Add0~1 .extended_lut = "off";
defparam \Datapath|ALU1|Add0~1 .lut_mask = 64'h0000A959000000FF;
defparam \Datapath|ALU1|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y22_N6
cyclonev_lcell_comb \Datapath|ALU1|Add0~5 (
// Equation(s):
// \Datapath|ALU1|Add0~5_sumout  = SUM(( !\InstructionReg|out [11] $ (!\Datapath|val_B[1]~2_combout ) ) + ( (!\Controller|WideOr18~0_combout  & \Datapath|regA|out [1]) ) + ( \Datapath|ALU1|Add0~2  ))
// \Datapath|ALU1|Add0~6  = CARRY(( !\InstructionReg|out [11] $ (!\Datapath|val_B[1]~2_combout ) ) + ( (!\Controller|WideOr18~0_combout  & \Datapath|regA|out [1]) ) + ( \Datapath|ALU1|Add0~2  ))

	.dataa(!\InstructionReg|out [11]),
	.datab(!\Controller|WideOr18~0_combout ),
	.datac(!\Datapath|regA|out [1]),
	.datad(!\Datapath|val_B[1]~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath|ALU1|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath|ALU1|Add0~5_sumout ),
	.cout(\Datapath|ALU1|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Datapath|ALU1|Add0~5 .extended_lut = "off";
defparam \Datapath|ALU1|Add0~5 .lut_mask = 64'h0000F3F3000055AA;
defparam \Datapath|ALU1|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y22_N9
cyclonev_lcell_comb \Datapath|ALU1|Add0~9 (
// Equation(s):
// \Datapath|ALU1|Add0~9_sumout  = SUM(( !\InstructionReg|out [11] $ (!\Datapath|val_B[2]~3_combout ) ) + ( (!\Controller|WideOr18~0_combout  & \Datapath|regA|out [2]) ) + ( \Datapath|ALU1|Add0~6  ))
// \Datapath|ALU1|Add0~10  = CARRY(( !\InstructionReg|out [11] $ (!\Datapath|val_B[2]~3_combout ) ) + ( (!\Controller|WideOr18~0_combout  & \Datapath|regA|out [2]) ) + ( \Datapath|ALU1|Add0~6  ))

	.dataa(!\InstructionReg|out [11]),
	.datab(!\Controller|WideOr18~0_combout ),
	.datac(!\Datapath|regA|out [2]),
	.datad(!\Datapath|val_B[2]~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath|ALU1|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath|ALU1|Add0~9_sumout ),
	.cout(\Datapath|ALU1|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Datapath|ALU1|Add0~9 .extended_lut = "off";
defparam \Datapath|ALU1|Add0~9 .lut_mask = 64'h0000F3F3000055AA;
defparam \Datapath|ALU1|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y22_N12
cyclonev_lcell_comb \Datapath|ALU1|Add0~13 (
// Equation(s):
// \Datapath|ALU1|Add0~13_sumout  = SUM(( !\InstructionReg|out [11] $ (!\Datapath|val_B[3]~4_combout ) ) + ( (!\Controller|WideOr18~0_combout  & \Datapath|regA|out [3]) ) + ( \Datapath|ALU1|Add0~10  ))
// \Datapath|ALU1|Add0~14  = CARRY(( !\InstructionReg|out [11] $ (!\Datapath|val_B[3]~4_combout ) ) + ( (!\Controller|WideOr18~0_combout  & \Datapath|regA|out [3]) ) + ( \Datapath|ALU1|Add0~10  ))

	.dataa(!\InstructionReg|out [11]),
	.datab(!\Controller|WideOr18~0_combout ),
	.datac(gnd),
	.datad(!\Datapath|val_B[3]~4_combout ),
	.datae(gnd),
	.dataf(!\Datapath|regA|out [3]),
	.datag(gnd),
	.cin(\Datapath|ALU1|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath|ALU1|Add0~13_sumout ),
	.cout(\Datapath|ALU1|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Datapath|ALU1|Add0~13 .extended_lut = "off";
defparam \Datapath|ALU1|Add0~13 .lut_mask = 64'h0000FF33000055AA;
defparam \Datapath|ALU1|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y22_N15
cyclonev_lcell_comb \Datapath|ALU1|Add0~17 (
// Equation(s):
// \Datapath|ALU1|Add0~17_sumout  = SUM(( (!\Controller|WideOr18~0_combout  & \Datapath|regA|out [4]) ) + ( !\InstructionReg|out [11] $ (!\Datapath|val_B[4]~5_combout ) ) + ( \Datapath|ALU1|Add0~14  ))
// \Datapath|ALU1|Add0~18  = CARRY(( (!\Controller|WideOr18~0_combout  & \Datapath|regA|out [4]) ) + ( !\InstructionReg|out [11] $ (!\Datapath|val_B[4]~5_combout ) ) + ( \Datapath|ALU1|Add0~14  ))

	.dataa(!\InstructionReg|out [11]),
	.datab(!\Controller|WideOr18~0_combout ),
	.datac(!\Datapath|val_B[4]~5_combout ),
	.datad(!\Datapath|regA|out [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath|ALU1|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath|ALU1|Add0~17_sumout ),
	.cout(\Datapath|ALU1|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Datapath|ALU1|Add0~17 .extended_lut = "off";
defparam \Datapath|ALU1|Add0~17 .lut_mask = 64'h0000A5A5000000CC;
defparam \Datapath|ALU1|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y22_N18
cyclonev_lcell_comb \Datapath|ALU1|Add0~21 (
// Equation(s):
// \Datapath|ALU1|Add0~21_sumout  = SUM(( !\InstructionReg|out [11] $ (!\Datapath|val_B[5]~6_combout ) ) + ( (!\Controller|WideOr18~0_combout  & \Datapath|regA|out [5]) ) + ( \Datapath|ALU1|Add0~18  ))
// \Datapath|ALU1|Add0~22  = CARRY(( !\InstructionReg|out [11] $ (!\Datapath|val_B[5]~6_combout ) ) + ( (!\Controller|WideOr18~0_combout  & \Datapath|regA|out [5]) ) + ( \Datapath|ALU1|Add0~18  ))

	.dataa(!\InstructionReg|out [11]),
	.datab(!\Controller|WideOr18~0_combout ),
	.datac(!\Datapath|val_B[5]~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|regA|out [5]),
	.datag(gnd),
	.cin(\Datapath|ALU1|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath|ALU1|Add0~21_sumout ),
	.cout(\Datapath|ALU1|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Datapath|ALU1|Add0~21 .extended_lut = "off";
defparam \Datapath|ALU1|Add0~21 .lut_mask = 64'h0000FF3300005A5A;
defparam \Datapath|ALU1|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y22_N21
cyclonev_lcell_comb \Datapath|ALU1|Add0~25 (
// Equation(s):
// \Datapath|ALU1|Add0~25_sumout  = SUM(( !\InstructionReg|out [11] $ (!\Datapath|val_B[6]~7_combout ) ) + ( (!\Controller|WideOr18~0_combout  & \Datapath|regA|out [6]) ) + ( \Datapath|ALU1|Add0~22  ))
// \Datapath|ALU1|Add0~26  = CARRY(( !\InstructionReg|out [11] $ (!\Datapath|val_B[6]~7_combout ) ) + ( (!\Controller|WideOr18~0_combout  & \Datapath|regA|out [6]) ) + ( \Datapath|ALU1|Add0~22  ))

	.dataa(!\InstructionReg|out [11]),
	.datab(!\Controller|WideOr18~0_combout ),
	.datac(!\Datapath|regA|out [6]),
	.datad(!\Datapath|val_B[6]~7_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath|ALU1|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath|ALU1|Add0~25_sumout ),
	.cout(\Datapath|ALU1|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \Datapath|ALU1|Add0~25 .extended_lut = "off";
defparam \Datapath|ALU1|Add0~25 .lut_mask = 64'h0000F3F3000055AA;
defparam \Datapath|ALU1|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y22_N24
cyclonev_lcell_comb \Datapath|ALU1|Add0~29 (
// Equation(s):
// \Datapath|ALU1|Add0~29_sumout  = SUM(( (!\Controller|WideOr18~0_combout  & \Datapath|regA|out [7]) ) + ( !\InstructionReg|out [11] $ (!\Datapath|val_B[7]~8_combout ) ) + ( \Datapath|ALU1|Add0~26  ))
// \Datapath|ALU1|Add0~30  = CARRY(( (!\Controller|WideOr18~0_combout  & \Datapath|regA|out [7]) ) + ( !\InstructionReg|out [11] $ (!\Datapath|val_B[7]~8_combout ) ) + ( \Datapath|ALU1|Add0~26  ))

	.dataa(!\InstructionReg|out [11]),
	.datab(!\Controller|WideOr18~0_combout ),
	.datac(!\Datapath|val_B[7]~8_combout ),
	.datad(!\Datapath|regA|out [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath|ALU1|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath|ALU1|Add0~29_sumout ),
	.cout(\Datapath|ALU1|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \Datapath|ALU1|Add0~29 .extended_lut = "off";
defparam \Datapath|ALU1|Add0~29 .lut_mask = 64'h0000A5A5000000CC;
defparam \Datapath|ALU1|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y22_N27
cyclonev_lcell_comb \Datapath|ALU1|Add0~33 (
// Equation(s):
// \Datapath|ALU1|Add0~33_sumout  = SUM(( !\InstructionReg|out [11] $ (!\Datapath|val_B[8]~9_combout ) ) + ( (!\Controller|WideOr18~0_combout  & \Datapath|regA|out [8]) ) + ( \Datapath|ALU1|Add0~30  ))
// \Datapath|ALU1|Add0~34  = CARRY(( !\InstructionReg|out [11] $ (!\Datapath|val_B[8]~9_combout ) ) + ( (!\Controller|WideOr18~0_combout  & \Datapath|regA|out [8]) ) + ( \Datapath|ALU1|Add0~30  ))

	.dataa(!\InstructionReg|out [11]),
	.datab(!\Controller|WideOr18~0_combout ),
	.datac(gnd),
	.datad(!\Datapath|val_B[8]~9_combout ),
	.datae(gnd),
	.dataf(!\Datapath|regA|out [8]),
	.datag(gnd),
	.cin(\Datapath|ALU1|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath|ALU1|Add0~33_sumout ),
	.cout(\Datapath|ALU1|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \Datapath|ALU1|Add0~33 .extended_lut = "off";
defparam \Datapath|ALU1|Add0~33 .lut_mask = 64'h0000FF33000055AA;
defparam \Datapath|ALU1|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y22_N30
cyclonev_lcell_comb \Datapath|ALU1|Add0~37 (
// Equation(s):
// \Datapath|ALU1|Add0~37_sumout  = SUM(( (!\Controller|WideOr18~0_combout  & \Datapath|regA|out [9]) ) + ( !\InstructionReg|out [11] $ (!\Datapath|val_B[9]~10_combout ) ) + ( \Datapath|ALU1|Add0~34  ))
// \Datapath|ALU1|Add0~38  = CARRY(( (!\Controller|WideOr18~0_combout  & \Datapath|regA|out [9]) ) + ( !\InstructionReg|out [11] $ (!\Datapath|val_B[9]~10_combout ) ) + ( \Datapath|ALU1|Add0~34  ))

	.dataa(!\InstructionReg|out [11]),
	.datab(!\Controller|WideOr18~0_combout ),
	.datac(!\Datapath|val_B[9]~10_combout ),
	.datad(!\Datapath|regA|out [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath|ALU1|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath|ALU1|Add0~37_sumout ),
	.cout(\Datapath|ALU1|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \Datapath|ALU1|Add0~37 .extended_lut = "off";
defparam \Datapath|ALU1|Add0~37 .lut_mask = 64'h0000A5A5000000CC;
defparam \Datapath|ALU1|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y22_N33
cyclonev_lcell_comb \Datapath|ALU1|Add0~41 (
// Equation(s):
// \Datapath|ALU1|Add0~41_sumout  = SUM(( !\InstructionReg|out [11] $ (!\Datapath|val_B[10]~11_combout ) ) + ( (!\Controller|WideOr18~0_combout  & \Datapath|regA|out [10]) ) + ( \Datapath|ALU1|Add0~38  ))
// \Datapath|ALU1|Add0~42  = CARRY(( !\InstructionReg|out [11] $ (!\Datapath|val_B[10]~11_combout ) ) + ( (!\Controller|WideOr18~0_combout  & \Datapath|regA|out [10]) ) + ( \Datapath|ALU1|Add0~38  ))

	.dataa(!\InstructionReg|out [11]),
	.datab(!\Controller|WideOr18~0_combout ),
	.datac(!\Datapath|val_B[10]~11_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|regA|out [10]),
	.datag(gnd),
	.cin(\Datapath|ALU1|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath|ALU1|Add0~41_sumout ),
	.cout(\Datapath|ALU1|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \Datapath|ALU1|Add0~41 .extended_lut = "off";
defparam \Datapath|ALU1|Add0~41 .lut_mask = 64'h0000FF3300005A5A;
defparam \Datapath|ALU1|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y22_N36
cyclonev_lcell_comb \Datapath|ALU1|Add0~45 (
// Equation(s):
// \Datapath|ALU1|Add0~45_sumout  = SUM(( (!\Controller|WideOr18~0_combout  & \Datapath|regA|out [11]) ) + ( !\InstructionReg|out [11] $ (!\Datapath|val_B[11]~12_combout ) ) + ( \Datapath|ALU1|Add0~42  ))
// \Datapath|ALU1|Add0~46  = CARRY(( (!\Controller|WideOr18~0_combout  & \Datapath|regA|out [11]) ) + ( !\InstructionReg|out [11] $ (!\Datapath|val_B[11]~12_combout ) ) + ( \Datapath|ALU1|Add0~42  ))

	.dataa(!\InstructionReg|out [11]),
	.datab(!\Controller|WideOr18~0_combout ),
	.datac(!\Datapath|val_B[11]~12_combout ),
	.datad(!\Datapath|regA|out [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath|ALU1|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath|ALU1|Add0~45_sumout ),
	.cout(\Datapath|ALU1|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \Datapath|ALU1|Add0~45 .extended_lut = "off";
defparam \Datapath|ALU1|Add0~45 .lut_mask = 64'h0000A5A5000000CC;
defparam \Datapath|ALU1|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y22_N39
cyclonev_lcell_comb \Datapath|ALU1|Add0~49 (
// Equation(s):
// \Datapath|ALU1|Add0~49_sumout  = SUM(( !\InstructionReg|out [11] $ (!\Datapath|val_B[12]~13_combout ) ) + ( (!\Controller|WideOr18~0_combout  & \Datapath|regA|out [12]) ) + ( \Datapath|ALU1|Add0~46  ))
// \Datapath|ALU1|Add0~50  = CARRY(( !\InstructionReg|out [11] $ (!\Datapath|val_B[12]~13_combout ) ) + ( (!\Controller|WideOr18~0_combout  & \Datapath|regA|out [12]) ) + ( \Datapath|ALU1|Add0~46  ))

	.dataa(!\InstructionReg|out [11]),
	.datab(!\Controller|WideOr18~0_combout ),
	.datac(!\Datapath|regA|out [12]),
	.datad(!\Datapath|val_B[12]~13_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath|ALU1|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath|ALU1|Add0~49_sumout ),
	.cout(\Datapath|ALU1|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \Datapath|ALU1|Add0~49 .extended_lut = "off";
defparam \Datapath|ALU1|Add0~49 .lut_mask = 64'h0000F3F3000055AA;
defparam \Datapath|ALU1|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y22_N42
cyclonev_lcell_comb \Datapath|ALU1|Add0~53 (
// Equation(s):
// \Datapath|ALU1|Add0~53_sumout  = SUM(( !\InstructionReg|out [11] $ (!\Datapath|val_B[13]~14_combout ) ) + ( (!\Controller|WideOr18~0_combout  & \Datapath|regA|out [13]) ) + ( \Datapath|ALU1|Add0~50  ))
// \Datapath|ALU1|Add0~54  = CARRY(( !\InstructionReg|out [11] $ (!\Datapath|val_B[13]~14_combout ) ) + ( (!\Controller|WideOr18~0_combout  & \Datapath|regA|out [13]) ) + ( \Datapath|ALU1|Add0~50  ))

	.dataa(!\InstructionReg|out [11]),
	.datab(!\Controller|WideOr18~0_combout ),
	.datac(!\Datapath|val_B[13]~14_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|regA|out [13]),
	.datag(gnd),
	.cin(\Datapath|ALU1|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath|ALU1|Add0~53_sumout ),
	.cout(\Datapath|ALU1|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \Datapath|ALU1|Add0~53 .extended_lut = "off";
defparam \Datapath|ALU1|Add0~53 .lut_mask = 64'h0000FF3300005A5A;
defparam \Datapath|ALU1|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y22_N45
cyclonev_lcell_comb \Datapath|ALU1|Add0~57 (
// Equation(s):
// \Datapath|ALU1|Add0~57_sumout  = SUM(( !\InstructionReg|out [11] $ (!\Datapath|val_B[14]~15_combout ) ) + ( (!\Controller|WideOr18~0_combout  & \Datapath|regA|out [14]) ) + ( \Datapath|ALU1|Add0~54  ))
// \Datapath|ALU1|Add0~58  = CARRY(( !\InstructionReg|out [11] $ (!\Datapath|val_B[14]~15_combout ) ) + ( (!\Controller|WideOr18~0_combout  & \Datapath|regA|out [14]) ) + ( \Datapath|ALU1|Add0~54  ))

	.dataa(!\InstructionReg|out [11]),
	.datab(!\Controller|WideOr18~0_combout ),
	.datac(!\Datapath|regA|out [14]),
	.datad(!\Datapath|val_B[14]~15_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath|ALU1|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath|ALU1|Add0~57_sumout ),
	.cout(\Datapath|ALU1|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \Datapath|ALU1|Add0~57 .extended_lut = "off";
defparam \Datapath|ALU1|Add0~57 .lut_mask = 64'h0000F3F3000055AA;
defparam \Datapath|ALU1|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y22_N48
cyclonev_lcell_comb \Datapath|ALU1|Add0~61 (
// Equation(s):
// \Datapath|ALU1|Add0~61_sumout  = SUM(( \Datapath|val_A[15]~1_combout  ) + ( !\InstructionReg|out [11] $ (((!\Controller|WideOr19~1_combout  & ((!\Datapath|shifter1|Mux0~0_combout ))) # (\Controller|WideOr19~1_combout  & (!\InstructionReg|out [4])))) ) + ( 
// \Datapath|ALU1|Add0~58  ))

	.dataa(!\InstructionReg|out [4]),
	.datab(!\Controller|WideOr19~1_combout ),
	.datac(!\InstructionReg|out [11]),
	.datad(!\Datapath|val_A[15]~1_combout ),
	.datae(gnd),
	.dataf(!\Datapath|shifter1|Mux0~0_combout ),
	.datag(gnd),
	.cin(\Datapath|ALU1|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath|ALU1|Add0~61_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|ALU1|Add0~61 .extended_lut = "off";
defparam \Datapath|ALU1|Add0~61 .lut_mask = 64'h0000E12D000000FF;
defparam \Datapath|ALU1|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y22_N30
cyclonev_lcell_comb \Datapath|regC|out[15]~feeder (
// Equation(s):
// \Datapath|regC|out[15]~feeder_combout  = ( \Datapath|ALU1|Add0~61_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|ALU1|Add0~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regC|out[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regC|out[15]~feeder .extended_lut = "off";
defparam \Datapath|regC|out[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath|regC|out[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y22_N33
cyclonev_lcell_comb \Datapath|ALU1|Mux0~0 (
// Equation(s):
// \Datapath|ALU1|Mux0~0_combout  = ( \InstructionReg|out [4] & ( (!\InstructionReg|out [11] & (\Datapath|val_A[15]~1_combout  & ((\Datapath|shifter1|Mux0~0_combout ) # (\Controller|WideOr19~1_combout )))) # (\InstructionReg|out [11] & 
// (((!\Controller|WideOr19~1_combout  & !\Datapath|shifter1|Mux0~0_combout )))) ) ) # ( !\InstructionReg|out [4] & ( (!\InstructionReg|out [11] & (\Datapath|val_A[15]~1_combout  & (!\Controller|WideOr19~1_combout  & \Datapath|shifter1|Mux0~0_combout ))) # 
// (\InstructionReg|out [11] & (((!\Datapath|shifter1|Mux0~0_combout ) # (\Controller|WideOr19~1_combout )))) ) )

	.dataa(!\InstructionReg|out [11]),
	.datab(!\Datapath|val_A[15]~1_combout ),
	.datac(!\Controller|WideOr19~1_combout ),
	.datad(!\Datapath|shifter1|Mux0~0_combout ),
	.datae(gnd),
	.dataf(!\InstructionReg|out [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|ALU1|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|ALU1|Mux0~0 .extended_lut = "off";
defparam \Datapath|ALU1|Mux0~0 .lut_mask = 64'h5525552552225222;
defparam \Datapath|ALU1|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y19_N41
dffeas \InstructionReg|out[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Ram|m_rtl_0|auto_generated|ram_block1a12 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|Equal27~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstructionReg|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \InstructionReg|out[12] .is_wysiwyg = "true";
defparam \InstructionReg|out[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y20_N57
cyclonev_lcell_comb \Controller|WideOr17~0 (
// Equation(s):
// \Controller|WideOr17~0_combout  = ( !\Controller|state [0] & ( \Controller|state [3] & ( (!\Controller|state [4] & (\Controller|state [1] & !\Controller|state [2])) ) ) ) # ( \Controller|state [0] & ( !\Controller|state [3] & ( (\Controller|state [4] & 
// (\Controller|state [1] & !\Controller|state [2])) ) ) ) # ( !\Controller|state [0] & ( !\Controller|state [3] & ( (!\Controller|state [1] & (\Controller|state [4] & !\Controller|state [2])) # (\Controller|state [1] & ((\Controller|state [2]))) ) ) )

	.dataa(gnd),
	.datab(!\Controller|state [4]),
	.datac(!\Controller|state [1]),
	.datad(!\Controller|state [2]),
	.datae(!\Controller|state [0]),
	.dataf(!\Controller|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|WideOr17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|WideOr17~0 .extended_lut = "off";
defparam \Controller|WideOr17~0 .lut_mask = 64'h300F03000C000000;
defparam \Controller|WideOr17~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y22_N31
dffeas \Datapath|regC|out[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regC|out[15]~feeder_combout ),
	.asdata(\Datapath|ALU1|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\InstructionReg|out [12]),
	.ena(\Controller|WideOr17~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regC|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regC|out[15] .is_wysiwyg = "true";
defparam \Datapath|regC|out[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y19_N39
cyclonev_lcell_comb \Datapath|Mux0~0 (
// Equation(s):
// \Datapath|Mux0~0_combout  = ( \Datapath|regC|out [15] & ( \Ram|m_rtl_0|auto_generated|ram_block1a15  & ( (!\Controller|WideOr12~0_combout  & ((!\Controller|WideOr13~0_combout ) # ((!\Controller|state [4])))) # (\Controller|WideOr12~0_combout  & 
// (((\Controller|WideOr13~0_combout  & \Controller|state [4])) # (\InstructionReg|out [7]))) ) ) ) # ( !\Datapath|regC|out [15] & ( \Ram|m_rtl_0|auto_generated|ram_block1a15  & ( (\Controller|WideOr12~0_combout  & (((\Controller|WideOr13~0_combout  & 
// \Controller|state [4])) # (\InstructionReg|out [7]))) ) ) ) # ( \Datapath|regC|out [15] & ( !\Ram|m_rtl_0|auto_generated|ram_block1a15  & ( (!\Controller|WideOr13~0_combout  & ((!\Controller|WideOr12~0_combout ) # ((\InstructionReg|out [7])))) # 
// (\Controller|WideOr13~0_combout  & (!\Controller|state [4] & ((!\Controller|WideOr12~0_combout ) # (\InstructionReg|out [7])))) ) ) ) # ( !\Datapath|regC|out [15] & ( !\Ram|m_rtl_0|auto_generated|ram_block1a15  & ( (\Controller|WideOr12~0_combout  & 
// (\InstructionReg|out [7] & ((!\Controller|WideOr13~0_combout ) # (!\Controller|state [4])))) ) ) )

	.dataa(!\Controller|WideOr13~0_combout ),
	.datab(!\Controller|WideOr12~0_combout ),
	.datac(!\Controller|state [4]),
	.datad(!\InstructionReg|out [7]),
	.datae(!\Datapath|regC|out [15]),
	.dataf(!\Ram|m_rtl_0|auto_generated|ram_block1a15 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|Mux0~0 .extended_lut = "off";
defparam \Datapath|Mux0~0 .lut_mask = 64'h0032C8FA0133C9FB;
defparam \Datapath|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y20_N4
dffeas \Datapath|regfile1|m~127 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regfile1|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regfile1|m~127_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regfile1|m~127 .is_wysiwyg = "true";
defparam \Datapath|regfile1|m~127 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y19_N29
dffeas \Datapath|regfile1|m~31 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regfile1|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regfile1|m~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regfile1|m~31 .is_wysiwyg = "true";
defparam \Datapath|regfile1|m~31 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y19_N44
dffeas \Datapath|regfile1|m~63 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regfile1|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regfile1|m~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regfile1|m~63 .is_wysiwyg = "true";
defparam \Datapath|regfile1|m~63 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y19_N41
dffeas \Datapath|regfile1|m~47 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|Mux0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regfile1|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regfile1|m~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regfile1|m~47 .is_wysiwyg = "true";
defparam \Datapath|regfile1|m~47 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y19_N45
cyclonev_lcell_comb \Datapath|regfile1|m~15feeder (
// Equation(s):
// \Datapath|regfile1|m~15feeder_combout  = ( \Datapath|Mux0~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regfile1|m~15feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regfile1|m~15feeder .extended_lut = "off";
defparam \Datapath|regfile1|m~15feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath|regfile1|m~15feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y19_N46
dffeas \Datapath|regfile1|m~15 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regfile1|m~15feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regfile1|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regfile1|m~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regfile1|m~15 .is_wysiwyg = "true";
defparam \Datapath|regfile1|m~15 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y19_N42
cyclonev_lcell_comb \Datapath|regfile1|m~252 (
// Equation(s):
// \Datapath|regfile1|m~252_combout  = ( !\Idecoder|Mux1~0_combout  & ( ((!\Idecoder|Mux2~0_combout  & (((\Datapath|regfile1|m~15_q  & !\Idecoder|Mux0~0_combout )))) # (\Idecoder|Mux2~0_combout  & (((\Idecoder|Mux0~0_combout )) # (\Datapath|regfile1|m~31_q 
// )))) ) ) # ( \Idecoder|Mux1~0_combout  & ( ((!\Idecoder|Mux2~0_combout  & (((\Datapath|regfile1|m~47_q  & !\Idecoder|Mux0~0_combout )))) # (\Idecoder|Mux2~0_combout  & (((\Idecoder|Mux0~0_combout )) # (\Datapath|regfile1|m~63_q )))) ) )

	.dataa(!\Datapath|regfile1|m~31_q ),
	.datab(!\Datapath|regfile1|m~63_q ),
	.datac(!\Datapath|regfile1|m~47_q ),
	.datad(!\Idecoder|Mux2~0_combout ),
	.datae(!\Idecoder|Mux1~0_combout ),
	.dataf(!\Idecoder|Mux0~0_combout ),
	.datag(!\Datapath|regfile1|m~15_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regfile1|m~252_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regfile1|m~252 .extended_lut = "on";
defparam \Datapath|regfile1|m~252 .lut_mask = 64'h0F550F3300FF00FF;
defparam \Datapath|regfile1|m~252 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y20_N25
dffeas \Datapath|regfile1|m~111 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regfile1|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regfile1|m~111_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regfile1|m~111 .is_wysiwyg = "true";
defparam \Datapath|regfile1|m~111 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y19_N15
cyclonev_lcell_comb \Datapath|regfile1|m~95feeder (
// Equation(s):
// \Datapath|regfile1|m~95feeder_combout  = ( \Datapath|Mux0~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regfile1|m~95feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regfile1|m~95feeder .extended_lut = "off";
defparam \Datapath|regfile1|m~95feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath|regfile1|m~95feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y19_N17
dffeas \Datapath|regfile1|m~95 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regfile1|m~95feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regfile1|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regfile1|m~95_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regfile1|m~95 .is_wysiwyg = "true";
defparam \Datapath|regfile1|m~95 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y19_N18
cyclonev_lcell_comb \Datapath|regfile1|m~79feeder (
// Equation(s):
// \Datapath|regfile1|m~79feeder_combout  = ( \Datapath|Mux0~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regfile1|m~79feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regfile1|m~79feeder .extended_lut = "off";
defparam \Datapath|regfile1|m~79feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath|regfile1|m~79feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y19_N19
dffeas \Datapath|regfile1|m~79 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regfile1|m~79feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regfile1|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regfile1|m~79_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regfile1|m~79 .is_wysiwyg = "true";
defparam \Datapath|regfile1|m~79 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y19_N39
cyclonev_lcell_comb \Datapath|regfile1|m~188 (
// Equation(s):
// \Datapath|regfile1|m~188_combout  = ( !\Idecoder|Mux1~0_combout  & ( ((!\Datapath|regfile1|m~252_combout  & (\Datapath|regfile1|m~79_q  & (\Idecoder|Mux0~0_combout ))) # (\Datapath|regfile1|m~252_combout  & (((!\Idecoder|Mux0~0_combout ) # 
// (\Datapath|regfile1|m~95_q ))))) ) ) # ( \Idecoder|Mux1~0_combout  & ( (!\Datapath|regfile1|m~252_combout  & (((\Datapath|regfile1|m~111_q  & (\Idecoder|Mux0~0_combout ))))) # (\Datapath|regfile1|m~252_combout  & ((((!\Idecoder|Mux0~0_combout ))) # 
// (\Datapath|regfile1|m~127_q ))) ) )

	.dataa(!\Datapath|regfile1|m~127_q ),
	.datab(!\Datapath|regfile1|m~252_combout ),
	.datac(!\Datapath|regfile1|m~111_q ),
	.datad(!\Idecoder|Mux0~0_combout ),
	.datae(!\Idecoder|Mux1~0_combout ),
	.dataf(!\Datapath|regfile1|m~95_q ),
	.datag(!\Datapath|regfile1|m~79_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regfile1|m~188_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regfile1|m~188 .extended_lut = "on";
defparam \Datapath|regfile1|m~188 .lut_mask = 64'h330C331D333F331D;
defparam \Datapath|regfile1|m~188 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y21_N11
dffeas \Datapath|regB|out[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|regfile1|m~188_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|WideOr16~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regB|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regB|out[15] .is_wysiwyg = "true";
defparam \Datapath|regB|out[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y21_N15
cyclonev_lcell_comb \Datapath|val_B[14]~15 (
// Equation(s):
// \Datapath|val_B[14]~15_combout  = ( \InstructionReg|out [4] & ( \Datapath|regB|out [15] ) ) # ( !\InstructionReg|out [4] & ( \Datapath|regB|out [15] & ( (!\Controller|WideOr19~1_combout  & ((!\InstructionReg|out[3]~DUPLICATE_q  & (\Datapath|regB|out 
// [14])) # (\InstructionReg|out[3]~DUPLICATE_q  & ((\Datapath|regB|out [13]))))) ) ) ) # ( \InstructionReg|out [4] & ( !\Datapath|regB|out [15] & ( \Controller|WideOr19~1_combout  ) ) ) # ( !\InstructionReg|out [4] & ( !\Datapath|regB|out [15] & ( 
// (!\Controller|WideOr19~1_combout  & ((!\InstructionReg|out[3]~DUPLICATE_q  & (\Datapath|regB|out [14])) # (\InstructionReg|out[3]~DUPLICATE_q  & ((\Datapath|regB|out [13]))))) ) ) )

	.dataa(!\Datapath|regB|out [14]),
	.datab(!\InstructionReg|out[3]~DUPLICATE_q ),
	.datac(!\Controller|WideOr19~1_combout ),
	.datad(!\Datapath|regB|out [13]),
	.datae(!\InstructionReg|out [4]),
	.dataf(!\Datapath|regB|out [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|val_B[14]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|val_B[14]~15 .extended_lut = "off";
defparam \Datapath|val_B[14]~15 .lut_mask = 64'h40700F0F4070FFFF;
defparam \Datapath|val_B[14]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y22_N39
cyclonev_lcell_comb \Datapath|regC|out[14]~feeder (
// Equation(s):
// \Datapath|regC|out[14]~feeder_combout  = ( \Datapath|ALU1|Add0~57_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|ALU1|Add0~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regC|out[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regC|out[14]~feeder .extended_lut = "off";
defparam \Datapath|regC|out[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath|regC|out[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y22_N54
cyclonev_lcell_comb \Datapath|ALU1|Mux1~0 (
// Equation(s):
// \Datapath|ALU1|Mux1~0_combout  = (!\InstructionReg|out [11] & (!\Controller|WideOr18~0_combout  & (\Datapath|regA|out [14] & \Datapath|val_B[14]~15_combout ))) # (\InstructionReg|out [11] & (((!\Datapath|val_B[14]~15_combout ))))

	.dataa(!\InstructionReg|out [11]),
	.datab(!\Controller|WideOr18~0_combout ),
	.datac(!\Datapath|regA|out [14]),
	.datad(!\Datapath|val_B[14]~15_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|ALU1|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|ALU1|Mux1~0 .extended_lut = "off";
defparam \Datapath|ALU1|Mux1~0 .lut_mask = 64'h5508550855085508;
defparam \Datapath|ALU1|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y22_N40
dffeas \Datapath|regC|out[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regC|out[14]~feeder_combout ),
	.asdata(\Datapath|ALU1|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\InstructionReg|out [12]),
	.ena(\Controller|WideOr17~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regC|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regC|out[14] .is_wysiwyg = "true";
defparam \Datapath|regC|out[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y20_N18
cyclonev_lcell_comb \Datapath|Mux1~0 (
// Equation(s):
// \Datapath|Mux1~0_combout  = ( \Controller|WideOr13~0_combout  & ( \Ram|m_rtl_0|auto_generated|ram_block1a14  & ( (!\Controller|WideOr12~0_combout  & (((!\Controller|state [4] & \Datapath|regC|out [14])))) # (\Controller|WideOr12~0_combout  & 
// (((\Controller|state [4])) # (\InstructionReg|out [7]))) ) ) ) # ( !\Controller|WideOr13~0_combout  & ( \Ram|m_rtl_0|auto_generated|ram_block1a14  & ( (!\Controller|WideOr12~0_combout  & ((\Datapath|regC|out [14]))) # (\Controller|WideOr12~0_combout  & 
// (\InstructionReg|out [7])) ) ) ) # ( \Controller|WideOr13~0_combout  & ( !\Ram|m_rtl_0|auto_generated|ram_block1a14  & ( (!\Controller|state [4] & ((!\Controller|WideOr12~0_combout  & ((\Datapath|regC|out [14]))) # (\Controller|WideOr12~0_combout  & 
// (\InstructionReg|out [7])))) ) ) ) # ( !\Controller|WideOr13~0_combout  & ( !\Ram|m_rtl_0|auto_generated|ram_block1a14  & ( (!\Controller|WideOr12~0_combout  & ((\Datapath|regC|out [14]))) # (\Controller|WideOr12~0_combout  & (\InstructionReg|out [7])) ) 
// ) )

	.dataa(!\InstructionReg|out [7]),
	.datab(!\Controller|WideOr12~0_combout ),
	.datac(!\Controller|state [4]),
	.datad(!\Datapath|regC|out [14]),
	.datae(!\Controller|WideOr13~0_combout ),
	.dataf(!\Ram|m_rtl_0|auto_generated|ram_block1a14 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|Mux1~0 .extended_lut = "off";
defparam \Datapath|Mux1~0 .lut_mask = 64'h11DD10D011DD13D3;
defparam \Datapath|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y20_N14
dffeas \Datapath|regfile1|m~126 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regfile1|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regfile1|m~126_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regfile1|m~126 .is_wysiwyg = "true";
defparam \Datapath|regfile1|m~126 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y20_N51
cyclonev_lcell_comb \Datapath|regfile1|m~110feeder (
// Equation(s):
// \Datapath|regfile1|m~110feeder_combout  = ( \Datapath|Mux1~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regfile1|m~110feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regfile1|m~110feeder .extended_lut = "off";
defparam \Datapath|regfile1|m~110feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath|regfile1|m~110feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y20_N53
dffeas \Datapath|regfile1|m~110 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regfile1|m~110feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regfile1|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regfile1|m~110_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regfile1|m~110 .is_wysiwyg = "true";
defparam \Datapath|regfile1|m~110 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y21_N31
dffeas \Datapath|regfile1|m~94 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regfile1|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regfile1|m~94_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regfile1|m~94 .is_wysiwyg = "true";
defparam \Datapath|regfile1|m~94 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y20_N8
dffeas \Datapath|regfile1|m~30 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regfile1|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regfile1|m~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regfile1|m~30 .is_wysiwyg = "true";
defparam \Datapath|regfile1|m~30 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y20_N24
cyclonev_lcell_comb \Datapath|regfile1|m~62feeder (
// Equation(s):
// \Datapath|regfile1|m~62feeder_combout  = ( \Datapath|Mux1~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regfile1|m~62feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regfile1|m~62feeder .extended_lut = "off";
defparam \Datapath|regfile1|m~62feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath|regfile1|m~62feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y20_N25
dffeas \Datapath|regfile1|m~62 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regfile1|m~62feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regfile1|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regfile1|m~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regfile1|m~62 .is_wysiwyg = "true";
defparam \Datapath|regfile1|m~62 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y20_N13
dffeas \Datapath|regfile1|m~46 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regfile1|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regfile1|m~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regfile1|m~46 .is_wysiwyg = "true";
defparam \Datapath|regfile1|m~46 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y20_N22
dffeas \Datapath|regfile1|m~14 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regfile1|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regfile1|m~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regfile1|m~14 .is_wysiwyg = "true";
defparam \Datapath|regfile1|m~14 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y20_N36
cyclonev_lcell_comb \Datapath|regfile1|m~248 (
// Equation(s):
// \Datapath|regfile1|m~248_combout  = ( !\Idecoder|Mux1~0_combout  & ( ((!\Idecoder|Mux2~0_combout  & (((\Datapath|regfile1|m~14_q  & !\Idecoder|Mux0~0_combout )))) # (\Idecoder|Mux2~0_combout  & (((\Idecoder|Mux0~0_combout )) # (\Datapath|regfile1|m~30_q 
// )))) ) ) # ( \Idecoder|Mux1~0_combout  & ( ((!\Idecoder|Mux2~0_combout  & (((\Datapath|regfile1|m~46_q  & !\Idecoder|Mux0~0_combout )))) # (\Idecoder|Mux2~0_combout  & (((\Idecoder|Mux0~0_combout )) # (\Datapath|regfile1|m~62_q )))) ) )

	.dataa(!\Datapath|regfile1|m~30_q ),
	.datab(!\Datapath|regfile1|m~62_q ),
	.datac(!\Datapath|regfile1|m~46_q ),
	.datad(!\Idecoder|Mux2~0_combout ),
	.datae(!\Idecoder|Mux1~0_combout ),
	.dataf(!\Idecoder|Mux0~0_combout ),
	.datag(!\Datapath|regfile1|m~14_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regfile1|m~248_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regfile1|m~248 .extended_lut = "on";
defparam \Datapath|regfile1|m~248 .lut_mask = 64'h0F550F3300FF00FF;
defparam \Datapath|regfile1|m~248 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y20_N33
cyclonev_lcell_comb \Datapath|regfile1|m~78feeder (
// Equation(s):
// \Datapath|regfile1|m~78feeder_combout  = ( \Datapath|Mux1~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regfile1|m~78feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regfile1|m~78feeder .extended_lut = "off";
defparam \Datapath|regfile1|m~78feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath|regfile1|m~78feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y20_N35
dffeas \Datapath|regfile1|m~78 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regfile1|m~78feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regfile1|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regfile1|m~78_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regfile1|m~78 .is_wysiwyg = "true";
defparam \Datapath|regfile1|m~78 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y21_N0
cyclonev_lcell_comb \Datapath|regfile1|m~184 (
// Equation(s):
// \Datapath|regfile1|m~184_combout  = ( !\Idecoder|Mux1~0_combout  & ( ((!\Idecoder|Mux0~0_combout  & (((\Datapath|regfile1|m~248_combout )))) # (\Idecoder|Mux0~0_combout  & ((!\Datapath|regfile1|m~248_combout  & (\Datapath|regfile1|m~78_q )) # 
// (\Datapath|regfile1|m~248_combout  & ((\Datapath|regfile1|m~94_q )))))) ) ) # ( \Idecoder|Mux1~0_combout  & ( (!\Idecoder|Mux0~0_combout  & ((((\Datapath|regfile1|m~248_combout ))))) # (\Idecoder|Mux0~0_combout  & (((!\Datapath|regfile1|m~248_combout  & 
// ((\Datapath|regfile1|m~110_q ))) # (\Datapath|regfile1|m~248_combout  & (\Datapath|regfile1|m~126_q ))))) ) )

	.dataa(!\Datapath|regfile1|m~126_q ),
	.datab(!\Idecoder|Mux0~0_combout ),
	.datac(!\Datapath|regfile1|m~110_q ),
	.datad(!\Datapath|regfile1|m~94_q ),
	.datae(!\Idecoder|Mux1~0_combout ),
	.dataf(!\Datapath|regfile1|m~248_combout ),
	.datag(!\Datapath|regfile1|m~78_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regfile1|m~184_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regfile1|m~184 .extended_lut = "on";
defparam \Datapath|regfile1|m~184 .lut_mask = 64'h03030303CCFFDDDD;
defparam \Datapath|regfile1|m~184 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y21_N8
dffeas \Datapath|regB|out[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|regfile1|m~184_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|WideOr16~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regB|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regB|out[14] .is_wysiwyg = "true";
defparam \Datapath|regB|out[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y21_N9
cyclonev_lcell_comb \Datapath|val_B[13]~14 (
// Equation(s):
// \Datapath|val_B[13]~14_combout  = ( \InstructionReg|out [4] & ( \Controller|WideOr19~1_combout  ) ) # ( \InstructionReg|out [4] & ( !\Controller|WideOr19~1_combout  & ( \Datapath|regB|out [14] ) ) ) # ( !\InstructionReg|out [4] & ( 
// !\Controller|WideOr19~1_combout  & ( (!\InstructionReg|out [3] & ((\Datapath|regB|out [13]))) # (\InstructionReg|out [3] & (\Datapath|regB|out [12])) ) ) )

	.dataa(!\InstructionReg|out [3]),
	.datab(!\Datapath|regB|out [14]),
	.datac(!\Datapath|regB|out [12]),
	.datad(!\Datapath|regB|out [13]),
	.datae(!\InstructionReg|out [4]),
	.dataf(!\Controller|WideOr19~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|val_B[13]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|val_B[13]~14 .extended_lut = "off";
defparam \Datapath|val_B[13]~14 .lut_mask = 64'h05AF33330000FFFF;
defparam \Datapath|val_B[13]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y22_N42
cyclonev_lcell_comb \Datapath|regC|out[13]~feeder (
// Equation(s):
// \Datapath|regC|out[13]~feeder_combout  = ( \Datapath|ALU1|Add0~53_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|ALU1|Add0~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regC|out[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regC|out[13]~feeder .extended_lut = "off";
defparam \Datapath|regC|out[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath|regC|out[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y22_N45
cyclonev_lcell_comb \Datapath|ALU1|Mux2~0 (
// Equation(s):
// \Datapath|ALU1|Mux2~0_combout  = ( \Controller|WideOr18~0_combout  & ( (\InstructionReg|out [11] & !\Datapath|val_B[13]~14_combout ) ) ) # ( !\Controller|WideOr18~0_combout  & ( (!\InstructionReg|out [11] & (\Datapath|val_B[13]~14_combout  & 
// \Datapath|regA|out [13])) # (\InstructionReg|out [11] & (!\Datapath|val_B[13]~14_combout )) ) )

	.dataa(!\InstructionReg|out [11]),
	.datab(gnd),
	.datac(!\Datapath|val_B[13]~14_combout ),
	.datad(!\Datapath|regA|out [13]),
	.datae(gnd),
	.dataf(!\Controller|WideOr18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|ALU1|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|ALU1|Mux2~0 .extended_lut = "off";
defparam \Datapath|ALU1|Mux2~0 .lut_mask = 64'h505A505A50505050;
defparam \Datapath|ALU1|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y22_N43
dffeas \Datapath|regC|out[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regC|out[13]~feeder_combout ),
	.asdata(\Datapath|ALU1|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\InstructionReg|out [12]),
	.ena(\Controller|WideOr17~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regC|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regC|out[13] .is_wysiwyg = "true";
defparam \Datapath|regC|out[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y19_N12
cyclonev_lcell_comb \Datapath|Mux2~0 (
// Equation(s):
// \Datapath|Mux2~0_combout  = ( \Datapath|regC|out [13] & ( \Ram|m_rtl_0|auto_generated|ram_block1a13  & ( (!\Controller|WideOr12~0_combout  & (((!\Controller|WideOr13~0_combout ) # (!\Controller|state [4])))) # (\Controller|WideOr12~0_combout  & 
// (((\Controller|WideOr13~0_combout  & \Controller|state [4])) # (\InstructionReg|out [7]))) ) ) ) # ( !\Datapath|regC|out [13] & ( \Ram|m_rtl_0|auto_generated|ram_block1a13  & ( (\Controller|WideOr12~0_combout  & (((\Controller|WideOr13~0_combout  & 
// \Controller|state [4])) # (\InstructionReg|out [7]))) ) ) ) # ( \Datapath|regC|out [13] & ( !\Ram|m_rtl_0|auto_generated|ram_block1a13  & ( (!\InstructionReg|out [7] & (!\Controller|WideOr12~0_combout  & ((!\Controller|WideOr13~0_combout ) # 
// (!\Controller|state [4])))) # (\InstructionReg|out [7] & ((!\Controller|WideOr13~0_combout ) # ((!\Controller|state [4])))) ) ) ) # ( !\Datapath|regC|out [13] & ( !\Ram|m_rtl_0|auto_generated|ram_block1a13  & ( (\InstructionReg|out [7] & 
// (\Controller|WideOr12~0_combout  & ((!\Controller|WideOr13~0_combout ) # (!\Controller|state [4])))) ) ) )

	.dataa(!\InstructionReg|out [7]),
	.datab(!\Controller|WideOr13~0_combout ),
	.datac(!\Controller|state [4]),
	.datad(!\Controller|WideOr12~0_combout ),
	.datae(!\Datapath|regC|out [13]),
	.dataf(!\Ram|m_rtl_0|auto_generated|ram_block1a13 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|Mux2~0 .extended_lut = "off";
defparam \Datapath|Mux2~0 .lut_mask = 64'h0054FC540057FC57;
defparam \Datapath|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y20_N9
cyclonev_lcell_comb \Datapath|regfile1|m~125feeder (
// Equation(s):
// \Datapath|regfile1|m~125feeder_combout  = ( \Datapath|Mux2~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regfile1|m~125feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regfile1|m~125feeder .extended_lut = "off";
defparam \Datapath|regfile1|m~125feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath|regfile1|m~125feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y20_N10
dffeas \Datapath|regfile1|m~125 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regfile1|m~125feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regfile1|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regfile1|m~125_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regfile1|m~125 .is_wysiwyg = "true";
defparam \Datapath|regfile1|m~125 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y20_N56
dffeas \Datapath|regfile1|m~109 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regfile1|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regfile1|m~109_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regfile1|m~109 .is_wysiwyg = "true";
defparam \Datapath|regfile1|m~109 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y19_N20
dffeas \Datapath|regfile1|m~61 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regfile1|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regfile1|m~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regfile1|m~61 .is_wysiwyg = "true";
defparam \Datapath|regfile1|m~61 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y19_N27
cyclonev_lcell_comb \Datapath|regfile1|m~29feeder (
// Equation(s):
// \Datapath|regfile1|m~29feeder_combout  = \Datapath|Mux2~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath|Mux2~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regfile1|m~29feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regfile1|m~29feeder .extended_lut = "off";
defparam \Datapath|regfile1|m~29feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \Datapath|regfile1|m~29feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y19_N28
dffeas \Datapath|regfile1|m~29 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regfile1|m~29feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regfile1|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regfile1|m~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regfile1|m~29 .is_wysiwyg = "true";
defparam \Datapath|regfile1|m~29 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y19_N14
dffeas \Datapath|regfile1|m~45 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|Mux2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regfile1|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regfile1|m~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regfile1|m~45 .is_wysiwyg = "true";
defparam \Datapath|regfile1|m~45 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y19_N49
dffeas \Datapath|regfile1|m~13 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regfile1|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regfile1|m~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regfile1|m~13 .is_wysiwyg = "true";
defparam \Datapath|regfile1|m~13 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y19_N18
cyclonev_lcell_comb \Datapath|regfile1|m~244 (
// Equation(s):
// \Datapath|regfile1|m~244_combout  = ( !\Idecoder|Mux1~0_combout  & ( ((!\Idecoder|Mux2~0_combout  & (((\Datapath|regfile1|m~13_q  & !\Idecoder|Mux0~0_combout )))) # (\Idecoder|Mux2~0_combout  & (((\Idecoder|Mux0~0_combout )) # (\Datapath|regfile1|m~29_q 
// )))) ) ) # ( \Idecoder|Mux1~0_combout  & ( ((!\Idecoder|Mux2~0_combout  & (((\Datapath|regfile1|m~45_q  & !\Idecoder|Mux0~0_combout )))) # (\Idecoder|Mux2~0_combout  & (((\Idecoder|Mux0~0_combout )) # (\Datapath|regfile1|m~61_q )))) ) )

	.dataa(!\Datapath|regfile1|m~61_q ),
	.datab(!\Datapath|regfile1|m~29_q ),
	.datac(!\Datapath|regfile1|m~45_q ),
	.datad(!\Idecoder|Mux2~0_combout ),
	.datae(!\Idecoder|Mux1~0_combout ),
	.dataf(!\Idecoder|Mux0~0_combout ),
	.datag(!\Datapath|regfile1|m~13_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regfile1|m~244_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regfile1|m~244 .extended_lut = "on";
defparam \Datapath|regfile1|m~244 .lut_mask = 64'h0F330F5500FF00FF;
defparam \Datapath|regfile1|m~244 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y19_N13
dffeas \Datapath|regfile1|m~93 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regfile1|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regfile1|m~93_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regfile1|m~93 .is_wysiwyg = "true";
defparam \Datapath|regfile1|m~93 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y19_N16
dffeas \Datapath|regfile1|m~77 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regfile1|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regfile1|m~77_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regfile1|m~77 .is_wysiwyg = "true";
defparam \Datapath|regfile1|m~77 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y19_N33
cyclonev_lcell_comb \Datapath|regfile1|m~180 (
// Equation(s):
// \Datapath|regfile1|m~180_combout  = ( !\Idecoder|Mux1~0_combout  & ( (!\Idecoder|Mux0~0_combout  & ((((\Datapath|regfile1|m~244_combout ))))) # (\Idecoder|Mux0~0_combout  & (((!\Datapath|regfile1|m~244_combout  & (\Datapath|regfile1|m~77_q )) # 
// (\Datapath|regfile1|m~244_combout  & ((\Datapath|regfile1|m~93_q )))))) ) ) # ( \Idecoder|Mux1~0_combout  & ( (!\Idecoder|Mux0~0_combout  & ((((\Datapath|regfile1|m~244_combout ))))) # (\Idecoder|Mux0~0_combout  & ((!\Datapath|regfile1|m~244_combout  & 
// (((\Datapath|regfile1|m~109_q )))) # (\Datapath|regfile1|m~244_combout  & (\Datapath|regfile1|m~125_q )))) ) )

	.dataa(!\Idecoder|Mux0~0_combout ),
	.datab(!\Datapath|regfile1|m~125_q ),
	.datac(!\Datapath|regfile1|m~109_q ),
	.datad(!\Datapath|regfile1|m~244_combout ),
	.datae(!\Idecoder|Mux1~0_combout ),
	.dataf(!\Datapath|regfile1|m~93_q ),
	.datag(!\Datapath|regfile1|m~77_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regfile1|m~180_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regfile1|m~180 .extended_lut = "on";
defparam \Datapath|regfile1|m~180 .lut_mask = 64'h05AA05BB05FF05BB;
defparam \Datapath|regfile1|m~180 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y19_N10
dffeas \Datapath|regB|out[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|regfile1|m~180_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|WideOr16~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regB|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regB|out[13] .is_wysiwyg = "true";
defparam \Datapath|regB|out[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y21_N57
cyclonev_lcell_comb \Datapath|val_B[12]~13 (
// Equation(s):
// \Datapath|val_B[12]~13_combout  = ( \Datapath|regB|out [12] & ( \Controller|WideOr19~1_combout  & ( \InstructionReg|out [4] ) ) ) # ( !\Datapath|regB|out [12] & ( \Controller|WideOr19~1_combout  & ( \InstructionReg|out [4] ) ) ) # ( \Datapath|regB|out 
// [12] & ( !\Controller|WideOr19~1_combout  & ( (!\InstructionReg|out [4] & (((!\InstructionReg|out[3]~DUPLICATE_q )) # (\Datapath|regB|out [11]))) # (\InstructionReg|out [4] & (((\Datapath|regB|out [13])))) ) ) ) # ( !\Datapath|regB|out [12] & ( 
// !\Controller|WideOr19~1_combout  & ( (!\InstructionReg|out [4] & (\Datapath|regB|out [11] & (\InstructionReg|out[3]~DUPLICATE_q ))) # (\InstructionReg|out [4] & (((\Datapath|regB|out [13])))) ) ) )

	.dataa(!\InstructionReg|out [4]),
	.datab(!\Datapath|regB|out [11]),
	.datac(!\InstructionReg|out[3]~DUPLICATE_q ),
	.datad(!\Datapath|regB|out [13]),
	.datae(!\Datapath|regB|out [12]),
	.dataf(!\Controller|WideOr19~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|val_B[12]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|val_B[12]~13 .extended_lut = "off";
defparam \Datapath|val_B[12]~13 .lut_mask = 64'h0257A2F755555555;
defparam \Datapath|val_B[12]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y22_N3
cyclonev_lcell_comb \Datapath|regC|out[12]~feeder (
// Equation(s):
// \Datapath|regC|out[12]~feeder_combout  = ( \Datapath|ALU1|Add0~49_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|ALU1|Add0~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regC|out[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regC|out[12]~feeder .extended_lut = "off";
defparam \Datapath|regC|out[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath|regC|out[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y22_N0
cyclonev_lcell_comb \Datapath|ALU1|Mux3~0 (
// Equation(s):
// \Datapath|ALU1|Mux3~0_combout  = ( \Datapath|val_B[12]~13_combout  & ( (!\InstructionReg|out [11] & (!\Controller|WideOr18~0_combout  & \Datapath|regA|out [12])) ) ) # ( !\Datapath|val_B[12]~13_combout  & ( \InstructionReg|out [11] ) )

	.dataa(!\InstructionReg|out [11]),
	.datab(gnd),
	.datac(!\Controller|WideOr18~0_combout ),
	.datad(!\Datapath|regA|out [12]),
	.datae(gnd),
	.dataf(!\Datapath|val_B[12]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|ALU1|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|ALU1|Mux3~0 .extended_lut = "off";
defparam \Datapath|ALU1|Mux3~0 .lut_mask = 64'h5555555500A000A0;
defparam \Datapath|ALU1|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y22_N4
dffeas \Datapath|regC|out[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regC|out[12]~feeder_combout ),
	.asdata(\Datapath|ALU1|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\InstructionReg|out [12]),
	.ena(\Controller|WideOr17~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regC|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regC|out[12] .is_wysiwyg = "true";
defparam \Datapath|regC|out[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y21_N58
dffeas \InstructionReg|out[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Ram|m_rtl_0|auto_generated|ram_block1a10 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|Equal27~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstructionReg|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \InstructionReg|out[10] .is_wysiwyg = "true";
defparam \InstructionReg|out[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y21_N30
cyclonev_lcell_comb \Idecoder|Mux0~0 (
// Equation(s):
// \Idecoder|Mux0~0_combout  = ( \Controller|WideOr10~0_combout  & ( (\InstructionReg|out [10] & !\Controller|WideOr11~0_combout ) ) ) # ( !\Controller|WideOr10~0_combout  & ( (!\Controller|WideOr11~0_combout  & ((\InstructionReg|out [2]))) # 
// (\Controller|WideOr11~0_combout  & (\InstructionReg|out [7])) ) )

	.dataa(!\InstructionReg|out [7]),
	.datab(!\InstructionReg|out [2]),
	.datac(!\InstructionReg|out [10]),
	.datad(!\Controller|WideOr11~0_combout ),
	.datae(gnd),
	.dataf(!\Controller|WideOr10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Idecoder|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Idecoder|Mux0~0 .extended_lut = "off";
defparam \Idecoder|Mux0~0 .lut_mask = 64'h335533550F000F00;
defparam \Idecoder|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y19_N15
cyclonev_lcell_comb \Datapath|Mux3~0 (
// Equation(s):
// \Datapath|Mux3~0_combout  = ( \Datapath|regC|out [12] & ( \Ram|m_rtl_0|auto_generated|ram_block1a12  & ( (!\Controller|WideOr12~0_combout  & (((!\Controller|WideOr13~0_combout ) # (!\Controller|state [4])))) # (\Controller|WideOr12~0_combout  & 
// (((\Controller|WideOr13~0_combout  & \Controller|state [4])) # (\InstructionReg|out [7]))) ) ) ) # ( !\Datapath|regC|out [12] & ( \Ram|m_rtl_0|auto_generated|ram_block1a12  & ( (\Controller|WideOr12~0_combout  & (((\Controller|WideOr13~0_combout  & 
// \Controller|state [4])) # (\InstructionReg|out [7]))) ) ) ) # ( \Datapath|regC|out [12] & ( !\Ram|m_rtl_0|auto_generated|ram_block1a12  & ( (!\InstructionReg|out [7] & (!\Controller|WideOr12~0_combout  & ((!\Controller|WideOr13~0_combout ) # 
// (!\Controller|state [4])))) # (\InstructionReg|out [7] & ((!\Controller|WideOr13~0_combout ) # ((!\Controller|state [4])))) ) ) ) # ( !\Datapath|regC|out [12] & ( !\Ram|m_rtl_0|auto_generated|ram_block1a12  & ( (\InstructionReg|out [7] & 
// (\Controller|WideOr12~0_combout  & ((!\Controller|WideOr13~0_combout ) # (!\Controller|state [4])))) ) ) )

	.dataa(!\InstructionReg|out [7]),
	.datab(!\Controller|WideOr13~0_combout ),
	.datac(!\Controller|WideOr12~0_combout ),
	.datad(!\Controller|state [4]),
	.datae(!\Datapath|regC|out [12]),
	.dataf(!\Ram|m_rtl_0|auto_generated|ram_block1a12 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|Mux3~0 .extended_lut = "off";
defparam \Datapath|Mux3~0 .lut_mask = 64'h0504F5C40507F5C7;
defparam \Datapath|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y20_N12
cyclonev_lcell_comb \Datapath|regfile1|m~124feeder (
// Equation(s):
// \Datapath|regfile1|m~124feeder_combout  = ( \Datapath|Mux3~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regfile1|m~124feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regfile1|m~124feeder .extended_lut = "off";
defparam \Datapath|regfile1|m~124feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath|regfile1|m~124feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y20_N13
dffeas \Datapath|regfile1|m~124 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regfile1|m~124feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regfile1|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regfile1|m~124_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regfile1|m~124 .is_wysiwyg = "true";
defparam \Datapath|regfile1|m~124 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y20_N33
cyclonev_lcell_comb \Datapath|regfile1|m~108feeder (
// Equation(s):
// \Datapath|regfile1|m~108feeder_combout  = ( \Datapath|Mux3~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regfile1|m~108feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regfile1|m~108feeder .extended_lut = "off";
defparam \Datapath|regfile1|m~108feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath|regfile1|m~108feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y20_N35
dffeas \Datapath|regfile1|m~108 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regfile1|m~108feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regfile1|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regfile1|m~108_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regfile1|m~108 .is_wysiwyg = "true";
defparam \Datapath|regfile1|m~108 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y19_N25
dffeas \Datapath|regfile1|m~28 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regfile1|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regfile1|m~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regfile1|m~28 .is_wysiwyg = "true";
defparam \Datapath|regfile1|m~28 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y19_N32
dffeas \Datapath|regfile1|m~60 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regfile1|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regfile1|m~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regfile1|m~60 .is_wysiwyg = "true";
defparam \Datapath|regfile1|m~60 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y19_N17
dffeas \Datapath|regfile1|m~44 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|Mux3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regfile1|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regfile1|m~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regfile1|m~44 .is_wysiwyg = "true";
defparam \Datapath|regfile1|m~44 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y19_N51
cyclonev_lcell_comb \Datapath|regfile1|m~12feeder (
// Equation(s):
// \Datapath|regfile1|m~12feeder_combout  = ( \Datapath|Mux3~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regfile1|m~12feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regfile1|m~12feeder .extended_lut = "off";
defparam \Datapath|regfile1|m~12feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath|regfile1|m~12feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y19_N53
dffeas \Datapath|regfile1|m~12 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regfile1|m~12feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regfile1|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regfile1|m~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regfile1|m~12 .is_wysiwyg = "true";
defparam \Datapath|regfile1|m~12 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y19_N48
cyclonev_lcell_comb \Datapath|regfile1|m~240 (
// Equation(s):
// \Datapath|regfile1|m~240_combout  = ( !\Idecoder|Mux1~0_combout  & ( ((!\Idecoder|Mux2~0_combout  & (((\Datapath|regfile1|m~12_q  & !\Idecoder|Mux0~0_combout )))) # (\Idecoder|Mux2~0_combout  & (((\Idecoder|Mux0~0_combout )) # (\Datapath|regfile1|m~28_q 
// )))) ) ) # ( \Idecoder|Mux1~0_combout  & ( ((!\Idecoder|Mux2~0_combout  & (((\Datapath|regfile1|m~44_q  & !\Idecoder|Mux0~0_combout )))) # (\Idecoder|Mux2~0_combout  & (((\Idecoder|Mux0~0_combout )) # (\Datapath|regfile1|m~60_q )))) ) )

	.dataa(!\Datapath|regfile1|m~28_q ),
	.datab(!\Datapath|regfile1|m~60_q ),
	.datac(!\Datapath|regfile1|m~44_q ),
	.datad(!\Idecoder|Mux2~0_combout ),
	.datae(!\Idecoder|Mux1~0_combout ),
	.dataf(!\Idecoder|Mux0~0_combout ),
	.datag(!\Datapath|regfile1|m~12_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regfile1|m~240_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regfile1|m~240 .extended_lut = "on";
defparam \Datapath|regfile1|m~240 .lut_mask = 64'h0F550F3300FF00FF;
defparam \Datapath|regfile1|m~240 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y19_N19
dffeas \Datapath|regfile1|m~92 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regfile1|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regfile1|m~92_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regfile1|m~92 .is_wysiwyg = "true";
defparam \Datapath|regfile1|m~92 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y19_N21
cyclonev_lcell_comb \Datapath|regfile1|m~76feeder (
// Equation(s):
// \Datapath|regfile1|m~76feeder_combout  = ( \Datapath|Mux3~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regfile1|m~76feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regfile1|m~76feeder .extended_lut = "off";
defparam \Datapath|regfile1|m~76feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath|regfile1|m~76feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y19_N23
dffeas \Datapath|regfile1|m~76 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regfile1|m~76feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regfile1|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regfile1|m~76_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regfile1|m~76 .is_wysiwyg = "true";
defparam \Datapath|regfile1|m~76 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y19_N0
cyclonev_lcell_comb \Datapath|regfile1|m~176 (
// Equation(s):
// \Datapath|regfile1|m~176_combout  = ( !\Idecoder|Mux1~0_combout  & ( (!\Idecoder|Mux0~0_combout  & ((((\Datapath|regfile1|m~240_combout ))))) # (\Idecoder|Mux0~0_combout  & (((!\Datapath|regfile1|m~240_combout  & (\Datapath|regfile1|m~76_q )) # 
// (\Datapath|regfile1|m~240_combout  & ((\Datapath|regfile1|m~92_q )))))) ) ) # ( \Idecoder|Mux1~0_combout  & ( (!\Idecoder|Mux0~0_combout  & ((((\Datapath|regfile1|m~240_combout ))))) # (\Idecoder|Mux0~0_combout  & ((!\Datapath|regfile1|m~240_combout  & 
// (((\Datapath|regfile1|m~108_q )))) # (\Datapath|regfile1|m~240_combout  & (\Datapath|regfile1|m~124_q )))) ) )

	.dataa(!\Idecoder|Mux0~0_combout ),
	.datab(!\Datapath|regfile1|m~124_q ),
	.datac(!\Datapath|regfile1|m~108_q ),
	.datad(!\Datapath|regfile1|m~240_combout ),
	.datae(!\Idecoder|Mux1~0_combout ),
	.dataf(!\Datapath|regfile1|m~92_q ),
	.datag(!\Datapath|regfile1|m~76_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regfile1|m~176_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regfile1|m~176 .extended_lut = "on";
defparam \Datapath|regfile1|m~176 .lut_mask = 64'h05AA05BB05FF05BB;
defparam \Datapath|regfile1|m~176 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y21_N59
dffeas \Datapath|regB|out[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|regfile1|m~176_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|WideOr16~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regB|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regB|out[12] .is_wysiwyg = "true";
defparam \Datapath|regB|out[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y21_N27
cyclonev_lcell_comb \Datapath|val_B[11]~12 (
// Equation(s):
// \Datapath|val_B[11]~12_combout  = ( \Controller|WideOr19~1_combout  & ( \Datapath|regB|out [11] & ( \InstructionReg|out [4] ) ) ) # ( !\Controller|WideOr19~1_combout  & ( \Datapath|regB|out [11] & ( (!\InstructionReg|out [4] & 
// (((!\InstructionReg|out[3]~DUPLICATE_q ) # (\Datapath|regB|out [10])))) # (\InstructionReg|out [4] & (\Datapath|regB|out [12])) ) ) ) # ( \Controller|WideOr19~1_combout  & ( !\Datapath|regB|out [11] & ( \InstructionReg|out [4] ) ) ) # ( 
// !\Controller|WideOr19~1_combout  & ( !\Datapath|regB|out [11] & ( (!\InstructionReg|out [4] & (((\Datapath|regB|out [10] & \InstructionReg|out[3]~DUPLICATE_q )))) # (\InstructionReg|out [4] & (\Datapath|regB|out [12])) ) ) )

	.dataa(!\Datapath|regB|out [12]),
	.datab(!\Datapath|regB|out [10]),
	.datac(!\InstructionReg|out[3]~DUPLICATE_q ),
	.datad(!\InstructionReg|out [4]),
	.datae(!\Controller|WideOr19~1_combout ),
	.dataf(!\Datapath|regB|out [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|val_B[11]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|val_B[11]~12 .extended_lut = "off";
defparam \Datapath|val_B[11]~12 .lut_mask = 64'h035500FFF35500FF;
defparam \Datapath|val_B[11]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y22_N57
cyclonev_lcell_comb \Datapath|regC|out[11]~feeder (
// Equation(s):
// \Datapath|regC|out[11]~feeder_combout  = ( \Datapath|ALU1|Add0~45_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|ALU1|Add0~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regC|out[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regC|out[11]~feeder .extended_lut = "off";
defparam \Datapath|regC|out[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath|regC|out[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y22_N54
cyclonev_lcell_comb \Datapath|ALU1|Mux4~0 (
// Equation(s):
// \Datapath|ALU1|Mux4~0_combout  = ( \Controller|WideOr18~0_combout  & ( (\InstructionReg|out [11] & !\Datapath|val_B[11]~12_combout ) ) ) # ( !\Controller|WideOr18~0_combout  & ( (!\InstructionReg|out [11] & (\Datapath|regA|out [11] & 
// \Datapath|val_B[11]~12_combout )) # (\InstructionReg|out [11] & ((!\Datapath|val_B[11]~12_combout ))) ) )

	.dataa(!\Datapath|regA|out [11]),
	.datab(gnd),
	.datac(!\InstructionReg|out [11]),
	.datad(!\Datapath|val_B[11]~12_combout ),
	.datae(gnd),
	.dataf(!\Controller|WideOr18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|ALU1|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|ALU1|Mux4~0 .extended_lut = "off";
defparam \Datapath|ALU1|Mux4~0 .lut_mask = 64'h0F500F500F000F00;
defparam \Datapath|ALU1|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y22_N58
dffeas \Datapath|regC|out[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regC|out[11]~feeder_combout ),
	.asdata(\Datapath|ALU1|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\InstructionReg|out [12]),
	.ena(\Controller|WideOr17~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regC|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regC|out[11] .is_wysiwyg = "true";
defparam \Datapath|regC|out[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y20_N15
cyclonev_lcell_comb \Datapath|Mux4~0 (
// Equation(s):
// \Datapath|Mux4~0_combout  = ( \InstructionReg|out [7] & ( \Ram|m_rtl_0|auto_generated|ram_block1a11  & ( ((\Datapath|regC|out [11] & ((!\Controller|state [4]) # (!\Controller|WideOr13~0_combout )))) # (\Controller|WideOr12~0_combout ) ) ) ) # ( 
// !\InstructionReg|out [7] & ( \Ram|m_rtl_0|auto_generated|ram_block1a11  & ( (!\Controller|WideOr12~0_combout  & (\Datapath|regC|out [11] & ((!\Controller|state [4]) # (!\Controller|WideOr13~0_combout )))) # (\Controller|WideOr12~0_combout  & 
// (\Controller|state [4] & (\Controller|WideOr13~0_combout ))) ) ) ) # ( \InstructionReg|out [7] & ( !\Ram|m_rtl_0|auto_generated|ram_block1a11  & ( (!\Controller|state [4] & (((\Datapath|regC|out [11]) # (\Controller|WideOr12~0_combout )))) # 
// (\Controller|state [4] & (!\Controller|WideOr13~0_combout  & ((\Datapath|regC|out [11]) # (\Controller|WideOr12~0_combout )))) ) ) ) # ( !\InstructionReg|out [7] & ( !\Ram|m_rtl_0|auto_generated|ram_block1a11  & ( (!\Controller|WideOr12~0_combout  & 
// (\Datapath|regC|out [11] & ((!\Controller|state [4]) # (!\Controller|WideOr13~0_combout )))) ) ) )

	.dataa(!\Controller|state [4]),
	.datab(!\Controller|WideOr13~0_combout ),
	.datac(!\Controller|WideOr12~0_combout ),
	.datad(!\Datapath|regC|out [11]),
	.datae(!\InstructionReg|out [7]),
	.dataf(!\Ram|m_rtl_0|auto_generated|ram_block1a11 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|Mux4~0 .extended_lut = "off";
defparam \Datapath|Mux4~0 .lut_mask = 64'h00E00EEE01E10FEF;
defparam \Datapath|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y20_N3
cyclonev_lcell_comb \Datapath|regfile1|m~27feeder (
// Equation(s):
// \Datapath|regfile1|m~27feeder_combout  = ( \Datapath|Mux4~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regfile1|m~27feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regfile1|m~27feeder .extended_lut = "off";
defparam \Datapath|regfile1|m~27feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath|regfile1|m~27feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y20_N4
dffeas \Datapath|regfile1|m~27 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regfile1|m~27feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regfile1|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regfile1|m~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regfile1|m~27 .is_wysiwyg = "true";
defparam \Datapath|regfile1|m~27 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y21_N49
dffeas \Datapath|regfile1|m~59 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regfile1|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regfile1|m~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regfile1|m~59 .is_wysiwyg = "true";
defparam \Datapath|regfile1|m~59 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y20_N16
dffeas \Datapath|regfile1|m~43 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|Mux4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regfile1|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regfile1|m~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regfile1|m~43 .is_wysiwyg = "true";
defparam \Datapath|regfile1|m~43 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y20_N33
cyclonev_lcell_comb \Datapath|regfile1|m~11feeder (
// Equation(s):
// \Datapath|regfile1|m~11feeder_combout  = ( \Datapath|Mux4~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regfile1|m~11feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regfile1|m~11feeder .extended_lut = "off";
defparam \Datapath|regfile1|m~11feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath|regfile1|m~11feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y20_N34
dffeas \Datapath|regfile1|m~11 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regfile1|m~11feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regfile1|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regfile1|m~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regfile1|m~11 .is_wysiwyg = "true";
defparam \Datapath|regfile1|m~11 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y21_N48
cyclonev_lcell_comb \Datapath|regfile1|m~236 (
// Equation(s):
// \Datapath|regfile1|m~236_combout  = ( !\Idecoder|Mux1~0_combout  & ( ((!\Idecoder|Mux0~0_combout  & ((!\Idecoder|Mux2~0_combout  & ((\Datapath|regfile1|m~11_q ))) # (\Idecoder|Mux2~0_combout  & (\Datapath|regfile1|m~27_q )))) # (\Idecoder|Mux0~0_combout  
// & (((\Idecoder|Mux2~0_combout ))))) ) ) # ( \Idecoder|Mux1~0_combout  & ( ((!\Idecoder|Mux0~0_combout  & ((!\Idecoder|Mux2~0_combout  & ((\Datapath|regfile1|m~43_q ))) # (\Idecoder|Mux2~0_combout  & (\Datapath|regfile1|m~59_q )))) # 
// (\Idecoder|Mux0~0_combout  & (((\Idecoder|Mux2~0_combout ))))) ) )

	.dataa(!\Datapath|regfile1|m~27_q ),
	.datab(!\Datapath|regfile1|m~59_q ),
	.datac(!\Datapath|regfile1|m~43_q ),
	.datad(!\Idecoder|Mux0~0_combout ),
	.datae(!\Idecoder|Mux1~0_combout ),
	.dataf(!\Idecoder|Mux2~0_combout ),
	.datag(!\Datapath|regfile1|m~11_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regfile1|m~236_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regfile1|m~236 .extended_lut = "on";
defparam \Datapath|regfile1|m~236 .lut_mask = 64'h0F000F0055FF33FF;
defparam \Datapath|regfile1|m~236 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y20_N11
dffeas \Datapath|regfile1|m~123 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regfile1|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regfile1|m~123_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regfile1|m~123 .is_wysiwyg = "true";
defparam \Datapath|regfile1|m~123 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y20_N50
dffeas \Datapath|regfile1|m~107 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regfile1|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regfile1|m~107_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regfile1|m~107 .is_wysiwyg = "true";
defparam \Datapath|regfile1|m~107 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y21_N45
cyclonev_lcell_comb \Datapath|regfile1|m~91feeder (
// Equation(s):
// \Datapath|regfile1|m~91feeder_combout  = ( \Datapath|Mux4~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regfile1|m~91feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regfile1|m~91feeder .extended_lut = "off";
defparam \Datapath|regfile1|m~91feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath|regfile1|m~91feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y21_N47
dffeas \Datapath|regfile1|m~91 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regfile1|m~91feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regfile1|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regfile1|m~91_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regfile1|m~91 .is_wysiwyg = "true";
defparam \Datapath|regfile1|m~91 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y20_N54
cyclonev_lcell_comb \Datapath|regfile1|m~75feeder (
// Equation(s):
// \Datapath|regfile1|m~75feeder_combout  = ( \Datapath|Mux4~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regfile1|m~75feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regfile1|m~75feeder .extended_lut = "off";
defparam \Datapath|regfile1|m~75feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath|regfile1|m~75feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y20_N56
dffeas \Datapath|regfile1|m~75 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regfile1|m~75feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regfile1|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regfile1|m~75_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regfile1|m~75 .is_wysiwyg = "true";
defparam \Datapath|regfile1|m~75 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y21_N54
cyclonev_lcell_comb \Datapath|regfile1|m~172 (
// Equation(s):
// \Datapath|regfile1|m~172_combout  = ( !\Idecoder|Mux1~0_combout  & ( (!\Datapath|regfile1|m~236_combout  & (((\Datapath|regfile1|m~75_q  & ((\Idecoder|Mux0~0_combout )))))) # (\Datapath|regfile1|m~236_combout  & ((((!\Idecoder|Mux0~0_combout ) # 
// (\Datapath|regfile1|m~91_q ))))) ) ) # ( \Idecoder|Mux1~0_combout  & ( (!\Datapath|regfile1|m~236_combout  & (((\Datapath|regfile1|m~107_q  & ((\Idecoder|Mux0~0_combout )))))) # (\Datapath|regfile1|m~236_combout  & ((((!\Idecoder|Mux0~0_combout ))) # 
// (\Datapath|regfile1|m~123_q ))) ) )

	.dataa(!\Datapath|regfile1|m~236_combout ),
	.datab(!\Datapath|regfile1|m~123_q ),
	.datac(!\Datapath|regfile1|m~107_q ),
	.datad(!\Datapath|regfile1|m~91_q ),
	.datae(!\Idecoder|Mux1~0_combout ),
	.dataf(!\Idecoder|Mux0~0_combout ),
	.datag(!\Datapath|regfile1|m~75_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regfile1|m~172_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regfile1|m~172 .extended_lut = "on";
defparam \Datapath|regfile1|m~172 .lut_mask = 64'h555555550A5F1B1B;
defparam \Datapath|regfile1|m~172 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y21_N8
dffeas \Datapath|regB|out[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|regfile1|m~172_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|WideOr16~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regB|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regB|out[11] .is_wysiwyg = "true";
defparam \Datapath|regB|out[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y21_N9
cyclonev_lcell_comb \Datapath|val_B[10]~11 (
// Equation(s):
// \Datapath|val_B[10]~11_combout  = ( \Controller|WideOr19~1_combout  & ( \InstructionReg|out[3]~DUPLICATE_q  & ( \InstructionReg|out [4] ) ) ) # ( !\Controller|WideOr19~1_combout  & ( \InstructionReg|out[3]~DUPLICATE_q  & ( (!\InstructionReg|out [4] & 
// (\Datapath|regB|out[9]~DUPLICATE_q )) # (\InstructionReg|out [4] & ((\Datapath|regB|out [11]))) ) ) ) # ( \Controller|WideOr19~1_combout  & ( !\InstructionReg|out[3]~DUPLICATE_q  & ( \InstructionReg|out [4] ) ) ) # ( !\Controller|WideOr19~1_combout  & ( 
// !\InstructionReg|out[3]~DUPLICATE_q  & ( (!\InstructionReg|out [4] & (\Datapath|regB|out [10])) # (\InstructionReg|out [4] & ((\Datapath|regB|out [11]))) ) ) )

	.dataa(!\Datapath|regB|out[9]~DUPLICATE_q ),
	.datab(!\Datapath|regB|out [10]),
	.datac(!\Datapath|regB|out [11]),
	.datad(!\InstructionReg|out [4]),
	.datae(!\Controller|WideOr19~1_combout ),
	.dataf(!\InstructionReg|out[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|val_B[10]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|val_B[10]~11 .extended_lut = "off";
defparam \Datapath|val_B[10]~11 .lut_mask = 64'h330F00FF550F00FF;
defparam \Datapath|val_B[10]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y22_N57
cyclonev_lcell_comb \Datapath|ALU1|Mux5~0 (
// Equation(s):
// \Datapath|ALU1|Mux5~0_combout  = ( !\Datapath|val_B[10]~11_combout  & ( \Controller|WideOr18~0_combout  & ( \InstructionReg|out [11] ) ) ) # ( \Datapath|val_B[10]~11_combout  & ( !\Controller|WideOr18~0_combout  & ( (!\InstructionReg|out [11] & 
// \Datapath|regA|out [10]) ) ) ) # ( !\Datapath|val_B[10]~11_combout  & ( !\Controller|WideOr18~0_combout  & ( \InstructionReg|out [11] ) ) )

	.dataa(!\InstructionReg|out [11]),
	.datab(gnd),
	.datac(!\Datapath|regA|out [10]),
	.datad(gnd),
	.datae(!\Datapath|val_B[10]~11_combout ),
	.dataf(!\Controller|WideOr18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|ALU1|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|ALU1|Mux5~0 .extended_lut = "off";
defparam \Datapath|ALU1|Mux5~0 .lut_mask = 64'h55550A0A55550000;
defparam \Datapath|ALU1|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y22_N34
dffeas \Datapath|regC|out[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|ALU1|Add0~41_sumout ),
	.asdata(\Datapath|ALU1|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\InstructionReg|out [12]),
	.ena(\Controller|WideOr17~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regC|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regC|out[10] .is_wysiwyg = "true";
defparam \Datapath|regC|out[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y20_N24
cyclonev_lcell_comb \Datapath|Mux5~0 (
// Equation(s):
// \Datapath|Mux5~0_combout  = ( \Datapath|regC|out [10] & ( \Ram|m_rtl_0|auto_generated|ram_block1a10  & ( (!\Controller|WideOr12~0_combout  & ((!\Controller|state [4]) # ((!\Controller|WideOr13~0_combout )))) # (\Controller|WideOr12~0_combout  & 
// (((\Controller|state [4] & \Controller|WideOr13~0_combout )) # (\InstructionReg|out [7]))) ) ) ) # ( !\Datapath|regC|out [10] & ( \Ram|m_rtl_0|auto_generated|ram_block1a10  & ( (\Controller|WideOr12~0_combout  & (((\Controller|state [4] & 
// \Controller|WideOr13~0_combout )) # (\InstructionReg|out [7]))) ) ) ) # ( \Datapath|regC|out [10] & ( !\Ram|m_rtl_0|auto_generated|ram_block1a10  & ( (!\Controller|state [4] & ((!\Controller|WideOr12~0_combout ) # ((\InstructionReg|out [7])))) # 
// (\Controller|state [4] & (!\Controller|WideOr13~0_combout  & ((!\Controller|WideOr12~0_combout ) # (\InstructionReg|out [7])))) ) ) ) # ( !\Datapath|regC|out [10] & ( !\Ram|m_rtl_0|auto_generated|ram_block1a10  & ( (\Controller|WideOr12~0_combout  & 
// (\InstructionReg|out [7] & ((!\Controller|state [4]) # (!\Controller|WideOr13~0_combout )))) ) ) )

	.dataa(!\Controller|state [4]),
	.datab(!\Controller|WideOr12~0_combout ),
	.datac(!\InstructionReg|out [7]),
	.datad(!\Controller|WideOr13~0_combout ),
	.datae(!\Datapath|regC|out [10]),
	.dataf(!\Ram|m_rtl_0|auto_generated|ram_block1a10 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|Mux5~0 .extended_lut = "off";
defparam \Datapath|Mux5~0 .lut_mask = 64'h0302CF8A0313CF9B;
defparam \Datapath|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y20_N9
cyclonev_lcell_comb \Datapath|regfile1|m~90feeder (
// Equation(s):
// \Datapath|regfile1|m~90feeder_combout  = ( \Datapath|Mux5~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regfile1|m~90feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regfile1|m~90feeder .extended_lut = "off";
defparam \Datapath|regfile1|m~90feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath|regfile1|m~90feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y20_N10
dffeas \Datapath|regfile1|m~90 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regfile1|m~90feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regfile1|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regfile1|m~90_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regfile1|m~90 .is_wysiwyg = "true";
defparam \Datapath|regfile1|m~90 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y20_N30
cyclonev_lcell_comb \Datapath|regfile1|m~106feeder (
// Equation(s):
// \Datapath|regfile1|m~106feeder_combout  = ( \Datapath|Mux5~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regfile1|m~106feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regfile1|m~106feeder .extended_lut = "off";
defparam \Datapath|regfile1|m~106feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath|regfile1|m~106feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y20_N31
dffeas \Datapath|regfile1|m~106 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regfile1|m~106feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regfile1|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regfile1|m~106_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regfile1|m~106 .is_wysiwyg = "true";
defparam \Datapath|regfile1|m~106 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y20_N43
dffeas \Datapath|regfile1|m~58 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regfile1|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regfile1|m~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regfile1|m~58 .is_wysiwyg = "true";
defparam \Datapath|regfile1|m~58 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y20_N25
dffeas \Datapath|regfile1|m~42 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|Mux5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regfile1|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regfile1|m~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regfile1|m~42 .is_wysiwyg = "true";
defparam \Datapath|regfile1|m~42 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y20_N28
dffeas \Datapath|regfile1|m~26 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regfile1|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regfile1|m~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regfile1|m~26 .is_wysiwyg = "true";
defparam \Datapath|regfile1|m~26 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y20_N24
cyclonev_lcell_comb \Datapath|regfile1|m~10feeder (
// Equation(s):
// \Datapath|regfile1|m~10feeder_combout  = ( \Datapath|Mux5~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regfile1|m~10feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regfile1|m~10feeder .extended_lut = "off";
defparam \Datapath|regfile1|m~10feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath|regfile1|m~10feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y20_N26
dffeas \Datapath|regfile1|m~10 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regfile1|m~10feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regfile1|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regfile1|m~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regfile1|m~10 .is_wysiwyg = "true";
defparam \Datapath|regfile1|m~10 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y20_N42
cyclonev_lcell_comb \Datapath|regfile1|m~232 (
// Equation(s):
// \Datapath|regfile1|m~232_combout  = ( !\Idecoder|Mux1~0_combout  & ( ((!\Idecoder|Mux2~0_combout  & (\Datapath|regfile1|m~10_q  & ((!\Idecoder|Mux0~0_combout )))) # (\Idecoder|Mux2~0_combout  & (((\Idecoder|Mux0~0_combout ) # (\Datapath|regfile1|m~26_q 
// ))))) ) ) # ( \Idecoder|Mux1~0_combout  & ( (!\Idecoder|Mux2~0_combout  & (((\Datapath|regfile1|m~42_q  & ((!\Idecoder|Mux0~0_combout )))))) # (\Idecoder|Mux2~0_combout  & ((((\Idecoder|Mux0~0_combout ))) # (\Datapath|regfile1|m~58_q ))) ) )

	.dataa(!\Datapath|regfile1|m~58_q ),
	.datab(!\Idecoder|Mux2~0_combout ),
	.datac(!\Datapath|regfile1|m~42_q ),
	.datad(!\Datapath|regfile1|m~26_q ),
	.datae(!\Idecoder|Mux1~0_combout ),
	.dataf(!\Idecoder|Mux0~0_combout ),
	.datag(!\Datapath|regfile1|m~10_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regfile1|m~232_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regfile1|m~232 .extended_lut = "on";
defparam \Datapath|regfile1|m~232 .lut_mask = 64'h0C3F1D1D33333333;
defparam \Datapath|regfile1|m~232 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y20_N21
cyclonev_lcell_comb \Datapath|regfile1|m~122feeder (
// Equation(s):
// \Datapath|regfile1|m~122feeder_combout  = ( \Datapath|Mux5~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regfile1|m~122feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regfile1|m~122feeder .extended_lut = "off";
defparam \Datapath|regfile1|m~122feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath|regfile1|m~122feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y20_N22
dffeas \Datapath|regfile1|m~122 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regfile1|m~122feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regfile1|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regfile1|m~122_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regfile1|m~122 .is_wysiwyg = "true";
defparam \Datapath|regfile1|m~122 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y20_N42
cyclonev_lcell_comb \Datapath|regfile1|m~74feeder (
// Equation(s):
// \Datapath|regfile1|m~74feeder_combout  = ( \Datapath|Mux5~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regfile1|m~74feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regfile1|m~74feeder .extended_lut = "off";
defparam \Datapath|regfile1|m~74feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath|regfile1|m~74feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y20_N44
dffeas \Datapath|regfile1|m~74 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regfile1|m~74feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regfile1|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regfile1|m~74_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regfile1|m~74 .is_wysiwyg = "true";
defparam \Datapath|regfile1|m~74 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y20_N12
cyclonev_lcell_comb \Datapath|regfile1|m~168 (
// Equation(s):
// \Datapath|regfile1|m~168_combout  = ( !\Idecoder|Mux1~0_combout  & ( (!\Idecoder|Mux0~0_combout  & ((((\Datapath|regfile1|m~232_combout ))))) # (\Idecoder|Mux0~0_combout  & ((!\Datapath|regfile1|m~232_combout  & (((\Datapath|regfile1|m~74_q )))) # 
// (\Datapath|regfile1|m~232_combout  & (\Datapath|regfile1|m~90_q )))) ) ) # ( \Idecoder|Mux1~0_combout  & ( ((!\Idecoder|Mux0~0_combout  & (((\Datapath|regfile1|m~232_combout )))) # (\Idecoder|Mux0~0_combout  & ((!\Datapath|regfile1|m~232_combout  & 
// (\Datapath|regfile1|m~106_q )) # (\Datapath|regfile1|m~232_combout  & ((\Datapath|regfile1|m~122_q )))))) ) )

	.dataa(!\Datapath|regfile1|m~90_q ),
	.datab(!\Idecoder|Mux0~0_combout ),
	.datac(!\Datapath|regfile1|m~106_q ),
	.datad(!\Datapath|regfile1|m~232_combout ),
	.datae(!\Idecoder|Mux1~0_combout ),
	.dataf(!\Datapath|regfile1|m~122_q ),
	.datag(!\Datapath|regfile1|m~74_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regfile1|m~168_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regfile1|m~168 .extended_lut = "on";
defparam \Datapath|regfile1|m~168 .lut_mask = 64'h03DD03CC03DD03FF;
defparam \Datapath|regfile1|m~168 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y21_N41
dffeas \Datapath|regB|out[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|regfile1|m~168_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|WideOr16~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regB|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regB|out[10] .is_wysiwyg = "true";
defparam \Datapath|regB|out[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y21_N45
cyclonev_lcell_comb \Datapath|val_B[9]~10 (
// Equation(s):
// \Datapath|val_B[9]~10_combout  = ( \Controller|WideOr19~1_combout  & ( \Datapath|regB|out [10] & ( \InstructionReg|out [4] ) ) ) # ( !\Controller|WideOr19~1_combout  & ( \Datapath|regB|out [10] & ( ((!\InstructionReg|out[3]~DUPLICATE_q  & 
// ((\Datapath|regB|out[9]~DUPLICATE_q ))) # (\InstructionReg|out[3]~DUPLICATE_q  & (\Datapath|regB|out [8]))) # (\InstructionReg|out [4]) ) ) ) # ( \Controller|WideOr19~1_combout  & ( !\Datapath|regB|out [10] & ( \InstructionReg|out [4] ) ) ) # ( 
// !\Controller|WideOr19~1_combout  & ( !\Datapath|regB|out [10] & ( (!\InstructionReg|out [4] & ((!\InstructionReg|out[3]~DUPLICATE_q  & ((\Datapath|regB|out[9]~DUPLICATE_q ))) # (\InstructionReg|out[3]~DUPLICATE_q  & (\Datapath|regB|out [8])))) ) ) )

	.dataa(!\Datapath|regB|out [8]),
	.datab(!\InstructionReg|out[3]~DUPLICATE_q ),
	.datac(!\InstructionReg|out [4]),
	.datad(!\Datapath|regB|out[9]~DUPLICATE_q ),
	.datae(!\Controller|WideOr19~1_combout ),
	.dataf(!\Datapath|regB|out [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|val_B[9]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|val_B[9]~10 .extended_lut = "off";
defparam \Datapath|val_B[9]~10 .lut_mask = 64'h10D00F0F1FDF0F0F;
defparam \Datapath|val_B[9]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y22_N57
cyclonev_lcell_comb \Datapath|regC|out[9]~feeder (
// Equation(s):
// \Datapath|regC|out[9]~feeder_combout  = ( \Datapath|ALU1|Add0~37_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|ALU1|Add0~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regC|out[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regC|out[9]~feeder .extended_lut = "off";
defparam \Datapath|regC|out[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath|regC|out[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y22_N54
cyclonev_lcell_comb \Datapath|ALU1|Mux6~0 (
// Equation(s):
// \Datapath|ALU1|Mux6~0_combout  = ( \Datapath|val_B[9]~10_combout  & ( (\Datapath|regA|out [9] & (!\Controller|WideOr18~0_combout  & !\InstructionReg|out [11])) ) ) # ( !\Datapath|val_B[9]~10_combout  & ( \InstructionReg|out [11] ) )

	.dataa(!\Datapath|regA|out [9]),
	.datab(!\Controller|WideOr18~0_combout ),
	.datac(gnd),
	.datad(!\InstructionReg|out [11]),
	.datae(gnd),
	.dataf(!\Datapath|val_B[9]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|ALU1|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|ALU1|Mux6~0 .extended_lut = "off";
defparam \Datapath|ALU1|Mux6~0 .lut_mask = 64'h00FF00FF44004400;
defparam \Datapath|ALU1|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y22_N58
dffeas \Datapath|regC|out[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regC|out[9]~feeder_combout ),
	.asdata(\Datapath|ALU1|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\InstructionReg|out [12]),
	.ena(\Controller|WideOr17~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regC|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regC|out[9] .is_wysiwyg = "true";
defparam \Datapath|regC|out[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y19_N36
cyclonev_lcell_comb \Datapath|Mux6~0 (
// Equation(s):
// \Datapath|Mux6~0_combout  = ( \Datapath|regC|out [9] & ( \Ram|m_rtl_0|auto_generated|ram_block1a9  & ( (!\Controller|WideOr12~0_combout  & ((!\Controller|WideOr13~0_combout ) # ((!\Controller|state [4])))) # (\Controller|WideOr12~0_combout  & 
// (((\Controller|WideOr13~0_combout  & \Controller|state [4])) # (\InstructionReg|out [7]))) ) ) ) # ( !\Datapath|regC|out [9] & ( \Ram|m_rtl_0|auto_generated|ram_block1a9  & ( (\Controller|WideOr12~0_combout  & (((\Controller|WideOr13~0_combout  & 
// \Controller|state [4])) # (\InstructionReg|out [7]))) ) ) ) # ( \Datapath|regC|out [9] & ( !\Ram|m_rtl_0|auto_generated|ram_block1a9  & ( (!\Controller|WideOr13~0_combout  & ((!\Controller|WideOr12~0_combout ) # ((\InstructionReg|out [7])))) # 
// (\Controller|WideOr13~0_combout  & (!\Controller|state [4] & ((!\Controller|WideOr12~0_combout ) # (\InstructionReg|out [7])))) ) ) ) # ( !\Datapath|regC|out [9] & ( !\Ram|m_rtl_0|auto_generated|ram_block1a9  & ( (\Controller|WideOr12~0_combout  & 
// (\InstructionReg|out [7] & ((!\Controller|WideOr13~0_combout ) # (!\Controller|state [4])))) ) ) )

	.dataa(!\Controller|WideOr13~0_combout ),
	.datab(!\Controller|WideOr12~0_combout ),
	.datac(!\InstructionReg|out [7]),
	.datad(!\Controller|state [4]),
	.datae(!\Datapath|regC|out [9]),
	.dataf(!\Ram|m_rtl_0|auto_generated|ram_block1a9 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|Mux6~0 .extended_lut = "off";
defparam \Datapath|Mux6~0 .lut_mask = 64'h0302CF8A0313CF9B;
defparam \Datapath|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y19_N29
dffeas \Datapath|regfile1|m~89 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regfile1|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regfile1|m~89_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regfile1|m~89 .is_wysiwyg = "true";
defparam \Datapath|regfile1|m~89 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y20_N18
cyclonev_lcell_comb \Datapath|regfile1|m~121feeder (
// Equation(s):
// \Datapath|regfile1|m~121feeder_combout  = ( \Datapath|Mux6~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regfile1|m~121feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regfile1|m~121feeder .extended_lut = "off";
defparam \Datapath|regfile1|m~121feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath|regfile1|m~121feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y20_N19
dffeas \Datapath|regfile1|m~121 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regfile1|m~121feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regfile1|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regfile1|m~121_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regfile1|m~121 .is_wysiwyg = "true";
defparam \Datapath|regfile1|m~121 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y20_N39
cyclonev_lcell_comb \Datapath|regfile1|m~105feeder (
// Equation(s):
// \Datapath|regfile1|m~105feeder_combout  = ( \Datapath|Mux6~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regfile1|m~105feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regfile1|m~105feeder .extended_lut = "off";
defparam \Datapath|regfile1|m~105feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath|regfile1|m~105feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y20_N41
dffeas \Datapath|regfile1|m~105 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regfile1|m~105feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regfile1|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regfile1|m~105_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regfile1|m~105 .is_wysiwyg = "true";
defparam \Datapath|regfile1|m~105 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y19_N7
dffeas \Datapath|regfile1|m~25 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regfile1|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regfile1|m~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regfile1|m~25 .is_wysiwyg = "true";
defparam \Datapath|regfile1|m~25 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y22_N13
dffeas \Datapath|regfile1|m~57 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regfile1|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regfile1|m~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regfile1|m~57 .is_wysiwyg = "true";
defparam \Datapath|regfile1|m~57 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y19_N38
dffeas \Datapath|regfile1|m~41 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|Mux6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regfile1|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regfile1|m~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regfile1|m~41 .is_wysiwyg = "true";
defparam \Datapath|regfile1|m~41 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y19_N6
cyclonev_lcell_comb \Datapath|regfile1|m~9feeder (
// Equation(s):
// \Datapath|regfile1|m~9feeder_combout  = ( \Datapath|Mux6~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regfile1|m~9feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regfile1|m~9feeder .extended_lut = "off";
defparam \Datapath|regfile1|m~9feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath|regfile1|m~9feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y19_N7
dffeas \Datapath|regfile1|m~9 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regfile1|m~9feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regfile1|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regfile1|m~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regfile1|m~9 .is_wysiwyg = "true";
defparam \Datapath|regfile1|m~9 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y22_N12
cyclonev_lcell_comb \Datapath|regfile1|m~228 (
// Equation(s):
// \Datapath|regfile1|m~228_combout  = ( !\Idecoder|Mux1~0_combout  & ( ((!\Idecoder|Mux2~0_combout  & (((\Datapath|regfile1|m~9_q  & !\Idecoder|Mux0~0_combout )))) # (\Idecoder|Mux2~0_combout  & (((\Idecoder|Mux0~0_combout )) # (\Datapath|regfile1|m~25_q 
// )))) ) ) # ( \Idecoder|Mux1~0_combout  & ( ((!\Idecoder|Mux2~0_combout  & (((\Datapath|regfile1|m~41_q  & !\Idecoder|Mux0~0_combout )))) # (\Idecoder|Mux2~0_combout  & (((\Idecoder|Mux0~0_combout )) # (\Datapath|regfile1|m~57_q )))) ) )

	.dataa(!\Datapath|regfile1|m~25_q ),
	.datab(!\Datapath|regfile1|m~57_q ),
	.datac(!\Datapath|regfile1|m~41_q ),
	.datad(!\Idecoder|Mux2~0_combout ),
	.datae(!\Idecoder|Mux1~0_combout ),
	.dataf(!\Idecoder|Mux0~0_combout ),
	.datag(!\Datapath|regfile1|m~9_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regfile1|m~228_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regfile1|m~228 .extended_lut = "on";
defparam \Datapath|regfile1|m~228 .lut_mask = 64'h0F550F3300FF00FF;
defparam \Datapath|regfile1|m~228 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y20_N15
cyclonev_lcell_comb \Datapath|regfile1|m~73feeder (
// Equation(s):
// \Datapath|regfile1|m~73feeder_combout  = ( \Datapath|Mux6~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regfile1|m~73feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regfile1|m~73feeder .extended_lut = "off";
defparam \Datapath|regfile1|m~73feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath|regfile1|m~73feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y20_N17
dffeas \Datapath|regfile1|m~73 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regfile1|m~73feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regfile1|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regfile1|m~73_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regfile1|m~73 .is_wysiwyg = "true";
defparam \Datapath|regfile1|m~73 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y22_N18
cyclonev_lcell_comb \Datapath|regfile1|m~164 (
// Equation(s):
// \Datapath|regfile1|m~164_combout  = ( !\Idecoder|Mux1~0_combout  & ( ((!\Idecoder|Mux0~0_combout  & (((\Datapath|regfile1|m~228_combout )))) # (\Idecoder|Mux0~0_combout  & ((!\Datapath|regfile1|m~228_combout  & ((\Datapath|regfile1|m~73_q ))) # 
// (\Datapath|regfile1|m~228_combout  & (\Datapath|regfile1|m~89_q ))))) ) ) # ( \Idecoder|Mux1~0_combout  & ( ((!\Idecoder|Mux0~0_combout  & (((\Datapath|regfile1|m~228_combout )))) # (\Idecoder|Mux0~0_combout  & ((!\Datapath|regfile1|m~228_combout  & 
// ((\Datapath|regfile1|m~105_q ))) # (\Datapath|regfile1|m~228_combout  & (\Datapath|regfile1|m~121_q ))))) ) )

	.dataa(!\Datapath|regfile1|m~89_q ),
	.datab(!\Datapath|regfile1|m~121_q ),
	.datac(!\Datapath|regfile1|m~105_q ),
	.datad(!\Idecoder|Mux0~0_combout ),
	.datae(!\Idecoder|Mux1~0_combout ),
	.dataf(!\Datapath|regfile1|m~228_combout ),
	.datag(!\Datapath|regfile1|m~73_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regfile1|m~164_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regfile1|m~164 .extended_lut = "on";
defparam \Datapath|regfile1|m~164 .lut_mask = 64'h000F000FFF55FF33;
defparam \Datapath|regfile1|m~164 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y21_N56
dffeas \Datapath|regB|out[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|regfile1|m~164_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|WideOr16~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regB|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regB|out[9] .is_wysiwyg = "true";
defparam \Datapath|regB|out[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y21_N57
cyclonev_lcell_comb \Datapath|val_B[8]~9 (
// Equation(s):
// \Datapath|val_B[8]~9_combout  = ( \Datapath|regB|out [8] & ( \Controller|WideOr19~1_combout  & ( \InstructionReg|out [4] ) ) ) # ( !\Datapath|regB|out [8] & ( \Controller|WideOr19~1_combout  & ( \InstructionReg|out [4] ) ) ) # ( \Datapath|regB|out [8] & ( 
// !\Controller|WideOr19~1_combout  & ( (!\InstructionReg|out [4] & (((!\InstructionReg|out[3]~DUPLICATE_q ) # (\Datapath|regB|out [7])))) # (\InstructionReg|out [4] & (\Datapath|regB|out [9])) ) ) ) # ( !\Datapath|regB|out [8] & ( 
// !\Controller|WideOr19~1_combout  & ( (!\InstructionReg|out [4] & (((\Datapath|regB|out [7] & \InstructionReg|out[3]~DUPLICATE_q )))) # (\InstructionReg|out [4] & (\Datapath|regB|out [9])) ) ) )

	.dataa(!\Datapath|regB|out [9]),
	.datab(!\Datapath|regB|out [7]),
	.datac(!\InstructionReg|out[3]~DUPLICATE_q ),
	.datad(!\InstructionReg|out [4]),
	.datae(!\Datapath|regB|out [8]),
	.dataf(!\Controller|WideOr19~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|val_B[8]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|val_B[8]~9 .extended_lut = "off";
defparam \Datapath|val_B[8]~9 .lut_mask = 64'h0355F35500FF00FF;
defparam \Datapath|val_B[8]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y22_N27
cyclonev_lcell_comb \Datapath|regC|out[8]~feeder (
// Equation(s):
// \Datapath|regC|out[8]~feeder_combout  = ( \Datapath|ALU1|Add0~33_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|ALU1|Add0~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regC|out[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regC|out[8]~feeder .extended_lut = "off";
defparam \Datapath|regC|out[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath|regC|out[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y22_N24
cyclonev_lcell_comb \Datapath|ALU1|Mux7~0 (
// Equation(s):
// \Datapath|ALU1|Mux7~0_combout  = (!\InstructionReg|out [11] & (!\Controller|WideOr18~0_combout  & (\Datapath|regA|out [8] & \Datapath|val_B[8]~9_combout ))) # (\InstructionReg|out [11] & (((!\Datapath|val_B[8]~9_combout ))))

	.dataa(!\Controller|WideOr18~0_combout ),
	.datab(!\Datapath|regA|out [8]),
	.datac(!\InstructionReg|out [11]),
	.datad(!\Datapath|val_B[8]~9_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|ALU1|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|ALU1|Mux7~0 .extended_lut = "off";
defparam \Datapath|ALU1|Mux7~0 .lut_mask = 64'h0F200F200F200F20;
defparam \Datapath|ALU1|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y22_N28
dffeas \Datapath|regC|out[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regC|out[8]~feeder_combout ),
	.asdata(\Datapath|ALU1|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\InstructionReg|out [12]),
	.ena(\Controller|WideOr17~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regC|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regC|out[8] .is_wysiwyg = "true";
defparam \Datapath|regC|out[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y21_N3
cyclonev_lcell_comb \InstructionReg|out[1]~feeder (
// Equation(s):
// \InstructionReg|out[1]~feeder_combout  = ( \Ram|m_rtl_0|auto_generated|ram_block1a1  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|m_rtl_0|auto_generated|ram_block1a1 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionReg|out[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionReg|out[1]~feeder .extended_lut = "off";
defparam \InstructionReg|out[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \InstructionReg|out[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y21_N4
dffeas \InstructionReg|out[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\InstructionReg|out[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|Equal27~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstructionReg|out[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \InstructionReg|out[1]~DUPLICATE .is_wysiwyg = "true";
defparam \InstructionReg|out[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y19_N0
cyclonev_lcell_comb \Datapath|Mux14~0 (
// Equation(s):
// \Datapath|Mux14~0_combout  = ( \Controller|WideOr13~1_combout  & ( \Ram|m_rtl_0|auto_generated|ram_block1a1  & ( (\Controller|WideOr12~0_combout ) # (\ProgramCounter|out [1]) ) ) ) # ( !\Controller|WideOr13~1_combout  & ( 
// \Ram|m_rtl_0|auto_generated|ram_block1a1  & ( (!\Controller|WideOr12~0_combout  & (\Datapath|regC|out [1])) # (\Controller|WideOr12~0_combout  & ((\InstructionReg|out[1]~DUPLICATE_q ))) ) ) ) # ( \Controller|WideOr13~1_combout  & ( 
// !\Ram|m_rtl_0|auto_generated|ram_block1a1  & ( (\ProgramCounter|out [1] & !\Controller|WideOr12~0_combout ) ) ) ) # ( !\Controller|WideOr13~1_combout  & ( !\Ram|m_rtl_0|auto_generated|ram_block1a1  & ( (!\Controller|WideOr12~0_combout  & 
// (\Datapath|regC|out [1])) # (\Controller|WideOr12~0_combout  & ((\InstructionReg|out[1]~DUPLICATE_q ))) ) ) )

	.dataa(!\ProgramCounter|out [1]),
	.datab(!\Datapath|regC|out [1]),
	.datac(!\InstructionReg|out[1]~DUPLICATE_q ),
	.datad(!\Controller|WideOr12~0_combout ),
	.datae(!\Controller|WideOr13~1_combout ),
	.dataf(!\Ram|m_rtl_0|auto_generated|ram_block1a1 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|Mux14~0 .extended_lut = "off";
defparam \Datapath|Mux14~0 .lut_mask = 64'h330F5500330F55FF;
defparam \Datapath|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y21_N51
cyclonev_lcell_comb \Datapath|regfile1|m~81feeder (
// Equation(s):
// \Datapath|regfile1|m~81feeder_combout  = ( \Datapath|Mux14~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regfile1|m~81feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regfile1|m~81feeder .extended_lut = "off";
defparam \Datapath|regfile1|m~81feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath|regfile1|m~81feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y21_N52
dffeas \Datapath|regfile1|m~81 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regfile1|m~81feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regfile1|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regfile1|m~81_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regfile1|m~81 .is_wysiwyg = "true";
defparam \Datapath|regfile1|m~81 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y20_N40
dffeas \Datapath|regfile1|m~97 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regfile1|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regfile1|m~97_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regfile1|m~97 .is_wysiwyg = "true";
defparam \Datapath|regfile1|m~97 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y20_N21
cyclonev_lcell_comb \Datapath|regfile1|m~113feeder (
// Equation(s):
// \Datapath|regfile1|m~113feeder_combout  = ( \Datapath|Mux14~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regfile1|m~113feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regfile1|m~113feeder .extended_lut = "off";
defparam \Datapath|regfile1|m~113feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath|regfile1|m~113feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y20_N22
dffeas \Datapath|regfile1|m~113 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regfile1|m~113feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regfile1|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regfile1|m~113_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regfile1|m~113 .is_wysiwyg = "true";
defparam \Datapath|regfile1|m~113 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y21_N26
dffeas \Datapath|regfile1|m~49 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regfile1|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regfile1|m~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regfile1|m~49 .is_wysiwyg = "true";
defparam \Datapath|regfile1|m~49 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y19_N20
dffeas \Datapath|regfile1|m~33 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regfile1|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regfile1|m~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regfile1|m~33 .is_wysiwyg = "true";
defparam \Datapath|regfile1|m~33 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y19_N55
dffeas \Datapath|regfile1|m~17 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regfile1|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regfile1|m~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regfile1|m~17 .is_wysiwyg = "true";
defparam \Datapath|regfile1|m~17 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y20_N52
dffeas \Datapath|regfile1|m~1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regfile1|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regfile1|m~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regfile1|m~1 .is_wysiwyg = "true";
defparam \Datapath|regfile1|m~1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y21_N24
cyclonev_lcell_comb \Datapath|regfile1|m~196 (
// Equation(s):
// \Datapath|regfile1|m~196_combout  = ( !\Idecoder|Mux1~0_combout  & ( ((!\Idecoder|Mux2~0_combout  & (\Datapath|regfile1|m~1_q  & ((!\Idecoder|Mux0~0_combout )))) # (\Idecoder|Mux2~0_combout  & (((\Idecoder|Mux0~0_combout ) # (\Datapath|regfile1|m~17_q 
// ))))) ) ) # ( \Idecoder|Mux1~0_combout  & ( (!\Idecoder|Mux2~0_combout  & (((\Datapath|regfile1|m~33_q  & ((!\Idecoder|Mux0~0_combout )))))) # (\Idecoder|Mux2~0_combout  & ((((\Idecoder|Mux0~0_combout ))) # (\Datapath|regfile1|m~49_q ))) ) )

	.dataa(!\Datapath|regfile1|m~49_q ),
	.datab(!\Idecoder|Mux2~0_combout ),
	.datac(!\Datapath|regfile1|m~33_q ),
	.datad(!\Datapath|regfile1|m~17_q ),
	.datae(!\Idecoder|Mux1~0_combout ),
	.dataf(!\Idecoder|Mux0~0_combout ),
	.datag(!\Datapath|regfile1|m~1_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regfile1|m~196_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regfile1|m~196 .extended_lut = "on";
defparam \Datapath|regfile1|m~196 .lut_mask = 64'h0C3F1D1D33333333;
defparam \Datapath|regfile1|m~196 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y20_N40
dffeas \Datapath|regfile1|m~65 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regfile1|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regfile1|m~65_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regfile1|m~65 .is_wysiwyg = "true";
defparam \Datapath|regfile1|m~65 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y21_N18
cyclonev_lcell_comb \Datapath|regfile1|m~132 (
// Equation(s):
// \Datapath|regfile1|m~132_combout  = ( !\Idecoder|Mux1~0_combout  & ( (!\Idecoder|Mux0~0_combout  & ((((\Datapath|regfile1|m~196_combout ))))) # (\Idecoder|Mux0~0_combout  & (((!\Datapath|regfile1|m~196_combout  & ((\Datapath|regfile1|m~65_q ))) # 
// (\Datapath|regfile1|m~196_combout  & (\Datapath|regfile1|m~81_q ))))) ) ) # ( \Idecoder|Mux1~0_combout  & ( ((!\Idecoder|Mux0~0_combout  & (((\Datapath|regfile1|m~196_combout )))) # (\Idecoder|Mux0~0_combout  & ((!\Datapath|regfile1|m~196_combout  & 
// (\Datapath|regfile1|m~97_q )) # (\Datapath|regfile1|m~196_combout  & ((\Datapath|regfile1|m~113_q )))))) ) )

	.dataa(!\Datapath|regfile1|m~81_q ),
	.datab(!\Idecoder|Mux0~0_combout ),
	.datac(!\Datapath|regfile1|m~97_q ),
	.datad(!\Datapath|regfile1|m~113_q ),
	.datae(!\Idecoder|Mux1~0_combout ),
	.dataf(!\Datapath|regfile1|m~196_combout ),
	.datag(!\Datapath|regfile1|m~65_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regfile1|m~132_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regfile1|m~132 .extended_lut = "on";
defparam \Datapath|regfile1|m~132 .lut_mask = 64'h03030303DDDDCCFF;
defparam \Datapath|regfile1|m~132 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y21_N20
dffeas \Datapath|regA|out[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regfile1|m~132_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|WideOr15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regA|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regA|out[1] .is_wysiwyg = "true";
defparam \Datapath|regA|out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y22_N51
cyclonev_lcell_comb \Datapath|regC|out[1]~feeder (
// Equation(s):
// \Datapath|regC|out[1]~feeder_combout  = \Datapath|ALU1|Add0~5_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Datapath|ALU1|Add0~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regC|out[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regC|out[1]~feeder .extended_lut = "off";
defparam \Datapath|regC|out[1]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \Datapath|regC|out[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y22_N48
cyclonev_lcell_comb \Datapath|ALU1|Mux14~0 (
// Equation(s):
// \Datapath|ALU1|Mux14~0_combout  = (!\InstructionReg|out [11] & (\Datapath|regA|out [1] & (!\Controller|WideOr18~0_combout  & \Datapath|val_B[1]~2_combout ))) # (\InstructionReg|out [11] & (((!\Datapath|val_B[1]~2_combout ))))

	.dataa(!\InstructionReg|out [11]),
	.datab(!\Datapath|regA|out [1]),
	.datac(!\Controller|WideOr18~0_combout ),
	.datad(!\Datapath|val_B[1]~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|ALU1|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|ALU1|Mux14~0 .extended_lut = "off";
defparam \Datapath|ALU1|Mux14~0 .lut_mask = 64'h5520552055205520;
defparam \Datapath|ALU1|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y22_N52
dffeas \Datapath|regC|out[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regC|out[1]~feeder_combout ),
	.asdata(\Datapath|ALU1|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\InstructionReg|out [12]),
	.ena(\Controller|WideOr17~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regC|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regC|out[1] .is_wysiwyg = "true";
defparam \Datapath|regC|out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y21_N53
dffeas \InstructionReg|out[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Ram|m_rtl_0|auto_generated|ram_block1a7 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|Equal27~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstructionReg|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \InstructionReg|out[7] .is_wysiwyg = "true";
defparam \InstructionReg|out[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y19_N51
cyclonev_lcell_comb \Datapath|Mux7~0 (
// Equation(s):
// \Datapath|Mux7~0_combout  = ( \Datapath|regC|out [8] & ( \Ram|m_rtl_0|auto_generated|ram_block1a8  & ( (!\Controller|WideOr12~0_combout  & (((!\Controller|WideOr13~0_combout ) # (!\Controller|state [4])))) # (\Controller|WideOr12~0_combout  & 
// (((\Controller|WideOr13~0_combout  & \Controller|state [4])) # (\InstructionReg|out [7]))) ) ) ) # ( !\Datapath|regC|out [8] & ( \Ram|m_rtl_0|auto_generated|ram_block1a8  & ( (\Controller|WideOr12~0_combout  & (((\Controller|WideOr13~0_combout  & 
// \Controller|state [4])) # (\InstructionReg|out [7]))) ) ) ) # ( \Datapath|regC|out [8] & ( !\Ram|m_rtl_0|auto_generated|ram_block1a8  & ( (!\InstructionReg|out [7] & (!\Controller|WideOr12~0_combout  & ((!\Controller|WideOr13~0_combout ) # 
// (!\Controller|state [4])))) # (\InstructionReg|out [7] & (((!\Controller|WideOr13~0_combout ) # (!\Controller|state [4])))) ) ) ) # ( !\Datapath|regC|out [8] & ( !\Ram|m_rtl_0|auto_generated|ram_block1a8  & ( (\InstructionReg|out [7] & 
// (\Controller|WideOr12~0_combout  & ((!\Controller|WideOr13~0_combout ) # (!\Controller|state [4])))) ) ) )

	.dataa(!\InstructionReg|out [7]),
	.datab(!\Controller|WideOr12~0_combout ),
	.datac(!\Controller|WideOr13~0_combout ),
	.datad(!\Controller|state [4]),
	.datae(!\Datapath|regC|out [8]),
	.dataf(!\Ram|m_rtl_0|auto_generated|ram_block1a8 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|Mux7~0 .extended_lut = "off";
defparam \Datapath|Mux7~0 .lut_mask = 64'h1110DDD01113DDD3;
defparam \Datapath|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y21_N21
cyclonev_lcell_comb \Datapath|regfile1|m~88feeder (
// Equation(s):
// \Datapath|regfile1|m~88feeder_combout  = ( \Datapath|Mux7~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regfile1|m~88feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regfile1|m~88feeder .extended_lut = "off";
defparam \Datapath|regfile1|m~88feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath|regfile1|m~88feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y21_N23
dffeas \Datapath|regfile1|m~88 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regfile1|m~88feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regfile1|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regfile1|m~88_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regfile1|m~88 .is_wysiwyg = "true";
defparam \Datapath|regfile1|m~88 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y19_N6
cyclonev_lcell_comb \Datapath|regfile1|m~24feeder (
// Equation(s):
// \Datapath|regfile1|m~24feeder_combout  = ( \Datapath|Mux7~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regfile1|m~24feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regfile1|m~24feeder .extended_lut = "off";
defparam \Datapath|regfile1|m~24feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath|regfile1|m~24feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y19_N8
dffeas \Datapath|regfile1|m~24 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regfile1|m~24feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regfile1|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regfile1|m~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regfile1|m~24 .is_wysiwyg = "true";
defparam \Datapath|regfile1|m~24 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y19_N53
dffeas \Datapath|regfile1|m~40 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|Mux7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regfile1|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regfile1|m~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regfile1|m~40 .is_wysiwyg = "true";
defparam \Datapath|regfile1|m~40 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y21_N32
dffeas \Datapath|regfile1|m~56 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regfile1|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regfile1|m~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regfile1|m~56 .is_wysiwyg = "true";
defparam \Datapath|regfile1|m~56 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y20_N19
dffeas \Datapath|regfile1|m~8 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regfile1|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regfile1|m~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regfile1|m~8 .is_wysiwyg = "true";
defparam \Datapath|regfile1|m~8 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y21_N30
cyclonev_lcell_comb \Datapath|regfile1|m~224 (
// Equation(s):
// \Datapath|regfile1|m~224_combout  = ( !\Idecoder|Mux1~0_combout  & ( (!\Idecoder|Mux0~0_combout  & ((!\Idecoder|Mux2~0_combout  & (((\Datapath|regfile1|m~8_q )))) # (\Idecoder|Mux2~0_combout  & (\Datapath|regfile1|m~24_q )))) # (\Idecoder|Mux0~0_combout  
// & ((((\Idecoder|Mux2~0_combout ))))) ) ) # ( \Idecoder|Mux1~0_combout  & ( (!\Idecoder|Mux0~0_combout  & (((!\Idecoder|Mux2~0_combout  & (\Datapath|regfile1|m~40_q )) # (\Idecoder|Mux2~0_combout  & ((\Datapath|regfile1|m~56_q )))))) # 
// (\Idecoder|Mux0~0_combout  & ((((\Idecoder|Mux2~0_combout ))))) ) )

	.dataa(!\Idecoder|Mux0~0_combout ),
	.datab(!\Datapath|regfile1|m~24_q ),
	.datac(!\Datapath|regfile1|m~40_q ),
	.datad(!\Idecoder|Mux2~0_combout ),
	.datae(!\Idecoder|Mux1~0_combout ),
	.dataf(!\Datapath|regfile1|m~56_q ),
	.datag(!\Datapath|regfile1|m~8_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regfile1|m~224_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regfile1|m~224 .extended_lut = "on";
defparam \Datapath|regfile1|m~224 .lut_mask = 64'h0A770A550A770AFF;
defparam \Datapath|regfile1|m~224 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y20_N48
cyclonev_lcell_comb \Datapath|regfile1|m~104feeder (
// Equation(s):
// \Datapath|regfile1|m~104feeder_combout  = ( \Datapath|Mux7~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regfile1|m~104feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regfile1|m~104feeder .extended_lut = "off";
defparam \Datapath|regfile1|m~104feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath|regfile1|m~104feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y20_N49
dffeas \Datapath|regfile1|m~104 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regfile1|m~104feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regfile1|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regfile1|m~104_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regfile1|m~104 .is_wysiwyg = "true";
defparam \Datapath|regfile1|m~104 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y20_N33
cyclonev_lcell_comb \Datapath|regfile1|m~120feeder (
// Equation(s):
// \Datapath|regfile1|m~120feeder_combout  = ( \Datapath|Mux7~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regfile1|m~120feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regfile1|m~120feeder .extended_lut = "off";
defparam \Datapath|regfile1|m~120feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath|regfile1|m~120feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y20_N34
dffeas \Datapath|regfile1|m~120 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regfile1|m~120feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regfile1|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regfile1|m~120_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regfile1|m~120 .is_wysiwyg = "true";
defparam \Datapath|regfile1|m~120 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y19_N31
dffeas \Datapath|regfile1|m~72 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regfile1|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regfile1|m~72_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regfile1|m~72 .is_wysiwyg = "true";
defparam \Datapath|regfile1|m~72 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y21_N36
cyclonev_lcell_comb \Datapath|regfile1|m~160 (
// Equation(s):
// \Datapath|regfile1|m~160_combout  = ( !\Idecoder|Mux1~0_combout  & ( (!\Datapath|regfile1|m~224_combout  & (((\Datapath|regfile1|m~72_q  & ((\Idecoder|Mux0~0_combout )))))) # (\Datapath|regfile1|m~224_combout  & ((((!\Idecoder|Mux0~0_combout ))) # 
// (\Datapath|regfile1|m~88_q ))) ) ) # ( \Idecoder|Mux1~0_combout  & ( ((!\Datapath|regfile1|m~224_combout  & (\Datapath|regfile1|m~104_q  & ((\Idecoder|Mux0~0_combout )))) # (\Datapath|regfile1|m~224_combout  & (((!\Idecoder|Mux0~0_combout ) # 
// (\Datapath|regfile1|m~120_q ))))) ) )

	.dataa(!\Datapath|regfile1|m~88_q ),
	.datab(!\Datapath|regfile1|m~224_combout ),
	.datac(!\Datapath|regfile1|m~104_q ),
	.datad(!\Datapath|regfile1|m~120_q ),
	.datae(!\Idecoder|Mux1~0_combout ),
	.dataf(!\Idecoder|Mux0~0_combout ),
	.datag(!\Datapath|regfile1|m~72_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regfile1|m~160_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regfile1|m~160 .extended_lut = "on";
defparam \Datapath|regfile1|m~160 .lut_mask = 64'h333333331D1D0C3F;
defparam \Datapath|regfile1|m~160 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y21_N50
dffeas \Datapath|regB|out[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|regfile1|m~160_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|WideOr16~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regB|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regB|out[8] .is_wysiwyg = "true";
defparam \Datapath|regB|out[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y21_N51
cyclonev_lcell_comb \Datapath|val_B[7]~8 (
// Equation(s):
// \Datapath|val_B[7]~8_combout  = ( \Controller|WideOr19~1_combout  & ( \Datapath|regB|out [6] & ( \InstructionReg|out [4] ) ) ) # ( !\Controller|WideOr19~1_combout  & ( \Datapath|regB|out [6] & ( (!\InstructionReg|out [4] & (((\Datapath|regB|out [7]) # 
// (\InstructionReg|out[3]~DUPLICATE_q )))) # (\InstructionReg|out [4] & (\Datapath|regB|out [8])) ) ) ) # ( \Controller|WideOr19~1_combout  & ( !\Datapath|regB|out [6] & ( \InstructionReg|out [4] ) ) ) # ( !\Controller|WideOr19~1_combout  & ( 
// !\Datapath|regB|out [6] & ( (!\InstructionReg|out [4] & (((!\InstructionReg|out[3]~DUPLICATE_q  & \Datapath|regB|out [7])))) # (\InstructionReg|out [4] & (\Datapath|regB|out [8])) ) ) )

	.dataa(!\Datapath|regB|out [8]),
	.datab(!\InstructionReg|out[3]~DUPLICATE_q ),
	.datac(!\Datapath|regB|out [7]),
	.datad(!\InstructionReg|out [4]),
	.datae(!\Controller|WideOr19~1_combout ),
	.dataf(!\Datapath|regB|out [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|val_B[7]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|val_B[7]~8 .extended_lut = "off";
defparam \Datapath|val_B[7]~8 .lut_mask = 64'h0C5500FF3F5500FF;
defparam \Datapath|val_B[7]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y22_N39
cyclonev_lcell_comb \Datapath|regC|out[7]~feeder (
// Equation(s):
// \Datapath|regC|out[7]~feeder_combout  = ( \Datapath|ALU1|Add0~29_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|ALU1|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regC|out[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regC|out[7]~feeder .extended_lut = "off";
defparam \Datapath|regC|out[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath|regC|out[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y22_N36
cyclonev_lcell_comb \Datapath|ALU1|Mux8~0 (
// Equation(s):
// \Datapath|ALU1|Mux8~0_combout  = ( \Datapath|val_B[7]~8_combout  & ( (!\Controller|WideOr18~0_combout  & (\Datapath|regA|out [7] & !\InstructionReg|out [11])) ) ) # ( !\Datapath|val_B[7]~8_combout  & ( \InstructionReg|out [11] ) )

	.dataa(gnd),
	.datab(!\Controller|WideOr18~0_combout ),
	.datac(!\Datapath|regA|out [7]),
	.datad(!\InstructionReg|out [11]),
	.datae(gnd),
	.dataf(!\Datapath|val_B[7]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|ALU1|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|ALU1|Mux8~0 .extended_lut = "off";
defparam \Datapath|ALU1|Mux8~0 .lut_mask = 64'h00FF00FF0C000C00;
defparam \Datapath|ALU1|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y22_N40
dffeas \Datapath|regC|out[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regC|out[7]~feeder_combout ),
	.asdata(\Datapath|ALU1|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\InstructionReg|out [12]),
	.ena(\Controller|WideOr17~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regC|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regC|out[7] .is_wysiwyg = "true";
defparam \Datapath|regC|out[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y19_N30
cyclonev_lcell_comb \Controller|Equal27~3 (
// Equation(s):
// \Controller|Equal27~3_combout  = ( !\Controller|state [3] & ( \Controller|state [2] & ( (!\Controller|state [0] & (\Controller|state [4] & !\Controller|state [1])) ) ) )

	.dataa(!\Controller|state [0]),
	.datab(!\Controller|state [4]),
	.datac(!\Controller|state [1]),
	.datad(gnd),
	.datae(!\Controller|state [3]),
	.dataf(!\Controller|state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|Equal27~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|Equal27~3 .extended_lut = "off";
defparam \Controller|Equal27~3 .lut_mask = 64'h0000000020200000;
defparam \Controller|Equal27~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y19_N35
dffeas \DataAddressRegister|out[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|regC|out [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|Equal27~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataAddressRegister|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DataAddressRegister|out[7] .is_wysiwyg = "true";
defparam \DataAddressRegister|out[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y19_N33
cyclonev_lcell_comb \ram_addr[7]~7 (
// Equation(s):
// \ram_addr[7]~7_combout  = ( \Controller|WideOr20~0_combout  & ( \ProgramCounter|out [7] ) ) # ( !\Controller|WideOr20~0_combout  & ( (!\Controller|state [4] & (\ProgramCounter|out [7])) # (\Controller|state [4] & ((\DataAddressRegister|out [7]))) ) )

	.dataa(!\ProgramCounter|out [7]),
	.datab(!\Controller|state [4]),
	.datac(gnd),
	.datad(!\DataAddressRegister|out [7]),
	.datae(gnd),
	.dataf(!\Controller|WideOr20~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_addr[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_addr[7]~7 .extended_lut = "off";
defparam \ram_addr[7]~7 .lut_mask = 64'h4477447755555555;
defparam \ram_addr[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y21_N48
cyclonev_lcell_comb \InstructionReg|out[6]~feeder (
// Equation(s):
// \InstructionReg|out[6]~feeder_combout  = ( \Ram|m_rtl_0|auto_generated|ram_block1a6  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|m_rtl_0|auto_generated|ram_block1a6 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionReg|out[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionReg|out[6]~feeder .extended_lut = "off";
defparam \InstructionReg|out[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \InstructionReg|out[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y21_N49
dffeas \InstructionReg|out[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\InstructionReg|out[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|Equal27~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstructionReg|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \InstructionReg|out[6] .is_wysiwyg = "true";
defparam \InstructionReg|out[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y19_N39
cyclonev_lcell_comb \Datapath|Mux9~0 (
// Equation(s):
// \Datapath|Mux9~0_combout  = ( \Ram|m_rtl_0|auto_generated|ram_block1a6  & ( \ProgramCounter|out [6] & ( ((!\Controller|WideOr12~0_combout  & (\Datapath|regC|out [6])) # (\Controller|WideOr12~0_combout  & ((\InstructionReg|out [6])))) # 
// (\Controller|WideOr13~1_combout ) ) ) ) # ( !\Ram|m_rtl_0|auto_generated|ram_block1a6  & ( \ProgramCounter|out [6] & ( (!\Controller|WideOr12~0_combout  & (((\Controller|WideOr13~1_combout )) # (\Datapath|regC|out [6]))) # (\Controller|WideOr12~0_combout  
// & (((!\Controller|WideOr13~1_combout  & \InstructionReg|out [6])))) ) ) ) # ( \Ram|m_rtl_0|auto_generated|ram_block1a6  & ( !\ProgramCounter|out [6] & ( (!\Controller|WideOr12~0_combout  & (\Datapath|regC|out [6] & (!\Controller|WideOr13~1_combout ))) # 
// (\Controller|WideOr12~0_combout  & (((\InstructionReg|out [6]) # (\Controller|WideOr13~1_combout )))) ) ) ) # ( !\Ram|m_rtl_0|auto_generated|ram_block1a6  & ( !\ProgramCounter|out [6] & ( (!\Controller|WideOr13~1_combout  & 
// ((!\Controller|WideOr12~0_combout  & (\Datapath|regC|out [6])) # (\Controller|WideOr12~0_combout  & ((\InstructionReg|out [6]))))) ) ) )

	.dataa(!\Controller|WideOr12~0_combout ),
	.datab(!\Datapath|regC|out [6]),
	.datac(!\Controller|WideOr13~1_combout ),
	.datad(!\InstructionReg|out [6]),
	.datae(!\Ram|m_rtl_0|auto_generated|ram_block1a6 ),
	.dataf(!\ProgramCounter|out [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|Mux9~0 .extended_lut = "off";
defparam \Datapath|Mux9~0 .lut_mask = 64'h207025752A7A2F7F;
defparam \Datapath|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y21_N16
dffeas \Datapath|regfile1|m~86 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regfile1|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regfile1|m~86_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regfile1|m~86 .is_wysiwyg = "true";
defparam \Datapath|regfile1|m~86 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y20_N2
dffeas \Datapath|regfile1|m~118 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regfile1|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regfile1|m~118_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regfile1|m~118 .is_wysiwyg = "true";
defparam \Datapath|regfile1|m~118 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y20_N58
dffeas \Datapath|regfile1|m~102 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regfile1|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regfile1|m~102_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regfile1|m~102 .is_wysiwyg = "true";
defparam \Datapath|regfile1|m~102 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y20_N25
dffeas \Datapath|regfile1|m~22 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regfile1|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regfile1|m~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regfile1|m~22 .is_wysiwyg = "true";
defparam \Datapath|regfile1|m~22 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y19_N41
dffeas \Datapath|regfile1|m~38 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|Mux9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regfile1|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regfile1|m~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regfile1|m~38 .is_wysiwyg = "true";
defparam \Datapath|regfile1|m~38 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y21_N8
dffeas \Datapath|regfile1|m~54 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regfile1|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regfile1|m~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regfile1|m~54 .is_wysiwyg = "true";
defparam \Datapath|regfile1|m~54 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y20_N40
dffeas \Datapath|regfile1|m~6 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regfile1|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regfile1|m~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regfile1|m~6 .is_wysiwyg = "true";
defparam \Datapath|regfile1|m~6 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y21_N6
cyclonev_lcell_comb \Datapath|regfile1|m~216 (
// Equation(s):
// \Datapath|regfile1|m~216_combout  = ( !\Idecoder|Mux1~0_combout  & ( (!\Idecoder|Mux2~0_combout  & (((\Datapath|regfile1|m~6_q  & ((!\Idecoder|Mux0~0_combout )))))) # (\Idecoder|Mux2~0_combout  & ((((\Idecoder|Mux0~0_combout ))) # 
// (\Datapath|regfile1|m~22_q ))) ) ) # ( \Idecoder|Mux1~0_combout  & ( ((!\Idecoder|Mux2~0_combout  & (\Datapath|regfile1|m~38_q  & ((!\Idecoder|Mux0~0_combout )))) # (\Idecoder|Mux2~0_combout  & (((\Idecoder|Mux0~0_combout ) # (\Datapath|regfile1|m~54_q 
// ))))) ) )

	.dataa(!\Datapath|regfile1|m~22_q ),
	.datab(!\Idecoder|Mux2~0_combout ),
	.datac(!\Datapath|regfile1|m~38_q ),
	.datad(!\Datapath|regfile1|m~54_q ),
	.datae(!\Idecoder|Mux1~0_combout ),
	.dataf(!\Idecoder|Mux0~0_combout ),
	.datag(!\Datapath|regfile1|m~6_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regfile1|m~216_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regfile1|m~216 .extended_lut = "on";
defparam \Datapath|regfile1|m~216 .lut_mask = 64'h1D1D0C3F33333333;
defparam \Datapath|regfile1|m~216 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y20_N12
cyclonev_lcell_comb \Datapath|regfile1|m~70feeder (
// Equation(s):
// \Datapath|regfile1|m~70feeder_combout  = ( \Datapath|Mux9~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regfile1|m~70feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regfile1|m~70feeder .extended_lut = "off";
defparam \Datapath|regfile1|m~70feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath|regfile1|m~70feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y20_N13
dffeas \Datapath|regfile1|m~70 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regfile1|m~70feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regfile1|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regfile1|m~70_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regfile1|m~70 .is_wysiwyg = "true";
defparam \Datapath|regfile1|m~70 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y21_N24
cyclonev_lcell_comb \Datapath|regfile1|m~152 (
// Equation(s):
// \Datapath|regfile1|m~152_combout  = ( !\Idecoder|Mux1~0_combout  & ( ((!\Idecoder|Mux0~0_combout  & (((\Datapath|regfile1|m~216_combout )))) # (\Idecoder|Mux0~0_combout  & ((!\Datapath|regfile1|m~216_combout  & ((\Datapath|regfile1|m~70_q ))) # 
// (\Datapath|regfile1|m~216_combout  & (\Datapath|regfile1|m~86_q ))))) ) ) # ( \Idecoder|Mux1~0_combout  & ( ((!\Idecoder|Mux0~0_combout  & (((\Datapath|regfile1|m~216_combout )))) # (\Idecoder|Mux0~0_combout  & ((!\Datapath|regfile1|m~216_combout  & 
// ((\Datapath|regfile1|m~102_q ))) # (\Datapath|regfile1|m~216_combout  & (\Datapath|regfile1|m~118_q ))))) ) )

	.dataa(!\Datapath|regfile1|m~86_q ),
	.datab(!\Datapath|regfile1|m~118_q ),
	.datac(!\Datapath|regfile1|m~102_q ),
	.datad(!\Idecoder|Mux0~0_combout ),
	.datae(!\Idecoder|Mux1~0_combout ),
	.dataf(!\Datapath|regfile1|m~216_combout ),
	.datag(!\Datapath|regfile1|m~70_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regfile1|m~152_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regfile1|m~152 .extended_lut = "on";
defparam \Datapath|regfile1|m~152 .lut_mask = 64'h000F000FFF55FF33;
defparam \Datapath|regfile1|m~152 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y22_N59
dffeas \Datapath|regA|out[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|regfile1|m~152_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|WideOr15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regA|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regA|out[6] .is_wysiwyg = "true";
defparam \Datapath|regA|out[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y22_N21
cyclonev_lcell_comb \Datapath|regC|out[6]~feeder (
// Equation(s):
// \Datapath|regC|out[6]~feeder_combout  = ( \Datapath|ALU1|Add0~25_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|ALU1|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regC|out[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regC|out[6]~feeder .extended_lut = "off";
defparam \Datapath|regC|out[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath|regC|out[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y22_N18
cyclonev_lcell_comb \Datapath|ALU1|Mux9~0 (
// Equation(s):
// \Datapath|ALU1|Mux9~0_combout  = (!\Datapath|val_B[6]~7_combout  & (((\InstructionReg|out [11])))) # (\Datapath|val_B[6]~7_combout  & (!\Controller|WideOr18~0_combout  & (!\InstructionReg|out [11] & \Datapath|regA|out [6])))

	.dataa(!\Controller|WideOr18~0_combout ),
	.datab(!\Datapath|val_B[6]~7_combout ),
	.datac(!\InstructionReg|out [11]),
	.datad(!\Datapath|regA|out [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|ALU1|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|ALU1|Mux9~0 .extended_lut = "off";
defparam \Datapath|ALU1|Mux9~0 .lut_mask = 64'h0C2C0C2C0C2C0C2C;
defparam \Datapath|ALU1|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y22_N22
dffeas \Datapath|regC|out[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regC|out[6]~feeder_combout ),
	.asdata(\Datapath|ALU1|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\InstructionReg|out [12]),
	.ena(\Controller|WideOr17~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regC|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regC|out[6] .is_wysiwyg = "true";
defparam \Datapath|regC|out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y19_N28
dffeas \DataAddressRegister|out[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|regC|out [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|Equal27~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataAddressRegister|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DataAddressRegister|out[6] .is_wysiwyg = "true";
defparam \DataAddressRegister|out[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y19_N12
cyclonev_lcell_comb \ram_addr[6]~6 (
// Equation(s):
// \ram_addr[6]~6_combout  = ( \Controller|WideOr20~0_combout  & ( \ProgramCounter|out [6] ) ) # ( !\Controller|WideOr20~0_combout  & ( (!\Controller|state [4] & ((\ProgramCounter|out [6]))) # (\Controller|state [4] & (\DataAddressRegister|out [6])) ) )

	.dataa(!\DataAddressRegister|out [6]),
	.datab(!\ProgramCounter|out [6]),
	.datac(!\Controller|state [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Controller|WideOr20~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_addr[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_addr[6]~6 .extended_lut = "off";
defparam \ram_addr[6]~6 .lut_mask = 64'h3535353533333333;
defparam \ram_addr[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y21_N56
dffeas \InstructionReg|out[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Ram|m_rtl_0|auto_generated|ram_block1a5 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|Equal27~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstructionReg|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \InstructionReg|out[5] .is_wysiwyg = "true";
defparam \InstructionReg|out[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y19_N0
cyclonev_lcell_comb \Datapath|Mux10~0 (
// Equation(s):
// \Datapath|Mux10~0_combout  = ( \Controller|WideOr12~0_combout  & ( \Ram|m_rtl_0|auto_generated|ram_block1a5  & ( (\Controller|WideOr13~1_combout ) # (\InstructionReg|out [5]) ) ) ) # ( !\Controller|WideOr12~0_combout  & ( 
// \Ram|m_rtl_0|auto_generated|ram_block1a5  & ( (!\Controller|WideOr13~1_combout  & ((\Datapath|regC|out [5]))) # (\Controller|WideOr13~1_combout  & (\ProgramCounter|out [5])) ) ) ) # ( \Controller|WideOr12~0_combout  & ( 
// !\Ram|m_rtl_0|auto_generated|ram_block1a5  & ( (\InstructionReg|out [5] & !\Controller|WideOr13~1_combout ) ) ) ) # ( !\Controller|WideOr12~0_combout  & ( !\Ram|m_rtl_0|auto_generated|ram_block1a5  & ( (!\Controller|WideOr13~1_combout  & 
// ((\Datapath|regC|out [5]))) # (\Controller|WideOr13~1_combout  & (\ProgramCounter|out [5])) ) ) )

	.dataa(!\ProgramCounter|out [5]),
	.datab(!\InstructionReg|out [5]),
	.datac(!\Datapath|regC|out [5]),
	.datad(!\Controller|WideOr13~1_combout ),
	.datae(!\Controller|WideOr12~0_combout ),
	.dataf(!\Ram|m_rtl_0|auto_generated|ram_block1a5 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|Mux10~0 .extended_lut = "off";
defparam \Datapath|Mux10~0 .lut_mask = 64'h0F5533000F5533FF;
defparam \Datapath|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y20_N0
cyclonev_lcell_comb \Datapath|regfile1|m~21feeder (
// Equation(s):
// \Datapath|regfile1|m~21feeder_combout  = ( \Datapath|Mux10~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regfile1|m~21feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regfile1|m~21feeder .extended_lut = "off";
defparam \Datapath|regfile1|m~21feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath|regfile1|m~21feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y20_N1
dffeas \Datapath|regfile1|m~21 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regfile1|m~21feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regfile1|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regfile1|m~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regfile1|m~21 .is_wysiwyg = "true";
defparam \Datapath|regfile1|m~21 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y20_N1
dffeas \Datapath|regfile1|m~53 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regfile1|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regfile1|m~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regfile1|m~53 .is_wysiwyg = "true";
defparam \Datapath|regfile1|m~53 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y19_N2
dffeas \Datapath|regfile1|m~37 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|Mux10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regfile1|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regfile1|m~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regfile1|m~37 .is_wysiwyg = "true";
defparam \Datapath|regfile1|m~37 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y20_N48
cyclonev_lcell_comb \Datapath|regfile1|m~5feeder (
// Equation(s):
// \Datapath|regfile1|m~5feeder_combout  = ( \Datapath|Mux10~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regfile1|m~5feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regfile1|m~5feeder .extended_lut = "off";
defparam \Datapath|regfile1|m~5feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath|regfile1|m~5feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y20_N50
dffeas \Datapath|regfile1|m~5 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regfile1|m~5feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regfile1|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regfile1|m~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regfile1|m~5 .is_wysiwyg = "true";
defparam \Datapath|regfile1|m~5 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y20_N0
cyclonev_lcell_comb \Datapath|regfile1|m~212 (
// Equation(s):
// \Datapath|regfile1|m~212_combout  = ( !\Idecoder|Mux1~0_combout  & ( ((!\Idecoder|Mux2~0_combout  & (((\Datapath|regfile1|m~5_q  & !\Idecoder|Mux0~0_combout )))) # (\Idecoder|Mux2~0_combout  & (((\Idecoder|Mux0~0_combout )) # (\Datapath|regfile1|m~21_q 
// )))) ) ) # ( \Idecoder|Mux1~0_combout  & ( ((!\Idecoder|Mux2~0_combout  & (((\Datapath|regfile1|m~37_q  & !\Idecoder|Mux0~0_combout )))) # (\Idecoder|Mux2~0_combout  & (((\Idecoder|Mux0~0_combout )) # (\Datapath|regfile1|m~53_q )))) ) )

	.dataa(!\Datapath|regfile1|m~21_q ),
	.datab(!\Datapath|regfile1|m~53_q ),
	.datac(!\Datapath|regfile1|m~37_q ),
	.datad(!\Idecoder|Mux2~0_combout ),
	.datae(!\Idecoder|Mux1~0_combout ),
	.dataf(!\Idecoder|Mux0~0_combout ),
	.datag(!\Datapath|regfile1|m~5_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regfile1|m~212_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regfile1|m~212 .extended_lut = "on";
defparam \Datapath|regfile1|m~212 .lut_mask = 64'h0F550F3300FF00FF;
defparam \Datapath|regfile1|m~212 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y20_N54
cyclonev_lcell_comb \Datapath|regfile1|m~101feeder (
// Equation(s):
// \Datapath|regfile1|m~101feeder_combout  = ( \Datapath|Mux10~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regfile1|m~101feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regfile1|m~101feeder .extended_lut = "off";
defparam \Datapath|regfile1|m~101feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath|regfile1|m~101feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y20_N55
dffeas \Datapath|regfile1|m~101 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regfile1|m~101feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regfile1|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regfile1|m~101_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regfile1|m~101 .is_wysiwyg = "true";
defparam \Datapath|regfile1|m~101 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y20_N39
cyclonev_lcell_comb \Datapath|regfile1|m~85feeder (
// Equation(s):
// \Datapath|regfile1|m~85feeder_combout  = ( \Datapath|Mux10~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regfile1|m~85feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regfile1|m~85feeder .extended_lut = "off";
defparam \Datapath|regfile1|m~85feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath|regfile1|m~85feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y20_N40
dffeas \Datapath|regfile1|m~85 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regfile1|m~85feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regfile1|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regfile1|m~85_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regfile1|m~85 .is_wysiwyg = "true";
defparam \Datapath|regfile1|m~85 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y20_N24
cyclonev_lcell_comb \Datapath|regfile1|m~117feeder (
// Equation(s):
// \Datapath|regfile1|m~117feeder_combout  = ( \Datapath|Mux10~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regfile1|m~117feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regfile1|m~117feeder .extended_lut = "off";
defparam \Datapath|regfile1|m~117feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath|regfile1|m~117feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y20_N25
dffeas \Datapath|regfile1|m~117 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regfile1|m~117feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regfile1|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regfile1|m~117_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regfile1|m~117 .is_wysiwyg = "true";
defparam \Datapath|regfile1|m~117 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y20_N0
cyclonev_lcell_comb \Datapath|regfile1|m~69feeder (
// Equation(s):
// \Datapath|regfile1|m~69feeder_combout  = ( \Datapath|Mux10~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regfile1|m~69feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regfile1|m~69feeder .extended_lut = "off";
defparam \Datapath|regfile1|m~69feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath|regfile1|m~69feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y20_N2
dffeas \Datapath|regfile1|m~69 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regfile1|m~69feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regfile1|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regfile1|m~69_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regfile1|m~69 .is_wysiwyg = "true";
defparam \Datapath|regfile1|m~69 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y20_N54
cyclonev_lcell_comb \Datapath|regfile1|m~148 (
// Equation(s):
// \Datapath|regfile1|m~148_combout  = ( !\Idecoder|Mux1~0_combout  & ( (!\Datapath|regfile1|m~212_combout  & (\Idecoder|Mux0~0_combout  & (\Datapath|regfile1|m~69_q ))) # (\Datapath|regfile1|m~212_combout  & ((!\Idecoder|Mux0~0_combout ) # 
// (((\Datapath|regfile1|m~85_q ))))) ) ) # ( \Idecoder|Mux1~0_combout  & ( (!\Datapath|regfile1|m~212_combout  & (\Idecoder|Mux0~0_combout  & (\Datapath|regfile1|m~101_q ))) # (\Datapath|regfile1|m~212_combout  & ((!\Idecoder|Mux0~0_combout ) # 
// (((\Datapath|regfile1|m~117_q ))))) ) )

	.dataa(!\Datapath|regfile1|m~212_combout ),
	.datab(!\Idecoder|Mux0~0_combout ),
	.datac(!\Datapath|regfile1|m~101_q ),
	.datad(!\Datapath|regfile1|m~85_q ),
	.datae(!\Idecoder|Mux1~0_combout ),
	.dataf(!\Datapath|regfile1|m~117_q ),
	.datag(!\Datapath|regfile1|m~69_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regfile1|m~148_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regfile1|m~148 .extended_lut = "on";
defparam \Datapath|regfile1|m~148 .lut_mask = 64'h4657464646575757;
defparam \Datapath|regfile1|m~148 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y21_N50
dffeas \Datapath|regB|out[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|regfile1|m~148_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|WideOr16~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regB|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regB|out[5] .is_wysiwyg = "true";
defparam \Datapath|regB|out[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y21_N36
cyclonev_lcell_comb \Datapath|val_B[5]~6 (
// Equation(s):
// \Datapath|val_B[5]~6_combout  = ( \InstructionReg|out [4] & ( \Controller|WideOr19~1_combout  ) ) # ( \InstructionReg|out [4] & ( !\Controller|WideOr19~1_combout  & ( \Datapath|regB|out [6] ) ) ) # ( !\InstructionReg|out [4] & ( 
// !\Controller|WideOr19~1_combout  & ( (!\InstructionReg|out [3] & ((\Datapath|regB|out [5]))) # (\InstructionReg|out [3] & (\Datapath|regB|out [4])) ) ) )

	.dataa(!\InstructionReg|out [3]),
	.datab(!\Datapath|regB|out [4]),
	.datac(!\Datapath|regB|out [5]),
	.datad(!\Datapath|regB|out [6]),
	.datae(!\InstructionReg|out [4]),
	.dataf(!\Controller|WideOr19~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|val_B[5]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|val_B[5]~6 .extended_lut = "off";
defparam \Datapath|val_B[5]~6 .lut_mask = 64'h1B1B00FF0000FFFF;
defparam \Datapath|val_B[5]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y22_N9
cyclonev_lcell_comb \Datapath|regC|out[5]~feeder (
// Equation(s):
// \Datapath|regC|out[5]~feeder_combout  = ( \Datapath|ALU1|Add0~21_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|ALU1|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regC|out[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regC|out[5]~feeder .extended_lut = "off";
defparam \Datapath|regC|out[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath|regC|out[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y21_N57
cyclonev_lcell_comb \Datapath|ALU1|Mux10~0 (
// Equation(s):
// \Datapath|ALU1|Mux10~0_combout  = (!\InstructionReg|out [11] & (\Datapath|regA|out [5] & (!\Controller|WideOr18~0_combout  & \Datapath|val_B[5]~6_combout ))) # (\InstructionReg|out [11] & (((!\Datapath|val_B[5]~6_combout ))))

	.dataa(!\Datapath|regA|out [5]),
	.datab(!\Controller|WideOr18~0_combout ),
	.datac(!\InstructionReg|out [11]),
	.datad(!\Datapath|val_B[5]~6_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|ALU1|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|ALU1|Mux10~0 .extended_lut = "off";
defparam \Datapath|ALU1|Mux10~0 .lut_mask = 64'h0F400F400F400F40;
defparam \Datapath|ALU1|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y22_N10
dffeas \Datapath|regC|out[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regC|out[5]~feeder_combout ),
	.asdata(\Datapath|ALU1|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\InstructionReg|out [12]),
	.ena(\Controller|WideOr17~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regC|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regC|out[5] .is_wysiwyg = "true";
defparam \Datapath|regC|out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y19_N59
dffeas \DataAddressRegister|out[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|regC|out [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|Equal27~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataAddressRegister|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DataAddressRegister|out[5] .is_wysiwyg = "true";
defparam \DataAddressRegister|out[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y19_N57
cyclonev_lcell_comb \ram_addr[5]~5 (
// Equation(s):
// \ram_addr[5]~5_combout  = ( \DataAddressRegister|out [5] & ( \Controller|WideOr20~0_combout  & ( \ProgramCounter|out [5] ) ) ) # ( !\DataAddressRegister|out [5] & ( \Controller|WideOr20~0_combout  & ( \ProgramCounter|out [5] ) ) ) # ( 
// \DataAddressRegister|out [5] & ( !\Controller|WideOr20~0_combout  & ( (\Controller|state [4]) # (\ProgramCounter|out [5]) ) ) ) # ( !\DataAddressRegister|out [5] & ( !\Controller|WideOr20~0_combout  & ( (\ProgramCounter|out [5] & !\Controller|state [4]) ) 
// ) )

	.dataa(!\ProgramCounter|out [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Controller|state [4]),
	.datae(!\DataAddressRegister|out [5]),
	.dataf(!\Controller|WideOr20~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_addr[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_addr[5]~5 .extended_lut = "off";
defparam \ram_addr[5]~5 .lut_mask = 64'h550055FF55555555;
defparam \ram_addr[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y21_N20
dffeas \InstructionReg|out[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Ram|m_rtl_0|auto_generated|ram_block1a4 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|Equal27~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstructionReg|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \InstructionReg|out[4] .is_wysiwyg = "true";
defparam \InstructionReg|out[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y19_N24
cyclonev_lcell_comb \Datapath|Mux11~0 (
// Equation(s):
// \Datapath|Mux11~0_combout  = ( \InstructionReg|out [4] & ( \Ram|m_rtl_0|auto_generated|ram_block1a4  & ( ((!\Controller|WideOr13~1_combout  & ((\Datapath|regC|out [4]))) # (\Controller|WideOr13~1_combout  & (\ProgramCounter|out [4]))) # 
// (\Controller|WideOr12~0_combout ) ) ) ) # ( !\InstructionReg|out [4] & ( \Ram|m_rtl_0|auto_generated|ram_block1a4  & ( (!\Controller|WideOr12~0_combout  & ((!\Controller|WideOr13~1_combout  & ((\Datapath|regC|out [4]))) # (\Controller|WideOr13~1_combout  
// & (\ProgramCounter|out [4])))) # (\Controller|WideOr12~0_combout  & (\Controller|WideOr13~1_combout )) ) ) ) # ( \InstructionReg|out [4] & ( !\Ram|m_rtl_0|auto_generated|ram_block1a4  & ( (!\Controller|WideOr12~0_combout  & 
// ((!\Controller|WideOr13~1_combout  & ((\Datapath|regC|out [4]))) # (\Controller|WideOr13~1_combout  & (\ProgramCounter|out [4])))) # (\Controller|WideOr12~0_combout  & (!\Controller|WideOr13~1_combout )) ) ) ) # ( !\InstructionReg|out [4] & ( 
// !\Ram|m_rtl_0|auto_generated|ram_block1a4  & ( (!\Controller|WideOr12~0_combout  & ((!\Controller|WideOr13~1_combout  & ((\Datapath|regC|out [4]))) # (\Controller|WideOr13~1_combout  & (\ProgramCounter|out [4])))) ) ) )

	.dataa(!\Controller|WideOr12~0_combout ),
	.datab(!\Controller|WideOr13~1_combout ),
	.datac(!\ProgramCounter|out [4]),
	.datad(!\Datapath|regC|out [4]),
	.datae(!\InstructionReg|out [4]),
	.dataf(!\Ram|m_rtl_0|auto_generated|ram_block1a4 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|Mux11~0 .extended_lut = "off";
defparam \Datapath|Mux11~0 .lut_mask = 64'h028A46CE139B57DF;
defparam \Datapath|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y21_N18
cyclonev_lcell_comb \Datapath|regfile1|m~84feeder (
// Equation(s):
// \Datapath|regfile1|m~84feeder_combout  = ( \Datapath|Mux11~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regfile1|m~84feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regfile1|m~84feeder .extended_lut = "off";
defparam \Datapath|regfile1|m~84feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath|regfile1|m~84feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y21_N20
dffeas \Datapath|regfile1|m~84 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regfile1|m~84feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regfile1|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regfile1|m~84_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regfile1|m~84 .is_wysiwyg = "true";
defparam \Datapath|regfile1|m~84 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y21_N38
dffeas \Datapath|regfile1|m~52 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regfile1|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regfile1|m~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regfile1|m~52 .is_wysiwyg = "true";
defparam \Datapath|regfile1|m~52 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y19_N22
dffeas \Datapath|regfile1|m~36 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regfile1|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regfile1|m~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regfile1|m~36 .is_wysiwyg = "true";
defparam \Datapath|regfile1|m~36 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y20_N42
cyclonev_lcell_comb \Datapath|regfile1|m~20feeder (
// Equation(s):
// \Datapath|regfile1|m~20feeder_combout  = ( \Datapath|Mux11~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regfile1|m~20feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regfile1|m~20feeder .extended_lut = "off";
defparam \Datapath|regfile1|m~20feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath|regfile1|m~20feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y20_N43
dffeas \Datapath|regfile1|m~20 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regfile1|m~20feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regfile1|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regfile1|m~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regfile1|m~20 .is_wysiwyg = "true";
defparam \Datapath|regfile1|m~20 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y20_N51
cyclonev_lcell_comb \Datapath|regfile1|m~4feeder (
// Equation(s):
// \Datapath|regfile1|m~4feeder_combout  = ( \Datapath|Mux11~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regfile1|m~4feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regfile1|m~4feeder .extended_lut = "off";
defparam \Datapath|regfile1|m~4feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath|regfile1|m~4feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y20_N52
dffeas \Datapath|regfile1|m~4 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regfile1|m~4feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regfile1|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regfile1|m~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regfile1|m~4 .is_wysiwyg = "true";
defparam \Datapath|regfile1|m~4 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y21_N36
cyclonev_lcell_comb \Datapath|regfile1|m~208 (
// Equation(s):
// \Datapath|regfile1|m~208_combout  = ( !\Idecoder|Mux1~0_combout  & ( ((!\Idecoder|Mux2~0_combout  & (\Datapath|regfile1|m~4_q  & ((!\Idecoder|Mux0~0_combout )))) # (\Idecoder|Mux2~0_combout  & (((\Idecoder|Mux0~0_combout ) # (\Datapath|regfile1|m~20_q 
// ))))) ) ) # ( \Idecoder|Mux1~0_combout  & ( (!\Idecoder|Mux2~0_combout  & (((\Datapath|regfile1|m~36_q  & ((!\Idecoder|Mux0~0_combout )))))) # (\Idecoder|Mux2~0_combout  & ((((\Idecoder|Mux0~0_combout ))) # (\Datapath|regfile1|m~52_q ))) ) )

	.dataa(!\Datapath|regfile1|m~52_q ),
	.datab(!\Idecoder|Mux2~0_combout ),
	.datac(!\Datapath|regfile1|m~36_q ),
	.datad(!\Datapath|regfile1|m~20_q ),
	.datae(!\Idecoder|Mux1~0_combout ),
	.dataf(!\Idecoder|Mux0~0_combout ),
	.datag(!\Datapath|regfile1|m~4_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regfile1|m~208_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regfile1|m~208 .extended_lut = "on";
defparam \Datapath|regfile1|m~208 .lut_mask = 64'h0C3F1D1D33333333;
defparam \Datapath|regfile1|m~208 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y20_N38
dffeas \Datapath|regfile1|m~100 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regfile1|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regfile1|m~100_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regfile1|m~100 .is_wysiwyg = "true";
defparam \Datapath|regfile1|m~100 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y20_N27
cyclonev_lcell_comb \Datapath|regfile1|m~116feeder (
// Equation(s):
// \Datapath|regfile1|m~116feeder_combout  = ( \Datapath|Mux11~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regfile1|m~116feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regfile1|m~116feeder .extended_lut = "off";
defparam \Datapath|regfile1|m~116feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath|regfile1|m~116feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y20_N28
dffeas \Datapath|regfile1|m~116 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regfile1|m~116feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regfile1|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regfile1|m~116_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regfile1|m~116 .is_wysiwyg = "true";
defparam \Datapath|regfile1|m~116 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y20_N34
dffeas \Datapath|regfile1|m~68 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regfile1|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regfile1|m~68_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regfile1|m~68 .is_wysiwyg = "true";
defparam \Datapath|regfile1|m~68 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y21_N0
cyclonev_lcell_comb \Datapath|regfile1|m~144 (
// Equation(s):
// \Datapath|regfile1|m~144_combout  = ( !\Idecoder|Mux1~0_combout  & ( (!\Datapath|regfile1|m~208_combout  & (((\Datapath|regfile1|m~68_q  & ((\Idecoder|Mux0~0_combout )))))) # (\Datapath|regfile1|m~208_combout  & ((((!\Idecoder|Mux0~0_combout ))) # 
// (\Datapath|regfile1|m~84_q ))) ) ) # ( \Idecoder|Mux1~0_combout  & ( ((!\Datapath|regfile1|m~208_combout  & (\Datapath|regfile1|m~100_q  & ((\Idecoder|Mux0~0_combout )))) # (\Datapath|regfile1|m~208_combout  & (((!\Idecoder|Mux0~0_combout ) # 
// (\Datapath|regfile1|m~116_q ))))) ) )

	.dataa(!\Datapath|regfile1|m~84_q ),
	.datab(!\Datapath|regfile1|m~208_combout ),
	.datac(!\Datapath|regfile1|m~100_q ),
	.datad(!\Datapath|regfile1|m~116_q ),
	.datae(!\Idecoder|Mux1~0_combout ),
	.dataf(!\Idecoder|Mux0~0_combout ),
	.datag(!\Datapath|regfile1|m~68_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regfile1|m~144_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regfile1|m~144 .extended_lut = "on";
defparam \Datapath|regfile1|m~144 .lut_mask = 64'h333333331D1D0C3F;
defparam \Datapath|regfile1|m~144 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y21_N20
dffeas \Datapath|regB|out[4]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|regfile1|m~144_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|WideOr16~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regB|out[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regB|out[4]~DUPLICATE .is_wysiwyg = "true";
defparam \Datapath|regB|out[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y21_N36
cyclonev_lcell_comb \Datapath|val_B[4]~5 (
// Equation(s):
// \Datapath|val_B[4]~5_combout  = ( \InstructionReg|out [4] & ( \Controller|WideOr19~1_combout  ) ) # ( \InstructionReg|out [4] & ( !\Controller|WideOr19~1_combout  & ( \Datapath|regB|out [5] ) ) ) # ( !\InstructionReg|out [4] & ( 
// !\Controller|WideOr19~1_combout  & ( (!\InstructionReg|out[3]~DUPLICATE_q  & ((\Datapath|regB|out[4]~DUPLICATE_q ))) # (\InstructionReg|out[3]~DUPLICATE_q  & (\Datapath|regB|out [3])) ) ) )

	.dataa(!\Datapath|regB|out [3]),
	.datab(!\InstructionReg|out[3]~DUPLICATE_q ),
	.datac(!\Datapath|regB|out[4]~DUPLICATE_q ),
	.datad(!\Datapath|regB|out [5]),
	.datae(!\InstructionReg|out [4]),
	.dataf(!\Controller|WideOr19~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|val_B[4]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|val_B[4]~5 .extended_lut = "off";
defparam \Datapath|val_B[4]~5 .lut_mask = 64'h1D1D00FF0000FFFF;
defparam \Datapath|val_B[4]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y22_N42
cyclonev_lcell_comb \Datapath|regC|out[4]~feeder (
// Equation(s):
// \Datapath|regC|out[4]~feeder_combout  = ( \Datapath|ALU1|Add0~17_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|ALU1|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regC|out[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regC|out[4]~feeder .extended_lut = "off";
defparam \Datapath|regC|out[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath|regC|out[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y22_N45
cyclonev_lcell_comb \Datapath|ALU1|Mux11~0 (
// Equation(s):
// \Datapath|ALU1|Mux11~0_combout  = ( \Datapath|val_B[4]~5_combout  & ( (\Datapath|regA|out [4] & (!\Controller|WideOr18~0_combout  & !\InstructionReg|out [11])) ) ) # ( !\Datapath|val_B[4]~5_combout  & ( \InstructionReg|out [11] ) )

	.dataa(gnd),
	.datab(!\Datapath|regA|out [4]),
	.datac(!\Controller|WideOr18~0_combout ),
	.datad(!\InstructionReg|out [11]),
	.datae(gnd),
	.dataf(!\Datapath|val_B[4]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|ALU1|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|ALU1|Mux11~0 .extended_lut = "off";
defparam \Datapath|ALU1|Mux11~0 .lut_mask = 64'h00FF00FF30003000;
defparam \Datapath|ALU1|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y22_N43
dffeas \Datapath|regC|out[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regC|out[4]~feeder_combout ),
	.asdata(\Datapath|ALU1|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\InstructionReg|out [12]),
	.ena(\Controller|WideOr17~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regC|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regC|out[4] .is_wysiwyg = "true";
defparam \Datapath|regC|out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y19_N50
dffeas \DataAddressRegister|out[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|regC|out [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|Equal27~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataAddressRegister|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DataAddressRegister|out[4] .is_wysiwyg = "true";
defparam \DataAddressRegister|out[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y19_N48
cyclonev_lcell_comb \ram_addr[4]~4 (
// Equation(s):
// \ram_addr[4]~4_combout  = ( \Controller|WideOr20~0_combout  & ( \ProgramCounter|out [4] ) ) # ( !\Controller|WideOr20~0_combout  & ( (!\Controller|state [4] & (\ProgramCounter|out [4])) # (\Controller|state [4] & ((\DataAddressRegister|out [4]))) ) )

	.dataa(gnd),
	.datab(!\Controller|state [4]),
	.datac(!\ProgramCounter|out [4]),
	.datad(!\DataAddressRegister|out [4]),
	.datae(gnd),
	.dataf(!\Controller|WideOr20~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_addr[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_addr[4]~4 .extended_lut = "off";
defparam \ram_addr[4]~4 .lut_mask = 64'h0C3F0C3F0F0F0F0F;
defparam \ram_addr[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y21_N13
dffeas \InstructionReg|out[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Ram|m_rtl_0|auto_generated|ram_block1a3 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|Equal27~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstructionReg|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \InstructionReg|out[3] .is_wysiwyg = "true";
defparam \InstructionReg|out[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y19_N18
cyclonev_lcell_comb \Datapath|Mux12~0 (
// Equation(s):
// \Datapath|Mux12~0_combout  = ( \Ram|m_rtl_0|auto_generated|ram_block1a3  & ( \ProgramCounter|out [3] & ( ((!\Controller|WideOr12~0_combout  & ((\Datapath|regC|out [3]))) # (\Controller|WideOr12~0_combout  & (\InstructionReg|out [3]))) # 
// (\Controller|WideOr13~1_combout ) ) ) ) # ( !\Ram|m_rtl_0|auto_generated|ram_block1a3  & ( \ProgramCounter|out [3] & ( (!\Controller|WideOr13~1_combout  & ((!\Controller|WideOr12~0_combout  & ((\Datapath|regC|out [3]))) # (\Controller|WideOr12~0_combout  
// & (\InstructionReg|out [3])))) # (\Controller|WideOr13~1_combout  & (((!\Controller|WideOr12~0_combout )))) ) ) ) # ( \Ram|m_rtl_0|auto_generated|ram_block1a3  & ( !\ProgramCounter|out [3] & ( (!\Controller|WideOr13~1_combout  & 
// ((!\Controller|WideOr12~0_combout  & ((\Datapath|regC|out [3]))) # (\Controller|WideOr12~0_combout  & (\InstructionReg|out [3])))) # (\Controller|WideOr13~1_combout  & (((\Controller|WideOr12~0_combout )))) ) ) ) # ( 
// !\Ram|m_rtl_0|auto_generated|ram_block1a3  & ( !\ProgramCounter|out [3] & ( (!\Controller|WideOr13~1_combout  & ((!\Controller|WideOr12~0_combout  & ((\Datapath|regC|out [3]))) # (\Controller|WideOr12~0_combout  & (\InstructionReg|out [3])))) ) ) )

	.dataa(!\InstructionReg|out [3]),
	.datab(!\Controller|WideOr13~1_combout ),
	.datac(!\Controller|WideOr12~0_combout ),
	.datad(!\Datapath|regC|out [3]),
	.datae(!\Ram|m_rtl_0|auto_generated|ram_block1a3 ),
	.dataf(!\ProgramCounter|out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|Mux12~0 .extended_lut = "off";
defparam \Datapath|Mux12~0 .lut_mask = 64'h04C407C734F437F7;
defparam \Datapath|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y20_N20
dffeas \Datapath|regfile1|m~115 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regfile1|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regfile1|m~115_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regfile1|m~115 .is_wysiwyg = "true";
defparam \Datapath|regfile1|m~115 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y20_N36
cyclonev_lcell_comb \Datapath|regfile1|m~99feeder (
// Equation(s):
// \Datapath|regfile1|m~99feeder_combout  = ( \Datapath|Mux12~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regfile1|m~99feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regfile1|m~99feeder .extended_lut = "off";
defparam \Datapath|regfile1|m~99feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath|regfile1|m~99feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y20_N37
dffeas \Datapath|regfile1|m~99 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regfile1|m~99feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regfile1|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regfile1|m~99_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regfile1|m~99 .is_wysiwyg = "true";
defparam \Datapath|regfile1|m~99 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y19_N55
dffeas \Datapath|regfile1|m~83 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regfile1|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regfile1|m~83_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regfile1|m~83 .is_wysiwyg = "true";
defparam \Datapath|regfile1|m~83 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y20_N19
dffeas \Datapath|regfile1|m~19 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regfile1|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regfile1|m~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regfile1|m~19 .is_wysiwyg = "true";
defparam \Datapath|regfile1|m~19 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y19_N2
dffeas \Datapath|regfile1|m~35 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regfile1|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regfile1|m~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regfile1|m~35 .is_wysiwyg = "true";
defparam \Datapath|regfile1|m~35 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y21_N20
dffeas \Datapath|regfile1|m~51 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regfile1|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regfile1|m~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regfile1|m~51 .is_wysiwyg = "true";
defparam \Datapath|regfile1|m~51 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y20_N1
dffeas \Datapath|regfile1|m~3 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regfile1|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regfile1|m~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regfile1|m~3 .is_wysiwyg = "true";
defparam \Datapath|regfile1|m~3 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y21_N18
cyclonev_lcell_comb \Datapath|regfile1|m~204 (
// Equation(s):
// \Datapath|regfile1|m~204_combout  = ( !\Idecoder|Mux1~0_combout  & ( (!\Idecoder|Mux0~0_combout  & ((!\Idecoder|Mux2~0_combout  & (((\Datapath|regfile1|m~3_q )))) # (\Idecoder|Mux2~0_combout  & (\Datapath|regfile1|m~19_q )))) # (\Idecoder|Mux0~0_combout  
// & ((((\Idecoder|Mux2~0_combout ))))) ) ) # ( \Idecoder|Mux1~0_combout  & ( ((!\Idecoder|Mux0~0_combout  & ((!\Idecoder|Mux2~0_combout  & (\Datapath|regfile1|m~35_q )) # (\Idecoder|Mux2~0_combout  & ((\Datapath|regfile1|m~51_q ))))) # 
// (\Idecoder|Mux0~0_combout  & (((\Idecoder|Mux2~0_combout ))))) ) )

	.dataa(!\Datapath|regfile1|m~19_q ),
	.datab(!\Idecoder|Mux0~0_combout ),
	.datac(!\Datapath|regfile1|m~35_q ),
	.datad(!\Idecoder|Mux2~0_combout ),
	.datae(!\Idecoder|Mux1~0_combout ),
	.dataf(!\Datapath|regfile1|m~51_q ),
	.datag(!\Datapath|regfile1|m~3_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regfile1|m~204_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regfile1|m~204 .extended_lut = "on";
defparam \Datapath|regfile1|m~204 .lut_mask = 64'h0C770C330C770CFF;
defparam \Datapath|regfile1|m~204 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y20_N37
dffeas \Datapath|regfile1|m~67 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regfile1|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regfile1|m~67_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regfile1|m~67 .is_wysiwyg = "true";
defparam \Datapath|regfile1|m~67 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y22_N24
cyclonev_lcell_comb \Datapath|regfile1|m~140 (
// Equation(s):
// \Datapath|regfile1|m~140_combout  = ( !\Idecoder|Mux1~0_combout  & ( ((!\Idecoder|Mux0~0_combout  & (((\Datapath|regfile1|m~204_combout )))) # (\Idecoder|Mux0~0_combout  & ((!\Datapath|regfile1|m~204_combout  & (\Datapath|regfile1|m~67_q )) # 
// (\Datapath|regfile1|m~204_combout  & ((\Datapath|regfile1|m~83_q )))))) ) ) # ( \Idecoder|Mux1~0_combout  & ( (!\Idecoder|Mux0~0_combout  & ((((\Datapath|regfile1|m~204_combout ))))) # (\Idecoder|Mux0~0_combout  & (((!\Datapath|regfile1|m~204_combout  & 
// ((\Datapath|regfile1|m~99_q ))) # (\Datapath|regfile1|m~204_combout  & (\Datapath|regfile1|m~115_q ))))) ) )

	.dataa(!\Datapath|regfile1|m~115_q ),
	.datab(!\Idecoder|Mux0~0_combout ),
	.datac(!\Datapath|regfile1|m~99_q ),
	.datad(!\Datapath|regfile1|m~83_q ),
	.datae(!\Idecoder|Mux1~0_combout ),
	.dataf(!\Datapath|regfile1|m~204_combout ),
	.datag(!\Datapath|regfile1|m~67_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regfile1|m~140_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regfile1|m~140 .extended_lut = "on";
defparam \Datapath|regfile1|m~140 .lut_mask = 64'h03030303CCFFDDDD;
defparam \Datapath|regfile1|m~140 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y21_N2
dffeas \Datapath|regB|out[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|regfile1|m~140_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|WideOr16~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regB|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regB|out[3] .is_wysiwyg = "true";
defparam \Datapath|regB|out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y21_N1
dffeas \Datapath|regB|out[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|regfile1|m~136_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|WideOr16~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regB|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regB|out[2] .is_wysiwyg = "true";
defparam \Datapath|regB|out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y21_N21
cyclonev_lcell_comb \Datapath|val_B[3]~4 (
// Equation(s):
// \Datapath|val_B[3]~4_combout  = ( \InstructionReg|out [4] & ( \Controller|WideOr19~1_combout  & ( \InstructionReg|out[3]~DUPLICATE_q  ) ) ) # ( !\InstructionReg|out [4] & ( \Controller|WideOr19~1_combout  & ( \InstructionReg|out[3]~DUPLICATE_q  ) ) ) # ( 
// \InstructionReg|out [4] & ( !\Controller|WideOr19~1_combout  & ( \Datapath|regB|out[4]~DUPLICATE_q  ) ) ) # ( !\InstructionReg|out [4] & ( !\Controller|WideOr19~1_combout  & ( (!\InstructionReg|out[3]~DUPLICATE_q  & (\Datapath|regB|out [3])) # 
// (\InstructionReg|out[3]~DUPLICATE_q  & ((\Datapath|regB|out [2]))) ) ) )

	.dataa(!\Datapath|regB|out [3]),
	.datab(!\Datapath|regB|out [2]),
	.datac(!\InstructionReg|out[3]~DUPLICATE_q ),
	.datad(!\Datapath|regB|out[4]~DUPLICATE_q ),
	.datae(!\InstructionReg|out [4]),
	.dataf(!\Controller|WideOr19~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|val_B[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|val_B[3]~4 .extended_lut = "off";
defparam \Datapath|val_B[3]~4 .lut_mask = 64'h535300FF0F0F0F0F;
defparam \Datapath|val_B[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y22_N15
cyclonev_lcell_comb \Datapath|regC|out[3]~feeder (
// Equation(s):
// \Datapath|regC|out[3]~feeder_combout  = \Datapath|ALU1|Add0~13_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Datapath|ALU1|Add0~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regC|out[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regC|out[3]~feeder .extended_lut = "off";
defparam \Datapath|regC|out[3]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \Datapath|regC|out[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y22_N12
cyclonev_lcell_comb \Datapath|ALU1|Mux12~0 (
// Equation(s):
// \Datapath|ALU1|Mux12~0_combout  = (!\Datapath|val_B[3]~4_combout  & (((\InstructionReg|out [11])))) # (\Datapath|val_B[3]~4_combout  & (!\Controller|WideOr18~0_combout  & (!\InstructionReg|out [11] & \Datapath|regA|out [3])))

	.dataa(!\Controller|WideOr18~0_combout ),
	.datab(!\Datapath|val_B[3]~4_combout ),
	.datac(!\InstructionReg|out [11]),
	.datad(!\Datapath|regA|out [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|ALU1|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|ALU1|Mux12~0 .extended_lut = "off";
defparam \Datapath|ALU1|Mux12~0 .lut_mask = 64'h0C2C0C2C0C2C0C2C;
defparam \Datapath|ALU1|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y22_N17
dffeas \Datapath|regC|out[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regC|out[3]~feeder_combout ),
	.asdata(\Datapath|ALU1|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\InstructionReg|out [12]),
	.ena(\Controller|WideOr17~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regC|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regC|out[3] .is_wysiwyg = "true";
defparam \Datapath|regC|out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y19_N32
dffeas \DataAddressRegister|out[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|regC|out [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|Equal27~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataAddressRegister|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DataAddressRegister|out[3] .is_wysiwyg = "true";
defparam \DataAddressRegister|out[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y19_N30
cyclonev_lcell_comb \ram_addr[3]~3 (
// Equation(s):
// \ram_addr[3]~3_combout  = ( \ProgramCounter|out [3] & ( (!\Controller|state [4]) # ((\DataAddressRegister|out [3]) # (\Controller|WideOr20~0_combout )) ) ) # ( !\ProgramCounter|out [3] & ( (\Controller|state [4] & (!\Controller|WideOr20~0_combout  & 
// \DataAddressRegister|out [3])) ) )

	.dataa(gnd),
	.datab(!\Controller|state [4]),
	.datac(!\Controller|WideOr20~0_combout ),
	.datad(!\DataAddressRegister|out [3]),
	.datae(gnd),
	.dataf(!\ProgramCounter|out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_addr[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_addr[3]~3 .extended_lut = "off";
defparam \ram_addr[3]~3 .lut_mask = 64'h00300030CFFFCFFF;
defparam \ram_addr[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y21_N42
cyclonev_lcell_comb \InstructionReg|out[2]~feeder (
// Equation(s):
// \InstructionReg|out[2]~feeder_combout  = ( \Ram|m_rtl_0|auto_generated|ram_block1a2  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|m_rtl_0|auto_generated|ram_block1a2 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionReg|out[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionReg|out[2]~feeder .extended_lut = "off";
defparam \InstructionReg|out[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \InstructionReg|out[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y21_N44
dffeas \InstructionReg|out[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\InstructionReg|out[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|Equal27~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstructionReg|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \InstructionReg|out[2] .is_wysiwyg = "true";
defparam \InstructionReg|out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y20_N6
cyclonev_lcell_comb \Datapath|Mux13~0 (
// Equation(s):
// \Datapath|Mux13~0_combout  = ( \Datapath|regC|out [2] & ( \Ram|m_rtl_0|auto_generated|ram_block1a2  & ( (!\Controller|WideOr13~1_combout  & (((!\Controller|WideOr12~0_combout )) # (\InstructionReg|out [2]))) # (\Controller|WideOr13~1_combout  & 
// (((\Controller|WideOr12~0_combout ) # (\ProgramCounter|out [2])))) ) ) ) # ( !\Datapath|regC|out [2] & ( \Ram|m_rtl_0|auto_generated|ram_block1a2  & ( (!\Controller|WideOr13~1_combout  & (\InstructionReg|out [2] & ((\Controller|WideOr12~0_combout )))) # 
// (\Controller|WideOr13~1_combout  & (((\Controller|WideOr12~0_combout ) # (\ProgramCounter|out [2])))) ) ) ) # ( \Datapath|regC|out [2] & ( !\Ram|m_rtl_0|auto_generated|ram_block1a2  & ( (!\Controller|WideOr13~1_combout  & 
// (((!\Controller|WideOr12~0_combout )) # (\InstructionReg|out [2]))) # (\Controller|WideOr13~1_combout  & (((\ProgramCounter|out [2] & !\Controller|WideOr12~0_combout )))) ) ) ) # ( !\Datapath|regC|out [2] & ( !\Ram|m_rtl_0|auto_generated|ram_block1a2  & ( 
// (!\Controller|WideOr13~1_combout  & (\InstructionReg|out [2] & ((\Controller|WideOr12~0_combout )))) # (\Controller|WideOr13~1_combout  & (((\ProgramCounter|out [2] & !\Controller|WideOr12~0_combout )))) ) ) )

	.dataa(!\Controller|WideOr13~1_combout ),
	.datab(!\InstructionReg|out [2]),
	.datac(!\ProgramCounter|out [2]),
	.datad(!\Controller|WideOr12~0_combout ),
	.datae(!\Datapath|regC|out [2]),
	.dataf(!\Ram|m_rtl_0|auto_generated|ram_block1a2 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|Mux13~0 .extended_lut = "off";
defparam \Datapath|Mux13~0 .lut_mask = 64'h0522AF220577AF77;
defparam \Datapath|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y20_N12
cyclonev_lcell_comb \Datapath|regfile1|m~82feeder (
// Equation(s):
// \Datapath|regfile1|m~82feeder_combout  = ( \Datapath|Mux13~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regfile1|m~82feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regfile1|m~82feeder .extended_lut = "off";
defparam \Datapath|regfile1|m~82feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath|regfile1|m~82feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y20_N13
dffeas \Datapath|regfile1|m~82 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regfile1|m~82feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regfile1|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regfile1|m~82_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regfile1|m~82 .is_wysiwyg = "true";
defparam \Datapath|regfile1|m~82 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y20_N28
dffeas \Datapath|regfile1|m~98 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regfile1|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regfile1|m~98_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regfile1|m~98 .is_wysiwyg = "true";
defparam \Datapath|regfile1|m~98 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y20_N46
dffeas \Datapath|regfile1|m~18 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regfile1|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regfile1|m~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regfile1|m~18 .is_wysiwyg = "true";
defparam \Datapath|regfile1|m~18 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y20_N8
dffeas \Datapath|regfile1|m~34 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|Mux13~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regfile1|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regfile1|m~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regfile1|m~34 .is_wysiwyg = "true";
defparam \Datapath|regfile1|m~34 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y20_N44
dffeas \Datapath|regfile1|m~50 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regfile1|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regfile1|m~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regfile1|m~50 .is_wysiwyg = "true";
defparam \Datapath|regfile1|m~50 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y20_N4
dffeas \Datapath|regfile1|m~2 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regfile1|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regfile1|m~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regfile1|m~2 .is_wysiwyg = "true";
defparam \Datapath|regfile1|m~2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y20_N9
cyclonev_lcell_comb \Datapath|regfile1|m~200 (
// Equation(s):
// \Datapath|regfile1|m~200_combout  = ( !\Idecoder|Mux1~0_combout  & ( (!\Idecoder|Mux2~0_combout  & (((\Datapath|regfile1|m~2_q  & ((!\Idecoder|Mux0~0_combout )))))) # (\Idecoder|Mux2~0_combout  & ((((\Idecoder|Mux0~0_combout ))) # 
// (\Datapath|regfile1|m~18_q ))) ) ) # ( \Idecoder|Mux1~0_combout  & ( ((!\Idecoder|Mux2~0_combout  & (\Datapath|regfile1|m~34_q  & ((!\Idecoder|Mux0~0_combout )))) # (\Idecoder|Mux2~0_combout  & (((\Idecoder|Mux0~0_combout ) # (\Datapath|regfile1|m~50_q 
// ))))) ) )

	.dataa(!\Datapath|regfile1|m~18_q ),
	.datab(!\Idecoder|Mux2~0_combout ),
	.datac(!\Datapath|regfile1|m~34_q ),
	.datad(!\Datapath|regfile1|m~50_q ),
	.datae(!\Idecoder|Mux1~0_combout ),
	.dataf(!\Idecoder|Mux0~0_combout ),
	.datag(!\Datapath|regfile1|m~2_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regfile1|m~200_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regfile1|m~200 .extended_lut = "on";
defparam \Datapath|regfile1|m~200 .lut_mask = 64'h1D1D0C3F33333333;
defparam \Datapath|regfile1|m~200 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y20_N7
dffeas \Datapath|regfile1|m~114 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regfile1|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regfile1|m~114_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regfile1|m~114 .is_wysiwyg = "true";
defparam \Datapath|regfile1|m~114 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y20_N59
dffeas \Datapath|regfile1|m~66 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regfile1|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regfile1|m~66_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regfile1|m~66 .is_wysiwyg = "true";
defparam \Datapath|regfile1|m~66 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y20_N48
cyclonev_lcell_comb \Datapath|regfile1|m~136 (
// Equation(s):
// \Datapath|regfile1|m~136_combout  = ( !\Idecoder|Mux1~0_combout  & ( (!\Idecoder|Mux0~0_combout  & ((((\Datapath|regfile1|m~200_combout ))))) # (\Idecoder|Mux0~0_combout  & ((!\Datapath|regfile1|m~200_combout  & (((\Datapath|regfile1|m~66_q )))) # 
// (\Datapath|regfile1|m~200_combout  & (\Datapath|regfile1|m~82_q )))) ) ) # ( \Idecoder|Mux1~0_combout  & ( ((!\Idecoder|Mux0~0_combout  & (((\Datapath|regfile1|m~200_combout )))) # (\Idecoder|Mux0~0_combout  & ((!\Datapath|regfile1|m~200_combout  & 
// (\Datapath|regfile1|m~98_q )) # (\Datapath|regfile1|m~200_combout  & ((\Datapath|regfile1|m~114_q )))))) ) )

	.dataa(!\Datapath|regfile1|m~82_q ),
	.datab(!\Idecoder|Mux0~0_combout ),
	.datac(!\Datapath|regfile1|m~98_q ),
	.datad(!\Datapath|regfile1|m~200_combout ),
	.datae(!\Idecoder|Mux1~0_combout ),
	.dataf(!\Datapath|regfile1|m~114_q ),
	.datag(!\Datapath|regfile1|m~66_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regfile1|m~136_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regfile1|m~136 .extended_lut = "on";
defparam \Datapath|regfile1|m~136 .lut_mask = 64'h03DD03CC03DD03FF;
defparam \Datapath|regfile1|m~136 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y20_N50
dffeas \Datapath|regA|out[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regfile1|m~136_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|WideOr15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regA|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regA|out[2] .is_wysiwyg = "true";
defparam \Datapath|regA|out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y22_N6
cyclonev_lcell_comb \Datapath|regC|out[2]~feeder (
// Equation(s):
// \Datapath|regC|out[2]~feeder_combout  = ( \Datapath|ALU1|Add0~9_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|ALU1|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regC|out[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regC|out[2]~feeder .extended_lut = "off";
defparam \Datapath|regC|out[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath|regC|out[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y22_N57
cyclonev_lcell_comb \Datapath|ALU1|Mux13~0 (
// Equation(s):
// \Datapath|ALU1|Mux13~0_combout  = ( \Datapath|val_B[2]~3_combout  & ( (!\InstructionReg|out [11] & (!\Controller|WideOr18~0_combout  & \Datapath|regA|out [2])) ) ) # ( !\Datapath|val_B[2]~3_combout  & ( \InstructionReg|out [11] ) )

	.dataa(!\InstructionReg|out [11]),
	.datab(!\Controller|WideOr18~0_combout ),
	.datac(!\Datapath|regA|out [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|val_B[2]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|ALU1|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|ALU1|Mux13~0 .extended_lut = "off";
defparam \Datapath|ALU1|Mux13~0 .lut_mask = 64'h5555555508080808;
defparam \Datapath|ALU1|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y22_N8
dffeas \Datapath|regC|out[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regC|out[2]~feeder_combout ),
	.asdata(\Datapath|ALU1|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\InstructionReg|out [12]),
	.ena(\Controller|WideOr17~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regC|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regC|out[2] .is_wysiwyg = "true";
defparam \Datapath|regC|out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y19_N14
dffeas \DataAddressRegister|out[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|regC|out [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|Equal27~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataAddressRegister|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DataAddressRegister|out[2] .is_wysiwyg = "true";
defparam \DataAddressRegister|out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y19_N12
cyclonev_lcell_comb \ram_addr[2]~2 (
// Equation(s):
// \ram_addr[2]~2_combout  = ( \ProgramCounter|out [2] & ( (!\Controller|state [4]) # ((\DataAddressRegister|out [2]) # (\Controller|WideOr20~0_combout )) ) ) # ( !\ProgramCounter|out [2] & ( (\Controller|state [4] & (!\Controller|WideOr20~0_combout  & 
// \DataAddressRegister|out [2])) ) )

	.dataa(!\Controller|state [4]),
	.datab(gnd),
	.datac(!\Controller|WideOr20~0_combout ),
	.datad(!\DataAddressRegister|out [2]),
	.datae(gnd),
	.dataf(!\ProgramCounter|out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_addr[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_addr[2]~2 .extended_lut = "off";
defparam \ram_addr[2]~2 .lut_mask = 64'h00500050AFFFAFFF;
defparam \ram_addr[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y19_N28
dffeas \InstructionReg|out[15]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Ram|m_rtl_0|auto_generated|ram_block1a15 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|Equal27~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstructionReg|out[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \InstructionReg|out[15]~DUPLICATE .is_wysiwyg = "true";
defparam \InstructionReg|out[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y19_N43
dffeas \InstructionReg|out[13]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Ram|m_rtl_0|auto_generated|ram_block1a13 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|Equal27~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstructionReg|out[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \InstructionReg|out[13]~DUPLICATE .is_wysiwyg = "true";
defparam \InstructionReg|out[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y19_N24
cyclonev_lcell_comb \Controller|WideNor32~2 (
// Equation(s):
// \Controller|WideNor32~2_combout  = ( \InstructionReg|out [14] & ( (!\InstructionReg|out[15]~DUPLICATE_q  & \InstructionReg|out[13]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\InstructionReg|out[15]~DUPLICATE_q ),
	.datac(!\InstructionReg|out[13]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\InstructionReg|out [14]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|WideNor32~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|WideNor32~2 .extended_lut = "off";
defparam \Controller|WideNor32~2 .lut_mask = 64'h00000C0C00000C0C;
defparam \Controller|WideNor32~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y20_N36
cyclonev_lcell_comb \Controller|Selector0~4 (
// Equation(s):
// \Controller|Selector0~4_combout  = ( \Controller|state [0] & ( \Controller|WideNor32~2_combout  & ( (!\Controller|state [4] & (\Controller|state [1] & (!\Controller|state [3] $ (\Controller|state [2])))) # (\Controller|state [4] & (!\Controller|state [3] 
// & (!\Controller|state [2] $ (!\Controller|state [1])))) ) ) ) # ( !\Controller|state [0] & ( \Controller|WideNor32~2_combout  & ( (!\Controller|state [3] & (\Controller|state [4] & (\Controller|state [2] & !\Controller|state [1]))) ) ) ) # ( 
// \Controller|state [0] & ( !\Controller|WideNor32~2_combout  & ( (!\Controller|state [4] & (\Controller|state [1] & (!\Controller|state [3] $ (\Controller|state [2])))) # (\Controller|state [4] & (!\Controller|state [3] & (!\Controller|state [2] $ 
// (!\Controller|state [1])))) ) ) )

	.dataa(!\Controller|state [3]),
	.datab(!\Controller|state [4]),
	.datac(!\Controller|state [2]),
	.datad(!\Controller|state [1]),
	.datae(!\Controller|state [0]),
	.dataf(!\Controller|WideNor32~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|Selector0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|Selector0~4 .extended_lut = "off";
defparam \Controller|Selector0~4 .lut_mask = 64'h000002A4020002A4;
defparam \Controller|Selector0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y19_N0
cyclonev_lcell_comb \Controller|WideNor32~0 (
// Equation(s):
// \Controller|WideNor32~0_combout  = (!\InstructionReg|out [14] & (((!\InstructionReg|out[15]~DUPLICATE_q )))) # (\InstructionReg|out [14] & (!\InstructionReg|out [13] & ((!\InstructionReg|out[15]~DUPLICATE_q ) # (\InstructionReg|out [11]))))

	.dataa(!\InstructionReg|out [11]),
	.datab(!\InstructionReg|out [13]),
	.datac(!\InstructionReg|out [14]),
	.datad(!\InstructionReg|out[15]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|WideNor32~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|WideNor32~0 .extended_lut = "off";
defparam \Controller|WideNor32~0 .lut_mask = 64'hFC04FC04FC04FC04;
defparam \Controller|WideNor32~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y19_N45
cyclonev_lcell_comb \Controller|WideNor32~1 (
// Equation(s):
// \Controller|WideNor32~1_combout  = ( \InstructionReg|out[15]~DUPLICATE_q  & ( \Controller|state [1] & ( !\Controller|state [3] ) ) ) # ( !\InstructionReg|out[15]~DUPLICATE_q  & ( \Controller|state [1] & ( !\Controller|state [3] ) ) ) # ( 
// \InstructionReg|out[15]~DUPLICATE_q  & ( !\Controller|state [1] & ( (!\Controller|state [3] & (((!\InstructionReg|out [13] & !\InstructionReg|out [14])) # (\Controller|state [0]))) ) ) ) # ( !\InstructionReg|out[15]~DUPLICATE_q  & ( !\Controller|state [1] 
// & ( (!\Controller|state [3] & (((\InstructionReg|out [13] & \InstructionReg|out [14])) # (\Controller|state [0]))) ) ) )

	.dataa(!\Controller|state [0]),
	.datab(!\Controller|state [3]),
	.datac(!\InstructionReg|out [13]),
	.datad(!\InstructionReg|out [14]),
	.datae(!\InstructionReg|out[15]~DUPLICATE_q ),
	.dataf(!\Controller|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|WideNor32~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|WideNor32~1 .extended_lut = "off";
defparam \Controller|WideNor32~1 .lut_mask = 64'h444CC444CCCCCCCC;
defparam \Controller|WideNor32~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y19_N54
cyclonev_lcell_comb \Controller|WideNor32~3 (
// Equation(s):
// \Controller|WideNor32~3_combout  = ( !\Controller|WideNor32~1_combout  & ( \Controller|state [4] & ( ((\Controller|WideNor32~0_combout  & (!\Controller|state [0] & \Controller|state [1]))) # (\Controller|state [2]) ) ) )

	.dataa(!\Controller|WideNor32~0_combout ),
	.datab(!\Controller|state [0]),
	.datac(!\Controller|state [1]),
	.datad(!\Controller|state [2]),
	.datae(!\Controller|WideNor32~1_combout ),
	.dataf(!\Controller|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|WideNor32~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|WideNor32~3 .extended_lut = "off";
defparam \Controller|WideNor32~3 .lut_mask = 64'h0000000004FF0000;
defparam \Controller|WideNor32~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y19_N24
cyclonev_lcell_comb \Controller|Selector0~0 (
// Equation(s):
// \Controller|Selector0~0_combout  = ( \Controller|state [4] & ( \Controller|state [2] & ( (!\Controller|state [3] & (!\Controller|state [0] & ((\Controller|state [1]) # (\Controller|WideNor32~4_combout )))) ) ) ) # ( \Controller|state [4] & ( 
// !\Controller|state [2] & ( (!\Controller|state [3] & ((!\Controller|state [0]))) # (\Controller|state [3] & (!\Controller|state [1])) ) ) )

	.dataa(!\Controller|state [3]),
	.datab(!\Controller|WideNor32~4_combout ),
	.datac(!\Controller|state [1]),
	.datad(!\Controller|state [0]),
	.datae(!\Controller|state [4]),
	.dataf(!\Controller|state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|Selector0~0 .extended_lut = "off";
defparam \Controller|Selector0~0 .lut_mask = 64'h0000FA5000002A00;
defparam \Controller|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y21_N36
cyclonev_lcell_comb \Controller|state~6 (
// Equation(s):
// \Controller|state~6_combout  = ( \Controller|Selector0~0_combout  & ( \rst_n~input_o  ) ) # ( !\Controller|Selector0~0_combout  & ( (\rst_n~input_o  & (((\Controller|WideNor32~3_combout ) # (\Controller|Selector0~4_combout )) # 
// (\Controller|Selector0~1_combout ))) ) )

	.dataa(!\Controller|Selector0~1_combout ),
	.datab(!\rst_n~input_o ),
	.datac(!\Controller|Selector0~4_combout ),
	.datad(!\Controller|WideNor32~3_combout ),
	.datae(gnd),
	.dataf(!\Controller|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|state~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|state~6 .extended_lut = "off";
defparam \Controller|state~6 .lut_mask = 64'h1333133333333333;
defparam \Controller|state~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y21_N38
dffeas \Controller|state[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Controller|state~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|state[4] .is_wysiwyg = "true";
defparam \Controller|state[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y19_N17
dffeas \DataAddressRegister|out[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|regC|out [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|Equal27~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataAddressRegister|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DataAddressRegister|out[1] .is_wysiwyg = "true";
defparam \DataAddressRegister|out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y19_N15
cyclonev_lcell_comb \ram_addr[1]~1 (
// Equation(s):
// \ram_addr[1]~1_combout  = ( \Controller|WideOr20~0_combout  & ( \ProgramCounter|out [1] ) ) # ( !\Controller|WideOr20~0_combout  & ( (!\Controller|state [4] & (\ProgramCounter|out [1])) # (\Controller|state [4] & ((\DataAddressRegister|out [1]))) ) )

	.dataa(!\Controller|state [4]),
	.datab(gnd),
	.datac(!\ProgramCounter|out [1]),
	.datad(!\DataAddressRegister|out [1]),
	.datae(gnd),
	.dataf(!\Controller|WideOr20~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_addr[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_addr[1]~1 .extended_lut = "off";
defparam \ram_addr[1]~1 .lut_mask = 64'h0A5F0A5F0F0F0F0F;
defparam \ram_addr[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y19_N5
dffeas \InstructionReg|out[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Ram|m_rtl_0|auto_generated|ram_block1a14 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|Equal27~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstructionReg|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \InstructionReg|out[14] .is_wysiwyg = "true";
defparam \InstructionReg|out[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y19_N18
cyclonev_lcell_comb \Controller|Equal0~0 (
// Equation(s):
// \Controller|Equal0~0_combout  = ( \Controller|state [1] & ( (!\Controller|state [2] & (!\Controller|state [0] & \Controller|state [4])) ) )

	.dataa(!\Controller|state [2]),
	.datab(!\Controller|state [0]),
	.datac(gnd),
	.datad(!\Controller|state [4]),
	.datae(gnd),
	.dataf(!\Controller|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|Equal0~0 .extended_lut = "off";
defparam \Controller|Equal0~0 .lut_mask = 64'h0000000000880088;
defparam \Controller|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y19_N21
cyclonev_lcell_comb \Controller|Selector0~1 (
// Equation(s):
// \Controller|Selector0~1_combout  = ( \InstructionReg|out[13]~DUPLICATE_q  & ( (\InstructionReg|out [14] & (\Controller|state [3] & (!\InstructionReg|out[15]~DUPLICATE_q  & \Controller|Equal0~0_combout ))) ) ) # ( !\InstructionReg|out[13]~DUPLICATE_q  & ( 
// (!\InstructionReg|out [14] & (\Controller|state [3] & (\InstructionReg|out[15]~DUPLICATE_q  & \Controller|Equal0~0_combout ))) ) )

	.dataa(!\InstructionReg|out [14]),
	.datab(!\Controller|state [3]),
	.datac(!\InstructionReg|out[15]~DUPLICATE_q ),
	.datad(!\Controller|Equal0~0_combout ),
	.datae(!\InstructionReg|out[13]~DUPLICATE_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|Selector0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|Selector0~1 .extended_lut = "off";
defparam \Controller|Selector0~1 .lut_mask = 64'h0002001000020010;
defparam \Controller|Selector0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y19_N15
cyclonev_lcell_comb \Controller|Selector3~0 (
// Equation(s):
// \Controller|Selector3~0_combout  = ( \Controller|state [1] & ( (!\Controller|state [3] & (\Controller|state [0] & (\Controller|state [4] & !\Controller|state [2]))) # (\Controller|state [3] & ((!\Controller|state [0] & (\Controller|state [4])) # 
// (\Controller|state [0] & ((\Controller|state [2]))))) ) ) # ( !\Controller|state [1] & ( (!\Controller|state [3] & (!\Controller|state [0] & ((!\Controller|state [2]) # (\Controller|state [4])))) # (\Controller|state [3] & ((!\Controller|state [0]) # 
// ((\Controller|state [4] & \Controller|state [2])))) ) )

	.dataa(!\Controller|state [3]),
	.datab(!\Controller|state [0]),
	.datac(!\Controller|state [4]),
	.datad(!\Controller|state [2]),
	.datae(gnd),
	.dataf(!\Controller|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|Selector3~0 .extended_lut = "off";
defparam \Controller|Selector3~0 .lut_mask = 64'hCC4DCC4D06150615;
defparam \Controller|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y19_N39
cyclonev_lcell_comb \Controller|Equal2~0 (
// Equation(s):
// \Controller|Equal2~0_combout  = ( \InstructionReg|out [11] & ( (\InstructionReg|out [13] & !\InstructionReg|out [14]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\InstructionReg|out [13]),
	.datad(!\InstructionReg|out [14]),
	.datae(gnd),
	.dataf(!\InstructionReg|out [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|Equal2~0 .extended_lut = "off";
defparam \Controller|Equal2~0 .lut_mask = 64'h000000000F000F00;
defparam \Controller|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y19_N51
cyclonev_lcell_comb \Controller|state~3 (
// Equation(s):
// \Controller|state~3_combout  = ( \Controller|Equal2~0_combout  & ( (\Controller|Selector3~0_combout  & ((!\Controller|Equal0~1_combout ) # (!\InstructionReg|out [12]))) ) ) # ( !\Controller|Equal2~0_combout  & ( \Controller|Selector3~0_combout  ) )

	.dataa(!\Controller|Equal0~1_combout ),
	.datab(!\InstructionReg|out [12]),
	.datac(!\Controller|Selector3~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Controller|Equal2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|state~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|state~3 .extended_lut = "off";
defparam \Controller|state~3 .lut_mask = 64'h0F0F0F0F0E0E0E0E;
defparam \Controller|state~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y21_N39
cyclonev_lcell_comb \Controller|state~4 (
// Equation(s):
// \Controller|state~4_combout  = ( \Controller|state~3_combout  & ( (\rst_n~input_o  & (((\Controller|WideNor32~3_combout  & \Controller|state [1])) # (\Controller|Selector0~1_combout ))) ) ) # ( !\Controller|state~3_combout  & ( \rst_n~input_o  ) )

	.dataa(!\Controller|Selector0~1_combout ),
	.datab(!\rst_n~input_o ),
	.datac(!\Controller|WideNor32~3_combout ),
	.datad(!\Controller|state [1]),
	.datae(gnd),
	.dataf(!\Controller|state~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|state~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|state~4 .extended_lut = "off";
defparam \Controller|state~4 .lut_mask = 64'h3333333311131113;
defparam \Controller|state~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y21_N41
dffeas \Controller|state[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Controller|state~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|state[1] .is_wysiwyg = "true";
defparam \Controller|state[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y19_N33
cyclonev_lcell_comb \Controller|WideOr20~0 (
// Equation(s):
// \Controller|WideOr20~0_combout  = ( \Controller|state [3] & ( ((\Controller|state [1] & !\Controller|state [0])) # (\Controller|state [2]) ) ) # ( !\Controller|state [3] & ( (!\Controller|state [1] & !\Controller|state [2]) ) )

	.dataa(!\Controller|state [1]),
	.datab(gnd),
	.datac(!\Controller|state [2]),
	.datad(!\Controller|state [0]),
	.datae(!\Controller|state [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|WideOr20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|WideOr20~0 .extended_lut = "off";
defparam \Controller|WideOr20~0 .lut_mask = 64'hA0A05F0FA0A05F0F;
defparam \Controller|WideOr20~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y19_N53
dffeas \DataAddressRegister|out[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|regC|out [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|Equal27~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataAddressRegister|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DataAddressRegister|out[0] .is_wysiwyg = "true";
defparam \DataAddressRegister|out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y19_N51
cyclonev_lcell_comb \ram_addr[0]~0 (
// Equation(s):
// \ram_addr[0]~0_combout  = (!\Controller|WideOr20~0_combout  & ((!\Controller|state [4] & (\ProgramCounter|out [0])) # (\Controller|state [4] & ((\DataAddressRegister|out [0]))))) # (\Controller|WideOr20~0_combout  & (((\ProgramCounter|out [0]))))

	.dataa(!\Controller|WideOr20~0_combout ),
	.datab(!\Controller|state [4]),
	.datac(!\ProgramCounter|out [0]),
	.datad(!\DataAddressRegister|out [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_addr[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_addr[0]~0 .extended_lut = "off";
defparam \ram_addr[0]~0 .lut_mask = 64'h0D2F0D2F0D2F0D2F;
defparam \ram_addr[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y19_N44
dffeas \InstructionReg|out[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Ram|m_rtl_0|auto_generated|ram_block1a13 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|Equal27~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstructionReg|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \InstructionReg|out[13] .is_wysiwyg = "true";
defparam \InstructionReg|out[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y19_N24
cyclonev_lcell_comb \Controller|WideNor32~4 (
// Equation(s):
// \Controller|WideNor32~4_combout  = ( !\InstructionReg|out [14] & ( (!\InstructionReg|out [13] & \InstructionReg|out[15]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\InstructionReg|out [13]),
	.datac(!\InstructionReg|out[15]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\InstructionReg|out [14]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|WideNor32~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|WideNor32~4 .extended_lut = "off";
defparam \Controller|WideNor32~4 .lut_mask = 64'h0C0C00000C0C0000;
defparam \Controller|WideNor32~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y19_N54
cyclonev_lcell_comb \Controller|Selector0~2 (
// Equation(s):
// \Controller|Selector0~2_combout  = ( \Controller|state [4] & ( \Controller|state [1] & ( (\Controller|state [2] & (!\Controller|state [3] & !\Controller|state [0])) ) ) ) # ( \Controller|state [4] & ( !\Controller|state [1] & ( (\Controller|state [2] & 
// (\Controller|WideNor32~4_combout  & (!\Controller|state [3] & !\Controller|state [0]))) ) ) )

	.dataa(!\Controller|state [2]),
	.datab(!\Controller|WideNor32~4_combout ),
	.datac(!\Controller|state [3]),
	.datad(!\Controller|state [0]),
	.datae(!\Controller|state [4]),
	.dataf(!\Controller|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|Selector0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|Selector0~2 .extended_lut = "off";
defparam \Controller|Selector0~2 .lut_mask = 64'h0000100000005000;
defparam \Controller|Selector0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y20_N24
cyclonev_lcell_comb \Controller|Selector2~2 (
// Equation(s):
// \Controller|Selector2~2_combout  = ( \Controller|state [0] & ( (!\Controller|state [1] & !\Controller|state [4]) ) ) # ( !\Controller|state [0] & ( (\Controller|state [1] & (!\Controller|state [4] & !\Controller|state [3])) ) )

	.dataa(!\Controller|state [1]),
	.datab(!\Controller|state [4]),
	.datac(!\Controller|state [3]),
	.datad(gnd),
	.datae(!\Controller|state [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|Selector2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|Selector2~2 .extended_lut = "off";
defparam \Controller|Selector2~2 .lut_mask = 64'h4040888840408888;
defparam \Controller|Selector2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y19_N9
cyclonev_lcell_comb \Controller|Equal27~1 (
// Equation(s):
// \Controller|Equal27~1_combout  = ( !\Controller|state [0] & ( (!\Controller|state [1] & (!\Controller|state [4] & (\Controller|state [2] & \Controller|state [3]))) ) )

	.dataa(!\Controller|state [1]),
	.datab(!\Controller|state [4]),
	.datac(!\Controller|state [2]),
	.datad(!\Controller|state [3]),
	.datae(gnd),
	.dataf(!\Controller|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|Equal27~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|Equal27~1 .extended_lut = "off";
defparam \Controller|Equal27~1 .lut_mask = 64'h0008000800000000;
defparam \Controller|Equal27~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y19_N3
cyclonev_lcell_comb \Controller|Equal0~2 (
// Equation(s):
// \Controller|Equal0~2_combout  = ( !\InstructionReg|out [11] & ( (!\InstructionReg|out [13] & \InstructionReg|out [14]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\InstructionReg|out [13]),
	.datad(!\InstructionReg|out [14]),
	.datae(gnd),
	.dataf(!\InstructionReg|out [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|Equal0~2 .extended_lut = "off";
defparam \Controller|Equal0~2 .lut_mask = 64'h00F000F000000000;
defparam \Controller|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y19_N6
cyclonev_lcell_comb \Controller|Selector0~3 (
// Equation(s):
// \Controller|Selector0~3_combout  = ( \Controller|state [0] & ( (\Controller|state [4] & (!\Controller|state [3] & (!\Controller|state [1] $ (!\Controller|state [2])))) ) )

	.dataa(!\Controller|state [1]),
	.datab(!\Controller|state [4]),
	.datac(!\Controller|state [2]),
	.datad(!\Controller|state [3]),
	.datae(gnd),
	.dataf(!\Controller|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|Selector0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|Selector0~3 .extended_lut = "off";
defparam \Controller|Selector0~3 .lut_mask = 64'h0000000012001200;
defparam \Controller|Selector0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y19_N45
cyclonev_lcell_comb \Controller|Selector2~3 (
// Equation(s):
// \Controller|Selector2~3_combout  = ( !\Controller|Selector0~3_combout  & ( (!\Controller|Equal27~1_combout  & ((!\Controller|Equal0~1_combout ) # ((!\Controller|Equal2~0_combout  & !\Controller|Equal0~2_combout )))) ) )

	.dataa(!\Controller|Equal2~0_combout ),
	.datab(!\Controller|Equal27~1_combout ),
	.datac(!\Controller|Equal0~2_combout ),
	.datad(!\Controller|Equal0~1_combout ),
	.datae(gnd),
	.dataf(!\Controller|Selector0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|Selector2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|Selector2~3 .extended_lut = "off";
defparam \Controller|Selector2~3 .lut_mask = 64'hCC80CC8000000000;
defparam \Controller|Selector2~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y21_N48
cyclonev_lcell_comb \Controller|state~5 (
// Equation(s):
// \Controller|state~5_combout  = ( \Controller|state [2] & ( \Controller|Selector2~3_combout  & ( (\rst_n~input_o  & (((\Controller|WideNor32~3_combout ) # (\Controller|Selector2~2_combout )) # (\Controller|Selector0~2_combout ))) ) ) ) # ( 
// !\Controller|state [2] & ( \Controller|Selector2~3_combout  & ( (\rst_n~input_o  & \Controller|Selector0~2_combout ) ) ) ) # ( \Controller|state [2] & ( !\Controller|Selector2~3_combout  & ( \rst_n~input_o  ) ) ) # ( !\Controller|state [2] & ( 
// !\Controller|Selector2~3_combout  & ( \rst_n~input_o  ) ) )

	.dataa(!\rst_n~input_o ),
	.datab(!\Controller|Selector0~2_combout ),
	.datac(!\Controller|Selector2~2_combout ),
	.datad(!\Controller|WideNor32~3_combout ),
	.datae(!\Controller|state [2]),
	.dataf(!\Controller|Selector2~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|state~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|state~5 .extended_lut = "off";
defparam \Controller|state~5 .lut_mask = 64'h5555555511111555;
defparam \Controller|state~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y21_N50
dffeas \Controller|state[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Controller|state~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|state[2] .is_wysiwyg = "true";
defparam \Controller|state[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y20_N30
cyclonev_lcell_comb \Controller|Selector1~2 (
// Equation(s):
// \Controller|Selector1~2_combout  = ( \Controller|state [0] & ( \Controller|WideNor32~2_combout  & ( (!\Controller|state [2] & ((!\Controller|state [4] & (!\Controller|state [3] & \Controller|state [1])) # (\Controller|state [4] & (\Controller|state [3] & 
// !\Controller|state [1])))) ) ) ) # ( !\Controller|state [0] & ( \Controller|WideNor32~2_combout  & ( (!\Controller|state [2] & (\Controller|state [3] & (!\Controller|state [4] $ (!\Controller|state [1])))) # (\Controller|state [2] & (\Controller|state [4] 
// & (!\Controller|state [3] & !\Controller|state [1]))) ) ) ) # ( \Controller|state [0] & ( !\Controller|WideNor32~2_combout  & ( (!\Controller|state [2] & ((!\Controller|state [4] & (!\Controller|state [3] & \Controller|state [1])) # (\Controller|state [4] 
// & (\Controller|state [3] & !\Controller|state [1])))) ) ) ) # ( !\Controller|state [0] & ( !\Controller|WideNor32~2_combout  & ( (!\Controller|state [2] & (\Controller|state [3] & (!\Controller|state [4] $ (!\Controller|state [1])))) ) ) )

	.dataa(!\Controller|state [2]),
	.datab(!\Controller|state [4]),
	.datac(!\Controller|state [3]),
	.datad(!\Controller|state [1]),
	.datae(!\Controller|state [0]),
	.dataf(!\Controller|WideNor32~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|Selector1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|Selector1~2 .extended_lut = "off";
defparam \Controller|Selector1~2 .lut_mask = 64'h0208028012080280;
defparam \Controller|Selector1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y19_N12
cyclonev_lcell_comb \Controller|Selector2~0 (
// Equation(s):
// \Controller|Selector2~0_combout  = ( !\Controller|Equal27~1_combout  & ( (!\Controller|Equal2~0_combout ) # (!\Controller|Equal0~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Controller|Equal2~0_combout ),
	.datad(!\Controller|Equal0~1_combout ),
	.datae(gnd),
	.dataf(!\Controller|Equal27~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|Selector2~0 .extended_lut = "off";
defparam \Controller|Selector2~0 .lut_mask = 64'hFFF0FFF000000000;
defparam \Controller|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y19_N6
cyclonev_lcell_comb \Controller|Selector1~1 (
// Equation(s):
// \Controller|Selector1~1_combout  = ( !\Controller|WideNor32~1_combout  & ( \Controller|state [4] & ( ((\Controller|state [1] & (\Controller|WideNor32~0_combout  & !\Controller|state [0]))) # (\Controller|state [2]) ) ) ) # ( 
// \Controller|WideNor32~1_combout  & ( !\Controller|state [4] & ( (!\Controller|state [1] & ((!\Controller|state [2]) # (\Controller|state [0]))) ) ) ) # ( !\Controller|WideNor32~1_combout  & ( !\Controller|state [4] & ( (!\Controller|state [1] & 
// ((!\Controller|state [2]) # (\Controller|state [0]))) ) ) )

	.dataa(!\Controller|state [1]),
	.datab(!\Controller|state [2]),
	.datac(!\Controller|WideNor32~0_combout ),
	.datad(!\Controller|state [0]),
	.datae(!\Controller|WideNor32~1_combout ),
	.dataf(!\Controller|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|Selector1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|Selector1~1 .extended_lut = "off";
defparam \Controller|Selector1~1 .lut_mask = 64'h88AA88AA37330000;
defparam \Controller|Selector1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y19_N57
cyclonev_lcell_comb \Controller|Selector1~0 (
// Equation(s):
// \Controller|Selector1~0_combout  = ( !\InstructionReg|out [14] & ( \Controller|Equal0~0_combout  & ( (\InstructionReg|out[13]~DUPLICATE_q  & (!\InstructionReg|out [11] & \InstructionReg|out[15]~DUPLICATE_q )) ) ) )

	.dataa(!\InstructionReg|out[13]~DUPLICATE_q ),
	.datab(!\InstructionReg|out [11]),
	.datac(!\InstructionReg|out[15]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\InstructionReg|out [14]),
	.dataf(!\Controller|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|Selector1~0 .extended_lut = "off";
defparam \Controller|Selector1~0 .lut_mask = 64'h0000000004040000;
defparam \Controller|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y21_N24
cyclonev_lcell_comb \Controller|state~0 (
// Equation(s):
// \Controller|state~0_combout  = ( \Controller|state [3] & ( \Controller|Selector1~0_combout  & ( \rst_n~input_o  ) ) ) # ( !\Controller|state [3] & ( \Controller|Selector1~0_combout  & ( (\rst_n~input_o  & ((!\Controller|Selector2~0_combout ) # 
// (\Controller|Selector1~2_combout ))) ) ) ) # ( \Controller|state [3] & ( !\Controller|Selector1~0_combout  & ( (\rst_n~input_o  & (((!\Controller|Selector2~0_combout ) # (\Controller|Selector1~1_combout )) # (\Controller|Selector1~2_combout ))) ) ) ) # ( 
// !\Controller|state [3] & ( !\Controller|Selector1~0_combout  & ( (\rst_n~input_o  & ((!\Controller|Selector2~0_combout ) # (\Controller|Selector1~2_combout ))) ) ) )

	.dataa(!\Controller|Selector1~2_combout ),
	.datab(!\rst_n~input_o ),
	.datac(!\Controller|Selector2~0_combout ),
	.datad(!\Controller|Selector1~1_combout ),
	.datae(!\Controller|state [3]),
	.dataf(!\Controller|Selector1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|state~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|state~0 .extended_lut = "off";
defparam \Controller|state~0 .lut_mask = 64'h3131313331313333;
defparam \Controller|state~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y21_N26
dffeas \Controller|state[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Controller|state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|state[3] .is_wysiwyg = "true";
defparam \Controller|state[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y19_N29
dffeas \InstructionReg|out[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Ram|m_rtl_0|auto_generated|ram_block1a15 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|Equal27~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstructionReg|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \InstructionReg|out[15] .is_wysiwyg = "true";
defparam \InstructionReg|out[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y19_N36
cyclonev_lcell_comb \Controller|Equal0~1 (
// Equation(s):
// \Controller|Equal0~1_combout  = ( !\Controller|state [0] & ( \Controller|state [1] & ( (\Controller|state [3] & (!\Controller|state [2] & (\InstructionReg|out [15] & \Controller|state [4]))) ) ) )

	.dataa(!\Controller|state [3]),
	.datab(!\Controller|state [2]),
	.datac(!\InstructionReg|out [15]),
	.datad(!\Controller|state [4]),
	.datae(!\Controller|state [0]),
	.dataf(!\Controller|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|Equal0~1 .extended_lut = "off";
defparam \Controller|Equal0~1 .lut_mask = 64'h0000000000040000;
defparam \Controller|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y19_N48
cyclonev_lcell_comb \Controller|Equal1~0 (
// Equation(s):
// \Controller|Equal1~0_combout  = ( \Controller|Equal0~2_combout  & ( (\Controller|Equal0~1_combout  & !\InstructionReg|out [12]) ) )

	.dataa(!\Controller|Equal0~1_combout ),
	.datab(!\InstructionReg|out [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Controller|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|Equal1~0 .extended_lut = "off";
defparam \Controller|Equal1~0 .lut_mask = 64'h0000000044444444;
defparam \Controller|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y21_N24
cyclonev_lcell_comb \Controller|state~1 (
// Equation(s):
// \Controller|state~1_combout  = ( \Controller|state [3] & ( \Controller|state [1] & ( (\rst_n~input_o  & (((\Controller|state [4]) # (\Controller|state [0])) # (\Controller|state [2]))) ) ) ) # ( !\Controller|state [3] & ( \Controller|state [1] & ( 
// (\rst_n~input_o  & ((\Controller|state [4]) # (\Controller|state [0]))) ) ) ) # ( \Controller|state [3] & ( !\Controller|state [1] & ( (\rst_n~input_o  & (((\Controller|state [4]) # (\Controller|state [0])) # (\Controller|state [2]))) ) ) ) # ( 
// !\Controller|state [3] & ( !\Controller|state [1] & ( \rst_n~input_o  ) ) )

	.dataa(!\Controller|state [2]),
	.datab(!\Controller|state [0]),
	.datac(!\Controller|state [4]),
	.datad(!\rst_n~input_o ),
	.datae(!\Controller|state [3]),
	.dataf(!\Controller|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|state~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|state~1 .extended_lut = "off";
defparam \Controller|state~1 .lut_mask = 64'h00FF007F003F007F;
defparam \Controller|state~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y19_N42
cyclonev_lcell_comb \Controller|Selector2~1 (
// Equation(s):
// \Controller|Selector2~1_combout  = ( \InstructionReg|out [12] & ( (!\Controller|Equal27~1_combout  & ((!\Controller|Equal2~0_combout ) # (!\Controller|Equal0~1_combout ))) ) ) # ( !\InstructionReg|out [12] & ( !\Controller|Equal27~1_combout  ) )

	.dataa(!\Controller|Equal2~0_combout ),
	.datab(!\Controller|Equal27~1_combout ),
	.datac(!\Controller|Equal0~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\InstructionReg|out [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|Selector2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|Selector2~1 .extended_lut = "off";
defparam \Controller|Selector2~1 .lut_mask = 64'hCCCCCCCCC8C8C8C8;
defparam \Controller|Selector2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y21_N6
cyclonev_lcell_comb \Controller|state~2 (
// Equation(s):
// \Controller|state~2_combout  = ( \Controller|state [0] & ( \Controller|Selector2~1_combout  & ( (((!\Controller|state~1_combout ) # (\Controller|WideNor32~3_combout )) # (\Controller|Selector0~0_combout )) # (\Controller|Equal1~0_combout ) ) ) ) # ( 
// !\Controller|state [0] & ( \Controller|Selector2~1_combout  & ( ((!\Controller|state~1_combout ) # (\Controller|Selector0~0_combout )) # (\Controller|Equal1~0_combout ) ) ) ) # ( \Controller|state [0] & ( !\Controller|Selector2~1_combout  ) ) # ( 
// !\Controller|state [0] & ( !\Controller|Selector2~1_combout  ) )

	.dataa(!\Controller|Equal1~0_combout ),
	.datab(!\Controller|Selector0~0_combout ),
	.datac(!\Controller|state~1_combout ),
	.datad(!\Controller|WideNor32~3_combout ),
	.datae(!\Controller|state [0]),
	.dataf(!\Controller|Selector2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|state~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|state~2 .extended_lut = "off";
defparam \Controller|state~2 .lut_mask = 64'hFFFFFFFFF7F7F7FF;
defparam \Controller|state~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y21_N8
dffeas \Controller|state[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Controller|state~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|state[0] .is_wysiwyg = "true";
defparam \Controller|state[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y19_N36
cyclonev_lcell_comb \Controller|Equal27~2 (
// Equation(s):
// \Controller|Equal27~2_combout  = ( \Controller|state [1] & ( (\Controller|state [0] & (\Controller|state [2] & (\Controller|state [4] & !\Controller|state [3]))) ) )

	.dataa(!\Controller|state [0]),
	.datab(!\Controller|state [2]),
	.datac(!\Controller|state [4]),
	.datad(!\Controller|state [3]),
	.datae(gnd),
	.dataf(!\Controller|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|Equal27~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|Equal27~2 .extended_lut = "off";
defparam \Controller|Equal27~2 .lut_mask = 64'h0000000001000100;
defparam \Controller|Equal27~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y20_N28
dffeas \InstructionReg|out[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Ram|m_rtl_0|auto_generated|ram_block1a11 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|Equal27~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstructionReg|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \InstructionReg|out[11] .is_wysiwyg = "true";
defparam \InstructionReg|out[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y22_N51
cyclonev_lcell_comb \Datapath|regC|out[0]~feeder (
// Equation(s):
// \Datapath|regC|out[0]~feeder_combout  = \Datapath|ALU1|Add0~1_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Datapath|ALU1|Add0~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regC|out[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regC|out[0]~feeder .extended_lut = "off";
defparam \Datapath|regC|out[0]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \Datapath|regC|out[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y22_N51
cyclonev_lcell_comb \Datapath|ALU1|Mux15~0 (
// Equation(s):
// \Datapath|ALU1|Mux15~0_combout  = ( \InstructionReg|out[0]~DUPLICATE_q  & ( \Controller|WideOr19~1_combout  & ( (!\InstructionReg|out [11] & \Datapath|val_A[0]~0_combout ) ) ) ) # ( !\InstructionReg|out[0]~DUPLICATE_q  & ( \Controller|WideOr19~1_combout  
// & ( \InstructionReg|out [11] ) ) ) # ( \InstructionReg|out[0]~DUPLICATE_q  & ( !\Controller|WideOr19~1_combout  & ( (!\InstructionReg|out [11] & (\Datapath|shifter1|Mux15~0_combout  & \Datapath|val_A[0]~0_combout )) # (\InstructionReg|out [11] & 
// (!\Datapath|shifter1|Mux15~0_combout )) ) ) ) # ( !\InstructionReg|out[0]~DUPLICATE_q  & ( !\Controller|WideOr19~1_combout  & ( (!\InstructionReg|out [11] & (\Datapath|shifter1|Mux15~0_combout  & \Datapath|val_A[0]~0_combout )) # (\InstructionReg|out [11] 
// & (!\Datapath|shifter1|Mux15~0_combout )) ) ) )

	.dataa(gnd),
	.datab(!\InstructionReg|out [11]),
	.datac(!\Datapath|shifter1|Mux15~0_combout ),
	.datad(!\Datapath|val_A[0]~0_combout ),
	.datae(!\InstructionReg|out[0]~DUPLICATE_q ),
	.dataf(!\Controller|WideOr19~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|ALU1|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|ALU1|Mux15~0 .extended_lut = "off";
defparam \Datapath|ALU1|Mux15~0 .lut_mask = 64'h303C303C333300CC;
defparam \Datapath|ALU1|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y22_N52
dffeas \Datapath|regC|out[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regC|out[0]~feeder_combout ),
	.asdata(\Datapath|ALU1|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\InstructionReg|out [12]),
	.ena(\Controller|WideOr17~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regC|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regC|out[0] .is_wysiwyg = "true";
defparam \Datapath|regC|out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y27_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
