Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Jul  3 20:56:56 2019
| Host         : DESKTOP-I864URH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file bt_uart_timing_summary_routed.rpt -rpx bt_uart_timing_summary_routed.rpx -warn_on_violation
| Design       : bt_uart
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 18 register/latch pins with no clock driven by root clock pin: seg7_0/clk_s_reg/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: seg7_1/clk_s_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 94 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.331        0.000                      0                 1121        0.112        0.000                      0                 1101        3.000        0.000                       0                   540  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)       Period(ns)      Frequency(MHz)
-----                ------------       ----------      --------------
clk_pin              {0.000 5.000}      10.000          100.000         
  clk_out1_clk_core  {0.000 5.000}      10.000          100.000         
  clk_out2_clk_core  {0.000 5.000}      10.000          100.000         
  clkfbout_clk_core  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pin                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_clk_core        4.114        0.000                      0                  509        0.115        0.000                      0                  509        4.020        0.000                       0                   242  
  clk_out2_clk_core        3.448        0.000                      0                  491        0.112        0.000                      0                  491        4.020        0.000                       0                   294  
  clkfbout_clk_core                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_clk_core  clk_out1_clk_core        8.397        0.000                      0                   10                                                                        
clk_out1_clk_core  clk_out2_clk_core        3.331        0.000                      0                  126        0.313        0.000                      0                  116  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_out2_clk_core  clk_out2_clk_core        7.629        0.000                      0                   20        0.498        0.000                      0                   20  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_pin }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_core
  To Clock:  clk_out1_clk_core

Setup :            0  Failing Endpoints,  Worst Slack        4.114ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.114ns  (required time - arrival time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmd_parse_i0/arg_sav_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        5.597ns  (logic 1.388ns (24.801%)  route 4.209ns (75.199%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.253 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.587    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=240, routed)         1.549    -0.942    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X15Y66         FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y66         FDRE (Prop_fdre_C_Q)         0.456    -0.486 r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[0]/Q
                         net (fo=13, routed)          1.335     0.849    uart_rx_i0/uart_rx_ctl_i0/send_char_reg[0]
    SLICE_X13Y67         LUT6 (Prop_lut6_I1_O)        0.124     0.973 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_2/O
                         net (fo=4, routed)           0.558     1.531    uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_2_n_0
    SLICE_X13Y70         LUT2 (Prop_lut2_I0_O)        0.119     1.650 f  uart_rx_i0/uart_rx_ctl_i0/send_resp_type[0]_i_2/O
                         net (fo=3, routed)           0.800     2.450    uart_rx_i0/uart_rx_ctl_i0/to_val_return[4]
    SLICE_X13Y66         LUT4 (Prop_lut4_I3_O)        0.357     2.807 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[27]_i_2/O
                         net (fo=6, routed)           0.599     3.406    cmd_parse_i0/old_rx_data_rdy_reg_0
    SLICE_X13Y69         LUT6 (Prop_lut6_I3_O)        0.332     3.738 r  cmd_parse_i0/arg_sav[27]_i_1/O
                         net (fo=28, routed)          0.917     4.655    cmd_parse_i0/arg_sav_0
    SLICE_X14Y76         FDRE                                         r  cmd_parse_i0/arg_sav_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.570    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.348 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.935    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.026 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=240, routed)         1.425     8.451    cmd_parse_i0/CLK
    SLICE_X14Y76         FDRE                                         r  cmd_parse_i0/arg_sav_reg[20]/C
                         clock pessimism              0.561     9.012    
                         clock uncertainty           -0.074     8.938    
    SLICE_X14Y76         FDRE (Setup_fdre_C_CE)      -0.169     8.769    cmd_parse_i0/arg_sav_reg[20]
  -------------------------------------------------------------------
                         required time                          8.769    
                         arrival time                          -4.655    
  -------------------------------------------------------------------
                         slack                                  4.114    

Slack (MET) :             4.114ns  (required time - arrival time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmd_parse_i0/arg_sav_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        5.597ns  (logic 1.388ns (24.801%)  route 4.209ns (75.199%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.253 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.587    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=240, routed)         1.549    -0.942    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X15Y66         FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y66         FDRE (Prop_fdre_C_Q)         0.456    -0.486 r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[0]/Q
                         net (fo=13, routed)          1.335     0.849    uart_rx_i0/uart_rx_ctl_i0/send_char_reg[0]
    SLICE_X13Y67         LUT6 (Prop_lut6_I1_O)        0.124     0.973 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_2/O
                         net (fo=4, routed)           0.558     1.531    uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_2_n_0
    SLICE_X13Y70         LUT2 (Prop_lut2_I0_O)        0.119     1.650 f  uart_rx_i0/uart_rx_ctl_i0/send_resp_type[0]_i_2/O
                         net (fo=3, routed)           0.800     2.450    uart_rx_i0/uart_rx_ctl_i0/to_val_return[4]
    SLICE_X13Y66         LUT4 (Prop_lut4_I3_O)        0.357     2.807 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[27]_i_2/O
                         net (fo=6, routed)           0.599     3.406    cmd_parse_i0/old_rx_data_rdy_reg_0
    SLICE_X13Y69         LUT6 (Prop_lut6_I3_O)        0.332     3.738 r  cmd_parse_i0/arg_sav[27]_i_1/O
                         net (fo=28, routed)          0.917     4.655    cmd_parse_i0/arg_sav_0
    SLICE_X14Y76         FDRE                                         r  cmd_parse_i0/arg_sav_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.570    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.348 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.935    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.026 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=240, routed)         1.425     8.451    cmd_parse_i0/CLK
    SLICE_X14Y76         FDRE                                         r  cmd_parse_i0/arg_sav_reg[25]/C
                         clock pessimism              0.561     9.012    
                         clock uncertainty           -0.074     8.938    
    SLICE_X14Y76         FDRE (Setup_fdre_C_CE)      -0.169     8.769    cmd_parse_i0/arg_sav_reg[25]
  -------------------------------------------------------------------
                         required time                          8.769    
                         arrival time                          -4.655    
  -------------------------------------------------------------------
                         slack                                  4.114    

Slack (MET) :             4.125ns  (required time - arrival time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmd_parse_i0/arg_sav_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        5.552ns  (logic 1.388ns (24.998%)  route 4.164ns (75.002%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.253 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.587    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=240, routed)         1.549    -0.942    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X15Y66         FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y66         FDRE (Prop_fdre_C_Q)         0.456    -0.486 r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[0]/Q
                         net (fo=13, routed)          1.335     0.849    uart_rx_i0/uart_rx_ctl_i0/send_char_reg[0]
    SLICE_X13Y67         LUT6 (Prop_lut6_I1_O)        0.124     0.973 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_2/O
                         net (fo=4, routed)           0.558     1.531    uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_2_n_0
    SLICE_X13Y70         LUT2 (Prop_lut2_I0_O)        0.119     1.650 f  uart_rx_i0/uart_rx_ctl_i0/send_resp_type[0]_i_2/O
                         net (fo=3, routed)           0.800     2.450    uart_rx_i0/uart_rx_ctl_i0/to_val_return[4]
    SLICE_X13Y66         LUT4 (Prop_lut4_I3_O)        0.357     2.807 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[27]_i_2/O
                         net (fo=6, routed)           0.599     3.406    cmd_parse_i0/old_rx_data_rdy_reg_0
    SLICE_X13Y69         LUT6 (Prop_lut6_I3_O)        0.332     3.738 r  cmd_parse_i0/arg_sav[27]_i_1/O
                         net (fo=28, routed)          0.872     4.610    cmd_parse_i0/arg_sav_0
    SLICE_X13Y78         FDRE                                         r  cmd_parse_i0/arg_sav_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.570    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.348 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.935    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.026 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=240, routed)         1.428     8.454    cmd_parse_i0/CLK
    SLICE_X13Y78         FDRE                                         r  cmd_parse_i0/arg_sav_reg[14]/C
                         clock pessimism              0.561     9.015    
                         clock uncertainty           -0.074     8.941    
    SLICE_X13Y78         FDRE (Setup_fdre_C_CE)      -0.205     8.736    cmd_parse_i0/arg_sav_reg[14]
  -------------------------------------------------------------------
                         required time                          8.736    
                         arrival time                          -4.610    
  -------------------------------------------------------------------
                         slack                                  4.125    

Slack (MET) :             4.125ns  (required time - arrival time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmd_parse_i0/arg_sav_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        5.552ns  (logic 1.388ns (24.998%)  route 4.164ns (75.002%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.253 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.587    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=240, routed)         1.549    -0.942    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X15Y66         FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y66         FDRE (Prop_fdre_C_Q)         0.456    -0.486 r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[0]/Q
                         net (fo=13, routed)          1.335     0.849    uart_rx_i0/uart_rx_ctl_i0/send_char_reg[0]
    SLICE_X13Y67         LUT6 (Prop_lut6_I1_O)        0.124     0.973 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_2/O
                         net (fo=4, routed)           0.558     1.531    uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_2_n_0
    SLICE_X13Y70         LUT2 (Prop_lut2_I0_O)        0.119     1.650 f  uart_rx_i0/uart_rx_ctl_i0/send_resp_type[0]_i_2/O
                         net (fo=3, routed)           0.800     2.450    uart_rx_i0/uart_rx_ctl_i0/to_val_return[4]
    SLICE_X13Y66         LUT4 (Prop_lut4_I3_O)        0.357     2.807 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[27]_i_2/O
                         net (fo=6, routed)           0.599     3.406    cmd_parse_i0/old_rx_data_rdy_reg_0
    SLICE_X13Y69         LUT6 (Prop_lut6_I3_O)        0.332     3.738 r  cmd_parse_i0/arg_sav[27]_i_1/O
                         net (fo=28, routed)          0.872     4.610    cmd_parse_i0/arg_sav_0
    SLICE_X13Y78         FDRE                                         r  cmd_parse_i0/arg_sav_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.570    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.348 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.935    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.026 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=240, routed)         1.428     8.454    cmd_parse_i0/CLK
    SLICE_X13Y78         FDRE                                         r  cmd_parse_i0/arg_sav_reg[15]/C
                         clock pessimism              0.561     9.015    
                         clock uncertainty           -0.074     8.941    
    SLICE_X13Y78         FDRE (Setup_fdre_C_CE)      -0.205     8.736    cmd_parse_i0/arg_sav_reg[15]
  -------------------------------------------------------------------
                         required time                          8.736    
                         arrival time                          -4.610    
  -------------------------------------------------------------------
                         slack                                  4.125    

Slack (MET) :             4.125ns  (required time - arrival time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmd_parse_i0/arg_sav_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        5.552ns  (logic 1.388ns (24.998%)  route 4.164ns (75.002%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.253 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.587    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=240, routed)         1.549    -0.942    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X15Y66         FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y66         FDRE (Prop_fdre_C_Q)         0.456    -0.486 r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[0]/Q
                         net (fo=13, routed)          1.335     0.849    uart_rx_i0/uart_rx_ctl_i0/send_char_reg[0]
    SLICE_X13Y67         LUT6 (Prop_lut6_I1_O)        0.124     0.973 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_2/O
                         net (fo=4, routed)           0.558     1.531    uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_2_n_0
    SLICE_X13Y70         LUT2 (Prop_lut2_I0_O)        0.119     1.650 f  uart_rx_i0/uart_rx_ctl_i0/send_resp_type[0]_i_2/O
                         net (fo=3, routed)           0.800     2.450    uart_rx_i0/uart_rx_ctl_i0/to_val_return[4]
    SLICE_X13Y66         LUT4 (Prop_lut4_I3_O)        0.357     2.807 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[27]_i_2/O
                         net (fo=6, routed)           0.599     3.406    cmd_parse_i0/old_rx_data_rdy_reg_0
    SLICE_X13Y69         LUT6 (Prop_lut6_I3_O)        0.332     3.738 r  cmd_parse_i0/arg_sav[27]_i_1/O
                         net (fo=28, routed)          0.872     4.610    cmd_parse_i0/arg_sav_0
    SLICE_X13Y78         FDRE                                         r  cmd_parse_i0/arg_sav_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.570    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.348 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.935    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.026 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=240, routed)         1.428     8.454    cmd_parse_i0/CLK
    SLICE_X13Y78         FDRE                                         r  cmd_parse_i0/arg_sav_reg[18]/C
                         clock pessimism              0.561     9.015    
                         clock uncertainty           -0.074     8.941    
    SLICE_X13Y78         FDRE (Setup_fdre_C_CE)      -0.205     8.736    cmd_parse_i0/arg_sav_reg[18]
  -------------------------------------------------------------------
                         required time                          8.736    
                         arrival time                          -4.610    
  -------------------------------------------------------------------
                         slack                                  4.125    

Slack (MET) :             4.125ns  (required time - arrival time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmd_parse_i0/arg_sav_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        5.552ns  (logic 1.388ns (24.998%)  route 4.164ns (75.002%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.253 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.587    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=240, routed)         1.549    -0.942    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X15Y66         FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y66         FDRE (Prop_fdre_C_Q)         0.456    -0.486 r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[0]/Q
                         net (fo=13, routed)          1.335     0.849    uart_rx_i0/uart_rx_ctl_i0/send_char_reg[0]
    SLICE_X13Y67         LUT6 (Prop_lut6_I1_O)        0.124     0.973 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_2/O
                         net (fo=4, routed)           0.558     1.531    uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_2_n_0
    SLICE_X13Y70         LUT2 (Prop_lut2_I0_O)        0.119     1.650 f  uart_rx_i0/uart_rx_ctl_i0/send_resp_type[0]_i_2/O
                         net (fo=3, routed)           0.800     2.450    uart_rx_i0/uart_rx_ctl_i0/to_val_return[4]
    SLICE_X13Y66         LUT4 (Prop_lut4_I3_O)        0.357     2.807 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[27]_i_2/O
                         net (fo=6, routed)           0.599     3.406    cmd_parse_i0/old_rx_data_rdy_reg_0
    SLICE_X13Y69         LUT6 (Prop_lut6_I3_O)        0.332     3.738 r  cmd_parse_i0/arg_sav[27]_i_1/O
                         net (fo=28, routed)          0.872     4.610    cmd_parse_i0/arg_sav_0
    SLICE_X13Y78         FDRE                                         r  cmd_parse_i0/arg_sav_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.570    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.348 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.935    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.026 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=240, routed)         1.428     8.454    cmd_parse_i0/CLK
    SLICE_X13Y78         FDRE                                         r  cmd_parse_i0/arg_sav_reg[19]/C
                         clock pessimism              0.561     9.015    
                         clock uncertainty           -0.074     8.941    
    SLICE_X13Y78         FDRE (Setup_fdre_C_CE)      -0.205     8.736    cmd_parse_i0/arg_sav_reg[19]
  -------------------------------------------------------------------
                         required time                          8.736    
                         arrival time                          -4.610    
  -------------------------------------------------------------------
                         slack                                  4.125    

Slack (MET) :             4.125ns  (required time - arrival time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmd_parse_i0/arg_sav_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        5.552ns  (logic 1.388ns (24.998%)  route 4.164ns (75.002%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.253 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.587    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=240, routed)         1.549    -0.942    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X15Y66         FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y66         FDRE (Prop_fdre_C_Q)         0.456    -0.486 r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[0]/Q
                         net (fo=13, routed)          1.335     0.849    uart_rx_i0/uart_rx_ctl_i0/send_char_reg[0]
    SLICE_X13Y67         LUT6 (Prop_lut6_I1_O)        0.124     0.973 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_2/O
                         net (fo=4, routed)           0.558     1.531    uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_2_n_0
    SLICE_X13Y70         LUT2 (Prop_lut2_I0_O)        0.119     1.650 f  uart_rx_i0/uart_rx_ctl_i0/send_resp_type[0]_i_2/O
                         net (fo=3, routed)           0.800     2.450    uart_rx_i0/uart_rx_ctl_i0/to_val_return[4]
    SLICE_X13Y66         LUT4 (Prop_lut4_I3_O)        0.357     2.807 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[27]_i_2/O
                         net (fo=6, routed)           0.599     3.406    cmd_parse_i0/old_rx_data_rdy_reg_0
    SLICE_X13Y69         LUT6 (Prop_lut6_I3_O)        0.332     3.738 r  cmd_parse_i0/arg_sav[27]_i_1/O
                         net (fo=28, routed)          0.872     4.610    cmd_parse_i0/arg_sav_0
    SLICE_X13Y78         FDRE                                         r  cmd_parse_i0/arg_sav_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.570    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.348 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.935    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.026 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=240, routed)         1.428     8.454    cmd_parse_i0/CLK
    SLICE_X13Y78         FDRE                                         r  cmd_parse_i0/arg_sav_reg[22]/C
                         clock pessimism              0.561     9.015    
                         clock uncertainty           -0.074     8.941    
    SLICE_X13Y78         FDRE (Setup_fdre_C_CE)      -0.205     8.736    cmd_parse_i0/arg_sav_reg[22]
  -------------------------------------------------------------------
                         required time                          8.736    
                         arrival time                          -4.610    
  -------------------------------------------------------------------
                         slack                                  4.125    

Slack (MET) :             4.125ns  (required time - arrival time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmd_parse_i0/arg_sav_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        5.552ns  (logic 1.388ns (24.998%)  route 4.164ns (75.002%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.253 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.587    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=240, routed)         1.549    -0.942    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X15Y66         FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y66         FDRE (Prop_fdre_C_Q)         0.456    -0.486 r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[0]/Q
                         net (fo=13, routed)          1.335     0.849    uart_rx_i0/uart_rx_ctl_i0/send_char_reg[0]
    SLICE_X13Y67         LUT6 (Prop_lut6_I1_O)        0.124     0.973 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_2/O
                         net (fo=4, routed)           0.558     1.531    uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_2_n_0
    SLICE_X13Y70         LUT2 (Prop_lut2_I0_O)        0.119     1.650 f  uart_rx_i0/uart_rx_ctl_i0/send_resp_type[0]_i_2/O
                         net (fo=3, routed)           0.800     2.450    uart_rx_i0/uart_rx_ctl_i0/to_val_return[4]
    SLICE_X13Y66         LUT4 (Prop_lut4_I3_O)        0.357     2.807 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[27]_i_2/O
                         net (fo=6, routed)           0.599     3.406    cmd_parse_i0/old_rx_data_rdy_reg_0
    SLICE_X13Y69         LUT6 (Prop_lut6_I3_O)        0.332     3.738 r  cmd_parse_i0/arg_sav[27]_i_1/O
                         net (fo=28, routed)          0.872     4.610    cmd_parse_i0/arg_sav_0
    SLICE_X13Y78         FDRE                                         r  cmd_parse_i0/arg_sav_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.570    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.348 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.935    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.026 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=240, routed)         1.428     8.454    cmd_parse_i0/CLK
    SLICE_X13Y78         FDRE                                         r  cmd_parse_i0/arg_sav_reg[23]/C
                         clock pessimism              0.561     9.015    
                         clock uncertainty           -0.074     8.941    
    SLICE_X13Y78         FDRE (Setup_fdre_C_CE)      -0.205     8.736    cmd_parse_i0/arg_sav_reg[23]
  -------------------------------------------------------------------
                         required time                          8.736    
                         arrival time                          -4.610    
  -------------------------------------------------------------------
                         slack                                  4.125    

Slack (MET) :             4.125ns  (required time - arrival time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmd_parse_i0/arg_sav_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        5.552ns  (logic 1.388ns (24.998%)  route 4.164ns (75.002%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.253 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.587    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=240, routed)         1.549    -0.942    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X15Y66         FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y66         FDRE (Prop_fdre_C_Q)         0.456    -0.486 r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[0]/Q
                         net (fo=13, routed)          1.335     0.849    uart_rx_i0/uart_rx_ctl_i0/send_char_reg[0]
    SLICE_X13Y67         LUT6 (Prop_lut6_I1_O)        0.124     0.973 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_2/O
                         net (fo=4, routed)           0.558     1.531    uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_2_n_0
    SLICE_X13Y70         LUT2 (Prop_lut2_I0_O)        0.119     1.650 f  uart_rx_i0/uart_rx_ctl_i0/send_resp_type[0]_i_2/O
                         net (fo=3, routed)           0.800     2.450    uart_rx_i0/uart_rx_ctl_i0/to_val_return[4]
    SLICE_X13Y66         LUT4 (Prop_lut4_I3_O)        0.357     2.807 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[27]_i_2/O
                         net (fo=6, routed)           0.599     3.406    cmd_parse_i0/old_rx_data_rdy_reg_0
    SLICE_X13Y69         LUT6 (Prop_lut6_I3_O)        0.332     3.738 r  cmd_parse_i0/arg_sav[27]_i_1/O
                         net (fo=28, routed)          0.872     4.610    cmd_parse_i0/arg_sav_0
    SLICE_X13Y78         FDRE                                         r  cmd_parse_i0/arg_sav_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.570    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.348 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.935    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.026 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=240, routed)         1.428     8.454    cmd_parse_i0/CLK
    SLICE_X13Y78         FDRE                                         r  cmd_parse_i0/arg_sav_reg[24]/C
                         clock pessimism              0.561     9.015    
                         clock uncertainty           -0.074     8.941    
    SLICE_X13Y78         FDRE (Setup_fdre_C_CE)      -0.205     8.736    cmd_parse_i0/arg_sav_reg[24]
  -------------------------------------------------------------------
                         required time                          8.736    
                         arrival time                          -4.610    
  -------------------------------------------------------------------
                         slack                                  4.125    

Slack (MET) :             4.125ns  (required time - arrival time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmd_parse_i0/arg_sav_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        5.552ns  (logic 1.388ns (24.998%)  route 4.164ns (75.002%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.253 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.587    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=240, routed)         1.549    -0.942    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X15Y66         FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y66         FDRE (Prop_fdre_C_Q)         0.456    -0.486 r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[0]/Q
                         net (fo=13, routed)          1.335     0.849    uart_rx_i0/uart_rx_ctl_i0/send_char_reg[0]
    SLICE_X13Y67         LUT6 (Prop_lut6_I1_O)        0.124     0.973 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_2/O
                         net (fo=4, routed)           0.558     1.531    uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_2_n_0
    SLICE_X13Y70         LUT2 (Prop_lut2_I0_O)        0.119     1.650 f  uart_rx_i0/uart_rx_ctl_i0/send_resp_type[0]_i_2/O
                         net (fo=3, routed)           0.800     2.450    uart_rx_i0/uart_rx_ctl_i0/to_val_return[4]
    SLICE_X13Y66         LUT4 (Prop_lut4_I3_O)        0.357     2.807 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[27]_i_2/O
                         net (fo=6, routed)           0.599     3.406    cmd_parse_i0/old_rx_data_rdy_reg_0
    SLICE_X13Y69         LUT6 (Prop_lut6_I3_O)        0.332     3.738 r  cmd_parse_i0/arg_sav[27]_i_1/O
                         net (fo=28, routed)          0.872     4.610    cmd_parse_i0/arg_sav_0
    SLICE_X13Y78         FDRE                                         r  cmd_parse_i0/arg_sav_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.570    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.348 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.935    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.026 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=240, routed)         1.428     8.454    cmd_parse_i0/CLK
    SLICE_X13Y78         FDRE                                         r  cmd_parse_i0/arg_sav_reg[26]/C
                         clock pessimism              0.561     9.015    
                         clock uncertainty           -0.074     8.941    
    SLICE_X13Y78         FDRE (Setup_fdre_C_CE)      -0.205     8.736    cmd_parse_i0/arg_sav_reg[26]
  -------------------------------------------------------------------
                         required time                          8.736    
                         arrival time                          -4.610    
  -------------------------------------------------------------------
                         slack                                  4.125    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.140%)  route 0.216ns (56.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=240, routed)         0.557    -0.604    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/wr_clk
    SLICE_X10Y68         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y68         FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_A_reg/Q
                         net (fo=2, routed)           0.216    -0.224    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/POR_A
    RAMB18_X0Y26         RAMB18E1                                     r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=240, routed)         0.867    -0.801    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X0Y26         RAMB18E1                                     r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.273    -0.528    
    RAMB18_X0Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_RSTRAMARSTRAM)
                                                      0.189    -0.339    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=240, routed)         0.588    -0.573    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X5Y62          FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.056    -0.377    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X5Y62          FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=240, routed)         0.858    -0.811    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X5Y62          FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism              0.237    -0.573    
    SLICE_X5Y62          FDRE (Hold_fdre_C_D)         0.078    -0.495    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.377    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 cmd_parse_i0/send_char_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.186ns (37.948%)  route 0.304ns (62.052%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=240, routed)         0.560    -0.601    cmd_parse_i0/CLK
    SLICE_X11Y65         FDRE                                         r  cmd_parse_i0/send_char_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  cmd_parse_i0/send_char_reg[4]/Q
                         net (fo=1, routed)           0.139    -0.321    resp_gen_i0/send_char_reg[6][4]
    SLICE_X10Y65         LUT4 (Prop_lut4_I3_O)        0.045    -0.276 r  resp_gen_i0/char_fifo_i0_i_4/O
                         net (fo=1, routed)           0.165    -0.111    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[4]
    RAMB18_X0Y26         RAMB18E1                                     r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=240, routed)         0.867    -0.801    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X0Y26         RAMB18E1                                     r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.273    -0.528    
    RAMB18_X0Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[8])
                                                      0.296    -0.232    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                          -0.111    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=240, routed)         0.587    -0.574    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X5Y63          FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.056    -0.378    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X5Y63          FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=240, routed)         0.856    -0.812    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X5Y63          FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism              0.237    -0.574    
    SLICE_X5Y63          FDRE (Hold_fdre_C_D)         0.076    -0.498    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.378    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=240, routed)         0.588    -0.573    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X5Y62          FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.056    -0.377    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X5Y62          FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=240, routed)         0.858    -0.811    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X5Y62          FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism              0.237    -0.573    
    SLICE_X5Y62          FDRE (Hold_fdre_C_D)         0.076    -0.497    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.377    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=240, routed)         0.587    -0.574    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X5Y63          FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.056    -0.378    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X5Y63          FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=240, routed)         0.856    -0.812    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X5Y63          FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism              0.237    -0.574    
    SLICE_X5Y63          FDRE (Hold_fdre_C_D)         0.075    -0.499    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.378    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=240, routed)         0.591    -0.570    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X3Y61          FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y61          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.374    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff[0]
    SLICE_X3Y61          FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=240, routed)         0.861    -0.807    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X3Y61          FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/C
                         clock pessimism              0.236    -0.570    
    SLICE_X3Y61          FDRE (Hold_fdre_C_D)         0.075    -0.495    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.374    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=240, routed)         0.588    -0.573    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X5Y62          FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.056    -0.377    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X5Y62          FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=240, routed)         0.858    -0.811    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X5Y62          FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism              0.237    -0.573    
    SLICE_X5Y62          FDRE (Hold_fdre_C_D)         0.075    -0.498    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.377    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=240, routed)         0.589    -0.572    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X4Y61          FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61          FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.059    -0.373    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][9]
    SLICE_X4Y61          FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=240, routed)         0.860    -0.809    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X4Y61          FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism              0.236    -0.572    
    SLICE_X4Y61          FDRE (Hold_fdre_C_D)         0.076    -0.496    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=240, routed)         0.587    -0.574    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X5Y63          FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.056    -0.378    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X5Y63          FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=240, routed)         0.856    -0.812    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X5Y63          FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism              0.237    -0.574    
    SLICE_X5Y63          FDRE (Hold_fdre_C_D)         0.071    -0.503    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.378    
  -------------------------------------------------------------------
                         slack                                  0.126    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_core
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y26     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clk_gen_i0/clk_core_i0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y62      char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y62      char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y62      char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y62      char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y62      char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y62      char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y62      char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y69     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y69     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y62      char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y62      char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y62      char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y64      char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y64      char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y64      char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y64      char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y64      char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y69     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y69     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y62      char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y62      char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y62      char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y62      char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y61      char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y62      char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y62      char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y62      char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_core
  To Clock:  clk_out2_clk_core

Setup :            0  Failing Endpoints,  Worst Slack        3.448ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.112ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.448ns  (required time - arrival time)
  Source:                 b1/delay_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b1/prediv_reg[11]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        6.235ns  (logic 1.306ns (20.947%)  route 4.929ns (79.053%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 8.519 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.253 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.587    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=292, routed)         1.609    -0.882    b1/clk_out2
    SLICE_X3Y72          FDRE                                         r  b1/delay_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y72          FDRE (Prop_fdre_C_Q)         0.456    -0.426 r  b1/delay_reg[10]/Q
                         net (fo=99, routed)          1.386     0.960    b1/delay_reg_n_0_[10]
    SLICE_X8Y67          LUT3 (Prop_lut3_I1_O)        0.150     1.110 f  b1/prediv[16]_i_96/O
                         net (fo=1, routed)           0.469     1.579    b1/prediv[16]_i_96_n_0
    SLICE_X8Y67          LUT6 (Prop_lut6_I1_O)        0.328     1.907 f  b1/prediv[16]_i_37/O
                         net (fo=1, routed)           0.670     2.577    b1/prediv[16]_i_37_n_0
    SLICE_X8Y67          LUT6 (Prop_lut6_I2_O)        0.124     2.701 r  b1/prediv[16]_i_11/O
                         net (fo=1, routed)           1.165     3.867    b1/prediv[16]_i_11_n_0
    SLICE_X4Y68          LUT6 (Prop_lut6_I1_O)        0.124     3.991 r  b1/prediv[16]_i_4/O
                         net (fo=1, routed)           0.488     4.479    b1/prediv[16]_i_4_n_0
    SLICE_X4Y68          LUT6 (Prop_lut6_I0_O)        0.124     4.603 r  b1/prediv[16]_i_2/O
                         net (fo=17, routed)          0.750     5.353    b1/prediv[16]_i_2_n_0
    SLICE_X4Y72          FDSE                                         r  b1/prediv_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.570    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.348 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.935    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.026 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=292, routed)         1.493     8.519    b1/clk_out2
    SLICE_X4Y72          FDSE                                         r  b1/prediv_reg[11]/C
                         clock pessimism              0.561     9.080    
                         clock uncertainty           -0.074     9.006    
    SLICE_X4Y72          FDSE (Setup_fdse_C_CE)      -0.205     8.801    b1/prediv_reg[11]
  -------------------------------------------------------------------
                         required time                          8.801    
                         arrival time                          -5.353    
  -------------------------------------------------------------------
                         slack                                  3.448    

Slack (MET) :             3.483ns  (required time - arrival time)
  Source:                 b1/delay_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b1/prediv_reg[15]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        6.200ns  (logic 1.306ns (21.066%)  route 4.894ns (78.934%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 8.519 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.253 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.587    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=292, routed)         1.609    -0.882    b1/clk_out2
    SLICE_X3Y72          FDRE                                         r  b1/delay_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y72          FDRE (Prop_fdre_C_Q)         0.456    -0.426 r  b1/delay_reg[10]/Q
                         net (fo=99, routed)          1.386     0.960    b1/delay_reg_n_0_[10]
    SLICE_X8Y67          LUT3 (Prop_lut3_I1_O)        0.150     1.110 f  b1/prediv[16]_i_96/O
                         net (fo=1, routed)           0.469     1.579    b1/prediv[16]_i_96_n_0
    SLICE_X8Y67          LUT6 (Prop_lut6_I1_O)        0.328     1.907 f  b1/prediv[16]_i_37/O
                         net (fo=1, routed)           0.670     2.577    b1/prediv[16]_i_37_n_0
    SLICE_X8Y67          LUT6 (Prop_lut6_I2_O)        0.124     2.701 r  b1/prediv[16]_i_11/O
                         net (fo=1, routed)           1.165     3.867    b1/prediv[16]_i_11_n_0
    SLICE_X4Y68          LUT6 (Prop_lut6_I1_O)        0.124     3.991 r  b1/prediv[16]_i_4/O
                         net (fo=1, routed)           0.488     4.479    b1/prediv[16]_i_4_n_0
    SLICE_X4Y68          LUT6 (Prop_lut6_I0_O)        0.124     4.603 r  b1/prediv[16]_i_2/O
                         net (fo=17, routed)          0.715     5.318    b1/prediv[16]_i_2_n_0
    SLICE_X7Y72          FDSE                                         r  b1/prediv_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.570    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.348 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.935    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.026 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=292, routed)         1.493     8.519    b1/clk_out2
    SLICE_X7Y72          FDSE                                         r  b1/prediv_reg[15]/C
                         clock pessimism              0.561     9.080    
                         clock uncertainty           -0.074     9.006    
    SLICE_X7Y72          FDSE (Setup_fdse_C_CE)      -0.205     8.801    b1/prediv_reg[15]
  -------------------------------------------------------------------
                         required time                          8.801    
                         arrival time                          -5.318    
  -------------------------------------------------------------------
                         slack                                  3.483    

Slack (MET) :             3.483ns  (required time - arrival time)
  Source:                 b1/delay_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b1/prediv_reg[4]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        6.200ns  (logic 1.306ns (21.066%)  route 4.894ns (78.934%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 8.519 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.253 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.587    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=292, routed)         1.609    -0.882    b1/clk_out2
    SLICE_X3Y72          FDRE                                         r  b1/delay_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y72          FDRE (Prop_fdre_C_Q)         0.456    -0.426 r  b1/delay_reg[10]/Q
                         net (fo=99, routed)          1.386     0.960    b1/delay_reg_n_0_[10]
    SLICE_X8Y67          LUT3 (Prop_lut3_I1_O)        0.150     1.110 f  b1/prediv[16]_i_96/O
                         net (fo=1, routed)           0.469     1.579    b1/prediv[16]_i_96_n_0
    SLICE_X8Y67          LUT6 (Prop_lut6_I1_O)        0.328     1.907 f  b1/prediv[16]_i_37/O
                         net (fo=1, routed)           0.670     2.577    b1/prediv[16]_i_37_n_0
    SLICE_X8Y67          LUT6 (Prop_lut6_I2_O)        0.124     2.701 r  b1/prediv[16]_i_11/O
                         net (fo=1, routed)           1.165     3.867    b1/prediv[16]_i_11_n_0
    SLICE_X4Y68          LUT6 (Prop_lut6_I1_O)        0.124     3.991 r  b1/prediv[16]_i_4/O
                         net (fo=1, routed)           0.488     4.479    b1/prediv[16]_i_4_n_0
    SLICE_X4Y68          LUT6 (Prop_lut6_I0_O)        0.124     4.603 r  b1/prediv[16]_i_2/O
                         net (fo=17, routed)          0.715     5.318    b1/prediv[16]_i_2_n_0
    SLICE_X7Y72          FDSE                                         r  b1/prediv_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.570    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.348 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.935    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.026 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=292, routed)         1.493     8.519    b1/clk_out2
    SLICE_X7Y72          FDSE                                         r  b1/prediv_reg[4]/C
                         clock pessimism              0.561     9.080    
                         clock uncertainty           -0.074     9.006    
    SLICE_X7Y72          FDSE (Setup_fdse_C_CE)      -0.205     8.801    b1/prediv_reg[4]
  -------------------------------------------------------------------
                         required time                          8.801    
                         arrival time                          -5.318    
  -------------------------------------------------------------------
                         slack                                  3.483    

Slack (MET) :             3.494ns  (required time - arrival time)
  Source:                 b1/delay_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b1/prediv_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        6.191ns  (logic 1.306ns (21.096%)  route 4.885ns (78.904%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 8.521 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.253 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.587    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=292, routed)         1.609    -0.882    b1/clk_out2
    SLICE_X3Y72          FDRE                                         r  b1/delay_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y72          FDRE (Prop_fdre_C_Q)         0.456    -0.426 r  b1/delay_reg[10]/Q
                         net (fo=99, routed)          1.386     0.960    b1/delay_reg_n_0_[10]
    SLICE_X8Y67          LUT3 (Prop_lut3_I1_O)        0.150     1.110 f  b1/prediv[16]_i_96/O
                         net (fo=1, routed)           0.469     1.579    b1/prediv[16]_i_96_n_0
    SLICE_X8Y67          LUT6 (Prop_lut6_I1_O)        0.328     1.907 f  b1/prediv[16]_i_37/O
                         net (fo=1, routed)           0.670     2.577    b1/prediv[16]_i_37_n_0
    SLICE_X8Y67          LUT6 (Prop_lut6_I2_O)        0.124     2.701 r  b1/prediv[16]_i_11/O
                         net (fo=1, routed)           1.165     3.867    b1/prediv[16]_i_11_n_0
    SLICE_X4Y68          LUT6 (Prop_lut6_I1_O)        0.124     3.991 r  b1/prediv[16]_i_4/O
                         net (fo=1, routed)           0.488     4.479    b1/prediv[16]_i_4_n_0
    SLICE_X4Y68          LUT6 (Prop_lut6_I0_O)        0.124     4.603 r  b1/prediv[16]_i_2/O
                         net (fo=17, routed)          0.706     5.309    b1/prediv[16]_i_2_n_0
    SLICE_X4Y71          FDSE                                         r  b1/prediv_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.570    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.348 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.935    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.026 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=292, routed)         1.495     8.521    b1/clk_out2
    SLICE_X4Y71          FDSE                                         r  b1/prediv_reg[1]/C
                         clock pessimism              0.561     9.082    
                         clock uncertainty           -0.074     9.008    
    SLICE_X4Y71          FDSE (Setup_fdse_C_CE)      -0.205     8.803    b1/prediv_reg[1]
  -------------------------------------------------------------------
                         required time                          8.803    
                         arrival time                          -5.309    
  -------------------------------------------------------------------
                         slack                                  3.494    

Slack (MET) :             3.532ns  (required time - arrival time)
  Source:                 b1/delay_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b1/prediv_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        6.170ns  (logic 1.306ns (21.167%)  route 4.864ns (78.833%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 8.524 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.253 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.587    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=292, routed)         1.609    -0.882    b1/clk_out2
    SLICE_X3Y72          FDRE                                         r  b1/delay_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y72          FDRE (Prop_fdre_C_Q)         0.456    -0.426 r  b1/delay_reg[10]/Q
                         net (fo=99, routed)          1.386     0.960    b1/delay_reg_n_0_[10]
    SLICE_X8Y67          LUT3 (Prop_lut3_I1_O)        0.150     1.110 f  b1/prediv[16]_i_96/O
                         net (fo=1, routed)           0.469     1.579    b1/prediv[16]_i_96_n_0
    SLICE_X8Y67          LUT6 (Prop_lut6_I1_O)        0.328     1.907 f  b1/prediv[16]_i_37/O
                         net (fo=1, routed)           0.670     2.577    b1/prediv[16]_i_37_n_0
    SLICE_X8Y67          LUT6 (Prop_lut6_I2_O)        0.124     2.701 r  b1/prediv[16]_i_11/O
                         net (fo=1, routed)           1.165     3.867    b1/prediv[16]_i_11_n_0
    SLICE_X4Y68          LUT6 (Prop_lut6_I1_O)        0.124     3.991 r  b1/prediv[16]_i_4/O
                         net (fo=1, routed)           0.488     4.479    b1/prediv[16]_i_4_n_0
    SLICE_X4Y68          LUT6 (Prop_lut6_I0_O)        0.124     4.603 r  b1/prediv[16]_i_2/O
                         net (fo=17, routed)          0.685     5.288    b1/prediv[16]_i_2_n_0
    SLICE_X1Y70          FDRE                                         r  b1/prediv_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.570    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.348 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.935    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.026 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=292, routed)         1.498     8.524    b1/clk_out2
    SLICE_X1Y70          FDRE                                         r  b1/prediv_reg[10]/C
                         clock pessimism              0.575     9.099    
                         clock uncertainty           -0.074     9.025    
    SLICE_X1Y70          FDRE (Setup_fdre_C_CE)      -0.205     8.820    b1/prediv_reg[10]
  -------------------------------------------------------------------
                         required time                          8.820    
                         arrival time                          -5.288    
  -------------------------------------------------------------------
                         slack                                  3.532    

Slack (MET) :             3.532ns  (required time - arrival time)
  Source:                 b1/delay_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b1/prediv_reg[7]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        6.170ns  (logic 1.306ns (21.167%)  route 4.864ns (78.833%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 8.524 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.253 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.587    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=292, routed)         1.609    -0.882    b1/clk_out2
    SLICE_X3Y72          FDRE                                         r  b1/delay_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y72          FDRE (Prop_fdre_C_Q)         0.456    -0.426 r  b1/delay_reg[10]/Q
                         net (fo=99, routed)          1.386     0.960    b1/delay_reg_n_0_[10]
    SLICE_X8Y67          LUT3 (Prop_lut3_I1_O)        0.150     1.110 f  b1/prediv[16]_i_96/O
                         net (fo=1, routed)           0.469     1.579    b1/prediv[16]_i_96_n_0
    SLICE_X8Y67          LUT6 (Prop_lut6_I1_O)        0.328     1.907 f  b1/prediv[16]_i_37/O
                         net (fo=1, routed)           0.670     2.577    b1/prediv[16]_i_37_n_0
    SLICE_X8Y67          LUT6 (Prop_lut6_I2_O)        0.124     2.701 r  b1/prediv[16]_i_11/O
                         net (fo=1, routed)           1.165     3.867    b1/prediv[16]_i_11_n_0
    SLICE_X4Y68          LUT6 (Prop_lut6_I1_O)        0.124     3.991 r  b1/prediv[16]_i_4/O
                         net (fo=1, routed)           0.488     4.479    b1/prediv[16]_i_4_n_0
    SLICE_X4Y68          LUT6 (Prop_lut6_I0_O)        0.124     4.603 r  b1/prediv[16]_i_2/O
                         net (fo=17, routed)          0.685     5.288    b1/prediv[16]_i_2_n_0
    SLICE_X1Y70          FDSE                                         r  b1/prediv_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.570    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.348 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.935    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.026 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=292, routed)         1.498     8.524    b1/clk_out2
    SLICE_X1Y70          FDSE                                         r  b1/prediv_reg[7]/C
                         clock pessimism              0.575     9.099    
                         clock uncertainty           -0.074     9.025    
    SLICE_X1Y70          FDSE (Setup_fdse_C_CE)      -0.205     8.820    b1/prediv_reg[7]
  -------------------------------------------------------------------
                         required time                          8.820    
                         arrival time                          -5.288    
  -------------------------------------------------------------------
                         slack                                  3.532    

Slack (MET) :             3.543ns  (required time - arrival time)
  Source:                 b1/delay_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b1/prediv_reg[9]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        6.194ns  (logic 1.306ns (21.086%)  route 4.888ns (78.914%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 8.523 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.253 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.587    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=292, routed)         1.609    -0.882    b1/clk_out2
    SLICE_X3Y72          FDRE                                         r  b1/delay_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y72          FDRE (Prop_fdre_C_Q)         0.456    -0.426 r  b1/delay_reg[10]/Q
                         net (fo=99, routed)          1.386     0.960    b1/delay_reg_n_0_[10]
    SLICE_X8Y67          LUT3 (Prop_lut3_I1_O)        0.150     1.110 f  b1/prediv[16]_i_96/O
                         net (fo=1, routed)           0.469     1.579    b1/prediv[16]_i_96_n_0
    SLICE_X8Y67          LUT6 (Prop_lut6_I1_O)        0.328     1.907 f  b1/prediv[16]_i_37/O
                         net (fo=1, routed)           0.670     2.577    b1/prediv[16]_i_37_n_0
    SLICE_X8Y67          LUT6 (Prop_lut6_I2_O)        0.124     2.701 r  b1/prediv[16]_i_11/O
                         net (fo=1, routed)           1.165     3.867    b1/prediv[16]_i_11_n_0
    SLICE_X4Y68          LUT6 (Prop_lut6_I1_O)        0.124     3.991 r  b1/prediv[16]_i_4/O
                         net (fo=1, routed)           0.488     4.479    b1/prediv[16]_i_4_n_0
    SLICE_X4Y68          LUT6 (Prop_lut6_I0_O)        0.124     4.603 r  b1/prediv[16]_i_2/O
                         net (fo=17, routed)          0.709     5.312    b1/prediv[16]_i_2_n_0
    SLICE_X2Y71          FDSE                                         r  b1/prediv_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.570    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.348 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.935    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.026 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=292, routed)         1.497     8.523    b1/clk_out2
    SLICE_X2Y71          FDSE                                         r  b1/prediv_reg[9]/C
                         clock pessimism              0.575     9.098    
                         clock uncertainty           -0.074     9.024    
    SLICE_X2Y71          FDSE (Setup_fdse_C_CE)      -0.169     8.855    b1/prediv_reg[9]
  -------------------------------------------------------------------
                         required time                          8.855    
                         arrival time                          -5.312    
  -------------------------------------------------------------------
                         slack                                  3.543    

Slack (MET) :             3.601ns  (required time - arrival time)
  Source:                 b1/delay_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b1/prediv_reg[12]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        6.085ns  (logic 1.306ns (21.463%)  route 4.779ns (78.537%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 8.522 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.253 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.587    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=292, routed)         1.609    -0.882    b1/clk_out2
    SLICE_X3Y72          FDRE                                         r  b1/delay_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y72          FDRE (Prop_fdre_C_Q)         0.456    -0.426 r  b1/delay_reg[10]/Q
                         net (fo=99, routed)          1.386     0.960    b1/delay_reg_n_0_[10]
    SLICE_X8Y67          LUT3 (Prop_lut3_I1_O)        0.150     1.110 f  b1/prediv[16]_i_96/O
                         net (fo=1, routed)           0.469     1.579    b1/prediv[16]_i_96_n_0
    SLICE_X8Y67          LUT6 (Prop_lut6_I1_O)        0.328     1.907 f  b1/prediv[16]_i_37/O
                         net (fo=1, routed)           0.670     2.577    b1/prediv[16]_i_37_n_0
    SLICE_X8Y67          LUT6 (Prop_lut6_I2_O)        0.124     2.701 r  b1/prediv[16]_i_11/O
                         net (fo=1, routed)           1.165     3.867    b1/prediv[16]_i_11_n_0
    SLICE_X4Y68          LUT6 (Prop_lut6_I1_O)        0.124     3.991 r  b1/prediv[16]_i_4/O
                         net (fo=1, routed)           0.488     4.479    b1/prediv[16]_i_4_n_0
    SLICE_X4Y68          LUT6 (Prop_lut6_I0_O)        0.124     4.603 r  b1/prediv[16]_i_2/O
                         net (fo=17, routed)          0.600     5.203    b1/prediv[16]_i_2_n_0
    SLICE_X4Y70          FDSE                                         r  b1/prediv_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.570    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.348 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.935    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.026 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=292, routed)         1.496     8.522    b1/clk_out2
    SLICE_X4Y70          FDSE                                         r  b1/prediv_reg[12]/C
                         clock pessimism              0.561     9.083    
                         clock uncertainty           -0.074     9.009    
    SLICE_X4Y70          FDSE (Setup_fdse_C_CE)      -0.205     8.804    b1/prediv_reg[12]
  -------------------------------------------------------------------
                         required time                          8.804    
                         arrival time                          -5.203    
  -------------------------------------------------------------------
                         slack                                  3.601    

Slack (MET) :             3.626ns  (required time - arrival time)
  Source:                 b1/delay_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b1/prediv_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        6.059ns  (logic 1.306ns (21.556%)  route 4.753ns (78.444%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 8.521 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.253 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.587    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=292, routed)         1.609    -0.882    b1/clk_out2
    SLICE_X3Y72          FDRE                                         r  b1/delay_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y72          FDRE (Prop_fdre_C_Q)         0.456    -0.426 r  b1/delay_reg[10]/Q
                         net (fo=99, routed)          1.386     0.960    b1/delay_reg_n_0_[10]
    SLICE_X8Y67          LUT3 (Prop_lut3_I1_O)        0.150     1.110 f  b1/prediv[16]_i_96/O
                         net (fo=1, routed)           0.469     1.579    b1/prediv[16]_i_96_n_0
    SLICE_X8Y67          LUT6 (Prop_lut6_I1_O)        0.328     1.907 f  b1/prediv[16]_i_37/O
                         net (fo=1, routed)           0.670     2.577    b1/prediv[16]_i_37_n_0
    SLICE_X8Y67          LUT6 (Prop_lut6_I2_O)        0.124     2.701 r  b1/prediv[16]_i_11/O
                         net (fo=1, routed)           1.165     3.867    b1/prediv[16]_i_11_n_0
    SLICE_X4Y68          LUT6 (Prop_lut6_I1_O)        0.124     3.991 r  b1/prediv[16]_i_4/O
                         net (fo=1, routed)           0.488     4.479    b1/prediv[16]_i_4_n_0
    SLICE_X4Y68          LUT6 (Prop_lut6_I0_O)        0.124     4.603 r  b1/prediv[16]_i_2/O
                         net (fo=17, routed)          0.574     5.177    b1/prediv[16]_i_2_n_0
    SLICE_X7Y71          FDRE                                         r  b1/prediv_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.570    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.348 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.935    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.026 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=292, routed)         1.495     8.521    b1/clk_out2
    SLICE_X7Y71          FDRE                                         r  b1/prediv_reg[14]/C
                         clock pessimism              0.561     9.082    
                         clock uncertainty           -0.074     9.008    
    SLICE_X7Y71          FDRE (Setup_fdre_C_CE)      -0.205     8.803    b1/prediv_reg[14]
  -------------------------------------------------------------------
                         required time                          8.803    
                         arrival time                          -5.177    
  -------------------------------------------------------------------
                         slack                                  3.626    

Slack (MET) :             3.637ns  (required time - arrival time)
  Source:                 b1/delay_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b1/prediv_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        6.046ns  (logic 1.306ns (21.602%)  route 4.740ns (78.398%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 8.519 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.253 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.587    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=292, routed)         1.609    -0.882    b1/clk_out2
    SLICE_X3Y72          FDRE                                         r  b1/delay_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y72          FDRE (Prop_fdre_C_Q)         0.456    -0.426 r  b1/delay_reg[10]/Q
                         net (fo=99, routed)          1.386     0.960    b1/delay_reg_n_0_[10]
    SLICE_X8Y67          LUT3 (Prop_lut3_I1_O)        0.150     1.110 f  b1/prediv[16]_i_96/O
                         net (fo=1, routed)           0.469     1.579    b1/prediv[16]_i_96_n_0
    SLICE_X8Y67          LUT6 (Prop_lut6_I1_O)        0.328     1.907 f  b1/prediv[16]_i_37/O
                         net (fo=1, routed)           0.670     2.577    b1/prediv[16]_i_37_n_0
    SLICE_X8Y67          LUT6 (Prop_lut6_I2_O)        0.124     2.701 r  b1/prediv[16]_i_11/O
                         net (fo=1, routed)           1.165     3.867    b1/prediv[16]_i_11_n_0
    SLICE_X4Y68          LUT6 (Prop_lut6_I1_O)        0.124     3.991 r  b1/prediv[16]_i_4/O
                         net (fo=1, routed)           0.488     4.479    b1/prediv[16]_i_4_n_0
    SLICE_X4Y68          LUT6 (Prop_lut6_I0_O)        0.124     4.603 r  b1/prediv[16]_i_2/O
                         net (fo=17, routed)          0.561     5.164    b1/prediv[16]_i_2_n_0
    SLICE_X5Y72          FDRE                                         r  b1/prediv_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.570    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.348 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.935    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.026 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=292, routed)         1.493     8.519    b1/clk_out2
    SLICE_X5Y72          FDRE                                         r  b1/prediv_reg[0]/C
                         clock pessimism              0.561     9.080    
                         clock uncertainty           -0.074     9.006    
    SLICE_X5Y72          FDRE (Setup_fdre_C_CE)      -0.205     8.801    b1/prediv_reg[0]
  -------------------------------------------------------------------
                         required time                          8.801    
                         arrival time                          -5.164    
  -------------------------------------------------------------------
                         slack                                  3.637    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.702%)  route 0.127ns (47.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=292, routed)         0.590    -0.571    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/rd_clk
    SLICE_X5Y59          FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/Q
                         net (fo=2, routed)           0.127    -0.304    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/RSTB_SHFT_REG[0]
    SLICE_X2Y59          SRL16E                                       r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=292, routed)         0.862    -0.806    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/rd_clk
    SLICE_X2Y59          SRL16E                                       r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
                         clock pessimism              0.273    -0.532    
    SLICE_X2Y59          SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.415    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=292, routed)         0.587    -0.574    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X5Y65          FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y65          FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.056    -0.378    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X5Y65          FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=292, routed)         0.855    -0.813    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X5Y65          FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism              0.238    -0.574    
    SLICE_X5Y65          FDRE (Hold_fdre_C_D)         0.076    -0.498    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.378    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=292, routed)         0.587    -0.574    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X5Y65          FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y65          FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.056    -0.378    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X5Y65          FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=292, routed)         0.855    -0.813    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X5Y65          FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism              0.238    -0.574    
    SLICE_X5Y65          FDRE (Hold_fdre_C_D)         0.075    -0.499    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.378    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=292, routed)         0.592    -0.569    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X3Y59          FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.373    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff[0]
    SLICE_X3Y59          FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=292, routed)         0.862    -0.806    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X3Y59          FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C
                         clock pessimism              0.236    -0.569    
    SLICE_X3Y59          FDRE (Hold_fdre_C_D)         0.075    -0.494    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=292, routed)         0.587    -0.574    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X5Y65          FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y65          FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.056    -0.378    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X5Y65          FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=292, routed)         0.855    -0.813    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X5Y65          FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism              0.238    -0.574    
    SLICE_X5Y65          FDRE (Hold_fdre_C_D)         0.071    -0.503    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.378    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=292, routed)         0.589    -0.572    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X4Y60          FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y60          FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.065    -0.366    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][9]
    SLICE_X4Y60          FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=292, routed)         0.860    -0.809    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X4Y60          FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism              0.236    -0.572    
    SLICE_X4Y60          FDRE (Hold_fdre_C_D)         0.075    -0.497    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=292, routed)         0.590    -0.571    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X4Y59          FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y59          FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.365    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff[0]
    SLICE_X4Y59          FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=292, routed)         0.860    -0.808    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X4Y59          FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/C
                         clock pessimism              0.236    -0.571    
    SLICE_X4Y59          FDRE (Hold_fdre_C_D)         0.075    -0.496    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.141ns (64.352%)  route 0.078ns (35.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=292, routed)         0.560    -0.601    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X9Y63          FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/Q
                         net (fo=4, routed)           0.078    -0.382    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[5]
    SLICE_X9Y63          FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=292, routed)         0.828    -0.840    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X9Y63          FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
                         clock pessimism              0.238    -0.601    
    SLICE_X9Y63          FDRE (Hold_fdre_C_D)         0.076    -0.525    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.382    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.793%)  route 0.219ns (57.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=292, routed)         0.560    -0.601    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X8Y64          FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y64          FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/Q
                         net (fo=4, routed)           0.219    -0.218    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][8]
    RAMB18_X0Y26         RAMB18E1                                     r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=292, routed)         0.869    -0.799    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y26         RAMB18E1                                     r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.253    -0.546    
    RAMB18_X0Y26         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183    -0.363    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.730%)  route 0.103ns (42.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=292, routed)         0.560    -0.601    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X9Y63          FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/Q
                         net (fo=6, routed)           0.103    -0.357    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[3]
    SLICE_X8Y63          FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=292, routed)         0.828    -0.840    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X8Y63          FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.251    -0.588    
    SLICE_X8Y63          FDRE (Hold_fdre_C_D)         0.085    -0.503    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.146    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_core
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y26     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    clk_gen_i0/clk_core_i0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y76      b1/beep_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y72      b1/delay_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y72      b1/delay_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y73      b1/delay_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y73      b1/delay_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y73      b1/delay_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y73      b1/delay_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y59      char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y59      char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y76      b1/beep_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y73      b1/delay_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y73      b1/delay_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y73      b1/delay_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y73      b1/delay_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y74      b1/delay_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y74      b1/delay_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y74      b1/delay_reg[18]/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y59      char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y59      char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X11Y56     lb_ctl_i0/debouncer_i0/cnt_reg[1]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X11Y56     lb_ctl_i0/debouncer_i0/cnt_reg[2]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X11Y56     lb_ctl_i0/debouncer_i0/cnt_reg[3]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X11Y56     lb_ctl_i0/debouncer_i0/cnt_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y56     lb_ctl_i0/debouncer_i0/cnt_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y78      seg7_1/count_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y78      seg7_1/count_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y64     uart_tx_i0/uart_tx_ctl_i0/bit_cnt_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_core
  To Clock:  clkfbout_clk_core

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_core
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    clk_gen_i0/clk_core_i0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_core
  To Clock:  clk_out1_clk_core

Setup :            0  Failing Endpoints,  Worst Slack        8.397ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.397ns  (required time - arrival time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.335ns  (logic 0.419ns (31.389%)  route 0.916ns (68.611%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y62                                       0.000     0.000 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X7Y62          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.916     1.335    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X5Y63          FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X5Y63          FDRE (Setup_fdre_C_D)       -0.268     9.732    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.732    
                         arrival time                          -1.335    
  -------------------------------------------------------------------
                         slack                                  8.397    

Slack (MET) :             8.492ns  (required time - arrival time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.415ns  (logic 0.456ns (32.217%)  route 0.959ns (67.783%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65                                       0.000     0.000 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X4Y65          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.959     1.415    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[8]
    SLICE_X4Y61          FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X4Y61          FDRE (Setup_fdre_C_D)       -0.093     9.907    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.415    
  -------------------------------------------------------------------
                         slack                                  8.492    

Slack (MET) :             8.689ns  (required time - arrival time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.219ns  (logic 0.456ns (37.398%)  route 0.763ns (62.602%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y62                                       0.000     0.000 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X7Y62          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.763     1.219    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X5Y62          FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X5Y62          FDRE (Setup_fdre_C_D)       -0.092     9.908    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          9.908    
                         arrival time                          -1.219    
  -------------------------------------------------------------------
                         slack                                  8.689    

Slack (MET) :             8.693ns  (required time - arrival time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.212ns  (logic 0.456ns (37.618%)  route 0.756ns (62.382%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y62                                       0.000     0.000 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X7Y62          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.756     1.212    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X5Y63          FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X5Y63          FDRE (Setup_fdre_C_D)       -0.095     9.905    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.212    
  -------------------------------------------------------------------
                         slack                                  8.693    

Slack (MET) :             8.745ns  (required time - arrival time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.989ns  (logic 0.419ns (42.386%)  route 0.570ns (57.614%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y62                                       0.000     0.000 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X7Y62          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.570     0.989    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X5Y63          FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X5Y63          FDRE (Setup_fdre_C_D)       -0.266     9.734    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.734    
                         arrival time                          -0.989    
  -------------------------------------------------------------------
                         slack                                  8.745    

Slack (MET) :             8.871ns  (required time - arrival time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.859ns  (logic 0.419ns (48.788%)  route 0.440ns (51.212%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y62                                       0.000     0.000 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X7Y62          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.440     0.859    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X4Y61          FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X4Y61          FDRE (Setup_fdre_C_D)       -0.270     9.730    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          9.730    
                         arrival time                          -0.859    
  -------------------------------------------------------------------
                         slack                                  8.871    

Slack (MET) :             8.873ns  (required time - arrival time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.862ns  (logic 0.419ns (48.604%)  route 0.443ns (51.396%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y62                                       0.000     0.000 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X7Y62          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.443     0.862    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X5Y62          FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X5Y62          FDRE (Setup_fdre_C_D)       -0.265     9.735    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.735    
                         arrival time                          -0.862    
  -------------------------------------------------------------------
                         slack                                  8.873    

Slack (MET) :             8.888ns  (required time - arrival time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.019ns  (logic 0.456ns (44.753%)  route 0.563ns (55.247%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y62                                       0.000     0.000 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X7Y62          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.563     1.019    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X5Y62          FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X5Y62          FDRE (Setup_fdre_C_D)       -0.093     9.907    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.019    
  -------------------------------------------------------------------
                         slack                                  8.888    

Slack (MET) :             8.995ns  (required time - arrival time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.910ns  (logic 0.456ns (50.107%)  route 0.454ns (49.893%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y62                                       0.000     0.000 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X7Y62          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.454     0.910    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X5Y62          FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X5Y62          FDRE (Setup_fdre_C_D)       -0.095     9.905    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -0.910    
  -------------------------------------------------------------------
                         slack                                  8.995    

Slack (MET) :             9.006ns  (required time - arrival time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.901ns  (logic 0.456ns (50.619%)  route 0.445ns (49.381%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y63                                       0.000     0.000 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X4Y63          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.445     0.901    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X4Y61          FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X4Y61          FDRE (Setup_fdre_C_D)       -0.093     9.907    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -0.901    
  -------------------------------------------------------------------
                         slack                                  9.006    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_core
  To Clock:  clk_out2_clk_core

Setup :            0  Failing Endpoints,  Worst Slack        3.331ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.313ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.331ns  (required time - arrival time)
  Source:                 cmd_parse_i0/beepkey_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b1/prediv_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        5.853ns  (logic 0.642ns (10.968%)  route 5.211ns (89.032%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 8.524 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.253 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.587    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=240, routed)         1.606    -0.885    cmd_parse_i0/CLK
    SLICE_X2Y75          FDRE                                         r  cmd_parse_i0/beepkey_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDRE (Prop_fdre_C_Q)         0.518    -0.367 f  cmd_parse_i0/beepkey_reg/Q
                         net (fo=28, routed)          2.181     1.814    cmd_parse_i0/beepkey
    SLICE_X2Y75          LUT1 (Prop_lut1_I0_O)        0.124     1.938 r  cmd_parse_i0/prediv[16]_i_1/O
                         net (fo=59, routed)          3.031     4.968    b1/SR[0]
    SLICE_X3Y69          FDRE                                         r  b1/prediv_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.570    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.348 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.935    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.026 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=292, routed)         1.498     8.524    b1/clk_out2
    SLICE_X3Y69          FDRE                                         r  b1/prediv_reg[6]/C
                         clock pessimism              0.398     8.922    
                         clock uncertainty           -0.194     8.728    
    SLICE_X3Y69          FDRE (Setup_fdre_C_R)       -0.429     8.299    b1/prediv_reg[6]
  -------------------------------------------------------------------
                         required time                          8.299    
                         arrival time                          -4.968    
  -------------------------------------------------------------------
                         slack                                  3.331    

Slack (MET) :             3.625ns  (required time - arrival time)
  Source:                 cmd_parse_i0/beepkey_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b1/prediv_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        5.558ns  (logic 0.642ns (11.551%)  route 4.916ns (88.449%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 8.523 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.253 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.587    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=240, routed)         1.606    -0.885    cmd_parse_i0/CLK
    SLICE_X2Y75          FDRE                                         r  cmd_parse_i0/beepkey_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDRE (Prop_fdre_C_Q)         0.518    -0.367 f  cmd_parse_i0/beepkey_reg/Q
                         net (fo=28, routed)          2.181     1.814    cmd_parse_i0/beepkey
    SLICE_X2Y75          LUT1 (Prop_lut1_I0_O)        0.124     1.938 r  cmd_parse_i0/prediv[16]_i_1/O
                         net (fo=59, routed)          2.735     4.673    b1/SR[0]
    SLICE_X5Y68          FDRE                                         r  b1/prediv_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.570    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.348 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.935    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.026 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=292, routed)         1.497     8.523    b1/clk_out2
    SLICE_X5Y68          FDRE                                         r  b1/prediv_reg[8]/C
                         clock pessimism              0.398     8.921    
                         clock uncertainty           -0.194     8.727    
    SLICE_X5Y68          FDRE (Setup_fdre_C_R)       -0.429     8.298    b1/prediv_reg[8]
  -------------------------------------------------------------------
                         required time                          8.298    
                         arrival time                          -4.673    
  -------------------------------------------------------------------
                         slack                                  3.625    

Slack (MET) :             3.663ns  (required time - arrival time)
  Source:                 cmd_parse_i0/beepkey_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b1/prediv_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        5.519ns  (logic 0.642ns (11.633%)  route 4.877ns (88.367%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 8.522 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.253 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.587    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=240, routed)         1.606    -0.885    cmd_parse_i0/CLK
    SLICE_X2Y75          FDRE                                         r  cmd_parse_i0/beepkey_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDRE (Prop_fdre_C_Q)         0.518    -0.367 f  cmd_parse_i0/beepkey_reg/Q
                         net (fo=28, routed)          2.181     1.814    cmd_parse_i0/beepkey
    SLICE_X2Y75          LUT1 (Prop_lut1_I0_O)        0.124     1.938 r  cmd_parse_i0/prediv[16]_i_1/O
                         net (fo=59, routed)          2.696     4.634    b1/SR[0]
    SLICE_X5Y69          FDRE                                         r  b1/prediv_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.570    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.348 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.935    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.026 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=292, routed)         1.496     8.522    b1/clk_out2
    SLICE_X5Y69          FDRE                                         r  b1/prediv_reg[5]/C
                         clock pessimism              0.398     8.920    
                         clock uncertainty           -0.194     8.726    
    SLICE_X5Y69          FDRE (Setup_fdre_C_R)       -0.429     8.297    b1/prediv_reg[5]
  -------------------------------------------------------------------
                         required time                          8.297    
                         arrival time                          -4.634    
  -------------------------------------------------------------------
                         slack                                  3.663    

Slack (MET) :             3.770ns  (required time - arrival time)
  Source:                 cmd_parse_i0/beepkey_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b1/prediv_reg[12]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        5.412ns  (logic 0.642ns (11.862%)  route 4.770ns (88.138%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 8.522 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.253 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.587    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=240, routed)         1.606    -0.885    cmd_parse_i0/CLK
    SLICE_X2Y75          FDRE                                         r  cmd_parse_i0/beepkey_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDRE (Prop_fdre_C_Q)         0.518    -0.367 f  cmd_parse_i0/beepkey_reg/Q
                         net (fo=28, routed)          2.181     1.814    cmd_parse_i0/beepkey
    SLICE_X2Y75          LUT1 (Prop_lut1_I0_O)        0.124     1.938 r  cmd_parse_i0/prediv[16]_i_1/O
                         net (fo=59, routed)          2.589     4.527    b1/SR[0]
    SLICE_X4Y70          FDSE                                         r  b1/prediv_reg[12]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.570    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.348 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.935    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.026 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=292, routed)         1.496     8.522    b1/clk_out2
    SLICE_X4Y70          FDSE                                         r  b1/prediv_reg[12]/C
                         clock pessimism              0.398     8.920    
                         clock uncertainty           -0.194     8.726    
    SLICE_X4Y70          FDSE (Setup_fdse_C_S)       -0.429     8.297    b1/prediv_reg[12]
  -------------------------------------------------------------------
                         required time                          8.297    
                         arrival time                          -4.527    
  -------------------------------------------------------------------
                         slack                                  3.770    

Slack (MET) :             3.810ns  (required time - arrival time)
  Source:                 cmd_parse_i0/beepkey_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b1/prediv_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        5.370ns  (logic 0.642ns (11.954%)  route 4.728ns (88.046%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 8.521 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.253 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.587    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=240, routed)         1.606    -0.885    cmd_parse_i0/CLK
    SLICE_X2Y75          FDRE                                         r  cmd_parse_i0/beepkey_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDRE (Prop_fdre_C_Q)         0.518    -0.367 f  cmd_parse_i0/beepkey_reg/Q
                         net (fo=28, routed)          2.181     1.814    cmd_parse_i0/beepkey
    SLICE_X2Y75          LUT1 (Prop_lut1_I0_O)        0.124     1.938 r  cmd_parse_i0/prediv[16]_i_1/O
                         net (fo=59, routed)          2.548     4.486    b1/SR[0]
    SLICE_X4Y71          FDSE                                         r  b1/prediv_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.570    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.348 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.935    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.026 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=292, routed)         1.495     8.521    b1/clk_out2
    SLICE_X4Y71          FDSE                                         r  b1/prediv_reg[1]/C
                         clock pessimism              0.398     8.919    
                         clock uncertainty           -0.194     8.725    
    SLICE_X4Y71          FDSE (Setup_fdse_C_S)       -0.429     8.296    b1/prediv_reg[1]
  -------------------------------------------------------------------
                         required time                          8.296    
                         arrival time                          -4.486    
  -------------------------------------------------------------------
                         slack                                  3.810    

Slack (MET) :             3.815ns  (required time - arrival time)
  Source:                 cmd_parse_i0/beepkey_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b1/prediv_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        5.366ns  (logic 0.642ns (11.964%)  route 4.724ns (88.036%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 8.521 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.253 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.587    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=240, routed)         1.606    -0.885    cmd_parse_i0/CLK
    SLICE_X2Y75          FDRE                                         r  cmd_parse_i0/beepkey_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDRE (Prop_fdre_C_Q)         0.518    -0.367 f  cmd_parse_i0/beepkey_reg/Q
                         net (fo=28, routed)          2.181     1.814    cmd_parse_i0/beepkey
    SLICE_X2Y75          LUT1 (Prop_lut1_I0_O)        0.124     1.938 r  cmd_parse_i0/prediv[16]_i_1/O
                         net (fo=59, routed)          2.543     4.481    b1/SR[0]
    SLICE_X5Y71          FDRE                                         r  b1/prediv_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.570    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.348 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.935    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.026 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=292, routed)         1.495     8.521    b1/clk_out2
    SLICE_X5Y71          FDRE                                         r  b1/prediv_reg[16]/C
                         clock pessimism              0.398     8.919    
                         clock uncertainty           -0.194     8.725    
    SLICE_X5Y71          FDRE (Setup_fdre_C_R)       -0.429     8.296    b1/prediv_reg[16]
  -------------------------------------------------------------------
                         required time                          8.296    
                         arrival time                          -4.481    
  -------------------------------------------------------------------
                         slack                                  3.815    

Slack (MET) :             4.115ns  (required time - arrival time)
  Source:                 cmd_parse_i0/beepkey_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b1/prediv_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        5.064ns  (logic 0.642ns (12.677%)  route 4.422ns (87.323%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 8.519 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.253 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.587    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=240, routed)         1.606    -0.885    cmd_parse_i0/CLK
    SLICE_X2Y75          FDRE                                         r  cmd_parse_i0/beepkey_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDRE (Prop_fdre_C_Q)         0.518    -0.367 f  cmd_parse_i0/beepkey_reg/Q
                         net (fo=28, routed)          2.181     1.814    cmd_parse_i0/beepkey
    SLICE_X2Y75          LUT1 (Prop_lut1_I0_O)        0.124     1.938 r  cmd_parse_i0/prediv[16]_i_1/O
                         net (fo=59, routed)          2.242     4.180    b1/SR[0]
    SLICE_X4Y72          FDSE                                         r  b1/prediv_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.570    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.348 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.935    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.026 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=292, routed)         1.493     8.519    b1/clk_out2
    SLICE_X4Y72          FDSE                                         r  b1/prediv_reg[11]/C
                         clock pessimism              0.398     8.917    
                         clock uncertainty           -0.194     8.723    
    SLICE_X4Y72          FDSE (Setup_fdse_C_S)       -0.429     8.294    b1/prediv_reg[11]
  -------------------------------------------------------------------
                         required time                          8.294    
                         arrival time                          -4.180    
  -------------------------------------------------------------------
                         slack                                  4.115    

Slack (MET) :             4.119ns  (required time - arrival time)
  Source:                 cmd_parse_i0/beepkey_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b1/prediv_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        5.060ns  (logic 0.642ns (12.688%)  route 4.418ns (87.312%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 8.519 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.253 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.587    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=240, routed)         1.606    -0.885    cmd_parse_i0/CLK
    SLICE_X2Y75          FDRE                                         r  cmd_parse_i0/beepkey_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDRE (Prop_fdre_C_Q)         0.518    -0.367 f  cmd_parse_i0/beepkey_reg/Q
                         net (fo=28, routed)          2.181     1.814    cmd_parse_i0/beepkey
    SLICE_X2Y75          LUT1 (Prop_lut1_I0_O)        0.124     1.938 r  cmd_parse_i0/prediv[16]_i_1/O
                         net (fo=59, routed)          2.237     4.175    b1/SR[0]
    SLICE_X5Y72          FDRE                                         r  b1/prediv_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.570    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.348 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.935    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.026 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=292, routed)         1.493     8.519    b1/clk_out2
    SLICE_X5Y72          FDRE                                         r  b1/prediv_reg[0]/C
                         clock pessimism              0.398     8.917    
                         clock uncertainty           -0.194     8.723    
    SLICE_X5Y72          FDRE (Setup_fdre_C_R)       -0.429     8.294    b1/prediv_reg[0]
  -------------------------------------------------------------------
                         required time                          8.294    
                         arrival time                          -4.175    
  -------------------------------------------------------------------
                         slack                                  4.119    

Slack (MET) :             4.190ns  (required time - arrival time)
  Source:                 cmd_parse_i0/beepkey_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b1/prediv_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        5.454ns  (logic 0.766ns (14.046%)  route 4.688ns (85.954%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 8.524 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.253 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.587    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=240, routed)         1.606    -0.885    cmd_parse_i0/CLK
    SLICE_X2Y75          FDRE                                         r  cmd_parse_i0/beepkey_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDRE (Prop_fdre_C_Q)         0.518    -0.367 r  cmd_parse_i0/beepkey_reg/Q
                         net (fo=28, routed)          2.388     2.021    cmd_parse_i0/beepkey
    SLICE_X2Y71          LUT2 (Prop_lut2_I0_O)        0.124     2.145 r  cmd_parse_i0/prediv[14]_i_2/O
                         net (fo=14, routed)          2.300     4.445    b1/beepkey_reg
    SLICE_X1Y70          LUT6 (Prop_lut6_I3_O)        0.124     4.569 r  b1/prediv[10]_i_1/O
                         net (fo=1, routed)           0.000     4.569    b1/prediv[10]_i_1_n_0
    SLICE_X1Y70          FDRE                                         r  b1/prediv_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.570    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.348 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.935    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.026 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=292, routed)         1.498     8.524    b1/clk_out2
    SLICE_X1Y70          FDRE                                         r  b1/prediv_reg[10]/C
                         clock pessimism              0.398     8.922    
                         clock uncertainty           -0.194     8.728    
    SLICE_X1Y70          FDRE (Setup_fdre_C_D)        0.031     8.759    b1/prediv_reg[10]
  -------------------------------------------------------------------
                         required time                          8.759    
                         arrival time                          -4.569    
  -------------------------------------------------------------------
                         slack                                  4.190    

Slack (MET) :             4.214ns  (required time - arrival time)
  Source:                 cmd_parse_i0/beepkey_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b1/prediv_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        5.428ns  (logic 0.766ns (14.112%)  route 4.662ns (85.888%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 8.524 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.253 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.587    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=240, routed)         1.606    -0.885    cmd_parse_i0/CLK
    SLICE_X2Y75          FDRE                                         r  cmd_parse_i0/beepkey_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDRE (Prop_fdre_C_Q)         0.518    -0.367 r  cmd_parse_i0/beepkey_reg/Q
                         net (fo=28, routed)          2.388     2.021    cmd_parse_i0/beepkey
    SLICE_X2Y71          LUT2 (Prop_lut2_I0_O)        0.124     2.145 r  cmd_parse_i0/prediv[14]_i_2/O
                         net (fo=14, routed)          2.274     4.419    b1/beepkey_reg
    SLICE_X3Y69          LUT6 (Prop_lut6_I2_O)        0.124     4.543 r  b1/prediv[6]_i_1/O
                         net (fo=1, routed)           0.000     4.543    b1/prediv[6]_i_1_n_0
    SLICE_X3Y69          FDRE                                         r  b1/prediv_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.570    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.348 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.935    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.026 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=292, routed)         1.498     8.524    b1/clk_out2
    SLICE_X3Y69          FDRE                                         r  b1/prediv_reg[6]/C
                         clock pessimism              0.398     8.922    
                         clock uncertainty           -0.194     8.728    
    SLICE_X3Y69          FDRE (Setup_fdre_C_D)        0.029     8.757    b1/prediv_reg[6]
  -------------------------------------------------------------------
                         required time                          8.757    
                         arrival time                          -4.543    
  -------------------------------------------------------------------
                         slack                                  4.214    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 cmd_parse_i0/select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b1/prediv_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.915ns  (logic 0.209ns (22.830%)  route 0.706ns (77.170%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=240, routed)         0.580    -0.581    cmd_parse_i0/CLK
    SLICE_X2Y75          FDRE                                         r  cmd_parse_i0/select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDRE (Prop_fdre_C_Q)         0.164    -0.417 r  cmd_parse_i0/select_reg[0]/Q
                         net (fo=8, routed)           0.706     0.289    b1/select[0]
    SLICE_X7Y72          LUT5 (Prop_lut5_I2_O)        0.045     0.334 r  b1/prediv[15]_i_1/O
                         net (fo=1, routed)           0.000     0.334    b1/prediv[15]_i_1_n_0
    SLICE_X7Y72          FDSE                                         r  b1/prediv_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=292, routed)         0.849    -0.820    b1/clk_out2
    SLICE_X7Y72          FDSE                                         r  b1/prediv_reg[15]/C
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.194    -0.071    
    SLICE_X7Y72          FDSE (Hold_fdse_C_D)         0.092     0.021    b1/prediv_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.021    
                         arrival time                           0.334    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 uart_rx_i0/meta_harden_rxd_i0/signal_dst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lb_ctl_i0/meta_harden_rxd_i0/signal_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.148ns (17.465%)  route 0.699ns (82.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=240, routed)         0.560    -0.601    uart_rx_i0/meta_harden_rxd_i0/CLK
    SLICE_X12Y65         FDRE                                         r  uart_rx_i0/meta_harden_rxd_i0/signal_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y65         FDRE (Prop_fdre_C_Q)         0.148    -0.453 r  uart_rx_i0/meta_harden_rxd_i0/signal_dst_reg/Q
                         net (fo=15, routed)          0.699     0.246    lb_ctl_i0/meta_harden_rxd_i0/rxd_clk_rx
    SLICE_X12Y62         FDRE                                         r  lb_ctl_i0/meta_harden_rxd_i0/signal_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=292, routed)         0.829    -0.839    lb_ctl_i0/meta_harden_rxd_i0/clk_out2
    SLICE_X12Y62         FDRE                                         r  lb_ctl_i0/meta_harden_rxd_i0/signal_meta_reg/C
                         clock pessimism              0.555    -0.284    
                         clock uncertainty            0.194    -0.090    
    SLICE_X12Y62         FDRE (Hold_fdre_C_D)        -0.001    -0.091    lb_ctl_i0/meta_harden_rxd_i0/signal_meta_reg
  -------------------------------------------------------------------
                         required time                          0.091    
                         arrival time                           0.246    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 cmd_parse_i0/beepkey_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b1/beep_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        1.126ns  (logic 0.209ns (18.569%)  route 0.917ns (81.431%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=240, routed)         0.580    -0.581    cmd_parse_i0/CLK
    SLICE_X2Y75          FDRE                                         r  cmd_parse_i0/beepkey_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDRE (Prop_fdre_C_Q)         0.164    -0.417 r  cmd_parse_i0/beepkey_reg/Q
                         net (fo=28, routed)          0.917     0.499    b1/beepkey
    SLICE_X2Y76          LUT3 (Prop_lut3_I1_O)        0.045     0.544 r  b1/beep_i_1/O
                         net (fo=1, routed)           0.000     0.544    b1/beep_i_1_n_0
    SLICE_X2Y76          FDRE                                         r  b1/beep_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=292, routed)         0.848    -0.820    b1/clk_out2
    SLICE_X2Y76          FDRE                                         r  b1/beep_reg/C
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.194    -0.071    
    SLICE_X2Y76          FDRE (Hold_fdre_C_D)         0.120     0.049    b1/beep_reg
  -------------------------------------------------------------------
                         required time                         -0.049    
                         arrival time                           0.544    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 cmd_parse_i0/beepkey_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b1/cnt_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.996ns  (logic 0.164ns (16.468%)  route 0.832ns (83.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=240, routed)         0.580    -0.581    cmd_parse_i0/CLK
    SLICE_X2Y75          FDRE                                         r  cmd_parse_i0/beepkey_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDRE (Prop_fdre_C_Q)         0.164    -0.417 r  cmd_parse_i0/beepkey_reg/Q
                         net (fo=28, routed)          0.832     0.414    b1/beepkey
    SLICE_X6Y73          FDRE                                         r  b1/cnt_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=292, routed)         0.846    -0.822    b1/clk_out2
    SLICE_X6Y73          FDRE                                         r  b1/cnt_reg[20]/C
                         clock pessimism              0.555    -0.267    
                         clock uncertainty            0.194    -0.073    
    SLICE_X6Y73          FDRE (Hold_fdre_C_CE)       -0.016    -0.089    b1/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                          0.089    
                         arrival time                           0.414    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 cmd_parse_i0/select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b1/prediv_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        1.105ns  (logic 0.209ns (18.912%)  route 0.896ns (81.088%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=240, routed)         0.580    -0.581    cmd_parse_i0/CLK
    SLICE_X2Y75          FDRE                                         r  cmd_parse_i0/select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDRE (Prop_fdre_C_Q)         0.164    -0.417 r  cmd_parse_i0/select_reg[0]/Q
                         net (fo=8, routed)           0.896     0.479    b1/select[0]
    SLICE_X5Y72          LUT5 (Prop_lut5_I1_O)        0.045     0.524 r  b1/prediv[0]_i_1/O
                         net (fo=1, routed)           0.000     0.524    b1/prediv[0]_i_1_n_0
    SLICE_X5Y72          FDRE                                         r  b1/prediv_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=292, routed)         0.849    -0.820    b1/clk_out2
    SLICE_X5Y72          FDRE                                         r  b1/prediv_reg[0]/C
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.194    -0.071    
    SLICE_X5Y72          FDRE (Hold_fdre_C_D)         0.091     0.020    b1/prediv_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.020    
                         arrival time                           0.524    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.552ns  (arrival time - required time)
  Source:                 cmd_parse_i0/beepkey_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b1/cnt_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        1.047ns  (logic 0.164ns (15.669%)  route 0.883ns (84.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=240, routed)         0.580    -0.581    cmd_parse_i0/CLK
    SLICE_X2Y75          FDRE                                         r  cmd_parse_i0/beepkey_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDRE (Prop_fdre_C_Q)         0.164    -0.417 r  cmd_parse_i0/beepkey_reg/Q
                         net (fo=28, routed)          0.883     0.465    b1/beepkey
    SLICE_X6Y72          FDRE                                         r  b1/cnt_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=292, routed)         0.849    -0.820    b1/clk_out2
    SLICE_X6Y72          FDRE                                         r  b1/cnt_reg[16]/C
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.194    -0.071    
    SLICE_X6Y72          FDRE (Hold_fdre_C_CE)       -0.016    -0.087    b1/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          0.087    
                         arrival time                           0.465    
  -------------------------------------------------------------------
                         slack                                  0.552    

Slack (MET) :             0.552ns  (arrival time - required time)
  Source:                 cmd_parse_i0/beepkey_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b1/cnt_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        1.047ns  (logic 0.164ns (15.669%)  route 0.883ns (84.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=240, routed)         0.580    -0.581    cmd_parse_i0/CLK
    SLICE_X2Y75          FDRE                                         r  cmd_parse_i0/beepkey_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDRE (Prop_fdre_C_Q)         0.164    -0.417 r  cmd_parse_i0/beepkey_reg/Q
                         net (fo=28, routed)          0.883     0.465    b1/beepkey
    SLICE_X6Y72          FDRE                                         r  b1/cnt_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=292, routed)         0.849    -0.820    b1/clk_out2
    SLICE_X6Y72          FDRE                                         r  b1/cnt_reg[17]/C
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.194    -0.071    
    SLICE_X6Y72          FDRE (Hold_fdre_C_CE)       -0.016    -0.087    b1/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                          0.087    
                         arrival time                           0.465    
  -------------------------------------------------------------------
                         slack                                  0.552    

Slack (MET) :             0.552ns  (arrival time - required time)
  Source:                 cmd_parse_i0/beepkey_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b1/cnt_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        1.047ns  (logic 0.164ns (15.669%)  route 0.883ns (84.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=240, routed)         0.580    -0.581    cmd_parse_i0/CLK
    SLICE_X2Y75          FDRE                                         r  cmd_parse_i0/beepkey_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDRE (Prop_fdre_C_Q)         0.164    -0.417 r  cmd_parse_i0/beepkey_reg/Q
                         net (fo=28, routed)          0.883     0.465    b1/beepkey
    SLICE_X6Y72          FDRE                                         r  b1/cnt_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=292, routed)         0.849    -0.820    b1/clk_out2
    SLICE_X6Y72          FDRE                                         r  b1/cnt_reg[18]/C
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.194    -0.071    
    SLICE_X6Y72          FDRE (Hold_fdre_C_CE)       -0.016    -0.087    b1/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                          0.087    
                         arrival time                           0.465    
  -------------------------------------------------------------------
                         slack                                  0.552    

Slack (MET) :             0.552ns  (arrival time - required time)
  Source:                 cmd_parse_i0/beepkey_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b1/cnt_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        1.047ns  (logic 0.164ns (15.669%)  route 0.883ns (84.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=240, routed)         0.580    -0.581    cmd_parse_i0/CLK
    SLICE_X2Y75          FDRE                                         r  cmd_parse_i0/beepkey_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDRE (Prop_fdre_C_Q)         0.164    -0.417 r  cmd_parse_i0/beepkey_reg/Q
                         net (fo=28, routed)          0.883     0.465    b1/beepkey
    SLICE_X6Y72          FDRE                                         r  b1/cnt_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=292, routed)         0.849    -0.820    b1/clk_out2
    SLICE_X6Y72          FDRE                                         r  b1/cnt_reg[19]/C
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.194    -0.071    
    SLICE_X6Y72          FDRE (Hold_fdre_C_CE)       -0.016    -0.087    b1/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                          0.087    
                         arrival time                           0.465    
  -------------------------------------------------------------------
                         slack                                  0.552    

Slack (MET) :             0.569ns  (arrival time - required time)
  Source:                 cmd_parse_i0/beepkey_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b1/cnt_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        1.065ns  (logic 0.164ns (15.398%)  route 0.901ns (84.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=240, routed)         0.580    -0.581    cmd_parse_i0/CLK
    SLICE_X2Y75          FDRE                                         r  cmd_parse_i0/beepkey_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDRE (Prop_fdre_C_Q)         0.164    -0.417 r  cmd_parse_i0/beepkey_reg/Q
                         net (fo=28, routed)          0.901     0.484    b1/beepkey
    SLICE_X6Y71          FDRE                                         r  b1/cnt_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=292, routed)         0.850    -0.819    b1/clk_out2
    SLICE_X6Y71          FDRE                                         r  b1/cnt_reg[12]/C
                         clock pessimism              0.555    -0.264    
                         clock uncertainty            0.194    -0.070    
    SLICE_X6Y71          FDRE (Hold_fdre_C_CE)       -0.016    -0.086    b1/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.086    
                         arrival time                           0.484    
  -------------------------------------------------------------------
                         slack                                  0.569    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_clk_core
  To Clock:  clk_out2_clk_core

Setup :            0  Failing Endpoints,  Worst Slack        7.629ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.498ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.629ns  (required time - arrival time)
  Source:                 rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7_0/clkdiv_reg[16]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.935ns  (logic 0.518ns (26.775%)  route 1.417ns (73.225%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns = ( 8.461 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.253 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.587    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=292, routed)         1.556    -0.935    rst_gen_i0/reset_bridge_clk_tx_i0/clk_out2
    SLICE_X10Y57         FDPE                                         r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y57         FDPE (Prop_fdpe_C_Q)         0.518    -0.417 f  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/Q
                         net (fo=48, routed)          1.417     1.000    seg7_0/rst_clk_tx
    SLICE_X14Y63         FDCE                                         f  seg7_0/clkdiv_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.570    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.348 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.935    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.026 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=292, routed)         1.435     8.461    seg7_0/clk_out2
    SLICE_X14Y63         FDCE                                         r  seg7_0/clkdiv_reg[16]/C
                         clock pessimism              0.561     9.022    
                         clock uncertainty           -0.074     8.948    
    SLICE_X14Y63         FDCE (Recov_fdce_C_CLR)     -0.319     8.629    seg7_0/clkdiv_reg[16]
  -------------------------------------------------------------------
                         required time                          8.629    
                         arrival time                          -1.000    
  -------------------------------------------------------------------
                         slack                                  7.629    

Slack (MET) :             7.629ns  (required time - arrival time)
  Source:                 rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7_0/clkdiv_reg[17]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.935ns  (logic 0.518ns (26.775%)  route 1.417ns (73.225%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns = ( 8.461 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.253 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.587    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=292, routed)         1.556    -0.935    rst_gen_i0/reset_bridge_clk_tx_i0/clk_out2
    SLICE_X10Y57         FDPE                                         r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y57         FDPE (Prop_fdpe_C_Q)         0.518    -0.417 f  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/Q
                         net (fo=48, routed)          1.417     1.000    seg7_0/rst_clk_tx
    SLICE_X14Y63         FDCE                                         f  seg7_0/clkdiv_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.570    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.348 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.935    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.026 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=292, routed)         1.435     8.461    seg7_0/clk_out2
    SLICE_X14Y63         FDCE                                         r  seg7_0/clkdiv_reg[17]/C
                         clock pessimism              0.561     9.022    
                         clock uncertainty           -0.074     8.948    
    SLICE_X14Y63         FDCE (Recov_fdce_C_CLR)     -0.319     8.629    seg7_0/clkdiv_reg[17]
  -------------------------------------------------------------------
                         required time                          8.629    
                         arrival time                          -1.000    
  -------------------------------------------------------------------
                         slack                                  7.629    

Slack (MET) :             7.629ns  (required time - arrival time)
  Source:                 rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7_0/clkdiv_reg[18]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.935ns  (logic 0.518ns (26.775%)  route 1.417ns (73.225%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns = ( 8.461 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.253 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.587    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=292, routed)         1.556    -0.935    rst_gen_i0/reset_bridge_clk_tx_i0/clk_out2
    SLICE_X10Y57         FDPE                                         r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y57         FDPE (Prop_fdpe_C_Q)         0.518    -0.417 f  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/Q
                         net (fo=48, routed)          1.417     1.000    seg7_0/rst_clk_tx
    SLICE_X14Y63         FDCE                                         f  seg7_0/clkdiv_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.570    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.348 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.935    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.026 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=292, routed)         1.435     8.461    seg7_0/clk_out2
    SLICE_X14Y63         FDCE                                         r  seg7_0/clkdiv_reg[18]/C
                         clock pessimism              0.561     9.022    
                         clock uncertainty           -0.074     8.948    
    SLICE_X14Y63         FDCE (Recov_fdce_C_CLR)     -0.319     8.629    seg7_0/clkdiv_reg[18]
  -------------------------------------------------------------------
                         required time                          8.629    
                         arrival time                          -1.000    
  -------------------------------------------------------------------
                         slack                                  7.629    

Slack (MET) :             7.629ns  (required time - arrival time)
  Source:                 rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7_0/clkdiv_reg[19]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.935ns  (logic 0.518ns (26.775%)  route 1.417ns (73.225%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns = ( 8.461 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.253 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.587    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=292, routed)         1.556    -0.935    rst_gen_i0/reset_bridge_clk_tx_i0/clk_out2
    SLICE_X10Y57         FDPE                                         r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y57         FDPE (Prop_fdpe_C_Q)         0.518    -0.417 f  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/Q
                         net (fo=48, routed)          1.417     1.000    seg7_0/rst_clk_tx
    SLICE_X14Y63         FDCE                                         f  seg7_0/clkdiv_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.570    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.348 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.935    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.026 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=292, routed)         1.435     8.461    seg7_0/clk_out2
    SLICE_X14Y63         FDCE                                         r  seg7_0/clkdiv_reg[19]/C
                         clock pessimism              0.561     9.022    
                         clock uncertainty           -0.074     8.948    
    SLICE_X14Y63         FDCE (Recov_fdce_C_CLR)     -0.319     8.629    seg7_0/clkdiv_reg[19]
  -------------------------------------------------------------------
                         required time                          8.629    
                         arrival time                          -1.000    
  -------------------------------------------------------------------
                         slack                                  7.629    

Slack (MET) :             7.776ns  (required time - arrival time)
  Source:                 rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7_0/clkdiv_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.789ns  (logic 0.518ns (28.958%)  route 1.271ns (71.042%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 8.462 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.253 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.587    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=292, routed)         1.556    -0.935    rst_gen_i0/reset_bridge_clk_tx_i0/clk_out2
    SLICE_X10Y57         FDPE                                         r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y57         FDPE (Prop_fdpe_C_Q)         0.518    -0.417 f  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/Q
                         net (fo=48, routed)          1.271     0.854    seg7_0/rst_clk_tx
    SLICE_X14Y62         FDCE                                         f  seg7_0/clkdiv_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.570    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.348 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.935    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.026 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=292, routed)         1.436     8.462    seg7_0/clk_out2
    SLICE_X14Y62         FDCE                                         r  seg7_0/clkdiv_reg[12]/C
                         clock pessimism              0.561     9.023    
                         clock uncertainty           -0.074     8.949    
    SLICE_X14Y62         FDCE (Recov_fdce_C_CLR)     -0.319     8.630    seg7_0/clkdiv_reg[12]
  -------------------------------------------------------------------
                         required time                          8.630    
                         arrival time                          -0.854    
  -------------------------------------------------------------------
                         slack                                  7.776    

Slack (MET) :             7.776ns  (required time - arrival time)
  Source:                 rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7_0/clkdiv_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.789ns  (logic 0.518ns (28.958%)  route 1.271ns (71.042%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 8.462 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.253 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.587    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=292, routed)         1.556    -0.935    rst_gen_i0/reset_bridge_clk_tx_i0/clk_out2
    SLICE_X10Y57         FDPE                                         r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y57         FDPE (Prop_fdpe_C_Q)         0.518    -0.417 f  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/Q
                         net (fo=48, routed)          1.271     0.854    seg7_0/rst_clk_tx
    SLICE_X14Y62         FDCE                                         f  seg7_0/clkdiv_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.570    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.348 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.935    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.026 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=292, routed)         1.436     8.462    seg7_0/clk_out2
    SLICE_X14Y62         FDCE                                         r  seg7_0/clkdiv_reg[13]/C
                         clock pessimism              0.561     9.023    
                         clock uncertainty           -0.074     8.949    
    SLICE_X14Y62         FDCE (Recov_fdce_C_CLR)     -0.319     8.630    seg7_0/clkdiv_reg[13]
  -------------------------------------------------------------------
                         required time                          8.630    
                         arrival time                          -0.854    
  -------------------------------------------------------------------
                         slack                                  7.776    

Slack (MET) :             7.776ns  (required time - arrival time)
  Source:                 rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7_0/clkdiv_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.789ns  (logic 0.518ns (28.958%)  route 1.271ns (71.042%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 8.462 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.253 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.587    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=292, routed)         1.556    -0.935    rst_gen_i0/reset_bridge_clk_tx_i0/clk_out2
    SLICE_X10Y57         FDPE                                         r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y57         FDPE (Prop_fdpe_C_Q)         0.518    -0.417 f  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/Q
                         net (fo=48, routed)          1.271     0.854    seg7_0/rst_clk_tx
    SLICE_X14Y62         FDCE                                         f  seg7_0/clkdiv_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.570    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.348 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.935    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.026 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=292, routed)         1.436     8.462    seg7_0/clk_out2
    SLICE_X14Y62         FDCE                                         r  seg7_0/clkdiv_reg[14]/C
                         clock pessimism              0.561     9.023    
                         clock uncertainty           -0.074     8.949    
    SLICE_X14Y62         FDCE (Recov_fdce_C_CLR)     -0.319     8.630    seg7_0/clkdiv_reg[14]
  -------------------------------------------------------------------
                         required time                          8.630    
                         arrival time                          -0.854    
  -------------------------------------------------------------------
                         slack                                  7.776    

Slack (MET) :             7.776ns  (required time - arrival time)
  Source:                 rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7_0/clkdiv_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.789ns  (logic 0.518ns (28.958%)  route 1.271ns (71.042%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 8.462 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.253 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.587    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=292, routed)         1.556    -0.935    rst_gen_i0/reset_bridge_clk_tx_i0/clk_out2
    SLICE_X10Y57         FDPE                                         r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y57         FDPE (Prop_fdpe_C_Q)         0.518    -0.417 f  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/Q
                         net (fo=48, routed)          1.271     0.854    seg7_0/rst_clk_tx
    SLICE_X14Y62         FDCE                                         f  seg7_0/clkdiv_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.570    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.348 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.935    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.026 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=292, routed)         1.436     8.462    seg7_0/clk_out2
    SLICE_X14Y62         FDCE                                         r  seg7_0/clkdiv_reg[15]/C
                         clock pessimism              0.561     9.023    
                         clock uncertainty           -0.074     8.949    
    SLICE_X14Y62         FDCE (Recov_fdce_C_CLR)     -0.319     8.630    seg7_0/clkdiv_reg[15]
  -------------------------------------------------------------------
                         required time                          8.630    
                         arrival time                          -0.854    
  -------------------------------------------------------------------
                         slack                                  7.776    

Slack (MET) :             7.935ns  (required time - arrival time)
  Source:                 rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7_0/clkdiv_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.631ns  (logic 0.518ns (31.766%)  route 1.113ns (68.234%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 8.463 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.253 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.587    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=292, routed)         1.556    -0.935    rst_gen_i0/reset_bridge_clk_tx_i0/clk_out2
    SLICE_X10Y57         FDPE                                         r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y57         FDPE (Prop_fdpe_C_Q)         0.518    -0.417 f  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/Q
                         net (fo=48, routed)          1.113     0.696    seg7_0/rst_clk_tx
    SLICE_X14Y61         FDCE                                         f  seg7_0/clkdiv_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.570    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.348 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.935    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.026 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=292, routed)         1.437     8.463    seg7_0/clk_out2
    SLICE_X14Y61         FDCE                                         r  seg7_0/clkdiv_reg[10]/C
                         clock pessimism              0.561     9.024    
                         clock uncertainty           -0.074     8.950    
    SLICE_X14Y61         FDCE (Recov_fdce_C_CLR)     -0.319     8.631    seg7_0/clkdiv_reg[10]
  -------------------------------------------------------------------
                         required time                          8.631    
                         arrival time                          -0.696    
  -------------------------------------------------------------------
                         slack                                  7.935    

Slack (MET) :             7.935ns  (required time - arrival time)
  Source:                 rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7_0/clkdiv_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.631ns  (logic 0.518ns (31.766%)  route 1.113ns (68.234%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 8.463 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.253 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.587    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=292, routed)         1.556    -0.935    rst_gen_i0/reset_bridge_clk_tx_i0/clk_out2
    SLICE_X10Y57         FDPE                                         r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y57         FDPE (Prop_fdpe_C_Q)         0.518    -0.417 f  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/Q
                         net (fo=48, routed)          1.113     0.696    seg7_0/rst_clk_tx
    SLICE_X14Y61         FDCE                                         f  seg7_0/clkdiv_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.570    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.348 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.935    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.026 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=292, routed)         1.437     8.463    seg7_0/clk_out2
    SLICE_X14Y61         FDCE                                         r  seg7_0/clkdiv_reg[11]/C
                         clock pessimism              0.561     9.024    
                         clock uncertainty           -0.074     8.950    
    SLICE_X14Y61         FDCE (Recov_fdce_C_CLR)     -0.319     8.631    seg7_0/clkdiv_reg[11]
  -------------------------------------------------------------------
                         required time                          8.631    
                         arrival time                          -0.696    
  -------------------------------------------------------------------
                         slack                                  7.935    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7_0/clkdiv_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.164ns (35.103%)  route 0.303ns (64.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=292, routed)         0.563    -0.598    rst_gen_i0/reset_bridge_clk_tx_i0/clk_out2
    SLICE_X10Y57         FDPE                                         r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y57         FDPE (Prop_fdpe_C_Q)         0.164    -0.434 f  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/Q
                         net (fo=48, routed)          0.303    -0.131    seg7_0/rst_clk_tx
    SLICE_X14Y59         FDCE                                         f  seg7_0/clkdiv_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=292, routed)         0.832    -0.836    seg7_0/clk_out2
    SLICE_X14Y59         FDCE                                         r  seg7_0/clkdiv_reg[0]/C
                         clock pessimism              0.273    -0.562    
    SLICE_X14Y59         FDCE (Remov_fdce_C_CLR)     -0.067    -0.629    seg7_0/clkdiv_reg[0]
  -------------------------------------------------------------------
                         required time                          0.629    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7_0/clkdiv_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.164ns (35.103%)  route 0.303ns (64.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=292, routed)         0.563    -0.598    rst_gen_i0/reset_bridge_clk_tx_i0/clk_out2
    SLICE_X10Y57         FDPE                                         r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y57         FDPE (Prop_fdpe_C_Q)         0.164    -0.434 f  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/Q
                         net (fo=48, routed)          0.303    -0.131    seg7_0/rst_clk_tx
    SLICE_X14Y59         FDCE                                         f  seg7_0/clkdiv_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=292, routed)         0.832    -0.836    seg7_0/clk_out2
    SLICE_X14Y59         FDCE                                         r  seg7_0/clkdiv_reg[1]/C
                         clock pessimism              0.273    -0.562    
    SLICE_X14Y59         FDCE (Remov_fdce_C_CLR)     -0.067    -0.629    seg7_0/clkdiv_reg[1]
  -------------------------------------------------------------------
                         required time                          0.629    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7_0/clkdiv_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.164ns (35.103%)  route 0.303ns (64.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=292, routed)         0.563    -0.598    rst_gen_i0/reset_bridge_clk_tx_i0/clk_out2
    SLICE_X10Y57         FDPE                                         r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y57         FDPE (Prop_fdpe_C_Q)         0.164    -0.434 f  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/Q
                         net (fo=48, routed)          0.303    -0.131    seg7_0/rst_clk_tx
    SLICE_X14Y59         FDCE                                         f  seg7_0/clkdiv_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=292, routed)         0.832    -0.836    seg7_0/clk_out2
    SLICE_X14Y59         FDCE                                         r  seg7_0/clkdiv_reg[2]/C
                         clock pessimism              0.273    -0.562    
    SLICE_X14Y59         FDCE (Remov_fdce_C_CLR)     -0.067    -0.629    seg7_0/clkdiv_reg[2]
  -------------------------------------------------------------------
                         required time                          0.629    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7_0/clkdiv_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.164ns (35.103%)  route 0.303ns (64.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=292, routed)         0.563    -0.598    rst_gen_i0/reset_bridge_clk_tx_i0/clk_out2
    SLICE_X10Y57         FDPE                                         r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y57         FDPE (Prop_fdpe_C_Q)         0.164    -0.434 f  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/Q
                         net (fo=48, routed)          0.303    -0.131    seg7_0/rst_clk_tx
    SLICE_X14Y59         FDCE                                         f  seg7_0/clkdiv_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=292, routed)         0.832    -0.836    seg7_0/clk_out2
    SLICE_X14Y59         FDCE                                         r  seg7_0/clkdiv_reg[3]/C
                         clock pessimism              0.273    -0.562    
    SLICE_X14Y59         FDCE (Remov_fdce_C_CLR)     -0.067    -0.629    seg7_0/clkdiv_reg[3]
  -------------------------------------------------------------------
                         required time                          0.629    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.562ns  (arrival time - required time)
  Source:                 rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7_0/clkdiv_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.164ns (30.915%)  route 0.366ns (69.085%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=292, routed)         0.563    -0.598    rst_gen_i0/reset_bridge_clk_tx_i0/clk_out2
    SLICE_X10Y57         FDPE                                         r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y57         FDPE (Prop_fdpe_C_Q)         0.164    -0.434 f  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/Q
                         net (fo=48, routed)          0.366    -0.068    seg7_0/rst_clk_tx
    SLICE_X14Y60         FDCE                                         f  seg7_0/clkdiv_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=292, routed)         0.831    -0.837    seg7_0/clk_out2
    SLICE_X14Y60         FDCE                                         r  seg7_0/clkdiv_reg[4]/C
                         clock pessimism              0.273    -0.563    
    SLICE_X14Y60         FDCE (Remov_fdce_C_CLR)     -0.067    -0.630    seg7_0/clkdiv_reg[4]
  -------------------------------------------------------------------
                         required time                          0.630    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.562ns  (arrival time - required time)
  Source:                 rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7_0/clkdiv_reg[5]/CLR
                            (removal check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.164ns (30.915%)  route 0.366ns (69.085%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=292, routed)         0.563    -0.598    rst_gen_i0/reset_bridge_clk_tx_i0/clk_out2
    SLICE_X10Y57         FDPE                                         r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y57         FDPE (Prop_fdpe_C_Q)         0.164    -0.434 f  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/Q
                         net (fo=48, routed)          0.366    -0.068    seg7_0/rst_clk_tx
    SLICE_X14Y60         FDCE                                         f  seg7_0/clkdiv_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=292, routed)         0.831    -0.837    seg7_0/clk_out2
    SLICE_X14Y60         FDCE                                         r  seg7_0/clkdiv_reg[5]/C
                         clock pessimism              0.273    -0.563    
    SLICE_X14Y60         FDCE (Remov_fdce_C_CLR)     -0.067    -0.630    seg7_0/clkdiv_reg[5]
  -------------------------------------------------------------------
                         required time                          0.630    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.562ns  (arrival time - required time)
  Source:                 rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7_0/clkdiv_reg[6]/CLR
                            (removal check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.164ns (30.915%)  route 0.366ns (69.085%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=292, routed)         0.563    -0.598    rst_gen_i0/reset_bridge_clk_tx_i0/clk_out2
    SLICE_X10Y57         FDPE                                         r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y57         FDPE (Prop_fdpe_C_Q)         0.164    -0.434 f  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/Q
                         net (fo=48, routed)          0.366    -0.068    seg7_0/rst_clk_tx
    SLICE_X14Y60         FDCE                                         f  seg7_0/clkdiv_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=292, routed)         0.831    -0.837    seg7_0/clk_out2
    SLICE_X14Y60         FDCE                                         r  seg7_0/clkdiv_reg[6]/C
                         clock pessimism              0.273    -0.563    
    SLICE_X14Y60         FDCE (Remov_fdce_C_CLR)     -0.067    -0.630    seg7_0/clkdiv_reg[6]
  -------------------------------------------------------------------
                         required time                          0.630    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.562ns  (arrival time - required time)
  Source:                 rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7_0/clkdiv_reg[7]/CLR
                            (removal check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.164ns (30.915%)  route 0.366ns (69.085%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=292, routed)         0.563    -0.598    rst_gen_i0/reset_bridge_clk_tx_i0/clk_out2
    SLICE_X10Y57         FDPE                                         r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y57         FDPE (Prop_fdpe_C_Q)         0.164    -0.434 f  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/Q
                         net (fo=48, routed)          0.366    -0.068    seg7_0/rst_clk_tx
    SLICE_X14Y60         FDCE                                         f  seg7_0/clkdiv_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=292, routed)         0.831    -0.837    seg7_0/clk_out2
    SLICE_X14Y60         FDCE                                         r  seg7_0/clkdiv_reg[7]/C
                         clock pessimism              0.273    -0.563    
    SLICE_X14Y60         FDCE (Remov_fdce_C_CLR)     -0.067    -0.630    seg7_0/clkdiv_reg[7]
  -------------------------------------------------------------------
                         required time                          0.630    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.636ns  (arrival time - required time)
  Source:                 rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7_0/clkdiv_reg[10]/CLR
                            (removal check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.164ns (27.168%)  route 0.440ns (72.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=292, routed)         0.563    -0.598    rst_gen_i0/reset_bridge_clk_tx_i0/clk_out2
    SLICE_X10Y57         FDPE                                         r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y57         FDPE (Prop_fdpe_C_Q)         0.164    -0.434 f  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/Q
                         net (fo=48, routed)          0.440     0.005    seg7_0/rst_clk_tx
    SLICE_X14Y61         FDCE                                         f  seg7_0/clkdiv_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=292, routed)         0.831    -0.837    seg7_0/clk_out2
    SLICE_X14Y61         FDCE                                         r  seg7_0/clkdiv_reg[10]/C
                         clock pessimism              0.273    -0.563    
    SLICE_X14Y61         FDCE (Remov_fdce_C_CLR)     -0.067    -0.630    seg7_0/clkdiv_reg[10]
  -------------------------------------------------------------------
                         required time                          0.630    
                         arrival time                           0.005    
  -------------------------------------------------------------------
                         slack                                  0.636    

Slack (MET) :             0.636ns  (arrival time - required time)
  Source:                 rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7_0/clkdiv_reg[11]/CLR
                            (removal check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.164ns (27.168%)  route 0.440ns (72.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=292, routed)         0.563    -0.598    rst_gen_i0/reset_bridge_clk_tx_i0/clk_out2
    SLICE_X10Y57         FDPE                                         r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y57         FDPE (Prop_fdpe_C_Q)         0.164    -0.434 f  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/Q
                         net (fo=48, routed)          0.440     0.005    seg7_0/rst_clk_tx
    SLICE_X14Y61         FDCE                                         f  seg7_0/clkdiv_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=292, routed)         0.831    -0.837    seg7_0/clk_out2
    SLICE_X14Y61         FDCE                                         r  seg7_0/clkdiv_reg[11]/C
                         clock pessimism              0.273    -0.563    
    SLICE_X14Y61         FDCE (Remov_fdce_C_CLR)     -0.067    -0.630    seg7_0/clkdiv_reg[11]
  -------------------------------------------------------------------
                         required time                          0.630    
                         arrival time                           0.005    
  -------------------------------------------------------------------
                         slack                                  0.636    





